
Controladora-de-vuelo-V0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018510  080002b0  080002b0  000012b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d90  080187c0  080187c0  000197c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08019550  08019550  0001a550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08019558  08019558  0001a558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801955c  0801955c  0001a55c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000290  24000000  08019560  0001b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000064d4  24000290  080197f0  0001b290  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24006764  080197f0  0001b764  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0001b290  2**0
                  CONTENTS, READONLY
 10 .debug_info   00033bce  00000000  00000000  0001b2be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000072f9  00000000  00000000  0004ee8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000027b8  00000000  00000000  00056188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001eb8  00000000  00000000  00058940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0000c38f  00000000  00000000  0005a7f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0003c150  00000000  00000000  00066b87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00160e61  00000000  00000000  000a2cd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00203b38  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000b748  00000000  00000000  00203b7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006a  00000000  00000000  0020f2c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	@ (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	@ (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	24000290 	.word	0x24000290
 80002cc:	00000000 	.word	0x00000000
 80002d0:	080187a8 	.word	0x080187a8

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	@ (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	@ (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	@ (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	24000294 	.word	0x24000294
 80002ec:	080187a8 	.word	0x080187a8

080002f0 <strcmp>:
 80002f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002f8:	2a01      	cmp	r2, #1
 80002fa:	bf28      	it	cs
 80002fc:	429a      	cmpcs	r2, r3
 80002fe:	d0f7      	beq.n	80002f0 <strcmp>
 8000300:	1ad0      	subs	r0, r2, r3
 8000302:	4770      	bx	lr
	...

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_drsub>:
 80003b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003b4:	e002      	b.n	80003bc <__adddf3>
 80003b6:	bf00      	nop

080003b8 <__aeabi_dsub>:
 80003b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003bc <__adddf3>:
 80003bc:	b530      	push	{r4, r5, lr}
 80003be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003c6:	ea94 0f05 	teq	r4, r5
 80003ca:	bf08      	it	eq
 80003cc:	ea90 0f02 	teqeq	r0, r2
 80003d0:	bf1f      	itttt	ne
 80003d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e2:	f000 80e2 	beq.w	80005aa <__adddf3+0x1ee>
 80003e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ee:	bfb8      	it	lt
 80003f0:	426d      	neglt	r5, r5
 80003f2:	dd0c      	ble.n	800040e <__adddf3+0x52>
 80003f4:	442c      	add	r4, r5
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	ea82 0000 	eor.w	r0, r2, r0
 8000402:	ea83 0101 	eor.w	r1, r3, r1
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	2d36      	cmp	r5, #54	@ 0x36
 8000410:	bf88      	it	hi
 8000412:	bd30      	pophi	{r4, r5, pc}
 8000414:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000418:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800041c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000420:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000424:	d002      	beq.n	800042c <__adddf3+0x70>
 8000426:	4240      	negs	r0, r0
 8000428:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800042c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000430:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000434:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000438:	d002      	beq.n	8000440 <__adddf3+0x84>
 800043a:	4252      	negs	r2, r2
 800043c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000440:	ea94 0f05 	teq	r4, r5
 8000444:	f000 80a7 	beq.w	8000596 <__adddf3+0x1da>
 8000448:	f1a4 0401 	sub.w	r4, r4, #1
 800044c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000450:	db0d      	blt.n	800046e <__adddf3+0xb2>
 8000452:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000456:	fa22 f205 	lsr.w	r2, r2, r5
 800045a:	1880      	adds	r0, r0, r2
 800045c:	f141 0100 	adc.w	r1, r1, #0
 8000460:	fa03 f20e 	lsl.w	r2, r3, lr
 8000464:	1880      	adds	r0, r0, r2
 8000466:	fa43 f305 	asr.w	r3, r3, r5
 800046a:	4159      	adcs	r1, r3
 800046c:	e00e      	b.n	800048c <__adddf3+0xd0>
 800046e:	f1a5 0520 	sub.w	r5, r5, #32
 8000472:	f10e 0e20 	add.w	lr, lr, #32
 8000476:	2a01      	cmp	r2, #1
 8000478:	fa03 fc0e 	lsl.w	ip, r3, lr
 800047c:	bf28      	it	cs
 800047e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000482:	fa43 f305 	asr.w	r3, r3, r5
 8000486:	18c0      	adds	r0, r0, r3
 8000488:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800048c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000490:	d507      	bpl.n	80004a2 <__adddf3+0xe6>
 8000492:	f04f 0e00 	mov.w	lr, #0
 8000496:	f1dc 0c00 	rsbs	ip, ip, #0
 800049a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800049e:	eb6e 0101 	sbc.w	r1, lr, r1
 80004a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004a6:	d31b      	bcc.n	80004e0 <__adddf3+0x124>
 80004a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004ac:	d30c      	bcc.n	80004c8 <__adddf3+0x10c>
 80004ae:	0849      	lsrs	r1, r1, #1
 80004b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004b8:	f104 0401 	add.w	r4, r4, #1
 80004bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004c4:	f080 809a 	bcs.w	80005fc <__adddf3+0x240>
 80004c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004cc:	bf08      	it	eq
 80004ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004d2:	f150 0000 	adcs.w	r0, r0, #0
 80004d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004da:	ea41 0105 	orr.w	r1, r1, r5
 80004de:	bd30      	pop	{r4, r5, pc}
 80004e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004e4:	4140      	adcs	r0, r0
 80004e6:	eb41 0101 	adc.w	r1, r1, r1
 80004ea:	3c01      	subs	r4, #1
 80004ec:	bf28      	it	cs
 80004ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004f2:	d2e9      	bcs.n	80004c8 <__adddf3+0x10c>
 80004f4:	f091 0f00 	teq	r1, #0
 80004f8:	bf04      	itt	eq
 80004fa:	4601      	moveq	r1, r0
 80004fc:	2000      	moveq	r0, #0
 80004fe:	fab1 f381 	clz	r3, r1
 8000502:	bf08      	it	eq
 8000504:	3320      	addeq	r3, #32
 8000506:	f1a3 030b 	sub.w	r3, r3, #11
 800050a:	f1b3 0220 	subs.w	r2, r3, #32
 800050e:	da0c      	bge.n	800052a <__adddf3+0x16e>
 8000510:	320c      	adds	r2, #12
 8000512:	dd08      	ble.n	8000526 <__adddf3+0x16a>
 8000514:	f102 0c14 	add.w	ip, r2, #20
 8000518:	f1c2 020c 	rsb	r2, r2, #12
 800051c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000520:	fa21 f102 	lsr.w	r1, r1, r2
 8000524:	e00c      	b.n	8000540 <__adddf3+0x184>
 8000526:	f102 0214 	add.w	r2, r2, #20
 800052a:	bfd8      	it	le
 800052c:	f1c2 0c20 	rsble	ip, r2, #32
 8000530:	fa01 f102 	lsl.w	r1, r1, r2
 8000534:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000538:	bfdc      	itt	le
 800053a:	ea41 010c 	orrle.w	r1, r1, ip
 800053e:	4090      	lslle	r0, r2
 8000540:	1ae4      	subs	r4, r4, r3
 8000542:	bfa2      	ittt	ge
 8000544:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000548:	4329      	orrge	r1, r5
 800054a:	bd30      	popge	{r4, r5, pc}
 800054c:	ea6f 0404 	mvn.w	r4, r4
 8000550:	3c1f      	subs	r4, #31
 8000552:	da1c      	bge.n	800058e <__adddf3+0x1d2>
 8000554:	340c      	adds	r4, #12
 8000556:	dc0e      	bgt.n	8000576 <__adddf3+0x1ba>
 8000558:	f104 0414 	add.w	r4, r4, #20
 800055c:	f1c4 0220 	rsb	r2, r4, #32
 8000560:	fa20 f004 	lsr.w	r0, r0, r4
 8000564:	fa01 f302 	lsl.w	r3, r1, r2
 8000568:	ea40 0003 	orr.w	r0, r0, r3
 800056c:	fa21 f304 	lsr.w	r3, r1, r4
 8000570:	ea45 0103 	orr.w	r1, r5, r3
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f1c4 040c 	rsb	r4, r4, #12
 800057a:	f1c4 0220 	rsb	r2, r4, #32
 800057e:	fa20 f002 	lsr.w	r0, r0, r2
 8000582:	fa01 f304 	lsl.w	r3, r1, r4
 8000586:	ea40 0003 	orr.w	r0, r0, r3
 800058a:	4629      	mov	r1, r5
 800058c:	bd30      	pop	{r4, r5, pc}
 800058e:	fa21 f004 	lsr.w	r0, r1, r4
 8000592:	4629      	mov	r1, r5
 8000594:	bd30      	pop	{r4, r5, pc}
 8000596:	f094 0f00 	teq	r4, #0
 800059a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800059e:	bf06      	itte	eq
 80005a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005a4:	3401      	addeq	r4, #1
 80005a6:	3d01      	subne	r5, #1
 80005a8:	e74e      	b.n	8000448 <__adddf3+0x8c>
 80005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ae:	bf18      	it	ne
 80005b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005b4:	d029      	beq.n	800060a <__adddf3+0x24e>
 80005b6:	ea94 0f05 	teq	r4, r5
 80005ba:	bf08      	it	eq
 80005bc:	ea90 0f02 	teqeq	r0, r2
 80005c0:	d005      	beq.n	80005ce <__adddf3+0x212>
 80005c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005c6:	bf04      	itt	eq
 80005c8:	4619      	moveq	r1, r3
 80005ca:	4610      	moveq	r0, r2
 80005cc:	bd30      	pop	{r4, r5, pc}
 80005ce:	ea91 0f03 	teq	r1, r3
 80005d2:	bf1e      	ittt	ne
 80005d4:	2100      	movne	r1, #0
 80005d6:	2000      	movne	r0, #0
 80005d8:	bd30      	popne	{r4, r5, pc}
 80005da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005de:	d105      	bne.n	80005ec <__adddf3+0x230>
 80005e0:	0040      	lsls	r0, r0, #1
 80005e2:	4149      	adcs	r1, r1
 80005e4:	bf28      	it	cs
 80005e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ea:	bd30      	pop	{r4, r5, pc}
 80005ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005f0:	bf3c      	itt	cc
 80005f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005f6:	bd30      	popcc	{r4, r5, pc}
 80005f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000600:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000604:	f04f 0000 	mov.w	r0, #0
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800060e:	bf1a      	itte	ne
 8000610:	4619      	movne	r1, r3
 8000612:	4610      	movne	r0, r2
 8000614:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000618:	bf1c      	itt	ne
 800061a:	460b      	movne	r3, r1
 800061c:	4602      	movne	r2, r0
 800061e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000622:	bf06      	itte	eq
 8000624:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000628:	ea91 0f03 	teqeq	r1, r3
 800062c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	bf00      	nop

08000634 <__aeabi_ui2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f04f 0500 	mov.w	r5, #0
 800064c:	f04f 0100 	mov.w	r1, #0
 8000650:	e750      	b.n	80004f4 <__adddf3+0x138>
 8000652:	bf00      	nop

08000654 <__aeabi_i2d>:
 8000654:	f090 0f00 	teq	r0, #0
 8000658:	bf04      	itt	eq
 800065a:	2100      	moveq	r1, #0
 800065c:	4770      	bxeq	lr
 800065e:	b530      	push	{r4, r5, lr}
 8000660:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000664:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000668:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800066c:	bf48      	it	mi
 800066e:	4240      	negmi	r0, r0
 8000670:	f04f 0100 	mov.w	r1, #0
 8000674:	e73e      	b.n	80004f4 <__adddf3+0x138>
 8000676:	bf00      	nop

08000678 <__aeabi_f2d>:
 8000678:	0042      	lsls	r2, r0, #1
 800067a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800067e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000682:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000686:	bf1f      	itttt	ne
 8000688:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800068c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000690:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000694:	4770      	bxne	lr
 8000696:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800069a:	bf08      	it	eq
 800069c:	4770      	bxeq	lr
 800069e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006a2:	bf04      	itt	eq
 80006a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	e71c      	b.n	80004f4 <__adddf3+0x138>
 80006ba:	bf00      	nop

080006bc <__aeabi_ul2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f04f 0500 	mov.w	r5, #0
 80006ca:	e00a      	b.n	80006e2 <__aeabi_l2d+0x16>

080006cc <__aeabi_l2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006da:	d502      	bpl.n	80006e2 <__aeabi_l2d+0x16>
 80006dc:	4240      	negs	r0, r0
 80006de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ee:	f43f aed8 	beq.w	80004a2 <__adddf3+0xe6>
 80006f2:	f04f 0203 	mov.w	r2, #3
 80006f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006fa:	bf18      	it	ne
 80006fc:	3203      	addne	r2, #3
 80006fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000702:	bf18      	it	ne
 8000704:	3203      	addne	r2, #3
 8000706:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800070a:	f1c2 0320 	rsb	r3, r2, #32
 800070e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000712:	fa20 f002 	lsr.w	r0, r0, r2
 8000716:	fa01 fe03 	lsl.w	lr, r1, r3
 800071a:	ea40 000e 	orr.w	r0, r0, lr
 800071e:	fa21 f102 	lsr.w	r1, r1, r2
 8000722:	4414      	add	r4, r2
 8000724:	e6bd      	b.n	80004a2 <__adddf3+0xe6>
 8000726:	bf00      	nop

08000728 <__aeabi_ldivmod>:
 8000728:	b97b      	cbnz	r3, 800074a <__aeabi_ldivmod+0x22>
 800072a:	b972      	cbnz	r2, 800074a <__aeabi_ldivmod+0x22>
 800072c:	2900      	cmp	r1, #0
 800072e:	bfbe      	ittt	lt
 8000730:	2000      	movlt	r0, #0
 8000732:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000736:	e006      	blt.n	8000746 <__aeabi_ldivmod+0x1e>
 8000738:	bf08      	it	eq
 800073a:	2800      	cmpeq	r0, #0
 800073c:	bf1c      	itt	ne
 800073e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000742:	f04f 30ff 	movne.w	r0, #4294967295
 8000746:	f000 b9ed 	b.w	8000b24 <__aeabi_idiv0>
 800074a:	f1ad 0c08 	sub.w	ip, sp, #8
 800074e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000752:	2900      	cmp	r1, #0
 8000754:	db09      	blt.n	800076a <__aeabi_ldivmod+0x42>
 8000756:	2b00      	cmp	r3, #0
 8000758:	db1a      	blt.n	8000790 <__aeabi_ldivmod+0x68>
 800075a:	f000 f885 	bl	8000868 <__udivmoddi4>
 800075e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000762:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000766:	b004      	add	sp, #16
 8000768:	4770      	bx	lr
 800076a:	4240      	negs	r0, r0
 800076c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000770:	2b00      	cmp	r3, #0
 8000772:	db1b      	blt.n	80007ac <__aeabi_ldivmod+0x84>
 8000774:	f000 f878 	bl	8000868 <__udivmoddi4>
 8000778:	f8dd e004 	ldr.w	lr, [sp, #4]
 800077c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000780:	b004      	add	sp, #16
 8000782:	4240      	negs	r0, r0
 8000784:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000788:	4252      	negs	r2, r2
 800078a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800078e:	4770      	bx	lr
 8000790:	4252      	negs	r2, r2
 8000792:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000796:	f000 f867 	bl	8000868 <__udivmoddi4>
 800079a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800079e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80007a2:	b004      	add	sp, #16
 80007a4:	4240      	negs	r0, r0
 80007a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007aa:	4770      	bx	lr
 80007ac:	4252      	negs	r2, r2
 80007ae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80007b2:	f000 f859 	bl	8000868 <__udivmoddi4>
 80007b6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80007ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80007be:	b004      	add	sp, #16
 80007c0:	4252      	negs	r2, r2
 80007c2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80007c6:	4770      	bx	lr

080007c8 <__aeabi_uldivmod>:
 80007c8:	b953      	cbnz	r3, 80007e0 <__aeabi_uldivmod+0x18>
 80007ca:	b94a      	cbnz	r2, 80007e0 <__aeabi_uldivmod+0x18>
 80007cc:	2900      	cmp	r1, #0
 80007ce:	bf08      	it	eq
 80007d0:	2800      	cmpeq	r0, #0
 80007d2:	bf1c      	itt	ne
 80007d4:	f04f 31ff 	movne.w	r1, #4294967295
 80007d8:	f04f 30ff 	movne.w	r0, #4294967295
 80007dc:	f000 b9a2 	b.w	8000b24 <__aeabi_idiv0>
 80007e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80007e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80007e8:	f000 f83e 	bl	8000868 <__udivmoddi4>
 80007ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80007f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80007f4:	b004      	add	sp, #16
 80007f6:	4770      	bx	lr

080007f8 <__aeabi_d2lz>:
 80007f8:	b508      	push	{r3, lr}
 80007fa:	4602      	mov	r2, r0
 80007fc:	460b      	mov	r3, r1
 80007fe:	ec43 2b17 	vmov	d7, r2, r3
 8000802:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000806:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800080a:	d403      	bmi.n	8000814 <__aeabi_d2lz+0x1c>
 800080c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000810:	f000 b80a 	b.w	8000828 <__aeabi_d2ulz>
 8000814:	eeb1 7b47 	vneg.f64	d7, d7
 8000818:	ec51 0b17 	vmov	r0, r1, d7
 800081c:	f000 f804 	bl	8000828 <__aeabi_d2ulz>
 8000820:	4240      	negs	r0, r0
 8000822:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000826:	bd08      	pop	{r3, pc}

08000828 <__aeabi_d2ulz>:
 8000828:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000858 <__aeabi_d2ulz+0x30>
 800082c:	ec41 0b17 	vmov	d7, r0, r1
 8000830:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 8000860 <__aeabi_d2ulz+0x38>
 8000834:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000838:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800083c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000840:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000844:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000848:	ee16 1a10 	vmov	r1, s12
 800084c:	ee17 0a90 	vmov	r0, s15
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop
 8000854:	f3af 8000 	nop.w
 8000858:	00000000 	.word	0x00000000
 800085c:	3df00000 	.word	0x3df00000
 8000860:	00000000 	.word	0x00000000
 8000864:	41f00000 	.word	0x41f00000

08000868 <__udivmoddi4>:
 8000868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800086c:	9d08      	ldr	r5, [sp, #32]
 800086e:	460c      	mov	r4, r1
 8000870:	2b00      	cmp	r3, #0
 8000872:	d14e      	bne.n	8000912 <__udivmoddi4+0xaa>
 8000874:	4694      	mov	ip, r2
 8000876:	458c      	cmp	ip, r1
 8000878:	4686      	mov	lr, r0
 800087a:	fab2 f282 	clz	r2, r2
 800087e:	d962      	bls.n	8000946 <__udivmoddi4+0xde>
 8000880:	b14a      	cbz	r2, 8000896 <__udivmoddi4+0x2e>
 8000882:	f1c2 0320 	rsb	r3, r2, #32
 8000886:	4091      	lsls	r1, r2
 8000888:	fa20 f303 	lsr.w	r3, r0, r3
 800088c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000890:	4319      	orrs	r1, r3
 8000892:	fa00 fe02 	lsl.w	lr, r0, r2
 8000896:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800089a:	fa1f f68c 	uxth.w	r6, ip
 800089e:	fbb1 f4f7 	udiv	r4, r1, r7
 80008a2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80008a6:	fb07 1114 	mls	r1, r7, r4, r1
 80008aa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008ae:	fb04 f106 	mul.w	r1, r4, r6
 80008b2:	4299      	cmp	r1, r3
 80008b4:	d90a      	bls.n	80008cc <__udivmoddi4+0x64>
 80008b6:	eb1c 0303 	adds.w	r3, ip, r3
 80008ba:	f104 30ff 	add.w	r0, r4, #4294967295
 80008be:	f080 8112 	bcs.w	8000ae6 <__udivmoddi4+0x27e>
 80008c2:	4299      	cmp	r1, r3
 80008c4:	f240 810f 	bls.w	8000ae6 <__udivmoddi4+0x27e>
 80008c8:	3c02      	subs	r4, #2
 80008ca:	4463      	add	r3, ip
 80008cc:	1a59      	subs	r1, r3, r1
 80008ce:	fa1f f38e 	uxth.w	r3, lr
 80008d2:	fbb1 f0f7 	udiv	r0, r1, r7
 80008d6:	fb07 1110 	mls	r1, r7, r0, r1
 80008da:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008de:	fb00 f606 	mul.w	r6, r0, r6
 80008e2:	429e      	cmp	r6, r3
 80008e4:	d90a      	bls.n	80008fc <__udivmoddi4+0x94>
 80008e6:	eb1c 0303 	adds.w	r3, ip, r3
 80008ea:	f100 31ff 	add.w	r1, r0, #4294967295
 80008ee:	f080 80fc 	bcs.w	8000aea <__udivmoddi4+0x282>
 80008f2:	429e      	cmp	r6, r3
 80008f4:	f240 80f9 	bls.w	8000aea <__udivmoddi4+0x282>
 80008f8:	4463      	add	r3, ip
 80008fa:	3802      	subs	r0, #2
 80008fc:	1b9b      	subs	r3, r3, r6
 80008fe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000902:	2100      	movs	r1, #0
 8000904:	b11d      	cbz	r5, 800090e <__udivmoddi4+0xa6>
 8000906:	40d3      	lsrs	r3, r2
 8000908:	2200      	movs	r2, #0
 800090a:	e9c5 3200 	strd	r3, r2, [r5]
 800090e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000912:	428b      	cmp	r3, r1
 8000914:	d905      	bls.n	8000922 <__udivmoddi4+0xba>
 8000916:	b10d      	cbz	r5, 800091c <__udivmoddi4+0xb4>
 8000918:	e9c5 0100 	strd	r0, r1, [r5]
 800091c:	2100      	movs	r1, #0
 800091e:	4608      	mov	r0, r1
 8000920:	e7f5      	b.n	800090e <__udivmoddi4+0xa6>
 8000922:	fab3 f183 	clz	r1, r3
 8000926:	2900      	cmp	r1, #0
 8000928:	d146      	bne.n	80009b8 <__udivmoddi4+0x150>
 800092a:	42a3      	cmp	r3, r4
 800092c:	d302      	bcc.n	8000934 <__udivmoddi4+0xcc>
 800092e:	4290      	cmp	r0, r2
 8000930:	f0c0 80f0 	bcc.w	8000b14 <__udivmoddi4+0x2ac>
 8000934:	1a86      	subs	r6, r0, r2
 8000936:	eb64 0303 	sbc.w	r3, r4, r3
 800093a:	2001      	movs	r0, #1
 800093c:	2d00      	cmp	r5, #0
 800093e:	d0e6      	beq.n	800090e <__udivmoddi4+0xa6>
 8000940:	e9c5 6300 	strd	r6, r3, [r5]
 8000944:	e7e3      	b.n	800090e <__udivmoddi4+0xa6>
 8000946:	2a00      	cmp	r2, #0
 8000948:	f040 8090 	bne.w	8000a6c <__udivmoddi4+0x204>
 800094c:	eba1 040c 	sub.w	r4, r1, ip
 8000950:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000954:	fa1f f78c 	uxth.w	r7, ip
 8000958:	2101      	movs	r1, #1
 800095a:	fbb4 f6f8 	udiv	r6, r4, r8
 800095e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000962:	fb08 4416 	mls	r4, r8, r6, r4
 8000966:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800096a:	fb07 f006 	mul.w	r0, r7, r6
 800096e:	4298      	cmp	r0, r3
 8000970:	d908      	bls.n	8000984 <__udivmoddi4+0x11c>
 8000972:	eb1c 0303 	adds.w	r3, ip, r3
 8000976:	f106 34ff 	add.w	r4, r6, #4294967295
 800097a:	d202      	bcs.n	8000982 <__udivmoddi4+0x11a>
 800097c:	4298      	cmp	r0, r3
 800097e:	f200 80cd 	bhi.w	8000b1c <__udivmoddi4+0x2b4>
 8000982:	4626      	mov	r6, r4
 8000984:	1a1c      	subs	r4, r3, r0
 8000986:	fa1f f38e 	uxth.w	r3, lr
 800098a:	fbb4 f0f8 	udiv	r0, r4, r8
 800098e:	fb08 4410 	mls	r4, r8, r0, r4
 8000992:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000996:	fb00 f707 	mul.w	r7, r0, r7
 800099a:	429f      	cmp	r7, r3
 800099c:	d908      	bls.n	80009b0 <__udivmoddi4+0x148>
 800099e:	eb1c 0303 	adds.w	r3, ip, r3
 80009a2:	f100 34ff 	add.w	r4, r0, #4294967295
 80009a6:	d202      	bcs.n	80009ae <__udivmoddi4+0x146>
 80009a8:	429f      	cmp	r7, r3
 80009aa:	f200 80b0 	bhi.w	8000b0e <__udivmoddi4+0x2a6>
 80009ae:	4620      	mov	r0, r4
 80009b0:	1bdb      	subs	r3, r3, r7
 80009b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80009b6:	e7a5      	b.n	8000904 <__udivmoddi4+0x9c>
 80009b8:	f1c1 0620 	rsb	r6, r1, #32
 80009bc:	408b      	lsls	r3, r1
 80009be:	fa22 f706 	lsr.w	r7, r2, r6
 80009c2:	431f      	orrs	r7, r3
 80009c4:	fa20 fc06 	lsr.w	ip, r0, r6
 80009c8:	fa04 f301 	lsl.w	r3, r4, r1
 80009cc:	ea43 030c 	orr.w	r3, r3, ip
 80009d0:	40f4      	lsrs	r4, r6
 80009d2:	fa00 f801 	lsl.w	r8, r0, r1
 80009d6:	0c38      	lsrs	r0, r7, #16
 80009d8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80009dc:	fbb4 fef0 	udiv	lr, r4, r0
 80009e0:	fa1f fc87 	uxth.w	ip, r7
 80009e4:	fb00 441e 	mls	r4, r0, lr, r4
 80009e8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80009ec:	fb0e f90c 	mul.w	r9, lr, ip
 80009f0:	45a1      	cmp	r9, r4
 80009f2:	fa02 f201 	lsl.w	r2, r2, r1
 80009f6:	d90a      	bls.n	8000a0e <__udivmoddi4+0x1a6>
 80009f8:	193c      	adds	r4, r7, r4
 80009fa:	f10e 3aff 	add.w	sl, lr, #4294967295
 80009fe:	f080 8084 	bcs.w	8000b0a <__udivmoddi4+0x2a2>
 8000a02:	45a1      	cmp	r9, r4
 8000a04:	f240 8081 	bls.w	8000b0a <__udivmoddi4+0x2a2>
 8000a08:	f1ae 0e02 	sub.w	lr, lr, #2
 8000a0c:	443c      	add	r4, r7
 8000a0e:	eba4 0409 	sub.w	r4, r4, r9
 8000a12:	fa1f f983 	uxth.w	r9, r3
 8000a16:	fbb4 f3f0 	udiv	r3, r4, r0
 8000a1a:	fb00 4413 	mls	r4, r0, r3, r4
 8000a1e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000a22:	fb03 fc0c 	mul.w	ip, r3, ip
 8000a26:	45a4      	cmp	ip, r4
 8000a28:	d907      	bls.n	8000a3a <__udivmoddi4+0x1d2>
 8000a2a:	193c      	adds	r4, r7, r4
 8000a2c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000a30:	d267      	bcs.n	8000b02 <__udivmoddi4+0x29a>
 8000a32:	45a4      	cmp	ip, r4
 8000a34:	d965      	bls.n	8000b02 <__udivmoddi4+0x29a>
 8000a36:	3b02      	subs	r3, #2
 8000a38:	443c      	add	r4, r7
 8000a3a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000a3e:	fba0 9302 	umull	r9, r3, r0, r2
 8000a42:	eba4 040c 	sub.w	r4, r4, ip
 8000a46:	429c      	cmp	r4, r3
 8000a48:	46ce      	mov	lr, r9
 8000a4a:	469c      	mov	ip, r3
 8000a4c:	d351      	bcc.n	8000af2 <__udivmoddi4+0x28a>
 8000a4e:	d04e      	beq.n	8000aee <__udivmoddi4+0x286>
 8000a50:	b155      	cbz	r5, 8000a68 <__udivmoddi4+0x200>
 8000a52:	ebb8 030e 	subs.w	r3, r8, lr
 8000a56:	eb64 040c 	sbc.w	r4, r4, ip
 8000a5a:	fa04 f606 	lsl.w	r6, r4, r6
 8000a5e:	40cb      	lsrs	r3, r1
 8000a60:	431e      	orrs	r6, r3
 8000a62:	40cc      	lsrs	r4, r1
 8000a64:	e9c5 6400 	strd	r6, r4, [r5]
 8000a68:	2100      	movs	r1, #0
 8000a6a:	e750      	b.n	800090e <__udivmoddi4+0xa6>
 8000a6c:	f1c2 0320 	rsb	r3, r2, #32
 8000a70:	fa20 f103 	lsr.w	r1, r0, r3
 8000a74:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a78:	fa24 f303 	lsr.w	r3, r4, r3
 8000a7c:	4094      	lsls	r4, r2
 8000a7e:	430c      	orrs	r4, r1
 8000a80:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000a84:	fa00 fe02 	lsl.w	lr, r0, r2
 8000a88:	fa1f f78c 	uxth.w	r7, ip
 8000a8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000a90:	fb08 3110 	mls	r1, r8, r0, r3
 8000a94:	0c23      	lsrs	r3, r4, #16
 8000a96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a9a:	fb00 f107 	mul.w	r1, r0, r7
 8000a9e:	4299      	cmp	r1, r3
 8000aa0:	d908      	bls.n	8000ab4 <__udivmoddi4+0x24c>
 8000aa2:	eb1c 0303 	adds.w	r3, ip, r3
 8000aa6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000aaa:	d22c      	bcs.n	8000b06 <__udivmoddi4+0x29e>
 8000aac:	4299      	cmp	r1, r3
 8000aae:	d92a      	bls.n	8000b06 <__udivmoddi4+0x29e>
 8000ab0:	3802      	subs	r0, #2
 8000ab2:	4463      	add	r3, ip
 8000ab4:	1a5b      	subs	r3, r3, r1
 8000ab6:	b2a4      	uxth	r4, r4
 8000ab8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000abc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ac0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ac4:	fb01 f307 	mul.w	r3, r1, r7
 8000ac8:	42a3      	cmp	r3, r4
 8000aca:	d908      	bls.n	8000ade <__udivmoddi4+0x276>
 8000acc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ad0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ad4:	d213      	bcs.n	8000afe <__udivmoddi4+0x296>
 8000ad6:	42a3      	cmp	r3, r4
 8000ad8:	d911      	bls.n	8000afe <__udivmoddi4+0x296>
 8000ada:	3902      	subs	r1, #2
 8000adc:	4464      	add	r4, ip
 8000ade:	1ae4      	subs	r4, r4, r3
 8000ae0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ae4:	e739      	b.n	800095a <__udivmoddi4+0xf2>
 8000ae6:	4604      	mov	r4, r0
 8000ae8:	e6f0      	b.n	80008cc <__udivmoddi4+0x64>
 8000aea:	4608      	mov	r0, r1
 8000aec:	e706      	b.n	80008fc <__udivmoddi4+0x94>
 8000aee:	45c8      	cmp	r8, r9
 8000af0:	d2ae      	bcs.n	8000a50 <__udivmoddi4+0x1e8>
 8000af2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000af6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000afa:	3801      	subs	r0, #1
 8000afc:	e7a8      	b.n	8000a50 <__udivmoddi4+0x1e8>
 8000afe:	4631      	mov	r1, r6
 8000b00:	e7ed      	b.n	8000ade <__udivmoddi4+0x276>
 8000b02:	4603      	mov	r3, r0
 8000b04:	e799      	b.n	8000a3a <__udivmoddi4+0x1d2>
 8000b06:	4630      	mov	r0, r6
 8000b08:	e7d4      	b.n	8000ab4 <__udivmoddi4+0x24c>
 8000b0a:	46d6      	mov	lr, sl
 8000b0c:	e77f      	b.n	8000a0e <__udivmoddi4+0x1a6>
 8000b0e:	4463      	add	r3, ip
 8000b10:	3802      	subs	r0, #2
 8000b12:	e74d      	b.n	80009b0 <__udivmoddi4+0x148>
 8000b14:	4606      	mov	r6, r0
 8000b16:	4623      	mov	r3, r4
 8000b18:	4608      	mov	r0, r1
 8000b1a:	e70f      	b.n	800093c <__udivmoddi4+0xd4>
 8000b1c:	3e02      	subs	r6, #2
 8000b1e:	4463      	add	r3, ip
 8000b20:	e730      	b.n	8000984 <__udivmoddi4+0x11c>
 8000b22:	bf00      	nop

08000b24 <__aeabi_idiv0>:
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b2e:	4b15      	ldr	r3, [pc, #84]	@ (8000b84 <MX_DMA_Init+0x5c>)
 8000b30:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 8000b34:	4a13      	ldr	r2, [pc, #76]	@ (8000b84 <MX_DMA_Init+0x5c>)
 8000b36:	f043 0301 	orr.w	r3, r3, #1
 8000b3a:	f8c2 3138 	str.w	r3, [r2, #312]	@ 0x138
 8000b3e:	4b11      	ldr	r3, [pc, #68]	@ (8000b84 <MX_DMA_Init+0x5c>)
 8000b40:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 8000b44:	f003 0301 	and.w	r3, r3, #1
 8000b48:	607b      	str	r3, [r7, #4]
 8000b4a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	2105      	movs	r1, #5
 8000b50:	200b      	movs	r0, #11
 8000b52:	f004 fcf9 	bl	8005548 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000b56:	200b      	movs	r0, #11
 8000b58:	f004 fd10 	bl	800557c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	2105      	movs	r1, #5
 8000b60:	200c      	movs	r0, #12
 8000b62:	f004 fcf1 	bl	8005548 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000b66:	200c      	movs	r0, #12
 8000b68:	f004 fd08 	bl	800557c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	2105      	movs	r1, #5
 8000b70:	200d      	movs	r0, #13
 8000b72:	f004 fce9 	bl	8005548 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000b76:	200d      	movs	r0, #13
 8000b78:	f004 fd00 	bl	800557c <HAL_NVIC_EnableIRQ>

}
 8000b7c:	bf00      	nop
 8000b7e:	3708      	adds	r7, #8
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	58024400 	.word	0x58024400

08000b88 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000b8c:	4b2e      	ldr	r3, [pc, #184]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000b8e:	4a2f      	ldr	r2, [pc, #188]	@ (8000c4c <MX_FDCAN1_Init+0xc4>)
 8000b90:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000b92:	4b2d      	ldr	r3, [pc, #180]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000b98:	4b2b      	ldr	r3, [pc, #172]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000b9e:	4b2a      	ldr	r3, [pc, #168]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000ba4:	4b28      	ldr	r3, [pc, #160]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000baa:	4b27      	ldr	r3, [pc, #156]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8000bb0:	4b25      	ldr	r3, [pc, #148]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000bb2:	2210      	movs	r2, #16
 8000bb4:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000bb6:	4b24      	ldr	r3, [pc, #144]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000bb8:	2201      	movs	r2, #1
 8000bba:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 8000bbc:	4b22      	ldr	r3, [pc, #136]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000bbe:	2202      	movs	r2, #2
 8000bc0:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000bc2:	4b21      	ldr	r3, [pc, #132]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000bc4:	2202      	movs	r2, #2
 8000bc6:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000bc8:	4b1f      	ldr	r3, [pc, #124]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000bce:	4b1e      	ldr	r3, [pc, #120]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000bd4:	4b1c      	ldr	r3, [pc, #112]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000bda:	4b1b      	ldr	r3, [pc, #108]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000bdc:	2201      	movs	r2, #1
 8000bde:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000be0:	4b19      	ldr	r3, [pc, #100]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8000be6:	4b18      	ldr	r3, [pc, #96]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000bec:	4b16      	ldr	r3, [pc, #88]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 8000bf2:	4b15      	ldr	r3, [pc, #84]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000bf8:	4b13      	ldr	r3, [pc, #76]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000bfa:	2204      	movs	r2, #4
 8000bfc:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000bfe:	4b12      	ldr	r3, [pc, #72]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000c04:	4b10      	ldr	r3, [pc, #64]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000c06:	2204      	movs	r2, #4
 8000c08:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000c0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000c10:	4b0d      	ldr	r3, [pc, #52]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000c12:	2204      	movs	r2, #4
 8000c14:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000c16:	4b0c      	ldr	r3, [pc, #48]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000c1c:	4b0a      	ldr	r3, [pc, #40]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8000c22:	4b09      	ldr	r3, [pc, #36]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000c28:	4b07      	ldr	r3, [pc, #28]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000c2e:	4b06      	ldr	r3, [pc, #24]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000c30:	2204      	movs	r2, #4
 8000c32:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000c34:	4804      	ldr	r0, [pc, #16]	@ (8000c48 <MX_FDCAN1_Init+0xc0>)
 8000c36:	f007 fc11 	bl	800845c <HAL_FDCAN_Init>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d001      	beq.n	8000c44 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000c40:	f001 f82e 	bl	8001ca0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000c44:	bf00      	nop
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	240002ac 	.word	0x240002ac
 8000c4c:	4000a000 	.word	0x4000a000

08000c50 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b0ba      	sub	sp, #232	@ 0xe8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c58:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	609a      	str	r2, [r3, #8]
 8000c64:	60da      	str	r2, [r3, #12]
 8000c66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c68:	f107 0310 	add.w	r3, r7, #16
 8000c6c:	22c0      	movs	r2, #192	@ 0xc0
 8000c6e:	2100      	movs	r1, #0
 8000c70:	4618      	mov	r0, r3
 8000c72:	f015 fd80 	bl	8016776 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	4a2f      	ldr	r2, [pc, #188]	@ (8000d38 <HAL_FDCAN_MspInit+0xe8>)
 8000c7c:	4293      	cmp	r3, r2
 8000c7e:	d157      	bne.n	8000d30 <HAL_FDCAN_MspInit+0xe0>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000c80:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000c84:	f04f 0300 	mov.w	r3, #0
 8000c88:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 8000c8c:	2304      	movs	r3, #4
 8000c8e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 8;
 8000c90:	2308      	movs	r3, #8
 8000c92:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000c94:	2302      	movs	r3, #2
 8000c96:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 1;
 8000c98:	2301      	movs	r3, #1
 8000c9a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000ca0:	23c0      	movs	r3, #192	@ 0xc0
 8000ca2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL2;
 8000cac:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000cb0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000cb4:	f107 0310 	add.w	r3, r7, #16
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f009 fa6b 	bl	800a194 <HAL_RCCEx_PeriphCLKConfig>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d001      	beq.n	8000cc8 <HAL_FDCAN_MspInit+0x78>
    {
      Error_Handler();
 8000cc4:	f000 ffec 	bl	8001ca0 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000cc8:	4b1c      	ldr	r3, [pc, #112]	@ (8000d3c <HAL_FDCAN_MspInit+0xec>)
 8000cca:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 8000cce:	4a1b      	ldr	r2, [pc, #108]	@ (8000d3c <HAL_FDCAN_MspInit+0xec>)
 8000cd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000cd4:	f8c2 314c 	str.w	r3, [r2, #332]	@ 0x14c
 8000cd8:	4b18      	ldr	r3, [pc, #96]	@ (8000d3c <HAL_FDCAN_MspInit+0xec>)
 8000cda:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 8000cde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ce2:	60fb      	str	r3, [r7, #12]
 8000ce4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ce6:	4b15      	ldr	r3, [pc, #84]	@ (8000d3c <HAL_FDCAN_MspInit+0xec>)
 8000ce8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000cec:	4a13      	ldr	r2, [pc, #76]	@ (8000d3c <HAL_FDCAN_MspInit+0xec>)
 8000cee:	f043 0301 	orr.w	r3, r3, #1
 8000cf2:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000cf6:	4b11      	ldr	r3, [pc, #68]	@ (8000d3c <HAL_FDCAN_MspInit+0xec>)
 8000cf8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000cfc:	f003 0301 	and.w	r3, r3, #1
 8000d00:	60bb      	str	r3, [r7, #8]
 8000d02:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000d04:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000d08:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d0c:	2302      	movs	r3, #2
 8000d0e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d12:	2300      	movs	r3, #0
 8000d14:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000d1e:	2309      	movs	r3, #9
 8000d20:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d24:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d28:	4619      	mov	r1, r3
 8000d2a:	4805      	ldr	r0, [pc, #20]	@ (8000d40 <HAL_FDCAN_MspInit+0xf0>)
 8000d2c:	f007 fefa 	bl	8008b24 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8000d30:	bf00      	nop
 8000d32:	37e8      	adds	r7, #232	@ 0xe8
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	4000a000 	.word	0x4000a000
 8000d3c:	58024400 	.word	0x58024400
 8000d40:	58020000 	.word	0x58020000

08000d44 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000d44:	b480      	push	{r7}
 8000d46:	b085      	sub	sp, #20
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	60f8      	str	r0, [r7, #12]
 8000d4c:	60b9      	str	r1, [r7, #8]
 8000d4e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	4a07      	ldr	r2, [pc, #28]	@ (8000d70 <vApplicationGetIdleTaskMemory+0x2c>)
 8000d54:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000d56:	68bb      	ldr	r3, [r7, #8]
 8000d58:	4a06      	ldr	r2, [pc, #24]	@ (8000d74 <vApplicationGetIdleTaskMemory+0x30>)
 8000d5a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	2280      	movs	r2, #128	@ 0x80
 8000d60:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000d62:	bf00      	nop
 8000d64:	3714      	adds	r7, #20
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	24000358 	.word	0x24000358
 8000d74:	240003ac 	.word	0x240003ac

08000d78 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000d78:	b5b0      	push	{r4, r5, r7, lr}
 8000d7a:	b096      	sub	sp, #88	@ 0x58
 8000d7c:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Task_1ms */
  osThreadDef(Task_1ms, fTask_1ms, osPriorityNormal, 0, 128);
 8000d7e:	4b1d      	ldr	r3, [pc, #116]	@ (8000df4 <MX_FREERTOS_Init+0x7c>)
 8000d80:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000d84:	461d      	mov	r5, r3
 8000d86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d8a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d8e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_1msHandle = osThreadCreate(osThread(Task_1ms), NULL);
 8000d92:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000d96:	2100      	movs	r1, #0
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f012 fb79 	bl	8013490 <osThreadCreate>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	4a15      	ldr	r2, [pc, #84]	@ (8000df8 <MX_FREERTOS_Init+0x80>)
 8000da2:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_10ms */
  osThreadDef(Task_10ms, fTask_10ms, osPriorityNormal, 0, 128);
 8000da4:	4b15      	ldr	r3, [pc, #84]	@ (8000dfc <MX_FREERTOS_Init+0x84>)
 8000da6:	f107 0420 	add.w	r4, r7, #32
 8000daa:	461d      	mov	r5, r3
 8000dac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000db0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000db4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_10msHandle = osThreadCreate(osThread(Task_10ms), NULL);
 8000db8:	f107 0320 	add.w	r3, r7, #32
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f012 fb66 	bl	8013490 <osThreadCreate>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	4a0e      	ldr	r2, [pc, #56]	@ (8000e00 <MX_FREERTOS_Init+0x88>)
 8000dc8:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_100ms */
  osThreadDef(Task_100ms, fTask_100ms, osPriorityNormal, 0, 128);
 8000dca:	4b0e      	ldr	r3, [pc, #56]	@ (8000e04 <MX_FREERTOS_Init+0x8c>)
 8000dcc:	1d3c      	adds	r4, r7, #4
 8000dce:	461d      	mov	r5, r3
 8000dd0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dd2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dd4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000dd8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_100msHandle = osThreadCreate(osThread(Task_100ms), NULL);
 8000ddc:	1d3b      	adds	r3, r7, #4
 8000dde:	2100      	movs	r1, #0
 8000de0:	4618      	mov	r0, r3
 8000de2:	f012 fb55 	bl	8013490 <osThreadCreate>
 8000de6:	4603      	mov	r3, r0
 8000de8:	4a07      	ldr	r2, [pc, #28]	@ (8000e08 <MX_FREERTOS_Init+0x90>)
 8000dea:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000dec:	bf00      	nop
 8000dee:	3758      	adds	r7, #88	@ 0x58
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bdb0      	pop	{r4, r5, r7, pc}
 8000df4:	080187cc 	.word	0x080187cc
 8000df8:	2400034c 	.word	0x2400034c
 8000dfc:	080187f4 	.word	0x080187f4
 8000e00:	24000350 	.word	0x24000350
 8000e04:	0801881c 	.word	0x0801881c
 8000e08:	24000354 	.word	0x24000354

08000e0c <fTask_1ms>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_fTask_1ms */
void fTask_1ms(void const * argument)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b082      	sub	sp, #8
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN fTask_1ms */
  /* Infinite loop */
  for(;;)
  {
	TimeOn_Counter++;
 8000e14:	4b07      	ldr	r3, [pc, #28]	@ (8000e34 <fTask_1ms+0x28>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	3301      	adds	r3, #1
 8000e1a:	4a06      	ldr	r2, [pc, #24]	@ (8000e34 <fTask_1ms+0x28>)
 8000e1c:	6013      	str	r3, [r2, #0]
	LED_Tasks();
 8000e1e:	f003 fc2b 	bl	8004678 <LED_Tasks>
	SBUS_IntegrityVerification();
 8000e22:	f004 f8eb 	bl	8004ffc <SBUS_IntegrityVerification>
	NMEA_process_task();
 8000e26:	f000 fdaf 	bl	8001988 <NMEA_process_task>
    osDelay(1);
 8000e2a:	2001      	movs	r0, #1
 8000e2c:	f012 fb7c 	bl	8013528 <osDelay>
	TimeOn_Counter++;
 8000e30:	bf00      	nop
 8000e32:	e7ef      	b.n	8000e14 <fTask_1ms+0x8>
 8000e34:	24000ce4 	.word	0x24000ce4

08000e38 <fTask_10ms>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_fTask_10ms */
void fTask_10ms(void const * argument)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN fTask_10ms */
  /* Infinite loop */
  for(;;)
  {
	BNO_Tasks();
 8000e40:	f003 fb56 	bl	80044f0 <BNO_Tasks>
	BMP280_calculate();
 8000e44:	f002 fda6 	bl	8003994 <BMP280_calculate>

	PWM_Assign();
 8000e48:	f003 fcc8 	bl	80047dc <PWM_Assign>
	SD_blackbox_write();
 8000e4c:	f004 f9b8 	bl	80051c0 <SD_blackbox_write>
    osDelay(10);
 8000e50:	200a      	movs	r0, #10
 8000e52:	f012 fb69 	bl	8013528 <osDelay>
  {
 8000e56:	bf00      	nop
 8000e58:	e7f2      	b.n	8000e40 <fTask_10ms+0x8>

08000e5a <fTask_100ms>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_fTask_100ms */
void fTask_100ms(void const * argument)
{
 8000e5a:	b580      	push	{r7, lr}
 8000e5c:	b082      	sub	sp, #8
 8000e5e:	af00      	add	r7, sp, #0
 8000e60:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN fTask_100ms */
  /* Infinite loop */
  for(;;)
  {
	LR03_StateMachine();
 8000e62:	f003 fca3 	bl	80047ac <LR03_StateMachine>
    osDelay(100);
 8000e66:	2064      	movs	r0, #100	@ 0x64
 8000e68:	f012 fb5e 	bl	8013528 <osDelay>
	LR03_StateMachine();
 8000e6c:	bf00      	nop
 8000e6e:	e7f8      	b.n	8000e62 <fTask_100ms+0x8>

08000e70 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b08a      	sub	sp, #40	@ 0x28
 8000e74:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e76:	f107 0314 	add.w	r3, r7, #20
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	601a      	str	r2, [r3, #0]
 8000e7e:	605a      	str	r2, [r3, #4]
 8000e80:	609a      	str	r2, [r3, #8]
 8000e82:	60da      	str	r2, [r3, #12]
 8000e84:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e86:	4b4e      	ldr	r3, [pc, #312]	@ (8000fc0 <MX_GPIO_Init+0x150>)
 8000e88:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000e8c:	4a4c      	ldr	r2, [pc, #304]	@ (8000fc0 <MX_GPIO_Init+0x150>)
 8000e8e:	f043 0304 	orr.w	r3, r3, #4
 8000e92:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000e96:	4b4a      	ldr	r3, [pc, #296]	@ (8000fc0 <MX_GPIO_Init+0x150>)
 8000e98:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000e9c:	f003 0304 	and.w	r3, r3, #4
 8000ea0:	613b      	str	r3, [r7, #16]
 8000ea2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ea4:	4b46      	ldr	r3, [pc, #280]	@ (8000fc0 <MX_GPIO_Init+0x150>)
 8000ea6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000eaa:	4a45      	ldr	r2, [pc, #276]	@ (8000fc0 <MX_GPIO_Init+0x150>)
 8000eac:	f043 0301 	orr.w	r3, r3, #1
 8000eb0:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000eb4:	4b42      	ldr	r3, [pc, #264]	@ (8000fc0 <MX_GPIO_Init+0x150>)
 8000eb6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000eba:	f003 0301 	and.w	r3, r3, #1
 8000ebe:	60fb      	str	r3, [r7, #12]
 8000ec0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ec2:	4b3f      	ldr	r3, [pc, #252]	@ (8000fc0 <MX_GPIO_Init+0x150>)
 8000ec4:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000ec8:	4a3d      	ldr	r2, [pc, #244]	@ (8000fc0 <MX_GPIO_Init+0x150>)
 8000eca:	f043 0302 	orr.w	r3, r3, #2
 8000ece:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000ed2:	4b3b      	ldr	r3, [pc, #236]	@ (8000fc0 <MX_GPIO_Init+0x150>)
 8000ed4:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000ed8:	f003 0302 	and.w	r3, r3, #2
 8000edc:	60bb      	str	r3, [r7, #8]
 8000ede:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ee0:	4b37      	ldr	r3, [pc, #220]	@ (8000fc0 <MX_GPIO_Init+0x150>)
 8000ee2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000ee6:	4a36      	ldr	r2, [pc, #216]	@ (8000fc0 <MX_GPIO_Init+0x150>)
 8000ee8:	f043 0308 	orr.w	r3, r3, #8
 8000eec:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000ef0:	4b33      	ldr	r3, [pc, #204]	@ (8000fc0 <MX_GPIO_Init+0x150>)
 8000ef2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000ef6:	f003 0308 	and.w	r3, r3, #8
 8000efa:	607b      	str	r3, [r7, #4]
 8000efc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_1_Pin|LED_2_Pin|LED_3_Pin|LED_4_Pin
 8000efe:	2200      	movs	r2, #0
 8000f00:	f242 010f 	movw	r1, #8207	@ 0x200f
 8000f04:	482f      	ldr	r0, [pc, #188]	@ (8000fc4 <MX_GPIO_Init+0x154>)
 8000f06:	f007 ffbd 	bl	8008e84 <HAL_GPIO_WritePin>
                          |LED_5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_NSS_GPIO_Port, SD_NSS_Pin, GPIO_PIN_RESET);
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	2110      	movs	r1, #16
 8000f0e:	482e      	ldr	r0, [pc, #184]	@ (8000fc8 <MX_GPIO_Init+0x158>)
 8000f10:	f007 ffb8 	bl	8008e84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IMU_BOOT_Pin|BME_NSS_Pin, GPIO_PIN_RESET);
 8000f14:	2200      	movs	r2, #0
 8000f16:	f44f 51a0 	mov.w	r1, #5120	@ 0x1400
 8000f1a:	482c      	ldr	r0, [pc, #176]	@ (8000fcc <MX_GPIO_Init+0x15c>)
 8000f1c:	f007 ffb2 	bl	8008e84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IMU_RST_GPIO_Port, IMU_RST_Pin, GPIO_PIN_RESET);
 8000f20:	2200      	movs	r2, #0
 8000f22:	2104      	movs	r1, #4
 8000f24:	482a      	ldr	r0, [pc, #168]	@ (8000fd0 <MX_GPIO_Init+0x160>)
 8000f26:	f007 ffad 	bl	8008e84 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin */
  GPIO_InitStruct.Pin = LED_1_Pin|LED_2_Pin|LED_3_Pin|LED_4_Pin
 8000f2a:	f242 030f 	movw	r3, #8207	@ 0x200f
 8000f2e:	617b      	str	r3, [r7, #20]
                          |LED_5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f30:	2301      	movs	r3, #1
 8000f32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f34:	2300      	movs	r3, #0
 8000f36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f3c:	f107 0314 	add.w	r3, r7, #20
 8000f40:	4619      	mov	r1, r3
 8000f42:	4820      	ldr	r0, [pc, #128]	@ (8000fc4 <MX_GPIO_Init+0x154>)
 8000f44:	f007 fdee 	bl	8008b24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_NSS_Pin;
 8000f48:	2310      	movs	r3, #16
 8000f4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	2300      	movs	r3, #0
 8000f52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f54:	2300      	movs	r3, #0
 8000f56:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_NSS_GPIO_Port, &GPIO_InitStruct);
 8000f58:	f107 0314 	add.w	r3, r7, #20
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	481a      	ldr	r0, [pc, #104]	@ (8000fc8 <MX_GPIO_Init+0x158>)
 8000f60:	f007 fde0 	bl	8008b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = IMU_BOOT_Pin|BME_NSS_Pin;
 8000f64:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000f68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f72:	2300      	movs	r3, #0
 8000f74:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f76:	f107 0314 	add.w	r3, r7, #20
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	4813      	ldr	r0, [pc, #76]	@ (8000fcc <MX_GPIO_Init+0x15c>)
 8000f7e:	f007 fdd1 	bl	8008b24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IMU_INT_Pin;
 8000f82:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMU_INT_GPIO_Port, &GPIO_InitStruct);
 8000f90:	f107 0314 	add.w	r3, r7, #20
 8000f94:	4619      	mov	r1, r3
 8000f96:	480b      	ldr	r0, [pc, #44]	@ (8000fc4 <MX_GPIO_Init+0x154>)
 8000f98:	f007 fdc4 	bl	8008b24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IMU_RST_Pin;
 8000f9c:	2304      	movs	r3, #4
 8000f9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(IMU_RST_GPIO_Port, &GPIO_InitStruct);
 8000fac:	f107 0314 	add.w	r3, r7, #20
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	4807      	ldr	r0, [pc, #28]	@ (8000fd0 <MX_GPIO_Init+0x160>)
 8000fb4:	f007 fdb6 	bl	8008b24 <HAL_GPIO_Init>

}
 8000fb8:	bf00      	nop
 8000fba:	3728      	adds	r7, #40	@ 0x28
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	58024400 	.word	0x58024400
 8000fc4:	58020800 	.word	0x58020800
 8000fc8:	58020000 	.word	0x58020000
 8000fcc:	58020400 	.word	0x58020400
 8000fd0:	58020c00 	.word	0x58020c00

08000fd4 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000fd8:	4b1b      	ldr	r3, [pc, #108]	@ (8001048 <MX_I2C3_Init+0x74>)
 8000fda:	4a1c      	ldr	r2, [pc, #112]	@ (800104c <MX_I2C3_Init+0x78>)
 8000fdc:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x20B0CCFF;
 8000fde:	4b1a      	ldr	r3, [pc, #104]	@ (8001048 <MX_I2C3_Init+0x74>)
 8000fe0:	4a1b      	ldr	r2, [pc, #108]	@ (8001050 <MX_I2C3_Init+0x7c>)
 8000fe2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000fe4:	4b18      	ldr	r3, [pc, #96]	@ (8001048 <MX_I2C3_Init+0x74>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fea:	4b17      	ldr	r3, [pc, #92]	@ (8001048 <MX_I2C3_Init+0x74>)
 8000fec:	2201      	movs	r2, #1
 8000fee:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ff0:	4b15      	ldr	r3, [pc, #84]	@ (8001048 <MX_I2C3_Init+0x74>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000ff6:	4b14      	ldr	r3, [pc, #80]	@ (8001048 <MX_I2C3_Init+0x74>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ffc:	4b12      	ldr	r3, [pc, #72]	@ (8001048 <MX_I2C3_Init+0x74>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001002:	4b11      	ldr	r3, [pc, #68]	@ (8001048 <MX_I2C3_Init+0x74>)
 8001004:	2200      	movs	r2, #0
 8001006:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001008:	4b0f      	ldr	r3, [pc, #60]	@ (8001048 <MX_I2C3_Init+0x74>)
 800100a:	2200      	movs	r2, #0
 800100c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800100e:	480e      	ldr	r0, [pc, #56]	@ (8001048 <MX_I2C3_Init+0x74>)
 8001010:	f007 ff52 	bl	8008eb8 <HAL_I2C_Init>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 800101a:	f000 fe41 	bl	8001ca0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800101e:	2100      	movs	r1, #0
 8001020:	4809      	ldr	r0, [pc, #36]	@ (8001048 <MX_I2C3_Init+0x74>)
 8001022:	f007 ffe5 	bl	8008ff0 <HAL_I2CEx_ConfigAnalogFilter>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 800102c:	f000 fe38 	bl	8001ca0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001030:	2100      	movs	r1, #0
 8001032:	4805      	ldr	r0, [pc, #20]	@ (8001048 <MX_I2C3_Init+0x74>)
 8001034:	f008 f827 	bl	8009086 <HAL_I2CEx_ConfigDigitalFilter>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800103e:	f000 fe2f 	bl	8001ca0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001042:	bf00      	nop
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	240005ac 	.word	0x240005ac
 800104c:	40005c00 	.word	0x40005c00
 8001050:	20b0ccff 	.word	0x20b0ccff

08001054 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b0bc      	sub	sp, #240	@ 0xf0
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800105c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001060:	2200      	movs	r2, #0
 8001062:	601a      	str	r2, [r3, #0]
 8001064:	605a      	str	r2, [r3, #4]
 8001066:	609a      	str	r2, [r3, #8]
 8001068:	60da      	str	r2, [r3, #12]
 800106a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800106c:	f107 0318 	add.w	r3, r7, #24
 8001070:	22c0      	movs	r2, #192	@ 0xc0
 8001072:	2100      	movs	r1, #0
 8001074:	4618      	mov	r0, r3
 8001076:	f015 fb7e 	bl	8016776 <memset>
  if(i2cHandle->Instance==I2C3)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4a39      	ldr	r2, [pc, #228]	@ (8001164 <HAL_I2C_MspInit+0x110>)
 8001080:	4293      	cmp	r3, r2
 8001082:	d16b      	bne.n	800115c <HAL_I2C_MspInit+0x108>

  /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8001084:	f04f 0208 	mov.w	r2, #8
 8001088:	f04f 0300 	mov.w	r3, #0
 800108c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8001090:	2300      	movs	r3, #0
 8001092:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001096:	f107 0318 	add.w	r3, r7, #24
 800109a:	4618      	mov	r0, r3
 800109c:	f009 f87a 	bl	800a194 <HAL_RCCEx_PeriphCLKConfig>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80010a6:	f000 fdfb 	bl	8001ca0 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010aa:	4b2f      	ldr	r3, [pc, #188]	@ (8001168 <HAL_I2C_MspInit+0x114>)
 80010ac:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80010b0:	4a2d      	ldr	r2, [pc, #180]	@ (8001168 <HAL_I2C_MspInit+0x114>)
 80010b2:	f043 0304 	orr.w	r3, r3, #4
 80010b6:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80010ba:	4b2b      	ldr	r3, [pc, #172]	@ (8001168 <HAL_I2C_MspInit+0x114>)
 80010bc:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80010c0:	f003 0304 	and.w	r3, r3, #4
 80010c4:	617b      	str	r3, [r7, #20]
 80010c6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c8:	4b27      	ldr	r3, [pc, #156]	@ (8001168 <HAL_I2C_MspInit+0x114>)
 80010ca:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80010ce:	4a26      	ldr	r2, [pc, #152]	@ (8001168 <HAL_I2C_MspInit+0x114>)
 80010d0:	f043 0301 	orr.w	r3, r3, #1
 80010d4:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80010d8:	4b23      	ldr	r3, [pc, #140]	@ (8001168 <HAL_I2C_MspInit+0x114>)
 80010da:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80010de:	f003 0301 	and.w	r3, r3, #1
 80010e2:	613b      	str	r3, [r7, #16]
 80010e4:	693b      	ldr	r3, [r7, #16]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80010e6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80010ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010ee:	2312      	movs	r3, #18
 80010f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f4:	2300      	movs	r3, #0
 80010f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010fa:	2300      	movs	r3, #0
 80010fc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001100:	2304      	movs	r3, #4
 8001102:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001106:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800110a:	4619      	mov	r1, r3
 800110c:	4817      	ldr	r0, [pc, #92]	@ (800116c <HAL_I2C_MspInit+0x118>)
 800110e:	f007 fd09 	bl	8008b24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001112:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001116:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800111a:	2312      	movs	r3, #18
 800111c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001120:	2300      	movs	r3, #0
 8001122:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001126:	2300      	movs	r3, #0
 8001128:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800112c:	2304      	movs	r3, #4
 800112e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001132:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001136:	4619      	mov	r1, r3
 8001138:	480d      	ldr	r0, [pc, #52]	@ (8001170 <HAL_I2C_MspInit+0x11c>)
 800113a:	f007 fcf3 	bl	8008b24 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800113e:	4b0a      	ldr	r3, [pc, #40]	@ (8001168 <HAL_I2C_MspInit+0x114>)
 8001140:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8001144:	4a08      	ldr	r2, [pc, #32]	@ (8001168 <HAL_I2C_MspInit+0x114>)
 8001146:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800114a:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 800114e:	4b06      	ldr	r3, [pc, #24]	@ (8001168 <HAL_I2C_MspInit+0x114>)
 8001150:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8001154:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001158:	60fb      	str	r3, [r7, #12]
 800115a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800115c:	bf00      	nop
 800115e:	37f0      	adds	r7, #240	@ 0xf0
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	40005c00 	.word	0x40005c00
 8001168:	58024400 	.word	0x58024400
 800116c:	58020800 	.word	0x58020800
 8001170:	58020000 	.word	0x58020000

08001174 <default_CB>:
static float speed_fall_barrier;	/**< Barrier of decreasing speed*/
/**
 * default_CB() is a default function for all the CB pointers which do nothing.\n
 * The unregistering CB pointer is setting to pointer of this function.  
 */
static void default_CB(void){}
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
 8001178:	bf00      	nop
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
	...

08001184 <NMEA_parser>:
 * NMEA_parser is function which parses single correct NMEA message.\n
 * Inside this function all known types of NMEA message are recognized and nmea_data structure fields are set.\n
 * There is also implemented mechanism of recognizing specified events and calling corresponding to them callbacks.
 * @param[in]	message	pointer to buffer storing NMEA message.
 */
static void 	NMEA_parser(char *message){
 8001184:	b5b0      	push	{r4, r5, r7, lr}
 8001186:	b0b2      	sub	sp, #200	@ 0xc8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]

	NMEA_data previous_data = nmea_data;
 800118c:	4ba9      	ldr	r3, [pc, #676]	@ (8001434 <NMEA_parser+0x2b0>)
 800118e:	f107 048c 	add.w	r4, r7, #140	@ 0x8c
 8001192:	461d      	mov	r5, r3
 8001194:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001196:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001198:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800119a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800119c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800119e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011a0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80011a4:	e884 0003 	stmia.w	r4, {r0, r1}

	int num = 0;
 80011a8:	2300      	movs	r3, #0
 80011aa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
	char *fields[32]={NULL};
 80011ae:	f107 030c 	add.w	r3, r7, #12
 80011b2:	2280      	movs	r2, #128	@ 0x80
 80011b4:	2100      	movs	r1, #0
 80011b6:	4618      	mov	r0, r3
 80011b8:	f015 fadd 	bl	8016776 <memset>
	fields[num++]=message;
 80011bc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80011c0:	1c5a      	adds	r2, r3, #1
 80011c2:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	33c8      	adds	r3, #200	@ 0xc8
 80011ca:	443b      	add	r3, r7
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	f843 2cbc 	str.w	r2, [r3, #-188]
	while ((message = strchr(message, ','))) {
 80011d2:	e00f      	b.n	80011f4 <NMEA_parser+0x70>
		*message++ = 0;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	1c5a      	adds	r2, r3, #1
 80011d8:	607a      	str	r2, [r7, #4]
 80011da:	2200      	movs	r2, #0
 80011dc:	701a      	strb	r2, [r3, #0]
		fields[num++]=message;
 80011de:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80011e2:	1c5a      	adds	r2, r3, #1
 80011e4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	33c8      	adds	r3, #200	@ 0xc8
 80011ec:	443b      	add	r3, r7
 80011ee:	687a      	ldr	r2, [r7, #4]
 80011f0:	f843 2cbc 	str.w	r2, [r3, #-188]
	while ((message = strchr(message, ','))) {
 80011f4:	212c      	movs	r1, #44	@ 0x2c
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f015 fac5 	bl	8016786 <strchr>
 80011fc:	6078      	str	r0, [r7, #4]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d1e7      	bne.n	80011d4 <NMEA_parser+0x50>
	}

	if(strcmp(fields[0],"$GPGLL")==0){
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	498c      	ldr	r1, [pc, #560]	@ (8001438 <NMEA_parser+0x2b4>)
 8001208:	4618      	mov	r0, r3
 800120a:	f7ff f871 	bl	80002f0 <strcmp>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d11e      	bne.n	8001252 <NMEA_parser+0xce>

		nmea_data.latitude = atof(fields[1]);
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	4618      	mov	r0, r3
 8001218:	f014 fb5e 	bl	80158d8 <atof>
 800121c:	eeb0 7b40 	vmov.f64	d7, d0
 8001220:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001224:	4b83      	ldr	r3, [pc, #524]	@ (8001434 <NMEA_parser+0x2b0>)
 8001226:	edc3 7a02 	vstr	s15, [r3, #8]
		nmea_data.latitude_direction = *fields[2];
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	781a      	ldrb	r2, [r3, #0]
 800122e:	4b81      	ldr	r3, [pc, #516]	@ (8001434 <NMEA_parser+0x2b0>)
 8001230:	731a      	strb	r2, [r3, #12]
		nmea_data.longitude = atof(fields[3]);
 8001232:	69bb      	ldr	r3, [r7, #24]
 8001234:	4618      	mov	r0, r3
 8001236:	f014 fb4f 	bl	80158d8 <atof>
 800123a:	eeb0 7b40 	vmov.f64	d7, d0
 800123e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001242:	4b7c      	ldr	r3, [pc, #496]	@ (8001434 <NMEA_parser+0x2b0>)
 8001244:	edc3 7a04 	vstr	s15, [r3, #16]
		nmea_data.longitude_direction = *fields[4];
 8001248:	69fb      	ldr	r3, [r7, #28]
 800124a:	781a      	ldrb	r2, [r3, #0]
 800124c:	4b79      	ldr	r3, [pc, #484]	@ (8001434 <NMEA_parser+0x2b0>)
 800124e:	751a      	strb	r2, [r3, #20]
 8001250:	e10d      	b.n	800146e <NMEA_parser+0x2ea>

	}else if(strcmp(fields[0],"$GPRMC")==0){
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	4979      	ldr	r1, [pc, #484]	@ (800143c <NMEA_parser+0x2b8>)
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff f84a 	bl	80002f0 <strcmp>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d130      	bne.n	80012c4 <NMEA_parser+0x140>

		nmea_data.UTC_time = atof(fields[1]);
 8001262:	693b      	ldr	r3, [r7, #16]
 8001264:	4618      	mov	r0, r3
 8001266:	f014 fb37 	bl	80158d8 <atof>
 800126a:	eeb0 7b40 	vmov.f64	d7, d0
 800126e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001272:	4b70      	ldr	r3, [pc, #448]	@ (8001434 <NMEA_parser+0x2b0>)
 8001274:	edc3 7a00 	vstr	s15, [r3]
		nmea_data.UT_date = atoi(fields[9]);
 8001278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800127a:	4618      	mov	r0, r3
 800127c:	f014 fb2f 	bl	80158de <atoi>
 8001280:	4603      	mov	r3, r0
 8001282:	4a6c      	ldr	r2, [pc, #432]	@ (8001434 <NMEA_parser+0x2b0>)
 8001284:	6053      	str	r3, [r2, #4]

		nmea_data.latitude = atof(fields[3]);
 8001286:	69bb      	ldr	r3, [r7, #24]
 8001288:	4618      	mov	r0, r3
 800128a:	f014 fb25 	bl	80158d8 <atof>
 800128e:	eeb0 7b40 	vmov.f64	d7, d0
 8001292:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001296:	4b67      	ldr	r3, [pc, #412]	@ (8001434 <NMEA_parser+0x2b0>)
 8001298:	edc3 7a02 	vstr	s15, [r3, #8]
		nmea_data.latitude_direction = *fields[4];
 800129c:	69fb      	ldr	r3, [r7, #28]
 800129e:	781a      	ldrb	r2, [r3, #0]
 80012a0:	4b64      	ldr	r3, [pc, #400]	@ (8001434 <NMEA_parser+0x2b0>)
 80012a2:	731a      	strb	r2, [r3, #12]
		nmea_data.longitude = atof(fields[5]);
 80012a4:	6a3b      	ldr	r3, [r7, #32]
 80012a6:	4618      	mov	r0, r3
 80012a8:	f014 fb16 	bl	80158d8 <atof>
 80012ac:	eeb0 7b40 	vmov.f64	d7, d0
 80012b0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80012b4:	4b5f      	ldr	r3, [pc, #380]	@ (8001434 <NMEA_parser+0x2b0>)
 80012b6:	edc3 7a04 	vstr	s15, [r3, #16]
		nmea_data.longitude_direction = *fields[6];
 80012ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012bc:	781a      	ldrb	r2, [r3, #0]
 80012be:	4b5d      	ldr	r3, [pc, #372]	@ (8001434 <NMEA_parser+0x2b0>)
 80012c0:	751a      	strb	r2, [r3, #20]
 80012c2:	e0d4      	b.n	800146e <NMEA_parser+0x2ea>


	}else if(strcmp(fields[0],"$GPVTG")==0){
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	495e      	ldr	r1, [pc, #376]	@ (8001440 <NMEA_parser+0x2bc>)
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff f811 	bl	80002f0 <strcmp>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d116      	bne.n	8001302 <NMEA_parser+0x17e>

		nmea_data.speed_knots =  atoi(fields[5]);
 80012d4:	6a3b      	ldr	r3, [r7, #32]
 80012d6:	4618      	mov	r0, r3
 80012d8:	f014 fb01 	bl	80158de <atoi>
 80012dc:	ee07 0a90 	vmov	s15, r0
 80012e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012e4:	4b53      	ldr	r3, [pc, #332]	@ (8001434 <NMEA_parser+0x2b0>)
 80012e6:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
		nmea_data.speed_kmph =  atoi(fields[7]);
 80012ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012ec:	4618      	mov	r0, r3
 80012ee:	f014 faf6 	bl	80158de <atoi>
 80012f2:	ee07 0a90 	vmov	s15, r0
 80012f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012fa:	4b4e      	ldr	r3, [pc, #312]	@ (8001434 <NMEA_parser+0x2b0>)
 80012fc:	edc3 7a08 	vstr	s15, [r3, #32]
 8001300:	e0b5      	b.n	800146e <NMEA_parser+0x2ea>

	}else if(strcmp(fields[0],"$GPGGA")==0){
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	494f      	ldr	r1, [pc, #316]	@ (8001444 <NMEA_parser+0x2c0>)
 8001306:	4618      	mov	r0, r3
 8001308:	f7fe fff2 	bl	80002f0 <strcmp>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d15c      	bne.n	80013cc <NMEA_parser+0x248>

		nmea_data.UTC_time = atof(fields[1]);
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	4618      	mov	r0, r3
 8001316:	f014 fadf 	bl	80158d8 <atof>
 800131a:	eeb0 7b40 	vmov.f64	d7, d0
 800131e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001322:	4b44      	ldr	r3, [pc, #272]	@ (8001434 <NMEA_parser+0x2b0>)
 8001324:	edc3 7a00 	vstr	s15, [r3]

		nmea_data.latitude = atof(fields[2]);
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	4618      	mov	r0, r3
 800132c:	f014 fad4 	bl	80158d8 <atof>
 8001330:	eeb0 7b40 	vmov.f64	d7, d0
 8001334:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001338:	4b3e      	ldr	r3, [pc, #248]	@ (8001434 <NMEA_parser+0x2b0>)
 800133a:	edc3 7a02 	vstr	s15, [r3, #8]
		nmea_data.latitude_direction = *fields[3];
 800133e:	69bb      	ldr	r3, [r7, #24]
 8001340:	781a      	ldrb	r2, [r3, #0]
 8001342:	4b3c      	ldr	r3, [pc, #240]	@ (8001434 <NMEA_parser+0x2b0>)
 8001344:	731a      	strb	r2, [r3, #12]
		nmea_data.longitude = atof(fields[4]);
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	4618      	mov	r0, r3
 800134a:	f014 fac5 	bl	80158d8 <atof>
 800134e:	eeb0 7b40 	vmov.f64	d7, d0
 8001352:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001356:	4b37      	ldr	r3, [pc, #220]	@ (8001434 <NMEA_parser+0x2b0>)
 8001358:	edc3 7a04 	vstr	s15, [r3, #16]
		nmea_data.longitude_direction = *fields[5];
 800135c:	6a3b      	ldr	r3, [r7, #32]
 800135e:	781a      	ldrb	r2, [r3, #0]
 8001360:	4b34      	ldr	r3, [pc, #208]	@ (8001434 <NMEA_parser+0x2b0>)
 8001362:	751a      	strb	r2, [r3, #20]

		nmea_data.fix = atoi(fields[6]);
 8001364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001366:	4618      	mov	r0, r3
 8001368:	f014 fab9 	bl	80158de <atoi>
 800136c:	4603      	mov	r3, r0
 800136e:	b2da      	uxtb	r2, r3
 8001370:	4b30      	ldr	r3, [pc, #192]	@ (8001434 <NMEA_parser+0x2b0>)
 8001372:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
		nmea_data.sat_in_use = atoi(fields[7]);
 8001376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001378:	4618      	mov	r0, r3
 800137a:	f014 fab0 	bl	80158de <atoi>
 800137e:	4603      	mov	r3, r0
 8001380:	b2da      	uxtb	r2, r3
 8001382:	4b2c      	ldr	r3, [pc, #176]	@ (8001434 <NMEA_parser+0x2b0>)
 8001384:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
		nmea_data.HDOP = atof(fields[8]);
 8001388:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800138a:	4618      	mov	r0, r3
 800138c:	f014 faa4 	bl	80158d8 <atof>
 8001390:	eeb0 7b40 	vmov.f64	d7, d0
 8001394:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001398:	4b26      	ldr	r3, [pc, #152]	@ (8001434 <NMEA_parser+0x2b0>)
 800139a:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

		nmea_data.altitude = atof(fields[9]);
 800139e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013a0:	4618      	mov	r0, r3
 80013a2:	f014 fa99 	bl	80158d8 <atof>
 80013a6:	eeb0 7b40 	vmov.f64	d7, d0
 80013aa:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80013ae:	4b21      	ldr	r3, [pc, #132]	@ (8001434 <NMEA_parser+0x2b0>)
 80013b0:	edc3 7a06 	vstr	s15, [r3, #24]
		nmea_data.geoidal_separation = atof(fields[11]);
 80013b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80013b6:	4618      	mov	r0, r3
 80013b8:	f014 fa8e 	bl	80158d8 <atof>
 80013bc:	eeb0 7b40 	vmov.f64	d7, d0
 80013c0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80013c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001434 <NMEA_parser+0x2b0>)
 80013c6:	edc3 7a07 	vstr	s15, [r3, #28]
 80013ca:	e050      	b.n	800146e <NMEA_parser+0x2ea>

	}else if(strcmp(fields[0],"$GPGSA")==0){
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	491e      	ldr	r1, [pc, #120]	@ (8001448 <NMEA_parser+0x2c4>)
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7fe ff8d 	bl	80002f0 <strcmp>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d137      	bne.n	800144c <NMEA_parser+0x2c8>

		nmea_data.fix_mode = atoi(fields[2]);
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	4618      	mov	r0, r3
 80013e0:	f014 fa7d 	bl	80158de <atoi>
 80013e4:	4603      	mov	r3, r0
 80013e6:	b2da      	uxtb	r2, r3
 80013e8:	4b12      	ldr	r3, [pc, #72]	@ (8001434 <NMEA_parser+0x2b0>)
 80013ea:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

		nmea_data.PDOP = atof(fields[15]);
 80013ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80013f0:	4618      	mov	r0, r3
 80013f2:	f014 fa71 	bl	80158d8 <atof>
 80013f6:	eeb0 7b40 	vmov.f64	d7, d0
 80013fa:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80013fe:	4b0d      	ldr	r3, [pc, #52]	@ (8001434 <NMEA_parser+0x2b0>)
 8001400:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
		nmea_data.HDOP = atof(fields[16]);
 8001404:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001406:	4618      	mov	r0, r3
 8001408:	f014 fa66 	bl	80158d8 <atof>
 800140c:	eeb0 7b40 	vmov.f64	d7, d0
 8001410:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001414:	4b07      	ldr	r3, [pc, #28]	@ (8001434 <NMEA_parser+0x2b0>)
 8001416:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
		nmea_data.VDOP = atof(fields[17]);
 800141a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800141c:	4618      	mov	r0, r3
 800141e:	f014 fa5b 	bl	80158d8 <atof>
 8001422:	eeb0 7b40 	vmov.f64	d7, d0
 8001426:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800142a:	4b02      	ldr	r3, [pc, #8]	@ (8001434 <NMEA_parser+0x2b0>)
 800142c:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
 8001430:	e01d      	b.n	800146e <NMEA_parser+0x2ea>
 8001432:	bf00      	nop
 8001434:	24000ca8 	.word	0x24000ca8
 8001438:	08018838 	.word	0x08018838
 800143c:	08018840 	.word	0x08018840
 8001440:	08018848 	.word	0x08018848
 8001444:	08018850 	.word	0x08018850
 8001448:	08018858 	.word	0x08018858

	}else if(strcmp(fields[0],"$GPGSV")==0){
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	4931      	ldr	r1, [pc, #196]	@ (8001514 <NMEA_parser+0x390>)
 8001450:	4618      	mov	r0, r3
 8001452:	f7fe ff4d 	bl	80002f0 <strcmp>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d108      	bne.n	800146e <NMEA_parser+0x2ea>
		nmea_data.sat_in_view = atoi(fields[3]);
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	4618      	mov	r0, r3
 8001460:	f014 fa3d 	bl	80158de <atoi>
 8001464:	4603      	mov	r3, r0
 8001466:	b2da      	uxtb	r2, r3
 8001468:	4b2b      	ldr	r3, [pc, #172]	@ (8001518 <NMEA_parser+0x394>)
 800146a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	}

	if (abs(nmea_data.speed_kmph - previous_data.speed_kmph) > speed_change_tolerance){
 800146e:	4b2a      	ldr	r3, [pc, #168]	@ (8001518 <NMEA_parser+0x394>)
 8001470:	ed93 7a08 	vldr	s14, [r3, #32]
 8001474:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8001478:	ee77 7a67 	vsub.f32	s15, s14, s15
 800147c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001480:	ee17 3a90 	vmov	r3, s15
 8001484:	2b00      	cmp	r3, #0
 8001486:	bfb8      	it	lt
 8001488:	425b      	neglt	r3, r3
 800148a:	ee07 3a90 	vmov	s15, r3
 800148e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001492:	4b22      	ldr	r3, [pc, #136]	@ (800151c <NMEA_parser+0x398>)
 8001494:	edd3 7a00 	vldr	s15, [r3]
 8001498:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800149c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014a0:	dd02      	ble.n	80014a8 <NMEA_parser+0x324>
		speed_change_CB_fun_ptr();
 80014a2:	4b1f      	ldr	r3, [pc, #124]	@ (8001520 <NMEA_parser+0x39c>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4798      	blx	r3
	}

	if (nmea_data.speed_kmph > speed_raise_barrier && previous_data.speed_kmph <= speed_raise_barrier){
 80014a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001518 <NMEA_parser+0x394>)
 80014aa:	ed93 7a08 	vldr	s14, [r3, #32]
 80014ae:	4b1d      	ldr	r3, [pc, #116]	@ (8001524 <NMEA_parser+0x3a0>)
 80014b0:	edd3 7a00 	vldr	s15, [r3]
 80014b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014bc:	dd0c      	ble.n	80014d8 <NMEA_parser+0x354>
 80014be:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 80014c2:	4b18      	ldr	r3, [pc, #96]	@ (8001524 <NMEA_parser+0x3a0>)
 80014c4:	edd3 7a00 	vldr	s15, [r3]
 80014c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d0:	d802      	bhi.n	80014d8 <NMEA_parser+0x354>
		speed_raise_barrier_CB_fun_ptr();
 80014d2:	4b15      	ldr	r3, [pc, #84]	@ (8001528 <NMEA_parser+0x3a4>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4798      	blx	r3
	}

	if (nmea_data.speed_kmph < speed_raise_barrier && previous_data.speed_kmph >= speed_raise_barrier){
 80014d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001518 <NMEA_parser+0x394>)
 80014da:	ed93 7a08 	vldr	s14, [r3, #32]
 80014de:	4b11      	ldr	r3, [pc, #68]	@ (8001524 <NMEA_parser+0x3a0>)
 80014e0:	edd3 7a00 	vldr	s15, [r3]
 80014e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ec:	d400      	bmi.n	80014f0 <NMEA_parser+0x36c>
		speed_fall_barrier_CB_fun_ptr();
	}
}
 80014ee:	e00d      	b.n	800150c <NMEA_parser+0x388>
	if (nmea_data.speed_kmph < speed_raise_barrier && previous_data.speed_kmph >= speed_raise_barrier){
 80014f0:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 80014f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001524 <NMEA_parser+0x3a0>)
 80014f6:	edd3 7a00 	vldr	s15, [r3]
 80014fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001502:	da00      	bge.n	8001506 <NMEA_parser+0x382>
}
 8001504:	e002      	b.n	800150c <NMEA_parser+0x388>
		speed_fall_barrier_CB_fun_ptr();
 8001506:	4b09      	ldr	r3, [pc, #36]	@ (800152c <NMEA_parser+0x3a8>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4798      	blx	r3
}
 800150c:	bf00      	nop
 800150e:	37c8      	adds	r7, #200	@ 0xc8
 8001510:	46bd      	mov	sp, r7
 8001512:	bdb0      	pop	{r4, r5, r7, pc}
 8001514:	08018860 	.word	0x08018860
 8001518:	24000ca8 	.word	0x24000ca8
 800151c:	24000c90 	.word	0x24000c90
 8001520:	24000c8c 	.word	0x24000c8c
 8001524:	24000c98 	.word	0x24000c98
 8001528:	24000c94 	.word	0x24000c94
 800152c:	24000c9c 	.word	0x24000c9c

08001530 <hx2int>:
 * hx2int is function which converts hex number written using characters to corresponding integer.
 * @param[in]	n2		is older position ix hex code
 * @param[in]	n1		is younger position ix hex code
 * @param[out]	uint8_t	is integer corresponding to input hex
 */
static uint8_t hx2int(uint8_t n2, uint8_t n1){
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	4603      	mov	r3, r0
 8001538:	460a      	mov	r2, r1
 800153a:	71fb      	strb	r3, [r7, #7]
 800153c:	4613      	mov	r3, r2
 800153e:	71bb      	strb	r3, [r7, #6]
	if (n2 <= '9') n2-='0';
 8001540:	79fb      	ldrb	r3, [r7, #7]
 8001542:	2b39      	cmp	r3, #57	@ 0x39
 8001544:	d803      	bhi.n	800154e <hx2int+0x1e>
 8001546:	79fb      	ldrb	r3, [r7, #7]
 8001548:	3b30      	subs	r3, #48	@ 0x30
 800154a:	71fb      	strb	r3, [r7, #7]
 800154c:	e002      	b.n	8001554 <hx2int+0x24>
	else n2=n2-'A'+10;
 800154e:	79fb      	ldrb	r3, [r7, #7]
 8001550:	3b37      	subs	r3, #55	@ 0x37
 8001552:	71fb      	strb	r3, [r7, #7]

	if (n1 <= '9') n1-='0';
 8001554:	79bb      	ldrb	r3, [r7, #6]
 8001556:	2b39      	cmp	r3, #57	@ 0x39
 8001558:	d803      	bhi.n	8001562 <hx2int+0x32>
 800155a:	79bb      	ldrb	r3, [r7, #6]
 800155c:	3b30      	subs	r3, #48	@ 0x30
 800155e:	71bb      	strb	r3, [r7, #6]
 8001560:	e002      	b.n	8001568 <hx2int+0x38>
	else n1=n1-'A'+10;
 8001562:	79bb      	ldrb	r3, [r7, #6]
 8001564:	3b37      	subs	r3, #55	@ 0x37
 8001566:	71bb      	strb	r3, [r7, #6]

	return n2*16+n1;
 8001568:	79fb      	ldrb	r3, [r7, #7]
 800156a:	011b      	lsls	r3, r3, #4
 800156c:	b2da      	uxtb	r2, r3
 800156e:	79bb      	ldrb	r3, [r7, #6]
 8001570:	4413      	add	r3, r2
 8001572:	b2db      	uxtb	r3, r3

}
 8001574:	4618      	mov	r0, r3
 8001576:	370c      	adds	r7, #12
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr

08001580 <NMEA_checksum_clc>:
 * NMEA_checksum_clc is function which calculates checksum of the message and compares it to checksum value given in NMEA message.\n
 * To convert given checksum it uses hx2int function.
 * @param[in]	message	pointer to buffer storing NMEA message.
 * @param[out]	NMEA_status 	is a status code. It should be NMEA_OK. For more information check out NMEA_status documentation.
 */
static NMEA_status NMEA_checksum_clc(uint8_t * message){
 8001580:	b580      	push	{r7, lr}
 8001582:	b084      	sub	sp, #16
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
	uint8_t index = 1;
 8001588:	2301      	movs	r3, #1
 800158a:	73fb      	strb	r3, [r7, #15]
	uint8_t checksum_clc =0;
 800158c:	2300      	movs	r3, #0
 800158e:	73bb      	strb	r3, [r7, #14]

	while (message[index]!='*' && index<NMEA_WORKING_BUFFER_SIZE-2){
 8001590:	e009      	b.n	80015a6 <NMEA_checksum_clc+0x26>
		checksum_clc^=message[index++];
 8001592:	7bfb      	ldrb	r3, [r7, #15]
 8001594:	1c5a      	adds	r2, r3, #1
 8001596:	73fa      	strb	r2, [r7, #15]
 8001598:	461a      	mov	r2, r3
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	4413      	add	r3, r2
 800159e:	781a      	ldrb	r2, [r3, #0]
 80015a0:	7bbb      	ldrb	r3, [r7, #14]
 80015a2:	4053      	eors	r3, r2
 80015a4:	73bb      	strb	r3, [r7, #14]
	while (message[index]!='*' && index<NMEA_WORKING_BUFFER_SIZE-2){
 80015a6:	7bfb      	ldrb	r3, [r7, #15]
 80015a8:	687a      	ldr	r2, [r7, #4]
 80015aa:	4413      	add	r3, r2
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80015b0:	d002      	beq.n	80015b8 <NMEA_checksum_clc+0x38>
 80015b2:	7bfb      	ldrb	r3, [r7, #15]
 80015b4:	2b7d      	cmp	r3, #125	@ 0x7d
 80015b6:	d9ec      	bls.n	8001592 <NMEA_checksum_clc+0x12>
	}

	uint8_t checksum = hx2int(message[index+1],message[index+2]);
 80015b8:	7bfb      	ldrb	r3, [r7, #15]
 80015ba:	3301      	adds	r3, #1
 80015bc:	687a      	ldr	r2, [r7, #4]
 80015be:	4413      	add	r3, r2
 80015c0:	7818      	ldrb	r0, [r3, #0]
 80015c2:	7bfb      	ldrb	r3, [r7, #15]
 80015c4:	3302      	adds	r3, #2
 80015c6:	687a      	ldr	r2, [r7, #4]
 80015c8:	4413      	add	r3, r2
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	4619      	mov	r1, r3
 80015ce:	f7ff ffaf 	bl	8001530 <hx2int>
 80015d2:	4603      	mov	r3, r0
 80015d4:	737b      	strb	r3, [r7, #13]
	if (checksum!=checksum_clc){
 80015d6:	7b7a      	ldrb	r2, [r7, #13]
 80015d8:	7bbb      	ldrb	r3, [r7, #14]
 80015da:	429a      	cmp	r2, r3
 80015dc:	d001      	beq.n	80015e2 <NMEA_checksum_clc+0x62>
		return NMEA_CHECKSUM_ERROR;
 80015de:	2302      	movs	r3, #2
 80015e0:	e000      	b.n	80015e4 <NMEA_checksum_clc+0x64>
	}
	return NMEA_OK;
 80015e2:	2300      	movs	r3, #0


}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3710      	adds	r7, #16
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}

080015ec <NMEA_read_line>:

/**
 * NMEA_read_line is function which reads one NMEA message line from NMEA_UART_buffer circular buffer to NMEA_working_buffer.
 */
static void NMEA_read_line(void){
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
	int index = 0;
 80015f2:	2300      	movs	r3, #0
 80015f4:	607b      	str	r3, [r7, #4]
	while (index < NMEA_WORKING_BUFFER_SIZE) NMEA_working_buffer[index++]=0;	// Clean up working buffer.
 80015f6:	e005      	b.n	8001604 <NMEA_read_line+0x18>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	1c5a      	adds	r2, r3, #1
 80015fc:	607a      	str	r2, [r7, #4]
 80015fe:	4a2b      	ldr	r2, [pc, #172]	@ (80016ac <NMEA_read_line+0xc0>)
 8001600:	2100      	movs	r1, #0
 8001602:	54d1      	strb	r1, [r2, r3]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2b7f      	cmp	r3, #127	@ 0x7f
 8001608:	ddf6      	ble.n	80015f8 <NMEA_read_line+0xc>

	index = 0;
 800160a:	2300      	movs	r3, #0
 800160c:	607b      	str	r3, [r7, #4]
	while(NMEA_UART_buffer[UART_buffer_tail]!= '\n' && index < NMEA_WORKING_BUFFER_SIZE-2){
 800160e:	e01c      	b.n	800164a <NMEA_read_line+0x5e>
		NMEA_working_buffer[index]=NMEA_UART_buffer[UART_buffer_tail];
 8001610:	4b27      	ldr	r3, [pc, #156]	@ (80016b0 <NMEA_read_line+0xc4>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a27      	ldr	r2, [pc, #156]	@ (80016b4 <NMEA_read_line+0xc8>)
 8001616:	5cd1      	ldrb	r1, [r2, r3]
 8001618:	4a24      	ldr	r2, [pc, #144]	@ (80016ac <NMEA_read_line+0xc0>)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	4413      	add	r3, r2
 800161e:	460a      	mov	r2, r1
 8001620:	701a      	strb	r2, [r3, #0]
		NMEA_UART_buffer[UART_buffer_tail] = 0;
 8001622:	4b23      	ldr	r3, [pc, #140]	@ (80016b0 <NMEA_read_line+0xc4>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a23      	ldr	r2, [pc, #140]	@ (80016b4 <NMEA_read_line+0xc8>)
 8001628:	2100      	movs	r1, #0
 800162a:	54d1      	strb	r1, [r2, r3]
		UART_buffer_tail = (UART_buffer_tail + 1)%NMEA_UART_BUFFER_SIZE;
 800162c:	4b20      	ldr	r3, [pc, #128]	@ (80016b0 <NMEA_read_line+0xc4>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	3301      	adds	r3, #1
 8001632:	425a      	negs	r2, r3
 8001634:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001638:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800163c:	bf58      	it	pl
 800163e:	4253      	negpl	r3, r2
 8001640:	4a1b      	ldr	r2, [pc, #108]	@ (80016b0 <NMEA_read_line+0xc4>)
 8001642:	6013      	str	r3, [r2, #0]
		++index;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	3301      	adds	r3, #1
 8001648:	607b      	str	r3, [r7, #4]
	while(NMEA_UART_buffer[UART_buffer_tail]!= '\n' && index < NMEA_WORKING_BUFFER_SIZE-2){
 800164a:	4b19      	ldr	r3, [pc, #100]	@ (80016b0 <NMEA_read_line+0xc4>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a19      	ldr	r2, [pc, #100]	@ (80016b4 <NMEA_read_line+0xc8>)
 8001650:	5cd3      	ldrb	r3, [r2, r3]
 8001652:	2b0a      	cmp	r3, #10
 8001654:	d002      	beq.n	800165c <NMEA_read_line+0x70>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2b7d      	cmp	r3, #125	@ 0x7d
 800165a:	ddd9      	ble.n	8001610 <NMEA_read_line+0x24>
	}
	NMEA_working_buffer[index]=NMEA_UART_buffer[UART_buffer_tail];
 800165c:	4b14      	ldr	r3, [pc, #80]	@ (80016b0 <NMEA_read_line+0xc4>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a14      	ldr	r2, [pc, #80]	@ (80016b4 <NMEA_read_line+0xc8>)
 8001662:	5cd1      	ldrb	r1, [r2, r3]
 8001664:	4a11      	ldr	r2, [pc, #68]	@ (80016ac <NMEA_read_line+0xc0>)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4413      	add	r3, r2
 800166a:	460a      	mov	r2, r1
 800166c:	701a      	strb	r2, [r3, #0]
	NMEA_UART_buffer[UART_buffer_tail] = 0;
 800166e:	4b10      	ldr	r3, [pc, #64]	@ (80016b0 <NMEA_read_line+0xc4>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a10      	ldr	r2, [pc, #64]	@ (80016b4 <NMEA_read_line+0xc8>)
 8001674:	2100      	movs	r1, #0
 8001676:	54d1      	strb	r1, [r2, r3]
	UART_buffer_tail = (UART_buffer_tail + 1)%NMEA_UART_BUFFER_SIZE;
 8001678:	4b0d      	ldr	r3, [pc, #52]	@ (80016b0 <NMEA_read_line+0xc4>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	3301      	adds	r3, #1
 800167e:	425a      	negs	r2, r3
 8001680:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001684:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001688:	bf58      	it	pl
 800168a:	4253      	negpl	r3, r2
 800168c:	4a08      	ldr	r2, [pc, #32]	@ (80016b0 <NMEA_read_line+0xc4>)
 800168e:	6013      	str	r3, [r2, #0]
	++index;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	3301      	adds	r3, #1
 8001694:	607b      	str	r3, [r7, #4]
	--UART_buffer_lines;
 8001696:	4b08      	ldr	r3, [pc, #32]	@ (80016b8 <NMEA_read_line+0xcc>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	3b01      	subs	r3, #1
 800169c:	4a06      	ldr	r2, [pc, #24]	@ (80016b8 <NMEA_read_line+0xcc>)
 800169e:	6013      	str	r3, [r2, #0]

}
 80016a0:	bf00      	nop
 80016a2:	370c      	adds	r7, #12
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr
 80016ac:	24000c00 	.word	0x24000c00
 80016b0:	24000c84 	.word	0x24000c84
 80016b4:	24000800 	.word	0x24000800
 80016b8:	24000c88 	.word	0x24000c88

080016bc <NMEA_init>:

void NMEA_init(UART_HandleTypeDef *huart, DMA_HandleTypeDef *DMA){
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	6039      	str	r1, [r7, #0]
	HAL_Delay(10);
 80016c6:	200a      	movs	r0, #10
 80016c8:	f003 fe62 	bl	8005390 <HAL_Delay>
	NMEA_huart=huart;
 80016cc:	4a12      	ldr	r2, [pc, #72]	@ (8001718 <NMEA_init+0x5c>)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6013      	str	r3, [r2, #0]
	NMEA_DMA=DMA;
 80016d2:	4a12      	ldr	r2, [pc, #72]	@ (800171c <NMEA_init+0x60>)
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	6013      	str	r3, [r2, #0]
	__HAL_UART_ENABLE_IT(NMEA_huart,UART_IT_IDLE);
 80016d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001718 <NMEA_init+0x5c>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	4b0d      	ldr	r3, [pc, #52]	@ (8001718 <NMEA_init+0x5c>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f042 0210 	orr.w	r2, r2, #16
 80016ea:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(NMEA_huart, NMEA_UART_DMA_buffer, NMEA_UART_DMA_BUFFER_SIZE);
 80016ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001718 <NMEA_init+0x5c>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016f4:	490a      	ldr	r1, [pc, #40]	@ (8001720 <NMEA_init+0x64>)
 80016f6:	4618      	mov	r0, r3
 80016f8:	f00c ff58 	bl	800e5ac <HAL_UART_Receive_DMA>


	speed_change_CB_fun_ptr = &default_CB;
 80016fc:	4b09      	ldr	r3, [pc, #36]	@ (8001724 <NMEA_init+0x68>)
 80016fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001728 <NMEA_init+0x6c>)
 8001700:	601a      	str	r2, [r3, #0]
	speed_raise_barrier_CB_fun_ptr = &default_CB;
 8001702:	4b0a      	ldr	r3, [pc, #40]	@ (800172c <NMEA_init+0x70>)
 8001704:	4a08      	ldr	r2, [pc, #32]	@ (8001728 <NMEA_init+0x6c>)
 8001706:	601a      	str	r2, [r3, #0]
	speed_fall_barrier_CB_fun_ptr = &default_CB;
 8001708:	4b09      	ldr	r3, [pc, #36]	@ (8001730 <NMEA_init+0x74>)
 800170a:	4a07      	ldr	r2, [pc, #28]	@ (8001728 <NMEA_init+0x6c>)
 800170c:	601a      	str	r2, [r3, #0]
}
 800170e:	bf00      	nop
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	24000ca0 	.word	0x24000ca0
 800171c:	24000ca4 	.word	0x24000ca4
 8001720:	24000600 	.word	0x24000600
 8001724:	24000c8c 	.word	0x24000c8c
 8001728:	08001175 	.word	0x08001175
 800172c:	24000c94 	.word	0x24000c94
 8001730:	24000c9c 	.word	0x24000c9c

08001734 <NMEA_UART_DMA_get_char>:
 * If buffer overflowes, the oldest NMEA message will be deleted to make space for incoming messages.\n
 * If new line character is detected ('\ n'), the line counter (UART_buffer_lines) increases.
 * @param[in]	DMA_char	character from DMA buffer
 * @param[out]	NMEA_status 	is a status code. It should be NMEA_OK. For more information check out NMEA_status documentation.
 */
static NMEA_status NMEA_UART_DMA_get_char(uint8_t DMA_char){
 8001734:	b480      	push	{r7}
 8001736:	b085      	sub	sp, #20
 8001738:	af00      	add	r7, sp, #0
 800173a:	4603      	mov	r3, r0
 800173c:	71fb      	strb	r3, [r7, #7]
	int position = (UART_buffer_head + 1)%NMEA_UART_BUFFER_SIZE;
 800173e:	4b2d      	ldr	r3, [pc, #180]	@ (80017f4 <NMEA_UART_DMA_get_char+0xc0>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	3301      	adds	r3, #1
 8001744:	425a      	negs	r2, r3
 8001746:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800174a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800174e:	bf58      	it	pl
 8001750:	4253      	negpl	r3, r2
 8001752:	60bb      	str	r3, [r7, #8]
	NMEA_status stat=NMEA_OK;
 8001754:	2300      	movs	r3, #0
 8001756:	73fb      	strb	r3, [r7, #15]

	if (position == UART_buffer_tail){		//buffer overflowed! make space for new message
 8001758:	4b27      	ldr	r3, [pc, #156]	@ (80017f8 <NMEA_UART_DMA_get_char+0xc4>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	68ba      	ldr	r2, [r7, #8]
 800175e:	429a      	cmp	r2, r3
 8001760:	d130      	bne.n	80017c4 <NMEA_UART_DMA_get_char+0x90>
		while (NMEA_UART_buffer[UART_buffer_tail]!='\n' && NMEA_UART_buffer[UART_buffer_tail]!=0){
 8001762:	e010      	b.n	8001786 <NMEA_UART_DMA_get_char+0x52>
			NMEA_UART_buffer[UART_buffer_tail]=0;
 8001764:	4b24      	ldr	r3, [pc, #144]	@ (80017f8 <NMEA_UART_DMA_get_char+0xc4>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a24      	ldr	r2, [pc, #144]	@ (80017fc <NMEA_UART_DMA_get_char+0xc8>)
 800176a:	2100      	movs	r1, #0
 800176c:	54d1      	strb	r1, [r2, r3]
			UART_buffer_tail=(UART_buffer_tail + 1)%NMEA_UART_BUFFER_SIZE;
 800176e:	4b22      	ldr	r3, [pc, #136]	@ (80017f8 <NMEA_UART_DMA_get_char+0xc4>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	3301      	adds	r3, #1
 8001774:	425a      	negs	r2, r3
 8001776:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800177a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800177e:	bf58      	it	pl
 8001780:	4253      	negpl	r3, r2
 8001782:	4a1d      	ldr	r2, [pc, #116]	@ (80017f8 <NMEA_UART_DMA_get_char+0xc4>)
 8001784:	6013      	str	r3, [r2, #0]
		while (NMEA_UART_buffer[UART_buffer_tail]!='\n' && NMEA_UART_buffer[UART_buffer_tail]!=0){
 8001786:	4b1c      	ldr	r3, [pc, #112]	@ (80017f8 <NMEA_UART_DMA_get_char+0xc4>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4a1c      	ldr	r2, [pc, #112]	@ (80017fc <NMEA_UART_DMA_get_char+0xc8>)
 800178c:	5cd3      	ldrb	r3, [r2, r3]
 800178e:	2b0a      	cmp	r3, #10
 8001790:	d005      	beq.n	800179e <NMEA_UART_DMA_get_char+0x6a>
 8001792:	4b19      	ldr	r3, [pc, #100]	@ (80017f8 <NMEA_UART_DMA_get_char+0xc4>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a19      	ldr	r2, [pc, #100]	@ (80017fc <NMEA_UART_DMA_get_char+0xc8>)
 8001798:	5cd3      	ldrb	r3, [r2, r3]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d1e2      	bne.n	8001764 <NMEA_UART_DMA_get_char+0x30>
		}
		NMEA_UART_buffer[UART_buffer_tail]=0;
 800179e:	4b16      	ldr	r3, [pc, #88]	@ (80017f8 <NMEA_UART_DMA_get_char+0xc4>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a16      	ldr	r2, [pc, #88]	@ (80017fc <NMEA_UART_DMA_get_char+0xc8>)
 80017a4:	2100      	movs	r1, #0
 80017a6:	54d1      	strb	r1, [r2, r3]
		UART_buffer_tail=(UART_buffer_tail + 1)%NMEA_UART_BUFFER_SIZE;
 80017a8:	4b13      	ldr	r3, [pc, #76]	@ (80017f8 <NMEA_UART_DMA_get_char+0xc4>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	3301      	adds	r3, #1
 80017ae:	425a      	negs	r2, r3
 80017b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80017b4:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80017b8:	bf58      	it	pl
 80017ba:	4253      	negpl	r3, r2
 80017bc:	4a0e      	ldr	r2, [pc, #56]	@ (80017f8 <NMEA_UART_DMA_get_char+0xc4>)
 80017be:	6013      	str	r3, [r2, #0]
		stat=NMEA_BUFFER_OVERFLOWED;
 80017c0:	2301      	movs	r3, #1
 80017c2:	73fb      	strb	r3, [r7, #15]
	}

	NMEA_UART_buffer[UART_buffer_head]=DMA_char;
 80017c4:	4b0b      	ldr	r3, [pc, #44]	@ (80017f4 <NMEA_UART_DMA_get_char+0xc0>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	490c      	ldr	r1, [pc, #48]	@ (80017fc <NMEA_UART_DMA_get_char+0xc8>)
 80017ca:	79fa      	ldrb	r2, [r7, #7]
 80017cc:	54ca      	strb	r2, [r1, r3]

	UART_buffer_head=position;
 80017ce:	4a09      	ldr	r2, [pc, #36]	@ (80017f4 <NMEA_UART_DMA_get_char+0xc0>)
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	6013      	str	r3, [r2, #0]

	if(DMA_char=='\n'){
 80017d4:	79fb      	ldrb	r3, [r7, #7]
 80017d6:	2b0a      	cmp	r3, #10
 80017d8:	d104      	bne.n	80017e4 <NMEA_UART_DMA_get_char+0xb0>
		++UART_buffer_lines;	//increment lines counter
 80017da:	4b09      	ldr	r3, [pc, #36]	@ (8001800 <NMEA_UART_DMA_get_char+0xcc>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	3301      	adds	r3, #1
 80017e0:	4a07      	ldr	r2, [pc, #28]	@ (8001800 <NMEA_UART_DMA_get_char+0xcc>)
 80017e2:	6013      	str	r3, [r2, #0]
	}

	return stat;
 80017e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3714      	adds	r7, #20
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr
 80017f2:	bf00      	nop
 80017f4:	24000c80 	.word	0x24000c80
 80017f8:	24000c84 	.word	0x24000c84
 80017fc:	24000800 	.word	0x24000800
 8001800:	24000c88 	.word	0x24000c88

08001804 <NMEA_UART_DMA_copy_buffer>:
/**
 * NMEA_UART_DMA_copy_buffer is a function which copies messages from DMA buffer to UART circular buffer.\n
 * To do so, it uses NMEA_UART_DMA_get_char function for every character in NMEA_UART_DMA_buffer from 0 to (NMEA_UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(NMEA_DMA)).
 * @param[out]	NMEA_status 	is a status code. It should be NMEA_OK. For more information check out NMEA_status documentation.
 */
static NMEA_status NMEA_UART_DMA_copy_buffer(void){
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0


	NMEA_status stat=NMEA_OK;
 800180a:	2300      	movs	r3, #0
 800180c:	73fb      	strb	r3, [r7, #15]

	int data_length = NMEA_UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(NMEA_DMA);
 800180e:	4b4b      	ldr	r3, [pc, #300]	@ (800193c <NMEA_UART_DMA_copy_buffer+0x138>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a4a      	ldr	r2, [pc, #296]	@ (8001940 <NMEA_UART_DMA_copy_buffer+0x13c>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d059      	beq.n	80018ce <NMEA_UART_DMA_copy_buffer+0xca>
 800181a:	4b48      	ldr	r3, [pc, #288]	@ (800193c <NMEA_UART_DMA_copy_buffer+0x138>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a48      	ldr	r2, [pc, #288]	@ (8001944 <NMEA_UART_DMA_copy_buffer+0x140>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d053      	beq.n	80018ce <NMEA_UART_DMA_copy_buffer+0xca>
 8001826:	4b45      	ldr	r3, [pc, #276]	@ (800193c <NMEA_UART_DMA_copy_buffer+0x138>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a46      	ldr	r2, [pc, #280]	@ (8001948 <NMEA_UART_DMA_copy_buffer+0x144>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d04d      	beq.n	80018ce <NMEA_UART_DMA_copy_buffer+0xca>
 8001832:	4b42      	ldr	r3, [pc, #264]	@ (800193c <NMEA_UART_DMA_copy_buffer+0x138>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a44      	ldr	r2, [pc, #272]	@ (800194c <NMEA_UART_DMA_copy_buffer+0x148>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d047      	beq.n	80018ce <NMEA_UART_DMA_copy_buffer+0xca>
 800183e:	4b3f      	ldr	r3, [pc, #252]	@ (800193c <NMEA_UART_DMA_copy_buffer+0x138>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a42      	ldr	r2, [pc, #264]	@ (8001950 <NMEA_UART_DMA_copy_buffer+0x14c>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d041      	beq.n	80018ce <NMEA_UART_DMA_copy_buffer+0xca>
 800184a:	4b3c      	ldr	r3, [pc, #240]	@ (800193c <NMEA_UART_DMA_copy_buffer+0x138>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a40      	ldr	r2, [pc, #256]	@ (8001954 <NMEA_UART_DMA_copy_buffer+0x150>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d03b      	beq.n	80018ce <NMEA_UART_DMA_copy_buffer+0xca>
 8001856:	4b39      	ldr	r3, [pc, #228]	@ (800193c <NMEA_UART_DMA_copy_buffer+0x138>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a3e      	ldr	r2, [pc, #248]	@ (8001958 <NMEA_UART_DMA_copy_buffer+0x154>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d035      	beq.n	80018ce <NMEA_UART_DMA_copy_buffer+0xca>
 8001862:	4b36      	ldr	r3, [pc, #216]	@ (800193c <NMEA_UART_DMA_copy_buffer+0x138>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a3c      	ldr	r2, [pc, #240]	@ (800195c <NMEA_UART_DMA_copy_buffer+0x158>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d02f      	beq.n	80018ce <NMEA_UART_DMA_copy_buffer+0xca>
 800186e:	4b33      	ldr	r3, [pc, #204]	@ (800193c <NMEA_UART_DMA_copy_buffer+0x138>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a3a      	ldr	r2, [pc, #232]	@ (8001960 <NMEA_UART_DMA_copy_buffer+0x15c>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d029      	beq.n	80018ce <NMEA_UART_DMA_copy_buffer+0xca>
 800187a:	4b30      	ldr	r3, [pc, #192]	@ (800193c <NMEA_UART_DMA_copy_buffer+0x138>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a38      	ldr	r2, [pc, #224]	@ (8001964 <NMEA_UART_DMA_copy_buffer+0x160>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d023      	beq.n	80018ce <NMEA_UART_DMA_copy_buffer+0xca>
 8001886:	4b2d      	ldr	r3, [pc, #180]	@ (800193c <NMEA_UART_DMA_copy_buffer+0x138>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a36      	ldr	r2, [pc, #216]	@ (8001968 <NMEA_UART_DMA_copy_buffer+0x164>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d01d      	beq.n	80018ce <NMEA_UART_DMA_copy_buffer+0xca>
 8001892:	4b2a      	ldr	r3, [pc, #168]	@ (800193c <NMEA_UART_DMA_copy_buffer+0x138>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a34      	ldr	r2, [pc, #208]	@ (800196c <NMEA_UART_DMA_copy_buffer+0x168>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d017      	beq.n	80018ce <NMEA_UART_DMA_copy_buffer+0xca>
 800189e:	4b27      	ldr	r3, [pc, #156]	@ (800193c <NMEA_UART_DMA_copy_buffer+0x138>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a32      	ldr	r2, [pc, #200]	@ (8001970 <NMEA_UART_DMA_copy_buffer+0x16c>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d011      	beq.n	80018ce <NMEA_UART_DMA_copy_buffer+0xca>
 80018aa:	4b24      	ldr	r3, [pc, #144]	@ (800193c <NMEA_UART_DMA_copy_buffer+0x138>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a30      	ldr	r2, [pc, #192]	@ (8001974 <NMEA_UART_DMA_copy_buffer+0x170>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d00b      	beq.n	80018ce <NMEA_UART_DMA_copy_buffer+0xca>
 80018b6:	4b21      	ldr	r3, [pc, #132]	@ (800193c <NMEA_UART_DMA_copy_buffer+0x138>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a2e      	ldr	r2, [pc, #184]	@ (8001978 <NMEA_UART_DMA_copy_buffer+0x174>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d005      	beq.n	80018ce <NMEA_UART_DMA_copy_buffer+0xca>
 80018c2:	4b1e      	ldr	r3, [pc, #120]	@ (800193c <NMEA_UART_DMA_copy_buffer+0x138>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a2c      	ldr	r2, [pc, #176]	@ (800197c <NMEA_UART_DMA_copy_buffer+0x178>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d106      	bne.n	80018dc <NMEA_UART_DMA_copy_buffer+0xd8>
 80018ce:	4b1b      	ldr	r3, [pc, #108]	@ (800193c <NMEA_UART_DMA_copy_buffer+0x138>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80018da:	e005      	b.n	80018e8 <NMEA_UART_DMA_copy_buffer+0xe4>
 80018dc:	4b17      	ldr	r3, [pc, #92]	@ (800193c <NMEA_UART_DMA_copy_buffer+0x138>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80018e8:	607b      	str	r3, [r7, #4]

	for (int i = 0; i < data_length; i++){
 80018ea:	2300      	movs	r3, #0
 80018ec:	60bb      	str	r3, [r7, #8]
 80018ee:	e013      	b.n	8001918 <NMEA_UART_DMA_copy_buffer+0x114>
		if (NMEA_UART_DMA_get_char(NMEA_UART_DMA_buffer[i])==NMEA_BUFFER_OVERFLOWED){
 80018f0:	4a23      	ldr	r2, [pc, #140]	@ (8001980 <NMEA_UART_DMA_copy_buffer+0x17c>)
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	4413      	add	r3, r2
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	4618      	mov	r0, r3
 80018fa:	f7ff ff1b 	bl	8001734 <NMEA_UART_DMA_get_char>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b01      	cmp	r3, #1
 8001902:	d101      	bne.n	8001908 <NMEA_UART_DMA_copy_buffer+0x104>
			stat=NMEA_BUFFER_OVERFLOWED;
 8001904:	2301      	movs	r3, #1
 8001906:	73fb      	strb	r3, [r7, #15]
		}
		NMEA_UART_DMA_buffer[i]=0;
 8001908:	4a1d      	ldr	r2, [pc, #116]	@ (8001980 <NMEA_UART_DMA_copy_buffer+0x17c>)
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	4413      	add	r3, r2
 800190e:	2200      	movs	r2, #0
 8001910:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < data_length; i++){
 8001912:	68bb      	ldr	r3, [r7, #8]
 8001914:	3301      	adds	r3, #1
 8001916:	60bb      	str	r3, [r7, #8]
 8001918:	68ba      	ldr	r2, [r7, #8]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	429a      	cmp	r2, r3
 800191e:	dbe7      	blt.n	80018f0 <NMEA_UART_DMA_copy_buffer+0xec>
	}

	HAL_UART_Receive_DMA(NMEA_huart, NMEA_UART_DMA_buffer, NMEA_UART_DMA_BUFFER_SIZE);
 8001920:	4b18      	ldr	r3, [pc, #96]	@ (8001984 <NMEA_UART_DMA_copy_buffer+0x180>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001928:	4915      	ldr	r1, [pc, #84]	@ (8001980 <NMEA_UART_DMA_copy_buffer+0x17c>)
 800192a:	4618      	mov	r0, r3
 800192c:	f00c fe3e 	bl	800e5ac <HAL_UART_Receive_DMA>
	return stat;
 8001930:	7bfb      	ldrb	r3, [r7, #15]
}
 8001932:	4618      	mov	r0, r3
 8001934:	3710      	adds	r7, #16
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	24000ca4 	.word	0x24000ca4
 8001940:	40020010 	.word	0x40020010
 8001944:	40020028 	.word	0x40020028
 8001948:	40020040 	.word	0x40020040
 800194c:	40020058 	.word	0x40020058
 8001950:	40020070 	.word	0x40020070
 8001954:	40020088 	.word	0x40020088
 8001958:	400200a0 	.word	0x400200a0
 800195c:	400200b8 	.word	0x400200b8
 8001960:	40020410 	.word	0x40020410
 8001964:	40020428 	.word	0x40020428
 8001968:	40020440 	.word	0x40020440
 800196c:	40020458 	.word	0x40020458
 8001970:	40020470 	.word	0x40020470
 8001974:	40020488 	.word	0x40020488
 8001978:	400204a0 	.word	0x400204a0
 800197c:	400204b8 	.word	0x400204b8
 8001980:	24000600 	.word	0x24000600
 8001984:	24000ca0 	.word	0x24000ca0

08001988 <NMEA_process_task>:

NMEA_status NMEA_process_task(void){
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
	NMEA_status stat = NMEA_OK;
 800198e:	2300      	movs	r3, #0
 8001990:	71fb      	strb	r3, [r7, #7]
	while(UART_buffer_lines>0) {
 8001992:	e00d      	b.n	80019b0 <NMEA_process_task+0x28>
		NMEA_read_line();
 8001994:	f7ff fe2a 	bl	80015ec <NMEA_read_line>
		if (NMEA_checksum_clc(NMEA_working_buffer) == NMEA_OK){
 8001998:	480a      	ldr	r0, [pc, #40]	@ (80019c4 <NMEA_process_task+0x3c>)
 800199a:	f7ff fdf1 	bl	8001580 <NMEA_checksum_clc>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d103      	bne.n	80019ac <NMEA_process_task+0x24>
			NMEA_parser((char *)NMEA_working_buffer);
 80019a4:	4807      	ldr	r0, [pc, #28]	@ (80019c4 <NMEA_process_task+0x3c>)
 80019a6:	f7ff fbed 	bl	8001184 <NMEA_parser>
 80019aa:	e001      	b.n	80019b0 <NMEA_process_task+0x28>
		}else stat = NMEA_CHECKSUM_ERROR;
 80019ac:	2302      	movs	r3, #2
 80019ae:	71fb      	strb	r3, [r7, #7]
	while(UART_buffer_lines>0) {
 80019b0:	4b05      	ldr	r3, [pc, #20]	@ (80019c8 <NMEA_process_task+0x40>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	dced      	bgt.n	8001994 <NMEA_process_task+0xc>
	}
	return stat;
 80019b8:	79fb      	ldrb	r3, [r7, #7]
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	24000c00 	.word	0x24000c00
 80019c8:	24000c88 	.word	0x24000c88

080019cc <user_UART_IDLE_IT_handler>:

NMEA_status user_UART_IDLE_IT_handler(void){
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
	NMEA_status stat = NMEA_OK;
 80019d2:	2300      	movs	r3, #0
 80019d4:	71fb      	strb	r3, [r7, #7]
	if (__HAL_UART_GET_FLAG(NMEA_huart, UART_FLAG_IDLE) == SET) {
 80019d6:	4b0d      	ldr	r3, [pc, #52]	@ (8001a0c <user_UART_IDLE_IT_handler+0x40>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	69db      	ldr	r3, [r3, #28]
 80019de:	f003 0310 	and.w	r3, r3, #16
 80019e2:	2b10      	cmp	r3, #16
 80019e4:	d10d      	bne.n	8001a02 <user_UART_IDLE_IT_handler+0x36>
		__HAL_UART_CLEAR_FLAG(NMEA_huart,UART_FLAG_IDLE);
 80019e6:	4b09      	ldr	r3, [pc, #36]	@ (8001a0c <user_UART_IDLE_IT_handler+0x40>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	2210      	movs	r2, #16
 80019ee:	621a      	str	r2, [r3, #32]
		HAL_UART_DMAStop(NMEA_huart);
 80019f0:	4b06      	ldr	r3, [pc, #24]	@ (8001a0c <user_UART_IDLE_IT_handler+0x40>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4618      	mov	r0, r3
 80019f6:	f00c fe25 	bl	800e644 <HAL_UART_DMAStop>
		stat = NMEA_UART_DMA_copy_buffer();
 80019fa:	f7ff ff03 	bl	8001804 <NMEA_UART_DMA_copy_buffer>
 80019fe:	4603      	mov	r3, r0
 8001a00:	71fb      	strb	r3, [r7, #7]
	}
	return stat;
 8001a02:	79fb      	ldrb	r3, [r7, #7]
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3708      	adds	r7, #8
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	24000ca0 	.word	0x24000ca0

08001a10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001a14:	f000 f906 	bl	8001c24 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a18:	f003 fc5e 	bl	80052d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a1c:	f000 f842 	bl	8001aa4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a20:	f7ff fa26 	bl	8000e70 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a24:	f7ff f880 	bl	8000b28 <MX_DMA_Init>
  MX_FDCAN1_Init();
 8001a28:	f7ff f8ae 	bl	8000b88 <MX_FDCAN1_Init>
  MX_I2C3_Init();
 8001a2c:	f7ff fad2 	bl	8000fd4 <MX_I2C3_Init>
  MX_SPI1_Init();
 8001a30:	f000 f93c 	bl	8001cac <MX_SPI1_Init>
  MX_SPI2_Init();
 8001a34:	f000 f990 	bl	8001d58 <MX_SPI2_Init>
  MX_TIM2_Init();
 8001a38:	f000 fcc8 	bl	80023cc <MX_TIM2_Init>
  MX_TIM3_Init();
 8001a3c:	f000 fd42 	bl	80024c4 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001a40:	f000 fda6 	bl	8002590 <MX_TIM4_Init>
  MX_UART4_Init();
 8001a44:	f000 ff5e 	bl	8002904 <MX_UART4_Init>
  MX_USART1_UART_Init();
 8001a48:	f000 ffa8 	bl	800299c <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8001a4c:	f001 f842 	bl	8002ad4 <MX_USART6_UART_Init>
  MX_TIM13_Init();
 8001a50:	f000 fe1a 	bl	8002688 <MX_TIM13_Init>
  MX_USART3_UART_Init();
 8001a54:	f000 fff2 	bl	8002a3c <MX_USART3_UART_Init>
  MX_FATFS_Init();
 8001a58:	f00f ffe4 	bl	8011a24 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  BMP280_init();
 8001a5c:	f001 ff74 	bl	8003948 <BMP280_init>
  //SD_init();
  SBUS_init();
 8001a60:	f002 ff20 	bl	80048a4 <SBUS_init>
  HAL_UART_Receive_DMA(&huart3, &BNO_BufferByte,1);
 8001a64:	2201      	movs	r2, #1
 8001a66:	4909      	ldr	r1, [pc, #36]	@ (8001a8c <main+0x7c>)
 8001a68:	4809      	ldr	r0, [pc, #36]	@ (8001a90 <main+0x80>)
 8001a6a:	f00c fd9f 	bl	800e5ac <HAL_UART_Receive_DMA>
  HAL_UART_Receive_IT(&huart6, &LR03_RxByte,1);
 8001a6e:	2201      	movs	r2, #1
 8001a70:	4908      	ldr	r1, [pc, #32]	@ (8001a94 <main+0x84>)
 8001a72:	4809      	ldr	r0, [pc, #36]	@ (8001a98 <main+0x88>)
 8001a74:	f00c fd4e 	bl	800e514 <HAL_UART_Receive_IT>
  NMEA_init(&huart4, &hdma_uart4_rx);
 8001a78:	4908      	ldr	r1, [pc, #32]	@ (8001a9c <main+0x8c>)
 8001a7a:	4809      	ldr	r0, [pc, #36]	@ (8001aa0 <main+0x90>)
 8001a7c:	f7ff fe1e 	bl	80016bc <NMEA_init>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001a80:	f7ff f97a 	bl	8000d78 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001a84:	f011 fcfd 	bl	8013482 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a88:	bf00      	nop
 8001a8a:	e7fd      	b.n	8001a88 <main+0x78>
 8001a8c:	24001467 	.word	0x24001467
 8001a90:	240010a0 	.word	0x240010a0
 8001a94:	24000ce0 	.word	0x24000ce0
 8001a98:	24001134 	.word	0x24001134
 8001a9c:	240011c8 	.word	0x240011c8
 8001aa0:	24000f78 	.word	0x24000f78

08001aa4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b09c      	sub	sp, #112	@ 0x70
 8001aa8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001aaa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001aae:	224c      	movs	r2, #76	@ 0x4c
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f014 fe5f 	bl	8016776 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ab8:	1d3b      	adds	r3, r7, #4
 8001aba:	2220      	movs	r2, #32
 8001abc:	2100      	movs	r1, #0
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f014 fe59 	bl	8016776 <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 8001ac4:	4b30      	ldr	r3, [pc, #192]	@ (8001b88 <SystemClock_Config+0xe4>)
 8001ac6:	f04f 32ff 	mov.w	r2, #4294967295
 8001aca:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001ace:	2002      	movs	r0, #2
 8001ad0:	f007 fb26 	bl	8009120 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	603b      	str	r3, [r7, #0]
 8001ad8:	4b2c      	ldr	r3, [pc, #176]	@ (8001b8c <SystemClock_Config+0xe8>)
 8001ada:	699b      	ldr	r3, [r3, #24]
 8001adc:	4a2b      	ldr	r2, [pc, #172]	@ (8001b8c <SystemClock_Config+0xe8>)
 8001ade:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001ae2:	6193      	str	r3, [r2, #24]
 8001ae4:	4b29      	ldr	r3, [pc, #164]	@ (8001b8c <SystemClock_Config+0xe8>)
 8001ae6:	699b      	ldr	r3, [r3, #24]
 8001ae8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001aec:	603b      	str	r3, [r7, #0]
 8001aee:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001af0:	bf00      	nop
 8001af2:	4b26      	ldr	r3, [pc, #152]	@ (8001b8c <SystemClock_Config+0xe8>)
 8001af4:	699b      	ldr	r3, [r3, #24]
 8001af6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001afa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001afe:	d1f8      	bne.n	8001af2 <SystemClock_Config+0x4e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b00:	2302      	movs	r3, #2
 8001b02:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001b04:	2301      	movs	r3, #1
 8001b06:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8001b08:	2340      	movs	r3, #64	@ 0x40
 8001b0a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b10:	2300      	movs	r3, #0
 8001b12:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001b14:	2304      	movs	r3, #4
 8001b16:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 35;
 8001b18:	2323      	movs	r3, #35	@ 0x23
 8001b1a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001b20:	2302      	movs	r3, #2
 8001b22:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001b24:	2302      	movs	r3, #2
 8001b26:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001b28:	230c      	movs	r3, #12
 8001b2a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001b30:	2300      	movs	r3, #0
 8001b32:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f007 fb2b 	bl	8009194 <HAL_RCC_OscConfig>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d001      	beq.n	8001b48 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8001b44:	f000 f8ac 	bl	8001ca0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b48:	233f      	movs	r3, #63	@ 0x3f
 8001b4a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001b50:	2300      	movs	r3, #0
 8001b52:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001b54:	2300      	movs	r3, #0
 8001b56:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001b58:	2340      	movs	r3, #64	@ 0x40
 8001b5a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001b5c:	2340      	movs	r3, #64	@ 0x40
 8001b5e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001b60:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b64:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001b66:	2340      	movs	r3, #64	@ 0x40
 8001b68:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8001b6a:	1d3b      	adds	r3, r7, #4
 8001b6c:	2106      	movs	r1, #6
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f007 ff42 	bl	80099f8 <HAL_RCC_ClockConfig>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <SystemClock_Config+0xda>
  {
    Error_Handler();
 8001b7a:	f000 f891 	bl	8001ca0 <Error_Handler>
  }
}
 8001b7e:	bf00      	nop
 8001b80:	3770      	adds	r7, #112	@ 0x70
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	58024400 	.word	0x58024400
 8001b8c:	58024800 	.word	0x58024800

08001b90 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
	if (huart -> Instance == USART1){
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a18      	ldr	r2, [pc, #96]	@ (8001c00 <HAL_UART_RxCpltCallback+0x70>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d10a      	bne.n	8001bb8 <HAL_UART_RxCpltCallback+0x28>
		SBUS_Receive(SBUS_RxBuffer);
 8001ba2:	4b18      	ldr	r3, [pc, #96]	@ (8001c04 <HAL_UART_RxCpltCallback+0x74>)
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f002 fe8a 	bl	80048c0 <SBUS_Receive>
		HAL_UART_Receive_DMA(&huart1, &SBUS_RxBuffer, 1);
 8001bac:	2201      	movs	r2, #1
 8001bae:	4915      	ldr	r1, [pc, #84]	@ (8001c04 <HAL_UART_RxCpltCallback+0x74>)
 8001bb0:	4815      	ldr	r0, [pc, #84]	@ (8001c08 <HAL_UART_RxCpltCallback+0x78>)
 8001bb2:	f00c fcfb 	bl	800e5ac <HAL_UART_Receive_DMA>
    }
    else if(huart -> Instance == USART6){
    	LR03_Receive(LR03_RxByte);
    	HAL_UART_Receive_IT(&huart6, &LR03_RxByte,1);
    }
}
 8001bb6:	e01e      	b.n	8001bf6 <HAL_UART_RxCpltCallback+0x66>
    else if (huart -> Instance == USART3){
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a13      	ldr	r2, [pc, #76]	@ (8001c0c <HAL_UART_RxCpltCallback+0x7c>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d10a      	bne.n	8001bd8 <HAL_UART_RxCpltCallback+0x48>
        BNO_Receive(BNO_BufferByte);
 8001bc2:	4b13      	ldr	r3, [pc, #76]	@ (8001c10 <HAL_UART_RxCpltCallback+0x80>)
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f002 fbf2 	bl	80043b0 <BNO_Receive>
        HAL_UART_Receive_DMA(&huart3, &BNO_BufferByte,1);
 8001bcc:	2201      	movs	r2, #1
 8001bce:	4910      	ldr	r1, [pc, #64]	@ (8001c10 <HAL_UART_RxCpltCallback+0x80>)
 8001bd0:	4810      	ldr	r0, [pc, #64]	@ (8001c14 <HAL_UART_RxCpltCallback+0x84>)
 8001bd2:	f00c fceb 	bl	800e5ac <HAL_UART_Receive_DMA>
}
 8001bd6:	e00e      	b.n	8001bf6 <HAL_UART_RxCpltCallback+0x66>
    else if(huart -> Instance == USART6){
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a0e      	ldr	r2, [pc, #56]	@ (8001c18 <HAL_UART_RxCpltCallback+0x88>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d109      	bne.n	8001bf6 <HAL_UART_RxCpltCallback+0x66>
    	LR03_Receive(LR03_RxByte);
 8001be2:	4b0e      	ldr	r3, [pc, #56]	@ (8001c1c <HAL_UART_RxCpltCallback+0x8c>)
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f002 fdc4 	bl	8004774 <LR03_Receive>
    	HAL_UART_Receive_IT(&huart6, &LR03_RxByte,1);
 8001bec:	2201      	movs	r2, #1
 8001bee:	490b      	ldr	r1, [pc, #44]	@ (8001c1c <HAL_UART_RxCpltCallback+0x8c>)
 8001bf0:	480b      	ldr	r0, [pc, #44]	@ (8001c20 <HAL_UART_RxCpltCallback+0x90>)
 8001bf2:	f00c fc8f 	bl	800e514 <HAL_UART_Receive_IT>
}
 8001bf6:	bf00      	nop
 8001bf8:	3708      	adds	r7, #8
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	40011000 	.word	0x40011000
 8001c04:	240015f1 	.word	0x240015f1
 8001c08:	2400100c 	.word	0x2400100c
 8001c0c:	40004800 	.word	0x40004800
 8001c10:	24001467 	.word	0x24001467
 8001c14:	240010a0 	.word	0x240010a0
 8001c18:	40011400 	.word	0x40011400
 8001c1c:	24000ce0 	.word	0x24000ce0
 8001c20:	24001134 	.word	0x24001134

08001c24 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b084      	sub	sp, #16
 8001c28:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001c2a:	463b      	mov	r3, r7
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	601a      	str	r2, [r3, #0]
 8001c30:	605a      	str	r2, [r3, #4]
 8001c32:	609a      	str	r2, [r3, #8]
 8001c34:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001c36:	f003 fcaf 	bl	8005598 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001c42:	2300      	movs	r3, #0
 8001c44:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001c46:	231f      	movs	r3, #31
 8001c48:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001c4a:	2387      	movs	r3, #135	@ 0x87
 8001c4c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001c52:	2300      	movs	r3, #0
 8001c54:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001c56:	2301      	movs	r3, #1
 8001c58:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001c62:	2300      	movs	r3, #0
 8001c64:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001c66:	463b      	mov	r3, r7
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f003 fccd 	bl	8005608 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001c6e:	2004      	movs	r0, #4
 8001c70:	f003 fcaa 	bl	80055c8 <HAL_MPU_Enable>

}
 8001c74:	bf00      	nop
 8001c76:	3710      	adds	r7, #16
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}

08001c7c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a04      	ldr	r2, [pc, #16]	@ (8001c9c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d101      	bne.n	8001c92 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001c8e:	f003 fb5f 	bl	8005350 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001c92:	bf00      	nop
 8001c94:	3708      	adds	r7, #8
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	40014800 	.word	0x40014800

08001ca0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ca4:	b672      	cpsid	i
}
 8001ca6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ca8:	bf00      	nop
 8001caa:	e7fd      	b.n	8001ca8 <Error_Handler+0x8>

08001cac <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001cb0:	4b27      	ldr	r3, [pc, #156]	@ (8001d50 <MX_SPI1_Init+0xa4>)
 8001cb2:	4a28      	ldr	r2, [pc, #160]	@ (8001d54 <MX_SPI1_Init+0xa8>)
 8001cb4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001cb6:	4b26      	ldr	r3, [pc, #152]	@ (8001d50 <MX_SPI1_Init+0xa4>)
 8001cb8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001cbc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001cbe:	4b24      	ldr	r3, [pc, #144]	@ (8001d50 <MX_SPI1_Init+0xa4>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001cc4:	4b22      	ldr	r3, [pc, #136]	@ (8001d50 <MX_SPI1_Init+0xa4>)
 8001cc6:	2207      	movs	r2, #7
 8001cc8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001cca:	4b21      	ldr	r3, [pc, #132]	@ (8001d50 <MX_SPI1_Init+0xa4>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001cd0:	4b1f      	ldr	r3, [pc, #124]	@ (8001d50 <MX_SPI1_Init+0xa4>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001cd6:	4b1e      	ldr	r3, [pc, #120]	@ (8001d50 <MX_SPI1_Init+0xa4>)
 8001cd8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001cdc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001cde:	4b1c      	ldr	r3, [pc, #112]	@ (8001d50 <MX_SPI1_Init+0xa4>)
 8001ce0:	f04f 42e0 	mov.w	r2, #1879048192	@ 0x70000000
 8001ce4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ce6:	4b1a      	ldr	r3, [pc, #104]	@ (8001d50 <MX_SPI1_Init+0xa4>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cec:	4b18      	ldr	r3, [pc, #96]	@ (8001d50 <MX_SPI1_Init+0xa4>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cf2:	4b17      	ldr	r3, [pc, #92]	@ (8001d50 <MX_SPI1_Init+0xa4>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8001cf8:	4b15      	ldr	r3, [pc, #84]	@ (8001d50 <MX_SPI1_Init+0xa4>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001cfe:	4b14      	ldr	r3, [pc, #80]	@ (8001d50 <MX_SPI1_Init+0xa4>)
 8001d00:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d04:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001d06:	4b12      	ldr	r3, [pc, #72]	@ (8001d50 <MX_SPI1_Init+0xa4>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001d0c:	4b10      	ldr	r3, [pc, #64]	@ (8001d50 <MX_SPI1_Init+0xa4>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001d12:	4b0f      	ldr	r3, [pc, #60]	@ (8001d50 <MX_SPI1_Init+0xa4>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001d18:	4b0d      	ldr	r3, [pc, #52]	@ (8001d50 <MX_SPI1_Init+0xa4>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001d1e:	4b0c      	ldr	r3, [pc, #48]	@ (8001d50 <MX_SPI1_Init+0xa4>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001d24:	4b0a      	ldr	r3, [pc, #40]	@ (8001d50 <MX_SPI1_Init+0xa4>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001d2a:	4b09      	ldr	r3, [pc, #36]	@ (8001d50 <MX_SPI1_Init+0xa4>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001d30:	4b07      	ldr	r3, [pc, #28]	@ (8001d50 <MX_SPI1_Init+0xa4>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001d36:	4b06      	ldr	r3, [pc, #24]	@ (8001d50 <MX_SPI1_Init+0xa4>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001d3c:	4804      	ldr	r0, [pc, #16]	@ (8001d50 <MX_SPI1_Init+0xa4>)
 8001d3e:	f00a f809 	bl	800bd54 <HAL_SPI_Init>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d001      	beq.n	8001d4c <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8001d48:	f7ff ffaa 	bl	8001ca0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001d4c:	bf00      	nop
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	24000ce8 	.word	0x24000ce8
 8001d54:	40013000 	.word	0x40013000

08001d58 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001d5c:	4b27      	ldr	r3, [pc, #156]	@ (8001dfc <MX_SPI2_Init+0xa4>)
 8001d5e:	4a28      	ldr	r2, [pc, #160]	@ (8001e00 <MX_SPI2_Init+0xa8>)
 8001d60:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001d62:	4b26      	ldr	r3, [pc, #152]	@ (8001dfc <MX_SPI2_Init+0xa4>)
 8001d64:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001d68:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001d6a:	4b24      	ldr	r3, [pc, #144]	@ (8001dfc <MX_SPI2_Init+0xa4>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d70:	4b22      	ldr	r3, [pc, #136]	@ (8001dfc <MX_SPI2_Init+0xa4>)
 8001d72:	2207      	movs	r2, #7
 8001d74:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d76:	4b21      	ldr	r3, [pc, #132]	@ (8001dfc <MX_SPI2_Init+0xa4>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d7c:	4b1f      	ldr	r3, [pc, #124]	@ (8001dfc <MX_SPI2_Init+0xa4>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001d82:	4b1e      	ldr	r3, [pc, #120]	@ (8001dfc <MX_SPI2_Init+0xa4>)
 8001d84:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001d88:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001d8a:	4b1c      	ldr	r3, [pc, #112]	@ (8001dfc <MX_SPI2_Init+0xa4>)
 8001d8c:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 8001d90:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d92:	4b1a      	ldr	r3, [pc, #104]	@ (8001dfc <MX_SPI2_Init+0xa4>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d98:	4b18      	ldr	r3, [pc, #96]	@ (8001dfc <MX_SPI2_Init+0xa4>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d9e:	4b17      	ldr	r3, [pc, #92]	@ (8001dfc <MX_SPI2_Init+0xa4>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001da4:	4b15      	ldr	r3, [pc, #84]	@ (8001dfc <MX_SPI2_Init+0xa4>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001daa:	4b14      	ldr	r3, [pc, #80]	@ (8001dfc <MX_SPI2_Init+0xa4>)
 8001dac:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001db0:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001db2:	4b12      	ldr	r3, [pc, #72]	@ (8001dfc <MX_SPI2_Init+0xa4>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001db8:	4b10      	ldr	r3, [pc, #64]	@ (8001dfc <MX_SPI2_Init+0xa4>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001dbe:	4b0f      	ldr	r3, [pc, #60]	@ (8001dfc <MX_SPI2_Init+0xa4>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001dc4:	4b0d      	ldr	r3, [pc, #52]	@ (8001dfc <MX_SPI2_Init+0xa4>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001dca:	4b0c      	ldr	r3, [pc, #48]	@ (8001dfc <MX_SPI2_Init+0xa4>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001dd0:	4b0a      	ldr	r3, [pc, #40]	@ (8001dfc <MX_SPI2_Init+0xa4>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001dd6:	4b09      	ldr	r3, [pc, #36]	@ (8001dfc <MX_SPI2_Init+0xa4>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001ddc:	4b07      	ldr	r3, [pc, #28]	@ (8001dfc <MX_SPI2_Init+0xa4>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001de2:	4b06      	ldr	r3, [pc, #24]	@ (8001dfc <MX_SPI2_Init+0xa4>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001de8:	4804      	ldr	r0, [pc, #16]	@ (8001dfc <MX_SPI2_Init+0xa4>)
 8001dea:	f009 ffb3 	bl	800bd54 <HAL_SPI_Init>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d001      	beq.n	8001df8 <MX_SPI2_Init+0xa0>
  {
    Error_Handler();
 8001df4:	f7ff ff54 	bl	8001ca0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001df8:	bf00      	nop
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	24000d70 	.word	0x24000d70
 8001e00:	40003800 	.word	0x40003800

08001e04 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b0bc      	sub	sp, #240	@ 0xf0
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e0c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	605a      	str	r2, [r3, #4]
 8001e16:	609a      	str	r2, [r3, #8]
 8001e18:	60da      	str	r2, [r3, #12]
 8001e1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e1c:	f107 0318 	add.w	r3, r7, #24
 8001e20:	22c0      	movs	r2, #192	@ 0xc0
 8001e22:	2100      	movs	r1, #0
 8001e24:	4618      	mov	r0, r3
 8001e26:	f014 fca6 	bl	8016776 <memset>
  if(spiHandle->Instance==SPI1)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a4c      	ldr	r2, [pc, #304]	@ (8001f60 <HAL_SPI_MspInit+0x15c>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d145      	bne.n	8001ec0 <HAL_SPI_MspInit+0xbc>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001e34:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001e38:	f04f 0300 	mov.w	r3, #0
 8001e3c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001e40:	2300      	movs	r3, #0
 8001e42:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e44:	f107 0318 	add.w	r3, r7, #24
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f008 f9a3 	bl	800a194 <HAL_RCCEx_PeriphCLKConfig>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d001      	beq.n	8001e58 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8001e54:	f7ff ff24 	bl	8001ca0 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e58:	4b42      	ldr	r3, [pc, #264]	@ (8001f64 <HAL_SPI_MspInit+0x160>)
 8001e5a:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8001e5e:	4a41      	ldr	r2, [pc, #260]	@ (8001f64 <HAL_SPI_MspInit+0x160>)
 8001e60:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001e64:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
 8001e68:	4b3e      	ldr	r3, [pc, #248]	@ (8001f64 <HAL_SPI_MspInit+0x160>)
 8001e6a:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8001e6e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e72:	617b      	str	r3, [r7, #20]
 8001e74:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e76:	4b3b      	ldr	r3, [pc, #236]	@ (8001f64 <HAL_SPI_MspInit+0x160>)
 8001e78:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001e7c:	4a39      	ldr	r2, [pc, #228]	@ (8001f64 <HAL_SPI_MspInit+0x160>)
 8001e7e:	f043 0301 	orr.w	r3, r3, #1
 8001e82:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8001e86:	4b37      	ldr	r3, [pc, #220]	@ (8001f64 <HAL_SPI_MspInit+0x160>)
 8001e88:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001e8c:	f003 0301 	and.w	r3, r3, #1
 8001e90:	613b      	str	r3, [r7, #16]
 8001e92:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SD_SCK_Pin|SD_MISO_Pin|SD_MOSI_Pin;
 8001e94:	23e0      	movs	r3, #224	@ 0xe0
 8001e96:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001eac:	2305      	movs	r3, #5
 8001eae:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eb2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	482b      	ldr	r0, [pc, #172]	@ (8001f68 <HAL_SPI_MspInit+0x164>)
 8001eba:	f006 fe33 	bl	8008b24 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001ebe:	e04a      	b.n	8001f56 <HAL_SPI_MspInit+0x152>
  else if(spiHandle->Instance==SPI2)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a29      	ldr	r2, [pc, #164]	@ (8001f6c <HAL_SPI_MspInit+0x168>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d145      	bne.n	8001f56 <HAL_SPI_MspInit+0x152>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001eca:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001ece:	f04f 0300 	mov.w	r3, #0
 8001ed2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001eda:	f107 0318 	add.w	r3, r7, #24
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f008 f958 	bl	800a194 <HAL_RCCEx_PeriphCLKConfig>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <HAL_SPI_MspInit+0xea>
      Error_Handler();
 8001eea:	f7ff fed9 	bl	8001ca0 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001eee:	4b1d      	ldr	r3, [pc, #116]	@ (8001f64 <HAL_SPI_MspInit+0x160>)
 8001ef0:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8001ef4:	4a1b      	ldr	r2, [pc, #108]	@ (8001f64 <HAL_SPI_MspInit+0x160>)
 8001ef6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001efa:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8001efe:	4b19      	ldr	r3, [pc, #100]	@ (8001f64 <HAL_SPI_MspInit+0x160>)
 8001f00:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8001f04:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f08:	60fb      	str	r3, [r7, #12]
 8001f0a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f0c:	4b15      	ldr	r3, [pc, #84]	@ (8001f64 <HAL_SPI_MspInit+0x160>)
 8001f0e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001f12:	4a14      	ldr	r2, [pc, #80]	@ (8001f64 <HAL_SPI_MspInit+0x160>)
 8001f14:	f043 0302 	orr.w	r3, r3, #2
 8001f18:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8001f1c:	4b11      	ldr	r3, [pc, #68]	@ (8001f64 <HAL_SPI_MspInit+0x160>)
 8001f1e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001f22:	f003 0302 	and.w	r3, r3, #2
 8001f26:	60bb      	str	r3, [r7, #8]
 8001f28:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = BMP_SCK_Pin|BMP_MISO_Pin|BMP_MOSI_Pin;
 8001f2a:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001f2e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f32:	2302      	movs	r3, #2
 8001f34:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f44:	2305      	movs	r3, #5
 8001f46:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f4a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001f4e:	4619      	mov	r1, r3
 8001f50:	4807      	ldr	r0, [pc, #28]	@ (8001f70 <HAL_SPI_MspInit+0x16c>)
 8001f52:	f006 fde7 	bl	8008b24 <HAL_GPIO_Init>
}
 8001f56:	bf00      	nop
 8001f58:	37f0      	adds	r7, #240	@ 0xf0
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	40013000 	.word	0x40013000
 8001f64:	58024400 	.word	0x58024400
 8001f68:	58020000 	.word	0x58020000
 8001f6c:	40003800 	.word	0x40003800
 8001f70:	58020400 	.word	0x58020400

08001f74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f7a:	4b0c      	ldr	r3, [pc, #48]	@ (8001fac <HAL_MspInit+0x38>)
 8001f7c:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8001f80:	4a0a      	ldr	r2, [pc, #40]	@ (8001fac <HAL_MspInit+0x38>)
 8001f82:	f043 0302 	orr.w	r3, r3, #2
 8001f86:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8001f8a:	4b08      	ldr	r3, [pc, #32]	@ (8001fac <HAL_MspInit+0x38>)
 8001f8c:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8001f90:	f003 0302 	and.w	r3, r3, #2
 8001f94:	607b      	str	r3, [r7, #4]
 8001f96:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001f98:	2200      	movs	r2, #0
 8001f9a:	210f      	movs	r1, #15
 8001f9c:	f06f 0001 	mvn.w	r0, #1
 8001fa0:	f003 fad2 	bl	8005548 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fa4:	bf00      	nop
 8001fa6:	3708      	adds	r7, #8
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	58024400 	.word	0x58024400

08001fb0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b08e      	sub	sp, #56	@ 0x38
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  /*Configure the TIM17 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2b0f      	cmp	r3, #15
 8001fbc:	d844      	bhi.n	8002048 <HAL_InitTick+0x98>
   {
     HAL_NVIC_SetPriority(TIM17_IRQn, TickPriority ,0);
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	6879      	ldr	r1, [r7, #4]
 8001fc2:	2076      	movs	r0, #118	@ 0x76
 8001fc4:	f003 fac0 	bl	8005548 <HAL_NVIC_SetPriority>

     /* Enable the TIM17 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8001fc8:	2076      	movs	r0, #118	@ 0x76
 8001fca:	f003 fad7 	bl	800557c <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8001fce:	4a24      	ldr	r2, [pc, #144]	@ (8002060 <HAL_InitTick+0xb0>)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8001fd4:	4b23      	ldr	r3, [pc, #140]	@ (8002064 <HAL_InitTick+0xb4>)
 8001fd6:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8001fda:	4a22      	ldr	r2, [pc, #136]	@ (8002064 <HAL_InitTick+0xb4>)
 8001fdc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001fe0:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
 8001fe4:	4b1f      	ldr	r3, [pc, #124]	@ (8002064 <HAL_InitTick+0xb4>)
 8001fe6:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8001fea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001fee:	60bb      	str	r3, [r7, #8]
 8001ff0:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001ff2:	f107 020c 	add.w	r2, r7, #12
 8001ff6:	f107 0310 	add.w	r3, r7, #16
 8001ffa:	4611      	mov	r1, r2
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f008 f887 	bl	800a110 <HAL_RCC_GetClockConfig>
  /* Compute TIM17 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002002:	f008 f86f 	bl	800a0e4 <HAL_RCC_GetPCLK2Freq>
 8002006:	4603      	mov	r3, r0
 8002008:	005b      	lsls	r3, r3, #1
 800200a:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800200c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800200e:	4a16      	ldr	r2, [pc, #88]	@ (8002068 <HAL_InitTick+0xb8>)
 8002010:	fba2 2303 	umull	r2, r3, r2, r3
 8002014:	0c9b      	lsrs	r3, r3, #18
 8002016:	3b01      	subs	r3, #1
 8002018:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 800201a:	4b14      	ldr	r3, [pc, #80]	@ (800206c <HAL_InitTick+0xbc>)
 800201c:	4a14      	ldr	r2, [pc, #80]	@ (8002070 <HAL_InitTick+0xc0>)
 800201e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8002020:	4b12      	ldr	r3, [pc, #72]	@ (800206c <HAL_InitTick+0xbc>)
 8002022:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002026:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8002028:	4a10      	ldr	r2, [pc, #64]	@ (800206c <HAL_InitTick+0xbc>)
 800202a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800202c:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 800202e:	4b0f      	ldr	r3, [pc, #60]	@ (800206c <HAL_InitTick+0xbc>)
 8002030:	2200      	movs	r2, #0
 8002032:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002034:	4b0d      	ldr	r3, [pc, #52]	@ (800206c <HAL_InitTick+0xbc>)
 8002036:	2200      	movs	r2, #0
 8002038:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim17) == HAL_OK)
 800203a:	480c      	ldr	r0, [pc, #48]	@ (800206c <HAL_InitTick+0xbc>)
 800203c:	f00b f831 	bl	800d0a2 <HAL_TIM_Base_Init>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d107      	bne.n	8002056 <HAL_InitTick+0xa6>
 8002046:	e001      	b.n	800204c <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8002048:	2301      	movs	r3, #1
 800204a:	e005      	b.n	8002058 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim17);
 800204c:	4807      	ldr	r0, [pc, #28]	@ (800206c <HAL_InitTick+0xbc>)
 800204e:	f00b f87f 	bl	800d150 <HAL_TIM_Base_Start_IT>
 8002052:	4603      	mov	r3, r0
 8002054:	e000      	b.n	8002058 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 8002056:	2301      	movs	r3, #1
}
 8002058:	4618      	mov	r0, r3
 800205a:	3738      	adds	r7, #56	@ 0x38
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	240000a4 	.word	0x240000a4
 8002064:	58024400 	.word	0x58024400
 8002068:	431bde83 	.word	0x431bde83
 800206c:	24000df8 	.word	0x24000df8
 8002070:	40014800 	.word	0x40014800

08002074 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002078:	bf00      	nop
 800207a:	e7fd      	b.n	8002078 <NMI_Handler+0x4>

0800207c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002080:	bf00      	nop
 8002082:	e7fd      	b.n	8002080 <HardFault_Handler+0x4>

08002084 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002088:	bf00      	nop
 800208a:	e7fd      	b.n	8002088 <MemManage_Handler+0x4>

0800208c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002090:	bf00      	nop
 8002092:	e7fd      	b.n	8002090 <BusFault_Handler+0x4>

08002094 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002098:	bf00      	nop
 800209a:	e7fd      	b.n	8002098 <UsageFault_Handler+0x4>

0800209c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020a0:	bf00      	nop
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
	...

080020ac <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80020b0:	4802      	ldr	r0, [pc, #8]	@ (80020bc <DMA1_Stream0_IRQHandler+0x10>)
 80020b2:	f004 fe45 	bl	8006d40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80020b6:	bf00      	nop
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	24001240 	.word	0x24001240

080020c0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80020c4:	4802      	ldr	r0, [pc, #8]	@ (80020d0 <DMA1_Stream1_IRQHandler+0x10>)
 80020c6:	f004 fe3b 	bl	8006d40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80020ca:	bf00      	nop
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	240012b8 	.word	0x240012b8

080020d4 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 80020d8:	4802      	ldr	r0, [pc, #8]	@ (80020e4 <DMA1_Stream2_IRQHandler+0x10>)
 80020da:	f004 fe31 	bl	8006d40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80020de:	bf00      	nop
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	240011c8 	.word	0x240011c8

080020e8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80020ec:	4802      	ldr	r0, [pc, #8]	@ (80020f8 <USART1_IRQHandler+0x10>)
 80020ee:	f00c fc7b 	bl	800e9e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80020f2:	bf00      	nop
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	2400100c 	.word	0x2400100c

080020fc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002100:	4802      	ldr	r0, [pc, #8]	@ (800210c <USART3_IRQHandler+0x10>)
 8002102:	f00c fc71 	bl	800e9e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002106:	bf00      	nop
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	240010a0 	.word	0x240010a0

08002110 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
	user_UART_IDLE_IT_handler();
 8002114:	f7ff fc5a 	bl	80019cc <user_UART_IDLE_IT_handler>
  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002118:	4802      	ldr	r0, [pc, #8]	@ (8002124 <UART4_IRQHandler+0x14>)
 800211a:	f00c fc65 	bl	800e9e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800211e:	bf00      	nop
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	24000f78 	.word	0x24000f78

08002128 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800212c:	4802      	ldr	r0, [pc, #8]	@ (8002138 <USART6_IRQHandler+0x10>)
 800212e:	f00c fc5b 	bl	800e9e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002132:	bf00      	nop
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	24001134 	.word	0x24001134

0800213c <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8002140:	4802      	ldr	r0, [pc, #8]	@ (800214c <TIM17_IRQHandler+0x10>)
 8002142:	f00b f9e3 	bl	800d50c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8002146:	bf00      	nop
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	24000df8 	.word	0x24000df8

08002150 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  return 1;
 8002154:	2301      	movs	r3, #1
}
 8002156:	4618      	mov	r0, r3
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <_kill>:

int _kill(int pid, int sig)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800216a:	f014 fb71 	bl	8016850 <__errno>
 800216e:	4603      	mov	r3, r0
 8002170:	2216      	movs	r2, #22
 8002172:	601a      	str	r2, [r3, #0]
  return -1;
 8002174:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002178:	4618      	mov	r0, r3
 800217a:	3708      	adds	r7, #8
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}

08002180 <_exit>:

void _exit (int status)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002188:	f04f 31ff 	mov.w	r1, #4294967295
 800218c:	6878      	ldr	r0, [r7, #4]
 800218e:	f7ff ffe7 	bl	8002160 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002192:	bf00      	nop
 8002194:	e7fd      	b.n	8002192 <_exit+0x12>

08002196 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002196:	b580      	push	{r7, lr}
 8002198:	b086      	sub	sp, #24
 800219a:	af00      	add	r7, sp, #0
 800219c:	60f8      	str	r0, [r7, #12]
 800219e:	60b9      	str	r1, [r7, #8]
 80021a0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021a2:	2300      	movs	r3, #0
 80021a4:	617b      	str	r3, [r7, #20]
 80021a6:	e00a      	b.n	80021be <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80021a8:	f3af 8000 	nop.w
 80021ac:	4601      	mov	r1, r0
 80021ae:	68bb      	ldr	r3, [r7, #8]
 80021b0:	1c5a      	adds	r2, r3, #1
 80021b2:	60ba      	str	r2, [r7, #8]
 80021b4:	b2ca      	uxtb	r2, r1
 80021b6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	3301      	adds	r3, #1
 80021bc:	617b      	str	r3, [r7, #20]
 80021be:	697a      	ldr	r2, [r7, #20]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	429a      	cmp	r2, r3
 80021c4:	dbf0      	blt.n	80021a8 <_read+0x12>
  }

  return len;
 80021c6:	687b      	ldr	r3, [r7, #4]
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3718      	adds	r7, #24
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}

080021d0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b086      	sub	sp, #24
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	60f8      	str	r0, [r7, #12]
 80021d8:	60b9      	str	r1, [r7, #8]
 80021da:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021dc:	2300      	movs	r3, #0
 80021de:	617b      	str	r3, [r7, #20]
 80021e0:	e009      	b.n	80021f6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	1c5a      	adds	r2, r3, #1
 80021e6:	60ba      	str	r2, [r7, #8]
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	3301      	adds	r3, #1
 80021f4:	617b      	str	r3, [r7, #20]
 80021f6:	697a      	ldr	r2, [r7, #20]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	429a      	cmp	r2, r3
 80021fc:	dbf1      	blt.n	80021e2 <_write+0x12>
  }
  return len;
 80021fe:	687b      	ldr	r3, [r7, #4]
}
 8002200:	4618      	mov	r0, r3
 8002202:	3718      	adds	r7, #24
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}

08002208 <_close>:

int _close(int file)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002210:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002214:	4618      	mov	r0, r3
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr

08002220 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002230:	605a      	str	r2, [r3, #4]
  return 0;
 8002232:	2300      	movs	r3, #0
}
 8002234:	4618      	mov	r0, r3
 8002236:	370c      	adds	r7, #12
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr

08002240 <_isatty>:

int _isatty(int file)
{
 8002240:	b480      	push	{r7}
 8002242:	b083      	sub	sp, #12
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002248:	2301      	movs	r3, #1
}
 800224a:	4618      	mov	r0, r3
 800224c:	370c      	adds	r7, #12
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr

08002256 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002256:	b480      	push	{r7}
 8002258:	b085      	sub	sp, #20
 800225a:	af00      	add	r7, sp, #0
 800225c:	60f8      	str	r0, [r7, #12]
 800225e:	60b9      	str	r1, [r7, #8]
 8002260:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002262:	2300      	movs	r3, #0
}
 8002264:	4618      	mov	r0, r3
 8002266:	3714      	adds	r7, #20
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b086      	sub	sp, #24
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002278:	4a14      	ldr	r2, [pc, #80]	@ (80022cc <_sbrk+0x5c>)
 800227a:	4b15      	ldr	r3, [pc, #84]	@ (80022d0 <_sbrk+0x60>)
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002284:	4b13      	ldr	r3, [pc, #76]	@ (80022d4 <_sbrk+0x64>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d102      	bne.n	8002292 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800228c:	4b11      	ldr	r3, [pc, #68]	@ (80022d4 <_sbrk+0x64>)
 800228e:	4a12      	ldr	r2, [pc, #72]	@ (80022d8 <_sbrk+0x68>)
 8002290:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002292:	4b10      	ldr	r3, [pc, #64]	@ (80022d4 <_sbrk+0x64>)
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4413      	add	r3, r2
 800229a:	693a      	ldr	r2, [r7, #16]
 800229c:	429a      	cmp	r2, r3
 800229e:	d207      	bcs.n	80022b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022a0:	f014 fad6 	bl	8016850 <__errno>
 80022a4:	4603      	mov	r3, r0
 80022a6:	220c      	movs	r2, #12
 80022a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022aa:	f04f 33ff 	mov.w	r3, #4294967295
 80022ae:	e009      	b.n	80022c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022b0:	4b08      	ldr	r3, [pc, #32]	@ (80022d4 <_sbrk+0x64>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022b6:	4b07      	ldr	r3, [pc, #28]	@ (80022d4 <_sbrk+0x64>)
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4413      	add	r3, r2
 80022be:	4a05      	ldr	r2, [pc, #20]	@ (80022d4 <_sbrk+0x64>)
 80022c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022c2:	68fb      	ldr	r3, [r7, #12]
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3718      	adds	r7, #24
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	24100000 	.word	0x24100000
 80022d0:	00000400 	.word	0x00000400
 80022d4:	24000e44 	.word	0x24000e44
 80022d8:	24006768 	.word	0x24006768

080022dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80022dc:	b480      	push	{r7}
 80022de:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80022e0:	4b32      	ldr	r3, [pc, #200]	@ (80023ac <SystemInit+0xd0>)
 80022e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022e6:	4a31      	ldr	r2, [pc, #196]	@ (80023ac <SystemInit+0xd0>)
 80022e8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80022ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80022f0:	4b2f      	ldr	r3, [pc, #188]	@ (80023b0 <SystemInit+0xd4>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 030f 	and.w	r3, r3, #15
 80022f8:	2b02      	cmp	r3, #2
 80022fa:	d807      	bhi.n	800230c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80022fc:	4b2c      	ldr	r3, [pc, #176]	@ (80023b0 <SystemInit+0xd4>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f023 030f 	bic.w	r3, r3, #15
 8002304:	4a2a      	ldr	r2, [pc, #168]	@ (80023b0 <SystemInit+0xd4>)
 8002306:	f043 0303 	orr.w	r3, r3, #3
 800230a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800230c:	4b29      	ldr	r3, [pc, #164]	@ (80023b4 <SystemInit+0xd8>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a28      	ldr	r2, [pc, #160]	@ (80023b4 <SystemInit+0xd8>)
 8002312:	f043 0301 	orr.w	r3, r3, #1
 8002316:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002318:	4b26      	ldr	r3, [pc, #152]	@ (80023b4 <SystemInit+0xd8>)
 800231a:	2200      	movs	r2, #0
 800231c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800231e:	4b25      	ldr	r3, [pc, #148]	@ (80023b4 <SystemInit+0xd8>)
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	4924      	ldr	r1, [pc, #144]	@ (80023b4 <SystemInit+0xd8>)
 8002324:	4b24      	ldr	r3, [pc, #144]	@ (80023b8 <SystemInit+0xdc>)
 8002326:	4013      	ands	r3, r2
 8002328:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800232a:	4b21      	ldr	r3, [pc, #132]	@ (80023b0 <SystemInit+0xd4>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 030c 	and.w	r3, r3, #12
 8002332:	2b00      	cmp	r3, #0
 8002334:	d007      	beq.n	8002346 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002336:	4b1e      	ldr	r3, [pc, #120]	@ (80023b0 <SystemInit+0xd4>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f023 030f 	bic.w	r3, r3, #15
 800233e:	4a1c      	ldr	r2, [pc, #112]	@ (80023b0 <SystemInit+0xd4>)
 8002340:	f043 0303 	orr.w	r3, r3, #3
 8002344:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 8002346:	4b1b      	ldr	r3, [pc, #108]	@ (80023b4 <SystemInit+0xd8>)
 8002348:	2200      	movs	r2, #0
 800234a:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 800234c:	4b19      	ldr	r3, [pc, #100]	@ (80023b4 <SystemInit+0xd8>)
 800234e:	2200      	movs	r2, #0
 8002350:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 8002352:	4b18      	ldr	r3, [pc, #96]	@ (80023b4 <SystemInit+0xd8>)
 8002354:	2200      	movs	r2, #0
 8002356:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002358:	4b16      	ldr	r3, [pc, #88]	@ (80023b4 <SystemInit+0xd8>)
 800235a:	4a18      	ldr	r2, [pc, #96]	@ (80023bc <SystemInit+0xe0>)
 800235c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800235e:	4b15      	ldr	r3, [pc, #84]	@ (80023b4 <SystemInit+0xd8>)
 8002360:	4a17      	ldr	r2, [pc, #92]	@ (80023c0 <SystemInit+0xe4>)
 8002362:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002364:	4b13      	ldr	r3, [pc, #76]	@ (80023b4 <SystemInit+0xd8>)
 8002366:	4a17      	ldr	r2, [pc, #92]	@ (80023c4 <SystemInit+0xe8>)
 8002368:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800236a:	4b12      	ldr	r3, [pc, #72]	@ (80023b4 <SystemInit+0xd8>)
 800236c:	2200      	movs	r2, #0
 800236e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002370:	4b10      	ldr	r3, [pc, #64]	@ (80023b4 <SystemInit+0xd8>)
 8002372:	4a14      	ldr	r2, [pc, #80]	@ (80023c4 <SystemInit+0xe8>)
 8002374:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002376:	4b0f      	ldr	r3, [pc, #60]	@ (80023b4 <SystemInit+0xd8>)
 8002378:	2200      	movs	r2, #0
 800237a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800237c:	4b0d      	ldr	r3, [pc, #52]	@ (80023b4 <SystemInit+0xd8>)
 800237e:	4a11      	ldr	r2, [pc, #68]	@ (80023c4 <SystemInit+0xe8>)
 8002380:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002382:	4b0c      	ldr	r3, [pc, #48]	@ (80023b4 <SystemInit+0xd8>)
 8002384:	2200      	movs	r2, #0
 8002386:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002388:	4b0a      	ldr	r3, [pc, #40]	@ (80023b4 <SystemInit+0xd8>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a09      	ldr	r2, [pc, #36]	@ (80023b4 <SystemInit+0xd8>)
 800238e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002392:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002394:	4b07      	ldr	r3, [pc, #28]	@ (80023b4 <SystemInit+0xd8>)
 8002396:	2200      	movs	r2, #0
 8002398:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800239a:	4b0b      	ldr	r3, [pc, #44]	@ (80023c8 <SystemInit+0xec>)
 800239c:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80023a0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80023a2:	bf00      	nop
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr
 80023ac:	e000ed00 	.word	0xe000ed00
 80023b0:	52002000 	.word	0x52002000
 80023b4:	58024400 	.word	0x58024400
 80023b8:	eaf6ed7f 	.word	0xeaf6ed7f
 80023bc:	02020200 	.word	0x02020200
 80023c0:	01ff0000 	.word	0x01ff0000
 80023c4:	01010280 	.word	0x01010280
 80023c8:	52004000 	.word	0x52004000

080023cc <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim13;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b08a      	sub	sp, #40	@ 0x28
 80023d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023d2:	f107 031c 	add.w	r3, r7, #28
 80023d6:	2200      	movs	r2, #0
 80023d8:	601a      	str	r2, [r3, #0]
 80023da:	605a      	str	r2, [r3, #4]
 80023dc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023de:	463b      	mov	r3, r7
 80023e0:	2200      	movs	r2, #0
 80023e2:	601a      	str	r2, [r3, #0]
 80023e4:	605a      	str	r2, [r3, #4]
 80023e6:	609a      	str	r2, [r3, #8]
 80023e8:	60da      	str	r2, [r3, #12]
 80023ea:	611a      	str	r2, [r3, #16]
 80023ec:	615a      	str	r2, [r3, #20]
 80023ee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80023f0:	4b33      	ldr	r3, [pc, #204]	@ (80024c0 <MX_TIM2_Init+0xf4>)
 80023f2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80023f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 280-1;
 80023f8:	4b31      	ldr	r3, [pc, #196]	@ (80024c0 <MX_TIM2_Init+0xf4>)
 80023fa:	f240 1217 	movw	r2, #279	@ 0x117
 80023fe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002400:	4b2f      	ldr	r3, [pc, #188]	@ (80024c0 <MX_TIM2_Init+0xf4>)
 8002402:	2200      	movs	r2, #0
 8002404:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7000;
 8002406:	4b2e      	ldr	r3, [pc, #184]	@ (80024c0 <MX_TIM2_Init+0xf4>)
 8002408:	f641 3258 	movw	r2, #7000	@ 0x1b58
 800240c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800240e:	4b2c      	ldr	r3, [pc, #176]	@ (80024c0 <MX_TIM2_Init+0xf4>)
 8002410:	2200      	movs	r2, #0
 8002412:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002414:	4b2a      	ldr	r3, [pc, #168]	@ (80024c0 <MX_TIM2_Init+0xf4>)
 8002416:	2280      	movs	r2, #128	@ 0x80
 8002418:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800241a:	4829      	ldr	r0, [pc, #164]	@ (80024c0 <MX_TIM2_Init+0xf4>)
 800241c:	f00a ff10 	bl	800d240 <HAL_TIM_PWM_Init>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d001      	beq.n	800242a <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
 8002426:	f7ff fc3b 	bl	8001ca0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800242a:	2300      	movs	r3, #0
 800242c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800242e:	2300      	movs	r3, #0
 8002430:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002432:	f107 031c 	add.w	r3, r7, #28
 8002436:	4619      	mov	r1, r3
 8002438:	4821      	ldr	r0, [pc, #132]	@ (80024c0 <MX_TIM2_Init+0xf4>)
 800243a:	f00b fe4d 	bl	800e0d8 <HAL_TIMEx_MasterConfigSynchronization>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d001      	beq.n	8002448 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8002444:	f7ff fc2c 	bl	8001ca0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002448:	2360      	movs	r3, #96	@ 0x60
 800244a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800244c:	2300      	movs	r3, #0
 800244e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002450:	2300      	movs	r3, #0
 8002452:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002454:	2300      	movs	r3, #0
 8002456:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002458:	463b      	mov	r3, r7
 800245a:	2200      	movs	r2, #0
 800245c:	4619      	mov	r1, r3
 800245e:	4818      	ldr	r0, [pc, #96]	@ (80024c0 <MX_TIM2_Init+0xf4>)
 8002460:	f00b f95c 	bl	800d71c <HAL_TIM_PWM_ConfigChannel>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 800246a:	f7ff fc19 	bl	8001ca0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800246e:	463b      	mov	r3, r7
 8002470:	2204      	movs	r2, #4
 8002472:	4619      	mov	r1, r3
 8002474:	4812      	ldr	r0, [pc, #72]	@ (80024c0 <MX_TIM2_Init+0xf4>)
 8002476:	f00b f951 	bl	800d71c <HAL_TIM_PWM_ConfigChannel>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d001      	beq.n	8002484 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8002480:	f7ff fc0e 	bl	8001ca0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002484:	463b      	mov	r3, r7
 8002486:	2208      	movs	r2, #8
 8002488:	4619      	mov	r1, r3
 800248a:	480d      	ldr	r0, [pc, #52]	@ (80024c0 <MX_TIM2_Init+0xf4>)
 800248c:	f00b f946 	bl	800d71c <HAL_TIM_PWM_ConfigChannel>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <MX_TIM2_Init+0xce>
  {
    Error_Handler();
 8002496:	f7ff fc03 	bl	8001ca0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800249a:	463b      	mov	r3, r7
 800249c:	220c      	movs	r2, #12
 800249e:	4619      	mov	r1, r3
 80024a0:	4807      	ldr	r0, [pc, #28]	@ (80024c0 <MX_TIM2_Init+0xf4>)
 80024a2:	f00b f93b 	bl	800d71c <HAL_TIM_PWM_ConfigChannel>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d001      	beq.n	80024b0 <MX_TIM2_Init+0xe4>
  {
    Error_Handler();
 80024ac:	f7ff fbf8 	bl	8001ca0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80024b0:	4803      	ldr	r0, [pc, #12]	@ (80024c0 <MX_TIM2_Init+0xf4>)
 80024b2:	f000 f97d 	bl	80027b0 <HAL_TIM_MspPostInit>

}
 80024b6:	bf00      	nop
 80024b8:	3728      	adds	r7, #40	@ 0x28
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	24000e48 	.word	0x24000e48

080024c4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b08a      	sub	sp, #40	@ 0x28
 80024c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024ca:	f107 031c 	add.w	r3, r7, #28
 80024ce:	2200      	movs	r2, #0
 80024d0:	601a      	str	r2, [r3, #0]
 80024d2:	605a      	str	r2, [r3, #4]
 80024d4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024d6:	463b      	mov	r3, r7
 80024d8:	2200      	movs	r2, #0
 80024da:	601a      	str	r2, [r3, #0]
 80024dc:	605a      	str	r2, [r3, #4]
 80024de:	609a      	str	r2, [r3, #8]
 80024e0:	60da      	str	r2, [r3, #12]
 80024e2:	611a      	str	r2, [r3, #16]
 80024e4:	615a      	str	r2, [r3, #20]
 80024e6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80024e8:	4b27      	ldr	r3, [pc, #156]	@ (8002588 <MX_TIM3_Init+0xc4>)
 80024ea:	4a28      	ldr	r2, [pc, #160]	@ (800258c <MX_TIM3_Init+0xc8>)
 80024ec:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 280-1;
 80024ee:	4b26      	ldr	r3, [pc, #152]	@ (8002588 <MX_TIM3_Init+0xc4>)
 80024f0:	f240 1217 	movw	r2, #279	@ 0x117
 80024f4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024f6:	4b24      	ldr	r3, [pc, #144]	@ (8002588 <MX_TIM3_Init+0xc4>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 7000;
 80024fc:	4b22      	ldr	r3, [pc, #136]	@ (8002588 <MX_TIM3_Init+0xc4>)
 80024fe:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8002502:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002504:	4b20      	ldr	r3, [pc, #128]	@ (8002588 <MX_TIM3_Init+0xc4>)
 8002506:	2200      	movs	r2, #0
 8002508:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800250a:	4b1f      	ldr	r3, [pc, #124]	@ (8002588 <MX_TIM3_Init+0xc4>)
 800250c:	2280      	movs	r2, #128	@ 0x80
 800250e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002510:	481d      	ldr	r0, [pc, #116]	@ (8002588 <MX_TIM3_Init+0xc4>)
 8002512:	f00a fe95 	bl	800d240 <HAL_TIM_PWM_Init>
 8002516:	4603      	mov	r3, r0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d001      	beq.n	8002520 <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 800251c:	f7ff fbc0 	bl	8001ca0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002520:	2300      	movs	r3, #0
 8002522:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002524:	2300      	movs	r3, #0
 8002526:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002528:	f107 031c 	add.w	r3, r7, #28
 800252c:	4619      	mov	r1, r3
 800252e:	4816      	ldr	r0, [pc, #88]	@ (8002588 <MX_TIM3_Init+0xc4>)
 8002530:	f00b fdd2 	bl	800e0d8 <HAL_TIMEx_MasterConfigSynchronization>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d001      	beq.n	800253e <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 800253a:	f7ff fbb1 	bl	8001ca0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800253e:	2360      	movs	r3, #96	@ 0x60
 8002540:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002542:	2300      	movs	r3, #0
 8002544:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002546:	2300      	movs	r3, #0
 8002548:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800254a:	2300      	movs	r3, #0
 800254c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800254e:	463b      	mov	r3, r7
 8002550:	2200      	movs	r2, #0
 8002552:	4619      	mov	r1, r3
 8002554:	480c      	ldr	r0, [pc, #48]	@ (8002588 <MX_TIM3_Init+0xc4>)
 8002556:	f00b f8e1 	bl	800d71c <HAL_TIM_PWM_ConfigChannel>
 800255a:	4603      	mov	r3, r0
 800255c:	2b00      	cmp	r3, #0
 800255e:	d001      	beq.n	8002564 <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 8002560:	f7ff fb9e 	bl	8001ca0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002564:	463b      	mov	r3, r7
 8002566:	2204      	movs	r2, #4
 8002568:	4619      	mov	r1, r3
 800256a:	4807      	ldr	r0, [pc, #28]	@ (8002588 <MX_TIM3_Init+0xc4>)
 800256c:	f00b f8d6 	bl	800d71c <HAL_TIM_PWM_ConfigChannel>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d001      	beq.n	800257a <MX_TIM3_Init+0xb6>
  {
    Error_Handler();
 8002576:	f7ff fb93 	bl	8001ca0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800257a:	4803      	ldr	r0, [pc, #12]	@ (8002588 <MX_TIM3_Init+0xc4>)
 800257c:	f000 f918 	bl	80027b0 <HAL_TIM_MspPostInit>

}
 8002580:	bf00      	nop
 8002582:	3728      	adds	r7, #40	@ 0x28
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	24000e94 	.word	0x24000e94
 800258c:	40000400 	.word	0x40000400

08002590 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b08a      	sub	sp, #40	@ 0x28
 8002594:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002596:	f107 031c 	add.w	r3, r7, #28
 800259a:	2200      	movs	r2, #0
 800259c:	601a      	str	r2, [r3, #0]
 800259e:	605a      	str	r2, [r3, #4]
 80025a0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025a2:	463b      	mov	r3, r7
 80025a4:	2200      	movs	r2, #0
 80025a6:	601a      	str	r2, [r3, #0]
 80025a8:	605a      	str	r2, [r3, #4]
 80025aa:	609a      	str	r2, [r3, #8]
 80025ac:	60da      	str	r2, [r3, #12]
 80025ae:	611a      	str	r2, [r3, #16]
 80025b0:	615a      	str	r2, [r3, #20]
 80025b2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80025b4:	4b32      	ldr	r3, [pc, #200]	@ (8002680 <MX_TIM4_Init+0xf0>)
 80025b6:	4a33      	ldr	r2, [pc, #204]	@ (8002684 <MX_TIM4_Init+0xf4>)
 80025b8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 280-1;
 80025ba:	4b31      	ldr	r3, [pc, #196]	@ (8002680 <MX_TIM4_Init+0xf0>)
 80025bc:	f240 1217 	movw	r2, #279	@ 0x117
 80025c0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025c2:	4b2f      	ldr	r3, [pc, #188]	@ (8002680 <MX_TIM4_Init+0xf0>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 7000;
 80025c8:	4b2d      	ldr	r3, [pc, #180]	@ (8002680 <MX_TIM4_Init+0xf0>)
 80025ca:	f641 3258 	movw	r2, #7000	@ 0x1b58
 80025ce:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025d0:	4b2b      	ldr	r3, [pc, #172]	@ (8002680 <MX_TIM4_Init+0xf0>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80025d6:	4b2a      	ldr	r3, [pc, #168]	@ (8002680 <MX_TIM4_Init+0xf0>)
 80025d8:	2280      	movs	r2, #128	@ 0x80
 80025da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80025dc:	4828      	ldr	r0, [pc, #160]	@ (8002680 <MX_TIM4_Init+0xf0>)
 80025de:	f00a fe2f 	bl	800d240 <HAL_TIM_PWM_Init>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d001      	beq.n	80025ec <MX_TIM4_Init+0x5c>
  {
    Error_Handler();
 80025e8:	f7ff fb5a 	bl	8001ca0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025ec:	2300      	movs	r3, #0
 80025ee:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025f0:	2300      	movs	r3, #0
 80025f2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80025f4:	f107 031c 	add.w	r3, r7, #28
 80025f8:	4619      	mov	r1, r3
 80025fa:	4821      	ldr	r0, [pc, #132]	@ (8002680 <MX_TIM4_Init+0xf0>)
 80025fc:	f00b fd6c 	bl	800e0d8 <HAL_TIMEx_MasterConfigSynchronization>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <MX_TIM4_Init+0x7a>
  {
    Error_Handler();
 8002606:	f7ff fb4b 	bl	8001ca0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800260a:	2360      	movs	r3, #96	@ 0x60
 800260c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800260e:	2300      	movs	r3, #0
 8002610:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002612:	2300      	movs	r3, #0
 8002614:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002616:	2300      	movs	r3, #0
 8002618:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800261a:	463b      	mov	r3, r7
 800261c:	2200      	movs	r2, #0
 800261e:	4619      	mov	r1, r3
 8002620:	4817      	ldr	r0, [pc, #92]	@ (8002680 <MX_TIM4_Init+0xf0>)
 8002622:	f00b f87b 	bl	800d71c <HAL_TIM_PWM_ConfigChannel>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d001      	beq.n	8002630 <MX_TIM4_Init+0xa0>
  {
    Error_Handler();
 800262c:	f7ff fb38 	bl	8001ca0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002630:	463b      	mov	r3, r7
 8002632:	2204      	movs	r2, #4
 8002634:	4619      	mov	r1, r3
 8002636:	4812      	ldr	r0, [pc, #72]	@ (8002680 <MX_TIM4_Init+0xf0>)
 8002638:	f00b f870 	bl	800d71c <HAL_TIM_PWM_ConfigChannel>
 800263c:	4603      	mov	r3, r0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d001      	beq.n	8002646 <MX_TIM4_Init+0xb6>
  {
    Error_Handler();
 8002642:	f7ff fb2d 	bl	8001ca0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002646:	463b      	mov	r3, r7
 8002648:	2208      	movs	r2, #8
 800264a:	4619      	mov	r1, r3
 800264c:	480c      	ldr	r0, [pc, #48]	@ (8002680 <MX_TIM4_Init+0xf0>)
 800264e:	f00b f865 	bl	800d71c <HAL_TIM_PWM_ConfigChannel>
 8002652:	4603      	mov	r3, r0
 8002654:	2b00      	cmp	r3, #0
 8002656:	d001      	beq.n	800265c <MX_TIM4_Init+0xcc>
  {
    Error_Handler();
 8002658:	f7ff fb22 	bl	8001ca0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800265c:	463b      	mov	r3, r7
 800265e:	220c      	movs	r2, #12
 8002660:	4619      	mov	r1, r3
 8002662:	4807      	ldr	r0, [pc, #28]	@ (8002680 <MX_TIM4_Init+0xf0>)
 8002664:	f00b f85a 	bl	800d71c <HAL_TIM_PWM_ConfigChannel>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d001      	beq.n	8002672 <MX_TIM4_Init+0xe2>
  {
    Error_Handler();
 800266e:	f7ff fb17 	bl	8001ca0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002672:	4803      	ldr	r0, [pc, #12]	@ (8002680 <MX_TIM4_Init+0xf0>)
 8002674:	f000 f89c 	bl	80027b0 <HAL_TIM_MspPostInit>

}
 8002678:	bf00      	nop
 800267a:	3728      	adds	r7, #40	@ 0x28
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	24000ee0 	.word	0x24000ee0
 8002684:	40000800 	.word	0x40000800

08002688 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 800268c:	4b0e      	ldr	r3, [pc, #56]	@ (80026c8 <MX_TIM13_Init+0x40>)
 800268e:	4a0f      	ldr	r2, [pc, #60]	@ (80026cc <MX_TIM13_Init+0x44>)
 8002690:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 280-1;
 8002692:	4b0d      	ldr	r3, [pc, #52]	@ (80026c8 <MX_TIM13_Init+0x40>)
 8002694:	f240 1217 	movw	r2, #279	@ 0x117
 8002698:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 800269a:	4b0b      	ldr	r3, [pc, #44]	@ (80026c8 <MX_TIM13_Init+0x40>)
 800269c:	2200      	movs	r2, #0
 800269e:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 80026a0:	4b09      	ldr	r3, [pc, #36]	@ (80026c8 <MX_TIM13_Init+0x40>)
 80026a2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80026a6:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026a8:	4b07      	ldr	r3, [pc, #28]	@ (80026c8 <MX_TIM13_Init+0x40>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80026ae:	4b06      	ldr	r3, [pc, #24]	@ (80026c8 <MX_TIM13_Init+0x40>)
 80026b0:	2280      	movs	r2, #128	@ 0x80
 80026b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80026b4:	4804      	ldr	r0, [pc, #16]	@ (80026c8 <MX_TIM13_Init+0x40>)
 80026b6:	f00a fcf4 	bl	800d0a2 <HAL_TIM_Base_Init>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d001      	beq.n	80026c4 <MX_TIM13_Init+0x3c>
  {
    Error_Handler();
 80026c0:	f7ff faee 	bl	8001ca0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 80026c4:	bf00      	nop
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	24000f2c 	.word	0x24000f2c
 80026cc:	40001c00 	.word	0x40001c00

080026d0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b087      	sub	sp, #28
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026e0:	d10f      	bne.n	8002702 <HAL_TIM_PWM_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80026e2:	4b1f      	ldr	r3, [pc, #124]	@ (8002760 <HAL_TIM_PWM_MspInit+0x90>)
 80026e4:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 80026e8:	4a1d      	ldr	r2, [pc, #116]	@ (8002760 <HAL_TIM_PWM_MspInit+0x90>)
 80026ea:	f043 0301 	orr.w	r3, r3, #1
 80026ee:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 80026f2:	4b1b      	ldr	r3, [pc, #108]	@ (8002760 <HAL_TIM_PWM_MspInit+0x90>)
 80026f4:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 80026f8:	f003 0301 	and.w	r3, r3, #1
 80026fc:	617b      	str	r3, [r7, #20]
 80026fe:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002700:	e028      	b.n	8002754 <HAL_TIM_PWM_MspInit+0x84>
  else if(tim_pwmHandle->Instance==TIM3)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a17      	ldr	r2, [pc, #92]	@ (8002764 <HAL_TIM_PWM_MspInit+0x94>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d10f      	bne.n	800272c <HAL_TIM_PWM_MspInit+0x5c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800270c:	4b14      	ldr	r3, [pc, #80]	@ (8002760 <HAL_TIM_PWM_MspInit+0x90>)
 800270e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8002712:	4a13      	ldr	r2, [pc, #76]	@ (8002760 <HAL_TIM_PWM_MspInit+0x90>)
 8002714:	f043 0302 	orr.w	r3, r3, #2
 8002718:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 800271c:	4b10      	ldr	r3, [pc, #64]	@ (8002760 <HAL_TIM_PWM_MspInit+0x90>)
 800271e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8002722:	f003 0302 	and.w	r3, r3, #2
 8002726:	613b      	str	r3, [r7, #16]
 8002728:	693b      	ldr	r3, [r7, #16]
}
 800272a:	e013      	b.n	8002754 <HAL_TIM_PWM_MspInit+0x84>
  else if(tim_pwmHandle->Instance==TIM4)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a0d      	ldr	r2, [pc, #52]	@ (8002768 <HAL_TIM_PWM_MspInit+0x98>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d10e      	bne.n	8002754 <HAL_TIM_PWM_MspInit+0x84>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002736:	4b0a      	ldr	r3, [pc, #40]	@ (8002760 <HAL_TIM_PWM_MspInit+0x90>)
 8002738:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 800273c:	4a08      	ldr	r2, [pc, #32]	@ (8002760 <HAL_TIM_PWM_MspInit+0x90>)
 800273e:	f043 0304 	orr.w	r3, r3, #4
 8002742:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8002746:	4b06      	ldr	r3, [pc, #24]	@ (8002760 <HAL_TIM_PWM_MspInit+0x90>)
 8002748:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 800274c:	f003 0304 	and.w	r3, r3, #4
 8002750:	60fb      	str	r3, [r7, #12]
 8002752:	68fb      	ldr	r3, [r7, #12]
}
 8002754:	bf00      	nop
 8002756:	371c      	adds	r7, #28
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr
 8002760:	58024400 	.word	0x58024400
 8002764:	40000400 	.word	0x40000400
 8002768:	40000800 	.word	0x40000800

0800276c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800276c:	b480      	push	{r7}
 800276e:	b085      	sub	sp, #20
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM13)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a0b      	ldr	r2, [pc, #44]	@ (80027a8 <HAL_TIM_Base_MspInit+0x3c>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d10e      	bne.n	800279c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* TIM13 clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 800277e:	4b0b      	ldr	r3, [pc, #44]	@ (80027ac <HAL_TIM_Base_MspInit+0x40>)
 8002780:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8002784:	4a09      	ldr	r2, [pc, #36]	@ (80027ac <HAL_TIM_Base_MspInit+0x40>)
 8002786:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800278a:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 800278e:	4b07      	ldr	r3, [pc, #28]	@ (80027ac <HAL_TIM_Base_MspInit+0x40>)
 8002790:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8002794:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002798:	60fb      	str	r3, [r7, #12]
 800279a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 800279c:	bf00      	nop
 800279e:	3714      	adds	r7, #20
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr
 80027a8:	40001c00 	.word	0x40001c00
 80027ac:	58024400 	.word	0x58024400

080027b0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b08c      	sub	sp, #48	@ 0x30
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027b8:	f107 031c 	add.w	r3, r7, #28
 80027bc:	2200      	movs	r2, #0
 80027be:	601a      	str	r2, [r3, #0]
 80027c0:	605a      	str	r2, [r3, #4]
 80027c2:	609a      	str	r2, [r3, #8]
 80027c4:	60da      	str	r2, [r3, #12]
 80027c6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027d0:	d13f      	bne.n	8002852 <HAL_TIM_MspPostInit+0xa2>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027d2:	4b47      	ldr	r3, [pc, #284]	@ (80028f0 <HAL_TIM_MspPostInit+0x140>)
 80027d4:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80027d8:	4a45      	ldr	r2, [pc, #276]	@ (80028f0 <HAL_TIM_MspPostInit+0x140>)
 80027da:	f043 0301 	orr.w	r3, r3, #1
 80027de:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80027e2:	4b43      	ldr	r3, [pc, #268]	@ (80028f0 <HAL_TIM_MspPostInit+0x140>)
 80027e4:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80027e8:	f003 0301 	and.w	r3, r3, #1
 80027ec:	61bb      	str	r3, [r7, #24]
 80027ee:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027f0:	4b3f      	ldr	r3, [pc, #252]	@ (80028f0 <HAL_TIM_MspPostInit+0x140>)
 80027f2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80027f6:	4a3e      	ldr	r2, [pc, #248]	@ (80028f0 <HAL_TIM_MspPostInit+0x140>)
 80027f8:	f043 0302 	orr.w	r3, r3, #2
 80027fc:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8002800:	4b3b      	ldr	r3, [pc, #236]	@ (80028f0 <HAL_TIM_MspPostInit+0x140>)
 8002802:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8002806:	f003 0302 	and.w	r3, r3, #2
 800280a:	617b      	str	r3, [r7, #20]
 800280c:	697b      	ldr	r3, [r7, #20]
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_15;
 800280e:	f248 030c 	movw	r3, #32780	@ 0x800c
 8002812:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002814:	2302      	movs	r3, #2
 8002816:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002818:	2300      	movs	r3, #0
 800281a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800281c:	2300      	movs	r3, #0
 800281e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002820:	2301      	movs	r3, #1
 8002822:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002824:	f107 031c 	add.w	r3, r7, #28
 8002828:	4619      	mov	r1, r3
 800282a:	4832      	ldr	r0, [pc, #200]	@ (80028f4 <HAL_TIM_MspPostInit+0x144>)
 800282c:	f006 f97a 	bl	8008b24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002830:	2308      	movs	r3, #8
 8002832:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002834:	2302      	movs	r3, #2
 8002836:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002838:	2300      	movs	r3, #0
 800283a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800283c:	2300      	movs	r3, #0
 800283e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002840:	2301      	movs	r3, #1
 8002842:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002844:	f107 031c 	add.w	r3, r7, #28
 8002848:	4619      	mov	r1, r3
 800284a:	482b      	ldr	r0, [pc, #172]	@ (80028f8 <HAL_TIM_MspPostInit+0x148>)
 800284c:	f006 f96a 	bl	8008b24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002850:	e049      	b.n	80028e6 <HAL_TIM_MspPostInit+0x136>
  else if(timHandle->Instance==TIM3)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a29      	ldr	r2, [pc, #164]	@ (80028fc <HAL_TIM_MspPostInit+0x14c>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d11f      	bne.n	800289c <HAL_TIM_MspPostInit+0xec>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800285c:	4b24      	ldr	r3, [pc, #144]	@ (80028f0 <HAL_TIM_MspPostInit+0x140>)
 800285e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8002862:	4a23      	ldr	r2, [pc, #140]	@ (80028f0 <HAL_TIM_MspPostInit+0x140>)
 8002864:	f043 0302 	orr.w	r3, r3, #2
 8002868:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800286c:	4b20      	ldr	r3, [pc, #128]	@ (80028f0 <HAL_TIM_MspPostInit+0x140>)
 800286e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8002872:	f003 0302 	and.w	r3, r3, #2
 8002876:	613b      	str	r3, [r7, #16]
 8002878:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800287a:	2330      	movs	r3, #48	@ 0x30
 800287c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800287e:	2302      	movs	r3, #2
 8002880:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002882:	2300      	movs	r3, #0
 8002884:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002886:	2300      	movs	r3, #0
 8002888:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800288a:	2302      	movs	r3, #2
 800288c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800288e:	f107 031c 	add.w	r3, r7, #28
 8002892:	4619      	mov	r1, r3
 8002894:	4818      	ldr	r0, [pc, #96]	@ (80028f8 <HAL_TIM_MspPostInit+0x148>)
 8002896:	f006 f945 	bl	8008b24 <HAL_GPIO_Init>
}
 800289a:	e024      	b.n	80028e6 <HAL_TIM_MspPostInit+0x136>
  else if(timHandle->Instance==TIM4)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a17      	ldr	r2, [pc, #92]	@ (8002900 <HAL_TIM_MspPostInit+0x150>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d11f      	bne.n	80028e6 <HAL_TIM_MspPostInit+0x136>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028a6:	4b12      	ldr	r3, [pc, #72]	@ (80028f0 <HAL_TIM_MspPostInit+0x140>)
 80028a8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80028ac:	4a10      	ldr	r2, [pc, #64]	@ (80028f0 <HAL_TIM_MspPostInit+0x140>)
 80028ae:	f043 0302 	orr.w	r3, r3, #2
 80028b2:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80028b6:	4b0e      	ldr	r3, [pc, #56]	@ (80028f0 <HAL_TIM_MspPostInit+0x140>)
 80028b8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80028bc:	f003 0302 	and.w	r3, r3, #2
 80028c0:	60fb      	str	r3, [r7, #12]
 80028c2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80028c4:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80028c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ca:	2302      	movs	r3, #2
 80028cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ce:	2300      	movs	r3, #0
 80028d0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028d2:	2300      	movs	r3, #0
 80028d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80028d6:	2302      	movs	r3, #2
 80028d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028da:	f107 031c 	add.w	r3, r7, #28
 80028de:	4619      	mov	r1, r3
 80028e0:	4805      	ldr	r0, [pc, #20]	@ (80028f8 <HAL_TIM_MspPostInit+0x148>)
 80028e2:	f006 f91f 	bl	8008b24 <HAL_GPIO_Init>
}
 80028e6:	bf00      	nop
 80028e8:	3730      	adds	r7, #48	@ 0x30
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	58024400 	.word	0x58024400
 80028f4:	58020000 	.word	0x58020000
 80028f8:	58020400 	.word	0x58020400
 80028fc:	40000400 	.word	0x40000400
 8002900:	40000800 	.word	0x40000800

08002904 <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart1_rx;
DMA_HandleTypeDef hdma_usart3_rx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002908:	4b22      	ldr	r3, [pc, #136]	@ (8002994 <MX_UART4_Init+0x90>)
 800290a:	4a23      	ldr	r2, [pc, #140]	@ (8002998 <MX_UART4_Init+0x94>)
 800290c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 800290e:	4b21      	ldr	r3, [pc, #132]	@ (8002994 <MX_UART4_Init+0x90>)
 8002910:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002914:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002916:	4b1f      	ldr	r3, [pc, #124]	@ (8002994 <MX_UART4_Init+0x90>)
 8002918:	2200      	movs	r2, #0
 800291a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800291c:	4b1d      	ldr	r3, [pc, #116]	@ (8002994 <MX_UART4_Init+0x90>)
 800291e:	2200      	movs	r2, #0
 8002920:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002922:	4b1c      	ldr	r3, [pc, #112]	@ (8002994 <MX_UART4_Init+0x90>)
 8002924:	2200      	movs	r2, #0
 8002926:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002928:	4b1a      	ldr	r3, [pc, #104]	@ (8002994 <MX_UART4_Init+0x90>)
 800292a:	220c      	movs	r2, #12
 800292c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800292e:	4b19      	ldr	r3, [pc, #100]	@ (8002994 <MX_UART4_Init+0x90>)
 8002930:	2200      	movs	r2, #0
 8002932:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002934:	4b17      	ldr	r3, [pc, #92]	@ (8002994 <MX_UART4_Init+0x90>)
 8002936:	2200      	movs	r2, #0
 8002938:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800293a:	4b16      	ldr	r3, [pc, #88]	@ (8002994 <MX_UART4_Init+0x90>)
 800293c:	2200      	movs	r2, #0
 800293e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002940:	4b14      	ldr	r3, [pc, #80]	@ (8002994 <MX_UART4_Init+0x90>)
 8002942:	2200      	movs	r2, #0
 8002944:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002946:	4b13      	ldr	r3, [pc, #76]	@ (8002994 <MX_UART4_Init+0x90>)
 8002948:	2200      	movs	r2, #0
 800294a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800294c:	4811      	ldr	r0, [pc, #68]	@ (8002994 <MX_UART4_Init+0x90>)
 800294e:	f00b fc6f 	bl	800e230 <HAL_UART_Init>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d001      	beq.n	800295c <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8002958:	f7ff f9a2 	bl	8001ca0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800295c:	2100      	movs	r1, #0
 800295e:	480d      	ldr	r0, [pc, #52]	@ (8002994 <MX_UART4_Init+0x90>)
 8002960:	f00e ff95 	bl	801188e <HAL_UARTEx_SetTxFifoThreshold>
 8002964:	4603      	mov	r3, r0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d001      	beq.n	800296e <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 800296a:	f7ff f999 	bl	8001ca0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800296e:	2100      	movs	r1, #0
 8002970:	4808      	ldr	r0, [pc, #32]	@ (8002994 <MX_UART4_Init+0x90>)
 8002972:	f00e ffca 	bl	801190a <HAL_UARTEx_SetRxFifoThreshold>
 8002976:	4603      	mov	r3, r0
 8002978:	2b00      	cmp	r3, #0
 800297a:	d001      	beq.n	8002980 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 800297c:	f7ff f990 	bl	8001ca0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002980:	4804      	ldr	r0, [pc, #16]	@ (8002994 <MX_UART4_Init+0x90>)
 8002982:	f00e ff4b 	bl	801181c <HAL_UARTEx_DisableFifoMode>
 8002986:	4603      	mov	r3, r0
 8002988:	2b00      	cmp	r3, #0
 800298a:	d001      	beq.n	8002990 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 800298c:	f7ff f988 	bl	8001ca0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002990:	bf00      	nop
 8002992:	bd80      	pop	{r7, pc}
 8002994:	24000f78 	.word	0x24000f78
 8002998:	40004c00 	.word	0x40004c00

0800299c <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80029a0:	4b23      	ldr	r3, [pc, #140]	@ (8002a30 <MX_USART1_UART_Init+0x94>)
 80029a2:	4a24      	ldr	r2, [pc, #144]	@ (8002a34 <MX_USART1_UART_Init+0x98>)
 80029a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 100000;
 80029a6:	4b22      	ldr	r3, [pc, #136]	@ (8002a30 <MX_USART1_UART_Init+0x94>)
 80029a8:	4a23      	ldr	r2, [pc, #140]	@ (8002a38 <MX_USART1_UART_Init+0x9c>)
 80029aa:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 80029ac:	4b20      	ldr	r3, [pc, #128]	@ (8002a30 <MX_USART1_UART_Init+0x94>)
 80029ae:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80029b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80029b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002a30 <MX_USART1_UART_Init+0x94>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 80029ba:	4b1d      	ldr	r3, [pc, #116]	@ (8002a30 <MX_USART1_UART_Init+0x94>)
 80029bc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80029c0:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80029c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002a30 <MX_USART1_UART_Init+0x94>)
 80029c4:	220c      	movs	r2, #12
 80029c6:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029c8:	4b19      	ldr	r3, [pc, #100]	@ (8002a30 <MX_USART1_UART_Init+0x94>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80029ce:	4b18      	ldr	r3, [pc, #96]	@ (8002a30 <MX_USART1_UART_Init+0x94>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80029d4:	4b16      	ldr	r3, [pc, #88]	@ (8002a30 <MX_USART1_UART_Init+0x94>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80029da:	4b15      	ldr	r3, [pc, #84]	@ (8002a30 <MX_USART1_UART_Init+0x94>)
 80029dc:	2200      	movs	r2, #0
 80029de:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80029e0:	4b13      	ldr	r3, [pc, #76]	@ (8002a30 <MX_USART1_UART_Init+0x94>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80029e6:	4812      	ldr	r0, [pc, #72]	@ (8002a30 <MX_USART1_UART_Init+0x94>)
 80029e8:	f00b fc22 	bl	800e230 <HAL_UART_Init>
 80029ec:	4603      	mov	r3, r0
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d001      	beq.n	80029f6 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80029f2:	f7ff f955 	bl	8001ca0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80029f6:	2100      	movs	r1, #0
 80029f8:	480d      	ldr	r0, [pc, #52]	@ (8002a30 <MX_USART1_UART_Init+0x94>)
 80029fa:	f00e ff48 	bl	801188e <HAL_UARTEx_SetTxFifoThreshold>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d001      	beq.n	8002a08 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8002a04:	f7ff f94c 	bl	8001ca0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002a08:	2100      	movs	r1, #0
 8002a0a:	4809      	ldr	r0, [pc, #36]	@ (8002a30 <MX_USART1_UART_Init+0x94>)
 8002a0c:	f00e ff7d 	bl	801190a <HAL_UARTEx_SetRxFifoThreshold>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8002a16:	f7ff f943 	bl	8001ca0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002a1a:	4805      	ldr	r0, [pc, #20]	@ (8002a30 <MX_USART1_UART_Init+0x94>)
 8002a1c:	f00e fefe 	bl	801181c <HAL_UARTEx_DisableFifoMode>
 8002a20:	4603      	mov	r3, r0
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d001      	beq.n	8002a2a <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8002a26:	f7ff f93b 	bl	8001ca0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002a2a:	bf00      	nop
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	2400100c 	.word	0x2400100c
 8002a34:	40011000 	.word	0x40011000
 8002a38:	000186a0 	.word	0x000186a0

08002a3c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002a40:	4b22      	ldr	r3, [pc, #136]	@ (8002acc <MX_USART3_UART_Init+0x90>)
 8002a42:	4a23      	ldr	r2, [pc, #140]	@ (8002ad0 <MX_USART3_UART_Init+0x94>)
 8002a44:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002a46:	4b21      	ldr	r3, [pc, #132]	@ (8002acc <MX_USART3_UART_Init+0x90>)
 8002a48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002a4c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002a4e:	4b1f      	ldr	r3, [pc, #124]	@ (8002acc <MX_USART3_UART_Init+0x90>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002a54:	4b1d      	ldr	r3, [pc, #116]	@ (8002acc <MX_USART3_UART_Init+0x90>)
 8002a56:	2200      	movs	r2, #0
 8002a58:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002a5a:	4b1c      	ldr	r3, [pc, #112]	@ (8002acc <MX_USART3_UART_Init+0x90>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002a60:	4b1a      	ldr	r3, [pc, #104]	@ (8002acc <MX_USART3_UART_Init+0x90>)
 8002a62:	220c      	movs	r2, #12
 8002a64:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a66:	4b19      	ldr	r3, [pc, #100]	@ (8002acc <MX_USART3_UART_Init+0x90>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a6c:	4b17      	ldr	r3, [pc, #92]	@ (8002acc <MX_USART3_UART_Init+0x90>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a72:	4b16      	ldr	r3, [pc, #88]	@ (8002acc <MX_USART3_UART_Init+0x90>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002a78:	4b14      	ldr	r3, [pc, #80]	@ (8002acc <MX_USART3_UART_Init+0x90>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a7e:	4b13      	ldr	r3, [pc, #76]	@ (8002acc <MX_USART3_UART_Init+0x90>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002a84:	4811      	ldr	r0, [pc, #68]	@ (8002acc <MX_USART3_UART_Init+0x90>)
 8002a86:	f00b fbd3 	bl	800e230 <HAL_UART_Init>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002a90:	f7ff f906 	bl	8001ca0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002a94:	2100      	movs	r1, #0
 8002a96:	480d      	ldr	r0, [pc, #52]	@ (8002acc <MX_USART3_UART_Init+0x90>)
 8002a98:	f00e fef9 	bl	801188e <HAL_UARTEx_SetTxFifoThreshold>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d001      	beq.n	8002aa6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002aa2:	f7ff f8fd 	bl	8001ca0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002aa6:	2100      	movs	r1, #0
 8002aa8:	4808      	ldr	r0, [pc, #32]	@ (8002acc <MX_USART3_UART_Init+0x90>)
 8002aaa:	f00e ff2e 	bl	801190a <HAL_UARTEx_SetRxFifoThreshold>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d001      	beq.n	8002ab8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002ab4:	f7ff f8f4 	bl	8001ca0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002ab8:	4804      	ldr	r0, [pc, #16]	@ (8002acc <MX_USART3_UART_Init+0x90>)
 8002aba:	f00e feaf 	bl	801181c <HAL_UARTEx_DisableFifoMode>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d001      	beq.n	8002ac8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002ac4:	f7ff f8ec 	bl	8001ca0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002ac8:	bf00      	nop
 8002aca:	bd80      	pop	{r7, pc}
 8002acc:	240010a0 	.word	0x240010a0
 8002ad0:	40004800 	.word	0x40004800

08002ad4 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002ad8:	4b22      	ldr	r3, [pc, #136]	@ (8002b64 <MX_USART6_UART_Init+0x90>)
 8002ada:	4a23      	ldr	r2, [pc, #140]	@ (8002b68 <MX_USART6_UART_Init+0x94>)
 8002adc:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8002ade:	4b21      	ldr	r3, [pc, #132]	@ (8002b64 <MX_USART6_UART_Init+0x90>)
 8002ae0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002ae4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002ae6:	4b1f      	ldr	r3, [pc, #124]	@ (8002b64 <MX_USART6_UART_Init+0x90>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002aec:	4b1d      	ldr	r3, [pc, #116]	@ (8002b64 <MX_USART6_UART_Init+0x90>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002af2:	4b1c      	ldr	r3, [pc, #112]	@ (8002b64 <MX_USART6_UART_Init+0x90>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002af8:	4b1a      	ldr	r3, [pc, #104]	@ (8002b64 <MX_USART6_UART_Init+0x90>)
 8002afa:	220c      	movs	r2, #12
 8002afc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002afe:	4b19      	ldr	r3, [pc, #100]	@ (8002b64 <MX_USART6_UART_Init+0x90>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b04:	4b17      	ldr	r3, [pc, #92]	@ (8002b64 <MX_USART6_UART_Init+0x90>)
 8002b06:	2200      	movs	r2, #0
 8002b08:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002b0a:	4b16      	ldr	r3, [pc, #88]	@ (8002b64 <MX_USART6_UART_Init+0x90>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002b10:	4b14      	ldr	r3, [pc, #80]	@ (8002b64 <MX_USART6_UART_Init+0x90>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	625a      	str	r2, [r3, #36]	@ 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002b16:	4b13      	ldr	r3, [pc, #76]	@ (8002b64 <MX_USART6_UART_Init+0x90>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002b1c:	4811      	ldr	r0, [pc, #68]	@ (8002b64 <MX_USART6_UART_Init+0x90>)
 8002b1e:	f00b fb87 	bl	800e230 <HAL_UART_Init>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d001      	beq.n	8002b2c <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 8002b28:	f7ff f8ba 	bl	8001ca0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002b2c:	2100      	movs	r1, #0
 8002b2e:	480d      	ldr	r0, [pc, #52]	@ (8002b64 <MX_USART6_UART_Init+0x90>)
 8002b30:	f00e fead 	bl	801188e <HAL_UARTEx_SetTxFifoThreshold>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 8002b3a:	f7ff f8b1 	bl	8001ca0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002b3e:	2100      	movs	r1, #0
 8002b40:	4808      	ldr	r0, [pc, #32]	@ (8002b64 <MX_USART6_UART_Init+0x90>)
 8002b42:	f00e fee2 	bl	801190a <HAL_UARTEx_SetRxFifoThreshold>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d001      	beq.n	8002b50 <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 8002b4c:	f7ff f8a8 	bl	8001ca0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 8002b50:	4804      	ldr	r0, [pc, #16]	@ (8002b64 <MX_USART6_UART_Init+0x90>)
 8002b52:	f00e fe63 	bl	801181c <HAL_UARTEx_DisableFifoMode>
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d001      	beq.n	8002b60 <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 8002b5c:	f7ff f8a0 	bl	8001ca0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002b60:	bf00      	nop
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	24001134 	.word	0x24001134
 8002b68:	40011400 	.word	0x40011400

08002b6c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b0c0      	sub	sp, #256	@ 0x100
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b74:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8002b78:	2200      	movs	r2, #0
 8002b7a:	601a      	str	r2, [r3, #0]
 8002b7c:	605a      	str	r2, [r3, #4]
 8002b7e:	609a      	str	r2, [r3, #8]
 8002b80:	60da      	str	r2, [r3, #12]
 8002b82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b84:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002b88:	22c0      	movs	r2, #192	@ 0xc0
 8002b8a:	2100      	movs	r1, #0
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f013 fdf2 	bl	8016776 <memset>
  if(uartHandle->Instance==UART4)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a82      	ldr	r2, [pc, #520]	@ (8002da0 <HAL_UART_MspInit+0x234>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d17c      	bne.n	8002c96 <HAL_UART_MspInit+0x12a>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002b9c:	f04f 0202 	mov.w	r2, #2
 8002ba0:	f04f 0300 	mov.w	r3, #0
 8002ba4:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002bae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f007 faee 	bl	800a194 <HAL_RCCEx_PeriphCLKConfig>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d001      	beq.n	8002bc2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8002bbe:	f7ff f86f 	bl	8001ca0 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002bc2:	4b78      	ldr	r3, [pc, #480]	@ (8002da4 <HAL_UART_MspInit+0x238>)
 8002bc4:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8002bc8:	4a76      	ldr	r2, [pc, #472]	@ (8002da4 <HAL_UART_MspInit+0x238>)
 8002bca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002bce:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8002bd2:	4b74      	ldr	r3, [pc, #464]	@ (8002da4 <HAL_UART_MspInit+0x238>)
 8002bd4:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8002bd8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002bdc:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002be0:	4b70      	ldr	r3, [pc, #448]	@ (8002da4 <HAL_UART_MspInit+0x238>)
 8002be2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8002be6:	4a6f      	ldr	r2, [pc, #444]	@ (8002da4 <HAL_UART_MspInit+0x238>)
 8002be8:	f043 0301 	orr.w	r3, r3, #1
 8002bec:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8002bf0:	4b6c      	ldr	r3, [pc, #432]	@ (8002da4 <HAL_UART_MspInit+0x238>)
 8002bf2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8002bf6:	f003 0301 	and.w	r3, r3, #1
 8002bfa:	623b      	str	r3, [r7, #32]
 8002bfc:	6a3b      	ldr	r3, [r7, #32]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002bfe:	2303      	movs	r3, #3
 8002c00:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c04:	2302      	movs	r3, #2
 8002c06:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c10:	2300      	movs	r3, #0
 8002c12:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002c16:	2308      	movs	r3, #8
 8002c18:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c1c:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8002c20:	4619      	mov	r1, r3
 8002c22:	4861      	ldr	r0, [pc, #388]	@ (8002da8 <HAL_UART_MspInit+0x23c>)
 8002c24:	f005 ff7e 	bl	8008b24 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8002c28:	4b60      	ldr	r3, [pc, #384]	@ (8002dac <HAL_UART_MspInit+0x240>)
 8002c2a:	4a61      	ldr	r2, [pc, #388]	@ (8002db0 <HAL_UART_MspInit+0x244>)
 8002c2c:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 8002c2e:	4b5f      	ldr	r3, [pc, #380]	@ (8002dac <HAL_UART_MspInit+0x240>)
 8002c30:	223f      	movs	r2, #63	@ 0x3f
 8002c32:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c34:	4b5d      	ldr	r3, [pc, #372]	@ (8002dac <HAL_UART_MspInit+0x240>)
 8002c36:	2200      	movs	r2, #0
 8002c38:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c3a:	4b5c      	ldr	r3, [pc, #368]	@ (8002dac <HAL_UART_MspInit+0x240>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002c40:	4b5a      	ldr	r3, [pc, #360]	@ (8002dac <HAL_UART_MspInit+0x240>)
 8002c42:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c46:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002c48:	4b58      	ldr	r3, [pc, #352]	@ (8002dac <HAL_UART_MspInit+0x240>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002c4e:	4b57      	ldr	r3, [pc, #348]	@ (8002dac <HAL_UART_MspInit+0x240>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8002c54:	4b55      	ldr	r3, [pc, #340]	@ (8002dac <HAL_UART_MspInit+0x240>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002c5a:	4b54      	ldr	r3, [pc, #336]	@ (8002dac <HAL_UART_MspInit+0x240>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c60:	4b52      	ldr	r3, [pc, #328]	@ (8002dac <HAL_UART_MspInit+0x240>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8002c66:	4851      	ldr	r0, [pc, #324]	@ (8002dac <HAL_UART_MspInit+0x240>)
 8002c68:	f002 fd0e 	bl	8005688 <HAL_DMA_Init>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d001      	beq.n	8002c76 <HAL_UART_MspInit+0x10a>
    {
      Error_Handler();
 8002c72:	f7ff f815 	bl	8001ca0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4a4c      	ldr	r2, [pc, #304]	@ (8002dac <HAL_UART_MspInit+0x240>)
 8002c7a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002c7e:	4a4b      	ldr	r2, [pc, #300]	@ (8002dac <HAL_UART_MspInit+0x240>)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8002c84:	2200      	movs	r2, #0
 8002c86:	2105      	movs	r1, #5
 8002c88:	2034      	movs	r0, #52	@ 0x34
 8002c8a:	f002 fc5d 	bl	8005548 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002c8e:	2034      	movs	r0, #52	@ 0x34
 8002c90:	f002 fc74 	bl	800557c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8002c94:	e16a      	b.n	8002f6c <HAL_UART_MspInit+0x400>
  else if(uartHandle->Instance==USART1)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a46      	ldr	r2, [pc, #280]	@ (8002db4 <HAL_UART_MspInit+0x248>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	f040 808f 	bne.w	8002dc0 <HAL_UART_MspInit+0x254>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002ca2:	f04f 0201 	mov.w	r2, #1
 8002ca6:	f04f 0300 	mov.w	r3, #0
 8002caa:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002cb4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f007 fa6b 	bl	800a194 <HAL_RCCEx_PeriphCLKConfig>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d001      	beq.n	8002cc8 <HAL_UART_MspInit+0x15c>
      Error_Handler();
 8002cc4:	f7fe ffec 	bl	8001ca0 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002cc8:	4b36      	ldr	r3, [pc, #216]	@ (8002da4 <HAL_UART_MspInit+0x238>)
 8002cca:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8002cce:	4a35      	ldr	r2, [pc, #212]	@ (8002da4 <HAL_UART_MspInit+0x238>)
 8002cd0:	f043 0310 	orr.w	r3, r3, #16
 8002cd4:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
 8002cd8:	4b32      	ldr	r3, [pc, #200]	@ (8002da4 <HAL_UART_MspInit+0x238>)
 8002cda:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8002cde:	f003 0310 	and.w	r3, r3, #16
 8002ce2:	61fb      	str	r3, [r7, #28]
 8002ce4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ce6:	4b2f      	ldr	r3, [pc, #188]	@ (8002da4 <HAL_UART_MspInit+0x238>)
 8002ce8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8002cec:	4a2d      	ldr	r2, [pc, #180]	@ (8002da4 <HAL_UART_MspInit+0x238>)
 8002cee:	f043 0301 	orr.w	r3, r3, #1
 8002cf2:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8002cf6:	4b2b      	ldr	r3, [pc, #172]	@ (8002da4 <HAL_UART_MspInit+0x238>)
 8002cf8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8002cfc:	f003 0301 	and.w	r3, r3, #1
 8002d00:	61bb      	str	r3, [r7, #24]
 8002d02:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|SBUS_RX_Pin;
 8002d04:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002d08:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d0c:	2302      	movs	r3, #2
 8002d0e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d12:	2300      	movs	r3, #0
 8002d14:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002d1e:	2307      	movs	r3, #7
 8002d20:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d24:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8002d28:	4619      	mov	r1, r3
 8002d2a:	481f      	ldr	r0, [pc, #124]	@ (8002da8 <HAL_UART_MspInit+0x23c>)
 8002d2c:	f005 fefa 	bl	8008b24 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Stream0;
 8002d30:	4b21      	ldr	r3, [pc, #132]	@ (8002db8 <HAL_UART_MspInit+0x24c>)
 8002d32:	4a22      	ldr	r2, [pc, #136]	@ (8002dbc <HAL_UART_MspInit+0x250>)
 8002d34:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8002d36:	4b20      	ldr	r3, [pc, #128]	@ (8002db8 <HAL_UART_MspInit+0x24c>)
 8002d38:	2229      	movs	r2, #41	@ 0x29
 8002d3a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d3c:	4b1e      	ldr	r3, [pc, #120]	@ (8002db8 <HAL_UART_MspInit+0x24c>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d42:	4b1d      	ldr	r3, [pc, #116]	@ (8002db8 <HAL_UART_MspInit+0x24c>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002d48:	4b1b      	ldr	r3, [pc, #108]	@ (8002db8 <HAL_UART_MspInit+0x24c>)
 8002d4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d4e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d50:	4b19      	ldr	r3, [pc, #100]	@ (8002db8 <HAL_UART_MspInit+0x24c>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d56:	4b18      	ldr	r3, [pc, #96]	@ (8002db8 <HAL_UART_MspInit+0x24c>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002d5c:	4b16      	ldr	r3, [pc, #88]	@ (8002db8 <HAL_UART_MspInit+0x24c>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002d62:	4b15      	ldr	r3, [pc, #84]	@ (8002db8 <HAL_UART_MspInit+0x24c>)
 8002d64:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002d68:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d6a:	4b13      	ldr	r3, [pc, #76]	@ (8002db8 <HAL_UART_MspInit+0x24c>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002d70:	4811      	ldr	r0, [pc, #68]	@ (8002db8 <HAL_UART_MspInit+0x24c>)
 8002d72:	f002 fc89 	bl	8005688 <HAL_DMA_Init>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d001      	beq.n	8002d80 <HAL_UART_MspInit+0x214>
      Error_Handler();
 8002d7c:	f7fe ff90 	bl	8001ca0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	4a0d      	ldr	r2, [pc, #52]	@ (8002db8 <HAL_UART_MspInit+0x24c>)
 8002d84:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002d88:	4a0b      	ldr	r2, [pc, #44]	@ (8002db8 <HAL_UART_MspInit+0x24c>)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002d8e:	2200      	movs	r2, #0
 8002d90:	2105      	movs	r1, #5
 8002d92:	2025      	movs	r0, #37	@ 0x25
 8002d94:	f002 fbd8 	bl	8005548 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002d98:	2025      	movs	r0, #37	@ 0x25
 8002d9a:	f002 fbef 	bl	800557c <HAL_NVIC_EnableIRQ>
}
 8002d9e:	e0e5      	b.n	8002f6c <HAL_UART_MspInit+0x400>
 8002da0:	40004c00 	.word	0x40004c00
 8002da4:	58024400 	.word	0x58024400
 8002da8:	58020000 	.word	0x58020000
 8002dac:	240011c8 	.word	0x240011c8
 8002db0:	40020040 	.word	0x40020040
 8002db4:	40011000 	.word	0x40011000
 8002db8:	24001240 	.word	0x24001240
 8002dbc:	40020010 	.word	0x40020010
  else if(uartHandle->Instance==USART3)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a6c      	ldr	r2, [pc, #432]	@ (8002f78 <HAL_UART_MspInit+0x40c>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d17d      	bne.n	8002ec6 <HAL_UART_MspInit+0x35a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002dca:	f04f 0202 	mov.w	r2, #2
 8002dce:	f04f 0300 	mov.w	r3, #0
 8002dd2:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ddc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002de0:	4618      	mov	r0, r3
 8002de2:	f007 f9d7 	bl	800a194 <HAL_RCCEx_PeriphCLKConfig>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d001      	beq.n	8002df0 <HAL_UART_MspInit+0x284>
      Error_Handler();
 8002dec:	f7fe ff58 	bl	8001ca0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002df0:	4b62      	ldr	r3, [pc, #392]	@ (8002f7c <HAL_UART_MspInit+0x410>)
 8002df2:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8002df6:	4a61      	ldr	r2, [pc, #388]	@ (8002f7c <HAL_UART_MspInit+0x410>)
 8002df8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002dfc:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8002e00:	4b5e      	ldr	r3, [pc, #376]	@ (8002f7c <HAL_UART_MspInit+0x410>)
 8002e02:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8002e06:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e0a:	617b      	str	r3, [r7, #20]
 8002e0c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e0e:	4b5b      	ldr	r3, [pc, #364]	@ (8002f7c <HAL_UART_MspInit+0x410>)
 8002e10:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8002e14:	4a59      	ldr	r2, [pc, #356]	@ (8002f7c <HAL_UART_MspInit+0x410>)
 8002e16:	f043 0304 	orr.w	r3, r3, #4
 8002e1a:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8002e1e:	4b57      	ldr	r3, [pc, #348]	@ (8002f7c <HAL_UART_MspInit+0x410>)
 8002e20:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8002e24:	f003 0304 	and.w	r3, r3, #4
 8002e28:	613b      	str	r3, [r7, #16]
 8002e2a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002e2c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002e30:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e34:	2302      	movs	r3, #2
 8002e36:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e40:	2300      	movs	r3, #0
 8002e42:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002e46:	2307      	movs	r3, #7
 8002e48:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e4c:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8002e50:	4619      	mov	r1, r3
 8002e52:	484b      	ldr	r0, [pc, #300]	@ (8002f80 <HAL_UART_MspInit+0x414>)
 8002e54:	f005 fe66 	bl	8008b24 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8002e58:	4b4a      	ldr	r3, [pc, #296]	@ (8002f84 <HAL_UART_MspInit+0x418>)
 8002e5a:	4a4b      	ldr	r2, [pc, #300]	@ (8002f88 <HAL_UART_MspInit+0x41c>)
 8002e5c:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8002e5e:	4b49      	ldr	r3, [pc, #292]	@ (8002f84 <HAL_UART_MspInit+0x418>)
 8002e60:	222d      	movs	r2, #45	@ 0x2d
 8002e62:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e64:	4b47      	ldr	r3, [pc, #284]	@ (8002f84 <HAL_UART_MspInit+0x418>)
 8002e66:	2200      	movs	r2, #0
 8002e68:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e6a:	4b46      	ldr	r3, [pc, #280]	@ (8002f84 <HAL_UART_MspInit+0x418>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002e70:	4b44      	ldr	r3, [pc, #272]	@ (8002f84 <HAL_UART_MspInit+0x418>)
 8002e72:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e76:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e78:	4b42      	ldr	r3, [pc, #264]	@ (8002f84 <HAL_UART_MspInit+0x418>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e7e:	4b41      	ldr	r3, [pc, #260]	@ (8002f84 <HAL_UART_MspInit+0x418>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8002e84:	4b3f      	ldr	r3, [pc, #252]	@ (8002f84 <HAL_UART_MspInit+0x418>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002e8a:	4b3e      	ldr	r3, [pc, #248]	@ (8002f84 <HAL_UART_MspInit+0x418>)
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e90:	4b3c      	ldr	r3, [pc, #240]	@ (8002f84 <HAL_UART_MspInit+0x418>)
 8002e92:	2200      	movs	r2, #0
 8002e94:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002e96:	483b      	ldr	r0, [pc, #236]	@ (8002f84 <HAL_UART_MspInit+0x418>)
 8002e98:	f002 fbf6 	bl	8005688 <HAL_DMA_Init>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d001      	beq.n	8002ea6 <HAL_UART_MspInit+0x33a>
      Error_Handler();
 8002ea2:	f7fe fefd 	bl	8001ca0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	4a36      	ldr	r2, [pc, #216]	@ (8002f84 <HAL_UART_MspInit+0x418>)
 8002eaa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002eae:	4a35      	ldr	r2, [pc, #212]	@ (8002f84 <HAL_UART_MspInit+0x418>)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	2105      	movs	r1, #5
 8002eb8:	2027      	movs	r0, #39	@ 0x27
 8002eba:	f002 fb45 	bl	8005548 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002ebe:	2027      	movs	r0, #39	@ 0x27
 8002ec0:	f002 fb5c 	bl	800557c <HAL_NVIC_EnableIRQ>
}
 8002ec4:	e052      	b.n	8002f6c <HAL_UART_MspInit+0x400>
  else if(uartHandle->Instance==USART6)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a30      	ldr	r2, [pc, #192]	@ (8002f8c <HAL_UART_MspInit+0x420>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d14d      	bne.n	8002f6c <HAL_UART_MspInit+0x400>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8002ed0:	f04f 0201 	mov.w	r2, #1
 8002ed4:	f04f 0300 	mov.w	r3, #0
 8002ed8:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8002edc:	2300      	movs	r3, #0
 8002ede:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ee2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f007 f954 	bl	800a194 <HAL_RCCEx_PeriphCLKConfig>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d001      	beq.n	8002ef6 <HAL_UART_MspInit+0x38a>
      Error_Handler();
 8002ef2:	f7fe fed5 	bl	8001ca0 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002ef6:	4b21      	ldr	r3, [pc, #132]	@ (8002f7c <HAL_UART_MspInit+0x410>)
 8002ef8:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8002efc:	4a1f      	ldr	r2, [pc, #124]	@ (8002f7c <HAL_UART_MspInit+0x410>)
 8002efe:	f043 0320 	orr.w	r3, r3, #32
 8002f02:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
 8002f06:	4b1d      	ldr	r3, [pc, #116]	@ (8002f7c <HAL_UART_MspInit+0x410>)
 8002f08:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8002f0c:	f003 0320 	and.w	r3, r3, #32
 8002f10:	60fb      	str	r3, [r7, #12]
 8002f12:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f14:	4b19      	ldr	r3, [pc, #100]	@ (8002f7c <HAL_UART_MspInit+0x410>)
 8002f16:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8002f1a:	4a18      	ldr	r2, [pc, #96]	@ (8002f7c <HAL_UART_MspInit+0x410>)
 8002f1c:	f043 0304 	orr.w	r3, r3, #4
 8002f20:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8002f24:	4b15      	ldr	r3, [pc, #84]	@ (8002f7c <HAL_UART_MspInit+0x410>)
 8002f26:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8002f2a:	f003 0304 	and.w	r3, r3, #4
 8002f2e:	60bb      	str	r3, [r7, #8]
 8002f30:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f32:	23c0      	movs	r3, #192	@ 0xc0
 8002f34:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f38:	2302      	movs	r3, #2
 8002f3a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f44:	2300      	movs	r3, #0
 8002f46:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8002f4a:	2307      	movs	r3, #7
 8002f4c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f50:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8002f54:	4619      	mov	r1, r3
 8002f56:	480a      	ldr	r0, [pc, #40]	@ (8002f80 <HAL_UART_MspInit+0x414>)
 8002f58:	f005 fde4 	bl	8008b24 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	2105      	movs	r1, #5
 8002f60:	2047      	movs	r0, #71	@ 0x47
 8002f62:	f002 faf1 	bl	8005548 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002f66:	2047      	movs	r0, #71	@ 0x47
 8002f68:	f002 fb08 	bl	800557c <HAL_NVIC_EnableIRQ>
}
 8002f6c:	bf00      	nop
 8002f6e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	40004800 	.word	0x40004800
 8002f7c:	58024400 	.word	0x58024400
 8002f80:	58020800 	.word	0x58020800
 8002f84:	240012b8 	.word	0x240012b8
 8002f88:	40020028 	.word	0x40020028
 8002f8c:	40011400 	.word	0x40011400

08002f90 <Reset_UART>:
  /* USER CODE END USART6_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void Reset_UART(UART_HandleTypeDef *huart) {
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b082      	sub	sp, #8
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]

      // Clear any pending error flags
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF | UART_CLEAR_FEF | UART_CLEAR_NEF | UART_CLEAR_OREF);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	220f      	movs	r2, #15
 8002f9e:	621a      	str	r2, [r3, #32]

    // Abort ongoing UART transfer
    if (HAL_UART_Abort_IT(huart) != HAL_OK) {
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	f00b fbe5 	bl	800e770 <HAL_UART_Abort_IT>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d001      	beq.n	8002fb0 <Reset_UART+0x20>
        // Abort Error
        Error_Handler();
 8002fac:	f7fe fe78 	bl	8001ca0 <Error_Handler>
    }
     if(huart == &huart3){
    	 MX_USART3_UART_Init();
     }
*/
}
 8002fb0:	bf00      	nop
 8002fb2:	3708      	adds	r7, #8
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <BMP280_write>:
uint16_t dig_T1, dig_P1;
int16_t  dig_T2, dig_T3, dig_P2,dig_P3, dig_P4, dig_P5, dig_P6, dig_P7, dig_P8, dig_P9;

int32_t T_raw, P_raw, t_fine;

void BMP280_write(uint8_t Address, uint8_t Data){
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	460a      	mov	r2, r1
 8002fc2:	71fb      	strb	r3, [r7, #7]
 8002fc4:	4613      	mov	r3, r2
 8002fc6:	71bb      	strb	r3, [r7, #6]
	BMP280_select();
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002fce:	480f      	ldr	r0, [pc, #60]	@ (800300c <BMP280_write+0x54>)
 8002fd0:	f005 ff58 	bl	8008e84 <HAL_GPIO_WritePin>
	Address &= 0x7F;
 8002fd4:	79fb      	ldrb	r3, [r7, #7]
 8002fd6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002fda:	b2db      	uxtb	r3, r3
 8002fdc:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(SPI_BMP280, &Address, 1, 100);
 8002fde:	1df9      	adds	r1, r7, #7
 8002fe0:	2364      	movs	r3, #100	@ 0x64
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	480a      	ldr	r0, [pc, #40]	@ (8003010 <BMP280_write+0x58>)
 8002fe6:	f008 ffd9 	bl	800bf9c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(SPI_BMP280, &Data, 1, 100);
 8002fea:	1db9      	adds	r1, r7, #6
 8002fec:	2364      	movs	r3, #100	@ 0x64
 8002fee:	2201      	movs	r2, #1
 8002ff0:	4807      	ldr	r0, [pc, #28]	@ (8003010 <BMP280_write+0x58>)
 8002ff2:	f008 ffd3 	bl	800bf9c <HAL_SPI_Transmit>

	BMP280_unselect();
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002ffc:	4803      	ldr	r0, [pc, #12]	@ (800300c <BMP280_write+0x54>)
 8002ffe:	f005 ff41 	bl	8008e84 <HAL_GPIO_WritePin>
}
 8003002:	bf00      	nop
 8003004:	3708      	adds	r7, #8
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	58020400 	.word	0x58020400
 8003010:	24000d70 	.word	0x24000d70

08003014 <BMP280_read>:

uint8_t BMP280_read(uint8_t Address){
 8003014:	b580      	push	{r7, lr}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0
 800301a:	4603      	mov	r3, r0
 800301c:	71fb      	strb	r3, [r7, #7]
	uint8_t Buffer = (Address|0x80);
 800301e:	79fb      	ldrb	r3, [r7, #7]
 8003020:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003024:	b2db      	uxtb	r3, r3
 8003026:	73fb      	strb	r3, [r7, #15]
	BMP280_select();
 8003028:	2200      	movs	r2, #0
 800302a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800302e:	480e      	ldr	r0, [pc, #56]	@ (8003068 <BMP280_read+0x54>)
 8003030:	f005 ff28 	bl	8008e84 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(SPI_BMP280, &Buffer, 1, 100);
 8003034:	f107 010f 	add.w	r1, r7, #15
 8003038:	2364      	movs	r3, #100	@ 0x64
 800303a:	2201      	movs	r2, #1
 800303c:	480b      	ldr	r0, [pc, #44]	@ (800306c <BMP280_read+0x58>)
 800303e:	f008 ffad 	bl	800bf9c <HAL_SPI_Transmit>
	HAL_SPI_Receive(SPI_BMP280, &Buffer, 1, 100);
 8003042:	f107 010f 	add.w	r1, r7, #15
 8003046:	2364      	movs	r3, #100	@ 0x64
 8003048:	2201      	movs	r2, #1
 800304a:	4808      	ldr	r0, [pc, #32]	@ (800306c <BMP280_read+0x58>)
 800304c:	f009 f994 	bl	800c378 <HAL_SPI_Receive>
	BMP280_unselect();
 8003050:	2201      	movs	r2, #1
 8003052:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003056:	4804      	ldr	r0, [pc, #16]	@ (8003068 <BMP280_read+0x54>)
 8003058:	f005 ff14 	bl	8008e84 <HAL_GPIO_WritePin>

	return Buffer;
 800305c:	7bfb      	ldrb	r3, [r7, #15]
}
 800305e:	4618      	mov	r0, r3
 8003060:	3710      	adds	r7, #16
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	58020400 	.word	0x58020400
 800306c:	24000d70 	.word	0x24000d70

08003070 <BMP280_config>:

void BMP280_config(void){
 8003070:	b580      	push	{r7, lr}
 8003072:	af00      	add	r7, sp, #0
	BMP280_write(ctrl_meas, 0x57);
 8003074:	2157      	movs	r1, #87	@ 0x57
 8003076:	20f4      	movs	r0, #244	@ 0xf4
 8003078:	f7ff ff9e 	bl	8002fb8 <BMP280_write>
	BMP280_write(config, 0x10);
 800307c:	2110      	movs	r1, #16
 800307e:	20f5      	movs	r0, #245	@ 0xf5
 8003080:	f7ff ff9a 	bl	8002fb8 <BMP280_write>
}
 8003084:	bf00      	nop
 8003086:	bd80      	pop	{r7, pc}

08003088 <BMP280_calibrationData>:

void BMP280_reset(void){
	BMP280_write(reset, 0xB6);
}

void BMP280_calibrationData(void){
 8003088:	b580      	push	{r7, lr}
 800308a:	b088      	sub	sp, #32
 800308c:	af00      	add	r7, sp, #0
	uint8_t Address = 0x88;
 800308e:	2388      	movs	r3, #136	@ 0x88
 8003090:	77fb      	strb	r3, [r7, #31]
	uint8_t Buffer[24] = {0};
 8003092:	2300      	movs	r3, #0
 8003094:	607b      	str	r3, [r7, #4]
 8003096:	f107 0308 	add.w	r3, r7, #8
 800309a:	2200      	movs	r2, #0
 800309c:	601a      	str	r2, [r3, #0]
 800309e:	605a      	str	r2, [r3, #4]
 80030a0:	609a      	str	r2, [r3, #8]
 80030a2:	60da      	str	r2, [r3, #12]
 80030a4:	611a      	str	r2, [r3, #16]
	BMP280_select();
 80030a6:	2200      	movs	r2, #0
 80030a8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80030ac:	4843      	ldr	r0, [pc, #268]	@ (80031bc <BMP280_calibrationData+0x134>)
 80030ae:	f005 fee9 	bl	8008e84 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(SPI_BMP280, &Address, 1, 100);
 80030b2:	f107 011f 	add.w	r1, r7, #31
 80030b6:	2364      	movs	r3, #100	@ 0x64
 80030b8:	2201      	movs	r2, #1
 80030ba:	4841      	ldr	r0, [pc, #260]	@ (80031c0 <BMP280_calibrationData+0x138>)
 80030bc:	f008 ff6e 	bl	800bf9c <HAL_SPI_Transmit>
	HAL_SPI_Receive(SPI_BMP280, Buffer, 24, 100);
 80030c0:	1d39      	adds	r1, r7, #4
 80030c2:	2364      	movs	r3, #100	@ 0x64
 80030c4:	2218      	movs	r2, #24
 80030c6:	483e      	ldr	r0, [pc, #248]	@ (80031c0 <BMP280_calibrationData+0x138>)
 80030c8:	f009 f956 	bl	800c378 <HAL_SPI_Receive>
	BMP280_unselect();
 80030cc:	2201      	movs	r2, #1
 80030ce:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80030d2:	483a      	ldr	r0, [pc, #232]	@ (80031bc <BMP280_calibrationData+0x134>)
 80030d4:	f005 fed6 	bl	8008e84 <HAL_GPIO_WritePin>

	dig_T1 = (Buffer[1]<<8)|Buffer[0];
 80030d8:	797b      	ldrb	r3, [r7, #5]
 80030da:	021b      	lsls	r3, r3, #8
 80030dc:	b21a      	sxth	r2, r3
 80030de:	793b      	ldrb	r3, [r7, #4]
 80030e0:	b21b      	sxth	r3, r3
 80030e2:	4313      	orrs	r3, r2
 80030e4:	b21b      	sxth	r3, r3
 80030e6:	b29a      	uxth	r2, r3
 80030e8:	4b36      	ldr	r3, [pc, #216]	@ (80031c4 <BMP280_calibrationData+0x13c>)
 80030ea:	801a      	strh	r2, [r3, #0]
	dig_T2 = (Buffer[3]<<8)|Buffer[2];
 80030ec:	79fb      	ldrb	r3, [r7, #7]
 80030ee:	021b      	lsls	r3, r3, #8
 80030f0:	b21a      	sxth	r2, r3
 80030f2:	79bb      	ldrb	r3, [r7, #6]
 80030f4:	b21b      	sxth	r3, r3
 80030f6:	4313      	orrs	r3, r2
 80030f8:	b21a      	sxth	r2, r3
 80030fa:	4b33      	ldr	r3, [pc, #204]	@ (80031c8 <BMP280_calibrationData+0x140>)
 80030fc:	801a      	strh	r2, [r3, #0]
	dig_T3 = (Buffer[5]<<8)|Buffer[4];
 80030fe:	7a7b      	ldrb	r3, [r7, #9]
 8003100:	021b      	lsls	r3, r3, #8
 8003102:	b21a      	sxth	r2, r3
 8003104:	7a3b      	ldrb	r3, [r7, #8]
 8003106:	b21b      	sxth	r3, r3
 8003108:	4313      	orrs	r3, r2
 800310a:	b21a      	sxth	r2, r3
 800310c:	4b2f      	ldr	r3, [pc, #188]	@ (80031cc <BMP280_calibrationData+0x144>)
 800310e:	801a      	strh	r2, [r3, #0]

	dig_P1 = (Buffer[7]<<8)|Buffer[6];
 8003110:	7afb      	ldrb	r3, [r7, #11]
 8003112:	021b      	lsls	r3, r3, #8
 8003114:	b21a      	sxth	r2, r3
 8003116:	7abb      	ldrb	r3, [r7, #10]
 8003118:	b21b      	sxth	r3, r3
 800311a:	4313      	orrs	r3, r2
 800311c:	b21b      	sxth	r3, r3
 800311e:	b29a      	uxth	r2, r3
 8003120:	4b2b      	ldr	r3, [pc, #172]	@ (80031d0 <BMP280_calibrationData+0x148>)
 8003122:	801a      	strh	r2, [r3, #0]
	dig_P2 = (Buffer[9]<<8)|Buffer[8];
 8003124:	7b7b      	ldrb	r3, [r7, #13]
 8003126:	021b      	lsls	r3, r3, #8
 8003128:	b21a      	sxth	r2, r3
 800312a:	7b3b      	ldrb	r3, [r7, #12]
 800312c:	b21b      	sxth	r3, r3
 800312e:	4313      	orrs	r3, r2
 8003130:	b21a      	sxth	r2, r3
 8003132:	4b28      	ldr	r3, [pc, #160]	@ (80031d4 <BMP280_calibrationData+0x14c>)
 8003134:	801a      	strh	r2, [r3, #0]
	dig_P3 = (Buffer[11]<<8)|Buffer[10];
 8003136:	7bfb      	ldrb	r3, [r7, #15]
 8003138:	021b      	lsls	r3, r3, #8
 800313a:	b21a      	sxth	r2, r3
 800313c:	7bbb      	ldrb	r3, [r7, #14]
 800313e:	b21b      	sxth	r3, r3
 8003140:	4313      	orrs	r3, r2
 8003142:	b21a      	sxth	r2, r3
 8003144:	4b24      	ldr	r3, [pc, #144]	@ (80031d8 <BMP280_calibrationData+0x150>)
 8003146:	801a      	strh	r2, [r3, #0]
	dig_P4 = (Buffer[13]<<8)|Buffer[12];
 8003148:	7c7b      	ldrb	r3, [r7, #17]
 800314a:	021b      	lsls	r3, r3, #8
 800314c:	b21a      	sxth	r2, r3
 800314e:	7c3b      	ldrb	r3, [r7, #16]
 8003150:	b21b      	sxth	r3, r3
 8003152:	4313      	orrs	r3, r2
 8003154:	b21a      	sxth	r2, r3
 8003156:	4b21      	ldr	r3, [pc, #132]	@ (80031dc <BMP280_calibrationData+0x154>)
 8003158:	801a      	strh	r2, [r3, #0]
	dig_P5 = (Buffer[15]<<8)|Buffer[14];
 800315a:	7cfb      	ldrb	r3, [r7, #19]
 800315c:	021b      	lsls	r3, r3, #8
 800315e:	b21a      	sxth	r2, r3
 8003160:	7cbb      	ldrb	r3, [r7, #18]
 8003162:	b21b      	sxth	r3, r3
 8003164:	4313      	orrs	r3, r2
 8003166:	b21a      	sxth	r2, r3
 8003168:	4b1d      	ldr	r3, [pc, #116]	@ (80031e0 <BMP280_calibrationData+0x158>)
 800316a:	801a      	strh	r2, [r3, #0]
	dig_P6 = (Buffer[17]<<8)|Buffer[16];
 800316c:	7d7b      	ldrb	r3, [r7, #21]
 800316e:	021b      	lsls	r3, r3, #8
 8003170:	b21a      	sxth	r2, r3
 8003172:	7d3b      	ldrb	r3, [r7, #20]
 8003174:	b21b      	sxth	r3, r3
 8003176:	4313      	orrs	r3, r2
 8003178:	b21a      	sxth	r2, r3
 800317a:	4b1a      	ldr	r3, [pc, #104]	@ (80031e4 <BMP280_calibrationData+0x15c>)
 800317c:	801a      	strh	r2, [r3, #0]
	dig_P7 = (Buffer[19]<<8)|Buffer[18];
 800317e:	7dfb      	ldrb	r3, [r7, #23]
 8003180:	021b      	lsls	r3, r3, #8
 8003182:	b21a      	sxth	r2, r3
 8003184:	7dbb      	ldrb	r3, [r7, #22]
 8003186:	b21b      	sxth	r3, r3
 8003188:	4313      	orrs	r3, r2
 800318a:	b21a      	sxth	r2, r3
 800318c:	4b16      	ldr	r3, [pc, #88]	@ (80031e8 <BMP280_calibrationData+0x160>)
 800318e:	801a      	strh	r2, [r3, #0]
	dig_P8 = (Buffer[21]<<8)|Buffer[20];
 8003190:	7e7b      	ldrb	r3, [r7, #25]
 8003192:	021b      	lsls	r3, r3, #8
 8003194:	b21a      	sxth	r2, r3
 8003196:	7e3b      	ldrb	r3, [r7, #24]
 8003198:	b21b      	sxth	r3, r3
 800319a:	4313      	orrs	r3, r2
 800319c:	b21a      	sxth	r2, r3
 800319e:	4b13      	ldr	r3, [pc, #76]	@ (80031ec <BMP280_calibrationData+0x164>)
 80031a0:	801a      	strh	r2, [r3, #0]
	dig_P9 = (Buffer[23]<<8)|Buffer[22];
 80031a2:	7efb      	ldrb	r3, [r7, #27]
 80031a4:	021b      	lsls	r3, r3, #8
 80031a6:	b21a      	sxth	r2, r3
 80031a8:	7ebb      	ldrb	r3, [r7, #26]
 80031aa:	b21b      	sxth	r3, r3
 80031ac:	4313      	orrs	r3, r2
 80031ae:	b21a      	sxth	r2, r3
 80031b0:	4b0f      	ldr	r3, [pc, #60]	@ (80031f0 <BMP280_calibrationData+0x168>)
 80031b2:	801a      	strh	r2, [r3, #0]
}
 80031b4:	bf00      	nop
 80031b6:	3720      	adds	r7, #32
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}
 80031bc:	58020400 	.word	0x58020400
 80031c0:	24000d70 	.word	0x24000d70
 80031c4:	24001344 	.word	0x24001344
 80031c8:	24001348 	.word	0x24001348
 80031cc:	2400134a 	.word	0x2400134a
 80031d0:	24001346 	.word	0x24001346
 80031d4:	2400134c 	.word	0x2400134c
 80031d8:	2400134e 	.word	0x2400134e
 80031dc:	24001350 	.word	0x24001350
 80031e0:	24001352 	.word	0x24001352
 80031e4:	24001354 	.word	0x24001354
 80031e8:	24001356 	.word	0x24001356
 80031ec:	24001358 	.word	0x24001358
 80031f0:	2400135a 	.word	0x2400135a

080031f4 <BMP280_readRawValues>:

void BMP280_readRawValues(void){
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b082      	sub	sp, #8
 80031f8:	af00      	add	r7, sp, #0
	uint8_t Address = press_msb;
 80031fa:	23f7      	movs	r3, #247	@ 0xf7
 80031fc:	71fb      	strb	r3, [r7, #7]
	uint8_t Buffer[6] = {0};
 80031fe:	2300      	movs	r3, #0
 8003200:	603b      	str	r3, [r7, #0]
 8003202:	2300      	movs	r3, #0
 8003204:	80bb      	strh	r3, [r7, #4]
	BMP280_select();
 8003206:	2200      	movs	r2, #0
 8003208:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800320c:	4817      	ldr	r0, [pc, #92]	@ (800326c <BMP280_readRawValues+0x78>)
 800320e:	f005 fe39 	bl	8008e84 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(SPI_BMP280, &Address, 1, 100);
 8003212:	1df9      	adds	r1, r7, #7
 8003214:	2364      	movs	r3, #100	@ 0x64
 8003216:	2201      	movs	r2, #1
 8003218:	4815      	ldr	r0, [pc, #84]	@ (8003270 <BMP280_readRawValues+0x7c>)
 800321a:	f008 febf 	bl	800bf9c <HAL_SPI_Transmit>
	HAL_SPI_Receive(SPI_BMP280, Buffer, 6, 100);
 800321e:	4639      	mov	r1, r7
 8003220:	2364      	movs	r3, #100	@ 0x64
 8003222:	2206      	movs	r2, #6
 8003224:	4812      	ldr	r0, [pc, #72]	@ (8003270 <BMP280_readRawValues+0x7c>)
 8003226:	f009 f8a7 	bl	800c378 <HAL_SPI_Receive>
	BMP280_unselect();
 800322a:	2201      	movs	r2, #1
 800322c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003230:	480e      	ldr	r0, [pc, #56]	@ (800326c <BMP280_readRawValues+0x78>)
 8003232:	f005 fe27 	bl	8008e84 <HAL_GPIO_WritePin>

	P_raw = (Buffer[0]<<12)|(Buffer[1]<<4)|(Buffer[2]>>4);
 8003236:	783b      	ldrb	r3, [r7, #0]
 8003238:	031a      	lsls	r2, r3, #12
 800323a:	787b      	ldrb	r3, [r7, #1]
 800323c:	011b      	lsls	r3, r3, #4
 800323e:	4313      	orrs	r3, r2
 8003240:	78ba      	ldrb	r2, [r7, #2]
 8003242:	0912      	lsrs	r2, r2, #4
 8003244:	b2d2      	uxtb	r2, r2
 8003246:	4313      	orrs	r3, r2
 8003248:	4a0a      	ldr	r2, [pc, #40]	@ (8003274 <BMP280_readRawValues+0x80>)
 800324a:	6013      	str	r3, [r2, #0]
	T_raw = (Buffer[3]<<12)|(Buffer[4]<<4)|(Buffer[5]>>4);
 800324c:	78fb      	ldrb	r3, [r7, #3]
 800324e:	031a      	lsls	r2, r3, #12
 8003250:	793b      	ldrb	r3, [r7, #4]
 8003252:	011b      	lsls	r3, r3, #4
 8003254:	4313      	orrs	r3, r2
 8003256:	797a      	ldrb	r2, [r7, #5]
 8003258:	0912      	lsrs	r2, r2, #4
 800325a:	b2d2      	uxtb	r2, r2
 800325c:	4313      	orrs	r3, r2
 800325e:	4a06      	ldr	r2, [pc, #24]	@ (8003278 <BMP280_readRawValues+0x84>)
 8003260:	6013      	str	r3, [r2, #0]
}
 8003262:	bf00      	nop
 8003264:	3708      	adds	r7, #8
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	58020400 	.word	0x58020400
 8003270:	24000d70 	.word	0x24000d70
 8003274:	24001360 	.word	0x24001360
 8003278:	2400135c 	.word	0x2400135c

0800327c <BMP280_measureT>:

int32_t BMP280_measureT(int32_t adc_T){
 800327c:	b480      	push	{r7}
 800327e:	b087      	sub	sp, #28
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
	int32_t var1, var2, T;
	var1 =  ((((T_raw>>3) - ((int32_t)dig_T1<<1))) * ((int32_t)dig_T2)) >> 11;
 8003284:	4b1a      	ldr	r3, [pc, #104]	@ (80032f0 <BMP280_measureT+0x74>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	10da      	asrs	r2, r3, #3
 800328a:	4b1a      	ldr	r3, [pc, #104]	@ (80032f4 <BMP280_measureT+0x78>)
 800328c:	881b      	ldrh	r3, [r3, #0]
 800328e:	005b      	lsls	r3, r3, #1
 8003290:	1ad3      	subs	r3, r2, r3
 8003292:	4a19      	ldr	r2, [pc, #100]	@ (80032f8 <BMP280_measureT+0x7c>)
 8003294:	f9b2 2000 	ldrsh.w	r2, [r2]
 8003298:	fb02 f303 	mul.w	r3, r2, r3
 800329c:	12db      	asrs	r3, r3, #11
 800329e:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_T>>4) - ((int32_t)dig_T1)) * ((adc_T>>4) - ((int32_t)dig_T1))) >> 12) * ((int32_t)dig_T3)) >> 14;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	111b      	asrs	r3, r3, #4
 80032a4:	4a13      	ldr	r2, [pc, #76]	@ (80032f4 <BMP280_measureT+0x78>)
 80032a6:	8812      	ldrh	r2, [r2, #0]
 80032a8:	1a9b      	subs	r3, r3, r2
 80032aa:	687a      	ldr	r2, [r7, #4]
 80032ac:	1112      	asrs	r2, r2, #4
 80032ae:	4911      	ldr	r1, [pc, #68]	@ (80032f4 <BMP280_measureT+0x78>)
 80032b0:	8809      	ldrh	r1, [r1, #0]
 80032b2:	1a52      	subs	r2, r2, r1
 80032b4:	fb02 f303 	mul.w	r3, r2, r3
 80032b8:	131b      	asrs	r3, r3, #12
 80032ba:	4a10      	ldr	r2, [pc, #64]	@ (80032fc <BMP280_measureT+0x80>)
 80032bc:	f9b2 2000 	ldrsh.w	r2, [r2]
 80032c0:	fb02 f303 	mul.w	r3, r2, r3
 80032c4:	139b      	asrs	r3, r3, #14
 80032c6:	613b      	str	r3, [r7, #16]
	t_fine = var1 + var2;
 80032c8:	697a      	ldr	r2, [r7, #20]
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	4413      	add	r3, r2
 80032ce:	4a0c      	ldr	r2, [pc, #48]	@ (8003300 <BMP280_measureT+0x84>)
 80032d0:	6013      	str	r3, [r2, #0]
	T = (t_fine * 5 + 128) >> 8;
 80032d2:	4b0b      	ldr	r3, [pc, #44]	@ (8003300 <BMP280_measureT+0x84>)
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	4613      	mov	r3, r2
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	4413      	add	r3, r2
 80032dc:	3380      	adds	r3, #128	@ 0x80
 80032de:	121b      	asrs	r3, r3, #8
 80032e0:	60fb      	str	r3, [r7, #12]
	return T;
 80032e2:	68fb      	ldr	r3, [r7, #12]
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	371c      	adds	r7, #28
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr
 80032f0:	2400135c 	.word	0x2400135c
 80032f4:	24001344 	.word	0x24001344
 80032f8:	24001348 	.word	0x24001348
 80032fc:	2400134a 	.word	0x2400134a
 8003300:	24001364 	.word	0x24001364

08003304 <BMP280_measureP>:

uint32_t BMP280_measureP(int32_t adc_P){
 8003304:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003308:	b0ca      	sub	sp, #296	@ 0x128
 800330a:	af00      	add	r7, sp, #0
 800330c:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
	int64_t var1, var2, p;
	var1 = ((int64_t)t_fine) - 128000;
 8003310:	4baf      	ldr	r3, [pc, #700]	@ (80035d0 <BMP280_measureP+0x2cc>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	17da      	asrs	r2, r3, #31
 8003316:	461c      	mov	r4, r3
 8003318:	4615      	mov	r5, r2
 800331a:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 800331e:	f145 3bff 	adc.w	fp, r5, #4294967295
 8003322:	e9c7 ab48 	strd	sl, fp, [r7, #288]	@ 0x120
	var2 = var1 * var1 * (int64_t)dig_P6;
 8003326:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800332a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800332e:	fb03 f102 	mul.w	r1, r3, r2
 8003332:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8003336:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800333a:	fb02 f303 	mul.w	r3, r2, r3
 800333e:	18ca      	adds	r2, r1, r3
 8003340:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003344:	fba3 8903 	umull	r8, r9, r3, r3
 8003348:	eb02 0309 	add.w	r3, r2, r9
 800334c:	4699      	mov	r9, r3
 800334e:	4ba1      	ldr	r3, [pc, #644]	@ (80035d4 <BMP280_measureP+0x2d0>)
 8003350:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003354:	b21b      	sxth	r3, r3
 8003356:	17da      	asrs	r2, r3, #31
 8003358:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800335c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003360:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8003364:	4603      	mov	r3, r0
 8003366:	fb03 f209 	mul.w	r2, r3, r9
 800336a:	460b      	mov	r3, r1
 800336c:	fb08 f303 	mul.w	r3, r8, r3
 8003370:	4413      	add	r3, r2
 8003372:	4602      	mov	r2, r0
 8003374:	fba8 1202 	umull	r1, r2, r8, r2
 8003378:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800337c:	460a      	mov	r2, r1
 800337e:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 8003382:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003386:	4413      	add	r3, r2
 8003388:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800338c:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 8003390:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 8003394:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var2 = var2 + ((var1*(int64_t)dig_P5)<<17);
 8003398:	4b8f      	ldr	r3, [pc, #572]	@ (80035d8 <BMP280_measureP+0x2d4>)
 800339a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800339e:	b21b      	sxth	r3, r3
 80033a0:	17da      	asrs	r2, r3, #31
 80033a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80033a6:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80033aa:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80033ae:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 80033b2:	462a      	mov	r2, r5
 80033b4:	fb02 f203 	mul.w	r2, r2, r3
 80033b8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80033bc:	4621      	mov	r1, r4
 80033be:	fb01 f303 	mul.w	r3, r1, r3
 80033c2:	441a      	add	r2, r3
 80033c4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80033c8:	4621      	mov	r1, r4
 80033ca:	fba3 1301 	umull	r1, r3, r3, r1
 80033ce:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80033d2:	460b      	mov	r3, r1
 80033d4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80033d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80033dc:	18d3      	adds	r3, r2, r3
 80033de:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80033e2:	f04f 0000 	mov.w	r0, #0
 80033e6:	f04f 0100 	mov.w	r1, #0
 80033ea:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 80033ee:	462b      	mov	r3, r5
 80033f0:	0459      	lsls	r1, r3, #17
 80033f2:	4623      	mov	r3, r4
 80033f4:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 80033f8:	4623      	mov	r3, r4
 80033fa:	0458      	lsls	r0, r3, #17
 80033fc:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8003400:	1814      	adds	r4, r2, r0
 8003402:	643c      	str	r4, [r7, #64]	@ 0x40
 8003404:	414b      	adcs	r3, r1
 8003406:	647b      	str	r3, [r7, #68]	@ 0x44
 8003408:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 800340c:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var2 = var2 + (((int64_t)dig_P4)<<35);
 8003410:	4b72      	ldr	r3, [pc, #456]	@ (80035dc <BMP280_measureP+0x2d8>)
 8003412:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003416:	b21b      	sxth	r3, r3
 8003418:	17da      	asrs	r2, r3, #31
 800341a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800341e:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003422:	f04f 0000 	mov.w	r0, #0
 8003426:	f04f 0100 	mov.w	r1, #0
 800342a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800342e:	00d9      	lsls	r1, r3, #3
 8003430:	2000      	movs	r0, #0
 8003432:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8003436:	1814      	adds	r4, r2, r0
 8003438:	63bc      	str	r4, [r7, #56]	@ 0x38
 800343a:	414b      	adcs	r3, r1
 800343c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800343e:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8003442:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var1 = ((var1 * var1 * (int64_t)dig_P3)>>8) + ((var1 * (int64_t)dig_P2)<<12);
 8003446:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800344a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800344e:	fb03 f102 	mul.w	r1, r3, r2
 8003452:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8003456:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800345a:	fb02 f303 	mul.w	r3, r2, r3
 800345e:	18ca      	adds	r2, r1, r3
 8003460:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003464:	fba3 1303 	umull	r1, r3, r3, r3
 8003468:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800346c:	460b      	mov	r3, r1
 800346e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003472:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003476:	18d3      	adds	r3, r2, r3
 8003478:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800347c:	4b58      	ldr	r3, [pc, #352]	@ (80035e0 <BMP280_measureP+0x2dc>)
 800347e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003482:	b21b      	sxth	r3, r3
 8003484:	17da      	asrs	r2, r3, #31
 8003486:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800348a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800348e:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8003492:	462b      	mov	r3, r5
 8003494:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003498:	4642      	mov	r2, r8
 800349a:	fb02 f203 	mul.w	r2, r2, r3
 800349e:	464b      	mov	r3, r9
 80034a0:	4621      	mov	r1, r4
 80034a2:	fb01 f303 	mul.w	r3, r1, r3
 80034a6:	4413      	add	r3, r2
 80034a8:	4622      	mov	r2, r4
 80034aa:	4641      	mov	r1, r8
 80034ac:	fba2 1201 	umull	r1, r2, r2, r1
 80034b0:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 80034b4:	460a      	mov	r2, r1
 80034b6:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 80034ba:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 80034be:	4413      	add	r3, r2
 80034c0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80034c4:	f04f 0000 	mov.w	r0, #0
 80034c8:	f04f 0100 	mov.w	r1, #0
 80034cc:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 80034d0:	4623      	mov	r3, r4
 80034d2:	0a18      	lsrs	r0, r3, #8
 80034d4:	462b      	mov	r3, r5
 80034d6:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80034da:	462b      	mov	r3, r5
 80034dc:	1219      	asrs	r1, r3, #8
 80034de:	4b41      	ldr	r3, [pc, #260]	@ (80035e4 <BMP280_measureP+0x2e0>)
 80034e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80034e4:	b21b      	sxth	r3, r3
 80034e6:	17da      	asrs	r2, r3, #31
 80034e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80034ec:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80034f0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80034f4:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 80034f8:	464a      	mov	r2, r9
 80034fa:	fb02 f203 	mul.w	r2, r2, r3
 80034fe:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8003502:	4644      	mov	r4, r8
 8003504:	fb04 f303 	mul.w	r3, r4, r3
 8003508:	441a      	add	r2, r3
 800350a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800350e:	4644      	mov	r4, r8
 8003510:	fba3 4304 	umull	r4, r3, r3, r4
 8003514:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003518:	4623      	mov	r3, r4
 800351a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800351e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8003522:	18d3      	adds	r3, r2, r3
 8003524:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003528:	f04f 0200 	mov.w	r2, #0
 800352c:	f04f 0300 	mov.w	r3, #0
 8003530:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8003534:	464c      	mov	r4, r9
 8003536:	0323      	lsls	r3, r4, #12
 8003538:	4644      	mov	r4, r8
 800353a:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 800353e:	4644      	mov	r4, r8
 8003540:	0322      	lsls	r2, r4, #12
 8003542:	1884      	adds	r4, r0, r2
 8003544:	633c      	str	r4, [r7, #48]	@ 0x30
 8003546:	eb41 0303 	adc.w	r3, r1, r3
 800354a:	637b      	str	r3, [r7, #52]	@ 0x34
 800354c:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8003550:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)dig_P1)>>33;
 8003554:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8003558:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 800355c:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 8003560:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8003564:	4b20      	ldr	r3, [pc, #128]	@ (80035e8 <BMP280_measureP+0x2e4>)
 8003566:	881b      	ldrh	r3, [r3, #0]
 8003568:	b29b      	uxth	r3, r3
 800356a:	2200      	movs	r2, #0
 800356c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003570:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003574:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003578:	462b      	mov	r3, r5
 800357a:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800357e:	4642      	mov	r2, r8
 8003580:	fb02 f203 	mul.w	r2, r2, r3
 8003584:	464b      	mov	r3, r9
 8003586:	4621      	mov	r1, r4
 8003588:	fb01 f303 	mul.w	r3, r1, r3
 800358c:	4413      	add	r3, r2
 800358e:	4622      	mov	r2, r4
 8003590:	4641      	mov	r1, r8
 8003592:	fba2 1201 	umull	r1, r2, r2, r1
 8003596:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800359a:	460a      	mov	r2, r1
 800359c:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 80035a0:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80035a4:	4413      	add	r3, r2
 80035a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80035aa:	f04f 0200 	mov.w	r2, #0
 80035ae:	f04f 0300 	mov.w	r3, #0
 80035b2:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 80035b6:	4629      	mov	r1, r5
 80035b8:	104a      	asrs	r2, r1, #1
 80035ba:	4629      	mov	r1, r5
 80035bc:	17cb      	asrs	r3, r1, #31
 80035be:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	if (var1 == 0)
 80035c2:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80035c6:	4313      	orrs	r3, r2
 80035c8:	d110      	bne.n	80035ec <BMP280_measureP+0x2e8>
	{
	return 0;
 80035ca:	2300      	movs	r3, #0
 80035cc:	e154      	b.n	8003878 <BMP280_measureP+0x574>
 80035ce:	bf00      	nop
 80035d0:	24001364 	.word	0x24001364
 80035d4:	24001354 	.word	0x24001354
 80035d8:	24001352 	.word	0x24001352
 80035dc:	24001350 	.word	0x24001350
 80035e0:	2400134e 	.word	0x2400134e
 80035e4:	2400134c 	.word	0x2400134c
 80035e8:	24001346 	.word	0x24001346
	}
	p = 1048576-adc_P;
 80035ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80035f0:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 80035f4:	17da      	asrs	r2, r3, #31
 80035f6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80035f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80035fa:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 80035fe:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	p = (((p<<31)-var2)*3125)/var1;
 8003602:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003606:	105b      	asrs	r3, r3, #1
 8003608:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800360c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003610:	07db      	lsls	r3, r3, #31
 8003612:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003616:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800361a:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 800361e:	4621      	mov	r1, r4
 8003620:	1a89      	subs	r1, r1, r2
 8003622:	67b9      	str	r1, [r7, #120]	@ 0x78
 8003624:	4629      	mov	r1, r5
 8003626:	eb61 0303 	sbc.w	r3, r1, r3
 800362a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800362c:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003630:	4622      	mov	r2, r4
 8003632:	462b      	mov	r3, r5
 8003634:	1891      	adds	r1, r2, r2
 8003636:	6239      	str	r1, [r7, #32]
 8003638:	415b      	adcs	r3, r3
 800363a:	627b      	str	r3, [r7, #36]	@ 0x24
 800363c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003640:	4621      	mov	r1, r4
 8003642:	1851      	adds	r1, r2, r1
 8003644:	61b9      	str	r1, [r7, #24]
 8003646:	4629      	mov	r1, r5
 8003648:	414b      	adcs	r3, r1
 800364a:	61fb      	str	r3, [r7, #28]
 800364c:	f04f 0200 	mov.w	r2, #0
 8003650:	f04f 0300 	mov.w	r3, #0
 8003654:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8003658:	4649      	mov	r1, r9
 800365a:	018b      	lsls	r3, r1, #6
 800365c:	4641      	mov	r1, r8
 800365e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003662:	4641      	mov	r1, r8
 8003664:	018a      	lsls	r2, r1, #6
 8003666:	4641      	mov	r1, r8
 8003668:	1889      	adds	r1, r1, r2
 800366a:	6139      	str	r1, [r7, #16]
 800366c:	4649      	mov	r1, r9
 800366e:	eb43 0101 	adc.w	r1, r3, r1
 8003672:	6179      	str	r1, [r7, #20]
 8003674:	f04f 0200 	mov.w	r2, #0
 8003678:	f04f 0300 	mov.w	r3, #0
 800367c:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8003680:	4649      	mov	r1, r9
 8003682:	008b      	lsls	r3, r1, #2
 8003684:	4641      	mov	r1, r8
 8003686:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800368a:	4641      	mov	r1, r8
 800368c:	008a      	lsls	r2, r1, #2
 800368e:	4610      	mov	r0, r2
 8003690:	4619      	mov	r1, r3
 8003692:	4603      	mov	r3, r0
 8003694:	4622      	mov	r2, r4
 8003696:	189b      	adds	r3, r3, r2
 8003698:	60bb      	str	r3, [r7, #8]
 800369a:	460b      	mov	r3, r1
 800369c:	462a      	mov	r2, r5
 800369e:	eb42 0303 	adc.w	r3, r2, r3
 80036a2:	60fb      	str	r3, [r7, #12]
 80036a4:	f04f 0200 	mov.w	r2, #0
 80036a8:	f04f 0300 	mov.w	r3, #0
 80036ac:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80036b0:	4649      	mov	r1, r9
 80036b2:	008b      	lsls	r3, r1, #2
 80036b4:	4641      	mov	r1, r8
 80036b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80036ba:	4641      	mov	r1, r8
 80036bc:	008a      	lsls	r2, r1, #2
 80036be:	4610      	mov	r0, r2
 80036c0:	4619      	mov	r1, r3
 80036c2:	4603      	mov	r3, r0
 80036c4:	4622      	mov	r2, r4
 80036c6:	189b      	adds	r3, r3, r2
 80036c8:	673b      	str	r3, [r7, #112]	@ 0x70
 80036ca:	462b      	mov	r3, r5
 80036cc:	460a      	mov	r2, r1
 80036ce:	eb42 0303 	adc.w	r3, r2, r3
 80036d2:	677b      	str	r3, [r7, #116]	@ 0x74
 80036d4:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80036d8:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80036dc:	f7fd f824 	bl	8000728 <__aeabi_ldivmod>
 80036e0:	4602      	mov	r2, r0
 80036e2:	460b      	mov	r3, r1
 80036e4:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
	var1 = (((int64_t)dig_P9) * (p>>13) * (p>>13)) >> 25;
 80036e8:	4b66      	ldr	r3, [pc, #408]	@ (8003884 <BMP280_measureP+0x580>)
 80036ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80036ee:	b21b      	sxth	r3, r3
 80036f0:	17da      	asrs	r2, r3, #31
 80036f2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80036f4:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80036f6:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 80036fa:	f04f 0000 	mov.w	r0, #0
 80036fe:	f04f 0100 	mov.w	r1, #0
 8003702:	0b50      	lsrs	r0, r2, #13
 8003704:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8003708:	1359      	asrs	r1, r3, #13
 800370a:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 800370e:	462b      	mov	r3, r5
 8003710:	fb00 f203 	mul.w	r2, r0, r3
 8003714:	4623      	mov	r3, r4
 8003716:	fb03 f301 	mul.w	r3, r3, r1
 800371a:	4413      	add	r3, r2
 800371c:	4622      	mov	r2, r4
 800371e:	fba2 1200 	umull	r1, r2, r2, r0
 8003722:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003726:	460a      	mov	r2, r1
 8003728:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 800372c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8003730:	4413      	add	r3, r2
 8003732:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003736:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 800373a:	f04f 0000 	mov.w	r0, #0
 800373e:	f04f 0100 	mov.w	r1, #0
 8003742:	0b50      	lsrs	r0, r2, #13
 8003744:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8003748:	1359      	asrs	r1, r3, #13
 800374a:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 800374e:	462b      	mov	r3, r5
 8003750:	fb00 f203 	mul.w	r2, r0, r3
 8003754:	4623      	mov	r3, r4
 8003756:	fb03 f301 	mul.w	r3, r3, r1
 800375a:	4413      	add	r3, r2
 800375c:	4622      	mov	r2, r4
 800375e:	fba2 1200 	umull	r1, r2, r2, r0
 8003762:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003766:	460a      	mov	r2, r1
 8003768:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 800376c:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8003770:	4413      	add	r3, r2
 8003772:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003776:	f04f 0200 	mov.w	r2, #0
 800377a:	f04f 0300 	mov.w	r3, #0
 800377e:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8003782:	4621      	mov	r1, r4
 8003784:	0e4a      	lsrs	r2, r1, #25
 8003786:	4629      	mov	r1, r5
 8003788:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 800378c:	4629      	mov	r1, r5
 800378e:	164b      	asrs	r3, r1, #25
 8003790:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	var2 = (((int64_t)dig_P8) * p) >> 19;
 8003794:	4b3c      	ldr	r3, [pc, #240]	@ (8003888 <BMP280_measureP+0x584>)
 8003796:	f9b3 3000 	ldrsh.w	r3, [r3]
 800379a:	b21b      	sxth	r3, r3
 800379c:	17da      	asrs	r2, r3, #31
 800379e:	663b      	str	r3, [r7, #96]	@ 0x60
 80037a0:	667a      	str	r2, [r7, #100]	@ 0x64
 80037a2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80037a6:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80037aa:	462a      	mov	r2, r5
 80037ac:	fb02 f203 	mul.w	r2, r2, r3
 80037b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037b4:	4621      	mov	r1, r4
 80037b6:	fb01 f303 	mul.w	r3, r1, r3
 80037ba:	4413      	add	r3, r2
 80037bc:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80037c0:	4621      	mov	r1, r4
 80037c2:	fba2 1201 	umull	r1, r2, r2, r1
 80037c6:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 80037ca:	460a      	mov	r2, r1
 80037cc:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 80037d0:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 80037d4:	4413      	add	r3, r2
 80037d6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80037da:	f04f 0200 	mov.w	r2, #0
 80037de:	f04f 0300 	mov.w	r3, #0
 80037e2:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 80037e6:	4621      	mov	r1, r4
 80037e8:	0cca      	lsrs	r2, r1, #19
 80037ea:	4629      	mov	r1, r5
 80037ec:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80037f0:	4629      	mov	r1, r5
 80037f2:	14cb      	asrs	r3, r1, #19
 80037f4:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
	p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7)<<4);
 80037f8:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 80037fc:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8003800:	1884      	adds	r4, r0, r2
 8003802:	65bc      	str	r4, [r7, #88]	@ 0x58
 8003804:	eb41 0303 	adc.w	r3, r1, r3
 8003808:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800380a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800380e:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8003812:	4621      	mov	r1, r4
 8003814:	1889      	adds	r1, r1, r2
 8003816:	6539      	str	r1, [r7, #80]	@ 0x50
 8003818:	4629      	mov	r1, r5
 800381a:	eb43 0101 	adc.w	r1, r3, r1
 800381e:	6579      	str	r1, [r7, #84]	@ 0x54
 8003820:	f04f 0000 	mov.w	r0, #0
 8003824:	f04f 0100 	mov.w	r1, #0
 8003828:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 800382c:	4623      	mov	r3, r4
 800382e:	0a18      	lsrs	r0, r3, #8
 8003830:	462b      	mov	r3, r5
 8003832:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8003836:	462b      	mov	r3, r5
 8003838:	1219      	asrs	r1, r3, #8
 800383a:	4b14      	ldr	r3, [pc, #80]	@ (800388c <BMP280_measureP+0x588>)
 800383c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003840:	b21b      	sxth	r3, r3
 8003842:	17da      	asrs	r2, r3, #31
 8003844:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003846:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003848:	f04f 0200 	mov.w	r2, #0
 800384c:	f04f 0300 	mov.w	r3, #0
 8003850:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 8003854:	464c      	mov	r4, r9
 8003856:	0123      	lsls	r3, r4, #4
 8003858:	4644      	mov	r4, r8
 800385a:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 800385e:	4644      	mov	r4, r8
 8003860:	0122      	lsls	r2, r4, #4
 8003862:	1884      	adds	r4, r0, r2
 8003864:	603c      	str	r4, [r7, #0]
 8003866:	eb41 0303 	adc.w	r3, r1, r3
 800386a:	607b      	str	r3, [r7, #4]
 800386c:	e9d7 3400 	ldrd	r3, r4, [r7]
 8003870:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	return (uint32_t)p;
 8003874:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
}
 8003878:	4618      	mov	r0, r3
 800387a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800387e:	46bd      	mov	sp, r7
 8003880:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003884:	2400135a 	.word	0x2400135a
 8003888:	24001358 	.word	0x24001358
 800388c:	24001356 	.word	0x24001356

08003890 <BMP280_measureH>:

uint16_t BMP280_measureH(uint32_t Pres, int32_t Temp){
 8003890:	b580      	push	{r7, lr}
 8003892:	b088      	sub	sp, #32
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
 8003898:	6039      	str	r1, [r7, #0]
	double var1, var2, h;

	if(Pres == 0) return 0;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d101      	bne.n	80038a4 <BMP280_measureH+0x14>
 80038a0:	2300      	movs	r3, #0
 80038a2:	e03d      	b.n	8003920 <BMP280_measureH+0x90>
	var1 = -log(((double)Pres)/101325);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	ee07 3a90 	vmov	s15, r3
 80038aa:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80038ae:	ed9f 5b1e 	vldr	d5, [pc, #120]	@ 8003928 <BMP280_measureH+0x98>
 80038b2:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80038b6:	eeb0 0b46 	vmov.f64	d0, d6
 80038ba:	f014 fe49 	bl	8018550 <log>
 80038be:	eeb0 7b40 	vmov.f64	d7, d0
 80038c2:	eeb1 7b47 	vneg.f64	d7, d7
 80038c6:	ed87 7b06 	vstr	d7, [r7, #24]

	if(var1 == 0) return 0;
 80038ca:	ed97 7b06 	vldr	d7, [r7, #24]
 80038ce:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80038d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038d6:	d101      	bne.n	80038dc <BMP280_measureH+0x4c>
 80038d8:	2300      	movs	r3, #0
 80038da:	e021      	b.n	8003920 <BMP280_measureH+0x90>
	var2 = 0.0341663/((((double)Temp)/100)+273.15);
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	ee07 3a90 	vmov	s15, r3
 80038e2:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80038e6:	ed9f 5b12 	vldr	d5, [pc, #72]	@ 8003930 <BMP280_measureH+0xa0>
 80038ea:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80038ee:	ed9f 6b12 	vldr	d6, [pc, #72]	@ 8003938 <BMP280_measureH+0xa8>
 80038f2:	ee37 6b06 	vadd.f64	d6, d7, d6
 80038f6:	ed9f 5b12 	vldr	d5, [pc, #72]	@ 8003940 <BMP280_measureH+0xb0>
 80038fa:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80038fe:	ed87 7b04 	vstr	d7, [r7, #16]
	h = var1/var2;
 8003902:	ed97 5b06 	vldr	d5, [r7, #24]
 8003906:	ed97 6b04 	vldr	d6, [r7, #16]
 800390a:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800390e:	ed87 7b02 	vstr	d7, [r7, #8]
	return (uint16_t)h;
 8003912:	ed97 7b02 	vldr	d7, [r7, #8]
 8003916:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800391a:	ee17 3a90 	vmov	r3, s15
 800391e:	b29b      	uxth	r3, r3
}
 8003920:	4618      	mov	r0, r3
 8003922:	3720      	adds	r7, #32
 8003924:	46bd      	mov	sp, r7
 8003926:	bd80      	pop	{r7, pc}
 8003928:	00000000 	.word	0x00000000
 800392c:	40f8bcd0 	.word	0x40f8bcd0
 8003930:	00000000 	.word	0x00000000
 8003934:	40590000 	.word	0x40590000
 8003938:	66666666 	.word	0x66666666
 800393c:	40711266 	.word	0x40711266
 8003940:	ca402a92 	.word	0xca402a92
 8003944:	3fa17e3e 	.word	0x3fa17e3e

08003948 <BMP280_init>:

void BMP280_init(void){
 8003948:	b580      	push	{r7, lr}
 800394a:	af00      	add	r7, sp, #0
	BMP280_unselect();
 800394c:	2201      	movs	r2, #1
 800394e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003952:	480d      	ldr	r0, [pc, #52]	@ (8003988 <BMP280_init+0x40>)
 8003954:	f005 fa96 	bl	8008e84 <HAL_GPIO_WritePin>
	BMP280_config();
 8003958:	f7ff fb8a 	bl	8003070 <BMP280_config>
	BMP280.ID = BMP280_read(0x89);
 800395c:	2089      	movs	r0, #137	@ 0x89
 800395e:	f7ff fb59 	bl	8003014 <BMP280_read>
 8003962:	4603      	mov	r3, r0
 8003964:	461a      	mov	r2, r3
 8003966:	4b09      	ldr	r3, [pc, #36]	@ (800398c <BMP280_init+0x44>)
 8003968:	701a      	strb	r2, [r3, #0]
	BMP280_calibrationData();
 800396a:	f7ff fb8d 	bl	8003088 <BMP280_calibrationData>
	BMP280_readRawValues();
 800396e:	f7ff fc41 	bl	80031f4 <BMP280_readRawValues>
	BMP280.Temp_inicial = BMP280_measureT(T_raw);
 8003972:	4b07      	ldr	r3, [pc, #28]	@ (8003990 <BMP280_init+0x48>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4618      	mov	r0, r3
 8003978:	f7ff fc80 	bl	800327c <BMP280_measureT>
 800397c:	4603      	mov	r3, r0
 800397e:	4a03      	ldr	r2, [pc, #12]	@ (800398c <BMP280_init+0x44>)
 8003980:	6093      	str	r3, [r2, #8]
}
 8003982:	bf00      	nop
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	58020400 	.word	0x58020400
 800398c:	24001330 	.word	0x24001330
 8003990:	2400135c 	.word	0x2400135c

08003994 <BMP280_calculate>:

void BMP280_calculate(void){
 8003994:	b580      	push	{r7, lr}
 8003996:	af00      	add	r7, sp, #0
	//BMP280.ID = 0;
	BMP280.ID = BMP280_read(0x89);
 8003998:	2089      	movs	r0, #137	@ 0x89
 800399a:	f7ff fb3b 	bl	8003014 <BMP280_read>
 800399e:	4603      	mov	r3, r0
 80039a0:	461a      	mov	r2, r3
 80039a2:	4b16      	ldr	r3, [pc, #88]	@ (80039fc <BMP280_calculate+0x68>)
 80039a4:	701a      	strb	r2, [r3, #0]
	BMP280_readRawValues();
 80039a6:	f7ff fc25 	bl	80031f4 <BMP280_readRawValues>
	BMP280.Temp = BMP280_measureT(T_raw);
 80039aa:	4b15      	ldr	r3, [pc, #84]	@ (8003a00 <BMP280_calculate+0x6c>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4618      	mov	r0, r3
 80039b0:	f7ff fc64 	bl	800327c <BMP280_measureT>
 80039b4:	4603      	mov	r3, r0
 80039b6:	4a11      	ldr	r2, [pc, #68]	@ (80039fc <BMP280_calculate+0x68>)
 80039b8:	6053      	str	r3, [r2, #4]
	BMP280.Pressure    		= BMP280_measureP(P_raw)/256;
 80039ba:	4b12      	ldr	r3, [pc, #72]	@ (8003a04 <BMP280_calculate+0x70>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4618      	mov	r0, r3
 80039c0:	f7ff fca0 	bl	8003304 <BMP280_measureP>
 80039c4:	4603      	mov	r3, r0
 80039c6:	0a1b      	lsrs	r3, r3, #8
 80039c8:	4a0c      	ldr	r2, [pc, #48]	@ (80039fc <BMP280_calculate+0x68>)
 80039ca:	60d3      	str	r3, [r2, #12]
	BMP280.Barometric_Altitude = BMP280_measureH(BMP280.Pressure, BMP280.Temp_inicial);
 80039cc:	4b0b      	ldr	r3, [pc, #44]	@ (80039fc <BMP280_calculate+0x68>)
 80039ce:	68db      	ldr	r3, [r3, #12]
 80039d0:	4a0a      	ldr	r2, [pc, #40]	@ (80039fc <BMP280_calculate+0x68>)
 80039d2:	6892      	ldr	r2, [r2, #8]
 80039d4:	4611      	mov	r1, r2
 80039d6:	4618      	mov	r0, r3
 80039d8:	f7ff ff5a 	bl	8003890 <BMP280_measureH>
 80039dc:	4603      	mov	r3, r0
 80039de:	461a      	mov	r2, r3
 80039e0:	4b06      	ldr	r3, [pc, #24]	@ (80039fc <BMP280_calculate+0x68>)
 80039e2:	821a      	strh	r2, [r3, #16]

	if(BMP280.Barometric_Altitude > BMP280.Max_Altitude) BMP280.Max_Altitude = BMP280.Barometric_Altitude;
 80039e4:	4b05      	ldr	r3, [pc, #20]	@ (80039fc <BMP280_calculate+0x68>)
 80039e6:	8a1a      	ldrh	r2, [r3, #16]
 80039e8:	4b04      	ldr	r3, [pc, #16]	@ (80039fc <BMP280_calculate+0x68>)
 80039ea:	8a5b      	ldrh	r3, [r3, #18]
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d903      	bls.n	80039f8 <BMP280_calculate+0x64>
 80039f0:	4b02      	ldr	r3, [pc, #8]	@ (80039fc <BMP280_calculate+0x68>)
 80039f2:	8a1a      	ldrh	r2, [r3, #16]
 80039f4:	4b01      	ldr	r3, [pc, #4]	@ (80039fc <BMP280_calculate+0x68>)
 80039f6:	825a      	strh	r2, [r3, #18]
}
 80039f8:	bf00      	nop
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	24001330 	.word	0x24001330
 8003a00:	2400135c 	.word	0x2400135c
 8003a04:	24001360 	.word	0x24001360

08003a08 <bno055_delay>:

BNO_CurrentState_e BNO_CurrentState = Init;

IMU_t IMU;

void bno055_delay(uint8_t time) {
 8003a08:	b480      	push	{r7}
 8003a0a:	b083      	sub	sp, #12
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	4603      	mov	r3, r0
 8003a10:	71fb      	strb	r3, [r7, #7]
	BNO_DelayCounter += time;
 8003a12:	4b06      	ldr	r3, [pc, #24]	@ (8003a2c <bno055_delay+0x24>)
 8003a14:	781a      	ldrb	r2, [r3, #0]
 8003a16:	79fb      	ldrb	r3, [r7, #7]
 8003a18:	4413      	add	r3, r2
 8003a1a:	b2da      	uxtb	r2, r3
 8003a1c:	4b03      	ldr	r3, [pc, #12]	@ (8003a2c <bno055_delay+0x24>)
 8003a1e:	701a      	strb	r2, [r3, #0]
}
 8003a20:	bf00      	nop
 8003a22:	370c      	adds	r7, #12
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr
 8003a2c:	2400146b 	.word	0x2400146b

08003a30 <BNO_Read>:

HAL_StatusTypeDef BNO_Read(uint8_t Address,uint8_t Size){
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b084      	sub	sp, #16
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	4603      	mov	r3, r0
 8003a38:	460a      	mov	r2, r1
 8003a3a:	71fb      	strb	r3, [r7, #7]
 8003a3c:	4613      	mov	r3, r2
 8003a3e:	71bb      	strb	r3, [r7, #6]
	uint8_t ReadCommand[4] = {0xAA, 0x01, Address, Size};
 8003a40:	23aa      	movs	r3, #170	@ 0xaa
 8003a42:	723b      	strb	r3, [r7, #8]
 8003a44:	2301      	movs	r3, #1
 8003a46:	727b      	strb	r3, [r7, #9]
 8003a48:	79fb      	ldrb	r3, [r7, #7]
 8003a4a:	72bb      	strb	r3, [r7, #10]
 8003a4c:	79bb      	ldrb	r3, [r7, #6]
 8003a4e:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef uartError;

	BNO_RxBuffer[0] = Address;
 8003a50:	4a08      	ldr	r2, [pc, #32]	@ (8003a74 <BNO_Read+0x44>)
 8003a52:	79fb      	ldrb	r3, [r7, #7]
 8003a54:	7013      	strb	r3, [r2, #0]

	uartError = HAL_UART_Transmit(&huart3, ReadCommand, 4,100);
 8003a56:	f107 0108 	add.w	r1, r7, #8
 8003a5a:	2364      	movs	r3, #100	@ 0x64
 8003a5c:	2204      	movs	r2, #4
 8003a5e:	4806      	ldr	r0, [pc, #24]	@ (8003a78 <BNO_Read+0x48>)
 8003a60:	f00a fc36 	bl	800e2d0 <HAL_UART_Transmit>
 8003a64:	4603      	mov	r3, r0
 8003a66:	73fb      	strb	r3, [r7, #15]
	return uartError;
 8003a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3710      	adds	r7, #16
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	24001368 	.word	0x24001368
 8003a78:	240010a0 	.word	0x240010a0

08003a7c <BNO_Write>:

HAL_StatusTypeDef BNO_Write(uint8_t Address,uint8_t Data){
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b084      	sub	sp, #16
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	4603      	mov	r3, r0
 8003a84:	460a      	mov	r2, r1
 8003a86:	71fb      	strb	r3, [r7, #7]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	71bb      	strb	r3, [r7, #6]
	uint8_t WriteCommand[5];
	HAL_StatusTypeDef uartError;

	WriteCommand[0] = 0xAA;
 8003a8c:	23aa      	movs	r3, #170	@ 0xaa
 8003a8e:	723b      	strb	r3, [r7, #8]
	WriteCommand[1] = 0x00;
 8003a90:	2300      	movs	r3, #0
 8003a92:	727b      	strb	r3, [r7, #9]
	WriteCommand[2] = Address;
 8003a94:	79fb      	ldrb	r3, [r7, #7]
 8003a96:	72bb      	strb	r3, [r7, #10]
	WriteCommand[3] = 1;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	72fb      	strb	r3, [r7, #11]
	WriteCommand[4] = Data;
 8003a9c:	79bb      	ldrb	r3, [r7, #6]
 8003a9e:	733b      	strb	r3, [r7, #12]

	uartError = HAL_UART_Transmit(&huart3, WriteCommand,5,100);
 8003aa0:	f107 0108 	add.w	r1, r7, #8
 8003aa4:	2364      	movs	r3, #100	@ 0x64
 8003aa6:	2205      	movs	r2, #5
 8003aa8:	4804      	ldr	r0, [pc, #16]	@ (8003abc <BNO_Write+0x40>)
 8003aaa:	f00a fc11 	bl	800e2d0 <HAL_UART_Transmit>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	73fb      	strb	r3, [r7, #15]
	return uartError;
 8003ab2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3710      	adds	r7, #16
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}
 8003abc:	240010a0 	.word	0x240010a0

08003ac0 <BNO_Write_MB>:

HAL_StatusTypeDef BNO_Write_MB(uint8_t Address,uint8_t Size, uint8_t *pData){
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b0c4      	sub	sp, #272	@ 0x110
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003aca:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003ace:	601a      	str	r2, [r3, #0]
 8003ad0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003ad4:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8003ad8:	4602      	mov	r2, r0
 8003ada:	701a      	strb	r2, [r3, #0]
 8003adc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003ae0:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8003ae4:	460a      	mov	r2, r1
 8003ae6:	701a      	strb	r2, [r3, #0]
    uint8_t WriteCommand[255];
    HAL_StatusTypeDef uartError;

    WriteCommand[0] = 0xAA;
 8003ae8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003aec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003af0:	22aa      	movs	r2, #170	@ 0xaa
 8003af2:	701a      	strb	r2, [r3, #0]
    WriteCommand[1] = 0x00;
 8003af4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003af8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003afc:	2200      	movs	r2, #0
 8003afe:	705a      	strb	r2, [r3, #1]
    WriteCommand[2] = Address;
 8003b00:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003b04:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003b08:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8003b0c:	f2a2 1209 	subw	r2, r2, #265	@ 0x109
 8003b10:	7812      	ldrb	r2, [r2, #0]
 8003b12:	709a      	strb	r2, [r3, #2]
    WriteCommand[3] = Size;
 8003b14:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003b18:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003b1c:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8003b20:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8003b24:	7812      	ldrb	r2, [r2, #0]
 8003b26:	70da      	strb	r2, [r3, #3]

    for (uint8_t n = 0; n < Size; ++n) {
 8003b28:	2300      	movs	r3, #0
 8003b2a:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8003b2e:	e015      	b.n	8003b5c <BNO_Write_MB+0x9c>
        WriteCommand[n + 4] = pData[n];
 8003b30:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8003b34:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8003b38:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8003b3c:	6812      	ldr	r2, [r2, #0]
 8003b3e:	441a      	add	r2, r3
 8003b40:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8003b44:	3304      	adds	r3, #4
 8003b46:	7811      	ldrb	r1, [r2, #0]
 8003b48:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8003b4c:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003b50:	54d1      	strb	r1, [r2, r3]
    for (uint8_t n = 0; n < Size; ++n) {
 8003b52:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8003b56:	3301      	adds	r3, #1
 8003b58:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8003b5c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003b60:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8003b64:	f897 210f 	ldrb.w	r2, [r7, #271]	@ 0x10f
 8003b68:	781b      	ldrb	r3, [r3, #0]
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d3e0      	bcc.n	8003b30 <BNO_Write_MB+0x70>
    }

    uartError = HAL_UART_Transmit(&huart3, WriteCommand, (Size + 4),100);
 8003b6e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003b72:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8003b76:	781b      	ldrb	r3, [r3, #0]
 8003b78:	b29b      	uxth	r3, r3
 8003b7a:	3304      	adds	r3, #4
 8003b7c:	b29a      	uxth	r2, r3
 8003b7e:	f107 010c 	add.w	r1, r7, #12
 8003b82:	2364      	movs	r3, #100	@ 0x64
 8003b84:	4806      	ldr	r0, [pc, #24]	@ (8003ba0 <BNO_Write_MB+0xe0>)
 8003b86:	f00a fba3 	bl	800e2d0 <HAL_UART_Transmit>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
    return uartError;
 8003b90:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	240010a0 	.word	0x240010a0

08003ba4 <BNO_Page0Adress>:

void BNO_Page0Adress(void){
 8003ba4:	b480      	push	{r7}
 8003ba6:	af00      	add	r7, sp, #0
	switch (BNO_RxBuffer[0]) {
 8003ba8:	4ba6      	ldr	r3, [pc, #664]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003baa:	781b      	ldrb	r3, [r3, #0]
 8003bac:	2b55      	cmp	r3, #85	@ 0x55
 8003bae:	f300 8247 	bgt.w	8004040 <BNO_Page0Adress+0x49c>
 8003bb2:	2b35      	cmp	r3, #53	@ 0x35
 8003bb4:	da0a      	bge.n	8003bcc <BNO_Page0Adress+0x28>
 8003bb6:	2b08      	cmp	r3, #8
 8003bb8:	f000 814a 	beq.w	8003e50 <BNO_Page0Adress+0x2ac>
 8003bbc:	2b08      	cmp	r3, #8
 8003bbe:	f300 823f 	bgt.w	8004040 <BNO_Page0Adress+0x49c>
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d04c      	beq.n	8003c60 <BNO_Page0Adress+0xbc>
 8003bc6:	2b07      	cmp	r3, #7
 8003bc8:	d064      	beq.n	8003c94 <BNO_Page0Adress+0xf0>
			IMU.Roll = ((float)((int16_t)((BNO_RxBuffer[24] << 8) | BNO_RxBuffer[23])))/16;

			BNO_ErrorHandler = ReadSucces;
			break;
		default:
			break;
 8003bca:	e239      	b.n	8004040 <BNO_Page0Adress+0x49c>
	switch (BNO_RxBuffer[0]) {
 8003bcc:	3b35      	subs	r3, #53	@ 0x35
 8003bce:	2b20      	cmp	r3, #32
 8003bd0:	f200 8236 	bhi.w	8004040 <BNO_Page0Adress+0x49c>
 8003bd4:	a201      	add	r2, pc, #4	@ (adr r2, 8003bdc <BNO_Page0Adress+0x38>)
 8003bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bda:	bf00      	nop
 8003bdc:	08003cdd 	.word	0x08003cdd
 8003be0:	08004041 	.word	0x08004041
 8003be4:	08004041 	.word	0x08004041
 8003be8:	08004041 	.word	0x08004041
 8003bec:	08003cb9 	.word	0x08003cb9
 8003bf0:	08004041 	.word	0x08004041
 8003bf4:	08003ca7 	.word	0x08003ca7
 8003bf8:	08004041 	.word	0x08004041
 8003bfc:	08003ccb 	.word	0x08003ccb
 8003c00:	08004041 	.word	0x08004041
 8003c04:	08004041 	.word	0x08004041
 8003c08:	08004041 	.word	0x08004041
 8003c0c:	08004041 	.word	0x08004041
 8003c10:	08004041 	.word	0x08004041
 8003c14:	08004041 	.word	0x08004041
 8003c18:	08004041 	.word	0x08004041
 8003c1c:	08004041 	.word	0x08004041
 8003c20:	08004041 	.word	0x08004041
 8003c24:	08004041 	.word	0x08004041
 8003c28:	08004041 	.word	0x08004041
 8003c2c:	08004041 	.word	0x08004041
 8003c30:	08004041 	.word	0x08004041
 8003c34:	08004041 	.word	0x08004041
 8003c38:	08004041 	.word	0x08004041
 8003c3c:	08004041 	.word	0x08004041
 8003c40:	08004041 	.word	0x08004041
 8003c44:	08004041 	.word	0x08004041
 8003c48:	08004041 	.word	0x08004041
 8003c4c:	08004041 	.word	0x08004041
 8003c50:	08004041 	.word	0x08004041
 8003c54:	08004041 	.word	0x08004041
 8003c58:	08004041 	.word	0x08004041
 8003c5c:	08003d35 	.word	0x08003d35
			if(BNO_RxBuffer[1] != 160) return;
 8003c60:	4b78      	ldr	r3, [pc, #480]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003c62:	785b      	ldrb	r3, [r3, #1]
 8003c64:	2ba0      	cmp	r3, #160	@ 0xa0
 8003c66:	f040 81ed 	bne.w	8004044 <BNO_Page0Adress+0x4a0>
			IMU.ID = BNO_RxBuffer[1];
 8003c6a:	4b76      	ldr	r3, [pc, #472]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003c6c:	785a      	ldrb	r2, [r3, #1]
 8003c6e:	4b76      	ldr	r3, [pc, #472]	@ (8003e48 <BNO_Page0Adress+0x2a4>)
 8003c70:	701a      	strb	r2, [r3, #0]
			IMU.ACC.ID = BNO_RxBuffer[2];
 8003c72:	4b74      	ldr	r3, [pc, #464]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003c74:	789a      	ldrb	r2, [r3, #2]
 8003c76:	4b74      	ldr	r3, [pc, #464]	@ (8003e48 <BNO_Page0Adress+0x2a4>)
 8003c78:	711a      	strb	r2, [r3, #4]
			IMU.MAG.ID = BNO_RxBuffer[3];
 8003c7a:	4b72      	ldr	r3, [pc, #456]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003c7c:	78da      	ldrb	r2, [r3, #3]
 8003c7e:	4b72      	ldr	r3, [pc, #456]	@ (8003e48 <BNO_Page0Adress+0x2a4>)
 8003c80:	751a      	strb	r2, [r3, #20]
			IMU.GYR.ID = BNO_RxBuffer[4];
 8003c82:	4b70      	ldr	r3, [pc, #448]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003c84:	791a      	ldrb	r2, [r3, #4]
 8003c86:	4b70      	ldr	r3, [pc, #448]	@ (8003e48 <BNO_Page0Adress+0x2a4>)
 8003c88:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
			BNO_ErrorHandler = ReadSucces;
 8003c8c:	4b6f      	ldr	r3, [pc, #444]	@ (8003e4c <BNO_Page0Adress+0x2a8>)
 8003c8e:	220b      	movs	r2, #11
 8003c90:	701a      	strb	r2, [r3, #0]
			break;
 8003c92:	e1d8      	b.n	8004046 <BNO_Page0Adress+0x4a2>
			IMU.Page = BNO_RxBuffer[1];
 8003c94:	4b6b      	ldr	r3, [pc, #428]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003c96:	785a      	ldrb	r2, [r3, #1]
 8003c98:	4b6b      	ldr	r3, [pc, #428]	@ (8003e48 <BNO_Page0Adress+0x2a4>)
 8003c9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
			BNO_ErrorHandler = ReadSucces;
 8003c9e:	4b6b      	ldr	r3, [pc, #428]	@ (8003e4c <BNO_Page0Adress+0x2a8>)
 8003ca0:	220b      	movs	r2, #11
 8003ca2:	701a      	strb	r2, [r3, #0]
			break;
 8003ca4:	e1cf      	b.n	8004046 <BNO_Page0Adress+0x4a2>
			IMU.Unit_Select = BNO_RxBuffer[1];
 8003ca6:	4b67      	ldr	r3, [pc, #412]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003ca8:	785a      	ldrb	r2, [r3, #1]
 8003caa:	4b67      	ldr	r3, [pc, #412]	@ (8003e48 <BNO_Page0Adress+0x2a4>)
 8003cac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
			BNO_ErrorHandler = ReadSucces;
 8003cb0:	4b66      	ldr	r3, [pc, #408]	@ (8003e4c <BNO_Page0Adress+0x2a8>)
 8003cb2:	220b      	movs	r2, #11
 8003cb4:	701a      	strb	r2, [r3, #0]
			break;
 8003cb6:	e1c6      	b.n	8004046 <BNO_Page0Adress+0x4a2>
			IMU.System_Status = BNO_RxBuffer[1];
 8003cb8:	4b62      	ldr	r3, [pc, #392]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003cba:	785a      	ldrb	r2, [r3, #1]
 8003cbc:	4b62      	ldr	r3, [pc, #392]	@ (8003e48 <BNO_Page0Adress+0x2a4>)
 8003cbe:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
			BNO_ErrorHandler = ReadSucces;
 8003cc2:	4b62      	ldr	r3, [pc, #392]	@ (8003e4c <BNO_Page0Adress+0x2a8>)
 8003cc4:	220b      	movs	r2, #11
 8003cc6:	701a      	strb	r2, [r3, #0]
			break;
 8003cc8:	e1bd      	b.n	8004046 <BNO_Page0Adress+0x4a2>
			IMU.Op_Mode = BNO_RxBuffer[1];
 8003cca:	4b5e      	ldr	r3, [pc, #376]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003ccc:	785a      	ldrb	r2, [r3, #1]
 8003cce:	4b5e      	ldr	r3, [pc, #376]	@ (8003e48 <BNO_Page0Adress+0x2a4>)
 8003cd0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
			BNO_ErrorHandler = ReadSucces;
 8003cd4:	4b5d      	ldr	r3, [pc, #372]	@ (8003e4c <BNO_Page0Adress+0x2a8>)
 8003cd6:	220b      	movs	r2, #11
 8003cd8:	701a      	strb	r2, [r3, #0]
			break;
 8003cda:	e1b4      	b.n	8004046 <BNO_Page0Adress+0x4a2>
			IMU.CalSatus.Full = BNO_RxBuffer[1];
 8003cdc:	4b59      	ldr	r3, [pc, #356]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003cde:	785a      	ldrb	r2, [r3, #1]
 8003ce0:	4b59      	ldr	r3, [pc, #356]	@ (8003e48 <BNO_Page0Adress+0x2a4>)
 8003ce2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			IMU.CalSatus.Sys = (BNO_RxBuffer[1] >> 6) & 0x03;
 8003ce6:	4b57      	ldr	r3, [pc, #348]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003ce8:	785b      	ldrb	r3, [r3, #1]
 8003cea:	099b      	lsrs	r3, r3, #6
 8003cec:	b2da      	uxtb	r2, r3
 8003cee:	4b56      	ldr	r3, [pc, #344]	@ (8003e48 <BNO_Page0Adress+0x2a4>)
 8003cf0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			IMU.CalSatus.Gyr = (BNO_RxBuffer[1] >> 4) & 0x03;
 8003cf4:	4b53      	ldr	r3, [pc, #332]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003cf6:	785b      	ldrb	r3, [r3, #1]
 8003cf8:	091b      	lsrs	r3, r3, #4
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	f003 0303 	and.w	r3, r3, #3
 8003d00:	b2da      	uxtb	r2, r3
 8003d02:	4b51      	ldr	r3, [pc, #324]	@ (8003e48 <BNO_Page0Adress+0x2a4>)
 8003d04:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
			IMU.CalSatus.Acc = (BNO_RxBuffer[1] >> 2) & 0x03;
 8003d08:	4b4e      	ldr	r3, [pc, #312]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003d0a:	785b      	ldrb	r3, [r3, #1]
 8003d0c:	089b      	lsrs	r3, r3, #2
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	f003 0303 	and.w	r3, r3, #3
 8003d14:	b2da      	uxtb	r2, r3
 8003d16:	4b4c      	ldr	r3, [pc, #304]	@ (8003e48 <BNO_Page0Adress+0x2a4>)
 8003d18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
			IMU.CalSatus.Mag = BNO_RxBuffer[1] & 0x03;
 8003d1c:	4b49      	ldr	r3, [pc, #292]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003d1e:	785b      	ldrb	r3, [r3, #1]
 8003d20:	f003 0303 	and.w	r3, r3, #3
 8003d24:	b2da      	uxtb	r2, r3
 8003d26:	4b48      	ldr	r3, [pc, #288]	@ (8003e48 <BNO_Page0Adress+0x2a4>)
 8003d28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			BNO_ErrorHandler = ReadSucces;
 8003d2c:	4b47      	ldr	r3, [pc, #284]	@ (8003e4c <BNO_Page0Adress+0x2a8>)
 8003d2e:	220b      	movs	r2, #11
 8003d30:	701a      	strb	r2, [r3, #0]
			break;
 8003d32:	e188      	b.n	8004046 <BNO_Page0Adress+0x4a2>
			IMU.Calibration_Data.offset.accel.x = (int16_t)((BNO_RxBuffer[2] << 8) | BNO_RxBuffer[1]);
 8003d34:	4b43      	ldr	r3, [pc, #268]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003d36:	789b      	ldrb	r3, [r3, #2]
 8003d38:	021b      	lsls	r3, r3, #8
 8003d3a:	b21a      	sxth	r2, r3
 8003d3c:	4b41      	ldr	r3, [pc, #260]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003d3e:	785b      	ldrb	r3, [r3, #1]
 8003d40:	b21b      	sxth	r3, r3
 8003d42:	4313      	orrs	r3, r2
 8003d44:	b21a      	sxth	r2, r3
 8003d46:	4b40      	ldr	r3, [pc, #256]	@ (8003e48 <BNO_Page0Adress+0x2a4>)
 8003d48:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
			IMU.Calibration_Data.offset.accel.y = (int16_t)((BNO_RxBuffer[4] << 8) | BNO_RxBuffer[3]);
 8003d4c:	4b3d      	ldr	r3, [pc, #244]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003d4e:	791b      	ldrb	r3, [r3, #4]
 8003d50:	021b      	lsls	r3, r3, #8
 8003d52:	b21a      	sxth	r2, r3
 8003d54:	4b3b      	ldr	r3, [pc, #236]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003d56:	78db      	ldrb	r3, [r3, #3]
 8003d58:	b21b      	sxth	r3, r3
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	b21a      	sxth	r2, r3
 8003d5e:	4b3a      	ldr	r3, [pc, #232]	@ (8003e48 <BNO_Page0Adress+0x2a4>)
 8003d60:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
			IMU.Calibration_Data.offset.accel.z = (int16_t)((BNO_RxBuffer[6] << 8) | BNO_RxBuffer[5]);
 8003d64:	4b37      	ldr	r3, [pc, #220]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003d66:	799b      	ldrb	r3, [r3, #6]
 8003d68:	021b      	lsls	r3, r3, #8
 8003d6a:	b21a      	sxth	r2, r3
 8003d6c:	4b35      	ldr	r3, [pc, #212]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003d6e:	795b      	ldrb	r3, [r3, #5]
 8003d70:	b21b      	sxth	r3, r3
 8003d72:	4313      	orrs	r3, r2
 8003d74:	b21a      	sxth	r2, r3
 8003d76:	4b34      	ldr	r3, [pc, #208]	@ (8003e48 <BNO_Page0Adress+0x2a4>)
 8003d78:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
			IMU.Calibration_Data.offset.mag.x = (int16_t)((BNO_RxBuffer[8] << 8) | BNO_RxBuffer[7]);
 8003d7c:	4b31      	ldr	r3, [pc, #196]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003d7e:	7a1b      	ldrb	r3, [r3, #8]
 8003d80:	021b      	lsls	r3, r3, #8
 8003d82:	b21a      	sxth	r2, r3
 8003d84:	4b2f      	ldr	r3, [pc, #188]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003d86:	79db      	ldrb	r3, [r3, #7]
 8003d88:	b21b      	sxth	r3, r3
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	b21a      	sxth	r2, r3
 8003d8e:	4b2e      	ldr	r3, [pc, #184]	@ (8003e48 <BNO_Page0Adress+0x2a4>)
 8003d90:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
			IMU.Calibration_Data.offset.mag.y = (int16_t)((BNO_RxBuffer[10] << 8) | BNO_RxBuffer[9]);
 8003d94:	4b2b      	ldr	r3, [pc, #172]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003d96:	7a9b      	ldrb	r3, [r3, #10]
 8003d98:	021b      	lsls	r3, r3, #8
 8003d9a:	b21a      	sxth	r2, r3
 8003d9c:	4b29      	ldr	r3, [pc, #164]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003d9e:	7a5b      	ldrb	r3, [r3, #9]
 8003da0:	b21b      	sxth	r3, r3
 8003da2:	4313      	orrs	r3, r2
 8003da4:	b21a      	sxth	r2, r3
 8003da6:	4b28      	ldr	r3, [pc, #160]	@ (8003e48 <BNO_Page0Adress+0x2a4>)
 8003da8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
			IMU.Calibration_Data.offset.mag.z = (int16_t)((BNO_RxBuffer[12] << 8) | BNO_RxBuffer[11]);
 8003dac:	4b25      	ldr	r3, [pc, #148]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003dae:	7b1b      	ldrb	r3, [r3, #12]
 8003db0:	021b      	lsls	r3, r3, #8
 8003db2:	b21a      	sxth	r2, r3
 8003db4:	4b23      	ldr	r3, [pc, #140]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003db6:	7adb      	ldrb	r3, [r3, #11]
 8003db8:	b21b      	sxth	r3, r3
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	b21a      	sxth	r2, r3
 8003dbe:	4b22      	ldr	r3, [pc, #136]	@ (8003e48 <BNO_Page0Adress+0x2a4>)
 8003dc0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
			IMU.Calibration_Data.offset.gyro.x = (int16_t)((BNO_RxBuffer[14] << 8) | BNO_RxBuffer[13]);
 8003dc4:	4b1f      	ldr	r3, [pc, #124]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003dc6:	7b9b      	ldrb	r3, [r3, #14]
 8003dc8:	021b      	lsls	r3, r3, #8
 8003dca:	b21a      	sxth	r2, r3
 8003dcc:	4b1d      	ldr	r3, [pc, #116]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003dce:	7b5b      	ldrb	r3, [r3, #13]
 8003dd0:	b21b      	sxth	r3, r3
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	b21a      	sxth	r2, r3
 8003dd6:	4b1c      	ldr	r3, [pc, #112]	@ (8003e48 <BNO_Page0Adress+0x2a4>)
 8003dd8:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
			IMU.Calibration_Data.offset.gyro.y = (int16_t)((BNO_RxBuffer[16] << 8) | BNO_RxBuffer[15]);
 8003ddc:	4b19      	ldr	r3, [pc, #100]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003dde:	7c1b      	ldrb	r3, [r3, #16]
 8003de0:	021b      	lsls	r3, r3, #8
 8003de2:	b21a      	sxth	r2, r3
 8003de4:	4b17      	ldr	r3, [pc, #92]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003de6:	7bdb      	ldrb	r3, [r3, #15]
 8003de8:	b21b      	sxth	r3, r3
 8003dea:	4313      	orrs	r3, r2
 8003dec:	b21a      	sxth	r2, r3
 8003dee:	4b16      	ldr	r3, [pc, #88]	@ (8003e48 <BNO_Page0Adress+0x2a4>)
 8003df0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
			IMU.Calibration_Data.offset.gyro.z = (int16_t)((BNO_RxBuffer[18] << 8) | BNO_RxBuffer[17]);
 8003df4:	4b13      	ldr	r3, [pc, #76]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003df6:	7c9b      	ldrb	r3, [r3, #18]
 8003df8:	021b      	lsls	r3, r3, #8
 8003dfa:	b21a      	sxth	r2, r3
 8003dfc:	4b11      	ldr	r3, [pc, #68]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003dfe:	7c5b      	ldrb	r3, [r3, #17]
 8003e00:	b21b      	sxth	r3, r3
 8003e02:	4313      	orrs	r3, r2
 8003e04:	b21a      	sxth	r2, r3
 8003e06:	4b10      	ldr	r3, [pc, #64]	@ (8003e48 <BNO_Page0Adress+0x2a4>)
 8003e08:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
			IMU.Calibration_Data.radius.accel = (uint16_t)((BNO_RxBuffer[20] << 8) | BNO_RxBuffer[19]);
 8003e0c:	4b0d      	ldr	r3, [pc, #52]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003e0e:	7d1b      	ldrb	r3, [r3, #20]
 8003e10:	021b      	lsls	r3, r3, #8
 8003e12:	b21a      	sxth	r2, r3
 8003e14:	4b0b      	ldr	r3, [pc, #44]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003e16:	7cdb      	ldrb	r3, [r3, #19]
 8003e18:	b21b      	sxth	r3, r3
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	b21b      	sxth	r3, r3
 8003e1e:	b29a      	uxth	r2, r3
 8003e20:	4b09      	ldr	r3, [pc, #36]	@ (8003e48 <BNO_Page0Adress+0x2a4>)
 8003e22:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
			IMU.Calibration_Data.radius.mag   = (uint16_t)((BNO_RxBuffer[22] << 8) | BNO_RxBuffer[21]);
 8003e26:	4b07      	ldr	r3, [pc, #28]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003e28:	7d9b      	ldrb	r3, [r3, #22]
 8003e2a:	021b      	lsls	r3, r3, #8
 8003e2c:	b21a      	sxth	r2, r3
 8003e2e:	4b05      	ldr	r3, [pc, #20]	@ (8003e44 <BNO_Page0Adress+0x2a0>)
 8003e30:	7d5b      	ldrb	r3, [r3, #21]
 8003e32:	b21b      	sxth	r3, r3
 8003e34:	4313      	orrs	r3, r2
 8003e36:	b21b      	sxth	r3, r3
 8003e38:	b29a      	uxth	r2, r3
 8003e3a:	4b03      	ldr	r3, [pc, #12]	@ (8003e48 <BNO_Page0Adress+0x2a4>)
 8003e3c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
			break;
 8003e40:	e101      	b.n	8004046 <BNO_Page0Adress+0x4a2>
 8003e42:	bf00      	nop
 8003e44:	24001368 	.word	0x24001368
 8003e48:	24001470 	.word	0x24001470
 8003e4c:	24001469 	.word	0x24001469
			IMU.ACC.x = ((float)((int16_t)((BNO_RxBuffer[2] << 8) | BNO_RxBuffer[1])))/100;
 8003e50:	4b7f      	ldr	r3, [pc, #508]	@ (8004050 <BNO_Page0Adress+0x4ac>)
 8003e52:	789b      	ldrb	r3, [r3, #2]
 8003e54:	021b      	lsls	r3, r3, #8
 8003e56:	b21a      	sxth	r2, r3
 8003e58:	4b7d      	ldr	r3, [pc, #500]	@ (8004050 <BNO_Page0Adress+0x4ac>)
 8003e5a:	785b      	ldrb	r3, [r3, #1]
 8003e5c:	b21b      	sxth	r3, r3
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	b21b      	sxth	r3, r3
 8003e62:	ee07 3a90 	vmov	s15, r3
 8003e66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003e6a:	eddf 6a7a 	vldr	s13, [pc, #488]	@ 8004054 <BNO_Page0Adress+0x4b0>
 8003e6e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003e72:	4b79      	ldr	r3, [pc, #484]	@ (8004058 <BNO_Page0Adress+0x4b4>)
 8003e74:	edc3 7a02 	vstr	s15, [r3, #8]
			IMU.ACC.y = ((float)((int16_t)((BNO_RxBuffer[4] << 8) | BNO_RxBuffer[3])))/100;
 8003e78:	4b75      	ldr	r3, [pc, #468]	@ (8004050 <BNO_Page0Adress+0x4ac>)
 8003e7a:	791b      	ldrb	r3, [r3, #4]
 8003e7c:	021b      	lsls	r3, r3, #8
 8003e7e:	b21a      	sxth	r2, r3
 8003e80:	4b73      	ldr	r3, [pc, #460]	@ (8004050 <BNO_Page0Adress+0x4ac>)
 8003e82:	78db      	ldrb	r3, [r3, #3]
 8003e84:	b21b      	sxth	r3, r3
 8003e86:	4313      	orrs	r3, r2
 8003e88:	b21b      	sxth	r3, r3
 8003e8a:	ee07 3a90 	vmov	s15, r3
 8003e8e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003e92:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8004054 <BNO_Page0Adress+0x4b0>
 8003e96:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003e9a:	4b6f      	ldr	r3, [pc, #444]	@ (8004058 <BNO_Page0Adress+0x4b4>)
 8003e9c:	edc3 7a03 	vstr	s15, [r3, #12]
			IMU.ACC.z = ((float)((int16_t)((BNO_RxBuffer[6] << 8) | BNO_RxBuffer[5])))/100;
 8003ea0:	4b6b      	ldr	r3, [pc, #428]	@ (8004050 <BNO_Page0Adress+0x4ac>)
 8003ea2:	799b      	ldrb	r3, [r3, #6]
 8003ea4:	021b      	lsls	r3, r3, #8
 8003ea6:	b21a      	sxth	r2, r3
 8003ea8:	4b69      	ldr	r3, [pc, #420]	@ (8004050 <BNO_Page0Adress+0x4ac>)
 8003eaa:	795b      	ldrb	r3, [r3, #5]
 8003eac:	b21b      	sxth	r3, r3
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	b21b      	sxth	r3, r3
 8003eb2:	ee07 3a90 	vmov	s15, r3
 8003eb6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003eba:	eddf 6a66 	vldr	s13, [pc, #408]	@ 8004054 <BNO_Page0Adress+0x4b0>
 8003ebe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003ec2:	4b65      	ldr	r3, [pc, #404]	@ (8004058 <BNO_Page0Adress+0x4b4>)
 8003ec4:	edc3 7a04 	vstr	s15, [r3, #16]
			IMU.MAG.x = ((float)((int16_t)((BNO_RxBuffer[8] << 8) | BNO_RxBuffer[7])))/16;
 8003ec8:	4b61      	ldr	r3, [pc, #388]	@ (8004050 <BNO_Page0Adress+0x4ac>)
 8003eca:	7a1b      	ldrb	r3, [r3, #8]
 8003ecc:	021b      	lsls	r3, r3, #8
 8003ece:	b21a      	sxth	r2, r3
 8003ed0:	4b5f      	ldr	r3, [pc, #380]	@ (8004050 <BNO_Page0Adress+0x4ac>)
 8003ed2:	79db      	ldrb	r3, [r3, #7]
 8003ed4:	b21b      	sxth	r3, r3
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	b21b      	sxth	r3, r3
 8003eda:	ee07 3a90 	vmov	s15, r3
 8003ede:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003ee2:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8003ee6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003eea:	4b5b      	ldr	r3, [pc, #364]	@ (8004058 <BNO_Page0Adress+0x4b4>)
 8003eec:	edc3 7a06 	vstr	s15, [r3, #24]
			IMU.MAG.y = ((float)((int16_t)((BNO_RxBuffer[10] << 8) | BNO_RxBuffer[9])))/16;
 8003ef0:	4b57      	ldr	r3, [pc, #348]	@ (8004050 <BNO_Page0Adress+0x4ac>)
 8003ef2:	7a9b      	ldrb	r3, [r3, #10]
 8003ef4:	021b      	lsls	r3, r3, #8
 8003ef6:	b21a      	sxth	r2, r3
 8003ef8:	4b55      	ldr	r3, [pc, #340]	@ (8004050 <BNO_Page0Adress+0x4ac>)
 8003efa:	7a5b      	ldrb	r3, [r3, #9]
 8003efc:	b21b      	sxth	r3, r3
 8003efe:	4313      	orrs	r3, r2
 8003f00:	b21b      	sxth	r3, r3
 8003f02:	ee07 3a90 	vmov	s15, r3
 8003f06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003f0a:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8003f0e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f12:	4b51      	ldr	r3, [pc, #324]	@ (8004058 <BNO_Page0Adress+0x4b4>)
 8003f14:	edc3 7a07 	vstr	s15, [r3, #28]
			IMU.MAG.z = ((float)((int16_t)((BNO_RxBuffer[12] << 8) | BNO_RxBuffer[11])))/16;
 8003f18:	4b4d      	ldr	r3, [pc, #308]	@ (8004050 <BNO_Page0Adress+0x4ac>)
 8003f1a:	7b1b      	ldrb	r3, [r3, #12]
 8003f1c:	021b      	lsls	r3, r3, #8
 8003f1e:	b21a      	sxth	r2, r3
 8003f20:	4b4b      	ldr	r3, [pc, #300]	@ (8004050 <BNO_Page0Adress+0x4ac>)
 8003f22:	7adb      	ldrb	r3, [r3, #11]
 8003f24:	b21b      	sxth	r3, r3
 8003f26:	4313      	orrs	r3, r2
 8003f28:	b21b      	sxth	r3, r3
 8003f2a:	ee07 3a90 	vmov	s15, r3
 8003f2e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003f32:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8003f36:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f3a:	4b47      	ldr	r3, [pc, #284]	@ (8004058 <BNO_Page0Adress+0x4b4>)
 8003f3c:	edc3 7a08 	vstr	s15, [r3, #32]
			IMU.GYR.x = ((float)((int16_t)((BNO_RxBuffer[14] << 8) | BNO_RxBuffer[13])))/16;
 8003f40:	4b43      	ldr	r3, [pc, #268]	@ (8004050 <BNO_Page0Adress+0x4ac>)
 8003f42:	7b9b      	ldrb	r3, [r3, #14]
 8003f44:	021b      	lsls	r3, r3, #8
 8003f46:	b21a      	sxth	r2, r3
 8003f48:	4b41      	ldr	r3, [pc, #260]	@ (8004050 <BNO_Page0Adress+0x4ac>)
 8003f4a:	7b5b      	ldrb	r3, [r3, #13]
 8003f4c:	b21b      	sxth	r3, r3
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	b21b      	sxth	r3, r3
 8003f52:	ee07 3a90 	vmov	s15, r3
 8003f56:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003f5a:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8003f5e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f62:	4b3d      	ldr	r3, [pc, #244]	@ (8004058 <BNO_Page0Adress+0x4b4>)
 8003f64:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
			IMU.GYR.y = -((float)((int16_t)((BNO_RxBuffer[16] << 8) | BNO_RxBuffer[15])))/16;
 8003f68:	4b39      	ldr	r3, [pc, #228]	@ (8004050 <BNO_Page0Adress+0x4ac>)
 8003f6a:	7c1b      	ldrb	r3, [r3, #16]
 8003f6c:	021b      	lsls	r3, r3, #8
 8003f6e:	b21a      	sxth	r2, r3
 8003f70:	4b37      	ldr	r3, [pc, #220]	@ (8004050 <BNO_Page0Adress+0x4ac>)
 8003f72:	7bdb      	ldrb	r3, [r3, #15]
 8003f74:	b21b      	sxth	r3, r3
 8003f76:	4313      	orrs	r3, r2
 8003f78:	b21b      	sxth	r3, r3
 8003f7a:	ee07 3a90 	vmov	s15, r3
 8003f7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f82:	eeb1 7a67 	vneg.f32	s14, s15
 8003f86:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8003f8a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f8e:	4b32      	ldr	r3, [pc, #200]	@ (8004058 <BNO_Page0Adress+0x4b4>)
 8003f90:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
			IMU.GYR.z = -((float)((int16_t)((BNO_RxBuffer[18] << 8) | BNO_RxBuffer[17])))/16;
 8003f94:	4b2e      	ldr	r3, [pc, #184]	@ (8004050 <BNO_Page0Adress+0x4ac>)
 8003f96:	7c9b      	ldrb	r3, [r3, #18]
 8003f98:	021b      	lsls	r3, r3, #8
 8003f9a:	b21a      	sxth	r2, r3
 8003f9c:	4b2c      	ldr	r3, [pc, #176]	@ (8004050 <BNO_Page0Adress+0x4ac>)
 8003f9e:	7c5b      	ldrb	r3, [r3, #17]
 8003fa0:	b21b      	sxth	r3, r3
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	b21b      	sxth	r3, r3
 8003fa6:	ee07 3a90 	vmov	s15, r3
 8003faa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003fae:	eeb1 7a67 	vneg.f32	s14, s15
 8003fb2:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8003fb6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003fba:	4b27      	ldr	r3, [pc, #156]	@ (8004058 <BNO_Page0Adress+0x4b4>)
 8003fbc:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
			IMU.Heading = ((float)((int16_t)((BNO_RxBuffer[20] << 8) | BNO_RxBuffer[19])))/16;
 8003fc0:	4b23      	ldr	r3, [pc, #140]	@ (8004050 <BNO_Page0Adress+0x4ac>)
 8003fc2:	7d1b      	ldrb	r3, [r3, #20]
 8003fc4:	021b      	lsls	r3, r3, #8
 8003fc6:	b21a      	sxth	r2, r3
 8003fc8:	4b21      	ldr	r3, [pc, #132]	@ (8004050 <BNO_Page0Adress+0x4ac>)
 8003fca:	7cdb      	ldrb	r3, [r3, #19]
 8003fcc:	b21b      	sxth	r3, r3
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	b21b      	sxth	r3, r3
 8003fd2:	ee07 3a90 	vmov	s15, r3
 8003fd6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003fda:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8003fde:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003fe2:	4b1d      	ldr	r3, [pc, #116]	@ (8004058 <BNO_Page0Adress+0x4b4>)
 8003fe4:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
			IMU.Pitch = ((float)((int16_t)((BNO_RxBuffer[22] << 8) | BNO_RxBuffer[21])))/16;
 8003fe8:	4b19      	ldr	r3, [pc, #100]	@ (8004050 <BNO_Page0Adress+0x4ac>)
 8003fea:	7d9b      	ldrb	r3, [r3, #22]
 8003fec:	021b      	lsls	r3, r3, #8
 8003fee:	b21a      	sxth	r2, r3
 8003ff0:	4b17      	ldr	r3, [pc, #92]	@ (8004050 <BNO_Page0Adress+0x4ac>)
 8003ff2:	7d5b      	ldrb	r3, [r3, #21]
 8003ff4:	b21b      	sxth	r3, r3
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	b21b      	sxth	r3, r3
 8003ffa:	ee07 3a90 	vmov	s15, r3
 8003ffe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004002:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8004006:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800400a:	4b13      	ldr	r3, [pc, #76]	@ (8004058 <BNO_Page0Adress+0x4b4>)
 800400c:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
			IMU.Roll = ((float)((int16_t)((BNO_RxBuffer[24] << 8) | BNO_RxBuffer[23])))/16;
 8004010:	4b0f      	ldr	r3, [pc, #60]	@ (8004050 <BNO_Page0Adress+0x4ac>)
 8004012:	7e1b      	ldrb	r3, [r3, #24]
 8004014:	021b      	lsls	r3, r3, #8
 8004016:	b21a      	sxth	r2, r3
 8004018:	4b0d      	ldr	r3, [pc, #52]	@ (8004050 <BNO_Page0Adress+0x4ac>)
 800401a:	7ddb      	ldrb	r3, [r3, #23]
 800401c:	b21b      	sxth	r3, r3
 800401e:	4313      	orrs	r3, r2
 8004020:	b21b      	sxth	r3, r3
 8004022:	ee07 3a90 	vmov	s15, r3
 8004026:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800402a:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 800402e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004032:	4b09      	ldr	r3, [pc, #36]	@ (8004058 <BNO_Page0Adress+0x4b4>)
 8004034:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
			BNO_ErrorHandler = ReadSucces;
 8004038:	4b08      	ldr	r3, [pc, #32]	@ (800405c <BNO_Page0Adress+0x4b8>)
 800403a:	220b      	movs	r2, #11
 800403c:	701a      	strb	r2, [r3, #0]
			break;
 800403e:	e002      	b.n	8004046 <BNO_Page0Adress+0x4a2>
			break;
 8004040:	bf00      	nop
 8004042:	e000      	b.n	8004046 <BNO_Page0Adress+0x4a2>
			if(BNO_RxBuffer[1] != 160) return;
 8004044:	bf00      	nop
	}
}
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr
 800404e:	bf00      	nop
 8004050:	24001368 	.word	0x24001368
 8004054:	42c80000 	.word	0x42c80000
 8004058:	24001470 	.word	0x24001470
 800405c:	24001469 	.word	0x24001469

08004060 <BNO_Page1Adress>:

void BNO_Page1Adress(void){
 8004060:	b480      	push	{r7}
 8004062:	af00      	add	r7, sp, #0
	switch (BNO_RxBuffer[0]) {
 8004064:	4b09      	ldr	r3, [pc, #36]	@ (800408c <BNO_Page1Adress+0x2c>)
 8004066:	781b      	ldrb	r3, [r3, #0]
 8004068:	2b07      	cmp	r3, #7
 800406a:	d108      	bne.n	800407e <BNO_Page1Adress+0x1e>
		case BNO055_PAGE_ID:
			IMU.Page = BNO_RxBuffer[1];
 800406c:	4b07      	ldr	r3, [pc, #28]	@ (800408c <BNO_Page1Adress+0x2c>)
 800406e:	785a      	ldrb	r2, [r3, #1]
 8004070:	4b07      	ldr	r3, [pc, #28]	@ (8004090 <BNO_Page1Adress+0x30>)
 8004072:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
			BNO_ErrorHandler = ReadSucces;
 8004076:	4b07      	ldr	r3, [pc, #28]	@ (8004094 <BNO_Page1Adress+0x34>)
 8004078:	220b      	movs	r2, #11
 800407a:	701a      	strb	r2, [r3, #0]
			break;
 800407c:	e000      	b.n	8004080 <BNO_Page1Adress+0x20>

		default:
			break;
 800407e:	bf00      	nop
	}
}
 8004080:	bf00      	nop
 8004082:	46bd      	mov	sp, r7
 8004084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004088:	4770      	bx	lr
 800408a:	bf00      	nop
 800408c:	24001368 	.word	0x24001368
 8004090:	24001470 	.word	0x24001470
 8004094:	24001469 	.word	0x24001469

08004098 <BNO_EmptyingBuffer>:

void BNO_EmptyingBuffer(void){
 8004098:	b580      	push	{r7, lr}
 800409a:	af00      	add	r7, sp, #0
	switch (IMU.Page) {
 800409c:	4b0a      	ldr	r3, [pc, #40]	@ (80040c8 <BNO_EmptyingBuffer+0x30>)
 800409e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d002      	beq.n	80040ac <BNO_EmptyingBuffer+0x14>
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	d003      	beq.n	80040b2 <BNO_EmptyingBuffer+0x1a>
			break;
		case 1:
			BNO_Page1Adress();
			break;
		default:
			break;
 80040aa:	e005      	b.n	80040b8 <BNO_EmptyingBuffer+0x20>
			BNO_Page0Adress();
 80040ac:	f7ff fd7a 	bl	8003ba4 <BNO_Page0Adress>
			break;
 80040b0:	e002      	b.n	80040b8 <BNO_EmptyingBuffer+0x20>
			BNO_Page1Adress();
 80040b2:	f7ff ffd5 	bl	8004060 <BNO_Page1Adress>
			break;
 80040b6:	bf00      	nop
	}
	memset(BNO_RxBuffer, 0, sizeof(BNO_RxBuffer));
 80040b8:	22ff      	movs	r2, #255	@ 0xff
 80040ba:	2100      	movs	r1, #0
 80040bc:	4803      	ldr	r0, [pc, #12]	@ (80040cc <BNO_EmptyingBuffer+0x34>)
 80040be:	f012 fb5a 	bl	8016776 <memset>
}
 80040c2:	bf00      	nop
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	24001470 	.word	0x24001470
 80040cc:	24001368 	.word	0x24001368

080040d0 <BNO_SWReset>:
		default:
			break;
	}
}

void BNO_SWReset(void){
 80040d0:	b580      	push	{r7, lr}
 80040d2:	af00      	add	r7, sp, #0
	BNO_Write(BNO055_SYS_TRIGGER,0x20);
 80040d4:	2120      	movs	r1, #32
 80040d6:	203f      	movs	r0, #63	@ 0x3f
 80040d8:	f7ff fcd0 	bl	8003a7c <BNO_Write>
	bno055_delay(70);
 80040dc:	2046      	movs	r0, #70	@ 0x46
 80040de:	f7ff fc93 	bl	8003a08 <bno055_delay>
	IMU.ID = 0x00;
 80040e2:	4b04      	ldr	r3, [pc, #16]	@ (80040f4 <BNO_SWReset+0x24>)
 80040e4:	2200      	movs	r2, #0
 80040e6:	701a      	strb	r2, [r3, #0]
	BNO_CurrentState = Configuration;
 80040e8:	4b03      	ldr	r3, [pc, #12]	@ (80040f8 <BNO_SWReset+0x28>)
 80040ea:	2201      	movs	r2, #1
 80040ec:	701a      	strb	r2, [r3, #0]
}
 80040ee:	bf00      	nop
 80040f0:	bd80      	pop	{r7, pc}
 80040f2:	bf00      	nop
 80040f4:	24001470 	.word	0x24001470
 80040f8:	2400146c 	.word	0x2400146c

080040fc <bno055_setOperationMode>:

void bno055_setOperationMode(bno055_opmode_t mode) {
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b082      	sub	sp, #8
 8004100:	af00      	add	r7, sp, #0
 8004102:	4603      	mov	r3, r0
 8004104:	71fb      	strb	r3, [r7, #7]
  BNO_Write(BNO055_OPR_MODE, mode);
 8004106:	79fb      	ldrb	r3, [r7, #7]
 8004108:	4619      	mov	r1, r3
 800410a:	203d      	movs	r0, #61	@ 0x3d
 800410c:	f7ff fcb6 	bl	8003a7c <BNO_Write>
  if (mode == BNO055_OPERATION_MODE_CONFIG) {
 8004110:	79fb      	ldrb	r3, [r7, #7]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d103      	bne.n	800411e <bno055_setOperationMode+0x22>
    bno055_delay(5);
 8004116:	2005      	movs	r0, #5
 8004118:	f7ff fc76 	bl	8003a08 <bno055_delay>
  } else {
    bno055_delay(3);
  }
}
 800411c:	e002      	b.n	8004124 <bno055_setOperationMode+0x28>
    bno055_delay(3);
 800411e:	2003      	movs	r0, #3
 8004120:	f7ff fc72 	bl	8003a08 <bno055_delay>
}
 8004124:	bf00      	nop
 8004126:	3708      	adds	r7, #8
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}

0800412c <bno055_setOperationModeConfig>:

void bno055_setOperationModeConfig() {
 800412c:	b580      	push	{r7, lr}
 800412e:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_CONFIG);
 8004130:	2000      	movs	r0, #0
 8004132:	f7ff ffe3 	bl	80040fc <bno055_setOperationMode>
}
 8004136:	bf00      	nop
 8004138:	bd80      	pop	{r7, pc}

0800413a <bno055_setOperationModeNDOF>:

void bno055_setOperationModeNDOF() {
 800413a:	b580      	push	{r7, lr}
 800413c:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_NDOF);
 800413e:	200c      	movs	r0, #12
 8004140:	f7ff ffdc 	bl	80040fc <bno055_setOperationMode>
}
 8004144:	bf00      	nop
 8004146:	bd80      	pop	{r7, pc}

08004148 <BNO_GetCalibrationData>:

void BNO_GetCalibrationData(void){
 8004148:	b580      	push	{r7, lr}
 800414a:	af00      	add	r7, sp, #0
	BNO_Read(BNO055_ACC_OFFSET_X_LSB, 22);
 800414c:	2116      	movs	r1, #22
 800414e:	2055      	movs	r0, #85	@ 0x55
 8004150:	f7ff fc6e 	bl	8003a30 <BNO_Read>
}
 8004154:	bf00      	nop
 8004156:	bd80      	pop	{r7, pc}

08004158 <BNO_SetCalibrationData>:

void BNO_SetCalibrationData(void){
 8004158:	b580      	push	{r7, lr}
 800415a:	b086      	sub	sp, #24
 800415c:	af00      	add	r7, sp, #0
	uint8_t buffer[22];

	  memcpy(&IMU.Calibration_Data.offset.accel, buffer, 6);
 800415e:	463b      	mov	r3, r7
 8004160:	2206      	movs	r2, #6
 8004162:	4619      	mov	r1, r3
 8004164:	4814      	ldr	r0, [pc, #80]	@ (80041b8 <BNO_SetCalibrationData+0x60>)
 8004166:	f012 fba0 	bl	80168aa <memcpy>
	  memcpy(&IMU.Calibration_Data.offset.mag, buffer + 6, 6);
 800416a:	463b      	mov	r3, r7
 800416c:	3306      	adds	r3, #6
 800416e:	2206      	movs	r2, #6
 8004170:	4619      	mov	r1, r3
 8004172:	4812      	ldr	r0, [pc, #72]	@ (80041bc <BNO_SetCalibrationData+0x64>)
 8004174:	f012 fb99 	bl	80168aa <memcpy>
	  memcpy(&IMU.Calibration_Data.offset.gyro, buffer + 12, 6);
 8004178:	463b      	mov	r3, r7
 800417a:	330c      	adds	r3, #12
 800417c:	2206      	movs	r2, #6
 800417e:	4619      	mov	r1, r3
 8004180:	480f      	ldr	r0, [pc, #60]	@ (80041c0 <BNO_SetCalibrationData+0x68>)
 8004182:	f012 fb92 	bl	80168aa <memcpy>
	  memcpy(&IMU.Calibration_Data.radius.accel, buffer + 18, 2);
 8004186:	463b      	mov	r3, r7
 8004188:	3312      	adds	r3, #18
 800418a:	881b      	ldrh	r3, [r3, #0]
 800418c:	b29a      	uxth	r2, r3
 800418e:	4b0d      	ldr	r3, [pc, #52]	@ (80041c4 <BNO_SetCalibrationData+0x6c>)
 8004190:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
	  memcpy(&IMU.Calibration_Data.radius.mag, buffer + 20, 2);
 8004194:	463b      	mov	r3, r7
 8004196:	3314      	adds	r3, #20
 8004198:	881b      	ldrh	r3, [r3, #0]
 800419a:	b29a      	uxth	r2, r3
 800419c:	4b09      	ldr	r3, [pc, #36]	@ (80041c4 <BNO_SetCalibrationData+0x6c>)
 800419e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

	BNO_Write_MB(BNO055_ACC_OFFSET_X_LSB, 22, buffer);
 80041a2:	463b      	mov	r3, r7
 80041a4:	461a      	mov	r2, r3
 80041a6:	2116      	movs	r1, #22
 80041a8:	2055      	movs	r0, #85	@ 0x55
 80041aa:	f7ff fc89 	bl	8003ac0 <BNO_Write_MB>
}
 80041ae:	bf00      	nop
 80041b0:	3718      	adds	r7, #24
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}
 80041b6:	bf00      	nop
 80041b8:	240014c6 	.word	0x240014c6
 80041bc:	240014c0 	.word	0x240014c0
 80041c0:	240014ba 	.word	0x240014ba
 80041c4:	24001470 	.word	0x24001470

080041c8 <BNO_Init>:

void BNO_Init(void){
 80041c8:	b580      	push	{r7, lr}
 80041ca:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(IMU_RST_GPIO_Port, IMU_RST_Pin, SET);
 80041cc:	2201      	movs	r2, #1
 80041ce:	2104      	movs	r1, #4
 80041d0:	4808      	ldr	r0, [pc, #32]	@ (80041f4 <BNO_Init+0x2c>)
 80041d2:	f004 fe57 	bl	8008e84 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IMU_BOOT_GPIO_Port, IMU_BOOT_Pin, SET);
 80041d6:	2201      	movs	r2, #1
 80041d8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80041dc:	4806      	ldr	r0, [pc, #24]	@ (80041f8 <BNO_Init+0x30>)
 80041de:	f004 fe51 	bl	8008e84 <HAL_GPIO_WritePin>

	bno055_delay(100);
 80041e2:	2064      	movs	r0, #100	@ 0x64
 80041e4:	f7ff fc10 	bl	8003a08 <bno055_delay>

	BNO_CurrentState = Reset;
 80041e8:	4b04      	ldr	r3, [pc, #16]	@ (80041fc <BNO_Init+0x34>)
 80041ea:	2204      	movs	r2, #4
 80041ec:	701a      	strb	r2, [r3, #0]
}
 80041ee:	bf00      	nop
 80041f0:	bd80      	pop	{r7, pc}
 80041f2:	bf00      	nop
 80041f4:	58020c00 	.word	0x58020c00
 80041f8:	58020400 	.word	0x58020400
 80041fc:	2400146c 	.word	0x2400146c

08004200 <BNO_Config>:

void BNO_Config(void){
 8004200:	b580      	push	{r7, lr}
 8004202:	af00      	add	r7, sp, #0
	static uint8_t ConfigFlag = 0;

	switch (ConfigFlag) {
 8004204:	4b20      	ldr	r3, [pc, #128]	@ (8004288 <BNO_Config+0x88>)
 8004206:	781b      	ldrb	r3, [r3, #0]
 8004208:	2b03      	cmp	r3, #3
 800420a:	d839      	bhi.n	8004280 <BNO_Config+0x80>
 800420c:	a201      	add	r2, pc, #4	@ (adr r2, 8004214 <BNO_Config+0x14>)
 800420e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004212:	bf00      	nop
 8004214:	08004225 	.word	0x08004225
 8004218:	08004235 	.word	0x08004235
 800421c:	08004241 	.word	0x08004241
 8004220:	08004263 	.word	0x08004263
		case 0:
			BNO_Write(BNO055_SYS_TRIGGER,0x00);
 8004224:	2100      	movs	r1, #0
 8004226:	203f      	movs	r0, #63	@ 0x3f
 8004228:	f7ff fc28 	bl	8003a7c <BNO_Write>
			ConfigFlag = 1;
 800422c:	4b16      	ldr	r3, [pc, #88]	@ (8004288 <BNO_Config+0x88>)
 800422e:	2201      	movs	r2, #1
 8004230:	701a      	strb	r2, [r3, #0]
			break;
 8004232:	e026      	b.n	8004282 <BNO_Config+0x82>
		case 1:
			bno055_setOperationModeConfig();
 8004234:	f7ff ff7a 	bl	800412c <bno055_setOperationModeConfig>
			ConfigFlag = 2;
 8004238:	4b13      	ldr	r3, [pc, #76]	@ (8004288 <BNO_Config+0x88>)
 800423a:	2202      	movs	r2, #2
 800423c:	701a      	strb	r2, [r3, #0]
			break;
 800423e:	e020      	b.n	8004282 <BNO_Config+0x82>
		case 2:
			BNO_Read(BNO055_OPR_MODE, 1);
 8004240:	2101      	movs	r1, #1
 8004242:	203d      	movs	r0, #61	@ 0x3d
 8004244:	f7ff fbf4 	bl	8003a30 <BNO_Read>
			if(IMU.Op_Mode == BNO055_OPERATION_MODE_CONFIG){
 8004248:	4b10      	ldr	r3, [pc, #64]	@ (800428c <BNO_Config+0x8c>)
 800424a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800424e:	2b00      	cmp	r3, #0
 8004250:	d103      	bne.n	800425a <BNO_Config+0x5a>
				ConfigFlag = 3;
 8004252:	4b0d      	ldr	r3, [pc, #52]	@ (8004288 <BNO_Config+0x88>)
 8004254:	2203      	movs	r2, #3
 8004256:	701a      	strb	r2, [r3, #0]
			}
			else ConfigFlag = 1;
			break;
 8004258:	e013      	b.n	8004282 <BNO_Config+0x82>
			else ConfigFlag = 1;
 800425a:	4b0b      	ldr	r3, [pc, #44]	@ (8004288 <BNO_Config+0x88>)
 800425c:	2201      	movs	r2, #1
 800425e:	701a      	strb	r2, [r3, #0]
			break;
 8004260:	e00f      	b.n	8004282 <BNO_Config+0x82>
		case 3:
			BNO_Read(BNO055_CHIP_ID, 4);
 8004262:	2104      	movs	r1, #4
 8004264:	2000      	movs	r0, #0
 8004266:	f7ff fbe3 	bl	8003a30 <BNO_Read>

			if(IMU.ID == BNO055_ID){
 800426a:	4b08      	ldr	r3, [pc, #32]	@ (800428c <BNO_Config+0x8c>)
 800426c:	781b      	ldrb	r3, [r3, #0]
 800426e:	2ba0      	cmp	r3, #160	@ 0xa0
 8004270:	d102      	bne.n	8004278 <BNO_Config+0x78>
				BNO_CurrentState = Calibration;
 8004272:	4b07      	ldr	r3, [pc, #28]	@ (8004290 <BNO_Config+0x90>)
 8004274:	2202      	movs	r2, #2
 8004276:	701a      	strb	r2, [r3, #0]
			}
			ConfigFlag = 0;
 8004278:	4b03      	ldr	r3, [pc, #12]	@ (8004288 <BNO_Config+0x88>)
 800427a:	2200      	movs	r2, #0
 800427c:	701a      	strb	r2, [r3, #0]
			break;
 800427e:	e000      	b.n	8004282 <BNO_Config+0x82>
		default:
			break;
 8004280:	bf00      	nop
	}

}
 8004282:	bf00      	nop
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	240014d0 	.word	0x240014d0
 800428c:	24001470 	.word	0x24001470
 8004290:	2400146c 	.word	0x2400146c

08004294 <BNO_CalibrationStatus>:

void BNO_CalibrationStatus(void){
 8004294:	b580      	push	{r7, lr}
 8004296:	af00      	add	r7, sp, #0
	static uint8_t CalibrationFlag = 0;
	static uint8_t Calibrated = 1;

	switch (CalibrationFlag) {
 8004298:	4b3d      	ldr	r3, [pc, #244]	@ (8004390 <BNO_CalibrationStatus+0xfc>)
 800429a:	781b      	ldrb	r3, [r3, #0]
 800429c:	2b07      	cmp	r3, #7
 800429e:	d870      	bhi.n	8004382 <BNO_CalibrationStatus+0xee>
 80042a0:	a201      	add	r2, pc, #4	@ (adr r2, 80042a8 <BNO_CalibrationStatus+0x14>)
 80042a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042a6:	bf00      	nop
 80042a8:	080042c9 	.word	0x080042c9
 80042ac:	080042d9 	.word	0x080042d9
 80042b0:	080042e5 	.word	0x080042e5
 80042b4:	0800431d 	.word	0x0800431d
 80042b8:	08004337 	.word	0x08004337
 80042bc:	08004343 	.word	0x08004343
 80042c0:	08004365 	.word	0x08004365
 80042c4:	08004377 	.word	0x08004377
		case 0:
			BNO_Write(BNO055_SYS_TRIGGER,0x00);
 80042c8:	2100      	movs	r1, #0
 80042ca:	203f      	movs	r0, #63	@ 0x3f
 80042cc:	f7ff fbd6 	bl	8003a7c <BNO_Write>
			CalibrationFlag = 1;
 80042d0:	4b2f      	ldr	r3, [pc, #188]	@ (8004390 <BNO_CalibrationStatus+0xfc>)
 80042d2:	2201      	movs	r2, #1
 80042d4:	701a      	strb	r2, [r3, #0]
			break;
 80042d6:	e059      	b.n	800438c <BNO_CalibrationStatus+0xf8>
		case 1:
			bno055_setOperationModeNDOF();
 80042d8:	f7ff ff2f 	bl	800413a <bno055_setOperationModeNDOF>
			CalibrationFlag = 2;
 80042dc:	4b2c      	ldr	r3, [pc, #176]	@ (8004390 <BNO_CalibrationStatus+0xfc>)
 80042de:	2202      	movs	r2, #2
 80042e0:	701a      	strb	r2, [r3, #0]
			break;
 80042e2:	e053      	b.n	800438c <BNO_CalibrationStatus+0xf8>
		case 2:
			BNO_Read(BNO055_OPR_MODE, 1);
 80042e4:	2101      	movs	r1, #1
 80042e6:	203d      	movs	r0, #61	@ 0x3d
 80042e8:	f7ff fba2 	bl	8003a30 <BNO_Read>
			if(IMU.Op_Mode == BNO055_OPERATION_MODE_NDOF){
 80042ec:	4b29      	ldr	r3, [pc, #164]	@ (8004394 <BNO_CalibrationStatus+0x100>)
 80042ee:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80042f2:	2b0c      	cmp	r3, #12
 80042f4:	d10e      	bne.n	8004314 <BNO_CalibrationStatus+0x80>
				if(Calibrated){
 80042f6:	4b28      	ldr	r3, [pc, #160]	@ (8004398 <BNO_CalibrationStatus+0x104>)
 80042f8:	781b      	ldrb	r3, [r3, #0]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d006      	beq.n	800430c <BNO_CalibrationStatus+0x78>
					CalibrationFlag = 0;
 80042fe:	4b24      	ldr	r3, [pc, #144]	@ (8004390 <BNO_CalibrationStatus+0xfc>)
 8004300:	2200      	movs	r2, #0
 8004302:	701a      	strb	r2, [r3, #0]
					BNO_CurrentState = Operation;
 8004304:	4b25      	ldr	r3, [pc, #148]	@ (800439c <BNO_CalibrationStatus+0x108>)
 8004306:	2203      	movs	r2, #3
 8004308:	701a      	strb	r2, [r3, #0]
				}
				else CalibrationFlag = 3;
			}
			else CalibrationFlag = 1;
			break;
 800430a:	e03f      	b.n	800438c <BNO_CalibrationStatus+0xf8>
				else CalibrationFlag = 3;
 800430c:	4b20      	ldr	r3, [pc, #128]	@ (8004390 <BNO_CalibrationStatus+0xfc>)
 800430e:	2203      	movs	r2, #3
 8004310:	701a      	strb	r2, [r3, #0]
			break;
 8004312:	e03b      	b.n	800438c <BNO_CalibrationStatus+0xf8>
			else CalibrationFlag = 1;
 8004314:	4b1e      	ldr	r3, [pc, #120]	@ (8004390 <BNO_CalibrationStatus+0xfc>)
 8004316:	2201      	movs	r2, #1
 8004318:	701a      	strb	r2, [r3, #0]
			break;
 800431a:	e037      	b.n	800438c <BNO_CalibrationStatus+0xf8>
		case 3:
			BNO_Read(BNO055_CALIB_STAT, 1);
 800431c:	2101      	movs	r1, #1
 800431e:	2035      	movs	r0, #53	@ 0x35
 8004320:	f7ff fb86 	bl	8003a30 <BNO_Read>
			if(IMU.CalSatus.Full == 0xFF){
 8004324:	4b1b      	ldr	r3, [pc, #108]	@ (8004394 <BNO_CalibrationStatus+0x100>)
 8004326:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800432a:	2bff      	cmp	r3, #255	@ 0xff
 800432c:	d12d      	bne.n	800438a <BNO_CalibrationStatus+0xf6>
				CalibrationFlag = 4;
 800432e:	4b18      	ldr	r3, [pc, #96]	@ (8004390 <BNO_CalibrationStatus+0xfc>)
 8004330:	2204      	movs	r2, #4
 8004332:	701a      	strb	r2, [r3, #0]
			}
			break;
 8004334:	e029      	b.n	800438a <BNO_CalibrationStatus+0xf6>
		case 4:
			bno055_setOperationModeConfig();
 8004336:	f7ff fef9 	bl	800412c <bno055_setOperationModeConfig>
			CalibrationFlag = 5;
 800433a:	4b15      	ldr	r3, [pc, #84]	@ (8004390 <BNO_CalibrationStatus+0xfc>)
 800433c:	2205      	movs	r2, #5
 800433e:	701a      	strb	r2, [r3, #0]
			break;
 8004340:	e024      	b.n	800438c <BNO_CalibrationStatus+0xf8>
		case 5:
			BNO_Read(BNO055_OPR_MODE, 1);
 8004342:	2101      	movs	r1, #1
 8004344:	203d      	movs	r0, #61	@ 0x3d
 8004346:	f7ff fb73 	bl	8003a30 <BNO_Read>
			if(IMU.Op_Mode == BNO055_OPERATION_MODE_CONFIG){
 800434a:	4b12      	ldr	r3, [pc, #72]	@ (8004394 <BNO_CalibrationStatus+0x100>)
 800434c:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8004350:	2b00      	cmp	r3, #0
 8004352:	d103      	bne.n	800435c <BNO_CalibrationStatus+0xc8>
				CalibrationFlag = 6;
 8004354:	4b0e      	ldr	r3, [pc, #56]	@ (8004390 <BNO_CalibrationStatus+0xfc>)
 8004356:	2206      	movs	r2, #6
 8004358:	701a      	strb	r2, [r3, #0]

			}
			else CalibrationFlag = 4;
			break;
 800435a:	e017      	b.n	800438c <BNO_CalibrationStatus+0xf8>
			else CalibrationFlag = 4;
 800435c:	4b0c      	ldr	r3, [pc, #48]	@ (8004390 <BNO_CalibrationStatus+0xfc>)
 800435e:	2204      	movs	r2, #4
 8004360:	701a      	strb	r2, [r3, #0]
			break;
 8004362:	e013      	b.n	800438c <BNO_CalibrationStatus+0xf8>
		case 6:
			BNO_GetCalibrationData();
 8004364:	f7ff fef0 	bl	8004148 <BNO_GetCalibrationData>
			Calibrated = 1;
 8004368:	4b0b      	ldr	r3, [pc, #44]	@ (8004398 <BNO_CalibrationStatus+0x104>)
 800436a:	2201      	movs	r2, #1
 800436c:	701a      	strb	r2, [r3, #0]
			CalibrationFlag = 1;
 800436e:	4b08      	ldr	r3, [pc, #32]	@ (8004390 <BNO_CalibrationStatus+0xfc>)
 8004370:	2201      	movs	r2, #1
 8004372:	701a      	strb	r2, [r3, #0]
			break;
 8004374:	e00a      	b.n	800438c <BNO_CalibrationStatus+0xf8>
		case 7:
			BNO_SetCalibrationData();
 8004376:	f7ff feef 	bl	8004158 <BNO_SetCalibrationData>
			CalibrationFlag = 1;
 800437a:	4b05      	ldr	r3, [pc, #20]	@ (8004390 <BNO_CalibrationStatus+0xfc>)
 800437c:	2201      	movs	r2, #1
 800437e:	701a      	strb	r2, [r3, #0]
			break;
 8004380:	e004      	b.n	800438c <BNO_CalibrationStatus+0xf8>
		default:
			CalibrationFlag = 0;
 8004382:	4b03      	ldr	r3, [pc, #12]	@ (8004390 <BNO_CalibrationStatus+0xfc>)
 8004384:	2200      	movs	r2, #0
 8004386:	701a      	strb	r2, [r3, #0]
			break;
 8004388:	e000      	b.n	800438c <BNO_CalibrationStatus+0xf8>
			break;
 800438a:	bf00      	nop
    	BNO_CurrentState = Operation;
    }
    else bno055_setOperationModeNDOF();
    */

}
 800438c:	bf00      	nop
 800438e:	bd80      	pop	{r7, pc}
 8004390:	240014d1 	.word	0x240014d1
 8004394:	24001470 	.word	0x24001470
 8004398:	24000008 	.word	0x24000008
 800439c:	2400146c 	.word	0x2400146c

080043a0 <BNO_GetData>:

void BNO_GetData(void){
 80043a0:	b580      	push	{r7, lr}
 80043a2:	af00      	add	r7, sp, #0
	BNO_Read(BNO055_ACC_DATA_X_LSB,24);
 80043a4:	2118      	movs	r1, #24
 80043a6:	2008      	movs	r0, #8
 80043a8:	f7ff fb42 	bl	8003a30 <BNO_Read>
}
 80043ac:	bf00      	nop
 80043ae:	bd80      	pop	{r7, pc}

080043b0 <BNO_Receive>:

void BNO_Receive(uint8_t Buffer){
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b082      	sub	sp, #8
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	4603      	mov	r3, r0
 80043b8:	71fb      	strb	r3, [r7, #7]
	static uint8_t MsgSize = 0;
	static uint8_t Counter = 0;

	BNO_ComsCounter = 0;
 80043ba:	4b2c      	ldr	r3, [pc, #176]	@ (800446c <BNO_Receive+0xbc>)
 80043bc:	2200      	movs	r2, #0
 80043be:	701a      	strb	r2, [r3, #0]

	switch (BNO_Rx_Status) {
 80043c0:	4b2b      	ldr	r3, [pc, #172]	@ (8004470 <BNO_Receive+0xc0>)
 80043c2:	781b      	ldrb	r3, [r3, #0]
 80043c4:	2bff      	cmp	r3, #255	@ 0xff
 80043c6:	d027      	beq.n	8004418 <BNO_Receive+0x68>
 80043c8:	2bff      	cmp	r3, #255	@ 0xff
 80043ca:	dc46      	bgt.n	800445a <BNO_Receive+0xaa>
 80043cc:	2bee      	cmp	r3, #238	@ 0xee
 80043ce:	d017      	beq.n	8004400 <BNO_Receive+0x50>
 80043d0:	2bee      	cmp	r3, #238	@ 0xee
 80043d2:	dc42      	bgt.n	800445a <BNO_Receive+0xaa>
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d002      	beq.n	80043de <BNO_Receive+0x2e>
 80043d8:	2bbb      	cmp	r3, #187	@ 0xbb
 80043da:	d00a      	beq.n	80043f2 <BNO_Receive+0x42>
				BNO_EmptyingBuffer();
			}

			break;
		default:
			break;
 80043dc:	e03d      	b.n	800445a <BNO_Receive+0xaa>
			if(Buffer == Read_Response || Buffer == Header) BNO_Rx_Status = Buffer;
 80043de:	79fb      	ldrb	r3, [r7, #7]
 80043e0:	2bbb      	cmp	r3, #187	@ 0xbb
 80043e2:	d002      	beq.n	80043ea <BNO_Receive+0x3a>
 80043e4:	79fb      	ldrb	r3, [r7, #7]
 80043e6:	2bee      	cmp	r3, #238	@ 0xee
 80043e8:	d139      	bne.n	800445e <BNO_Receive+0xae>
 80043ea:	4a21      	ldr	r2, [pc, #132]	@ (8004470 <BNO_Receive+0xc0>)
 80043ec:	79fb      	ldrb	r3, [r7, #7]
 80043ee:	7013      	strb	r3, [r2, #0]
			break;
 80043f0:	e035      	b.n	800445e <BNO_Receive+0xae>
			MsgSize = Buffer;
 80043f2:	4a20      	ldr	r2, [pc, #128]	@ (8004474 <BNO_Receive+0xc4>)
 80043f4:	79fb      	ldrb	r3, [r7, #7]
 80043f6:	7013      	strb	r3, [r2, #0]
			BNO_Rx_Status = Emptying_Buffer;
 80043f8:	4b1d      	ldr	r3, [pc, #116]	@ (8004470 <BNO_Receive+0xc0>)
 80043fa:	22ff      	movs	r2, #255	@ 0xff
 80043fc:	701a      	strb	r2, [r3, #0]
			break;
 80043fe:	e031      	b.n	8004464 <BNO_Receive+0xb4>
			BNO_ErrorHandler = Buffer;
 8004400:	4a1d      	ldr	r2, [pc, #116]	@ (8004478 <BNO_Receive+0xc8>)
 8004402:	79fb      	ldrb	r3, [r7, #7]
 8004404:	7013      	strb	r3, [r2, #0]
			BNO_Rx_Status = AwaitingMsg;
 8004406:	4b1a      	ldr	r3, [pc, #104]	@ (8004470 <BNO_Receive+0xc0>)
 8004408:	2200      	movs	r2, #0
 800440a:	701a      	strb	r2, [r3, #0]
			memset(BNO_RxBuffer, 0, sizeof(BNO_RxBuffer));
 800440c:	22ff      	movs	r2, #255	@ 0xff
 800440e:	2100      	movs	r1, #0
 8004410:	481a      	ldr	r0, [pc, #104]	@ (800447c <BNO_Receive+0xcc>)
 8004412:	f012 f9b0 	bl	8016776 <memset>
			break;
 8004416:	e025      	b.n	8004464 <BNO_Receive+0xb4>
			BNO_RxBuffer[Counter + 1] = Buffer;
 8004418:	4b19      	ldr	r3, [pc, #100]	@ (8004480 <BNO_Receive+0xd0>)
 800441a:	781b      	ldrb	r3, [r3, #0]
 800441c:	3301      	adds	r3, #1
 800441e:	4917      	ldr	r1, [pc, #92]	@ (800447c <BNO_Receive+0xcc>)
 8004420:	79fa      	ldrb	r2, [r7, #7]
 8004422:	54ca      	strb	r2, [r1, r3]
			Counter++;
 8004424:	4b16      	ldr	r3, [pc, #88]	@ (8004480 <BNO_Receive+0xd0>)
 8004426:	781b      	ldrb	r3, [r3, #0]
 8004428:	3301      	adds	r3, #1
 800442a:	b2da      	uxtb	r2, r3
 800442c:	4b14      	ldr	r3, [pc, #80]	@ (8004480 <BNO_Receive+0xd0>)
 800442e:	701a      	strb	r2, [r3, #0]
			if(Counter == MsgSize){
 8004430:	4b13      	ldr	r3, [pc, #76]	@ (8004480 <BNO_Receive+0xd0>)
 8004432:	781a      	ldrb	r2, [r3, #0]
 8004434:	4b0f      	ldr	r3, [pc, #60]	@ (8004474 <BNO_Receive+0xc4>)
 8004436:	781b      	ldrb	r3, [r3, #0]
 8004438:	429a      	cmp	r2, r3
 800443a:	d112      	bne.n	8004462 <BNO_Receive+0xb2>
				Counter = 0;
 800443c:	4b10      	ldr	r3, [pc, #64]	@ (8004480 <BNO_Receive+0xd0>)
 800443e:	2200      	movs	r2, #0
 8004440:	701a      	strb	r2, [r3, #0]
				MsgSize = 0;
 8004442:	4b0c      	ldr	r3, [pc, #48]	@ (8004474 <BNO_Receive+0xc4>)
 8004444:	2200      	movs	r2, #0
 8004446:	701a      	strb	r2, [r3, #0]
				BNO_Rx_Status = AwaitingMsg;
 8004448:	4b09      	ldr	r3, [pc, #36]	@ (8004470 <BNO_Receive+0xc0>)
 800444a:	2200      	movs	r2, #0
 800444c:	701a      	strb	r2, [r3, #0]
				BNO_ErrorHandler = ReadSucces;
 800444e:	4b0a      	ldr	r3, [pc, #40]	@ (8004478 <BNO_Receive+0xc8>)
 8004450:	220b      	movs	r2, #11
 8004452:	701a      	strb	r2, [r3, #0]
				BNO_EmptyingBuffer();
 8004454:	f7ff fe20 	bl	8004098 <BNO_EmptyingBuffer>
			break;
 8004458:	e003      	b.n	8004462 <BNO_Receive+0xb2>
			break;
 800445a:	bf00      	nop
 800445c:	e002      	b.n	8004464 <BNO_Receive+0xb4>
			break;
 800445e:	bf00      	nop
 8004460:	e000      	b.n	8004464 <BNO_Receive+0xb4>
			break;
 8004462:	bf00      	nop
	}
}
 8004464:	bf00      	nop
 8004466:	3708      	adds	r7, #8
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}
 800446c:	2400146a 	.word	0x2400146a
 8004470:	24001468 	.word	0x24001468
 8004474:	240014d2 	.word	0x240014d2
 8004478:	24001469 	.word	0x24001469
 800447c:	24001368 	.word	0x24001368
 8004480:	240014d3 	.word	0x240014d3

08004484 <BNO_FaultManager>:

void BNO_FaultManager(void){
 8004484:	b580      	push	{r7, lr}
 8004486:	b082      	sub	sp, #8
 8004488:	af00      	add	r7, sp, #0
	if(BNO_ComsCounter > 3){
 800448a:	4b13      	ldr	r3, [pc, #76]	@ (80044d8 <BNO_FaultManager+0x54>)
 800448c:	781b      	ldrb	r3, [r3, #0]
 800448e:	2b03      	cmp	r3, #3
 8004490:	d90f      	bls.n	80044b2 <BNO_FaultManager+0x2e>
		Reset_UART(&huart3);
 8004492:	4812      	ldr	r0, [pc, #72]	@ (80044dc <BNO_FaultManager+0x58>)
 8004494:	f7fe fd7c 	bl	8002f90 <Reset_UART>
		BNO_Rx_Status = AwaitingMsg;
 8004498:	4b11      	ldr	r3, [pc, #68]	@ (80044e0 <BNO_FaultManager+0x5c>)
 800449a:	2200      	movs	r2, #0
 800449c:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_DMA(&huart3, &BNO_BufferByte,1);
 800449e:	2201      	movs	r2, #1
 80044a0:	4910      	ldr	r1, [pc, #64]	@ (80044e4 <BNO_FaultManager+0x60>)
 80044a2:	480e      	ldr	r0, [pc, #56]	@ (80044dc <BNO_FaultManager+0x58>)
 80044a4:	f00a f882 	bl	800e5ac <HAL_UART_Receive_DMA>
		memset(BNO_RxBuffer, 0, sizeof(BNO_RxBuffer));
 80044a8:	22ff      	movs	r2, #255	@ 0xff
 80044aa:	2100      	movs	r1, #0
 80044ac:	480e      	ldr	r0, [pc, #56]	@ (80044e8 <BNO_FaultManager+0x64>)
 80044ae:	f012 f962 	bl	8016776 <memset>
	}
	if(BNO_ErrorHandler == WRONG_START_BYTE){
 80044b2:	4b0e      	ldr	r3, [pc, #56]	@ (80044ec <BNO_FaultManager+0x68>)
 80044b4:	781b      	ldrb	r3, [r3, #0]
 80044b6:	2b06      	cmp	r3, #6
 80044b8:	d10a      	bne.n	80044d0 <BNO_FaultManager+0x4c>
		uint8_t Buffer = 0x00;
 80044ba:	2300      	movs	r3, #0
 80044bc:	71fb      	strb	r3, [r7, #7]

		HAL_UART_Transmit_IT(&huart3, &Buffer, 1);
 80044be:	1dfb      	adds	r3, r7, #7
 80044c0:	2201      	movs	r2, #1
 80044c2:	4619      	mov	r1, r3
 80044c4:	4805      	ldr	r0, [pc, #20]	@ (80044dc <BNO_FaultManager+0x58>)
 80044c6:	f009 ff91 	bl	800e3ec <HAL_UART_Transmit_IT>
		BNO_ErrorHandler = 0;
 80044ca:	4b08      	ldr	r3, [pc, #32]	@ (80044ec <BNO_FaultManager+0x68>)
 80044cc:	2200      	movs	r2, #0
 80044ce:	701a      	strb	r2, [r3, #0]
	}
}
 80044d0:	bf00      	nop
 80044d2:	3708      	adds	r7, #8
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}
 80044d8:	2400146a 	.word	0x2400146a
 80044dc:	240010a0 	.word	0x240010a0
 80044e0:	24001468 	.word	0x24001468
 80044e4:	24001467 	.word	0x24001467
 80044e8:	24001368 	.word	0x24001368
 80044ec:	24001469 	.word	0x24001469

080044f0 <BNO_Tasks>:

void BNO_Tasks(void){
 80044f0:	b580      	push	{r7, lr}
 80044f2:	af00      	add	r7, sp, #0
	if(BNO_DelayCounter == 0){
 80044f4:	4b1b      	ldr	r3, [pc, #108]	@ (8004564 <BNO_Tasks+0x74>)
 80044f6:	781b      	ldrb	r3, [r3, #0]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d128      	bne.n	800454e <BNO_Tasks+0x5e>
		switch (BNO_CurrentState) {
 80044fc:	4b1a      	ldr	r3, [pc, #104]	@ (8004568 <BNO_Tasks+0x78>)
 80044fe:	781b      	ldrb	r3, [r3, #0]
 8004500:	2b04      	cmp	r3, #4
 8004502:	d81c      	bhi.n	800453e <BNO_Tasks+0x4e>
 8004504:	a201      	add	r2, pc, #4	@ (adr r2, 800450c <BNO_Tasks+0x1c>)
 8004506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800450a:	bf00      	nop
 800450c:	08004521 	.word	0x08004521
 8004510:	0800452d 	.word	0x0800452d
 8004514:	08004533 	.word	0x08004533
 8004518:	08004539 	.word	0x08004539
 800451c:	08004527 	.word	0x08004527
			case Init:
				BNO_Init();
 8004520:	f7ff fe52 	bl	80041c8 <BNO_Init>
				break;
 8004524:	e00c      	b.n	8004540 <BNO_Tasks+0x50>
			case Reset:
				BNO_SWReset();
 8004526:	f7ff fdd3 	bl	80040d0 <BNO_SWReset>
			break;
 800452a:	e009      	b.n	8004540 <BNO_Tasks+0x50>
			case Configuration:
				BNO_Config();
 800452c:	f7ff fe68 	bl	8004200 <BNO_Config>
				break;
 8004530:	e006      	b.n	8004540 <BNO_Tasks+0x50>
			case Calibration:
				BNO_CalibrationStatus();
 8004532:	f7ff feaf 	bl	8004294 <BNO_CalibrationStatus>
				break;
 8004536:	e003      	b.n	8004540 <BNO_Tasks+0x50>
			case Operation:
				BNO_GetData();
 8004538:	f7ff ff32 	bl	80043a0 <BNO_GetData>
				break;
 800453c:	e000      	b.n	8004540 <BNO_Tasks+0x50>

			default:
				break;
 800453e:	bf00      	nop
		}
		++BNO_ComsCounter;
 8004540:	4b0a      	ldr	r3, [pc, #40]	@ (800456c <BNO_Tasks+0x7c>)
 8004542:	781b      	ldrb	r3, [r3, #0]
 8004544:	3301      	adds	r3, #1
 8004546:	b2da      	uxtb	r2, r3
 8004548:	4b08      	ldr	r3, [pc, #32]	@ (800456c <BNO_Tasks+0x7c>)
 800454a:	701a      	strb	r2, [r3, #0]
 800454c:	e005      	b.n	800455a <BNO_Tasks+0x6a>
	}
	else{
		--BNO_DelayCounter;
 800454e:	4b05      	ldr	r3, [pc, #20]	@ (8004564 <BNO_Tasks+0x74>)
 8004550:	781b      	ldrb	r3, [r3, #0]
 8004552:	3b01      	subs	r3, #1
 8004554:	b2da      	uxtb	r2, r3
 8004556:	4b03      	ldr	r3, [pc, #12]	@ (8004564 <BNO_Tasks+0x74>)
 8004558:	701a      	strb	r2, [r3, #0]
	}
	BNO_FaultManager();
 800455a:	f7ff ff93 	bl	8004484 <BNO_FaultManager>
}
 800455e:	bf00      	nop
 8004560:	bd80      	pop	{r7, pc}
 8004562:	bf00      	nop
 8004564:	2400146b 	.word	0x2400146b
 8004568:	2400146c 	.word	0x2400146c
 800456c:	2400146a 	.word	0x2400146a

08004570 <LED_blink>:

		.G_LED.LED_GPIO_GPIOx = LED_5_GPIO_Port,
		.G_LED.LED_GPIO_Pin   = LED_5_Pin
};

LED_config_t LED_blink(LED_config_t LED){
 8004570:	b084      	sub	sp, #16
 8004572:	b590      	push	{r4, r7, lr}
 8004574:	b083      	sub	sp, #12
 8004576:	af00      	add	r7, sp, #0
 8004578:	6078      	str	r0, [r7, #4]
 800457a:	f107 001c 	add.w	r0, r7, #28
 800457e:	e880 000e 	stmia.w	r0, {r1, r2, r3}

		switch (LED.Blink_status) {
 8004582:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004586:	2b00      	cmp	r3, #0
 8004588:	d002      	beq.n	8004590 <LED_blink+0x20>
 800458a:	2b01      	cmp	r3, #1
 800458c:	d010      	beq.n	80045b0 <LED_blink+0x40>
 800458e:	e01f      	b.n	80045d0 <LED_blink+0x60>
			case 0x00:
				if(LED.count >= LED.Time_Off){
 8004590:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8004592:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004594:	429a      	cmp	r2, r3
 8004596:	d31f      	bcc.n	80045d8 <LED_blink+0x68>
					HAL_GPIO_WritePin(LED.LED_GPIO_GPIOx, LED.LED_GPIO_Pin, SET);
 8004598:	69fb      	ldr	r3, [r7, #28]
 800459a:	8c39      	ldrh	r1, [r7, #32]
 800459c:	2201      	movs	r2, #1
 800459e:	4618      	mov	r0, r3
 80045a0:	f004 fc70 	bl	8008e84 <HAL_GPIO_WritePin>
					LED.Blink_status = 1;
 80045a4:	2301      	movs	r3, #1
 80045a6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
					LED.count = 0;
 80045aa:	2300      	movs	r3, #0
 80045ac:	853b      	strh	r3, [r7, #40]	@ 0x28
				}
				break;
 80045ae:	e013      	b.n	80045d8 <LED_blink+0x68>
			case 0x01:
				if(LED.count >= LED.Time_On){
 80045b0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80045b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d311      	bcc.n	80045dc <LED_blink+0x6c>
					HAL_GPIO_WritePin(LED.LED_GPIO_GPIOx, LED.LED_GPIO_Pin, RESET);
 80045b8:	69fb      	ldr	r3, [r7, #28]
 80045ba:	8c39      	ldrh	r1, [r7, #32]
 80045bc:	2200      	movs	r2, #0
 80045be:	4618      	mov	r0, r3
 80045c0:	f004 fc60 	bl	8008e84 <HAL_GPIO_WritePin>
					LED.Blink_status = 0;
 80045c4:	2300      	movs	r3, #0
 80045c6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
					LED.count = 0;
 80045ca:	2300      	movs	r3, #0
 80045cc:	853b      	strh	r3, [r7, #40]	@ 0x28
				}
				break;
 80045ce:	e005      	b.n	80045dc <LED_blink+0x6c>
			default:
				LED.Blink_status = 0;
 80045d0:	2300      	movs	r3, #0
 80045d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
				break;
 80045d6:	e002      	b.n	80045de <LED_blink+0x6e>
				break;
 80045d8:	bf00      	nop
 80045da:	e000      	b.n	80045de <LED_blink+0x6e>
				break;
 80045dc:	bf00      	nop
		}

	LED.count++;
 80045de:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80045e0:	3301      	adds	r3, #1
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	853b      	strh	r3, [r7, #40]	@ 0x28
	return LED;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	461c      	mov	r4, r3
 80045ea:	f107 031c 	add.w	r3, r7, #28
 80045ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80045f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	370c      	adds	r7, #12
 80045f8:	46bd      	mov	sp, r7
 80045fa:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80045fe:	b004      	add	sp, #16
 8004600:	4770      	bx	lr

08004602 <LED_Rutine>:

LED_config_t LED_Rutine(LED_config_t LED){
 8004602:	b084      	sub	sp, #16
 8004604:	b590      	push	{r4, r7, lr}
 8004606:	b085      	sub	sp, #20
 8004608:	af02      	add	r7, sp, #8
 800460a:	6078      	str	r0, [r7, #4]
 800460c:	f107 001c 	add.w	r0, r7, #28
 8004610:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if(LED.LED_status == 1){
 8004614:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8004618:	2b01      	cmp	r3, #1
 800461a:	d117      	bne.n	800464c <LED_Rutine+0x4a>
		switch (LED.Sequence) {
 800461c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004620:	2b00      	cmp	r3, #0
 8004622:	d002      	beq.n	800462a <LED_Rutine+0x28>
 8004624:	2b01      	cmp	r3, #1
 8004626:	d007      	beq.n	8004638 <LED_Rutine+0x36>
				break;
			case Blink:
				LED = LED_blink(LED);
				break;
			default:
				break;
 8004628:	e018      	b.n	800465c <LED_Rutine+0x5a>
				HAL_GPIO_WritePin(LED.LED_GPIO_GPIOx, LED.LED_GPIO_Pin, SET);
 800462a:	69fb      	ldr	r3, [r7, #28]
 800462c:	8c39      	ldrh	r1, [r7, #32]
 800462e:	2201      	movs	r2, #1
 8004630:	4618      	mov	r0, r3
 8004632:	f004 fc27 	bl	8008e84 <HAL_GPIO_WritePin>
				break;
 8004636:	e011      	b.n	800465c <LED_Rutine+0x5a>
				LED = LED_blink(LED);
 8004638:	f107 001c 	add.w	r0, r7, #28
 800463c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800463e:	9300      	str	r3, [sp, #0]
 8004640:	f107 031c 	add.w	r3, r7, #28
 8004644:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004646:	f7ff ff93 	bl	8004570 <LED_blink>
				break;
 800464a:	e007      	b.n	800465c <LED_Rutine+0x5a>
		}
	}
	else{
		HAL_GPIO_WritePin(LED.LED_GPIO_GPIOx, LED.LED_GPIO_Pin, RESET);
 800464c:	69fb      	ldr	r3, [r7, #28]
 800464e:	8c39      	ldrh	r1, [r7, #32]
 8004650:	2200      	movs	r2, #0
 8004652:	4618      	mov	r0, r3
 8004654:	f004 fc16 	bl	8008e84 <HAL_GPIO_WritePin>
		LED.count = 0;
 8004658:	2300      	movs	r3, #0
 800465a:	853b      	strh	r3, [r7, #40]	@ 0x28
	}
	return LED;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	461c      	mov	r4, r3
 8004660:	f107 031c 	add.w	r3, r7, #28
 8004664:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004666:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	370c      	adds	r7, #12
 800466e:	46bd      	mov	sp, r7
 8004670:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8004674:	b004      	add	sp, #16
 8004676:	4770      	bx	lr

08004678 <LED_Tasks>:

void LED_Tasks (void){
 8004678:	b590      	push	{r4, r7, lr}
 800467a:	b087      	sub	sp, #28
 800467c:	af02      	add	r7, sp, #8
	LED_Info.R_LED = LED_Rutine(LED_Info.R_LED);
 800467e:	4c24      	ldr	r4, [pc, #144]	@ (8004710 <LED_Tasks+0x98>)
 8004680:	4638      	mov	r0, r7
 8004682:	4b23      	ldr	r3, [pc, #140]	@ (8004710 <LED_Tasks+0x98>)
 8004684:	68da      	ldr	r2, [r3, #12]
 8004686:	9200      	str	r2, [sp, #0]
 8004688:	cb0e      	ldmia	r3, {r1, r2, r3}
 800468a:	f7ff ffba 	bl	8004602 <LED_Rutine>
 800468e:	463b      	mov	r3, r7
 8004690:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004692:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	LED_Info.B_LED1 = LED_Rutine(LED_Info.B_LED1);
 8004696:	4c1e      	ldr	r4, [pc, #120]	@ (8004710 <LED_Tasks+0x98>)
 8004698:	4638      	mov	r0, r7
 800469a:	4b1d      	ldr	r3, [pc, #116]	@ (8004710 <LED_Tasks+0x98>)
 800469c:	69da      	ldr	r2, [r3, #28]
 800469e:	9200      	str	r2, [sp, #0]
 80046a0:	3310      	adds	r3, #16
 80046a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80046a4:	f7ff ffad 	bl	8004602 <LED_Rutine>
 80046a8:	3410      	adds	r4, #16
 80046aa:	463b      	mov	r3, r7
 80046ac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80046ae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	LED_Info.B_LED2 = LED_Rutine(LED_Info.B_LED2);
 80046b2:	4c17      	ldr	r4, [pc, #92]	@ (8004710 <LED_Tasks+0x98>)
 80046b4:	4638      	mov	r0, r7
 80046b6:	4b16      	ldr	r3, [pc, #88]	@ (8004710 <LED_Tasks+0x98>)
 80046b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046ba:	9200      	str	r2, [sp, #0]
 80046bc:	3320      	adds	r3, #32
 80046be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80046c0:	f7ff ff9f 	bl	8004602 <LED_Rutine>
 80046c4:	3420      	adds	r4, #32
 80046c6:	463b      	mov	r3, r7
 80046c8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80046ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	LED_Info.B_LED3 = LED_Rutine(LED_Info.B_LED3);
 80046ce:	4c10      	ldr	r4, [pc, #64]	@ (8004710 <LED_Tasks+0x98>)
 80046d0:	4638      	mov	r0, r7
 80046d2:	4b0f      	ldr	r3, [pc, #60]	@ (8004710 <LED_Tasks+0x98>)
 80046d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80046d6:	9200      	str	r2, [sp, #0]
 80046d8:	3330      	adds	r3, #48	@ 0x30
 80046da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80046dc:	f7ff ff91 	bl	8004602 <LED_Rutine>
 80046e0:	3430      	adds	r4, #48	@ 0x30
 80046e2:	463b      	mov	r3, r7
 80046e4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80046e6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	LED_Info.G_LED = LED_Rutine(LED_Info.G_LED);
 80046ea:	4c09      	ldr	r4, [pc, #36]	@ (8004710 <LED_Tasks+0x98>)
 80046ec:	4638      	mov	r0, r7
 80046ee:	4b08      	ldr	r3, [pc, #32]	@ (8004710 <LED_Tasks+0x98>)
 80046f0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80046f2:	9200      	str	r2, [sp, #0]
 80046f4:	3340      	adds	r3, #64	@ 0x40
 80046f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80046f8:	f7ff ff83 	bl	8004602 <LED_Rutine>
 80046fc:	3440      	adds	r4, #64	@ 0x40
 80046fe:	463b      	mov	r3, r7
 8004700:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004702:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8004706:	bf00      	nop
 8004708:	3714      	adds	r7, #20
 800470a:	46bd      	mov	sp, r7
 800470c:	bd90      	pop	{r4, r7, pc}
 800470e:	bf00      	nop
 8004710:	2400000c 	.word	0x2400000c

08004714 <LR03_AT>:

uint8_t LR03_RxBuffer[256] = {0};

uint8_t Test_1;

void LR03_AT(void){
 8004714:	b580      	push	{r7, lr}
 8004716:	af00      	add	r7, sp, #0

	HAL_UART_Transmit_IT(&huart6, (uint8_t*)"+++\r\n", 5);
 8004718:	2205      	movs	r2, #5
 800471a:	4903      	ldr	r1, [pc, #12]	@ (8004728 <LR03_AT+0x14>)
 800471c:	4803      	ldr	r0, [pc, #12]	@ (800472c <LR03_AT+0x18>)
 800471e:	f009 fe65 	bl	800e3ec <HAL_UART_Transmit_IT>
}
 8004722:	bf00      	nop
 8004724:	bd80      	pop	{r7, pc}
 8004726:	bf00      	nop
 8004728:	08018868 	.word	0x08018868
 800472c:	24001134 	.word	0x24001134

08004730 <LR03_Level>:

void LR03_Level(uint8_t Level){
 8004730:	b580      	push	{r7, lr}
 8004732:	b082      	sub	sp, #8
 8004734:	af00      	add	r7, sp, #0
 8004736:	4603      	mov	r3, r0
 8004738:	71fb      	strb	r3, [r7, #7]
	static uint8_t Level_Command[] = {"AT+LEVEL7\r\n"};
	if(Level > 7) Level = 7;
 800473a:	79fb      	ldrb	r3, [r7, #7]
 800473c:	2b07      	cmp	r3, #7
 800473e:	d901      	bls.n	8004744 <LR03_Level+0x14>
 8004740:	2307      	movs	r3, #7
 8004742:	71fb      	strb	r3, [r7, #7]
	if(Level < 1) Level = 1;
 8004744:	79fb      	ldrb	r3, [r7, #7]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d101      	bne.n	800474e <LR03_Level+0x1e>
 800474a:	2301      	movs	r3, #1
 800474c:	71fb      	strb	r3, [r7, #7]
	Level_Command[8] = Level + 48;
 800474e:	79fb      	ldrb	r3, [r7, #7]
 8004750:	3330      	adds	r3, #48	@ 0x30
 8004752:	b2da      	uxtb	r2, r3
 8004754:	4b05      	ldr	r3, [pc, #20]	@ (800476c <LR03_Level+0x3c>)
 8004756:	721a      	strb	r2, [r3, #8]
	HAL_UART_Transmit_IT(&huart6, Level_Command, 11);
 8004758:	220b      	movs	r2, #11
 800475a:	4904      	ldr	r1, [pc, #16]	@ (800476c <LR03_Level+0x3c>)
 800475c:	4804      	ldr	r0, [pc, #16]	@ (8004770 <LR03_Level+0x40>)
 800475e:	f009 fe45 	bl	800e3ec <HAL_UART_Transmit_IT>
}
 8004762:	bf00      	nop
 8004764:	3708      	adds	r7, #8
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	2400005c 	.word	0x2400005c
 8004770:	24001134 	.word	0x24001134

08004774 <LR03_Receive>:

void LR03_Receive(uint8_t Data){
 8004774:	b480      	push	{r7}
 8004776:	b083      	sub	sp, #12
 8004778:	af00      	add	r7, sp, #0
 800477a:	4603      	mov	r3, r0
 800477c:	71fb      	strb	r3, [r7, #7]
	static uint8_t DataPointer = 0;
	LR03_RxBuffer[DataPointer] = Data;
 800477e:	4b09      	ldr	r3, [pc, #36]	@ (80047a4 <LR03_Receive+0x30>)
 8004780:	781b      	ldrb	r3, [r3, #0]
 8004782:	4619      	mov	r1, r3
 8004784:	4a08      	ldr	r2, [pc, #32]	@ (80047a8 <LR03_Receive+0x34>)
 8004786:	79fb      	ldrb	r3, [r7, #7]
 8004788:	5453      	strb	r3, [r2, r1]
	DataPointer++;
 800478a:	4b06      	ldr	r3, [pc, #24]	@ (80047a4 <LR03_Receive+0x30>)
 800478c:	781b      	ldrb	r3, [r3, #0]
 800478e:	3301      	adds	r3, #1
 8004790:	b2da      	uxtb	r2, r3
 8004792:	4b04      	ldr	r3, [pc, #16]	@ (80047a4 <LR03_Receive+0x30>)
 8004794:	701a      	strb	r2, [r3, #0]
}
 8004796:	bf00      	nop
 8004798:	370c      	adds	r7, #12
 800479a:	46bd      	mov	sp, r7
 800479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a0:	4770      	bx	lr
 80047a2:	bf00      	nop
 80047a4:	240015d5 	.word	0x240015d5
 80047a8:	240014d4 	.word	0x240014d4

080047ac <LR03_StateMachine>:

void LR03_StateMachine(void){
 80047ac:	b580      	push	{r7, lr}
 80047ae:	af00      	add	r7, sp, #0

	switch (Test_1) {
 80047b0:	4b09      	ldr	r3, [pc, #36]	@ (80047d8 <LR03_StateMachine+0x2c>)
 80047b2:	781b      	ldrb	r3, [r3, #0]
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d002      	beq.n	80047be <LR03_StateMachine+0x12>
 80047b8:	2b02      	cmp	r3, #2
 80047ba:	d003      	beq.n	80047c4 <LR03_StateMachine+0x18>
			break;
		case 2:
			LR03_Level(7);
			break;
		default:
			break;
 80047bc:	e006      	b.n	80047cc <LR03_StateMachine+0x20>
			LR03_AT();
 80047be:	f7ff ffa9 	bl	8004714 <LR03_AT>
			break;
 80047c2:	e003      	b.n	80047cc <LR03_StateMachine+0x20>
			LR03_Level(7);
 80047c4:	2007      	movs	r0, #7
 80047c6:	f7ff ffb3 	bl	8004730 <LR03_Level>
			break;
 80047ca:	bf00      	nop
	}
	Test_1 = 0;
 80047cc:	4b02      	ldr	r3, [pc, #8]	@ (80047d8 <LR03_StateMachine+0x2c>)
 80047ce:	2200      	movs	r2, #0
 80047d0:	701a      	strb	r2, [r3, #0]
}
 80047d2:	bf00      	nop
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	bf00      	nop
 80047d8:	240015d4 	.word	0x240015d4

080047dc <PWM_Assign>:
Servo_mgmt_s PWM_Output = {
	    .S = {1500, 1500, 1500, 1500, 1500,
	          1500, 1500, 1500, 1500, 1500}
	};

void PWM_Assign(void) {
 80047dc:	b580      	push	{r7, lr}
 80047de:	af00      	add	r7, sp, #0
    // Timer 2 (Canales 1, 2, 10, 9)
    TIM2->CCR1 = PWM_Output.S[0];  // Canal_1 (S[0])
 80047e0:	4b2a      	ldr	r3, [pc, #168]	@ (800488c <PWM_Assign+0xb0>)
 80047e2:	881a      	ldrh	r2, [r3, #0]
 80047e4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80047e8:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM2->CCR2 = PWM_Output.S[1];  // Canal_2 (S[1])
 80047ea:	4b28      	ldr	r3, [pc, #160]	@ (800488c <PWM_Assign+0xb0>)
 80047ec:	885a      	ldrh	r2, [r3, #2]
 80047ee:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80047f2:	639a      	str	r2, [r3, #56]	@ 0x38
    TIM2->CCR3 = PWM_Output.S[9];  // Canal_10 (S[9])
 80047f4:	4b25      	ldr	r3, [pc, #148]	@ (800488c <PWM_Assign+0xb0>)
 80047f6:	8a5a      	ldrh	r2, [r3, #18]
 80047f8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80047fc:	63da      	str	r2, [r3, #60]	@ 0x3c
    TIM2->CCR4 = PWM_Output.S[8];  // Canal_9 (S[8])
 80047fe:	4b23      	ldr	r3, [pc, #140]	@ (800488c <PWM_Assign+0xb0>)
 8004800:	8a1a      	ldrh	r2, [r3, #16]
 8004802:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004806:	641a      	str	r2, [r3, #64]	@ 0x40

    // Timer 3 (Canales 3, 4)
    TIM3->CCR1 = PWM_Output.S[2];  // Canal_3 (S[2])
 8004808:	4b20      	ldr	r3, [pc, #128]	@ (800488c <PWM_Assign+0xb0>)
 800480a:	889a      	ldrh	r2, [r3, #4]
 800480c:	4b20      	ldr	r3, [pc, #128]	@ (8004890 <PWM_Assign+0xb4>)
 800480e:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM3->CCR2 = PWM_Output.S[3];  // Canal_4 (S[3])
 8004810:	4b1e      	ldr	r3, [pc, #120]	@ (800488c <PWM_Assign+0xb0>)
 8004812:	88da      	ldrh	r2, [r3, #6]
 8004814:	4b1e      	ldr	r3, [pc, #120]	@ (8004890 <PWM_Assign+0xb4>)
 8004816:	639a      	str	r2, [r3, #56]	@ 0x38

    // Timer 4 (Canales 5-8)
    TIM4->CCR1 = PWM_Output.S[4];  // Canal_5 (S[4])
 8004818:	4b1c      	ldr	r3, [pc, #112]	@ (800488c <PWM_Assign+0xb0>)
 800481a:	891a      	ldrh	r2, [r3, #8]
 800481c:	4b1d      	ldr	r3, [pc, #116]	@ (8004894 <PWM_Assign+0xb8>)
 800481e:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM4->CCR2 = PWM_Output.S[5];  // Canal_6 (S[5])
 8004820:	4b1a      	ldr	r3, [pc, #104]	@ (800488c <PWM_Assign+0xb0>)
 8004822:	895a      	ldrh	r2, [r3, #10]
 8004824:	4b1b      	ldr	r3, [pc, #108]	@ (8004894 <PWM_Assign+0xb8>)
 8004826:	639a      	str	r2, [r3, #56]	@ 0x38
    TIM4->CCR3 = PWM_Output.S[6];  // Canal_7 (S[6])
 8004828:	4b18      	ldr	r3, [pc, #96]	@ (800488c <PWM_Assign+0xb0>)
 800482a:	899a      	ldrh	r2, [r3, #12]
 800482c:	4b19      	ldr	r3, [pc, #100]	@ (8004894 <PWM_Assign+0xb8>)
 800482e:	63da      	str	r2, [r3, #60]	@ 0x3c
    TIM4->CCR4 = PWM_Output.S[7];  // Canal_8 (S[7])
 8004830:	4b16      	ldr	r3, [pc, #88]	@ (800488c <PWM_Assign+0xb0>)
 8004832:	89da      	ldrh	r2, [r3, #14]
 8004834:	4b17      	ldr	r3, [pc, #92]	@ (8004894 <PWM_Assign+0xb8>)
 8004836:	641a      	str	r2, [r3, #64]	@ 0x40

    // Iniciar PWM (igual que antes)
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8004838:	2100      	movs	r1, #0
 800483a:	4817      	ldr	r0, [pc, #92]	@ (8004898 <PWM_Assign+0xbc>)
 800483c:	f008 fd58 	bl	800d2f0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8004840:	2104      	movs	r1, #4
 8004842:	4815      	ldr	r0, [pc, #84]	@ (8004898 <PWM_Assign+0xbc>)
 8004844:	f008 fd54 	bl	800d2f0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8004848:	2108      	movs	r1, #8
 800484a:	4813      	ldr	r0, [pc, #76]	@ (8004898 <PWM_Assign+0xbc>)
 800484c:	f008 fd50 	bl	800d2f0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8004850:	210c      	movs	r1, #12
 8004852:	4811      	ldr	r0, [pc, #68]	@ (8004898 <PWM_Assign+0xbc>)
 8004854:	f008 fd4c 	bl	800d2f0 <HAL_TIM_PWM_Start>

    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8004858:	2100      	movs	r1, #0
 800485a:	4810      	ldr	r0, [pc, #64]	@ (800489c <PWM_Assign+0xc0>)
 800485c:	f008 fd48 	bl	800d2f0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8004860:	2104      	movs	r1, #4
 8004862:	480e      	ldr	r0, [pc, #56]	@ (800489c <PWM_Assign+0xc0>)
 8004864:	f008 fd44 	bl	800d2f0 <HAL_TIM_PWM_Start>

    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8004868:	2100      	movs	r1, #0
 800486a:	480d      	ldr	r0, [pc, #52]	@ (80048a0 <PWM_Assign+0xc4>)
 800486c:	f008 fd40 	bl	800d2f0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8004870:	2104      	movs	r1, #4
 8004872:	480b      	ldr	r0, [pc, #44]	@ (80048a0 <PWM_Assign+0xc4>)
 8004874:	f008 fd3c 	bl	800d2f0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8004878:	2108      	movs	r1, #8
 800487a:	4809      	ldr	r0, [pc, #36]	@ (80048a0 <PWM_Assign+0xc4>)
 800487c:	f008 fd38 	bl	800d2f0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8004880:	210c      	movs	r1, #12
 8004882:	4807      	ldr	r0, [pc, #28]	@ (80048a0 <PWM_Assign+0xc4>)
 8004884:	f008 fd34 	bl	800d2f0 <HAL_TIM_PWM_Start>
}
 8004888:	bf00      	nop
 800488a:	bd80      	pop	{r7, pc}
 800488c:	24000068 	.word	0x24000068
 8004890:	40000400 	.word	0x40000400
 8004894:	40000800 	.word	0x40000800
 8004898:	24000e48 	.word	0x24000e48
 800489c:	24000e94 	.word	0x24000e94
 80048a0:	24000ee0 	.word	0x24000ee0

080048a4 <SBUS_init>:

extern UART_HandleTypeDef huart1;
#define SBUS_UART_handler &huart1


void SBUS_init(void){
 80048a4:	b580      	push	{r7, lr}
 80048a6:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(SBUS_UART_handler, &SBUS_RxBuffer, 1);
 80048a8:	2201      	movs	r2, #1
 80048aa:	4903      	ldr	r1, [pc, #12]	@ (80048b8 <SBUS_init+0x14>)
 80048ac:	4803      	ldr	r0, [pc, #12]	@ (80048bc <SBUS_init+0x18>)
 80048ae:	f009 fe7d 	bl	800e5ac <HAL_UART_Receive_DMA>

}
 80048b2:	bf00      	nop
 80048b4:	bd80      	pop	{r7, pc}
 80048b6:	bf00      	nop
 80048b8:	240015f1 	.word	0x240015f1
 80048bc:	2400100c 	.word	0x2400100c

080048c0 <SBUS_Receive>:

void SBUS_Receive(uint8_t SBUS_RxBuffer){
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b082      	sub	sp, #8
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	4603      	mov	r3, r0
 80048c8:	71fb      	strb	r3, [r7, #7]
	static uint8_t Actual_status = 0;
	static uint8_t RxCount;

	switch (Actual_status) {
 80048ca:	4b20      	ldr	r3, [pc, #128]	@ (800494c <SBUS_Receive+0x8c>)
 80048cc:	781b      	ldrb	r3, [r3, #0]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d002      	beq.n	80048d8 <SBUS_Receive+0x18>
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d017      	beq.n	8004906 <SBUS_Receive+0x46>
 80048d6:	e02f      	b.n	8004938 <SBUS_Receive+0x78>
		case 0:
			if(SBUS_RxBuffer == 0x0F){
 80048d8:	79fb      	ldrb	r3, [r7, #7]
 80048da:	2b0f      	cmp	r3, #15
 80048dc:	d10f      	bne.n	80048fe <SBUS_Receive+0x3e>
				SBUS_UART_Rx[RxCount] = SBUS_RxBuffer;
 80048de:	4b1c      	ldr	r3, [pc, #112]	@ (8004950 <SBUS_Receive+0x90>)
 80048e0:	781b      	ldrb	r3, [r3, #0]
 80048e2:	4619      	mov	r1, r3
 80048e4:	4a1b      	ldr	r2, [pc, #108]	@ (8004954 <SBUS_Receive+0x94>)
 80048e6:	79fb      	ldrb	r3, [r7, #7]
 80048e8:	5453      	strb	r3, [r2, r1]
				Actual_status = 1;
 80048ea:	4b18      	ldr	r3, [pc, #96]	@ (800494c <SBUS_Receive+0x8c>)
 80048ec:	2201      	movs	r2, #1
 80048ee:	701a      	strb	r2, [r3, #0]
				RxCount++;
 80048f0:	4b17      	ldr	r3, [pc, #92]	@ (8004950 <SBUS_Receive+0x90>)
 80048f2:	781b      	ldrb	r3, [r3, #0]
 80048f4:	3301      	adds	r3, #1
 80048f6:	b2da      	uxtb	r2, r3
 80048f8:	4b15      	ldr	r3, [pc, #84]	@ (8004950 <SBUS_Receive+0x90>)
 80048fa:	701a      	strb	r2, [r3, #0]
			}
			else{
				RxCount = 0;
			}
			break;
 80048fc:	e021      	b.n	8004942 <SBUS_Receive+0x82>
				RxCount = 0;
 80048fe:	4b14      	ldr	r3, [pc, #80]	@ (8004950 <SBUS_Receive+0x90>)
 8004900:	2200      	movs	r2, #0
 8004902:	701a      	strb	r2, [r3, #0]
			break;
 8004904:	e01d      	b.n	8004942 <SBUS_Receive+0x82>
		case 1:
			SBUS_UART_Rx[RxCount] = SBUS_RxBuffer;
 8004906:	4b12      	ldr	r3, [pc, #72]	@ (8004950 <SBUS_Receive+0x90>)
 8004908:	781b      	ldrb	r3, [r3, #0]
 800490a:	4619      	mov	r1, r3
 800490c:	4a11      	ldr	r2, [pc, #68]	@ (8004954 <SBUS_Receive+0x94>)
 800490e:	79fb      	ldrb	r3, [r7, #7]
 8004910:	5453      	strb	r3, [r2, r1]
			RxCount++;
 8004912:	4b0f      	ldr	r3, [pc, #60]	@ (8004950 <SBUS_Receive+0x90>)
 8004914:	781b      	ldrb	r3, [r3, #0]
 8004916:	3301      	adds	r3, #1
 8004918:	b2da      	uxtb	r2, r3
 800491a:	4b0d      	ldr	r3, [pc, #52]	@ (8004950 <SBUS_Receive+0x90>)
 800491c:	701a      	strb	r2, [r3, #0]
			if(RxCount == 24){
 800491e:	4b0c      	ldr	r3, [pc, #48]	@ (8004950 <SBUS_Receive+0x90>)
 8004920:	781b      	ldrb	r3, [r3, #0]
 8004922:	2b18      	cmp	r3, #24
 8004924:	d10c      	bne.n	8004940 <SBUS_Receive+0x80>
				RxCount = 0;
 8004926:	4b0a      	ldr	r3, [pc, #40]	@ (8004950 <SBUS_Receive+0x90>)
 8004928:	2200      	movs	r2, #0
 800492a:	701a      	strb	r2, [r3, #0]
				Actual_status = 0;
 800492c:	4b07      	ldr	r3, [pc, #28]	@ (800494c <SBUS_Receive+0x8c>)
 800492e:	2200      	movs	r2, #0
 8004930:	701a      	strb	r2, [r3, #0]
				SBUS_getData();
 8004932:	f000 f811 	bl	8004958 <SBUS_getData>
			}
			break;
 8004936:	e003      	b.n	8004940 <SBUS_Receive+0x80>
		default:
			Actual_status = 0;
 8004938:	4b04      	ldr	r3, [pc, #16]	@ (800494c <SBUS_Receive+0x8c>)
 800493a:	2200      	movs	r2, #0
 800493c:	701a      	strb	r2, [r3, #0]
			break;
 800493e:	e000      	b.n	8004942 <SBUS_Receive+0x82>
			break;
 8004940:	bf00      	nop
	}
}
 8004942:	bf00      	nop
 8004944:	3708      	adds	r7, #8
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop
 800494c:	240015f2 	.word	0x240015f2
 8004950:	240015f3 	.word	0x240015f3
 8004954:	240015d8 	.word	0x240015d8

08004958 <SBUS_getData>:


void SBUS_getData(void){
 8004958:	b480      	push	{r7}
 800495a:	af00      	add	r7, sp, #0
	//Se hace el corrimiento de bits para dar la estructura de los 16 canales, donde cada canal esta compuesto por 11 bits
	//pero cada paquete es de 1 byte. Para cada canal se utilizan los 8 bits (O los que correspondan) de el byte 1
	//(O el que corresponda) como los bits menos significativos del canal 1, y los tres bits faltantes se toman los 3 bits
	// menos significativos (O los que correspondan) del byte 2 y se colocan como los 3 bits más significativos del canal 1.
	Radio_input.Canal_1 = ((SBUS_UART_Rx[1] | SBUS_UART_Rx[2] << 8) & 0x07FF);
 800495c:	4b95      	ldr	r3, [pc, #596]	@ (8004bb4 <SBUS_getData+0x25c>)
 800495e:	785b      	ldrb	r3, [r3, #1]
 8004960:	b21a      	sxth	r2, r3
 8004962:	4b94      	ldr	r3, [pc, #592]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004964:	789b      	ldrb	r3, [r3, #2]
 8004966:	021b      	lsls	r3, r3, #8
 8004968:	b21b      	sxth	r3, r3
 800496a:	4313      	orrs	r3, r2
 800496c:	b21b      	sxth	r3, r3
 800496e:	b29b      	uxth	r3, r3
 8004970:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004974:	b29a      	uxth	r2, r3
 8004976:	4b90      	ldr	r3, [pc, #576]	@ (8004bb8 <SBUS_getData+0x260>)
 8004978:	805a      	strh	r2, [r3, #2]
	Radio_input.Canal_2 = ((SBUS_UART_Rx[2] >> 3 | SBUS_UART_Rx[3] << 5) & 0x07FF);
 800497a:	4b8e      	ldr	r3, [pc, #568]	@ (8004bb4 <SBUS_getData+0x25c>)
 800497c:	789b      	ldrb	r3, [r3, #2]
 800497e:	08db      	lsrs	r3, r3, #3
 8004980:	b2db      	uxtb	r3, r3
 8004982:	b21a      	sxth	r2, r3
 8004984:	4b8b      	ldr	r3, [pc, #556]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004986:	78db      	ldrb	r3, [r3, #3]
 8004988:	015b      	lsls	r3, r3, #5
 800498a:	b21b      	sxth	r3, r3
 800498c:	4313      	orrs	r3, r2
 800498e:	b21b      	sxth	r3, r3
 8004990:	b29b      	uxth	r3, r3
 8004992:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004996:	b29a      	uxth	r2, r3
 8004998:	4b87      	ldr	r3, [pc, #540]	@ (8004bb8 <SBUS_getData+0x260>)
 800499a:	809a      	strh	r2, [r3, #4]
	Radio_input.Canal_3 = ((SBUS_UART_Rx[3] >> 6 | SBUS_UART_Rx[4] << 2 | SBUS_UART_Rx[5] << 10) & 0x07FF);
 800499c:	4b85      	ldr	r3, [pc, #532]	@ (8004bb4 <SBUS_getData+0x25c>)
 800499e:	78db      	ldrb	r3, [r3, #3]
 80049a0:	099b      	lsrs	r3, r3, #6
 80049a2:	b2db      	uxtb	r3, r3
 80049a4:	b21a      	sxth	r2, r3
 80049a6:	4b83      	ldr	r3, [pc, #524]	@ (8004bb4 <SBUS_getData+0x25c>)
 80049a8:	791b      	ldrb	r3, [r3, #4]
 80049aa:	009b      	lsls	r3, r3, #2
 80049ac:	b21b      	sxth	r3, r3
 80049ae:	4313      	orrs	r3, r2
 80049b0:	b21a      	sxth	r2, r3
 80049b2:	4b80      	ldr	r3, [pc, #512]	@ (8004bb4 <SBUS_getData+0x25c>)
 80049b4:	795b      	ldrb	r3, [r3, #5]
 80049b6:	029b      	lsls	r3, r3, #10
 80049b8:	b21b      	sxth	r3, r3
 80049ba:	4313      	orrs	r3, r2
 80049bc:	b21b      	sxth	r3, r3
 80049be:	b29b      	uxth	r3, r3
 80049c0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80049c4:	b29a      	uxth	r2, r3
 80049c6:	4b7c      	ldr	r3, [pc, #496]	@ (8004bb8 <SBUS_getData+0x260>)
 80049c8:	80da      	strh	r2, [r3, #6]
	Radio_input.Canal_4 = ((SBUS_UART_Rx[5] >> 1 | SBUS_UART_Rx[6] << 7) & 0x07FF);
 80049ca:	4b7a      	ldr	r3, [pc, #488]	@ (8004bb4 <SBUS_getData+0x25c>)
 80049cc:	795b      	ldrb	r3, [r3, #5]
 80049ce:	085b      	lsrs	r3, r3, #1
 80049d0:	b2db      	uxtb	r3, r3
 80049d2:	b21a      	sxth	r2, r3
 80049d4:	4b77      	ldr	r3, [pc, #476]	@ (8004bb4 <SBUS_getData+0x25c>)
 80049d6:	799b      	ldrb	r3, [r3, #6]
 80049d8:	01db      	lsls	r3, r3, #7
 80049da:	b21b      	sxth	r3, r3
 80049dc:	4313      	orrs	r3, r2
 80049de:	b21b      	sxth	r3, r3
 80049e0:	b29b      	uxth	r3, r3
 80049e2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80049e6:	b29a      	uxth	r2, r3
 80049e8:	4b73      	ldr	r3, [pc, #460]	@ (8004bb8 <SBUS_getData+0x260>)
 80049ea:	811a      	strh	r2, [r3, #8]
	Radio_input.Canal_5 = ((SBUS_UART_Rx[6] >> 4 | SBUS_UART_Rx[7] << 4) & 0x07FF);
 80049ec:	4b71      	ldr	r3, [pc, #452]	@ (8004bb4 <SBUS_getData+0x25c>)
 80049ee:	799b      	ldrb	r3, [r3, #6]
 80049f0:	091b      	lsrs	r3, r3, #4
 80049f2:	b2db      	uxtb	r3, r3
 80049f4:	b21a      	sxth	r2, r3
 80049f6:	4b6f      	ldr	r3, [pc, #444]	@ (8004bb4 <SBUS_getData+0x25c>)
 80049f8:	79db      	ldrb	r3, [r3, #7]
 80049fa:	011b      	lsls	r3, r3, #4
 80049fc:	b21b      	sxth	r3, r3
 80049fe:	4313      	orrs	r3, r2
 8004a00:	b21b      	sxth	r3, r3
 8004a02:	b29b      	uxth	r3, r3
 8004a04:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004a08:	b29a      	uxth	r2, r3
 8004a0a:	4b6b      	ldr	r3, [pc, #428]	@ (8004bb8 <SBUS_getData+0x260>)
 8004a0c:	815a      	strh	r2, [r3, #10]
	Radio_input.Canal_6 = ((SBUS_UART_Rx[7] >> 7 | SBUS_UART_Rx[8] << 1 | SBUS_UART_Rx[9] << 9) & 0x07FF);
 8004a0e:	4b69      	ldr	r3, [pc, #420]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004a10:	79db      	ldrb	r3, [r3, #7]
 8004a12:	09db      	lsrs	r3, r3, #7
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	b21a      	sxth	r2, r3
 8004a18:	4b66      	ldr	r3, [pc, #408]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004a1a:	7a1b      	ldrb	r3, [r3, #8]
 8004a1c:	005b      	lsls	r3, r3, #1
 8004a1e:	b21b      	sxth	r3, r3
 8004a20:	4313      	orrs	r3, r2
 8004a22:	b21a      	sxth	r2, r3
 8004a24:	4b63      	ldr	r3, [pc, #396]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004a26:	7a5b      	ldrb	r3, [r3, #9]
 8004a28:	025b      	lsls	r3, r3, #9
 8004a2a:	b21b      	sxth	r3, r3
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	b21b      	sxth	r3, r3
 8004a30:	b29b      	uxth	r3, r3
 8004a32:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004a36:	b29a      	uxth	r2, r3
 8004a38:	4b5f      	ldr	r3, [pc, #380]	@ (8004bb8 <SBUS_getData+0x260>)
 8004a3a:	819a      	strh	r2, [r3, #12]
	Radio_input.Canal_7 = ((SBUS_UART_Rx[9] >> 2 | SBUS_UART_Rx[10] << 6) & 0x07FF);
 8004a3c:	4b5d      	ldr	r3, [pc, #372]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004a3e:	7a5b      	ldrb	r3, [r3, #9]
 8004a40:	089b      	lsrs	r3, r3, #2
 8004a42:	b2db      	uxtb	r3, r3
 8004a44:	b21a      	sxth	r2, r3
 8004a46:	4b5b      	ldr	r3, [pc, #364]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004a48:	7a9b      	ldrb	r3, [r3, #10]
 8004a4a:	019b      	lsls	r3, r3, #6
 8004a4c:	b21b      	sxth	r3, r3
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	b21b      	sxth	r3, r3
 8004a52:	b29b      	uxth	r3, r3
 8004a54:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004a58:	b29a      	uxth	r2, r3
 8004a5a:	4b57      	ldr	r3, [pc, #348]	@ (8004bb8 <SBUS_getData+0x260>)
 8004a5c:	81da      	strh	r2, [r3, #14]
	Radio_input.Canal_8 = ((SBUS_UART_Rx[10] >> 5 | SBUS_UART_Rx[11] << 3) & 0x07FF);
 8004a5e:	4b55      	ldr	r3, [pc, #340]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004a60:	7a9b      	ldrb	r3, [r3, #10]
 8004a62:	095b      	lsrs	r3, r3, #5
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	b21a      	sxth	r2, r3
 8004a68:	4b52      	ldr	r3, [pc, #328]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004a6a:	7adb      	ldrb	r3, [r3, #11]
 8004a6c:	00db      	lsls	r3, r3, #3
 8004a6e:	b21b      	sxth	r3, r3
 8004a70:	4313      	orrs	r3, r2
 8004a72:	b21b      	sxth	r3, r3
 8004a74:	b29b      	uxth	r3, r3
 8004a76:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004a7a:	b29a      	uxth	r2, r3
 8004a7c:	4b4e      	ldr	r3, [pc, #312]	@ (8004bb8 <SBUS_getData+0x260>)
 8004a7e:	821a      	strh	r2, [r3, #16]
	Radio_input.Canal_9 = ((SBUS_UART_Rx[12] | SBUS_UART_Rx[13] << 8) & 0x07FF);
 8004a80:	4b4c      	ldr	r3, [pc, #304]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004a82:	7b1b      	ldrb	r3, [r3, #12]
 8004a84:	b21a      	sxth	r2, r3
 8004a86:	4b4b      	ldr	r3, [pc, #300]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004a88:	7b5b      	ldrb	r3, [r3, #13]
 8004a8a:	021b      	lsls	r3, r3, #8
 8004a8c:	b21b      	sxth	r3, r3
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	b21b      	sxth	r3, r3
 8004a92:	b29b      	uxth	r3, r3
 8004a94:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004a98:	b29a      	uxth	r2, r3
 8004a9a:	4b47      	ldr	r3, [pc, #284]	@ (8004bb8 <SBUS_getData+0x260>)
 8004a9c:	825a      	strh	r2, [r3, #18]
	Radio_input.Canal_10 = ((SBUS_UART_Rx[13] >> 3 | SBUS_UART_Rx[14] << 5) & 0x07FF);
 8004a9e:	4b45      	ldr	r3, [pc, #276]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004aa0:	7b5b      	ldrb	r3, [r3, #13]
 8004aa2:	08db      	lsrs	r3, r3, #3
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	b21a      	sxth	r2, r3
 8004aa8:	4b42      	ldr	r3, [pc, #264]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004aaa:	7b9b      	ldrb	r3, [r3, #14]
 8004aac:	015b      	lsls	r3, r3, #5
 8004aae:	b21b      	sxth	r3, r3
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	b21b      	sxth	r3, r3
 8004ab4:	b29b      	uxth	r3, r3
 8004ab6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004aba:	b29a      	uxth	r2, r3
 8004abc:	4b3e      	ldr	r3, [pc, #248]	@ (8004bb8 <SBUS_getData+0x260>)
 8004abe:	829a      	strh	r2, [r3, #20]
	Radio_input.Canal_11 = ((SBUS_UART_Rx[14] >> 6 | SBUS_UART_Rx[15] << 2 | SBUS_UART_Rx[16] << 10) & 0x07FF);
 8004ac0:	4b3c      	ldr	r3, [pc, #240]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004ac2:	7b9b      	ldrb	r3, [r3, #14]
 8004ac4:	099b      	lsrs	r3, r3, #6
 8004ac6:	b2db      	uxtb	r3, r3
 8004ac8:	b21a      	sxth	r2, r3
 8004aca:	4b3a      	ldr	r3, [pc, #232]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004acc:	7bdb      	ldrb	r3, [r3, #15]
 8004ace:	009b      	lsls	r3, r3, #2
 8004ad0:	b21b      	sxth	r3, r3
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	b21a      	sxth	r2, r3
 8004ad6:	4b37      	ldr	r3, [pc, #220]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004ad8:	7c1b      	ldrb	r3, [r3, #16]
 8004ada:	029b      	lsls	r3, r3, #10
 8004adc:	b21b      	sxth	r3, r3
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	b21b      	sxth	r3, r3
 8004ae2:	b29b      	uxth	r3, r3
 8004ae4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004ae8:	b29a      	uxth	r2, r3
 8004aea:	4b33      	ldr	r3, [pc, #204]	@ (8004bb8 <SBUS_getData+0x260>)
 8004aec:	82da      	strh	r2, [r3, #22]
	Radio_input.Canal_12 = ((SBUS_UART_Rx[16] >> 1 | SBUS_UART_Rx[17] << 7) & 0x07FF);
 8004aee:	4b31      	ldr	r3, [pc, #196]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004af0:	7c1b      	ldrb	r3, [r3, #16]
 8004af2:	085b      	lsrs	r3, r3, #1
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	b21a      	sxth	r2, r3
 8004af8:	4b2e      	ldr	r3, [pc, #184]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004afa:	7c5b      	ldrb	r3, [r3, #17]
 8004afc:	01db      	lsls	r3, r3, #7
 8004afe:	b21b      	sxth	r3, r3
 8004b00:	4313      	orrs	r3, r2
 8004b02:	b21b      	sxth	r3, r3
 8004b04:	b29b      	uxth	r3, r3
 8004b06:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004b0a:	b29a      	uxth	r2, r3
 8004b0c:	4b2a      	ldr	r3, [pc, #168]	@ (8004bb8 <SBUS_getData+0x260>)
 8004b0e:	831a      	strh	r2, [r3, #24]
	Radio_input.Canal_13 = ((SBUS_UART_Rx[17] >> 4 | SBUS_UART_Rx[18] << 4) & 0x07FF);
 8004b10:	4b28      	ldr	r3, [pc, #160]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004b12:	7c5b      	ldrb	r3, [r3, #17]
 8004b14:	091b      	lsrs	r3, r3, #4
 8004b16:	b2db      	uxtb	r3, r3
 8004b18:	b21a      	sxth	r2, r3
 8004b1a:	4b26      	ldr	r3, [pc, #152]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004b1c:	7c9b      	ldrb	r3, [r3, #18]
 8004b1e:	011b      	lsls	r3, r3, #4
 8004b20:	b21b      	sxth	r3, r3
 8004b22:	4313      	orrs	r3, r2
 8004b24:	b21b      	sxth	r3, r3
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004b2c:	b29a      	uxth	r2, r3
 8004b2e:	4b22      	ldr	r3, [pc, #136]	@ (8004bb8 <SBUS_getData+0x260>)
 8004b30:	835a      	strh	r2, [r3, #26]
	Radio_input.Canal_14 = ((SBUS_UART_Rx[18] >> 7 | SBUS_UART_Rx[19] << 1 | SBUS_UART_Rx[20] << 9) & 0x07FF);
 8004b32:	4b20      	ldr	r3, [pc, #128]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004b34:	7c9b      	ldrb	r3, [r3, #18]
 8004b36:	09db      	lsrs	r3, r3, #7
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	b21a      	sxth	r2, r3
 8004b3c:	4b1d      	ldr	r3, [pc, #116]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004b3e:	7cdb      	ldrb	r3, [r3, #19]
 8004b40:	005b      	lsls	r3, r3, #1
 8004b42:	b21b      	sxth	r3, r3
 8004b44:	4313      	orrs	r3, r2
 8004b46:	b21a      	sxth	r2, r3
 8004b48:	4b1a      	ldr	r3, [pc, #104]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004b4a:	7d1b      	ldrb	r3, [r3, #20]
 8004b4c:	025b      	lsls	r3, r3, #9
 8004b4e:	b21b      	sxth	r3, r3
 8004b50:	4313      	orrs	r3, r2
 8004b52:	b21b      	sxth	r3, r3
 8004b54:	b29b      	uxth	r3, r3
 8004b56:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004b5a:	b29a      	uxth	r2, r3
 8004b5c:	4b16      	ldr	r3, [pc, #88]	@ (8004bb8 <SBUS_getData+0x260>)
 8004b5e:	839a      	strh	r2, [r3, #28]
	Radio_input.Canal_15 = ((SBUS_UART_Rx[20] >> 2 | SBUS_UART_Rx[21] << 6) & 0x07FF);
 8004b60:	4b14      	ldr	r3, [pc, #80]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004b62:	7d1b      	ldrb	r3, [r3, #20]
 8004b64:	089b      	lsrs	r3, r3, #2
 8004b66:	b2db      	uxtb	r3, r3
 8004b68:	b21a      	sxth	r2, r3
 8004b6a:	4b12      	ldr	r3, [pc, #72]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004b6c:	7d5b      	ldrb	r3, [r3, #21]
 8004b6e:	019b      	lsls	r3, r3, #6
 8004b70:	b21b      	sxth	r3, r3
 8004b72:	4313      	orrs	r3, r2
 8004b74:	b21b      	sxth	r3, r3
 8004b76:	b29b      	uxth	r3, r3
 8004b78:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004b7c:	b29a      	uxth	r2, r3
 8004b7e:	4b0e      	ldr	r3, [pc, #56]	@ (8004bb8 <SBUS_getData+0x260>)
 8004b80:	83da      	strh	r2, [r3, #30]
	Radio_input.Canal_16 = ((SBUS_UART_Rx[21] >> 5 | SBUS_UART_Rx[22] << 3) & 0x07FF);
 8004b82:	4b0c      	ldr	r3, [pc, #48]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004b84:	7d5b      	ldrb	r3, [r3, #21]
 8004b86:	095b      	lsrs	r3, r3, #5
 8004b88:	b2db      	uxtb	r3, r3
 8004b8a:	b21a      	sxth	r2, r3
 8004b8c:	4b09      	ldr	r3, [pc, #36]	@ (8004bb4 <SBUS_getData+0x25c>)
 8004b8e:	7d9b      	ldrb	r3, [r3, #22]
 8004b90:	00db      	lsls	r3, r3, #3
 8004b92:	b21b      	sxth	r3, r3
 8004b94:	4313      	orrs	r3, r2
 8004b96:	b21b      	sxth	r3, r3
 8004b98:	b29b      	uxth	r3, r3
 8004b9a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004b9e:	b29a      	uxth	r2, r3
 8004ba0:	4b05      	ldr	r3, [pc, #20]	@ (8004bb8 <SBUS_getData+0x260>)
 8004ba2:	841a      	strh	r2, [r3, #32]

	Radio_input.Canal_1 = (uint16_t)((((float)Radio_input.Canal_1 - 352) /1344 ) * 1000) + 1000;
 8004ba4:	4b04      	ldr	r3, [pc, #16]	@ (8004bb8 <SBUS_getData+0x260>)
 8004ba6:	885b      	ldrh	r3, [r3, #2]
 8004ba8:	ee07 3a90 	vmov	s15, r3
 8004bac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bb0:	e00a      	b.n	8004bc8 <SBUS_getData+0x270>
 8004bb2:	bf00      	nop
 8004bb4:	240015d8 	.word	0x240015d8
 8004bb8:	2400007c 	.word	0x2400007c
 8004bbc:	43b00000 	.word	0x43b00000
 8004bc0:	44a80000 	.word	0x44a80000
 8004bc4:	447a0000 	.word	0x447a0000
 8004bc8:	ed1f 7a04 	vldr	s14, [pc, #-16]	@ 8004bbc <SBUS_getData+0x264>
 8004bcc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8004bd0:	ed5f 6a05 	vldr	s13, [pc, #-20]	@ 8004bc0 <SBUS_getData+0x268>
 8004bd4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004bd8:	ed1f 7a06 	vldr	s14, [pc, #-24]	@ 8004bc4 <SBUS_getData+0x26c>
 8004bdc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004be0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004be4:	ee17 3a90 	vmov	r3, s15
 8004be8:	b29b      	uxth	r3, r3
 8004bea:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8004bee:	b29a      	uxth	r2, r3
 8004bf0:	4bd1      	ldr	r3, [pc, #836]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004bf2:	805a      	strh	r2, [r3, #2]
	Radio_input.Canal_2 = (uint16_t)((((float)Radio_input.Canal_2 - 352) /1344 ) * 1000) + 1000;
 8004bf4:	4bd0      	ldr	r3, [pc, #832]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004bf6:	889b      	ldrh	r3, [r3, #4]
 8004bf8:	ee07 3a90 	vmov	s15, r3
 8004bfc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c00:	ed9f 7ace 	vldr	s14, [pc, #824]	@ 8004f3c <SBUS_getData+0x5e4>
 8004c04:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8004c08:	eddf 6acd 	vldr	s13, [pc, #820]	@ 8004f40 <SBUS_getData+0x5e8>
 8004c0c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004c10:	ed9f 7acc 	vldr	s14, [pc, #816]	@ 8004f44 <SBUS_getData+0x5ec>
 8004c14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004c18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c1c:	ee17 3a90 	vmov	r3, s15
 8004c20:	b29b      	uxth	r3, r3
 8004c22:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8004c26:	b29a      	uxth	r2, r3
 8004c28:	4bc3      	ldr	r3, [pc, #780]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004c2a:	809a      	strh	r2, [r3, #4]
	Radio_input.Canal_3 = (uint16_t)((((float)Radio_input.Canal_3 - 352) /1344 ) * 1000) + 1000;
 8004c2c:	4bc2      	ldr	r3, [pc, #776]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004c2e:	88db      	ldrh	r3, [r3, #6]
 8004c30:	ee07 3a90 	vmov	s15, r3
 8004c34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c38:	ed9f 7ac0 	vldr	s14, [pc, #768]	@ 8004f3c <SBUS_getData+0x5e4>
 8004c3c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8004c40:	eddf 6abf 	vldr	s13, [pc, #764]	@ 8004f40 <SBUS_getData+0x5e8>
 8004c44:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004c48:	ed9f 7abe 	vldr	s14, [pc, #760]	@ 8004f44 <SBUS_getData+0x5ec>
 8004c4c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004c50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c54:	ee17 3a90 	vmov	r3, s15
 8004c58:	b29b      	uxth	r3, r3
 8004c5a:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8004c5e:	b29a      	uxth	r2, r3
 8004c60:	4bb5      	ldr	r3, [pc, #724]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004c62:	80da      	strh	r2, [r3, #6]
	Radio_input.Canal_4 = (uint16_t)((((float)Radio_input.Canal_4 - 352) /1344 ) * 1000) + 1000;
 8004c64:	4bb4      	ldr	r3, [pc, #720]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004c66:	891b      	ldrh	r3, [r3, #8]
 8004c68:	ee07 3a90 	vmov	s15, r3
 8004c6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c70:	ed9f 7ab2 	vldr	s14, [pc, #712]	@ 8004f3c <SBUS_getData+0x5e4>
 8004c74:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8004c78:	eddf 6ab1 	vldr	s13, [pc, #708]	@ 8004f40 <SBUS_getData+0x5e8>
 8004c7c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004c80:	ed9f 7ab0 	vldr	s14, [pc, #704]	@ 8004f44 <SBUS_getData+0x5ec>
 8004c84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004c88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c8c:	ee17 3a90 	vmov	r3, s15
 8004c90:	b29b      	uxth	r3, r3
 8004c92:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8004c96:	b29a      	uxth	r2, r3
 8004c98:	4ba7      	ldr	r3, [pc, #668]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004c9a:	811a      	strh	r2, [r3, #8]
	Radio_input.Canal_5 = (uint16_t)((((float)Radio_input.Canal_5 - 352) /1344 ) * 1000) + 1000;
 8004c9c:	4ba6      	ldr	r3, [pc, #664]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004c9e:	895b      	ldrh	r3, [r3, #10]
 8004ca0:	ee07 3a90 	vmov	s15, r3
 8004ca4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ca8:	ed9f 7aa4 	vldr	s14, [pc, #656]	@ 8004f3c <SBUS_getData+0x5e4>
 8004cac:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8004cb0:	eddf 6aa3 	vldr	s13, [pc, #652]	@ 8004f40 <SBUS_getData+0x5e8>
 8004cb4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004cb8:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 8004f44 <SBUS_getData+0x5ec>
 8004cbc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004cc0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004cc4:	ee17 3a90 	vmov	r3, s15
 8004cc8:	b29b      	uxth	r3, r3
 8004cca:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8004cce:	b29a      	uxth	r2, r3
 8004cd0:	4b99      	ldr	r3, [pc, #612]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004cd2:	815a      	strh	r2, [r3, #10]
	Radio_input.Canal_6 = (uint16_t)((((float)Radio_input.Canal_6 - 352) /1344 ) * 1000) + 1000;
 8004cd4:	4b98      	ldr	r3, [pc, #608]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004cd6:	899b      	ldrh	r3, [r3, #12]
 8004cd8:	ee07 3a90 	vmov	s15, r3
 8004cdc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ce0:	ed9f 7a96 	vldr	s14, [pc, #600]	@ 8004f3c <SBUS_getData+0x5e4>
 8004ce4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8004ce8:	eddf 6a95 	vldr	s13, [pc, #596]	@ 8004f40 <SBUS_getData+0x5e8>
 8004cec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004cf0:	ed9f 7a94 	vldr	s14, [pc, #592]	@ 8004f44 <SBUS_getData+0x5ec>
 8004cf4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004cf8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004cfc:	ee17 3a90 	vmov	r3, s15
 8004d00:	b29b      	uxth	r3, r3
 8004d02:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8004d06:	b29a      	uxth	r2, r3
 8004d08:	4b8b      	ldr	r3, [pc, #556]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004d0a:	819a      	strh	r2, [r3, #12]
	Radio_input.Canal_7 = (uint16_t)((((float)Radio_input.Canal_7 - 352) /1344 ) * 1000) + 1000;
 8004d0c:	4b8a      	ldr	r3, [pc, #552]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004d0e:	89db      	ldrh	r3, [r3, #14]
 8004d10:	ee07 3a90 	vmov	s15, r3
 8004d14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d18:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 8004f3c <SBUS_getData+0x5e4>
 8004d1c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8004d20:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8004f40 <SBUS_getData+0x5e8>
 8004d24:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004d28:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8004f44 <SBUS_getData+0x5ec>
 8004d2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d34:	ee17 3a90 	vmov	r3, s15
 8004d38:	b29b      	uxth	r3, r3
 8004d3a:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8004d3e:	b29a      	uxth	r2, r3
 8004d40:	4b7d      	ldr	r3, [pc, #500]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004d42:	81da      	strh	r2, [r3, #14]
	Radio_input.Canal_8 = (uint16_t)((((float)Radio_input.Canal_8 - 352) /1344 ) * 1000) + 1000;
 8004d44:	4b7c      	ldr	r3, [pc, #496]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004d46:	8a1b      	ldrh	r3, [r3, #16]
 8004d48:	ee07 3a90 	vmov	s15, r3
 8004d4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d50:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 8004f3c <SBUS_getData+0x5e4>
 8004d54:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8004d58:	eddf 6a79 	vldr	s13, [pc, #484]	@ 8004f40 <SBUS_getData+0x5e8>
 8004d5c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004d60:	ed9f 7a78 	vldr	s14, [pc, #480]	@ 8004f44 <SBUS_getData+0x5ec>
 8004d64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d6c:	ee17 3a90 	vmov	r3, s15
 8004d70:	b29b      	uxth	r3, r3
 8004d72:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8004d76:	b29a      	uxth	r2, r3
 8004d78:	4b6f      	ldr	r3, [pc, #444]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004d7a:	821a      	strh	r2, [r3, #16]
	Radio_input.Canal_9 = (uint16_t)((((float)Radio_input.Canal_9 - 352) /1344 ) * 1000) + 1000;
 8004d7c:	4b6e      	ldr	r3, [pc, #440]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004d7e:	8a5b      	ldrh	r3, [r3, #18]
 8004d80:	ee07 3a90 	vmov	s15, r3
 8004d84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d88:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 8004f3c <SBUS_getData+0x5e4>
 8004d8c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8004d90:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 8004f40 <SBUS_getData+0x5e8>
 8004d94:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004d98:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 8004f44 <SBUS_getData+0x5ec>
 8004d9c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004da0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004da4:	ee17 3a90 	vmov	r3, s15
 8004da8:	b29b      	uxth	r3, r3
 8004daa:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8004dae:	b29a      	uxth	r2, r3
 8004db0:	4b61      	ldr	r3, [pc, #388]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004db2:	825a      	strh	r2, [r3, #18]
	Radio_input.Canal_10 = (uint16_t)((((float)Radio_input.Canal_10 - 352) /1344 ) * 1000) + 1000;
 8004db4:	4b60      	ldr	r3, [pc, #384]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004db6:	8a9b      	ldrh	r3, [r3, #20]
 8004db8:	ee07 3a90 	vmov	s15, r3
 8004dbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dc0:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8004f3c <SBUS_getData+0x5e4>
 8004dc4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8004dc8:	eddf 6a5d 	vldr	s13, [pc, #372]	@ 8004f40 <SBUS_getData+0x5e8>
 8004dcc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004dd0:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8004f44 <SBUS_getData+0x5ec>
 8004dd4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004dd8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ddc:	ee17 3a90 	vmov	r3, s15
 8004de0:	b29b      	uxth	r3, r3
 8004de2:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8004de6:	b29a      	uxth	r2, r3
 8004de8:	4b53      	ldr	r3, [pc, #332]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004dea:	829a      	strh	r2, [r3, #20]
	Radio_input.Canal_11 = (uint16_t)((((float)Radio_input.Canal_11 - 352) /1344 ) * 1000) + 1000;
 8004dec:	4b52      	ldr	r3, [pc, #328]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004dee:	8adb      	ldrh	r3, [r3, #22]
 8004df0:	ee07 3a90 	vmov	s15, r3
 8004df4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004df8:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8004f3c <SBUS_getData+0x5e4>
 8004dfc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8004e00:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004f40 <SBUS_getData+0x5e8>
 8004e04:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004e08:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8004f44 <SBUS_getData+0x5ec>
 8004e0c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004e10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e14:	ee17 3a90 	vmov	r3, s15
 8004e18:	b29b      	uxth	r3, r3
 8004e1a:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8004e1e:	b29a      	uxth	r2, r3
 8004e20:	4b45      	ldr	r3, [pc, #276]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004e22:	82da      	strh	r2, [r3, #22]
	Radio_input.Canal_12 = (uint16_t)((((float)Radio_input.Canal_12 - 352) /1344 ) * 1000) + 1000;
 8004e24:	4b44      	ldr	r3, [pc, #272]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004e26:	8b1b      	ldrh	r3, [r3, #24]
 8004e28:	ee07 3a90 	vmov	s15, r3
 8004e2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e30:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8004f3c <SBUS_getData+0x5e4>
 8004e34:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8004e38:	eddf 6a41 	vldr	s13, [pc, #260]	@ 8004f40 <SBUS_getData+0x5e8>
 8004e3c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004e40:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8004f44 <SBUS_getData+0x5ec>
 8004e44:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004e48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e4c:	ee17 3a90 	vmov	r3, s15
 8004e50:	b29b      	uxth	r3, r3
 8004e52:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8004e56:	b29a      	uxth	r2, r3
 8004e58:	4b37      	ldr	r3, [pc, #220]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004e5a:	831a      	strh	r2, [r3, #24]
	Radio_input.Canal_13 = (uint16_t)((((float)Radio_input.Canal_13 - 352) /1344 ) * 1000) + 1000;
 8004e5c:	4b36      	ldr	r3, [pc, #216]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004e5e:	8b5b      	ldrh	r3, [r3, #26]
 8004e60:	ee07 3a90 	vmov	s15, r3
 8004e64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e68:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8004f3c <SBUS_getData+0x5e4>
 8004e6c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8004e70:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8004f40 <SBUS_getData+0x5e8>
 8004e74:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004e78:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8004f44 <SBUS_getData+0x5ec>
 8004e7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004e80:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e84:	ee17 3a90 	vmov	r3, s15
 8004e88:	b29b      	uxth	r3, r3
 8004e8a:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8004e8e:	b29a      	uxth	r2, r3
 8004e90:	4b29      	ldr	r3, [pc, #164]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004e92:	835a      	strh	r2, [r3, #26]
	Radio_input.Canal_14 = (uint16_t)((((float)Radio_input.Canal_14 - 352) /1344 ) * 1000) + 1000;
 8004e94:	4b28      	ldr	r3, [pc, #160]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004e96:	8b9b      	ldrh	r3, [r3, #28]
 8004e98:	ee07 3a90 	vmov	s15, r3
 8004e9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ea0:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8004f3c <SBUS_getData+0x5e4>
 8004ea4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8004ea8:	eddf 6a25 	vldr	s13, [pc, #148]	@ 8004f40 <SBUS_getData+0x5e8>
 8004eac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004eb0:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8004f44 <SBUS_getData+0x5ec>
 8004eb4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004eb8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ebc:	ee17 3a90 	vmov	r3, s15
 8004ec0:	b29b      	uxth	r3, r3
 8004ec2:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8004ec6:	b29a      	uxth	r2, r3
 8004ec8:	4b1b      	ldr	r3, [pc, #108]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004eca:	839a      	strh	r2, [r3, #28]
	Radio_input.Canal_15 = (uint16_t)((((float)Radio_input.Canal_15 - 352) /1344 ) * 1000) + 1000;
 8004ecc:	4b1a      	ldr	r3, [pc, #104]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004ece:	8bdb      	ldrh	r3, [r3, #30]
 8004ed0:	ee07 3a90 	vmov	s15, r3
 8004ed4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ed8:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8004f3c <SBUS_getData+0x5e4>
 8004edc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8004ee0:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8004f40 <SBUS_getData+0x5e8>
 8004ee4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004ee8:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8004f44 <SBUS_getData+0x5ec>
 8004eec:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ef0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ef4:	ee17 3a90 	vmov	r3, s15
 8004ef8:	b29b      	uxth	r3, r3
 8004efa:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8004efe:	b29a      	uxth	r2, r3
 8004f00:	4b0d      	ldr	r3, [pc, #52]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004f02:	83da      	strh	r2, [r3, #30]
	Radio_input.Canal_16 = (uint16_t)((((float)Radio_input.Canal_16 - 352) /1344 ) * 1000) + 1000;
 8004f04:	4b0c      	ldr	r3, [pc, #48]	@ (8004f38 <SBUS_getData+0x5e0>)
 8004f06:	8c1b      	ldrh	r3, [r3, #32]
 8004f08:	ee07 3a90 	vmov	s15, r3
 8004f0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f10:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8004f3c <SBUS_getData+0x5e4>
 8004f14:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8004f18:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8004f40 <SBUS_getData+0x5e8>
 8004f1c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004f20:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8004f44 <SBUS_getData+0x5ec>
 8004f24:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004f28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f2c:	ee17 3a90 	vmov	r3, s15
 8004f30:	b29b      	uxth	r3, r3
 8004f32:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8004f36:	e007      	b.n	8004f48 <SBUS_getData+0x5f0>
 8004f38:	2400007c 	.word	0x2400007c
 8004f3c:	43b00000 	.word	0x43b00000
 8004f40:	44a80000 	.word	0x44a80000
 8004f44:	447a0000 	.word	0x447a0000
 8004f48:	b29a      	uxth	r2, r3
 8004f4a:	4b2a      	ldr	r3, [pc, #168]	@ (8004ff4 <SBUS_getData+0x69c>)
 8004f4c:	841a      	strh	r2, [r3, #32]

	//En el caso del byte 24, el primer bit menos significativo corresponde al canal 17, el segundo al canal 18, el tercero a el fail safe y
	//el cuarto a la perdida de paquetes. Los 4 restantes no se utilizan.

	Radio_input.Banderas = SBUS_UART_Rx[23];
 8004f4e:	4b2a      	ldr	r3, [pc, #168]	@ (8004ff8 <SBUS_getData+0x6a0>)
 8004f50:	7dda      	ldrb	r2, [r3, #23]
 8004f52:	4b28      	ldr	r3, [pc, #160]	@ (8004ff4 <SBUS_getData+0x69c>)
 8004f54:	701a      	strb	r2, [r3, #0]
	if(SBUS_UART_Rx[23]>=8){
 8004f56:	4b28      	ldr	r3, [pc, #160]	@ (8004ff8 <SBUS_getData+0x6a0>)
 8004f58:	7ddb      	ldrb	r3, [r3, #23]
 8004f5a:	2b07      	cmp	r3, #7
 8004f5c:	d90a      	bls.n	8004f74 <SBUS_getData+0x61c>
		SBUS_UART_Rx[23]-=8;
 8004f5e:	4b26      	ldr	r3, [pc, #152]	@ (8004ff8 <SBUS_getData+0x6a0>)
 8004f60:	7ddb      	ldrb	r3, [r3, #23]
 8004f62:	3b08      	subs	r3, #8
 8004f64:	b2da      	uxtb	r2, r3
 8004f66:	4b24      	ldr	r3, [pc, #144]	@ (8004ff8 <SBUS_getData+0x6a0>)
 8004f68:	75da      	strb	r2, [r3, #23]
		Radio_input.fail_safe = FailSafe;
 8004f6a:	4b22      	ldr	r3, [pc, #136]	@ (8004ff4 <SBUS_getData+0x69c>)
 8004f6c:	2235      	movs	r2, #53	@ 0x35
 8004f6e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
 8004f72:	e003      	b.n	8004f7c <SBUS_getData+0x624>
	}else Radio_input.fail_safe= Ok;
 8004f74:	4b1f      	ldr	r3, [pc, #124]	@ (8004ff4 <SBUS_getData+0x69c>)
 8004f76:	22aa      	movs	r2, #170	@ 0xaa
 8004f78:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

	if(SBUS_UART_Rx[23]>=4){
 8004f7c:	4b1e      	ldr	r3, [pc, #120]	@ (8004ff8 <SBUS_getData+0x6a0>)
 8004f7e:	7ddb      	ldrb	r3, [r3, #23]
 8004f80:	2b03      	cmp	r3, #3
 8004f82:	d90a      	bls.n	8004f9a <SBUS_getData+0x642>
		SBUS_UART_Rx[23]-=4;
 8004f84:	4b1c      	ldr	r3, [pc, #112]	@ (8004ff8 <SBUS_getData+0x6a0>)
 8004f86:	7ddb      	ldrb	r3, [r3, #23]
 8004f88:	3b04      	subs	r3, #4
 8004f8a:	b2da      	uxtb	r2, r3
 8004f8c:	4b1a      	ldr	r3, [pc, #104]	@ (8004ff8 <SBUS_getData+0x6a0>)
 8004f8e:	75da      	strb	r2, [r3, #23]
		Radio_input.pkg_lost = Pkg_Lost;
 8004f90:	4b18      	ldr	r3, [pc, #96]	@ (8004ff4 <SBUS_getData+0x69c>)
 8004f92:	2210      	movs	r2, #16
 8004f94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004f98:	e003      	b.n	8004fa2 <SBUS_getData+0x64a>
	}else Radio_input.pkg_lost=Ok;
 8004f9a:	4b16      	ldr	r3, [pc, #88]	@ (8004ff4 <SBUS_getData+0x69c>)
 8004f9c:	22aa      	movs	r2, #170	@ 0xaa
 8004f9e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if(SBUS_UART_Rx[23]>=2){
 8004fa2:	4b15      	ldr	r3, [pc, #84]	@ (8004ff8 <SBUS_getData+0x6a0>)
 8004fa4:	7ddb      	ldrb	r3, [r3, #23]
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	d90a      	bls.n	8004fc0 <SBUS_getData+0x668>
		SBUS_UART_Rx[23]-=2;
 8004faa:	4b13      	ldr	r3, [pc, #76]	@ (8004ff8 <SBUS_getData+0x6a0>)
 8004fac:	7ddb      	ldrb	r3, [r3, #23]
 8004fae:	3b02      	subs	r3, #2
 8004fb0:	b2da      	uxtb	r2, r3
 8004fb2:	4b11      	ldr	r3, [pc, #68]	@ (8004ff8 <SBUS_getData+0x6a0>)
 8004fb4:	75da      	strb	r2, [r3, #23]
		Radio_input.Interruptor_2=ON;
 8004fb6:	4b0f      	ldr	r3, [pc, #60]	@ (8004ff4 <SBUS_getData+0x69c>)
 8004fb8:	2201      	movs	r2, #1
 8004fba:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
 8004fbe:	e003      	b.n	8004fc8 <SBUS_getData+0x670>
	}else Radio_input.Interruptor_2=OFF;
 8004fc0:	4b0c      	ldr	r3, [pc, #48]	@ (8004ff4 <SBUS_getData+0x69c>)
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

	if(SBUS_UART_Rx[23]){
 8004fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8004ff8 <SBUS_getData+0x6a0>)
 8004fca:	7ddb      	ldrb	r3, [r3, #23]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d004      	beq.n	8004fda <SBUS_getData+0x682>
		Radio_input.Interruptor_1=ON;
 8004fd0:	4b08      	ldr	r3, [pc, #32]	@ (8004ff4 <SBUS_getData+0x69c>)
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 8004fd8:	e003      	b.n	8004fe2 <SBUS_getData+0x68a>
	}else Radio_input.Interruptor_1=OFF;
 8004fda:	4b06      	ldr	r3, [pc, #24]	@ (8004ff4 <SBUS_getData+0x69c>)
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22


	Radio_input.Uart_Counter = 0;
 8004fe2:	4b04      	ldr	r3, [pc, #16]	@ (8004ff4 <SBUS_getData+0x69c>)
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

}
 8004fea:	bf00      	nop
 8004fec:	46bd      	mov	sp, r7
 8004fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff2:	4770      	bx	lr
 8004ff4:	2400007c 	.word	0x2400007c
 8004ff8:	240015d8 	.word	0x240015d8

08004ffc <SBUS_IntegrityVerification>:

void SBUS_IntegrityVerification(void){
 8004ffc:	b480      	push	{r7}
 8004ffe:	af00      	add	r7, sp, #0

	if(Radio_input.Uart_Counter != 255){
 8005000:	4b0f      	ldr	r3, [pc, #60]	@ (8005040 <SBUS_IntegrityVerification+0x44>)
 8005002:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8005006:	2bff      	cmp	r3, #255	@ 0xff
 8005008:	d00c      	beq.n	8005024 <SBUS_IntegrityVerification+0x28>
		Radio_input.Uart_Counter++;
 800500a:	4b0d      	ldr	r3, [pc, #52]	@ (8005040 <SBUS_IntegrityVerification+0x44>)
 800500c:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8005010:	3301      	adds	r3, #1
 8005012:	b2da      	uxtb	r2, r3
 8005014:	4b0a      	ldr	r3, [pc, #40]	@ (8005040 <SBUS_IntegrityVerification+0x44>)
 8005016:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
		Radio_input.uart_error = Ok;
 800501a:	4b09      	ldr	r3, [pc, #36]	@ (8005040 <SBUS_IntegrityVerification+0x44>)
 800501c:	22aa      	movs	r2, #170	@ 0xaa
 800501e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
	}
	else{
		Radio_input.uart_error = Uart_Error;
		Radio_input.fail_safe = FailSafe;
	}
}
 8005022:	e007      	b.n	8005034 <SBUS_IntegrityVerification+0x38>
		Radio_input.uart_error = Uart_Error;
 8005024:	4b06      	ldr	r3, [pc, #24]	@ (8005040 <SBUS_IntegrityVerification+0x44>)
 8005026:	2220      	movs	r2, #32
 8005028:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
		Radio_input.fail_safe = FailSafe;
 800502c:	4b04      	ldr	r3, [pc, #16]	@ (8005040 <SBUS_IntegrityVerification+0x44>)
 800502e:	2235      	movs	r2, #53	@ 0x35
 8005030:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
}
 8005034:	bf00      	nop
 8005036:	46bd      	mov	sp, r7
 8005038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503c:	4770      	bx	lr
 800503e:	bf00      	nop
 8005040:	2400007c 	.word	0x2400007c

08005044 <SD_blackbox_refresh>:
void SD_blackbox_init(void){

	f_open(&BlackBox, BlackBoxFile, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
}

void SD_blackbox_refresh(void){
 8005044:	b480      	push	{r7}
 8005046:	af00      	add	r7, sp, #0

	blackbox_data.Time = TimeOn_Counter;
 8005048:	4b58      	ldr	r3, [pc, #352]	@ (80051ac <SD_blackbox_refresh+0x168>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a58      	ldr	r2, [pc, #352]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 800504e:	6353      	str	r3, [r2, #52]	@ 0x34

	blackbox_data.Ax = IMU.ACC.x;
 8005050:	4b58      	ldr	r3, [pc, #352]	@ (80051b4 <SD_blackbox_refresh+0x170>)
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	4a56      	ldr	r2, [pc, #344]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 8005056:	6013      	str	r3, [r2, #0]
	blackbox_data.Ay = IMU.ACC.y;
 8005058:	4b56      	ldr	r3, [pc, #344]	@ (80051b4 <SD_blackbox_refresh+0x170>)
 800505a:	68db      	ldr	r3, [r3, #12]
 800505c:	4a54      	ldr	r2, [pc, #336]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 800505e:	6053      	str	r3, [r2, #4]
	blackbox_data.Az = IMU.ACC.z;
 8005060:	4b54      	ldr	r3, [pc, #336]	@ (80051b4 <SD_blackbox_refresh+0x170>)
 8005062:	691b      	ldr	r3, [r3, #16]
 8005064:	4a52      	ldr	r2, [pc, #328]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 8005066:	6093      	str	r3, [r2, #8]

	blackbox_data.Gx = IMU.GYR.x;
 8005068:	4b52      	ldr	r3, [pc, #328]	@ (80051b4 <SD_blackbox_refresh+0x170>)
 800506a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800506c:	4a50      	ldr	r2, [pc, #320]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 800506e:	60d3      	str	r3, [r2, #12]
	blackbox_data.Gy = IMU.GYR.y;
 8005070:	4b50      	ldr	r3, [pc, #320]	@ (80051b4 <SD_blackbox_refresh+0x170>)
 8005072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005074:	4a4e      	ldr	r2, [pc, #312]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 8005076:	6113      	str	r3, [r2, #16]
	blackbox_data.Gz = IMU.GYR.z;
 8005078:	4b4e      	ldr	r3, [pc, #312]	@ (80051b4 <SD_blackbox_refresh+0x170>)
 800507a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800507c:	4a4c      	ldr	r2, [pc, #304]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 800507e:	6153      	str	r3, [r2, #20]

	blackbox_data.Gfx = 0;
 8005080:	4b4b      	ldr	r3, [pc, #300]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 8005082:	f04f 0200 	mov.w	r2, #0
 8005086:	619a      	str	r2, [r3, #24]
	blackbox_data.Gfy = 0;
 8005088:	4b49      	ldr	r3, [pc, #292]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 800508a:	f04f 0200 	mov.w	r2, #0
 800508e:	61da      	str	r2, [r3, #28]
	blackbox_data.Gfz = 0;
 8005090:	4b47      	ldr	r3, [pc, #284]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 8005092:	f04f 0200 	mov.w	r2, #0
 8005096:	621a      	str	r2, [r3, #32]

	blackbox_data.Roll    = IMU.Roll;
 8005098:	4b46      	ldr	r3, [pc, #280]	@ (80051b4 <SD_blackbox_refresh+0x170>)
 800509a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800509c:	4a44      	ldr	r2, [pc, #272]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 800509e:	6253      	str	r3, [r2, #36]	@ 0x24
	blackbox_data.Pitch   = IMU.Pitch;
 80050a0:	4b44      	ldr	r3, [pc, #272]	@ (80051b4 <SD_blackbox_refresh+0x170>)
 80050a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050a4:	4a42      	ldr	r2, [pc, #264]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 80050a6:	6293      	str	r3, [r2, #40]	@ 0x28
	blackbox_data.Heading = IMU.Heading;
 80050a8:	4b42      	ldr	r3, [pc, #264]	@ (80051b4 <SD_blackbox_refresh+0x170>)
 80050aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050ac:	4a40      	ldr	r2, [pc, #256]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 80050ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

	blackbox_data.Alt = BMP280.Barometric_Altitude;
 80050b0:	4b41      	ldr	r3, [pc, #260]	@ (80051b8 <SD_blackbox_refresh+0x174>)
 80050b2:	8a1a      	ldrh	r2, [r3, #16]
 80050b4:	4b3e      	ldr	r3, [pc, #248]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 80050b6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
	blackbox_data.Latitude = 0;
 80050ba:	4b3d      	ldr	r3, [pc, #244]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 80050bc:	2200      	movs	r2, #0
 80050be:	639a      	str	r2, [r3, #56]	@ 0x38
	blackbox_data.Longitude= 0;
 80050c0:	4b3b      	ldr	r3, [pc, #236]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 80050c2:	2200      	movs	r2, #0
 80050c4:	63da      	str	r2, [r3, #60]	@ 0x3c

	blackbox_data.ARSP = 0;
 80050c6:	4b3a      	ldr	r3, [pc, #232]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 80050c8:	2200      	movs	r2, #0
 80050ca:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

	blackbox_data.Pressure = BMP280.Pressure;
 80050ce:	4b3a      	ldr	r3, [pc, #232]	@ (80051b8 <SD_blackbox_refresh+0x174>)
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	4a37      	ldr	r2, [pc, #220]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 80050d4:	6413      	str	r3, [r2, #64]	@ 0x40

	blackbox_data.SBUS_Flags = Radio_input.Banderas;
 80050d6:	4b39      	ldr	r3, [pc, #228]	@ (80051bc <SD_blackbox_refresh+0x178>)
 80050d8:	781a      	ldrb	r2, [r3, #0]
 80050da:	4b35      	ldr	r3, [pc, #212]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 80050dc:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
	blackbox_data.Flight_Mode = 0;
 80050e0:	4b33      	ldr	r3, [pc, #204]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 80050e2:	2200      	movs	r2, #0
 80050e4:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

	blackbox_data.Canal_1 = Radio_input.Canal_1;
 80050e8:	4b34      	ldr	r3, [pc, #208]	@ (80051bc <SD_blackbox_refresh+0x178>)
 80050ea:	885a      	ldrh	r2, [r3, #2]
 80050ec:	4b30      	ldr	r3, [pc, #192]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 80050ee:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	blackbox_data.Canal_2 = Radio_input.Canal_2;
 80050f2:	4b32      	ldr	r3, [pc, #200]	@ (80051bc <SD_blackbox_refresh+0x178>)
 80050f4:	889a      	ldrh	r2, [r3, #4]
 80050f6:	4b2e      	ldr	r3, [pc, #184]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 80050f8:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
	blackbox_data.Canal_3 = Radio_input.Canal_3;
 80050fc:	4b2f      	ldr	r3, [pc, #188]	@ (80051bc <SD_blackbox_refresh+0x178>)
 80050fe:	88da      	ldrh	r2, [r3, #6]
 8005100:	4b2b      	ldr	r3, [pc, #172]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 8005102:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
	blackbox_data.Canal_4 = Radio_input.Canal_4;
 8005106:	4b2d      	ldr	r3, [pc, #180]	@ (80051bc <SD_blackbox_refresh+0x178>)
 8005108:	891a      	ldrh	r2, [r3, #8]
 800510a:	4b29      	ldr	r3, [pc, #164]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 800510c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
	blackbox_data.Canal_5 = Radio_input.Canal_5;
 8005110:	4b2a      	ldr	r3, [pc, #168]	@ (80051bc <SD_blackbox_refresh+0x178>)
 8005112:	895a      	ldrh	r2, [r3, #10]
 8005114:	4b26      	ldr	r3, [pc, #152]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 8005116:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
	blackbox_data.Canal_6 = Radio_input.Canal_6;
 800511a:	4b28      	ldr	r3, [pc, #160]	@ (80051bc <SD_blackbox_refresh+0x178>)
 800511c:	899a      	ldrh	r2, [r3, #12]
 800511e:	4b24      	ldr	r3, [pc, #144]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 8005120:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
	blackbox_data.Canal_7 = Radio_input.Canal_7;
 8005124:	4b25      	ldr	r3, [pc, #148]	@ (80051bc <SD_blackbox_refresh+0x178>)
 8005126:	89da      	ldrh	r2, [r3, #14]
 8005128:	4b21      	ldr	r3, [pc, #132]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 800512a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
	blackbox_data.Canal_8 = Radio_input.Canal_8;
 800512e:	4b23      	ldr	r3, [pc, #140]	@ (80051bc <SD_blackbox_refresh+0x178>)
 8005130:	8a1a      	ldrh	r2, [r3, #16]
 8005132:	4b1f      	ldr	r3, [pc, #124]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 8005134:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
	blackbox_data.Canal_9 = Radio_input.Canal_9;
 8005138:	4b20      	ldr	r3, [pc, #128]	@ (80051bc <SD_blackbox_refresh+0x178>)
 800513a:	8a5a      	ldrh	r2, [r3, #18]
 800513c:	4b1c      	ldr	r3, [pc, #112]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 800513e:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
	blackbox_data.Canal_10 = Radio_input.Canal_10;
 8005142:	4b1e      	ldr	r3, [pc, #120]	@ (80051bc <SD_blackbox_refresh+0x178>)
 8005144:	8a9a      	ldrh	r2, [r3, #20]
 8005146:	4b1a      	ldr	r3, [pc, #104]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 8005148:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
	blackbox_data.Canal_11 = Radio_input.Canal_11;
 800514c:	4b1b      	ldr	r3, [pc, #108]	@ (80051bc <SD_blackbox_refresh+0x178>)
 800514e:	8ada      	ldrh	r2, [r3, #22]
 8005150:	4b17      	ldr	r3, [pc, #92]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 8005152:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
	blackbox_data.Canal_12 = Radio_input.Canal_12;
 8005156:	4b19      	ldr	r3, [pc, #100]	@ (80051bc <SD_blackbox_refresh+0x178>)
 8005158:	8b1a      	ldrh	r2, [r3, #24]
 800515a:	4b15      	ldr	r3, [pc, #84]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 800515c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
	blackbox_data.Canal_13 = Radio_input.Canal_13;
 8005160:	4b16      	ldr	r3, [pc, #88]	@ (80051bc <SD_blackbox_refresh+0x178>)
 8005162:	8b5a      	ldrh	r2, [r3, #26]
 8005164:	4b12      	ldr	r3, [pc, #72]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 8005166:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
	blackbox_data.Canal_14 = Radio_input.Canal_14;
 800516a:	4b14      	ldr	r3, [pc, #80]	@ (80051bc <SD_blackbox_refresh+0x178>)
 800516c:	8b9a      	ldrh	r2, [r3, #28]
 800516e:	4b10      	ldr	r3, [pc, #64]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 8005170:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
	blackbox_data.Canal_15 = Radio_input.Canal_15;
 8005174:	4b11      	ldr	r3, [pc, #68]	@ (80051bc <SD_blackbox_refresh+0x178>)
 8005176:	8bda      	ldrh	r2, [r3, #30]
 8005178:	4b0d      	ldr	r3, [pc, #52]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 800517a:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
	blackbox_data.Canal_16 = Radio_input.Canal_16;
 800517e:	4b0f      	ldr	r3, [pc, #60]	@ (80051bc <SD_blackbox_refresh+0x178>)
 8005180:	8c1a      	ldrh	r2, [r3, #32]
 8005182:	4b0b      	ldr	r3, [pc, #44]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 8005184:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

	blackbox_data.Interruptor_1 = Radio_input.Interruptor_1;
 8005188:	4b0c      	ldr	r3, [pc, #48]	@ (80051bc <SD_blackbox_refresh+0x178>)
 800518a:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 800518e:	4b08      	ldr	r3, [pc, #32]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 8005190:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
	blackbox_data.Interruptor_2 = Radio_input.Interruptor_2;
 8005194:	4b09      	ldr	r3, [pc, #36]	@ (80051bc <SD_blackbox_refresh+0x178>)
 8005196:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 800519a:	4b05      	ldr	r3, [pc, #20]	@ (80051b0 <SD_blackbox_refresh+0x16c>)
 800519c:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
//	blackbox_data.OUT6  = PWM_Output.Canal_6;
//	blackbox_data.OUT7  = PWM_Output.Canal_7;
//	blackbox_data.OUT8  = PWM_Output.Canal_8;
//	blackbox_data.OUT9  = PWM_Output.Canal_9;
//	blackbox_data.OUT10 = PWM_Output.Canal_10;
}
 80051a0:	bf00      	nop
 80051a2:	46bd      	mov	sp, r7
 80051a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a8:	4770      	bx	lr
 80051aa:	bf00      	nop
 80051ac:	24000ce4 	.word	0x24000ce4
 80051b0:	2400281c 	.word	0x2400281c
 80051b4:	24001470 	.word	0x24001470
 80051b8:	24001330 	.word	0x24001330
 80051bc:	2400007c 	.word	0x2400007c

080051c0 <SD_blackbox_write>:
	BlackBoxFile[4] = ActualFile[4];

	f_open(&BlackBox, BlackBoxFile, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
}

void SD_blackbox_write(void){
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b082      	sub	sp, #8
 80051c4:	af00      	add	r7, sp, #0
	static uint8_t NewFileCount = 0;
	static uint32_t DataCount = 0;
	static uint16_t WriteCount = 0;

	SD_blackbox_refresh();
 80051c6:	f7ff ff3d 	bl	8005044 <SD_blackbox_refresh>

	blackbox_data.Nmsg = DataCount;
 80051ca:	4b26      	ldr	r3, [pc, #152]	@ (8005264 <SD_blackbox_write+0xa4>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a26      	ldr	r2, [pc, #152]	@ (8005268 <SD_blackbox_write+0xa8>)
 80051d0:	6313      	str	r3, [r2, #48]	@ 0x30
	memcpy(&BlackBoxBuffer[WriteCount],&blackbox_data,sizeof(blackbox_data));
 80051d2:	4b26      	ldr	r3, [pc, #152]	@ (800526c <SD_blackbox_write+0xac>)
 80051d4:	881b      	ldrh	r3, [r3, #0]
 80051d6:	461a      	mov	r2, r3
 80051d8:	4613      	mov	r3, r2
 80051da:	021b      	lsls	r3, r3, #8
 80051dc:	1a9b      	subs	r3, r3, r2
 80051de:	4a24      	ldr	r2, [pc, #144]	@ (8005270 <SD_blackbox_write+0xb0>)
 80051e0:	4413      	add	r3, r2
 80051e2:	2280      	movs	r2, #128	@ 0x80
 80051e4:	4920      	ldr	r1, [pc, #128]	@ (8005268 <SD_blackbox_write+0xa8>)
 80051e6:	4618      	mov	r0, r3
 80051e8:	f011 fb5f 	bl	80168aa <memcpy>

	if(WriteCount == 15){
 80051ec:	4b1f      	ldr	r3, [pc, #124]	@ (800526c <SD_blackbox_write+0xac>)
 80051ee:	881b      	ldrh	r3, [r3, #0]
 80051f0:	2b0f      	cmp	r3, #15
 80051f2:	d129      	bne.n	8005248 <SD_blackbox_write+0x88>
		for (uint8_t n = 0; n < 16; ++n) {
 80051f4:	2300      	movs	r3, #0
 80051f6:	71fb      	strb	r3, [r7, #7]
 80051f8:	e00d      	b.n	8005216 <SD_blackbox_write+0x56>
			f_write(&BlackBox, &BlackBoxBuffer[n], sizeof(blackbox_data), &bw);
 80051fa:	79fa      	ldrb	r2, [r7, #7]
 80051fc:	4613      	mov	r3, r2
 80051fe:	021b      	lsls	r3, r3, #8
 8005200:	1a9b      	subs	r3, r3, r2
 8005202:	4a1b      	ldr	r2, [pc, #108]	@ (8005270 <SD_blackbox_write+0xb0>)
 8005204:	1899      	adds	r1, r3, r2
 8005206:	4b1b      	ldr	r3, [pc, #108]	@ (8005274 <SD_blackbox_write+0xb4>)
 8005208:	2280      	movs	r2, #128	@ 0x80
 800520a:	481b      	ldr	r0, [pc, #108]	@ (8005278 <SD_blackbox_write+0xb8>)
 800520c:	f00d fe67 	bl	8012ede <f_write>
		for (uint8_t n = 0; n < 16; ++n) {
 8005210:	79fb      	ldrb	r3, [r7, #7]
 8005212:	3301      	adds	r3, #1
 8005214:	71fb      	strb	r3, [r7, #7]
 8005216:	79fb      	ldrb	r3, [r7, #7]
 8005218:	2b0f      	cmp	r3, #15
 800521a:	d9ee      	bls.n	80051fa <SD_blackbox_write+0x3a>
		}
		fresult = f_sync(&BlackBox);
 800521c:	4816      	ldr	r0, [pc, #88]	@ (8005278 <SD_blackbox_write+0xb8>)
 800521e:	f00e f802 	bl	8013226 <f_sync>
 8005222:	4603      	mov	r3, r0
 8005224:	461a      	mov	r2, r3
 8005226:	4b15      	ldr	r3, [pc, #84]	@ (800527c <SD_blackbox_write+0xbc>)
 8005228:	701a      	strb	r2, [r3, #0]
		WriteCount = 0;
 800522a:	4b10      	ldr	r3, [pc, #64]	@ (800526c <SD_blackbox_write+0xac>)
 800522c:	2200      	movs	r2, #0
 800522e:	801a      	strh	r2, [r3, #0]
		++NewFileCount;
 8005230:	4b13      	ldr	r3, [pc, #76]	@ (8005280 <SD_blackbox_write+0xc0>)
 8005232:	781b      	ldrb	r3, [r3, #0]
 8005234:	3301      	adds	r3, #1
 8005236:	b2da      	uxtb	r2, r3
 8005238:	4b11      	ldr	r3, [pc, #68]	@ (8005280 <SD_blackbox_write+0xc0>)
 800523a:	701a      	strb	r2, [r3, #0]
		++DataCount;
 800523c:	4b09      	ldr	r3, [pc, #36]	@ (8005264 <SD_blackbox_write+0xa4>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	3301      	adds	r3, #1
 8005242:	4a08      	ldr	r2, [pc, #32]	@ (8005264 <SD_blackbox_write+0xa4>)
 8005244:	6013      	str	r3, [r2, #0]
		return;
 8005246:	e00a      	b.n	800525e <SD_blackbox_write+0x9e>
	}
	++WriteCount;
 8005248:	4b08      	ldr	r3, [pc, #32]	@ (800526c <SD_blackbox_write+0xac>)
 800524a:	881b      	ldrh	r3, [r3, #0]
 800524c:	3301      	adds	r3, #1
 800524e:	b29a      	uxth	r2, r3
 8005250:	4b06      	ldr	r3, [pc, #24]	@ (800526c <SD_blackbox_write+0xac>)
 8005252:	801a      	strh	r2, [r3, #0]
	++DataCount;
 8005254:	4b03      	ldr	r3, [pc, #12]	@ (8005264 <SD_blackbox_write+0xa4>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	3301      	adds	r3, #1
 800525a:	4a02      	ldr	r2, [pc, #8]	@ (8005264 <SD_blackbox_write+0xa4>)
 800525c:	6013      	str	r3, [r2, #0]
}
 800525e:	3708      	adds	r7, #8
 8005260:	46bd      	mov	sp, r7
 8005262:	bd80      	pop	{r7, pc}
 8005264:	2400289c 	.word	0x2400289c
 8005268:	2400281c 	.word	0x2400281c
 800526c:	240028a0 	.word	0x240028a0
 8005270:	2400182c 	.word	0x2400182c
 8005274:	24001828 	.word	0x24001828
 8005278:	240015f4 	.word	0x240015f4
 800527c:	24001824 	.word	0x24001824
 8005280:	240028a2 	.word	0x240028a2

08005284 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005284:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80052bc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005288:	f7fd f828 	bl	80022dc <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800528c:	480c      	ldr	r0, [pc, #48]	@ (80052c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800528e:	490d      	ldr	r1, [pc, #52]	@ (80052c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005290:	4a0d      	ldr	r2, [pc, #52]	@ (80052c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005292:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005294:	e002      	b.n	800529c <LoopCopyDataInit>

08005296 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005296:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005298:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800529a:	3304      	adds	r3, #4

0800529c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 800529c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800529e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80052a0:	d3f9      	bcc.n	8005296 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80052a2:	4a0a      	ldr	r2, [pc, #40]	@ (80052cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80052a4:	4c0a      	ldr	r4, [pc, #40]	@ (80052d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80052a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80052a8:	e001      	b.n	80052ae <LoopFillZerobss>

080052aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80052aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80052ac:	3204      	adds	r2, #4

080052ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80052ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80052b0:	d3fb      	bcc.n	80052aa <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80052b2:	f011 fad3 	bl	801685c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80052b6:	f7fc fbab 	bl	8001a10 <main>
  bx  lr
 80052ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80052bc:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 80052c0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80052c4:	24000290 	.word	0x24000290
  ldr r2, =_sidata
 80052c8:	08019560 	.word	0x08019560
  ldr r2, =_sbss
 80052cc:	24000290 	.word	0x24000290
  ldr r4, =_ebss
 80052d0:	24006764 	.word	0x24006764

080052d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80052d4:	e7fe      	b.n	80052d4 <ADC_IRQHandler>
	...

080052d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b082      	sub	sp, #8
 80052dc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80052de:	2003      	movs	r0, #3
 80052e0:	f000 f927 	bl	8005532 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80052e4:	f004 fd3e 	bl	8009d64 <HAL_RCC_GetSysClockFreq>
 80052e8:	4602      	mov	r2, r0
 80052ea:	4b15      	ldr	r3, [pc, #84]	@ (8005340 <HAL_Init+0x68>)
 80052ec:	699b      	ldr	r3, [r3, #24]
 80052ee:	0a1b      	lsrs	r3, r3, #8
 80052f0:	f003 030f 	and.w	r3, r3, #15
 80052f4:	4913      	ldr	r1, [pc, #76]	@ (8005344 <HAL_Init+0x6c>)
 80052f6:	5ccb      	ldrb	r3, [r1, r3]
 80052f8:	f003 031f 	and.w	r3, r3, #31
 80052fc:	fa22 f303 	lsr.w	r3, r2, r3
 8005300:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8005302:	4b0f      	ldr	r3, [pc, #60]	@ (8005340 <HAL_Init+0x68>)
 8005304:	699b      	ldr	r3, [r3, #24]
 8005306:	f003 030f 	and.w	r3, r3, #15
 800530a:	4a0e      	ldr	r2, [pc, #56]	@ (8005344 <HAL_Init+0x6c>)
 800530c:	5cd3      	ldrb	r3, [r2, r3]
 800530e:	f003 031f 	and.w	r3, r3, #31
 8005312:	687a      	ldr	r2, [r7, #4]
 8005314:	fa22 f303 	lsr.w	r3, r2, r3
 8005318:	4a0b      	ldr	r2, [pc, #44]	@ (8005348 <HAL_Init+0x70>)
 800531a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800531c:	4a0b      	ldr	r2, [pc, #44]	@ (800534c <HAL_Init+0x74>)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005322:	200f      	movs	r0, #15
 8005324:	f7fc fe44 	bl	8001fb0 <HAL_InitTick>
 8005328:	4603      	mov	r3, r0
 800532a:	2b00      	cmp	r3, #0
 800532c:	d001      	beq.n	8005332 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800532e:	2301      	movs	r3, #1
 8005330:	e002      	b.n	8005338 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005332:	f7fc fe1f 	bl	8001f74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005336:	2300      	movs	r3, #0
}
 8005338:	4618      	mov	r0, r3
 800533a:	3708      	adds	r7, #8
 800533c:	46bd      	mov	sp, r7
 800533e:	bd80      	pop	{r7, pc}
 8005340:	58024400 	.word	0x58024400
 8005344:	080188c4 	.word	0x080188c4
 8005348:	24000004 	.word	0x24000004
 800534c:	24000000 	.word	0x24000000

08005350 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005350:	b480      	push	{r7}
 8005352:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005354:	4b06      	ldr	r3, [pc, #24]	@ (8005370 <HAL_IncTick+0x20>)
 8005356:	781b      	ldrb	r3, [r3, #0]
 8005358:	461a      	mov	r2, r3
 800535a:	4b06      	ldr	r3, [pc, #24]	@ (8005374 <HAL_IncTick+0x24>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4413      	add	r3, r2
 8005360:	4a04      	ldr	r2, [pc, #16]	@ (8005374 <HAL_IncTick+0x24>)
 8005362:	6013      	str	r3, [r2, #0]
}
 8005364:	bf00      	nop
 8005366:	46bd      	mov	sp, r7
 8005368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536c:	4770      	bx	lr
 800536e:	bf00      	nop
 8005370:	240000a8 	.word	0x240000a8
 8005374:	240028a4 	.word	0x240028a4

08005378 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005378:	b480      	push	{r7}
 800537a:	af00      	add	r7, sp, #0
  return uwTick;
 800537c:	4b03      	ldr	r3, [pc, #12]	@ (800538c <HAL_GetTick+0x14>)
 800537e:	681b      	ldr	r3, [r3, #0]
}
 8005380:	4618      	mov	r0, r3
 8005382:	46bd      	mov	sp, r7
 8005384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005388:	4770      	bx	lr
 800538a:	bf00      	nop
 800538c:	240028a4 	.word	0x240028a4

08005390 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b084      	sub	sp, #16
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005398:	f7ff ffee 	bl	8005378 <HAL_GetTick>
 800539c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053a8:	d005      	beq.n	80053b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80053aa:	4b0a      	ldr	r3, [pc, #40]	@ (80053d4 <HAL_Delay+0x44>)
 80053ac:	781b      	ldrb	r3, [r3, #0]
 80053ae:	461a      	mov	r2, r3
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	4413      	add	r3, r2
 80053b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80053b6:	bf00      	nop
 80053b8:	f7ff ffde 	bl	8005378 <HAL_GetTick>
 80053bc:	4602      	mov	r2, r0
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	1ad3      	subs	r3, r2, r3
 80053c2:	68fa      	ldr	r2, [r7, #12]
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d8f7      	bhi.n	80053b8 <HAL_Delay+0x28>
  {
  }
}
 80053c8:	bf00      	nop
 80053ca:	bf00      	nop
 80053cc:	3710      	adds	r7, #16
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bd80      	pop	{r7, pc}
 80053d2:	bf00      	nop
 80053d4:	240000a8 	.word	0x240000a8

080053d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80053d8:	b480      	push	{r7}
 80053da:	b085      	sub	sp, #20
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	f003 0307 	and.w	r3, r3, #7
 80053e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80053e8:	4b0b      	ldr	r3, [pc, #44]	@ (8005418 <__NVIC_SetPriorityGrouping+0x40>)
 80053ea:	68db      	ldr	r3, [r3, #12]
 80053ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80053ee:	68ba      	ldr	r2, [r7, #8]
 80053f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80053f4:	4013      	ands	r3, r2
 80053f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005400:	4b06      	ldr	r3, [pc, #24]	@ (800541c <__NVIC_SetPriorityGrouping+0x44>)
 8005402:	4313      	orrs	r3, r2
 8005404:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005406:	4a04      	ldr	r2, [pc, #16]	@ (8005418 <__NVIC_SetPriorityGrouping+0x40>)
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	60d3      	str	r3, [r2, #12]
}
 800540c:	bf00      	nop
 800540e:	3714      	adds	r7, #20
 8005410:	46bd      	mov	sp, r7
 8005412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005416:	4770      	bx	lr
 8005418:	e000ed00 	.word	0xe000ed00
 800541c:	05fa0000 	.word	0x05fa0000

08005420 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005420:	b480      	push	{r7}
 8005422:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005424:	4b04      	ldr	r3, [pc, #16]	@ (8005438 <__NVIC_GetPriorityGrouping+0x18>)
 8005426:	68db      	ldr	r3, [r3, #12]
 8005428:	0a1b      	lsrs	r3, r3, #8
 800542a:	f003 0307 	and.w	r3, r3, #7
}
 800542e:	4618      	mov	r0, r3
 8005430:	46bd      	mov	sp, r7
 8005432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005436:	4770      	bx	lr
 8005438:	e000ed00 	.word	0xe000ed00

0800543c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800543c:	b480      	push	{r7}
 800543e:	b083      	sub	sp, #12
 8005440:	af00      	add	r7, sp, #0
 8005442:	4603      	mov	r3, r0
 8005444:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005446:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800544a:	2b00      	cmp	r3, #0
 800544c:	db0b      	blt.n	8005466 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800544e:	88fb      	ldrh	r3, [r7, #6]
 8005450:	f003 021f 	and.w	r2, r3, #31
 8005454:	4907      	ldr	r1, [pc, #28]	@ (8005474 <__NVIC_EnableIRQ+0x38>)
 8005456:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800545a:	095b      	lsrs	r3, r3, #5
 800545c:	2001      	movs	r0, #1
 800545e:	fa00 f202 	lsl.w	r2, r0, r2
 8005462:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005466:	bf00      	nop
 8005468:	370c      	adds	r7, #12
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr
 8005472:	bf00      	nop
 8005474:	e000e100 	.word	0xe000e100

08005478 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005478:	b480      	push	{r7}
 800547a:	b083      	sub	sp, #12
 800547c:	af00      	add	r7, sp, #0
 800547e:	4603      	mov	r3, r0
 8005480:	6039      	str	r1, [r7, #0]
 8005482:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005484:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005488:	2b00      	cmp	r3, #0
 800548a:	db0a      	blt.n	80054a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	b2da      	uxtb	r2, r3
 8005490:	490c      	ldr	r1, [pc, #48]	@ (80054c4 <__NVIC_SetPriority+0x4c>)
 8005492:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005496:	0112      	lsls	r2, r2, #4
 8005498:	b2d2      	uxtb	r2, r2
 800549a:	440b      	add	r3, r1
 800549c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80054a0:	e00a      	b.n	80054b8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	b2da      	uxtb	r2, r3
 80054a6:	4908      	ldr	r1, [pc, #32]	@ (80054c8 <__NVIC_SetPriority+0x50>)
 80054a8:	88fb      	ldrh	r3, [r7, #6]
 80054aa:	f003 030f 	and.w	r3, r3, #15
 80054ae:	3b04      	subs	r3, #4
 80054b0:	0112      	lsls	r2, r2, #4
 80054b2:	b2d2      	uxtb	r2, r2
 80054b4:	440b      	add	r3, r1
 80054b6:	761a      	strb	r2, [r3, #24]
}
 80054b8:	bf00      	nop
 80054ba:	370c      	adds	r7, #12
 80054bc:	46bd      	mov	sp, r7
 80054be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c2:	4770      	bx	lr
 80054c4:	e000e100 	.word	0xe000e100
 80054c8:	e000ed00 	.word	0xe000ed00

080054cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b089      	sub	sp, #36	@ 0x24
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	60f8      	str	r0, [r7, #12]
 80054d4:	60b9      	str	r1, [r7, #8]
 80054d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f003 0307 	and.w	r3, r3, #7
 80054de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80054e0:	69fb      	ldr	r3, [r7, #28]
 80054e2:	f1c3 0307 	rsb	r3, r3, #7
 80054e6:	2b04      	cmp	r3, #4
 80054e8:	bf28      	it	cs
 80054ea:	2304      	movcs	r3, #4
 80054ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80054ee:	69fb      	ldr	r3, [r7, #28]
 80054f0:	3304      	adds	r3, #4
 80054f2:	2b06      	cmp	r3, #6
 80054f4:	d902      	bls.n	80054fc <NVIC_EncodePriority+0x30>
 80054f6:	69fb      	ldr	r3, [r7, #28]
 80054f8:	3b03      	subs	r3, #3
 80054fa:	e000      	b.n	80054fe <NVIC_EncodePriority+0x32>
 80054fc:	2300      	movs	r3, #0
 80054fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005500:	f04f 32ff 	mov.w	r2, #4294967295
 8005504:	69bb      	ldr	r3, [r7, #24]
 8005506:	fa02 f303 	lsl.w	r3, r2, r3
 800550a:	43da      	mvns	r2, r3
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	401a      	ands	r2, r3
 8005510:	697b      	ldr	r3, [r7, #20]
 8005512:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005514:	f04f 31ff 	mov.w	r1, #4294967295
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	fa01 f303 	lsl.w	r3, r1, r3
 800551e:	43d9      	mvns	r1, r3
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005524:	4313      	orrs	r3, r2
         );
}
 8005526:	4618      	mov	r0, r3
 8005528:	3724      	adds	r7, #36	@ 0x24
 800552a:	46bd      	mov	sp, r7
 800552c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005530:	4770      	bx	lr

08005532 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005532:	b580      	push	{r7, lr}
 8005534:	b082      	sub	sp, #8
 8005536:	af00      	add	r7, sp, #0
 8005538:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f7ff ff4c 	bl	80053d8 <__NVIC_SetPriorityGrouping>
}
 8005540:	bf00      	nop
 8005542:	3708      	adds	r7, #8
 8005544:	46bd      	mov	sp, r7
 8005546:	bd80      	pop	{r7, pc}

08005548 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b086      	sub	sp, #24
 800554c:	af00      	add	r7, sp, #0
 800554e:	4603      	mov	r3, r0
 8005550:	60b9      	str	r1, [r7, #8]
 8005552:	607a      	str	r2, [r7, #4]
 8005554:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005556:	f7ff ff63 	bl	8005420 <__NVIC_GetPriorityGrouping>
 800555a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800555c:	687a      	ldr	r2, [r7, #4]
 800555e:	68b9      	ldr	r1, [r7, #8]
 8005560:	6978      	ldr	r0, [r7, #20]
 8005562:	f7ff ffb3 	bl	80054cc <NVIC_EncodePriority>
 8005566:	4602      	mov	r2, r0
 8005568:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800556c:	4611      	mov	r1, r2
 800556e:	4618      	mov	r0, r3
 8005570:	f7ff ff82 	bl	8005478 <__NVIC_SetPriority>
}
 8005574:	bf00      	nop
 8005576:	3718      	adds	r7, #24
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}

0800557c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b082      	sub	sp, #8
 8005580:	af00      	add	r7, sp, #0
 8005582:	4603      	mov	r3, r0
 8005584:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005586:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800558a:	4618      	mov	r0, r3
 800558c:	f7ff ff56 	bl	800543c <__NVIC_EnableIRQ>
}
 8005590:	bf00      	nop
 8005592:	3708      	adds	r7, #8
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}

08005598 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8005598:	b480      	push	{r7}
 800559a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800559c:	f3bf 8f5f 	dmb	sy
}
 80055a0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80055a2:	4b07      	ldr	r3, [pc, #28]	@ (80055c0 <HAL_MPU_Disable+0x28>)
 80055a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055a6:	4a06      	ldr	r2, [pc, #24]	@ (80055c0 <HAL_MPU_Disable+0x28>)
 80055a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055ac:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80055ae:	4b05      	ldr	r3, [pc, #20]	@ (80055c4 <HAL_MPU_Disable+0x2c>)
 80055b0:	2200      	movs	r2, #0
 80055b2:	605a      	str	r2, [r3, #4]
}
 80055b4:	bf00      	nop
 80055b6:	46bd      	mov	sp, r7
 80055b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055bc:	4770      	bx	lr
 80055be:	bf00      	nop
 80055c0:	e000ed00 	.word	0xe000ed00
 80055c4:	e000ed90 	.word	0xe000ed90

080055c8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80055d0:	4a0b      	ldr	r2, [pc, #44]	@ (8005600 <HAL_MPU_Enable+0x38>)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	f043 0301 	orr.w	r3, r3, #1
 80055d8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80055da:	4b0a      	ldr	r3, [pc, #40]	@ (8005604 <HAL_MPU_Enable+0x3c>)
 80055dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055de:	4a09      	ldr	r2, [pc, #36]	@ (8005604 <HAL_MPU_Enable+0x3c>)
 80055e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055e4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80055e6:	f3bf 8f4f 	dsb	sy
}
 80055ea:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80055ec:	f3bf 8f6f 	isb	sy
}
 80055f0:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80055f2:	bf00      	nop
 80055f4:	370c      	adds	r7, #12
 80055f6:	46bd      	mov	sp, r7
 80055f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fc:	4770      	bx	lr
 80055fe:	bf00      	nop
 8005600:	e000ed90 	.word	0xe000ed90
 8005604:	e000ed00 	.word	0xe000ed00

08005608 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8005608:	b480      	push	{r7}
 800560a:	b083      	sub	sp, #12
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	785a      	ldrb	r2, [r3, #1]
 8005614:	4b1b      	ldr	r3, [pc, #108]	@ (8005684 <HAL_MPU_ConfigRegion+0x7c>)
 8005616:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8005618:	4b1a      	ldr	r3, [pc, #104]	@ (8005684 <HAL_MPU_ConfigRegion+0x7c>)
 800561a:	691b      	ldr	r3, [r3, #16]
 800561c:	4a19      	ldr	r2, [pc, #100]	@ (8005684 <HAL_MPU_ConfigRegion+0x7c>)
 800561e:	f023 0301 	bic.w	r3, r3, #1
 8005622:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8005624:	4a17      	ldr	r2, [pc, #92]	@ (8005684 <HAL_MPU_ConfigRegion+0x7c>)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	7b1b      	ldrb	r3, [r3, #12]
 8005630:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	7adb      	ldrb	r3, [r3, #11]
 8005636:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005638:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	7a9b      	ldrb	r3, [r3, #10]
 800563e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005640:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	7b5b      	ldrb	r3, [r3, #13]
 8005646:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005648:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	7b9b      	ldrb	r3, [r3, #14]
 800564e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005650:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	7bdb      	ldrb	r3, [r3, #15]
 8005656:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005658:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	7a5b      	ldrb	r3, [r3, #9]
 800565e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005660:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	7a1b      	ldrb	r3, [r3, #8]
 8005666:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005668:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800566a:	687a      	ldr	r2, [r7, #4]
 800566c:	7812      	ldrb	r2, [r2, #0]
 800566e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005670:	4a04      	ldr	r2, [pc, #16]	@ (8005684 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005672:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005674:	6113      	str	r3, [r2, #16]
}
 8005676:	bf00      	nop
 8005678:	370c      	adds	r7, #12
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr
 8005682:	bf00      	nop
 8005684:	e000ed90 	.word	0xe000ed90

08005688 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b086      	sub	sp, #24
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8005690:	f7ff fe72 	bl	8005378 <HAL_GetTick>
 8005694:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d101      	bne.n	80056a0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800569c:	2301      	movs	r3, #1
 800569e:	e37d      	b.n	8005d9c <HAL_DMA_Init+0x714>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a66      	ldr	r2, [pc, #408]	@ (8005840 <HAL_DMA_Init+0x1b8>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d04a      	beq.n	8005740 <HAL_DMA_Init+0xb8>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a65      	ldr	r2, [pc, #404]	@ (8005844 <HAL_DMA_Init+0x1bc>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d045      	beq.n	8005740 <HAL_DMA_Init+0xb8>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a63      	ldr	r2, [pc, #396]	@ (8005848 <HAL_DMA_Init+0x1c0>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d040      	beq.n	8005740 <HAL_DMA_Init+0xb8>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a62      	ldr	r2, [pc, #392]	@ (800584c <HAL_DMA_Init+0x1c4>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d03b      	beq.n	8005740 <HAL_DMA_Init+0xb8>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a60      	ldr	r2, [pc, #384]	@ (8005850 <HAL_DMA_Init+0x1c8>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d036      	beq.n	8005740 <HAL_DMA_Init+0xb8>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a5f      	ldr	r2, [pc, #380]	@ (8005854 <HAL_DMA_Init+0x1cc>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d031      	beq.n	8005740 <HAL_DMA_Init+0xb8>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a5d      	ldr	r2, [pc, #372]	@ (8005858 <HAL_DMA_Init+0x1d0>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d02c      	beq.n	8005740 <HAL_DMA_Init+0xb8>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4a5c      	ldr	r2, [pc, #368]	@ (800585c <HAL_DMA_Init+0x1d4>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d027      	beq.n	8005740 <HAL_DMA_Init+0xb8>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a5a      	ldr	r2, [pc, #360]	@ (8005860 <HAL_DMA_Init+0x1d8>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d022      	beq.n	8005740 <HAL_DMA_Init+0xb8>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a59      	ldr	r2, [pc, #356]	@ (8005864 <HAL_DMA_Init+0x1dc>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d01d      	beq.n	8005740 <HAL_DMA_Init+0xb8>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a57      	ldr	r2, [pc, #348]	@ (8005868 <HAL_DMA_Init+0x1e0>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d018      	beq.n	8005740 <HAL_DMA_Init+0xb8>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a56      	ldr	r2, [pc, #344]	@ (800586c <HAL_DMA_Init+0x1e4>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d013      	beq.n	8005740 <HAL_DMA_Init+0xb8>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a54      	ldr	r2, [pc, #336]	@ (8005870 <HAL_DMA_Init+0x1e8>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d00e      	beq.n	8005740 <HAL_DMA_Init+0xb8>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4a53      	ldr	r2, [pc, #332]	@ (8005874 <HAL_DMA_Init+0x1ec>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d009      	beq.n	8005740 <HAL_DMA_Init+0xb8>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a51      	ldr	r2, [pc, #324]	@ (8005878 <HAL_DMA_Init+0x1f0>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d004      	beq.n	8005740 <HAL_DMA_Init+0xb8>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4a50      	ldr	r2, [pc, #320]	@ (800587c <HAL_DMA_Init+0x1f4>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d101      	bne.n	8005744 <HAL_DMA_Init+0xbc>
 8005740:	2301      	movs	r3, #1
 8005742:	e000      	b.n	8005746 <HAL_DMA_Init+0xbe>
 8005744:	2300      	movs	r3, #0
 8005746:	2b00      	cmp	r3, #0
 8005748:	f000 813c 	beq.w	80059c4 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2202      	movs	r2, #2
 8005750:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2200      	movs	r2, #0
 8005758:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a37      	ldr	r2, [pc, #220]	@ (8005840 <HAL_DMA_Init+0x1b8>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d04a      	beq.n	80057fc <HAL_DMA_Init+0x174>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a36      	ldr	r2, [pc, #216]	@ (8005844 <HAL_DMA_Init+0x1bc>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d045      	beq.n	80057fc <HAL_DMA_Init+0x174>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a34      	ldr	r2, [pc, #208]	@ (8005848 <HAL_DMA_Init+0x1c0>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d040      	beq.n	80057fc <HAL_DMA_Init+0x174>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4a33      	ldr	r2, [pc, #204]	@ (800584c <HAL_DMA_Init+0x1c4>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d03b      	beq.n	80057fc <HAL_DMA_Init+0x174>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a31      	ldr	r2, [pc, #196]	@ (8005850 <HAL_DMA_Init+0x1c8>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d036      	beq.n	80057fc <HAL_DMA_Init+0x174>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a30      	ldr	r2, [pc, #192]	@ (8005854 <HAL_DMA_Init+0x1cc>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d031      	beq.n	80057fc <HAL_DMA_Init+0x174>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a2e      	ldr	r2, [pc, #184]	@ (8005858 <HAL_DMA_Init+0x1d0>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d02c      	beq.n	80057fc <HAL_DMA_Init+0x174>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a2d      	ldr	r2, [pc, #180]	@ (800585c <HAL_DMA_Init+0x1d4>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d027      	beq.n	80057fc <HAL_DMA_Init+0x174>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a2b      	ldr	r2, [pc, #172]	@ (8005860 <HAL_DMA_Init+0x1d8>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d022      	beq.n	80057fc <HAL_DMA_Init+0x174>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a2a      	ldr	r2, [pc, #168]	@ (8005864 <HAL_DMA_Init+0x1dc>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d01d      	beq.n	80057fc <HAL_DMA_Init+0x174>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a28      	ldr	r2, [pc, #160]	@ (8005868 <HAL_DMA_Init+0x1e0>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d018      	beq.n	80057fc <HAL_DMA_Init+0x174>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a27      	ldr	r2, [pc, #156]	@ (800586c <HAL_DMA_Init+0x1e4>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d013      	beq.n	80057fc <HAL_DMA_Init+0x174>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a25      	ldr	r2, [pc, #148]	@ (8005870 <HAL_DMA_Init+0x1e8>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d00e      	beq.n	80057fc <HAL_DMA_Init+0x174>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a24      	ldr	r2, [pc, #144]	@ (8005874 <HAL_DMA_Init+0x1ec>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d009      	beq.n	80057fc <HAL_DMA_Init+0x174>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a22      	ldr	r2, [pc, #136]	@ (8005878 <HAL_DMA_Init+0x1f0>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d004      	beq.n	80057fc <HAL_DMA_Init+0x174>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a21      	ldr	r2, [pc, #132]	@ (800587c <HAL_DMA_Init+0x1f4>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d108      	bne.n	800580e <HAL_DMA_Init+0x186>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	681a      	ldr	r2, [r3, #0]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f022 0201 	bic.w	r2, r2, #1
 800580a:	601a      	str	r2, [r3, #0]
 800580c:	e007      	b.n	800581e <HAL_DMA_Init+0x196>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	681a      	ldr	r2, [r3, #0]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f022 0201 	bic.w	r2, r2, #1
 800581c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800581e:	e02f      	b.n	8005880 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005820:	f7ff fdaa 	bl	8005378 <HAL_GetTick>
 8005824:	4602      	mov	r2, r0
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	1ad3      	subs	r3, r2, r3
 800582a:	2b05      	cmp	r3, #5
 800582c:	d928      	bls.n	8005880 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2220      	movs	r2, #32
 8005832:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2203      	movs	r2, #3
 8005838:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 800583c:	2301      	movs	r3, #1
 800583e:	e2ad      	b.n	8005d9c <HAL_DMA_Init+0x714>
 8005840:	40020010 	.word	0x40020010
 8005844:	40020028 	.word	0x40020028
 8005848:	40020040 	.word	0x40020040
 800584c:	40020058 	.word	0x40020058
 8005850:	40020070 	.word	0x40020070
 8005854:	40020088 	.word	0x40020088
 8005858:	400200a0 	.word	0x400200a0
 800585c:	400200b8 	.word	0x400200b8
 8005860:	40020410 	.word	0x40020410
 8005864:	40020428 	.word	0x40020428
 8005868:	40020440 	.word	0x40020440
 800586c:	40020458 	.word	0x40020458
 8005870:	40020470 	.word	0x40020470
 8005874:	40020488 	.word	0x40020488
 8005878:	400204a0 	.word	0x400204a0
 800587c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f003 0301 	and.w	r3, r3, #1
 800588a:	2b00      	cmp	r3, #0
 800588c:	d1c8      	bne.n	8005820 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005896:	697a      	ldr	r2, [r7, #20]
 8005898:	4b73      	ldr	r3, [pc, #460]	@ (8005a68 <HAL_DMA_Init+0x3e0>)
 800589a:	4013      	ands	r3, r2
 800589c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80058a6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	691b      	ldr	r3, [r3, #16]
 80058ac:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80058b2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	699b      	ldr	r3, [r3, #24]
 80058b8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058be:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6a1b      	ldr	r3, [r3, #32]
 80058c4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80058c6:	697a      	ldr	r2, [r7, #20]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058d0:	2b04      	cmp	r3, #4
 80058d2:	d107      	bne.n	80058e4 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058dc:	4313      	orrs	r3, r2
 80058de:	697a      	ldr	r2, [r7, #20]
 80058e0:	4313      	orrs	r3, r2
 80058e2:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	2b28      	cmp	r3, #40	@ 0x28
 80058ea:	d903      	bls.n	80058f4 <HAL_DMA_Init+0x26c>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	2b2e      	cmp	r3, #46	@ 0x2e
 80058f2:	d91f      	bls.n	8005934 <HAL_DMA_Init+0x2ac>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	2b3e      	cmp	r3, #62	@ 0x3e
 80058fa:	d903      	bls.n	8005904 <HAL_DMA_Init+0x27c>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	2b42      	cmp	r3, #66	@ 0x42
 8005902:	d917      	bls.n	8005934 <HAL_DMA_Init+0x2ac>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	2b46      	cmp	r3, #70	@ 0x46
 800590a:	d903      	bls.n	8005914 <HAL_DMA_Init+0x28c>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	2b48      	cmp	r3, #72	@ 0x48
 8005912:	d90f      	bls.n	8005934 <HAL_DMA_Init+0x2ac>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	2b4e      	cmp	r3, #78	@ 0x4e
 800591a:	d903      	bls.n	8005924 <HAL_DMA_Init+0x29c>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	2b52      	cmp	r3, #82	@ 0x52
 8005922:	d907      	bls.n	8005934 <HAL_DMA_Init+0x2ac>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	2b73      	cmp	r3, #115	@ 0x73
 800592a:	d905      	bls.n	8005938 <HAL_DMA_Init+0x2b0>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	2b77      	cmp	r3, #119	@ 0x77
 8005932:	d801      	bhi.n	8005938 <HAL_DMA_Init+0x2b0>
 8005934:	2301      	movs	r3, #1
 8005936:	e000      	b.n	800593a <HAL_DMA_Init+0x2b2>
 8005938:	2300      	movs	r3, #0
 800593a:	2b00      	cmp	r3, #0
 800593c:	d003      	beq.n	8005946 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005944:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	697a      	ldr	r2, [r7, #20]
 800594c:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	695b      	ldr	r3, [r3, #20]
 8005954:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	f023 0307 	bic.w	r3, r3, #7
 800595c:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005962:	697a      	ldr	r2, [r7, #20]
 8005964:	4313      	orrs	r3, r2
 8005966:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800596c:	2b04      	cmp	r3, #4
 800596e:	d117      	bne.n	80059a0 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005974:	697a      	ldr	r2, [r7, #20]
 8005976:	4313      	orrs	r3, r2
 8005978:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800597e:	2b00      	cmp	r3, #0
 8005980:	d00e      	beq.n	80059a0 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f002 fbe0 	bl	8008148 <DMA_CheckFifoParam>
 8005988:	4603      	mov	r3, r0
 800598a:	2b00      	cmp	r3, #0
 800598c:	d008      	beq.n	80059a0 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2240      	movs	r2, #64	@ 0x40
 8005992:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2201      	movs	r2, #1
 8005998:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	e1fd      	b.n	8005d9c <HAL_DMA_Init+0x714>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	697a      	ldr	r2, [r7, #20]
 80059a6:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80059a8:	6878      	ldr	r0, [r7, #4]
 80059aa:	f002 fb1b 	bl	8007fe4 <DMA_CalcBaseAndBitshift>
 80059ae:	4603      	mov	r3, r0
 80059b0:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059b6:	f003 031f 	and.w	r3, r3, #31
 80059ba:	223f      	movs	r2, #63	@ 0x3f
 80059bc:	409a      	lsls	r2, r3
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	609a      	str	r2, [r3, #8]
 80059c2:	e0fd      	b.n	8005bc0 <HAL_DMA_Init+0x538>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	4a28      	ldr	r2, [pc, #160]	@ (8005a6c <HAL_DMA_Init+0x3e4>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d04a      	beq.n	8005a64 <HAL_DMA_Init+0x3dc>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4a27      	ldr	r2, [pc, #156]	@ (8005a70 <HAL_DMA_Init+0x3e8>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d045      	beq.n	8005a64 <HAL_DMA_Init+0x3dc>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4a25      	ldr	r2, [pc, #148]	@ (8005a74 <HAL_DMA_Init+0x3ec>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d040      	beq.n	8005a64 <HAL_DMA_Init+0x3dc>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4a24      	ldr	r2, [pc, #144]	@ (8005a78 <HAL_DMA_Init+0x3f0>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d03b      	beq.n	8005a64 <HAL_DMA_Init+0x3dc>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a22      	ldr	r2, [pc, #136]	@ (8005a7c <HAL_DMA_Init+0x3f4>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d036      	beq.n	8005a64 <HAL_DMA_Init+0x3dc>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a21      	ldr	r2, [pc, #132]	@ (8005a80 <HAL_DMA_Init+0x3f8>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d031      	beq.n	8005a64 <HAL_DMA_Init+0x3dc>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a1f      	ldr	r2, [pc, #124]	@ (8005a84 <HAL_DMA_Init+0x3fc>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d02c      	beq.n	8005a64 <HAL_DMA_Init+0x3dc>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a1e      	ldr	r2, [pc, #120]	@ (8005a88 <HAL_DMA_Init+0x400>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d027      	beq.n	8005a64 <HAL_DMA_Init+0x3dc>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a1c      	ldr	r2, [pc, #112]	@ (8005a8c <HAL_DMA_Init+0x404>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d022      	beq.n	8005a64 <HAL_DMA_Init+0x3dc>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4a1b      	ldr	r2, [pc, #108]	@ (8005a90 <HAL_DMA_Init+0x408>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d01d      	beq.n	8005a64 <HAL_DMA_Init+0x3dc>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a19      	ldr	r2, [pc, #100]	@ (8005a94 <HAL_DMA_Init+0x40c>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d018      	beq.n	8005a64 <HAL_DMA_Init+0x3dc>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a18      	ldr	r2, [pc, #96]	@ (8005a98 <HAL_DMA_Init+0x410>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d013      	beq.n	8005a64 <HAL_DMA_Init+0x3dc>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a16      	ldr	r2, [pc, #88]	@ (8005a9c <HAL_DMA_Init+0x414>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d00e      	beq.n	8005a64 <HAL_DMA_Init+0x3dc>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a15      	ldr	r2, [pc, #84]	@ (8005aa0 <HAL_DMA_Init+0x418>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d009      	beq.n	8005a64 <HAL_DMA_Init+0x3dc>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4a13      	ldr	r2, [pc, #76]	@ (8005aa4 <HAL_DMA_Init+0x41c>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d004      	beq.n	8005a64 <HAL_DMA_Init+0x3dc>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a12      	ldr	r2, [pc, #72]	@ (8005aa8 <HAL_DMA_Init+0x420>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d123      	bne.n	8005aac <HAL_DMA_Init+0x424>
 8005a64:	2301      	movs	r3, #1
 8005a66:	e022      	b.n	8005aae <HAL_DMA_Init+0x426>
 8005a68:	fe10803f 	.word	0xfe10803f
 8005a6c:	48022c08 	.word	0x48022c08
 8005a70:	48022c1c 	.word	0x48022c1c
 8005a74:	48022c30 	.word	0x48022c30
 8005a78:	48022c44 	.word	0x48022c44
 8005a7c:	48022c58 	.word	0x48022c58
 8005a80:	48022c6c 	.word	0x48022c6c
 8005a84:	48022c80 	.word	0x48022c80
 8005a88:	48022c94 	.word	0x48022c94
 8005a8c:	58025408 	.word	0x58025408
 8005a90:	5802541c 	.word	0x5802541c
 8005a94:	58025430 	.word	0x58025430
 8005a98:	58025444 	.word	0x58025444
 8005a9c:	58025458 	.word	0x58025458
 8005aa0:	5802546c 	.word	0x5802546c
 8005aa4:	58025480 	.word	0x58025480
 8005aa8:	58025494 	.word	0x58025494
 8005aac:	2300      	movs	r3, #0
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d07d      	beq.n	8005bae <HAL_DMA_Init+0x526>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4a7f      	ldr	r2, [pc, #508]	@ (8005cb4 <HAL_DMA_Init+0x62c>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d021      	beq.n	8005b00 <HAL_DMA_Init+0x478>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a7d      	ldr	r2, [pc, #500]	@ (8005cb8 <HAL_DMA_Init+0x630>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d01c      	beq.n	8005b00 <HAL_DMA_Init+0x478>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4a7c      	ldr	r2, [pc, #496]	@ (8005cbc <HAL_DMA_Init+0x634>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d017      	beq.n	8005b00 <HAL_DMA_Init+0x478>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a7a      	ldr	r2, [pc, #488]	@ (8005cc0 <HAL_DMA_Init+0x638>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d012      	beq.n	8005b00 <HAL_DMA_Init+0x478>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a79      	ldr	r2, [pc, #484]	@ (8005cc4 <HAL_DMA_Init+0x63c>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d00d      	beq.n	8005b00 <HAL_DMA_Init+0x478>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a77      	ldr	r2, [pc, #476]	@ (8005cc8 <HAL_DMA_Init+0x640>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d008      	beq.n	8005b00 <HAL_DMA_Init+0x478>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a76      	ldr	r2, [pc, #472]	@ (8005ccc <HAL_DMA_Init+0x644>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d003      	beq.n	8005b00 <HAL_DMA_Init+0x478>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a74      	ldr	r2, [pc, #464]	@ (8005cd0 <HAL_DMA_Init+0x648>)
 8005afe:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2202      	movs	r2, #2
 8005b04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8005b18:	697a      	ldr	r2, [r7, #20]
 8005b1a:	4b6e      	ldr	r3, [pc, #440]	@ (8005cd4 <HAL_DMA_Init+0x64c>)
 8005b1c:	4013      	ands	r3, r2
 8005b1e:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	689b      	ldr	r3, [r3, #8]
 8005b24:	2b40      	cmp	r3, #64	@ 0x40
 8005b26:	d008      	beq.n	8005b3a <HAL_DMA_Init+0x4b2>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	689b      	ldr	r3, [r3, #8]
 8005b2c:	2b80      	cmp	r3, #128	@ 0x80
 8005b2e:	d102      	bne.n	8005b36 <HAL_DMA_Init+0x4ae>
 8005b30:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005b34:	e002      	b.n	8005b3c <HAL_DMA_Init+0x4b4>
 8005b36:	2300      	movs	r3, #0
 8005b38:	e000      	b.n	8005b3c <HAL_DMA_Init+0x4b4>
 8005b3a:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005b3c:	687a      	ldr	r2, [r7, #4]
 8005b3e:	68d2      	ldr	r2, [r2, #12]
 8005b40:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005b42:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	691b      	ldr	r3, [r3, #16]
 8005b48:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005b4a:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	695b      	ldr	r3, [r3, #20]
 8005b50:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005b52:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	699b      	ldr	r3, [r3, #24]
 8005b58:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005b5a:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	69db      	ldr	r3, [r3, #28]
 8005b60:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005b62:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6a1b      	ldr	r3, [r3, #32]
 8005b68:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005b6a:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005b6c:	697a      	ldr	r2, [r7, #20]
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	697a      	ldr	r2, [r7, #20]
 8005b78:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	461a      	mov	r2, r3
 8005b80:	4b55      	ldr	r3, [pc, #340]	@ (8005cd8 <HAL_DMA_Init+0x650>)
 8005b82:	4413      	add	r3, r2
 8005b84:	4a55      	ldr	r2, [pc, #340]	@ (8005cdc <HAL_DMA_Init+0x654>)
 8005b86:	fba2 2303 	umull	r2, r3, r2, r3
 8005b8a:	091b      	lsrs	r3, r3, #4
 8005b8c:	009a      	lsls	r2, r3, #2
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f002 fa26 	bl	8007fe4 <DMA_CalcBaseAndBitshift>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ba0:	f003 031f 	and.w	r3, r3, #31
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	409a      	lsls	r2, r3
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	605a      	str	r2, [r3, #4]
 8005bac:	e008      	b.n	8005bc0 <HAL_DMA_Init+0x538>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2240      	movs	r2, #64	@ 0x40
 8005bb2:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2203      	movs	r2, #3
 8005bb8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	e0ed      	b.n	8005d9c <HAL_DMA_Init+0x714>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a46      	ldr	r2, [pc, #280]	@ (8005ce0 <HAL_DMA_Init+0x658>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d072      	beq.n	8005cb0 <HAL_DMA_Init+0x628>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4a45      	ldr	r2, [pc, #276]	@ (8005ce4 <HAL_DMA_Init+0x65c>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d06d      	beq.n	8005cb0 <HAL_DMA_Init+0x628>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a43      	ldr	r2, [pc, #268]	@ (8005ce8 <HAL_DMA_Init+0x660>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d068      	beq.n	8005cb0 <HAL_DMA_Init+0x628>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4a42      	ldr	r2, [pc, #264]	@ (8005cec <HAL_DMA_Init+0x664>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d063      	beq.n	8005cb0 <HAL_DMA_Init+0x628>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a40      	ldr	r2, [pc, #256]	@ (8005cf0 <HAL_DMA_Init+0x668>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d05e      	beq.n	8005cb0 <HAL_DMA_Init+0x628>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a3f      	ldr	r2, [pc, #252]	@ (8005cf4 <HAL_DMA_Init+0x66c>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d059      	beq.n	8005cb0 <HAL_DMA_Init+0x628>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a3d      	ldr	r2, [pc, #244]	@ (8005cf8 <HAL_DMA_Init+0x670>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d054      	beq.n	8005cb0 <HAL_DMA_Init+0x628>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4a3c      	ldr	r2, [pc, #240]	@ (8005cfc <HAL_DMA_Init+0x674>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d04f      	beq.n	8005cb0 <HAL_DMA_Init+0x628>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a3a      	ldr	r2, [pc, #232]	@ (8005d00 <HAL_DMA_Init+0x678>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d04a      	beq.n	8005cb0 <HAL_DMA_Init+0x628>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4a39      	ldr	r2, [pc, #228]	@ (8005d04 <HAL_DMA_Init+0x67c>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d045      	beq.n	8005cb0 <HAL_DMA_Init+0x628>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	4a37      	ldr	r2, [pc, #220]	@ (8005d08 <HAL_DMA_Init+0x680>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d040      	beq.n	8005cb0 <HAL_DMA_Init+0x628>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a36      	ldr	r2, [pc, #216]	@ (8005d0c <HAL_DMA_Init+0x684>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d03b      	beq.n	8005cb0 <HAL_DMA_Init+0x628>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4a34      	ldr	r2, [pc, #208]	@ (8005d10 <HAL_DMA_Init+0x688>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d036      	beq.n	8005cb0 <HAL_DMA_Init+0x628>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4a33      	ldr	r2, [pc, #204]	@ (8005d14 <HAL_DMA_Init+0x68c>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d031      	beq.n	8005cb0 <HAL_DMA_Init+0x628>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4a31      	ldr	r2, [pc, #196]	@ (8005d18 <HAL_DMA_Init+0x690>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d02c      	beq.n	8005cb0 <HAL_DMA_Init+0x628>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4a30      	ldr	r2, [pc, #192]	@ (8005d1c <HAL_DMA_Init+0x694>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d027      	beq.n	8005cb0 <HAL_DMA_Init+0x628>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a13      	ldr	r2, [pc, #76]	@ (8005cb4 <HAL_DMA_Init+0x62c>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d022      	beq.n	8005cb0 <HAL_DMA_Init+0x628>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a12      	ldr	r2, [pc, #72]	@ (8005cb8 <HAL_DMA_Init+0x630>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d01d      	beq.n	8005cb0 <HAL_DMA_Init+0x628>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4a10      	ldr	r2, [pc, #64]	@ (8005cbc <HAL_DMA_Init+0x634>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d018      	beq.n	8005cb0 <HAL_DMA_Init+0x628>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4a0f      	ldr	r2, [pc, #60]	@ (8005cc0 <HAL_DMA_Init+0x638>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d013      	beq.n	8005cb0 <HAL_DMA_Init+0x628>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a0d      	ldr	r2, [pc, #52]	@ (8005cc4 <HAL_DMA_Init+0x63c>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d00e      	beq.n	8005cb0 <HAL_DMA_Init+0x628>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a0c      	ldr	r2, [pc, #48]	@ (8005cc8 <HAL_DMA_Init+0x640>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d009      	beq.n	8005cb0 <HAL_DMA_Init+0x628>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a0a      	ldr	r2, [pc, #40]	@ (8005ccc <HAL_DMA_Init+0x644>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d004      	beq.n	8005cb0 <HAL_DMA_Init+0x628>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a09      	ldr	r2, [pc, #36]	@ (8005cd0 <HAL_DMA_Init+0x648>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d137      	bne.n	8005d20 <HAL_DMA_Init+0x698>
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	e036      	b.n	8005d22 <HAL_DMA_Init+0x69a>
 8005cb4:	58025408 	.word	0x58025408
 8005cb8:	5802541c 	.word	0x5802541c
 8005cbc:	58025430 	.word	0x58025430
 8005cc0:	58025444 	.word	0x58025444
 8005cc4:	58025458 	.word	0x58025458
 8005cc8:	5802546c 	.word	0x5802546c
 8005ccc:	58025480 	.word	0x58025480
 8005cd0:	58025494 	.word	0x58025494
 8005cd4:	fffe000f 	.word	0xfffe000f
 8005cd8:	a7fdabf8 	.word	0xa7fdabf8
 8005cdc:	cccccccd 	.word	0xcccccccd
 8005ce0:	40020010 	.word	0x40020010
 8005ce4:	40020028 	.word	0x40020028
 8005ce8:	40020040 	.word	0x40020040
 8005cec:	40020058 	.word	0x40020058
 8005cf0:	40020070 	.word	0x40020070
 8005cf4:	40020088 	.word	0x40020088
 8005cf8:	400200a0 	.word	0x400200a0
 8005cfc:	400200b8 	.word	0x400200b8
 8005d00:	40020410 	.word	0x40020410
 8005d04:	40020428 	.word	0x40020428
 8005d08:	40020440 	.word	0x40020440
 8005d0c:	40020458 	.word	0x40020458
 8005d10:	40020470 	.word	0x40020470
 8005d14:	40020488 	.word	0x40020488
 8005d18:	400204a0 	.word	0x400204a0
 8005d1c:	400204b8 	.word	0x400204b8
 8005d20:	2300      	movs	r3, #0
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d032      	beq.n	8005d8c <HAL_DMA_Init+0x704>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f002 fa8a 	bl	8008240 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	2b80      	cmp	r3, #128	@ 0x80
 8005d32:	d102      	bne.n	8005d3a <HAL_DMA_Init+0x6b2>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2200      	movs	r2, #0
 8005d38:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	685a      	ldr	r2, [r3, #4]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d42:	b2d2      	uxtb	r2, r2
 8005d44:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d4a:	687a      	ldr	r2, [r7, #4]
 8005d4c:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005d4e:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d010      	beq.n	8005d7a <HAL_DMA_Init+0x6f2>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	2b08      	cmp	r3, #8
 8005d5e:	d80c      	bhi.n	8005d7a <HAL_DMA_Init+0x6f2>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005d60:	6878      	ldr	r0, [r7, #4]
 8005d62:	f002 fb07 	bl	8008374 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d72:	687a      	ldr	r2, [r7, #4]
 8005d74:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005d76:	605a      	str	r2, [r3, #4]
 8005d78:	e008      	b.n	8005d8c <HAL_DMA_Init+0x704>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2200      	movs	r2, #0
 8005d84:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2201      	movs	r2, #1
 8005d96:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005d9a:	2300      	movs	r3, #0
}
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	3718      	adds	r7, #24
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bd80      	pop	{r7, pc}

08005da4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b086      	sub	sp, #24
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	60f8      	str	r0, [r7, #12]
 8005dac:	60b9      	str	r1, [r7, #8]
 8005dae:	607a      	str	r2, [r7, #4]
 8005db0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005db2:	2300      	movs	r3, #0
 8005db4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d101      	bne.n	8005dc0 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	e226      	b.n	800620e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005dc6:	2b01      	cmp	r3, #1
 8005dc8:	d101      	bne.n	8005dce <HAL_DMA_Start_IT+0x2a>
 8005dca:	2302      	movs	r3, #2
 8005dcc:	e21f      	b.n	800620e <HAL_DMA_Start_IT+0x46a>
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005ddc:	b2db      	uxtb	r3, r3
 8005dde:	2b01      	cmp	r3, #1
 8005de0:	f040 820a 	bne.w	80061f8 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2202      	movs	r2, #2
 8005de8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2200      	movs	r2, #0
 8005df0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a68      	ldr	r2, [pc, #416]	@ (8005f98 <HAL_DMA_Start_IT+0x1f4>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d04a      	beq.n	8005e92 <HAL_DMA_Start_IT+0xee>
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a66      	ldr	r2, [pc, #408]	@ (8005f9c <HAL_DMA_Start_IT+0x1f8>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d045      	beq.n	8005e92 <HAL_DMA_Start_IT+0xee>
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4a65      	ldr	r2, [pc, #404]	@ (8005fa0 <HAL_DMA_Start_IT+0x1fc>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d040      	beq.n	8005e92 <HAL_DMA_Start_IT+0xee>
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a63      	ldr	r2, [pc, #396]	@ (8005fa4 <HAL_DMA_Start_IT+0x200>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d03b      	beq.n	8005e92 <HAL_DMA_Start_IT+0xee>
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a62      	ldr	r2, [pc, #392]	@ (8005fa8 <HAL_DMA_Start_IT+0x204>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d036      	beq.n	8005e92 <HAL_DMA_Start_IT+0xee>
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4a60      	ldr	r2, [pc, #384]	@ (8005fac <HAL_DMA_Start_IT+0x208>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d031      	beq.n	8005e92 <HAL_DMA_Start_IT+0xee>
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4a5f      	ldr	r2, [pc, #380]	@ (8005fb0 <HAL_DMA_Start_IT+0x20c>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d02c      	beq.n	8005e92 <HAL_DMA_Start_IT+0xee>
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a5d      	ldr	r2, [pc, #372]	@ (8005fb4 <HAL_DMA_Start_IT+0x210>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d027      	beq.n	8005e92 <HAL_DMA_Start_IT+0xee>
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a5c      	ldr	r2, [pc, #368]	@ (8005fb8 <HAL_DMA_Start_IT+0x214>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d022      	beq.n	8005e92 <HAL_DMA_Start_IT+0xee>
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a5a      	ldr	r2, [pc, #360]	@ (8005fbc <HAL_DMA_Start_IT+0x218>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d01d      	beq.n	8005e92 <HAL_DMA_Start_IT+0xee>
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a59      	ldr	r2, [pc, #356]	@ (8005fc0 <HAL_DMA_Start_IT+0x21c>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d018      	beq.n	8005e92 <HAL_DMA_Start_IT+0xee>
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a57      	ldr	r2, [pc, #348]	@ (8005fc4 <HAL_DMA_Start_IT+0x220>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d013      	beq.n	8005e92 <HAL_DMA_Start_IT+0xee>
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4a56      	ldr	r2, [pc, #344]	@ (8005fc8 <HAL_DMA_Start_IT+0x224>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d00e      	beq.n	8005e92 <HAL_DMA_Start_IT+0xee>
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4a54      	ldr	r2, [pc, #336]	@ (8005fcc <HAL_DMA_Start_IT+0x228>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d009      	beq.n	8005e92 <HAL_DMA_Start_IT+0xee>
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4a53      	ldr	r2, [pc, #332]	@ (8005fd0 <HAL_DMA_Start_IT+0x22c>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d004      	beq.n	8005e92 <HAL_DMA_Start_IT+0xee>
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4a51      	ldr	r2, [pc, #324]	@ (8005fd4 <HAL_DMA_Start_IT+0x230>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d108      	bne.n	8005ea4 <HAL_DMA_Start_IT+0x100>
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	681a      	ldr	r2, [r3, #0]
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f022 0201 	bic.w	r2, r2, #1
 8005ea0:	601a      	str	r2, [r3, #0]
 8005ea2:	e007      	b.n	8005eb4 <HAL_DMA_Start_IT+0x110>
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	681a      	ldr	r2, [r3, #0]
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f022 0201 	bic.w	r2, r2, #1
 8005eb2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	687a      	ldr	r2, [r7, #4]
 8005eb8:	68b9      	ldr	r1, [r7, #8]
 8005eba:	68f8      	ldr	r0, [r7, #12]
 8005ebc:	f001 feae 	bl	8007c1c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a34      	ldr	r2, [pc, #208]	@ (8005f98 <HAL_DMA_Start_IT+0x1f4>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d04a      	beq.n	8005f60 <HAL_DMA_Start_IT+0x1bc>
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a33      	ldr	r2, [pc, #204]	@ (8005f9c <HAL_DMA_Start_IT+0x1f8>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d045      	beq.n	8005f60 <HAL_DMA_Start_IT+0x1bc>
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a31      	ldr	r2, [pc, #196]	@ (8005fa0 <HAL_DMA_Start_IT+0x1fc>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d040      	beq.n	8005f60 <HAL_DMA_Start_IT+0x1bc>
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a30      	ldr	r2, [pc, #192]	@ (8005fa4 <HAL_DMA_Start_IT+0x200>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d03b      	beq.n	8005f60 <HAL_DMA_Start_IT+0x1bc>
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a2e      	ldr	r2, [pc, #184]	@ (8005fa8 <HAL_DMA_Start_IT+0x204>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d036      	beq.n	8005f60 <HAL_DMA_Start_IT+0x1bc>
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a2d      	ldr	r2, [pc, #180]	@ (8005fac <HAL_DMA_Start_IT+0x208>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d031      	beq.n	8005f60 <HAL_DMA_Start_IT+0x1bc>
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a2b      	ldr	r2, [pc, #172]	@ (8005fb0 <HAL_DMA_Start_IT+0x20c>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d02c      	beq.n	8005f60 <HAL_DMA_Start_IT+0x1bc>
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a2a      	ldr	r2, [pc, #168]	@ (8005fb4 <HAL_DMA_Start_IT+0x210>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d027      	beq.n	8005f60 <HAL_DMA_Start_IT+0x1bc>
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a28      	ldr	r2, [pc, #160]	@ (8005fb8 <HAL_DMA_Start_IT+0x214>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d022      	beq.n	8005f60 <HAL_DMA_Start_IT+0x1bc>
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a27      	ldr	r2, [pc, #156]	@ (8005fbc <HAL_DMA_Start_IT+0x218>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d01d      	beq.n	8005f60 <HAL_DMA_Start_IT+0x1bc>
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a25      	ldr	r2, [pc, #148]	@ (8005fc0 <HAL_DMA_Start_IT+0x21c>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d018      	beq.n	8005f60 <HAL_DMA_Start_IT+0x1bc>
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a24      	ldr	r2, [pc, #144]	@ (8005fc4 <HAL_DMA_Start_IT+0x220>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d013      	beq.n	8005f60 <HAL_DMA_Start_IT+0x1bc>
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a22      	ldr	r2, [pc, #136]	@ (8005fc8 <HAL_DMA_Start_IT+0x224>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d00e      	beq.n	8005f60 <HAL_DMA_Start_IT+0x1bc>
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4a21      	ldr	r2, [pc, #132]	@ (8005fcc <HAL_DMA_Start_IT+0x228>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d009      	beq.n	8005f60 <HAL_DMA_Start_IT+0x1bc>
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a1f      	ldr	r2, [pc, #124]	@ (8005fd0 <HAL_DMA_Start_IT+0x22c>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d004      	beq.n	8005f60 <HAL_DMA_Start_IT+0x1bc>
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a1e      	ldr	r2, [pc, #120]	@ (8005fd4 <HAL_DMA_Start_IT+0x230>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d101      	bne.n	8005f64 <HAL_DMA_Start_IT+0x1c0>
 8005f60:	2301      	movs	r3, #1
 8005f62:	e000      	b.n	8005f66 <HAL_DMA_Start_IT+0x1c2>
 8005f64:	2300      	movs	r3, #0
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d036      	beq.n	8005fd8 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f023 021e 	bic.w	r2, r3, #30
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f042 0216 	orr.w	r2, r2, #22
 8005f7c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d03e      	beq.n	8006004 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f042 0208 	orr.w	r2, r2, #8
 8005f94:	601a      	str	r2, [r3, #0]
 8005f96:	e035      	b.n	8006004 <HAL_DMA_Start_IT+0x260>
 8005f98:	40020010 	.word	0x40020010
 8005f9c:	40020028 	.word	0x40020028
 8005fa0:	40020040 	.word	0x40020040
 8005fa4:	40020058 	.word	0x40020058
 8005fa8:	40020070 	.word	0x40020070
 8005fac:	40020088 	.word	0x40020088
 8005fb0:	400200a0 	.word	0x400200a0
 8005fb4:	400200b8 	.word	0x400200b8
 8005fb8:	40020410 	.word	0x40020410
 8005fbc:	40020428 	.word	0x40020428
 8005fc0:	40020440 	.word	0x40020440
 8005fc4:	40020458 	.word	0x40020458
 8005fc8:	40020470 	.word	0x40020470
 8005fcc:	40020488 	.word	0x40020488
 8005fd0:	400204a0 	.word	0x400204a0
 8005fd4:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f023 020e 	bic.w	r2, r3, #14
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f042 020a 	orr.w	r2, r2, #10
 8005fea:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d007      	beq.n	8006004 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	681a      	ldr	r2, [r3, #0]
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f042 0204 	orr.w	r2, r2, #4
 8006002:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4a83      	ldr	r2, [pc, #524]	@ (8006218 <HAL_DMA_Start_IT+0x474>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d072      	beq.n	80060f4 <HAL_DMA_Start_IT+0x350>
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a82      	ldr	r2, [pc, #520]	@ (800621c <HAL_DMA_Start_IT+0x478>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d06d      	beq.n	80060f4 <HAL_DMA_Start_IT+0x350>
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4a80      	ldr	r2, [pc, #512]	@ (8006220 <HAL_DMA_Start_IT+0x47c>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d068      	beq.n	80060f4 <HAL_DMA_Start_IT+0x350>
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a7f      	ldr	r2, [pc, #508]	@ (8006224 <HAL_DMA_Start_IT+0x480>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d063      	beq.n	80060f4 <HAL_DMA_Start_IT+0x350>
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4a7d      	ldr	r2, [pc, #500]	@ (8006228 <HAL_DMA_Start_IT+0x484>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d05e      	beq.n	80060f4 <HAL_DMA_Start_IT+0x350>
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a7c      	ldr	r2, [pc, #496]	@ (800622c <HAL_DMA_Start_IT+0x488>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d059      	beq.n	80060f4 <HAL_DMA_Start_IT+0x350>
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4a7a      	ldr	r2, [pc, #488]	@ (8006230 <HAL_DMA_Start_IT+0x48c>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d054      	beq.n	80060f4 <HAL_DMA_Start_IT+0x350>
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4a79      	ldr	r2, [pc, #484]	@ (8006234 <HAL_DMA_Start_IT+0x490>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d04f      	beq.n	80060f4 <HAL_DMA_Start_IT+0x350>
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	4a77      	ldr	r2, [pc, #476]	@ (8006238 <HAL_DMA_Start_IT+0x494>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d04a      	beq.n	80060f4 <HAL_DMA_Start_IT+0x350>
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a76      	ldr	r2, [pc, #472]	@ (800623c <HAL_DMA_Start_IT+0x498>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d045      	beq.n	80060f4 <HAL_DMA_Start_IT+0x350>
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a74      	ldr	r2, [pc, #464]	@ (8006240 <HAL_DMA_Start_IT+0x49c>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d040      	beq.n	80060f4 <HAL_DMA_Start_IT+0x350>
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	4a73      	ldr	r2, [pc, #460]	@ (8006244 <HAL_DMA_Start_IT+0x4a0>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d03b      	beq.n	80060f4 <HAL_DMA_Start_IT+0x350>
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a71      	ldr	r2, [pc, #452]	@ (8006248 <HAL_DMA_Start_IT+0x4a4>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d036      	beq.n	80060f4 <HAL_DMA_Start_IT+0x350>
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a70      	ldr	r2, [pc, #448]	@ (800624c <HAL_DMA_Start_IT+0x4a8>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d031      	beq.n	80060f4 <HAL_DMA_Start_IT+0x350>
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a6e      	ldr	r2, [pc, #440]	@ (8006250 <HAL_DMA_Start_IT+0x4ac>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d02c      	beq.n	80060f4 <HAL_DMA_Start_IT+0x350>
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	4a6d      	ldr	r2, [pc, #436]	@ (8006254 <HAL_DMA_Start_IT+0x4b0>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d027      	beq.n	80060f4 <HAL_DMA_Start_IT+0x350>
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a6b      	ldr	r2, [pc, #428]	@ (8006258 <HAL_DMA_Start_IT+0x4b4>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d022      	beq.n	80060f4 <HAL_DMA_Start_IT+0x350>
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a6a      	ldr	r2, [pc, #424]	@ (800625c <HAL_DMA_Start_IT+0x4b8>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d01d      	beq.n	80060f4 <HAL_DMA_Start_IT+0x350>
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4a68      	ldr	r2, [pc, #416]	@ (8006260 <HAL_DMA_Start_IT+0x4bc>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d018      	beq.n	80060f4 <HAL_DMA_Start_IT+0x350>
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4a67      	ldr	r2, [pc, #412]	@ (8006264 <HAL_DMA_Start_IT+0x4c0>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d013      	beq.n	80060f4 <HAL_DMA_Start_IT+0x350>
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4a65      	ldr	r2, [pc, #404]	@ (8006268 <HAL_DMA_Start_IT+0x4c4>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d00e      	beq.n	80060f4 <HAL_DMA_Start_IT+0x350>
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	4a64      	ldr	r2, [pc, #400]	@ (800626c <HAL_DMA_Start_IT+0x4c8>)
 80060dc:	4293      	cmp	r3, r2
 80060de:	d009      	beq.n	80060f4 <HAL_DMA_Start_IT+0x350>
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4a62      	ldr	r2, [pc, #392]	@ (8006270 <HAL_DMA_Start_IT+0x4cc>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d004      	beq.n	80060f4 <HAL_DMA_Start_IT+0x350>
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	4a61      	ldr	r2, [pc, #388]	@ (8006274 <HAL_DMA_Start_IT+0x4d0>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d101      	bne.n	80060f8 <HAL_DMA_Start_IT+0x354>
 80060f4:	2301      	movs	r3, #1
 80060f6:	e000      	b.n	80060fa <HAL_DMA_Start_IT+0x356>
 80060f8:	2300      	movs	r3, #0
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d01a      	beq.n	8006134 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006108:	2b00      	cmp	r3, #0
 800610a:	d007      	beq.n	800611c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006110:	681a      	ldr	r2, [r3, #0]
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006116:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800611a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006120:	2b00      	cmp	r3, #0
 8006122:	d007      	beq.n	8006134 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006128:	681a      	ldr	r2, [r3, #0]
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800612e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006132:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a37      	ldr	r2, [pc, #220]	@ (8006218 <HAL_DMA_Start_IT+0x474>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d04a      	beq.n	80061d4 <HAL_DMA_Start_IT+0x430>
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a36      	ldr	r2, [pc, #216]	@ (800621c <HAL_DMA_Start_IT+0x478>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d045      	beq.n	80061d4 <HAL_DMA_Start_IT+0x430>
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4a34      	ldr	r2, [pc, #208]	@ (8006220 <HAL_DMA_Start_IT+0x47c>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d040      	beq.n	80061d4 <HAL_DMA_Start_IT+0x430>
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4a33      	ldr	r2, [pc, #204]	@ (8006224 <HAL_DMA_Start_IT+0x480>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d03b      	beq.n	80061d4 <HAL_DMA_Start_IT+0x430>
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a31      	ldr	r2, [pc, #196]	@ (8006228 <HAL_DMA_Start_IT+0x484>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d036      	beq.n	80061d4 <HAL_DMA_Start_IT+0x430>
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a30      	ldr	r2, [pc, #192]	@ (800622c <HAL_DMA_Start_IT+0x488>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d031      	beq.n	80061d4 <HAL_DMA_Start_IT+0x430>
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a2e      	ldr	r2, [pc, #184]	@ (8006230 <HAL_DMA_Start_IT+0x48c>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d02c      	beq.n	80061d4 <HAL_DMA_Start_IT+0x430>
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a2d      	ldr	r2, [pc, #180]	@ (8006234 <HAL_DMA_Start_IT+0x490>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d027      	beq.n	80061d4 <HAL_DMA_Start_IT+0x430>
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a2b      	ldr	r2, [pc, #172]	@ (8006238 <HAL_DMA_Start_IT+0x494>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d022      	beq.n	80061d4 <HAL_DMA_Start_IT+0x430>
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a2a      	ldr	r2, [pc, #168]	@ (800623c <HAL_DMA_Start_IT+0x498>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d01d      	beq.n	80061d4 <HAL_DMA_Start_IT+0x430>
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a28      	ldr	r2, [pc, #160]	@ (8006240 <HAL_DMA_Start_IT+0x49c>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d018      	beq.n	80061d4 <HAL_DMA_Start_IT+0x430>
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a27      	ldr	r2, [pc, #156]	@ (8006244 <HAL_DMA_Start_IT+0x4a0>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d013      	beq.n	80061d4 <HAL_DMA_Start_IT+0x430>
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a25      	ldr	r2, [pc, #148]	@ (8006248 <HAL_DMA_Start_IT+0x4a4>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d00e      	beq.n	80061d4 <HAL_DMA_Start_IT+0x430>
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	4a24      	ldr	r2, [pc, #144]	@ (800624c <HAL_DMA_Start_IT+0x4a8>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d009      	beq.n	80061d4 <HAL_DMA_Start_IT+0x430>
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a22      	ldr	r2, [pc, #136]	@ (8006250 <HAL_DMA_Start_IT+0x4ac>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d004      	beq.n	80061d4 <HAL_DMA_Start_IT+0x430>
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4a21      	ldr	r2, [pc, #132]	@ (8006254 <HAL_DMA_Start_IT+0x4b0>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d108      	bne.n	80061e6 <HAL_DMA_Start_IT+0x442>
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	681a      	ldr	r2, [r3, #0]
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f042 0201 	orr.w	r2, r2, #1
 80061e2:	601a      	str	r2, [r3, #0]
 80061e4:	e012      	b.n	800620c <HAL_DMA_Start_IT+0x468>
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	681a      	ldr	r2, [r3, #0]
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f042 0201 	orr.w	r2, r2, #1
 80061f4:	601a      	str	r2, [r3, #0]
 80061f6:	e009      	b.n	800620c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80061fe:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	2200      	movs	r2, #0
 8006204:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8006208:	2301      	movs	r3, #1
 800620a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800620c:	7dfb      	ldrb	r3, [r7, #23]
}
 800620e:	4618      	mov	r0, r3
 8006210:	3718      	adds	r7, #24
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}
 8006216:	bf00      	nop
 8006218:	40020010 	.word	0x40020010
 800621c:	40020028 	.word	0x40020028
 8006220:	40020040 	.word	0x40020040
 8006224:	40020058 	.word	0x40020058
 8006228:	40020070 	.word	0x40020070
 800622c:	40020088 	.word	0x40020088
 8006230:	400200a0 	.word	0x400200a0
 8006234:	400200b8 	.word	0x400200b8
 8006238:	40020410 	.word	0x40020410
 800623c:	40020428 	.word	0x40020428
 8006240:	40020440 	.word	0x40020440
 8006244:	40020458 	.word	0x40020458
 8006248:	40020470 	.word	0x40020470
 800624c:	40020488 	.word	0x40020488
 8006250:	400204a0 	.word	0x400204a0
 8006254:	400204b8 	.word	0x400204b8
 8006258:	58025408 	.word	0x58025408
 800625c:	5802541c 	.word	0x5802541c
 8006260:	58025430 	.word	0x58025430
 8006264:	58025444 	.word	0x58025444
 8006268:	58025458 	.word	0x58025458
 800626c:	5802546c 	.word	0x5802546c
 8006270:	58025480 	.word	0x58025480
 8006274:	58025494 	.word	0x58025494

08006278 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b086      	sub	sp, #24
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8006280:	f7ff f87a 	bl	8005378 <HAL_GetTick>
 8006284:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d101      	bne.n	8006290 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800628c:	2301      	movs	r3, #1
 800628e:	e2dc      	b.n	800684a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006296:	b2db      	uxtb	r3, r3
 8006298:	2b02      	cmp	r3, #2
 800629a:	d008      	beq.n	80062ae <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2280      	movs	r2, #128	@ 0x80
 80062a0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2200      	movs	r2, #0
 80062a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	e2cd      	b.n	800684a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a76      	ldr	r2, [pc, #472]	@ (800648c <HAL_DMA_Abort+0x214>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d04a      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4a74      	ldr	r2, [pc, #464]	@ (8006490 <HAL_DMA_Abort+0x218>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d045      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4a73      	ldr	r2, [pc, #460]	@ (8006494 <HAL_DMA_Abort+0x21c>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d040      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4a71      	ldr	r2, [pc, #452]	@ (8006498 <HAL_DMA_Abort+0x220>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d03b      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4a70      	ldr	r2, [pc, #448]	@ (800649c <HAL_DMA_Abort+0x224>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d036      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a6e      	ldr	r2, [pc, #440]	@ (80064a0 <HAL_DMA_Abort+0x228>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d031      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4a6d      	ldr	r2, [pc, #436]	@ (80064a4 <HAL_DMA_Abort+0x22c>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d02c      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4a6b      	ldr	r2, [pc, #428]	@ (80064a8 <HAL_DMA_Abort+0x230>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d027      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4a6a      	ldr	r2, [pc, #424]	@ (80064ac <HAL_DMA_Abort+0x234>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d022      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4a68      	ldr	r2, [pc, #416]	@ (80064b0 <HAL_DMA_Abort+0x238>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d01d      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4a67      	ldr	r2, [pc, #412]	@ (80064b4 <HAL_DMA_Abort+0x23c>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d018      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a65      	ldr	r2, [pc, #404]	@ (80064b8 <HAL_DMA_Abort+0x240>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d013      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	4a64      	ldr	r2, [pc, #400]	@ (80064bc <HAL_DMA_Abort+0x244>)
 800632c:	4293      	cmp	r3, r2
 800632e:	d00e      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4a62      	ldr	r2, [pc, #392]	@ (80064c0 <HAL_DMA_Abort+0x248>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d009      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	4a61      	ldr	r2, [pc, #388]	@ (80064c4 <HAL_DMA_Abort+0x24c>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d004      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	4a5f      	ldr	r2, [pc, #380]	@ (80064c8 <HAL_DMA_Abort+0x250>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d101      	bne.n	8006352 <HAL_DMA_Abort+0xda>
 800634e:	2301      	movs	r3, #1
 8006350:	e000      	b.n	8006354 <HAL_DMA_Abort+0xdc>
 8006352:	2300      	movs	r3, #0
 8006354:	2b00      	cmp	r3, #0
 8006356:	d013      	beq.n	8006380 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	681a      	ldr	r2, [r3, #0]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f022 021e 	bic.w	r2, r2, #30
 8006366:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	695a      	ldr	r2, [r3, #20]
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006376:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	617b      	str	r3, [r7, #20]
 800637e:	e00a      	b.n	8006396 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	681a      	ldr	r2, [r3, #0]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f022 020e 	bic.w	r2, r2, #14
 800638e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a3c      	ldr	r2, [pc, #240]	@ (800648c <HAL_DMA_Abort+0x214>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d072      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a3a      	ldr	r2, [pc, #232]	@ (8006490 <HAL_DMA_Abort+0x218>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d06d      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a39      	ldr	r2, [pc, #228]	@ (8006494 <HAL_DMA_Abort+0x21c>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d068      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a37      	ldr	r2, [pc, #220]	@ (8006498 <HAL_DMA_Abort+0x220>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d063      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a36      	ldr	r2, [pc, #216]	@ (800649c <HAL_DMA_Abort+0x224>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d05e      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4a34      	ldr	r2, [pc, #208]	@ (80064a0 <HAL_DMA_Abort+0x228>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d059      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a33      	ldr	r2, [pc, #204]	@ (80064a4 <HAL_DMA_Abort+0x22c>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d054      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a31      	ldr	r2, [pc, #196]	@ (80064a8 <HAL_DMA_Abort+0x230>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d04f      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a30      	ldr	r2, [pc, #192]	@ (80064ac <HAL_DMA_Abort+0x234>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d04a      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a2e      	ldr	r2, [pc, #184]	@ (80064b0 <HAL_DMA_Abort+0x238>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d045      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a2d      	ldr	r2, [pc, #180]	@ (80064b4 <HAL_DMA_Abort+0x23c>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d040      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a2b      	ldr	r2, [pc, #172]	@ (80064b8 <HAL_DMA_Abort+0x240>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d03b      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4a2a      	ldr	r2, [pc, #168]	@ (80064bc <HAL_DMA_Abort+0x244>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d036      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4a28      	ldr	r2, [pc, #160]	@ (80064c0 <HAL_DMA_Abort+0x248>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d031      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4a27      	ldr	r2, [pc, #156]	@ (80064c4 <HAL_DMA_Abort+0x24c>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d02c      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a25      	ldr	r2, [pc, #148]	@ (80064c8 <HAL_DMA_Abort+0x250>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d027      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a24      	ldr	r2, [pc, #144]	@ (80064cc <HAL_DMA_Abort+0x254>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d022      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4a22      	ldr	r2, [pc, #136]	@ (80064d0 <HAL_DMA_Abort+0x258>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d01d      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4a21      	ldr	r2, [pc, #132]	@ (80064d4 <HAL_DMA_Abort+0x25c>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d018      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a1f      	ldr	r2, [pc, #124]	@ (80064d8 <HAL_DMA_Abort+0x260>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d013      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a1e      	ldr	r2, [pc, #120]	@ (80064dc <HAL_DMA_Abort+0x264>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d00e      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a1c      	ldr	r2, [pc, #112]	@ (80064e0 <HAL_DMA_Abort+0x268>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d009      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a1b      	ldr	r2, [pc, #108]	@ (80064e4 <HAL_DMA_Abort+0x26c>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d004      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4a19      	ldr	r2, [pc, #100]	@ (80064e8 <HAL_DMA_Abort+0x270>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d132      	bne.n	80064ec <HAL_DMA_Abort+0x274>
 8006486:	2301      	movs	r3, #1
 8006488:	e031      	b.n	80064ee <HAL_DMA_Abort+0x276>
 800648a:	bf00      	nop
 800648c:	40020010 	.word	0x40020010
 8006490:	40020028 	.word	0x40020028
 8006494:	40020040 	.word	0x40020040
 8006498:	40020058 	.word	0x40020058
 800649c:	40020070 	.word	0x40020070
 80064a0:	40020088 	.word	0x40020088
 80064a4:	400200a0 	.word	0x400200a0
 80064a8:	400200b8 	.word	0x400200b8
 80064ac:	40020410 	.word	0x40020410
 80064b0:	40020428 	.word	0x40020428
 80064b4:	40020440 	.word	0x40020440
 80064b8:	40020458 	.word	0x40020458
 80064bc:	40020470 	.word	0x40020470
 80064c0:	40020488 	.word	0x40020488
 80064c4:	400204a0 	.word	0x400204a0
 80064c8:	400204b8 	.word	0x400204b8
 80064cc:	58025408 	.word	0x58025408
 80064d0:	5802541c 	.word	0x5802541c
 80064d4:	58025430 	.word	0x58025430
 80064d8:	58025444 	.word	0x58025444
 80064dc:	58025458 	.word	0x58025458
 80064e0:	5802546c 	.word	0x5802546c
 80064e4:	58025480 	.word	0x58025480
 80064e8:	58025494 	.word	0x58025494
 80064ec:	2300      	movs	r3, #0
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d007      	beq.n	8006502 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064f6:	681a      	ldr	r2, [r3, #0]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006500:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4a6d      	ldr	r2, [pc, #436]	@ (80066bc <HAL_DMA_Abort+0x444>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d04a      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a6b      	ldr	r2, [pc, #428]	@ (80066c0 <HAL_DMA_Abort+0x448>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d045      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4a6a      	ldr	r2, [pc, #424]	@ (80066c4 <HAL_DMA_Abort+0x44c>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d040      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4a68      	ldr	r2, [pc, #416]	@ (80066c8 <HAL_DMA_Abort+0x450>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d03b      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4a67      	ldr	r2, [pc, #412]	@ (80066cc <HAL_DMA_Abort+0x454>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d036      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a65      	ldr	r2, [pc, #404]	@ (80066d0 <HAL_DMA_Abort+0x458>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d031      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4a64      	ldr	r2, [pc, #400]	@ (80066d4 <HAL_DMA_Abort+0x45c>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d02c      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4a62      	ldr	r2, [pc, #392]	@ (80066d8 <HAL_DMA_Abort+0x460>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d027      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	4a61      	ldr	r2, [pc, #388]	@ (80066dc <HAL_DMA_Abort+0x464>)
 8006558:	4293      	cmp	r3, r2
 800655a:	d022      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a5f      	ldr	r2, [pc, #380]	@ (80066e0 <HAL_DMA_Abort+0x468>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d01d      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	4a5e      	ldr	r2, [pc, #376]	@ (80066e4 <HAL_DMA_Abort+0x46c>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d018      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	4a5c      	ldr	r2, [pc, #368]	@ (80066e8 <HAL_DMA_Abort+0x470>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d013      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4a5b      	ldr	r2, [pc, #364]	@ (80066ec <HAL_DMA_Abort+0x474>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d00e      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	4a59      	ldr	r2, [pc, #356]	@ (80066f0 <HAL_DMA_Abort+0x478>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d009      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	4a58      	ldr	r2, [pc, #352]	@ (80066f4 <HAL_DMA_Abort+0x47c>)
 8006594:	4293      	cmp	r3, r2
 8006596:	d004      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	4a56      	ldr	r2, [pc, #344]	@ (80066f8 <HAL_DMA_Abort+0x480>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d108      	bne.n	80065b4 <HAL_DMA_Abort+0x33c>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	681a      	ldr	r2, [r3, #0]
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f022 0201 	bic.w	r2, r2, #1
 80065b0:	601a      	str	r2, [r3, #0]
 80065b2:	e007      	b.n	80065c4 <HAL_DMA_Abort+0x34c>
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f022 0201 	bic.w	r2, r2, #1
 80065c2:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80065c4:	e013      	b.n	80065ee <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80065c6:	f7fe fed7 	bl	8005378 <HAL_GetTick>
 80065ca:	4602      	mov	r2, r0
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	1ad3      	subs	r3, r2, r3
 80065d0:	2b05      	cmp	r3, #5
 80065d2:	d90c      	bls.n	80065ee <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2220      	movs	r2, #32
 80065d8:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2203      	movs	r2, #3
 80065de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2200      	movs	r2, #0
 80065e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	e12d      	b.n	800684a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f003 0301 	and.w	r3, r3, #1
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d1e5      	bne.n	80065c6 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4a2f      	ldr	r2, [pc, #188]	@ (80066bc <HAL_DMA_Abort+0x444>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d04a      	beq.n	800669a <HAL_DMA_Abort+0x422>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4a2d      	ldr	r2, [pc, #180]	@ (80066c0 <HAL_DMA_Abort+0x448>)
 800660a:	4293      	cmp	r3, r2
 800660c:	d045      	beq.n	800669a <HAL_DMA_Abort+0x422>
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4a2c      	ldr	r2, [pc, #176]	@ (80066c4 <HAL_DMA_Abort+0x44c>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d040      	beq.n	800669a <HAL_DMA_Abort+0x422>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a2a      	ldr	r2, [pc, #168]	@ (80066c8 <HAL_DMA_Abort+0x450>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d03b      	beq.n	800669a <HAL_DMA_Abort+0x422>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a29      	ldr	r2, [pc, #164]	@ (80066cc <HAL_DMA_Abort+0x454>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d036      	beq.n	800669a <HAL_DMA_Abort+0x422>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a27      	ldr	r2, [pc, #156]	@ (80066d0 <HAL_DMA_Abort+0x458>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d031      	beq.n	800669a <HAL_DMA_Abort+0x422>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a26      	ldr	r2, [pc, #152]	@ (80066d4 <HAL_DMA_Abort+0x45c>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d02c      	beq.n	800669a <HAL_DMA_Abort+0x422>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a24      	ldr	r2, [pc, #144]	@ (80066d8 <HAL_DMA_Abort+0x460>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d027      	beq.n	800669a <HAL_DMA_Abort+0x422>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a23      	ldr	r2, [pc, #140]	@ (80066dc <HAL_DMA_Abort+0x464>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d022      	beq.n	800669a <HAL_DMA_Abort+0x422>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a21      	ldr	r2, [pc, #132]	@ (80066e0 <HAL_DMA_Abort+0x468>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d01d      	beq.n	800669a <HAL_DMA_Abort+0x422>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4a20      	ldr	r2, [pc, #128]	@ (80066e4 <HAL_DMA_Abort+0x46c>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d018      	beq.n	800669a <HAL_DMA_Abort+0x422>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a1e      	ldr	r2, [pc, #120]	@ (80066e8 <HAL_DMA_Abort+0x470>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d013      	beq.n	800669a <HAL_DMA_Abort+0x422>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4a1d      	ldr	r2, [pc, #116]	@ (80066ec <HAL_DMA_Abort+0x474>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d00e      	beq.n	800669a <HAL_DMA_Abort+0x422>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a1b      	ldr	r2, [pc, #108]	@ (80066f0 <HAL_DMA_Abort+0x478>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d009      	beq.n	800669a <HAL_DMA_Abort+0x422>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a1a      	ldr	r2, [pc, #104]	@ (80066f4 <HAL_DMA_Abort+0x47c>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d004      	beq.n	800669a <HAL_DMA_Abort+0x422>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4a18      	ldr	r2, [pc, #96]	@ (80066f8 <HAL_DMA_Abort+0x480>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d101      	bne.n	800669e <HAL_DMA_Abort+0x426>
 800669a:	2301      	movs	r3, #1
 800669c:	e000      	b.n	80066a0 <HAL_DMA_Abort+0x428>
 800669e:	2300      	movs	r3, #0
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d02b      	beq.n	80066fc <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066a8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066ae:	f003 031f 	and.w	r3, r3, #31
 80066b2:	223f      	movs	r2, #63	@ 0x3f
 80066b4:	409a      	lsls	r2, r3
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	609a      	str	r2, [r3, #8]
 80066ba:	e02a      	b.n	8006712 <HAL_DMA_Abort+0x49a>
 80066bc:	40020010 	.word	0x40020010
 80066c0:	40020028 	.word	0x40020028
 80066c4:	40020040 	.word	0x40020040
 80066c8:	40020058 	.word	0x40020058
 80066cc:	40020070 	.word	0x40020070
 80066d0:	40020088 	.word	0x40020088
 80066d4:	400200a0 	.word	0x400200a0
 80066d8:	400200b8 	.word	0x400200b8
 80066dc:	40020410 	.word	0x40020410
 80066e0:	40020428 	.word	0x40020428
 80066e4:	40020440 	.word	0x40020440
 80066e8:	40020458 	.word	0x40020458
 80066ec:	40020470 	.word	0x40020470
 80066f0:	40020488 	.word	0x40020488
 80066f4:	400204a0 	.word	0x400204a0
 80066f8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006700:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006706:	f003 031f 	and.w	r3, r3, #31
 800670a:	2201      	movs	r2, #1
 800670c:	409a      	lsls	r2, r3
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a4f      	ldr	r2, [pc, #316]	@ (8006854 <HAL_DMA_Abort+0x5dc>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d072      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	4a4d      	ldr	r2, [pc, #308]	@ (8006858 <HAL_DMA_Abort+0x5e0>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d06d      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4a4c      	ldr	r2, [pc, #304]	@ (800685c <HAL_DMA_Abort+0x5e4>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d068      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a4a      	ldr	r2, [pc, #296]	@ (8006860 <HAL_DMA_Abort+0x5e8>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d063      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	4a49      	ldr	r2, [pc, #292]	@ (8006864 <HAL_DMA_Abort+0x5ec>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d05e      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4a47      	ldr	r2, [pc, #284]	@ (8006868 <HAL_DMA_Abort+0x5f0>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d059      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4a46      	ldr	r2, [pc, #280]	@ (800686c <HAL_DMA_Abort+0x5f4>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d054      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a44      	ldr	r2, [pc, #272]	@ (8006870 <HAL_DMA_Abort+0x5f8>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d04f      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a43      	ldr	r2, [pc, #268]	@ (8006874 <HAL_DMA_Abort+0x5fc>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d04a      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a41      	ldr	r2, [pc, #260]	@ (8006878 <HAL_DMA_Abort+0x600>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d045      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a40      	ldr	r2, [pc, #256]	@ (800687c <HAL_DMA_Abort+0x604>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d040      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a3e      	ldr	r2, [pc, #248]	@ (8006880 <HAL_DMA_Abort+0x608>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d03b      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a3d      	ldr	r2, [pc, #244]	@ (8006884 <HAL_DMA_Abort+0x60c>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d036      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4a3b      	ldr	r2, [pc, #236]	@ (8006888 <HAL_DMA_Abort+0x610>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d031      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a3a      	ldr	r2, [pc, #232]	@ (800688c <HAL_DMA_Abort+0x614>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d02c      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a38      	ldr	r2, [pc, #224]	@ (8006890 <HAL_DMA_Abort+0x618>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d027      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a37      	ldr	r2, [pc, #220]	@ (8006894 <HAL_DMA_Abort+0x61c>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d022      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a35      	ldr	r2, [pc, #212]	@ (8006898 <HAL_DMA_Abort+0x620>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d01d      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a34      	ldr	r2, [pc, #208]	@ (800689c <HAL_DMA_Abort+0x624>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d018      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4a32      	ldr	r2, [pc, #200]	@ (80068a0 <HAL_DMA_Abort+0x628>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d013      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4a31      	ldr	r2, [pc, #196]	@ (80068a4 <HAL_DMA_Abort+0x62c>)
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d00e      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4a2f      	ldr	r2, [pc, #188]	@ (80068a8 <HAL_DMA_Abort+0x630>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d009      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4a2e      	ldr	r2, [pc, #184]	@ (80068ac <HAL_DMA_Abort+0x634>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d004      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	4a2c      	ldr	r2, [pc, #176]	@ (80068b0 <HAL_DMA_Abort+0x638>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d101      	bne.n	8006806 <HAL_DMA_Abort+0x58e>
 8006802:	2301      	movs	r3, #1
 8006804:	e000      	b.n	8006808 <HAL_DMA_Abort+0x590>
 8006806:	2300      	movs	r3, #0
 8006808:	2b00      	cmp	r3, #0
 800680a:	d015      	beq.n	8006838 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006810:	687a      	ldr	r2, [r7, #4]
 8006812:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006814:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800681a:	2b00      	cmp	r3, #0
 800681c:	d00c      	beq.n	8006838 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006822:	681a      	ldr	r2, [r3, #0]
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006828:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800682c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006832:	687a      	ldr	r2, [r7, #4]
 8006834:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006836:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2201      	movs	r2, #1
 800683c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2200      	movs	r2, #0
 8006844:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8006848:	2300      	movs	r3, #0
}
 800684a:	4618      	mov	r0, r3
 800684c:	3718      	adds	r7, #24
 800684e:	46bd      	mov	sp, r7
 8006850:	bd80      	pop	{r7, pc}
 8006852:	bf00      	nop
 8006854:	40020010 	.word	0x40020010
 8006858:	40020028 	.word	0x40020028
 800685c:	40020040 	.word	0x40020040
 8006860:	40020058 	.word	0x40020058
 8006864:	40020070 	.word	0x40020070
 8006868:	40020088 	.word	0x40020088
 800686c:	400200a0 	.word	0x400200a0
 8006870:	400200b8 	.word	0x400200b8
 8006874:	40020410 	.word	0x40020410
 8006878:	40020428 	.word	0x40020428
 800687c:	40020440 	.word	0x40020440
 8006880:	40020458 	.word	0x40020458
 8006884:	40020470 	.word	0x40020470
 8006888:	40020488 	.word	0x40020488
 800688c:	400204a0 	.word	0x400204a0
 8006890:	400204b8 	.word	0x400204b8
 8006894:	58025408 	.word	0x58025408
 8006898:	5802541c 	.word	0x5802541c
 800689c:	58025430 	.word	0x58025430
 80068a0:	58025444 	.word	0x58025444
 80068a4:	58025458 	.word	0x58025458
 80068a8:	5802546c 	.word	0x5802546c
 80068ac:	58025480 	.word	0x58025480
 80068b0:	58025494 	.word	0x58025494

080068b4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b084      	sub	sp, #16
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d101      	bne.n	80068c6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80068c2:	2301      	movs	r3, #1
 80068c4:	e237      	b.n	8006d36 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80068cc:	b2db      	uxtb	r3, r3
 80068ce:	2b02      	cmp	r3, #2
 80068d0:	d004      	beq.n	80068dc <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2280      	movs	r2, #128	@ 0x80
 80068d6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80068d8:	2301      	movs	r3, #1
 80068da:	e22c      	b.n	8006d36 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	4a5c      	ldr	r2, [pc, #368]	@ (8006a54 <HAL_DMA_Abort_IT+0x1a0>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d04a      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	4a5b      	ldr	r2, [pc, #364]	@ (8006a58 <HAL_DMA_Abort_IT+0x1a4>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d045      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a59      	ldr	r2, [pc, #356]	@ (8006a5c <HAL_DMA_Abort_IT+0x1a8>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d040      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	4a58      	ldr	r2, [pc, #352]	@ (8006a60 <HAL_DMA_Abort_IT+0x1ac>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d03b      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	4a56      	ldr	r2, [pc, #344]	@ (8006a64 <HAL_DMA_Abort_IT+0x1b0>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d036      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	4a55      	ldr	r2, [pc, #340]	@ (8006a68 <HAL_DMA_Abort_IT+0x1b4>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d031      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4a53      	ldr	r2, [pc, #332]	@ (8006a6c <HAL_DMA_Abort_IT+0x1b8>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d02c      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a52      	ldr	r2, [pc, #328]	@ (8006a70 <HAL_DMA_Abort_IT+0x1bc>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d027      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	4a50      	ldr	r2, [pc, #320]	@ (8006a74 <HAL_DMA_Abort_IT+0x1c0>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d022      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	4a4f      	ldr	r2, [pc, #316]	@ (8006a78 <HAL_DMA_Abort_IT+0x1c4>)
 800693c:	4293      	cmp	r3, r2
 800693e:	d01d      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	4a4d      	ldr	r2, [pc, #308]	@ (8006a7c <HAL_DMA_Abort_IT+0x1c8>)
 8006946:	4293      	cmp	r3, r2
 8006948:	d018      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	4a4c      	ldr	r2, [pc, #304]	@ (8006a80 <HAL_DMA_Abort_IT+0x1cc>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d013      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	4a4a      	ldr	r2, [pc, #296]	@ (8006a84 <HAL_DMA_Abort_IT+0x1d0>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d00e      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	4a49      	ldr	r2, [pc, #292]	@ (8006a88 <HAL_DMA_Abort_IT+0x1d4>)
 8006964:	4293      	cmp	r3, r2
 8006966:	d009      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4a47      	ldr	r2, [pc, #284]	@ (8006a8c <HAL_DMA_Abort_IT+0x1d8>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d004      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	4a46      	ldr	r2, [pc, #280]	@ (8006a90 <HAL_DMA_Abort_IT+0x1dc>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d101      	bne.n	8006980 <HAL_DMA_Abort_IT+0xcc>
 800697c:	2301      	movs	r3, #1
 800697e:	e000      	b.n	8006982 <HAL_DMA_Abort_IT+0xce>
 8006980:	2300      	movs	r3, #0
 8006982:	2b00      	cmp	r3, #0
 8006984:	f000 8086 	beq.w	8006a94 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2204      	movs	r2, #4
 800698c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4a2f      	ldr	r2, [pc, #188]	@ (8006a54 <HAL_DMA_Abort_IT+0x1a0>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d04a      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	4a2e      	ldr	r2, [pc, #184]	@ (8006a58 <HAL_DMA_Abort_IT+0x1a4>)
 80069a0:	4293      	cmp	r3, r2
 80069a2:	d045      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	4a2c      	ldr	r2, [pc, #176]	@ (8006a5c <HAL_DMA_Abort_IT+0x1a8>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d040      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	4a2b      	ldr	r2, [pc, #172]	@ (8006a60 <HAL_DMA_Abort_IT+0x1ac>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d03b      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4a29      	ldr	r2, [pc, #164]	@ (8006a64 <HAL_DMA_Abort_IT+0x1b0>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d036      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	4a28      	ldr	r2, [pc, #160]	@ (8006a68 <HAL_DMA_Abort_IT+0x1b4>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d031      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	4a26      	ldr	r2, [pc, #152]	@ (8006a6c <HAL_DMA_Abort_IT+0x1b8>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d02c      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4a25      	ldr	r2, [pc, #148]	@ (8006a70 <HAL_DMA_Abort_IT+0x1bc>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d027      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	4a23      	ldr	r2, [pc, #140]	@ (8006a74 <HAL_DMA_Abort_IT+0x1c0>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d022      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4a22      	ldr	r2, [pc, #136]	@ (8006a78 <HAL_DMA_Abort_IT+0x1c4>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d01d      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	4a20      	ldr	r2, [pc, #128]	@ (8006a7c <HAL_DMA_Abort_IT+0x1c8>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d018      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	4a1f      	ldr	r2, [pc, #124]	@ (8006a80 <HAL_DMA_Abort_IT+0x1cc>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d013      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	4a1d      	ldr	r2, [pc, #116]	@ (8006a84 <HAL_DMA_Abort_IT+0x1d0>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d00e      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4a1c      	ldr	r2, [pc, #112]	@ (8006a88 <HAL_DMA_Abort_IT+0x1d4>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d009      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4a1a      	ldr	r2, [pc, #104]	@ (8006a8c <HAL_DMA_Abort_IT+0x1d8>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d004      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a19      	ldr	r2, [pc, #100]	@ (8006a90 <HAL_DMA_Abort_IT+0x1dc>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d108      	bne.n	8006a42 <HAL_DMA_Abort_IT+0x18e>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	681a      	ldr	r2, [r3, #0]
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f022 0201 	bic.w	r2, r2, #1
 8006a3e:	601a      	str	r2, [r3, #0]
 8006a40:	e178      	b.n	8006d34 <HAL_DMA_Abort_IT+0x480>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	681a      	ldr	r2, [r3, #0]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f022 0201 	bic.w	r2, r2, #1
 8006a50:	601a      	str	r2, [r3, #0]
 8006a52:	e16f      	b.n	8006d34 <HAL_DMA_Abort_IT+0x480>
 8006a54:	40020010 	.word	0x40020010
 8006a58:	40020028 	.word	0x40020028
 8006a5c:	40020040 	.word	0x40020040
 8006a60:	40020058 	.word	0x40020058
 8006a64:	40020070 	.word	0x40020070
 8006a68:	40020088 	.word	0x40020088
 8006a6c:	400200a0 	.word	0x400200a0
 8006a70:	400200b8 	.word	0x400200b8
 8006a74:	40020410 	.word	0x40020410
 8006a78:	40020428 	.word	0x40020428
 8006a7c:	40020440 	.word	0x40020440
 8006a80:	40020458 	.word	0x40020458
 8006a84:	40020470 	.word	0x40020470
 8006a88:	40020488 	.word	0x40020488
 8006a8c:	400204a0 	.word	0x400204a0
 8006a90:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	681a      	ldr	r2, [r3, #0]
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f022 020e 	bic.w	r2, r2, #14
 8006aa2:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a6c      	ldr	r2, [pc, #432]	@ (8006c5c <HAL_DMA_Abort_IT+0x3a8>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d04a      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4a6b      	ldr	r2, [pc, #428]	@ (8006c60 <HAL_DMA_Abort_IT+0x3ac>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d045      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4a69      	ldr	r2, [pc, #420]	@ (8006c64 <HAL_DMA_Abort_IT+0x3b0>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d040      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4a68      	ldr	r2, [pc, #416]	@ (8006c68 <HAL_DMA_Abort_IT+0x3b4>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d03b      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a66      	ldr	r2, [pc, #408]	@ (8006c6c <HAL_DMA_Abort_IT+0x3b8>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d036      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a65      	ldr	r2, [pc, #404]	@ (8006c70 <HAL_DMA_Abort_IT+0x3bc>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d031      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4a63      	ldr	r2, [pc, #396]	@ (8006c74 <HAL_DMA_Abort_IT+0x3c0>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d02c      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a62      	ldr	r2, [pc, #392]	@ (8006c78 <HAL_DMA_Abort_IT+0x3c4>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d027      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4a60      	ldr	r2, [pc, #384]	@ (8006c7c <HAL_DMA_Abort_IT+0x3c8>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d022      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	4a5f      	ldr	r2, [pc, #380]	@ (8006c80 <HAL_DMA_Abort_IT+0x3cc>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d01d      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4a5d      	ldr	r2, [pc, #372]	@ (8006c84 <HAL_DMA_Abort_IT+0x3d0>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d018      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a5c      	ldr	r2, [pc, #368]	@ (8006c88 <HAL_DMA_Abort_IT+0x3d4>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d013      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a5a      	ldr	r2, [pc, #360]	@ (8006c8c <HAL_DMA_Abort_IT+0x3d8>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d00e      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a59      	ldr	r2, [pc, #356]	@ (8006c90 <HAL_DMA_Abort_IT+0x3dc>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d009      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4a57      	ldr	r2, [pc, #348]	@ (8006c94 <HAL_DMA_Abort_IT+0x3e0>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d004      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a56      	ldr	r2, [pc, #344]	@ (8006c98 <HAL_DMA_Abort_IT+0x3e4>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d108      	bne.n	8006b56 <HAL_DMA_Abort_IT+0x2a2>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	681a      	ldr	r2, [r3, #0]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f022 0201 	bic.w	r2, r2, #1
 8006b52:	601a      	str	r2, [r3, #0]
 8006b54:	e007      	b.n	8006b66 <HAL_DMA_Abort_IT+0x2b2>
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f022 0201 	bic.w	r2, r2, #1
 8006b64:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4a3c      	ldr	r2, [pc, #240]	@ (8006c5c <HAL_DMA_Abort_IT+0x3a8>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d072      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4a3a      	ldr	r2, [pc, #232]	@ (8006c60 <HAL_DMA_Abort_IT+0x3ac>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d06d      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	4a39      	ldr	r2, [pc, #228]	@ (8006c64 <HAL_DMA_Abort_IT+0x3b0>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d068      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a37      	ldr	r2, [pc, #220]	@ (8006c68 <HAL_DMA_Abort_IT+0x3b4>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d063      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	4a36      	ldr	r2, [pc, #216]	@ (8006c6c <HAL_DMA_Abort_IT+0x3b8>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d05e      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4a34      	ldr	r2, [pc, #208]	@ (8006c70 <HAL_DMA_Abort_IT+0x3bc>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d059      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4a33      	ldr	r2, [pc, #204]	@ (8006c74 <HAL_DMA_Abort_IT+0x3c0>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d054      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4a31      	ldr	r2, [pc, #196]	@ (8006c78 <HAL_DMA_Abort_IT+0x3c4>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d04f      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a30      	ldr	r2, [pc, #192]	@ (8006c7c <HAL_DMA_Abort_IT+0x3c8>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d04a      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a2e      	ldr	r2, [pc, #184]	@ (8006c80 <HAL_DMA_Abort_IT+0x3cc>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d045      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a2d      	ldr	r2, [pc, #180]	@ (8006c84 <HAL_DMA_Abort_IT+0x3d0>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d040      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	4a2b      	ldr	r2, [pc, #172]	@ (8006c88 <HAL_DMA_Abort_IT+0x3d4>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d03b      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4a2a      	ldr	r2, [pc, #168]	@ (8006c8c <HAL_DMA_Abort_IT+0x3d8>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d036      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4a28      	ldr	r2, [pc, #160]	@ (8006c90 <HAL_DMA_Abort_IT+0x3dc>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d031      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4a27      	ldr	r2, [pc, #156]	@ (8006c94 <HAL_DMA_Abort_IT+0x3e0>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d02c      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4a25      	ldr	r2, [pc, #148]	@ (8006c98 <HAL_DMA_Abort_IT+0x3e4>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d027      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4a24      	ldr	r2, [pc, #144]	@ (8006c9c <HAL_DMA_Abort_IT+0x3e8>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d022      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4a22      	ldr	r2, [pc, #136]	@ (8006ca0 <HAL_DMA_Abort_IT+0x3ec>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d01d      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4a21      	ldr	r2, [pc, #132]	@ (8006ca4 <HAL_DMA_Abort_IT+0x3f0>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d018      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4a1f      	ldr	r2, [pc, #124]	@ (8006ca8 <HAL_DMA_Abort_IT+0x3f4>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d013      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	4a1e      	ldr	r2, [pc, #120]	@ (8006cac <HAL_DMA_Abort_IT+0x3f8>)
 8006c34:	4293      	cmp	r3, r2
 8006c36:	d00e      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	4a1c      	ldr	r2, [pc, #112]	@ (8006cb0 <HAL_DMA_Abort_IT+0x3fc>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d009      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4a1b      	ldr	r2, [pc, #108]	@ (8006cb4 <HAL_DMA_Abort_IT+0x400>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d004      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	4a19      	ldr	r2, [pc, #100]	@ (8006cb8 <HAL_DMA_Abort_IT+0x404>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d132      	bne.n	8006cbc <HAL_DMA_Abort_IT+0x408>
 8006c56:	2301      	movs	r3, #1
 8006c58:	e031      	b.n	8006cbe <HAL_DMA_Abort_IT+0x40a>
 8006c5a:	bf00      	nop
 8006c5c:	40020010 	.word	0x40020010
 8006c60:	40020028 	.word	0x40020028
 8006c64:	40020040 	.word	0x40020040
 8006c68:	40020058 	.word	0x40020058
 8006c6c:	40020070 	.word	0x40020070
 8006c70:	40020088 	.word	0x40020088
 8006c74:	400200a0 	.word	0x400200a0
 8006c78:	400200b8 	.word	0x400200b8
 8006c7c:	40020410 	.word	0x40020410
 8006c80:	40020428 	.word	0x40020428
 8006c84:	40020440 	.word	0x40020440
 8006c88:	40020458 	.word	0x40020458
 8006c8c:	40020470 	.word	0x40020470
 8006c90:	40020488 	.word	0x40020488
 8006c94:	400204a0 	.word	0x400204a0
 8006c98:	400204b8 	.word	0x400204b8
 8006c9c:	58025408 	.word	0x58025408
 8006ca0:	5802541c 	.word	0x5802541c
 8006ca4:	58025430 	.word	0x58025430
 8006ca8:	58025444 	.word	0x58025444
 8006cac:	58025458 	.word	0x58025458
 8006cb0:	5802546c 	.word	0x5802546c
 8006cb4:	58025480 	.word	0x58025480
 8006cb8:	58025494 	.word	0x58025494
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d028      	beq.n	8006d14 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006cc6:	681a      	ldr	r2, [r3, #0]
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ccc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006cd0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cd6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cdc:	f003 031f 	and.w	r3, r3, #31
 8006ce0:	2201      	movs	r2, #1
 8006ce2:	409a      	lsls	r2, r3
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006cec:	687a      	ldr	r2, [r7, #4]
 8006cee:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006cf0:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d00c      	beq.n	8006d14 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006cfe:	681a      	ldr	r2, [r3, #0]
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d04:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006d08:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d0e:	687a      	ldr	r2, [r7, #4]
 8006d10:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006d12:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2201      	movs	r2, #1
 8006d18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d003      	beq.n	8006d34 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d30:	6878      	ldr	r0, [r7, #4]
 8006d32:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8006d34:	2300      	movs	r3, #0
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	3710      	adds	r7, #16
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bd80      	pop	{r7, pc}
 8006d3e:	bf00      	nop

08006d40 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b08a      	sub	sp, #40	@ 0x28
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8006d48:	2300      	movs	r3, #0
 8006d4a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006d4c:	4b67      	ldr	r3, [pc, #412]	@ (8006eec <HAL_DMA_IRQHandler+0x1ac>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	4a67      	ldr	r2, [pc, #412]	@ (8006ef0 <HAL_DMA_IRQHandler+0x1b0>)
 8006d52:	fba2 2303 	umull	r2, r3, r2, r3
 8006d56:	0a9b      	lsrs	r3, r3, #10
 8006d58:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d5e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d64:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8006d66:	6a3b      	ldr	r3, [r7, #32]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8006d6c:	69fb      	ldr	r3, [r7, #28]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	4a5f      	ldr	r2, [pc, #380]	@ (8006ef4 <HAL_DMA_IRQHandler+0x1b4>)
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d04a      	beq.n	8006e12 <HAL_DMA_IRQHandler+0xd2>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	4a5d      	ldr	r2, [pc, #372]	@ (8006ef8 <HAL_DMA_IRQHandler+0x1b8>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d045      	beq.n	8006e12 <HAL_DMA_IRQHandler+0xd2>
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	4a5c      	ldr	r2, [pc, #368]	@ (8006efc <HAL_DMA_IRQHandler+0x1bc>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d040      	beq.n	8006e12 <HAL_DMA_IRQHandler+0xd2>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4a5a      	ldr	r2, [pc, #360]	@ (8006f00 <HAL_DMA_IRQHandler+0x1c0>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d03b      	beq.n	8006e12 <HAL_DMA_IRQHandler+0xd2>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a59      	ldr	r2, [pc, #356]	@ (8006f04 <HAL_DMA_IRQHandler+0x1c4>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d036      	beq.n	8006e12 <HAL_DMA_IRQHandler+0xd2>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	4a57      	ldr	r2, [pc, #348]	@ (8006f08 <HAL_DMA_IRQHandler+0x1c8>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d031      	beq.n	8006e12 <HAL_DMA_IRQHandler+0xd2>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a56      	ldr	r2, [pc, #344]	@ (8006f0c <HAL_DMA_IRQHandler+0x1cc>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d02c      	beq.n	8006e12 <HAL_DMA_IRQHandler+0xd2>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a54      	ldr	r2, [pc, #336]	@ (8006f10 <HAL_DMA_IRQHandler+0x1d0>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d027      	beq.n	8006e12 <HAL_DMA_IRQHandler+0xd2>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a53      	ldr	r2, [pc, #332]	@ (8006f14 <HAL_DMA_IRQHandler+0x1d4>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d022      	beq.n	8006e12 <HAL_DMA_IRQHandler+0xd2>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4a51      	ldr	r2, [pc, #324]	@ (8006f18 <HAL_DMA_IRQHandler+0x1d8>)
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d01d      	beq.n	8006e12 <HAL_DMA_IRQHandler+0xd2>
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	4a50      	ldr	r2, [pc, #320]	@ (8006f1c <HAL_DMA_IRQHandler+0x1dc>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d018      	beq.n	8006e12 <HAL_DMA_IRQHandler+0xd2>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a4e      	ldr	r2, [pc, #312]	@ (8006f20 <HAL_DMA_IRQHandler+0x1e0>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d013      	beq.n	8006e12 <HAL_DMA_IRQHandler+0xd2>
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	4a4d      	ldr	r2, [pc, #308]	@ (8006f24 <HAL_DMA_IRQHandler+0x1e4>)
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d00e      	beq.n	8006e12 <HAL_DMA_IRQHandler+0xd2>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4a4b      	ldr	r2, [pc, #300]	@ (8006f28 <HAL_DMA_IRQHandler+0x1e8>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d009      	beq.n	8006e12 <HAL_DMA_IRQHandler+0xd2>
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4a4a      	ldr	r2, [pc, #296]	@ (8006f2c <HAL_DMA_IRQHandler+0x1ec>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d004      	beq.n	8006e12 <HAL_DMA_IRQHandler+0xd2>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4a48      	ldr	r2, [pc, #288]	@ (8006f30 <HAL_DMA_IRQHandler+0x1f0>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d101      	bne.n	8006e16 <HAL_DMA_IRQHandler+0xd6>
 8006e12:	2301      	movs	r3, #1
 8006e14:	e000      	b.n	8006e18 <HAL_DMA_IRQHandler+0xd8>
 8006e16:	2300      	movs	r3, #0
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	f000 842b 	beq.w	8007674 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e22:	f003 031f 	and.w	r3, r3, #31
 8006e26:	2208      	movs	r2, #8
 8006e28:	409a      	lsls	r2, r3
 8006e2a:	69bb      	ldr	r3, [r7, #24]
 8006e2c:	4013      	ands	r3, r2
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	f000 80a2 	beq.w	8006f78 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a2e      	ldr	r2, [pc, #184]	@ (8006ef4 <HAL_DMA_IRQHandler+0x1b4>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d04a      	beq.n	8006ed4 <HAL_DMA_IRQHandler+0x194>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4a2d      	ldr	r2, [pc, #180]	@ (8006ef8 <HAL_DMA_IRQHandler+0x1b8>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d045      	beq.n	8006ed4 <HAL_DMA_IRQHandler+0x194>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	4a2b      	ldr	r2, [pc, #172]	@ (8006efc <HAL_DMA_IRQHandler+0x1bc>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d040      	beq.n	8006ed4 <HAL_DMA_IRQHandler+0x194>
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4a2a      	ldr	r2, [pc, #168]	@ (8006f00 <HAL_DMA_IRQHandler+0x1c0>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d03b      	beq.n	8006ed4 <HAL_DMA_IRQHandler+0x194>
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4a28      	ldr	r2, [pc, #160]	@ (8006f04 <HAL_DMA_IRQHandler+0x1c4>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d036      	beq.n	8006ed4 <HAL_DMA_IRQHandler+0x194>
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4a27      	ldr	r2, [pc, #156]	@ (8006f08 <HAL_DMA_IRQHandler+0x1c8>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d031      	beq.n	8006ed4 <HAL_DMA_IRQHandler+0x194>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a25      	ldr	r2, [pc, #148]	@ (8006f0c <HAL_DMA_IRQHandler+0x1cc>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d02c      	beq.n	8006ed4 <HAL_DMA_IRQHandler+0x194>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4a24      	ldr	r2, [pc, #144]	@ (8006f10 <HAL_DMA_IRQHandler+0x1d0>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d027      	beq.n	8006ed4 <HAL_DMA_IRQHandler+0x194>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a22      	ldr	r2, [pc, #136]	@ (8006f14 <HAL_DMA_IRQHandler+0x1d4>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d022      	beq.n	8006ed4 <HAL_DMA_IRQHandler+0x194>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4a21      	ldr	r2, [pc, #132]	@ (8006f18 <HAL_DMA_IRQHandler+0x1d8>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d01d      	beq.n	8006ed4 <HAL_DMA_IRQHandler+0x194>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a1f      	ldr	r2, [pc, #124]	@ (8006f1c <HAL_DMA_IRQHandler+0x1dc>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d018      	beq.n	8006ed4 <HAL_DMA_IRQHandler+0x194>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4a1e      	ldr	r2, [pc, #120]	@ (8006f20 <HAL_DMA_IRQHandler+0x1e0>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d013      	beq.n	8006ed4 <HAL_DMA_IRQHandler+0x194>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4a1c      	ldr	r2, [pc, #112]	@ (8006f24 <HAL_DMA_IRQHandler+0x1e4>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d00e      	beq.n	8006ed4 <HAL_DMA_IRQHandler+0x194>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	4a1b      	ldr	r2, [pc, #108]	@ (8006f28 <HAL_DMA_IRQHandler+0x1e8>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d009      	beq.n	8006ed4 <HAL_DMA_IRQHandler+0x194>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	4a19      	ldr	r2, [pc, #100]	@ (8006f2c <HAL_DMA_IRQHandler+0x1ec>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d004      	beq.n	8006ed4 <HAL_DMA_IRQHandler+0x194>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4a18      	ldr	r2, [pc, #96]	@ (8006f30 <HAL_DMA_IRQHandler+0x1f0>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d12f      	bne.n	8006f34 <HAL_DMA_IRQHandler+0x1f4>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f003 0304 	and.w	r3, r3, #4
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	bf14      	ite	ne
 8006ee2:	2301      	movne	r3, #1
 8006ee4:	2300      	moveq	r3, #0
 8006ee6:	b2db      	uxtb	r3, r3
 8006ee8:	e02e      	b.n	8006f48 <HAL_DMA_IRQHandler+0x208>
 8006eea:	bf00      	nop
 8006eec:	24000000 	.word	0x24000000
 8006ef0:	1b4e81b5 	.word	0x1b4e81b5
 8006ef4:	40020010 	.word	0x40020010
 8006ef8:	40020028 	.word	0x40020028
 8006efc:	40020040 	.word	0x40020040
 8006f00:	40020058 	.word	0x40020058
 8006f04:	40020070 	.word	0x40020070
 8006f08:	40020088 	.word	0x40020088
 8006f0c:	400200a0 	.word	0x400200a0
 8006f10:	400200b8 	.word	0x400200b8
 8006f14:	40020410 	.word	0x40020410
 8006f18:	40020428 	.word	0x40020428
 8006f1c:	40020440 	.word	0x40020440
 8006f20:	40020458 	.word	0x40020458
 8006f24:	40020470 	.word	0x40020470
 8006f28:	40020488 	.word	0x40020488
 8006f2c:	400204a0 	.word	0x400204a0
 8006f30:	400204b8 	.word	0x400204b8
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f003 0308 	and.w	r3, r3, #8
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	bf14      	ite	ne
 8006f42:	2301      	movne	r3, #1
 8006f44:	2300      	moveq	r3, #0
 8006f46:	b2db      	uxtb	r3, r3
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d015      	beq.n	8006f78 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	681a      	ldr	r2, [r3, #0]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f022 0204 	bic.w	r2, r2, #4
 8006f5a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f60:	f003 031f 	and.w	r3, r3, #31
 8006f64:	2208      	movs	r2, #8
 8006f66:	409a      	lsls	r2, r3
 8006f68:	6a3b      	ldr	r3, [r7, #32]
 8006f6a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f70:	f043 0201 	orr.w	r2, r3, #1
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f7c:	f003 031f 	and.w	r3, r3, #31
 8006f80:	69ba      	ldr	r2, [r7, #24]
 8006f82:	fa22 f303 	lsr.w	r3, r2, r3
 8006f86:	f003 0301 	and.w	r3, r3, #1
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d06e      	beq.n	800706c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	4a69      	ldr	r2, [pc, #420]	@ (8007138 <HAL_DMA_IRQHandler+0x3f8>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d04a      	beq.n	800702e <HAL_DMA_IRQHandler+0x2ee>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	4a67      	ldr	r2, [pc, #412]	@ (800713c <HAL_DMA_IRQHandler+0x3fc>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d045      	beq.n	800702e <HAL_DMA_IRQHandler+0x2ee>
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	4a66      	ldr	r2, [pc, #408]	@ (8007140 <HAL_DMA_IRQHandler+0x400>)
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d040      	beq.n	800702e <HAL_DMA_IRQHandler+0x2ee>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	4a64      	ldr	r2, [pc, #400]	@ (8007144 <HAL_DMA_IRQHandler+0x404>)
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	d03b      	beq.n	800702e <HAL_DMA_IRQHandler+0x2ee>
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	4a63      	ldr	r2, [pc, #396]	@ (8007148 <HAL_DMA_IRQHandler+0x408>)
 8006fbc:	4293      	cmp	r3, r2
 8006fbe:	d036      	beq.n	800702e <HAL_DMA_IRQHandler+0x2ee>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	4a61      	ldr	r2, [pc, #388]	@ (800714c <HAL_DMA_IRQHandler+0x40c>)
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d031      	beq.n	800702e <HAL_DMA_IRQHandler+0x2ee>
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	4a60      	ldr	r2, [pc, #384]	@ (8007150 <HAL_DMA_IRQHandler+0x410>)
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	d02c      	beq.n	800702e <HAL_DMA_IRQHandler+0x2ee>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	4a5e      	ldr	r2, [pc, #376]	@ (8007154 <HAL_DMA_IRQHandler+0x414>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d027      	beq.n	800702e <HAL_DMA_IRQHandler+0x2ee>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4a5d      	ldr	r2, [pc, #372]	@ (8007158 <HAL_DMA_IRQHandler+0x418>)
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d022      	beq.n	800702e <HAL_DMA_IRQHandler+0x2ee>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	4a5b      	ldr	r2, [pc, #364]	@ (800715c <HAL_DMA_IRQHandler+0x41c>)
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	d01d      	beq.n	800702e <HAL_DMA_IRQHandler+0x2ee>
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	4a5a      	ldr	r2, [pc, #360]	@ (8007160 <HAL_DMA_IRQHandler+0x420>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d018      	beq.n	800702e <HAL_DMA_IRQHandler+0x2ee>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a58      	ldr	r2, [pc, #352]	@ (8007164 <HAL_DMA_IRQHandler+0x424>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d013      	beq.n	800702e <HAL_DMA_IRQHandler+0x2ee>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a57      	ldr	r2, [pc, #348]	@ (8007168 <HAL_DMA_IRQHandler+0x428>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d00e      	beq.n	800702e <HAL_DMA_IRQHandler+0x2ee>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4a55      	ldr	r2, [pc, #340]	@ (800716c <HAL_DMA_IRQHandler+0x42c>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d009      	beq.n	800702e <HAL_DMA_IRQHandler+0x2ee>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	4a54      	ldr	r2, [pc, #336]	@ (8007170 <HAL_DMA_IRQHandler+0x430>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d004      	beq.n	800702e <HAL_DMA_IRQHandler+0x2ee>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a52      	ldr	r2, [pc, #328]	@ (8007174 <HAL_DMA_IRQHandler+0x434>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d10a      	bne.n	8007044 <HAL_DMA_IRQHandler+0x304>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	695b      	ldr	r3, [r3, #20]
 8007034:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007038:	2b00      	cmp	r3, #0
 800703a:	bf14      	ite	ne
 800703c:	2301      	movne	r3, #1
 800703e:	2300      	moveq	r3, #0
 8007040:	b2db      	uxtb	r3, r3
 8007042:	e003      	b.n	800704c <HAL_DMA_IRQHandler+0x30c>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	2300      	movs	r3, #0
 800704c:	2b00      	cmp	r3, #0
 800704e:	d00d      	beq.n	800706c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007054:	f003 031f 	and.w	r3, r3, #31
 8007058:	2201      	movs	r2, #1
 800705a:	409a      	lsls	r2, r3
 800705c:	6a3b      	ldr	r3, [r7, #32]
 800705e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007064:	f043 0202 	orr.w	r2, r3, #2
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007070:	f003 031f 	and.w	r3, r3, #31
 8007074:	2204      	movs	r2, #4
 8007076:	409a      	lsls	r2, r3
 8007078:	69bb      	ldr	r3, [r7, #24]
 800707a:	4013      	ands	r3, r2
 800707c:	2b00      	cmp	r3, #0
 800707e:	f000 808f 	beq.w	80071a0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	4a2c      	ldr	r2, [pc, #176]	@ (8007138 <HAL_DMA_IRQHandler+0x3f8>)
 8007088:	4293      	cmp	r3, r2
 800708a:	d04a      	beq.n	8007122 <HAL_DMA_IRQHandler+0x3e2>
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	4a2a      	ldr	r2, [pc, #168]	@ (800713c <HAL_DMA_IRQHandler+0x3fc>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d045      	beq.n	8007122 <HAL_DMA_IRQHandler+0x3e2>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	4a29      	ldr	r2, [pc, #164]	@ (8007140 <HAL_DMA_IRQHandler+0x400>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d040      	beq.n	8007122 <HAL_DMA_IRQHandler+0x3e2>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	4a27      	ldr	r2, [pc, #156]	@ (8007144 <HAL_DMA_IRQHandler+0x404>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d03b      	beq.n	8007122 <HAL_DMA_IRQHandler+0x3e2>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	4a26      	ldr	r2, [pc, #152]	@ (8007148 <HAL_DMA_IRQHandler+0x408>)
 80070b0:	4293      	cmp	r3, r2
 80070b2:	d036      	beq.n	8007122 <HAL_DMA_IRQHandler+0x3e2>
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4a24      	ldr	r2, [pc, #144]	@ (800714c <HAL_DMA_IRQHandler+0x40c>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d031      	beq.n	8007122 <HAL_DMA_IRQHandler+0x3e2>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4a23      	ldr	r2, [pc, #140]	@ (8007150 <HAL_DMA_IRQHandler+0x410>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d02c      	beq.n	8007122 <HAL_DMA_IRQHandler+0x3e2>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	4a21      	ldr	r2, [pc, #132]	@ (8007154 <HAL_DMA_IRQHandler+0x414>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d027      	beq.n	8007122 <HAL_DMA_IRQHandler+0x3e2>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	4a20      	ldr	r2, [pc, #128]	@ (8007158 <HAL_DMA_IRQHandler+0x418>)
 80070d8:	4293      	cmp	r3, r2
 80070da:	d022      	beq.n	8007122 <HAL_DMA_IRQHandler+0x3e2>
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	4a1e      	ldr	r2, [pc, #120]	@ (800715c <HAL_DMA_IRQHandler+0x41c>)
 80070e2:	4293      	cmp	r3, r2
 80070e4:	d01d      	beq.n	8007122 <HAL_DMA_IRQHandler+0x3e2>
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4a1d      	ldr	r2, [pc, #116]	@ (8007160 <HAL_DMA_IRQHandler+0x420>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d018      	beq.n	8007122 <HAL_DMA_IRQHandler+0x3e2>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4a1b      	ldr	r2, [pc, #108]	@ (8007164 <HAL_DMA_IRQHandler+0x424>)
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d013      	beq.n	8007122 <HAL_DMA_IRQHandler+0x3e2>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a1a      	ldr	r2, [pc, #104]	@ (8007168 <HAL_DMA_IRQHandler+0x428>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d00e      	beq.n	8007122 <HAL_DMA_IRQHandler+0x3e2>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a18      	ldr	r2, [pc, #96]	@ (800716c <HAL_DMA_IRQHandler+0x42c>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d009      	beq.n	8007122 <HAL_DMA_IRQHandler+0x3e2>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a17      	ldr	r2, [pc, #92]	@ (8007170 <HAL_DMA_IRQHandler+0x430>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d004      	beq.n	8007122 <HAL_DMA_IRQHandler+0x3e2>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a15      	ldr	r2, [pc, #84]	@ (8007174 <HAL_DMA_IRQHandler+0x434>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d12a      	bne.n	8007178 <HAL_DMA_IRQHandler+0x438>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f003 0302 	and.w	r3, r3, #2
 800712c:	2b00      	cmp	r3, #0
 800712e:	bf14      	ite	ne
 8007130:	2301      	movne	r3, #1
 8007132:	2300      	moveq	r3, #0
 8007134:	b2db      	uxtb	r3, r3
 8007136:	e023      	b.n	8007180 <HAL_DMA_IRQHandler+0x440>
 8007138:	40020010 	.word	0x40020010
 800713c:	40020028 	.word	0x40020028
 8007140:	40020040 	.word	0x40020040
 8007144:	40020058 	.word	0x40020058
 8007148:	40020070 	.word	0x40020070
 800714c:	40020088 	.word	0x40020088
 8007150:	400200a0 	.word	0x400200a0
 8007154:	400200b8 	.word	0x400200b8
 8007158:	40020410 	.word	0x40020410
 800715c:	40020428 	.word	0x40020428
 8007160:	40020440 	.word	0x40020440
 8007164:	40020458 	.word	0x40020458
 8007168:	40020470 	.word	0x40020470
 800716c:	40020488 	.word	0x40020488
 8007170:	400204a0 	.word	0x400204a0
 8007174:	400204b8 	.word	0x400204b8
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	2300      	movs	r3, #0
 8007180:	2b00      	cmp	r3, #0
 8007182:	d00d      	beq.n	80071a0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007188:	f003 031f 	and.w	r3, r3, #31
 800718c:	2204      	movs	r2, #4
 800718e:	409a      	lsls	r2, r3
 8007190:	6a3b      	ldr	r3, [r7, #32]
 8007192:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007198:	f043 0204 	orr.w	r2, r3, #4
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071a4:	f003 031f 	and.w	r3, r3, #31
 80071a8:	2210      	movs	r2, #16
 80071aa:	409a      	lsls	r2, r3
 80071ac:	69bb      	ldr	r3, [r7, #24]
 80071ae:	4013      	ands	r3, r2
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	f000 80a6 	beq.w	8007302 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	4a85      	ldr	r2, [pc, #532]	@ (80073d0 <HAL_DMA_IRQHandler+0x690>)
 80071bc:	4293      	cmp	r3, r2
 80071be:	d04a      	beq.n	8007256 <HAL_DMA_IRQHandler+0x516>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	4a83      	ldr	r2, [pc, #524]	@ (80073d4 <HAL_DMA_IRQHandler+0x694>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d045      	beq.n	8007256 <HAL_DMA_IRQHandler+0x516>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4a82      	ldr	r2, [pc, #520]	@ (80073d8 <HAL_DMA_IRQHandler+0x698>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d040      	beq.n	8007256 <HAL_DMA_IRQHandler+0x516>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4a80      	ldr	r2, [pc, #512]	@ (80073dc <HAL_DMA_IRQHandler+0x69c>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d03b      	beq.n	8007256 <HAL_DMA_IRQHandler+0x516>
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	4a7f      	ldr	r2, [pc, #508]	@ (80073e0 <HAL_DMA_IRQHandler+0x6a0>)
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d036      	beq.n	8007256 <HAL_DMA_IRQHandler+0x516>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	4a7d      	ldr	r2, [pc, #500]	@ (80073e4 <HAL_DMA_IRQHandler+0x6a4>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d031      	beq.n	8007256 <HAL_DMA_IRQHandler+0x516>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4a7c      	ldr	r2, [pc, #496]	@ (80073e8 <HAL_DMA_IRQHandler+0x6a8>)
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d02c      	beq.n	8007256 <HAL_DMA_IRQHandler+0x516>
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4a7a      	ldr	r2, [pc, #488]	@ (80073ec <HAL_DMA_IRQHandler+0x6ac>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d027      	beq.n	8007256 <HAL_DMA_IRQHandler+0x516>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	4a79      	ldr	r2, [pc, #484]	@ (80073f0 <HAL_DMA_IRQHandler+0x6b0>)
 800720c:	4293      	cmp	r3, r2
 800720e:	d022      	beq.n	8007256 <HAL_DMA_IRQHandler+0x516>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	4a77      	ldr	r2, [pc, #476]	@ (80073f4 <HAL_DMA_IRQHandler+0x6b4>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d01d      	beq.n	8007256 <HAL_DMA_IRQHandler+0x516>
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	4a76      	ldr	r2, [pc, #472]	@ (80073f8 <HAL_DMA_IRQHandler+0x6b8>)
 8007220:	4293      	cmp	r3, r2
 8007222:	d018      	beq.n	8007256 <HAL_DMA_IRQHandler+0x516>
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	4a74      	ldr	r2, [pc, #464]	@ (80073fc <HAL_DMA_IRQHandler+0x6bc>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d013      	beq.n	8007256 <HAL_DMA_IRQHandler+0x516>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4a73      	ldr	r2, [pc, #460]	@ (8007400 <HAL_DMA_IRQHandler+0x6c0>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d00e      	beq.n	8007256 <HAL_DMA_IRQHandler+0x516>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4a71      	ldr	r2, [pc, #452]	@ (8007404 <HAL_DMA_IRQHandler+0x6c4>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d009      	beq.n	8007256 <HAL_DMA_IRQHandler+0x516>
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	4a70      	ldr	r2, [pc, #448]	@ (8007408 <HAL_DMA_IRQHandler+0x6c8>)
 8007248:	4293      	cmp	r3, r2
 800724a:	d004      	beq.n	8007256 <HAL_DMA_IRQHandler+0x516>
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	4a6e      	ldr	r2, [pc, #440]	@ (800740c <HAL_DMA_IRQHandler+0x6cc>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d10a      	bne.n	800726c <HAL_DMA_IRQHandler+0x52c>
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f003 0308 	and.w	r3, r3, #8
 8007260:	2b00      	cmp	r3, #0
 8007262:	bf14      	ite	ne
 8007264:	2301      	movne	r3, #1
 8007266:	2300      	moveq	r3, #0
 8007268:	b2db      	uxtb	r3, r3
 800726a:	e009      	b.n	8007280 <HAL_DMA_IRQHandler+0x540>
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f003 0304 	and.w	r3, r3, #4
 8007276:	2b00      	cmp	r3, #0
 8007278:	bf14      	ite	ne
 800727a:	2301      	movne	r3, #1
 800727c:	2300      	moveq	r3, #0
 800727e:	b2db      	uxtb	r3, r3
 8007280:	2b00      	cmp	r3, #0
 8007282:	d03e      	beq.n	8007302 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007288:	f003 031f 	and.w	r3, r3, #31
 800728c:	2210      	movs	r2, #16
 800728e:	409a      	lsls	r2, r3
 8007290:	6a3b      	ldr	r3, [r7, #32]
 8007292:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d018      	beq.n	80072d4 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d108      	bne.n	80072c2 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d024      	beq.n	8007302 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072bc:	6878      	ldr	r0, [r7, #4]
 80072be:	4798      	blx	r3
 80072c0:	e01f      	b.n	8007302 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d01b      	beq.n	8007302 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	4798      	blx	r3
 80072d2:	e016      	b.n	8007302 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d107      	bne.n	80072f2 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	681a      	ldr	r2, [r3, #0]
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f022 0208 	bic.w	r2, r2, #8
 80072f0:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d003      	beq.n	8007302 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007306:	f003 031f 	and.w	r3, r3, #31
 800730a:	2220      	movs	r2, #32
 800730c:	409a      	lsls	r2, r3
 800730e:	69bb      	ldr	r3, [r7, #24]
 8007310:	4013      	ands	r3, r2
 8007312:	2b00      	cmp	r3, #0
 8007314:	f000 8110 	beq.w	8007538 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	4a2c      	ldr	r2, [pc, #176]	@ (80073d0 <HAL_DMA_IRQHandler+0x690>)
 800731e:	4293      	cmp	r3, r2
 8007320:	d04a      	beq.n	80073b8 <HAL_DMA_IRQHandler+0x678>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	4a2b      	ldr	r2, [pc, #172]	@ (80073d4 <HAL_DMA_IRQHandler+0x694>)
 8007328:	4293      	cmp	r3, r2
 800732a:	d045      	beq.n	80073b8 <HAL_DMA_IRQHandler+0x678>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4a29      	ldr	r2, [pc, #164]	@ (80073d8 <HAL_DMA_IRQHandler+0x698>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d040      	beq.n	80073b8 <HAL_DMA_IRQHandler+0x678>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a28      	ldr	r2, [pc, #160]	@ (80073dc <HAL_DMA_IRQHandler+0x69c>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d03b      	beq.n	80073b8 <HAL_DMA_IRQHandler+0x678>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a26      	ldr	r2, [pc, #152]	@ (80073e0 <HAL_DMA_IRQHandler+0x6a0>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d036      	beq.n	80073b8 <HAL_DMA_IRQHandler+0x678>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4a25      	ldr	r2, [pc, #148]	@ (80073e4 <HAL_DMA_IRQHandler+0x6a4>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d031      	beq.n	80073b8 <HAL_DMA_IRQHandler+0x678>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a23      	ldr	r2, [pc, #140]	@ (80073e8 <HAL_DMA_IRQHandler+0x6a8>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d02c      	beq.n	80073b8 <HAL_DMA_IRQHandler+0x678>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	4a22      	ldr	r2, [pc, #136]	@ (80073ec <HAL_DMA_IRQHandler+0x6ac>)
 8007364:	4293      	cmp	r3, r2
 8007366:	d027      	beq.n	80073b8 <HAL_DMA_IRQHandler+0x678>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a20      	ldr	r2, [pc, #128]	@ (80073f0 <HAL_DMA_IRQHandler+0x6b0>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d022      	beq.n	80073b8 <HAL_DMA_IRQHandler+0x678>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	4a1f      	ldr	r2, [pc, #124]	@ (80073f4 <HAL_DMA_IRQHandler+0x6b4>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d01d      	beq.n	80073b8 <HAL_DMA_IRQHandler+0x678>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a1d      	ldr	r2, [pc, #116]	@ (80073f8 <HAL_DMA_IRQHandler+0x6b8>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d018      	beq.n	80073b8 <HAL_DMA_IRQHandler+0x678>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4a1c      	ldr	r2, [pc, #112]	@ (80073fc <HAL_DMA_IRQHandler+0x6bc>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d013      	beq.n	80073b8 <HAL_DMA_IRQHandler+0x678>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a1a      	ldr	r2, [pc, #104]	@ (8007400 <HAL_DMA_IRQHandler+0x6c0>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d00e      	beq.n	80073b8 <HAL_DMA_IRQHandler+0x678>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	4a19      	ldr	r2, [pc, #100]	@ (8007404 <HAL_DMA_IRQHandler+0x6c4>)
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d009      	beq.n	80073b8 <HAL_DMA_IRQHandler+0x678>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4a17      	ldr	r2, [pc, #92]	@ (8007408 <HAL_DMA_IRQHandler+0x6c8>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d004      	beq.n	80073b8 <HAL_DMA_IRQHandler+0x678>
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a16      	ldr	r2, [pc, #88]	@ (800740c <HAL_DMA_IRQHandler+0x6cc>)
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d12b      	bne.n	8007410 <HAL_DMA_IRQHandler+0x6d0>
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f003 0310 	and.w	r3, r3, #16
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	bf14      	ite	ne
 80073c6:	2301      	movne	r3, #1
 80073c8:	2300      	moveq	r3, #0
 80073ca:	b2db      	uxtb	r3, r3
 80073cc:	e02a      	b.n	8007424 <HAL_DMA_IRQHandler+0x6e4>
 80073ce:	bf00      	nop
 80073d0:	40020010 	.word	0x40020010
 80073d4:	40020028 	.word	0x40020028
 80073d8:	40020040 	.word	0x40020040
 80073dc:	40020058 	.word	0x40020058
 80073e0:	40020070 	.word	0x40020070
 80073e4:	40020088 	.word	0x40020088
 80073e8:	400200a0 	.word	0x400200a0
 80073ec:	400200b8 	.word	0x400200b8
 80073f0:	40020410 	.word	0x40020410
 80073f4:	40020428 	.word	0x40020428
 80073f8:	40020440 	.word	0x40020440
 80073fc:	40020458 	.word	0x40020458
 8007400:	40020470 	.word	0x40020470
 8007404:	40020488 	.word	0x40020488
 8007408:	400204a0 	.word	0x400204a0
 800740c:	400204b8 	.word	0x400204b8
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f003 0302 	and.w	r3, r3, #2
 800741a:	2b00      	cmp	r3, #0
 800741c:	bf14      	ite	ne
 800741e:	2301      	movne	r3, #1
 8007420:	2300      	moveq	r3, #0
 8007422:	b2db      	uxtb	r3, r3
 8007424:	2b00      	cmp	r3, #0
 8007426:	f000 8087 	beq.w	8007538 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800742e:	f003 031f 	and.w	r3, r3, #31
 8007432:	2220      	movs	r2, #32
 8007434:	409a      	lsls	r2, r3
 8007436:	6a3b      	ldr	r3, [r7, #32]
 8007438:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007440:	b2db      	uxtb	r3, r3
 8007442:	2b04      	cmp	r3, #4
 8007444:	d139      	bne.n	80074ba <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	681a      	ldr	r2, [r3, #0]
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f022 0216 	bic.w	r2, r2, #22
 8007454:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	695a      	ldr	r2, [r3, #20]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007464:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800746a:	2b00      	cmp	r3, #0
 800746c:	d103      	bne.n	8007476 <HAL_DMA_IRQHandler+0x736>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007472:	2b00      	cmp	r3, #0
 8007474:	d007      	beq.n	8007486 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	681a      	ldr	r2, [r3, #0]
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f022 0208 	bic.w	r2, r2, #8
 8007484:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800748a:	f003 031f 	and.w	r3, r3, #31
 800748e:	223f      	movs	r2, #63	@ 0x3f
 8007490:	409a      	lsls	r2, r3
 8007492:	6a3b      	ldr	r3, [r7, #32]
 8007494:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2201      	movs	r2, #1
 800749a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2200      	movs	r2, #0
 80074a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	f000 8382 	beq.w	8007bb4 <HAL_DMA_IRQHandler+0xe74>
          {
            hdma->XferAbortCallback(hdma);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074b4:	6878      	ldr	r0, [r7, #4]
 80074b6:	4798      	blx	r3
          }
          return;
 80074b8:	e37c      	b.n	8007bb4 <HAL_DMA_IRQHandler+0xe74>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d018      	beq.n	80074fa <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d108      	bne.n	80074e8 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d02c      	beq.n	8007538 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	4798      	blx	r3
 80074e6:	e027      	b.n	8007538 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d023      	beq.n	8007538 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074f4:	6878      	ldr	r0, [r7, #4]
 80074f6:	4798      	blx	r3
 80074f8:	e01e      	b.n	8007538 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007504:	2b00      	cmp	r3, #0
 8007506:	d10f      	bne.n	8007528 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	681a      	ldr	r2, [r3, #0]
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f022 0210 	bic.w	r2, r2, #16
 8007516:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2201      	movs	r2, #1
 800751c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2200      	movs	r2, #0
 8007524:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800752c:	2b00      	cmp	r3, #0
 800752e:	d003      	beq.n	8007538 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007534:	6878      	ldr	r0, [r7, #4]
 8007536:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800753c:	2b00      	cmp	r3, #0
 800753e:	f000 833e 	beq.w	8007bbe <HAL_DMA_IRQHandler+0xe7e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007546:	f003 0301 	and.w	r3, r3, #1
 800754a:	2b00      	cmp	r3, #0
 800754c:	f000 8088 	beq.w	8007660 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2204      	movs	r2, #4
 8007554:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4a89      	ldr	r2, [pc, #548]	@ (8007784 <HAL_DMA_IRQHandler+0xa44>)
 800755e:	4293      	cmp	r3, r2
 8007560:	d04a      	beq.n	80075f8 <HAL_DMA_IRQHandler+0x8b8>
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	4a88      	ldr	r2, [pc, #544]	@ (8007788 <HAL_DMA_IRQHandler+0xa48>)
 8007568:	4293      	cmp	r3, r2
 800756a:	d045      	beq.n	80075f8 <HAL_DMA_IRQHandler+0x8b8>
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	4a86      	ldr	r2, [pc, #536]	@ (800778c <HAL_DMA_IRQHandler+0xa4c>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d040      	beq.n	80075f8 <HAL_DMA_IRQHandler+0x8b8>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	4a85      	ldr	r2, [pc, #532]	@ (8007790 <HAL_DMA_IRQHandler+0xa50>)
 800757c:	4293      	cmp	r3, r2
 800757e:	d03b      	beq.n	80075f8 <HAL_DMA_IRQHandler+0x8b8>
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	4a83      	ldr	r2, [pc, #524]	@ (8007794 <HAL_DMA_IRQHandler+0xa54>)
 8007586:	4293      	cmp	r3, r2
 8007588:	d036      	beq.n	80075f8 <HAL_DMA_IRQHandler+0x8b8>
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	4a82      	ldr	r2, [pc, #520]	@ (8007798 <HAL_DMA_IRQHandler+0xa58>)
 8007590:	4293      	cmp	r3, r2
 8007592:	d031      	beq.n	80075f8 <HAL_DMA_IRQHandler+0x8b8>
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	4a80      	ldr	r2, [pc, #512]	@ (800779c <HAL_DMA_IRQHandler+0xa5c>)
 800759a:	4293      	cmp	r3, r2
 800759c:	d02c      	beq.n	80075f8 <HAL_DMA_IRQHandler+0x8b8>
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	4a7f      	ldr	r2, [pc, #508]	@ (80077a0 <HAL_DMA_IRQHandler+0xa60>)
 80075a4:	4293      	cmp	r3, r2
 80075a6:	d027      	beq.n	80075f8 <HAL_DMA_IRQHandler+0x8b8>
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	4a7d      	ldr	r2, [pc, #500]	@ (80077a4 <HAL_DMA_IRQHandler+0xa64>)
 80075ae:	4293      	cmp	r3, r2
 80075b0:	d022      	beq.n	80075f8 <HAL_DMA_IRQHandler+0x8b8>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	4a7c      	ldr	r2, [pc, #496]	@ (80077a8 <HAL_DMA_IRQHandler+0xa68>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d01d      	beq.n	80075f8 <HAL_DMA_IRQHandler+0x8b8>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	4a7a      	ldr	r2, [pc, #488]	@ (80077ac <HAL_DMA_IRQHandler+0xa6c>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d018      	beq.n	80075f8 <HAL_DMA_IRQHandler+0x8b8>
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4a79      	ldr	r2, [pc, #484]	@ (80077b0 <HAL_DMA_IRQHandler+0xa70>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d013      	beq.n	80075f8 <HAL_DMA_IRQHandler+0x8b8>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	4a77      	ldr	r2, [pc, #476]	@ (80077b4 <HAL_DMA_IRQHandler+0xa74>)
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d00e      	beq.n	80075f8 <HAL_DMA_IRQHandler+0x8b8>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a76      	ldr	r2, [pc, #472]	@ (80077b8 <HAL_DMA_IRQHandler+0xa78>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d009      	beq.n	80075f8 <HAL_DMA_IRQHandler+0x8b8>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a74      	ldr	r2, [pc, #464]	@ (80077bc <HAL_DMA_IRQHandler+0xa7c>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d004      	beq.n	80075f8 <HAL_DMA_IRQHandler+0x8b8>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4a73      	ldr	r2, [pc, #460]	@ (80077c0 <HAL_DMA_IRQHandler+0xa80>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d108      	bne.n	800760a <HAL_DMA_IRQHandler+0x8ca>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	681a      	ldr	r2, [r3, #0]
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f022 0201 	bic.w	r2, r2, #1
 8007606:	601a      	str	r2, [r3, #0]
 8007608:	e007      	b.n	800761a <HAL_DMA_IRQHandler+0x8da>
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	681a      	ldr	r2, [r3, #0]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f022 0201 	bic.w	r2, r2, #1
 8007618:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	3301      	adds	r3, #1
 800761e:	60fb      	str	r3, [r7, #12]
 8007620:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007622:	429a      	cmp	r2, r3
 8007624:	d307      	bcc.n	8007636 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f003 0301 	and.w	r3, r3, #1
 8007630:	2b00      	cmp	r3, #0
 8007632:	d1f2      	bne.n	800761a <HAL_DMA_IRQHandler+0x8da>
 8007634:	e000      	b.n	8007638 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8007636:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f003 0301 	and.w	r3, r3, #1
 8007642:	2b00      	cmp	r3, #0
 8007644:	d004      	beq.n	8007650 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2203      	movs	r2, #3
 800764a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800764e:	e003      	b.n	8007658 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2201      	movs	r2, #1
 8007654:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2200      	movs	r2, #0
 800765c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007664:	2b00      	cmp	r3, #0
 8007666:	f000 82aa 	beq.w	8007bbe <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	4798      	blx	r3
 8007672:	e2a4      	b.n	8007bbe <HAL_DMA_IRQHandler+0xe7e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	4a52      	ldr	r2, [pc, #328]	@ (80077c4 <HAL_DMA_IRQHandler+0xa84>)
 800767a:	4293      	cmp	r3, r2
 800767c:	d04a      	beq.n	8007714 <HAL_DMA_IRQHandler+0x9d4>
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	4a51      	ldr	r2, [pc, #324]	@ (80077c8 <HAL_DMA_IRQHandler+0xa88>)
 8007684:	4293      	cmp	r3, r2
 8007686:	d045      	beq.n	8007714 <HAL_DMA_IRQHandler+0x9d4>
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	4a4f      	ldr	r2, [pc, #316]	@ (80077cc <HAL_DMA_IRQHandler+0xa8c>)
 800768e:	4293      	cmp	r3, r2
 8007690:	d040      	beq.n	8007714 <HAL_DMA_IRQHandler+0x9d4>
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	4a4e      	ldr	r2, [pc, #312]	@ (80077d0 <HAL_DMA_IRQHandler+0xa90>)
 8007698:	4293      	cmp	r3, r2
 800769a:	d03b      	beq.n	8007714 <HAL_DMA_IRQHandler+0x9d4>
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	4a4c      	ldr	r2, [pc, #304]	@ (80077d4 <HAL_DMA_IRQHandler+0xa94>)
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d036      	beq.n	8007714 <HAL_DMA_IRQHandler+0x9d4>
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	4a4b      	ldr	r2, [pc, #300]	@ (80077d8 <HAL_DMA_IRQHandler+0xa98>)
 80076ac:	4293      	cmp	r3, r2
 80076ae:	d031      	beq.n	8007714 <HAL_DMA_IRQHandler+0x9d4>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	4a49      	ldr	r2, [pc, #292]	@ (80077dc <HAL_DMA_IRQHandler+0xa9c>)
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d02c      	beq.n	8007714 <HAL_DMA_IRQHandler+0x9d4>
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	4a48      	ldr	r2, [pc, #288]	@ (80077e0 <HAL_DMA_IRQHandler+0xaa0>)
 80076c0:	4293      	cmp	r3, r2
 80076c2:	d027      	beq.n	8007714 <HAL_DMA_IRQHandler+0x9d4>
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	4a46      	ldr	r2, [pc, #280]	@ (80077e4 <HAL_DMA_IRQHandler+0xaa4>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d022      	beq.n	8007714 <HAL_DMA_IRQHandler+0x9d4>
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	4a45      	ldr	r2, [pc, #276]	@ (80077e8 <HAL_DMA_IRQHandler+0xaa8>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d01d      	beq.n	8007714 <HAL_DMA_IRQHandler+0x9d4>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	4a43      	ldr	r2, [pc, #268]	@ (80077ec <HAL_DMA_IRQHandler+0xaac>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d018      	beq.n	8007714 <HAL_DMA_IRQHandler+0x9d4>
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4a42      	ldr	r2, [pc, #264]	@ (80077f0 <HAL_DMA_IRQHandler+0xab0>)
 80076e8:	4293      	cmp	r3, r2
 80076ea:	d013      	beq.n	8007714 <HAL_DMA_IRQHandler+0x9d4>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	4a40      	ldr	r2, [pc, #256]	@ (80077f4 <HAL_DMA_IRQHandler+0xab4>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d00e      	beq.n	8007714 <HAL_DMA_IRQHandler+0x9d4>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	4a3f      	ldr	r2, [pc, #252]	@ (80077f8 <HAL_DMA_IRQHandler+0xab8>)
 80076fc:	4293      	cmp	r3, r2
 80076fe:	d009      	beq.n	8007714 <HAL_DMA_IRQHandler+0x9d4>
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	4a3d      	ldr	r2, [pc, #244]	@ (80077fc <HAL_DMA_IRQHandler+0xabc>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d004      	beq.n	8007714 <HAL_DMA_IRQHandler+0x9d4>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	4a3c      	ldr	r2, [pc, #240]	@ (8007800 <HAL_DMA_IRQHandler+0xac0>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d101      	bne.n	8007718 <HAL_DMA_IRQHandler+0x9d8>
 8007714:	2301      	movs	r3, #1
 8007716:	e000      	b.n	800771a <HAL_DMA_IRQHandler+0x9da>
 8007718:	2300      	movs	r3, #0
 800771a:	2b00      	cmp	r3, #0
 800771c:	f000 824f 	beq.w	8007bbe <HAL_DMA_IRQHandler+0xe7e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800772c:	f003 031f 	and.w	r3, r3, #31
 8007730:	2204      	movs	r2, #4
 8007732:	409a      	lsls	r2, r3
 8007734:	697b      	ldr	r3, [r7, #20]
 8007736:	4013      	ands	r3, r2
 8007738:	2b00      	cmp	r3, #0
 800773a:	f000 80dd 	beq.w	80078f8 <HAL_DMA_IRQHandler+0xbb8>
 800773e:	693b      	ldr	r3, [r7, #16]
 8007740:	f003 0304 	and.w	r3, r3, #4
 8007744:	2b00      	cmp	r3, #0
 8007746:	f000 80d7 	beq.w	80078f8 <HAL_DMA_IRQHandler+0xbb8>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800774e:	f003 031f 	and.w	r3, r3, #31
 8007752:	2204      	movs	r2, #4
 8007754:	409a      	lsls	r2, r3
 8007756:	69fb      	ldr	r3, [r7, #28]
 8007758:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800775a:	693b      	ldr	r3, [r7, #16]
 800775c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007760:	2b00      	cmp	r3, #0
 8007762:	d059      	beq.n	8007818 <HAL_DMA_IRQHandler+0xad8>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007764:	693b      	ldr	r3, [r7, #16]
 8007766:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800776a:	2b00      	cmp	r3, #0
 800776c:	d14a      	bne.n	8007804 <HAL_DMA_IRQHandler+0xac4>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007772:	2b00      	cmp	r3, #0
 8007774:	f000 8220 	beq.w	8007bb8 <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800777c:	6878      	ldr	r0, [r7, #4]
 800777e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007780:	e21a      	b.n	8007bb8 <HAL_DMA_IRQHandler+0xe78>
 8007782:	bf00      	nop
 8007784:	40020010 	.word	0x40020010
 8007788:	40020028 	.word	0x40020028
 800778c:	40020040 	.word	0x40020040
 8007790:	40020058 	.word	0x40020058
 8007794:	40020070 	.word	0x40020070
 8007798:	40020088 	.word	0x40020088
 800779c:	400200a0 	.word	0x400200a0
 80077a0:	400200b8 	.word	0x400200b8
 80077a4:	40020410 	.word	0x40020410
 80077a8:	40020428 	.word	0x40020428
 80077ac:	40020440 	.word	0x40020440
 80077b0:	40020458 	.word	0x40020458
 80077b4:	40020470 	.word	0x40020470
 80077b8:	40020488 	.word	0x40020488
 80077bc:	400204a0 	.word	0x400204a0
 80077c0:	400204b8 	.word	0x400204b8
 80077c4:	48022c08 	.word	0x48022c08
 80077c8:	48022c1c 	.word	0x48022c1c
 80077cc:	48022c30 	.word	0x48022c30
 80077d0:	48022c44 	.word	0x48022c44
 80077d4:	48022c58 	.word	0x48022c58
 80077d8:	48022c6c 	.word	0x48022c6c
 80077dc:	48022c80 	.word	0x48022c80
 80077e0:	48022c94 	.word	0x48022c94
 80077e4:	58025408 	.word	0x58025408
 80077e8:	5802541c 	.word	0x5802541c
 80077ec:	58025430 	.word	0x58025430
 80077f0:	58025444 	.word	0x58025444
 80077f4:	58025458 	.word	0x58025458
 80077f8:	5802546c 	.word	0x5802546c
 80077fc:	58025480 	.word	0x58025480
 8007800:	58025494 	.word	0x58025494
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007808:	2b00      	cmp	r3, #0
 800780a:	f000 81d5 	beq.w	8007bb8 <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007816:	e1cf      	b.n	8007bb8 <HAL_DMA_IRQHandler+0xe78>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007818:	693b      	ldr	r3, [r7, #16]
 800781a:	f003 0320 	and.w	r3, r3, #32
 800781e:	2b00      	cmp	r3, #0
 8007820:	d160      	bne.n	80078e4 <HAL_DMA_IRQHandler+0xba4>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4a7f      	ldr	r2, [pc, #508]	@ (8007a24 <HAL_DMA_IRQHandler+0xce4>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d04a      	beq.n	80078c2 <HAL_DMA_IRQHandler+0xb82>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	4a7d      	ldr	r2, [pc, #500]	@ (8007a28 <HAL_DMA_IRQHandler+0xce8>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d045      	beq.n	80078c2 <HAL_DMA_IRQHandler+0xb82>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4a7c      	ldr	r2, [pc, #496]	@ (8007a2c <HAL_DMA_IRQHandler+0xcec>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d040      	beq.n	80078c2 <HAL_DMA_IRQHandler+0xb82>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4a7a      	ldr	r2, [pc, #488]	@ (8007a30 <HAL_DMA_IRQHandler+0xcf0>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d03b      	beq.n	80078c2 <HAL_DMA_IRQHandler+0xb82>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	4a79      	ldr	r2, [pc, #484]	@ (8007a34 <HAL_DMA_IRQHandler+0xcf4>)
 8007850:	4293      	cmp	r3, r2
 8007852:	d036      	beq.n	80078c2 <HAL_DMA_IRQHandler+0xb82>
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	4a77      	ldr	r2, [pc, #476]	@ (8007a38 <HAL_DMA_IRQHandler+0xcf8>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d031      	beq.n	80078c2 <HAL_DMA_IRQHandler+0xb82>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	4a76      	ldr	r2, [pc, #472]	@ (8007a3c <HAL_DMA_IRQHandler+0xcfc>)
 8007864:	4293      	cmp	r3, r2
 8007866:	d02c      	beq.n	80078c2 <HAL_DMA_IRQHandler+0xb82>
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	4a74      	ldr	r2, [pc, #464]	@ (8007a40 <HAL_DMA_IRQHandler+0xd00>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d027      	beq.n	80078c2 <HAL_DMA_IRQHandler+0xb82>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	4a73      	ldr	r2, [pc, #460]	@ (8007a44 <HAL_DMA_IRQHandler+0xd04>)
 8007878:	4293      	cmp	r3, r2
 800787a:	d022      	beq.n	80078c2 <HAL_DMA_IRQHandler+0xb82>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	4a71      	ldr	r2, [pc, #452]	@ (8007a48 <HAL_DMA_IRQHandler+0xd08>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d01d      	beq.n	80078c2 <HAL_DMA_IRQHandler+0xb82>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	4a70      	ldr	r2, [pc, #448]	@ (8007a4c <HAL_DMA_IRQHandler+0xd0c>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d018      	beq.n	80078c2 <HAL_DMA_IRQHandler+0xb82>
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4a6e      	ldr	r2, [pc, #440]	@ (8007a50 <HAL_DMA_IRQHandler+0xd10>)
 8007896:	4293      	cmp	r3, r2
 8007898:	d013      	beq.n	80078c2 <HAL_DMA_IRQHandler+0xb82>
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	4a6d      	ldr	r2, [pc, #436]	@ (8007a54 <HAL_DMA_IRQHandler+0xd14>)
 80078a0:	4293      	cmp	r3, r2
 80078a2:	d00e      	beq.n	80078c2 <HAL_DMA_IRQHandler+0xb82>
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	4a6b      	ldr	r2, [pc, #428]	@ (8007a58 <HAL_DMA_IRQHandler+0xd18>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d009      	beq.n	80078c2 <HAL_DMA_IRQHandler+0xb82>
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	4a6a      	ldr	r2, [pc, #424]	@ (8007a5c <HAL_DMA_IRQHandler+0xd1c>)
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d004      	beq.n	80078c2 <HAL_DMA_IRQHandler+0xb82>
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4a68      	ldr	r2, [pc, #416]	@ (8007a60 <HAL_DMA_IRQHandler+0xd20>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	d108      	bne.n	80078d4 <HAL_DMA_IRQHandler+0xb94>
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	681a      	ldr	r2, [r3, #0]
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f022 0208 	bic.w	r2, r2, #8
 80078d0:	601a      	str	r2, [r3, #0]
 80078d2:	e007      	b.n	80078e4 <HAL_DMA_IRQHandler+0xba4>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	681a      	ldr	r2, [r3, #0]
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f022 0204 	bic.w	r2, r2, #4
 80078e2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	f000 8165 	beq.w	8007bb8 <HAL_DMA_IRQHandler+0xe78>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078f2:	6878      	ldr	r0, [r7, #4]
 80078f4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80078f6:	e15f      	b.n	8007bb8 <HAL_DMA_IRQHandler+0xe78>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80078fc:	f003 031f 	and.w	r3, r3, #31
 8007900:	2202      	movs	r2, #2
 8007902:	409a      	lsls	r2, r3
 8007904:	697b      	ldr	r3, [r7, #20]
 8007906:	4013      	ands	r3, r2
 8007908:	2b00      	cmp	r3, #0
 800790a:	f000 80c5 	beq.w	8007a98 <HAL_DMA_IRQHandler+0xd58>
 800790e:	693b      	ldr	r3, [r7, #16]
 8007910:	f003 0302 	and.w	r3, r3, #2
 8007914:	2b00      	cmp	r3, #0
 8007916:	f000 80bf 	beq.w	8007a98 <HAL_DMA_IRQHandler+0xd58>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800791e:	f003 031f 	and.w	r3, r3, #31
 8007922:	2202      	movs	r2, #2
 8007924:	409a      	lsls	r2, r3
 8007926:	69fb      	ldr	r3, [r7, #28]
 8007928:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800792a:	693b      	ldr	r3, [r7, #16]
 800792c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007930:	2b00      	cmp	r3, #0
 8007932:	d018      	beq.n	8007966 <HAL_DMA_IRQHandler+0xc26>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007934:	693b      	ldr	r3, [r7, #16]
 8007936:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800793a:	2b00      	cmp	r3, #0
 800793c:	d109      	bne.n	8007952 <HAL_DMA_IRQHandler+0xc12>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007942:	2b00      	cmp	r3, #0
 8007944:	f000 813a 	beq.w	8007bbc <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007950:	e134      	b.n	8007bbc <HAL_DMA_IRQHandler+0xe7c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007956:	2b00      	cmp	r3, #0
 8007958:	f000 8130 	beq.w	8007bbc <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007960:	6878      	ldr	r0, [r7, #4]
 8007962:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007964:	e12a      	b.n	8007bbc <HAL_DMA_IRQHandler+0xe7c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007966:	693b      	ldr	r3, [r7, #16]
 8007968:	f003 0320 	and.w	r3, r3, #32
 800796c:	2b00      	cmp	r3, #0
 800796e:	f040 8089 	bne.w	8007a84 <HAL_DMA_IRQHandler+0xd44>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	4a2b      	ldr	r2, [pc, #172]	@ (8007a24 <HAL_DMA_IRQHandler+0xce4>)
 8007978:	4293      	cmp	r3, r2
 800797a:	d04a      	beq.n	8007a12 <HAL_DMA_IRQHandler+0xcd2>
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	4a29      	ldr	r2, [pc, #164]	@ (8007a28 <HAL_DMA_IRQHandler+0xce8>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d045      	beq.n	8007a12 <HAL_DMA_IRQHandler+0xcd2>
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	4a28      	ldr	r2, [pc, #160]	@ (8007a2c <HAL_DMA_IRQHandler+0xcec>)
 800798c:	4293      	cmp	r3, r2
 800798e:	d040      	beq.n	8007a12 <HAL_DMA_IRQHandler+0xcd2>
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	4a26      	ldr	r2, [pc, #152]	@ (8007a30 <HAL_DMA_IRQHandler+0xcf0>)
 8007996:	4293      	cmp	r3, r2
 8007998:	d03b      	beq.n	8007a12 <HAL_DMA_IRQHandler+0xcd2>
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	4a25      	ldr	r2, [pc, #148]	@ (8007a34 <HAL_DMA_IRQHandler+0xcf4>)
 80079a0:	4293      	cmp	r3, r2
 80079a2:	d036      	beq.n	8007a12 <HAL_DMA_IRQHandler+0xcd2>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	4a23      	ldr	r2, [pc, #140]	@ (8007a38 <HAL_DMA_IRQHandler+0xcf8>)
 80079aa:	4293      	cmp	r3, r2
 80079ac:	d031      	beq.n	8007a12 <HAL_DMA_IRQHandler+0xcd2>
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	4a22      	ldr	r2, [pc, #136]	@ (8007a3c <HAL_DMA_IRQHandler+0xcfc>)
 80079b4:	4293      	cmp	r3, r2
 80079b6:	d02c      	beq.n	8007a12 <HAL_DMA_IRQHandler+0xcd2>
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	4a20      	ldr	r2, [pc, #128]	@ (8007a40 <HAL_DMA_IRQHandler+0xd00>)
 80079be:	4293      	cmp	r3, r2
 80079c0:	d027      	beq.n	8007a12 <HAL_DMA_IRQHandler+0xcd2>
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	4a1f      	ldr	r2, [pc, #124]	@ (8007a44 <HAL_DMA_IRQHandler+0xd04>)
 80079c8:	4293      	cmp	r3, r2
 80079ca:	d022      	beq.n	8007a12 <HAL_DMA_IRQHandler+0xcd2>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	4a1d      	ldr	r2, [pc, #116]	@ (8007a48 <HAL_DMA_IRQHandler+0xd08>)
 80079d2:	4293      	cmp	r3, r2
 80079d4:	d01d      	beq.n	8007a12 <HAL_DMA_IRQHandler+0xcd2>
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	4a1c      	ldr	r2, [pc, #112]	@ (8007a4c <HAL_DMA_IRQHandler+0xd0c>)
 80079dc:	4293      	cmp	r3, r2
 80079de:	d018      	beq.n	8007a12 <HAL_DMA_IRQHandler+0xcd2>
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	4a1a      	ldr	r2, [pc, #104]	@ (8007a50 <HAL_DMA_IRQHandler+0xd10>)
 80079e6:	4293      	cmp	r3, r2
 80079e8:	d013      	beq.n	8007a12 <HAL_DMA_IRQHandler+0xcd2>
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	4a19      	ldr	r2, [pc, #100]	@ (8007a54 <HAL_DMA_IRQHandler+0xd14>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d00e      	beq.n	8007a12 <HAL_DMA_IRQHandler+0xcd2>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4a17      	ldr	r2, [pc, #92]	@ (8007a58 <HAL_DMA_IRQHandler+0xd18>)
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d009      	beq.n	8007a12 <HAL_DMA_IRQHandler+0xcd2>
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	4a16      	ldr	r2, [pc, #88]	@ (8007a5c <HAL_DMA_IRQHandler+0xd1c>)
 8007a04:	4293      	cmp	r3, r2
 8007a06:	d004      	beq.n	8007a12 <HAL_DMA_IRQHandler+0xcd2>
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	4a14      	ldr	r2, [pc, #80]	@ (8007a60 <HAL_DMA_IRQHandler+0xd20>)
 8007a0e:	4293      	cmp	r3, r2
 8007a10:	d128      	bne.n	8007a64 <HAL_DMA_IRQHandler+0xd24>
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	681a      	ldr	r2, [r3, #0]
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f022 0214 	bic.w	r2, r2, #20
 8007a20:	601a      	str	r2, [r3, #0]
 8007a22:	e027      	b.n	8007a74 <HAL_DMA_IRQHandler+0xd34>
 8007a24:	40020010 	.word	0x40020010
 8007a28:	40020028 	.word	0x40020028
 8007a2c:	40020040 	.word	0x40020040
 8007a30:	40020058 	.word	0x40020058
 8007a34:	40020070 	.word	0x40020070
 8007a38:	40020088 	.word	0x40020088
 8007a3c:	400200a0 	.word	0x400200a0
 8007a40:	400200b8 	.word	0x400200b8
 8007a44:	40020410 	.word	0x40020410
 8007a48:	40020428 	.word	0x40020428
 8007a4c:	40020440 	.word	0x40020440
 8007a50:	40020458 	.word	0x40020458
 8007a54:	40020470 	.word	0x40020470
 8007a58:	40020488 	.word	0x40020488
 8007a5c:	400204a0 	.word	0x400204a0
 8007a60:	400204b8 	.word	0x400204b8
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	681a      	ldr	r2, [r3, #0]
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f022 020a 	bic.w	r2, r2, #10
 8007a72:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2201      	movs	r2, #1
 8007a78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	f000 8097 	beq.w	8007bbc <HAL_DMA_IRQHandler+0xe7c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a92:	6878      	ldr	r0, [r7, #4]
 8007a94:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007a96:	e091      	b.n	8007bbc <HAL_DMA_IRQHandler+0xe7c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a9c:	f003 031f 	and.w	r3, r3, #31
 8007aa0:	2208      	movs	r2, #8
 8007aa2:	409a      	lsls	r2, r3
 8007aa4:	697b      	ldr	r3, [r7, #20]
 8007aa6:	4013      	ands	r3, r2
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	f000 8088 	beq.w	8007bbe <HAL_DMA_IRQHandler+0xe7e>
 8007aae:	693b      	ldr	r3, [r7, #16]
 8007ab0:	f003 0308 	and.w	r3, r3, #8
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	f000 8082 	beq.w	8007bbe <HAL_DMA_IRQHandler+0xe7e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	4a41      	ldr	r2, [pc, #260]	@ (8007bc4 <HAL_DMA_IRQHandler+0xe84>)
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d04a      	beq.n	8007b5a <HAL_DMA_IRQHandler+0xe1a>
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	4a3f      	ldr	r2, [pc, #252]	@ (8007bc8 <HAL_DMA_IRQHandler+0xe88>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d045      	beq.n	8007b5a <HAL_DMA_IRQHandler+0xe1a>
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4a3e      	ldr	r2, [pc, #248]	@ (8007bcc <HAL_DMA_IRQHandler+0xe8c>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d040      	beq.n	8007b5a <HAL_DMA_IRQHandler+0xe1a>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	4a3c      	ldr	r2, [pc, #240]	@ (8007bd0 <HAL_DMA_IRQHandler+0xe90>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d03b      	beq.n	8007b5a <HAL_DMA_IRQHandler+0xe1a>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	4a3b      	ldr	r2, [pc, #236]	@ (8007bd4 <HAL_DMA_IRQHandler+0xe94>)
 8007ae8:	4293      	cmp	r3, r2
 8007aea:	d036      	beq.n	8007b5a <HAL_DMA_IRQHandler+0xe1a>
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	4a39      	ldr	r2, [pc, #228]	@ (8007bd8 <HAL_DMA_IRQHandler+0xe98>)
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d031      	beq.n	8007b5a <HAL_DMA_IRQHandler+0xe1a>
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	4a38      	ldr	r2, [pc, #224]	@ (8007bdc <HAL_DMA_IRQHandler+0xe9c>)
 8007afc:	4293      	cmp	r3, r2
 8007afe:	d02c      	beq.n	8007b5a <HAL_DMA_IRQHandler+0xe1a>
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	4a36      	ldr	r2, [pc, #216]	@ (8007be0 <HAL_DMA_IRQHandler+0xea0>)
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d027      	beq.n	8007b5a <HAL_DMA_IRQHandler+0xe1a>
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	4a35      	ldr	r2, [pc, #212]	@ (8007be4 <HAL_DMA_IRQHandler+0xea4>)
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d022      	beq.n	8007b5a <HAL_DMA_IRQHandler+0xe1a>
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	4a33      	ldr	r2, [pc, #204]	@ (8007be8 <HAL_DMA_IRQHandler+0xea8>)
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d01d      	beq.n	8007b5a <HAL_DMA_IRQHandler+0xe1a>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	4a32      	ldr	r2, [pc, #200]	@ (8007bec <HAL_DMA_IRQHandler+0xeac>)
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d018      	beq.n	8007b5a <HAL_DMA_IRQHandler+0xe1a>
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	4a30      	ldr	r2, [pc, #192]	@ (8007bf0 <HAL_DMA_IRQHandler+0xeb0>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d013      	beq.n	8007b5a <HAL_DMA_IRQHandler+0xe1a>
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4a2f      	ldr	r2, [pc, #188]	@ (8007bf4 <HAL_DMA_IRQHandler+0xeb4>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d00e      	beq.n	8007b5a <HAL_DMA_IRQHandler+0xe1a>
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4a2d      	ldr	r2, [pc, #180]	@ (8007bf8 <HAL_DMA_IRQHandler+0xeb8>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d009      	beq.n	8007b5a <HAL_DMA_IRQHandler+0xe1a>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	4a2c      	ldr	r2, [pc, #176]	@ (8007bfc <HAL_DMA_IRQHandler+0xebc>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d004      	beq.n	8007b5a <HAL_DMA_IRQHandler+0xe1a>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4a2a      	ldr	r2, [pc, #168]	@ (8007c00 <HAL_DMA_IRQHandler+0xec0>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d108      	bne.n	8007b6c <HAL_DMA_IRQHandler+0xe2c>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	681a      	ldr	r2, [r3, #0]
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f022 021c 	bic.w	r2, r2, #28
 8007b68:	601a      	str	r2, [r3, #0]
 8007b6a:	e007      	b.n	8007b7c <HAL_DMA_IRQHandler+0xe3c>
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	681a      	ldr	r2, [r3, #0]
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f022 020e 	bic.w	r2, r2, #14
 8007b7a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b80:	f003 031f 	and.w	r3, r3, #31
 8007b84:	2201      	movs	r2, #1
 8007b86:	409a      	lsls	r2, r3
 8007b88:	69fb      	ldr	r3, [r7, #28]
 8007b8a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2201      	movs	r2, #1
 8007b90:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2201      	movs	r2, #1
 8007b96:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d009      	beq.n	8007bbe <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bae:	6878      	ldr	r0, [r7, #4]
 8007bb0:	4798      	blx	r3
 8007bb2:	e004      	b.n	8007bbe <HAL_DMA_IRQHandler+0xe7e>
          return;
 8007bb4:	bf00      	nop
 8007bb6:	e002      	b.n	8007bbe <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007bb8:	bf00      	nop
 8007bba:	e000      	b.n	8007bbe <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007bbc:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007bbe:	3728      	adds	r7, #40	@ 0x28
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}
 8007bc4:	40020010 	.word	0x40020010
 8007bc8:	40020028 	.word	0x40020028
 8007bcc:	40020040 	.word	0x40020040
 8007bd0:	40020058 	.word	0x40020058
 8007bd4:	40020070 	.word	0x40020070
 8007bd8:	40020088 	.word	0x40020088
 8007bdc:	400200a0 	.word	0x400200a0
 8007be0:	400200b8 	.word	0x400200b8
 8007be4:	40020410 	.word	0x40020410
 8007be8:	40020428 	.word	0x40020428
 8007bec:	40020440 	.word	0x40020440
 8007bf0:	40020458 	.word	0x40020458
 8007bf4:	40020470 	.word	0x40020470
 8007bf8:	40020488 	.word	0x40020488
 8007bfc:	400204a0 	.word	0x400204a0
 8007c00:	400204b8 	.word	0x400204b8

08007c04 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b083      	sub	sp, #12
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	370c      	adds	r7, #12
 8007c14:	46bd      	mov	sp, r7
 8007c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1a:	4770      	bx	lr

08007c1c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007c1c:	b480      	push	{r7}
 8007c1e:	b087      	sub	sp, #28
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	60f8      	str	r0, [r7, #12]
 8007c24:	60b9      	str	r1, [r7, #8]
 8007c26:	607a      	str	r2, [r7, #4]
 8007c28:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c2e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c34:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	4a7f      	ldr	r2, [pc, #508]	@ (8007e38 <DMA_SetConfig+0x21c>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d072      	beq.n	8007d26 <DMA_SetConfig+0x10a>
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	4a7d      	ldr	r2, [pc, #500]	@ (8007e3c <DMA_SetConfig+0x220>)
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d06d      	beq.n	8007d26 <DMA_SetConfig+0x10a>
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4a7c      	ldr	r2, [pc, #496]	@ (8007e40 <DMA_SetConfig+0x224>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d068      	beq.n	8007d26 <DMA_SetConfig+0x10a>
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	4a7a      	ldr	r2, [pc, #488]	@ (8007e44 <DMA_SetConfig+0x228>)
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	d063      	beq.n	8007d26 <DMA_SetConfig+0x10a>
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	4a79      	ldr	r2, [pc, #484]	@ (8007e48 <DMA_SetConfig+0x22c>)
 8007c64:	4293      	cmp	r3, r2
 8007c66:	d05e      	beq.n	8007d26 <DMA_SetConfig+0x10a>
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	4a77      	ldr	r2, [pc, #476]	@ (8007e4c <DMA_SetConfig+0x230>)
 8007c6e:	4293      	cmp	r3, r2
 8007c70:	d059      	beq.n	8007d26 <DMA_SetConfig+0x10a>
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	4a76      	ldr	r2, [pc, #472]	@ (8007e50 <DMA_SetConfig+0x234>)
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d054      	beq.n	8007d26 <DMA_SetConfig+0x10a>
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	4a74      	ldr	r2, [pc, #464]	@ (8007e54 <DMA_SetConfig+0x238>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d04f      	beq.n	8007d26 <DMA_SetConfig+0x10a>
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	4a73      	ldr	r2, [pc, #460]	@ (8007e58 <DMA_SetConfig+0x23c>)
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	d04a      	beq.n	8007d26 <DMA_SetConfig+0x10a>
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	4a71      	ldr	r2, [pc, #452]	@ (8007e5c <DMA_SetConfig+0x240>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d045      	beq.n	8007d26 <DMA_SetConfig+0x10a>
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	4a70      	ldr	r2, [pc, #448]	@ (8007e60 <DMA_SetConfig+0x244>)
 8007ca0:	4293      	cmp	r3, r2
 8007ca2:	d040      	beq.n	8007d26 <DMA_SetConfig+0x10a>
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	4a6e      	ldr	r2, [pc, #440]	@ (8007e64 <DMA_SetConfig+0x248>)
 8007caa:	4293      	cmp	r3, r2
 8007cac:	d03b      	beq.n	8007d26 <DMA_SetConfig+0x10a>
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	4a6d      	ldr	r2, [pc, #436]	@ (8007e68 <DMA_SetConfig+0x24c>)
 8007cb4:	4293      	cmp	r3, r2
 8007cb6:	d036      	beq.n	8007d26 <DMA_SetConfig+0x10a>
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	4a6b      	ldr	r2, [pc, #428]	@ (8007e6c <DMA_SetConfig+0x250>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d031      	beq.n	8007d26 <DMA_SetConfig+0x10a>
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	4a6a      	ldr	r2, [pc, #424]	@ (8007e70 <DMA_SetConfig+0x254>)
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	d02c      	beq.n	8007d26 <DMA_SetConfig+0x10a>
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	4a68      	ldr	r2, [pc, #416]	@ (8007e74 <DMA_SetConfig+0x258>)
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d027      	beq.n	8007d26 <DMA_SetConfig+0x10a>
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	4a67      	ldr	r2, [pc, #412]	@ (8007e78 <DMA_SetConfig+0x25c>)
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d022      	beq.n	8007d26 <DMA_SetConfig+0x10a>
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	4a65      	ldr	r2, [pc, #404]	@ (8007e7c <DMA_SetConfig+0x260>)
 8007ce6:	4293      	cmp	r3, r2
 8007ce8:	d01d      	beq.n	8007d26 <DMA_SetConfig+0x10a>
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	4a64      	ldr	r2, [pc, #400]	@ (8007e80 <DMA_SetConfig+0x264>)
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d018      	beq.n	8007d26 <DMA_SetConfig+0x10a>
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	4a62      	ldr	r2, [pc, #392]	@ (8007e84 <DMA_SetConfig+0x268>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d013      	beq.n	8007d26 <DMA_SetConfig+0x10a>
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	4a61      	ldr	r2, [pc, #388]	@ (8007e88 <DMA_SetConfig+0x26c>)
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d00e      	beq.n	8007d26 <DMA_SetConfig+0x10a>
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4a5f      	ldr	r2, [pc, #380]	@ (8007e8c <DMA_SetConfig+0x270>)
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d009      	beq.n	8007d26 <DMA_SetConfig+0x10a>
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	4a5e      	ldr	r2, [pc, #376]	@ (8007e90 <DMA_SetConfig+0x274>)
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d004      	beq.n	8007d26 <DMA_SetConfig+0x10a>
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4a5c      	ldr	r2, [pc, #368]	@ (8007e94 <DMA_SetConfig+0x278>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d101      	bne.n	8007d2a <DMA_SetConfig+0x10e>
 8007d26:	2301      	movs	r3, #1
 8007d28:	e000      	b.n	8007d2c <DMA_SetConfig+0x110>
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d00d      	beq.n	8007d4c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d34:	68fa      	ldr	r2, [r7, #12]
 8007d36:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007d38:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d004      	beq.n	8007d4c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d46:	68fa      	ldr	r2, [r7, #12]
 8007d48:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007d4a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	4a39      	ldr	r2, [pc, #228]	@ (8007e38 <DMA_SetConfig+0x21c>)
 8007d52:	4293      	cmp	r3, r2
 8007d54:	d04a      	beq.n	8007dec <DMA_SetConfig+0x1d0>
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	4a38      	ldr	r2, [pc, #224]	@ (8007e3c <DMA_SetConfig+0x220>)
 8007d5c:	4293      	cmp	r3, r2
 8007d5e:	d045      	beq.n	8007dec <DMA_SetConfig+0x1d0>
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	4a36      	ldr	r2, [pc, #216]	@ (8007e40 <DMA_SetConfig+0x224>)
 8007d66:	4293      	cmp	r3, r2
 8007d68:	d040      	beq.n	8007dec <DMA_SetConfig+0x1d0>
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	4a35      	ldr	r2, [pc, #212]	@ (8007e44 <DMA_SetConfig+0x228>)
 8007d70:	4293      	cmp	r3, r2
 8007d72:	d03b      	beq.n	8007dec <DMA_SetConfig+0x1d0>
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	4a33      	ldr	r2, [pc, #204]	@ (8007e48 <DMA_SetConfig+0x22c>)
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d036      	beq.n	8007dec <DMA_SetConfig+0x1d0>
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	4a32      	ldr	r2, [pc, #200]	@ (8007e4c <DMA_SetConfig+0x230>)
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d031      	beq.n	8007dec <DMA_SetConfig+0x1d0>
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	4a30      	ldr	r2, [pc, #192]	@ (8007e50 <DMA_SetConfig+0x234>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d02c      	beq.n	8007dec <DMA_SetConfig+0x1d0>
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	4a2f      	ldr	r2, [pc, #188]	@ (8007e54 <DMA_SetConfig+0x238>)
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d027      	beq.n	8007dec <DMA_SetConfig+0x1d0>
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	4a2d      	ldr	r2, [pc, #180]	@ (8007e58 <DMA_SetConfig+0x23c>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d022      	beq.n	8007dec <DMA_SetConfig+0x1d0>
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	4a2c      	ldr	r2, [pc, #176]	@ (8007e5c <DMA_SetConfig+0x240>)
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d01d      	beq.n	8007dec <DMA_SetConfig+0x1d0>
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	4a2a      	ldr	r2, [pc, #168]	@ (8007e60 <DMA_SetConfig+0x244>)
 8007db6:	4293      	cmp	r3, r2
 8007db8:	d018      	beq.n	8007dec <DMA_SetConfig+0x1d0>
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	4a29      	ldr	r2, [pc, #164]	@ (8007e64 <DMA_SetConfig+0x248>)
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d013      	beq.n	8007dec <DMA_SetConfig+0x1d0>
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	4a27      	ldr	r2, [pc, #156]	@ (8007e68 <DMA_SetConfig+0x24c>)
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	d00e      	beq.n	8007dec <DMA_SetConfig+0x1d0>
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	4a26      	ldr	r2, [pc, #152]	@ (8007e6c <DMA_SetConfig+0x250>)
 8007dd4:	4293      	cmp	r3, r2
 8007dd6:	d009      	beq.n	8007dec <DMA_SetConfig+0x1d0>
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	4a24      	ldr	r2, [pc, #144]	@ (8007e70 <DMA_SetConfig+0x254>)
 8007dde:	4293      	cmp	r3, r2
 8007de0:	d004      	beq.n	8007dec <DMA_SetConfig+0x1d0>
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	4a23      	ldr	r2, [pc, #140]	@ (8007e74 <DMA_SetConfig+0x258>)
 8007de8:	4293      	cmp	r3, r2
 8007dea:	d101      	bne.n	8007df0 <DMA_SetConfig+0x1d4>
 8007dec:	2301      	movs	r3, #1
 8007dee:	e000      	b.n	8007df2 <DMA_SetConfig+0x1d6>
 8007df0:	2300      	movs	r3, #0
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d059      	beq.n	8007eaa <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007dfa:	f003 031f 	and.w	r3, r3, #31
 8007dfe:	223f      	movs	r2, #63	@ 0x3f
 8007e00:	409a      	lsls	r2, r3
 8007e02:	697b      	ldr	r3, [r7, #20]
 8007e04:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	681a      	ldr	r2, [r3, #0]
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007e14:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	683a      	ldr	r2, [r7, #0]
 8007e1c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	689b      	ldr	r3, [r3, #8]
 8007e22:	2b40      	cmp	r3, #64	@ 0x40
 8007e24:	d138      	bne.n	8007e98 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	687a      	ldr	r2, [r7, #4]
 8007e2c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	68ba      	ldr	r2, [r7, #8]
 8007e34:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007e36:	e0ae      	b.n	8007f96 <DMA_SetConfig+0x37a>
 8007e38:	40020010 	.word	0x40020010
 8007e3c:	40020028 	.word	0x40020028
 8007e40:	40020040 	.word	0x40020040
 8007e44:	40020058 	.word	0x40020058
 8007e48:	40020070 	.word	0x40020070
 8007e4c:	40020088 	.word	0x40020088
 8007e50:	400200a0 	.word	0x400200a0
 8007e54:	400200b8 	.word	0x400200b8
 8007e58:	40020410 	.word	0x40020410
 8007e5c:	40020428 	.word	0x40020428
 8007e60:	40020440 	.word	0x40020440
 8007e64:	40020458 	.word	0x40020458
 8007e68:	40020470 	.word	0x40020470
 8007e6c:	40020488 	.word	0x40020488
 8007e70:	400204a0 	.word	0x400204a0
 8007e74:	400204b8 	.word	0x400204b8
 8007e78:	58025408 	.word	0x58025408
 8007e7c:	5802541c 	.word	0x5802541c
 8007e80:	58025430 	.word	0x58025430
 8007e84:	58025444 	.word	0x58025444
 8007e88:	58025458 	.word	0x58025458
 8007e8c:	5802546c 	.word	0x5802546c
 8007e90:	58025480 	.word	0x58025480
 8007e94:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	68ba      	ldr	r2, [r7, #8]
 8007e9e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	687a      	ldr	r2, [r7, #4]
 8007ea6:	60da      	str	r2, [r3, #12]
}
 8007ea8:	e075      	b.n	8007f96 <DMA_SetConfig+0x37a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	4a3d      	ldr	r2, [pc, #244]	@ (8007fa4 <DMA_SetConfig+0x388>)
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	d04a      	beq.n	8007f4a <DMA_SetConfig+0x32e>
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	4a3b      	ldr	r2, [pc, #236]	@ (8007fa8 <DMA_SetConfig+0x38c>)
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d045      	beq.n	8007f4a <DMA_SetConfig+0x32e>
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	4a3a      	ldr	r2, [pc, #232]	@ (8007fac <DMA_SetConfig+0x390>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d040      	beq.n	8007f4a <DMA_SetConfig+0x32e>
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	4a38      	ldr	r2, [pc, #224]	@ (8007fb0 <DMA_SetConfig+0x394>)
 8007ece:	4293      	cmp	r3, r2
 8007ed0:	d03b      	beq.n	8007f4a <DMA_SetConfig+0x32e>
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	4a37      	ldr	r2, [pc, #220]	@ (8007fb4 <DMA_SetConfig+0x398>)
 8007ed8:	4293      	cmp	r3, r2
 8007eda:	d036      	beq.n	8007f4a <DMA_SetConfig+0x32e>
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	4a35      	ldr	r2, [pc, #212]	@ (8007fb8 <DMA_SetConfig+0x39c>)
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d031      	beq.n	8007f4a <DMA_SetConfig+0x32e>
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	4a34      	ldr	r2, [pc, #208]	@ (8007fbc <DMA_SetConfig+0x3a0>)
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d02c      	beq.n	8007f4a <DMA_SetConfig+0x32e>
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	4a32      	ldr	r2, [pc, #200]	@ (8007fc0 <DMA_SetConfig+0x3a4>)
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d027      	beq.n	8007f4a <DMA_SetConfig+0x32e>
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	4a31      	ldr	r2, [pc, #196]	@ (8007fc4 <DMA_SetConfig+0x3a8>)
 8007f00:	4293      	cmp	r3, r2
 8007f02:	d022      	beq.n	8007f4a <DMA_SetConfig+0x32e>
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	4a2f      	ldr	r2, [pc, #188]	@ (8007fc8 <DMA_SetConfig+0x3ac>)
 8007f0a:	4293      	cmp	r3, r2
 8007f0c:	d01d      	beq.n	8007f4a <DMA_SetConfig+0x32e>
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	4a2e      	ldr	r2, [pc, #184]	@ (8007fcc <DMA_SetConfig+0x3b0>)
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d018      	beq.n	8007f4a <DMA_SetConfig+0x32e>
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	4a2c      	ldr	r2, [pc, #176]	@ (8007fd0 <DMA_SetConfig+0x3b4>)
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d013      	beq.n	8007f4a <DMA_SetConfig+0x32e>
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	4a2b      	ldr	r2, [pc, #172]	@ (8007fd4 <DMA_SetConfig+0x3b8>)
 8007f28:	4293      	cmp	r3, r2
 8007f2a:	d00e      	beq.n	8007f4a <DMA_SetConfig+0x32e>
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	4a29      	ldr	r2, [pc, #164]	@ (8007fd8 <DMA_SetConfig+0x3bc>)
 8007f32:	4293      	cmp	r3, r2
 8007f34:	d009      	beq.n	8007f4a <DMA_SetConfig+0x32e>
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	4a28      	ldr	r2, [pc, #160]	@ (8007fdc <DMA_SetConfig+0x3c0>)
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d004      	beq.n	8007f4a <DMA_SetConfig+0x32e>
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	4a26      	ldr	r2, [pc, #152]	@ (8007fe0 <DMA_SetConfig+0x3c4>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d101      	bne.n	8007f4e <DMA_SetConfig+0x332>
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	e000      	b.n	8007f50 <DMA_SetConfig+0x334>
 8007f4e:	2300      	movs	r3, #0
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d020      	beq.n	8007f96 <DMA_SetConfig+0x37a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f58:	f003 031f 	and.w	r3, r3, #31
 8007f5c:	2201      	movs	r2, #1
 8007f5e:	409a      	lsls	r2, r3
 8007f60:	693b      	ldr	r3, [r7, #16]
 8007f62:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	683a      	ldr	r2, [r7, #0]
 8007f6a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	689b      	ldr	r3, [r3, #8]
 8007f70:	2b40      	cmp	r3, #64	@ 0x40
 8007f72:	d108      	bne.n	8007f86 <DMA_SetConfig+0x36a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	687a      	ldr	r2, [r7, #4]
 8007f7a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	68ba      	ldr	r2, [r7, #8]
 8007f82:	60da      	str	r2, [r3, #12]
}
 8007f84:	e007      	b.n	8007f96 <DMA_SetConfig+0x37a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	68ba      	ldr	r2, [r7, #8]
 8007f8c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	687a      	ldr	r2, [r7, #4]
 8007f94:	60da      	str	r2, [r3, #12]
}
 8007f96:	bf00      	nop
 8007f98:	371c      	adds	r7, #28
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa0:	4770      	bx	lr
 8007fa2:	bf00      	nop
 8007fa4:	48022c08 	.word	0x48022c08
 8007fa8:	48022c1c 	.word	0x48022c1c
 8007fac:	48022c30 	.word	0x48022c30
 8007fb0:	48022c44 	.word	0x48022c44
 8007fb4:	48022c58 	.word	0x48022c58
 8007fb8:	48022c6c 	.word	0x48022c6c
 8007fbc:	48022c80 	.word	0x48022c80
 8007fc0:	48022c94 	.word	0x48022c94
 8007fc4:	58025408 	.word	0x58025408
 8007fc8:	5802541c 	.word	0x5802541c
 8007fcc:	58025430 	.word	0x58025430
 8007fd0:	58025444 	.word	0x58025444
 8007fd4:	58025458 	.word	0x58025458
 8007fd8:	5802546c 	.word	0x5802546c
 8007fdc:	58025480 	.word	0x58025480
 8007fe0:	58025494 	.word	0x58025494

08007fe4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b085      	sub	sp, #20
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4a42      	ldr	r2, [pc, #264]	@ (80080fc <DMA_CalcBaseAndBitshift+0x118>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d04a      	beq.n	800808c <DMA_CalcBaseAndBitshift+0xa8>
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	4a41      	ldr	r2, [pc, #260]	@ (8008100 <DMA_CalcBaseAndBitshift+0x11c>)
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d045      	beq.n	800808c <DMA_CalcBaseAndBitshift+0xa8>
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4a3f      	ldr	r2, [pc, #252]	@ (8008104 <DMA_CalcBaseAndBitshift+0x120>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d040      	beq.n	800808c <DMA_CalcBaseAndBitshift+0xa8>
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	4a3e      	ldr	r2, [pc, #248]	@ (8008108 <DMA_CalcBaseAndBitshift+0x124>)
 8008010:	4293      	cmp	r3, r2
 8008012:	d03b      	beq.n	800808c <DMA_CalcBaseAndBitshift+0xa8>
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	4a3c      	ldr	r2, [pc, #240]	@ (800810c <DMA_CalcBaseAndBitshift+0x128>)
 800801a:	4293      	cmp	r3, r2
 800801c:	d036      	beq.n	800808c <DMA_CalcBaseAndBitshift+0xa8>
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	4a3b      	ldr	r2, [pc, #236]	@ (8008110 <DMA_CalcBaseAndBitshift+0x12c>)
 8008024:	4293      	cmp	r3, r2
 8008026:	d031      	beq.n	800808c <DMA_CalcBaseAndBitshift+0xa8>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4a39      	ldr	r2, [pc, #228]	@ (8008114 <DMA_CalcBaseAndBitshift+0x130>)
 800802e:	4293      	cmp	r3, r2
 8008030:	d02c      	beq.n	800808c <DMA_CalcBaseAndBitshift+0xa8>
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	4a38      	ldr	r2, [pc, #224]	@ (8008118 <DMA_CalcBaseAndBitshift+0x134>)
 8008038:	4293      	cmp	r3, r2
 800803a:	d027      	beq.n	800808c <DMA_CalcBaseAndBitshift+0xa8>
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	4a36      	ldr	r2, [pc, #216]	@ (800811c <DMA_CalcBaseAndBitshift+0x138>)
 8008042:	4293      	cmp	r3, r2
 8008044:	d022      	beq.n	800808c <DMA_CalcBaseAndBitshift+0xa8>
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	4a35      	ldr	r2, [pc, #212]	@ (8008120 <DMA_CalcBaseAndBitshift+0x13c>)
 800804c:	4293      	cmp	r3, r2
 800804e:	d01d      	beq.n	800808c <DMA_CalcBaseAndBitshift+0xa8>
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	4a33      	ldr	r2, [pc, #204]	@ (8008124 <DMA_CalcBaseAndBitshift+0x140>)
 8008056:	4293      	cmp	r3, r2
 8008058:	d018      	beq.n	800808c <DMA_CalcBaseAndBitshift+0xa8>
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4a32      	ldr	r2, [pc, #200]	@ (8008128 <DMA_CalcBaseAndBitshift+0x144>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d013      	beq.n	800808c <DMA_CalcBaseAndBitshift+0xa8>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	4a30      	ldr	r2, [pc, #192]	@ (800812c <DMA_CalcBaseAndBitshift+0x148>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d00e      	beq.n	800808c <DMA_CalcBaseAndBitshift+0xa8>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	4a2f      	ldr	r2, [pc, #188]	@ (8008130 <DMA_CalcBaseAndBitshift+0x14c>)
 8008074:	4293      	cmp	r3, r2
 8008076:	d009      	beq.n	800808c <DMA_CalcBaseAndBitshift+0xa8>
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4a2d      	ldr	r2, [pc, #180]	@ (8008134 <DMA_CalcBaseAndBitshift+0x150>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d004      	beq.n	800808c <DMA_CalcBaseAndBitshift+0xa8>
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	4a2c      	ldr	r2, [pc, #176]	@ (8008138 <DMA_CalcBaseAndBitshift+0x154>)
 8008088:	4293      	cmp	r3, r2
 800808a:	d101      	bne.n	8008090 <DMA_CalcBaseAndBitshift+0xac>
 800808c:	2301      	movs	r3, #1
 800808e:	e000      	b.n	8008092 <DMA_CalcBaseAndBitshift+0xae>
 8008090:	2300      	movs	r3, #0
 8008092:	2b00      	cmp	r3, #0
 8008094:	d024      	beq.n	80080e0 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	b2db      	uxtb	r3, r3
 800809c:	3b10      	subs	r3, #16
 800809e:	4a27      	ldr	r2, [pc, #156]	@ (800813c <DMA_CalcBaseAndBitshift+0x158>)
 80080a0:	fba2 2303 	umull	r2, r3, r2, r3
 80080a4:	091b      	lsrs	r3, r3, #4
 80080a6:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	f003 0307 	and.w	r3, r3, #7
 80080ae:	4a24      	ldr	r2, [pc, #144]	@ (8008140 <DMA_CalcBaseAndBitshift+0x15c>)
 80080b0:	5cd3      	ldrb	r3, [r2, r3]
 80080b2:	461a      	mov	r2, r3
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	2b03      	cmp	r3, #3
 80080bc:	d908      	bls.n	80080d0 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	461a      	mov	r2, r3
 80080c4:	4b1f      	ldr	r3, [pc, #124]	@ (8008144 <DMA_CalcBaseAndBitshift+0x160>)
 80080c6:	4013      	ands	r3, r2
 80080c8:	1d1a      	adds	r2, r3, #4
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	659a      	str	r2, [r3, #88]	@ 0x58
 80080ce:	e00d      	b.n	80080ec <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	461a      	mov	r2, r3
 80080d6:	4b1b      	ldr	r3, [pc, #108]	@ (8008144 <DMA_CalcBaseAndBitshift+0x160>)
 80080d8:	4013      	ands	r3, r2
 80080da:	687a      	ldr	r2, [r7, #4]
 80080dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80080de:	e005      	b.n	80080ec <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80080f0:	4618      	mov	r0, r3
 80080f2:	3714      	adds	r7, #20
 80080f4:	46bd      	mov	sp, r7
 80080f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fa:	4770      	bx	lr
 80080fc:	40020010 	.word	0x40020010
 8008100:	40020028 	.word	0x40020028
 8008104:	40020040 	.word	0x40020040
 8008108:	40020058 	.word	0x40020058
 800810c:	40020070 	.word	0x40020070
 8008110:	40020088 	.word	0x40020088
 8008114:	400200a0 	.word	0x400200a0
 8008118:	400200b8 	.word	0x400200b8
 800811c:	40020410 	.word	0x40020410
 8008120:	40020428 	.word	0x40020428
 8008124:	40020440 	.word	0x40020440
 8008128:	40020458 	.word	0x40020458
 800812c:	40020470 	.word	0x40020470
 8008130:	40020488 	.word	0x40020488
 8008134:	400204a0 	.word	0x400204a0
 8008138:	400204b8 	.word	0x400204b8
 800813c:	aaaaaaab 	.word	0xaaaaaaab
 8008140:	080188d4 	.word	0x080188d4
 8008144:	fffffc00 	.word	0xfffffc00

08008148 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008148:	b480      	push	{r7}
 800814a:	b085      	sub	sp, #20
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008150:	2300      	movs	r3, #0
 8008152:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	699b      	ldr	r3, [r3, #24]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d120      	bne.n	800819e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008160:	2b03      	cmp	r3, #3
 8008162:	d858      	bhi.n	8008216 <DMA_CheckFifoParam+0xce>
 8008164:	a201      	add	r2, pc, #4	@ (adr r2, 800816c <DMA_CheckFifoParam+0x24>)
 8008166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800816a:	bf00      	nop
 800816c:	0800817d 	.word	0x0800817d
 8008170:	0800818f 	.word	0x0800818f
 8008174:	0800817d 	.word	0x0800817d
 8008178:	08008217 	.word	0x08008217
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008180:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008184:	2b00      	cmp	r3, #0
 8008186:	d048      	beq.n	800821a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8008188:	2301      	movs	r3, #1
 800818a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800818c:	e045      	b.n	800821a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008192:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008196:	d142      	bne.n	800821e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8008198:	2301      	movs	r3, #1
 800819a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800819c:	e03f      	b.n	800821e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	699b      	ldr	r3, [r3, #24]
 80081a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80081a6:	d123      	bne.n	80081f0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081ac:	2b03      	cmp	r3, #3
 80081ae:	d838      	bhi.n	8008222 <DMA_CheckFifoParam+0xda>
 80081b0:	a201      	add	r2, pc, #4	@ (adr r2, 80081b8 <DMA_CheckFifoParam+0x70>)
 80081b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081b6:	bf00      	nop
 80081b8:	080081c9 	.word	0x080081c9
 80081bc:	080081cf 	.word	0x080081cf
 80081c0:	080081c9 	.word	0x080081c9
 80081c4:	080081e1 	.word	0x080081e1
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80081c8:	2301      	movs	r3, #1
 80081ca:	73fb      	strb	r3, [r7, #15]
        break;
 80081cc:	e030      	b.n	8008230 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081d2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d025      	beq.n	8008226 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80081da:	2301      	movs	r3, #1
 80081dc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80081de:	e022      	b.n	8008226 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081e4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80081e8:	d11f      	bne.n	800822a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80081ea:	2301      	movs	r3, #1
 80081ec:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80081ee:	e01c      	b.n	800822a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081f4:	2b02      	cmp	r3, #2
 80081f6:	d902      	bls.n	80081fe <DMA_CheckFifoParam+0xb6>
 80081f8:	2b03      	cmp	r3, #3
 80081fa:	d003      	beq.n	8008204 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80081fc:	e018      	b.n	8008230 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80081fe:	2301      	movs	r3, #1
 8008200:	73fb      	strb	r3, [r7, #15]
        break;
 8008202:	e015      	b.n	8008230 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008208:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800820c:	2b00      	cmp	r3, #0
 800820e:	d00e      	beq.n	800822e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8008210:	2301      	movs	r3, #1
 8008212:	73fb      	strb	r3, [r7, #15]
    break;
 8008214:	e00b      	b.n	800822e <DMA_CheckFifoParam+0xe6>
        break;
 8008216:	bf00      	nop
 8008218:	e00a      	b.n	8008230 <DMA_CheckFifoParam+0xe8>
        break;
 800821a:	bf00      	nop
 800821c:	e008      	b.n	8008230 <DMA_CheckFifoParam+0xe8>
        break;
 800821e:	bf00      	nop
 8008220:	e006      	b.n	8008230 <DMA_CheckFifoParam+0xe8>
        break;
 8008222:	bf00      	nop
 8008224:	e004      	b.n	8008230 <DMA_CheckFifoParam+0xe8>
        break;
 8008226:	bf00      	nop
 8008228:	e002      	b.n	8008230 <DMA_CheckFifoParam+0xe8>
        break;
 800822a:	bf00      	nop
 800822c:	e000      	b.n	8008230 <DMA_CheckFifoParam+0xe8>
    break;
 800822e:	bf00      	nop
    }
  }

  return status;
 8008230:	7bfb      	ldrb	r3, [r7, #15]
}
 8008232:	4618      	mov	r0, r3
 8008234:	3714      	adds	r7, #20
 8008236:	46bd      	mov	sp, r7
 8008238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823c:	4770      	bx	lr
 800823e:	bf00      	nop

08008240 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008240:	b480      	push	{r7}
 8008242:	b085      	sub	sp, #20
 8008244:	af00      	add	r7, sp, #0
 8008246:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	4a38      	ldr	r2, [pc, #224]	@ (8008334 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8008254:	4293      	cmp	r3, r2
 8008256:	d022      	beq.n	800829e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	4a36      	ldr	r2, [pc, #216]	@ (8008338 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d01d      	beq.n	800829e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	4a35      	ldr	r2, [pc, #212]	@ (800833c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8008268:	4293      	cmp	r3, r2
 800826a:	d018      	beq.n	800829e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	4a33      	ldr	r2, [pc, #204]	@ (8008340 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8008272:	4293      	cmp	r3, r2
 8008274:	d013      	beq.n	800829e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4a32      	ldr	r2, [pc, #200]	@ (8008344 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800827c:	4293      	cmp	r3, r2
 800827e:	d00e      	beq.n	800829e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	4a30      	ldr	r2, [pc, #192]	@ (8008348 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d009      	beq.n	800829e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	4a2f      	ldr	r2, [pc, #188]	@ (800834c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8008290:	4293      	cmp	r3, r2
 8008292:	d004      	beq.n	800829e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4a2d      	ldr	r2, [pc, #180]	@ (8008350 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d101      	bne.n	80082a2 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800829e:	2301      	movs	r3, #1
 80082a0:	e000      	b.n	80082a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80082a2:	2300      	movs	r3, #0
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d01a      	beq.n	80082de <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	b2db      	uxtb	r3, r3
 80082ae:	3b08      	subs	r3, #8
 80082b0:	4a28      	ldr	r2, [pc, #160]	@ (8008354 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80082b2:	fba2 2303 	umull	r2, r3, r2, r3
 80082b6:	091b      	lsrs	r3, r3, #4
 80082b8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80082ba:	68fa      	ldr	r2, [r7, #12]
 80082bc:	4b26      	ldr	r3, [pc, #152]	@ (8008358 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80082be:	4413      	add	r3, r2
 80082c0:	009b      	lsls	r3, r3, #2
 80082c2:	461a      	mov	r2, r3
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	4a24      	ldr	r2, [pc, #144]	@ (800835c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80082cc:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	f003 031f 	and.w	r3, r3, #31
 80082d4:	2201      	movs	r2, #1
 80082d6:	409a      	lsls	r2, r3
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80082dc:	e024      	b.n	8008328 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	b2db      	uxtb	r3, r3
 80082e4:	3b10      	subs	r3, #16
 80082e6:	4a1e      	ldr	r2, [pc, #120]	@ (8008360 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80082e8:	fba2 2303 	umull	r2, r3, r2, r3
 80082ec:	091b      	lsrs	r3, r3, #4
 80082ee:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	4a1c      	ldr	r2, [pc, #112]	@ (8008364 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d806      	bhi.n	8008306 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80082f8:	68bb      	ldr	r3, [r7, #8]
 80082fa:	4a1b      	ldr	r2, [pc, #108]	@ (8008368 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80082fc:	4293      	cmp	r3, r2
 80082fe:	d902      	bls.n	8008306 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	3308      	adds	r3, #8
 8008304:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008306:	68fa      	ldr	r2, [r7, #12]
 8008308:	4b18      	ldr	r3, [pc, #96]	@ (800836c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800830a:	4413      	add	r3, r2
 800830c:	009b      	lsls	r3, r3, #2
 800830e:	461a      	mov	r2, r3
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	4a16      	ldr	r2, [pc, #88]	@ (8008370 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8008318:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	f003 031f 	and.w	r3, r3, #31
 8008320:	2201      	movs	r2, #1
 8008322:	409a      	lsls	r2, r3
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008328:	bf00      	nop
 800832a:	3714      	adds	r7, #20
 800832c:	46bd      	mov	sp, r7
 800832e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008332:	4770      	bx	lr
 8008334:	58025408 	.word	0x58025408
 8008338:	5802541c 	.word	0x5802541c
 800833c:	58025430 	.word	0x58025430
 8008340:	58025444 	.word	0x58025444
 8008344:	58025458 	.word	0x58025458
 8008348:	5802546c 	.word	0x5802546c
 800834c:	58025480 	.word	0x58025480
 8008350:	58025494 	.word	0x58025494
 8008354:	cccccccd 	.word	0xcccccccd
 8008358:	16009600 	.word	0x16009600
 800835c:	58025880 	.word	0x58025880
 8008360:	aaaaaaab 	.word	0xaaaaaaab
 8008364:	400204b8 	.word	0x400204b8
 8008368:	4002040f 	.word	0x4002040f
 800836c:	10008200 	.word	0x10008200
 8008370:	40020880 	.word	0x40020880

08008374 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008374:	b480      	push	{r7}
 8008376:	b085      	sub	sp, #20
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	685b      	ldr	r3, [r3, #4]
 8008380:	b2db      	uxtb	r3, r3
 8008382:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d04a      	beq.n	8008420 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	2b08      	cmp	r3, #8
 800838e:	d847      	bhi.n	8008420 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	4a25      	ldr	r2, [pc, #148]	@ (800842c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8008396:	4293      	cmp	r3, r2
 8008398:	d022      	beq.n	80083e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	4a24      	ldr	r2, [pc, #144]	@ (8008430 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80083a0:	4293      	cmp	r3, r2
 80083a2:	d01d      	beq.n	80083e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	4a22      	ldr	r2, [pc, #136]	@ (8008434 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d018      	beq.n	80083e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	4a21      	ldr	r2, [pc, #132]	@ (8008438 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80083b4:	4293      	cmp	r3, r2
 80083b6:	d013      	beq.n	80083e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	4a1f      	ldr	r2, [pc, #124]	@ (800843c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80083be:	4293      	cmp	r3, r2
 80083c0:	d00e      	beq.n	80083e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	4a1e      	ldr	r2, [pc, #120]	@ (8008440 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80083c8:	4293      	cmp	r3, r2
 80083ca:	d009      	beq.n	80083e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	4a1c      	ldr	r2, [pc, #112]	@ (8008444 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d004      	beq.n	80083e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	4a1b      	ldr	r2, [pc, #108]	@ (8008448 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80083dc:	4293      	cmp	r3, r2
 80083de:	d101      	bne.n	80083e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80083e0:	2301      	movs	r3, #1
 80083e2:	e000      	b.n	80083e6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80083e4:	2300      	movs	r3, #0
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d00a      	beq.n	8008400 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80083ea:	68fa      	ldr	r2, [r7, #12]
 80083ec:	4b17      	ldr	r3, [pc, #92]	@ (800844c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80083ee:	4413      	add	r3, r2
 80083f0:	009b      	lsls	r3, r3, #2
 80083f2:	461a      	mov	r2, r3
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	4a15      	ldr	r2, [pc, #84]	@ (8008450 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80083fc:	671a      	str	r2, [r3, #112]	@ 0x70
 80083fe:	e009      	b.n	8008414 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008400:	68fa      	ldr	r2, [r7, #12]
 8008402:	4b14      	ldr	r3, [pc, #80]	@ (8008454 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8008404:	4413      	add	r3, r2
 8008406:	009b      	lsls	r3, r3, #2
 8008408:	461a      	mov	r2, r3
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	4a11      	ldr	r2, [pc, #68]	@ (8008458 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8008412:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	3b01      	subs	r3, #1
 8008418:	2201      	movs	r2, #1
 800841a:	409a      	lsls	r2, r3
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8008420:	bf00      	nop
 8008422:	3714      	adds	r7, #20
 8008424:	46bd      	mov	sp, r7
 8008426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842a:	4770      	bx	lr
 800842c:	58025408 	.word	0x58025408
 8008430:	5802541c 	.word	0x5802541c
 8008434:	58025430 	.word	0x58025430
 8008438:	58025444 	.word	0x58025444
 800843c:	58025458 	.word	0x58025458
 8008440:	5802546c 	.word	0x5802546c
 8008444:	58025480 	.word	0x58025480
 8008448:	58025494 	.word	0x58025494
 800844c:	1600963f 	.word	0x1600963f
 8008450:	58025940 	.word	0x58025940
 8008454:	1000823f 	.word	0x1000823f
 8008458:	40020940 	.word	0x40020940

0800845c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b098      	sub	sp, #96	@ 0x60
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8008464:	4a84      	ldr	r2, [pc, #528]	@ (8008678 <HAL_FDCAN_Init+0x21c>)
 8008466:	f107 030c 	add.w	r3, r7, #12
 800846a:	4611      	mov	r1, r2
 800846c:	224c      	movs	r2, #76	@ 0x4c
 800846e:	4618      	mov	r0, r3
 8008470:	f00e fa1b 	bl	80168aa <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d101      	bne.n	800847e <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800847a:	2301      	movs	r3, #1
 800847c:	e1c6      	b.n	800880c <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	4a7e      	ldr	r2, [pc, #504]	@ (800867c <HAL_FDCAN_Init+0x220>)
 8008484:	4293      	cmp	r3, r2
 8008486:	d106      	bne.n	8008496 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8008490:	461a      	mov	r2, r3
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800849c:	b2db      	uxtb	r3, r3
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d106      	bne.n	80084b0 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2200      	movs	r2, #0
 80084a6:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80084aa:	6878      	ldr	r0, [r7, #4]
 80084ac:	f7f8 fbd0 	bl	8000c50 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	699a      	ldr	r2, [r3, #24]
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f022 0210 	bic.w	r2, r2, #16
 80084be:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80084c0:	f7fc ff5a 	bl	8005378 <HAL_GetTick>
 80084c4:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80084c6:	e014      	b.n	80084f2 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80084c8:	f7fc ff56 	bl	8005378 <HAL_GetTick>
 80084cc:	4602      	mov	r2, r0
 80084ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80084d0:	1ad3      	subs	r3, r2, r3
 80084d2:	2b0a      	cmp	r3, #10
 80084d4:	d90d      	bls.n	80084f2 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80084dc:	f043 0201 	orr.w	r2, r3, #1
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2203      	movs	r2, #3
 80084ea:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80084ee:	2301      	movs	r3, #1
 80084f0:	e18c      	b.n	800880c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	699b      	ldr	r3, [r3, #24]
 80084f8:	f003 0308 	and.w	r3, r3, #8
 80084fc:	2b08      	cmp	r3, #8
 80084fe:	d0e3      	beq.n	80084c8 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	699a      	ldr	r2, [r3, #24]
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	f042 0201 	orr.w	r2, r2, #1
 800850e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008510:	f7fc ff32 	bl	8005378 <HAL_GetTick>
 8008514:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8008516:	e014      	b.n	8008542 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8008518:	f7fc ff2e 	bl	8005378 <HAL_GetTick>
 800851c:	4602      	mov	r2, r0
 800851e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008520:	1ad3      	subs	r3, r2, r3
 8008522:	2b0a      	cmp	r3, #10
 8008524:	d90d      	bls.n	8008542 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800852c:	f043 0201 	orr.w	r2, r3, #1
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	2203      	movs	r2, #3
 800853a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800853e:	2301      	movs	r3, #1
 8008540:	e164      	b.n	800880c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	699b      	ldr	r3, [r3, #24]
 8008548:	f003 0301 	and.w	r3, r3, #1
 800854c:	2b00      	cmp	r3, #0
 800854e:	d0e3      	beq.n	8008518 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	699a      	ldr	r2, [r3, #24]
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f042 0202 	orr.w	r2, r2, #2
 800855e:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	7c1b      	ldrb	r3, [r3, #16]
 8008564:	2b01      	cmp	r3, #1
 8008566:	d108      	bne.n	800857a <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	699a      	ldr	r2, [r3, #24]
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008576:	619a      	str	r2, [r3, #24]
 8008578:	e007      	b.n	800858a <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	699a      	ldr	r2, [r3, #24]
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008588:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	7c5b      	ldrb	r3, [r3, #17]
 800858e:	2b01      	cmp	r3, #1
 8008590:	d108      	bne.n	80085a4 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	699a      	ldr	r2, [r3, #24]
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80085a0:	619a      	str	r2, [r3, #24]
 80085a2:	e007      	b.n	80085b4 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	699a      	ldr	r2, [r3, #24]
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80085b2:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	7c9b      	ldrb	r3, [r3, #18]
 80085b8:	2b01      	cmp	r3, #1
 80085ba:	d108      	bne.n	80085ce <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	699a      	ldr	r2, [r3, #24]
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80085ca:	619a      	str	r2, [r3, #24]
 80085cc:	e007      	b.n	80085de <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	699a      	ldr	r2, [r3, #24]
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80085dc:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	699b      	ldr	r3, [r3, #24]
 80085e4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	689a      	ldr	r2, [r3, #8]
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	430a      	orrs	r2, r1
 80085f2:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	699a      	ldr	r2, [r3, #24]
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8008602:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	691a      	ldr	r2, [r3, #16]
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f022 0210 	bic.w	r2, r2, #16
 8008612:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	68db      	ldr	r3, [r3, #12]
 8008618:	2b01      	cmp	r3, #1
 800861a:	d108      	bne.n	800862e <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	699a      	ldr	r2, [r3, #24]
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	f042 0204 	orr.w	r2, r2, #4
 800862a:	619a      	str	r2, [r3, #24]
 800862c:	e030      	b.n	8008690 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	68db      	ldr	r3, [r3, #12]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d02c      	beq.n	8008690 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	68db      	ldr	r3, [r3, #12]
 800863a:	2b02      	cmp	r3, #2
 800863c:	d020      	beq.n	8008680 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	699a      	ldr	r2, [r3, #24]
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800864c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	691a      	ldr	r2, [r3, #16]
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	f042 0210 	orr.w	r2, r2, #16
 800865c:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	68db      	ldr	r3, [r3, #12]
 8008662:	2b03      	cmp	r3, #3
 8008664:	d114      	bne.n	8008690 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	699a      	ldr	r2, [r3, #24]
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	f042 0220 	orr.w	r2, r2, #32
 8008674:	619a      	str	r2, [r3, #24]
 8008676:	e00b      	b.n	8008690 <HAL_FDCAN_Init+0x234>
 8008678:	08018870 	.word	0x08018870
 800867c:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	699a      	ldr	r2, [r3, #24]
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f042 0220 	orr.w	r2, r2, #32
 800868e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	699b      	ldr	r3, [r3, #24]
 8008694:	3b01      	subs	r3, #1
 8008696:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	69db      	ldr	r3, [r3, #28]
 800869c:	3b01      	subs	r3, #1
 800869e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80086a0:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6a1b      	ldr	r3, [r3, #32]
 80086a6:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80086a8:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	695b      	ldr	r3, [r3, #20]
 80086b0:	3b01      	subs	r3, #1
 80086b2:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80086b8:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80086ba:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	689b      	ldr	r3, [r3, #8]
 80086c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80086c4:	d115      	bne.n	80086f2 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086ca:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086d0:	3b01      	subs	r3, #1
 80086d2:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80086d4:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086da:	3b01      	subs	r3, #1
 80086dc:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80086de:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086e6:	3b01      	subs	r3, #1
 80086e8:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80086ee:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80086f0:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d00a      	beq.n	8008710 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	430a      	orrs	r2, r1
 800870c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008718:	4413      	add	r3, r2
 800871a:	2b00      	cmp	r3, #0
 800871c:	d011      	beq.n	8008742 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8008726:	f023 0107 	bic.w	r1, r3, #7
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800872e:	009b      	lsls	r3, r3, #2
 8008730:	3360      	adds	r3, #96	@ 0x60
 8008732:	443b      	add	r3, r7
 8008734:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	430a      	orrs	r2, r1
 800873e:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008746:	2b00      	cmp	r3, #0
 8008748:	d011      	beq.n	800876e <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008752:	f023 0107 	bic.w	r1, r3, #7
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800875a:	009b      	lsls	r3, r3, #2
 800875c:	3360      	adds	r3, #96	@ 0x60
 800875e:	443b      	add	r3, r7
 8008760:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	430a      	orrs	r2, r1
 800876a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008772:	2b00      	cmp	r3, #0
 8008774:	d012      	beq.n	800879c <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800877e:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008786:	009b      	lsls	r3, r3, #2
 8008788:	3360      	adds	r3, #96	@ 0x60
 800878a:	443b      	add	r3, r7
 800878c:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8008790:	011a      	lsls	r2, r3, #4
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	430a      	orrs	r2, r1
 8008798:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d012      	beq.n	80087ca <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80087ac:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087b4:	009b      	lsls	r3, r3, #2
 80087b6:	3360      	adds	r3, #96	@ 0x60
 80087b8:	443b      	add	r3, r7
 80087ba:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80087be:	021a      	lsls	r2, r3, #8
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	430a      	orrs	r2, r1
 80087c6:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	4a11      	ldr	r2, [pc, #68]	@ (8008814 <HAL_FDCAN_Init+0x3b8>)
 80087d0:	4293      	cmp	r3, r2
 80087d2:	d107      	bne.n	80087e4 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	685b      	ldr	r3, [r3, #4]
 80087d8:	689a      	ldr	r2, [r3, #8]
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	685b      	ldr	r3, [r3, #4]
 80087de:	f022 0203 	bic.w	r2, r2, #3
 80087e2:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2200      	movs	r2, #0
 80087e8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2200      	movs	r2, #0
 80087f0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2201      	movs	r2, #1
 80087f8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80087fc:	6878      	ldr	r0, [r7, #4]
 80087fe:	f000 f80b 	bl	8008818 <FDCAN_CalcultateRamBlockAddresses>
 8008802:	4603      	mov	r3, r0
 8008804:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8008808:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 800880c:	4618      	mov	r0, r3
 800880e:	3760      	adds	r7, #96	@ 0x60
 8008810:	46bd      	mov	sp, r7
 8008812:	bd80      	pop	{r7, pc}
 8008814:	4000a000 	.word	0x4000a000

08008818 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8008818:	b480      	push	{r7}
 800881a:	b085      	sub	sp, #20
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008824:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800882e:	4ba7      	ldr	r3, [pc, #668]	@ (8008acc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008830:	4013      	ands	r3, r2
 8008832:	68ba      	ldr	r2, [r7, #8]
 8008834:	0091      	lsls	r1, r2, #2
 8008836:	687a      	ldr	r2, [r7, #4]
 8008838:	6812      	ldr	r2, [r2, #0]
 800883a:	430b      	orrs	r3, r1
 800883c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008848:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008850:	041a      	lsls	r2, r3, #16
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	430a      	orrs	r2, r1
 8008858:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008860:	68ba      	ldr	r2, [r7, #8]
 8008862:	4413      	add	r3, r2
 8008864:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800886e:	4b97      	ldr	r3, [pc, #604]	@ (8008acc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008870:	4013      	ands	r3, r2
 8008872:	68ba      	ldr	r2, [r7, #8]
 8008874:	0091      	lsls	r1, r2, #2
 8008876:	687a      	ldr	r2, [r7, #4]
 8008878:	6812      	ldr	r2, [r2, #0]
 800887a:	430b      	orrs	r3, r1
 800887c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008888:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008890:	041a      	lsls	r2, r3, #16
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	430a      	orrs	r2, r1
 8008898:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088a0:	005b      	lsls	r3, r3, #1
 80088a2:	68ba      	ldr	r2, [r7, #8]
 80088a4:	4413      	add	r3, r2
 80088a6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80088b0:	4b86      	ldr	r3, [pc, #536]	@ (8008acc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80088b2:	4013      	ands	r3, r2
 80088b4:	68ba      	ldr	r2, [r7, #8]
 80088b6:	0091      	lsls	r1, r2, #2
 80088b8:	687a      	ldr	r2, [r7, #4]
 80088ba:	6812      	ldr	r2, [r2, #0]
 80088bc:	430b      	orrs	r3, r1
 80088be:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80088ca:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088d2:	041a      	lsls	r2, r3, #16
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	430a      	orrs	r2, r1
 80088da:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088e2:	687a      	ldr	r2, [r7, #4]
 80088e4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80088e6:	fb02 f303 	mul.w	r3, r2, r3
 80088ea:	68ba      	ldr	r2, [r7, #8]
 80088ec:	4413      	add	r3, r2
 80088ee:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80088f8:	4b74      	ldr	r3, [pc, #464]	@ (8008acc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80088fa:	4013      	ands	r3, r2
 80088fc:	68ba      	ldr	r2, [r7, #8]
 80088fe:	0091      	lsls	r1, r2, #2
 8008900:	687a      	ldr	r2, [r7, #4]
 8008902:	6812      	ldr	r2, [r2, #0]
 8008904:	430b      	orrs	r3, r1
 8008906:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008912:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800891a:	041a      	lsls	r2, r3, #16
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	430a      	orrs	r2, r1
 8008922:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800892a:	687a      	ldr	r2, [r7, #4]
 800892c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800892e:	fb02 f303 	mul.w	r3, r2, r3
 8008932:	68ba      	ldr	r2, [r7, #8]
 8008934:	4413      	add	r3, r2
 8008936:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8008940:	4b62      	ldr	r3, [pc, #392]	@ (8008acc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008942:	4013      	ands	r3, r2
 8008944:	68ba      	ldr	r2, [r7, #8]
 8008946:	0091      	lsls	r1, r2, #2
 8008948:	687a      	ldr	r2, [r7, #4]
 800894a:	6812      	ldr	r2, [r2, #0]
 800894c:	430b      	orrs	r3, r1
 800894e:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008956:	687a      	ldr	r2, [r7, #4]
 8008958:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800895a:	fb02 f303 	mul.w	r3, r2, r3
 800895e:	68ba      	ldr	r2, [r7, #8]
 8008960:	4413      	add	r3, r2
 8008962:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800896c:	4b57      	ldr	r3, [pc, #348]	@ (8008acc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800896e:	4013      	ands	r3, r2
 8008970:	68ba      	ldr	r2, [r7, #8]
 8008972:	0091      	lsls	r1, r2, #2
 8008974:	687a      	ldr	r2, [r7, #4]
 8008976:	6812      	ldr	r2, [r2, #0]
 8008978:	430b      	orrs	r3, r1
 800897a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008986:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800898e:	041a      	lsls	r2, r3, #16
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	430a      	orrs	r2, r1
 8008996:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800899e:	005b      	lsls	r3, r3, #1
 80089a0:	68ba      	ldr	r2, [r7, #8]
 80089a2:	4413      	add	r3, r2
 80089a4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80089ae:	4b47      	ldr	r3, [pc, #284]	@ (8008acc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80089b0:	4013      	ands	r3, r2
 80089b2:	68ba      	ldr	r2, [r7, #8]
 80089b4:	0091      	lsls	r1, r2, #2
 80089b6:	687a      	ldr	r2, [r7, #4]
 80089b8:	6812      	ldr	r2, [r2, #0]
 80089ba:	430b      	orrs	r3, r1
 80089bc:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80089c8:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80089d0:	041a      	lsls	r2, r3, #16
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	430a      	orrs	r2, r1
 80089d8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80089e4:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089ec:	061a      	lsls	r2, r3, #24
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	430a      	orrs	r2, r1
 80089f4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80089fc:	4b34      	ldr	r3, [pc, #208]	@ (8008ad0 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 80089fe:	4413      	add	r3, r2
 8008a00:	009a      	lsls	r2, r3, #2
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a0e:	009b      	lsls	r3, r3, #2
 8008a10:	441a      	add	r2, r3
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a1e:	00db      	lsls	r3, r3, #3
 8008a20:	441a      	add	r2, r3
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a2e:	6879      	ldr	r1, [r7, #4]
 8008a30:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8008a32:	fb01 f303 	mul.w	r3, r1, r3
 8008a36:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8008a38:	441a      	add	r2, r3
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a46:	6879      	ldr	r1, [r7, #4]
 8008a48:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8008a4a:	fb01 f303 	mul.w	r3, r1, r3
 8008a4e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8008a50:	441a      	add	r2, r3
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a5e:	6879      	ldr	r1, [r7, #4]
 8008a60:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8008a62:	fb01 f303 	mul.w	r3, r1, r3
 8008a66:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8008a68:	441a      	add	r2, r3
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a7a:	00db      	lsls	r3, r3, #3
 8008a7c:	441a      	add	r2, r3
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a8e:	6879      	ldr	r1, [r7, #4]
 8008a90:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8008a92:	fb01 f303 	mul.w	r3, r1, r3
 8008a96:	009b      	lsls	r3, r3, #2
 8008a98:	441a      	add	r2, r3
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008aaa:	6879      	ldr	r1, [r7, #4]
 8008aac:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8008aae:	fb01 f303 	mul.w	r3, r1, r3
 8008ab2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8008ab4:	441a      	add	r2, r3
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ac2:	4a04      	ldr	r2, [pc, #16]	@ (8008ad4 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d915      	bls.n	8008af4 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8008ac8:	e006      	b.n	8008ad8 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8008aca:	bf00      	nop
 8008acc:	ffff0003 	.word	0xffff0003
 8008ad0:	10002b00 	.word	0x10002b00
 8008ad4:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008ade:	f043 0220 	orr.w	r2, r3, #32
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2203      	movs	r2, #3
 8008aec:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8008af0:	2301      	movs	r3, #1
 8008af2:	e010      	b.n	8008b16 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008af8:	60fb      	str	r3, [r7, #12]
 8008afa:	e005      	b.n	8008b08 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	2200      	movs	r2, #0
 8008b00:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	3304      	adds	r3, #4
 8008b06:	60fb      	str	r3, [r7, #12]
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b0e:	68fa      	ldr	r2, [r7, #12]
 8008b10:	429a      	cmp	r2, r3
 8008b12:	d3f3      	bcc.n	8008afc <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8008b14:	2300      	movs	r3, #0
}
 8008b16:	4618      	mov	r0, r3
 8008b18:	3714      	adds	r7, #20
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b20:	4770      	bx	lr
 8008b22:	bf00      	nop

08008b24 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008b24:	b480      	push	{r7}
 8008b26:	b089      	sub	sp, #36	@ 0x24
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
 8008b2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008b2e:	2300      	movs	r3, #0
 8008b30:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008b32:	4b89      	ldr	r3, [pc, #548]	@ (8008d58 <HAL_GPIO_Init+0x234>)
 8008b34:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008b36:	e194      	b.n	8008e62 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	681a      	ldr	r2, [r3, #0]
 8008b3c:	2101      	movs	r1, #1
 8008b3e:	69fb      	ldr	r3, [r7, #28]
 8008b40:	fa01 f303 	lsl.w	r3, r1, r3
 8008b44:	4013      	ands	r3, r2
 8008b46:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008b48:	693b      	ldr	r3, [r7, #16]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	f000 8186 	beq.w	8008e5c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	685b      	ldr	r3, [r3, #4]
 8008b54:	f003 0303 	and.w	r3, r3, #3
 8008b58:	2b01      	cmp	r3, #1
 8008b5a:	d005      	beq.n	8008b68 <HAL_GPIO_Init+0x44>
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	685b      	ldr	r3, [r3, #4]
 8008b60:	f003 0303 	and.w	r3, r3, #3
 8008b64:	2b02      	cmp	r3, #2
 8008b66:	d130      	bne.n	8008bca <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	689b      	ldr	r3, [r3, #8]
 8008b6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008b6e:	69fb      	ldr	r3, [r7, #28]
 8008b70:	005b      	lsls	r3, r3, #1
 8008b72:	2203      	movs	r2, #3
 8008b74:	fa02 f303 	lsl.w	r3, r2, r3
 8008b78:	43db      	mvns	r3, r3
 8008b7a:	69ba      	ldr	r2, [r7, #24]
 8008b7c:	4013      	ands	r3, r2
 8008b7e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	68da      	ldr	r2, [r3, #12]
 8008b84:	69fb      	ldr	r3, [r7, #28]
 8008b86:	005b      	lsls	r3, r3, #1
 8008b88:	fa02 f303 	lsl.w	r3, r2, r3
 8008b8c:	69ba      	ldr	r2, [r7, #24]
 8008b8e:	4313      	orrs	r3, r2
 8008b90:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	69ba      	ldr	r2, [r7, #24]
 8008b96:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	685b      	ldr	r3, [r3, #4]
 8008b9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008b9e:	2201      	movs	r2, #1
 8008ba0:	69fb      	ldr	r3, [r7, #28]
 8008ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8008ba6:	43db      	mvns	r3, r3
 8008ba8:	69ba      	ldr	r2, [r7, #24]
 8008baa:	4013      	ands	r3, r2
 8008bac:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008bae:	683b      	ldr	r3, [r7, #0]
 8008bb0:	685b      	ldr	r3, [r3, #4]
 8008bb2:	091b      	lsrs	r3, r3, #4
 8008bb4:	f003 0201 	and.w	r2, r3, #1
 8008bb8:	69fb      	ldr	r3, [r7, #28]
 8008bba:	fa02 f303 	lsl.w	r3, r2, r3
 8008bbe:	69ba      	ldr	r2, [r7, #24]
 8008bc0:	4313      	orrs	r3, r2
 8008bc2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	69ba      	ldr	r2, [r7, #24]
 8008bc8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	685b      	ldr	r3, [r3, #4]
 8008bce:	f003 0303 	and.w	r3, r3, #3
 8008bd2:	2b03      	cmp	r3, #3
 8008bd4:	d017      	beq.n	8008c06 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	68db      	ldr	r3, [r3, #12]
 8008bda:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008bdc:	69fb      	ldr	r3, [r7, #28]
 8008bde:	005b      	lsls	r3, r3, #1
 8008be0:	2203      	movs	r2, #3
 8008be2:	fa02 f303 	lsl.w	r3, r2, r3
 8008be6:	43db      	mvns	r3, r3
 8008be8:	69ba      	ldr	r2, [r7, #24]
 8008bea:	4013      	ands	r3, r2
 8008bec:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008bee:	683b      	ldr	r3, [r7, #0]
 8008bf0:	689a      	ldr	r2, [r3, #8]
 8008bf2:	69fb      	ldr	r3, [r7, #28]
 8008bf4:	005b      	lsls	r3, r3, #1
 8008bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8008bfa:	69ba      	ldr	r2, [r7, #24]
 8008bfc:	4313      	orrs	r3, r2
 8008bfe:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	69ba      	ldr	r2, [r7, #24]
 8008c04:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008c06:	683b      	ldr	r3, [r7, #0]
 8008c08:	685b      	ldr	r3, [r3, #4]
 8008c0a:	f003 0303 	and.w	r3, r3, #3
 8008c0e:	2b02      	cmp	r3, #2
 8008c10:	d123      	bne.n	8008c5a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008c12:	69fb      	ldr	r3, [r7, #28]
 8008c14:	08da      	lsrs	r2, r3, #3
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	3208      	adds	r2, #8
 8008c1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008c20:	69fb      	ldr	r3, [r7, #28]
 8008c22:	f003 0307 	and.w	r3, r3, #7
 8008c26:	009b      	lsls	r3, r3, #2
 8008c28:	220f      	movs	r2, #15
 8008c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8008c2e:	43db      	mvns	r3, r3
 8008c30:	69ba      	ldr	r2, [r7, #24]
 8008c32:	4013      	ands	r3, r2
 8008c34:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	691a      	ldr	r2, [r3, #16]
 8008c3a:	69fb      	ldr	r3, [r7, #28]
 8008c3c:	f003 0307 	and.w	r3, r3, #7
 8008c40:	009b      	lsls	r3, r3, #2
 8008c42:	fa02 f303 	lsl.w	r3, r2, r3
 8008c46:	69ba      	ldr	r2, [r7, #24]
 8008c48:	4313      	orrs	r3, r2
 8008c4a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008c4c:	69fb      	ldr	r3, [r7, #28]
 8008c4e:	08da      	lsrs	r2, r3, #3
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	3208      	adds	r2, #8
 8008c54:	69b9      	ldr	r1, [r7, #24]
 8008c56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008c60:	69fb      	ldr	r3, [r7, #28]
 8008c62:	005b      	lsls	r3, r3, #1
 8008c64:	2203      	movs	r2, #3
 8008c66:	fa02 f303 	lsl.w	r3, r2, r3
 8008c6a:	43db      	mvns	r3, r3
 8008c6c:	69ba      	ldr	r2, [r7, #24]
 8008c6e:	4013      	ands	r3, r2
 8008c70:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	685b      	ldr	r3, [r3, #4]
 8008c76:	f003 0203 	and.w	r2, r3, #3
 8008c7a:	69fb      	ldr	r3, [r7, #28]
 8008c7c:	005b      	lsls	r3, r3, #1
 8008c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8008c82:	69ba      	ldr	r2, [r7, #24]
 8008c84:	4313      	orrs	r3, r2
 8008c86:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	69ba      	ldr	r2, [r7, #24]
 8008c8c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	685b      	ldr	r3, [r3, #4]
 8008c92:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	f000 80e0 	beq.w	8008e5c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008c9c:	4b2f      	ldr	r3, [pc, #188]	@ (8008d5c <HAL_GPIO_Init+0x238>)
 8008c9e:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8008ca2:	4a2e      	ldr	r2, [pc, #184]	@ (8008d5c <HAL_GPIO_Init+0x238>)
 8008ca4:	f043 0302 	orr.w	r3, r3, #2
 8008ca8:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8008cac:	4b2b      	ldr	r3, [pc, #172]	@ (8008d5c <HAL_GPIO_Init+0x238>)
 8008cae:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8008cb2:	f003 0302 	and.w	r3, r3, #2
 8008cb6:	60fb      	str	r3, [r7, #12]
 8008cb8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008cba:	4a29      	ldr	r2, [pc, #164]	@ (8008d60 <HAL_GPIO_Init+0x23c>)
 8008cbc:	69fb      	ldr	r3, [r7, #28]
 8008cbe:	089b      	lsrs	r3, r3, #2
 8008cc0:	3302      	adds	r3, #2
 8008cc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008cc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008cc8:	69fb      	ldr	r3, [r7, #28]
 8008cca:	f003 0303 	and.w	r3, r3, #3
 8008cce:	009b      	lsls	r3, r3, #2
 8008cd0:	220f      	movs	r2, #15
 8008cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8008cd6:	43db      	mvns	r3, r3
 8008cd8:	69ba      	ldr	r2, [r7, #24]
 8008cda:	4013      	ands	r3, r2
 8008cdc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	4a20      	ldr	r2, [pc, #128]	@ (8008d64 <HAL_GPIO_Init+0x240>)
 8008ce2:	4293      	cmp	r3, r2
 8008ce4:	d052      	beq.n	8008d8c <HAL_GPIO_Init+0x268>
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	4a1f      	ldr	r2, [pc, #124]	@ (8008d68 <HAL_GPIO_Init+0x244>)
 8008cea:	4293      	cmp	r3, r2
 8008cec:	d031      	beq.n	8008d52 <HAL_GPIO_Init+0x22e>
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	4a1e      	ldr	r2, [pc, #120]	@ (8008d6c <HAL_GPIO_Init+0x248>)
 8008cf2:	4293      	cmp	r3, r2
 8008cf4:	d02b      	beq.n	8008d4e <HAL_GPIO_Init+0x22a>
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	4a1d      	ldr	r2, [pc, #116]	@ (8008d70 <HAL_GPIO_Init+0x24c>)
 8008cfa:	4293      	cmp	r3, r2
 8008cfc:	d025      	beq.n	8008d4a <HAL_GPIO_Init+0x226>
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	4a1c      	ldr	r2, [pc, #112]	@ (8008d74 <HAL_GPIO_Init+0x250>)
 8008d02:	4293      	cmp	r3, r2
 8008d04:	d01f      	beq.n	8008d46 <HAL_GPIO_Init+0x222>
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	4a1b      	ldr	r2, [pc, #108]	@ (8008d78 <HAL_GPIO_Init+0x254>)
 8008d0a:	4293      	cmp	r3, r2
 8008d0c:	d019      	beq.n	8008d42 <HAL_GPIO_Init+0x21e>
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	4a1a      	ldr	r2, [pc, #104]	@ (8008d7c <HAL_GPIO_Init+0x258>)
 8008d12:	4293      	cmp	r3, r2
 8008d14:	d013      	beq.n	8008d3e <HAL_GPIO_Init+0x21a>
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	4a19      	ldr	r2, [pc, #100]	@ (8008d80 <HAL_GPIO_Init+0x25c>)
 8008d1a:	4293      	cmp	r3, r2
 8008d1c:	d00d      	beq.n	8008d3a <HAL_GPIO_Init+0x216>
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	4a18      	ldr	r2, [pc, #96]	@ (8008d84 <HAL_GPIO_Init+0x260>)
 8008d22:	4293      	cmp	r3, r2
 8008d24:	d007      	beq.n	8008d36 <HAL_GPIO_Init+0x212>
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	4a17      	ldr	r2, [pc, #92]	@ (8008d88 <HAL_GPIO_Init+0x264>)
 8008d2a:	4293      	cmp	r3, r2
 8008d2c:	d101      	bne.n	8008d32 <HAL_GPIO_Init+0x20e>
 8008d2e:	2309      	movs	r3, #9
 8008d30:	e02d      	b.n	8008d8e <HAL_GPIO_Init+0x26a>
 8008d32:	230a      	movs	r3, #10
 8008d34:	e02b      	b.n	8008d8e <HAL_GPIO_Init+0x26a>
 8008d36:	2308      	movs	r3, #8
 8008d38:	e029      	b.n	8008d8e <HAL_GPIO_Init+0x26a>
 8008d3a:	2307      	movs	r3, #7
 8008d3c:	e027      	b.n	8008d8e <HAL_GPIO_Init+0x26a>
 8008d3e:	2306      	movs	r3, #6
 8008d40:	e025      	b.n	8008d8e <HAL_GPIO_Init+0x26a>
 8008d42:	2305      	movs	r3, #5
 8008d44:	e023      	b.n	8008d8e <HAL_GPIO_Init+0x26a>
 8008d46:	2304      	movs	r3, #4
 8008d48:	e021      	b.n	8008d8e <HAL_GPIO_Init+0x26a>
 8008d4a:	2303      	movs	r3, #3
 8008d4c:	e01f      	b.n	8008d8e <HAL_GPIO_Init+0x26a>
 8008d4e:	2302      	movs	r3, #2
 8008d50:	e01d      	b.n	8008d8e <HAL_GPIO_Init+0x26a>
 8008d52:	2301      	movs	r3, #1
 8008d54:	e01b      	b.n	8008d8e <HAL_GPIO_Init+0x26a>
 8008d56:	bf00      	nop
 8008d58:	58000080 	.word	0x58000080
 8008d5c:	58024400 	.word	0x58024400
 8008d60:	58000400 	.word	0x58000400
 8008d64:	58020000 	.word	0x58020000
 8008d68:	58020400 	.word	0x58020400
 8008d6c:	58020800 	.word	0x58020800
 8008d70:	58020c00 	.word	0x58020c00
 8008d74:	58021000 	.word	0x58021000
 8008d78:	58021400 	.word	0x58021400
 8008d7c:	58021800 	.word	0x58021800
 8008d80:	58021c00 	.word	0x58021c00
 8008d84:	58022000 	.word	0x58022000
 8008d88:	58022400 	.word	0x58022400
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	69fa      	ldr	r2, [r7, #28]
 8008d90:	f002 0203 	and.w	r2, r2, #3
 8008d94:	0092      	lsls	r2, r2, #2
 8008d96:	4093      	lsls	r3, r2
 8008d98:	69ba      	ldr	r2, [r7, #24]
 8008d9a:	4313      	orrs	r3, r2
 8008d9c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008d9e:	4938      	ldr	r1, [pc, #224]	@ (8008e80 <HAL_GPIO_Init+0x35c>)
 8008da0:	69fb      	ldr	r3, [r7, #28]
 8008da2:	089b      	lsrs	r3, r3, #2
 8008da4:	3302      	adds	r3, #2
 8008da6:	69ba      	ldr	r2, [r7, #24]
 8008da8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008dac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008db4:	693b      	ldr	r3, [r7, #16]
 8008db6:	43db      	mvns	r3, r3
 8008db8:	69ba      	ldr	r2, [r7, #24]
 8008dba:	4013      	ands	r3, r2
 8008dbc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	685b      	ldr	r3, [r3, #4]
 8008dc2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d003      	beq.n	8008dd2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8008dca:	69ba      	ldr	r2, [r7, #24]
 8008dcc:	693b      	ldr	r3, [r7, #16]
 8008dce:	4313      	orrs	r3, r2
 8008dd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008dd2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008dd6:	69bb      	ldr	r3, [r7, #24]
 8008dd8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008dda:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008dde:	685b      	ldr	r3, [r3, #4]
 8008de0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008de2:	693b      	ldr	r3, [r7, #16]
 8008de4:	43db      	mvns	r3, r3
 8008de6:	69ba      	ldr	r2, [r7, #24]
 8008de8:	4013      	ands	r3, r2
 8008dea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	685b      	ldr	r3, [r3, #4]
 8008df0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d003      	beq.n	8008e00 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8008df8:	69ba      	ldr	r2, [r7, #24]
 8008dfa:	693b      	ldr	r3, [r7, #16]
 8008dfc:	4313      	orrs	r3, r2
 8008dfe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008e00:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008e04:	69bb      	ldr	r3, [r7, #24]
 8008e06:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008e08:	697b      	ldr	r3, [r7, #20]
 8008e0a:	685b      	ldr	r3, [r3, #4]
 8008e0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008e0e:	693b      	ldr	r3, [r7, #16]
 8008e10:	43db      	mvns	r3, r3
 8008e12:	69ba      	ldr	r2, [r7, #24]
 8008e14:	4013      	ands	r3, r2
 8008e16:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008e18:	683b      	ldr	r3, [r7, #0]
 8008e1a:	685b      	ldr	r3, [r3, #4]
 8008e1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d003      	beq.n	8008e2c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8008e24:	69ba      	ldr	r2, [r7, #24]
 8008e26:	693b      	ldr	r3, [r7, #16]
 8008e28:	4313      	orrs	r3, r2
 8008e2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008e2c:	697b      	ldr	r3, [r7, #20]
 8008e2e:	69ba      	ldr	r2, [r7, #24]
 8008e30:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008e32:	697b      	ldr	r3, [r7, #20]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008e38:	693b      	ldr	r3, [r7, #16]
 8008e3a:	43db      	mvns	r3, r3
 8008e3c:	69ba      	ldr	r2, [r7, #24]
 8008e3e:	4013      	ands	r3, r2
 8008e40:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	685b      	ldr	r3, [r3, #4]
 8008e46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d003      	beq.n	8008e56 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8008e4e:	69ba      	ldr	r2, [r7, #24]
 8008e50:	693b      	ldr	r3, [r7, #16]
 8008e52:	4313      	orrs	r3, r2
 8008e54:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008e56:	697b      	ldr	r3, [r7, #20]
 8008e58:	69ba      	ldr	r2, [r7, #24]
 8008e5a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8008e5c:	69fb      	ldr	r3, [r7, #28]
 8008e5e:	3301      	adds	r3, #1
 8008e60:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008e62:	683b      	ldr	r3, [r7, #0]
 8008e64:	681a      	ldr	r2, [r3, #0]
 8008e66:	69fb      	ldr	r3, [r7, #28]
 8008e68:	fa22 f303 	lsr.w	r3, r2, r3
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	f47f ae63 	bne.w	8008b38 <HAL_GPIO_Init+0x14>
  }
}
 8008e72:	bf00      	nop
 8008e74:	bf00      	nop
 8008e76:	3724      	adds	r7, #36	@ 0x24
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7e:	4770      	bx	lr
 8008e80:	58000400 	.word	0x58000400

08008e84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008e84:	b480      	push	{r7}
 8008e86:	b083      	sub	sp, #12
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
 8008e8c:	460b      	mov	r3, r1
 8008e8e:	807b      	strh	r3, [r7, #2]
 8008e90:	4613      	mov	r3, r2
 8008e92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008e94:	787b      	ldrb	r3, [r7, #1]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d003      	beq.n	8008ea2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008e9a:	887a      	ldrh	r2, [r7, #2]
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8008ea0:	e003      	b.n	8008eaa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8008ea2:	887b      	ldrh	r3, [r7, #2]
 8008ea4:	041a      	lsls	r2, r3, #16
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	619a      	str	r2, [r3, #24]
}
 8008eaa:	bf00      	nop
 8008eac:	370c      	adds	r7, #12
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb4:	4770      	bx	lr
	...

08008eb8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	b082      	sub	sp, #8
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d101      	bne.n	8008eca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008ec6:	2301      	movs	r3, #1
 8008ec8:	e08b      	b.n	8008fe2 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ed0:	b2db      	uxtb	r3, r3
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d106      	bne.n	8008ee4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2200      	movs	r2, #0
 8008eda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008ede:	6878      	ldr	r0, [r7, #4]
 8008ee0:	f7f8 f8b8 	bl	8001054 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2224      	movs	r2, #36	@ 0x24
 8008ee8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	681a      	ldr	r2, [r3, #0]
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f022 0201 	bic.w	r2, r2, #1
 8008efa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	685a      	ldr	r2, [r3, #4]
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008f08:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	689a      	ldr	r2, [r3, #8]
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008f18:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	68db      	ldr	r3, [r3, #12]
 8008f1e:	2b01      	cmp	r3, #1
 8008f20:	d107      	bne.n	8008f32 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	689a      	ldr	r2, [r3, #8]
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008f2e:	609a      	str	r2, [r3, #8]
 8008f30:	e006      	b.n	8008f40 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	689a      	ldr	r2, [r3, #8]
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8008f3e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	68db      	ldr	r3, [r3, #12]
 8008f44:	2b02      	cmp	r3, #2
 8008f46:	d108      	bne.n	8008f5a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	685a      	ldr	r2, [r3, #4]
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008f56:	605a      	str	r2, [r3, #4]
 8008f58:	e007      	b.n	8008f6a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	685a      	ldr	r2, [r3, #4]
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008f68:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	6859      	ldr	r1, [r3, #4]
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681a      	ldr	r2, [r3, #0]
 8008f74:	4b1d      	ldr	r3, [pc, #116]	@ (8008fec <HAL_I2C_Init+0x134>)
 8008f76:	430b      	orrs	r3, r1
 8008f78:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	68da      	ldr	r2, [r3, #12]
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008f88:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	691a      	ldr	r2, [r3, #16]
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	695b      	ldr	r3, [r3, #20]
 8008f92:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	699b      	ldr	r3, [r3, #24]
 8008f9a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	430a      	orrs	r2, r1
 8008fa2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	69d9      	ldr	r1, [r3, #28]
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	6a1a      	ldr	r2, [r3, #32]
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	430a      	orrs	r2, r1
 8008fb2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	681a      	ldr	r2, [r3, #0]
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	f042 0201 	orr.w	r2, r2, #1
 8008fc2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2220      	movs	r2, #32
 8008fce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2200      	movs	r2, #0
 8008fdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8008fe0:	2300      	movs	r3, #0
}
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	3708      	adds	r7, #8
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	bd80      	pop	{r7, pc}
 8008fea:	bf00      	nop
 8008fec:	02008000 	.word	0x02008000

08008ff0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008ff0:	b480      	push	{r7}
 8008ff2:	b083      	sub	sp, #12
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
 8008ff8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009000:	b2db      	uxtb	r3, r3
 8009002:	2b20      	cmp	r3, #32
 8009004:	d138      	bne.n	8009078 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800900c:	2b01      	cmp	r3, #1
 800900e:	d101      	bne.n	8009014 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009010:	2302      	movs	r3, #2
 8009012:	e032      	b.n	800907a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	2201      	movs	r2, #1
 8009018:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2224      	movs	r2, #36	@ 0x24
 8009020:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	681a      	ldr	r2, [r3, #0]
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	f022 0201 	bic.w	r2, r2, #1
 8009032:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	681a      	ldr	r2, [r3, #0]
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009042:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	6819      	ldr	r1, [r3, #0]
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	683a      	ldr	r2, [r7, #0]
 8009050:	430a      	orrs	r2, r1
 8009052:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	681a      	ldr	r2, [r3, #0]
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f042 0201 	orr.w	r2, r2, #1
 8009062:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2220      	movs	r2, #32
 8009068:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2200      	movs	r2, #0
 8009070:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009074:	2300      	movs	r3, #0
 8009076:	e000      	b.n	800907a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009078:	2302      	movs	r3, #2
  }
}
 800907a:	4618      	mov	r0, r3
 800907c:	370c      	adds	r7, #12
 800907e:	46bd      	mov	sp, r7
 8009080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009084:	4770      	bx	lr

08009086 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009086:	b480      	push	{r7}
 8009088:	b085      	sub	sp, #20
 800908a:	af00      	add	r7, sp, #0
 800908c:	6078      	str	r0, [r7, #4]
 800908e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009096:	b2db      	uxtb	r3, r3
 8009098:	2b20      	cmp	r3, #32
 800909a:	d139      	bne.n	8009110 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80090a2:	2b01      	cmp	r3, #1
 80090a4:	d101      	bne.n	80090aa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80090a6:	2302      	movs	r3, #2
 80090a8:	e033      	b.n	8009112 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	2201      	movs	r2, #1
 80090ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	2224      	movs	r2, #36	@ 0x24
 80090b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	681a      	ldr	r2, [r3, #0]
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	f022 0201 	bic.w	r2, r2, #1
 80090c8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80090d8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80090da:	683b      	ldr	r3, [r7, #0]
 80090dc:	021b      	lsls	r3, r3, #8
 80090de:	68fa      	ldr	r2, [r7, #12]
 80090e0:	4313      	orrs	r3, r2
 80090e2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	68fa      	ldr	r2, [r7, #12]
 80090ea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	681a      	ldr	r2, [r3, #0]
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	f042 0201 	orr.w	r2, r2, #1
 80090fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2220      	movs	r2, #32
 8009100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2200      	movs	r2, #0
 8009108:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800910c:	2300      	movs	r3, #0
 800910e:	e000      	b.n	8009112 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009110:	2302      	movs	r3, #2
  }
}
 8009112:	4618      	mov	r0, r3
 8009114:	3714      	adds	r7, #20
 8009116:	46bd      	mov	sp, r7
 8009118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911c:	4770      	bx	lr
	...

08009120 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8009120:	b580      	push	{r7, lr}
 8009122:	b084      	sub	sp, #16
 8009124:	af00      	add	r7, sp, #0
 8009126:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8009128:	4b19      	ldr	r3, [pc, #100]	@ (8009190 <HAL_PWREx_ConfigSupply+0x70>)
 800912a:	68db      	ldr	r3, [r3, #12]
 800912c:	f003 0304 	and.w	r3, r3, #4
 8009130:	2b04      	cmp	r3, #4
 8009132:	d00a      	beq.n	800914a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8009134:	4b16      	ldr	r3, [pc, #88]	@ (8009190 <HAL_PWREx_ConfigSupply+0x70>)
 8009136:	68db      	ldr	r3, [r3, #12]
 8009138:	f003 0307 	and.w	r3, r3, #7
 800913c:	687a      	ldr	r2, [r7, #4]
 800913e:	429a      	cmp	r2, r3
 8009140:	d001      	beq.n	8009146 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8009142:	2301      	movs	r3, #1
 8009144:	e01f      	b.n	8009186 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8009146:	2300      	movs	r3, #0
 8009148:	e01d      	b.n	8009186 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800914a:	4b11      	ldr	r3, [pc, #68]	@ (8009190 <HAL_PWREx_ConfigSupply+0x70>)
 800914c:	68db      	ldr	r3, [r3, #12]
 800914e:	f023 0207 	bic.w	r2, r3, #7
 8009152:	490f      	ldr	r1, [pc, #60]	@ (8009190 <HAL_PWREx_ConfigSupply+0x70>)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	4313      	orrs	r3, r2
 8009158:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800915a:	f7fc f90d 	bl	8005378 <HAL_GetTick>
 800915e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009160:	e009      	b.n	8009176 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8009162:	f7fc f909 	bl	8005378 <HAL_GetTick>
 8009166:	4602      	mov	r2, r0
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	1ad3      	subs	r3, r2, r3
 800916c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009170:	d901      	bls.n	8009176 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8009172:	2301      	movs	r3, #1
 8009174:	e007      	b.n	8009186 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009176:	4b06      	ldr	r3, [pc, #24]	@ (8009190 <HAL_PWREx_ConfigSupply+0x70>)
 8009178:	685b      	ldr	r3, [r3, #4]
 800917a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800917e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009182:	d1ee      	bne.n	8009162 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8009184:	2300      	movs	r3, #0
}
 8009186:	4618      	mov	r0, r3
 8009188:	3710      	adds	r7, #16
 800918a:	46bd      	mov	sp, r7
 800918c:	bd80      	pop	{r7, pc}
 800918e:	bf00      	nop
 8009190:	58024800 	.word	0x58024800

08009194 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009194:	b580      	push	{r7, lr}
 8009196:	b08c      	sub	sp, #48	@ 0x30
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d102      	bne.n	80091a8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80091a2:	2301      	movs	r3, #1
 80091a4:	f000 bc1f 	b.w	80099e6 <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	f003 0301 	and.w	r3, r3, #1
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	f000 80b3 	beq.w	800931c <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80091b6:	4b95      	ldr	r3, [pc, #596]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 80091b8:	691b      	ldr	r3, [r3, #16]
 80091ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80091be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80091c0:	4b92      	ldr	r3, [pc, #584]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 80091c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80091c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091c8:	2b10      	cmp	r3, #16
 80091ca:	d007      	beq.n	80091dc <HAL_RCC_OscConfig+0x48>
 80091cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091ce:	2b18      	cmp	r3, #24
 80091d0:	d112      	bne.n	80091f8 <HAL_RCC_OscConfig+0x64>
 80091d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091d4:	f003 0303 	and.w	r3, r3, #3
 80091d8:	2b02      	cmp	r3, #2
 80091da:	d10d      	bne.n	80091f8 <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80091dc:	4b8b      	ldr	r3, [pc, #556]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	f000 8098 	beq.w	800931a <HAL_RCC_OscConfig+0x186>
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	685b      	ldr	r3, [r3, #4]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	f040 8093 	bne.w	800931a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80091f4:	2301      	movs	r3, #1
 80091f6:	e3f6      	b.n	80099e6 <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	685b      	ldr	r3, [r3, #4]
 80091fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009200:	d106      	bne.n	8009210 <HAL_RCC_OscConfig+0x7c>
 8009202:	4b82      	ldr	r3, [pc, #520]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	4a81      	ldr	r2, [pc, #516]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 8009208:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800920c:	6013      	str	r3, [r2, #0]
 800920e:	e058      	b.n	80092c2 <HAL_RCC_OscConfig+0x12e>
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	685b      	ldr	r3, [r3, #4]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d112      	bne.n	800923e <HAL_RCC_OscConfig+0xaa>
 8009218:	4b7c      	ldr	r3, [pc, #496]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	4a7b      	ldr	r2, [pc, #492]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 800921e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009222:	6013      	str	r3, [r2, #0]
 8009224:	4b79      	ldr	r3, [pc, #484]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	4a78      	ldr	r2, [pc, #480]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 800922a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800922e:	6013      	str	r3, [r2, #0]
 8009230:	4b76      	ldr	r3, [pc, #472]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	4a75      	ldr	r2, [pc, #468]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 8009236:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800923a:	6013      	str	r3, [r2, #0]
 800923c:	e041      	b.n	80092c2 <HAL_RCC_OscConfig+0x12e>
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	685b      	ldr	r3, [r3, #4]
 8009242:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009246:	d112      	bne.n	800926e <HAL_RCC_OscConfig+0xda>
 8009248:	4b70      	ldr	r3, [pc, #448]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	4a6f      	ldr	r2, [pc, #444]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 800924e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009252:	6013      	str	r3, [r2, #0]
 8009254:	4b6d      	ldr	r3, [pc, #436]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	4a6c      	ldr	r2, [pc, #432]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 800925a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800925e:	6013      	str	r3, [r2, #0]
 8009260:	4b6a      	ldr	r3, [pc, #424]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	4a69      	ldr	r2, [pc, #420]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 8009266:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800926a:	6013      	str	r3, [r2, #0]
 800926c:	e029      	b.n	80092c2 <HAL_RCC_OscConfig+0x12e>
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	685b      	ldr	r3, [r3, #4]
 8009272:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8009276:	d112      	bne.n	800929e <HAL_RCC_OscConfig+0x10a>
 8009278:	4b64      	ldr	r3, [pc, #400]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	4a63      	ldr	r2, [pc, #396]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 800927e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009282:	6013      	str	r3, [r2, #0]
 8009284:	4b61      	ldr	r3, [pc, #388]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	4a60      	ldr	r2, [pc, #384]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 800928a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800928e:	6013      	str	r3, [r2, #0]
 8009290:	4b5e      	ldr	r3, [pc, #376]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	4a5d      	ldr	r2, [pc, #372]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 8009296:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800929a:	6013      	str	r3, [r2, #0]
 800929c:	e011      	b.n	80092c2 <HAL_RCC_OscConfig+0x12e>
 800929e:	4b5b      	ldr	r3, [pc, #364]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	4a5a      	ldr	r2, [pc, #360]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 80092a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80092a8:	6013      	str	r3, [r2, #0]
 80092aa:	4b58      	ldr	r3, [pc, #352]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	4a57      	ldr	r2, [pc, #348]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 80092b0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80092b4:	6013      	str	r3, [r2, #0]
 80092b6:	4b55      	ldr	r3, [pc, #340]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	4a54      	ldr	r2, [pc, #336]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 80092bc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80092c0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	685b      	ldr	r3, [r3, #4]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d013      	beq.n	80092f2 <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80092ca:	f7fc f855 	bl	8005378 <HAL_GetTick>
 80092ce:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80092d0:	e008      	b.n	80092e4 <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80092d2:	f7fc f851 	bl	8005378 <HAL_GetTick>
 80092d6:	4602      	mov	r2, r0
 80092d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092da:	1ad3      	subs	r3, r2, r3
 80092dc:	2b64      	cmp	r3, #100	@ 0x64
 80092de:	d901      	bls.n	80092e4 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 80092e0:	2303      	movs	r3, #3
 80092e2:	e380      	b.n	80099e6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80092e4:	4b49      	ldr	r3, [pc, #292]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d0f0      	beq.n	80092d2 <HAL_RCC_OscConfig+0x13e>
 80092f0:	e014      	b.n	800931c <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80092f2:	f7fc f841 	bl	8005378 <HAL_GetTick>
 80092f6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80092f8:	e008      	b.n	800930c <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80092fa:	f7fc f83d 	bl	8005378 <HAL_GetTick>
 80092fe:	4602      	mov	r2, r0
 8009300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009302:	1ad3      	subs	r3, r2, r3
 8009304:	2b64      	cmp	r3, #100	@ 0x64
 8009306:	d901      	bls.n	800930c <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 8009308:	2303      	movs	r3, #3
 800930a:	e36c      	b.n	80099e6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800930c:	4b3f      	ldr	r3, [pc, #252]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009314:	2b00      	cmp	r3, #0
 8009316:	d1f0      	bne.n	80092fa <HAL_RCC_OscConfig+0x166>
 8009318:	e000      	b.n	800931c <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800931a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	f003 0302 	and.w	r3, r3, #2
 8009324:	2b00      	cmp	r3, #0
 8009326:	f000 808c 	beq.w	8009442 <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800932a:	4b38      	ldr	r3, [pc, #224]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 800932c:	691b      	ldr	r3, [r3, #16]
 800932e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009332:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009334:	4b35      	ldr	r3, [pc, #212]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 8009336:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009338:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800933a:	6a3b      	ldr	r3, [r7, #32]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d007      	beq.n	8009350 <HAL_RCC_OscConfig+0x1bc>
 8009340:	6a3b      	ldr	r3, [r7, #32]
 8009342:	2b18      	cmp	r3, #24
 8009344:	d137      	bne.n	80093b6 <HAL_RCC_OscConfig+0x222>
 8009346:	69fb      	ldr	r3, [r7, #28]
 8009348:	f003 0303 	and.w	r3, r3, #3
 800934c:	2b00      	cmp	r3, #0
 800934e:	d132      	bne.n	80093b6 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009350:	4b2e      	ldr	r3, [pc, #184]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	f003 0304 	and.w	r3, r3, #4
 8009358:	2b00      	cmp	r3, #0
 800935a:	d005      	beq.n	8009368 <HAL_RCC_OscConfig+0x1d4>
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	68db      	ldr	r3, [r3, #12]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d101      	bne.n	8009368 <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 8009364:	2301      	movs	r3, #1
 8009366:	e33e      	b.n	80099e6 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009368:	4b28      	ldr	r3, [pc, #160]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	f023 0219 	bic.w	r2, r3, #25
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	68db      	ldr	r3, [r3, #12]
 8009374:	4925      	ldr	r1, [pc, #148]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 8009376:	4313      	orrs	r3, r2
 8009378:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800937a:	f7fb fffd 	bl	8005378 <HAL_GetTick>
 800937e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009380:	e008      	b.n	8009394 <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009382:	f7fb fff9 	bl	8005378 <HAL_GetTick>
 8009386:	4602      	mov	r2, r0
 8009388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800938a:	1ad3      	subs	r3, r2, r3
 800938c:	2b02      	cmp	r3, #2
 800938e:	d901      	bls.n	8009394 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8009390:	2303      	movs	r3, #3
 8009392:	e328      	b.n	80099e6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009394:	4b1d      	ldr	r3, [pc, #116]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	f003 0304 	and.w	r3, r3, #4
 800939c:	2b00      	cmp	r3, #0
 800939e:	d0f0      	beq.n	8009382 <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80093a0:	4b1a      	ldr	r3, [pc, #104]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 80093a2:	685b      	ldr	r3, [r3, #4]
 80093a4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	691b      	ldr	r3, [r3, #16]
 80093ac:	061b      	lsls	r3, r3, #24
 80093ae:	4917      	ldr	r1, [pc, #92]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 80093b0:	4313      	orrs	r3, r2
 80093b2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80093b4:	e045      	b.n	8009442 <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	68db      	ldr	r3, [r3, #12]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d028      	beq.n	8009410 <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80093be:	4b13      	ldr	r3, [pc, #76]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	f023 0219 	bic.w	r2, r3, #25
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	68db      	ldr	r3, [r3, #12]
 80093ca:	4910      	ldr	r1, [pc, #64]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 80093cc:	4313      	orrs	r3, r2
 80093ce:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80093d0:	f7fb ffd2 	bl	8005378 <HAL_GetTick>
 80093d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80093d6:	e008      	b.n	80093ea <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80093d8:	f7fb ffce 	bl	8005378 <HAL_GetTick>
 80093dc:	4602      	mov	r2, r0
 80093de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093e0:	1ad3      	subs	r3, r2, r3
 80093e2:	2b02      	cmp	r3, #2
 80093e4:	d901      	bls.n	80093ea <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 80093e6:	2303      	movs	r3, #3
 80093e8:	e2fd      	b.n	80099e6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80093ea:	4b08      	ldr	r3, [pc, #32]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	f003 0304 	and.w	r3, r3, #4
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d0f0      	beq.n	80093d8 <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80093f6:	4b05      	ldr	r3, [pc, #20]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 80093f8:	685b      	ldr	r3, [r3, #4]
 80093fa:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	691b      	ldr	r3, [r3, #16]
 8009402:	061b      	lsls	r3, r3, #24
 8009404:	4901      	ldr	r1, [pc, #4]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 8009406:	4313      	orrs	r3, r2
 8009408:	604b      	str	r3, [r1, #4]
 800940a:	e01a      	b.n	8009442 <HAL_RCC_OscConfig+0x2ae>
 800940c:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009410:	4b97      	ldr	r3, [pc, #604]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	4a96      	ldr	r2, [pc, #600]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 8009416:	f023 0301 	bic.w	r3, r3, #1
 800941a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800941c:	f7fb ffac 	bl	8005378 <HAL_GetTick>
 8009420:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009422:	e008      	b.n	8009436 <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009424:	f7fb ffa8 	bl	8005378 <HAL_GetTick>
 8009428:	4602      	mov	r2, r0
 800942a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800942c:	1ad3      	subs	r3, r2, r3
 800942e:	2b02      	cmp	r3, #2
 8009430:	d901      	bls.n	8009436 <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 8009432:	2303      	movs	r3, #3
 8009434:	e2d7      	b.n	80099e6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009436:	4b8e      	ldr	r3, [pc, #568]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f003 0304 	and.w	r3, r3, #4
 800943e:	2b00      	cmp	r3, #0
 8009440:	d1f0      	bne.n	8009424 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	f003 0310 	and.w	r3, r3, #16
 800944a:	2b00      	cmp	r3, #0
 800944c:	d06a      	beq.n	8009524 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800944e:	4b88      	ldr	r3, [pc, #544]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 8009450:	691b      	ldr	r3, [r3, #16]
 8009452:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009456:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009458:	4b85      	ldr	r3, [pc, #532]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 800945a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800945c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800945e:	69bb      	ldr	r3, [r7, #24]
 8009460:	2b08      	cmp	r3, #8
 8009462:	d007      	beq.n	8009474 <HAL_RCC_OscConfig+0x2e0>
 8009464:	69bb      	ldr	r3, [r7, #24]
 8009466:	2b18      	cmp	r3, #24
 8009468:	d11b      	bne.n	80094a2 <HAL_RCC_OscConfig+0x30e>
 800946a:	697b      	ldr	r3, [r7, #20]
 800946c:	f003 0303 	and.w	r3, r3, #3
 8009470:	2b01      	cmp	r3, #1
 8009472:	d116      	bne.n	80094a2 <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009474:	4b7e      	ldr	r3, [pc, #504]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800947c:	2b00      	cmp	r3, #0
 800947e:	d005      	beq.n	800948c <HAL_RCC_OscConfig+0x2f8>
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	69db      	ldr	r3, [r3, #28]
 8009484:	2b80      	cmp	r3, #128	@ 0x80
 8009486:	d001      	beq.n	800948c <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 8009488:	2301      	movs	r3, #1
 800948a:	e2ac      	b.n	80099e6 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800948c:	4b78      	ldr	r3, [pc, #480]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 800948e:	68db      	ldr	r3, [r3, #12]
 8009490:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	6a1b      	ldr	r3, [r3, #32]
 8009498:	061b      	lsls	r3, r3, #24
 800949a:	4975      	ldr	r1, [pc, #468]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 800949c:	4313      	orrs	r3, r2
 800949e:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80094a0:	e040      	b.n	8009524 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	69db      	ldr	r3, [r3, #28]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d023      	beq.n	80094f2 <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80094aa:	4b71      	ldr	r3, [pc, #452]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	4a70      	ldr	r2, [pc, #448]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 80094b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80094b6:	f7fb ff5f 	bl	8005378 <HAL_GetTick>
 80094ba:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80094bc:	e008      	b.n	80094d0 <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80094be:	f7fb ff5b 	bl	8005378 <HAL_GetTick>
 80094c2:	4602      	mov	r2, r0
 80094c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094c6:	1ad3      	subs	r3, r2, r3
 80094c8:	2b02      	cmp	r3, #2
 80094ca:	d901      	bls.n	80094d0 <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 80094cc:	2303      	movs	r3, #3
 80094ce:	e28a      	b.n	80099e6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80094d0:	4b67      	ldr	r3, [pc, #412]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d0f0      	beq.n	80094be <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80094dc:	4b64      	ldr	r3, [pc, #400]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 80094de:	68db      	ldr	r3, [r3, #12]
 80094e0:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	6a1b      	ldr	r3, [r3, #32]
 80094e8:	061b      	lsls	r3, r3, #24
 80094ea:	4961      	ldr	r1, [pc, #388]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 80094ec:	4313      	orrs	r3, r2
 80094ee:	60cb      	str	r3, [r1, #12]
 80094f0:	e018      	b.n	8009524 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80094f2:	4b5f      	ldr	r3, [pc, #380]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	4a5e      	ldr	r2, [pc, #376]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 80094f8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80094fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80094fe:	f7fb ff3b 	bl	8005378 <HAL_GetTick>
 8009502:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009504:	e008      	b.n	8009518 <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009506:	f7fb ff37 	bl	8005378 <HAL_GetTick>
 800950a:	4602      	mov	r2, r0
 800950c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800950e:	1ad3      	subs	r3, r2, r3
 8009510:	2b02      	cmp	r3, #2
 8009512:	d901      	bls.n	8009518 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8009514:	2303      	movs	r3, #3
 8009516:	e266      	b.n	80099e6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009518:	4b55      	ldr	r3, [pc, #340]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009520:	2b00      	cmp	r3, #0
 8009522:	d1f0      	bne.n	8009506 <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	f003 0308 	and.w	r3, r3, #8
 800952c:	2b00      	cmp	r3, #0
 800952e:	d036      	beq.n	800959e <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	695b      	ldr	r3, [r3, #20]
 8009534:	2b00      	cmp	r3, #0
 8009536:	d019      	beq.n	800956c <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009538:	4b4d      	ldr	r3, [pc, #308]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 800953a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800953c:	4a4c      	ldr	r2, [pc, #304]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 800953e:	f043 0301 	orr.w	r3, r3, #1
 8009542:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009544:	f7fb ff18 	bl	8005378 <HAL_GetTick>
 8009548:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800954a:	e008      	b.n	800955e <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800954c:	f7fb ff14 	bl	8005378 <HAL_GetTick>
 8009550:	4602      	mov	r2, r0
 8009552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009554:	1ad3      	subs	r3, r2, r3
 8009556:	2b02      	cmp	r3, #2
 8009558:	d901      	bls.n	800955e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800955a:	2303      	movs	r3, #3
 800955c:	e243      	b.n	80099e6 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800955e:	4b44      	ldr	r3, [pc, #272]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 8009560:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009562:	f003 0302 	and.w	r3, r3, #2
 8009566:	2b00      	cmp	r3, #0
 8009568:	d0f0      	beq.n	800954c <HAL_RCC_OscConfig+0x3b8>
 800956a:	e018      	b.n	800959e <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800956c:	4b40      	ldr	r3, [pc, #256]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 800956e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009570:	4a3f      	ldr	r2, [pc, #252]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 8009572:	f023 0301 	bic.w	r3, r3, #1
 8009576:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009578:	f7fb fefe 	bl	8005378 <HAL_GetTick>
 800957c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800957e:	e008      	b.n	8009592 <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009580:	f7fb fefa 	bl	8005378 <HAL_GetTick>
 8009584:	4602      	mov	r2, r0
 8009586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009588:	1ad3      	subs	r3, r2, r3
 800958a:	2b02      	cmp	r3, #2
 800958c:	d901      	bls.n	8009592 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800958e:	2303      	movs	r3, #3
 8009590:	e229      	b.n	80099e6 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009592:	4b37      	ldr	r3, [pc, #220]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 8009594:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009596:	f003 0302 	and.w	r3, r3, #2
 800959a:	2b00      	cmp	r3, #0
 800959c:	d1f0      	bne.n	8009580 <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	f003 0320 	and.w	r3, r3, #32
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d036      	beq.n	8009618 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	699b      	ldr	r3, [r3, #24]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d019      	beq.n	80095e6 <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80095b2:	4b2f      	ldr	r3, [pc, #188]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	4a2e      	ldr	r2, [pc, #184]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 80095b8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80095bc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80095be:	f7fb fedb 	bl	8005378 <HAL_GetTick>
 80095c2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80095c4:	e008      	b.n	80095d8 <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80095c6:	f7fb fed7 	bl	8005378 <HAL_GetTick>
 80095ca:	4602      	mov	r2, r0
 80095cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ce:	1ad3      	subs	r3, r2, r3
 80095d0:	2b02      	cmp	r3, #2
 80095d2:	d901      	bls.n	80095d8 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80095d4:	2303      	movs	r3, #3
 80095d6:	e206      	b.n	80099e6 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80095d8:	4b25      	ldr	r3, [pc, #148]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d0f0      	beq.n	80095c6 <HAL_RCC_OscConfig+0x432>
 80095e4:	e018      	b.n	8009618 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80095e6:	4b22      	ldr	r3, [pc, #136]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	4a21      	ldr	r2, [pc, #132]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 80095ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80095f0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80095f2:	f7fb fec1 	bl	8005378 <HAL_GetTick>
 80095f6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80095f8:	e008      	b.n	800960c <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80095fa:	f7fb febd 	bl	8005378 <HAL_GetTick>
 80095fe:	4602      	mov	r2, r0
 8009600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009602:	1ad3      	subs	r3, r2, r3
 8009604:	2b02      	cmp	r3, #2
 8009606:	d901      	bls.n	800960c <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8009608:	2303      	movs	r3, #3
 800960a:	e1ec      	b.n	80099e6 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800960c:	4b18      	ldr	r3, [pc, #96]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009614:	2b00      	cmp	r3, #0
 8009616:	d1f0      	bne.n	80095fa <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	f003 0304 	and.w	r3, r3, #4
 8009620:	2b00      	cmp	r3, #0
 8009622:	f000 80af 	beq.w	8009784 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8009626:	4b13      	ldr	r3, [pc, #76]	@ (8009674 <HAL_RCC_OscConfig+0x4e0>)
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	4a12      	ldr	r2, [pc, #72]	@ (8009674 <HAL_RCC_OscConfig+0x4e0>)
 800962c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009630:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009632:	f7fb fea1 	bl	8005378 <HAL_GetTick>
 8009636:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009638:	e008      	b.n	800964c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800963a:	f7fb fe9d 	bl	8005378 <HAL_GetTick>
 800963e:	4602      	mov	r2, r0
 8009640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009642:	1ad3      	subs	r3, r2, r3
 8009644:	2b64      	cmp	r3, #100	@ 0x64
 8009646:	d901      	bls.n	800964c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 8009648:	2303      	movs	r3, #3
 800964a:	e1cc      	b.n	80099e6 <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800964c:	4b09      	ldr	r3, [pc, #36]	@ (8009674 <HAL_RCC_OscConfig+0x4e0>)
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009654:	2b00      	cmp	r3, #0
 8009656:	d0f0      	beq.n	800963a <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	689b      	ldr	r3, [r3, #8]
 800965c:	2b01      	cmp	r3, #1
 800965e:	d10b      	bne.n	8009678 <HAL_RCC_OscConfig+0x4e4>
 8009660:	4b03      	ldr	r3, [pc, #12]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 8009662:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009664:	4a02      	ldr	r2, [pc, #8]	@ (8009670 <HAL_RCC_OscConfig+0x4dc>)
 8009666:	f043 0301 	orr.w	r3, r3, #1
 800966a:	6713      	str	r3, [r2, #112]	@ 0x70
 800966c:	e05b      	b.n	8009726 <HAL_RCC_OscConfig+0x592>
 800966e:	bf00      	nop
 8009670:	58024400 	.word	0x58024400
 8009674:	58024800 	.word	0x58024800
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	689b      	ldr	r3, [r3, #8]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d112      	bne.n	80096a6 <HAL_RCC_OscConfig+0x512>
 8009680:	4b9d      	ldr	r3, [pc, #628]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 8009682:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009684:	4a9c      	ldr	r2, [pc, #624]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 8009686:	f023 0301 	bic.w	r3, r3, #1
 800968a:	6713      	str	r3, [r2, #112]	@ 0x70
 800968c:	4b9a      	ldr	r3, [pc, #616]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 800968e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009690:	4a99      	ldr	r2, [pc, #612]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 8009692:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009696:	6713      	str	r3, [r2, #112]	@ 0x70
 8009698:	4b97      	ldr	r3, [pc, #604]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 800969a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800969c:	4a96      	ldr	r2, [pc, #600]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 800969e:	f023 0304 	bic.w	r3, r3, #4
 80096a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80096a4:	e03f      	b.n	8009726 <HAL_RCC_OscConfig+0x592>
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	689b      	ldr	r3, [r3, #8]
 80096aa:	2b05      	cmp	r3, #5
 80096ac:	d112      	bne.n	80096d4 <HAL_RCC_OscConfig+0x540>
 80096ae:	4b92      	ldr	r3, [pc, #584]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 80096b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80096b2:	4a91      	ldr	r2, [pc, #580]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 80096b4:	f043 0304 	orr.w	r3, r3, #4
 80096b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80096ba:	4b8f      	ldr	r3, [pc, #572]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 80096bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80096be:	4a8e      	ldr	r2, [pc, #568]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 80096c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80096c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80096c6:	4b8c      	ldr	r3, [pc, #560]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 80096c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80096ca:	4a8b      	ldr	r2, [pc, #556]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 80096cc:	f043 0301 	orr.w	r3, r3, #1
 80096d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80096d2:	e028      	b.n	8009726 <HAL_RCC_OscConfig+0x592>
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	689b      	ldr	r3, [r3, #8]
 80096d8:	2b85      	cmp	r3, #133	@ 0x85
 80096da:	d112      	bne.n	8009702 <HAL_RCC_OscConfig+0x56e>
 80096dc:	4b86      	ldr	r3, [pc, #536]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 80096de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80096e0:	4a85      	ldr	r2, [pc, #532]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 80096e2:	f043 0304 	orr.w	r3, r3, #4
 80096e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80096e8:	4b83      	ldr	r3, [pc, #524]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 80096ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80096ec:	4a82      	ldr	r2, [pc, #520]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 80096ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80096f4:	4b80      	ldr	r3, [pc, #512]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 80096f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80096f8:	4a7f      	ldr	r2, [pc, #508]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 80096fa:	f043 0301 	orr.w	r3, r3, #1
 80096fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8009700:	e011      	b.n	8009726 <HAL_RCC_OscConfig+0x592>
 8009702:	4b7d      	ldr	r3, [pc, #500]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 8009704:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009706:	4a7c      	ldr	r2, [pc, #496]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 8009708:	f023 0301 	bic.w	r3, r3, #1
 800970c:	6713      	str	r3, [r2, #112]	@ 0x70
 800970e:	4b7a      	ldr	r3, [pc, #488]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 8009710:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009712:	4a79      	ldr	r2, [pc, #484]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 8009714:	f023 0304 	bic.w	r3, r3, #4
 8009718:	6713      	str	r3, [r2, #112]	@ 0x70
 800971a:	4b77      	ldr	r3, [pc, #476]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 800971c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800971e:	4a76      	ldr	r2, [pc, #472]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 8009720:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009724:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	689b      	ldr	r3, [r3, #8]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d015      	beq.n	800975a <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800972e:	f7fb fe23 	bl	8005378 <HAL_GetTick>
 8009732:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009734:	e00a      	b.n	800974c <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009736:	f7fb fe1f 	bl	8005378 <HAL_GetTick>
 800973a:	4602      	mov	r2, r0
 800973c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800973e:	1ad3      	subs	r3, r2, r3
 8009740:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009744:	4293      	cmp	r3, r2
 8009746:	d901      	bls.n	800974c <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 8009748:	2303      	movs	r3, #3
 800974a:	e14c      	b.n	80099e6 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800974c:	4b6a      	ldr	r3, [pc, #424]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 800974e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009750:	f003 0302 	and.w	r3, r3, #2
 8009754:	2b00      	cmp	r3, #0
 8009756:	d0ee      	beq.n	8009736 <HAL_RCC_OscConfig+0x5a2>
 8009758:	e014      	b.n	8009784 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800975a:	f7fb fe0d 	bl	8005378 <HAL_GetTick>
 800975e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009760:	e00a      	b.n	8009778 <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009762:	f7fb fe09 	bl	8005378 <HAL_GetTick>
 8009766:	4602      	mov	r2, r0
 8009768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800976a:	1ad3      	subs	r3, r2, r3
 800976c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009770:	4293      	cmp	r3, r2
 8009772:	d901      	bls.n	8009778 <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 8009774:	2303      	movs	r3, #3
 8009776:	e136      	b.n	80099e6 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009778:	4b5f      	ldr	r3, [pc, #380]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 800977a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800977c:	f003 0302 	and.w	r3, r3, #2
 8009780:	2b00      	cmp	r3, #0
 8009782:	d1ee      	bne.n	8009762 <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009788:	2b00      	cmp	r3, #0
 800978a:	f000 812b 	beq.w	80099e4 <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800978e:	4b5a      	ldr	r3, [pc, #360]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 8009790:	691b      	ldr	r3, [r3, #16]
 8009792:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009796:	2b18      	cmp	r3, #24
 8009798:	f000 80bb 	beq.w	8009912 <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097a0:	2b02      	cmp	r3, #2
 80097a2:	f040 8095 	bne.w	80098d0 <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80097a6:	4b54      	ldr	r3, [pc, #336]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	4a53      	ldr	r2, [pc, #332]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 80097ac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80097b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80097b2:	f7fb fde1 	bl	8005378 <HAL_GetTick>
 80097b6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80097b8:	e008      	b.n	80097cc <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80097ba:	f7fb fddd 	bl	8005378 <HAL_GetTick>
 80097be:	4602      	mov	r2, r0
 80097c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097c2:	1ad3      	subs	r3, r2, r3
 80097c4:	2b02      	cmp	r3, #2
 80097c6:	d901      	bls.n	80097cc <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 80097c8:	2303      	movs	r3, #3
 80097ca:	e10c      	b.n	80099e6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80097cc:	4b4a      	ldr	r3, [pc, #296]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d1f0      	bne.n	80097ba <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80097d8:	4b47      	ldr	r3, [pc, #284]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 80097da:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80097dc:	4b47      	ldr	r3, [pc, #284]	@ (80098fc <HAL_RCC_OscConfig+0x768>)
 80097de:	4013      	ands	r3, r2
 80097e0:	687a      	ldr	r2, [r7, #4]
 80097e2:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80097e4:	687a      	ldr	r2, [r7, #4]
 80097e6:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80097e8:	0112      	lsls	r2, r2, #4
 80097ea:	430a      	orrs	r2, r1
 80097ec:	4942      	ldr	r1, [pc, #264]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 80097ee:	4313      	orrs	r3, r2
 80097f0:	628b      	str	r3, [r1, #40]	@ 0x28
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097f6:	3b01      	subs	r3, #1
 80097f8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009800:	3b01      	subs	r3, #1
 8009802:	025b      	lsls	r3, r3, #9
 8009804:	b29b      	uxth	r3, r3
 8009806:	431a      	orrs	r2, r3
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800980c:	3b01      	subs	r3, #1
 800980e:	041b      	lsls	r3, r3, #16
 8009810:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009814:	431a      	orrs	r2, r3
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800981a:	3b01      	subs	r3, #1
 800981c:	061b      	lsls	r3, r3, #24
 800981e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009822:	4935      	ldr	r1, [pc, #212]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 8009824:	4313      	orrs	r3, r2
 8009826:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8009828:	4b33      	ldr	r3, [pc, #204]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 800982a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800982c:	4a32      	ldr	r2, [pc, #200]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 800982e:	f023 0301 	bic.w	r3, r3, #1
 8009832:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009834:	4b30      	ldr	r3, [pc, #192]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 8009836:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009838:	4b31      	ldr	r3, [pc, #196]	@ (8009900 <HAL_RCC_OscConfig+0x76c>)
 800983a:	4013      	ands	r3, r2
 800983c:	687a      	ldr	r2, [r7, #4]
 800983e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009840:	00d2      	lsls	r2, r2, #3
 8009842:	492d      	ldr	r1, [pc, #180]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 8009844:	4313      	orrs	r3, r2
 8009846:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8009848:	4b2b      	ldr	r3, [pc, #172]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 800984a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800984c:	f023 020c 	bic.w	r2, r3, #12
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009854:	4928      	ldr	r1, [pc, #160]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 8009856:	4313      	orrs	r3, r2
 8009858:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800985a:	4b27      	ldr	r3, [pc, #156]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 800985c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800985e:	f023 0202 	bic.w	r2, r3, #2
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009866:	4924      	ldr	r1, [pc, #144]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 8009868:	4313      	orrs	r3, r2
 800986a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800986c:	4b22      	ldr	r3, [pc, #136]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 800986e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009870:	4a21      	ldr	r2, [pc, #132]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 8009872:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009876:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009878:	4b1f      	ldr	r3, [pc, #124]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 800987a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800987c:	4a1e      	ldr	r2, [pc, #120]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 800987e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009882:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8009884:	4b1c      	ldr	r3, [pc, #112]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 8009886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009888:	4a1b      	ldr	r2, [pc, #108]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 800988a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800988e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8009890:	4b19      	ldr	r3, [pc, #100]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 8009892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009894:	4a18      	ldr	r2, [pc, #96]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 8009896:	f043 0301 	orr.w	r3, r3, #1
 800989a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800989c:	4b16      	ldr	r3, [pc, #88]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	4a15      	ldr	r2, [pc, #84]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 80098a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80098a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80098a8:	f7fb fd66 	bl	8005378 <HAL_GetTick>
 80098ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80098ae:	e008      	b.n	80098c2 <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80098b0:	f7fb fd62 	bl	8005378 <HAL_GetTick>
 80098b4:	4602      	mov	r2, r0
 80098b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098b8:	1ad3      	subs	r3, r2, r3
 80098ba:	2b02      	cmp	r3, #2
 80098bc:	d901      	bls.n	80098c2 <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 80098be:	2303      	movs	r3, #3
 80098c0:	e091      	b.n	80099e6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80098c2:	4b0d      	ldr	r3, [pc, #52]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d0f0      	beq.n	80098b0 <HAL_RCC_OscConfig+0x71c>
 80098ce:	e089      	b.n	80099e4 <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80098d0:	4b09      	ldr	r3, [pc, #36]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	4a08      	ldr	r2, [pc, #32]	@ (80098f8 <HAL_RCC_OscConfig+0x764>)
 80098d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80098da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80098dc:	f7fb fd4c 	bl	8005378 <HAL_GetTick>
 80098e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80098e2:	e00f      	b.n	8009904 <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80098e4:	f7fb fd48 	bl	8005378 <HAL_GetTick>
 80098e8:	4602      	mov	r2, r0
 80098ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098ec:	1ad3      	subs	r3, r2, r3
 80098ee:	2b02      	cmp	r3, #2
 80098f0:	d908      	bls.n	8009904 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 80098f2:	2303      	movs	r3, #3
 80098f4:	e077      	b.n	80099e6 <HAL_RCC_OscConfig+0x852>
 80098f6:	bf00      	nop
 80098f8:	58024400 	.word	0x58024400
 80098fc:	fffffc0c 	.word	0xfffffc0c
 8009900:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009904:	4b3a      	ldr	r3, [pc, #232]	@ (80099f0 <HAL_RCC_OscConfig+0x85c>)
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800990c:	2b00      	cmp	r3, #0
 800990e:	d1e9      	bne.n	80098e4 <HAL_RCC_OscConfig+0x750>
 8009910:	e068      	b.n	80099e4 <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8009912:	4b37      	ldr	r3, [pc, #220]	@ (80099f0 <HAL_RCC_OscConfig+0x85c>)
 8009914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009916:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8009918:	4b35      	ldr	r3, [pc, #212]	@ (80099f0 <HAL_RCC_OscConfig+0x85c>)
 800991a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800991c:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009922:	2b01      	cmp	r3, #1
 8009924:	d031      	beq.n	800998a <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009926:	693b      	ldr	r3, [r7, #16]
 8009928:	f003 0203 	and.w	r2, r3, #3
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009930:	429a      	cmp	r2, r3
 8009932:	d12a      	bne.n	800998a <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009934:	693b      	ldr	r3, [r7, #16]
 8009936:	091b      	lsrs	r3, r3, #4
 8009938:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009940:	429a      	cmp	r2, r3
 8009942:	d122      	bne.n	800998a <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800994e:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009950:	429a      	cmp	r2, r3
 8009952:	d11a      	bne.n	800998a <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	0a5b      	lsrs	r3, r3, #9
 8009958:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009960:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009962:	429a      	cmp	r2, r3
 8009964:	d111      	bne.n	800998a <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	0c1b      	lsrs	r3, r3, #16
 800996a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009972:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009974:	429a      	cmp	r2, r3
 8009976:	d108      	bne.n	800998a <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	0e1b      	lsrs	r3, r3, #24
 800997c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009984:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009986:	429a      	cmp	r2, r3
 8009988:	d001      	beq.n	800998e <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 800998a:	2301      	movs	r3, #1
 800998c:	e02b      	b.n	80099e6 <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800998e:	4b18      	ldr	r3, [pc, #96]	@ (80099f0 <HAL_RCC_OscConfig+0x85c>)
 8009990:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009992:	08db      	lsrs	r3, r3, #3
 8009994:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009998:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800999e:	693a      	ldr	r2, [r7, #16]
 80099a0:	429a      	cmp	r2, r3
 80099a2:	d01f      	beq.n	80099e4 <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80099a4:	4b12      	ldr	r3, [pc, #72]	@ (80099f0 <HAL_RCC_OscConfig+0x85c>)
 80099a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099a8:	4a11      	ldr	r2, [pc, #68]	@ (80099f0 <HAL_RCC_OscConfig+0x85c>)
 80099aa:	f023 0301 	bic.w	r3, r3, #1
 80099ae:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80099b0:	f7fb fce2 	bl	8005378 <HAL_GetTick>
 80099b4:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80099b6:	bf00      	nop
 80099b8:	f7fb fcde 	bl	8005378 <HAL_GetTick>
 80099bc:	4602      	mov	r2, r0
 80099be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099c0:	4293      	cmp	r3, r2
 80099c2:	d0f9      	beq.n	80099b8 <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80099c4:	4b0a      	ldr	r3, [pc, #40]	@ (80099f0 <HAL_RCC_OscConfig+0x85c>)
 80099c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80099c8:	4b0a      	ldr	r3, [pc, #40]	@ (80099f4 <HAL_RCC_OscConfig+0x860>)
 80099ca:	4013      	ands	r3, r2
 80099cc:	687a      	ldr	r2, [r7, #4]
 80099ce:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80099d0:	00d2      	lsls	r2, r2, #3
 80099d2:	4907      	ldr	r1, [pc, #28]	@ (80099f0 <HAL_RCC_OscConfig+0x85c>)
 80099d4:	4313      	orrs	r3, r2
 80099d6:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80099d8:	4b05      	ldr	r3, [pc, #20]	@ (80099f0 <HAL_RCC_OscConfig+0x85c>)
 80099da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099dc:	4a04      	ldr	r2, [pc, #16]	@ (80099f0 <HAL_RCC_OscConfig+0x85c>)
 80099de:	f043 0301 	orr.w	r3, r3, #1
 80099e2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80099e4:	2300      	movs	r3, #0
}
 80099e6:	4618      	mov	r0, r3
 80099e8:	3730      	adds	r7, #48	@ 0x30
 80099ea:	46bd      	mov	sp, r7
 80099ec:	bd80      	pop	{r7, pc}
 80099ee:	bf00      	nop
 80099f0:	58024400 	.word	0x58024400
 80099f4:	ffff0007 	.word	0xffff0007

080099f8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b086      	sub	sp, #24
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	6078      	str	r0, [r7, #4]
 8009a00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d101      	bne.n	8009a0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009a08:	2301      	movs	r3, #1
 8009a0a:	e19c      	b.n	8009d46 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009a0c:	4b8a      	ldr	r3, [pc, #552]	@ (8009c38 <HAL_RCC_ClockConfig+0x240>)
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	f003 030f 	and.w	r3, r3, #15
 8009a14:	683a      	ldr	r2, [r7, #0]
 8009a16:	429a      	cmp	r2, r3
 8009a18:	d910      	bls.n	8009a3c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009a1a:	4b87      	ldr	r3, [pc, #540]	@ (8009c38 <HAL_RCC_ClockConfig+0x240>)
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	f023 020f 	bic.w	r2, r3, #15
 8009a22:	4985      	ldr	r1, [pc, #532]	@ (8009c38 <HAL_RCC_ClockConfig+0x240>)
 8009a24:	683b      	ldr	r3, [r7, #0]
 8009a26:	4313      	orrs	r3, r2
 8009a28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009a2a:	4b83      	ldr	r3, [pc, #524]	@ (8009c38 <HAL_RCC_ClockConfig+0x240>)
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	f003 030f 	and.w	r3, r3, #15
 8009a32:	683a      	ldr	r2, [r7, #0]
 8009a34:	429a      	cmp	r2, r3
 8009a36:	d001      	beq.n	8009a3c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8009a38:	2301      	movs	r3, #1
 8009a3a:	e184      	b.n	8009d46 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	f003 0304 	and.w	r3, r3, #4
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d010      	beq.n	8009a6a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	691a      	ldr	r2, [r3, #16]
 8009a4c:	4b7b      	ldr	r3, [pc, #492]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009a4e:	699b      	ldr	r3, [r3, #24]
 8009a50:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009a54:	429a      	cmp	r2, r3
 8009a56:	d908      	bls.n	8009a6a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009a58:	4b78      	ldr	r3, [pc, #480]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009a5a:	699b      	ldr	r3, [r3, #24]
 8009a5c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	691b      	ldr	r3, [r3, #16]
 8009a64:	4975      	ldr	r1, [pc, #468]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009a66:	4313      	orrs	r3, r2
 8009a68:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	f003 0308 	and.w	r3, r3, #8
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d010      	beq.n	8009a98 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	695a      	ldr	r2, [r3, #20]
 8009a7a:	4b70      	ldr	r3, [pc, #448]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009a7c:	69db      	ldr	r3, [r3, #28]
 8009a7e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009a82:	429a      	cmp	r2, r3
 8009a84:	d908      	bls.n	8009a98 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009a86:	4b6d      	ldr	r3, [pc, #436]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009a88:	69db      	ldr	r3, [r3, #28]
 8009a8a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	695b      	ldr	r3, [r3, #20]
 8009a92:	496a      	ldr	r1, [pc, #424]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009a94:	4313      	orrs	r3, r2
 8009a96:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	f003 0310 	and.w	r3, r3, #16
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d010      	beq.n	8009ac6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	699a      	ldr	r2, [r3, #24]
 8009aa8:	4b64      	ldr	r3, [pc, #400]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009aaa:	69db      	ldr	r3, [r3, #28]
 8009aac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009ab0:	429a      	cmp	r2, r3
 8009ab2:	d908      	bls.n	8009ac6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009ab4:	4b61      	ldr	r3, [pc, #388]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009ab6:	69db      	ldr	r3, [r3, #28]
 8009ab8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	699b      	ldr	r3, [r3, #24]
 8009ac0:	495e      	ldr	r1, [pc, #376]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009ac2:	4313      	orrs	r3, r2
 8009ac4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	f003 0320 	and.w	r3, r3, #32
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d010      	beq.n	8009af4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	69da      	ldr	r2, [r3, #28]
 8009ad6:	4b59      	ldr	r3, [pc, #356]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009ad8:	6a1b      	ldr	r3, [r3, #32]
 8009ada:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009ade:	429a      	cmp	r2, r3
 8009ae0:	d908      	bls.n	8009af4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8009ae2:	4b56      	ldr	r3, [pc, #344]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009ae4:	6a1b      	ldr	r3, [r3, #32]
 8009ae6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	69db      	ldr	r3, [r3, #28]
 8009aee:	4953      	ldr	r1, [pc, #332]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009af0:	4313      	orrs	r3, r2
 8009af2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	f003 0302 	and.w	r3, r3, #2
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d010      	beq.n	8009b22 <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	68da      	ldr	r2, [r3, #12]
 8009b04:	4b4d      	ldr	r3, [pc, #308]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009b06:	699b      	ldr	r3, [r3, #24]
 8009b08:	f003 030f 	and.w	r3, r3, #15
 8009b0c:	429a      	cmp	r2, r3
 8009b0e:	d908      	bls.n	8009b22 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009b10:	4b4a      	ldr	r3, [pc, #296]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009b12:	699b      	ldr	r3, [r3, #24]
 8009b14:	f023 020f 	bic.w	r2, r3, #15
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	68db      	ldr	r3, [r3, #12]
 8009b1c:	4947      	ldr	r1, [pc, #284]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009b1e:	4313      	orrs	r3, r2
 8009b20:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	f003 0301 	and.w	r3, r3, #1
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d055      	beq.n	8009bda <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8009b2e:	4b43      	ldr	r3, [pc, #268]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009b30:	699b      	ldr	r3, [r3, #24]
 8009b32:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	689b      	ldr	r3, [r3, #8]
 8009b3a:	4940      	ldr	r1, [pc, #256]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009b3c:	4313      	orrs	r3, r2
 8009b3e:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	685b      	ldr	r3, [r3, #4]
 8009b44:	2b02      	cmp	r3, #2
 8009b46:	d107      	bne.n	8009b58 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009b48:	4b3c      	ldr	r3, [pc, #240]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d121      	bne.n	8009b98 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009b54:	2301      	movs	r3, #1
 8009b56:	e0f6      	b.n	8009d46 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	685b      	ldr	r3, [r3, #4]
 8009b5c:	2b03      	cmp	r3, #3
 8009b5e:	d107      	bne.n	8009b70 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009b60:	4b36      	ldr	r3, [pc, #216]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d115      	bne.n	8009b98 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009b6c:	2301      	movs	r3, #1
 8009b6e:	e0ea      	b.n	8009d46 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	685b      	ldr	r3, [r3, #4]
 8009b74:	2b01      	cmp	r3, #1
 8009b76:	d107      	bne.n	8009b88 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009b78:	4b30      	ldr	r3, [pc, #192]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d109      	bne.n	8009b98 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009b84:	2301      	movs	r3, #1
 8009b86:	e0de      	b.n	8009d46 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009b88:	4b2c      	ldr	r3, [pc, #176]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	f003 0304 	and.w	r3, r3, #4
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d101      	bne.n	8009b98 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009b94:	2301      	movs	r3, #1
 8009b96:	e0d6      	b.n	8009d46 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009b98:	4b28      	ldr	r3, [pc, #160]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009b9a:	691b      	ldr	r3, [r3, #16]
 8009b9c:	f023 0207 	bic.w	r2, r3, #7
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	685b      	ldr	r3, [r3, #4]
 8009ba4:	4925      	ldr	r1, [pc, #148]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009ba6:	4313      	orrs	r3, r2
 8009ba8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009baa:	f7fb fbe5 	bl	8005378 <HAL_GetTick>
 8009bae:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009bb0:	e00a      	b.n	8009bc8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009bb2:	f7fb fbe1 	bl	8005378 <HAL_GetTick>
 8009bb6:	4602      	mov	r2, r0
 8009bb8:	697b      	ldr	r3, [r7, #20]
 8009bba:	1ad3      	subs	r3, r2, r3
 8009bbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009bc0:	4293      	cmp	r3, r2
 8009bc2:	d901      	bls.n	8009bc8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8009bc4:	2303      	movs	r3, #3
 8009bc6:	e0be      	b.n	8009d46 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009bc8:	4b1c      	ldr	r3, [pc, #112]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009bca:	691b      	ldr	r3, [r3, #16]
 8009bcc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	685b      	ldr	r3, [r3, #4]
 8009bd4:	00db      	lsls	r3, r3, #3
 8009bd6:	429a      	cmp	r2, r3
 8009bd8:	d1eb      	bne.n	8009bb2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	f003 0302 	and.w	r3, r3, #2
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d010      	beq.n	8009c08 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	68da      	ldr	r2, [r3, #12]
 8009bea:	4b14      	ldr	r3, [pc, #80]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009bec:	699b      	ldr	r3, [r3, #24]
 8009bee:	f003 030f 	and.w	r3, r3, #15
 8009bf2:	429a      	cmp	r2, r3
 8009bf4:	d208      	bcs.n	8009c08 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009bf6:	4b11      	ldr	r3, [pc, #68]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009bf8:	699b      	ldr	r3, [r3, #24]
 8009bfa:	f023 020f 	bic.w	r2, r3, #15
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	68db      	ldr	r3, [r3, #12]
 8009c02:	490e      	ldr	r1, [pc, #56]	@ (8009c3c <HAL_RCC_ClockConfig+0x244>)
 8009c04:	4313      	orrs	r3, r2
 8009c06:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009c08:	4b0b      	ldr	r3, [pc, #44]	@ (8009c38 <HAL_RCC_ClockConfig+0x240>)
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	f003 030f 	and.w	r3, r3, #15
 8009c10:	683a      	ldr	r2, [r7, #0]
 8009c12:	429a      	cmp	r2, r3
 8009c14:	d214      	bcs.n	8009c40 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009c16:	4b08      	ldr	r3, [pc, #32]	@ (8009c38 <HAL_RCC_ClockConfig+0x240>)
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	f023 020f 	bic.w	r2, r3, #15
 8009c1e:	4906      	ldr	r1, [pc, #24]	@ (8009c38 <HAL_RCC_ClockConfig+0x240>)
 8009c20:	683b      	ldr	r3, [r7, #0]
 8009c22:	4313      	orrs	r3, r2
 8009c24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009c26:	4b04      	ldr	r3, [pc, #16]	@ (8009c38 <HAL_RCC_ClockConfig+0x240>)
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	f003 030f 	and.w	r3, r3, #15
 8009c2e:	683a      	ldr	r2, [r7, #0]
 8009c30:	429a      	cmp	r2, r3
 8009c32:	d005      	beq.n	8009c40 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8009c34:	2301      	movs	r3, #1
 8009c36:	e086      	b.n	8009d46 <HAL_RCC_ClockConfig+0x34e>
 8009c38:	52002000 	.word	0x52002000
 8009c3c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	f003 0304 	and.w	r3, r3, #4
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d010      	beq.n	8009c6e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	691a      	ldr	r2, [r3, #16]
 8009c50:	4b3f      	ldr	r3, [pc, #252]	@ (8009d50 <HAL_RCC_ClockConfig+0x358>)
 8009c52:	699b      	ldr	r3, [r3, #24]
 8009c54:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009c58:	429a      	cmp	r2, r3
 8009c5a:	d208      	bcs.n	8009c6e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009c5c:	4b3c      	ldr	r3, [pc, #240]	@ (8009d50 <HAL_RCC_ClockConfig+0x358>)
 8009c5e:	699b      	ldr	r3, [r3, #24]
 8009c60:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	691b      	ldr	r3, [r3, #16]
 8009c68:	4939      	ldr	r1, [pc, #228]	@ (8009d50 <HAL_RCC_ClockConfig+0x358>)
 8009c6a:	4313      	orrs	r3, r2
 8009c6c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	f003 0308 	and.w	r3, r3, #8
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d010      	beq.n	8009c9c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	695a      	ldr	r2, [r3, #20]
 8009c7e:	4b34      	ldr	r3, [pc, #208]	@ (8009d50 <HAL_RCC_ClockConfig+0x358>)
 8009c80:	69db      	ldr	r3, [r3, #28]
 8009c82:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009c86:	429a      	cmp	r2, r3
 8009c88:	d208      	bcs.n	8009c9c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009c8a:	4b31      	ldr	r3, [pc, #196]	@ (8009d50 <HAL_RCC_ClockConfig+0x358>)
 8009c8c:	69db      	ldr	r3, [r3, #28]
 8009c8e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	695b      	ldr	r3, [r3, #20]
 8009c96:	492e      	ldr	r1, [pc, #184]	@ (8009d50 <HAL_RCC_ClockConfig+0x358>)
 8009c98:	4313      	orrs	r3, r2
 8009c9a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	f003 0310 	and.w	r3, r3, #16
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d010      	beq.n	8009cca <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	699a      	ldr	r2, [r3, #24]
 8009cac:	4b28      	ldr	r3, [pc, #160]	@ (8009d50 <HAL_RCC_ClockConfig+0x358>)
 8009cae:	69db      	ldr	r3, [r3, #28]
 8009cb0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009cb4:	429a      	cmp	r2, r3
 8009cb6:	d208      	bcs.n	8009cca <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009cb8:	4b25      	ldr	r3, [pc, #148]	@ (8009d50 <HAL_RCC_ClockConfig+0x358>)
 8009cba:	69db      	ldr	r3, [r3, #28]
 8009cbc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	699b      	ldr	r3, [r3, #24]
 8009cc4:	4922      	ldr	r1, [pc, #136]	@ (8009d50 <HAL_RCC_ClockConfig+0x358>)
 8009cc6:	4313      	orrs	r3, r2
 8009cc8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	f003 0320 	and.w	r3, r3, #32
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d010      	beq.n	8009cf8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	69da      	ldr	r2, [r3, #28]
 8009cda:	4b1d      	ldr	r3, [pc, #116]	@ (8009d50 <HAL_RCC_ClockConfig+0x358>)
 8009cdc:	6a1b      	ldr	r3, [r3, #32]
 8009cde:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009ce2:	429a      	cmp	r2, r3
 8009ce4:	d208      	bcs.n	8009cf8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8009ce6:	4b1a      	ldr	r3, [pc, #104]	@ (8009d50 <HAL_RCC_ClockConfig+0x358>)
 8009ce8:	6a1b      	ldr	r3, [r3, #32]
 8009cea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	69db      	ldr	r3, [r3, #28]
 8009cf2:	4917      	ldr	r1, [pc, #92]	@ (8009d50 <HAL_RCC_ClockConfig+0x358>)
 8009cf4:	4313      	orrs	r3, r2
 8009cf6:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8009cf8:	f000 f834 	bl	8009d64 <HAL_RCC_GetSysClockFreq>
 8009cfc:	4602      	mov	r2, r0
 8009cfe:	4b14      	ldr	r3, [pc, #80]	@ (8009d50 <HAL_RCC_ClockConfig+0x358>)
 8009d00:	699b      	ldr	r3, [r3, #24]
 8009d02:	0a1b      	lsrs	r3, r3, #8
 8009d04:	f003 030f 	and.w	r3, r3, #15
 8009d08:	4912      	ldr	r1, [pc, #72]	@ (8009d54 <HAL_RCC_ClockConfig+0x35c>)
 8009d0a:	5ccb      	ldrb	r3, [r1, r3]
 8009d0c:	f003 031f 	and.w	r3, r3, #31
 8009d10:	fa22 f303 	lsr.w	r3, r2, r3
 8009d14:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8009d16:	4b0e      	ldr	r3, [pc, #56]	@ (8009d50 <HAL_RCC_ClockConfig+0x358>)
 8009d18:	699b      	ldr	r3, [r3, #24]
 8009d1a:	f003 030f 	and.w	r3, r3, #15
 8009d1e:	4a0d      	ldr	r2, [pc, #52]	@ (8009d54 <HAL_RCC_ClockConfig+0x35c>)
 8009d20:	5cd3      	ldrb	r3, [r2, r3]
 8009d22:	f003 031f 	and.w	r3, r3, #31
 8009d26:	693a      	ldr	r2, [r7, #16]
 8009d28:	fa22 f303 	lsr.w	r3, r2, r3
 8009d2c:	4a0a      	ldr	r2, [pc, #40]	@ (8009d58 <HAL_RCC_ClockConfig+0x360>)
 8009d2e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8009d30:	4a0a      	ldr	r2, [pc, #40]	@ (8009d5c <HAL_RCC_ClockConfig+0x364>)
 8009d32:	693b      	ldr	r3, [r7, #16]
 8009d34:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8009d36:	4b0a      	ldr	r3, [pc, #40]	@ (8009d60 <HAL_RCC_ClockConfig+0x368>)
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	f7f8 f938 	bl	8001fb0 <HAL_InitTick>
 8009d40:	4603      	mov	r3, r0
 8009d42:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8009d44:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d46:	4618      	mov	r0, r3
 8009d48:	3718      	adds	r7, #24
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	bd80      	pop	{r7, pc}
 8009d4e:	bf00      	nop
 8009d50:	58024400 	.word	0x58024400
 8009d54:	080188c4 	.word	0x080188c4
 8009d58:	24000004 	.word	0x24000004
 8009d5c:	24000000 	.word	0x24000000
 8009d60:	240000a4 	.word	0x240000a4

08009d64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009d64:	b480      	push	{r7}
 8009d66:	b089      	sub	sp, #36	@ 0x24
 8009d68:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009d6a:	4bb3      	ldr	r3, [pc, #716]	@ (800a038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009d6c:	691b      	ldr	r3, [r3, #16]
 8009d6e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009d72:	2b18      	cmp	r3, #24
 8009d74:	f200 8155 	bhi.w	800a022 <HAL_RCC_GetSysClockFreq+0x2be>
 8009d78:	a201      	add	r2, pc, #4	@ (adr r2, 8009d80 <HAL_RCC_GetSysClockFreq+0x1c>)
 8009d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d7e:	bf00      	nop
 8009d80:	08009de5 	.word	0x08009de5
 8009d84:	0800a023 	.word	0x0800a023
 8009d88:	0800a023 	.word	0x0800a023
 8009d8c:	0800a023 	.word	0x0800a023
 8009d90:	0800a023 	.word	0x0800a023
 8009d94:	0800a023 	.word	0x0800a023
 8009d98:	0800a023 	.word	0x0800a023
 8009d9c:	0800a023 	.word	0x0800a023
 8009da0:	08009e0b 	.word	0x08009e0b
 8009da4:	0800a023 	.word	0x0800a023
 8009da8:	0800a023 	.word	0x0800a023
 8009dac:	0800a023 	.word	0x0800a023
 8009db0:	0800a023 	.word	0x0800a023
 8009db4:	0800a023 	.word	0x0800a023
 8009db8:	0800a023 	.word	0x0800a023
 8009dbc:	0800a023 	.word	0x0800a023
 8009dc0:	08009e11 	.word	0x08009e11
 8009dc4:	0800a023 	.word	0x0800a023
 8009dc8:	0800a023 	.word	0x0800a023
 8009dcc:	0800a023 	.word	0x0800a023
 8009dd0:	0800a023 	.word	0x0800a023
 8009dd4:	0800a023 	.word	0x0800a023
 8009dd8:	0800a023 	.word	0x0800a023
 8009ddc:	0800a023 	.word	0x0800a023
 8009de0:	08009e17 	.word	0x08009e17
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009de4:	4b94      	ldr	r3, [pc, #592]	@ (800a038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	f003 0320 	and.w	r3, r3, #32
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d009      	beq.n	8009e04 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009df0:	4b91      	ldr	r3, [pc, #580]	@ (800a038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	08db      	lsrs	r3, r3, #3
 8009df6:	f003 0303 	and.w	r3, r3, #3
 8009dfa:	4a90      	ldr	r2, [pc, #576]	@ (800a03c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009dfc:	fa22 f303 	lsr.w	r3, r2, r3
 8009e00:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8009e02:	e111      	b.n	800a028 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8009e04:	4b8d      	ldr	r3, [pc, #564]	@ (800a03c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009e06:	61bb      	str	r3, [r7, #24]
      break;
 8009e08:	e10e      	b.n	800a028 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8009e0a:	4b8d      	ldr	r3, [pc, #564]	@ (800a040 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009e0c:	61bb      	str	r3, [r7, #24]
      break;
 8009e0e:	e10b      	b.n	800a028 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8009e10:	4b8c      	ldr	r3, [pc, #560]	@ (800a044 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8009e12:	61bb      	str	r3, [r7, #24]
      break;
 8009e14:	e108      	b.n	800a028 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009e16:	4b88      	ldr	r3, [pc, #544]	@ (800a038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e1a:	f003 0303 	and.w	r3, r3, #3
 8009e1e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8009e20:	4b85      	ldr	r3, [pc, #532]	@ (800a038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e24:	091b      	lsrs	r3, r3, #4
 8009e26:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009e2a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8009e2c:	4b82      	ldr	r3, [pc, #520]	@ (800a038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e30:	f003 0301 	and.w	r3, r3, #1
 8009e34:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009e36:	4b80      	ldr	r3, [pc, #512]	@ (800a038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009e38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e3a:	08db      	lsrs	r3, r3, #3
 8009e3c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009e40:	68fa      	ldr	r2, [r7, #12]
 8009e42:	fb02 f303 	mul.w	r3, r2, r3
 8009e46:	ee07 3a90 	vmov	s15, r3
 8009e4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e4e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8009e52:	693b      	ldr	r3, [r7, #16]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	f000 80e1 	beq.w	800a01c <HAL_RCC_GetSysClockFreq+0x2b8>
 8009e5a:	697b      	ldr	r3, [r7, #20]
 8009e5c:	2b02      	cmp	r3, #2
 8009e5e:	f000 8083 	beq.w	8009f68 <HAL_RCC_GetSysClockFreq+0x204>
 8009e62:	697b      	ldr	r3, [r7, #20]
 8009e64:	2b02      	cmp	r3, #2
 8009e66:	f200 80a1 	bhi.w	8009fac <HAL_RCC_GetSysClockFreq+0x248>
 8009e6a:	697b      	ldr	r3, [r7, #20]
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d003      	beq.n	8009e78 <HAL_RCC_GetSysClockFreq+0x114>
 8009e70:	697b      	ldr	r3, [r7, #20]
 8009e72:	2b01      	cmp	r3, #1
 8009e74:	d056      	beq.n	8009f24 <HAL_RCC_GetSysClockFreq+0x1c0>
 8009e76:	e099      	b.n	8009fac <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009e78:	4b6f      	ldr	r3, [pc, #444]	@ (800a038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f003 0320 	and.w	r3, r3, #32
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d02d      	beq.n	8009ee0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009e84:	4b6c      	ldr	r3, [pc, #432]	@ (800a038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	08db      	lsrs	r3, r3, #3
 8009e8a:	f003 0303 	and.w	r3, r3, #3
 8009e8e:	4a6b      	ldr	r2, [pc, #428]	@ (800a03c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009e90:	fa22 f303 	lsr.w	r3, r2, r3
 8009e94:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	ee07 3a90 	vmov	s15, r3
 8009e9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ea0:	693b      	ldr	r3, [r7, #16]
 8009ea2:	ee07 3a90 	vmov	s15, r3
 8009ea6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009eaa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009eae:	4b62      	ldr	r3, [pc, #392]	@ (800a038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009eb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009eb6:	ee07 3a90 	vmov	s15, r3
 8009eba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ebe:	ed97 6a02 	vldr	s12, [r7, #8]
 8009ec2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800a048 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009ec6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009eca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009ece:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009ed2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009ed6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009eda:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8009ede:	e087      	b.n	8009ff0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009ee0:	693b      	ldr	r3, [r7, #16]
 8009ee2:	ee07 3a90 	vmov	s15, r3
 8009ee6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009eea:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800a04c <HAL_RCC_GetSysClockFreq+0x2e8>
 8009eee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009ef2:	4b51      	ldr	r3, [pc, #324]	@ (800a038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ef6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009efa:	ee07 3a90 	vmov	s15, r3
 8009efe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009f02:	ed97 6a02 	vldr	s12, [r7, #8]
 8009f06:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800a048 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009f0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009f0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009f12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009f16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009f1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f1e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009f22:	e065      	b.n	8009ff0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009f24:	693b      	ldr	r3, [r7, #16]
 8009f26:	ee07 3a90 	vmov	s15, r3
 8009f2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f2e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800a050 <HAL_RCC_GetSysClockFreq+0x2ec>
 8009f32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009f36:	4b40      	ldr	r3, [pc, #256]	@ (800a038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f3e:	ee07 3a90 	vmov	s15, r3
 8009f42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009f46:	ed97 6a02 	vldr	s12, [r7, #8]
 8009f4a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800a048 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009f4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009f52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009f56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009f5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009f5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f62:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009f66:	e043      	b.n	8009ff0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009f68:	693b      	ldr	r3, [r7, #16]
 8009f6a:	ee07 3a90 	vmov	s15, r3
 8009f6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f72:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800a054 <HAL_RCC_GetSysClockFreq+0x2f0>
 8009f76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009f7a:	4b2f      	ldr	r3, [pc, #188]	@ (800a038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f82:	ee07 3a90 	vmov	s15, r3
 8009f86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009f8a:	ed97 6a02 	vldr	s12, [r7, #8]
 8009f8e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800a048 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009f92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009f96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009f9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009f9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009fa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009fa6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009faa:	e021      	b.n	8009ff0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009fac:	693b      	ldr	r3, [r7, #16]
 8009fae:	ee07 3a90 	vmov	s15, r3
 8009fb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009fb6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800a050 <HAL_RCC_GetSysClockFreq+0x2ec>
 8009fba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009fbe:	4b1e      	ldr	r3, [pc, #120]	@ (800a038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009fc6:	ee07 3a90 	vmov	s15, r3
 8009fca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009fce:	ed97 6a02 	vldr	s12, [r7, #8]
 8009fd2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800a048 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009fd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009fda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009fde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009fe2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009fe6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009fea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009fee:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8009ff0:	4b11      	ldr	r3, [pc, #68]	@ (800a038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009ff2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ff4:	0a5b      	lsrs	r3, r3, #9
 8009ff6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ffa:	3301      	adds	r3, #1
 8009ffc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8009ffe:	683b      	ldr	r3, [r7, #0]
 800a000:	ee07 3a90 	vmov	s15, r3
 800a004:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a008:	edd7 6a07 	vldr	s13, [r7, #28]
 800a00c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a010:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a014:	ee17 3a90 	vmov	r3, s15
 800a018:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800a01a:	e005      	b.n	800a028 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800a01c:	2300      	movs	r3, #0
 800a01e:	61bb      	str	r3, [r7, #24]
      break;
 800a020:	e002      	b.n	800a028 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800a022:	4b07      	ldr	r3, [pc, #28]	@ (800a040 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a024:	61bb      	str	r3, [r7, #24]
      break;
 800a026:	bf00      	nop
  }

  return sysclockfreq;
 800a028:	69bb      	ldr	r3, [r7, #24]
}
 800a02a:	4618      	mov	r0, r3
 800a02c:	3724      	adds	r7, #36	@ 0x24
 800a02e:	46bd      	mov	sp, r7
 800a030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a034:	4770      	bx	lr
 800a036:	bf00      	nop
 800a038:	58024400 	.word	0x58024400
 800a03c:	03d09000 	.word	0x03d09000
 800a040:	003d0900 	.word	0x003d0900
 800a044:	016e3600 	.word	0x016e3600
 800a048:	46000000 	.word	0x46000000
 800a04c:	4c742400 	.word	0x4c742400
 800a050:	4a742400 	.word	0x4a742400
 800a054:	4bb71b00 	.word	0x4bb71b00

0800a058 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a058:	b580      	push	{r7, lr}
 800a05a:	b082      	sub	sp, #8
 800a05c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 800a05e:	f7ff fe81 	bl	8009d64 <HAL_RCC_GetSysClockFreq>
 800a062:	4602      	mov	r2, r0
 800a064:	4b10      	ldr	r3, [pc, #64]	@ (800a0a8 <HAL_RCC_GetHCLKFreq+0x50>)
 800a066:	699b      	ldr	r3, [r3, #24]
 800a068:	0a1b      	lsrs	r3, r3, #8
 800a06a:	f003 030f 	and.w	r3, r3, #15
 800a06e:	490f      	ldr	r1, [pc, #60]	@ (800a0ac <HAL_RCC_GetHCLKFreq+0x54>)
 800a070:	5ccb      	ldrb	r3, [r1, r3]
 800a072:	f003 031f 	and.w	r3, r3, #31
 800a076:	fa22 f303 	lsr.w	r3, r2, r3
 800a07a:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800a07c:	4b0a      	ldr	r3, [pc, #40]	@ (800a0a8 <HAL_RCC_GetHCLKFreq+0x50>)
 800a07e:	699b      	ldr	r3, [r3, #24]
 800a080:	f003 030f 	and.w	r3, r3, #15
 800a084:	4a09      	ldr	r2, [pc, #36]	@ (800a0ac <HAL_RCC_GetHCLKFreq+0x54>)
 800a086:	5cd3      	ldrb	r3, [r2, r3]
 800a088:	f003 031f 	and.w	r3, r3, #31
 800a08c:	687a      	ldr	r2, [r7, #4]
 800a08e:	fa22 f303 	lsr.w	r3, r2, r3
 800a092:	4a07      	ldr	r2, [pc, #28]	@ (800a0b0 <HAL_RCC_GetHCLKFreq+0x58>)
 800a094:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a096:	4a07      	ldr	r2, [pc, #28]	@ (800a0b4 <HAL_RCC_GetHCLKFreq+0x5c>)
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800a09c:	4b04      	ldr	r3, [pc, #16]	@ (800a0b0 <HAL_RCC_GetHCLKFreq+0x58>)
 800a09e:	681b      	ldr	r3, [r3, #0]
}
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	3708      	adds	r7, #8
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	bd80      	pop	{r7, pc}
 800a0a8:	58024400 	.word	0x58024400
 800a0ac:	080188c4 	.word	0x080188c4
 800a0b0:	24000004 	.word	0x24000004
 800a0b4:	24000000 	.word	0x24000000

0800a0b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 800a0bc:	f7ff ffcc 	bl	800a058 <HAL_RCC_GetHCLKFreq>
 800a0c0:	4602      	mov	r2, r0
 800a0c2:	4b06      	ldr	r3, [pc, #24]	@ (800a0dc <HAL_RCC_GetPCLK1Freq+0x24>)
 800a0c4:	69db      	ldr	r3, [r3, #28]
 800a0c6:	091b      	lsrs	r3, r3, #4
 800a0c8:	f003 0307 	and.w	r3, r3, #7
 800a0cc:	4904      	ldr	r1, [pc, #16]	@ (800a0e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a0ce:	5ccb      	ldrb	r3, [r1, r3]
 800a0d0:	f003 031f 	and.w	r3, r3, #31
 800a0d4:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 800a0d8:	4618      	mov	r0, r3
 800a0da:	bd80      	pop	{r7, pc}
 800a0dc:	58024400 	.word	0x58024400
 800a0e0:	080188c4 	.word	0x080188c4

0800a0e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 800a0e8:	f7ff ffb6 	bl	800a058 <HAL_RCC_GetHCLKFreq>
 800a0ec:	4602      	mov	r2, r0
 800a0ee:	4b06      	ldr	r3, [pc, #24]	@ (800a108 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a0f0:	69db      	ldr	r3, [r3, #28]
 800a0f2:	0a1b      	lsrs	r3, r3, #8
 800a0f4:	f003 0307 	and.w	r3, r3, #7
 800a0f8:	4904      	ldr	r1, [pc, #16]	@ (800a10c <HAL_RCC_GetPCLK2Freq+0x28>)
 800a0fa:	5ccb      	ldrb	r3, [r1, r3]
 800a0fc:	f003 031f 	and.w	r3, r3, #31
 800a100:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 800a104:	4618      	mov	r0, r3
 800a106:	bd80      	pop	{r7, pc}
 800a108:	58024400 	.word	0x58024400
 800a10c:	080188c4 	.word	0x080188c4

0800a110 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a110:	b480      	push	{r7}
 800a112:	b083      	sub	sp, #12
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
 800a118:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	223f      	movs	r2, #63	@ 0x3f
 800a11e:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a120:	4b1a      	ldr	r3, [pc, #104]	@ (800a18c <HAL_RCC_GetClockConfig+0x7c>)
 800a122:	691b      	ldr	r3, [r3, #16]
 800a124:	f003 0207 	and.w	r2, r3, #7
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	605a      	str	r2, [r3, #4]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
#else
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE);
 800a12c:	4b17      	ldr	r3, [pc, #92]	@ (800a18c <HAL_RCC_GetClockConfig+0x7c>)
 800a12e:	699b      	ldr	r3, [r3, #24]
 800a130:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE);
 800a138:	4b14      	ldr	r3, [pc, #80]	@ (800a18c <HAL_RCC_GetClockConfig+0x7c>)
 800a13a:	699b      	ldr	r3, [r3, #24]
 800a13c:	f003 020f 	and.w	r2, r3, #15
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE);
 800a144:	4b11      	ldr	r3, [pc, #68]	@ (800a18c <HAL_RCC_GetClockConfig+0x7c>)
 800a146:	699b      	ldr	r3, [r3, #24]
 800a148:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1);
 800a150:	4b0e      	ldr	r3, [pc, #56]	@ (800a18c <HAL_RCC_GetClockConfig+0x7c>)
 800a152:	69db      	ldr	r3, [r3, #28]
 800a154:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2);
 800a15c:	4b0b      	ldr	r3, [pc, #44]	@ (800a18c <HAL_RCC_GetClockConfig+0x7c>)
 800a15e:	69db      	ldr	r3, [r3, #28]
 800a160:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
 800a168:	4b08      	ldr	r3, [pc, #32]	@ (800a18c <HAL_RCC_GetClockConfig+0x7c>)
 800a16a:	6a1b      	ldr	r3, [r3, #32]
 800a16c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	61da      	str	r2, [r3, #28]
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a174:	4b06      	ldr	r3, [pc, #24]	@ (800a190 <HAL_RCC_GetClockConfig+0x80>)
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	f003 020f 	and.w	r2, r3, #15
 800a17c:	683b      	ldr	r3, [r7, #0]
 800a17e:	601a      	str	r2, [r3, #0]
}
 800a180:	bf00      	nop
 800a182:	370c      	adds	r7, #12
 800a184:	46bd      	mov	sp, r7
 800a186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a18a:	4770      	bx	lr
 800a18c:	58024400 	.word	0x58024400
 800a190:	52002000 	.word	0x52002000

0800a194 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a194:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a198:	b0c8      	sub	sp, #288	@ 0x120
 800a19a:	af00      	add	r7, sp, #0
 800a19c:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a1ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a1b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1b4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800a1b8:	2500      	movs	r5, #0
 800a1ba:	ea54 0305 	orrs.w	r3, r4, r5
 800a1be:	d049      	beq.n	800a254 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800a1c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a1c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a1c6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a1ca:	d02f      	beq.n	800a22c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800a1cc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a1d0:	d828      	bhi.n	800a224 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a1d2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a1d6:	d01a      	beq.n	800a20e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800a1d8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a1dc:	d822      	bhi.n	800a224 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d003      	beq.n	800a1ea <HAL_RCCEx_PeriphCLKConfig+0x56>
 800a1e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a1e6:	d007      	beq.n	800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800a1e8:	e01c      	b.n	800a224 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a1ea:	4ba7      	ldr	r3, [pc, #668]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a1ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1ee:	4aa6      	ldr	r2, [pc, #664]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a1f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a1f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a1f6:	e01a      	b.n	800a22e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a1f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a1fc:	3308      	adds	r3, #8
 800a1fe:	2102      	movs	r1, #2
 800a200:	4618      	mov	r0, r3
 800a202:	f001 fc43 	bl	800ba8c <RCCEx_PLL2_Config>
 800a206:	4603      	mov	r3, r0
 800a208:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a20c:	e00f      	b.n	800a22e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a20e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a212:	3328      	adds	r3, #40	@ 0x28
 800a214:	2102      	movs	r1, #2
 800a216:	4618      	mov	r0, r3
 800a218:	f001 fcea 	bl	800bbf0 <RCCEx_PLL3_Config>
 800a21c:	4603      	mov	r3, r0
 800a21e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a222:	e004      	b.n	800a22e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a224:	2301      	movs	r3, #1
 800a226:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800a22a:	e000      	b.n	800a22e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800a22c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a22e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a232:	2b00      	cmp	r3, #0
 800a234:	d10a      	bne.n	800a24c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800a236:	4b94      	ldr	r3, [pc, #592]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a238:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a23a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a23e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a242:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a244:	4a90      	ldr	r2, [pc, #576]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a246:	430b      	orrs	r3, r1
 800a248:	6513      	str	r3, [r2, #80]	@ 0x50
 800a24a:	e003      	b.n	800a254 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a24c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a250:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a254:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a25c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800a260:	f04f 0900 	mov.w	r9, #0
 800a264:	ea58 0309 	orrs.w	r3, r8, r9
 800a268:	d047      	beq.n	800a2fa <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800a26a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a26e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a270:	2b04      	cmp	r3, #4
 800a272:	d82a      	bhi.n	800a2ca <HAL_RCCEx_PeriphCLKConfig+0x136>
 800a274:	a201      	add	r2, pc, #4	@ (adr r2, 800a27c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800a276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a27a:	bf00      	nop
 800a27c:	0800a291 	.word	0x0800a291
 800a280:	0800a29f 	.word	0x0800a29f
 800a284:	0800a2b5 	.word	0x0800a2b5
 800a288:	0800a2d3 	.word	0x0800a2d3
 800a28c:	0800a2d3 	.word	0x0800a2d3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a290:	4b7d      	ldr	r3, [pc, #500]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a294:	4a7c      	ldr	r2, [pc, #496]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a296:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a29a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a29c:	e01a      	b.n	800a2d4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a29e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a2a2:	3308      	adds	r3, #8
 800a2a4:	2100      	movs	r1, #0
 800a2a6:	4618      	mov	r0, r3
 800a2a8:	f001 fbf0 	bl	800ba8c <RCCEx_PLL2_Config>
 800a2ac:	4603      	mov	r3, r0
 800a2ae:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a2b2:	e00f      	b.n	800a2d4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a2b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a2b8:	3328      	adds	r3, #40	@ 0x28
 800a2ba:	2100      	movs	r1, #0
 800a2bc:	4618      	mov	r0, r3
 800a2be:	f001 fc97 	bl	800bbf0 <RCCEx_PLL3_Config>
 800a2c2:	4603      	mov	r3, r0
 800a2c4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a2c8:	e004      	b.n	800a2d4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a2ca:	2301      	movs	r3, #1
 800a2cc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800a2d0:	e000      	b.n	800a2d4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800a2d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a2d4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d10a      	bne.n	800a2f2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a2dc:	4b6a      	ldr	r3, [pc, #424]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a2de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a2e0:	f023 0107 	bic.w	r1, r3, #7
 800a2e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a2e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a2ea:	4a67      	ldr	r2, [pc, #412]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a2ec:	430b      	orrs	r3, r1
 800a2ee:	6513      	str	r3, [r2, #80]	@ 0x50
 800a2f0:	e003      	b.n	800a2fa <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2f2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a2f6:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 800a2fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a2fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a302:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800a306:	f04f 0b00 	mov.w	fp, #0
 800a30a:	ea5a 030b 	orrs.w	r3, sl, fp
 800a30e:	d054      	beq.n	800a3ba <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 800a310:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a314:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a316:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800a31a:	d036      	beq.n	800a38a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800a31c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800a320:	d82f      	bhi.n	800a382 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800a322:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a326:	d032      	beq.n	800a38e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a328:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a32c:	d829      	bhi.n	800a382 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800a32e:	2bc0      	cmp	r3, #192	@ 0xc0
 800a330:	d02f      	beq.n	800a392 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 800a332:	2bc0      	cmp	r3, #192	@ 0xc0
 800a334:	d825      	bhi.n	800a382 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800a336:	2b80      	cmp	r3, #128	@ 0x80
 800a338:	d018      	beq.n	800a36c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 800a33a:	2b80      	cmp	r3, #128	@ 0x80
 800a33c:	d821      	bhi.n	800a382 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d002      	beq.n	800a348 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800a342:	2b40      	cmp	r3, #64	@ 0x40
 800a344:	d007      	beq.n	800a356 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 800a346:	e01c      	b.n	800a382 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a348:	4b4f      	ldr	r3, [pc, #316]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a34a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a34c:	4a4e      	ldr	r2, [pc, #312]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a34e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a352:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 800a354:	e01e      	b.n	800a394 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a356:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a35a:	3308      	adds	r3, #8
 800a35c:	2100      	movs	r1, #0
 800a35e:	4618      	mov	r0, r3
 800a360:	f001 fb94 	bl	800ba8c <RCCEx_PLL2_Config>
 800a364:	4603      	mov	r3, r0
 800a366:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 800a36a:	e013      	b.n	800a394 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a36c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a370:	3328      	adds	r3, #40	@ 0x28
 800a372:	2100      	movs	r1, #0
 800a374:	4618      	mov	r0, r3
 800a376:	f001 fc3b 	bl	800bbf0 <RCCEx_PLL3_Config>
 800a37a:	4603      	mov	r3, r0
 800a37c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 800a380:	e008      	b.n	800a394 <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a382:	2301      	movs	r3, #1
 800a384:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800a388:	e004      	b.n	800a394 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 800a38a:	bf00      	nop
 800a38c:	e002      	b.n	800a394 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 800a38e:	bf00      	nop
 800a390:	e000      	b.n	800a394 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 800a392:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a394:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d10a      	bne.n	800a3b2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 800a39c:	4b3a      	ldr	r3, [pc, #232]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a39e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a3a0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800a3a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a3a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a3aa:	4a37      	ldr	r2, [pc, #220]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a3ac:	430b      	orrs	r3, r1
 800a3ae:	6513      	str	r3, [r2, #80]	@ 0x50
 800a3b0:	e003      	b.n	800a3ba <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a3b2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a3b6:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 800a3ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a3be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3c2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800a3c6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800a3d0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800a3d4:	460b      	mov	r3, r1
 800a3d6:	4313      	orrs	r3, r2
 800a3d8:	d05c      	beq.n	800a494 <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 800a3da:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a3de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a3e0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800a3e4:	d03b      	beq.n	800a45e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800a3e6:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800a3ea:	d834      	bhi.n	800a456 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 800a3ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a3f0:	d037      	beq.n	800a462 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 800a3f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a3f6:	d82e      	bhi.n	800a456 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 800a3f8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a3fc:	d033      	beq.n	800a466 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800a3fe:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a402:	d828      	bhi.n	800a456 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 800a404:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a408:	d01a      	beq.n	800a440 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 800a40a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a40e:	d822      	bhi.n	800a456 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 800a410:	2b00      	cmp	r3, #0
 800a412:	d003      	beq.n	800a41c <HAL_RCCEx_PeriphCLKConfig+0x288>
 800a414:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a418:	d007      	beq.n	800a42a <HAL_RCCEx_PeriphCLKConfig+0x296>
 800a41a:	e01c      	b.n	800a456 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a41c:	4b1a      	ldr	r3, [pc, #104]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a41e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a420:	4a19      	ldr	r2, [pc, #100]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a422:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a426:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 800a428:	e01e      	b.n	800a468 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a42a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a42e:	3308      	adds	r3, #8
 800a430:	2100      	movs	r1, #0
 800a432:	4618      	mov	r0, r3
 800a434:	f001 fb2a 	bl	800ba8c <RCCEx_PLL2_Config>
 800a438:	4603      	mov	r3, r0
 800a43a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 800a43e:	e013      	b.n	800a468 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a440:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a444:	3328      	adds	r3, #40	@ 0x28
 800a446:	2100      	movs	r1, #0
 800a448:	4618      	mov	r0, r3
 800a44a:	f001 fbd1 	bl	800bbf0 <RCCEx_PLL3_Config>
 800a44e:	4603      	mov	r3, r0
 800a450:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 800a454:	e008      	b.n	800a468 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a456:	2301      	movs	r3, #1
 800a458:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800a45c:	e004      	b.n	800a468 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800a45e:	bf00      	nop
 800a460:	e002      	b.n	800a468 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800a462:	bf00      	nop
 800a464:	e000      	b.n	800a468 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800a466:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a468:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d10d      	bne.n	800a48c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 800a470:	4b05      	ldr	r3, [pc, #20]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a472:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a474:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 800a478:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a47c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a47e:	4a02      	ldr	r2, [pc, #8]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a480:	430b      	orrs	r3, r1
 800a482:	6513      	str	r3, [r2, #80]	@ 0x50
 800a484:	e006      	b.n	800a494 <HAL_RCCEx_PeriphCLKConfig+0x300>
 800a486:	bf00      	nop
 800a488:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a48c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a490:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800a494:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a49c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800a4a0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800a4aa:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800a4ae:	460b      	mov	r3, r1
 800a4b0:	4313      	orrs	r3, r2
 800a4b2:	d03a      	beq.n	800a52a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800a4b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a4b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a4ba:	2b30      	cmp	r3, #48	@ 0x30
 800a4bc:	d01f      	beq.n	800a4fe <HAL_RCCEx_PeriphCLKConfig+0x36a>
 800a4be:	2b30      	cmp	r3, #48	@ 0x30
 800a4c0:	d819      	bhi.n	800a4f6 <HAL_RCCEx_PeriphCLKConfig+0x362>
 800a4c2:	2b20      	cmp	r3, #32
 800a4c4:	d00c      	beq.n	800a4e0 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 800a4c6:	2b20      	cmp	r3, #32
 800a4c8:	d815      	bhi.n	800a4f6 <HAL_RCCEx_PeriphCLKConfig+0x362>
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d019      	beq.n	800a502 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 800a4ce:	2b10      	cmp	r3, #16
 800a4d0:	d111      	bne.n	800a4f6 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a4d2:	4bae      	ldr	r3, [pc, #696]	@ (800a78c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a4d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4d6:	4aad      	ldr	r2, [pc, #692]	@ (800a78c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a4d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a4dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800a4de:	e011      	b.n	800a504 <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a4e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a4e4:	3308      	adds	r3, #8
 800a4e6:	2102      	movs	r1, #2
 800a4e8:	4618      	mov	r0, r3
 800a4ea:	f001 facf 	bl	800ba8c <RCCEx_PLL2_Config>
 800a4ee:	4603      	mov	r3, r0
 800a4f0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800a4f4:	e006      	b.n	800a504 <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800a4f6:	2301      	movs	r3, #1
 800a4f8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800a4fc:	e002      	b.n	800a504 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 800a4fe:	bf00      	nop
 800a500:	e000      	b.n	800a504 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 800a502:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a504:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d10a      	bne.n	800a522 <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800a50c:	4b9f      	ldr	r3, [pc, #636]	@ (800a78c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a50e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a510:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800a514:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a51a:	4a9c      	ldr	r2, [pc, #624]	@ (800a78c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a51c:	430b      	orrs	r3, r1
 800a51e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a520:	e003      	b.n	800a52a <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a522:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a526:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800a52a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a52e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a532:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800a536:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800a53a:	2300      	movs	r3, #0
 800a53c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800a540:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800a544:	460b      	mov	r3, r1
 800a546:	4313      	orrs	r3, r2
 800a548:	d051      	beq.n	800a5ee <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800a54a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a54e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a550:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a554:	d035      	beq.n	800a5c2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 800a556:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a55a:	d82e      	bhi.n	800a5ba <HAL_RCCEx_PeriphCLKConfig+0x426>
 800a55c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a560:	d031      	beq.n	800a5c6 <HAL_RCCEx_PeriphCLKConfig+0x432>
 800a562:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a566:	d828      	bhi.n	800a5ba <HAL_RCCEx_PeriphCLKConfig+0x426>
 800a568:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a56c:	d01a      	beq.n	800a5a4 <HAL_RCCEx_PeriphCLKConfig+0x410>
 800a56e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a572:	d822      	bhi.n	800a5ba <HAL_RCCEx_PeriphCLKConfig+0x426>
 800a574:	2b00      	cmp	r3, #0
 800a576:	d003      	beq.n	800a580 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 800a578:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a57c:	d007      	beq.n	800a58e <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 800a57e:	e01c      	b.n	800a5ba <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a580:	4b82      	ldr	r3, [pc, #520]	@ (800a78c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a584:	4a81      	ldr	r2, [pc, #516]	@ (800a78c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a586:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a58a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a58c:	e01c      	b.n	800a5c8 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a58e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a592:	3308      	adds	r3, #8
 800a594:	2100      	movs	r1, #0
 800a596:	4618      	mov	r0, r3
 800a598:	f001 fa78 	bl	800ba8c <RCCEx_PLL2_Config>
 800a59c:	4603      	mov	r3, r0
 800a59e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a5a2:	e011      	b.n	800a5c8 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a5a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a5a8:	3328      	adds	r3, #40	@ 0x28
 800a5aa:	2100      	movs	r1, #0
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	f001 fb1f 	bl	800bbf0 <RCCEx_PLL3_Config>
 800a5b2:	4603      	mov	r3, r0
 800a5b4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a5b8:	e006      	b.n	800a5c8 <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a5ba:	2301      	movs	r3, #1
 800a5bc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800a5c0:	e002      	b.n	800a5c8 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 800a5c2:	bf00      	nop
 800a5c4:	e000      	b.n	800a5c8 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 800a5c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a5c8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d10a      	bne.n	800a5e6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800a5d0:	4b6e      	ldr	r3, [pc, #440]	@ (800a78c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a5d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a5d4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800a5d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a5dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a5de:	4a6b      	ldr	r2, [pc, #428]	@ (800a78c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a5e0:	430b      	orrs	r3, r1
 800a5e2:	6513      	str	r3, [r2, #80]	@ 0x50
 800a5e4:	e003      	b.n	800a5ee <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a5e6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a5ea:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800a5ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a5f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5f6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800a5fa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a5fe:	2300      	movs	r3, #0
 800a600:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800a604:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800a608:	460b      	mov	r3, r1
 800a60a:	4313      	orrs	r3, r2
 800a60c:	d053      	beq.n	800a6b6 <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800a60e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a612:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a614:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a618:	d033      	beq.n	800a682 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 800a61a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a61e:	d82c      	bhi.n	800a67a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800a620:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a624:	d02f      	beq.n	800a686 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 800a626:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a62a:	d826      	bhi.n	800a67a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800a62c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a630:	d02b      	beq.n	800a68a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800a632:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a636:	d820      	bhi.n	800a67a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800a638:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a63c:	d012      	beq.n	800a664 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800a63e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a642:	d81a      	bhi.n	800a67a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800a644:	2b00      	cmp	r3, #0
 800a646:	d022      	beq.n	800a68e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 800a648:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a64c:	d115      	bne.n	800a67a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a64e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a652:	3308      	adds	r3, #8
 800a654:	2101      	movs	r1, #1
 800a656:	4618      	mov	r0, r3
 800a658:	f001 fa18 	bl	800ba8c <RCCEx_PLL2_Config>
 800a65c:	4603      	mov	r3, r0
 800a65e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800a662:	e015      	b.n	800a690 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a664:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a668:	3328      	adds	r3, #40	@ 0x28
 800a66a:	2101      	movs	r1, #1
 800a66c:	4618      	mov	r0, r3
 800a66e:	f001 fabf 	bl	800bbf0 <RCCEx_PLL3_Config>
 800a672:	4603      	mov	r3, r0
 800a674:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800a678:	e00a      	b.n	800a690 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a67a:	2301      	movs	r3, #1
 800a67c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800a680:	e006      	b.n	800a690 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800a682:	bf00      	nop
 800a684:	e004      	b.n	800a690 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800a686:	bf00      	nop
 800a688:	e002      	b.n	800a690 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800a68a:	bf00      	nop
 800a68c:	e000      	b.n	800a690 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800a68e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a690:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a694:	2b00      	cmp	r3, #0
 800a696:	d10a      	bne.n	800a6ae <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800a698:	4b3c      	ldr	r3, [pc, #240]	@ (800a78c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a69a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a69c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800a6a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a6a4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a6a6:	4a39      	ldr	r2, [pc, #228]	@ (800a78c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a6a8:	430b      	orrs	r3, r1
 800a6aa:	6513      	str	r3, [r2, #80]	@ 0x50
 800a6ac:	e003      	b.n	800a6b6 <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a6ae:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a6b2:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800a6b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a6ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6be:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800a6c2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a6cc:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800a6d0:	460b      	mov	r3, r1
 800a6d2:	4313      	orrs	r3, r2
 800a6d4:	d060      	beq.n	800a798 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800a6d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a6da:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800a6de:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 800a6e2:	d039      	beq.n	800a758 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 800a6e4:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 800a6e8:	d832      	bhi.n	800a750 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800a6ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a6ee:	d035      	beq.n	800a75c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800a6f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a6f4:	d82c      	bhi.n	800a750 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800a6f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a6fa:	d031      	beq.n	800a760 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800a6fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a700:	d826      	bhi.n	800a750 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800a702:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a706:	d02d      	beq.n	800a764 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800a708:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a70c:	d820      	bhi.n	800a750 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800a70e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a712:	d012      	beq.n	800a73a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800a714:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a718:	d81a      	bhi.n	800a750 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d024      	beq.n	800a768 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800a71e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a722:	d115      	bne.n	800a750 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a724:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a728:	3308      	adds	r3, #8
 800a72a:	2101      	movs	r1, #1
 800a72c:	4618      	mov	r0, r3
 800a72e:	f001 f9ad 	bl	800ba8c <RCCEx_PLL2_Config>
 800a732:	4603      	mov	r3, r0
 800a734:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800a738:	e017      	b.n	800a76a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a73a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a73e:	3328      	adds	r3, #40	@ 0x28
 800a740:	2101      	movs	r1, #1
 800a742:	4618      	mov	r0, r3
 800a744:	f001 fa54 	bl	800bbf0 <RCCEx_PLL3_Config>
 800a748:	4603      	mov	r3, r0
 800a74a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800a74e:	e00c      	b.n	800a76a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800a750:	2301      	movs	r3, #1
 800a752:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800a756:	e008      	b.n	800a76a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800a758:	bf00      	nop
 800a75a:	e006      	b.n	800a76a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800a75c:	bf00      	nop
 800a75e:	e004      	b.n	800a76a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800a760:	bf00      	nop
 800a762:	e002      	b.n	800a76a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800a764:	bf00      	nop
 800a766:	e000      	b.n	800a76a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800a768:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a76a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d10e      	bne.n	800a790 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800a772:	4b06      	ldr	r3, [pc, #24]	@ (800a78c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a774:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a776:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800a77a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a77e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800a782:	4a02      	ldr	r2, [pc, #8]	@ (800a78c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a784:	430b      	orrs	r3, r1
 800a786:	6593      	str	r3, [r2, #88]	@ 0x58
 800a788:	e006      	b.n	800a798 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800a78a:	bf00      	nop
 800a78c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a790:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a794:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a798:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a79c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7a0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800a7a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800a7ae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a7b2:	460b      	mov	r3, r1
 800a7b4:	4313      	orrs	r3, r2
 800a7b6:	d037      	beq.n	800a828 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800a7b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a7bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a7be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a7c2:	d00e      	beq.n	800a7e2 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800a7c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a7c8:	d816      	bhi.n	800a7f8 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d018      	beq.n	800a800 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800a7ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a7d2:	d111      	bne.n	800a7f8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a7d4:	4bc4      	ldr	r3, [pc, #784]	@ (800aae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a7d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7d8:	4ac3      	ldr	r2, [pc, #780]	@ (800aae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a7da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a7de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800a7e0:	e00f      	b.n	800a802 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a7e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a7e6:	3308      	adds	r3, #8
 800a7e8:	2101      	movs	r1, #1
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	f001 f94e 	bl	800ba8c <RCCEx_PLL2_Config>
 800a7f0:	4603      	mov	r3, r0
 800a7f2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800a7f6:	e004      	b.n	800a802 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a7f8:	2301      	movs	r3, #1
 800a7fa:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800a7fe:	e000      	b.n	800a802 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800a800:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a802:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a806:	2b00      	cmp	r3, #0
 800a808:	d10a      	bne.n	800a820 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a80a:	4bb7      	ldr	r3, [pc, #732]	@ (800aae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a80c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a80e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a812:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a816:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a818:	4ab3      	ldr	r2, [pc, #716]	@ (800aae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a81a:	430b      	orrs	r3, r1
 800a81c:	6513      	str	r3, [r2, #80]	@ 0x50
 800a81e:	e003      	b.n	800a828 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a820:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a824:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800a828:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a82c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a830:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800a834:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a838:	2300      	movs	r3, #0
 800a83a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800a83e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800a842:	460b      	mov	r3, r1
 800a844:	4313      	orrs	r3, r2
 800a846:	d039      	beq.n	800a8bc <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800a848:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a84c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a84e:	2b03      	cmp	r3, #3
 800a850:	d81c      	bhi.n	800a88c <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800a852:	a201      	add	r2, pc, #4	@ (adr r2, 800a858 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800a854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a858:	0800a895 	.word	0x0800a895
 800a85c:	0800a869 	.word	0x0800a869
 800a860:	0800a877 	.word	0x0800a877
 800a864:	0800a895 	.word	0x0800a895
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a868:	4b9f      	ldr	r3, [pc, #636]	@ (800aae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a86a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a86c:	4a9e      	ldr	r2, [pc, #632]	@ (800aae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a86e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a872:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800a874:	e00f      	b.n	800a896 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a876:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a87a:	3308      	adds	r3, #8
 800a87c:	2102      	movs	r1, #2
 800a87e:	4618      	mov	r0, r3
 800a880:	f001 f904 	bl	800ba8c <RCCEx_PLL2_Config>
 800a884:	4603      	mov	r3, r0
 800a886:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 800a88a:	e004      	b.n	800a896 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800a88c:	2301      	movs	r3, #1
 800a88e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800a892:	e000      	b.n	800a896 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800a894:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a896:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d10a      	bne.n	800a8b4 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800a89e:	4b92      	ldr	r3, [pc, #584]	@ (800aae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a8a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a8a2:	f023 0103 	bic.w	r1, r3, #3
 800a8a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a8aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a8ac:	4a8e      	ldr	r2, [pc, #568]	@ (800aae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a8ae:	430b      	orrs	r3, r1
 800a8b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a8b2:	e003      	b.n	800a8bc <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a8b4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a8b8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a8bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a8c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8c4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800a8c8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a8cc:	2300      	movs	r3, #0
 800a8ce:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a8d2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800a8d6:	460b      	mov	r3, r1
 800a8d8:	4313      	orrs	r3, r2
 800a8da:	f000 8099 	beq.w	800aa10 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a8de:	4b83      	ldr	r3, [pc, #524]	@ (800aaec <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	4a82      	ldr	r2, [pc, #520]	@ (800aaec <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800a8e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a8e8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a8ea:	f7fa fd45 	bl	8005378 <HAL_GetTick>
 800a8ee:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a8f2:	e00b      	b.n	800a90c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a8f4:	f7fa fd40 	bl	8005378 <HAL_GetTick>
 800a8f8:	4602      	mov	r2, r0
 800a8fa:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800a8fe:	1ad3      	subs	r3, r2, r3
 800a900:	2b64      	cmp	r3, #100	@ 0x64
 800a902:	d903      	bls.n	800a90c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800a904:	2303      	movs	r3, #3
 800a906:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800a90a:	e005      	b.n	800a918 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a90c:	4b77      	ldr	r3, [pc, #476]	@ (800aaec <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a914:	2b00      	cmp	r3, #0
 800a916:	d0ed      	beq.n	800a8f4 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800a918:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d173      	bne.n	800aa08 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800a920:	4b71      	ldr	r3, [pc, #452]	@ (800aae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a922:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800a924:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a928:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a92c:	4053      	eors	r3, r2
 800a92e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a932:	2b00      	cmp	r3, #0
 800a934:	d015      	beq.n	800a962 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a936:	4b6c      	ldr	r3, [pc, #432]	@ (800aae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a938:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a93a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a93e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a942:	4b69      	ldr	r3, [pc, #420]	@ (800aae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a944:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a946:	4a68      	ldr	r2, [pc, #416]	@ (800aae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a948:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a94c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a94e:	4b66      	ldr	r3, [pc, #408]	@ (800aae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a950:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a952:	4a65      	ldr	r2, [pc, #404]	@ (800aae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a954:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a958:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800a95a:	4a63      	ldr	r2, [pc, #396]	@ (800aae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a95c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a960:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800a962:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a966:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a96a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a96e:	d118      	bne.n	800a9a2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a970:	f7fa fd02 	bl	8005378 <HAL_GetTick>
 800a974:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a978:	e00d      	b.n	800a996 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a97a:	f7fa fcfd 	bl	8005378 <HAL_GetTick>
 800a97e:	4602      	mov	r2, r0
 800a980:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800a984:	1ad2      	subs	r2, r2, r3
 800a986:	f241 3388 	movw	r3, #5000	@ 0x1388
 800a98a:	429a      	cmp	r2, r3
 800a98c:	d903      	bls.n	800a996 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800a98e:	2303      	movs	r3, #3
 800a990:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
            break;
 800a994:	e005      	b.n	800a9a2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a996:	4b54      	ldr	r3, [pc, #336]	@ (800aae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a998:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a99a:	f003 0302 	and.w	r3, r3, #2
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d0eb      	beq.n	800a97a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800a9a2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d129      	bne.n	800a9fe <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a9aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a9ae:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a9b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a9b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a9ba:	d10e      	bne.n	800a9da <HAL_RCCEx_PeriphCLKConfig+0x846>
 800a9bc:	4b4a      	ldr	r3, [pc, #296]	@ (800aae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a9be:	691b      	ldr	r3, [r3, #16]
 800a9c0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800a9c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a9c8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a9cc:	091a      	lsrs	r2, r3, #4
 800a9ce:	4b48      	ldr	r3, [pc, #288]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800a9d0:	4013      	ands	r3, r2
 800a9d2:	4a45      	ldr	r2, [pc, #276]	@ (800aae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a9d4:	430b      	orrs	r3, r1
 800a9d6:	6113      	str	r3, [r2, #16]
 800a9d8:	e005      	b.n	800a9e6 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800a9da:	4b43      	ldr	r3, [pc, #268]	@ (800aae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a9dc:	691b      	ldr	r3, [r3, #16]
 800a9de:	4a42      	ldr	r2, [pc, #264]	@ (800aae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a9e0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a9e4:	6113      	str	r3, [r2, #16]
 800a9e6:	4b40      	ldr	r3, [pc, #256]	@ (800aae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a9e8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800a9ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a9ee:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a9f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a9f6:	4a3c      	ldr	r2, [pc, #240]	@ (800aae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a9f8:	430b      	orrs	r3, r1
 800a9fa:	6713      	str	r3, [r2, #112]	@ 0x70
 800a9fc:	e008      	b.n	800aa10 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a9fe:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800aa02:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 800aa06:	e003      	b.n	800aa10 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa08:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800aa0c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800aa10:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800aa14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa18:	f002 0301 	and.w	r3, r2, #1
 800aa1c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800aa20:	2300      	movs	r3, #0
 800aa22:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800aa26:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800aa2a:	460b      	mov	r3, r1
 800aa2c:	4313      	orrs	r3, r2
 800aa2e:	f000 8090 	beq.w	800ab52 <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800aa32:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800aa36:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aa3a:	2b28      	cmp	r3, #40	@ 0x28
 800aa3c:	d870      	bhi.n	800ab20 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800aa3e:	a201      	add	r2, pc, #4	@ (adr r2, 800aa44 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800aa40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa44:	0800ab29 	.word	0x0800ab29
 800aa48:	0800ab21 	.word	0x0800ab21
 800aa4c:	0800ab21 	.word	0x0800ab21
 800aa50:	0800ab21 	.word	0x0800ab21
 800aa54:	0800ab21 	.word	0x0800ab21
 800aa58:	0800ab21 	.word	0x0800ab21
 800aa5c:	0800ab21 	.word	0x0800ab21
 800aa60:	0800ab21 	.word	0x0800ab21
 800aa64:	0800aaf5 	.word	0x0800aaf5
 800aa68:	0800ab21 	.word	0x0800ab21
 800aa6c:	0800ab21 	.word	0x0800ab21
 800aa70:	0800ab21 	.word	0x0800ab21
 800aa74:	0800ab21 	.word	0x0800ab21
 800aa78:	0800ab21 	.word	0x0800ab21
 800aa7c:	0800ab21 	.word	0x0800ab21
 800aa80:	0800ab21 	.word	0x0800ab21
 800aa84:	0800ab0b 	.word	0x0800ab0b
 800aa88:	0800ab21 	.word	0x0800ab21
 800aa8c:	0800ab21 	.word	0x0800ab21
 800aa90:	0800ab21 	.word	0x0800ab21
 800aa94:	0800ab21 	.word	0x0800ab21
 800aa98:	0800ab21 	.word	0x0800ab21
 800aa9c:	0800ab21 	.word	0x0800ab21
 800aaa0:	0800ab21 	.word	0x0800ab21
 800aaa4:	0800ab29 	.word	0x0800ab29
 800aaa8:	0800ab21 	.word	0x0800ab21
 800aaac:	0800ab21 	.word	0x0800ab21
 800aab0:	0800ab21 	.word	0x0800ab21
 800aab4:	0800ab21 	.word	0x0800ab21
 800aab8:	0800ab21 	.word	0x0800ab21
 800aabc:	0800ab21 	.word	0x0800ab21
 800aac0:	0800ab21 	.word	0x0800ab21
 800aac4:	0800ab29 	.word	0x0800ab29
 800aac8:	0800ab21 	.word	0x0800ab21
 800aacc:	0800ab21 	.word	0x0800ab21
 800aad0:	0800ab21 	.word	0x0800ab21
 800aad4:	0800ab21 	.word	0x0800ab21
 800aad8:	0800ab21 	.word	0x0800ab21
 800aadc:	0800ab21 	.word	0x0800ab21
 800aae0:	0800ab21 	.word	0x0800ab21
 800aae4:	0800ab29 	.word	0x0800ab29
 800aae8:	58024400 	.word	0x58024400
 800aaec:	58024800 	.word	0x58024800
 800aaf0:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800aaf4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800aaf8:	3308      	adds	r3, #8
 800aafa:	2101      	movs	r1, #1
 800aafc:	4618      	mov	r0, r3
 800aafe:	f000 ffc5 	bl	800ba8c <RCCEx_PLL2_Config>
 800ab02:	4603      	mov	r3, r0
 800ab04:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800ab08:	e00f      	b.n	800ab2a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ab0a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800ab0e:	3328      	adds	r3, #40	@ 0x28
 800ab10:	2101      	movs	r1, #1
 800ab12:	4618      	mov	r0, r3
 800ab14:	f001 f86c 	bl	800bbf0 <RCCEx_PLL3_Config>
 800ab18:	4603      	mov	r3, r0
 800ab1a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800ab1e:	e004      	b.n	800ab2a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ab20:	2301      	movs	r3, #1
 800ab22:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800ab26:	e000      	b.n	800ab2a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800ab28:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ab2a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d10b      	bne.n	800ab4a <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800ab32:	4bc0      	ldr	r3, [pc, #768]	@ (800ae34 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800ab34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab36:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800ab3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800ab3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ab42:	4abc      	ldr	r2, [pc, #752]	@ (800ae34 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800ab44:	430b      	orrs	r3, r1
 800ab46:	6553      	str	r3, [r2, #84]	@ 0x54
 800ab48:	e003      	b.n	800ab52 <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab4a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800ab4e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800ab52:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800ab56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab5a:	f002 0302 	and.w	r3, r2, #2
 800ab5e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ab62:	2300      	movs	r3, #0
 800ab64:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800ab68:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800ab6c:	460b      	mov	r3, r1
 800ab6e:	4313      	orrs	r3, r2
 800ab70:	d043      	beq.n	800abfa <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800ab72:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800ab76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab7a:	2b05      	cmp	r3, #5
 800ab7c:	d824      	bhi.n	800abc8 <HAL_RCCEx_PeriphCLKConfig+0xa34>
 800ab7e:	a201      	add	r2, pc, #4	@ (adr r2, 800ab84 <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 800ab80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab84:	0800abd1 	.word	0x0800abd1
 800ab88:	0800ab9d 	.word	0x0800ab9d
 800ab8c:	0800abb3 	.word	0x0800abb3
 800ab90:	0800abd1 	.word	0x0800abd1
 800ab94:	0800abd1 	.word	0x0800abd1
 800ab98:	0800abd1 	.word	0x0800abd1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ab9c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800aba0:	3308      	adds	r3, #8
 800aba2:	2101      	movs	r1, #1
 800aba4:	4618      	mov	r0, r3
 800aba6:	f000 ff71 	bl	800ba8c <RCCEx_PLL2_Config>
 800abaa:	4603      	mov	r3, r0
 800abac:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800abb0:	e00f      	b.n	800abd2 <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800abb2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800abb6:	3328      	adds	r3, #40	@ 0x28
 800abb8:	2101      	movs	r1, #1
 800abba:	4618      	mov	r0, r3
 800abbc:	f001 f818 	bl	800bbf0 <RCCEx_PLL3_Config>
 800abc0:	4603      	mov	r3, r0
 800abc2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800abc6:	e004      	b.n	800abd2 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800abc8:	2301      	movs	r3, #1
 800abca:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800abce:	e000      	b.n	800abd2 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 800abd0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800abd2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d10b      	bne.n	800abf2 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800abda:	4b96      	ldr	r3, [pc, #600]	@ (800ae34 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800abdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abde:	f023 0107 	bic.w	r1, r3, #7
 800abe2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800abe6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800abea:	4a92      	ldr	r2, [pc, #584]	@ (800ae34 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800abec:	430b      	orrs	r3, r1
 800abee:	6553      	str	r3, [r2, #84]	@ 0x54
 800abf0:	e003      	b.n	800abfa <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800abf2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800abf6:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800abfa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800abfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac02:	f002 0304 	and.w	r3, r2, #4
 800ac06:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ac0a:	2300      	movs	r3, #0
 800ac0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ac10:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800ac14:	460b      	mov	r3, r1
 800ac16:	4313      	orrs	r3, r2
 800ac18:	d043      	beq.n	800aca2 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800ac1a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800ac1e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ac22:	2b05      	cmp	r3, #5
 800ac24:	d824      	bhi.n	800ac70 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 800ac26:	a201      	add	r2, pc, #4	@ (adr r2, 800ac2c <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 800ac28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac2c:	0800ac79 	.word	0x0800ac79
 800ac30:	0800ac45 	.word	0x0800ac45
 800ac34:	0800ac5b 	.word	0x0800ac5b
 800ac38:	0800ac79 	.word	0x0800ac79
 800ac3c:	0800ac79 	.word	0x0800ac79
 800ac40:	0800ac79 	.word	0x0800ac79
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ac44:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800ac48:	3308      	adds	r3, #8
 800ac4a:	2101      	movs	r1, #1
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	f000 ff1d 	bl	800ba8c <RCCEx_PLL2_Config>
 800ac52:	4603      	mov	r3, r0
 800ac54:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ac58:	e00f      	b.n	800ac7a <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ac5a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800ac5e:	3328      	adds	r3, #40	@ 0x28
 800ac60:	2101      	movs	r1, #1
 800ac62:	4618      	mov	r0, r3
 800ac64:	f000 ffc4 	bl	800bbf0 <RCCEx_PLL3_Config>
 800ac68:	4603      	mov	r3, r0
 800ac6a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ac6e:	e004      	b.n	800ac7a <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ac70:	2301      	movs	r3, #1
 800ac72:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800ac76:	e000      	b.n	800ac7a <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 800ac78:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ac7a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d10b      	bne.n	800ac9a <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ac82:	4b6c      	ldr	r3, [pc, #432]	@ (800ae34 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800ac84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac86:	f023 0107 	bic.w	r1, r3, #7
 800ac8a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800ac8e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ac92:	4a68      	ldr	r2, [pc, #416]	@ (800ae34 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800ac94:	430b      	orrs	r3, r1
 800ac96:	6593      	str	r3, [r2, #88]	@ 0x58
 800ac98:	e003      	b.n	800aca2 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ac9a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800ac9e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800aca2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800aca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acaa:	f002 0320 	and.w	r3, r2, #32
 800acae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800acb2:	2300      	movs	r3, #0
 800acb4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800acb8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800acbc:	460b      	mov	r3, r1
 800acbe:	4313      	orrs	r3, r2
 800acc0:	d055      	beq.n	800ad6e <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800acc2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800acc6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800acca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800acce:	d033      	beq.n	800ad38 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800acd0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800acd4:	d82c      	bhi.n	800ad30 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800acd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800acda:	d02f      	beq.n	800ad3c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800acdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ace0:	d826      	bhi.n	800ad30 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800ace2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ace6:	d02b      	beq.n	800ad40 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800ace8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800acec:	d820      	bhi.n	800ad30 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800acee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800acf2:	d012      	beq.n	800ad1a <HAL_RCCEx_PeriphCLKConfig+0xb86>
 800acf4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800acf8:	d81a      	bhi.n	800ad30 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d022      	beq.n	800ad44 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 800acfe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ad02:	d115      	bne.n	800ad30 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ad04:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800ad08:	3308      	adds	r3, #8
 800ad0a:	2100      	movs	r1, #0
 800ad0c:	4618      	mov	r0, r3
 800ad0e:	f000 febd 	bl	800ba8c <RCCEx_PLL2_Config>
 800ad12:	4603      	mov	r3, r0
 800ad14:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800ad18:	e015      	b.n	800ad46 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ad1a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800ad1e:	3328      	adds	r3, #40	@ 0x28
 800ad20:	2102      	movs	r1, #2
 800ad22:	4618      	mov	r0, r3
 800ad24:	f000 ff64 	bl	800bbf0 <RCCEx_PLL3_Config>
 800ad28:	4603      	mov	r3, r0
 800ad2a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800ad2e:	e00a      	b.n	800ad46 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ad30:	2301      	movs	r3, #1
 800ad32:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800ad36:	e006      	b.n	800ad46 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800ad38:	bf00      	nop
 800ad3a:	e004      	b.n	800ad46 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800ad3c:	bf00      	nop
 800ad3e:	e002      	b.n	800ad46 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800ad40:	bf00      	nop
 800ad42:	e000      	b.n	800ad46 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800ad44:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ad46:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d10b      	bne.n	800ad66 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ad4e:	4b39      	ldr	r3, [pc, #228]	@ (800ae34 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800ad50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad52:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800ad56:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800ad5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ad5e:	4a35      	ldr	r2, [pc, #212]	@ (800ae34 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800ad60:	430b      	orrs	r3, r1
 800ad62:	6553      	str	r3, [r2, #84]	@ 0x54
 800ad64:	e003      	b.n	800ad6e <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ad66:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800ad6a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800ad6e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800ad72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad76:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800ad7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ad7e:	2300      	movs	r3, #0
 800ad80:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ad84:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800ad88:	460b      	mov	r3, r1
 800ad8a:	4313      	orrs	r3, r2
 800ad8c:	d058      	beq.n	800ae40 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800ad8e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800ad92:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ad96:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ad9a:	d033      	beq.n	800ae04 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800ad9c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ada0:	d82c      	bhi.n	800adfc <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800ada2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ada6:	d02f      	beq.n	800ae08 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800ada8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800adac:	d826      	bhi.n	800adfc <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800adae:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800adb2:	d02b      	beq.n	800ae0c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800adb4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800adb8:	d820      	bhi.n	800adfc <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800adba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800adbe:	d012      	beq.n	800ade6 <HAL_RCCEx_PeriphCLKConfig+0xc52>
 800adc0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800adc4:	d81a      	bhi.n	800adfc <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d022      	beq.n	800ae10 <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 800adca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800adce:	d115      	bne.n	800adfc <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800add0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800add4:	3308      	adds	r3, #8
 800add6:	2100      	movs	r1, #0
 800add8:	4618      	mov	r0, r3
 800adda:	f000 fe57 	bl	800ba8c <RCCEx_PLL2_Config>
 800adde:	4603      	mov	r3, r0
 800ade0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800ade4:	e015      	b.n	800ae12 <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ade6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800adea:	3328      	adds	r3, #40	@ 0x28
 800adec:	2102      	movs	r1, #2
 800adee:	4618      	mov	r0, r3
 800adf0:	f000 fefe 	bl	800bbf0 <RCCEx_PLL3_Config>
 800adf4:	4603      	mov	r3, r0
 800adf6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800adfa:	e00a      	b.n	800ae12 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800adfc:	2301      	movs	r3, #1
 800adfe:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800ae02:	e006      	b.n	800ae12 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800ae04:	bf00      	nop
 800ae06:	e004      	b.n	800ae12 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800ae08:	bf00      	nop
 800ae0a:	e002      	b.n	800ae12 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800ae0c:	bf00      	nop
 800ae0e:	e000      	b.n	800ae12 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800ae10:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ae12:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d10e      	bne.n	800ae38 <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800ae1a:	4b06      	ldr	r3, [pc, #24]	@ (800ae34 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800ae1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae1e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800ae22:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800ae26:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ae2a:	4a02      	ldr	r2, [pc, #8]	@ (800ae34 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800ae2c:	430b      	orrs	r3, r1
 800ae2e:	6593      	str	r3, [r2, #88]	@ 0x58
 800ae30:	e006      	b.n	800ae40 <HAL_RCCEx_PeriphCLKConfig+0xcac>
 800ae32:	bf00      	nop
 800ae34:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae38:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800ae3c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800ae40:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800ae44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae48:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800ae4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ae50:	2300      	movs	r3, #0
 800ae52:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ae56:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800ae5a:	460b      	mov	r3, r1
 800ae5c:	4313      	orrs	r3, r2
 800ae5e:	d055      	beq.n	800af0c <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800ae60:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800ae64:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800ae68:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800ae6c:	d033      	beq.n	800aed6 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800ae6e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800ae72:	d82c      	bhi.n	800aece <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 800ae74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ae78:	d02f      	beq.n	800aeda <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800ae7a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ae7e:	d826      	bhi.n	800aece <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 800ae80:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800ae84:	d02b      	beq.n	800aede <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800ae86:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800ae8a:	d820      	bhi.n	800aece <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 800ae8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ae90:	d012      	beq.n	800aeb8 <HAL_RCCEx_PeriphCLKConfig+0xd24>
 800ae92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ae96:	d81a      	bhi.n	800aece <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d022      	beq.n	800aee2 <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 800ae9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aea0:	d115      	bne.n	800aece <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800aea2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800aea6:	3308      	adds	r3, #8
 800aea8:	2100      	movs	r1, #0
 800aeaa:	4618      	mov	r0, r3
 800aeac:	f000 fdee 	bl	800ba8c <RCCEx_PLL2_Config>
 800aeb0:	4603      	mov	r3, r0
 800aeb2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800aeb6:	e015      	b.n	800aee4 <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800aeb8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800aebc:	3328      	adds	r3, #40	@ 0x28
 800aebe:	2102      	movs	r1, #2
 800aec0:	4618      	mov	r0, r3
 800aec2:	f000 fe95 	bl	800bbf0 <RCCEx_PLL3_Config>
 800aec6:	4603      	mov	r3, r0
 800aec8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800aecc:	e00a      	b.n	800aee4 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aece:	2301      	movs	r3, #1
 800aed0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800aed4:	e006      	b.n	800aee4 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800aed6:	bf00      	nop
 800aed8:	e004      	b.n	800aee4 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800aeda:	bf00      	nop
 800aedc:	e002      	b.n	800aee4 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800aede:	bf00      	nop
 800aee0:	e000      	b.n	800aee4 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800aee2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aee4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d10b      	bne.n	800af04 <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800aeec:	4ba1      	ldr	r3, [pc, #644]	@ (800b174 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800aeee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aef0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800aef4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800aef8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800aefc:	4a9d      	ldr	r2, [pc, #628]	@ (800b174 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800aefe:	430b      	orrs	r3, r1
 800af00:	6593      	str	r3, [r2, #88]	@ 0x58
 800af02:	e003      	b.n	800af0c <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af04:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800af08:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800af0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800af10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af14:	f002 0308 	and.w	r3, r2, #8
 800af18:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800af1c:	2300      	movs	r3, #0
 800af1e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800af22:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800af26:	460b      	mov	r3, r1
 800af28:	4313      	orrs	r3, r2
 800af2a:	d01e      	beq.n	800af6a <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800af2c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800af30:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800af34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800af38:	d10c      	bne.n	800af54 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800af3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800af3e:	3328      	adds	r3, #40	@ 0x28
 800af40:	2102      	movs	r1, #2
 800af42:	4618      	mov	r0, r3
 800af44:	f000 fe54 	bl	800bbf0 <RCCEx_PLL3_Config>
 800af48:	4603      	mov	r3, r0
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d002      	beq.n	800af54 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 800af4e:	2301      	movs	r3, #1
 800af50:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800af54:	4b87      	ldr	r3, [pc, #540]	@ (800b174 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800af56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af58:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800af5c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800af60:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800af64:	4a83      	ldr	r2, [pc, #524]	@ (800b174 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800af66:	430b      	orrs	r3, r1
 800af68:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800af6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800af6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af72:	f002 0310 	and.w	r3, r2, #16
 800af76:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800af7a:	2300      	movs	r3, #0
 800af7c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800af80:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800af84:	460b      	mov	r3, r1
 800af86:	4313      	orrs	r3, r2
 800af88:	d01e      	beq.n	800afc8 <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800af8a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800af8e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800af92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800af96:	d10c      	bne.n	800afb2 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800af98:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800af9c:	3328      	adds	r3, #40	@ 0x28
 800af9e:	2102      	movs	r1, #2
 800afa0:	4618      	mov	r0, r3
 800afa2:	f000 fe25 	bl	800bbf0 <RCCEx_PLL3_Config>
 800afa6:	4603      	mov	r3, r0
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d002      	beq.n	800afb2 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 800afac:	2301      	movs	r3, #1
 800afae:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800afb2:	4b70      	ldr	r3, [pc, #448]	@ (800b174 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800afb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800afb6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800afba:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800afbe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800afc2:	4a6c      	ldr	r2, [pc, #432]	@ (800b174 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800afc4:	430b      	orrs	r3, r1
 800afc6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800afc8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800afcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afd0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800afd4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800afd8:	2300      	movs	r3, #0
 800afda:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800afde:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800afe2:	460b      	mov	r3, r1
 800afe4:	4313      	orrs	r3, r2
 800afe6:	d03e      	beq.n	800b066 <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800afe8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800afec:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800aff0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aff4:	d022      	beq.n	800b03c <HAL_RCCEx_PeriphCLKConfig+0xea8>
 800aff6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800affa:	d81b      	bhi.n	800b034 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800affc:	2b00      	cmp	r3, #0
 800affe:	d003      	beq.n	800b008 <HAL_RCCEx_PeriphCLKConfig+0xe74>
 800b000:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b004:	d00b      	beq.n	800b01e <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 800b006:	e015      	b.n	800b034 <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b008:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b00c:	3308      	adds	r3, #8
 800b00e:	2100      	movs	r1, #0
 800b010:	4618      	mov	r0, r3
 800b012:	f000 fd3b 	bl	800ba8c <RCCEx_PLL2_Config>
 800b016:	4603      	mov	r3, r0
 800b018:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b01c:	e00f      	b.n	800b03e <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b01e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b022:	3328      	adds	r3, #40	@ 0x28
 800b024:	2102      	movs	r1, #2
 800b026:	4618      	mov	r0, r3
 800b028:	f000 fde2 	bl	800bbf0 <RCCEx_PLL3_Config>
 800b02c:	4603      	mov	r3, r0
 800b02e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b032:	e004      	b.n	800b03e <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b034:	2301      	movs	r3, #1
 800b036:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800b03a:	e000      	b.n	800b03e <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 800b03c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b03e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800b042:	2b00      	cmp	r3, #0
 800b044:	d10b      	bne.n	800b05e <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b046:	4b4b      	ldr	r3, [pc, #300]	@ (800b174 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800b048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b04a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800b04e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b052:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b056:	4a47      	ldr	r2, [pc, #284]	@ (800b174 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800b058:	430b      	orrs	r3, r1
 800b05a:	6593      	str	r3, [r2, #88]	@ 0x58
 800b05c:	e003      	b.n	800b066 <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b05e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800b062:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b066:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b06a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b06e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800b072:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b074:	2300      	movs	r3, #0
 800b076:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b078:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800b07c:	460b      	mov	r3, r1
 800b07e:	4313      	orrs	r3, r2
 800b080:	d03b      	beq.n	800b0fa <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800b082:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b086:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b08a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b08e:	d01f      	beq.n	800b0d0 <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 800b090:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b094:	d818      	bhi.n	800b0c8 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800b096:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b09a:	d003      	beq.n	800b0a4 <HAL_RCCEx_PeriphCLKConfig+0xf10>
 800b09c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b0a0:	d007      	beq.n	800b0b2 <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 800b0a2:	e011      	b.n	800b0c8 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b0a4:	4b33      	ldr	r3, [pc, #204]	@ (800b174 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800b0a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0a8:	4a32      	ldr	r2, [pc, #200]	@ (800b174 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800b0aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b0ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800b0b0:	e00f      	b.n	800b0d2 <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b0b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b0b6:	3328      	adds	r3, #40	@ 0x28
 800b0b8:	2101      	movs	r1, #1
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	f000 fd98 	bl	800bbf0 <RCCEx_PLL3_Config>
 800b0c0:	4603      	mov	r3, r0
 800b0c2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 800b0c6:	e004      	b.n	800b0d2 <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b0c8:	2301      	movs	r3, #1
 800b0ca:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800b0ce:	e000      	b.n	800b0d2 <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 800b0d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b0d2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d10b      	bne.n	800b0f2 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b0da:	4b26      	ldr	r3, [pc, #152]	@ (800b174 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800b0dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b0de:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800b0e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b0e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b0ea:	4a22      	ldr	r2, [pc, #136]	@ (800b174 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800b0ec:	430b      	orrs	r3, r1
 800b0ee:	6553      	str	r3, [r2, #84]	@ 0x54
 800b0f0:	e003      	b.n	800b0fa <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b0f2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800b0f6:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800b0fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b0fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b102:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800b106:	673b      	str	r3, [r7, #112]	@ 0x70
 800b108:	2300      	movs	r3, #0
 800b10a:	677b      	str	r3, [r7, #116]	@ 0x74
 800b10c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800b110:	460b      	mov	r3, r1
 800b112:	4313      	orrs	r3, r2
 800b114:	d034      	beq.n	800b180 <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800b116:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b11a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d003      	beq.n	800b128 <HAL_RCCEx_PeriphCLKConfig+0xf94>
 800b120:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b124:	d007      	beq.n	800b136 <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 800b126:	e011      	b.n	800b14c <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b128:	4b12      	ldr	r3, [pc, #72]	@ (800b174 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800b12a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b12c:	4a11      	ldr	r2, [pc, #68]	@ (800b174 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800b12e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b132:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b134:	e00e      	b.n	800b154 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b136:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b13a:	3308      	adds	r3, #8
 800b13c:	2102      	movs	r1, #2
 800b13e:	4618      	mov	r0, r3
 800b140:	f000 fca4 	bl	800ba8c <RCCEx_PLL2_Config>
 800b144:	4603      	mov	r3, r0
 800b146:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b14a:	e003      	b.n	800b154 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 800b14c:	2301      	movs	r3, #1
 800b14e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800b152:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b154:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d10d      	bne.n	800b178 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800b15c:	4b05      	ldr	r3, [pc, #20]	@ (800b174 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800b15e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b160:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b164:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b168:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b16a:	4a02      	ldr	r2, [pc, #8]	@ (800b174 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800b16c:	430b      	orrs	r3, r1
 800b16e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b170:	e006      	b.n	800b180 <HAL_RCCEx_PeriphCLKConfig+0xfec>
 800b172:	bf00      	nop
 800b174:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b178:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800b17c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800b180:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b184:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b188:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800b18c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b18e:	2300      	movs	r3, #0
 800b190:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b192:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800b196:	460b      	mov	r3, r1
 800b198:	4313      	orrs	r3, r2
 800b19a:	d00c      	beq.n	800b1b6 <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b19c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b1a0:	3328      	adds	r3, #40	@ 0x28
 800b1a2:	2102      	movs	r1, #2
 800b1a4:	4618      	mov	r0, r3
 800b1a6:	f000 fd23 	bl	800bbf0 <RCCEx_PLL3_Config>
 800b1aa:	4603      	mov	r3, r0
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d002      	beq.n	800b1b6 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 800b1b0:	2301      	movs	r3, #1
 800b1b2:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800b1b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b1ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1be:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800b1c2:	663b      	str	r3, [r7, #96]	@ 0x60
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	667b      	str	r3, [r7, #100]	@ 0x64
 800b1c8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800b1cc:	460b      	mov	r3, r1
 800b1ce:	4313      	orrs	r3, r2
 800b1d0:	d038      	beq.n	800b244 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 800b1d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b1d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b1da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b1de:	d018      	beq.n	800b212 <HAL_RCCEx_PeriphCLKConfig+0x107e>
 800b1e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b1e4:	d811      	bhi.n	800b20a <HAL_RCCEx_PeriphCLKConfig+0x1076>
 800b1e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b1ea:	d014      	beq.n	800b216 <HAL_RCCEx_PeriphCLKConfig+0x1082>
 800b1ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b1f0:	d80b      	bhi.n	800b20a <HAL_RCCEx_PeriphCLKConfig+0x1076>
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d011      	beq.n	800b21a <HAL_RCCEx_PeriphCLKConfig+0x1086>
 800b1f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b1fa:	d106      	bne.n	800b20a <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b1fc:	4bc3      	ldr	r3, [pc, #780]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800b1fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b200:	4ac2      	ldr	r2, [pc, #776]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800b202:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b206:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800b208:	e008      	b.n	800b21c <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b20a:	2301      	movs	r3, #1
 800b20c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800b210:	e004      	b.n	800b21c <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 800b212:	bf00      	nop
 800b214:	e002      	b.n	800b21c <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 800b216:	bf00      	nop
 800b218:	e000      	b.n	800b21c <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 800b21a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b21c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800b220:	2b00      	cmp	r3, #0
 800b222:	d10b      	bne.n	800b23c <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b224:	4bb9      	ldr	r3, [pc, #740]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800b226:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b228:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800b22c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b230:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b234:	4ab5      	ldr	r2, [pc, #724]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800b236:	430b      	orrs	r3, r1
 800b238:	6553      	str	r3, [r2, #84]	@ 0x54
 800b23a:	e003      	b.n	800b244 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b23c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800b240:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b244:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b24c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800b250:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b252:	2300      	movs	r3, #0
 800b254:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b256:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800b25a:	460b      	mov	r3, r1
 800b25c:	4313      	orrs	r3, r2
 800b25e:	d009      	beq.n	800b274 <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b260:	4baa      	ldr	r3, [pc, #680]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800b262:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b264:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b268:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b26c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b26e:	4aa7      	ldr	r2, [pc, #668]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800b270:	430b      	orrs	r3, r1
 800b272:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b274:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b27c:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800b280:	653b      	str	r3, [r7, #80]	@ 0x50
 800b282:	2300      	movs	r3, #0
 800b284:	657b      	str	r3, [r7, #84]	@ 0x54
 800b286:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800b28a:	460b      	mov	r3, r1
 800b28c:	4313      	orrs	r3, r2
 800b28e:	d009      	beq.n	800b2a4 <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b290:	4b9e      	ldr	r3, [pc, #632]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800b292:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b294:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800b298:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b29c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b29e:	4a9b      	ldr	r2, [pc, #620]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800b2a0:	430b      	orrs	r3, r1
 800b2a2:	6513      	str	r3, [r2, #80]	@ 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 800b2a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b2a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2ac:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800b2b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b2b2:	2300      	movs	r3, #0
 800b2b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b2b6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800b2ba:	460b      	mov	r3, r1
 800b2bc:	4313      	orrs	r3, r2
 800b2be:	d009      	beq.n	800b2d4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 800b2c0:	4b92      	ldr	r3, [pc, #584]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800b2c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2c4:	f023 6100 	bic.w	r1, r3, #134217728	@ 0x8000000
 800b2c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b2cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b2ce:	4a8f      	ldr	r2, [pc, #572]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800b2d0:	430b      	orrs	r3, r1
 800b2d2:	6593      	str	r3, [r2, #88]	@ 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800b2d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b2d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2dc:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800b2e0:	643b      	str	r3, [r7, #64]	@ 0x40
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	647b      	str	r3, [r7, #68]	@ 0x44
 800b2e6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800b2ea:	460b      	mov	r3, r1
 800b2ec:	4313      	orrs	r3, r2
 800b2ee:	d00e      	beq.n	800b30e <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800b2f0:	4b86      	ldr	r3, [pc, #536]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800b2f2:	691b      	ldr	r3, [r3, #16]
 800b2f4:	4a85      	ldr	r2, [pc, #532]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800b2f6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b2fa:	6113      	str	r3, [r2, #16]
 800b2fc:	4b83      	ldr	r3, [pc, #524]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800b2fe:	6919      	ldr	r1, [r3, #16]
 800b300:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b304:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800b308:	4a80      	ldr	r2, [pc, #512]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800b30a:	430b      	orrs	r3, r1
 800b30c:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800b30e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b312:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b316:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800b31a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b31c:	2300      	movs	r3, #0
 800b31e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b320:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800b324:	460b      	mov	r3, r1
 800b326:	4313      	orrs	r3, r2
 800b328:	d009      	beq.n	800b33e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800b32a:	4b78      	ldr	r3, [pc, #480]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800b32c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b32e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800b332:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b336:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b338:	4a74      	ldr	r2, [pc, #464]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800b33a:	430b      	orrs	r3, r1
 800b33c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b33e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b342:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b346:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800b34a:	633b      	str	r3, [r7, #48]	@ 0x30
 800b34c:	2300      	movs	r3, #0
 800b34e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b350:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800b354:	460b      	mov	r3, r1
 800b356:	4313      	orrs	r3, r2
 800b358:	d00a      	beq.n	800b370 <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b35a:	4b6c      	ldr	r3, [pc, #432]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800b35c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b35e:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800b362:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b366:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b36a:	4a68      	ldr	r2, [pc, #416]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800b36c:	430b      	orrs	r3, r1
 800b36e:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800b370:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b374:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b378:	2100      	movs	r1, #0
 800b37a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800b37c:	f003 0301 	and.w	r3, r3, #1
 800b380:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b382:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800b386:	460b      	mov	r3, r1
 800b388:	4313      	orrs	r3, r2
 800b38a:	d011      	beq.n	800b3b0 <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b38c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b390:	3308      	adds	r3, #8
 800b392:	2100      	movs	r1, #0
 800b394:	4618      	mov	r0, r3
 800b396:	f000 fb79 	bl	800ba8c <RCCEx_PLL2_Config>
 800b39a:	4603      	mov	r3, r0
 800b39c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 800b3a0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d003      	beq.n	800b3b0 <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b3a8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800b3ac:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800b3b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b3b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3b8:	2100      	movs	r1, #0
 800b3ba:	6239      	str	r1, [r7, #32]
 800b3bc:	f003 0302 	and.w	r3, r3, #2
 800b3c0:	627b      	str	r3, [r7, #36]	@ 0x24
 800b3c2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800b3c6:	460b      	mov	r3, r1
 800b3c8:	4313      	orrs	r3, r2
 800b3ca:	d011      	beq.n	800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b3cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b3d0:	3308      	adds	r3, #8
 800b3d2:	2101      	movs	r1, #1
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	f000 fb59 	bl	800ba8c <RCCEx_PLL2_Config>
 800b3da:	4603      	mov	r3, r0
 800b3dc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 800b3e0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d003      	beq.n	800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b3e8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800b3ec:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800b3f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b3f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3f8:	2100      	movs	r1, #0
 800b3fa:	61b9      	str	r1, [r7, #24]
 800b3fc:	f003 0304 	and.w	r3, r3, #4
 800b400:	61fb      	str	r3, [r7, #28]
 800b402:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800b406:	460b      	mov	r3, r1
 800b408:	4313      	orrs	r3, r2
 800b40a:	d011      	beq.n	800b430 <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b40c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b410:	3308      	adds	r3, #8
 800b412:	2102      	movs	r1, #2
 800b414:	4618      	mov	r0, r3
 800b416:	f000 fb39 	bl	800ba8c <RCCEx_PLL2_Config>
 800b41a:	4603      	mov	r3, r0
 800b41c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 800b420:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800b424:	2b00      	cmp	r3, #0
 800b426:	d003      	beq.n	800b430 <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b428:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800b42c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800b430:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b434:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b438:	2100      	movs	r1, #0
 800b43a:	6139      	str	r1, [r7, #16]
 800b43c:	f003 0308 	and.w	r3, r3, #8
 800b440:	617b      	str	r3, [r7, #20]
 800b442:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800b446:	460b      	mov	r3, r1
 800b448:	4313      	orrs	r3, r2
 800b44a:	d011      	beq.n	800b470 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b44c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b450:	3328      	adds	r3, #40	@ 0x28
 800b452:	2100      	movs	r1, #0
 800b454:	4618      	mov	r0, r3
 800b456:	f000 fbcb 	bl	800bbf0 <RCCEx_PLL3_Config>
 800b45a:	4603      	mov	r3, r0
 800b45c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  
    if (ret == HAL_OK)
 800b460:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800b464:	2b00      	cmp	r3, #0
 800b466:	d003      	beq.n	800b470 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b468:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800b46c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800b470:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b474:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b478:	2100      	movs	r1, #0
 800b47a:	60b9      	str	r1, [r7, #8]
 800b47c:	f003 0310 	and.w	r3, r3, #16
 800b480:	60fb      	str	r3, [r7, #12]
 800b482:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800b486:	460b      	mov	r3, r1
 800b488:	4313      	orrs	r3, r2
 800b48a:	d011      	beq.n	800b4b0 <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b48c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b490:	3328      	adds	r3, #40	@ 0x28
 800b492:	2101      	movs	r1, #1
 800b494:	4618      	mov	r0, r3
 800b496:	f000 fbab 	bl	800bbf0 <RCCEx_PLL3_Config>
 800b49a:	4603      	mov	r3, r0
 800b49c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 800b4a0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d003      	beq.n	800b4b0 <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4a8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800b4ac:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800b4b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b4b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4b8:	2100      	movs	r1, #0
 800b4ba:	6039      	str	r1, [r7, #0]
 800b4bc:	f003 0320 	and.w	r3, r3, #32
 800b4c0:	607b      	str	r3, [r7, #4]
 800b4c2:	e9d7 1200 	ldrd	r1, r2, [r7]
 800b4c6:	460b      	mov	r3, r1
 800b4c8:	4313      	orrs	r3, r2
 800b4ca:	d011      	beq.n	800b4f0 <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b4cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b4d0:	3328      	adds	r3, #40	@ 0x28
 800b4d2:	2102      	movs	r1, #2
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	f000 fb8b 	bl	800bbf0 <RCCEx_PLL3_Config>
 800b4da:	4603      	mov	r3, r0
 800b4dc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 800b4e0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d003      	beq.n	800b4f0 <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4e8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800b4ec:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }

  if (status == HAL_OK)
 800b4f0:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d101      	bne.n	800b4fc <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	e000      	b.n	800b4fe <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 800b4fc:	2301      	movs	r3, #1
}
 800b4fe:	4618      	mov	r0, r3
 800b500:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 800b504:	46bd      	mov	sp, r7
 800b506:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b50a:	bf00      	nop
 800b50c:	58024400 	.word	0x58024400

0800b510 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800b510:	b580      	push	{r7, lr}
 800b512:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 800b514:	f7fe fda0 	bl	800a058 <HAL_RCC_GetHCLKFreq>
 800b518:	4602      	mov	r2, r0
 800b51a:	4b06      	ldr	r3, [pc, #24]	@ (800b534 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800b51c:	6a1b      	ldr	r3, [r3, #32]
 800b51e:	091b      	lsrs	r3, r3, #4
 800b520:	f003 0307 	and.w	r3, r3, #7
 800b524:	4904      	ldr	r1, [pc, #16]	@ (800b538 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800b526:	5ccb      	ldrb	r3, [r1, r3]
 800b528:	f003 031f 	and.w	r3, r3, #31
 800b52c:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 800b530:	4618      	mov	r0, r3
 800b532:	bd80      	pop	{r7, pc}
 800b534:	58024400 	.word	0x58024400
 800b538:	080188c4 	.word	0x080188c4

0800b53c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800b53c:	b480      	push	{r7}
 800b53e:	b089      	sub	sp, #36	@ 0x24
 800b540:	af00      	add	r7, sp, #0
 800b542:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b544:	4ba1      	ldr	r3, [pc, #644]	@ (800b7cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b546:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b548:	f003 0303 	and.w	r3, r3, #3
 800b54c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800b54e:	4b9f      	ldr	r3, [pc, #636]	@ (800b7cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b550:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b552:	0b1b      	lsrs	r3, r3, #12
 800b554:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b558:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800b55a:	4b9c      	ldr	r3, [pc, #624]	@ (800b7cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b55c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b55e:	091b      	lsrs	r3, r3, #4
 800b560:	f003 0301 	and.w	r3, r3, #1
 800b564:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800b566:	4b99      	ldr	r3, [pc, #612]	@ (800b7cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b568:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b56a:	08db      	lsrs	r3, r3, #3
 800b56c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b570:	693a      	ldr	r2, [r7, #16]
 800b572:	fb02 f303 	mul.w	r3, r2, r3
 800b576:	ee07 3a90 	vmov	s15, r3
 800b57a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b57e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800b582:	697b      	ldr	r3, [r7, #20]
 800b584:	2b00      	cmp	r3, #0
 800b586:	f000 8111 	beq.w	800b7ac <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800b58a:	69bb      	ldr	r3, [r7, #24]
 800b58c:	2b02      	cmp	r3, #2
 800b58e:	f000 8083 	beq.w	800b698 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800b592:	69bb      	ldr	r3, [r7, #24]
 800b594:	2b02      	cmp	r3, #2
 800b596:	f200 80a1 	bhi.w	800b6dc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800b59a:	69bb      	ldr	r3, [r7, #24]
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d003      	beq.n	800b5a8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800b5a0:	69bb      	ldr	r3, [r7, #24]
 800b5a2:	2b01      	cmp	r3, #1
 800b5a4:	d056      	beq.n	800b654 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800b5a6:	e099      	b.n	800b6dc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b5a8:	4b88      	ldr	r3, [pc, #544]	@ (800b7cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	f003 0320 	and.w	r3, r3, #32
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d02d      	beq.n	800b610 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b5b4:	4b85      	ldr	r3, [pc, #532]	@ (800b7cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	08db      	lsrs	r3, r3, #3
 800b5ba:	f003 0303 	and.w	r3, r3, #3
 800b5be:	4a84      	ldr	r2, [pc, #528]	@ (800b7d0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800b5c0:	fa22 f303 	lsr.w	r3, r2, r3
 800b5c4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b5c6:	68bb      	ldr	r3, [r7, #8]
 800b5c8:	ee07 3a90 	vmov	s15, r3
 800b5cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b5d0:	697b      	ldr	r3, [r7, #20]
 800b5d2:	ee07 3a90 	vmov	s15, r3
 800b5d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b5de:	4b7b      	ldr	r3, [pc, #492]	@ (800b7cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b5e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5e6:	ee07 3a90 	vmov	s15, r3
 800b5ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b5ee:	ed97 6a03 	vldr	s12, [r7, #12]
 800b5f2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b7d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b5f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b5fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b5fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b602:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b606:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b60a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b60e:	e087      	b.n	800b720 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b610:	697b      	ldr	r3, [r7, #20]
 800b612:	ee07 3a90 	vmov	s15, r3
 800b616:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b61a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b7d8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800b61e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b622:	4b6a      	ldr	r3, [pc, #424]	@ (800b7cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b624:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b626:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b62a:	ee07 3a90 	vmov	s15, r3
 800b62e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b632:	ed97 6a03 	vldr	s12, [r7, #12]
 800b636:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b7d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b63a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b63e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b642:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b646:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b64a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b64e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b652:	e065      	b.n	800b720 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b654:	697b      	ldr	r3, [r7, #20]
 800b656:	ee07 3a90 	vmov	s15, r3
 800b65a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b65e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b7dc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b662:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b666:	4b59      	ldr	r3, [pc, #356]	@ (800b7cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b668:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b66a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b66e:	ee07 3a90 	vmov	s15, r3
 800b672:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b676:	ed97 6a03 	vldr	s12, [r7, #12]
 800b67a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b7d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b67e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b682:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b686:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b68a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b68e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b692:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b696:	e043      	b.n	800b720 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b698:	697b      	ldr	r3, [r7, #20]
 800b69a:	ee07 3a90 	vmov	s15, r3
 800b69e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6a2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b7e0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800b6a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b6aa:	4b48      	ldr	r3, [pc, #288]	@ (800b7cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b6ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b6b2:	ee07 3a90 	vmov	s15, r3
 800b6b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b6ba:	ed97 6a03 	vldr	s12, [r7, #12]
 800b6be:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b7d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b6c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b6c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b6ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b6ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b6d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b6d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b6da:	e021      	b.n	800b720 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b6dc:	697b      	ldr	r3, [r7, #20]
 800b6de:	ee07 3a90 	vmov	s15, r3
 800b6e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6e6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b7dc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b6ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b6ee:	4b37      	ldr	r3, [pc, #220]	@ (800b7cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b6f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b6f6:	ee07 3a90 	vmov	s15, r3
 800b6fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b6fe:	ed97 6a03 	vldr	s12, [r7, #12]
 800b702:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b7d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b706:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b70a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b70e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b712:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b716:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b71a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b71e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800b720:	4b2a      	ldr	r3, [pc, #168]	@ (800b7cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b724:	0a5b      	lsrs	r3, r3, #9
 800b726:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b72a:	ee07 3a90 	vmov	s15, r3
 800b72e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b732:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b736:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b73a:	edd7 6a07 	vldr	s13, [r7, #28]
 800b73e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b742:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b746:	ee17 2a90 	vmov	r2, s15
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800b74e:	4b1f      	ldr	r3, [pc, #124]	@ (800b7cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b750:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b752:	0c1b      	lsrs	r3, r3, #16
 800b754:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b758:	ee07 3a90 	vmov	s15, r3
 800b75c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b760:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b764:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b768:	edd7 6a07 	vldr	s13, [r7, #28]
 800b76c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b770:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b774:	ee17 2a90 	vmov	r2, s15
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800b77c:	4b13      	ldr	r3, [pc, #76]	@ (800b7cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b77e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b780:	0e1b      	lsrs	r3, r3, #24
 800b782:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b786:	ee07 3a90 	vmov	s15, r3
 800b78a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b78e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b792:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b796:	edd7 6a07 	vldr	s13, [r7, #28]
 800b79a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b79e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b7a2:	ee17 2a90 	vmov	r2, s15
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800b7aa:	e008      	b.n	800b7be <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	2200      	movs	r2, #0
 800b7b0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	2200      	movs	r2, #0
 800b7b6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	2200      	movs	r2, #0
 800b7bc:	609a      	str	r2, [r3, #8]
}
 800b7be:	bf00      	nop
 800b7c0:	3724      	adds	r7, #36	@ 0x24
 800b7c2:	46bd      	mov	sp, r7
 800b7c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c8:	4770      	bx	lr
 800b7ca:	bf00      	nop
 800b7cc:	58024400 	.word	0x58024400
 800b7d0:	03d09000 	.word	0x03d09000
 800b7d4:	46000000 	.word	0x46000000
 800b7d8:	4c742400 	.word	0x4c742400
 800b7dc:	4a742400 	.word	0x4a742400
 800b7e0:	4bb71b00 	.word	0x4bb71b00

0800b7e4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800b7e4:	b480      	push	{r7}
 800b7e6:	b089      	sub	sp, #36	@ 0x24
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b7ec:	4ba1      	ldr	r3, [pc, #644]	@ (800ba74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b7ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7f0:	f003 0303 	and.w	r3, r3, #3
 800b7f4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800b7f6:	4b9f      	ldr	r3, [pc, #636]	@ (800ba74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b7f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7fa:	0d1b      	lsrs	r3, r3, #20
 800b7fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b800:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b802:	4b9c      	ldr	r3, [pc, #624]	@ (800ba74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b806:	0a1b      	lsrs	r3, r3, #8
 800b808:	f003 0301 	and.w	r3, r3, #1
 800b80c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800b80e:	4b99      	ldr	r3, [pc, #612]	@ (800ba74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b812:	08db      	lsrs	r3, r3, #3
 800b814:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b818:	693a      	ldr	r2, [r7, #16]
 800b81a:	fb02 f303 	mul.w	r3, r2, r3
 800b81e:	ee07 3a90 	vmov	s15, r3
 800b822:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b826:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b82a:	697b      	ldr	r3, [r7, #20]
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	f000 8111 	beq.w	800ba54 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b832:	69bb      	ldr	r3, [r7, #24]
 800b834:	2b02      	cmp	r3, #2
 800b836:	f000 8083 	beq.w	800b940 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b83a:	69bb      	ldr	r3, [r7, #24]
 800b83c:	2b02      	cmp	r3, #2
 800b83e:	f200 80a1 	bhi.w	800b984 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b842:	69bb      	ldr	r3, [r7, #24]
 800b844:	2b00      	cmp	r3, #0
 800b846:	d003      	beq.n	800b850 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b848:	69bb      	ldr	r3, [r7, #24]
 800b84a:	2b01      	cmp	r3, #1
 800b84c:	d056      	beq.n	800b8fc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b84e:	e099      	b.n	800b984 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b850:	4b88      	ldr	r3, [pc, #544]	@ (800ba74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	f003 0320 	and.w	r3, r3, #32
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d02d      	beq.n	800b8b8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b85c:	4b85      	ldr	r3, [pc, #532]	@ (800ba74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	08db      	lsrs	r3, r3, #3
 800b862:	f003 0303 	and.w	r3, r3, #3
 800b866:	4a84      	ldr	r2, [pc, #528]	@ (800ba78 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b868:	fa22 f303 	lsr.w	r3, r2, r3
 800b86c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b86e:	68bb      	ldr	r3, [r7, #8]
 800b870:	ee07 3a90 	vmov	s15, r3
 800b874:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b878:	697b      	ldr	r3, [r7, #20]
 800b87a:	ee07 3a90 	vmov	s15, r3
 800b87e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b882:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b886:	4b7b      	ldr	r3, [pc, #492]	@ (800ba74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b88a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b88e:	ee07 3a90 	vmov	s15, r3
 800b892:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b896:	ed97 6a03 	vldr	s12, [r7, #12]
 800b89a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800ba7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b89e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b8a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b8a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b8aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b8ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b8b2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b8b6:	e087      	b.n	800b9c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b8b8:	697b      	ldr	r3, [r7, #20]
 800b8ba:	ee07 3a90 	vmov	s15, r3
 800b8be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b8c2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800ba80 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800b8c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b8ca:	4b6a      	ldr	r3, [pc, #424]	@ (800ba74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b8cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b8d2:	ee07 3a90 	vmov	s15, r3
 800b8d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b8da:	ed97 6a03 	vldr	s12, [r7, #12]
 800b8de:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800ba7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b8e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b8e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b8ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b8ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b8f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b8f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b8fa:	e065      	b.n	800b9c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b8fc:	697b      	ldr	r3, [r7, #20]
 800b8fe:	ee07 3a90 	vmov	s15, r3
 800b902:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b906:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800ba84 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b90a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b90e:	4b59      	ldr	r3, [pc, #356]	@ (800ba74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b912:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b916:	ee07 3a90 	vmov	s15, r3
 800b91a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b91e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b922:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800ba7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b926:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b92a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b92e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b932:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b936:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b93a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b93e:	e043      	b.n	800b9c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b940:	697b      	ldr	r3, [r7, #20]
 800b942:	ee07 3a90 	vmov	s15, r3
 800b946:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b94a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800ba88 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800b94e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b952:	4b48      	ldr	r3, [pc, #288]	@ (800ba74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b956:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b95a:	ee07 3a90 	vmov	s15, r3
 800b95e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b962:	ed97 6a03 	vldr	s12, [r7, #12]
 800b966:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800ba7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b96a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b96e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b972:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b976:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b97a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b97e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b982:	e021      	b.n	800b9c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b984:	697b      	ldr	r3, [r7, #20]
 800b986:	ee07 3a90 	vmov	s15, r3
 800b98a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b98e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800ba84 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b992:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b996:	4b37      	ldr	r3, [pc, #220]	@ (800ba74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b99a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b99e:	ee07 3a90 	vmov	s15, r3
 800b9a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b9a6:	ed97 6a03 	vldr	s12, [r7, #12]
 800b9aa:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800ba7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b9ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b9b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b9b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b9ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b9be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b9c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b9c6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800b9c8:	4b2a      	ldr	r3, [pc, #168]	@ (800ba74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b9ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b9cc:	0a5b      	lsrs	r3, r3, #9
 800b9ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b9d2:	ee07 3a90 	vmov	s15, r3
 800b9d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b9da:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b9de:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b9e2:	edd7 6a07 	vldr	s13, [r7, #28]
 800b9e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b9ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b9ee:	ee17 2a90 	vmov	r2, s15
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b9f6:	4b1f      	ldr	r3, [pc, #124]	@ (800ba74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b9f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b9fa:	0c1b      	lsrs	r3, r3, #16
 800b9fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ba00:	ee07 3a90 	vmov	s15, r3
 800ba04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba08:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ba0c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ba10:	edd7 6a07 	vldr	s13, [r7, #28]
 800ba14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ba18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ba1c:	ee17 2a90 	vmov	r2, s15
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800ba24:	4b13      	ldr	r3, [pc, #76]	@ (800ba74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ba26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba28:	0e1b      	lsrs	r3, r3, #24
 800ba2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ba2e:	ee07 3a90 	vmov	s15, r3
 800ba32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba36:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ba3a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ba3e:	edd7 6a07 	vldr	s13, [r7, #28]
 800ba42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ba46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ba4a:	ee17 2a90 	vmov	r2, s15
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800ba52:	e008      	b.n	800ba66 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	2200      	movs	r2, #0
 800ba58:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	2200      	movs	r2, #0
 800ba5e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	2200      	movs	r2, #0
 800ba64:	609a      	str	r2, [r3, #8]
}
 800ba66:	bf00      	nop
 800ba68:	3724      	adds	r7, #36	@ 0x24
 800ba6a:	46bd      	mov	sp, r7
 800ba6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba70:	4770      	bx	lr
 800ba72:	bf00      	nop
 800ba74:	58024400 	.word	0x58024400
 800ba78:	03d09000 	.word	0x03d09000
 800ba7c:	46000000 	.word	0x46000000
 800ba80:	4c742400 	.word	0x4c742400
 800ba84:	4a742400 	.word	0x4a742400
 800ba88:	4bb71b00 	.word	0x4bb71b00

0800ba8c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800ba8c:	b580      	push	{r7, lr}
 800ba8e:	b084      	sub	sp, #16
 800ba90:	af00      	add	r7, sp, #0
 800ba92:	6078      	str	r0, [r7, #4]
 800ba94:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ba96:	2300      	movs	r3, #0
 800ba98:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800ba9a:	4b53      	ldr	r3, [pc, #332]	@ (800bbe8 <RCCEx_PLL2_Config+0x15c>)
 800ba9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba9e:	f003 0303 	and.w	r3, r3, #3
 800baa2:	2b03      	cmp	r3, #3
 800baa4:	d101      	bne.n	800baaa <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800baa6:	2301      	movs	r3, #1
 800baa8:	e099      	b.n	800bbde <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800baaa:	4b4f      	ldr	r3, [pc, #316]	@ (800bbe8 <RCCEx_PLL2_Config+0x15c>)
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	4a4e      	ldr	r2, [pc, #312]	@ (800bbe8 <RCCEx_PLL2_Config+0x15c>)
 800bab0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bab4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bab6:	f7f9 fc5f 	bl	8005378 <HAL_GetTick>
 800baba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800babc:	e008      	b.n	800bad0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800babe:	f7f9 fc5b 	bl	8005378 <HAL_GetTick>
 800bac2:	4602      	mov	r2, r0
 800bac4:	68bb      	ldr	r3, [r7, #8]
 800bac6:	1ad3      	subs	r3, r2, r3
 800bac8:	2b02      	cmp	r3, #2
 800baca:	d901      	bls.n	800bad0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800bacc:	2303      	movs	r3, #3
 800bace:	e086      	b.n	800bbde <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800bad0:	4b45      	ldr	r3, [pc, #276]	@ (800bbe8 <RCCEx_PLL2_Config+0x15c>)
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d1f0      	bne.n	800babe <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800badc:	4b42      	ldr	r3, [pc, #264]	@ (800bbe8 <RCCEx_PLL2_Config+0x15c>)
 800bade:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bae0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	031b      	lsls	r3, r3, #12
 800baea:	493f      	ldr	r1, [pc, #252]	@ (800bbe8 <RCCEx_PLL2_Config+0x15c>)
 800baec:	4313      	orrs	r3, r2
 800baee:	628b      	str	r3, [r1, #40]	@ 0x28
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	685b      	ldr	r3, [r3, #4]
 800baf4:	3b01      	subs	r3, #1
 800baf6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	689b      	ldr	r3, [r3, #8]
 800bafe:	3b01      	subs	r3, #1
 800bb00:	025b      	lsls	r3, r3, #9
 800bb02:	b29b      	uxth	r3, r3
 800bb04:	431a      	orrs	r2, r3
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	68db      	ldr	r3, [r3, #12]
 800bb0a:	3b01      	subs	r3, #1
 800bb0c:	041b      	lsls	r3, r3, #16
 800bb0e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800bb12:	431a      	orrs	r2, r3
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	691b      	ldr	r3, [r3, #16]
 800bb18:	3b01      	subs	r3, #1
 800bb1a:	061b      	lsls	r3, r3, #24
 800bb1c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800bb20:	4931      	ldr	r1, [pc, #196]	@ (800bbe8 <RCCEx_PLL2_Config+0x15c>)
 800bb22:	4313      	orrs	r3, r2
 800bb24:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800bb26:	4b30      	ldr	r3, [pc, #192]	@ (800bbe8 <RCCEx_PLL2_Config+0x15c>)
 800bb28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb2a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	695b      	ldr	r3, [r3, #20]
 800bb32:	492d      	ldr	r1, [pc, #180]	@ (800bbe8 <RCCEx_PLL2_Config+0x15c>)
 800bb34:	4313      	orrs	r3, r2
 800bb36:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800bb38:	4b2b      	ldr	r3, [pc, #172]	@ (800bbe8 <RCCEx_PLL2_Config+0x15c>)
 800bb3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb3c:	f023 0220 	bic.w	r2, r3, #32
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	699b      	ldr	r3, [r3, #24]
 800bb44:	4928      	ldr	r1, [pc, #160]	@ (800bbe8 <RCCEx_PLL2_Config+0x15c>)
 800bb46:	4313      	orrs	r3, r2
 800bb48:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800bb4a:	4b27      	ldr	r3, [pc, #156]	@ (800bbe8 <RCCEx_PLL2_Config+0x15c>)
 800bb4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb4e:	4a26      	ldr	r2, [pc, #152]	@ (800bbe8 <RCCEx_PLL2_Config+0x15c>)
 800bb50:	f023 0310 	bic.w	r3, r3, #16
 800bb54:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800bb56:	4b24      	ldr	r3, [pc, #144]	@ (800bbe8 <RCCEx_PLL2_Config+0x15c>)
 800bb58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bb5a:	4b24      	ldr	r3, [pc, #144]	@ (800bbec <RCCEx_PLL2_Config+0x160>)
 800bb5c:	4013      	ands	r3, r2
 800bb5e:	687a      	ldr	r2, [r7, #4]
 800bb60:	69d2      	ldr	r2, [r2, #28]
 800bb62:	00d2      	lsls	r2, r2, #3
 800bb64:	4920      	ldr	r1, [pc, #128]	@ (800bbe8 <RCCEx_PLL2_Config+0x15c>)
 800bb66:	4313      	orrs	r3, r2
 800bb68:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800bb6a:	4b1f      	ldr	r3, [pc, #124]	@ (800bbe8 <RCCEx_PLL2_Config+0x15c>)
 800bb6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb6e:	4a1e      	ldr	r2, [pc, #120]	@ (800bbe8 <RCCEx_PLL2_Config+0x15c>)
 800bb70:	f043 0310 	orr.w	r3, r3, #16
 800bb74:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800bb76:	683b      	ldr	r3, [r7, #0]
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d106      	bne.n	800bb8a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800bb7c:	4b1a      	ldr	r3, [pc, #104]	@ (800bbe8 <RCCEx_PLL2_Config+0x15c>)
 800bb7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb80:	4a19      	ldr	r2, [pc, #100]	@ (800bbe8 <RCCEx_PLL2_Config+0x15c>)
 800bb82:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bb86:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bb88:	e00f      	b.n	800bbaa <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800bb8a:	683b      	ldr	r3, [r7, #0]
 800bb8c:	2b01      	cmp	r3, #1
 800bb8e:	d106      	bne.n	800bb9e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800bb90:	4b15      	ldr	r3, [pc, #84]	@ (800bbe8 <RCCEx_PLL2_Config+0x15c>)
 800bb92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb94:	4a14      	ldr	r2, [pc, #80]	@ (800bbe8 <RCCEx_PLL2_Config+0x15c>)
 800bb96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bb9a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bb9c:	e005      	b.n	800bbaa <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800bb9e:	4b12      	ldr	r3, [pc, #72]	@ (800bbe8 <RCCEx_PLL2_Config+0x15c>)
 800bba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bba2:	4a11      	ldr	r2, [pc, #68]	@ (800bbe8 <RCCEx_PLL2_Config+0x15c>)
 800bba4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800bba8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800bbaa:	4b0f      	ldr	r3, [pc, #60]	@ (800bbe8 <RCCEx_PLL2_Config+0x15c>)
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	4a0e      	ldr	r2, [pc, #56]	@ (800bbe8 <RCCEx_PLL2_Config+0x15c>)
 800bbb0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bbb4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bbb6:	f7f9 fbdf 	bl	8005378 <HAL_GetTick>
 800bbba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bbbc:	e008      	b.n	800bbd0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800bbbe:	f7f9 fbdb 	bl	8005378 <HAL_GetTick>
 800bbc2:	4602      	mov	r2, r0
 800bbc4:	68bb      	ldr	r3, [r7, #8]
 800bbc6:	1ad3      	subs	r3, r2, r3
 800bbc8:	2b02      	cmp	r3, #2
 800bbca:	d901      	bls.n	800bbd0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800bbcc:	2303      	movs	r3, #3
 800bbce:	e006      	b.n	800bbde <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bbd0:	4b05      	ldr	r3, [pc, #20]	@ (800bbe8 <RCCEx_PLL2_Config+0x15c>)
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d0f0      	beq.n	800bbbe <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800bbdc:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbde:	4618      	mov	r0, r3
 800bbe0:	3710      	adds	r7, #16
 800bbe2:	46bd      	mov	sp, r7
 800bbe4:	bd80      	pop	{r7, pc}
 800bbe6:	bf00      	nop
 800bbe8:	58024400 	.word	0x58024400
 800bbec:	ffff0007 	.word	0xffff0007

0800bbf0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	b084      	sub	sp, #16
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
 800bbf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800bbfe:	4b53      	ldr	r3, [pc, #332]	@ (800bd4c <RCCEx_PLL3_Config+0x15c>)
 800bc00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc02:	f003 0303 	and.w	r3, r3, #3
 800bc06:	2b03      	cmp	r3, #3
 800bc08:	d101      	bne.n	800bc0e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800bc0a:	2301      	movs	r3, #1
 800bc0c:	e099      	b.n	800bd42 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800bc0e:	4b4f      	ldr	r3, [pc, #316]	@ (800bd4c <RCCEx_PLL3_Config+0x15c>)
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	4a4e      	ldr	r2, [pc, #312]	@ (800bd4c <RCCEx_PLL3_Config+0x15c>)
 800bc14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bc18:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bc1a:	f7f9 fbad 	bl	8005378 <HAL_GetTick>
 800bc1e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800bc20:	e008      	b.n	800bc34 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800bc22:	f7f9 fba9 	bl	8005378 <HAL_GetTick>
 800bc26:	4602      	mov	r2, r0
 800bc28:	68bb      	ldr	r3, [r7, #8]
 800bc2a:	1ad3      	subs	r3, r2, r3
 800bc2c:	2b02      	cmp	r3, #2
 800bc2e:	d901      	bls.n	800bc34 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800bc30:	2303      	movs	r3, #3
 800bc32:	e086      	b.n	800bd42 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800bc34:	4b45      	ldr	r3, [pc, #276]	@ (800bd4c <RCCEx_PLL3_Config+0x15c>)
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d1f0      	bne.n	800bc22 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800bc40:	4b42      	ldr	r3, [pc, #264]	@ (800bd4c <RCCEx_PLL3_Config+0x15c>)
 800bc42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc44:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	051b      	lsls	r3, r3, #20
 800bc4e:	493f      	ldr	r1, [pc, #252]	@ (800bd4c <RCCEx_PLL3_Config+0x15c>)
 800bc50:	4313      	orrs	r3, r2
 800bc52:	628b      	str	r3, [r1, #40]	@ 0x28
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	685b      	ldr	r3, [r3, #4]
 800bc58:	3b01      	subs	r3, #1
 800bc5a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	689b      	ldr	r3, [r3, #8]
 800bc62:	3b01      	subs	r3, #1
 800bc64:	025b      	lsls	r3, r3, #9
 800bc66:	b29b      	uxth	r3, r3
 800bc68:	431a      	orrs	r2, r3
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	68db      	ldr	r3, [r3, #12]
 800bc6e:	3b01      	subs	r3, #1
 800bc70:	041b      	lsls	r3, r3, #16
 800bc72:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800bc76:	431a      	orrs	r2, r3
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	691b      	ldr	r3, [r3, #16]
 800bc7c:	3b01      	subs	r3, #1
 800bc7e:	061b      	lsls	r3, r3, #24
 800bc80:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800bc84:	4931      	ldr	r1, [pc, #196]	@ (800bd4c <RCCEx_PLL3_Config+0x15c>)
 800bc86:	4313      	orrs	r3, r2
 800bc88:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800bc8a:	4b30      	ldr	r3, [pc, #192]	@ (800bd4c <RCCEx_PLL3_Config+0x15c>)
 800bc8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc8e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	695b      	ldr	r3, [r3, #20]
 800bc96:	492d      	ldr	r1, [pc, #180]	@ (800bd4c <RCCEx_PLL3_Config+0x15c>)
 800bc98:	4313      	orrs	r3, r2
 800bc9a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800bc9c:	4b2b      	ldr	r3, [pc, #172]	@ (800bd4c <RCCEx_PLL3_Config+0x15c>)
 800bc9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bca0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	699b      	ldr	r3, [r3, #24]
 800bca8:	4928      	ldr	r1, [pc, #160]	@ (800bd4c <RCCEx_PLL3_Config+0x15c>)
 800bcaa:	4313      	orrs	r3, r2
 800bcac:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800bcae:	4b27      	ldr	r3, [pc, #156]	@ (800bd4c <RCCEx_PLL3_Config+0x15c>)
 800bcb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcb2:	4a26      	ldr	r2, [pc, #152]	@ (800bd4c <RCCEx_PLL3_Config+0x15c>)
 800bcb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bcb8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800bcba:	4b24      	ldr	r3, [pc, #144]	@ (800bd4c <RCCEx_PLL3_Config+0x15c>)
 800bcbc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bcbe:	4b24      	ldr	r3, [pc, #144]	@ (800bd50 <RCCEx_PLL3_Config+0x160>)
 800bcc0:	4013      	ands	r3, r2
 800bcc2:	687a      	ldr	r2, [r7, #4]
 800bcc4:	69d2      	ldr	r2, [r2, #28]
 800bcc6:	00d2      	lsls	r2, r2, #3
 800bcc8:	4920      	ldr	r1, [pc, #128]	@ (800bd4c <RCCEx_PLL3_Config+0x15c>)
 800bcca:	4313      	orrs	r3, r2
 800bccc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800bcce:	4b1f      	ldr	r3, [pc, #124]	@ (800bd4c <RCCEx_PLL3_Config+0x15c>)
 800bcd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcd2:	4a1e      	ldr	r2, [pc, #120]	@ (800bd4c <RCCEx_PLL3_Config+0x15c>)
 800bcd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bcd8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800bcda:	683b      	ldr	r3, [r7, #0]
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d106      	bne.n	800bcee <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800bce0:	4b1a      	ldr	r3, [pc, #104]	@ (800bd4c <RCCEx_PLL3_Config+0x15c>)
 800bce2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bce4:	4a19      	ldr	r2, [pc, #100]	@ (800bd4c <RCCEx_PLL3_Config+0x15c>)
 800bce6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800bcea:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bcec:	e00f      	b.n	800bd0e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800bcee:	683b      	ldr	r3, [r7, #0]
 800bcf0:	2b01      	cmp	r3, #1
 800bcf2:	d106      	bne.n	800bd02 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800bcf4:	4b15      	ldr	r3, [pc, #84]	@ (800bd4c <RCCEx_PLL3_Config+0x15c>)
 800bcf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcf8:	4a14      	ldr	r2, [pc, #80]	@ (800bd4c <RCCEx_PLL3_Config+0x15c>)
 800bcfa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800bcfe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bd00:	e005      	b.n	800bd0e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800bd02:	4b12      	ldr	r3, [pc, #72]	@ (800bd4c <RCCEx_PLL3_Config+0x15c>)
 800bd04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd06:	4a11      	ldr	r2, [pc, #68]	@ (800bd4c <RCCEx_PLL3_Config+0x15c>)
 800bd08:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bd0c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800bd0e:	4b0f      	ldr	r3, [pc, #60]	@ (800bd4c <RCCEx_PLL3_Config+0x15c>)
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	4a0e      	ldr	r2, [pc, #56]	@ (800bd4c <RCCEx_PLL3_Config+0x15c>)
 800bd14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bd18:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bd1a:	f7f9 fb2d 	bl	8005378 <HAL_GetTick>
 800bd1e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800bd20:	e008      	b.n	800bd34 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800bd22:	f7f9 fb29 	bl	8005378 <HAL_GetTick>
 800bd26:	4602      	mov	r2, r0
 800bd28:	68bb      	ldr	r3, [r7, #8]
 800bd2a:	1ad3      	subs	r3, r2, r3
 800bd2c:	2b02      	cmp	r3, #2
 800bd2e:	d901      	bls.n	800bd34 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800bd30:	2303      	movs	r3, #3
 800bd32:	e006      	b.n	800bd42 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800bd34:	4b05      	ldr	r3, [pc, #20]	@ (800bd4c <RCCEx_PLL3_Config+0x15c>)
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d0f0      	beq.n	800bd22 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800bd40:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd42:	4618      	mov	r0, r3
 800bd44:	3710      	adds	r7, #16
 800bd46:	46bd      	mov	sp, r7
 800bd48:	bd80      	pop	{r7, pc}
 800bd4a:	bf00      	nop
 800bd4c:	58024400 	.word	0x58024400
 800bd50:	ffff0007 	.word	0xffff0007

0800bd54 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bd54:	b580      	push	{r7, lr}
 800bd56:	b084      	sub	sp, #16
 800bd58:	af00      	add	r7, sp, #0
 800bd5a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d101      	bne.n	800bd66 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bd62:	2301      	movs	r3, #1
 800bd64:	e10f      	b.n	800bf86 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	2200      	movs	r2, #0
 800bd6a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	4a87      	ldr	r2, [pc, #540]	@ (800bf90 <HAL_SPI_Init+0x23c>)
 800bd72:	4293      	cmp	r3, r2
 800bd74:	d00f      	beq.n	800bd96 <HAL_SPI_Init+0x42>
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	4a86      	ldr	r2, [pc, #536]	@ (800bf94 <HAL_SPI_Init+0x240>)
 800bd7c:	4293      	cmp	r3, r2
 800bd7e:	d00a      	beq.n	800bd96 <HAL_SPI_Init+0x42>
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	4a84      	ldr	r2, [pc, #528]	@ (800bf98 <HAL_SPI_Init+0x244>)
 800bd86:	4293      	cmp	r3, r2
 800bd88:	d005      	beq.n	800bd96 <HAL_SPI_Init+0x42>
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	68db      	ldr	r3, [r3, #12]
 800bd8e:	2b0f      	cmp	r3, #15
 800bd90:	d901      	bls.n	800bd96 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800bd92:	2301      	movs	r3, #1
 800bd94:	e0f7      	b.n	800bf86 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800bd96:	6878      	ldr	r0, [r7, #4]
 800bd98:	f001 f968 	bl	800d06c <SPI_GetPacketSize>
 800bd9c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	4a7b      	ldr	r2, [pc, #492]	@ (800bf90 <HAL_SPI_Init+0x23c>)
 800bda4:	4293      	cmp	r3, r2
 800bda6:	d00c      	beq.n	800bdc2 <HAL_SPI_Init+0x6e>
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	4a79      	ldr	r2, [pc, #484]	@ (800bf94 <HAL_SPI_Init+0x240>)
 800bdae:	4293      	cmp	r3, r2
 800bdb0:	d007      	beq.n	800bdc2 <HAL_SPI_Init+0x6e>
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	4a78      	ldr	r2, [pc, #480]	@ (800bf98 <HAL_SPI_Init+0x244>)
 800bdb8:	4293      	cmp	r3, r2
 800bdba:	d002      	beq.n	800bdc2 <HAL_SPI_Init+0x6e>
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	2b08      	cmp	r3, #8
 800bdc0:	d811      	bhi.n	800bde6 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800bdc6:	4a72      	ldr	r2, [pc, #456]	@ (800bf90 <HAL_SPI_Init+0x23c>)
 800bdc8:	4293      	cmp	r3, r2
 800bdca:	d009      	beq.n	800bde0 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	4a70      	ldr	r2, [pc, #448]	@ (800bf94 <HAL_SPI_Init+0x240>)
 800bdd2:	4293      	cmp	r3, r2
 800bdd4:	d004      	beq.n	800bde0 <HAL_SPI_Init+0x8c>
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	4a6f      	ldr	r2, [pc, #444]	@ (800bf98 <HAL_SPI_Init+0x244>)
 800bddc:	4293      	cmp	r3, r2
 800bdde:	d104      	bne.n	800bdea <HAL_SPI_Init+0x96>
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	2b10      	cmp	r3, #16
 800bde4:	d901      	bls.n	800bdea <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800bde6:	2301      	movs	r3, #1
 800bde8:	e0cd      	b.n	800bf86 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800bdf0:	b2db      	uxtb	r3, r3
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d106      	bne.n	800be04 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	2200      	movs	r2, #0
 800bdfa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800bdfe:	6878      	ldr	r0, [r7, #4]
 800be00:	f7f6 f800 	bl	8001e04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	2202      	movs	r2, #2
 800be08:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	681a      	ldr	r2, [r3, #0]
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	f022 0201 	bic.w	r2, r2, #1
 800be1a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	689b      	ldr	r3, [r3, #8]
 800be22:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800be26:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	699b      	ldr	r3, [r3, #24]
 800be2c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800be30:	d119      	bne.n	800be66 <HAL_SPI_Init+0x112>
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	685b      	ldr	r3, [r3, #4]
 800be36:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800be3a:	d103      	bne.n	800be44 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800be40:	2b00      	cmp	r3, #0
 800be42:	d008      	beq.n	800be56 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d10c      	bne.n	800be66 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800be50:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800be54:	d107      	bne.n	800be66 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	681a      	ldr	r2, [r3, #0]
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800be64:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	685b      	ldr	r3, [r3, #4]
 800be6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d00f      	beq.n	800be92 <HAL_SPI_Init+0x13e>
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	68db      	ldr	r3, [r3, #12]
 800be76:	2b06      	cmp	r3, #6
 800be78:	d90b      	bls.n	800be92 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	430a      	orrs	r2, r1
 800be8e:	601a      	str	r2, [r3, #0]
 800be90:	e007      	b.n	800bea2 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	681a      	ldr	r2, [r3, #0]
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800bea0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	69da      	ldr	r2, [r3, #28]
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800beaa:	431a      	orrs	r2, r3
 800beac:	68bb      	ldr	r3, [r7, #8]
 800beae:	431a      	orrs	r2, r3
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800beb4:	ea42 0103 	orr.w	r1, r2, r3
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	68da      	ldr	r2, [r3, #12]
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	430a      	orrs	r2, r1
 800bec2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800becc:	431a      	orrs	r2, r3
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bed2:	431a      	orrs	r2, r3
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	699b      	ldr	r3, [r3, #24]
 800bed8:	431a      	orrs	r2, r3
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	691b      	ldr	r3, [r3, #16]
 800bede:	431a      	orrs	r2, r3
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	695b      	ldr	r3, [r3, #20]
 800bee4:	431a      	orrs	r2, r3
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	6a1b      	ldr	r3, [r3, #32]
 800beea:	431a      	orrs	r2, r3
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	685b      	ldr	r3, [r3, #4]
 800bef0:	431a      	orrs	r2, r3
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bef6:	431a      	orrs	r2, r3
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	689b      	ldr	r3, [r3, #8]
 800befc:	431a      	orrs	r2, r3
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bf02:	ea42 0103 	orr.w	r1, r2, r3
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	430a      	orrs	r2, r1
 800bf10:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	685b      	ldr	r3, [r3, #4]
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d113      	bne.n	800bf42 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	689b      	ldr	r3, [r3, #8]
 800bf20:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bf2c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	689b      	ldr	r3, [r3, #8]
 800bf34:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800bf40:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	f022 0201 	bic.w	r2, r2, #1
 800bf50:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	685b      	ldr	r3, [r3, #4]
 800bf56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d00a      	beq.n	800bf74 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	68db      	ldr	r3, [r3, #12]
 800bf64:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	430a      	orrs	r2, r1
 800bf72:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	2200      	movs	r2, #0
 800bf78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	2201      	movs	r2, #1
 800bf80:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800bf84:	2300      	movs	r3, #0
}
 800bf86:	4618      	mov	r0, r3
 800bf88:	3710      	adds	r7, #16
 800bf8a:	46bd      	mov	sp, r7
 800bf8c:	bd80      	pop	{r7, pc}
 800bf8e:	bf00      	nop
 800bf90:	40013000 	.word	0x40013000
 800bf94:	40003800 	.word	0x40003800
 800bf98:	40003c00 	.word	0x40003c00

0800bf9c <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bf9c:	b580      	push	{r7, lr}
 800bf9e:	b088      	sub	sp, #32
 800bfa0:	af02      	add	r7, sp, #8
 800bfa2:	60f8      	str	r0, [r7, #12]
 800bfa4:	60b9      	str	r1, [r7, #8]
 800bfa6:	603b      	str	r3, [r7, #0]
 800bfa8:	4613      	mov	r3, r2
 800bfaa:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	3320      	adds	r3, #32
 800bfb2:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bfb4:	f7f9 f9e0 	bl	8005378 <HAL_GetTick>
 800bfb8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800bfc0:	b2db      	uxtb	r3, r3
 800bfc2:	2b01      	cmp	r3, #1
 800bfc4:	d001      	beq.n	800bfca <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800bfc6:	2302      	movs	r3, #2
 800bfc8:	e1d1      	b.n	800c36e <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800bfca:	68bb      	ldr	r3, [r7, #8]
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d002      	beq.n	800bfd6 <HAL_SPI_Transmit+0x3a>
 800bfd0:	88fb      	ldrh	r3, [r7, #6]
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d101      	bne.n	800bfda <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800bfd6:	2301      	movs	r3, #1
 800bfd8:	e1c9      	b.n	800c36e <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800bfe0:	2b01      	cmp	r3, #1
 800bfe2:	d101      	bne.n	800bfe8 <HAL_SPI_Transmit+0x4c>
 800bfe4:	2302      	movs	r3, #2
 800bfe6:	e1c2      	b.n	800c36e <HAL_SPI_Transmit+0x3d2>
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	2201      	movs	r2, #1
 800bfec:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	2203      	movs	r2, #3
 800bff4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	2200      	movs	r2, #0
 800bffc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	68ba      	ldr	r2, [r7, #8]
 800c004:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	88fa      	ldrh	r2, [r7, #6]
 800c00a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	88fa      	ldrh	r2, [r7, #6]
 800c012:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	2200      	movs	r2, #0
 800c01a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	2200      	movs	r2, #0
 800c020:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	2200      	movs	r2, #0
 800c028:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	2200      	movs	r2, #0
 800c030:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	2200      	movs	r2, #0
 800c036:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	689b      	ldr	r3, [r3, #8]
 800c03c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800c040:	d108      	bne.n	800c054 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	681a      	ldr	r2, [r3, #0]
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c050:	601a      	str	r2, [r3, #0]
 800c052:	e009      	b.n	800c068 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	68db      	ldr	r3, [r3, #12]
 800c05a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800c066:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	685a      	ldr	r2, [r3, #4]
 800c06e:	4b96      	ldr	r3, [pc, #600]	@ (800c2c8 <HAL_SPI_Transmit+0x32c>)
 800c070:	4013      	ands	r3, r2
 800c072:	88f9      	ldrh	r1, [r7, #6]
 800c074:	68fa      	ldr	r2, [r7, #12]
 800c076:	6812      	ldr	r2, [r2, #0]
 800c078:	430b      	orrs	r3, r1
 800c07a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	681a      	ldr	r2, [r3, #0]
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	f042 0201 	orr.w	r2, r2, #1
 800c08a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	685b      	ldr	r3, [r3, #4]
 800c090:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c094:	d107      	bne.n	800c0a6 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	681a      	ldr	r2, [r3, #0]
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c0a4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	68db      	ldr	r3, [r3, #12]
 800c0aa:	2b0f      	cmp	r3, #15
 800c0ac:	d947      	bls.n	800c13e <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800c0ae:	e03f      	b.n	800c130 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	695b      	ldr	r3, [r3, #20]
 800c0b6:	f003 0302 	and.w	r3, r3, #2
 800c0ba:	2b02      	cmp	r3, #2
 800c0bc:	d114      	bne.n	800c0e8 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	6812      	ldr	r2, [r2, #0]
 800c0c8:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c0ce:	1d1a      	adds	r2, r3, #4
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800c0da:	b29b      	uxth	r3, r3
 800c0dc:	3b01      	subs	r3, #1
 800c0de:	b29a      	uxth	r2, r3
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800c0e6:	e023      	b.n	800c130 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c0e8:	f7f9 f946 	bl	8005378 <HAL_GetTick>
 800c0ec:	4602      	mov	r2, r0
 800c0ee:	693b      	ldr	r3, [r7, #16]
 800c0f0:	1ad3      	subs	r3, r2, r3
 800c0f2:	683a      	ldr	r2, [r7, #0]
 800c0f4:	429a      	cmp	r2, r3
 800c0f6:	d803      	bhi.n	800c100 <HAL_SPI_Transmit+0x164>
 800c0f8:	683b      	ldr	r3, [r7, #0]
 800c0fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0fe:	d102      	bne.n	800c106 <HAL_SPI_Transmit+0x16a>
 800c100:	683b      	ldr	r3, [r7, #0]
 800c102:	2b00      	cmp	r3, #0
 800c104:	d114      	bne.n	800c130 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800c106:	68f8      	ldr	r0, [r7, #12]
 800c108:	f000 fee2 	bl	800ced0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c112:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	2201      	movs	r2, #1
 800c120:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	2200      	movs	r2, #0
 800c128:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800c12c:	2303      	movs	r3, #3
 800c12e:	e11e      	b.n	800c36e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800c136:	b29b      	uxth	r3, r3
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d1b9      	bne.n	800c0b0 <HAL_SPI_Transmit+0x114>
 800c13c:	e0f1      	b.n	800c322 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	68db      	ldr	r3, [r3, #12]
 800c142:	2b07      	cmp	r3, #7
 800c144:	f240 80e6 	bls.w	800c314 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800c148:	e05d      	b.n	800c206 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	695b      	ldr	r3, [r3, #20]
 800c150:	f003 0302 	and.w	r3, r3, #2
 800c154:	2b02      	cmp	r3, #2
 800c156:	d132      	bne.n	800c1be <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800c15e:	b29b      	uxth	r3, r3
 800c160:	2b01      	cmp	r3, #1
 800c162:	d918      	bls.n	800c196 <HAL_SPI_Transmit+0x1fa>
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d014      	beq.n	800c196 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	6812      	ldr	r2, [r2, #0]
 800c176:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c17c:	1d1a      	adds	r2, r3, #4
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800c188:	b29b      	uxth	r3, r3
 800c18a:	3b02      	subs	r3, #2
 800c18c:	b29a      	uxth	r2, r3
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800c194:	e037      	b.n	800c206 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c19a:	881a      	ldrh	r2, [r3, #0]
 800c19c:	697b      	ldr	r3, [r7, #20]
 800c19e:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c1a4:	1c9a      	adds	r2, r3, #2
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800c1b0:	b29b      	uxth	r3, r3
 800c1b2:	3b01      	subs	r3, #1
 800c1b4:	b29a      	uxth	r2, r3
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800c1bc:	e023      	b.n	800c206 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c1be:	f7f9 f8db 	bl	8005378 <HAL_GetTick>
 800c1c2:	4602      	mov	r2, r0
 800c1c4:	693b      	ldr	r3, [r7, #16]
 800c1c6:	1ad3      	subs	r3, r2, r3
 800c1c8:	683a      	ldr	r2, [r7, #0]
 800c1ca:	429a      	cmp	r2, r3
 800c1cc:	d803      	bhi.n	800c1d6 <HAL_SPI_Transmit+0x23a>
 800c1ce:	683b      	ldr	r3, [r7, #0]
 800c1d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1d4:	d102      	bne.n	800c1dc <HAL_SPI_Transmit+0x240>
 800c1d6:	683b      	ldr	r3, [r7, #0]
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d114      	bne.n	800c206 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800c1dc:	68f8      	ldr	r0, [r7, #12]
 800c1de:	f000 fe77 	bl	800ced0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c1e8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	2201      	movs	r2, #1
 800c1f6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	2200      	movs	r2, #0
 800c1fe:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800c202:	2303      	movs	r3, #3
 800c204:	e0b3      	b.n	800c36e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800c20c:	b29b      	uxth	r3, r3
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d19b      	bne.n	800c14a <HAL_SPI_Transmit+0x1ae>
 800c212:	e086      	b.n	800c322 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	695b      	ldr	r3, [r3, #20]
 800c21a:	f003 0302 	and.w	r3, r3, #2
 800c21e:	2b02      	cmp	r3, #2
 800c220:	d154      	bne.n	800c2cc <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800c228:	b29b      	uxth	r3, r3
 800c22a:	2b03      	cmp	r3, #3
 800c22c:	d918      	bls.n	800c260 <HAL_SPI_Transmit+0x2c4>
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c232:	2b40      	cmp	r3, #64	@ 0x40
 800c234:	d914      	bls.n	800c260 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	6812      	ldr	r2, [r2, #0]
 800c240:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c246:	1d1a      	adds	r2, r3, #4
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800c252:	b29b      	uxth	r3, r3
 800c254:	3b04      	subs	r3, #4
 800c256:	b29a      	uxth	r2, r3
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800c25e:	e059      	b.n	800c314 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800c266:	b29b      	uxth	r3, r3
 800c268:	2b01      	cmp	r3, #1
 800c26a:	d917      	bls.n	800c29c <HAL_SPI_Transmit+0x300>
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c270:	2b00      	cmp	r3, #0
 800c272:	d013      	beq.n	800c29c <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c278:	881a      	ldrh	r2, [r3, #0]
 800c27a:	697b      	ldr	r3, [r7, #20]
 800c27c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c282:	1c9a      	adds	r2, r3, #2
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800c28e:	b29b      	uxth	r3, r3
 800c290:	3b02      	subs	r3, #2
 800c292:	b29a      	uxth	r2, r3
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800c29a:	e03b      	b.n	800c314 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	3320      	adds	r3, #32
 800c2a6:	7812      	ldrb	r2, [r2, #0]
 800c2a8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c2ae:	1c5a      	adds	r2, r3, #1
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800c2ba:	b29b      	uxth	r3, r3
 800c2bc:	3b01      	subs	r3, #1
 800c2be:	b29a      	uxth	r2, r3
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800c2c6:	e025      	b.n	800c314 <HAL_SPI_Transmit+0x378>
 800c2c8:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c2cc:	f7f9 f854 	bl	8005378 <HAL_GetTick>
 800c2d0:	4602      	mov	r2, r0
 800c2d2:	693b      	ldr	r3, [r7, #16]
 800c2d4:	1ad3      	subs	r3, r2, r3
 800c2d6:	683a      	ldr	r2, [r7, #0]
 800c2d8:	429a      	cmp	r2, r3
 800c2da:	d803      	bhi.n	800c2e4 <HAL_SPI_Transmit+0x348>
 800c2dc:	683b      	ldr	r3, [r7, #0]
 800c2de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2e2:	d102      	bne.n	800c2ea <HAL_SPI_Transmit+0x34e>
 800c2e4:	683b      	ldr	r3, [r7, #0]
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d114      	bne.n	800c314 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800c2ea:	68f8      	ldr	r0, [r7, #12]
 800c2ec:	f000 fdf0 	bl	800ced0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c2f6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	2201      	movs	r2, #1
 800c304:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	2200      	movs	r2, #0
 800c30c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800c310:	2303      	movs	r3, #3
 800c312:	e02c      	b.n	800c36e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800c31a:	b29b      	uxth	r3, r3
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	f47f af79 	bne.w	800c214 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800c322:	693b      	ldr	r3, [r7, #16]
 800c324:	9300      	str	r3, [sp, #0]
 800c326:	683b      	ldr	r3, [r7, #0]
 800c328:	2200      	movs	r2, #0
 800c32a:	2108      	movs	r1, #8
 800c32c:	68f8      	ldr	r0, [r7, #12]
 800c32e:	f000 fe6f 	bl	800d010 <SPI_WaitOnFlagUntilTimeout>
 800c332:	4603      	mov	r3, r0
 800c334:	2b00      	cmp	r3, #0
 800c336:	d007      	beq.n	800c348 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c33e:	f043 0220 	orr.w	r2, r3, #32
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800c348:	68f8      	ldr	r0, [r7, #12]
 800c34a:	f000 fdc1 	bl	800ced0 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	2201      	movs	r2, #1
 800c352:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	2200      	movs	r2, #0
 800c35a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c364:	2b00      	cmp	r3, #0
 800c366:	d001      	beq.n	800c36c <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 800c368:	2301      	movs	r3, #1
 800c36a:	e000      	b.n	800c36e <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 800c36c:	2300      	movs	r3, #0
  }
}
 800c36e:	4618      	mov	r0, r3
 800c370:	3718      	adds	r7, #24
 800c372:	46bd      	mov	sp, r7
 800c374:	bd80      	pop	{r7, pc}
 800c376:	bf00      	nop

0800c378 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c378:	b580      	push	{r7, lr}
 800c37a:	b088      	sub	sp, #32
 800c37c:	af00      	add	r7, sp, #0
 800c37e:	60f8      	str	r0, [r7, #12]
 800c380:	60b9      	str	r1, [r7, #8]
 800c382:	603b      	str	r3, [r7, #0]
 800c384:	4613      	mov	r3, r2
 800c386:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c38c:	095b      	lsrs	r3, r3, #5
 800c38e:	b29b      	uxth	r3, r3
 800c390:	3301      	adds	r3, #1
 800c392:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	3330      	adds	r3, #48	@ 0x30
 800c39a:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c39c:	f7f8 ffec 	bl	8005378 <HAL_GetTick>
 800c3a0:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800c3a8:	b2db      	uxtb	r3, r3
 800c3aa:	2b01      	cmp	r3, #1
 800c3ac:	d001      	beq.n	800c3b2 <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 800c3ae:	2302      	movs	r3, #2
 800c3b0:	e250      	b.n	800c854 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800c3b2:	68bb      	ldr	r3, [r7, #8]
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d002      	beq.n	800c3be <HAL_SPI_Receive+0x46>
 800c3b8:	88fb      	ldrh	r3, [r7, #6]
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d101      	bne.n	800c3c2 <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 800c3be:	2301      	movs	r3, #1
 800c3c0:	e248      	b.n	800c854 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800c3c8:	2b01      	cmp	r3, #1
 800c3ca:	d101      	bne.n	800c3d0 <HAL_SPI_Receive+0x58>
 800c3cc:	2302      	movs	r3, #2
 800c3ce:	e241      	b.n	800c854 <HAL_SPI_Receive+0x4dc>
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	2201      	movs	r2, #1
 800c3d4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	2204      	movs	r2, #4
 800c3dc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	2200      	movs	r2, #0
 800c3e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	68ba      	ldr	r2, [r7, #8]
 800c3ec:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	88fa      	ldrh	r2, [r7, #6]
 800c3f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	88fa      	ldrh	r2, [r7, #6]
 800c3fa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	2200      	movs	r2, #0
 800c402:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	2200      	movs	r2, #0
 800c408:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	2200      	movs	r2, #0
 800c410:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	2200      	movs	r2, #0
 800c418:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	2200      	movs	r2, #0
 800c41e:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	689b      	ldr	r3, [r3, #8]
 800c424:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800c428:	d108      	bne.n	800c43c <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	681a      	ldr	r2, [r3, #0]
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800c438:	601a      	str	r2, [r3, #0]
 800c43a:	e009      	b.n	800c450 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	68db      	ldr	r3, [r3, #12]
 800c442:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800c44e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	685a      	ldr	r2, [r3, #4]
 800c456:	4b95      	ldr	r3, [pc, #596]	@ (800c6ac <HAL_SPI_Receive+0x334>)
 800c458:	4013      	ands	r3, r2
 800c45a:	88f9      	ldrh	r1, [r7, #6]
 800c45c:	68fa      	ldr	r2, [r7, #12]
 800c45e:	6812      	ldr	r2, [r2, #0]
 800c460:	430b      	orrs	r3, r1
 800c462:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	681a      	ldr	r2, [r3, #0]
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	f042 0201 	orr.w	r2, r2, #1
 800c472:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	685b      	ldr	r3, [r3, #4]
 800c478:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c47c:	d107      	bne.n	800c48e <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	681a      	ldr	r2, [r3, #0]
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c48c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	68db      	ldr	r3, [r3, #12]
 800c492:	2b0f      	cmp	r3, #15
 800c494:	d96c      	bls.n	800c570 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800c496:	e064      	b.n	800c562 <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	695b      	ldr	r3, [r3, #20]
 800c49e:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	695b      	ldr	r3, [r3, #20]
 800c4a6:	f003 0301 	and.w	r3, r3, #1
 800c4aa:	2b01      	cmp	r3, #1
 800c4ac:	d114      	bne.n	800c4d8 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	681a      	ldr	r2, [r3, #0]
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c4b6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800c4b8:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c4be:	1d1a      	adds	r2, r3, #4
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c4ca:	b29b      	uxth	r3, r3
 800c4cc:	3b01      	subs	r3, #1
 800c4ce:	b29a      	uxth	r2, r3
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800c4d6:	e044      	b.n	800c562 <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c4de:	b29b      	uxth	r3, r3
 800c4e0:	8bfa      	ldrh	r2, [r7, #30]
 800c4e2:	429a      	cmp	r2, r3
 800c4e4:	d919      	bls.n	800c51a <HAL_SPI_Receive+0x1a2>
 800c4e6:	693b      	ldr	r3, [r7, #16]
 800c4e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d014      	beq.n	800c51a <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	681a      	ldr	r2, [r3, #0]
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c4f8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800c4fa:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c500:	1d1a      	adds	r2, r3, #4
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c50c:	b29b      	uxth	r3, r3
 800c50e:	3b01      	subs	r3, #1
 800c510:	b29a      	uxth	r2, r3
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800c518:	e023      	b.n	800c562 <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c51a:	f7f8 ff2d 	bl	8005378 <HAL_GetTick>
 800c51e:	4602      	mov	r2, r0
 800c520:	697b      	ldr	r3, [r7, #20]
 800c522:	1ad3      	subs	r3, r2, r3
 800c524:	683a      	ldr	r2, [r7, #0]
 800c526:	429a      	cmp	r2, r3
 800c528:	d803      	bhi.n	800c532 <HAL_SPI_Receive+0x1ba>
 800c52a:	683b      	ldr	r3, [r7, #0]
 800c52c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c530:	d102      	bne.n	800c538 <HAL_SPI_Receive+0x1c0>
 800c532:	683b      	ldr	r3, [r7, #0]
 800c534:	2b00      	cmp	r3, #0
 800c536:	d114      	bne.n	800c562 <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800c538:	68f8      	ldr	r0, [r7, #12]
 800c53a:	f000 fcc9 	bl	800ced0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c544:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	2201      	movs	r2, #1
 800c552:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	2200      	movs	r2, #0
 800c55a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800c55e:	2303      	movs	r3, #3
 800c560:	e178      	b.n	800c854 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c568:	b29b      	uxth	r3, r3
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d194      	bne.n	800c498 <HAL_SPI_Receive+0x120>
 800c56e:	e15e      	b.n	800c82e <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	68db      	ldr	r3, [r3, #12]
 800c574:	2b07      	cmp	r3, #7
 800c576:	f240 8153 	bls.w	800c820 <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800c57a:	e08f      	b.n	800c69c <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	695b      	ldr	r3, [r3, #20]
 800c582:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	695b      	ldr	r3, [r3, #20]
 800c58a:	f003 0301 	and.w	r3, r3, #1
 800c58e:	2b01      	cmp	r3, #1
 800c590:	d114      	bne.n	800c5bc <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c596:	69ba      	ldr	r2, [r7, #24]
 800c598:	8812      	ldrh	r2, [r2, #0]
 800c59a:	b292      	uxth	r2, r2
 800c59c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c59e:	68fb      	ldr	r3, [r7, #12]
 800c5a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c5a2:	1c9a      	adds	r2, r3, #2
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c5ae:	b29b      	uxth	r3, r3
 800c5b0:	3b01      	subs	r3, #1
 800c5b2:	b29a      	uxth	r2, r3
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800c5ba:	e06f      	b.n	800c69c <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c5c2:	b29b      	uxth	r3, r3
 800c5c4:	8bfa      	ldrh	r2, [r7, #30]
 800c5c6:	429a      	cmp	r2, r3
 800c5c8:	d924      	bls.n	800c614 <HAL_SPI_Receive+0x29c>
 800c5ca:	693b      	ldr	r3, [r7, #16]
 800c5cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d01f      	beq.n	800c614 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c5d8:	69ba      	ldr	r2, [r7, #24]
 800c5da:	8812      	ldrh	r2, [r2, #0]
 800c5dc:	b292      	uxth	r2, r2
 800c5de:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c5e4:	1c9a      	adds	r2, r3, #2
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c5ee:	69ba      	ldr	r2, [r7, #24]
 800c5f0:	8812      	ldrh	r2, [r2, #0]
 800c5f2:	b292      	uxth	r2, r2
 800c5f4:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c5fa:	1c9a      	adds	r2, r3, #2
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c606:	b29b      	uxth	r3, r3
 800c608:	3b02      	subs	r3, #2
 800c60a:	b29a      	uxth	r2, r3
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800c612:	e043      	b.n	800c69c <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c61a:	b29b      	uxth	r3, r3
 800c61c:	2b01      	cmp	r3, #1
 800c61e:	d119      	bne.n	800c654 <HAL_SPI_Receive+0x2dc>
 800c620:	693b      	ldr	r3, [r7, #16]
 800c622:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c626:	2b00      	cmp	r3, #0
 800c628:	d014      	beq.n	800c654 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800c62a:	68fb      	ldr	r3, [r7, #12]
 800c62c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c62e:	69ba      	ldr	r2, [r7, #24]
 800c630:	8812      	ldrh	r2, [r2, #0]
 800c632:	b292      	uxth	r2, r2
 800c634:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c63a:	1c9a      	adds	r2, r3, #2
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c646:	b29b      	uxth	r3, r3
 800c648:	3b01      	subs	r3, #1
 800c64a:	b29a      	uxth	r2, r3
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800c652:	e023      	b.n	800c69c <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c654:	f7f8 fe90 	bl	8005378 <HAL_GetTick>
 800c658:	4602      	mov	r2, r0
 800c65a:	697b      	ldr	r3, [r7, #20]
 800c65c:	1ad3      	subs	r3, r2, r3
 800c65e:	683a      	ldr	r2, [r7, #0]
 800c660:	429a      	cmp	r2, r3
 800c662:	d803      	bhi.n	800c66c <HAL_SPI_Receive+0x2f4>
 800c664:	683b      	ldr	r3, [r7, #0]
 800c666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c66a:	d102      	bne.n	800c672 <HAL_SPI_Receive+0x2fa>
 800c66c:	683b      	ldr	r3, [r7, #0]
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d114      	bne.n	800c69c <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800c672:	68f8      	ldr	r0, [r7, #12]
 800c674:	f000 fc2c 	bl	800ced0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c67e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	2201      	movs	r2, #1
 800c68c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	2200      	movs	r2, #0
 800c694:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800c698:	2303      	movs	r3, #3
 800c69a:	e0db      	b.n	800c854 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c6a2:	b29b      	uxth	r3, r3
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	f47f af69 	bne.w	800c57c <HAL_SPI_Receive+0x204>
 800c6aa:	e0c0      	b.n	800c82e <HAL_SPI_Receive+0x4b6>
 800c6ac:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	695b      	ldr	r3, [r3, #20]
 800c6b6:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	695b      	ldr	r3, [r3, #20]
 800c6be:	f003 0301 	and.w	r3, r3, #1
 800c6c2:	2b01      	cmp	r3, #1
 800c6c4:	d117      	bne.n	800c6f6 <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c6d2:	7812      	ldrb	r2, [r2, #0]
 800c6d4:	b2d2      	uxtb	r2, r2
 800c6d6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c6dc:	1c5a      	adds	r2, r3, #1
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c6e8:	b29b      	uxth	r3, r3
 800c6ea:	3b01      	subs	r3, #1
 800c6ec:	b29a      	uxth	r2, r3
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800c6f4:	e094      	b.n	800c820 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c6fc:	b29b      	uxth	r3, r3
 800c6fe:	8bfa      	ldrh	r2, [r7, #30]
 800c700:	429a      	cmp	r2, r3
 800c702:	d946      	bls.n	800c792 <HAL_SPI_Receive+0x41a>
 800c704:	693b      	ldr	r3, [r7, #16]
 800c706:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d041      	beq.n	800c792 <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c71a:	7812      	ldrb	r2, [r2, #0]
 800c71c:	b2d2      	uxtb	r2, r2
 800c71e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c724:	1c5a      	adds	r2, r3, #1
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c736:	7812      	ldrb	r2, [r2, #0]
 800c738:	b2d2      	uxtb	r2, r2
 800c73a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c740:	1c5a      	adds	r2, r3, #1
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c752:	7812      	ldrb	r2, [r2, #0]
 800c754:	b2d2      	uxtb	r2, r2
 800c756:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c75c:	1c5a      	adds	r2, r3, #1
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c76e:	7812      	ldrb	r2, [r2, #0]
 800c770:	b2d2      	uxtb	r2, r2
 800c772:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c778:	1c5a      	adds	r2, r3, #1
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c784:	b29b      	uxth	r3, r3
 800c786:	3b04      	subs	r3, #4
 800c788:	b29a      	uxth	r2, r3
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800c790:	e046      	b.n	800c820 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c798:	b29b      	uxth	r3, r3
 800c79a:	2b03      	cmp	r3, #3
 800c79c:	d81c      	bhi.n	800c7d8 <HAL_SPI_Receive+0x460>
 800c79e:	693b      	ldr	r3, [r7, #16]
 800c7a0:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d017      	beq.n	800c7d8 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c7b4:	7812      	ldrb	r2, [r2, #0]
 800c7b6:	b2d2      	uxtb	r2, r2
 800c7b8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c7be:	1c5a      	adds	r2, r3, #1
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c7ca:	b29b      	uxth	r3, r3
 800c7cc:	3b01      	subs	r3, #1
 800c7ce:	b29a      	uxth	r2, r3
 800c7d0:	68fb      	ldr	r3, [r7, #12]
 800c7d2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800c7d6:	e023      	b.n	800c820 <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c7d8:	f7f8 fdce 	bl	8005378 <HAL_GetTick>
 800c7dc:	4602      	mov	r2, r0
 800c7de:	697b      	ldr	r3, [r7, #20]
 800c7e0:	1ad3      	subs	r3, r2, r3
 800c7e2:	683a      	ldr	r2, [r7, #0]
 800c7e4:	429a      	cmp	r2, r3
 800c7e6:	d803      	bhi.n	800c7f0 <HAL_SPI_Receive+0x478>
 800c7e8:	683b      	ldr	r3, [r7, #0]
 800c7ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7ee:	d102      	bne.n	800c7f6 <HAL_SPI_Receive+0x47e>
 800c7f0:	683b      	ldr	r3, [r7, #0]
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d114      	bne.n	800c820 <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800c7f6:	68f8      	ldr	r0, [r7, #12]
 800c7f8:	f000 fb6a 	bl	800ced0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c802:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	2201      	movs	r2, #1
 800c810:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	2200      	movs	r2, #0
 800c818:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800c81c:	2303      	movs	r3, #3
 800c81e:	e019      	b.n	800c854 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c826:	b29b      	uxth	r3, r3
 800c828:	2b00      	cmp	r3, #0
 800c82a:	f47f af41 	bne.w	800c6b0 <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800c82e:	68f8      	ldr	r0, [r7, #12]
 800c830:	f000 fb4e 	bl	800ced0 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	2201      	movs	r2, #1
 800c838:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	2200      	movs	r2, #0
 800c840:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d001      	beq.n	800c852 <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 800c84e:	2301      	movs	r3, #1
 800c850:	e000      	b.n	800c854 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 800c852:	2300      	movs	r3, #0
  }
}
 800c854:	4618      	mov	r0, r3
 800c856:	3720      	adds	r7, #32
 800c858:	46bd      	mov	sp, r7
 800c85a:	bd80      	pop	{r7, pc}

0800c85c <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800c85c:	b580      	push	{r7, lr}
 800c85e:	b08e      	sub	sp, #56	@ 0x38
 800c860:	af02      	add	r7, sp, #8
 800c862:	60f8      	str	r0, [r7, #12]
 800c864:	60b9      	str	r1, [r7, #8]
 800c866:	607a      	str	r2, [r7, #4]
 800c868:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	3320      	adds	r3, #32
 800c870:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	3330      	adds	r3, #48	@ 0x30
 800c878:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c87e:	095b      	lsrs	r3, r3, #5
 800c880:	b29b      	uxth	r3, r3
 800c882:	3301      	adds	r3, #1
 800c884:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c886:	f7f8 fd77 	bl	8005378 <HAL_GetTick>
 800c88a:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 800c88c:	887b      	ldrh	r3, [r7, #2]
 800c88e:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 800c890:	887b      	ldrh	r3, [r7, #2]
 800c892:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800c89a:	b2db      	uxtb	r3, r3
 800c89c:	2b01      	cmp	r3, #1
 800c89e:	d001      	beq.n	800c8a4 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 800c8a0:	2302      	movs	r3, #2
 800c8a2:	e310      	b.n	800cec6 <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800c8a4:	68bb      	ldr	r3, [r7, #8]
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d005      	beq.n	800c8b6 <HAL_SPI_TransmitReceive+0x5a>
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	2b00      	cmp	r3, #0
 800c8ae:	d002      	beq.n	800c8b6 <HAL_SPI_TransmitReceive+0x5a>
 800c8b0:	887b      	ldrh	r3, [r7, #2]
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d101      	bne.n	800c8ba <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 800c8b6:	2301      	movs	r3, #1
 800c8b8:	e305      	b.n	800cec6 <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800c8c0:	2b01      	cmp	r3, #1
 800c8c2:	d101      	bne.n	800c8c8 <HAL_SPI_TransmitReceive+0x6c>
 800c8c4:	2302      	movs	r3, #2
 800c8c6:	e2fe      	b.n	800cec6 <HAL_SPI_TransmitReceive+0x66a>
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	2201      	movs	r2, #1
 800c8cc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	2205      	movs	r2, #5
 800c8d4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	2200      	movs	r2, #0
 800c8dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	687a      	ldr	r2, [r7, #4]
 800c8e4:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	887a      	ldrh	r2, [r7, #2]
 800c8ea:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	887a      	ldrh	r2, [r7, #2]
 800c8f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	68ba      	ldr	r2, [r7, #8]
 800c8fa:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	887a      	ldrh	r2, [r7, #2]
 800c900:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	887a      	ldrh	r2, [r7, #2]
 800c908:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	2200      	movs	r2, #0
 800c910:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	2200      	movs	r2, #0
 800c916:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	68da      	ldr	r2, [r3, #12]
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800c926:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	4a70      	ldr	r2, [pc, #448]	@ (800caf0 <HAL_SPI_TransmitReceive+0x294>)
 800c92e:	4293      	cmp	r3, r2
 800c930:	d009      	beq.n	800c946 <HAL_SPI_TransmitReceive+0xea>
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	4a6f      	ldr	r2, [pc, #444]	@ (800caf4 <HAL_SPI_TransmitReceive+0x298>)
 800c938:	4293      	cmp	r3, r2
 800c93a:	d004      	beq.n	800c946 <HAL_SPI_TransmitReceive+0xea>
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	4a6d      	ldr	r2, [pc, #436]	@ (800caf8 <HAL_SPI_TransmitReceive+0x29c>)
 800c942:	4293      	cmp	r3, r2
 800c944:	d102      	bne.n	800c94c <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800c946:	2310      	movs	r3, #16
 800c948:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c94a:	e001      	b.n	800c950 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 800c94c:	2308      	movs	r3, #8
 800c94e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	685a      	ldr	r2, [r3, #4]
 800c956:	4b69      	ldr	r3, [pc, #420]	@ (800cafc <HAL_SPI_TransmitReceive+0x2a0>)
 800c958:	4013      	ands	r3, r2
 800c95a:	8879      	ldrh	r1, [r7, #2]
 800c95c:	68fa      	ldr	r2, [r7, #12]
 800c95e:	6812      	ldr	r2, [r2, #0]
 800c960:	430b      	orrs	r3, r1
 800c962:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	681a      	ldr	r2, [r3, #0]
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	f042 0201 	orr.w	r2, r2, #1
 800c972:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	685b      	ldr	r3, [r3, #4]
 800c978:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c97c:	d107      	bne.n	800c98e <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	681a      	ldr	r2, [r3, #0]
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c98c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	68db      	ldr	r3, [r3, #12]
 800c992:	2b0f      	cmp	r3, #15
 800c994:	f240 80a2 	bls.w	800cadc <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 800c998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c99a:	089b      	lsrs	r3, r3, #2
 800c99c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800c99e:	e094      	b.n	800caca <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	695b      	ldr	r3, [r3, #20]
 800c9a6:	f003 0302 	and.w	r3, r3, #2
 800c9aa:	2b02      	cmp	r3, #2
 800c9ac:	d120      	bne.n	800c9f0 <HAL_SPI_TransmitReceive+0x194>
 800c9ae:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d01d      	beq.n	800c9f0 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800c9b4:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800c9b6:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800c9b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c9ba:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800c9bc:	429a      	cmp	r2, r3
 800c9be:	d217      	bcs.n	800c9f0 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	6812      	ldr	r2, [r2, #0]
 800c9ca:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c9d0:	1d1a      	adds	r2, r3, #4
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800c9dc:	b29b      	uxth	r3, r3
 800c9de:	3b01      	subs	r3, #1
 800c9e0:	b29a      	uxth	r2, r3
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800c9ee:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	695b      	ldr	r3, [r3, #20]
 800c9f6:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800c9f8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d065      	beq.n	800caca <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	695b      	ldr	r3, [r3, #20]
 800ca04:	f003 0301 	and.w	r3, r3, #1
 800ca08:	2b01      	cmp	r3, #1
 800ca0a:	d118      	bne.n	800ca3e <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	681a      	ldr	r2, [r3, #0]
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ca14:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800ca16:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ca1c:	1d1a      	adds	r2, r3, #4
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ca28:	b29b      	uxth	r3, r3
 800ca2a:	3b01      	subs	r3, #1
 800ca2c:	b29a      	uxth	r2, r3
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ca3a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800ca3c:	e045      	b.n	800caca <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800ca3e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800ca40:	8bfb      	ldrh	r3, [r7, #30]
 800ca42:	429a      	cmp	r2, r3
 800ca44:	d21d      	bcs.n	800ca82 <HAL_SPI_TransmitReceive+0x226>
 800ca46:	697b      	ldr	r3, [r7, #20]
 800ca48:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d018      	beq.n	800ca82 <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	681a      	ldr	r2, [r3, #0]
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ca58:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800ca5a:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ca60:	1d1a      	adds	r2, r3, #4
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ca6c:	b29b      	uxth	r3, r3
 800ca6e:	3b01      	subs	r3, #1
 800ca70:	b29a      	uxth	r2, r3
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ca7e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800ca80:	e023      	b.n	800caca <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ca82:	f7f8 fc79 	bl	8005378 <HAL_GetTick>
 800ca86:	4602      	mov	r2, r0
 800ca88:	69bb      	ldr	r3, [r7, #24]
 800ca8a:	1ad3      	subs	r3, r2, r3
 800ca8c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ca8e:	429a      	cmp	r2, r3
 800ca90:	d803      	bhi.n	800ca9a <HAL_SPI_TransmitReceive+0x23e>
 800ca92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca94:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca98:	d102      	bne.n	800caa0 <HAL_SPI_TransmitReceive+0x244>
 800ca9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d114      	bne.n	800caca <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800caa0:	68f8      	ldr	r0, [r7, #12]
 800caa2:	f000 fa15 	bl	800ced0 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800caac:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	2201      	movs	r2, #1
 800caba:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	2200      	movs	r2, #0
 800cac2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800cac6:	2303      	movs	r3, #3
 800cac8:	e1fd      	b.n	800cec6 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800caca:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800cacc:	2b00      	cmp	r3, #0
 800cace:	f47f af67 	bne.w	800c9a0 <HAL_SPI_TransmitReceive+0x144>
 800cad2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	f47f af63 	bne.w	800c9a0 <HAL_SPI_TransmitReceive+0x144>
 800cada:	e1ce      	b.n	800ce7a <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	68db      	ldr	r3, [r3, #12]
 800cae0:	2b07      	cmp	r3, #7
 800cae2:	f240 81c2 	bls.w	800ce6a <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800cae6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cae8:	085b      	lsrs	r3, r3, #1
 800caea:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800caec:	e0c9      	b.n	800cc82 <HAL_SPI_TransmitReceive+0x426>
 800caee:	bf00      	nop
 800caf0:	40013000 	.word	0x40013000
 800caf4:	40003800 	.word	0x40003800
 800caf8:	40003c00 	.word	0x40003c00
 800cafc:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	695b      	ldr	r3, [r3, #20]
 800cb06:	f003 0302 	and.w	r3, r3, #2
 800cb0a:	2b02      	cmp	r3, #2
 800cb0c:	d11f      	bne.n	800cb4e <HAL_SPI_TransmitReceive+0x2f2>
 800cb0e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d01c      	beq.n	800cb4e <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800cb14:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800cb16:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800cb18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb1a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800cb1c:	429a      	cmp	r2, r3
 800cb1e:	d216      	bcs.n	800cb4e <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cb24:	881a      	ldrh	r2, [r3, #0]
 800cb26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb28:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cb2e:	1c9a      	adds	r2, r3, #2
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800cb3a:	b29b      	uxth	r3, r3
 800cb3c:	3b01      	subs	r3, #1
 800cb3e:	b29a      	uxth	r2, r3
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800cb4c:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	695b      	ldr	r3, [r3, #20]
 800cb54:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800cb56:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	f000 8092 	beq.w	800cc82 <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	695b      	ldr	r3, [r3, #20]
 800cb64:	f003 0301 	and.w	r3, r3, #1
 800cb68:	2b01      	cmp	r3, #1
 800cb6a:	d118      	bne.n	800cb9e <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cb70:	6a3a      	ldr	r2, [r7, #32]
 800cb72:	8812      	ldrh	r2, [r2, #0]
 800cb74:	b292      	uxth	r2, r2
 800cb76:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cb7c:	1c9a      	adds	r2, r3, #2
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800cb88:	b29b      	uxth	r3, r3
 800cb8a:	3b01      	subs	r3, #1
 800cb8c:	b29a      	uxth	r2, r3
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800cb9a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800cb9c:	e071      	b.n	800cc82 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800cb9e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800cba0:	8bfb      	ldrh	r3, [r7, #30]
 800cba2:	429a      	cmp	r2, r3
 800cba4:	d228      	bcs.n	800cbf8 <HAL_SPI_TransmitReceive+0x39c>
 800cba6:	697b      	ldr	r3, [r7, #20]
 800cba8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d023      	beq.n	800cbf8 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cbb4:	6a3a      	ldr	r2, [r7, #32]
 800cbb6:	8812      	ldrh	r2, [r2, #0]
 800cbb8:	b292      	uxth	r2, r2
 800cbba:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cbc0:	1c9a      	adds	r2, r3, #2
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cbca:	6a3a      	ldr	r2, [r7, #32]
 800cbcc:	8812      	ldrh	r2, [r2, #0]
 800cbce:	b292      	uxth	r2, r2
 800cbd0:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cbd6:	1c9a      	adds	r2, r3, #2
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800cbe2:	b29b      	uxth	r3, r3
 800cbe4:	3b02      	subs	r3, #2
 800cbe6:	b29a      	uxth	r2, r3
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800cbf4:	853b      	strh	r3, [r7, #40]	@ 0x28
 800cbf6:	e044      	b.n	800cc82 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800cbf8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cbfa:	2b01      	cmp	r3, #1
 800cbfc:	d11d      	bne.n	800cc3a <HAL_SPI_TransmitReceive+0x3de>
 800cbfe:	697b      	ldr	r3, [r7, #20]
 800cc00:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d018      	beq.n	800cc3a <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cc0c:	6a3a      	ldr	r2, [r7, #32]
 800cc0e:	8812      	ldrh	r2, [r2, #0]
 800cc10:	b292      	uxth	r2, r2
 800cc12:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cc18:	1c9a      	adds	r2, r3, #2
 800cc1a:	68fb      	ldr	r3, [r7, #12]
 800cc1c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800cc24:	b29b      	uxth	r3, r3
 800cc26:	3b01      	subs	r3, #1
 800cc28:	b29a      	uxth	r2, r3
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800cc36:	853b      	strh	r3, [r7, #40]	@ 0x28
 800cc38:	e023      	b.n	800cc82 <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cc3a:	f7f8 fb9d 	bl	8005378 <HAL_GetTick>
 800cc3e:	4602      	mov	r2, r0
 800cc40:	69bb      	ldr	r3, [r7, #24]
 800cc42:	1ad3      	subs	r3, r2, r3
 800cc44:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cc46:	429a      	cmp	r2, r3
 800cc48:	d803      	bhi.n	800cc52 <HAL_SPI_TransmitReceive+0x3f6>
 800cc4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc50:	d102      	bne.n	800cc58 <HAL_SPI_TransmitReceive+0x3fc>
 800cc52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d114      	bne.n	800cc82 <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800cc58:	68f8      	ldr	r0, [r7, #12]
 800cc5a:	f000 f939 	bl	800ced0 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cc64:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	2201      	movs	r2, #1
 800cc72:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	2200      	movs	r2, #0
 800cc7a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800cc7e:	2303      	movs	r3, #3
 800cc80:	e121      	b.n	800cec6 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800cc82:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	f47f af3b 	bne.w	800cb00 <HAL_SPI_TransmitReceive+0x2a4>
 800cc8a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	f47f af37 	bne.w	800cb00 <HAL_SPI_TransmitReceive+0x2a4>
 800cc92:	e0f2      	b.n	800ce7a <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	695b      	ldr	r3, [r3, #20]
 800cc9a:	f003 0302 	and.w	r3, r3, #2
 800cc9e:	2b02      	cmp	r3, #2
 800cca0:	d121      	bne.n	800cce6 <HAL_SPI_TransmitReceive+0x48a>
 800cca2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d01e      	beq.n	800cce6 <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800cca8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800ccaa:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800ccac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ccae:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800ccb0:	429a      	cmp	r2, r3
 800ccb2:	d218      	bcs.n	800cce6 <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800ccb4:	68fb      	ldr	r3, [r7, #12]
 800ccb6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	3320      	adds	r3, #32
 800ccbe:	7812      	ldrb	r2, [r2, #0]
 800ccc0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ccc6:	1c5a      	adds	r2, r3, #1
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ccd2:	b29b      	uxth	r3, r3
 800ccd4:	3b01      	subs	r3, #1
 800ccd6:	b29a      	uxth	r2, r3
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800cce4:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	695b      	ldr	r3, [r3, #20]
 800ccec:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800ccee:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	f000 80ba 	beq.w	800ce6a <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	695b      	ldr	r3, [r3, #20]
 800ccfc:	f003 0301 	and.w	r3, r3, #1
 800cd00:	2b01      	cmp	r3, #1
 800cd02:	d11b      	bne.n	800cd3c <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cd10:	7812      	ldrb	r2, [r2, #0]
 800cd12:	b2d2      	uxtb	r2, r2
 800cd14:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cd1a:	1c5a      	adds	r2, r3, #1
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800cd26:	b29b      	uxth	r3, r3
 800cd28:	3b01      	subs	r3, #1
 800cd2a:	b29a      	uxth	r2, r3
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800cd38:	853b      	strh	r3, [r7, #40]	@ 0x28
 800cd3a:	e096      	b.n	800ce6a <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800cd3c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800cd3e:	8bfb      	ldrh	r3, [r7, #30]
 800cd40:	429a      	cmp	r2, r3
 800cd42:	d24a      	bcs.n	800cdda <HAL_SPI_TransmitReceive+0x57e>
 800cd44:	697b      	ldr	r3, [r7, #20]
 800cd46:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d045      	beq.n	800cdda <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	681b      	ldr	r3, [r3, #0]
 800cd52:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cd5a:	7812      	ldrb	r2, [r2, #0]
 800cd5c:	b2d2      	uxtb	r2, r2
 800cd5e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cd64:	1c5a      	adds	r2, r3, #1
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cd76:	7812      	ldrb	r2, [r2, #0]
 800cd78:	b2d2      	uxtb	r2, r2
 800cd7a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cd80:	1c5a      	adds	r2, r3, #1
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cd92:	7812      	ldrb	r2, [r2, #0]
 800cd94:	b2d2      	uxtb	r2, r2
 800cd96:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cd9c:	1c5a      	adds	r2, r3, #1
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cdae:	7812      	ldrb	r2, [r2, #0]
 800cdb0:	b2d2      	uxtb	r2, r2
 800cdb2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cdb8:	1c5a      	adds	r2, r3, #1
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800cdc4:	b29b      	uxth	r3, r3
 800cdc6:	3b04      	subs	r3, #4
 800cdc8:	b29a      	uxth	r2, r3
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800cdd6:	853b      	strh	r3, [r7, #40]	@ 0x28
 800cdd8:	e047      	b.n	800ce6a <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800cdda:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cddc:	2b03      	cmp	r3, #3
 800cdde:	d820      	bhi.n	800ce22 <HAL_SPI_TransmitReceive+0x5c6>
 800cde0:	697b      	ldr	r3, [r7, #20]
 800cde2:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d01b      	beq.n	800ce22 <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cdf6:	7812      	ldrb	r2, [r2, #0]
 800cdf8:	b2d2      	uxtb	r2, r2
 800cdfa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ce00:	1c5a      	adds	r2, r3, #1
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ce0c:	b29b      	uxth	r3, r3
 800ce0e:	3b01      	subs	r3, #1
 800ce10:	b29a      	uxth	r2, r3
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ce1e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800ce20:	e023      	b.n	800ce6a <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ce22:	f7f8 faa9 	bl	8005378 <HAL_GetTick>
 800ce26:	4602      	mov	r2, r0
 800ce28:	69bb      	ldr	r3, [r7, #24]
 800ce2a:	1ad3      	subs	r3, r2, r3
 800ce2c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ce2e:	429a      	cmp	r2, r3
 800ce30:	d803      	bhi.n	800ce3a <HAL_SPI_TransmitReceive+0x5de>
 800ce32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce34:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce38:	d102      	bne.n	800ce40 <HAL_SPI_TransmitReceive+0x5e4>
 800ce3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d114      	bne.n	800ce6a <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800ce40:	68f8      	ldr	r0, [r7, #12]
 800ce42:	f000 f845 	bl	800ced0 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ce4c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	2201      	movs	r2, #1
 800ce5a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	2200      	movs	r2, #0
 800ce62:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800ce66:	2303      	movs	r3, #3
 800ce68:	e02d      	b.n	800cec6 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800ce6a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	f47f af11 	bne.w	800cc94 <HAL_SPI_TransmitReceive+0x438>
 800ce72:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	f47f af0d 	bne.w	800cc94 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800ce7a:	69bb      	ldr	r3, [r7, #24]
 800ce7c:	9300      	str	r3, [sp, #0]
 800ce7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce80:	2200      	movs	r2, #0
 800ce82:	2108      	movs	r1, #8
 800ce84:	68f8      	ldr	r0, [r7, #12]
 800ce86:	f000 f8c3 	bl	800d010 <SPI_WaitOnFlagUntilTimeout>
 800ce8a:	4603      	mov	r3, r0
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d007      	beq.n	800cea0 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ce90:	68fb      	ldr	r3, [r7, #12]
 800ce92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ce96:	f043 0220 	orr.w	r2, r3, #32
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800cea0:	68f8      	ldr	r0, [r7, #12]
 800cea2:	f000 f815 	bl	800ced0 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	2201      	movs	r2, #1
 800ceaa:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	2200      	movs	r2, #0
 800ceb2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d001      	beq.n	800cec4 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 800cec0:	2301      	movs	r3, #1
 800cec2:	e000      	b.n	800cec6 <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 800cec4:	2300      	movs	r3, #0
  }
}
 800cec6:	4618      	mov	r0, r3
 800cec8:	3730      	adds	r7, #48	@ 0x30
 800ceca:	46bd      	mov	sp, r7
 800cecc:	bd80      	pop	{r7, pc}
 800cece:	bf00      	nop

0800ced0 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800ced0:	b480      	push	{r7}
 800ced2:	b085      	sub	sp, #20
 800ced4:	af00      	add	r7, sp, #0
 800ced6:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	695b      	ldr	r3, [r3, #20]
 800cede:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	699a      	ldr	r2, [r3, #24]
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	f042 0208 	orr.w	r2, r2, #8
 800ceee:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	699a      	ldr	r2, [r3, #24]
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	f042 0210 	orr.w	r2, r2, #16
 800cefe:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	681a      	ldr	r2, [r3, #0]
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	f022 0201 	bic.w	r2, r2, #1
 800cf0e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	6919      	ldr	r1, [r3, #16]
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	681a      	ldr	r2, [r3, #0]
 800cf1a:	4b3c      	ldr	r3, [pc, #240]	@ (800d00c <SPI_CloseTransfer+0x13c>)
 800cf1c:	400b      	ands	r3, r1
 800cf1e:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	681b      	ldr	r3, [r3, #0]
 800cf24:	689a      	ldr	r2, [r3, #8]
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800cf2e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800cf36:	b2db      	uxtb	r3, r3
 800cf38:	2b04      	cmp	r3, #4
 800cf3a:	d014      	beq.n	800cf66 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	f003 0320 	and.w	r3, r3, #32
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d00f      	beq.n	800cf66 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cf4c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	699a      	ldr	r2, [r3, #24]
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	f042 0220 	orr.w	r2, r2, #32
 800cf64:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800cf6c:	b2db      	uxtb	r3, r3
 800cf6e:	2b03      	cmp	r3, #3
 800cf70:	d014      	beq.n	800cf9c <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d00f      	beq.n	800cf9c <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cf82:	f043 0204 	orr.w	r2, r3, #4
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	699a      	ldr	r2, [r3, #24]
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800cf9a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d00f      	beq.n	800cfc6 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cfac:	f043 0201 	orr.w	r2, r3, #1
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	699a      	ldr	r2, [r3, #24]
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800cfc4:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d00f      	beq.n	800cff0 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cfd6:	f043 0208 	orr.w	r2, r3, #8
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	681b      	ldr	r3, [r3, #0]
 800cfe4:	699a      	ldr	r2, [r3, #24]
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800cfee:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	2200      	movs	r2, #0
 800cff4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	2200      	movs	r2, #0
 800cffc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800d000:	bf00      	nop
 800d002:	3714      	adds	r7, #20
 800d004:	46bd      	mov	sp, r7
 800d006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d00a:	4770      	bx	lr
 800d00c:	fffffc90 	.word	0xfffffc90

0800d010 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800d010:	b580      	push	{r7, lr}
 800d012:	b084      	sub	sp, #16
 800d014:	af00      	add	r7, sp, #0
 800d016:	60f8      	str	r0, [r7, #12]
 800d018:	60b9      	str	r1, [r7, #8]
 800d01a:	603b      	str	r3, [r7, #0]
 800d01c:	4613      	mov	r3, r2
 800d01e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800d020:	e010      	b.n	800d044 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d022:	f7f8 f9a9 	bl	8005378 <HAL_GetTick>
 800d026:	4602      	mov	r2, r0
 800d028:	69bb      	ldr	r3, [r7, #24]
 800d02a:	1ad3      	subs	r3, r2, r3
 800d02c:	683a      	ldr	r2, [r7, #0]
 800d02e:	429a      	cmp	r2, r3
 800d030:	d803      	bhi.n	800d03a <SPI_WaitOnFlagUntilTimeout+0x2a>
 800d032:	683b      	ldr	r3, [r7, #0]
 800d034:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d038:	d102      	bne.n	800d040 <SPI_WaitOnFlagUntilTimeout+0x30>
 800d03a:	683b      	ldr	r3, [r7, #0]
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d101      	bne.n	800d044 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800d040:	2303      	movs	r3, #3
 800d042:	e00f      	b.n	800d064 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	695a      	ldr	r2, [r3, #20]
 800d04a:	68bb      	ldr	r3, [r7, #8]
 800d04c:	4013      	ands	r3, r2
 800d04e:	68ba      	ldr	r2, [r7, #8]
 800d050:	429a      	cmp	r2, r3
 800d052:	bf0c      	ite	eq
 800d054:	2301      	moveq	r3, #1
 800d056:	2300      	movne	r3, #0
 800d058:	b2db      	uxtb	r3, r3
 800d05a:	461a      	mov	r2, r3
 800d05c:	79fb      	ldrb	r3, [r7, #7]
 800d05e:	429a      	cmp	r2, r3
 800d060:	d0df      	beq.n	800d022 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800d062:	2300      	movs	r3, #0
}
 800d064:	4618      	mov	r0, r3
 800d066:	3710      	adds	r7, #16
 800d068:	46bd      	mov	sp, r7
 800d06a:	bd80      	pop	{r7, pc}

0800d06c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800d06c:	b480      	push	{r7}
 800d06e:	b085      	sub	sp, #20
 800d070:	af00      	add	r7, sp, #0
 800d072:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d078:	095b      	lsrs	r3, r3, #5
 800d07a:	3301      	adds	r3, #1
 800d07c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	68db      	ldr	r3, [r3, #12]
 800d082:	3301      	adds	r3, #1
 800d084:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800d086:	68bb      	ldr	r3, [r7, #8]
 800d088:	3307      	adds	r3, #7
 800d08a:	08db      	lsrs	r3, r3, #3
 800d08c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800d08e:	68bb      	ldr	r3, [r7, #8]
 800d090:	68fa      	ldr	r2, [r7, #12]
 800d092:	fb02 f303 	mul.w	r3, r2, r3
}
 800d096:	4618      	mov	r0, r3
 800d098:	3714      	adds	r7, #20
 800d09a:	46bd      	mov	sp, r7
 800d09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a0:	4770      	bx	lr

0800d0a2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d0a2:	b580      	push	{r7, lr}
 800d0a4:	b082      	sub	sp, #8
 800d0a6:	af00      	add	r7, sp, #0
 800d0a8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	d101      	bne.n	800d0b4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d0b0:	2301      	movs	r3, #1
 800d0b2:	e049      	b.n	800d148 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d0ba:	b2db      	uxtb	r3, r3
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d106      	bne.n	800d0ce <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	2200      	movs	r2, #0
 800d0c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d0c8:	6878      	ldr	r0, [r7, #4]
 800d0ca:	f7f5 fb4f 	bl	800276c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	2202      	movs	r2, #2
 800d0d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	681a      	ldr	r2, [r3, #0]
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	3304      	adds	r3, #4
 800d0de:	4619      	mov	r1, r3
 800d0e0:	4610      	mov	r0, r2
 800d0e2:	f000 fc57 	bl	800d994 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	2201      	movs	r2, #1
 800d0ea:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	2201      	movs	r2, #1
 800d0f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	2201      	movs	r2, #1
 800d0fa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	2201      	movs	r2, #1
 800d102:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	2201      	movs	r2, #1
 800d10a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	2201      	movs	r2, #1
 800d112:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	2201      	movs	r2, #1
 800d11a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	2201      	movs	r2, #1
 800d122:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	2201      	movs	r2, #1
 800d12a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	2201      	movs	r2, #1
 800d132:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	2201      	movs	r2, #1
 800d13a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	2201      	movs	r2, #1
 800d142:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d146:	2300      	movs	r3, #0
}
 800d148:	4618      	mov	r0, r3
 800d14a:	3708      	adds	r7, #8
 800d14c:	46bd      	mov	sp, r7
 800d14e:	bd80      	pop	{r7, pc}

0800d150 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d150:	b480      	push	{r7}
 800d152:	b085      	sub	sp, #20
 800d154:	af00      	add	r7, sp, #0
 800d156:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d15e:	b2db      	uxtb	r3, r3
 800d160:	2b01      	cmp	r3, #1
 800d162:	d001      	beq.n	800d168 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d164:	2301      	movs	r3, #1
 800d166:	e054      	b.n	800d212 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	2202      	movs	r2, #2
 800d16c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	68da      	ldr	r2, [r3, #12]
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	f042 0201 	orr.w	r2, r2, #1
 800d17e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	4a26      	ldr	r2, [pc, #152]	@ (800d220 <HAL_TIM_Base_Start_IT+0xd0>)
 800d186:	4293      	cmp	r3, r2
 800d188:	d022      	beq.n	800d1d0 <HAL_TIM_Base_Start_IT+0x80>
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d192:	d01d      	beq.n	800d1d0 <HAL_TIM_Base_Start_IT+0x80>
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	4a22      	ldr	r2, [pc, #136]	@ (800d224 <HAL_TIM_Base_Start_IT+0xd4>)
 800d19a:	4293      	cmp	r3, r2
 800d19c:	d018      	beq.n	800d1d0 <HAL_TIM_Base_Start_IT+0x80>
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	4a21      	ldr	r2, [pc, #132]	@ (800d228 <HAL_TIM_Base_Start_IT+0xd8>)
 800d1a4:	4293      	cmp	r3, r2
 800d1a6:	d013      	beq.n	800d1d0 <HAL_TIM_Base_Start_IT+0x80>
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	681b      	ldr	r3, [r3, #0]
 800d1ac:	4a1f      	ldr	r2, [pc, #124]	@ (800d22c <HAL_TIM_Base_Start_IT+0xdc>)
 800d1ae:	4293      	cmp	r3, r2
 800d1b0:	d00e      	beq.n	800d1d0 <HAL_TIM_Base_Start_IT+0x80>
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	4a1e      	ldr	r2, [pc, #120]	@ (800d230 <HAL_TIM_Base_Start_IT+0xe0>)
 800d1b8:	4293      	cmp	r3, r2
 800d1ba:	d009      	beq.n	800d1d0 <HAL_TIM_Base_Start_IT+0x80>
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	4a1c      	ldr	r2, [pc, #112]	@ (800d234 <HAL_TIM_Base_Start_IT+0xe4>)
 800d1c2:	4293      	cmp	r3, r2
 800d1c4:	d004      	beq.n	800d1d0 <HAL_TIM_Base_Start_IT+0x80>
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	4a1b      	ldr	r2, [pc, #108]	@ (800d238 <HAL_TIM_Base_Start_IT+0xe8>)
 800d1cc:	4293      	cmp	r3, r2
 800d1ce:	d115      	bne.n	800d1fc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	689a      	ldr	r2, [r3, #8]
 800d1d6:	4b19      	ldr	r3, [pc, #100]	@ (800d23c <HAL_TIM_Base_Start_IT+0xec>)
 800d1d8:	4013      	ands	r3, r2
 800d1da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	2b06      	cmp	r3, #6
 800d1e0:	d015      	beq.n	800d20e <HAL_TIM_Base_Start_IT+0xbe>
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d1e8:	d011      	beq.n	800d20e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	681a      	ldr	r2, [r3, #0]
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	681b      	ldr	r3, [r3, #0]
 800d1f4:	f042 0201 	orr.w	r2, r2, #1
 800d1f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d1fa:	e008      	b.n	800d20e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	681a      	ldr	r2, [r3, #0]
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	f042 0201 	orr.w	r2, r2, #1
 800d20a:	601a      	str	r2, [r3, #0]
 800d20c:	e000      	b.n	800d210 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d20e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d210:	2300      	movs	r3, #0
}
 800d212:	4618      	mov	r0, r3
 800d214:	3714      	adds	r7, #20
 800d216:	46bd      	mov	sp, r7
 800d218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d21c:	4770      	bx	lr
 800d21e:	bf00      	nop
 800d220:	40010000 	.word	0x40010000
 800d224:	40000400 	.word	0x40000400
 800d228:	40000800 	.word	0x40000800
 800d22c:	40000c00 	.word	0x40000c00
 800d230:	40010400 	.word	0x40010400
 800d234:	40001800 	.word	0x40001800
 800d238:	40014000 	.word	0x40014000
 800d23c:	00010007 	.word	0x00010007

0800d240 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d240:	b580      	push	{r7, lr}
 800d242:	b082      	sub	sp, #8
 800d244:	af00      	add	r7, sp, #0
 800d246:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d101      	bne.n	800d252 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d24e:	2301      	movs	r3, #1
 800d250:	e049      	b.n	800d2e6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d258:	b2db      	uxtb	r3, r3
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	d106      	bne.n	800d26c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	2200      	movs	r2, #0
 800d262:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d266:	6878      	ldr	r0, [r7, #4]
 800d268:	f7f5 fa32 	bl	80026d0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	2202      	movs	r2, #2
 800d270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	681a      	ldr	r2, [r3, #0]
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	3304      	adds	r3, #4
 800d27c:	4619      	mov	r1, r3
 800d27e:	4610      	mov	r0, r2
 800d280:	f000 fb88 	bl	800d994 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	2201      	movs	r2, #1
 800d288:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	2201      	movs	r2, #1
 800d290:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	2201      	movs	r2, #1
 800d298:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	2201      	movs	r2, #1
 800d2a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	2201      	movs	r2, #1
 800d2a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	2201      	movs	r2, #1
 800d2b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	2201      	movs	r2, #1
 800d2b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	2201      	movs	r2, #1
 800d2c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	2201      	movs	r2, #1
 800d2c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	2201      	movs	r2, #1
 800d2d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	2201      	movs	r2, #1
 800d2d8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	2201      	movs	r2, #1
 800d2e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d2e4:	2300      	movs	r3, #0
}
 800d2e6:	4618      	mov	r0, r3
 800d2e8:	3708      	adds	r7, #8
 800d2ea:	46bd      	mov	sp, r7
 800d2ec:	bd80      	pop	{r7, pc}
	...

0800d2f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d2f0:	b580      	push	{r7, lr}
 800d2f2:	b084      	sub	sp, #16
 800d2f4:	af00      	add	r7, sp, #0
 800d2f6:	6078      	str	r0, [r7, #4]
 800d2f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d2fa:	683b      	ldr	r3, [r7, #0]
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	d109      	bne.n	800d314 <HAL_TIM_PWM_Start+0x24>
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d306:	b2db      	uxtb	r3, r3
 800d308:	2b01      	cmp	r3, #1
 800d30a:	bf14      	ite	ne
 800d30c:	2301      	movne	r3, #1
 800d30e:	2300      	moveq	r3, #0
 800d310:	b2db      	uxtb	r3, r3
 800d312:	e03c      	b.n	800d38e <HAL_TIM_PWM_Start+0x9e>
 800d314:	683b      	ldr	r3, [r7, #0]
 800d316:	2b04      	cmp	r3, #4
 800d318:	d109      	bne.n	800d32e <HAL_TIM_PWM_Start+0x3e>
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d320:	b2db      	uxtb	r3, r3
 800d322:	2b01      	cmp	r3, #1
 800d324:	bf14      	ite	ne
 800d326:	2301      	movne	r3, #1
 800d328:	2300      	moveq	r3, #0
 800d32a:	b2db      	uxtb	r3, r3
 800d32c:	e02f      	b.n	800d38e <HAL_TIM_PWM_Start+0x9e>
 800d32e:	683b      	ldr	r3, [r7, #0]
 800d330:	2b08      	cmp	r3, #8
 800d332:	d109      	bne.n	800d348 <HAL_TIM_PWM_Start+0x58>
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d33a:	b2db      	uxtb	r3, r3
 800d33c:	2b01      	cmp	r3, #1
 800d33e:	bf14      	ite	ne
 800d340:	2301      	movne	r3, #1
 800d342:	2300      	moveq	r3, #0
 800d344:	b2db      	uxtb	r3, r3
 800d346:	e022      	b.n	800d38e <HAL_TIM_PWM_Start+0x9e>
 800d348:	683b      	ldr	r3, [r7, #0]
 800d34a:	2b0c      	cmp	r3, #12
 800d34c:	d109      	bne.n	800d362 <HAL_TIM_PWM_Start+0x72>
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d354:	b2db      	uxtb	r3, r3
 800d356:	2b01      	cmp	r3, #1
 800d358:	bf14      	ite	ne
 800d35a:	2301      	movne	r3, #1
 800d35c:	2300      	moveq	r3, #0
 800d35e:	b2db      	uxtb	r3, r3
 800d360:	e015      	b.n	800d38e <HAL_TIM_PWM_Start+0x9e>
 800d362:	683b      	ldr	r3, [r7, #0]
 800d364:	2b10      	cmp	r3, #16
 800d366:	d109      	bne.n	800d37c <HAL_TIM_PWM_Start+0x8c>
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d36e:	b2db      	uxtb	r3, r3
 800d370:	2b01      	cmp	r3, #1
 800d372:	bf14      	ite	ne
 800d374:	2301      	movne	r3, #1
 800d376:	2300      	moveq	r3, #0
 800d378:	b2db      	uxtb	r3, r3
 800d37a:	e008      	b.n	800d38e <HAL_TIM_PWM_Start+0x9e>
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d382:	b2db      	uxtb	r3, r3
 800d384:	2b01      	cmp	r3, #1
 800d386:	bf14      	ite	ne
 800d388:	2301      	movne	r3, #1
 800d38a:	2300      	moveq	r3, #0
 800d38c:	b2db      	uxtb	r3, r3
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d001      	beq.n	800d396 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800d392:	2301      	movs	r3, #1
 800d394:	e0a1      	b.n	800d4da <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d396:	683b      	ldr	r3, [r7, #0]
 800d398:	2b00      	cmp	r3, #0
 800d39a:	d104      	bne.n	800d3a6 <HAL_TIM_PWM_Start+0xb6>
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	2202      	movs	r2, #2
 800d3a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d3a4:	e023      	b.n	800d3ee <HAL_TIM_PWM_Start+0xfe>
 800d3a6:	683b      	ldr	r3, [r7, #0]
 800d3a8:	2b04      	cmp	r3, #4
 800d3aa:	d104      	bne.n	800d3b6 <HAL_TIM_PWM_Start+0xc6>
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	2202      	movs	r2, #2
 800d3b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d3b4:	e01b      	b.n	800d3ee <HAL_TIM_PWM_Start+0xfe>
 800d3b6:	683b      	ldr	r3, [r7, #0]
 800d3b8:	2b08      	cmp	r3, #8
 800d3ba:	d104      	bne.n	800d3c6 <HAL_TIM_PWM_Start+0xd6>
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	2202      	movs	r2, #2
 800d3c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d3c4:	e013      	b.n	800d3ee <HAL_TIM_PWM_Start+0xfe>
 800d3c6:	683b      	ldr	r3, [r7, #0]
 800d3c8:	2b0c      	cmp	r3, #12
 800d3ca:	d104      	bne.n	800d3d6 <HAL_TIM_PWM_Start+0xe6>
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	2202      	movs	r2, #2
 800d3d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d3d4:	e00b      	b.n	800d3ee <HAL_TIM_PWM_Start+0xfe>
 800d3d6:	683b      	ldr	r3, [r7, #0]
 800d3d8:	2b10      	cmp	r3, #16
 800d3da:	d104      	bne.n	800d3e6 <HAL_TIM_PWM_Start+0xf6>
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	2202      	movs	r2, #2
 800d3e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d3e4:	e003      	b.n	800d3ee <HAL_TIM_PWM_Start+0xfe>
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	2202      	movs	r2, #2
 800d3ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	2201      	movs	r2, #1
 800d3f4:	6839      	ldr	r1, [r7, #0]
 800d3f6:	4618      	mov	r0, r3
 800d3f8:	f000 fe48 	bl	800e08c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	4a38      	ldr	r2, [pc, #224]	@ (800d4e4 <HAL_TIM_PWM_Start+0x1f4>)
 800d402:	4293      	cmp	r3, r2
 800d404:	d013      	beq.n	800d42e <HAL_TIM_PWM_Start+0x13e>
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	4a37      	ldr	r2, [pc, #220]	@ (800d4e8 <HAL_TIM_PWM_Start+0x1f8>)
 800d40c:	4293      	cmp	r3, r2
 800d40e:	d00e      	beq.n	800d42e <HAL_TIM_PWM_Start+0x13e>
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	4a35      	ldr	r2, [pc, #212]	@ (800d4ec <HAL_TIM_PWM_Start+0x1fc>)
 800d416:	4293      	cmp	r3, r2
 800d418:	d009      	beq.n	800d42e <HAL_TIM_PWM_Start+0x13e>
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	4a34      	ldr	r2, [pc, #208]	@ (800d4f0 <HAL_TIM_PWM_Start+0x200>)
 800d420:	4293      	cmp	r3, r2
 800d422:	d004      	beq.n	800d42e <HAL_TIM_PWM_Start+0x13e>
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	4a32      	ldr	r2, [pc, #200]	@ (800d4f4 <HAL_TIM_PWM_Start+0x204>)
 800d42a:	4293      	cmp	r3, r2
 800d42c:	d101      	bne.n	800d432 <HAL_TIM_PWM_Start+0x142>
 800d42e:	2301      	movs	r3, #1
 800d430:	e000      	b.n	800d434 <HAL_TIM_PWM_Start+0x144>
 800d432:	2300      	movs	r3, #0
 800d434:	2b00      	cmp	r3, #0
 800d436:	d007      	beq.n	800d448 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d446:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	681b      	ldr	r3, [r3, #0]
 800d44c:	4a25      	ldr	r2, [pc, #148]	@ (800d4e4 <HAL_TIM_PWM_Start+0x1f4>)
 800d44e:	4293      	cmp	r3, r2
 800d450:	d022      	beq.n	800d498 <HAL_TIM_PWM_Start+0x1a8>
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d45a:	d01d      	beq.n	800d498 <HAL_TIM_PWM_Start+0x1a8>
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	4a25      	ldr	r2, [pc, #148]	@ (800d4f8 <HAL_TIM_PWM_Start+0x208>)
 800d462:	4293      	cmp	r3, r2
 800d464:	d018      	beq.n	800d498 <HAL_TIM_PWM_Start+0x1a8>
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	4a24      	ldr	r2, [pc, #144]	@ (800d4fc <HAL_TIM_PWM_Start+0x20c>)
 800d46c:	4293      	cmp	r3, r2
 800d46e:	d013      	beq.n	800d498 <HAL_TIM_PWM_Start+0x1a8>
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	4a22      	ldr	r2, [pc, #136]	@ (800d500 <HAL_TIM_PWM_Start+0x210>)
 800d476:	4293      	cmp	r3, r2
 800d478:	d00e      	beq.n	800d498 <HAL_TIM_PWM_Start+0x1a8>
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	4a1a      	ldr	r2, [pc, #104]	@ (800d4e8 <HAL_TIM_PWM_Start+0x1f8>)
 800d480:	4293      	cmp	r3, r2
 800d482:	d009      	beq.n	800d498 <HAL_TIM_PWM_Start+0x1a8>
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	4a1e      	ldr	r2, [pc, #120]	@ (800d504 <HAL_TIM_PWM_Start+0x214>)
 800d48a:	4293      	cmp	r3, r2
 800d48c:	d004      	beq.n	800d498 <HAL_TIM_PWM_Start+0x1a8>
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	4a16      	ldr	r2, [pc, #88]	@ (800d4ec <HAL_TIM_PWM_Start+0x1fc>)
 800d494:	4293      	cmp	r3, r2
 800d496:	d115      	bne.n	800d4c4 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	689a      	ldr	r2, [r3, #8]
 800d49e:	4b1a      	ldr	r3, [pc, #104]	@ (800d508 <HAL_TIM_PWM_Start+0x218>)
 800d4a0:	4013      	ands	r3, r2
 800d4a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	2b06      	cmp	r3, #6
 800d4a8:	d015      	beq.n	800d4d6 <HAL_TIM_PWM_Start+0x1e6>
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d4b0:	d011      	beq.n	800d4d6 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	681a      	ldr	r2, [r3, #0]
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	f042 0201 	orr.w	r2, r2, #1
 800d4c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d4c2:	e008      	b.n	800d4d6 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	681a      	ldr	r2, [r3, #0]
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	f042 0201 	orr.w	r2, r2, #1
 800d4d2:	601a      	str	r2, [r3, #0]
 800d4d4:	e000      	b.n	800d4d8 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d4d6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d4d8:	2300      	movs	r3, #0
}
 800d4da:	4618      	mov	r0, r3
 800d4dc:	3710      	adds	r7, #16
 800d4de:	46bd      	mov	sp, r7
 800d4e0:	bd80      	pop	{r7, pc}
 800d4e2:	bf00      	nop
 800d4e4:	40010000 	.word	0x40010000
 800d4e8:	40010400 	.word	0x40010400
 800d4ec:	40014000 	.word	0x40014000
 800d4f0:	40014400 	.word	0x40014400
 800d4f4:	40014800 	.word	0x40014800
 800d4f8:	40000400 	.word	0x40000400
 800d4fc:	40000800 	.word	0x40000800
 800d500:	40000c00 	.word	0x40000c00
 800d504:	40001800 	.word	0x40001800
 800d508:	00010007 	.word	0x00010007

0800d50c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d50c:	b580      	push	{r7, lr}
 800d50e:	b084      	sub	sp, #16
 800d510:	af00      	add	r7, sp, #0
 800d512:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	68db      	ldr	r3, [r3, #12]
 800d51a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	681b      	ldr	r3, [r3, #0]
 800d520:	691b      	ldr	r3, [r3, #16]
 800d522:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800d524:	68bb      	ldr	r3, [r7, #8]
 800d526:	f003 0302 	and.w	r3, r3, #2
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d020      	beq.n	800d570 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	f003 0302 	and.w	r3, r3, #2
 800d534:	2b00      	cmp	r3, #0
 800d536:	d01b      	beq.n	800d570 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	f06f 0202 	mvn.w	r2, #2
 800d540:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	2201      	movs	r2, #1
 800d546:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	681b      	ldr	r3, [r3, #0]
 800d54c:	699b      	ldr	r3, [r3, #24]
 800d54e:	f003 0303 	and.w	r3, r3, #3
 800d552:	2b00      	cmp	r3, #0
 800d554:	d003      	beq.n	800d55e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d556:	6878      	ldr	r0, [r7, #4]
 800d558:	f000 f9fe 	bl	800d958 <HAL_TIM_IC_CaptureCallback>
 800d55c:	e005      	b.n	800d56a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d55e:	6878      	ldr	r0, [r7, #4]
 800d560:	f000 f9f0 	bl	800d944 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d564:	6878      	ldr	r0, [r7, #4]
 800d566:	f000 fa01 	bl	800d96c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	2200      	movs	r2, #0
 800d56e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800d570:	68bb      	ldr	r3, [r7, #8]
 800d572:	f003 0304 	and.w	r3, r3, #4
 800d576:	2b00      	cmp	r3, #0
 800d578:	d020      	beq.n	800d5bc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	f003 0304 	and.w	r3, r3, #4
 800d580:	2b00      	cmp	r3, #0
 800d582:	d01b      	beq.n	800d5bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	f06f 0204 	mvn.w	r2, #4
 800d58c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	2202      	movs	r2, #2
 800d592:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	699b      	ldr	r3, [r3, #24]
 800d59a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d003      	beq.n	800d5aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d5a2:	6878      	ldr	r0, [r7, #4]
 800d5a4:	f000 f9d8 	bl	800d958 <HAL_TIM_IC_CaptureCallback>
 800d5a8:	e005      	b.n	800d5b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d5aa:	6878      	ldr	r0, [r7, #4]
 800d5ac:	f000 f9ca 	bl	800d944 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d5b0:	6878      	ldr	r0, [r7, #4]
 800d5b2:	f000 f9db 	bl	800d96c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	2200      	movs	r2, #0
 800d5ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800d5bc:	68bb      	ldr	r3, [r7, #8]
 800d5be:	f003 0308 	and.w	r3, r3, #8
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	d020      	beq.n	800d608 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800d5c6:	68fb      	ldr	r3, [r7, #12]
 800d5c8:	f003 0308 	and.w	r3, r3, #8
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	d01b      	beq.n	800d608 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	f06f 0208 	mvn.w	r2, #8
 800d5d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	2204      	movs	r2, #4
 800d5de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	681b      	ldr	r3, [r3, #0]
 800d5e4:	69db      	ldr	r3, [r3, #28]
 800d5e6:	f003 0303 	and.w	r3, r3, #3
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d003      	beq.n	800d5f6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d5ee:	6878      	ldr	r0, [r7, #4]
 800d5f0:	f000 f9b2 	bl	800d958 <HAL_TIM_IC_CaptureCallback>
 800d5f4:	e005      	b.n	800d602 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d5f6:	6878      	ldr	r0, [r7, #4]
 800d5f8:	f000 f9a4 	bl	800d944 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d5fc:	6878      	ldr	r0, [r7, #4]
 800d5fe:	f000 f9b5 	bl	800d96c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	2200      	movs	r2, #0
 800d606:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800d608:	68bb      	ldr	r3, [r7, #8]
 800d60a:	f003 0310 	and.w	r3, r3, #16
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d020      	beq.n	800d654 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	f003 0310 	and.w	r3, r3, #16
 800d618:	2b00      	cmp	r3, #0
 800d61a:	d01b      	beq.n	800d654 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	681b      	ldr	r3, [r3, #0]
 800d620:	f06f 0210 	mvn.w	r2, #16
 800d624:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	2208      	movs	r2, #8
 800d62a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	69db      	ldr	r3, [r3, #28]
 800d632:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d636:	2b00      	cmp	r3, #0
 800d638:	d003      	beq.n	800d642 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d63a:	6878      	ldr	r0, [r7, #4]
 800d63c:	f000 f98c 	bl	800d958 <HAL_TIM_IC_CaptureCallback>
 800d640:	e005      	b.n	800d64e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d642:	6878      	ldr	r0, [r7, #4]
 800d644:	f000 f97e 	bl	800d944 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d648:	6878      	ldr	r0, [r7, #4]
 800d64a:	f000 f98f 	bl	800d96c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	2200      	movs	r2, #0
 800d652:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800d654:	68bb      	ldr	r3, [r7, #8]
 800d656:	f003 0301 	and.w	r3, r3, #1
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	d00c      	beq.n	800d678 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	f003 0301 	and.w	r3, r3, #1
 800d664:	2b00      	cmp	r3, #0
 800d666:	d007      	beq.n	800d678 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	681b      	ldr	r3, [r3, #0]
 800d66c:	f06f 0201 	mvn.w	r2, #1
 800d670:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d672:	6878      	ldr	r0, [r7, #4]
 800d674:	f7f4 fb02 	bl	8001c7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d678:	68bb      	ldr	r3, [r7, #8]
 800d67a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d104      	bne.n	800d68c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800d682:	68bb      	ldr	r3, [r7, #8]
 800d684:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d00c      	beq.n	800d6a6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d692:	2b00      	cmp	r3, #0
 800d694:	d007      	beq.n	800d6a6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800d69e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d6a0:	6878      	ldr	r0, [r7, #4]
 800d6a2:	f000 fdb1 	bl	800e208 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800d6a6:	68bb      	ldr	r3, [r7, #8]
 800d6a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d00c      	beq.n	800d6ca <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d007      	beq.n	800d6ca <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800d6c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d6c4:	6878      	ldr	r0, [r7, #4]
 800d6c6:	f000 fda9 	bl	800e21c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800d6ca:	68bb      	ldr	r3, [r7, #8]
 800d6cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d00c      	beq.n	800d6ee <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d007      	beq.n	800d6ee <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800d6e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d6e8:	6878      	ldr	r0, [r7, #4]
 800d6ea:	f000 f949 	bl	800d980 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800d6ee:	68bb      	ldr	r3, [r7, #8]
 800d6f0:	f003 0320 	and.w	r3, r3, #32
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d00c      	beq.n	800d712 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	f003 0320 	and.w	r3, r3, #32
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d007      	beq.n	800d712 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	f06f 0220 	mvn.w	r2, #32
 800d70a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d70c:	6878      	ldr	r0, [r7, #4]
 800d70e:	f000 fd71 	bl	800e1f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d712:	bf00      	nop
 800d714:	3710      	adds	r7, #16
 800d716:	46bd      	mov	sp, r7
 800d718:	bd80      	pop	{r7, pc}
	...

0800d71c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d71c:	b580      	push	{r7, lr}
 800d71e:	b086      	sub	sp, #24
 800d720:	af00      	add	r7, sp, #0
 800d722:	60f8      	str	r0, [r7, #12]
 800d724:	60b9      	str	r1, [r7, #8]
 800d726:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d728:	2300      	movs	r3, #0
 800d72a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d732:	2b01      	cmp	r3, #1
 800d734:	d101      	bne.n	800d73a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800d736:	2302      	movs	r3, #2
 800d738:	e0ff      	b.n	800d93a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	2201      	movs	r2, #1
 800d73e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	2b14      	cmp	r3, #20
 800d746:	f200 80f0 	bhi.w	800d92a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800d74a:	a201      	add	r2, pc, #4	@ (adr r2, 800d750 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800d74c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d750:	0800d7a5 	.word	0x0800d7a5
 800d754:	0800d92b 	.word	0x0800d92b
 800d758:	0800d92b 	.word	0x0800d92b
 800d75c:	0800d92b 	.word	0x0800d92b
 800d760:	0800d7e5 	.word	0x0800d7e5
 800d764:	0800d92b 	.word	0x0800d92b
 800d768:	0800d92b 	.word	0x0800d92b
 800d76c:	0800d92b 	.word	0x0800d92b
 800d770:	0800d827 	.word	0x0800d827
 800d774:	0800d92b 	.word	0x0800d92b
 800d778:	0800d92b 	.word	0x0800d92b
 800d77c:	0800d92b 	.word	0x0800d92b
 800d780:	0800d867 	.word	0x0800d867
 800d784:	0800d92b 	.word	0x0800d92b
 800d788:	0800d92b 	.word	0x0800d92b
 800d78c:	0800d92b 	.word	0x0800d92b
 800d790:	0800d8a9 	.word	0x0800d8a9
 800d794:	0800d92b 	.word	0x0800d92b
 800d798:	0800d92b 	.word	0x0800d92b
 800d79c:	0800d92b 	.word	0x0800d92b
 800d7a0:	0800d8e9 	.word	0x0800d8e9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d7a4:	68fb      	ldr	r3, [r7, #12]
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	68b9      	ldr	r1, [r7, #8]
 800d7aa:	4618      	mov	r0, r3
 800d7ac:	f000 f998 	bl	800dae0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	699a      	ldr	r2, [r3, #24]
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	f042 0208 	orr.w	r2, r2, #8
 800d7be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	699a      	ldr	r2, [r3, #24]
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	681b      	ldr	r3, [r3, #0]
 800d7ca:	f022 0204 	bic.w	r2, r2, #4
 800d7ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	6999      	ldr	r1, [r3, #24]
 800d7d6:	68bb      	ldr	r3, [r7, #8]
 800d7d8:	691a      	ldr	r2, [r3, #16]
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	430a      	orrs	r2, r1
 800d7e0:	619a      	str	r2, [r3, #24]
      break;
 800d7e2:	e0a5      	b.n	800d930 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	68b9      	ldr	r1, [r7, #8]
 800d7ea:	4618      	mov	r0, r3
 800d7ec:	f000 fa08 	bl	800dc00 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	699a      	ldr	r2, [r3, #24]
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	681b      	ldr	r3, [r3, #0]
 800d7fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d7fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	699a      	ldr	r2, [r3, #24]
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	681b      	ldr	r3, [r3, #0]
 800d80a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d80e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	6999      	ldr	r1, [r3, #24]
 800d816:	68bb      	ldr	r3, [r7, #8]
 800d818:	691b      	ldr	r3, [r3, #16]
 800d81a:	021a      	lsls	r2, r3, #8
 800d81c:	68fb      	ldr	r3, [r7, #12]
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	430a      	orrs	r2, r1
 800d822:	619a      	str	r2, [r3, #24]
      break;
 800d824:	e084      	b.n	800d930 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d826:	68fb      	ldr	r3, [r7, #12]
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	68b9      	ldr	r1, [r7, #8]
 800d82c:	4618      	mov	r0, r3
 800d82e:	f000 fa71 	bl	800dd14 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d832:	68fb      	ldr	r3, [r7, #12]
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	69da      	ldr	r2, [r3, #28]
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	f042 0208 	orr.w	r2, r2, #8
 800d840:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	69da      	ldr	r2, [r3, #28]
 800d848:	68fb      	ldr	r3, [r7, #12]
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	f022 0204 	bic.w	r2, r2, #4
 800d850:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d852:	68fb      	ldr	r3, [r7, #12]
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	69d9      	ldr	r1, [r3, #28]
 800d858:	68bb      	ldr	r3, [r7, #8]
 800d85a:	691a      	ldr	r2, [r3, #16]
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	430a      	orrs	r2, r1
 800d862:	61da      	str	r2, [r3, #28]
      break;
 800d864:	e064      	b.n	800d930 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	68b9      	ldr	r1, [r7, #8]
 800d86c:	4618      	mov	r0, r3
 800d86e:	f000 fad9 	bl	800de24 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	69da      	ldr	r2, [r3, #28]
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d880:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	69da      	ldr	r2, [r3, #28]
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d890:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	681b      	ldr	r3, [r3, #0]
 800d896:	69d9      	ldr	r1, [r3, #28]
 800d898:	68bb      	ldr	r3, [r7, #8]
 800d89a:	691b      	ldr	r3, [r3, #16]
 800d89c:	021a      	lsls	r2, r3, #8
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	430a      	orrs	r2, r1
 800d8a4:	61da      	str	r2, [r3, #28]
      break;
 800d8a6:	e043      	b.n	800d930 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d8a8:	68fb      	ldr	r3, [r7, #12]
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	68b9      	ldr	r1, [r7, #8]
 800d8ae:	4618      	mov	r0, r3
 800d8b0:	f000 fb22 	bl	800def8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800d8b4:	68fb      	ldr	r3, [r7, #12]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	f042 0208 	orr.w	r2, r2, #8
 800d8c2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d8ca:	68fb      	ldr	r3, [r7, #12]
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	f022 0204 	bic.w	r2, r2, #4
 800d8d2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800d8da:	68bb      	ldr	r3, [r7, #8]
 800d8dc:	691a      	ldr	r2, [r3, #16]
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	681b      	ldr	r3, [r3, #0]
 800d8e2:	430a      	orrs	r2, r1
 800d8e4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800d8e6:	e023      	b.n	800d930 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	68b9      	ldr	r1, [r7, #8]
 800d8ee:	4618      	mov	r0, r3
 800d8f0:	f000 fb66 	bl	800dfc0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d8f4:	68fb      	ldr	r3, [r7, #12]
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d902:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800d904:	68fb      	ldr	r3, [r7, #12]
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d912:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	681b      	ldr	r3, [r3, #0]
 800d918:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800d91a:	68bb      	ldr	r3, [r7, #8]
 800d91c:	691b      	ldr	r3, [r3, #16]
 800d91e:	021a      	lsls	r2, r3, #8
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	430a      	orrs	r2, r1
 800d926:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800d928:	e002      	b.n	800d930 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800d92a:	2301      	movs	r3, #1
 800d92c:	75fb      	strb	r3, [r7, #23]
      break;
 800d92e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800d930:	68fb      	ldr	r3, [r7, #12]
 800d932:	2200      	movs	r2, #0
 800d934:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800d938:	7dfb      	ldrb	r3, [r7, #23]
}
 800d93a:	4618      	mov	r0, r3
 800d93c:	3718      	adds	r7, #24
 800d93e:	46bd      	mov	sp, r7
 800d940:	bd80      	pop	{r7, pc}
 800d942:	bf00      	nop

0800d944 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d944:	b480      	push	{r7}
 800d946:	b083      	sub	sp, #12
 800d948:	af00      	add	r7, sp, #0
 800d94a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d94c:	bf00      	nop
 800d94e:	370c      	adds	r7, #12
 800d950:	46bd      	mov	sp, r7
 800d952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d956:	4770      	bx	lr

0800d958 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d958:	b480      	push	{r7}
 800d95a:	b083      	sub	sp, #12
 800d95c:	af00      	add	r7, sp, #0
 800d95e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d960:	bf00      	nop
 800d962:	370c      	adds	r7, #12
 800d964:	46bd      	mov	sp, r7
 800d966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d96a:	4770      	bx	lr

0800d96c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d96c:	b480      	push	{r7}
 800d96e:	b083      	sub	sp, #12
 800d970:	af00      	add	r7, sp, #0
 800d972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d974:	bf00      	nop
 800d976:	370c      	adds	r7, #12
 800d978:	46bd      	mov	sp, r7
 800d97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d97e:	4770      	bx	lr

0800d980 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d980:	b480      	push	{r7}
 800d982:	b083      	sub	sp, #12
 800d984:	af00      	add	r7, sp, #0
 800d986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d988:	bf00      	nop
 800d98a:	370c      	adds	r7, #12
 800d98c:	46bd      	mov	sp, r7
 800d98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d992:	4770      	bx	lr

0800d994 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d994:	b480      	push	{r7}
 800d996:	b085      	sub	sp, #20
 800d998:	af00      	add	r7, sp, #0
 800d99a:	6078      	str	r0, [r7, #4]
 800d99c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	4a46      	ldr	r2, [pc, #280]	@ (800dac0 <TIM_Base_SetConfig+0x12c>)
 800d9a8:	4293      	cmp	r3, r2
 800d9aa:	d013      	beq.n	800d9d4 <TIM_Base_SetConfig+0x40>
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d9b2:	d00f      	beq.n	800d9d4 <TIM_Base_SetConfig+0x40>
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	4a43      	ldr	r2, [pc, #268]	@ (800dac4 <TIM_Base_SetConfig+0x130>)
 800d9b8:	4293      	cmp	r3, r2
 800d9ba:	d00b      	beq.n	800d9d4 <TIM_Base_SetConfig+0x40>
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	4a42      	ldr	r2, [pc, #264]	@ (800dac8 <TIM_Base_SetConfig+0x134>)
 800d9c0:	4293      	cmp	r3, r2
 800d9c2:	d007      	beq.n	800d9d4 <TIM_Base_SetConfig+0x40>
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	4a41      	ldr	r2, [pc, #260]	@ (800dacc <TIM_Base_SetConfig+0x138>)
 800d9c8:	4293      	cmp	r3, r2
 800d9ca:	d003      	beq.n	800d9d4 <TIM_Base_SetConfig+0x40>
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	4a40      	ldr	r2, [pc, #256]	@ (800dad0 <TIM_Base_SetConfig+0x13c>)
 800d9d0:	4293      	cmp	r3, r2
 800d9d2:	d108      	bne.n	800d9e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d9da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d9dc:	683b      	ldr	r3, [r7, #0]
 800d9de:	685b      	ldr	r3, [r3, #4]
 800d9e0:	68fa      	ldr	r2, [r7, #12]
 800d9e2:	4313      	orrs	r3, r2
 800d9e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	4a35      	ldr	r2, [pc, #212]	@ (800dac0 <TIM_Base_SetConfig+0x12c>)
 800d9ea:	4293      	cmp	r3, r2
 800d9ec:	d01f      	beq.n	800da2e <TIM_Base_SetConfig+0x9a>
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d9f4:	d01b      	beq.n	800da2e <TIM_Base_SetConfig+0x9a>
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	4a32      	ldr	r2, [pc, #200]	@ (800dac4 <TIM_Base_SetConfig+0x130>)
 800d9fa:	4293      	cmp	r3, r2
 800d9fc:	d017      	beq.n	800da2e <TIM_Base_SetConfig+0x9a>
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	4a31      	ldr	r2, [pc, #196]	@ (800dac8 <TIM_Base_SetConfig+0x134>)
 800da02:	4293      	cmp	r3, r2
 800da04:	d013      	beq.n	800da2e <TIM_Base_SetConfig+0x9a>
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	4a30      	ldr	r2, [pc, #192]	@ (800dacc <TIM_Base_SetConfig+0x138>)
 800da0a:	4293      	cmp	r3, r2
 800da0c:	d00f      	beq.n	800da2e <TIM_Base_SetConfig+0x9a>
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	4a2f      	ldr	r2, [pc, #188]	@ (800dad0 <TIM_Base_SetConfig+0x13c>)
 800da12:	4293      	cmp	r3, r2
 800da14:	d00b      	beq.n	800da2e <TIM_Base_SetConfig+0x9a>
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	4a2e      	ldr	r2, [pc, #184]	@ (800dad4 <TIM_Base_SetConfig+0x140>)
 800da1a:	4293      	cmp	r3, r2
 800da1c:	d007      	beq.n	800da2e <TIM_Base_SetConfig+0x9a>
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	4a2d      	ldr	r2, [pc, #180]	@ (800dad8 <TIM_Base_SetConfig+0x144>)
 800da22:	4293      	cmp	r3, r2
 800da24:	d003      	beq.n	800da2e <TIM_Base_SetConfig+0x9a>
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	4a2c      	ldr	r2, [pc, #176]	@ (800dadc <TIM_Base_SetConfig+0x148>)
 800da2a:	4293      	cmp	r3, r2
 800da2c:	d108      	bne.n	800da40 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800da2e:	68fb      	ldr	r3, [r7, #12]
 800da30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800da34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800da36:	683b      	ldr	r3, [r7, #0]
 800da38:	68db      	ldr	r3, [r3, #12]
 800da3a:	68fa      	ldr	r2, [r7, #12]
 800da3c:	4313      	orrs	r3, r2
 800da3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800da46:	683b      	ldr	r3, [r7, #0]
 800da48:	695b      	ldr	r3, [r3, #20]
 800da4a:	4313      	orrs	r3, r2
 800da4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	68fa      	ldr	r2, [r7, #12]
 800da52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800da54:	683b      	ldr	r3, [r7, #0]
 800da56:	689a      	ldr	r2, [r3, #8]
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800da5c:	683b      	ldr	r3, [r7, #0]
 800da5e:	681a      	ldr	r2, [r3, #0]
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	4a16      	ldr	r2, [pc, #88]	@ (800dac0 <TIM_Base_SetConfig+0x12c>)
 800da68:	4293      	cmp	r3, r2
 800da6a:	d00f      	beq.n	800da8c <TIM_Base_SetConfig+0xf8>
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	4a18      	ldr	r2, [pc, #96]	@ (800dad0 <TIM_Base_SetConfig+0x13c>)
 800da70:	4293      	cmp	r3, r2
 800da72:	d00b      	beq.n	800da8c <TIM_Base_SetConfig+0xf8>
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	4a17      	ldr	r2, [pc, #92]	@ (800dad4 <TIM_Base_SetConfig+0x140>)
 800da78:	4293      	cmp	r3, r2
 800da7a:	d007      	beq.n	800da8c <TIM_Base_SetConfig+0xf8>
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	4a16      	ldr	r2, [pc, #88]	@ (800dad8 <TIM_Base_SetConfig+0x144>)
 800da80:	4293      	cmp	r3, r2
 800da82:	d003      	beq.n	800da8c <TIM_Base_SetConfig+0xf8>
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	4a15      	ldr	r2, [pc, #84]	@ (800dadc <TIM_Base_SetConfig+0x148>)
 800da88:	4293      	cmp	r3, r2
 800da8a:	d103      	bne.n	800da94 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800da8c:	683b      	ldr	r3, [r7, #0]
 800da8e:	691a      	ldr	r2, [r3, #16]
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	2201      	movs	r2, #1
 800da98:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	691b      	ldr	r3, [r3, #16]
 800da9e:	f003 0301 	and.w	r3, r3, #1
 800daa2:	2b01      	cmp	r3, #1
 800daa4:	d105      	bne.n	800dab2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	691b      	ldr	r3, [r3, #16]
 800daaa:	f023 0201 	bic.w	r2, r3, #1
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	611a      	str	r2, [r3, #16]
  }
}
 800dab2:	bf00      	nop
 800dab4:	3714      	adds	r7, #20
 800dab6:	46bd      	mov	sp, r7
 800dab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dabc:	4770      	bx	lr
 800dabe:	bf00      	nop
 800dac0:	40010000 	.word	0x40010000
 800dac4:	40000400 	.word	0x40000400
 800dac8:	40000800 	.word	0x40000800
 800dacc:	40000c00 	.word	0x40000c00
 800dad0:	40010400 	.word	0x40010400
 800dad4:	40014000 	.word	0x40014000
 800dad8:	40014400 	.word	0x40014400
 800dadc:	40014800 	.word	0x40014800

0800dae0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800dae0:	b480      	push	{r7}
 800dae2:	b087      	sub	sp, #28
 800dae4:	af00      	add	r7, sp, #0
 800dae6:	6078      	str	r0, [r7, #4]
 800dae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	6a1b      	ldr	r3, [r3, #32]
 800daee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	6a1b      	ldr	r3, [r3, #32]
 800daf4:	f023 0201 	bic.w	r2, r3, #1
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	685b      	ldr	r3, [r3, #4]
 800db00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	699b      	ldr	r3, [r3, #24]
 800db06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800db08:	68fa      	ldr	r2, [r7, #12]
 800db0a:	4b37      	ldr	r3, [pc, #220]	@ (800dbe8 <TIM_OC1_SetConfig+0x108>)
 800db0c:	4013      	ands	r3, r2
 800db0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800db10:	68fb      	ldr	r3, [r7, #12]
 800db12:	f023 0303 	bic.w	r3, r3, #3
 800db16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800db18:	683b      	ldr	r3, [r7, #0]
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	68fa      	ldr	r2, [r7, #12]
 800db1e:	4313      	orrs	r3, r2
 800db20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800db22:	697b      	ldr	r3, [r7, #20]
 800db24:	f023 0302 	bic.w	r3, r3, #2
 800db28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800db2a:	683b      	ldr	r3, [r7, #0]
 800db2c:	689b      	ldr	r3, [r3, #8]
 800db2e:	697a      	ldr	r2, [r7, #20]
 800db30:	4313      	orrs	r3, r2
 800db32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	4a2d      	ldr	r2, [pc, #180]	@ (800dbec <TIM_OC1_SetConfig+0x10c>)
 800db38:	4293      	cmp	r3, r2
 800db3a:	d00f      	beq.n	800db5c <TIM_OC1_SetConfig+0x7c>
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	4a2c      	ldr	r2, [pc, #176]	@ (800dbf0 <TIM_OC1_SetConfig+0x110>)
 800db40:	4293      	cmp	r3, r2
 800db42:	d00b      	beq.n	800db5c <TIM_OC1_SetConfig+0x7c>
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	4a2b      	ldr	r2, [pc, #172]	@ (800dbf4 <TIM_OC1_SetConfig+0x114>)
 800db48:	4293      	cmp	r3, r2
 800db4a:	d007      	beq.n	800db5c <TIM_OC1_SetConfig+0x7c>
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	4a2a      	ldr	r2, [pc, #168]	@ (800dbf8 <TIM_OC1_SetConfig+0x118>)
 800db50:	4293      	cmp	r3, r2
 800db52:	d003      	beq.n	800db5c <TIM_OC1_SetConfig+0x7c>
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	4a29      	ldr	r2, [pc, #164]	@ (800dbfc <TIM_OC1_SetConfig+0x11c>)
 800db58:	4293      	cmp	r3, r2
 800db5a:	d10c      	bne.n	800db76 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800db5c:	697b      	ldr	r3, [r7, #20]
 800db5e:	f023 0308 	bic.w	r3, r3, #8
 800db62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800db64:	683b      	ldr	r3, [r7, #0]
 800db66:	68db      	ldr	r3, [r3, #12]
 800db68:	697a      	ldr	r2, [r7, #20]
 800db6a:	4313      	orrs	r3, r2
 800db6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800db6e:	697b      	ldr	r3, [r7, #20]
 800db70:	f023 0304 	bic.w	r3, r3, #4
 800db74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	4a1c      	ldr	r2, [pc, #112]	@ (800dbec <TIM_OC1_SetConfig+0x10c>)
 800db7a:	4293      	cmp	r3, r2
 800db7c:	d00f      	beq.n	800db9e <TIM_OC1_SetConfig+0xbe>
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	4a1b      	ldr	r2, [pc, #108]	@ (800dbf0 <TIM_OC1_SetConfig+0x110>)
 800db82:	4293      	cmp	r3, r2
 800db84:	d00b      	beq.n	800db9e <TIM_OC1_SetConfig+0xbe>
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	4a1a      	ldr	r2, [pc, #104]	@ (800dbf4 <TIM_OC1_SetConfig+0x114>)
 800db8a:	4293      	cmp	r3, r2
 800db8c:	d007      	beq.n	800db9e <TIM_OC1_SetConfig+0xbe>
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	4a19      	ldr	r2, [pc, #100]	@ (800dbf8 <TIM_OC1_SetConfig+0x118>)
 800db92:	4293      	cmp	r3, r2
 800db94:	d003      	beq.n	800db9e <TIM_OC1_SetConfig+0xbe>
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	4a18      	ldr	r2, [pc, #96]	@ (800dbfc <TIM_OC1_SetConfig+0x11c>)
 800db9a:	4293      	cmp	r3, r2
 800db9c:	d111      	bne.n	800dbc2 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800db9e:	693b      	ldr	r3, [r7, #16]
 800dba0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800dba4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800dba6:	693b      	ldr	r3, [r7, #16]
 800dba8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800dbac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800dbae:	683b      	ldr	r3, [r7, #0]
 800dbb0:	695b      	ldr	r3, [r3, #20]
 800dbb2:	693a      	ldr	r2, [r7, #16]
 800dbb4:	4313      	orrs	r3, r2
 800dbb6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800dbb8:	683b      	ldr	r3, [r7, #0]
 800dbba:	699b      	ldr	r3, [r3, #24]
 800dbbc:	693a      	ldr	r2, [r7, #16]
 800dbbe:	4313      	orrs	r3, r2
 800dbc0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	693a      	ldr	r2, [r7, #16]
 800dbc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	68fa      	ldr	r2, [r7, #12]
 800dbcc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800dbce:	683b      	ldr	r3, [r7, #0]
 800dbd0:	685a      	ldr	r2, [r3, #4]
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	697a      	ldr	r2, [r7, #20]
 800dbda:	621a      	str	r2, [r3, #32]
}
 800dbdc:	bf00      	nop
 800dbde:	371c      	adds	r7, #28
 800dbe0:	46bd      	mov	sp, r7
 800dbe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbe6:	4770      	bx	lr
 800dbe8:	fffeff8f 	.word	0xfffeff8f
 800dbec:	40010000 	.word	0x40010000
 800dbf0:	40010400 	.word	0x40010400
 800dbf4:	40014000 	.word	0x40014000
 800dbf8:	40014400 	.word	0x40014400
 800dbfc:	40014800 	.word	0x40014800

0800dc00 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800dc00:	b480      	push	{r7}
 800dc02:	b087      	sub	sp, #28
 800dc04:	af00      	add	r7, sp, #0
 800dc06:	6078      	str	r0, [r7, #4]
 800dc08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	6a1b      	ldr	r3, [r3, #32]
 800dc0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	6a1b      	ldr	r3, [r3, #32]
 800dc14:	f023 0210 	bic.w	r2, r3, #16
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	685b      	ldr	r3, [r3, #4]
 800dc20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	699b      	ldr	r3, [r3, #24]
 800dc26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800dc28:	68fa      	ldr	r2, [r7, #12]
 800dc2a:	4b34      	ldr	r3, [pc, #208]	@ (800dcfc <TIM_OC2_SetConfig+0xfc>)
 800dc2c:	4013      	ands	r3, r2
 800dc2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800dc36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800dc38:	683b      	ldr	r3, [r7, #0]
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	021b      	lsls	r3, r3, #8
 800dc3e:	68fa      	ldr	r2, [r7, #12]
 800dc40:	4313      	orrs	r3, r2
 800dc42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800dc44:	697b      	ldr	r3, [r7, #20]
 800dc46:	f023 0320 	bic.w	r3, r3, #32
 800dc4a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800dc4c:	683b      	ldr	r3, [r7, #0]
 800dc4e:	689b      	ldr	r3, [r3, #8]
 800dc50:	011b      	lsls	r3, r3, #4
 800dc52:	697a      	ldr	r2, [r7, #20]
 800dc54:	4313      	orrs	r3, r2
 800dc56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	4a29      	ldr	r2, [pc, #164]	@ (800dd00 <TIM_OC2_SetConfig+0x100>)
 800dc5c:	4293      	cmp	r3, r2
 800dc5e:	d003      	beq.n	800dc68 <TIM_OC2_SetConfig+0x68>
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	4a28      	ldr	r2, [pc, #160]	@ (800dd04 <TIM_OC2_SetConfig+0x104>)
 800dc64:	4293      	cmp	r3, r2
 800dc66:	d10d      	bne.n	800dc84 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800dc68:	697b      	ldr	r3, [r7, #20]
 800dc6a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800dc6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800dc70:	683b      	ldr	r3, [r7, #0]
 800dc72:	68db      	ldr	r3, [r3, #12]
 800dc74:	011b      	lsls	r3, r3, #4
 800dc76:	697a      	ldr	r2, [r7, #20]
 800dc78:	4313      	orrs	r3, r2
 800dc7a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800dc7c:	697b      	ldr	r3, [r7, #20]
 800dc7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dc82:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	4a1e      	ldr	r2, [pc, #120]	@ (800dd00 <TIM_OC2_SetConfig+0x100>)
 800dc88:	4293      	cmp	r3, r2
 800dc8a:	d00f      	beq.n	800dcac <TIM_OC2_SetConfig+0xac>
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	4a1d      	ldr	r2, [pc, #116]	@ (800dd04 <TIM_OC2_SetConfig+0x104>)
 800dc90:	4293      	cmp	r3, r2
 800dc92:	d00b      	beq.n	800dcac <TIM_OC2_SetConfig+0xac>
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	4a1c      	ldr	r2, [pc, #112]	@ (800dd08 <TIM_OC2_SetConfig+0x108>)
 800dc98:	4293      	cmp	r3, r2
 800dc9a:	d007      	beq.n	800dcac <TIM_OC2_SetConfig+0xac>
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	4a1b      	ldr	r2, [pc, #108]	@ (800dd0c <TIM_OC2_SetConfig+0x10c>)
 800dca0:	4293      	cmp	r3, r2
 800dca2:	d003      	beq.n	800dcac <TIM_OC2_SetConfig+0xac>
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	4a1a      	ldr	r2, [pc, #104]	@ (800dd10 <TIM_OC2_SetConfig+0x110>)
 800dca8:	4293      	cmp	r3, r2
 800dcaa:	d113      	bne.n	800dcd4 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800dcac:	693b      	ldr	r3, [r7, #16]
 800dcae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800dcb2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800dcb4:	693b      	ldr	r3, [r7, #16]
 800dcb6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800dcba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800dcbc:	683b      	ldr	r3, [r7, #0]
 800dcbe:	695b      	ldr	r3, [r3, #20]
 800dcc0:	009b      	lsls	r3, r3, #2
 800dcc2:	693a      	ldr	r2, [r7, #16]
 800dcc4:	4313      	orrs	r3, r2
 800dcc6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800dcc8:	683b      	ldr	r3, [r7, #0]
 800dcca:	699b      	ldr	r3, [r3, #24]
 800dccc:	009b      	lsls	r3, r3, #2
 800dcce:	693a      	ldr	r2, [r7, #16]
 800dcd0:	4313      	orrs	r3, r2
 800dcd2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	693a      	ldr	r2, [r7, #16]
 800dcd8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	68fa      	ldr	r2, [r7, #12]
 800dcde:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800dce0:	683b      	ldr	r3, [r7, #0]
 800dce2:	685a      	ldr	r2, [r3, #4]
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	697a      	ldr	r2, [r7, #20]
 800dcec:	621a      	str	r2, [r3, #32]
}
 800dcee:	bf00      	nop
 800dcf0:	371c      	adds	r7, #28
 800dcf2:	46bd      	mov	sp, r7
 800dcf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcf8:	4770      	bx	lr
 800dcfa:	bf00      	nop
 800dcfc:	feff8fff 	.word	0xfeff8fff
 800dd00:	40010000 	.word	0x40010000
 800dd04:	40010400 	.word	0x40010400
 800dd08:	40014000 	.word	0x40014000
 800dd0c:	40014400 	.word	0x40014400
 800dd10:	40014800 	.word	0x40014800

0800dd14 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800dd14:	b480      	push	{r7}
 800dd16:	b087      	sub	sp, #28
 800dd18:	af00      	add	r7, sp, #0
 800dd1a:	6078      	str	r0, [r7, #4]
 800dd1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	6a1b      	ldr	r3, [r3, #32]
 800dd22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	6a1b      	ldr	r3, [r3, #32]
 800dd28:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	685b      	ldr	r3, [r3, #4]
 800dd34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	69db      	ldr	r3, [r3, #28]
 800dd3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800dd3c:	68fa      	ldr	r2, [r7, #12]
 800dd3e:	4b33      	ldr	r3, [pc, #204]	@ (800de0c <TIM_OC3_SetConfig+0xf8>)
 800dd40:	4013      	ands	r3, r2
 800dd42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800dd44:	68fb      	ldr	r3, [r7, #12]
 800dd46:	f023 0303 	bic.w	r3, r3, #3
 800dd4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800dd4c:	683b      	ldr	r3, [r7, #0]
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	68fa      	ldr	r2, [r7, #12]
 800dd52:	4313      	orrs	r3, r2
 800dd54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800dd56:	697b      	ldr	r3, [r7, #20]
 800dd58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800dd5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800dd5e:	683b      	ldr	r3, [r7, #0]
 800dd60:	689b      	ldr	r3, [r3, #8]
 800dd62:	021b      	lsls	r3, r3, #8
 800dd64:	697a      	ldr	r2, [r7, #20]
 800dd66:	4313      	orrs	r3, r2
 800dd68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	4a28      	ldr	r2, [pc, #160]	@ (800de10 <TIM_OC3_SetConfig+0xfc>)
 800dd6e:	4293      	cmp	r3, r2
 800dd70:	d003      	beq.n	800dd7a <TIM_OC3_SetConfig+0x66>
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	4a27      	ldr	r2, [pc, #156]	@ (800de14 <TIM_OC3_SetConfig+0x100>)
 800dd76:	4293      	cmp	r3, r2
 800dd78:	d10d      	bne.n	800dd96 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800dd7a:	697b      	ldr	r3, [r7, #20]
 800dd7c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800dd80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800dd82:	683b      	ldr	r3, [r7, #0]
 800dd84:	68db      	ldr	r3, [r3, #12]
 800dd86:	021b      	lsls	r3, r3, #8
 800dd88:	697a      	ldr	r2, [r7, #20]
 800dd8a:	4313      	orrs	r3, r2
 800dd8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800dd8e:	697b      	ldr	r3, [r7, #20]
 800dd90:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800dd94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	4a1d      	ldr	r2, [pc, #116]	@ (800de10 <TIM_OC3_SetConfig+0xfc>)
 800dd9a:	4293      	cmp	r3, r2
 800dd9c:	d00f      	beq.n	800ddbe <TIM_OC3_SetConfig+0xaa>
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	4a1c      	ldr	r2, [pc, #112]	@ (800de14 <TIM_OC3_SetConfig+0x100>)
 800dda2:	4293      	cmp	r3, r2
 800dda4:	d00b      	beq.n	800ddbe <TIM_OC3_SetConfig+0xaa>
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	4a1b      	ldr	r2, [pc, #108]	@ (800de18 <TIM_OC3_SetConfig+0x104>)
 800ddaa:	4293      	cmp	r3, r2
 800ddac:	d007      	beq.n	800ddbe <TIM_OC3_SetConfig+0xaa>
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	4a1a      	ldr	r2, [pc, #104]	@ (800de1c <TIM_OC3_SetConfig+0x108>)
 800ddb2:	4293      	cmp	r3, r2
 800ddb4:	d003      	beq.n	800ddbe <TIM_OC3_SetConfig+0xaa>
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	4a19      	ldr	r2, [pc, #100]	@ (800de20 <TIM_OC3_SetConfig+0x10c>)
 800ddba:	4293      	cmp	r3, r2
 800ddbc:	d113      	bne.n	800dde6 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ddbe:	693b      	ldr	r3, [r7, #16]
 800ddc0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ddc4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ddc6:	693b      	ldr	r3, [r7, #16]
 800ddc8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ddcc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ddce:	683b      	ldr	r3, [r7, #0]
 800ddd0:	695b      	ldr	r3, [r3, #20]
 800ddd2:	011b      	lsls	r3, r3, #4
 800ddd4:	693a      	ldr	r2, [r7, #16]
 800ddd6:	4313      	orrs	r3, r2
 800ddd8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ddda:	683b      	ldr	r3, [r7, #0]
 800dddc:	699b      	ldr	r3, [r3, #24]
 800ddde:	011b      	lsls	r3, r3, #4
 800dde0:	693a      	ldr	r2, [r7, #16]
 800dde2:	4313      	orrs	r3, r2
 800dde4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	693a      	ldr	r2, [r7, #16]
 800ddea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	68fa      	ldr	r2, [r7, #12]
 800ddf0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ddf2:	683b      	ldr	r3, [r7, #0]
 800ddf4:	685a      	ldr	r2, [r3, #4]
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	697a      	ldr	r2, [r7, #20]
 800ddfe:	621a      	str	r2, [r3, #32]
}
 800de00:	bf00      	nop
 800de02:	371c      	adds	r7, #28
 800de04:	46bd      	mov	sp, r7
 800de06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de0a:	4770      	bx	lr
 800de0c:	fffeff8f 	.word	0xfffeff8f
 800de10:	40010000 	.word	0x40010000
 800de14:	40010400 	.word	0x40010400
 800de18:	40014000 	.word	0x40014000
 800de1c:	40014400 	.word	0x40014400
 800de20:	40014800 	.word	0x40014800

0800de24 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800de24:	b480      	push	{r7}
 800de26:	b087      	sub	sp, #28
 800de28:	af00      	add	r7, sp, #0
 800de2a:	6078      	str	r0, [r7, #4]
 800de2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	6a1b      	ldr	r3, [r3, #32]
 800de32:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	6a1b      	ldr	r3, [r3, #32]
 800de38:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	685b      	ldr	r3, [r3, #4]
 800de44:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	69db      	ldr	r3, [r3, #28]
 800de4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800de4c:	68fa      	ldr	r2, [r7, #12]
 800de4e:	4b24      	ldr	r3, [pc, #144]	@ (800dee0 <TIM_OC4_SetConfig+0xbc>)
 800de50:	4013      	ands	r3, r2
 800de52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800de54:	68fb      	ldr	r3, [r7, #12]
 800de56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800de5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800de5c:	683b      	ldr	r3, [r7, #0]
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	021b      	lsls	r3, r3, #8
 800de62:	68fa      	ldr	r2, [r7, #12]
 800de64:	4313      	orrs	r3, r2
 800de66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800de68:	693b      	ldr	r3, [r7, #16]
 800de6a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800de6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800de70:	683b      	ldr	r3, [r7, #0]
 800de72:	689b      	ldr	r3, [r3, #8]
 800de74:	031b      	lsls	r3, r3, #12
 800de76:	693a      	ldr	r2, [r7, #16]
 800de78:	4313      	orrs	r3, r2
 800de7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	4a19      	ldr	r2, [pc, #100]	@ (800dee4 <TIM_OC4_SetConfig+0xc0>)
 800de80:	4293      	cmp	r3, r2
 800de82:	d00f      	beq.n	800dea4 <TIM_OC4_SetConfig+0x80>
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	4a18      	ldr	r2, [pc, #96]	@ (800dee8 <TIM_OC4_SetConfig+0xc4>)
 800de88:	4293      	cmp	r3, r2
 800de8a:	d00b      	beq.n	800dea4 <TIM_OC4_SetConfig+0x80>
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	4a17      	ldr	r2, [pc, #92]	@ (800deec <TIM_OC4_SetConfig+0xc8>)
 800de90:	4293      	cmp	r3, r2
 800de92:	d007      	beq.n	800dea4 <TIM_OC4_SetConfig+0x80>
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	4a16      	ldr	r2, [pc, #88]	@ (800def0 <TIM_OC4_SetConfig+0xcc>)
 800de98:	4293      	cmp	r3, r2
 800de9a:	d003      	beq.n	800dea4 <TIM_OC4_SetConfig+0x80>
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	4a15      	ldr	r2, [pc, #84]	@ (800def4 <TIM_OC4_SetConfig+0xd0>)
 800dea0:	4293      	cmp	r3, r2
 800dea2:	d109      	bne.n	800deb8 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800dea4:	697b      	ldr	r3, [r7, #20]
 800dea6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800deaa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800deac:	683b      	ldr	r3, [r7, #0]
 800deae:	695b      	ldr	r3, [r3, #20]
 800deb0:	019b      	lsls	r3, r3, #6
 800deb2:	697a      	ldr	r2, [r7, #20]
 800deb4:	4313      	orrs	r3, r2
 800deb6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	697a      	ldr	r2, [r7, #20]
 800debc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	68fa      	ldr	r2, [r7, #12]
 800dec2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800dec4:	683b      	ldr	r3, [r7, #0]
 800dec6:	685a      	ldr	r2, [r3, #4]
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	693a      	ldr	r2, [r7, #16]
 800ded0:	621a      	str	r2, [r3, #32]
}
 800ded2:	bf00      	nop
 800ded4:	371c      	adds	r7, #28
 800ded6:	46bd      	mov	sp, r7
 800ded8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dedc:	4770      	bx	lr
 800dede:	bf00      	nop
 800dee0:	feff8fff 	.word	0xfeff8fff
 800dee4:	40010000 	.word	0x40010000
 800dee8:	40010400 	.word	0x40010400
 800deec:	40014000 	.word	0x40014000
 800def0:	40014400 	.word	0x40014400
 800def4:	40014800 	.word	0x40014800

0800def8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800def8:	b480      	push	{r7}
 800defa:	b087      	sub	sp, #28
 800defc:	af00      	add	r7, sp, #0
 800defe:	6078      	str	r0, [r7, #4]
 800df00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	6a1b      	ldr	r3, [r3, #32]
 800df06:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	6a1b      	ldr	r3, [r3, #32]
 800df0c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	685b      	ldr	r3, [r3, #4]
 800df18:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800df1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800df20:	68fa      	ldr	r2, [r7, #12]
 800df22:	4b21      	ldr	r3, [pc, #132]	@ (800dfa8 <TIM_OC5_SetConfig+0xb0>)
 800df24:	4013      	ands	r3, r2
 800df26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800df28:	683b      	ldr	r3, [r7, #0]
 800df2a:	681b      	ldr	r3, [r3, #0]
 800df2c:	68fa      	ldr	r2, [r7, #12]
 800df2e:	4313      	orrs	r3, r2
 800df30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800df32:	693b      	ldr	r3, [r7, #16]
 800df34:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800df38:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800df3a:	683b      	ldr	r3, [r7, #0]
 800df3c:	689b      	ldr	r3, [r3, #8]
 800df3e:	041b      	lsls	r3, r3, #16
 800df40:	693a      	ldr	r2, [r7, #16]
 800df42:	4313      	orrs	r3, r2
 800df44:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	4a18      	ldr	r2, [pc, #96]	@ (800dfac <TIM_OC5_SetConfig+0xb4>)
 800df4a:	4293      	cmp	r3, r2
 800df4c:	d00f      	beq.n	800df6e <TIM_OC5_SetConfig+0x76>
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	4a17      	ldr	r2, [pc, #92]	@ (800dfb0 <TIM_OC5_SetConfig+0xb8>)
 800df52:	4293      	cmp	r3, r2
 800df54:	d00b      	beq.n	800df6e <TIM_OC5_SetConfig+0x76>
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	4a16      	ldr	r2, [pc, #88]	@ (800dfb4 <TIM_OC5_SetConfig+0xbc>)
 800df5a:	4293      	cmp	r3, r2
 800df5c:	d007      	beq.n	800df6e <TIM_OC5_SetConfig+0x76>
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	4a15      	ldr	r2, [pc, #84]	@ (800dfb8 <TIM_OC5_SetConfig+0xc0>)
 800df62:	4293      	cmp	r3, r2
 800df64:	d003      	beq.n	800df6e <TIM_OC5_SetConfig+0x76>
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	4a14      	ldr	r2, [pc, #80]	@ (800dfbc <TIM_OC5_SetConfig+0xc4>)
 800df6a:	4293      	cmp	r3, r2
 800df6c:	d109      	bne.n	800df82 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800df6e:	697b      	ldr	r3, [r7, #20]
 800df70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800df74:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800df76:	683b      	ldr	r3, [r7, #0]
 800df78:	695b      	ldr	r3, [r3, #20]
 800df7a:	021b      	lsls	r3, r3, #8
 800df7c:	697a      	ldr	r2, [r7, #20]
 800df7e:	4313      	orrs	r3, r2
 800df80:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	697a      	ldr	r2, [r7, #20]
 800df86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	68fa      	ldr	r2, [r7, #12]
 800df8c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800df8e:	683b      	ldr	r3, [r7, #0]
 800df90:	685a      	ldr	r2, [r3, #4]
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	693a      	ldr	r2, [r7, #16]
 800df9a:	621a      	str	r2, [r3, #32]
}
 800df9c:	bf00      	nop
 800df9e:	371c      	adds	r7, #28
 800dfa0:	46bd      	mov	sp, r7
 800dfa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfa6:	4770      	bx	lr
 800dfa8:	fffeff8f 	.word	0xfffeff8f
 800dfac:	40010000 	.word	0x40010000
 800dfb0:	40010400 	.word	0x40010400
 800dfb4:	40014000 	.word	0x40014000
 800dfb8:	40014400 	.word	0x40014400
 800dfbc:	40014800 	.word	0x40014800

0800dfc0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800dfc0:	b480      	push	{r7}
 800dfc2:	b087      	sub	sp, #28
 800dfc4:	af00      	add	r7, sp, #0
 800dfc6:	6078      	str	r0, [r7, #4]
 800dfc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	6a1b      	ldr	r3, [r3, #32]
 800dfce:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	6a1b      	ldr	r3, [r3, #32]
 800dfd4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	685b      	ldr	r3, [r3, #4]
 800dfe0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dfe6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800dfe8:	68fa      	ldr	r2, [r7, #12]
 800dfea:	4b22      	ldr	r3, [pc, #136]	@ (800e074 <TIM_OC6_SetConfig+0xb4>)
 800dfec:	4013      	ands	r3, r2
 800dfee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800dff0:	683b      	ldr	r3, [r7, #0]
 800dff2:	681b      	ldr	r3, [r3, #0]
 800dff4:	021b      	lsls	r3, r3, #8
 800dff6:	68fa      	ldr	r2, [r7, #12]
 800dff8:	4313      	orrs	r3, r2
 800dffa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800dffc:	693b      	ldr	r3, [r7, #16]
 800dffe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800e002:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800e004:	683b      	ldr	r3, [r7, #0]
 800e006:	689b      	ldr	r3, [r3, #8]
 800e008:	051b      	lsls	r3, r3, #20
 800e00a:	693a      	ldr	r2, [r7, #16]
 800e00c:	4313      	orrs	r3, r2
 800e00e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	4a19      	ldr	r2, [pc, #100]	@ (800e078 <TIM_OC6_SetConfig+0xb8>)
 800e014:	4293      	cmp	r3, r2
 800e016:	d00f      	beq.n	800e038 <TIM_OC6_SetConfig+0x78>
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	4a18      	ldr	r2, [pc, #96]	@ (800e07c <TIM_OC6_SetConfig+0xbc>)
 800e01c:	4293      	cmp	r3, r2
 800e01e:	d00b      	beq.n	800e038 <TIM_OC6_SetConfig+0x78>
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	4a17      	ldr	r2, [pc, #92]	@ (800e080 <TIM_OC6_SetConfig+0xc0>)
 800e024:	4293      	cmp	r3, r2
 800e026:	d007      	beq.n	800e038 <TIM_OC6_SetConfig+0x78>
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	4a16      	ldr	r2, [pc, #88]	@ (800e084 <TIM_OC6_SetConfig+0xc4>)
 800e02c:	4293      	cmp	r3, r2
 800e02e:	d003      	beq.n	800e038 <TIM_OC6_SetConfig+0x78>
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	4a15      	ldr	r2, [pc, #84]	@ (800e088 <TIM_OC6_SetConfig+0xc8>)
 800e034:	4293      	cmp	r3, r2
 800e036:	d109      	bne.n	800e04c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800e038:	697b      	ldr	r3, [r7, #20]
 800e03a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e03e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800e040:	683b      	ldr	r3, [r7, #0]
 800e042:	695b      	ldr	r3, [r3, #20]
 800e044:	029b      	lsls	r3, r3, #10
 800e046:	697a      	ldr	r2, [r7, #20]
 800e048:	4313      	orrs	r3, r2
 800e04a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	697a      	ldr	r2, [r7, #20]
 800e050:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	68fa      	ldr	r2, [r7, #12]
 800e056:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800e058:	683b      	ldr	r3, [r7, #0]
 800e05a:	685a      	ldr	r2, [r3, #4]
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	693a      	ldr	r2, [r7, #16]
 800e064:	621a      	str	r2, [r3, #32]
}
 800e066:	bf00      	nop
 800e068:	371c      	adds	r7, #28
 800e06a:	46bd      	mov	sp, r7
 800e06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e070:	4770      	bx	lr
 800e072:	bf00      	nop
 800e074:	feff8fff 	.word	0xfeff8fff
 800e078:	40010000 	.word	0x40010000
 800e07c:	40010400 	.word	0x40010400
 800e080:	40014000 	.word	0x40014000
 800e084:	40014400 	.word	0x40014400
 800e088:	40014800 	.word	0x40014800

0800e08c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800e08c:	b480      	push	{r7}
 800e08e:	b087      	sub	sp, #28
 800e090:	af00      	add	r7, sp, #0
 800e092:	60f8      	str	r0, [r7, #12]
 800e094:	60b9      	str	r1, [r7, #8]
 800e096:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800e098:	68bb      	ldr	r3, [r7, #8]
 800e09a:	f003 031f 	and.w	r3, r3, #31
 800e09e:	2201      	movs	r2, #1
 800e0a0:	fa02 f303 	lsl.w	r3, r2, r3
 800e0a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800e0a6:	68fb      	ldr	r3, [r7, #12]
 800e0a8:	6a1a      	ldr	r2, [r3, #32]
 800e0aa:	697b      	ldr	r3, [r7, #20]
 800e0ac:	43db      	mvns	r3, r3
 800e0ae:	401a      	ands	r2, r3
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	6a1a      	ldr	r2, [r3, #32]
 800e0b8:	68bb      	ldr	r3, [r7, #8]
 800e0ba:	f003 031f 	and.w	r3, r3, #31
 800e0be:	6879      	ldr	r1, [r7, #4]
 800e0c0:	fa01 f303 	lsl.w	r3, r1, r3
 800e0c4:	431a      	orrs	r2, r3
 800e0c6:	68fb      	ldr	r3, [r7, #12]
 800e0c8:	621a      	str	r2, [r3, #32]
}
 800e0ca:	bf00      	nop
 800e0cc:	371c      	adds	r7, #28
 800e0ce:	46bd      	mov	sp, r7
 800e0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0d4:	4770      	bx	lr
	...

0800e0d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e0d8:	b480      	push	{r7}
 800e0da:	b085      	sub	sp, #20
 800e0dc:	af00      	add	r7, sp, #0
 800e0de:	6078      	str	r0, [r7, #4]
 800e0e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e0e8:	2b01      	cmp	r3, #1
 800e0ea:	d101      	bne.n	800e0f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e0ec:	2302      	movs	r3, #2
 800e0ee:	e06d      	b.n	800e1cc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	2201      	movs	r2, #1
 800e0f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	2202      	movs	r2, #2
 800e0fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	685b      	ldr	r3, [r3, #4]
 800e106:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	689b      	ldr	r3, [r3, #8]
 800e10e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	4a30      	ldr	r2, [pc, #192]	@ (800e1d8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e116:	4293      	cmp	r3, r2
 800e118:	d004      	beq.n	800e124 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	4a2f      	ldr	r2, [pc, #188]	@ (800e1dc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800e120:	4293      	cmp	r3, r2
 800e122:	d108      	bne.n	800e136 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e124:	68fb      	ldr	r3, [r7, #12]
 800e126:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800e12a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e12c:	683b      	ldr	r3, [r7, #0]
 800e12e:	685b      	ldr	r3, [r3, #4]
 800e130:	68fa      	ldr	r2, [r7, #12]
 800e132:	4313      	orrs	r3, r2
 800e134:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e13c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e13e:	683b      	ldr	r3, [r7, #0]
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	68fa      	ldr	r2, [r7, #12]
 800e144:	4313      	orrs	r3, r2
 800e146:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	681b      	ldr	r3, [r3, #0]
 800e14c:	68fa      	ldr	r2, [r7, #12]
 800e14e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	4a20      	ldr	r2, [pc, #128]	@ (800e1d8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e156:	4293      	cmp	r3, r2
 800e158:	d022      	beq.n	800e1a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e162:	d01d      	beq.n	800e1a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	681b      	ldr	r3, [r3, #0]
 800e168:	4a1d      	ldr	r2, [pc, #116]	@ (800e1e0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800e16a:	4293      	cmp	r3, r2
 800e16c:	d018      	beq.n	800e1a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	681b      	ldr	r3, [r3, #0]
 800e172:	4a1c      	ldr	r2, [pc, #112]	@ (800e1e4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800e174:	4293      	cmp	r3, r2
 800e176:	d013      	beq.n	800e1a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	681b      	ldr	r3, [r3, #0]
 800e17c:	4a1a      	ldr	r2, [pc, #104]	@ (800e1e8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800e17e:	4293      	cmp	r3, r2
 800e180:	d00e      	beq.n	800e1a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	4a15      	ldr	r2, [pc, #84]	@ (800e1dc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800e188:	4293      	cmp	r3, r2
 800e18a:	d009      	beq.n	800e1a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	4a16      	ldr	r2, [pc, #88]	@ (800e1ec <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e192:	4293      	cmp	r3, r2
 800e194:	d004      	beq.n	800e1a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	681b      	ldr	r3, [r3, #0]
 800e19a:	4a15      	ldr	r2, [pc, #84]	@ (800e1f0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e19c:	4293      	cmp	r3, r2
 800e19e:	d10c      	bne.n	800e1ba <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e1a0:	68bb      	ldr	r3, [r7, #8]
 800e1a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e1a6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e1a8:	683b      	ldr	r3, [r7, #0]
 800e1aa:	689b      	ldr	r3, [r3, #8]
 800e1ac:	68ba      	ldr	r2, [r7, #8]
 800e1ae:	4313      	orrs	r3, r2
 800e1b0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	681b      	ldr	r3, [r3, #0]
 800e1b6:	68ba      	ldr	r2, [r7, #8]
 800e1b8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	2201      	movs	r2, #1
 800e1be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	2200      	movs	r2, #0
 800e1c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e1ca:	2300      	movs	r3, #0
}
 800e1cc:	4618      	mov	r0, r3
 800e1ce:	3714      	adds	r7, #20
 800e1d0:	46bd      	mov	sp, r7
 800e1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1d6:	4770      	bx	lr
 800e1d8:	40010000 	.word	0x40010000
 800e1dc:	40010400 	.word	0x40010400
 800e1e0:	40000400 	.word	0x40000400
 800e1e4:	40000800 	.word	0x40000800
 800e1e8:	40000c00 	.word	0x40000c00
 800e1ec:	40001800 	.word	0x40001800
 800e1f0:	40014000 	.word	0x40014000

0800e1f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e1f4:	b480      	push	{r7}
 800e1f6:	b083      	sub	sp, #12
 800e1f8:	af00      	add	r7, sp, #0
 800e1fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e1fc:	bf00      	nop
 800e1fe:	370c      	adds	r7, #12
 800e200:	46bd      	mov	sp, r7
 800e202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e206:	4770      	bx	lr

0800e208 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e208:	b480      	push	{r7}
 800e20a:	b083      	sub	sp, #12
 800e20c:	af00      	add	r7, sp, #0
 800e20e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e210:	bf00      	nop
 800e212:	370c      	adds	r7, #12
 800e214:	46bd      	mov	sp, r7
 800e216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e21a:	4770      	bx	lr

0800e21c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800e21c:	b480      	push	{r7}
 800e21e:	b083      	sub	sp, #12
 800e220:	af00      	add	r7, sp, #0
 800e222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800e224:	bf00      	nop
 800e226:	370c      	adds	r7, #12
 800e228:	46bd      	mov	sp, r7
 800e22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e22e:	4770      	bx	lr

0800e230 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e230:	b580      	push	{r7, lr}
 800e232:	b082      	sub	sp, #8
 800e234:	af00      	add	r7, sp, #0
 800e236:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	d101      	bne.n	800e242 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e23e:	2301      	movs	r3, #1
 800e240:	e042      	b.n	800e2c8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d106      	bne.n	800e25a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	2200      	movs	r2, #0
 800e250:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e254:	6878      	ldr	r0, [r7, #4]
 800e256:	f7f4 fc89 	bl	8002b6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	2224      	movs	r2, #36	@ 0x24
 800e25e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	681b      	ldr	r3, [r3, #0]
 800e266:	681a      	ldr	r2, [r3, #0]
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	681b      	ldr	r3, [r3, #0]
 800e26c:	f022 0201 	bic.w	r2, r2, #1
 800e270:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e276:	2b00      	cmp	r3, #0
 800e278:	d002      	beq.n	800e280 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800e27a:	6878      	ldr	r0, [r7, #4]
 800e27c:	f001 fe0e 	bl	800fe9c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e280:	6878      	ldr	r0, [r7, #4]
 800e282:	f000 ff9f 	bl	800f1c4 <UART_SetConfig>
 800e286:	4603      	mov	r3, r0
 800e288:	2b01      	cmp	r3, #1
 800e28a:	d101      	bne.n	800e290 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800e28c:	2301      	movs	r3, #1
 800e28e:	e01b      	b.n	800e2c8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	681b      	ldr	r3, [r3, #0]
 800e294:	685a      	ldr	r2, [r3, #4]
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800e29e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	689a      	ldr	r2, [r3, #8]
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800e2ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	681a      	ldr	r2, [r3, #0]
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	681b      	ldr	r3, [r3, #0]
 800e2ba:	f042 0201 	orr.w	r2, r2, #1
 800e2be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e2c0:	6878      	ldr	r0, [r7, #4]
 800e2c2:	f001 fe8d 	bl	800ffe0 <UART_CheckIdleState>
 800e2c6:	4603      	mov	r3, r0
}
 800e2c8:	4618      	mov	r0, r3
 800e2ca:	3708      	adds	r7, #8
 800e2cc:	46bd      	mov	sp, r7
 800e2ce:	bd80      	pop	{r7, pc}

0800e2d0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e2d0:	b580      	push	{r7, lr}
 800e2d2:	b08a      	sub	sp, #40	@ 0x28
 800e2d4:	af02      	add	r7, sp, #8
 800e2d6:	60f8      	str	r0, [r7, #12]
 800e2d8:	60b9      	str	r1, [r7, #8]
 800e2da:	603b      	str	r3, [r7, #0]
 800e2dc:	4613      	mov	r3, r2
 800e2de:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e2e0:	68fb      	ldr	r3, [r7, #12]
 800e2e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e2e6:	2b20      	cmp	r3, #32
 800e2e8:	d17b      	bne.n	800e3e2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800e2ea:	68bb      	ldr	r3, [r7, #8]
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d002      	beq.n	800e2f6 <HAL_UART_Transmit+0x26>
 800e2f0:	88fb      	ldrh	r3, [r7, #6]
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d101      	bne.n	800e2fa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800e2f6:	2301      	movs	r3, #1
 800e2f8:	e074      	b.n	800e3e4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e2fa:	68fb      	ldr	r3, [r7, #12]
 800e2fc:	2200      	movs	r2, #0
 800e2fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e302:	68fb      	ldr	r3, [r7, #12]
 800e304:	2221      	movs	r2, #33	@ 0x21
 800e306:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800e30a:	f7f7 f835 	bl	8005378 <HAL_GetTick>
 800e30e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800e310:	68fb      	ldr	r3, [r7, #12]
 800e312:	88fa      	ldrh	r2, [r7, #6]
 800e314:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	88fa      	ldrh	r2, [r7, #6]
 800e31c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	689b      	ldr	r3, [r3, #8]
 800e324:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e328:	d108      	bne.n	800e33c <HAL_UART_Transmit+0x6c>
 800e32a:	68fb      	ldr	r3, [r7, #12]
 800e32c:	691b      	ldr	r3, [r3, #16]
 800e32e:	2b00      	cmp	r3, #0
 800e330:	d104      	bne.n	800e33c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800e332:	2300      	movs	r3, #0
 800e334:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800e336:	68bb      	ldr	r3, [r7, #8]
 800e338:	61bb      	str	r3, [r7, #24]
 800e33a:	e003      	b.n	800e344 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800e33c:	68bb      	ldr	r3, [r7, #8]
 800e33e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800e340:	2300      	movs	r3, #0
 800e342:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800e344:	e030      	b.n	800e3a8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800e346:	683b      	ldr	r3, [r7, #0]
 800e348:	9300      	str	r3, [sp, #0]
 800e34a:	697b      	ldr	r3, [r7, #20]
 800e34c:	2200      	movs	r2, #0
 800e34e:	2180      	movs	r1, #128	@ 0x80
 800e350:	68f8      	ldr	r0, [r7, #12]
 800e352:	f001 feef 	bl	8010134 <UART_WaitOnFlagUntilTimeout>
 800e356:	4603      	mov	r3, r0
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d005      	beq.n	800e368 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	2220      	movs	r2, #32
 800e360:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800e364:	2303      	movs	r3, #3
 800e366:	e03d      	b.n	800e3e4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800e368:	69fb      	ldr	r3, [r7, #28]
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	d10b      	bne.n	800e386 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800e36e:	69bb      	ldr	r3, [r7, #24]
 800e370:	881b      	ldrh	r3, [r3, #0]
 800e372:	461a      	mov	r2, r3
 800e374:	68fb      	ldr	r3, [r7, #12]
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e37c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800e37e:	69bb      	ldr	r3, [r7, #24]
 800e380:	3302      	adds	r3, #2
 800e382:	61bb      	str	r3, [r7, #24]
 800e384:	e007      	b.n	800e396 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800e386:	69fb      	ldr	r3, [r7, #28]
 800e388:	781a      	ldrb	r2, [r3, #0]
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	681b      	ldr	r3, [r3, #0]
 800e38e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800e390:	69fb      	ldr	r3, [r7, #28]
 800e392:	3301      	adds	r3, #1
 800e394:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e39c:	b29b      	uxth	r3, r3
 800e39e:	3b01      	subs	r3, #1
 800e3a0:	b29a      	uxth	r2, r3
 800e3a2:	68fb      	ldr	r3, [r7, #12]
 800e3a4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800e3a8:	68fb      	ldr	r3, [r7, #12]
 800e3aa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e3ae:	b29b      	uxth	r3, r3
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	d1c8      	bne.n	800e346 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800e3b4:	683b      	ldr	r3, [r7, #0]
 800e3b6:	9300      	str	r3, [sp, #0]
 800e3b8:	697b      	ldr	r3, [r7, #20]
 800e3ba:	2200      	movs	r2, #0
 800e3bc:	2140      	movs	r1, #64	@ 0x40
 800e3be:	68f8      	ldr	r0, [r7, #12]
 800e3c0:	f001 feb8 	bl	8010134 <UART_WaitOnFlagUntilTimeout>
 800e3c4:	4603      	mov	r3, r0
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	d005      	beq.n	800e3d6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800e3ca:	68fb      	ldr	r3, [r7, #12]
 800e3cc:	2220      	movs	r2, #32
 800e3ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800e3d2:	2303      	movs	r3, #3
 800e3d4:	e006      	b.n	800e3e4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800e3d6:	68fb      	ldr	r3, [r7, #12]
 800e3d8:	2220      	movs	r2, #32
 800e3da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800e3de:	2300      	movs	r3, #0
 800e3e0:	e000      	b.n	800e3e4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800e3e2:	2302      	movs	r3, #2
  }
}
 800e3e4:	4618      	mov	r0, r3
 800e3e6:	3720      	adds	r7, #32
 800e3e8:	46bd      	mov	sp, r7
 800e3ea:	bd80      	pop	{r7, pc}

0800e3ec <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800e3ec:	b480      	push	{r7}
 800e3ee:	b091      	sub	sp, #68	@ 0x44
 800e3f0:	af00      	add	r7, sp, #0
 800e3f2:	60f8      	str	r0, [r7, #12]
 800e3f4:	60b9      	str	r1, [r7, #8]
 800e3f6:	4613      	mov	r3, r2
 800e3f8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e400:	2b20      	cmp	r3, #32
 800e402:	d178      	bne.n	800e4f6 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800e404:	68bb      	ldr	r3, [r7, #8]
 800e406:	2b00      	cmp	r3, #0
 800e408:	d002      	beq.n	800e410 <HAL_UART_Transmit_IT+0x24>
 800e40a:	88fb      	ldrh	r3, [r7, #6]
 800e40c:	2b00      	cmp	r3, #0
 800e40e:	d101      	bne.n	800e414 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800e410:	2301      	movs	r3, #1
 800e412:	e071      	b.n	800e4f8 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	68ba      	ldr	r2, [r7, #8]
 800e418:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	88fa      	ldrh	r2, [r7, #6]
 800e41e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	88fa      	ldrh	r2, [r7, #6]
 800e426:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 800e42a:	68fb      	ldr	r3, [r7, #12]
 800e42c:	2200      	movs	r2, #0
 800e42e:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	2200      	movs	r2, #0
 800e434:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	2221      	movs	r2, #33	@ 0x21
 800e43c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e444:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e448:	d12a      	bne.n	800e4a0 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	689b      	ldr	r3, [r3, #8]
 800e44e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e452:	d107      	bne.n	800e464 <HAL_UART_Transmit_IT+0x78>
 800e454:	68fb      	ldr	r3, [r7, #12]
 800e456:	691b      	ldr	r3, [r3, #16]
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d103      	bne.n	800e464 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800e45c:	68fb      	ldr	r3, [r7, #12]
 800e45e:	4a29      	ldr	r2, [pc, #164]	@ (800e504 <HAL_UART_Transmit_IT+0x118>)
 800e460:	679a      	str	r2, [r3, #120]	@ 0x78
 800e462:	e002      	b.n	800e46a <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800e464:	68fb      	ldr	r3, [r7, #12]
 800e466:	4a28      	ldr	r2, [pc, #160]	@ (800e508 <HAL_UART_Transmit_IT+0x11c>)
 800e468:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800e46a:	68fb      	ldr	r3, [r7, #12]
 800e46c:	681b      	ldr	r3, [r3, #0]
 800e46e:	3308      	adds	r3, #8
 800e470:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e474:	e853 3f00 	ldrex	r3, [r3]
 800e478:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e47a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e47c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800e480:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e482:	68fb      	ldr	r3, [r7, #12]
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	3308      	adds	r3, #8
 800e488:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e48a:	637a      	str	r2, [r7, #52]	@ 0x34
 800e48c:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e48e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e490:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e492:	e841 2300 	strex	r3, r2, [r1]
 800e496:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800e498:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d1e5      	bne.n	800e46a <HAL_UART_Transmit_IT+0x7e>
 800e49e:	e028      	b.n	800e4f2 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e4a0:	68fb      	ldr	r3, [r7, #12]
 800e4a2:	689b      	ldr	r3, [r3, #8]
 800e4a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e4a8:	d107      	bne.n	800e4ba <HAL_UART_Transmit_IT+0xce>
 800e4aa:	68fb      	ldr	r3, [r7, #12]
 800e4ac:	691b      	ldr	r3, [r3, #16]
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	d103      	bne.n	800e4ba <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	4a15      	ldr	r2, [pc, #84]	@ (800e50c <HAL_UART_Transmit_IT+0x120>)
 800e4b6:	679a      	str	r2, [r3, #120]	@ 0x78
 800e4b8:	e002      	b.n	800e4c0 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800e4ba:	68fb      	ldr	r3, [r7, #12]
 800e4bc:	4a14      	ldr	r2, [pc, #80]	@ (800e510 <HAL_UART_Transmit_IT+0x124>)
 800e4be:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800e4c0:	68fb      	ldr	r3, [r7, #12]
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4c6:	697b      	ldr	r3, [r7, #20]
 800e4c8:	e853 3f00 	ldrex	r3, [r3]
 800e4cc:	613b      	str	r3, [r7, #16]
   return(result);
 800e4ce:	693b      	ldr	r3, [r7, #16]
 800e4d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e4d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	681b      	ldr	r3, [r3, #0]
 800e4da:	461a      	mov	r2, r3
 800e4dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e4de:	623b      	str	r3, [r7, #32]
 800e4e0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4e2:	69f9      	ldr	r1, [r7, #28]
 800e4e4:	6a3a      	ldr	r2, [r7, #32]
 800e4e6:	e841 2300 	strex	r3, r2, [r1]
 800e4ea:	61bb      	str	r3, [r7, #24]
   return(result);
 800e4ec:	69bb      	ldr	r3, [r7, #24]
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d1e6      	bne.n	800e4c0 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800e4f2:	2300      	movs	r3, #0
 800e4f4:	e000      	b.n	800e4f8 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800e4f6:	2302      	movs	r3, #2
  }
}
 800e4f8:	4618      	mov	r0, r3
 800e4fa:	3744      	adds	r7, #68	@ 0x44
 800e4fc:	46bd      	mov	sp, r7
 800e4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e502:	4770      	bx	lr
 800e504:	08010c69 	.word	0x08010c69
 800e508:	08010b89 	.word	0x08010b89
 800e50c:	08010ac7 	.word	0x08010ac7
 800e510:	08010a0f 	.word	0x08010a0f

0800e514 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e514:	b580      	push	{r7, lr}
 800e516:	b08a      	sub	sp, #40	@ 0x28
 800e518:	af00      	add	r7, sp, #0
 800e51a:	60f8      	str	r0, [r7, #12]
 800e51c:	60b9      	str	r1, [r7, #8]
 800e51e:	4613      	mov	r3, r2
 800e520:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800e522:	68fb      	ldr	r3, [r7, #12]
 800e524:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e528:	2b20      	cmp	r3, #32
 800e52a:	d137      	bne.n	800e59c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800e52c:	68bb      	ldr	r3, [r7, #8]
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d002      	beq.n	800e538 <HAL_UART_Receive_IT+0x24>
 800e532:	88fb      	ldrh	r3, [r7, #6]
 800e534:	2b00      	cmp	r3, #0
 800e536:	d101      	bne.n	800e53c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800e538:	2301      	movs	r3, #1
 800e53a:	e030      	b.n	800e59e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e53c:	68fb      	ldr	r3, [r7, #12]
 800e53e:	2200      	movs	r2, #0
 800e540:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e542:	68fb      	ldr	r3, [r7, #12]
 800e544:	681b      	ldr	r3, [r3, #0]
 800e546:	4a18      	ldr	r2, [pc, #96]	@ (800e5a8 <HAL_UART_Receive_IT+0x94>)
 800e548:	4293      	cmp	r3, r2
 800e54a:	d01f      	beq.n	800e58c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e54c:	68fb      	ldr	r3, [r7, #12]
 800e54e:	681b      	ldr	r3, [r3, #0]
 800e550:	685b      	ldr	r3, [r3, #4]
 800e552:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e556:	2b00      	cmp	r3, #0
 800e558:	d018      	beq.n	800e58c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	681b      	ldr	r3, [r3, #0]
 800e55e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e560:	697b      	ldr	r3, [r7, #20]
 800e562:	e853 3f00 	ldrex	r3, [r3]
 800e566:	613b      	str	r3, [r7, #16]
   return(result);
 800e568:	693b      	ldr	r3, [r7, #16]
 800e56a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800e56e:	627b      	str	r3, [r7, #36]	@ 0x24
 800e570:	68fb      	ldr	r3, [r7, #12]
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	461a      	mov	r2, r3
 800e576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e578:	623b      	str	r3, [r7, #32]
 800e57a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e57c:	69f9      	ldr	r1, [r7, #28]
 800e57e:	6a3a      	ldr	r2, [r7, #32]
 800e580:	e841 2300 	strex	r3, r2, [r1]
 800e584:	61bb      	str	r3, [r7, #24]
   return(result);
 800e586:	69bb      	ldr	r3, [r7, #24]
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d1e6      	bne.n	800e55a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800e58c:	88fb      	ldrh	r3, [r7, #6]
 800e58e:	461a      	mov	r2, r3
 800e590:	68b9      	ldr	r1, [r7, #8]
 800e592:	68f8      	ldr	r0, [r7, #12]
 800e594:	f001 fe3c 	bl	8010210 <UART_Start_Receive_IT>
 800e598:	4603      	mov	r3, r0
 800e59a:	e000      	b.n	800e59e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800e59c:	2302      	movs	r3, #2
  }
}
 800e59e:	4618      	mov	r0, r3
 800e5a0:	3728      	adds	r7, #40	@ 0x28
 800e5a2:	46bd      	mov	sp, r7
 800e5a4:	bd80      	pop	{r7, pc}
 800e5a6:	bf00      	nop
 800e5a8:	58000c00 	.word	0x58000c00

0800e5ac <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e5ac:	b580      	push	{r7, lr}
 800e5ae:	b08a      	sub	sp, #40	@ 0x28
 800e5b0:	af00      	add	r7, sp, #0
 800e5b2:	60f8      	str	r0, [r7, #12]
 800e5b4:	60b9      	str	r1, [r7, #8]
 800e5b6:	4613      	mov	r3, r2
 800e5b8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800e5ba:	68fb      	ldr	r3, [r7, #12]
 800e5bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e5c0:	2b20      	cmp	r3, #32
 800e5c2:	d137      	bne.n	800e634 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800e5c4:	68bb      	ldr	r3, [r7, #8]
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	d002      	beq.n	800e5d0 <HAL_UART_Receive_DMA+0x24>
 800e5ca:	88fb      	ldrh	r3, [r7, #6]
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d101      	bne.n	800e5d4 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800e5d0:	2301      	movs	r3, #1
 800e5d2:	e030      	b.n	800e636 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	2200      	movs	r2, #0
 800e5d8:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	4a18      	ldr	r2, [pc, #96]	@ (800e640 <HAL_UART_Receive_DMA+0x94>)
 800e5e0:	4293      	cmp	r3, r2
 800e5e2:	d01f      	beq.n	800e624 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	685b      	ldr	r3, [r3, #4]
 800e5ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d018      	beq.n	800e624 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e5f2:	68fb      	ldr	r3, [r7, #12]
 800e5f4:	681b      	ldr	r3, [r3, #0]
 800e5f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5f8:	697b      	ldr	r3, [r7, #20]
 800e5fa:	e853 3f00 	ldrex	r3, [r3]
 800e5fe:	613b      	str	r3, [r7, #16]
   return(result);
 800e600:	693b      	ldr	r3, [r7, #16]
 800e602:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800e606:	627b      	str	r3, [r7, #36]	@ 0x24
 800e608:	68fb      	ldr	r3, [r7, #12]
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	461a      	mov	r2, r3
 800e60e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e610:	623b      	str	r3, [r7, #32]
 800e612:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e614:	69f9      	ldr	r1, [r7, #28]
 800e616:	6a3a      	ldr	r2, [r7, #32]
 800e618:	e841 2300 	strex	r3, r2, [r1]
 800e61c:	61bb      	str	r3, [r7, #24]
   return(result);
 800e61e:	69bb      	ldr	r3, [r7, #24]
 800e620:	2b00      	cmp	r3, #0
 800e622:	d1e6      	bne.n	800e5f2 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800e624:	88fb      	ldrh	r3, [r7, #6]
 800e626:	461a      	mov	r2, r3
 800e628:	68b9      	ldr	r1, [r7, #8]
 800e62a:	68f8      	ldr	r0, [r7, #12]
 800e62c:	f001 ff12 	bl	8010454 <UART_Start_Receive_DMA>
 800e630:	4603      	mov	r3, r0
 800e632:	e000      	b.n	800e636 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800e634:	2302      	movs	r3, #2
  }
}
 800e636:	4618      	mov	r0, r3
 800e638:	3728      	adds	r7, #40	@ 0x28
 800e63a:	46bd      	mov	sp, r7
 800e63c:	bd80      	pop	{r7, pc}
 800e63e:	bf00      	nop
 800e640:	58000c00 	.word	0x58000c00

0800e644 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800e644:	b580      	push	{r7, lr}
 800e646:	b090      	sub	sp, #64	@ 0x40
 800e648:	af00      	add	r7, sp, #0
 800e64a:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e652:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e65a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	681b      	ldr	r3, [r3, #0]
 800e660:	689b      	ldr	r3, [r3, #8]
 800e662:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e666:	2b80      	cmp	r3, #128	@ 0x80
 800e668:	d139      	bne.n	800e6de <HAL_UART_DMAStop+0x9a>
 800e66a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e66c:	2b21      	cmp	r3, #33	@ 0x21
 800e66e:	d136      	bne.n	800e6de <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	3308      	adds	r3, #8
 800e676:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e678:	6a3b      	ldr	r3, [r7, #32]
 800e67a:	e853 3f00 	ldrex	r3, [r3]
 800e67e:	61fb      	str	r3, [r7, #28]
   return(result);
 800e680:	69fb      	ldr	r3, [r7, #28]
 800e682:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e686:	637b      	str	r3, [r7, #52]	@ 0x34
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	681b      	ldr	r3, [r3, #0]
 800e68c:	3308      	adds	r3, #8
 800e68e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e690:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e692:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e694:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e696:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e698:	e841 2300 	strex	r3, r2, [r1]
 800e69c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e69e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	d1e5      	bne.n	800e670 <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d015      	beq.n	800e6d8 <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e6b0:	4618      	mov	r0, r3
 800e6b2:	f7f7 fde1 	bl	8006278 <HAL_DMA_Abort>
 800e6b6:	4603      	mov	r3, r0
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d00d      	beq.n	800e6d8 <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e6c0:	4618      	mov	r0, r3
 800e6c2:	f7f9 fa9f 	bl	8007c04 <HAL_DMA_GetError>
 800e6c6:	4603      	mov	r3, r0
 800e6c8:	2b20      	cmp	r3, #32
 800e6ca:	d105      	bne.n	800e6d8 <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	2210      	movs	r2, #16
 800e6d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800e6d4:	2303      	movs	r3, #3
 800e6d6:	e047      	b.n	800e768 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
 800e6d8:	6878      	ldr	r0, [r7, #4]
 800e6da:	f001 ff61 	bl	80105a0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	689b      	ldr	r3, [r3, #8]
 800e6e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e6e8:	2b40      	cmp	r3, #64	@ 0x40
 800e6ea:	d13c      	bne.n	800e766 <HAL_UART_DMAStop+0x122>
 800e6ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e6ee:	2b22      	cmp	r3, #34	@ 0x22
 800e6f0:	d139      	bne.n	800e766 <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	681b      	ldr	r3, [r3, #0]
 800e6f6:	3308      	adds	r3, #8
 800e6f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	e853 3f00 	ldrex	r3, [r3]
 800e700:	60bb      	str	r3, [r7, #8]
   return(result);
 800e702:	68bb      	ldr	r3, [r7, #8]
 800e704:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e708:	633b      	str	r3, [r7, #48]	@ 0x30
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	681b      	ldr	r3, [r3, #0]
 800e70e:	3308      	adds	r3, #8
 800e710:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e712:	61ba      	str	r2, [r7, #24]
 800e714:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e716:	6979      	ldr	r1, [r7, #20]
 800e718:	69ba      	ldr	r2, [r7, #24]
 800e71a:	e841 2300 	strex	r3, r2, [r1]
 800e71e:	613b      	str	r3, [r7, #16]
   return(result);
 800e720:	693b      	ldr	r3, [r7, #16]
 800e722:	2b00      	cmp	r3, #0
 800e724:	d1e5      	bne.n	800e6f2 <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e72c:	2b00      	cmp	r3, #0
 800e72e:	d017      	beq.n	800e760 <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e736:	4618      	mov	r0, r3
 800e738:	f7f7 fd9e 	bl	8006278 <HAL_DMA_Abort>
 800e73c:	4603      	mov	r3, r0
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d00e      	beq.n	800e760 <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e748:	4618      	mov	r0, r3
 800e74a:	f7f9 fa5b 	bl	8007c04 <HAL_DMA_GetError>
 800e74e:	4603      	mov	r3, r0
 800e750:	2b20      	cmp	r3, #32
 800e752:	d105      	bne.n	800e760 <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	2210      	movs	r2, #16
 800e758:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800e75c:	2303      	movs	r3, #3
 800e75e:	e003      	b.n	800e768 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800e760:	6878      	ldr	r0, [r7, #4]
 800e762:	f001 ff5f 	bl	8010624 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800e766:	2300      	movs	r3, #0
}
 800e768:	4618      	mov	r0, r3
 800e76a:	3740      	adds	r7, #64	@ 0x40
 800e76c:	46bd      	mov	sp, r7
 800e76e:	bd80      	pop	{r7, pc}

0800e770 <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
 800e770:	b580      	push	{r7, lr}
 800e772:	b0a2      	sub	sp, #136	@ 0x88
 800e774:	af00      	add	r7, sp, #0
 800e776:	6078      	str	r0, [r7, #4]
  uint32_t abortcplt = 1U;
 800e778:	2301      	movs	r3, #1
 800e77a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

  /* Disable interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_TCIE | USART_CR1_RXNEIE_RXFNEIE |
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	681b      	ldr	r3, [r3, #0]
 800e782:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e784:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e786:	e853 3f00 	ldrex	r3, [r3]
 800e78a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800e78c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e78e:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800e792:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	461a      	mov	r2, r3
 800e79c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e7a0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800e7a2:	66ba      	str	r2, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7a4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e7a6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e7a8:	e841 2300 	strex	r3, r2, [r1]
 800e7ac:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800e7ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d1e4      	bne.n	800e77e <HAL_UART_Abort_IT+0xe>
                                          USART_CR1_TXEIE_TXFNFIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE));
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	681b      	ldr	r3, [r3, #0]
 800e7b8:	3308      	adds	r3, #8
 800e7ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e7be:	e853 3f00 	ldrex	r3, [r3]
 800e7c2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e7c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e7c6:	4b85      	ldr	r3, [pc, #532]	@ (800e9dc <HAL_UART_Abort_IT+0x26c>)
 800e7c8:	4013      	ands	r3, r2
 800e7ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	3308      	adds	r3, #8
 800e7d2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800e7d4:	65ba      	str	r2, [r7, #88]	@ 0x58
 800e7d6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7d8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e7da:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e7dc:	e841 2300 	strex	r3, r2, [r1]
 800e7e0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e7e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	d1e5      	bne.n	800e7b4 <HAL_UART_Abort_IT+0x44>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e7ec:	2b01      	cmp	r3, #1
 800e7ee:	d118      	bne.n	800e822 <HAL_UART_Abort_IT+0xb2>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	681b      	ldr	r3, [r3, #0]
 800e7f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7f8:	e853 3f00 	ldrex	r3, [r3]
 800e7fc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e7fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e800:	f023 0310 	bic.w	r3, r3, #16
 800e804:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	461a      	mov	r2, r3
 800e80c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e80e:	647b      	str	r3, [r7, #68]	@ 0x44
 800e810:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e812:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e814:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e816:	e841 2300 	strex	r3, r2, [r1]
 800e81a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e81c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d1e6      	bne.n	800e7f0 <HAL_UART_Abort_IT+0x80>
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e826:	2b00      	cmp	r3, #0
 800e828:	d00f      	beq.n	800e84a <HAL_UART_Abort_IT+0xda>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	689b      	ldr	r3, [r3, #8]
 800e830:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e834:	2b80      	cmp	r3, #128	@ 0x80
 800e836:	d104      	bne.n	800e842 <HAL_UART_Abort_IT+0xd2>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e83c:	4a68      	ldr	r2, [pc, #416]	@ (800e9e0 <HAL_UART_Abort_IT+0x270>)
 800e83e:	651a      	str	r2, [r3, #80]	@ 0x50
 800e840:	e003      	b.n	800e84a <HAL_UART_Abort_IT+0xda>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e846:	2200      	movs	r2, #0
 800e848:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e850:	2b00      	cmp	r3, #0
 800e852:	d011      	beq.n	800e878 <HAL_UART_Abort_IT+0x108>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	681b      	ldr	r3, [r3, #0]
 800e858:	689b      	ldr	r3, [r3, #8]
 800e85a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e85e:	2b40      	cmp	r3, #64	@ 0x40
 800e860:	d105      	bne.n	800e86e <HAL_UART_Abort_IT+0xfe>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e868:	4a5e      	ldr	r2, [pc, #376]	@ (800e9e4 <HAL_UART_Abort_IT+0x274>)
 800e86a:	651a      	str	r2, [r3, #80]	@ 0x50
 800e86c:	e004      	b.n	800e878 <HAL_UART_Abort_IT+0x108>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e874:	2200      	movs	r2, #0
 800e876:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	681b      	ldr	r3, [r3, #0]
 800e87c:	689b      	ldr	r3, [r3, #8]
 800e87e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e882:	2b80      	cmp	r3, #128	@ 0x80
 800e884:	d12d      	bne.n	800e8e2 <HAL_UART_Abort_IT+0x172>
  {
    /* Disable DMA Tx at UART level */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	3308      	adds	r3, #8
 800e88c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e88e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e890:	e853 3f00 	ldrex	r3, [r3]
 800e894:	623b      	str	r3, [r7, #32]
   return(result);
 800e896:	6a3b      	ldr	r3, [r7, #32]
 800e898:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e89c:	677b      	str	r3, [r7, #116]	@ 0x74
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	3308      	adds	r3, #8
 800e8a4:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800e8a6:	633a      	str	r2, [r7, #48]	@ 0x30
 800e8a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e8ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e8ae:	e841 2300 	strex	r3, r2, [r1]
 800e8b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e8b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d1e5      	bne.n	800e886 <HAL_UART_Abort_IT+0x116>

    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	d00f      	beq.n	800e8e2 <HAL_UART_Abort_IT+0x172>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e8c6:	4618      	mov	r0, r3
 800e8c8:	f7f7 fff4 	bl	80068b4 <HAL_DMA_Abort_IT>
 800e8cc:	4603      	mov	r3, r0
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	d004      	beq.n	800e8dc <HAL_UART_Abort_IT+0x16c>
      {
        huart->hdmatx->XferAbortCallback = NULL;
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e8d6:	2200      	movs	r2, #0
 800e8d8:	651a      	str	r2, [r3, #80]	@ 0x50
 800e8da:	e002      	b.n	800e8e2 <HAL_UART_Abort_IT+0x172>
      }
      else
      {
        abortcplt = 0U;
 800e8dc:	2300      	movs	r3, #0
 800e8de:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	681b      	ldr	r3, [r3, #0]
 800e8e6:	689b      	ldr	r3, [r3, #8]
 800e8e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e8ec:	2b40      	cmp	r3, #64	@ 0x40
 800e8ee:	d133      	bne.n	800e958 <HAL_UART_Abort_IT+0x1e8>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	3308      	adds	r3, #8
 800e8f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8f8:	693b      	ldr	r3, [r7, #16]
 800e8fa:	e853 3f00 	ldrex	r3, [r3]
 800e8fe:	60fb      	str	r3, [r7, #12]
   return(result);
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e906:	673b      	str	r3, [r7, #112]	@ 0x70
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	681b      	ldr	r3, [r3, #0]
 800e90c:	3308      	adds	r3, #8
 800e90e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800e910:	61fa      	str	r2, [r7, #28]
 800e912:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e914:	69b9      	ldr	r1, [r7, #24]
 800e916:	69fa      	ldr	r2, [r7, #28]
 800e918:	e841 2300 	strex	r3, r2, [r1]
 800e91c:	617b      	str	r3, [r7, #20]
   return(result);
 800e91e:	697b      	ldr	r3, [r7, #20]
 800e920:	2b00      	cmp	r3, #0
 800e922:	d1e5      	bne.n	800e8f0 <HAL_UART_Abort_IT+0x180>

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d014      	beq.n	800e958 <HAL_UART_Abort_IT+0x1e8>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e934:	4618      	mov	r0, r3
 800e936:	f7f7 ffbd 	bl	80068b4 <HAL_DMA_Abort_IT>
 800e93a:	4603      	mov	r3, r0
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	d008      	beq.n	800e952 <HAL_UART_Abort_IT+0x1e2>
      {
        huart->hdmarx->XferAbortCallback = NULL;
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e946:	2200      	movs	r2, #0
 800e948:	651a      	str	r2, [r3, #80]	@ 0x50
        abortcplt = 1U;
 800e94a:	2301      	movs	r3, #1
 800e94c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e950:	e002      	b.n	800e958 <HAL_UART_Abort_IT+0x1e8>
      }
      else
      {
        abortcplt = 0U;
 800e952:	2300      	movs	r3, #0
 800e954:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      }
    }
  }

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (abortcplt == 1U)
 800e958:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e95c:	2b01      	cmp	r3, #1
 800e95e:	d138      	bne.n	800e9d2 <HAL_UART_Abort_IT+0x262>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0U;
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	2200      	movs	r2, #0
 800e964:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->RxXferCount = 0U;
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	2200      	movs	r2, #0
 800e96c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear ISR function pointers */
    huart->RxISR = NULL;
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	2200      	movs	r2, #0
 800e974:	675a      	str	r2, [r3, #116]	@ 0x74
    huart->TxISR = NULL;
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	2200      	movs	r2, #0
 800e97a:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Reset errorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	2200      	movs	r2, #0
 800e980:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	681b      	ldr	r3, [r3, #0]
 800e988:	220f      	movs	r2, #15
 800e98a:	621a      	str	r2, [r3, #32]

    /* Flush the whole TX FIFO (if needed) */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e990:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e994:	d107      	bne.n	800e9a6 <HAL_UART_Abort_IT+0x236>
    {
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	681b      	ldr	r3, [r3, #0]
 800e99a:	699a      	ldr	r2, [r3, #24]
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	681b      	ldr	r3, [r3, #0]
 800e9a0:	f042 0210 	orr.w	r2, r2, #16
 800e9a4:	619a      	str	r2, [r3, #24]
    }

    /* Discard the received data */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	699a      	ldr	r2, [r3, #24]
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	681b      	ldr	r3, [r3, #0]
 800e9b0:	f042 0208 	orr.w	r2, r2, #8
 800e9b4:	619a      	str	r2, [r3, #24]

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	2220      	movs	r2, #32
 800e9ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    huart->RxState = HAL_UART_STATE_READY;
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	2220      	movs	r2, #32
 800e9c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	2200      	movs	r2, #0
 800e9ca:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
 800e9cc:	6878      	ldr	r0, [r7, #4]
 800e9ce:	f000 fbe3 	bl	800f198 <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800e9d2:	2300      	movs	r3, #0
}
 800e9d4:	4618      	mov	r0, r3
 800e9d6:	3788      	adds	r7, #136	@ 0x88
 800e9d8:	46bd      	mov	sp, r7
 800e9da:	bd80      	pop	{r7, pc}
 800e9dc:	ef7ffffe 	.word	0xef7ffffe
 800e9e0:	08010903 	.word	0x08010903
 800e9e4:	0801098f 	.word	0x0801098f

0800e9e8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e9e8:	b580      	push	{r7, lr}
 800e9ea:	b0ba      	sub	sp, #232	@ 0xe8
 800e9ec:	af00      	add	r7, sp, #0
 800e9ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	681b      	ldr	r3, [r3, #0]
 800e9f4:	69db      	ldr	r3, [r3, #28]
 800e9f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	681b      	ldr	r3, [r3, #0]
 800e9fe:	681b      	ldr	r3, [r3, #0]
 800ea00:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	681b      	ldr	r3, [r3, #0]
 800ea08:	689b      	ldr	r3, [r3, #8]
 800ea0a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ea0e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800ea12:	f640 030f 	movw	r3, #2063	@ 0x80f
 800ea16:	4013      	ands	r3, r2
 800ea18:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800ea1c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ea20:	2b00      	cmp	r3, #0
 800ea22:	d11b      	bne.n	800ea5c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ea24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ea28:	f003 0320 	and.w	r3, r3, #32
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d015      	beq.n	800ea5c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ea30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ea34:	f003 0320 	and.w	r3, r3, #32
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d105      	bne.n	800ea48 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ea3c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ea40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	d009      	beq.n	800ea5c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	f000 8377 	beq.w	800f140 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ea56:	6878      	ldr	r0, [r7, #4]
 800ea58:	4798      	blx	r3
      }
      return;
 800ea5a:	e371      	b.n	800f140 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ea5c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	f000 8123 	beq.w	800ecac <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800ea66:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ea6a:	4b8d      	ldr	r3, [pc, #564]	@ (800eca0 <HAL_UART_IRQHandler+0x2b8>)
 800ea6c:	4013      	ands	r3, r2
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d106      	bne.n	800ea80 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800ea72:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800ea76:	4b8b      	ldr	r3, [pc, #556]	@ (800eca4 <HAL_UART_IRQHandler+0x2bc>)
 800ea78:	4013      	ands	r3, r2
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	f000 8116 	beq.w	800ecac <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ea80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ea84:	f003 0301 	and.w	r3, r3, #1
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d011      	beq.n	800eab0 <HAL_UART_IRQHandler+0xc8>
 800ea8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ea90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	d00b      	beq.n	800eab0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	2201      	movs	r2, #1
 800ea9e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eaa6:	f043 0201 	orr.w	r2, r3, #1
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800eab0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eab4:	f003 0302 	and.w	r3, r3, #2
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	d011      	beq.n	800eae0 <HAL_UART_IRQHandler+0xf8>
 800eabc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800eac0:	f003 0301 	and.w	r3, r3, #1
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d00b      	beq.n	800eae0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	681b      	ldr	r3, [r3, #0]
 800eacc:	2202      	movs	r2, #2
 800eace:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ead6:	f043 0204 	orr.w	r2, r3, #4
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800eae0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eae4:	f003 0304 	and.w	r3, r3, #4
 800eae8:	2b00      	cmp	r3, #0
 800eaea:	d011      	beq.n	800eb10 <HAL_UART_IRQHandler+0x128>
 800eaec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800eaf0:	f003 0301 	and.w	r3, r3, #1
 800eaf4:	2b00      	cmp	r3, #0
 800eaf6:	d00b      	beq.n	800eb10 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	681b      	ldr	r3, [r3, #0]
 800eafc:	2204      	movs	r2, #4
 800eafe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb06:	f043 0202 	orr.w	r2, r3, #2
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800eb10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eb14:	f003 0308 	and.w	r3, r3, #8
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	d017      	beq.n	800eb4c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800eb1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800eb20:	f003 0320 	and.w	r3, r3, #32
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d105      	bne.n	800eb34 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800eb28:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800eb2c:	4b5c      	ldr	r3, [pc, #368]	@ (800eca0 <HAL_UART_IRQHandler+0x2b8>)
 800eb2e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d00b      	beq.n	800eb4c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	2208      	movs	r2, #8
 800eb3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb42:	f043 0208 	orr.w	r2, r3, #8
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800eb4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eb50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800eb54:	2b00      	cmp	r3, #0
 800eb56:	d012      	beq.n	800eb7e <HAL_UART_IRQHandler+0x196>
 800eb58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800eb5c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800eb60:	2b00      	cmp	r3, #0
 800eb62:	d00c      	beq.n	800eb7e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	681b      	ldr	r3, [r3, #0]
 800eb68:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800eb6c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb74:	f043 0220 	orr.w	r2, r3, #32
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	f000 82dd 	beq.w	800f144 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800eb8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eb8e:	f003 0320 	and.w	r3, r3, #32
 800eb92:	2b00      	cmp	r3, #0
 800eb94:	d013      	beq.n	800ebbe <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800eb96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800eb9a:	f003 0320 	and.w	r3, r3, #32
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d105      	bne.n	800ebae <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800eba2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800eba6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d007      	beq.n	800ebbe <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ebb2:	2b00      	cmp	r3, #0
 800ebb4:	d003      	beq.n	800ebbe <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ebba:	6878      	ldr	r0, [r7, #4]
 800ebbc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ebc4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	681b      	ldr	r3, [r3, #0]
 800ebcc:	689b      	ldr	r3, [r3, #8]
 800ebce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ebd2:	2b40      	cmp	r3, #64	@ 0x40
 800ebd4:	d005      	beq.n	800ebe2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ebd6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ebda:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d054      	beq.n	800ec8c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ebe2:	6878      	ldr	r0, [r7, #4]
 800ebe4:	f001 fd1e 	bl	8010624 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	681b      	ldr	r3, [r3, #0]
 800ebec:	689b      	ldr	r3, [r3, #8]
 800ebee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ebf2:	2b40      	cmp	r3, #64	@ 0x40
 800ebf4:	d146      	bne.n	800ec84 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	681b      	ldr	r3, [r3, #0]
 800ebfa:	3308      	adds	r3, #8
 800ebfc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec00:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ec04:	e853 3f00 	ldrex	r3, [r3]
 800ec08:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800ec0c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ec10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ec14:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	3308      	adds	r3, #8
 800ec1e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800ec22:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800ec26:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec2a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800ec2e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ec32:	e841 2300 	strex	r3, r2, [r1]
 800ec36:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800ec3a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ec3e:	2b00      	cmp	r3, #0
 800ec40:	d1d9      	bne.n	800ebf6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	d017      	beq.n	800ec7c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ec52:	4a15      	ldr	r2, [pc, #84]	@ (800eca8 <HAL_UART_IRQHandler+0x2c0>)
 800ec54:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ec5c:	4618      	mov	r0, r3
 800ec5e:	f7f7 fe29 	bl	80068b4 <HAL_DMA_Abort_IT>
 800ec62:	4603      	mov	r3, r0
 800ec64:	2b00      	cmp	r3, #0
 800ec66:	d019      	beq.n	800ec9c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ec6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ec70:	687a      	ldr	r2, [r7, #4]
 800ec72:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800ec76:	4610      	mov	r0, r2
 800ec78:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ec7a:	e00f      	b.n	800ec9c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ec7c:	6878      	ldr	r0, [r7, #4]
 800ec7e:	f000 fa81 	bl	800f184 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ec82:	e00b      	b.n	800ec9c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ec84:	6878      	ldr	r0, [r7, #4]
 800ec86:	f000 fa7d 	bl	800f184 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ec8a:	e007      	b.n	800ec9c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ec8c:	6878      	ldr	r0, [r7, #4]
 800ec8e:	f000 fa79 	bl	800f184 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	2200      	movs	r2, #0
 800ec96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800ec9a:	e253      	b.n	800f144 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ec9c:	bf00      	nop
    return;
 800ec9e:	e251      	b.n	800f144 <HAL_UART_IRQHandler+0x75c>
 800eca0:	10000001 	.word	0x10000001
 800eca4:	04000120 	.word	0x04000120
 800eca8:	080108d7 	.word	0x080108d7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ecb0:	2b01      	cmp	r3, #1
 800ecb2:	f040 81e7 	bne.w	800f084 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ecb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ecba:	f003 0310 	and.w	r3, r3, #16
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	f000 81e0 	beq.w	800f084 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ecc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ecc8:	f003 0310 	and.w	r3, r3, #16
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	f000 81d9 	beq.w	800f084 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	2210      	movs	r2, #16
 800ecd8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	681b      	ldr	r3, [r3, #0]
 800ecde:	689b      	ldr	r3, [r3, #8]
 800ece0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ece4:	2b40      	cmp	r3, #64	@ 0x40
 800ece6:	f040 8151 	bne.w	800ef8c <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	4a96      	ldr	r2, [pc, #600]	@ (800ef4c <HAL_UART_IRQHandler+0x564>)
 800ecf4:	4293      	cmp	r3, r2
 800ecf6:	d068      	beq.n	800edca <HAL_UART_IRQHandler+0x3e2>
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	4a93      	ldr	r2, [pc, #588]	@ (800ef50 <HAL_UART_IRQHandler+0x568>)
 800ed02:	4293      	cmp	r3, r2
 800ed04:	d061      	beq.n	800edca <HAL_UART_IRQHandler+0x3e2>
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	4a91      	ldr	r2, [pc, #580]	@ (800ef54 <HAL_UART_IRQHandler+0x56c>)
 800ed10:	4293      	cmp	r3, r2
 800ed12:	d05a      	beq.n	800edca <HAL_UART_IRQHandler+0x3e2>
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ed1a:	681b      	ldr	r3, [r3, #0]
 800ed1c:	4a8e      	ldr	r2, [pc, #568]	@ (800ef58 <HAL_UART_IRQHandler+0x570>)
 800ed1e:	4293      	cmp	r3, r2
 800ed20:	d053      	beq.n	800edca <HAL_UART_IRQHandler+0x3e2>
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ed28:	681b      	ldr	r3, [r3, #0]
 800ed2a:	4a8c      	ldr	r2, [pc, #560]	@ (800ef5c <HAL_UART_IRQHandler+0x574>)
 800ed2c:	4293      	cmp	r3, r2
 800ed2e:	d04c      	beq.n	800edca <HAL_UART_IRQHandler+0x3e2>
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ed36:	681b      	ldr	r3, [r3, #0]
 800ed38:	4a89      	ldr	r2, [pc, #548]	@ (800ef60 <HAL_UART_IRQHandler+0x578>)
 800ed3a:	4293      	cmp	r3, r2
 800ed3c:	d045      	beq.n	800edca <HAL_UART_IRQHandler+0x3e2>
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	4a87      	ldr	r2, [pc, #540]	@ (800ef64 <HAL_UART_IRQHandler+0x57c>)
 800ed48:	4293      	cmp	r3, r2
 800ed4a:	d03e      	beq.n	800edca <HAL_UART_IRQHandler+0x3e2>
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ed52:	681b      	ldr	r3, [r3, #0]
 800ed54:	4a84      	ldr	r2, [pc, #528]	@ (800ef68 <HAL_UART_IRQHandler+0x580>)
 800ed56:	4293      	cmp	r3, r2
 800ed58:	d037      	beq.n	800edca <HAL_UART_IRQHandler+0x3e2>
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ed60:	681b      	ldr	r3, [r3, #0]
 800ed62:	4a82      	ldr	r2, [pc, #520]	@ (800ef6c <HAL_UART_IRQHandler+0x584>)
 800ed64:	4293      	cmp	r3, r2
 800ed66:	d030      	beq.n	800edca <HAL_UART_IRQHandler+0x3e2>
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ed6e:	681b      	ldr	r3, [r3, #0]
 800ed70:	4a7f      	ldr	r2, [pc, #508]	@ (800ef70 <HAL_UART_IRQHandler+0x588>)
 800ed72:	4293      	cmp	r3, r2
 800ed74:	d029      	beq.n	800edca <HAL_UART_IRQHandler+0x3e2>
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	4a7d      	ldr	r2, [pc, #500]	@ (800ef74 <HAL_UART_IRQHandler+0x58c>)
 800ed80:	4293      	cmp	r3, r2
 800ed82:	d022      	beq.n	800edca <HAL_UART_IRQHandler+0x3e2>
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	4a7a      	ldr	r2, [pc, #488]	@ (800ef78 <HAL_UART_IRQHandler+0x590>)
 800ed8e:	4293      	cmp	r3, r2
 800ed90:	d01b      	beq.n	800edca <HAL_UART_IRQHandler+0x3e2>
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ed98:	681b      	ldr	r3, [r3, #0]
 800ed9a:	4a78      	ldr	r2, [pc, #480]	@ (800ef7c <HAL_UART_IRQHandler+0x594>)
 800ed9c:	4293      	cmp	r3, r2
 800ed9e:	d014      	beq.n	800edca <HAL_UART_IRQHandler+0x3e2>
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eda6:	681b      	ldr	r3, [r3, #0]
 800eda8:	4a75      	ldr	r2, [pc, #468]	@ (800ef80 <HAL_UART_IRQHandler+0x598>)
 800edaa:	4293      	cmp	r3, r2
 800edac:	d00d      	beq.n	800edca <HAL_UART_IRQHandler+0x3e2>
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800edb4:	681b      	ldr	r3, [r3, #0]
 800edb6:	4a73      	ldr	r2, [pc, #460]	@ (800ef84 <HAL_UART_IRQHandler+0x59c>)
 800edb8:	4293      	cmp	r3, r2
 800edba:	d006      	beq.n	800edca <HAL_UART_IRQHandler+0x3e2>
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800edc2:	681b      	ldr	r3, [r3, #0]
 800edc4:	4a70      	ldr	r2, [pc, #448]	@ (800ef88 <HAL_UART_IRQHandler+0x5a0>)
 800edc6:	4293      	cmp	r3, r2
 800edc8:	d106      	bne.n	800edd8 <HAL_UART_IRQHandler+0x3f0>
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800edd0:	681b      	ldr	r3, [r3, #0]
 800edd2:	685b      	ldr	r3, [r3, #4]
 800edd4:	b29b      	uxth	r3, r3
 800edd6:	e005      	b.n	800ede4 <HAL_UART_IRQHandler+0x3fc>
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	685b      	ldr	r3, [r3, #4]
 800ede2:	b29b      	uxth	r3, r3
 800ede4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ede8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800edec:	2b00      	cmp	r3, #0
 800edee:	f000 81ab 	beq.w	800f148 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800edf8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800edfc:	429a      	cmp	r2, r3
 800edfe:	f080 81a3 	bcs.w	800f148 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ee08:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ee12:	69db      	ldr	r3, [r3, #28]
 800ee14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ee18:	f000 8087 	beq.w	800ef2a <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	681b      	ldr	r3, [r3, #0]
 800ee20:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee24:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ee28:	e853 3f00 	ldrex	r3, [r3]
 800ee2c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ee30:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ee34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ee38:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	681b      	ldr	r3, [r3, #0]
 800ee40:	461a      	mov	r2, r3
 800ee42:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ee46:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ee4a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee4e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ee52:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ee56:	e841 2300 	strex	r3, r2, [r1]
 800ee5a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ee5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d1da      	bne.n	800ee1c <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	681b      	ldr	r3, [r3, #0]
 800ee6a:	3308      	adds	r3, #8
 800ee6c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ee70:	e853 3f00 	ldrex	r3, [r3]
 800ee74:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ee76:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ee78:	f023 0301 	bic.w	r3, r3, #1
 800ee7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	681b      	ldr	r3, [r3, #0]
 800ee84:	3308      	adds	r3, #8
 800ee86:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ee8a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ee8e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee90:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ee92:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ee96:	e841 2300 	strex	r3, r2, [r1]
 800ee9a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ee9c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	d1e1      	bne.n	800ee66 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	3308      	adds	r3, #8
 800eea8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eeaa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800eeac:	e853 3f00 	ldrex	r3, [r3]
 800eeb0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800eeb2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800eeb4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800eeb8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	681b      	ldr	r3, [r3, #0]
 800eec0:	3308      	adds	r3, #8
 800eec2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800eec6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800eec8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eeca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800eecc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800eece:	e841 2300 	strex	r3, r2, [r1]
 800eed2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800eed4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	d1e3      	bne.n	800eea2 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	2220      	movs	r2, #32
 800eede:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	2200      	movs	r2, #0
 800eee6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eeee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eef0:	e853 3f00 	ldrex	r3, [r3]
 800eef4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800eef6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800eef8:	f023 0310 	bic.w	r3, r3, #16
 800eefc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	681b      	ldr	r3, [r3, #0]
 800ef04:	461a      	mov	r2, r3
 800ef06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef0a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ef0c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef0e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ef10:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ef12:	e841 2300 	strex	r3, r2, [r1]
 800ef16:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ef18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	d1e4      	bne.n	800eee8 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ef24:	4618      	mov	r0, r3
 800ef26:	f7f7 f9a7 	bl	8006278 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	2202      	movs	r2, #2
 800ef2e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ef3c:	b29b      	uxth	r3, r3
 800ef3e:	1ad3      	subs	r3, r2, r3
 800ef40:	b29b      	uxth	r3, r3
 800ef42:	4619      	mov	r1, r3
 800ef44:	6878      	ldr	r0, [r7, #4]
 800ef46:	f000 f931 	bl	800f1ac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ef4a:	e0fd      	b.n	800f148 <HAL_UART_IRQHandler+0x760>
 800ef4c:	40020010 	.word	0x40020010
 800ef50:	40020028 	.word	0x40020028
 800ef54:	40020040 	.word	0x40020040
 800ef58:	40020058 	.word	0x40020058
 800ef5c:	40020070 	.word	0x40020070
 800ef60:	40020088 	.word	0x40020088
 800ef64:	400200a0 	.word	0x400200a0
 800ef68:	400200b8 	.word	0x400200b8
 800ef6c:	40020410 	.word	0x40020410
 800ef70:	40020428 	.word	0x40020428
 800ef74:	40020440 	.word	0x40020440
 800ef78:	40020458 	.word	0x40020458
 800ef7c:	40020470 	.word	0x40020470
 800ef80:	40020488 	.word	0x40020488
 800ef84:	400204a0 	.word	0x400204a0
 800ef88:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ef98:	b29b      	uxth	r3, r3
 800ef9a:	1ad3      	subs	r3, r2, r3
 800ef9c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800efa6:	b29b      	uxth	r3, r3
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	f000 80cf 	beq.w	800f14c <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 800efae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800efb2:	2b00      	cmp	r3, #0
 800efb4:	f000 80ca 	beq.w	800f14c <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	681b      	ldr	r3, [r3, #0]
 800efbc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800efbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efc0:	e853 3f00 	ldrex	r3, [r3]
 800efc4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800efc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800efc8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800efcc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	461a      	mov	r2, r3
 800efd6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800efda:	647b      	str	r3, [r7, #68]	@ 0x44
 800efdc:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800efde:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800efe0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800efe2:	e841 2300 	strex	r3, r2, [r1]
 800efe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800efe8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800efea:	2b00      	cmp	r3, #0
 800efec:	d1e4      	bne.n	800efb8 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	681b      	ldr	r3, [r3, #0]
 800eff2:	3308      	adds	r3, #8
 800eff4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eff8:	e853 3f00 	ldrex	r3, [r3]
 800effc:	623b      	str	r3, [r7, #32]
   return(result);
 800effe:	6a3a      	ldr	r2, [r7, #32]
 800f000:	4b55      	ldr	r3, [pc, #340]	@ (800f158 <HAL_UART_IRQHandler+0x770>)
 800f002:	4013      	ands	r3, r2
 800f004:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	681b      	ldr	r3, [r3, #0]
 800f00c:	3308      	adds	r3, #8
 800f00e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800f012:	633a      	str	r2, [r7, #48]	@ 0x30
 800f014:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f016:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f018:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f01a:	e841 2300 	strex	r3, r2, [r1]
 800f01e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f022:	2b00      	cmp	r3, #0
 800f024:	d1e3      	bne.n	800efee <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	2220      	movs	r2, #32
 800f02a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	2200      	movs	r2, #0
 800f032:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	2200      	movs	r2, #0
 800f038:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	681b      	ldr	r3, [r3, #0]
 800f03e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f040:	693b      	ldr	r3, [r7, #16]
 800f042:	e853 3f00 	ldrex	r3, [r3]
 800f046:	60fb      	str	r3, [r7, #12]
   return(result);
 800f048:	68fb      	ldr	r3, [r7, #12]
 800f04a:	f023 0310 	bic.w	r3, r3, #16
 800f04e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	461a      	mov	r2, r3
 800f058:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800f05c:	61fb      	str	r3, [r7, #28]
 800f05e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f060:	69b9      	ldr	r1, [r7, #24]
 800f062:	69fa      	ldr	r2, [r7, #28]
 800f064:	e841 2300 	strex	r3, r2, [r1]
 800f068:	617b      	str	r3, [r7, #20]
   return(result);
 800f06a:	697b      	ldr	r3, [r7, #20]
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d1e4      	bne.n	800f03a <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	2202      	movs	r2, #2
 800f074:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800f076:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f07a:	4619      	mov	r1, r3
 800f07c:	6878      	ldr	r0, [r7, #4]
 800f07e:	f000 f895 	bl	800f1ac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800f082:	e063      	b.n	800f14c <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800f084:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f088:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f08c:	2b00      	cmp	r3, #0
 800f08e:	d00e      	beq.n	800f0ae <HAL_UART_IRQHandler+0x6c6>
 800f090:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f094:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d008      	beq.n	800f0ae <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	681b      	ldr	r3, [r3, #0]
 800f0a0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800f0a4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800f0a6:	6878      	ldr	r0, [r7, #4]
 800f0a8:	f002 fb9a 	bl	80117e0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f0ac:	e051      	b.n	800f152 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800f0ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f0b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d014      	beq.n	800f0e4 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800f0ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f0be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f0c2:	2b00      	cmp	r3, #0
 800f0c4:	d105      	bne.n	800f0d2 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800f0c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f0ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	d008      	beq.n	800f0e4 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f0d6:	2b00      	cmp	r3, #0
 800f0d8:	d03a      	beq.n	800f150 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f0de:	6878      	ldr	r0, [r7, #4]
 800f0e0:	4798      	blx	r3
    }
    return;
 800f0e2:	e035      	b.n	800f150 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800f0e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f0e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d009      	beq.n	800f104 <HAL_UART_IRQHandler+0x71c>
 800f0f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f0f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d003      	beq.n	800f104 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 800f0fc:	6878      	ldr	r0, [r7, #4]
 800f0fe:	f001 fe28 	bl	8010d52 <UART_EndTransmit_IT>
    return;
 800f102:	e026      	b.n	800f152 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800f104:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f108:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f10c:	2b00      	cmp	r3, #0
 800f10e:	d009      	beq.n	800f124 <HAL_UART_IRQHandler+0x73c>
 800f110:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f114:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800f118:	2b00      	cmp	r3, #0
 800f11a:	d003      	beq.n	800f124 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800f11c:	6878      	ldr	r0, [r7, #4]
 800f11e:	f002 fb73 	bl	8011808 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f122:	e016      	b.n	800f152 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800f124:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f128:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800f12c:	2b00      	cmp	r3, #0
 800f12e:	d010      	beq.n	800f152 <HAL_UART_IRQHandler+0x76a>
 800f130:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f134:	2b00      	cmp	r3, #0
 800f136:	da0c      	bge.n	800f152 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800f138:	6878      	ldr	r0, [r7, #4]
 800f13a:	f002 fb5b 	bl	80117f4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f13e:	e008      	b.n	800f152 <HAL_UART_IRQHandler+0x76a>
      return;
 800f140:	bf00      	nop
 800f142:	e006      	b.n	800f152 <HAL_UART_IRQHandler+0x76a>
    return;
 800f144:	bf00      	nop
 800f146:	e004      	b.n	800f152 <HAL_UART_IRQHandler+0x76a>
      return;
 800f148:	bf00      	nop
 800f14a:	e002      	b.n	800f152 <HAL_UART_IRQHandler+0x76a>
      return;
 800f14c:	bf00      	nop
 800f14e:	e000      	b.n	800f152 <HAL_UART_IRQHandler+0x76a>
    return;
 800f150:	bf00      	nop
  }
}
 800f152:	37e8      	adds	r7, #232	@ 0xe8
 800f154:	46bd      	mov	sp, r7
 800f156:	bd80      	pop	{r7, pc}
 800f158:	effffffe 	.word	0xeffffffe

0800f15c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800f15c:	b480      	push	{r7}
 800f15e:	b083      	sub	sp, #12
 800f160:	af00      	add	r7, sp, #0
 800f162:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800f164:	bf00      	nop
 800f166:	370c      	adds	r7, #12
 800f168:	46bd      	mov	sp, r7
 800f16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f16e:	4770      	bx	lr

0800f170 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f170:	b480      	push	{r7}
 800f172:	b083      	sub	sp, #12
 800f174:	af00      	add	r7, sp, #0
 800f176:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800f178:	bf00      	nop
 800f17a:	370c      	adds	r7, #12
 800f17c:	46bd      	mov	sp, r7
 800f17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f182:	4770      	bx	lr

0800f184 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800f184:	b480      	push	{r7}
 800f186:	b083      	sub	sp, #12
 800f188:	af00      	add	r7, sp, #0
 800f18a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800f18c:	bf00      	nop
 800f18e:	370c      	adds	r7, #12
 800f190:	46bd      	mov	sp, r7
 800f192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f196:	4770      	bx	lr

0800f198 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800f198:	b480      	push	{r7}
 800f19a:	b083      	sub	sp, #12
 800f19c:	af00      	add	r7, sp, #0
 800f19e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800f1a0:	bf00      	nop
 800f1a2:	370c      	adds	r7, #12
 800f1a4:	46bd      	mov	sp, r7
 800f1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1aa:	4770      	bx	lr

0800f1ac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800f1ac:	b480      	push	{r7}
 800f1ae:	b083      	sub	sp, #12
 800f1b0:	af00      	add	r7, sp, #0
 800f1b2:	6078      	str	r0, [r7, #4]
 800f1b4:	460b      	mov	r3, r1
 800f1b6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800f1b8:	bf00      	nop
 800f1ba:	370c      	adds	r7, #12
 800f1bc:	46bd      	mov	sp, r7
 800f1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1c2:	4770      	bx	lr

0800f1c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f1c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f1c8:	b092      	sub	sp, #72	@ 0x48
 800f1ca:	af00      	add	r7, sp, #0
 800f1cc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f1ce:	2300      	movs	r3, #0
 800f1d0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f1d4:	697b      	ldr	r3, [r7, #20]
 800f1d6:	689a      	ldr	r2, [r3, #8]
 800f1d8:	697b      	ldr	r3, [r7, #20]
 800f1da:	691b      	ldr	r3, [r3, #16]
 800f1dc:	431a      	orrs	r2, r3
 800f1de:	697b      	ldr	r3, [r7, #20]
 800f1e0:	695b      	ldr	r3, [r3, #20]
 800f1e2:	431a      	orrs	r2, r3
 800f1e4:	697b      	ldr	r3, [r7, #20]
 800f1e6:	69db      	ldr	r3, [r3, #28]
 800f1e8:	4313      	orrs	r3, r2
 800f1ea:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f1ec:	697b      	ldr	r3, [r7, #20]
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	681a      	ldr	r2, [r3, #0]
 800f1f2:	4bbe      	ldr	r3, [pc, #760]	@ (800f4ec <UART_SetConfig+0x328>)
 800f1f4:	4013      	ands	r3, r2
 800f1f6:	697a      	ldr	r2, [r7, #20]
 800f1f8:	6812      	ldr	r2, [r2, #0]
 800f1fa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800f1fc:	430b      	orrs	r3, r1
 800f1fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f200:	697b      	ldr	r3, [r7, #20]
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	685b      	ldr	r3, [r3, #4]
 800f206:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800f20a:	697b      	ldr	r3, [r7, #20]
 800f20c:	68da      	ldr	r2, [r3, #12]
 800f20e:	697b      	ldr	r3, [r7, #20]
 800f210:	681b      	ldr	r3, [r3, #0]
 800f212:	430a      	orrs	r2, r1
 800f214:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f216:	697b      	ldr	r3, [r7, #20]
 800f218:	699b      	ldr	r3, [r3, #24]
 800f21a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f21c:	697b      	ldr	r3, [r7, #20]
 800f21e:	681b      	ldr	r3, [r3, #0]
 800f220:	4ab3      	ldr	r2, [pc, #716]	@ (800f4f0 <UART_SetConfig+0x32c>)
 800f222:	4293      	cmp	r3, r2
 800f224:	d004      	beq.n	800f230 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f226:	697b      	ldr	r3, [r7, #20]
 800f228:	6a1b      	ldr	r3, [r3, #32]
 800f22a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f22c:	4313      	orrs	r3, r2
 800f22e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f230:	697b      	ldr	r3, [r7, #20]
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	689a      	ldr	r2, [r3, #8]
 800f236:	4baf      	ldr	r3, [pc, #700]	@ (800f4f4 <UART_SetConfig+0x330>)
 800f238:	4013      	ands	r3, r2
 800f23a:	697a      	ldr	r2, [r7, #20]
 800f23c:	6812      	ldr	r2, [r2, #0]
 800f23e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800f240:	430b      	orrs	r3, r1
 800f242:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800f244:	697b      	ldr	r3, [r7, #20]
 800f246:	681b      	ldr	r3, [r3, #0]
 800f248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f24a:	f023 010f 	bic.w	r1, r3, #15
 800f24e:	697b      	ldr	r3, [r7, #20]
 800f250:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f252:	697b      	ldr	r3, [r7, #20]
 800f254:	681b      	ldr	r3, [r3, #0]
 800f256:	430a      	orrs	r2, r1
 800f258:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f25a:	697b      	ldr	r3, [r7, #20]
 800f25c:	681b      	ldr	r3, [r3, #0]
 800f25e:	4aa6      	ldr	r2, [pc, #664]	@ (800f4f8 <UART_SetConfig+0x334>)
 800f260:	4293      	cmp	r3, r2
 800f262:	d177      	bne.n	800f354 <UART_SetConfig+0x190>
 800f264:	4ba5      	ldr	r3, [pc, #660]	@ (800f4fc <UART_SetConfig+0x338>)
 800f266:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f268:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f26c:	2b28      	cmp	r3, #40	@ 0x28
 800f26e:	d86d      	bhi.n	800f34c <UART_SetConfig+0x188>
 800f270:	a201      	add	r2, pc, #4	@ (adr r2, 800f278 <UART_SetConfig+0xb4>)
 800f272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f276:	bf00      	nop
 800f278:	0800f31d 	.word	0x0800f31d
 800f27c:	0800f34d 	.word	0x0800f34d
 800f280:	0800f34d 	.word	0x0800f34d
 800f284:	0800f34d 	.word	0x0800f34d
 800f288:	0800f34d 	.word	0x0800f34d
 800f28c:	0800f34d 	.word	0x0800f34d
 800f290:	0800f34d 	.word	0x0800f34d
 800f294:	0800f34d 	.word	0x0800f34d
 800f298:	0800f325 	.word	0x0800f325
 800f29c:	0800f34d 	.word	0x0800f34d
 800f2a0:	0800f34d 	.word	0x0800f34d
 800f2a4:	0800f34d 	.word	0x0800f34d
 800f2a8:	0800f34d 	.word	0x0800f34d
 800f2ac:	0800f34d 	.word	0x0800f34d
 800f2b0:	0800f34d 	.word	0x0800f34d
 800f2b4:	0800f34d 	.word	0x0800f34d
 800f2b8:	0800f32d 	.word	0x0800f32d
 800f2bc:	0800f34d 	.word	0x0800f34d
 800f2c0:	0800f34d 	.word	0x0800f34d
 800f2c4:	0800f34d 	.word	0x0800f34d
 800f2c8:	0800f34d 	.word	0x0800f34d
 800f2cc:	0800f34d 	.word	0x0800f34d
 800f2d0:	0800f34d 	.word	0x0800f34d
 800f2d4:	0800f34d 	.word	0x0800f34d
 800f2d8:	0800f335 	.word	0x0800f335
 800f2dc:	0800f34d 	.word	0x0800f34d
 800f2e0:	0800f34d 	.word	0x0800f34d
 800f2e4:	0800f34d 	.word	0x0800f34d
 800f2e8:	0800f34d 	.word	0x0800f34d
 800f2ec:	0800f34d 	.word	0x0800f34d
 800f2f0:	0800f34d 	.word	0x0800f34d
 800f2f4:	0800f34d 	.word	0x0800f34d
 800f2f8:	0800f33d 	.word	0x0800f33d
 800f2fc:	0800f34d 	.word	0x0800f34d
 800f300:	0800f34d 	.word	0x0800f34d
 800f304:	0800f34d 	.word	0x0800f34d
 800f308:	0800f34d 	.word	0x0800f34d
 800f30c:	0800f34d 	.word	0x0800f34d
 800f310:	0800f34d 	.word	0x0800f34d
 800f314:	0800f34d 	.word	0x0800f34d
 800f318:	0800f345 	.word	0x0800f345
 800f31c:	2301      	movs	r3, #1
 800f31e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f322:	e326      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f324:	2304      	movs	r3, #4
 800f326:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f32a:	e322      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f32c:	2308      	movs	r3, #8
 800f32e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f332:	e31e      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f334:	2310      	movs	r3, #16
 800f336:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f33a:	e31a      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f33c:	2320      	movs	r3, #32
 800f33e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f342:	e316      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f344:	2340      	movs	r3, #64	@ 0x40
 800f346:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f34a:	e312      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f34c:	2380      	movs	r3, #128	@ 0x80
 800f34e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f352:	e30e      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f354:	697b      	ldr	r3, [r7, #20]
 800f356:	681b      	ldr	r3, [r3, #0]
 800f358:	4a69      	ldr	r2, [pc, #420]	@ (800f500 <UART_SetConfig+0x33c>)
 800f35a:	4293      	cmp	r3, r2
 800f35c:	d130      	bne.n	800f3c0 <UART_SetConfig+0x1fc>
 800f35e:	4b67      	ldr	r3, [pc, #412]	@ (800f4fc <UART_SetConfig+0x338>)
 800f360:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f362:	f003 0307 	and.w	r3, r3, #7
 800f366:	2b05      	cmp	r3, #5
 800f368:	d826      	bhi.n	800f3b8 <UART_SetConfig+0x1f4>
 800f36a:	a201      	add	r2, pc, #4	@ (adr r2, 800f370 <UART_SetConfig+0x1ac>)
 800f36c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f370:	0800f389 	.word	0x0800f389
 800f374:	0800f391 	.word	0x0800f391
 800f378:	0800f399 	.word	0x0800f399
 800f37c:	0800f3a1 	.word	0x0800f3a1
 800f380:	0800f3a9 	.word	0x0800f3a9
 800f384:	0800f3b1 	.word	0x0800f3b1
 800f388:	2300      	movs	r3, #0
 800f38a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f38e:	e2f0      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f390:	2304      	movs	r3, #4
 800f392:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f396:	e2ec      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f398:	2308      	movs	r3, #8
 800f39a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f39e:	e2e8      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f3a0:	2310      	movs	r3, #16
 800f3a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f3a6:	e2e4      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f3a8:	2320      	movs	r3, #32
 800f3aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f3ae:	e2e0      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f3b0:	2340      	movs	r3, #64	@ 0x40
 800f3b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f3b6:	e2dc      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f3b8:	2380      	movs	r3, #128	@ 0x80
 800f3ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f3be:	e2d8      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f3c0:	697b      	ldr	r3, [r7, #20]
 800f3c2:	681b      	ldr	r3, [r3, #0]
 800f3c4:	4a4f      	ldr	r2, [pc, #316]	@ (800f504 <UART_SetConfig+0x340>)
 800f3c6:	4293      	cmp	r3, r2
 800f3c8:	d130      	bne.n	800f42c <UART_SetConfig+0x268>
 800f3ca:	4b4c      	ldr	r3, [pc, #304]	@ (800f4fc <UART_SetConfig+0x338>)
 800f3cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f3ce:	f003 0307 	and.w	r3, r3, #7
 800f3d2:	2b05      	cmp	r3, #5
 800f3d4:	d826      	bhi.n	800f424 <UART_SetConfig+0x260>
 800f3d6:	a201      	add	r2, pc, #4	@ (adr r2, 800f3dc <UART_SetConfig+0x218>)
 800f3d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f3dc:	0800f3f5 	.word	0x0800f3f5
 800f3e0:	0800f3fd 	.word	0x0800f3fd
 800f3e4:	0800f405 	.word	0x0800f405
 800f3e8:	0800f40d 	.word	0x0800f40d
 800f3ec:	0800f415 	.word	0x0800f415
 800f3f0:	0800f41d 	.word	0x0800f41d
 800f3f4:	2300      	movs	r3, #0
 800f3f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f3fa:	e2ba      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f3fc:	2304      	movs	r3, #4
 800f3fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f402:	e2b6      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f404:	2308      	movs	r3, #8
 800f406:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f40a:	e2b2      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f40c:	2310      	movs	r3, #16
 800f40e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f412:	e2ae      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f414:	2320      	movs	r3, #32
 800f416:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f41a:	e2aa      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f41c:	2340      	movs	r3, #64	@ 0x40
 800f41e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f422:	e2a6      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f424:	2380      	movs	r3, #128	@ 0x80
 800f426:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f42a:	e2a2      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f42c:	697b      	ldr	r3, [r7, #20]
 800f42e:	681b      	ldr	r3, [r3, #0]
 800f430:	4a35      	ldr	r2, [pc, #212]	@ (800f508 <UART_SetConfig+0x344>)
 800f432:	4293      	cmp	r3, r2
 800f434:	d130      	bne.n	800f498 <UART_SetConfig+0x2d4>
 800f436:	4b31      	ldr	r3, [pc, #196]	@ (800f4fc <UART_SetConfig+0x338>)
 800f438:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f43a:	f003 0307 	and.w	r3, r3, #7
 800f43e:	2b05      	cmp	r3, #5
 800f440:	d826      	bhi.n	800f490 <UART_SetConfig+0x2cc>
 800f442:	a201      	add	r2, pc, #4	@ (adr r2, 800f448 <UART_SetConfig+0x284>)
 800f444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f448:	0800f461 	.word	0x0800f461
 800f44c:	0800f469 	.word	0x0800f469
 800f450:	0800f471 	.word	0x0800f471
 800f454:	0800f479 	.word	0x0800f479
 800f458:	0800f481 	.word	0x0800f481
 800f45c:	0800f489 	.word	0x0800f489
 800f460:	2300      	movs	r3, #0
 800f462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f466:	e284      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f468:	2304      	movs	r3, #4
 800f46a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f46e:	e280      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f470:	2308      	movs	r3, #8
 800f472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f476:	e27c      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f478:	2310      	movs	r3, #16
 800f47a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f47e:	e278      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f480:	2320      	movs	r3, #32
 800f482:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f486:	e274      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f488:	2340      	movs	r3, #64	@ 0x40
 800f48a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f48e:	e270      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f490:	2380      	movs	r3, #128	@ 0x80
 800f492:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f496:	e26c      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f498:	697b      	ldr	r3, [r7, #20]
 800f49a:	681b      	ldr	r3, [r3, #0]
 800f49c:	4a1b      	ldr	r2, [pc, #108]	@ (800f50c <UART_SetConfig+0x348>)
 800f49e:	4293      	cmp	r3, r2
 800f4a0:	d142      	bne.n	800f528 <UART_SetConfig+0x364>
 800f4a2:	4b16      	ldr	r3, [pc, #88]	@ (800f4fc <UART_SetConfig+0x338>)
 800f4a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f4a6:	f003 0307 	and.w	r3, r3, #7
 800f4aa:	2b05      	cmp	r3, #5
 800f4ac:	d838      	bhi.n	800f520 <UART_SetConfig+0x35c>
 800f4ae:	a201      	add	r2, pc, #4	@ (adr r2, 800f4b4 <UART_SetConfig+0x2f0>)
 800f4b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f4b4:	0800f4cd 	.word	0x0800f4cd
 800f4b8:	0800f4d5 	.word	0x0800f4d5
 800f4bc:	0800f4dd 	.word	0x0800f4dd
 800f4c0:	0800f4e5 	.word	0x0800f4e5
 800f4c4:	0800f511 	.word	0x0800f511
 800f4c8:	0800f519 	.word	0x0800f519
 800f4cc:	2300      	movs	r3, #0
 800f4ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f4d2:	e24e      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f4d4:	2304      	movs	r3, #4
 800f4d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f4da:	e24a      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f4dc:	2308      	movs	r3, #8
 800f4de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f4e2:	e246      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f4e4:	2310      	movs	r3, #16
 800f4e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f4ea:	e242      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f4ec:	cfff69f3 	.word	0xcfff69f3
 800f4f0:	58000c00 	.word	0x58000c00
 800f4f4:	11fff4ff 	.word	0x11fff4ff
 800f4f8:	40011000 	.word	0x40011000
 800f4fc:	58024400 	.word	0x58024400
 800f500:	40004400 	.word	0x40004400
 800f504:	40004800 	.word	0x40004800
 800f508:	40004c00 	.word	0x40004c00
 800f50c:	40005000 	.word	0x40005000
 800f510:	2320      	movs	r3, #32
 800f512:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f516:	e22c      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f518:	2340      	movs	r3, #64	@ 0x40
 800f51a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f51e:	e228      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f520:	2380      	movs	r3, #128	@ 0x80
 800f522:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f526:	e224      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f528:	697b      	ldr	r3, [r7, #20]
 800f52a:	681b      	ldr	r3, [r3, #0]
 800f52c:	4ab1      	ldr	r2, [pc, #708]	@ (800f7f4 <UART_SetConfig+0x630>)
 800f52e:	4293      	cmp	r3, r2
 800f530:	d176      	bne.n	800f620 <UART_SetConfig+0x45c>
 800f532:	4bb1      	ldr	r3, [pc, #708]	@ (800f7f8 <UART_SetConfig+0x634>)
 800f534:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f536:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f53a:	2b28      	cmp	r3, #40	@ 0x28
 800f53c:	d86c      	bhi.n	800f618 <UART_SetConfig+0x454>
 800f53e:	a201      	add	r2, pc, #4	@ (adr r2, 800f544 <UART_SetConfig+0x380>)
 800f540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f544:	0800f5e9 	.word	0x0800f5e9
 800f548:	0800f619 	.word	0x0800f619
 800f54c:	0800f619 	.word	0x0800f619
 800f550:	0800f619 	.word	0x0800f619
 800f554:	0800f619 	.word	0x0800f619
 800f558:	0800f619 	.word	0x0800f619
 800f55c:	0800f619 	.word	0x0800f619
 800f560:	0800f619 	.word	0x0800f619
 800f564:	0800f5f1 	.word	0x0800f5f1
 800f568:	0800f619 	.word	0x0800f619
 800f56c:	0800f619 	.word	0x0800f619
 800f570:	0800f619 	.word	0x0800f619
 800f574:	0800f619 	.word	0x0800f619
 800f578:	0800f619 	.word	0x0800f619
 800f57c:	0800f619 	.word	0x0800f619
 800f580:	0800f619 	.word	0x0800f619
 800f584:	0800f5f9 	.word	0x0800f5f9
 800f588:	0800f619 	.word	0x0800f619
 800f58c:	0800f619 	.word	0x0800f619
 800f590:	0800f619 	.word	0x0800f619
 800f594:	0800f619 	.word	0x0800f619
 800f598:	0800f619 	.word	0x0800f619
 800f59c:	0800f619 	.word	0x0800f619
 800f5a0:	0800f619 	.word	0x0800f619
 800f5a4:	0800f601 	.word	0x0800f601
 800f5a8:	0800f619 	.word	0x0800f619
 800f5ac:	0800f619 	.word	0x0800f619
 800f5b0:	0800f619 	.word	0x0800f619
 800f5b4:	0800f619 	.word	0x0800f619
 800f5b8:	0800f619 	.word	0x0800f619
 800f5bc:	0800f619 	.word	0x0800f619
 800f5c0:	0800f619 	.word	0x0800f619
 800f5c4:	0800f609 	.word	0x0800f609
 800f5c8:	0800f619 	.word	0x0800f619
 800f5cc:	0800f619 	.word	0x0800f619
 800f5d0:	0800f619 	.word	0x0800f619
 800f5d4:	0800f619 	.word	0x0800f619
 800f5d8:	0800f619 	.word	0x0800f619
 800f5dc:	0800f619 	.word	0x0800f619
 800f5e0:	0800f619 	.word	0x0800f619
 800f5e4:	0800f611 	.word	0x0800f611
 800f5e8:	2301      	movs	r3, #1
 800f5ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f5ee:	e1c0      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f5f0:	2304      	movs	r3, #4
 800f5f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f5f6:	e1bc      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f5f8:	2308      	movs	r3, #8
 800f5fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f5fe:	e1b8      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f600:	2310      	movs	r3, #16
 800f602:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f606:	e1b4      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f608:	2320      	movs	r3, #32
 800f60a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f60e:	e1b0      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f610:	2340      	movs	r3, #64	@ 0x40
 800f612:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f616:	e1ac      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f618:	2380      	movs	r3, #128	@ 0x80
 800f61a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f61e:	e1a8      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f620:	697b      	ldr	r3, [r7, #20]
 800f622:	681b      	ldr	r3, [r3, #0]
 800f624:	4a75      	ldr	r2, [pc, #468]	@ (800f7fc <UART_SetConfig+0x638>)
 800f626:	4293      	cmp	r3, r2
 800f628:	d130      	bne.n	800f68c <UART_SetConfig+0x4c8>
 800f62a:	4b73      	ldr	r3, [pc, #460]	@ (800f7f8 <UART_SetConfig+0x634>)
 800f62c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f62e:	f003 0307 	and.w	r3, r3, #7
 800f632:	2b05      	cmp	r3, #5
 800f634:	d826      	bhi.n	800f684 <UART_SetConfig+0x4c0>
 800f636:	a201      	add	r2, pc, #4	@ (adr r2, 800f63c <UART_SetConfig+0x478>)
 800f638:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f63c:	0800f655 	.word	0x0800f655
 800f640:	0800f65d 	.word	0x0800f65d
 800f644:	0800f665 	.word	0x0800f665
 800f648:	0800f66d 	.word	0x0800f66d
 800f64c:	0800f675 	.word	0x0800f675
 800f650:	0800f67d 	.word	0x0800f67d
 800f654:	2300      	movs	r3, #0
 800f656:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f65a:	e18a      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f65c:	2304      	movs	r3, #4
 800f65e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f662:	e186      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f664:	2308      	movs	r3, #8
 800f666:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f66a:	e182      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f66c:	2310      	movs	r3, #16
 800f66e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f672:	e17e      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f674:	2320      	movs	r3, #32
 800f676:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f67a:	e17a      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f67c:	2340      	movs	r3, #64	@ 0x40
 800f67e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f682:	e176      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f684:	2380      	movs	r3, #128	@ 0x80
 800f686:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f68a:	e172      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f68c:	697b      	ldr	r3, [r7, #20]
 800f68e:	681b      	ldr	r3, [r3, #0]
 800f690:	4a5b      	ldr	r2, [pc, #364]	@ (800f800 <UART_SetConfig+0x63c>)
 800f692:	4293      	cmp	r3, r2
 800f694:	d130      	bne.n	800f6f8 <UART_SetConfig+0x534>
 800f696:	4b58      	ldr	r3, [pc, #352]	@ (800f7f8 <UART_SetConfig+0x634>)
 800f698:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f69a:	f003 0307 	and.w	r3, r3, #7
 800f69e:	2b05      	cmp	r3, #5
 800f6a0:	d826      	bhi.n	800f6f0 <UART_SetConfig+0x52c>
 800f6a2:	a201      	add	r2, pc, #4	@ (adr r2, 800f6a8 <UART_SetConfig+0x4e4>)
 800f6a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6a8:	0800f6c1 	.word	0x0800f6c1
 800f6ac:	0800f6c9 	.word	0x0800f6c9
 800f6b0:	0800f6d1 	.word	0x0800f6d1
 800f6b4:	0800f6d9 	.word	0x0800f6d9
 800f6b8:	0800f6e1 	.word	0x0800f6e1
 800f6bc:	0800f6e9 	.word	0x0800f6e9
 800f6c0:	2300      	movs	r3, #0
 800f6c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f6c6:	e154      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f6c8:	2304      	movs	r3, #4
 800f6ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f6ce:	e150      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f6d0:	2308      	movs	r3, #8
 800f6d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f6d6:	e14c      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f6d8:	2310      	movs	r3, #16
 800f6da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f6de:	e148      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f6e0:	2320      	movs	r3, #32
 800f6e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f6e6:	e144      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f6e8:	2340      	movs	r3, #64	@ 0x40
 800f6ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f6ee:	e140      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f6f0:	2380      	movs	r3, #128	@ 0x80
 800f6f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f6f6:	e13c      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f6f8:	697b      	ldr	r3, [r7, #20]
 800f6fa:	681b      	ldr	r3, [r3, #0]
 800f6fc:	4a41      	ldr	r2, [pc, #260]	@ (800f804 <UART_SetConfig+0x640>)
 800f6fe:	4293      	cmp	r3, r2
 800f700:	f040 8082 	bne.w	800f808 <UART_SetConfig+0x644>
 800f704:	4b3c      	ldr	r3, [pc, #240]	@ (800f7f8 <UART_SetConfig+0x634>)
 800f706:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f708:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f70c:	2b28      	cmp	r3, #40	@ 0x28
 800f70e:	d86d      	bhi.n	800f7ec <UART_SetConfig+0x628>
 800f710:	a201      	add	r2, pc, #4	@ (adr r2, 800f718 <UART_SetConfig+0x554>)
 800f712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f716:	bf00      	nop
 800f718:	0800f7bd 	.word	0x0800f7bd
 800f71c:	0800f7ed 	.word	0x0800f7ed
 800f720:	0800f7ed 	.word	0x0800f7ed
 800f724:	0800f7ed 	.word	0x0800f7ed
 800f728:	0800f7ed 	.word	0x0800f7ed
 800f72c:	0800f7ed 	.word	0x0800f7ed
 800f730:	0800f7ed 	.word	0x0800f7ed
 800f734:	0800f7ed 	.word	0x0800f7ed
 800f738:	0800f7c5 	.word	0x0800f7c5
 800f73c:	0800f7ed 	.word	0x0800f7ed
 800f740:	0800f7ed 	.word	0x0800f7ed
 800f744:	0800f7ed 	.word	0x0800f7ed
 800f748:	0800f7ed 	.word	0x0800f7ed
 800f74c:	0800f7ed 	.word	0x0800f7ed
 800f750:	0800f7ed 	.word	0x0800f7ed
 800f754:	0800f7ed 	.word	0x0800f7ed
 800f758:	0800f7cd 	.word	0x0800f7cd
 800f75c:	0800f7ed 	.word	0x0800f7ed
 800f760:	0800f7ed 	.word	0x0800f7ed
 800f764:	0800f7ed 	.word	0x0800f7ed
 800f768:	0800f7ed 	.word	0x0800f7ed
 800f76c:	0800f7ed 	.word	0x0800f7ed
 800f770:	0800f7ed 	.word	0x0800f7ed
 800f774:	0800f7ed 	.word	0x0800f7ed
 800f778:	0800f7d5 	.word	0x0800f7d5
 800f77c:	0800f7ed 	.word	0x0800f7ed
 800f780:	0800f7ed 	.word	0x0800f7ed
 800f784:	0800f7ed 	.word	0x0800f7ed
 800f788:	0800f7ed 	.word	0x0800f7ed
 800f78c:	0800f7ed 	.word	0x0800f7ed
 800f790:	0800f7ed 	.word	0x0800f7ed
 800f794:	0800f7ed 	.word	0x0800f7ed
 800f798:	0800f7dd 	.word	0x0800f7dd
 800f79c:	0800f7ed 	.word	0x0800f7ed
 800f7a0:	0800f7ed 	.word	0x0800f7ed
 800f7a4:	0800f7ed 	.word	0x0800f7ed
 800f7a8:	0800f7ed 	.word	0x0800f7ed
 800f7ac:	0800f7ed 	.word	0x0800f7ed
 800f7b0:	0800f7ed 	.word	0x0800f7ed
 800f7b4:	0800f7ed 	.word	0x0800f7ed
 800f7b8:	0800f7e5 	.word	0x0800f7e5
 800f7bc:	2301      	movs	r3, #1
 800f7be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f7c2:	e0d6      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f7c4:	2304      	movs	r3, #4
 800f7c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f7ca:	e0d2      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f7cc:	2308      	movs	r3, #8
 800f7ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f7d2:	e0ce      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f7d4:	2310      	movs	r3, #16
 800f7d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f7da:	e0ca      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f7dc:	2320      	movs	r3, #32
 800f7de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f7e2:	e0c6      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f7e4:	2340      	movs	r3, #64	@ 0x40
 800f7e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f7ea:	e0c2      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f7ec:	2380      	movs	r3, #128	@ 0x80
 800f7ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f7f2:	e0be      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f7f4:	40011400 	.word	0x40011400
 800f7f8:	58024400 	.word	0x58024400
 800f7fc:	40007800 	.word	0x40007800
 800f800:	40007c00 	.word	0x40007c00
 800f804:	40011800 	.word	0x40011800
 800f808:	697b      	ldr	r3, [r7, #20]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	4aad      	ldr	r2, [pc, #692]	@ (800fac4 <UART_SetConfig+0x900>)
 800f80e:	4293      	cmp	r3, r2
 800f810:	d176      	bne.n	800f900 <UART_SetConfig+0x73c>
 800f812:	4bad      	ldr	r3, [pc, #692]	@ (800fac8 <UART_SetConfig+0x904>)
 800f814:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f816:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f81a:	2b28      	cmp	r3, #40	@ 0x28
 800f81c:	d86c      	bhi.n	800f8f8 <UART_SetConfig+0x734>
 800f81e:	a201      	add	r2, pc, #4	@ (adr r2, 800f824 <UART_SetConfig+0x660>)
 800f820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f824:	0800f8c9 	.word	0x0800f8c9
 800f828:	0800f8f9 	.word	0x0800f8f9
 800f82c:	0800f8f9 	.word	0x0800f8f9
 800f830:	0800f8f9 	.word	0x0800f8f9
 800f834:	0800f8f9 	.word	0x0800f8f9
 800f838:	0800f8f9 	.word	0x0800f8f9
 800f83c:	0800f8f9 	.word	0x0800f8f9
 800f840:	0800f8f9 	.word	0x0800f8f9
 800f844:	0800f8d1 	.word	0x0800f8d1
 800f848:	0800f8f9 	.word	0x0800f8f9
 800f84c:	0800f8f9 	.word	0x0800f8f9
 800f850:	0800f8f9 	.word	0x0800f8f9
 800f854:	0800f8f9 	.word	0x0800f8f9
 800f858:	0800f8f9 	.word	0x0800f8f9
 800f85c:	0800f8f9 	.word	0x0800f8f9
 800f860:	0800f8f9 	.word	0x0800f8f9
 800f864:	0800f8d9 	.word	0x0800f8d9
 800f868:	0800f8f9 	.word	0x0800f8f9
 800f86c:	0800f8f9 	.word	0x0800f8f9
 800f870:	0800f8f9 	.word	0x0800f8f9
 800f874:	0800f8f9 	.word	0x0800f8f9
 800f878:	0800f8f9 	.word	0x0800f8f9
 800f87c:	0800f8f9 	.word	0x0800f8f9
 800f880:	0800f8f9 	.word	0x0800f8f9
 800f884:	0800f8e1 	.word	0x0800f8e1
 800f888:	0800f8f9 	.word	0x0800f8f9
 800f88c:	0800f8f9 	.word	0x0800f8f9
 800f890:	0800f8f9 	.word	0x0800f8f9
 800f894:	0800f8f9 	.word	0x0800f8f9
 800f898:	0800f8f9 	.word	0x0800f8f9
 800f89c:	0800f8f9 	.word	0x0800f8f9
 800f8a0:	0800f8f9 	.word	0x0800f8f9
 800f8a4:	0800f8e9 	.word	0x0800f8e9
 800f8a8:	0800f8f9 	.word	0x0800f8f9
 800f8ac:	0800f8f9 	.word	0x0800f8f9
 800f8b0:	0800f8f9 	.word	0x0800f8f9
 800f8b4:	0800f8f9 	.word	0x0800f8f9
 800f8b8:	0800f8f9 	.word	0x0800f8f9
 800f8bc:	0800f8f9 	.word	0x0800f8f9
 800f8c0:	0800f8f9 	.word	0x0800f8f9
 800f8c4:	0800f8f1 	.word	0x0800f8f1
 800f8c8:	2301      	movs	r3, #1
 800f8ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f8ce:	e050      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f8d0:	2304      	movs	r3, #4
 800f8d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f8d6:	e04c      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f8d8:	2308      	movs	r3, #8
 800f8da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f8de:	e048      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f8e0:	2310      	movs	r3, #16
 800f8e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f8e6:	e044      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f8e8:	2320      	movs	r3, #32
 800f8ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f8ee:	e040      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f8f0:	2340      	movs	r3, #64	@ 0x40
 800f8f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f8f6:	e03c      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f8f8:	2380      	movs	r3, #128	@ 0x80
 800f8fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f8fe:	e038      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f900:	697b      	ldr	r3, [r7, #20]
 800f902:	681b      	ldr	r3, [r3, #0]
 800f904:	4a71      	ldr	r2, [pc, #452]	@ (800facc <UART_SetConfig+0x908>)
 800f906:	4293      	cmp	r3, r2
 800f908:	d130      	bne.n	800f96c <UART_SetConfig+0x7a8>
 800f90a:	4b6f      	ldr	r3, [pc, #444]	@ (800fac8 <UART_SetConfig+0x904>)
 800f90c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f90e:	f003 0307 	and.w	r3, r3, #7
 800f912:	2b05      	cmp	r3, #5
 800f914:	d826      	bhi.n	800f964 <UART_SetConfig+0x7a0>
 800f916:	a201      	add	r2, pc, #4	@ (adr r2, 800f91c <UART_SetConfig+0x758>)
 800f918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f91c:	0800f935 	.word	0x0800f935
 800f920:	0800f93d 	.word	0x0800f93d
 800f924:	0800f945 	.word	0x0800f945
 800f928:	0800f94d 	.word	0x0800f94d
 800f92c:	0800f955 	.word	0x0800f955
 800f930:	0800f95d 	.word	0x0800f95d
 800f934:	2302      	movs	r3, #2
 800f936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f93a:	e01a      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f93c:	2304      	movs	r3, #4
 800f93e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f942:	e016      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f944:	2308      	movs	r3, #8
 800f946:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f94a:	e012      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f94c:	2310      	movs	r3, #16
 800f94e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f952:	e00e      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f954:	2320      	movs	r3, #32
 800f956:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f95a:	e00a      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f95c:	2340      	movs	r3, #64	@ 0x40
 800f95e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f962:	e006      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f964:	2380      	movs	r3, #128	@ 0x80
 800f966:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f96a:	e002      	b.n	800f972 <UART_SetConfig+0x7ae>
 800f96c:	2380      	movs	r3, #128	@ 0x80
 800f96e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f972:	697b      	ldr	r3, [r7, #20]
 800f974:	681b      	ldr	r3, [r3, #0]
 800f976:	4a55      	ldr	r2, [pc, #340]	@ (800facc <UART_SetConfig+0x908>)
 800f978:	4293      	cmp	r3, r2
 800f97a:	f040 80f8 	bne.w	800fb6e <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f97e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f982:	2b20      	cmp	r3, #32
 800f984:	dc46      	bgt.n	800fa14 <UART_SetConfig+0x850>
 800f986:	2b02      	cmp	r3, #2
 800f988:	db75      	blt.n	800fa76 <UART_SetConfig+0x8b2>
 800f98a:	3b02      	subs	r3, #2
 800f98c:	2b1e      	cmp	r3, #30
 800f98e:	d872      	bhi.n	800fa76 <UART_SetConfig+0x8b2>
 800f990:	a201      	add	r2, pc, #4	@ (adr r2, 800f998 <UART_SetConfig+0x7d4>)
 800f992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f996:	bf00      	nop
 800f998:	0800fa1b 	.word	0x0800fa1b
 800f99c:	0800fa77 	.word	0x0800fa77
 800f9a0:	0800fa23 	.word	0x0800fa23
 800f9a4:	0800fa77 	.word	0x0800fa77
 800f9a8:	0800fa77 	.word	0x0800fa77
 800f9ac:	0800fa77 	.word	0x0800fa77
 800f9b0:	0800fa33 	.word	0x0800fa33
 800f9b4:	0800fa77 	.word	0x0800fa77
 800f9b8:	0800fa77 	.word	0x0800fa77
 800f9bc:	0800fa77 	.word	0x0800fa77
 800f9c0:	0800fa77 	.word	0x0800fa77
 800f9c4:	0800fa77 	.word	0x0800fa77
 800f9c8:	0800fa77 	.word	0x0800fa77
 800f9cc:	0800fa77 	.word	0x0800fa77
 800f9d0:	0800fa43 	.word	0x0800fa43
 800f9d4:	0800fa77 	.word	0x0800fa77
 800f9d8:	0800fa77 	.word	0x0800fa77
 800f9dc:	0800fa77 	.word	0x0800fa77
 800f9e0:	0800fa77 	.word	0x0800fa77
 800f9e4:	0800fa77 	.word	0x0800fa77
 800f9e8:	0800fa77 	.word	0x0800fa77
 800f9ec:	0800fa77 	.word	0x0800fa77
 800f9f0:	0800fa77 	.word	0x0800fa77
 800f9f4:	0800fa77 	.word	0x0800fa77
 800f9f8:	0800fa77 	.word	0x0800fa77
 800f9fc:	0800fa77 	.word	0x0800fa77
 800fa00:	0800fa77 	.word	0x0800fa77
 800fa04:	0800fa77 	.word	0x0800fa77
 800fa08:	0800fa77 	.word	0x0800fa77
 800fa0c:	0800fa77 	.word	0x0800fa77
 800fa10:	0800fa69 	.word	0x0800fa69
 800fa14:	2b40      	cmp	r3, #64	@ 0x40
 800fa16:	d02a      	beq.n	800fa6e <UART_SetConfig+0x8aa>
 800fa18:	e02d      	b.n	800fa76 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800fa1a:	f7fb fd79 	bl	800b510 <HAL_RCCEx_GetD3PCLK1Freq>
 800fa1e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800fa20:	e02f      	b.n	800fa82 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fa22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800fa26:	4618      	mov	r0, r3
 800fa28:	f7fb fd88 	bl	800b53c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800fa2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fa30:	e027      	b.n	800fa82 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800fa32:	f107 0318 	add.w	r3, r7, #24
 800fa36:	4618      	mov	r0, r3
 800fa38:	f7fb fed4 	bl	800b7e4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800fa3c:	69fb      	ldr	r3, [r7, #28]
 800fa3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fa40:	e01f      	b.n	800fa82 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800fa42:	4b21      	ldr	r3, [pc, #132]	@ (800fac8 <UART_SetConfig+0x904>)
 800fa44:	681b      	ldr	r3, [r3, #0]
 800fa46:	f003 0320 	and.w	r3, r3, #32
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	d009      	beq.n	800fa62 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800fa4e:	4b1e      	ldr	r3, [pc, #120]	@ (800fac8 <UART_SetConfig+0x904>)
 800fa50:	681b      	ldr	r3, [r3, #0]
 800fa52:	08db      	lsrs	r3, r3, #3
 800fa54:	f003 0303 	and.w	r3, r3, #3
 800fa58:	4a1d      	ldr	r2, [pc, #116]	@ (800fad0 <UART_SetConfig+0x90c>)
 800fa5a:	fa22 f303 	lsr.w	r3, r2, r3
 800fa5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800fa60:	e00f      	b.n	800fa82 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800fa62:	4b1b      	ldr	r3, [pc, #108]	@ (800fad0 <UART_SetConfig+0x90c>)
 800fa64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fa66:	e00c      	b.n	800fa82 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800fa68:	4b1a      	ldr	r3, [pc, #104]	@ (800fad4 <UART_SetConfig+0x910>)
 800fa6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fa6c:	e009      	b.n	800fa82 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fa6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fa72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fa74:	e005      	b.n	800fa82 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800fa76:	2300      	movs	r3, #0
 800fa78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800fa7a:	2301      	movs	r3, #1
 800fa7c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800fa80:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800fa82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	f000 81ee 	beq.w	800fe66 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800fa8a:	697b      	ldr	r3, [r7, #20]
 800fa8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa8e:	4a12      	ldr	r2, [pc, #72]	@ (800fad8 <UART_SetConfig+0x914>)
 800fa90:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fa94:	461a      	mov	r2, r3
 800fa96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fa98:	fbb3 f3f2 	udiv	r3, r3, r2
 800fa9c:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fa9e:	697b      	ldr	r3, [r7, #20]
 800faa0:	685a      	ldr	r2, [r3, #4]
 800faa2:	4613      	mov	r3, r2
 800faa4:	005b      	lsls	r3, r3, #1
 800faa6:	4413      	add	r3, r2
 800faa8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800faaa:	429a      	cmp	r2, r3
 800faac:	d305      	bcc.n	800faba <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800faae:	697b      	ldr	r3, [r7, #20]
 800fab0:	685b      	ldr	r3, [r3, #4]
 800fab2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fab4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fab6:	429a      	cmp	r2, r3
 800fab8:	d910      	bls.n	800fadc <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800faba:	2301      	movs	r3, #1
 800fabc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800fac0:	e1d1      	b.n	800fe66 <UART_SetConfig+0xca2>
 800fac2:	bf00      	nop
 800fac4:	40011c00 	.word	0x40011c00
 800fac8:	58024400 	.word	0x58024400
 800facc:	58000c00 	.word	0x58000c00
 800fad0:	03d09000 	.word	0x03d09000
 800fad4:	003d0900 	.word	0x003d0900
 800fad8:	080188dc 	.word	0x080188dc
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fadc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fade:	2200      	movs	r2, #0
 800fae0:	60bb      	str	r3, [r7, #8]
 800fae2:	60fa      	str	r2, [r7, #12]
 800fae4:	697b      	ldr	r3, [r7, #20]
 800fae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fae8:	4ac0      	ldr	r2, [pc, #768]	@ (800fdec <UART_SetConfig+0xc28>)
 800faea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800faee:	b29b      	uxth	r3, r3
 800faf0:	2200      	movs	r2, #0
 800faf2:	603b      	str	r3, [r7, #0]
 800faf4:	607a      	str	r2, [r7, #4]
 800faf6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fafa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800fafe:	f7f0 fe63 	bl	80007c8 <__aeabi_uldivmod>
 800fb02:	4602      	mov	r2, r0
 800fb04:	460b      	mov	r3, r1
 800fb06:	4610      	mov	r0, r2
 800fb08:	4619      	mov	r1, r3
 800fb0a:	f04f 0200 	mov.w	r2, #0
 800fb0e:	f04f 0300 	mov.w	r3, #0
 800fb12:	020b      	lsls	r3, r1, #8
 800fb14:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800fb18:	0202      	lsls	r2, r0, #8
 800fb1a:	6979      	ldr	r1, [r7, #20]
 800fb1c:	6849      	ldr	r1, [r1, #4]
 800fb1e:	0849      	lsrs	r1, r1, #1
 800fb20:	2000      	movs	r0, #0
 800fb22:	460c      	mov	r4, r1
 800fb24:	4605      	mov	r5, r0
 800fb26:	eb12 0804 	adds.w	r8, r2, r4
 800fb2a:	eb43 0905 	adc.w	r9, r3, r5
 800fb2e:	697b      	ldr	r3, [r7, #20]
 800fb30:	685b      	ldr	r3, [r3, #4]
 800fb32:	2200      	movs	r2, #0
 800fb34:	469a      	mov	sl, r3
 800fb36:	4693      	mov	fp, r2
 800fb38:	4652      	mov	r2, sl
 800fb3a:	465b      	mov	r3, fp
 800fb3c:	4640      	mov	r0, r8
 800fb3e:	4649      	mov	r1, r9
 800fb40:	f7f0 fe42 	bl	80007c8 <__aeabi_uldivmod>
 800fb44:	4602      	mov	r2, r0
 800fb46:	460b      	mov	r3, r1
 800fb48:	4613      	mov	r3, r2
 800fb4a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800fb4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb4e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fb52:	d308      	bcc.n	800fb66 <UART_SetConfig+0x9a2>
 800fb54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb56:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fb5a:	d204      	bcs.n	800fb66 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800fb5c:	697b      	ldr	r3, [r7, #20]
 800fb5e:	681b      	ldr	r3, [r3, #0]
 800fb60:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800fb62:	60da      	str	r2, [r3, #12]
 800fb64:	e17f      	b.n	800fe66 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800fb66:	2301      	movs	r3, #1
 800fb68:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800fb6c:	e17b      	b.n	800fe66 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fb6e:	697b      	ldr	r3, [r7, #20]
 800fb70:	69db      	ldr	r3, [r3, #28]
 800fb72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fb76:	f040 80bd 	bne.w	800fcf4 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800fb7a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800fb7e:	2b20      	cmp	r3, #32
 800fb80:	dc48      	bgt.n	800fc14 <UART_SetConfig+0xa50>
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	db7b      	blt.n	800fc7e <UART_SetConfig+0xaba>
 800fb86:	2b20      	cmp	r3, #32
 800fb88:	d879      	bhi.n	800fc7e <UART_SetConfig+0xaba>
 800fb8a:	a201      	add	r2, pc, #4	@ (adr r2, 800fb90 <UART_SetConfig+0x9cc>)
 800fb8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb90:	0800fc1b 	.word	0x0800fc1b
 800fb94:	0800fc23 	.word	0x0800fc23
 800fb98:	0800fc7f 	.word	0x0800fc7f
 800fb9c:	0800fc7f 	.word	0x0800fc7f
 800fba0:	0800fc2b 	.word	0x0800fc2b
 800fba4:	0800fc7f 	.word	0x0800fc7f
 800fba8:	0800fc7f 	.word	0x0800fc7f
 800fbac:	0800fc7f 	.word	0x0800fc7f
 800fbb0:	0800fc3b 	.word	0x0800fc3b
 800fbb4:	0800fc7f 	.word	0x0800fc7f
 800fbb8:	0800fc7f 	.word	0x0800fc7f
 800fbbc:	0800fc7f 	.word	0x0800fc7f
 800fbc0:	0800fc7f 	.word	0x0800fc7f
 800fbc4:	0800fc7f 	.word	0x0800fc7f
 800fbc8:	0800fc7f 	.word	0x0800fc7f
 800fbcc:	0800fc7f 	.word	0x0800fc7f
 800fbd0:	0800fc4b 	.word	0x0800fc4b
 800fbd4:	0800fc7f 	.word	0x0800fc7f
 800fbd8:	0800fc7f 	.word	0x0800fc7f
 800fbdc:	0800fc7f 	.word	0x0800fc7f
 800fbe0:	0800fc7f 	.word	0x0800fc7f
 800fbe4:	0800fc7f 	.word	0x0800fc7f
 800fbe8:	0800fc7f 	.word	0x0800fc7f
 800fbec:	0800fc7f 	.word	0x0800fc7f
 800fbf0:	0800fc7f 	.word	0x0800fc7f
 800fbf4:	0800fc7f 	.word	0x0800fc7f
 800fbf8:	0800fc7f 	.word	0x0800fc7f
 800fbfc:	0800fc7f 	.word	0x0800fc7f
 800fc00:	0800fc7f 	.word	0x0800fc7f
 800fc04:	0800fc7f 	.word	0x0800fc7f
 800fc08:	0800fc7f 	.word	0x0800fc7f
 800fc0c:	0800fc7f 	.word	0x0800fc7f
 800fc10:	0800fc71 	.word	0x0800fc71
 800fc14:	2b40      	cmp	r3, #64	@ 0x40
 800fc16:	d02e      	beq.n	800fc76 <UART_SetConfig+0xab2>
 800fc18:	e031      	b.n	800fc7e <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fc1a:	f7fa fa4d 	bl	800a0b8 <HAL_RCC_GetPCLK1Freq>
 800fc1e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800fc20:	e033      	b.n	800fc8a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fc22:	f7fa fa5f 	bl	800a0e4 <HAL_RCC_GetPCLK2Freq>
 800fc26:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800fc28:	e02f      	b.n	800fc8a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fc2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800fc2e:	4618      	mov	r0, r3
 800fc30:	f7fb fc84 	bl	800b53c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800fc34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fc38:	e027      	b.n	800fc8a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800fc3a:	f107 0318 	add.w	r3, r7, #24
 800fc3e:	4618      	mov	r0, r3
 800fc40:	f7fb fdd0 	bl	800b7e4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800fc44:	69fb      	ldr	r3, [r7, #28]
 800fc46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fc48:	e01f      	b.n	800fc8a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800fc4a:	4b69      	ldr	r3, [pc, #420]	@ (800fdf0 <UART_SetConfig+0xc2c>)
 800fc4c:	681b      	ldr	r3, [r3, #0]
 800fc4e:	f003 0320 	and.w	r3, r3, #32
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d009      	beq.n	800fc6a <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800fc56:	4b66      	ldr	r3, [pc, #408]	@ (800fdf0 <UART_SetConfig+0xc2c>)
 800fc58:	681b      	ldr	r3, [r3, #0]
 800fc5a:	08db      	lsrs	r3, r3, #3
 800fc5c:	f003 0303 	and.w	r3, r3, #3
 800fc60:	4a64      	ldr	r2, [pc, #400]	@ (800fdf4 <UART_SetConfig+0xc30>)
 800fc62:	fa22 f303 	lsr.w	r3, r2, r3
 800fc66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800fc68:	e00f      	b.n	800fc8a <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800fc6a:	4b62      	ldr	r3, [pc, #392]	@ (800fdf4 <UART_SetConfig+0xc30>)
 800fc6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fc6e:	e00c      	b.n	800fc8a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800fc70:	4b61      	ldr	r3, [pc, #388]	@ (800fdf8 <UART_SetConfig+0xc34>)
 800fc72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fc74:	e009      	b.n	800fc8a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fc76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fc7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fc7c:	e005      	b.n	800fc8a <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800fc7e:	2300      	movs	r3, #0
 800fc80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800fc82:	2301      	movs	r3, #1
 800fc84:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800fc88:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800fc8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	f000 80ea 	beq.w	800fe66 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fc92:	697b      	ldr	r3, [r7, #20]
 800fc94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fc96:	4a55      	ldr	r2, [pc, #340]	@ (800fdec <UART_SetConfig+0xc28>)
 800fc98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fc9c:	461a      	mov	r2, r3
 800fc9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fca0:	fbb3 f3f2 	udiv	r3, r3, r2
 800fca4:	005a      	lsls	r2, r3, #1
 800fca6:	697b      	ldr	r3, [r7, #20]
 800fca8:	685b      	ldr	r3, [r3, #4]
 800fcaa:	085b      	lsrs	r3, r3, #1
 800fcac:	441a      	add	r2, r3
 800fcae:	697b      	ldr	r3, [r7, #20]
 800fcb0:	685b      	ldr	r3, [r3, #4]
 800fcb2:	fbb2 f3f3 	udiv	r3, r2, r3
 800fcb6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fcb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fcba:	2b0f      	cmp	r3, #15
 800fcbc:	d916      	bls.n	800fcec <UART_SetConfig+0xb28>
 800fcbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fcc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fcc4:	d212      	bcs.n	800fcec <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800fcc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fcc8:	b29b      	uxth	r3, r3
 800fcca:	f023 030f 	bic.w	r3, r3, #15
 800fcce:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800fcd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fcd2:	085b      	lsrs	r3, r3, #1
 800fcd4:	b29b      	uxth	r3, r3
 800fcd6:	f003 0307 	and.w	r3, r3, #7
 800fcda:	b29a      	uxth	r2, r3
 800fcdc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800fcde:	4313      	orrs	r3, r2
 800fce0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800fce2:	697b      	ldr	r3, [r7, #20]
 800fce4:	681b      	ldr	r3, [r3, #0]
 800fce6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800fce8:	60da      	str	r2, [r3, #12]
 800fcea:	e0bc      	b.n	800fe66 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800fcec:	2301      	movs	r3, #1
 800fcee:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800fcf2:	e0b8      	b.n	800fe66 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800fcf4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800fcf8:	2b20      	cmp	r3, #32
 800fcfa:	dc4b      	bgt.n	800fd94 <UART_SetConfig+0xbd0>
 800fcfc:	2b00      	cmp	r3, #0
 800fcfe:	f2c0 8087 	blt.w	800fe10 <UART_SetConfig+0xc4c>
 800fd02:	2b20      	cmp	r3, #32
 800fd04:	f200 8084 	bhi.w	800fe10 <UART_SetConfig+0xc4c>
 800fd08:	a201      	add	r2, pc, #4	@ (adr r2, 800fd10 <UART_SetConfig+0xb4c>)
 800fd0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd0e:	bf00      	nop
 800fd10:	0800fd9b 	.word	0x0800fd9b
 800fd14:	0800fda3 	.word	0x0800fda3
 800fd18:	0800fe11 	.word	0x0800fe11
 800fd1c:	0800fe11 	.word	0x0800fe11
 800fd20:	0800fdab 	.word	0x0800fdab
 800fd24:	0800fe11 	.word	0x0800fe11
 800fd28:	0800fe11 	.word	0x0800fe11
 800fd2c:	0800fe11 	.word	0x0800fe11
 800fd30:	0800fdbb 	.word	0x0800fdbb
 800fd34:	0800fe11 	.word	0x0800fe11
 800fd38:	0800fe11 	.word	0x0800fe11
 800fd3c:	0800fe11 	.word	0x0800fe11
 800fd40:	0800fe11 	.word	0x0800fe11
 800fd44:	0800fe11 	.word	0x0800fe11
 800fd48:	0800fe11 	.word	0x0800fe11
 800fd4c:	0800fe11 	.word	0x0800fe11
 800fd50:	0800fdcb 	.word	0x0800fdcb
 800fd54:	0800fe11 	.word	0x0800fe11
 800fd58:	0800fe11 	.word	0x0800fe11
 800fd5c:	0800fe11 	.word	0x0800fe11
 800fd60:	0800fe11 	.word	0x0800fe11
 800fd64:	0800fe11 	.word	0x0800fe11
 800fd68:	0800fe11 	.word	0x0800fe11
 800fd6c:	0800fe11 	.word	0x0800fe11
 800fd70:	0800fe11 	.word	0x0800fe11
 800fd74:	0800fe11 	.word	0x0800fe11
 800fd78:	0800fe11 	.word	0x0800fe11
 800fd7c:	0800fe11 	.word	0x0800fe11
 800fd80:	0800fe11 	.word	0x0800fe11
 800fd84:	0800fe11 	.word	0x0800fe11
 800fd88:	0800fe11 	.word	0x0800fe11
 800fd8c:	0800fe11 	.word	0x0800fe11
 800fd90:	0800fe03 	.word	0x0800fe03
 800fd94:	2b40      	cmp	r3, #64	@ 0x40
 800fd96:	d037      	beq.n	800fe08 <UART_SetConfig+0xc44>
 800fd98:	e03a      	b.n	800fe10 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fd9a:	f7fa f98d 	bl	800a0b8 <HAL_RCC_GetPCLK1Freq>
 800fd9e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800fda0:	e03c      	b.n	800fe1c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fda2:	f7fa f99f 	bl	800a0e4 <HAL_RCC_GetPCLK2Freq>
 800fda6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800fda8:	e038      	b.n	800fe1c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fdaa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800fdae:	4618      	mov	r0, r3
 800fdb0:	f7fb fbc4 	bl	800b53c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800fdb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fdb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fdb8:	e030      	b.n	800fe1c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800fdba:	f107 0318 	add.w	r3, r7, #24
 800fdbe:	4618      	mov	r0, r3
 800fdc0:	f7fb fd10 	bl	800b7e4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800fdc4:	69fb      	ldr	r3, [r7, #28]
 800fdc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fdc8:	e028      	b.n	800fe1c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800fdca:	4b09      	ldr	r3, [pc, #36]	@ (800fdf0 <UART_SetConfig+0xc2c>)
 800fdcc:	681b      	ldr	r3, [r3, #0]
 800fdce:	f003 0320 	and.w	r3, r3, #32
 800fdd2:	2b00      	cmp	r3, #0
 800fdd4:	d012      	beq.n	800fdfc <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800fdd6:	4b06      	ldr	r3, [pc, #24]	@ (800fdf0 <UART_SetConfig+0xc2c>)
 800fdd8:	681b      	ldr	r3, [r3, #0]
 800fdda:	08db      	lsrs	r3, r3, #3
 800fddc:	f003 0303 	and.w	r3, r3, #3
 800fde0:	4a04      	ldr	r2, [pc, #16]	@ (800fdf4 <UART_SetConfig+0xc30>)
 800fde2:	fa22 f303 	lsr.w	r3, r2, r3
 800fde6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800fde8:	e018      	b.n	800fe1c <UART_SetConfig+0xc58>
 800fdea:	bf00      	nop
 800fdec:	080188dc 	.word	0x080188dc
 800fdf0:	58024400 	.word	0x58024400
 800fdf4:	03d09000 	.word	0x03d09000
 800fdf8:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800fdfc:	4b24      	ldr	r3, [pc, #144]	@ (800fe90 <UART_SetConfig+0xccc>)
 800fdfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fe00:	e00c      	b.n	800fe1c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800fe02:	4b24      	ldr	r3, [pc, #144]	@ (800fe94 <UART_SetConfig+0xcd0>)
 800fe04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fe06:	e009      	b.n	800fe1c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fe08:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fe0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fe0e:	e005      	b.n	800fe1c <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800fe10:	2300      	movs	r3, #0
 800fe12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800fe14:	2301      	movs	r3, #1
 800fe16:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800fe1a:	bf00      	nop
    }

    if (pclk != 0U)
 800fe1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe1e:	2b00      	cmp	r3, #0
 800fe20:	d021      	beq.n	800fe66 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fe22:	697b      	ldr	r3, [r7, #20]
 800fe24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe26:	4a1c      	ldr	r2, [pc, #112]	@ (800fe98 <UART_SetConfig+0xcd4>)
 800fe28:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fe2c:	461a      	mov	r2, r3
 800fe2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe30:	fbb3 f2f2 	udiv	r2, r3, r2
 800fe34:	697b      	ldr	r3, [r7, #20]
 800fe36:	685b      	ldr	r3, [r3, #4]
 800fe38:	085b      	lsrs	r3, r3, #1
 800fe3a:	441a      	add	r2, r3
 800fe3c:	697b      	ldr	r3, [r7, #20]
 800fe3e:	685b      	ldr	r3, [r3, #4]
 800fe40:	fbb2 f3f3 	udiv	r3, r2, r3
 800fe44:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fe46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe48:	2b0f      	cmp	r3, #15
 800fe4a:	d909      	bls.n	800fe60 <UART_SetConfig+0xc9c>
 800fe4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fe52:	d205      	bcs.n	800fe60 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800fe54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe56:	b29a      	uxth	r2, r3
 800fe58:	697b      	ldr	r3, [r7, #20]
 800fe5a:	681b      	ldr	r3, [r3, #0]
 800fe5c:	60da      	str	r2, [r3, #12]
 800fe5e:	e002      	b.n	800fe66 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800fe60:	2301      	movs	r3, #1
 800fe62:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800fe66:	697b      	ldr	r3, [r7, #20]
 800fe68:	2201      	movs	r2, #1
 800fe6a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800fe6e:	697b      	ldr	r3, [r7, #20]
 800fe70:	2201      	movs	r2, #1
 800fe72:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800fe76:	697b      	ldr	r3, [r7, #20]
 800fe78:	2200      	movs	r2, #0
 800fe7a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800fe7c:	697b      	ldr	r3, [r7, #20]
 800fe7e:	2200      	movs	r2, #0
 800fe80:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800fe82:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800fe86:	4618      	mov	r0, r3
 800fe88:	3748      	adds	r7, #72	@ 0x48
 800fe8a:	46bd      	mov	sp, r7
 800fe8c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800fe90:	03d09000 	.word	0x03d09000
 800fe94:	003d0900 	.word	0x003d0900
 800fe98:	080188dc 	.word	0x080188dc

0800fe9c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800fe9c:	b480      	push	{r7}
 800fe9e:	b083      	sub	sp, #12
 800fea0:	af00      	add	r7, sp, #0
 800fea2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fea8:	f003 0308 	and.w	r3, r3, #8
 800feac:	2b00      	cmp	r3, #0
 800feae:	d00a      	beq.n	800fec6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	681b      	ldr	r3, [r3, #0]
 800feb4:	685b      	ldr	r3, [r3, #4]
 800feb6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	681b      	ldr	r3, [r3, #0]
 800fec2:	430a      	orrs	r2, r1
 800fec4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800feca:	f003 0301 	and.w	r3, r3, #1
 800fece:	2b00      	cmp	r3, #0
 800fed0:	d00a      	beq.n	800fee8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	681b      	ldr	r3, [r3, #0]
 800fed6:	685b      	ldr	r3, [r3, #4]
 800fed8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	681b      	ldr	r3, [r3, #0]
 800fee4:	430a      	orrs	r2, r1
 800fee6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800feec:	f003 0302 	and.w	r3, r3, #2
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	d00a      	beq.n	800ff0a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800fef4:	687b      	ldr	r3, [r7, #4]
 800fef6:	681b      	ldr	r3, [r3, #0]
 800fef8:	685b      	ldr	r3, [r3, #4]
 800fefa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800fefe:	687b      	ldr	r3, [r7, #4]
 800ff00:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	681b      	ldr	r3, [r3, #0]
 800ff06:	430a      	orrs	r2, r1
 800ff08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff0e:	f003 0304 	and.w	r3, r3, #4
 800ff12:	2b00      	cmp	r3, #0
 800ff14:	d00a      	beq.n	800ff2c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	681b      	ldr	r3, [r3, #0]
 800ff1a:	685b      	ldr	r3, [r3, #4]
 800ff1c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	681b      	ldr	r3, [r3, #0]
 800ff28:	430a      	orrs	r2, r1
 800ff2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff30:	f003 0310 	and.w	r3, r3, #16
 800ff34:	2b00      	cmp	r3, #0
 800ff36:	d00a      	beq.n	800ff4e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	681b      	ldr	r3, [r3, #0]
 800ff3c:	689b      	ldr	r3, [r3, #8]
 800ff3e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	681b      	ldr	r3, [r3, #0]
 800ff4a:	430a      	orrs	r2, r1
 800ff4c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff52:	f003 0320 	and.w	r3, r3, #32
 800ff56:	2b00      	cmp	r3, #0
 800ff58:	d00a      	beq.n	800ff70 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	681b      	ldr	r3, [r3, #0]
 800ff5e:	689b      	ldr	r3, [r3, #8]
 800ff60:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ff64:	687b      	ldr	r3, [r7, #4]
 800ff66:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	681b      	ldr	r3, [r3, #0]
 800ff6c:	430a      	orrs	r2, r1
 800ff6e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d01a      	beq.n	800ffb2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	685b      	ldr	r3, [r3, #4]
 800ff82:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	681b      	ldr	r3, [r3, #0]
 800ff8e:	430a      	orrs	r2, r1
 800ff90:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ff92:	687b      	ldr	r3, [r7, #4]
 800ff94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ff96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ff9a:	d10a      	bne.n	800ffb2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	681b      	ldr	r3, [r3, #0]
 800ffa0:	685b      	ldr	r3, [r3, #4]
 800ffa2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ffaa:	687b      	ldr	r3, [r7, #4]
 800ffac:	681b      	ldr	r3, [r3, #0]
 800ffae:	430a      	orrs	r2, r1
 800ffb0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ffb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ffba:	2b00      	cmp	r3, #0
 800ffbc:	d00a      	beq.n	800ffd4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	681b      	ldr	r3, [r3, #0]
 800ffc2:	685b      	ldr	r3, [r3, #4]
 800ffc4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	681b      	ldr	r3, [r3, #0]
 800ffd0:	430a      	orrs	r2, r1
 800ffd2:	605a      	str	r2, [r3, #4]
  }
}
 800ffd4:	bf00      	nop
 800ffd6:	370c      	adds	r7, #12
 800ffd8:	46bd      	mov	sp, r7
 800ffda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffde:	4770      	bx	lr

0800ffe0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ffe0:	b580      	push	{r7, lr}
 800ffe2:	b098      	sub	sp, #96	@ 0x60
 800ffe4:	af02      	add	r7, sp, #8
 800ffe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	2200      	movs	r2, #0
 800ffec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800fff0:	f7f5 f9c2 	bl	8005378 <HAL_GetTick>
 800fff4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	681b      	ldr	r3, [r3, #0]
 800fffa:	681b      	ldr	r3, [r3, #0]
 800fffc:	f003 0308 	and.w	r3, r3, #8
 8010000:	2b08      	cmp	r3, #8
 8010002:	d12f      	bne.n	8010064 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010004:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010008:	9300      	str	r3, [sp, #0]
 801000a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801000c:	2200      	movs	r2, #0
 801000e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8010012:	6878      	ldr	r0, [r7, #4]
 8010014:	f000 f88e 	bl	8010134 <UART_WaitOnFlagUntilTimeout>
 8010018:	4603      	mov	r3, r0
 801001a:	2b00      	cmp	r3, #0
 801001c:	d022      	beq.n	8010064 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801001e:	687b      	ldr	r3, [r7, #4]
 8010020:	681b      	ldr	r3, [r3, #0]
 8010022:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010024:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010026:	e853 3f00 	ldrex	r3, [r3]
 801002a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801002c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801002e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010032:	653b      	str	r3, [r7, #80]	@ 0x50
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	681b      	ldr	r3, [r3, #0]
 8010038:	461a      	mov	r2, r3
 801003a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801003c:	647b      	str	r3, [r7, #68]	@ 0x44
 801003e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010040:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010042:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010044:	e841 2300 	strex	r3, r2, [r1]
 8010048:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801004a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801004c:	2b00      	cmp	r3, #0
 801004e:	d1e6      	bne.n	801001e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010050:	687b      	ldr	r3, [r7, #4]
 8010052:	2220      	movs	r2, #32
 8010054:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	2200      	movs	r2, #0
 801005c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010060:	2303      	movs	r3, #3
 8010062:	e063      	b.n	801012c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	681b      	ldr	r3, [r3, #0]
 8010068:	681b      	ldr	r3, [r3, #0]
 801006a:	f003 0304 	and.w	r3, r3, #4
 801006e:	2b04      	cmp	r3, #4
 8010070:	d149      	bne.n	8010106 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010072:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010076:	9300      	str	r3, [sp, #0]
 8010078:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801007a:	2200      	movs	r2, #0
 801007c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8010080:	6878      	ldr	r0, [r7, #4]
 8010082:	f000 f857 	bl	8010134 <UART_WaitOnFlagUntilTimeout>
 8010086:	4603      	mov	r3, r0
 8010088:	2b00      	cmp	r3, #0
 801008a:	d03c      	beq.n	8010106 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	681b      	ldr	r3, [r3, #0]
 8010090:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010094:	e853 3f00 	ldrex	r3, [r3]
 8010098:	623b      	str	r3, [r7, #32]
   return(result);
 801009a:	6a3b      	ldr	r3, [r7, #32]
 801009c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80100a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	681b      	ldr	r3, [r3, #0]
 80100a6:	461a      	mov	r2, r3
 80100a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80100aa:	633b      	str	r3, [r7, #48]	@ 0x30
 80100ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80100b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80100b2:	e841 2300 	strex	r3, r2, [r1]
 80100b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80100b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100ba:	2b00      	cmp	r3, #0
 80100bc:	d1e6      	bne.n	801008c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	681b      	ldr	r3, [r3, #0]
 80100c2:	3308      	adds	r3, #8
 80100c4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80100c6:	693b      	ldr	r3, [r7, #16]
 80100c8:	e853 3f00 	ldrex	r3, [r3]
 80100cc:	60fb      	str	r3, [r7, #12]
   return(result);
 80100ce:	68fb      	ldr	r3, [r7, #12]
 80100d0:	f023 0301 	bic.w	r3, r3, #1
 80100d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	681b      	ldr	r3, [r3, #0]
 80100da:	3308      	adds	r3, #8
 80100dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80100de:	61fa      	str	r2, [r7, #28]
 80100e0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100e2:	69b9      	ldr	r1, [r7, #24]
 80100e4:	69fa      	ldr	r2, [r7, #28]
 80100e6:	e841 2300 	strex	r3, r2, [r1]
 80100ea:	617b      	str	r3, [r7, #20]
   return(result);
 80100ec:	697b      	ldr	r3, [r7, #20]
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	d1e5      	bne.n	80100be <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	2220      	movs	r2, #32
 80100f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80100fa:	687b      	ldr	r3, [r7, #4]
 80100fc:	2200      	movs	r2, #0
 80100fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010102:	2303      	movs	r3, #3
 8010104:	e012      	b.n	801012c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	2220      	movs	r2, #32
 801010a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	2220      	movs	r2, #32
 8010112:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	2200      	movs	r2, #0
 801011a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801011c:	687b      	ldr	r3, [r7, #4]
 801011e:	2200      	movs	r2, #0
 8010120:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	2200      	movs	r2, #0
 8010126:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801012a:	2300      	movs	r3, #0
}
 801012c:	4618      	mov	r0, r3
 801012e:	3758      	adds	r7, #88	@ 0x58
 8010130:	46bd      	mov	sp, r7
 8010132:	bd80      	pop	{r7, pc}

08010134 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010134:	b580      	push	{r7, lr}
 8010136:	b084      	sub	sp, #16
 8010138:	af00      	add	r7, sp, #0
 801013a:	60f8      	str	r0, [r7, #12]
 801013c:	60b9      	str	r1, [r7, #8]
 801013e:	603b      	str	r3, [r7, #0]
 8010140:	4613      	mov	r3, r2
 8010142:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010144:	e04f      	b.n	80101e6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010146:	69bb      	ldr	r3, [r7, #24]
 8010148:	f1b3 3fff 	cmp.w	r3, #4294967295
 801014c:	d04b      	beq.n	80101e6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801014e:	f7f5 f913 	bl	8005378 <HAL_GetTick>
 8010152:	4602      	mov	r2, r0
 8010154:	683b      	ldr	r3, [r7, #0]
 8010156:	1ad3      	subs	r3, r2, r3
 8010158:	69ba      	ldr	r2, [r7, #24]
 801015a:	429a      	cmp	r2, r3
 801015c:	d302      	bcc.n	8010164 <UART_WaitOnFlagUntilTimeout+0x30>
 801015e:	69bb      	ldr	r3, [r7, #24]
 8010160:	2b00      	cmp	r3, #0
 8010162:	d101      	bne.n	8010168 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010164:	2303      	movs	r3, #3
 8010166:	e04e      	b.n	8010206 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010168:	68fb      	ldr	r3, [r7, #12]
 801016a:	681b      	ldr	r3, [r3, #0]
 801016c:	681b      	ldr	r3, [r3, #0]
 801016e:	f003 0304 	and.w	r3, r3, #4
 8010172:	2b00      	cmp	r3, #0
 8010174:	d037      	beq.n	80101e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010176:	68bb      	ldr	r3, [r7, #8]
 8010178:	2b80      	cmp	r3, #128	@ 0x80
 801017a:	d034      	beq.n	80101e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 801017c:	68bb      	ldr	r3, [r7, #8]
 801017e:	2b40      	cmp	r3, #64	@ 0x40
 8010180:	d031      	beq.n	80101e6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010182:	68fb      	ldr	r3, [r7, #12]
 8010184:	681b      	ldr	r3, [r3, #0]
 8010186:	69db      	ldr	r3, [r3, #28]
 8010188:	f003 0308 	and.w	r3, r3, #8
 801018c:	2b08      	cmp	r3, #8
 801018e:	d110      	bne.n	80101b2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010190:	68fb      	ldr	r3, [r7, #12]
 8010192:	681b      	ldr	r3, [r3, #0]
 8010194:	2208      	movs	r2, #8
 8010196:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010198:	68f8      	ldr	r0, [r7, #12]
 801019a:	f000 fa43 	bl	8010624 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801019e:	68fb      	ldr	r3, [r7, #12]
 80101a0:	2208      	movs	r2, #8
 80101a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80101a6:	68fb      	ldr	r3, [r7, #12]
 80101a8:	2200      	movs	r2, #0
 80101aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80101ae:	2301      	movs	r3, #1
 80101b0:	e029      	b.n	8010206 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80101b2:	68fb      	ldr	r3, [r7, #12]
 80101b4:	681b      	ldr	r3, [r3, #0]
 80101b6:	69db      	ldr	r3, [r3, #28]
 80101b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80101bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80101c0:	d111      	bne.n	80101e6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80101c2:	68fb      	ldr	r3, [r7, #12]
 80101c4:	681b      	ldr	r3, [r3, #0]
 80101c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80101ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80101cc:	68f8      	ldr	r0, [r7, #12]
 80101ce:	f000 fa29 	bl	8010624 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80101d2:	68fb      	ldr	r3, [r7, #12]
 80101d4:	2220      	movs	r2, #32
 80101d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80101da:	68fb      	ldr	r3, [r7, #12]
 80101dc:	2200      	movs	r2, #0
 80101de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80101e2:	2303      	movs	r3, #3
 80101e4:	e00f      	b.n	8010206 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80101e6:	68fb      	ldr	r3, [r7, #12]
 80101e8:	681b      	ldr	r3, [r3, #0]
 80101ea:	69da      	ldr	r2, [r3, #28]
 80101ec:	68bb      	ldr	r3, [r7, #8]
 80101ee:	4013      	ands	r3, r2
 80101f0:	68ba      	ldr	r2, [r7, #8]
 80101f2:	429a      	cmp	r2, r3
 80101f4:	bf0c      	ite	eq
 80101f6:	2301      	moveq	r3, #1
 80101f8:	2300      	movne	r3, #0
 80101fa:	b2db      	uxtb	r3, r3
 80101fc:	461a      	mov	r2, r3
 80101fe:	79fb      	ldrb	r3, [r7, #7]
 8010200:	429a      	cmp	r2, r3
 8010202:	d0a0      	beq.n	8010146 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010204:	2300      	movs	r3, #0
}
 8010206:	4618      	mov	r0, r3
 8010208:	3710      	adds	r7, #16
 801020a:	46bd      	mov	sp, r7
 801020c:	bd80      	pop	{r7, pc}
	...

08010210 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010210:	b480      	push	{r7}
 8010212:	b0a3      	sub	sp, #140	@ 0x8c
 8010214:	af00      	add	r7, sp, #0
 8010216:	60f8      	str	r0, [r7, #12]
 8010218:	60b9      	str	r1, [r7, #8]
 801021a:	4613      	mov	r3, r2
 801021c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 801021e:	68fb      	ldr	r3, [r7, #12]
 8010220:	68ba      	ldr	r2, [r7, #8]
 8010222:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8010224:	68fb      	ldr	r3, [r7, #12]
 8010226:	88fa      	ldrh	r2, [r7, #6]
 8010228:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 801022c:	68fb      	ldr	r3, [r7, #12]
 801022e:	88fa      	ldrh	r2, [r7, #6]
 8010230:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8010234:	68fb      	ldr	r3, [r7, #12]
 8010236:	2200      	movs	r2, #0
 8010238:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 801023a:	68fb      	ldr	r3, [r7, #12]
 801023c:	689b      	ldr	r3, [r3, #8]
 801023e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010242:	d10e      	bne.n	8010262 <UART_Start_Receive_IT+0x52>
 8010244:	68fb      	ldr	r3, [r7, #12]
 8010246:	691b      	ldr	r3, [r3, #16]
 8010248:	2b00      	cmp	r3, #0
 801024a:	d105      	bne.n	8010258 <UART_Start_Receive_IT+0x48>
 801024c:	68fb      	ldr	r3, [r7, #12]
 801024e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8010252:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010256:	e02d      	b.n	80102b4 <UART_Start_Receive_IT+0xa4>
 8010258:	68fb      	ldr	r3, [r7, #12]
 801025a:	22ff      	movs	r2, #255	@ 0xff
 801025c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010260:	e028      	b.n	80102b4 <UART_Start_Receive_IT+0xa4>
 8010262:	68fb      	ldr	r3, [r7, #12]
 8010264:	689b      	ldr	r3, [r3, #8]
 8010266:	2b00      	cmp	r3, #0
 8010268:	d10d      	bne.n	8010286 <UART_Start_Receive_IT+0x76>
 801026a:	68fb      	ldr	r3, [r7, #12]
 801026c:	691b      	ldr	r3, [r3, #16]
 801026e:	2b00      	cmp	r3, #0
 8010270:	d104      	bne.n	801027c <UART_Start_Receive_IT+0x6c>
 8010272:	68fb      	ldr	r3, [r7, #12]
 8010274:	22ff      	movs	r2, #255	@ 0xff
 8010276:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801027a:	e01b      	b.n	80102b4 <UART_Start_Receive_IT+0xa4>
 801027c:	68fb      	ldr	r3, [r7, #12]
 801027e:	227f      	movs	r2, #127	@ 0x7f
 8010280:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010284:	e016      	b.n	80102b4 <UART_Start_Receive_IT+0xa4>
 8010286:	68fb      	ldr	r3, [r7, #12]
 8010288:	689b      	ldr	r3, [r3, #8]
 801028a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801028e:	d10d      	bne.n	80102ac <UART_Start_Receive_IT+0x9c>
 8010290:	68fb      	ldr	r3, [r7, #12]
 8010292:	691b      	ldr	r3, [r3, #16]
 8010294:	2b00      	cmp	r3, #0
 8010296:	d104      	bne.n	80102a2 <UART_Start_Receive_IT+0x92>
 8010298:	68fb      	ldr	r3, [r7, #12]
 801029a:	227f      	movs	r2, #127	@ 0x7f
 801029c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80102a0:	e008      	b.n	80102b4 <UART_Start_Receive_IT+0xa4>
 80102a2:	68fb      	ldr	r3, [r7, #12]
 80102a4:	223f      	movs	r2, #63	@ 0x3f
 80102a6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80102aa:	e003      	b.n	80102b4 <UART_Start_Receive_IT+0xa4>
 80102ac:	68fb      	ldr	r3, [r7, #12]
 80102ae:	2200      	movs	r2, #0
 80102b0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80102b4:	68fb      	ldr	r3, [r7, #12]
 80102b6:	2200      	movs	r2, #0
 80102b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80102bc:	68fb      	ldr	r3, [r7, #12]
 80102be:	2222      	movs	r2, #34	@ 0x22
 80102c0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80102c4:	68fb      	ldr	r3, [r7, #12]
 80102c6:	681b      	ldr	r3, [r3, #0]
 80102c8:	3308      	adds	r3, #8
 80102ca:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80102ce:	e853 3f00 	ldrex	r3, [r3]
 80102d2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80102d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80102d6:	f043 0301 	orr.w	r3, r3, #1
 80102da:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80102de:	68fb      	ldr	r3, [r7, #12]
 80102e0:	681b      	ldr	r3, [r3, #0]
 80102e2:	3308      	adds	r3, #8
 80102e4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80102e8:	673a      	str	r2, [r7, #112]	@ 0x70
 80102ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102ec:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80102ee:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80102f0:	e841 2300 	strex	r3, r2, [r1]
 80102f4:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80102f6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80102f8:	2b00      	cmp	r3, #0
 80102fa:	d1e3      	bne.n	80102c4 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80102fc:	68fb      	ldr	r3, [r7, #12]
 80102fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010300:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010304:	d14f      	bne.n	80103a6 <UART_Start_Receive_IT+0x196>
 8010306:	68fb      	ldr	r3, [r7, #12]
 8010308:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801030c:	88fa      	ldrh	r2, [r7, #6]
 801030e:	429a      	cmp	r2, r3
 8010310:	d349      	bcc.n	80103a6 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010312:	68fb      	ldr	r3, [r7, #12]
 8010314:	689b      	ldr	r3, [r3, #8]
 8010316:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801031a:	d107      	bne.n	801032c <UART_Start_Receive_IT+0x11c>
 801031c:	68fb      	ldr	r3, [r7, #12]
 801031e:	691b      	ldr	r3, [r3, #16]
 8010320:	2b00      	cmp	r3, #0
 8010322:	d103      	bne.n	801032c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8010324:	68fb      	ldr	r3, [r7, #12]
 8010326:	4a47      	ldr	r2, [pc, #284]	@ (8010444 <UART_Start_Receive_IT+0x234>)
 8010328:	675a      	str	r2, [r3, #116]	@ 0x74
 801032a:	e002      	b.n	8010332 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 801032c:	68fb      	ldr	r3, [r7, #12]
 801032e:	4a46      	ldr	r2, [pc, #280]	@ (8010448 <UART_Start_Receive_IT+0x238>)
 8010330:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8010332:	68fb      	ldr	r3, [r7, #12]
 8010334:	691b      	ldr	r3, [r3, #16]
 8010336:	2b00      	cmp	r3, #0
 8010338:	d01a      	beq.n	8010370 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801033a:	68fb      	ldr	r3, [r7, #12]
 801033c:	681b      	ldr	r3, [r3, #0]
 801033e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010340:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010342:	e853 3f00 	ldrex	r3, [r3]
 8010346:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8010348:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801034a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801034e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8010352:	68fb      	ldr	r3, [r7, #12]
 8010354:	681b      	ldr	r3, [r3, #0]
 8010356:	461a      	mov	r2, r3
 8010358:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801035c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801035e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010360:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8010362:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8010364:	e841 2300 	strex	r3, r2, [r1]
 8010368:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 801036a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801036c:	2b00      	cmp	r3, #0
 801036e:	d1e4      	bne.n	801033a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8010370:	68fb      	ldr	r3, [r7, #12]
 8010372:	681b      	ldr	r3, [r3, #0]
 8010374:	3308      	adds	r3, #8
 8010376:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010378:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801037a:	e853 3f00 	ldrex	r3, [r3]
 801037e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010382:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010386:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010388:	68fb      	ldr	r3, [r7, #12]
 801038a:	681b      	ldr	r3, [r3, #0]
 801038c:	3308      	adds	r3, #8
 801038e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8010390:	64ba      	str	r2, [r7, #72]	@ 0x48
 8010392:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010394:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010396:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010398:	e841 2300 	strex	r3, r2, [r1]
 801039c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 801039e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80103a0:	2b00      	cmp	r3, #0
 80103a2:	d1e5      	bne.n	8010370 <UART_Start_Receive_IT+0x160>
 80103a4:	e046      	b.n	8010434 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80103a6:	68fb      	ldr	r3, [r7, #12]
 80103a8:	689b      	ldr	r3, [r3, #8]
 80103aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80103ae:	d107      	bne.n	80103c0 <UART_Start_Receive_IT+0x1b0>
 80103b0:	68fb      	ldr	r3, [r7, #12]
 80103b2:	691b      	ldr	r3, [r3, #16]
 80103b4:	2b00      	cmp	r3, #0
 80103b6:	d103      	bne.n	80103c0 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80103b8:	68fb      	ldr	r3, [r7, #12]
 80103ba:	4a24      	ldr	r2, [pc, #144]	@ (801044c <UART_Start_Receive_IT+0x23c>)
 80103bc:	675a      	str	r2, [r3, #116]	@ 0x74
 80103be:	e002      	b.n	80103c6 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80103c0:	68fb      	ldr	r3, [r7, #12]
 80103c2:	4a23      	ldr	r2, [pc, #140]	@ (8010450 <UART_Start_Receive_IT+0x240>)
 80103c4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80103c6:	68fb      	ldr	r3, [r7, #12]
 80103c8:	691b      	ldr	r3, [r3, #16]
 80103ca:	2b00      	cmp	r3, #0
 80103cc:	d019      	beq.n	8010402 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80103ce:	68fb      	ldr	r3, [r7, #12]
 80103d0:	681b      	ldr	r3, [r3, #0]
 80103d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80103d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103d6:	e853 3f00 	ldrex	r3, [r3]
 80103da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80103dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103de:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80103e2:	677b      	str	r3, [r7, #116]	@ 0x74
 80103e4:	68fb      	ldr	r3, [r7, #12]
 80103e6:	681b      	ldr	r3, [r3, #0]
 80103e8:	461a      	mov	r2, r3
 80103ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80103ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80103ee:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80103f0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80103f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80103f4:	e841 2300 	strex	r3, r2, [r1]
 80103f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80103fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80103fc:	2b00      	cmp	r3, #0
 80103fe:	d1e6      	bne.n	80103ce <UART_Start_Receive_IT+0x1be>
 8010400:	e018      	b.n	8010434 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8010402:	68fb      	ldr	r3, [r7, #12]
 8010404:	681b      	ldr	r3, [r3, #0]
 8010406:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010408:	697b      	ldr	r3, [r7, #20]
 801040a:	e853 3f00 	ldrex	r3, [r3]
 801040e:	613b      	str	r3, [r7, #16]
   return(result);
 8010410:	693b      	ldr	r3, [r7, #16]
 8010412:	f043 0320 	orr.w	r3, r3, #32
 8010416:	67bb      	str	r3, [r7, #120]	@ 0x78
 8010418:	68fb      	ldr	r3, [r7, #12]
 801041a:	681b      	ldr	r3, [r3, #0]
 801041c:	461a      	mov	r2, r3
 801041e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010420:	623b      	str	r3, [r7, #32]
 8010422:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010424:	69f9      	ldr	r1, [r7, #28]
 8010426:	6a3a      	ldr	r2, [r7, #32]
 8010428:	e841 2300 	strex	r3, r2, [r1]
 801042c:	61bb      	str	r3, [r7, #24]
   return(result);
 801042e:	69bb      	ldr	r3, [r7, #24]
 8010430:	2b00      	cmp	r3, #0
 8010432:	d1e6      	bne.n	8010402 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8010434:	2300      	movs	r3, #0
}
 8010436:	4618      	mov	r0, r3
 8010438:	378c      	adds	r7, #140	@ 0x8c
 801043a:	46bd      	mov	sp, r7
 801043c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010440:	4770      	bx	lr
 8010442:	bf00      	nop
 8010444:	08011479 	.word	0x08011479
 8010448:	08011119 	.word	0x08011119
 801044c:	08010f61 	.word	0x08010f61
 8010450:	08010da9 	.word	0x08010da9

08010454 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010454:	b580      	push	{r7, lr}
 8010456:	b096      	sub	sp, #88	@ 0x58
 8010458:	af00      	add	r7, sp, #0
 801045a:	60f8      	str	r0, [r7, #12]
 801045c:	60b9      	str	r1, [r7, #8]
 801045e:	4613      	mov	r3, r2
 8010460:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8010462:	68fb      	ldr	r3, [r7, #12]
 8010464:	68ba      	ldr	r2, [r7, #8]
 8010466:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8010468:	68fb      	ldr	r3, [r7, #12]
 801046a:	88fa      	ldrh	r2, [r7, #6]
 801046c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010470:	68fb      	ldr	r3, [r7, #12]
 8010472:	2200      	movs	r2, #0
 8010474:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010478:	68fb      	ldr	r3, [r7, #12]
 801047a:	2222      	movs	r2, #34	@ 0x22
 801047c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8010480:	68fb      	ldr	r3, [r7, #12]
 8010482:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010486:	2b00      	cmp	r3, #0
 8010488:	d02d      	beq.n	80104e6 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 801048a:	68fb      	ldr	r3, [r7, #12]
 801048c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010490:	4a40      	ldr	r2, [pc, #256]	@ (8010594 <UART_Start_Receive_DMA+0x140>)
 8010492:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8010494:	68fb      	ldr	r3, [r7, #12]
 8010496:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801049a:	4a3f      	ldr	r2, [pc, #252]	@ (8010598 <UART_Start_Receive_DMA+0x144>)
 801049c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 801049e:	68fb      	ldr	r3, [r7, #12]
 80104a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80104a4:	4a3d      	ldr	r2, [pc, #244]	@ (801059c <UART_Start_Receive_DMA+0x148>)
 80104a6:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80104a8:	68fb      	ldr	r3, [r7, #12]
 80104aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80104ae:	2200      	movs	r2, #0
 80104b0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80104b2:	68fb      	ldr	r3, [r7, #12]
 80104b4:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80104b8:	68fb      	ldr	r3, [r7, #12]
 80104ba:	681b      	ldr	r3, [r3, #0]
 80104bc:	3324      	adds	r3, #36	@ 0x24
 80104be:	4619      	mov	r1, r3
 80104c0:	68fb      	ldr	r3, [r7, #12]
 80104c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80104c4:	461a      	mov	r2, r3
 80104c6:	88fb      	ldrh	r3, [r7, #6]
 80104c8:	f7f5 fc6c 	bl	8005da4 <HAL_DMA_Start_IT>
 80104cc:	4603      	mov	r3, r0
 80104ce:	2b00      	cmp	r3, #0
 80104d0:	d009      	beq.n	80104e6 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80104d2:	68fb      	ldr	r3, [r7, #12]
 80104d4:	2210      	movs	r2, #16
 80104d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80104da:	68fb      	ldr	r3, [r7, #12]
 80104dc:	2220      	movs	r2, #32
 80104de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80104e2:	2301      	movs	r3, #1
 80104e4:	e051      	b.n	801058a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80104e6:	68fb      	ldr	r3, [r7, #12]
 80104e8:	691b      	ldr	r3, [r3, #16]
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	d018      	beq.n	8010520 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80104ee:	68fb      	ldr	r3, [r7, #12]
 80104f0:	681b      	ldr	r3, [r3, #0]
 80104f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80104f6:	e853 3f00 	ldrex	r3, [r3]
 80104fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80104fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010502:	657b      	str	r3, [r7, #84]	@ 0x54
 8010504:	68fb      	ldr	r3, [r7, #12]
 8010506:	681b      	ldr	r3, [r3, #0]
 8010508:	461a      	mov	r2, r3
 801050a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801050c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801050e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010510:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010512:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010514:	e841 2300 	strex	r3, r2, [r1]
 8010518:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 801051a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801051c:	2b00      	cmp	r3, #0
 801051e:	d1e6      	bne.n	80104ee <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010520:	68fb      	ldr	r3, [r7, #12]
 8010522:	681b      	ldr	r3, [r3, #0]
 8010524:	3308      	adds	r3, #8
 8010526:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801052a:	e853 3f00 	ldrex	r3, [r3]
 801052e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010532:	f043 0301 	orr.w	r3, r3, #1
 8010536:	653b      	str	r3, [r7, #80]	@ 0x50
 8010538:	68fb      	ldr	r3, [r7, #12]
 801053a:	681b      	ldr	r3, [r3, #0]
 801053c:	3308      	adds	r3, #8
 801053e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010540:	637a      	str	r2, [r7, #52]	@ 0x34
 8010542:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010544:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010546:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010548:	e841 2300 	strex	r3, r2, [r1]
 801054c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 801054e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010550:	2b00      	cmp	r3, #0
 8010552:	d1e5      	bne.n	8010520 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010554:	68fb      	ldr	r3, [r7, #12]
 8010556:	681b      	ldr	r3, [r3, #0]
 8010558:	3308      	adds	r3, #8
 801055a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801055c:	697b      	ldr	r3, [r7, #20]
 801055e:	e853 3f00 	ldrex	r3, [r3]
 8010562:	613b      	str	r3, [r7, #16]
   return(result);
 8010564:	693b      	ldr	r3, [r7, #16]
 8010566:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801056a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801056c:	68fb      	ldr	r3, [r7, #12]
 801056e:	681b      	ldr	r3, [r3, #0]
 8010570:	3308      	adds	r3, #8
 8010572:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010574:	623a      	str	r2, [r7, #32]
 8010576:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010578:	69f9      	ldr	r1, [r7, #28]
 801057a:	6a3a      	ldr	r2, [r7, #32]
 801057c:	e841 2300 	strex	r3, r2, [r1]
 8010580:	61bb      	str	r3, [r7, #24]
   return(result);
 8010582:	69bb      	ldr	r3, [r7, #24]
 8010584:	2b00      	cmp	r3, #0
 8010586:	d1e5      	bne.n	8010554 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8010588:	2300      	movs	r3, #0
}
 801058a:	4618      	mov	r0, r3
 801058c:	3758      	adds	r7, #88	@ 0x58
 801058e:	46bd      	mov	sp, r7
 8010590:	bd80      	pop	{r7, pc}
 8010592:	bf00      	nop
 8010594:	080106f1 	.word	0x080106f1
 8010598:	08010819 	.word	0x08010819
 801059c:	08010857 	.word	0x08010857

080105a0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80105a0:	b480      	push	{r7}
 80105a2:	b08f      	sub	sp, #60	@ 0x3c
 80105a4:	af00      	add	r7, sp, #0
 80105a6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	681b      	ldr	r3, [r3, #0]
 80105ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105ae:	6a3b      	ldr	r3, [r7, #32]
 80105b0:	e853 3f00 	ldrex	r3, [r3]
 80105b4:	61fb      	str	r3, [r7, #28]
   return(result);
 80105b6:	69fb      	ldr	r3, [r7, #28]
 80105b8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80105bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	681b      	ldr	r3, [r3, #0]
 80105c2:	461a      	mov	r2, r3
 80105c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80105c8:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80105cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80105ce:	e841 2300 	strex	r3, r2, [r1]
 80105d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80105d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105d6:	2b00      	cmp	r3, #0
 80105d8:	d1e6      	bne.n	80105a8 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	681b      	ldr	r3, [r3, #0]
 80105de:	3308      	adds	r3, #8
 80105e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105e2:	68fb      	ldr	r3, [r7, #12]
 80105e4:	e853 3f00 	ldrex	r3, [r3]
 80105e8:	60bb      	str	r3, [r7, #8]
   return(result);
 80105ea:	68bb      	ldr	r3, [r7, #8]
 80105ec:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80105f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	681b      	ldr	r3, [r3, #0]
 80105f6:	3308      	adds	r3, #8
 80105f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80105fa:	61ba      	str	r2, [r7, #24]
 80105fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105fe:	6979      	ldr	r1, [r7, #20]
 8010600:	69ba      	ldr	r2, [r7, #24]
 8010602:	e841 2300 	strex	r3, r2, [r1]
 8010606:	613b      	str	r3, [r7, #16]
   return(result);
 8010608:	693b      	ldr	r3, [r7, #16]
 801060a:	2b00      	cmp	r3, #0
 801060c:	d1e5      	bne.n	80105da <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801060e:	687b      	ldr	r3, [r7, #4]
 8010610:	2220      	movs	r2, #32
 8010612:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8010616:	bf00      	nop
 8010618:	373c      	adds	r7, #60	@ 0x3c
 801061a:	46bd      	mov	sp, r7
 801061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010620:	4770      	bx	lr
	...

08010624 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010624:	b480      	push	{r7}
 8010626:	b095      	sub	sp, #84	@ 0x54
 8010628:	af00      	add	r7, sp, #0
 801062a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	681b      	ldr	r3, [r3, #0]
 8010630:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010632:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010634:	e853 3f00 	ldrex	r3, [r3]
 8010638:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801063a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801063c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010640:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	681b      	ldr	r3, [r3, #0]
 8010646:	461a      	mov	r2, r3
 8010648:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801064a:	643b      	str	r3, [r7, #64]	@ 0x40
 801064c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801064e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010650:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010652:	e841 2300 	strex	r3, r2, [r1]
 8010656:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010658:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801065a:	2b00      	cmp	r3, #0
 801065c:	d1e6      	bne.n	801062c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	681b      	ldr	r3, [r3, #0]
 8010662:	3308      	adds	r3, #8
 8010664:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010666:	6a3b      	ldr	r3, [r7, #32]
 8010668:	e853 3f00 	ldrex	r3, [r3]
 801066c:	61fb      	str	r3, [r7, #28]
   return(result);
 801066e:	69fa      	ldr	r2, [r7, #28]
 8010670:	4b1e      	ldr	r3, [pc, #120]	@ (80106ec <UART_EndRxTransfer+0xc8>)
 8010672:	4013      	ands	r3, r2
 8010674:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	681b      	ldr	r3, [r3, #0]
 801067a:	3308      	adds	r3, #8
 801067c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801067e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010680:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010682:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010684:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010686:	e841 2300 	strex	r3, r2, [r1]
 801068a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801068c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801068e:	2b00      	cmp	r3, #0
 8010690:	d1e5      	bne.n	801065e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010696:	2b01      	cmp	r3, #1
 8010698:	d118      	bne.n	80106cc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801069a:	687b      	ldr	r3, [r7, #4]
 801069c:	681b      	ldr	r3, [r3, #0]
 801069e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106a0:	68fb      	ldr	r3, [r7, #12]
 80106a2:	e853 3f00 	ldrex	r3, [r3]
 80106a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80106a8:	68bb      	ldr	r3, [r7, #8]
 80106aa:	f023 0310 	bic.w	r3, r3, #16
 80106ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	681b      	ldr	r3, [r3, #0]
 80106b4:	461a      	mov	r2, r3
 80106b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80106b8:	61bb      	str	r3, [r7, #24]
 80106ba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106bc:	6979      	ldr	r1, [r7, #20]
 80106be:	69ba      	ldr	r2, [r7, #24]
 80106c0:	e841 2300 	strex	r3, r2, [r1]
 80106c4:	613b      	str	r3, [r7, #16]
   return(result);
 80106c6:	693b      	ldr	r3, [r7, #16]
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	d1e6      	bne.n	801069a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	2220      	movs	r2, #32
 80106d0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	2200      	movs	r2, #0
 80106d8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	2200      	movs	r2, #0
 80106de:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80106e0:	bf00      	nop
 80106e2:	3754      	adds	r7, #84	@ 0x54
 80106e4:	46bd      	mov	sp, r7
 80106e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ea:	4770      	bx	lr
 80106ec:	effffffe 	.word	0xeffffffe

080106f0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80106f0:	b580      	push	{r7, lr}
 80106f2:	b09c      	sub	sp, #112	@ 0x70
 80106f4:	af00      	add	r7, sp, #0
 80106f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80106fc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	69db      	ldr	r3, [r3, #28]
 8010702:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010706:	d071      	beq.n	80107ec <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 8010708:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801070a:	2200      	movs	r2, #0
 801070c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010710:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010712:	681b      	ldr	r3, [r3, #0]
 8010714:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010716:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010718:	e853 3f00 	ldrex	r3, [r3]
 801071c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801071e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010720:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010724:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010726:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010728:	681b      	ldr	r3, [r3, #0]
 801072a:	461a      	mov	r2, r3
 801072c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801072e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010730:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010732:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010734:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010736:	e841 2300 	strex	r3, r2, [r1]
 801073a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801073c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801073e:	2b00      	cmp	r3, #0
 8010740:	d1e6      	bne.n	8010710 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010742:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010744:	681b      	ldr	r3, [r3, #0]
 8010746:	3308      	adds	r3, #8
 8010748:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801074a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801074c:	e853 3f00 	ldrex	r3, [r3]
 8010750:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010752:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010754:	f023 0301 	bic.w	r3, r3, #1
 8010758:	667b      	str	r3, [r7, #100]	@ 0x64
 801075a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801075c:	681b      	ldr	r3, [r3, #0]
 801075e:	3308      	adds	r3, #8
 8010760:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010762:	647a      	str	r2, [r7, #68]	@ 0x44
 8010764:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010766:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010768:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801076a:	e841 2300 	strex	r3, r2, [r1]
 801076e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010770:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010772:	2b00      	cmp	r3, #0
 8010774:	d1e5      	bne.n	8010742 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010776:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010778:	681b      	ldr	r3, [r3, #0]
 801077a:	3308      	adds	r3, #8
 801077c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801077e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010780:	e853 3f00 	ldrex	r3, [r3]
 8010784:	623b      	str	r3, [r7, #32]
   return(result);
 8010786:	6a3b      	ldr	r3, [r7, #32]
 8010788:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801078c:	663b      	str	r3, [r7, #96]	@ 0x60
 801078e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010790:	681b      	ldr	r3, [r3, #0]
 8010792:	3308      	adds	r3, #8
 8010794:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8010796:	633a      	str	r2, [r7, #48]	@ 0x30
 8010798:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801079a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801079c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801079e:	e841 2300 	strex	r3, r2, [r1]
 80107a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80107a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80107a6:	2b00      	cmp	r3, #0
 80107a8:	d1e5      	bne.n	8010776 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80107aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107ac:	2220      	movs	r2, #32
 80107ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80107b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80107b6:	2b01      	cmp	r3, #1
 80107b8:	d118      	bne.n	80107ec <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80107ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107bc:	681b      	ldr	r3, [r3, #0]
 80107be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107c0:	693b      	ldr	r3, [r7, #16]
 80107c2:	e853 3f00 	ldrex	r3, [r3]
 80107c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80107c8:	68fb      	ldr	r3, [r7, #12]
 80107ca:	f023 0310 	bic.w	r3, r3, #16
 80107ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80107d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107d2:	681b      	ldr	r3, [r3, #0]
 80107d4:	461a      	mov	r2, r3
 80107d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80107d8:	61fb      	str	r3, [r7, #28]
 80107da:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107dc:	69b9      	ldr	r1, [r7, #24]
 80107de:	69fa      	ldr	r2, [r7, #28]
 80107e0:	e841 2300 	strex	r3, r2, [r1]
 80107e4:	617b      	str	r3, [r7, #20]
   return(result);
 80107e6:	697b      	ldr	r3, [r7, #20]
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d1e6      	bne.n	80107ba <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80107ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107ee:	2200      	movs	r2, #0
 80107f0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80107f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80107f6:	2b01      	cmp	r3, #1
 80107f8:	d107      	bne.n	801080a <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80107fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107fc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010800:	4619      	mov	r1, r3
 8010802:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8010804:	f7fe fcd2 	bl	800f1ac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010808:	e002      	b.n	8010810 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 801080a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801080c:	f7f1 f9c0 	bl	8001b90 <HAL_UART_RxCpltCallback>
}
 8010810:	bf00      	nop
 8010812:	3770      	adds	r7, #112	@ 0x70
 8010814:	46bd      	mov	sp, r7
 8010816:	bd80      	pop	{r7, pc}

08010818 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010818:	b580      	push	{r7, lr}
 801081a:	b084      	sub	sp, #16
 801081c:	af00      	add	r7, sp, #0
 801081e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010824:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	2201      	movs	r2, #1
 801082a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801082c:	68fb      	ldr	r3, [r7, #12]
 801082e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010830:	2b01      	cmp	r3, #1
 8010832:	d109      	bne.n	8010848 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8010834:	68fb      	ldr	r3, [r7, #12]
 8010836:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801083a:	085b      	lsrs	r3, r3, #1
 801083c:	b29b      	uxth	r3, r3
 801083e:	4619      	mov	r1, r3
 8010840:	68f8      	ldr	r0, [r7, #12]
 8010842:	f7fe fcb3 	bl	800f1ac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010846:	e002      	b.n	801084e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8010848:	68f8      	ldr	r0, [r7, #12]
 801084a:	f7fe fc91 	bl	800f170 <HAL_UART_RxHalfCpltCallback>
}
 801084e:	bf00      	nop
 8010850:	3710      	adds	r7, #16
 8010852:	46bd      	mov	sp, r7
 8010854:	bd80      	pop	{r7, pc}

08010856 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8010856:	b580      	push	{r7, lr}
 8010858:	b086      	sub	sp, #24
 801085a:	af00      	add	r7, sp, #0
 801085c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010862:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8010864:	697b      	ldr	r3, [r7, #20]
 8010866:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801086a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 801086c:	697b      	ldr	r3, [r7, #20]
 801086e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010872:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8010874:	697b      	ldr	r3, [r7, #20]
 8010876:	681b      	ldr	r3, [r3, #0]
 8010878:	689b      	ldr	r3, [r3, #8]
 801087a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801087e:	2b80      	cmp	r3, #128	@ 0x80
 8010880:	d109      	bne.n	8010896 <UART_DMAError+0x40>
 8010882:	693b      	ldr	r3, [r7, #16]
 8010884:	2b21      	cmp	r3, #33	@ 0x21
 8010886:	d106      	bne.n	8010896 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8010888:	697b      	ldr	r3, [r7, #20]
 801088a:	2200      	movs	r2, #0
 801088c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8010890:	6978      	ldr	r0, [r7, #20]
 8010892:	f7ff fe85 	bl	80105a0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8010896:	697b      	ldr	r3, [r7, #20]
 8010898:	681b      	ldr	r3, [r3, #0]
 801089a:	689b      	ldr	r3, [r3, #8]
 801089c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80108a0:	2b40      	cmp	r3, #64	@ 0x40
 80108a2:	d109      	bne.n	80108b8 <UART_DMAError+0x62>
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	2b22      	cmp	r3, #34	@ 0x22
 80108a8:	d106      	bne.n	80108b8 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80108aa:	697b      	ldr	r3, [r7, #20]
 80108ac:	2200      	movs	r2, #0
 80108ae:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80108b2:	6978      	ldr	r0, [r7, #20]
 80108b4:	f7ff feb6 	bl	8010624 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80108b8:	697b      	ldr	r3, [r7, #20]
 80108ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80108be:	f043 0210 	orr.w	r2, r3, #16
 80108c2:	697b      	ldr	r3, [r7, #20]
 80108c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80108c8:	6978      	ldr	r0, [r7, #20]
 80108ca:	f7fe fc5b 	bl	800f184 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80108ce:	bf00      	nop
 80108d0:	3718      	adds	r7, #24
 80108d2:	46bd      	mov	sp, r7
 80108d4:	bd80      	pop	{r7, pc}

080108d6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80108d6:	b580      	push	{r7, lr}
 80108d8:	b084      	sub	sp, #16
 80108da:	af00      	add	r7, sp, #0
 80108dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80108e2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80108e4:	68fb      	ldr	r3, [r7, #12]
 80108e6:	2200      	movs	r2, #0
 80108e8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80108ec:	68fb      	ldr	r3, [r7, #12]
 80108ee:	2200      	movs	r2, #0
 80108f0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80108f4:	68f8      	ldr	r0, [r7, #12]
 80108f6:	f7fe fc45 	bl	800f184 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80108fa:	bf00      	nop
 80108fc:	3710      	adds	r7, #16
 80108fe:	46bd      	mov	sp, r7
 8010900:	bd80      	pop	{r7, pc}

08010902 <UART_DMATxAbortCallback>:
  *         Abort still ongoing for Rx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8010902:	b580      	push	{r7, lr}
 8010904:	b084      	sub	sp, #16
 8010906:	af00      	add	r7, sp, #0
 8010908:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801090a:	687b      	ldr	r3, [r7, #4]
 801090c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801090e:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
 8010910:	68fb      	ldr	r3, [r7, #12]
 8010912:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010914:	2200      	movs	r2, #0
 8010916:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
 8010918:	68fb      	ldr	r3, [r7, #12]
 801091a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801091e:	2b00      	cmp	r3, #0
 8010920:	d005      	beq.n	801092e <UART_DMATxAbortCallback+0x2c>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
 8010922:	68fb      	ldr	r3, [r7, #12]
 8010924:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010928:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801092a:	2b00      	cmp	r3, #0
 801092c:	d12b      	bne.n	8010986 <UART_DMATxAbortCallback+0x84>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0U;
 801092e:	68fb      	ldr	r3, [r7, #12]
 8010930:	2200      	movs	r2, #0
 8010932:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 8010936:	68fb      	ldr	r3, [r7, #12]
 8010938:	2200      	movs	r2, #0
 801093a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Reset errorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801093e:	68fb      	ldr	r3, [r7, #12]
 8010940:	2200      	movs	r2, #0
 8010942:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8010946:	68fb      	ldr	r3, [r7, #12]
 8010948:	681b      	ldr	r3, [r3, #0]
 801094a:	220f      	movs	r2, #15
 801094c:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 801094e:	68fb      	ldr	r3, [r7, #12]
 8010950:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010952:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010956:	d107      	bne.n	8010968 <UART_DMATxAbortCallback+0x66>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8010958:	68fb      	ldr	r3, [r7, #12]
 801095a:	681b      	ldr	r3, [r3, #0]
 801095c:	699a      	ldr	r2, [r3, #24]
 801095e:	68fb      	ldr	r3, [r7, #12]
 8010960:	681b      	ldr	r3, [r3, #0]
 8010962:	f042 0210 	orr.w	r2, r2, #16
 8010966:	619a      	str	r2, [r3, #24]
  }

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8010968:	68fb      	ldr	r3, [r7, #12]
 801096a:	2220      	movs	r2, #32
 801096c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8010970:	68fb      	ldr	r3, [r7, #12]
 8010972:	2220      	movs	r2, #32
 8010974:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010978:	68fb      	ldr	r3, [r7, #12]
 801097a:	2200      	movs	r2, #0
 801097c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 801097e:	68f8      	ldr	r0, [r7, #12]
 8010980:	f7fe fc0a 	bl	800f198 <HAL_UART_AbortCpltCallback>
 8010984:	e000      	b.n	8010988 <UART_DMATxAbortCallback+0x86>
      return;
 8010986:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010988:	3710      	adds	r7, #16
 801098a:	46bd      	mov	sp, r7
 801098c:	bd80      	pop	{r7, pc}

0801098e <UART_DMARxAbortCallback>:
  *         Abort still ongoing for Tx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 801098e:	b580      	push	{r7, lr}
 8010990:	b084      	sub	sp, #16
 8010992:	af00      	add	r7, sp, #0
 8010994:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010996:	687b      	ldr	r3, [r7, #4]
 8010998:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801099a:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
 801099c:	68fb      	ldr	r3, [r7, #12]
 801099e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80109a2:	2200      	movs	r2, #0
 80109a4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 80109a6:	68fb      	ldr	r3, [r7, #12]
 80109a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80109aa:	2b00      	cmp	r3, #0
 80109ac:	d004      	beq.n	80109b8 <UART_DMARxAbortCallback+0x2a>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 80109ae:	68fb      	ldr	r3, [r7, #12]
 80109b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80109b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80109b4:	2b00      	cmp	r3, #0
 80109b6:	d126      	bne.n	8010a06 <UART_DMARxAbortCallback+0x78>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0U;
 80109b8:	68fb      	ldr	r3, [r7, #12]
 80109ba:	2200      	movs	r2, #0
 80109bc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 80109c0:	68fb      	ldr	r3, [r7, #12]
 80109c2:	2200      	movs	r2, #0
 80109c4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Reset errorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80109c8:	68fb      	ldr	r3, [r7, #12]
 80109ca:	2200      	movs	r2, #0
 80109cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80109d0:	68fb      	ldr	r3, [r7, #12]
 80109d2:	681b      	ldr	r3, [r3, #0]
 80109d4:	220f      	movs	r2, #15
 80109d6:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80109d8:	68fb      	ldr	r3, [r7, #12]
 80109da:	681b      	ldr	r3, [r3, #0]
 80109dc:	699a      	ldr	r2, [r3, #24]
 80109de:	68fb      	ldr	r3, [r7, #12]
 80109e0:	681b      	ldr	r3, [r3, #0]
 80109e2:	f042 0208 	orr.w	r2, r2, #8
 80109e6:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 80109e8:	68fb      	ldr	r3, [r7, #12]
 80109ea:	2220      	movs	r2, #32
 80109ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80109f0:	68fb      	ldr	r3, [r7, #12]
 80109f2:	2220      	movs	r2, #32
 80109f4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80109f8:	68fb      	ldr	r3, [r7, #12]
 80109fa:	2200      	movs	r2, #0
 80109fc:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 80109fe:	68f8      	ldr	r0, [r7, #12]
 8010a00:	f7fe fbca 	bl	800f198 <HAL_UART_AbortCpltCallback>
 8010a04:	e000      	b.n	8010a08 <UART_DMARxAbortCallback+0x7a>
      return;
 8010a06:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010a08:	3710      	adds	r7, #16
 8010a0a:	46bd      	mov	sp, r7
 8010a0c:	bd80      	pop	{r7, pc}

08010a0e <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8010a0e:	b480      	push	{r7}
 8010a10:	b08f      	sub	sp, #60	@ 0x3c
 8010a12:	af00      	add	r7, sp, #0
 8010a14:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010a1c:	2b21      	cmp	r3, #33	@ 0x21
 8010a1e:	d14c      	bne.n	8010aba <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8010a26:	b29b      	uxth	r3, r3
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	d132      	bne.n	8010a92 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	681b      	ldr	r3, [r3, #0]
 8010a30:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a32:	6a3b      	ldr	r3, [r7, #32]
 8010a34:	e853 3f00 	ldrex	r3, [r3]
 8010a38:	61fb      	str	r3, [r7, #28]
   return(result);
 8010a3a:	69fb      	ldr	r3, [r7, #28]
 8010a3c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010a40:	637b      	str	r3, [r7, #52]	@ 0x34
 8010a42:	687b      	ldr	r3, [r7, #4]
 8010a44:	681b      	ldr	r3, [r3, #0]
 8010a46:	461a      	mov	r2, r3
 8010a48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010a4c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a4e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010a50:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010a52:	e841 2300 	strex	r3, r2, [r1]
 8010a56:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a5a:	2b00      	cmp	r3, #0
 8010a5c:	d1e6      	bne.n	8010a2c <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	681b      	ldr	r3, [r3, #0]
 8010a62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a64:	68fb      	ldr	r3, [r7, #12]
 8010a66:	e853 3f00 	ldrex	r3, [r3]
 8010a6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8010a6c:	68bb      	ldr	r3, [r7, #8]
 8010a6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010a72:	633b      	str	r3, [r7, #48]	@ 0x30
 8010a74:	687b      	ldr	r3, [r7, #4]
 8010a76:	681b      	ldr	r3, [r3, #0]
 8010a78:	461a      	mov	r2, r3
 8010a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a7c:	61bb      	str	r3, [r7, #24]
 8010a7e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a80:	6979      	ldr	r1, [r7, #20]
 8010a82:	69ba      	ldr	r2, [r7, #24]
 8010a84:	e841 2300 	strex	r3, r2, [r1]
 8010a88:	613b      	str	r3, [r7, #16]
   return(result);
 8010a8a:	693b      	ldr	r3, [r7, #16]
 8010a8c:	2b00      	cmp	r3, #0
 8010a8e:	d1e6      	bne.n	8010a5e <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8010a90:	e013      	b.n	8010aba <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010a96:	781a      	ldrb	r2, [r3, #0]
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	681b      	ldr	r3, [r3, #0]
 8010a9c:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8010a9e:	687b      	ldr	r3, [r7, #4]
 8010aa0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010aa2:	1c5a      	adds	r2, r3, #1
 8010aa4:	687b      	ldr	r3, [r7, #4]
 8010aa6:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8010aae:	b29b      	uxth	r3, r3
 8010ab0:	3b01      	subs	r3, #1
 8010ab2:	b29a      	uxth	r2, r3
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8010aba:	bf00      	nop
 8010abc:	373c      	adds	r7, #60	@ 0x3c
 8010abe:	46bd      	mov	sp, r7
 8010ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ac4:	4770      	bx	lr

08010ac6 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8010ac6:	b480      	push	{r7}
 8010ac8:	b091      	sub	sp, #68	@ 0x44
 8010aca:	af00      	add	r7, sp, #0
 8010acc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010ad4:	2b21      	cmp	r3, #33	@ 0x21
 8010ad6:	d151      	bne.n	8010b7c <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 8010ad8:	687b      	ldr	r3, [r7, #4]
 8010ada:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8010ade:	b29b      	uxth	r3, r3
 8010ae0:	2b00      	cmp	r3, #0
 8010ae2:	d132      	bne.n	8010b4a <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8010ae4:	687b      	ldr	r3, [r7, #4]
 8010ae6:	681b      	ldr	r3, [r3, #0]
 8010ae8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010aec:	e853 3f00 	ldrex	r3, [r3]
 8010af0:	623b      	str	r3, [r7, #32]
   return(result);
 8010af2:	6a3b      	ldr	r3, [r7, #32]
 8010af4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010af8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010afa:	687b      	ldr	r3, [r7, #4]
 8010afc:	681b      	ldr	r3, [r3, #0]
 8010afe:	461a      	mov	r2, r3
 8010b00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b02:	633b      	str	r3, [r7, #48]	@ 0x30
 8010b04:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010b08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010b0a:	e841 2300 	strex	r3, r2, [r1]
 8010b0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010b10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	d1e6      	bne.n	8010ae4 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010b16:	687b      	ldr	r3, [r7, #4]
 8010b18:	681b      	ldr	r3, [r3, #0]
 8010b1a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b1c:	693b      	ldr	r3, [r7, #16]
 8010b1e:	e853 3f00 	ldrex	r3, [r3]
 8010b22:	60fb      	str	r3, [r7, #12]
   return(result);
 8010b24:	68fb      	ldr	r3, [r7, #12]
 8010b26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010b2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	681b      	ldr	r3, [r3, #0]
 8010b30:	461a      	mov	r2, r3
 8010b32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b34:	61fb      	str	r3, [r7, #28]
 8010b36:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b38:	69b9      	ldr	r1, [r7, #24]
 8010b3a:	69fa      	ldr	r2, [r7, #28]
 8010b3c:	e841 2300 	strex	r3, r2, [r1]
 8010b40:	617b      	str	r3, [r7, #20]
   return(result);
 8010b42:	697b      	ldr	r3, [r7, #20]
 8010b44:	2b00      	cmp	r3, #0
 8010b46:	d1e6      	bne.n	8010b16 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8010b48:	e018      	b.n	8010b7c <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010b4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8010b50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010b52:	881b      	ldrh	r3, [r3, #0]
 8010b54:	461a      	mov	r2, r3
 8010b56:	687b      	ldr	r3, [r7, #4]
 8010b58:	681b      	ldr	r3, [r3, #0]
 8010b5a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8010b5e:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010b64:	1c9a      	adds	r2, r3, #2
 8010b66:	687b      	ldr	r3, [r7, #4]
 8010b68:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8010b70:	b29b      	uxth	r3, r3
 8010b72:	3b01      	subs	r3, #1
 8010b74:	b29a      	uxth	r2, r3
 8010b76:	687b      	ldr	r3, [r7, #4]
 8010b78:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8010b7c:	bf00      	nop
 8010b7e:	3744      	adds	r7, #68	@ 0x44
 8010b80:	46bd      	mov	sp, r7
 8010b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b86:	4770      	bx	lr

08010b88 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8010b88:	b480      	push	{r7}
 8010b8a:	b091      	sub	sp, #68	@ 0x44
 8010b8c:	af00      	add	r7, sp, #0
 8010b8e:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8010b90:	687b      	ldr	r3, [r7, #4]
 8010b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010b96:	2b21      	cmp	r3, #33	@ 0x21
 8010b98:	d160      	bne.n	8010c5c <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010ba0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8010ba2:	e057      	b.n	8010c54 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8010baa:	b29b      	uxth	r3, r3
 8010bac:	2b00      	cmp	r3, #0
 8010bae:	d133      	bne.n	8010c18 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8010bb0:	687b      	ldr	r3, [r7, #4]
 8010bb2:	681b      	ldr	r3, [r3, #0]
 8010bb4:	3308      	adds	r3, #8
 8010bb6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bba:	e853 3f00 	ldrex	r3, [r3]
 8010bbe:	623b      	str	r3, [r7, #32]
   return(result);
 8010bc0:	6a3b      	ldr	r3, [r7, #32]
 8010bc2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8010bc6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	681b      	ldr	r3, [r3, #0]
 8010bcc:	3308      	adds	r3, #8
 8010bce:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010bd0:	633a      	str	r2, [r7, #48]	@ 0x30
 8010bd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010bd4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010bd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010bd8:	e841 2300 	strex	r3, r2, [r1]
 8010bdc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010bde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d1e5      	bne.n	8010bb0 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	681b      	ldr	r3, [r3, #0]
 8010be8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010bea:	693b      	ldr	r3, [r7, #16]
 8010bec:	e853 3f00 	ldrex	r3, [r3]
 8010bf0:	60fb      	str	r3, [r7, #12]
   return(result);
 8010bf2:	68fb      	ldr	r3, [r7, #12]
 8010bf4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010bf8:	637b      	str	r3, [r7, #52]	@ 0x34
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	681b      	ldr	r3, [r3, #0]
 8010bfe:	461a      	mov	r2, r3
 8010c00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c02:	61fb      	str	r3, [r7, #28]
 8010c04:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c06:	69b9      	ldr	r1, [r7, #24]
 8010c08:	69fa      	ldr	r2, [r7, #28]
 8010c0a:	e841 2300 	strex	r3, r2, [r1]
 8010c0e:	617b      	str	r3, [r7, #20]
   return(result);
 8010c10:	697b      	ldr	r3, [r7, #20]
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d1e6      	bne.n	8010be4 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8010c16:	e021      	b.n	8010c5c <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8010c18:	687b      	ldr	r3, [r7, #4]
 8010c1a:	681b      	ldr	r3, [r3, #0]
 8010c1c:	69db      	ldr	r3, [r3, #28]
 8010c1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010c22:	2b00      	cmp	r3, #0
 8010c24:	d013      	beq.n	8010c4e <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010c2a:	781a      	ldrb	r2, [r3, #0]
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	681b      	ldr	r3, [r3, #0]
 8010c30:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 8010c32:	687b      	ldr	r3, [r7, #4]
 8010c34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010c36:	1c5a      	adds	r2, r3, #1
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 8010c3c:	687b      	ldr	r3, [r7, #4]
 8010c3e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8010c42:	b29b      	uxth	r3, r3
 8010c44:	3b01      	subs	r3, #1
 8010c46:	b29a      	uxth	r2, r3
 8010c48:	687b      	ldr	r3, [r7, #4]
 8010c4a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8010c4e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8010c50:	3b01      	subs	r3, #1
 8010c52:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8010c54:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8010c56:	2b00      	cmp	r3, #0
 8010c58:	d1a4      	bne.n	8010ba4 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8010c5a:	e7ff      	b.n	8010c5c <UART_TxISR_8BIT_FIFOEN+0xd4>
 8010c5c:	bf00      	nop
 8010c5e:	3744      	adds	r7, #68	@ 0x44
 8010c60:	46bd      	mov	sp, r7
 8010c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c66:	4770      	bx	lr

08010c68 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8010c68:	b480      	push	{r7}
 8010c6a:	b091      	sub	sp, #68	@ 0x44
 8010c6c:	af00      	add	r7, sp, #0
 8010c6e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8010c70:	687b      	ldr	r3, [r7, #4]
 8010c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010c76:	2b21      	cmp	r3, #33	@ 0x21
 8010c78:	d165      	bne.n	8010d46 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8010c7a:	687b      	ldr	r3, [r7, #4]
 8010c7c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010c80:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8010c82:	e05c      	b.n	8010d3e <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 8010c84:	687b      	ldr	r3, [r7, #4]
 8010c86:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8010c8a:	b29b      	uxth	r3, r3
 8010c8c:	2b00      	cmp	r3, #0
 8010c8e:	d133      	bne.n	8010cf8 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8010c90:	687b      	ldr	r3, [r7, #4]
 8010c92:	681b      	ldr	r3, [r3, #0]
 8010c94:	3308      	adds	r3, #8
 8010c96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c98:	6a3b      	ldr	r3, [r7, #32]
 8010c9a:	e853 3f00 	ldrex	r3, [r3]
 8010c9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8010ca0:	69fb      	ldr	r3, [r7, #28]
 8010ca2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8010ca6:	637b      	str	r3, [r7, #52]	@ 0x34
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	681b      	ldr	r3, [r3, #0]
 8010cac:	3308      	adds	r3, #8
 8010cae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010cb0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010cb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010cb4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010cb6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010cb8:	e841 2300 	strex	r3, r2, [r1]
 8010cbc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d1e5      	bne.n	8010c90 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	681b      	ldr	r3, [r3, #0]
 8010cc8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010cca:	68fb      	ldr	r3, [r7, #12]
 8010ccc:	e853 3f00 	ldrex	r3, [r3]
 8010cd0:	60bb      	str	r3, [r7, #8]
   return(result);
 8010cd2:	68bb      	ldr	r3, [r7, #8]
 8010cd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010cd8:	633b      	str	r3, [r7, #48]	@ 0x30
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	681b      	ldr	r3, [r3, #0]
 8010cde:	461a      	mov	r2, r3
 8010ce0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ce2:	61bb      	str	r3, [r7, #24]
 8010ce4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ce6:	6979      	ldr	r1, [r7, #20]
 8010ce8:	69ba      	ldr	r2, [r7, #24]
 8010cea:	e841 2300 	strex	r3, r2, [r1]
 8010cee:	613b      	str	r3, [r7, #16]
   return(result);
 8010cf0:	693b      	ldr	r3, [r7, #16]
 8010cf2:	2b00      	cmp	r3, #0
 8010cf4:	d1e6      	bne.n	8010cc4 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8010cf6:	e026      	b.n	8010d46 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	681b      	ldr	r3, [r3, #0]
 8010cfc:	69db      	ldr	r3, [r3, #28]
 8010cfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010d02:	2b00      	cmp	r3, #0
 8010d04:	d018      	beq.n	8010d38 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010d0a:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8010d0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d0e:	881b      	ldrh	r3, [r3, #0]
 8010d10:	461a      	mov	r2, r3
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	681b      	ldr	r3, [r3, #0]
 8010d16:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8010d1a:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010d20:	1c9a      	adds	r2, r3, #2
 8010d22:	687b      	ldr	r3, [r7, #4]
 8010d24:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8010d2c:	b29b      	uxth	r3, r3
 8010d2e:	3b01      	subs	r3, #1
 8010d30:	b29a      	uxth	r2, r3
 8010d32:	687b      	ldr	r3, [r7, #4]
 8010d34:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8010d38:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8010d3a:	3b01      	subs	r3, #1
 8010d3c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8010d3e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8010d40:	2b00      	cmp	r3, #0
 8010d42:	d19f      	bne.n	8010c84 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8010d44:	e7ff      	b.n	8010d46 <UART_TxISR_16BIT_FIFOEN+0xde>
 8010d46:	bf00      	nop
 8010d48:	3744      	adds	r7, #68	@ 0x44
 8010d4a:	46bd      	mov	sp, r7
 8010d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d50:	4770      	bx	lr

08010d52 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8010d52:	b580      	push	{r7, lr}
 8010d54:	b088      	sub	sp, #32
 8010d56:	af00      	add	r7, sp, #0
 8010d58:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010d5a:	687b      	ldr	r3, [r7, #4]
 8010d5c:	681b      	ldr	r3, [r3, #0]
 8010d5e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d60:	68fb      	ldr	r3, [r7, #12]
 8010d62:	e853 3f00 	ldrex	r3, [r3]
 8010d66:	60bb      	str	r3, [r7, #8]
   return(result);
 8010d68:	68bb      	ldr	r3, [r7, #8]
 8010d6a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010d6e:	61fb      	str	r3, [r7, #28]
 8010d70:	687b      	ldr	r3, [r7, #4]
 8010d72:	681b      	ldr	r3, [r3, #0]
 8010d74:	461a      	mov	r2, r3
 8010d76:	69fb      	ldr	r3, [r7, #28]
 8010d78:	61bb      	str	r3, [r7, #24]
 8010d7a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d7c:	6979      	ldr	r1, [r7, #20]
 8010d7e:	69ba      	ldr	r2, [r7, #24]
 8010d80:	e841 2300 	strex	r3, r2, [r1]
 8010d84:	613b      	str	r3, [r7, #16]
   return(result);
 8010d86:	693b      	ldr	r3, [r7, #16]
 8010d88:	2b00      	cmp	r3, #0
 8010d8a:	d1e6      	bne.n	8010d5a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	2220      	movs	r2, #32
 8010d90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	2200      	movs	r2, #0
 8010d98:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8010d9a:	6878      	ldr	r0, [r7, #4]
 8010d9c:	f7fe f9de 	bl	800f15c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010da0:	bf00      	nop
 8010da2:	3720      	adds	r7, #32
 8010da4:	46bd      	mov	sp, r7
 8010da6:	bd80      	pop	{r7, pc}

08010da8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8010da8:	b580      	push	{r7, lr}
 8010daa:	b09c      	sub	sp, #112	@ 0x70
 8010dac:	af00      	add	r7, sp, #0
 8010dae:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8010db6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8010dba:	687b      	ldr	r3, [r7, #4]
 8010dbc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010dc0:	2b22      	cmp	r3, #34	@ 0x22
 8010dc2:	f040 80be 	bne.w	8010f42 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8010dc6:	687b      	ldr	r3, [r7, #4]
 8010dc8:	681b      	ldr	r3, [r3, #0]
 8010dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010dcc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8010dd0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8010dd4:	b2d9      	uxtb	r1, r3
 8010dd6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8010dda:	b2da      	uxtb	r2, r3
 8010ddc:	687b      	ldr	r3, [r7, #4]
 8010dde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010de0:	400a      	ands	r2, r1
 8010de2:	b2d2      	uxtb	r2, r2
 8010de4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010dea:	1c5a      	adds	r2, r3, #1
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010df6:	b29b      	uxth	r3, r3
 8010df8:	3b01      	subs	r3, #1
 8010dfa:	b29a      	uxth	r2, r3
 8010dfc:	687b      	ldr	r3, [r7, #4]
 8010dfe:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8010e02:	687b      	ldr	r3, [r7, #4]
 8010e04:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010e08:	b29b      	uxth	r3, r3
 8010e0a:	2b00      	cmp	r3, #0
 8010e0c:	f040 80a1 	bne.w	8010f52 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010e10:	687b      	ldr	r3, [r7, #4]
 8010e12:	681b      	ldr	r3, [r3, #0]
 8010e14:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010e18:	e853 3f00 	ldrex	r3, [r3]
 8010e1c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010e1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010e20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010e24:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010e26:	687b      	ldr	r3, [r7, #4]
 8010e28:	681b      	ldr	r3, [r3, #0]
 8010e2a:	461a      	mov	r2, r3
 8010e2c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010e2e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010e30:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e32:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010e34:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010e36:	e841 2300 	strex	r3, r2, [r1]
 8010e3a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010e3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010e3e:	2b00      	cmp	r3, #0
 8010e40:	d1e6      	bne.n	8010e10 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010e42:	687b      	ldr	r3, [r7, #4]
 8010e44:	681b      	ldr	r3, [r3, #0]
 8010e46:	3308      	adds	r3, #8
 8010e48:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e4c:	e853 3f00 	ldrex	r3, [r3]
 8010e50:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010e52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e54:	f023 0301 	bic.w	r3, r3, #1
 8010e58:	667b      	str	r3, [r7, #100]	@ 0x64
 8010e5a:	687b      	ldr	r3, [r7, #4]
 8010e5c:	681b      	ldr	r3, [r3, #0]
 8010e5e:	3308      	adds	r3, #8
 8010e60:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010e62:	647a      	str	r2, [r7, #68]	@ 0x44
 8010e64:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e66:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010e68:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010e6a:	e841 2300 	strex	r3, r2, [r1]
 8010e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010e70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	d1e5      	bne.n	8010e42 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8010e76:	687b      	ldr	r3, [r7, #4]
 8010e78:	2220      	movs	r2, #32
 8010e7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	2200      	movs	r2, #0
 8010e82:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	2200      	movs	r2, #0
 8010e88:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	681b      	ldr	r3, [r3, #0]
 8010e8e:	4a33      	ldr	r2, [pc, #204]	@ (8010f5c <UART_RxISR_8BIT+0x1b4>)
 8010e90:	4293      	cmp	r3, r2
 8010e92:	d01f      	beq.n	8010ed4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	681b      	ldr	r3, [r3, #0]
 8010e98:	685b      	ldr	r3, [r3, #4]
 8010e9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010e9e:	2b00      	cmp	r3, #0
 8010ea0:	d018      	beq.n	8010ed4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8010ea2:	687b      	ldr	r3, [r7, #4]
 8010ea4:	681b      	ldr	r3, [r3, #0]
 8010ea6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010eaa:	e853 3f00 	ldrex	r3, [r3]
 8010eae:	623b      	str	r3, [r7, #32]
   return(result);
 8010eb0:	6a3b      	ldr	r3, [r7, #32]
 8010eb2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8010eb6:	663b      	str	r3, [r7, #96]	@ 0x60
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	681b      	ldr	r3, [r3, #0]
 8010ebc:	461a      	mov	r2, r3
 8010ebe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010ec0:	633b      	str	r3, [r7, #48]	@ 0x30
 8010ec2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ec4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010ec6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010ec8:	e841 2300 	strex	r3, r2, [r1]
 8010ecc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010ece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ed0:	2b00      	cmp	r3, #0
 8010ed2:	d1e6      	bne.n	8010ea2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010ed4:	687b      	ldr	r3, [r7, #4]
 8010ed6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010ed8:	2b01      	cmp	r3, #1
 8010eda:	d12e      	bne.n	8010f3a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	2200      	movs	r2, #0
 8010ee0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010ee2:	687b      	ldr	r3, [r7, #4]
 8010ee4:	681b      	ldr	r3, [r3, #0]
 8010ee6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ee8:	693b      	ldr	r3, [r7, #16]
 8010eea:	e853 3f00 	ldrex	r3, [r3]
 8010eee:	60fb      	str	r3, [r7, #12]
   return(result);
 8010ef0:	68fb      	ldr	r3, [r7, #12]
 8010ef2:	f023 0310 	bic.w	r3, r3, #16
 8010ef6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010ef8:	687b      	ldr	r3, [r7, #4]
 8010efa:	681b      	ldr	r3, [r3, #0]
 8010efc:	461a      	mov	r2, r3
 8010efe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010f00:	61fb      	str	r3, [r7, #28]
 8010f02:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f04:	69b9      	ldr	r1, [r7, #24]
 8010f06:	69fa      	ldr	r2, [r7, #28]
 8010f08:	e841 2300 	strex	r3, r2, [r1]
 8010f0c:	617b      	str	r3, [r7, #20]
   return(result);
 8010f0e:	697b      	ldr	r3, [r7, #20]
 8010f10:	2b00      	cmp	r3, #0
 8010f12:	d1e6      	bne.n	8010ee2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	681b      	ldr	r3, [r3, #0]
 8010f18:	69db      	ldr	r3, [r3, #28]
 8010f1a:	f003 0310 	and.w	r3, r3, #16
 8010f1e:	2b10      	cmp	r3, #16
 8010f20:	d103      	bne.n	8010f2a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010f22:	687b      	ldr	r3, [r7, #4]
 8010f24:	681b      	ldr	r3, [r3, #0]
 8010f26:	2210      	movs	r2, #16
 8010f28:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010f2a:	687b      	ldr	r3, [r7, #4]
 8010f2c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010f30:	4619      	mov	r1, r3
 8010f32:	6878      	ldr	r0, [r7, #4]
 8010f34:	f7fe f93a 	bl	800f1ac <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8010f38:	e00b      	b.n	8010f52 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8010f3a:	6878      	ldr	r0, [r7, #4]
 8010f3c:	f7f0 fe28 	bl	8001b90 <HAL_UART_RxCpltCallback>
}
 8010f40:	e007      	b.n	8010f52 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8010f42:	687b      	ldr	r3, [r7, #4]
 8010f44:	681b      	ldr	r3, [r3, #0]
 8010f46:	699a      	ldr	r2, [r3, #24]
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	681b      	ldr	r3, [r3, #0]
 8010f4c:	f042 0208 	orr.w	r2, r2, #8
 8010f50:	619a      	str	r2, [r3, #24]
}
 8010f52:	bf00      	nop
 8010f54:	3770      	adds	r7, #112	@ 0x70
 8010f56:	46bd      	mov	sp, r7
 8010f58:	bd80      	pop	{r7, pc}
 8010f5a:	bf00      	nop
 8010f5c:	58000c00 	.word	0x58000c00

08010f60 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8010f60:	b580      	push	{r7, lr}
 8010f62:	b09c      	sub	sp, #112	@ 0x70
 8010f64:	af00      	add	r7, sp, #0
 8010f66:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8010f68:	687b      	ldr	r3, [r7, #4]
 8010f6a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8010f6e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8010f72:	687b      	ldr	r3, [r7, #4]
 8010f74:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010f78:	2b22      	cmp	r3, #34	@ 0x22
 8010f7a:	f040 80be 	bne.w	80110fa <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8010f7e:	687b      	ldr	r3, [r7, #4]
 8010f80:	681b      	ldr	r3, [r3, #0]
 8010f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010f84:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8010f88:	687b      	ldr	r3, [r7, #4]
 8010f8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010f8c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8010f8e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8010f92:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8010f96:	4013      	ands	r3, r2
 8010f98:	b29a      	uxth	r2, r3
 8010f9a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010f9c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8010f9e:	687b      	ldr	r3, [r7, #4]
 8010fa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010fa2:	1c9a      	adds	r2, r3, #2
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8010fa8:	687b      	ldr	r3, [r7, #4]
 8010faa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010fae:	b29b      	uxth	r3, r3
 8010fb0:	3b01      	subs	r3, #1
 8010fb2:	b29a      	uxth	r2, r3
 8010fb4:	687b      	ldr	r3, [r7, #4]
 8010fb6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010fc0:	b29b      	uxth	r3, r3
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	f040 80a1 	bne.w	801110a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010fc8:	687b      	ldr	r3, [r7, #4]
 8010fca:	681b      	ldr	r3, [r3, #0]
 8010fcc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010fce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010fd0:	e853 3f00 	ldrex	r3, [r3]
 8010fd4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8010fd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010fd8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010fdc:	667b      	str	r3, [r7, #100]	@ 0x64
 8010fde:	687b      	ldr	r3, [r7, #4]
 8010fe0:	681b      	ldr	r3, [r3, #0]
 8010fe2:	461a      	mov	r2, r3
 8010fe4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010fe6:	657b      	str	r3, [r7, #84]	@ 0x54
 8010fe8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010fea:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8010fec:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010fee:	e841 2300 	strex	r3, r2, [r1]
 8010ff2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8010ff4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d1e6      	bne.n	8010fc8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	681b      	ldr	r3, [r3, #0]
 8010ffe:	3308      	adds	r3, #8
 8011000:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011002:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011004:	e853 3f00 	ldrex	r3, [r3]
 8011008:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801100a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801100c:	f023 0301 	bic.w	r3, r3, #1
 8011010:	663b      	str	r3, [r7, #96]	@ 0x60
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	681b      	ldr	r3, [r3, #0]
 8011016:	3308      	adds	r3, #8
 8011018:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801101a:	643a      	str	r2, [r7, #64]	@ 0x40
 801101c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801101e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011020:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011022:	e841 2300 	strex	r3, r2, [r1]
 8011026:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801102a:	2b00      	cmp	r3, #0
 801102c:	d1e5      	bne.n	8010ffa <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801102e:	687b      	ldr	r3, [r7, #4]
 8011030:	2220      	movs	r2, #32
 8011032:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8011036:	687b      	ldr	r3, [r7, #4]
 8011038:	2200      	movs	r2, #0
 801103a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 801103c:	687b      	ldr	r3, [r7, #4]
 801103e:	2200      	movs	r2, #0
 8011040:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	681b      	ldr	r3, [r3, #0]
 8011046:	4a33      	ldr	r2, [pc, #204]	@ (8011114 <UART_RxISR_16BIT+0x1b4>)
 8011048:	4293      	cmp	r3, r2
 801104a:	d01f      	beq.n	801108c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801104c:	687b      	ldr	r3, [r7, #4]
 801104e:	681b      	ldr	r3, [r3, #0]
 8011050:	685b      	ldr	r3, [r3, #4]
 8011052:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011056:	2b00      	cmp	r3, #0
 8011058:	d018      	beq.n	801108c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801105a:	687b      	ldr	r3, [r7, #4]
 801105c:	681b      	ldr	r3, [r3, #0]
 801105e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011060:	6a3b      	ldr	r3, [r7, #32]
 8011062:	e853 3f00 	ldrex	r3, [r3]
 8011066:	61fb      	str	r3, [r7, #28]
   return(result);
 8011068:	69fb      	ldr	r3, [r7, #28]
 801106a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801106e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011070:	687b      	ldr	r3, [r7, #4]
 8011072:	681b      	ldr	r3, [r3, #0]
 8011074:	461a      	mov	r2, r3
 8011076:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011078:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801107a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801107c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801107e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011080:	e841 2300 	strex	r3, r2, [r1]
 8011084:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011088:	2b00      	cmp	r3, #0
 801108a:	d1e6      	bne.n	801105a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011090:	2b01      	cmp	r3, #1
 8011092:	d12e      	bne.n	80110f2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	2200      	movs	r2, #0
 8011098:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801109a:	687b      	ldr	r3, [r7, #4]
 801109c:	681b      	ldr	r3, [r3, #0]
 801109e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80110a0:	68fb      	ldr	r3, [r7, #12]
 80110a2:	e853 3f00 	ldrex	r3, [r3]
 80110a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80110a8:	68bb      	ldr	r3, [r7, #8]
 80110aa:	f023 0310 	bic.w	r3, r3, #16
 80110ae:	65bb      	str	r3, [r7, #88]	@ 0x58
 80110b0:	687b      	ldr	r3, [r7, #4]
 80110b2:	681b      	ldr	r3, [r3, #0]
 80110b4:	461a      	mov	r2, r3
 80110b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80110b8:	61bb      	str	r3, [r7, #24]
 80110ba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80110bc:	6979      	ldr	r1, [r7, #20]
 80110be:	69ba      	ldr	r2, [r7, #24]
 80110c0:	e841 2300 	strex	r3, r2, [r1]
 80110c4:	613b      	str	r3, [r7, #16]
   return(result);
 80110c6:	693b      	ldr	r3, [r7, #16]
 80110c8:	2b00      	cmp	r3, #0
 80110ca:	d1e6      	bne.n	801109a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80110cc:	687b      	ldr	r3, [r7, #4]
 80110ce:	681b      	ldr	r3, [r3, #0]
 80110d0:	69db      	ldr	r3, [r3, #28]
 80110d2:	f003 0310 	and.w	r3, r3, #16
 80110d6:	2b10      	cmp	r3, #16
 80110d8:	d103      	bne.n	80110e2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80110da:	687b      	ldr	r3, [r7, #4]
 80110dc:	681b      	ldr	r3, [r3, #0]
 80110de:	2210      	movs	r2, #16
 80110e0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80110e2:	687b      	ldr	r3, [r7, #4]
 80110e4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80110e8:	4619      	mov	r1, r3
 80110ea:	6878      	ldr	r0, [r7, #4]
 80110ec:	f7fe f85e 	bl	800f1ac <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80110f0:	e00b      	b.n	801110a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80110f2:	6878      	ldr	r0, [r7, #4]
 80110f4:	f7f0 fd4c 	bl	8001b90 <HAL_UART_RxCpltCallback>
}
 80110f8:	e007      	b.n	801110a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80110fa:	687b      	ldr	r3, [r7, #4]
 80110fc:	681b      	ldr	r3, [r3, #0]
 80110fe:	699a      	ldr	r2, [r3, #24]
 8011100:	687b      	ldr	r3, [r7, #4]
 8011102:	681b      	ldr	r3, [r3, #0]
 8011104:	f042 0208 	orr.w	r2, r2, #8
 8011108:	619a      	str	r2, [r3, #24]
}
 801110a:	bf00      	nop
 801110c:	3770      	adds	r7, #112	@ 0x70
 801110e:	46bd      	mov	sp, r7
 8011110:	bd80      	pop	{r7, pc}
 8011112:	bf00      	nop
 8011114:	58000c00 	.word	0x58000c00

08011118 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8011118:	b580      	push	{r7, lr}
 801111a:	b0ac      	sub	sp, #176	@ 0xb0
 801111c:	af00      	add	r7, sp, #0
 801111e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8011120:	687b      	ldr	r3, [r7, #4]
 8011122:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8011126:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801112a:	687b      	ldr	r3, [r7, #4]
 801112c:	681b      	ldr	r3, [r3, #0]
 801112e:	69db      	ldr	r3, [r3, #28]
 8011130:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8011134:	687b      	ldr	r3, [r7, #4]
 8011136:	681b      	ldr	r3, [r3, #0]
 8011138:	681b      	ldr	r3, [r3, #0]
 801113a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801113e:	687b      	ldr	r3, [r7, #4]
 8011140:	681b      	ldr	r3, [r3, #0]
 8011142:	689b      	ldr	r3, [r3, #8]
 8011144:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011148:	687b      	ldr	r3, [r7, #4]
 801114a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801114e:	2b22      	cmp	r3, #34	@ 0x22
 8011150:	f040 8180 	bne.w	8011454 <UART_RxISR_8BIT_FIFOEN+0x33c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8011154:	687b      	ldr	r3, [r7, #4]
 8011156:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801115a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801115e:	e123      	b.n	80113a8 <UART_RxISR_8BIT_FIFOEN+0x290>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011160:	687b      	ldr	r3, [r7, #4]
 8011162:	681b      	ldr	r3, [r3, #0]
 8011164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011166:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 801116a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 801116e:	b2d9      	uxtb	r1, r3
 8011170:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8011174:	b2da      	uxtb	r2, r3
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801117a:	400a      	ands	r2, r1
 801117c:	b2d2      	uxtb	r2, r2
 801117e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8011180:	687b      	ldr	r3, [r7, #4]
 8011182:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011184:	1c5a      	adds	r2, r3, #1
 8011186:	687b      	ldr	r3, [r7, #4]
 8011188:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 801118a:	687b      	ldr	r3, [r7, #4]
 801118c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011190:	b29b      	uxth	r3, r3
 8011192:	3b01      	subs	r3, #1
 8011194:	b29a      	uxth	r2, r3
 8011196:	687b      	ldr	r3, [r7, #4]
 8011198:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 801119c:	687b      	ldr	r3, [r7, #4]
 801119e:	681b      	ldr	r3, [r3, #0]
 80111a0:	69db      	ldr	r3, [r3, #28]
 80111a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80111a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80111aa:	f003 0307 	and.w	r3, r3, #7
 80111ae:	2b00      	cmp	r3, #0
 80111b0:	d053      	beq.n	801125a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80111b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80111b6:	f003 0301 	and.w	r3, r3, #1
 80111ba:	2b00      	cmp	r3, #0
 80111bc:	d011      	beq.n	80111e2 <UART_RxISR_8BIT_FIFOEN+0xca>
 80111be:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80111c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80111c6:	2b00      	cmp	r3, #0
 80111c8:	d00b      	beq.n	80111e2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80111ca:	687b      	ldr	r3, [r7, #4]
 80111cc:	681b      	ldr	r3, [r3, #0]
 80111ce:	2201      	movs	r2, #1
 80111d0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80111d2:	687b      	ldr	r3, [r7, #4]
 80111d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80111d8:	f043 0201 	orr.w	r2, r3, #1
 80111dc:	687b      	ldr	r3, [r7, #4]
 80111de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80111e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80111e6:	f003 0302 	and.w	r3, r3, #2
 80111ea:	2b00      	cmp	r3, #0
 80111ec:	d011      	beq.n	8011212 <UART_RxISR_8BIT_FIFOEN+0xfa>
 80111ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80111f2:	f003 0301 	and.w	r3, r3, #1
 80111f6:	2b00      	cmp	r3, #0
 80111f8:	d00b      	beq.n	8011212 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80111fa:	687b      	ldr	r3, [r7, #4]
 80111fc:	681b      	ldr	r3, [r3, #0]
 80111fe:	2202      	movs	r2, #2
 8011200:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011202:	687b      	ldr	r3, [r7, #4]
 8011204:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011208:	f043 0204 	orr.w	r2, r3, #4
 801120c:	687b      	ldr	r3, [r7, #4]
 801120e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011212:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011216:	f003 0304 	and.w	r3, r3, #4
 801121a:	2b00      	cmp	r3, #0
 801121c:	d011      	beq.n	8011242 <UART_RxISR_8BIT_FIFOEN+0x12a>
 801121e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011222:	f003 0301 	and.w	r3, r3, #1
 8011226:	2b00      	cmp	r3, #0
 8011228:	d00b      	beq.n	8011242 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	681b      	ldr	r3, [r3, #0]
 801122e:	2204      	movs	r2, #4
 8011230:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011232:	687b      	ldr	r3, [r7, #4]
 8011234:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011238:	f043 0202 	orr.w	r2, r3, #2
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011242:	687b      	ldr	r3, [r7, #4]
 8011244:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011248:	2b00      	cmp	r3, #0
 801124a:	d006      	beq.n	801125a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801124c:	6878      	ldr	r0, [r7, #4]
 801124e:	f7fd ff99 	bl	800f184 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011252:	687b      	ldr	r3, [r7, #4]
 8011254:	2200      	movs	r2, #0
 8011256:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 801125a:	687b      	ldr	r3, [r7, #4]
 801125c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011260:	b29b      	uxth	r3, r3
 8011262:	2b00      	cmp	r3, #0
 8011264:	f040 80a0 	bne.w	80113a8 <UART_RxISR_8BIT_FIFOEN+0x290>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011268:	687b      	ldr	r3, [r7, #4]
 801126a:	681b      	ldr	r3, [r3, #0]
 801126c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801126e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011270:	e853 3f00 	ldrex	r3, [r3]
 8011274:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8011276:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011278:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801127c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	681b      	ldr	r3, [r3, #0]
 8011284:	461a      	mov	r2, r3
 8011286:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801128a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801128c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801128e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8011290:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8011292:	e841 2300 	strex	r3, r2, [r1]
 8011296:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8011298:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801129a:	2b00      	cmp	r3, #0
 801129c:	d1e4      	bne.n	8011268 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801129e:	687b      	ldr	r3, [r7, #4]
 80112a0:	681b      	ldr	r3, [r3, #0]
 80112a2:	3308      	adds	r3, #8
 80112a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80112a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80112a8:	e853 3f00 	ldrex	r3, [r3]
 80112ac:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80112ae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80112b0:	4b6e      	ldr	r3, [pc, #440]	@ (801146c <UART_RxISR_8BIT_FIFOEN+0x354>)
 80112b2:	4013      	ands	r3, r2
 80112b4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80112b8:	687b      	ldr	r3, [r7, #4]
 80112ba:	681b      	ldr	r3, [r3, #0]
 80112bc:	3308      	adds	r3, #8
 80112be:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80112c2:	66ba      	str	r2, [r7, #104]	@ 0x68
 80112c4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112c6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80112c8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80112ca:	e841 2300 	strex	r3, r2, [r1]
 80112ce:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80112d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80112d2:	2b00      	cmp	r3, #0
 80112d4:	d1e3      	bne.n	801129e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	2220      	movs	r2, #32
 80112da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	2200      	movs	r2, #0
 80112e2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	2200      	movs	r2, #0
 80112e8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80112ea:	687b      	ldr	r3, [r7, #4]
 80112ec:	681b      	ldr	r3, [r3, #0]
 80112ee:	4a60      	ldr	r2, [pc, #384]	@ (8011470 <UART_RxISR_8BIT_FIFOEN+0x358>)
 80112f0:	4293      	cmp	r3, r2
 80112f2:	d021      	beq.n	8011338 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80112f4:	687b      	ldr	r3, [r7, #4]
 80112f6:	681b      	ldr	r3, [r3, #0]
 80112f8:	685b      	ldr	r3, [r3, #4]
 80112fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80112fe:	2b00      	cmp	r3, #0
 8011300:	d01a      	beq.n	8011338 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	681b      	ldr	r3, [r3, #0]
 8011306:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011308:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801130a:	e853 3f00 	ldrex	r3, [r3]
 801130e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8011310:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011312:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8011316:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801131a:	687b      	ldr	r3, [r7, #4]
 801131c:	681b      	ldr	r3, [r3, #0]
 801131e:	461a      	mov	r2, r3
 8011320:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011324:	657b      	str	r3, [r7, #84]	@ 0x54
 8011326:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011328:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801132a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801132c:	e841 2300 	strex	r3, r2, [r1]
 8011330:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8011332:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011334:	2b00      	cmp	r3, #0
 8011336:	d1e4      	bne.n	8011302 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011338:	687b      	ldr	r3, [r7, #4]
 801133a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801133c:	2b01      	cmp	r3, #1
 801133e:	d130      	bne.n	80113a2 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011340:	687b      	ldr	r3, [r7, #4]
 8011342:	2200      	movs	r2, #0
 8011344:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	681b      	ldr	r3, [r3, #0]
 801134a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801134c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801134e:	e853 3f00 	ldrex	r3, [r3]
 8011352:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8011354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011356:	f023 0310 	bic.w	r3, r3, #16
 801135a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801135e:	687b      	ldr	r3, [r7, #4]
 8011360:	681b      	ldr	r3, [r3, #0]
 8011362:	461a      	mov	r2, r3
 8011364:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011368:	643b      	str	r3, [r7, #64]	@ 0x40
 801136a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801136c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801136e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011370:	e841 2300 	strex	r3, r2, [r1]
 8011374:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011376:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011378:	2b00      	cmp	r3, #0
 801137a:	d1e4      	bne.n	8011346 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801137c:	687b      	ldr	r3, [r7, #4]
 801137e:	681b      	ldr	r3, [r3, #0]
 8011380:	69db      	ldr	r3, [r3, #28]
 8011382:	f003 0310 	and.w	r3, r3, #16
 8011386:	2b10      	cmp	r3, #16
 8011388:	d103      	bne.n	8011392 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801138a:	687b      	ldr	r3, [r7, #4]
 801138c:	681b      	ldr	r3, [r3, #0]
 801138e:	2210      	movs	r2, #16
 8011390:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011392:	687b      	ldr	r3, [r7, #4]
 8011394:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011398:	4619      	mov	r1, r3
 801139a:	6878      	ldr	r0, [r7, #4]
 801139c:	f7fd ff06 	bl	800f1ac <HAL_UARTEx_RxEventCallback>
 80113a0:	e002      	b.n	80113a8 <UART_RxISR_8BIT_FIFOEN+0x290>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80113a2:	6878      	ldr	r0, [r7, #4]
 80113a4:	f7f0 fbf4 	bl	8001b90 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80113a8:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80113ac:	2b00      	cmp	r3, #0
 80113ae:	d006      	beq.n	80113be <UART_RxISR_8BIT_FIFOEN+0x2a6>
 80113b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80113b4:	f003 0320 	and.w	r3, r3, #32
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	f47f aed1 	bne.w	8011160 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80113be:	687b      	ldr	r3, [r7, #4]
 80113c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80113c4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80113c8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80113cc:	2b00      	cmp	r3, #0
 80113ce:	d049      	beq.n	8011464 <UART_RxISR_8BIT_FIFOEN+0x34c>
 80113d0:	687b      	ldr	r3, [r7, #4]
 80113d2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80113d6:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80113da:	429a      	cmp	r2, r3
 80113dc:	d242      	bcs.n	8011464 <UART_RxISR_8BIT_FIFOEN+0x34c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	681b      	ldr	r3, [r3, #0]
 80113e2:	3308      	adds	r3, #8
 80113e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80113e6:	6a3b      	ldr	r3, [r7, #32]
 80113e8:	e853 3f00 	ldrex	r3, [r3]
 80113ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80113ee:	69fb      	ldr	r3, [r7, #28]
 80113f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80113f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	681b      	ldr	r3, [r3, #0]
 80113fc:	3308      	adds	r3, #8
 80113fe:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8011402:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011404:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011406:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011408:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801140a:	e841 2300 	strex	r3, r2, [r1]
 801140e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011412:	2b00      	cmp	r3, #0
 8011414:	d1e3      	bne.n	80113de <UART_RxISR_8BIT_FIFOEN+0x2c6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8011416:	687b      	ldr	r3, [r7, #4]
 8011418:	4a16      	ldr	r2, [pc, #88]	@ (8011474 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 801141a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	681b      	ldr	r3, [r3, #0]
 8011420:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011422:	68fb      	ldr	r3, [r7, #12]
 8011424:	e853 3f00 	ldrex	r3, [r3]
 8011428:	60bb      	str	r3, [r7, #8]
   return(result);
 801142a:	68bb      	ldr	r3, [r7, #8]
 801142c:	f043 0320 	orr.w	r3, r3, #32
 8011430:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	681b      	ldr	r3, [r3, #0]
 8011438:	461a      	mov	r2, r3
 801143a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801143e:	61bb      	str	r3, [r7, #24]
 8011440:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011442:	6979      	ldr	r1, [r7, #20]
 8011444:	69ba      	ldr	r2, [r7, #24]
 8011446:	e841 2300 	strex	r3, r2, [r1]
 801144a:	613b      	str	r3, [r7, #16]
   return(result);
 801144c:	693b      	ldr	r3, [r7, #16]
 801144e:	2b00      	cmp	r3, #0
 8011450:	d1e4      	bne.n	801141c <UART_RxISR_8BIT_FIFOEN+0x304>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011452:	e007      	b.n	8011464 <UART_RxISR_8BIT_FIFOEN+0x34c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	681b      	ldr	r3, [r3, #0]
 8011458:	699a      	ldr	r2, [r3, #24]
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	681b      	ldr	r3, [r3, #0]
 801145e:	f042 0208 	orr.w	r2, r2, #8
 8011462:	619a      	str	r2, [r3, #24]
}
 8011464:	bf00      	nop
 8011466:	37b0      	adds	r7, #176	@ 0xb0
 8011468:	46bd      	mov	sp, r7
 801146a:	bd80      	pop	{r7, pc}
 801146c:	effffffe 	.word	0xeffffffe
 8011470:	58000c00 	.word	0x58000c00
 8011474:	08010da9 	.word	0x08010da9

08011478 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8011478:	b580      	push	{r7, lr}
 801147a:	b0ae      	sub	sp, #184	@ 0xb8
 801147c:	af00      	add	r7, sp, #0
 801147e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8011480:	687b      	ldr	r3, [r7, #4]
 8011482:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8011486:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801148a:	687b      	ldr	r3, [r7, #4]
 801148c:	681b      	ldr	r3, [r3, #0]
 801148e:	69db      	ldr	r3, [r3, #28]
 8011490:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8011494:	687b      	ldr	r3, [r7, #4]
 8011496:	681b      	ldr	r3, [r3, #0]
 8011498:	681b      	ldr	r3, [r3, #0]
 801149a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801149e:	687b      	ldr	r3, [r7, #4]
 80114a0:	681b      	ldr	r3, [r3, #0]
 80114a2:	689b      	ldr	r3, [r3, #8]
 80114a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80114ae:	2b22      	cmp	r3, #34	@ 0x22
 80114b0:	f040 8184 	bne.w	80117bc <UART_RxISR_16BIT_FIFOEN+0x344>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80114ba:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80114be:	e127      	b.n	8011710 <UART_RxISR_16BIT_FIFOEN+0x298>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80114c0:	687b      	ldr	r3, [r7, #4]
 80114c2:	681b      	ldr	r3, [r3, #0]
 80114c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80114c6:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80114ca:	687b      	ldr	r3, [r7, #4]
 80114cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80114ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80114d2:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80114d6:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80114da:	4013      	ands	r3, r2
 80114dc:	b29a      	uxth	r2, r3
 80114de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80114e2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80114e4:	687b      	ldr	r3, [r7, #4]
 80114e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80114e8:	1c9a      	adds	r2, r3, #2
 80114ea:	687b      	ldr	r3, [r7, #4]
 80114ec:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80114ee:	687b      	ldr	r3, [r7, #4]
 80114f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80114f4:	b29b      	uxth	r3, r3
 80114f6:	3b01      	subs	r3, #1
 80114f8:	b29a      	uxth	r2, r3
 80114fa:	687b      	ldr	r3, [r7, #4]
 80114fc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8011500:	687b      	ldr	r3, [r7, #4]
 8011502:	681b      	ldr	r3, [r3, #0]
 8011504:	69db      	ldr	r3, [r3, #28]
 8011506:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 801150a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801150e:	f003 0307 	and.w	r3, r3, #7
 8011512:	2b00      	cmp	r3, #0
 8011514:	d053      	beq.n	80115be <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8011516:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801151a:	f003 0301 	and.w	r3, r3, #1
 801151e:	2b00      	cmp	r3, #0
 8011520:	d011      	beq.n	8011546 <UART_RxISR_16BIT_FIFOEN+0xce>
 8011522:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011526:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801152a:	2b00      	cmp	r3, #0
 801152c:	d00b      	beq.n	8011546 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801152e:	687b      	ldr	r3, [r7, #4]
 8011530:	681b      	ldr	r3, [r3, #0]
 8011532:	2201      	movs	r2, #1
 8011534:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801153c:	f043 0201 	orr.w	r2, r3, #1
 8011540:	687b      	ldr	r3, [r7, #4]
 8011542:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011546:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801154a:	f003 0302 	and.w	r3, r3, #2
 801154e:	2b00      	cmp	r3, #0
 8011550:	d011      	beq.n	8011576 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8011552:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011556:	f003 0301 	and.w	r3, r3, #1
 801155a:	2b00      	cmp	r3, #0
 801155c:	d00b      	beq.n	8011576 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801155e:	687b      	ldr	r3, [r7, #4]
 8011560:	681b      	ldr	r3, [r3, #0]
 8011562:	2202      	movs	r2, #2
 8011564:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801156c:	f043 0204 	orr.w	r2, r3, #4
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011576:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801157a:	f003 0304 	and.w	r3, r3, #4
 801157e:	2b00      	cmp	r3, #0
 8011580:	d011      	beq.n	80115a6 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8011582:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011586:	f003 0301 	and.w	r3, r3, #1
 801158a:	2b00      	cmp	r3, #0
 801158c:	d00b      	beq.n	80115a6 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	681b      	ldr	r3, [r3, #0]
 8011592:	2204      	movs	r2, #4
 8011594:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011596:	687b      	ldr	r3, [r7, #4]
 8011598:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801159c:	f043 0202 	orr.w	r2, r3, #2
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80115a6:	687b      	ldr	r3, [r7, #4]
 80115a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80115ac:	2b00      	cmp	r3, #0
 80115ae:	d006      	beq.n	80115be <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80115b0:	6878      	ldr	r0, [r7, #4]
 80115b2:	f7fd fde7 	bl	800f184 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	2200      	movs	r2, #0
 80115ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80115be:	687b      	ldr	r3, [r7, #4]
 80115c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80115c4:	b29b      	uxth	r3, r3
 80115c6:	2b00      	cmp	r3, #0
 80115c8:	f040 80a2 	bne.w	8011710 <UART_RxISR_16BIT_FIFOEN+0x298>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	681b      	ldr	r3, [r3, #0]
 80115d0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80115d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80115d4:	e853 3f00 	ldrex	r3, [r3]
 80115d8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80115da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80115dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80115e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80115e4:	687b      	ldr	r3, [r7, #4]
 80115e6:	681b      	ldr	r3, [r3, #0]
 80115e8:	461a      	mov	r2, r3
 80115ea:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80115ee:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80115f2:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80115f4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80115f6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80115fa:	e841 2300 	strex	r3, r2, [r1]
 80115fe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8011600:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011602:	2b00      	cmp	r3, #0
 8011604:	d1e2      	bne.n	80115cc <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011606:	687b      	ldr	r3, [r7, #4]
 8011608:	681b      	ldr	r3, [r3, #0]
 801160a:	3308      	adds	r3, #8
 801160c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801160e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8011610:	e853 3f00 	ldrex	r3, [r3]
 8011614:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8011616:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8011618:	4b6e      	ldr	r3, [pc, #440]	@ (80117d4 <UART_RxISR_16BIT_FIFOEN+0x35c>)
 801161a:	4013      	ands	r3, r2
 801161c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011620:	687b      	ldr	r3, [r7, #4]
 8011622:	681b      	ldr	r3, [r3, #0]
 8011624:	3308      	adds	r3, #8
 8011626:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 801162a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801162c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801162e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8011630:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8011632:	e841 2300 	strex	r3, r2, [r1]
 8011636:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8011638:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801163a:	2b00      	cmp	r3, #0
 801163c:	d1e3      	bne.n	8011606 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801163e:	687b      	ldr	r3, [r7, #4]
 8011640:	2220      	movs	r2, #32
 8011642:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8011646:	687b      	ldr	r3, [r7, #4]
 8011648:	2200      	movs	r2, #0
 801164a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	2200      	movs	r2, #0
 8011650:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011652:	687b      	ldr	r3, [r7, #4]
 8011654:	681b      	ldr	r3, [r3, #0]
 8011656:	4a60      	ldr	r2, [pc, #384]	@ (80117d8 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8011658:	4293      	cmp	r3, r2
 801165a:	d021      	beq.n	80116a0 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	681b      	ldr	r3, [r3, #0]
 8011660:	685b      	ldr	r3, [r3, #4]
 8011662:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011666:	2b00      	cmp	r3, #0
 8011668:	d01a      	beq.n	80116a0 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801166a:	687b      	ldr	r3, [r7, #4]
 801166c:	681b      	ldr	r3, [r3, #0]
 801166e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011670:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011672:	e853 3f00 	ldrex	r3, [r3]
 8011676:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8011678:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801167a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801167e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011682:	687b      	ldr	r3, [r7, #4]
 8011684:	681b      	ldr	r3, [r3, #0]
 8011686:	461a      	mov	r2, r3
 8011688:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801168c:	65bb      	str	r3, [r7, #88]	@ 0x58
 801168e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011690:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8011692:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011694:	e841 2300 	strex	r3, r2, [r1]
 8011698:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801169a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801169c:	2b00      	cmp	r3, #0
 801169e:	d1e4      	bne.n	801166a <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80116a0:	687b      	ldr	r3, [r7, #4]
 80116a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80116a4:	2b01      	cmp	r3, #1
 80116a6:	d130      	bne.n	801170a <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80116a8:	687b      	ldr	r3, [r7, #4]
 80116aa:	2200      	movs	r2, #0
 80116ac:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	681b      	ldr	r3, [r3, #0]
 80116b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80116b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116b6:	e853 3f00 	ldrex	r3, [r3]
 80116ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80116bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80116be:	f023 0310 	bic.w	r3, r3, #16
 80116c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	681b      	ldr	r3, [r3, #0]
 80116ca:	461a      	mov	r2, r3
 80116cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80116d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80116d2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80116d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80116d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80116d8:	e841 2300 	strex	r3, r2, [r1]
 80116dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80116de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80116e0:	2b00      	cmp	r3, #0
 80116e2:	d1e4      	bne.n	80116ae <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	681b      	ldr	r3, [r3, #0]
 80116e8:	69db      	ldr	r3, [r3, #28]
 80116ea:	f003 0310 	and.w	r3, r3, #16
 80116ee:	2b10      	cmp	r3, #16
 80116f0:	d103      	bne.n	80116fa <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80116f2:	687b      	ldr	r3, [r7, #4]
 80116f4:	681b      	ldr	r3, [r3, #0]
 80116f6:	2210      	movs	r2, #16
 80116f8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011700:	4619      	mov	r1, r3
 8011702:	6878      	ldr	r0, [r7, #4]
 8011704:	f7fd fd52 	bl	800f1ac <HAL_UARTEx_RxEventCallback>
 8011708:	e002      	b.n	8011710 <UART_RxISR_16BIT_FIFOEN+0x298>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 801170a:	6878      	ldr	r0, [r7, #4]
 801170c:	f7f0 fa40 	bl	8001b90 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011710:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8011714:	2b00      	cmp	r3, #0
 8011716:	d006      	beq.n	8011726 <UART_RxISR_16BIT_FIFOEN+0x2ae>
 8011718:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801171c:	f003 0320 	and.w	r3, r3, #32
 8011720:	2b00      	cmp	r3, #0
 8011722:	f47f aecd 	bne.w	80114c0 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8011726:	687b      	ldr	r3, [r7, #4]
 8011728:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801172c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8011730:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8011734:	2b00      	cmp	r3, #0
 8011736:	d049      	beq.n	80117cc <UART_RxISR_16BIT_FIFOEN+0x354>
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801173e:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8011742:	429a      	cmp	r2, r3
 8011744:	d242      	bcs.n	80117cc <UART_RxISR_16BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8011746:	687b      	ldr	r3, [r7, #4]
 8011748:	681b      	ldr	r3, [r3, #0]
 801174a:	3308      	adds	r3, #8
 801174c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801174e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011750:	e853 3f00 	ldrex	r3, [r3]
 8011754:	623b      	str	r3, [r7, #32]
   return(result);
 8011756:	6a3b      	ldr	r3, [r7, #32]
 8011758:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801175c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	681b      	ldr	r3, [r3, #0]
 8011764:	3308      	adds	r3, #8
 8011766:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 801176a:	633a      	str	r2, [r7, #48]	@ 0x30
 801176c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801176e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011770:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011772:	e841 2300 	strex	r3, r2, [r1]
 8011776:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801177a:	2b00      	cmp	r3, #0
 801177c:	d1e3      	bne.n	8011746 <UART_RxISR_16BIT_FIFOEN+0x2ce>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	4a16      	ldr	r2, [pc, #88]	@ (80117dc <UART_RxISR_16BIT_FIFOEN+0x364>)
 8011782:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	681b      	ldr	r3, [r3, #0]
 8011788:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801178a:	693b      	ldr	r3, [r7, #16]
 801178c:	e853 3f00 	ldrex	r3, [r3]
 8011790:	60fb      	str	r3, [r7, #12]
   return(result);
 8011792:	68fb      	ldr	r3, [r7, #12]
 8011794:	f043 0320 	orr.w	r3, r3, #32
 8011798:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	681b      	ldr	r3, [r3, #0]
 80117a0:	461a      	mov	r2, r3
 80117a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80117a6:	61fb      	str	r3, [r7, #28]
 80117a8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80117aa:	69b9      	ldr	r1, [r7, #24]
 80117ac:	69fa      	ldr	r2, [r7, #28]
 80117ae:	e841 2300 	strex	r3, r2, [r1]
 80117b2:	617b      	str	r3, [r7, #20]
   return(result);
 80117b4:	697b      	ldr	r3, [r7, #20]
 80117b6:	2b00      	cmp	r3, #0
 80117b8:	d1e4      	bne.n	8011784 <UART_RxISR_16BIT_FIFOEN+0x30c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80117ba:	e007      	b.n	80117cc <UART_RxISR_16BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	681b      	ldr	r3, [r3, #0]
 80117c0:	699a      	ldr	r2, [r3, #24]
 80117c2:	687b      	ldr	r3, [r7, #4]
 80117c4:	681b      	ldr	r3, [r3, #0]
 80117c6:	f042 0208 	orr.w	r2, r2, #8
 80117ca:	619a      	str	r2, [r3, #24]
}
 80117cc:	bf00      	nop
 80117ce:	37b8      	adds	r7, #184	@ 0xb8
 80117d0:	46bd      	mov	sp, r7
 80117d2:	bd80      	pop	{r7, pc}
 80117d4:	effffffe 	.word	0xeffffffe
 80117d8:	58000c00 	.word	0x58000c00
 80117dc:	08010f61 	.word	0x08010f61

080117e0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80117e0:	b480      	push	{r7}
 80117e2:	b083      	sub	sp, #12
 80117e4:	af00      	add	r7, sp, #0
 80117e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80117e8:	bf00      	nop
 80117ea:	370c      	adds	r7, #12
 80117ec:	46bd      	mov	sp, r7
 80117ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117f2:	4770      	bx	lr

080117f4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80117f4:	b480      	push	{r7}
 80117f6:	b083      	sub	sp, #12
 80117f8:	af00      	add	r7, sp, #0
 80117fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80117fc:	bf00      	nop
 80117fe:	370c      	adds	r7, #12
 8011800:	46bd      	mov	sp, r7
 8011802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011806:	4770      	bx	lr

08011808 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8011808:	b480      	push	{r7}
 801180a:	b083      	sub	sp, #12
 801180c:	af00      	add	r7, sp, #0
 801180e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8011810:	bf00      	nop
 8011812:	370c      	adds	r7, #12
 8011814:	46bd      	mov	sp, r7
 8011816:	f85d 7b04 	ldr.w	r7, [sp], #4
 801181a:	4770      	bx	lr

0801181c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 801181c:	b480      	push	{r7}
 801181e:	b085      	sub	sp, #20
 8011820:	af00      	add	r7, sp, #0
 8011822:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011824:	687b      	ldr	r3, [r7, #4]
 8011826:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801182a:	2b01      	cmp	r3, #1
 801182c:	d101      	bne.n	8011832 <HAL_UARTEx_DisableFifoMode+0x16>
 801182e:	2302      	movs	r3, #2
 8011830:	e027      	b.n	8011882 <HAL_UARTEx_DisableFifoMode+0x66>
 8011832:	687b      	ldr	r3, [r7, #4]
 8011834:	2201      	movs	r2, #1
 8011836:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801183a:	687b      	ldr	r3, [r7, #4]
 801183c:	2224      	movs	r2, #36	@ 0x24
 801183e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011842:	687b      	ldr	r3, [r7, #4]
 8011844:	681b      	ldr	r3, [r3, #0]
 8011846:	681b      	ldr	r3, [r3, #0]
 8011848:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801184a:	687b      	ldr	r3, [r7, #4]
 801184c:	681b      	ldr	r3, [r3, #0]
 801184e:	681a      	ldr	r2, [r3, #0]
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	681b      	ldr	r3, [r3, #0]
 8011854:	f022 0201 	bic.w	r2, r2, #1
 8011858:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801185a:	68fb      	ldr	r3, [r7, #12]
 801185c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8011860:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	2200      	movs	r2, #0
 8011866:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011868:	687b      	ldr	r3, [r7, #4]
 801186a:	681b      	ldr	r3, [r3, #0]
 801186c:	68fa      	ldr	r2, [r7, #12]
 801186e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011870:	687b      	ldr	r3, [r7, #4]
 8011872:	2220      	movs	r2, #32
 8011874:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011878:	687b      	ldr	r3, [r7, #4]
 801187a:	2200      	movs	r2, #0
 801187c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011880:	2300      	movs	r3, #0
}
 8011882:	4618      	mov	r0, r3
 8011884:	3714      	adds	r7, #20
 8011886:	46bd      	mov	sp, r7
 8011888:	f85d 7b04 	ldr.w	r7, [sp], #4
 801188c:	4770      	bx	lr

0801188e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801188e:	b580      	push	{r7, lr}
 8011890:	b084      	sub	sp, #16
 8011892:	af00      	add	r7, sp, #0
 8011894:	6078      	str	r0, [r7, #4]
 8011896:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011898:	687b      	ldr	r3, [r7, #4]
 801189a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801189e:	2b01      	cmp	r3, #1
 80118a0:	d101      	bne.n	80118a6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80118a2:	2302      	movs	r3, #2
 80118a4:	e02d      	b.n	8011902 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80118a6:	687b      	ldr	r3, [r7, #4]
 80118a8:	2201      	movs	r2, #1
 80118aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	2224      	movs	r2, #36	@ 0x24
 80118b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	681b      	ldr	r3, [r3, #0]
 80118ba:	681b      	ldr	r3, [r3, #0]
 80118bc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	681b      	ldr	r3, [r3, #0]
 80118c2:	681a      	ldr	r2, [r3, #0]
 80118c4:	687b      	ldr	r3, [r7, #4]
 80118c6:	681b      	ldr	r3, [r3, #0]
 80118c8:	f022 0201 	bic.w	r2, r2, #1
 80118cc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80118ce:	687b      	ldr	r3, [r7, #4]
 80118d0:	681b      	ldr	r3, [r3, #0]
 80118d2:	689b      	ldr	r3, [r3, #8]
 80118d4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80118d8:	687b      	ldr	r3, [r7, #4]
 80118da:	681b      	ldr	r3, [r3, #0]
 80118dc:	683a      	ldr	r2, [r7, #0]
 80118de:	430a      	orrs	r2, r1
 80118e0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80118e2:	6878      	ldr	r0, [r7, #4]
 80118e4:	f000 f850 	bl	8011988 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80118e8:	687b      	ldr	r3, [r7, #4]
 80118ea:	681b      	ldr	r3, [r3, #0]
 80118ec:	68fa      	ldr	r2, [r7, #12]
 80118ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	2220      	movs	r2, #32
 80118f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80118f8:	687b      	ldr	r3, [r7, #4]
 80118fa:	2200      	movs	r2, #0
 80118fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011900:	2300      	movs	r3, #0
}
 8011902:	4618      	mov	r0, r3
 8011904:	3710      	adds	r7, #16
 8011906:	46bd      	mov	sp, r7
 8011908:	bd80      	pop	{r7, pc}

0801190a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801190a:	b580      	push	{r7, lr}
 801190c:	b084      	sub	sp, #16
 801190e:	af00      	add	r7, sp, #0
 8011910:	6078      	str	r0, [r7, #4]
 8011912:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801191a:	2b01      	cmp	r3, #1
 801191c:	d101      	bne.n	8011922 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801191e:	2302      	movs	r3, #2
 8011920:	e02d      	b.n	801197e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8011922:	687b      	ldr	r3, [r7, #4]
 8011924:	2201      	movs	r2, #1
 8011926:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	2224      	movs	r2, #36	@ 0x24
 801192e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011932:	687b      	ldr	r3, [r7, #4]
 8011934:	681b      	ldr	r3, [r3, #0]
 8011936:	681b      	ldr	r3, [r3, #0]
 8011938:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801193a:	687b      	ldr	r3, [r7, #4]
 801193c:	681b      	ldr	r3, [r3, #0]
 801193e:	681a      	ldr	r2, [r3, #0]
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	681b      	ldr	r3, [r3, #0]
 8011944:	f022 0201 	bic.w	r2, r2, #1
 8011948:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	681b      	ldr	r3, [r3, #0]
 801194e:	689b      	ldr	r3, [r3, #8]
 8011950:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	681b      	ldr	r3, [r3, #0]
 8011958:	683a      	ldr	r2, [r7, #0]
 801195a:	430a      	orrs	r2, r1
 801195c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801195e:	6878      	ldr	r0, [r7, #4]
 8011960:	f000 f812 	bl	8011988 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011964:	687b      	ldr	r3, [r7, #4]
 8011966:	681b      	ldr	r3, [r3, #0]
 8011968:	68fa      	ldr	r2, [r7, #12]
 801196a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801196c:	687b      	ldr	r3, [r7, #4]
 801196e:	2220      	movs	r2, #32
 8011970:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	2200      	movs	r2, #0
 8011978:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801197c:	2300      	movs	r3, #0
}
 801197e:	4618      	mov	r0, r3
 8011980:	3710      	adds	r7, #16
 8011982:	46bd      	mov	sp, r7
 8011984:	bd80      	pop	{r7, pc}
	...

08011988 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011988:	b480      	push	{r7}
 801198a:	b085      	sub	sp, #20
 801198c:	af00      	add	r7, sp, #0
 801198e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011990:	687b      	ldr	r3, [r7, #4]
 8011992:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011994:	2b00      	cmp	r3, #0
 8011996:	d108      	bne.n	80119aa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	2201      	movs	r2, #1
 801199c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80119a0:	687b      	ldr	r3, [r7, #4]
 80119a2:	2201      	movs	r2, #1
 80119a4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80119a8:	e031      	b.n	8011a0e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80119aa:	2310      	movs	r3, #16
 80119ac:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80119ae:	2310      	movs	r3, #16
 80119b0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	681b      	ldr	r3, [r3, #0]
 80119b6:	689b      	ldr	r3, [r3, #8]
 80119b8:	0e5b      	lsrs	r3, r3, #25
 80119ba:	b2db      	uxtb	r3, r3
 80119bc:	f003 0307 	and.w	r3, r3, #7
 80119c0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	681b      	ldr	r3, [r3, #0]
 80119c6:	689b      	ldr	r3, [r3, #8]
 80119c8:	0f5b      	lsrs	r3, r3, #29
 80119ca:	b2db      	uxtb	r3, r3
 80119cc:	f003 0307 	and.w	r3, r3, #7
 80119d0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80119d2:	7bbb      	ldrb	r3, [r7, #14]
 80119d4:	7b3a      	ldrb	r2, [r7, #12]
 80119d6:	4911      	ldr	r1, [pc, #68]	@ (8011a1c <UARTEx_SetNbDataToProcess+0x94>)
 80119d8:	5c8a      	ldrb	r2, [r1, r2]
 80119da:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80119de:	7b3a      	ldrb	r2, [r7, #12]
 80119e0:	490f      	ldr	r1, [pc, #60]	@ (8011a20 <UARTEx_SetNbDataToProcess+0x98>)
 80119e2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80119e4:	fb93 f3f2 	sdiv	r3, r3, r2
 80119e8:	b29a      	uxth	r2, r3
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80119f0:	7bfb      	ldrb	r3, [r7, #15]
 80119f2:	7b7a      	ldrb	r2, [r7, #13]
 80119f4:	4909      	ldr	r1, [pc, #36]	@ (8011a1c <UARTEx_SetNbDataToProcess+0x94>)
 80119f6:	5c8a      	ldrb	r2, [r1, r2]
 80119f8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80119fc:	7b7a      	ldrb	r2, [r7, #13]
 80119fe:	4908      	ldr	r1, [pc, #32]	@ (8011a20 <UARTEx_SetNbDataToProcess+0x98>)
 8011a00:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011a02:	fb93 f3f2 	sdiv	r3, r3, r2
 8011a06:	b29a      	uxth	r2, r3
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8011a0e:	bf00      	nop
 8011a10:	3714      	adds	r7, #20
 8011a12:	46bd      	mov	sp, r7
 8011a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a18:	4770      	bx	lr
 8011a1a:	bf00      	nop
 8011a1c:	080188f4 	.word	0x080188f4
 8011a20:	080188fc 	.word	0x080188fc

08011a24 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8011a24:	b580      	push	{r7, lr}
 8011a26:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8011a28:	4904      	ldr	r1, [pc, #16]	@ (8011a3c <MX_FATFS_Init+0x18>)
 8011a2a:	4805      	ldr	r0, [pc, #20]	@ (8011a40 <MX_FATFS_Init+0x1c>)
 8011a2c:	f001 fcd0 	bl	80133d0 <FATFS_LinkDriver>
 8011a30:	4603      	mov	r3, r0
 8011a32:	461a      	mov	r2, r3
 8011a34:	4b03      	ldr	r3, [pc, #12]	@ (8011a44 <MX_FATFS_Init+0x20>)
 8011a36:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8011a38:	bf00      	nop
 8011a3a:	bd80      	pop	{r7, pc}
 8011a3c:	240028ac 	.word	0x240028ac
 8011a40:	240000ac 	.word	0x240000ac
 8011a44:	240028a8 	.word	0x240028a8

08011a48 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8011a48:	b480      	push	{r7}
 8011a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8011a4c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8011a4e:	4618      	mov	r0, r3
 8011a50:	46bd      	mov	sp, r7
 8011a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a56:	4770      	bx	lr

08011a58 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8011a58:	b580      	push	{r7, lr}
 8011a5a:	b082      	sub	sp, #8
 8011a5c:	af00      	add	r7, sp, #0
 8011a5e:	4603      	mov	r3, r0
 8011a60:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return SD_disk_initialize(pdrv);
 8011a62:	79fb      	ldrb	r3, [r7, #7]
 8011a64:	4618      	mov	r0, r3
 8011a66:	f000 f9fd 	bl	8011e64 <SD_disk_initialize>
 8011a6a:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8011a6c:	4618      	mov	r0, r3
 8011a6e:	3708      	adds	r7, #8
 8011a70:	46bd      	mov	sp, r7
 8011a72:	bd80      	pop	{r7, pc}

08011a74 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8011a74:	b580      	push	{r7, lr}
 8011a76:	b082      	sub	sp, #8
 8011a78:	af00      	add	r7, sp, #0
 8011a7a:	4603      	mov	r3, r0
 8011a7c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return SD_disk_status(pdrv);
 8011a7e:	79fb      	ldrb	r3, [r7, #7]
 8011a80:	4618      	mov	r0, r3
 8011a82:	f000 fad5 	bl	8012030 <SD_disk_status>
 8011a86:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8011a88:	4618      	mov	r0, r3
 8011a8a:	3708      	adds	r7, #8
 8011a8c:	46bd      	mov	sp, r7
 8011a8e:	bd80      	pop	{r7, pc}

08011a90 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8011a90:	b580      	push	{r7, lr}
 8011a92:	b084      	sub	sp, #16
 8011a94:	af00      	add	r7, sp, #0
 8011a96:	60b9      	str	r1, [r7, #8]
 8011a98:	607a      	str	r2, [r7, #4]
 8011a9a:	603b      	str	r3, [r7, #0]
 8011a9c:	4603      	mov	r3, r0
 8011a9e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return SD_disk_read(pdrv, buff, sector, count);
 8011aa0:	7bf8      	ldrb	r0, [r7, #15]
 8011aa2:	683b      	ldr	r3, [r7, #0]
 8011aa4:	687a      	ldr	r2, [r7, #4]
 8011aa6:	68b9      	ldr	r1, [r7, #8]
 8011aa8:	f000 fad8 	bl	801205c <SD_disk_read>
 8011aac:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8011aae:	4618      	mov	r0, r3
 8011ab0:	3710      	adds	r7, #16
 8011ab2:	46bd      	mov	sp, r7
 8011ab4:	bd80      	pop	{r7, pc}

08011ab6 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8011ab6:	b580      	push	{r7, lr}
 8011ab8:	b084      	sub	sp, #16
 8011aba:	af00      	add	r7, sp, #0
 8011abc:	60b9      	str	r1, [r7, #8]
 8011abe:	607a      	str	r2, [r7, #4]
 8011ac0:	603b      	str	r3, [r7, #0]
 8011ac2:	4603      	mov	r3, r0
 8011ac4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return SD_disk_write(pdrv, buff, sector, count);
 8011ac6:	7bf8      	ldrb	r0, [r7, #15]
 8011ac8:	683b      	ldr	r3, [r7, #0]
 8011aca:	687a      	ldr	r2, [r7, #4]
 8011acc:	68b9      	ldr	r1, [r7, #8]
 8011ace:	f000 fb2f 	bl	8012130 <SD_disk_write>
 8011ad2:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8011ad4:	4618      	mov	r0, r3
 8011ad6:	3710      	adds	r7, #16
 8011ad8:	46bd      	mov	sp, r7
 8011ada:	bd80      	pop	{r7, pc}

08011adc <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8011adc:	b580      	push	{r7, lr}
 8011ade:	b082      	sub	sp, #8
 8011ae0:	af00      	add	r7, sp, #0
 8011ae2:	4603      	mov	r3, r0
 8011ae4:	603a      	str	r2, [r7, #0]
 8011ae6:	71fb      	strb	r3, [r7, #7]
 8011ae8:	460b      	mov	r3, r1
 8011aea:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return SD_disk_ioctl(pdrv, cmd, buff);
 8011aec:	79b9      	ldrb	r1, [r7, #6]
 8011aee:	79fb      	ldrb	r3, [r7, #7]
 8011af0:	683a      	ldr	r2, [r7, #0]
 8011af2:	4618      	mov	r0, r3
 8011af4:	f000 fba0 	bl	8012238 <SD_disk_ioctl>
 8011af8:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8011afa:	4618      	mov	r0, r3
 8011afc:	3708      	adds	r7, #8
 8011afe:	46bd      	mov	sp, r7
 8011b00:	bd80      	pop	{r7, pc}
	...

08011b04 <SELECT>:

//-----[ SPI Functions ]-----

/* slave select */
static void SELECT(void)
{
 8011b04:	b580      	push	{r7, lr}
 8011b06:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8011b08:	2200      	movs	r2, #0
 8011b0a:	2110      	movs	r1, #16
 8011b0c:	4802      	ldr	r0, [pc, #8]	@ (8011b18 <SELECT+0x14>)
 8011b0e:	f7f7 f9b9 	bl	8008e84 <HAL_GPIO_WritePin>
}
 8011b12:	bf00      	nop
 8011b14:	bd80      	pop	{r7, pc}
 8011b16:	bf00      	nop
 8011b18:	58020000 	.word	0x58020000

08011b1c <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8011b1c:	b580      	push	{r7, lr}
 8011b1e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8011b20:	2201      	movs	r2, #1
 8011b22:	2110      	movs	r1, #16
 8011b24:	4802      	ldr	r0, [pc, #8]	@ (8011b30 <DESELECT+0x14>)
 8011b26:	f7f7 f9ad 	bl	8008e84 <HAL_GPIO_WritePin>
}
 8011b2a:	bf00      	nop
 8011b2c:	bd80      	pop	{r7, pc}
 8011b2e:	bf00      	nop
 8011b30:	58020000 	.word	0x58020000

08011b34 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 8011b34:	b580      	push	{r7, lr}
 8011b36:	b082      	sub	sp, #8
 8011b38:	af00      	add	r7, sp, #0
 8011b3a:	4603      	mov	r3, r0
 8011b3c:	71fb      	strb	r3, [r7, #7]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8011b3e:	bf00      	nop
 8011b40:	4b08      	ldr	r3, [pc, #32]	@ (8011b64 <SPI_TxByte+0x30>)
 8011b42:	681b      	ldr	r3, [r3, #0]
 8011b44:	695b      	ldr	r3, [r3, #20]
 8011b46:	f003 0302 	and.w	r3, r3, #2
 8011b4a:	2b02      	cmp	r3, #2
 8011b4c:	d1f8      	bne.n	8011b40 <SPI_TxByte+0xc>
  HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8011b4e:	1df9      	adds	r1, r7, #7
 8011b50:	2364      	movs	r3, #100	@ 0x64
 8011b52:	2201      	movs	r2, #1
 8011b54:	4803      	ldr	r0, [pc, #12]	@ (8011b64 <SPI_TxByte+0x30>)
 8011b56:	f7fa fa21 	bl	800bf9c <HAL_SPI_Transmit>
}
 8011b5a:	bf00      	nop
 8011b5c:	3708      	adds	r7, #8
 8011b5e:	46bd      	mov	sp, r7
 8011b60:	bd80      	pop	{r7, pc}
 8011b62:	bf00      	nop
 8011b64:	24000ce8 	.word	0x24000ce8

08011b68 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8011b68:	b580      	push	{r7, lr}
 8011b6a:	b082      	sub	sp, #8
 8011b6c:	af00      	add	r7, sp, #0
 8011b6e:	6078      	str	r0, [r7, #4]
 8011b70:	460b      	mov	r3, r1
 8011b72:	807b      	strh	r3, [r7, #2]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8011b74:	bf00      	nop
 8011b76:	4b08      	ldr	r3, [pc, #32]	@ (8011b98 <SPI_TxBuffer+0x30>)
 8011b78:	681b      	ldr	r3, [r3, #0]
 8011b7a:	695b      	ldr	r3, [r3, #20]
 8011b7c:	f003 0302 	and.w	r3, r3, #2
 8011b80:	2b02      	cmp	r3, #2
 8011b82:	d1f8      	bne.n	8011b76 <SPI_TxBuffer+0xe>
  HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8011b84:	887a      	ldrh	r2, [r7, #2]
 8011b86:	2364      	movs	r3, #100	@ 0x64
 8011b88:	6879      	ldr	r1, [r7, #4]
 8011b8a:	4803      	ldr	r0, [pc, #12]	@ (8011b98 <SPI_TxBuffer+0x30>)
 8011b8c:	f7fa fa06 	bl	800bf9c <HAL_SPI_Transmit>
}
 8011b90:	bf00      	nop
 8011b92:	3708      	adds	r7, #8
 8011b94:	46bd      	mov	sp, r7
 8011b96:	bd80      	pop	{r7, pc}
 8011b98:	24000ce8 	.word	0x24000ce8

08011b9c <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8011b9c:	b580      	push	{r7, lr}
 8011b9e:	b084      	sub	sp, #16
 8011ba0:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 8011ba2:	23ff      	movs	r3, #255	@ 0xff
 8011ba4:	71fb      	strb	r3, [r7, #7]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8011ba6:	bf00      	nop
 8011ba8:	4b09      	ldr	r3, [pc, #36]	@ (8011bd0 <SPI_RxByte+0x34>)
 8011baa:	681b      	ldr	r3, [r3, #0]
 8011bac:	695b      	ldr	r3, [r3, #20]
 8011bae:	f003 0302 	and.w	r3, r3, #2
 8011bb2:	2b02      	cmp	r3, #2
 8011bb4:	d1f8      	bne.n	8011ba8 <SPI_RxByte+0xc>
  HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8011bb6:	1dba      	adds	r2, r7, #6
 8011bb8:	1df9      	adds	r1, r7, #7
 8011bba:	2364      	movs	r3, #100	@ 0x64
 8011bbc:	9300      	str	r3, [sp, #0]
 8011bbe:	2301      	movs	r3, #1
 8011bc0:	4803      	ldr	r0, [pc, #12]	@ (8011bd0 <SPI_RxByte+0x34>)
 8011bc2:	f7fa fe4b 	bl	800c85c <HAL_SPI_TransmitReceive>
  return data;
 8011bc6:	79bb      	ldrb	r3, [r7, #6]
}
 8011bc8:	4618      	mov	r0, r3
 8011bca:	3708      	adds	r7, #8
 8011bcc:	46bd      	mov	sp, r7
 8011bce:	bd80      	pop	{r7, pc}
 8011bd0:	24000ce8 	.word	0x24000ce8

08011bd4 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8011bd4:	b580      	push	{r7, lr}
 8011bd6:	b082      	sub	sp, #8
 8011bd8:	af00      	add	r7, sp, #0
 8011bda:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8011bdc:	f7ff ffde 	bl	8011b9c <SPI_RxByte>
 8011be0:	4603      	mov	r3, r0
 8011be2:	461a      	mov	r2, r3
 8011be4:	687b      	ldr	r3, [r7, #4]
 8011be6:	701a      	strb	r2, [r3, #0]
}
 8011be8:	bf00      	nop
 8011bea:	3708      	adds	r7, #8
 8011bec:	46bd      	mov	sp, r7
 8011bee:	bd80      	pop	{r7, pc}

08011bf0 <SD_ReadyWait>:

//-----[ SD Card Functions ]-----

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8011bf0:	b580      	push	{r7, lr}
 8011bf2:	b082      	sub	sp, #8
 8011bf4:	af00      	add	r7, sp, #0
  uint8_t res;
  /* timeout 500ms */
  Timer2 = 500;
 8011bf6:	4b0a      	ldr	r3, [pc, #40]	@ (8011c20 <SD_ReadyWait+0x30>)
 8011bf8:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8011bfc:	801a      	strh	r2, [r3, #0]
  /* if SD goes ready, receives 0xFF */
  do {
    res = SPI_RxByte();
 8011bfe:	f7ff ffcd 	bl	8011b9c <SPI_RxByte>
 8011c02:	4603      	mov	r3, r0
 8011c04:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 8011c06:	79fb      	ldrb	r3, [r7, #7]
 8011c08:	2bff      	cmp	r3, #255	@ 0xff
 8011c0a:	d003      	beq.n	8011c14 <SD_ReadyWait+0x24>
 8011c0c:	4b04      	ldr	r3, [pc, #16]	@ (8011c20 <SD_ReadyWait+0x30>)
 8011c0e:	881b      	ldrh	r3, [r3, #0]
 8011c10:	2b00      	cmp	r3, #0
 8011c12:	d1f4      	bne.n	8011bfe <SD_ReadyWait+0xe>
  return res;
 8011c14:	79fb      	ldrb	r3, [r7, #7]
}
 8011c16:	4618      	mov	r0, r3
 8011c18:	3708      	adds	r7, #8
 8011c1a:	46bd      	mov	sp, r7
 8011c1c:	bd80      	pop	{r7, pc}
 8011c1e:	bf00      	nop
 8011c20:	240028b2 	.word	0x240028b2

08011c24 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 8011c24:	b580      	push	{r7, lr}
 8011c26:	b084      	sub	sp, #16
 8011c28:	af00      	add	r7, sp, #0
  uint8_t args[6];
  uint32_t cnt = 0x1FFF;
 8011c2a:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8011c2e:	60fb      	str	r3, [r7, #12]
  /* transmit bytes to wake up */
  DESELECT();
 8011c30:	f7ff ff74 	bl	8011b1c <DESELECT>
  for(int i = 0; i < 10; i++)
 8011c34:	2300      	movs	r3, #0
 8011c36:	60bb      	str	r3, [r7, #8]
 8011c38:	e005      	b.n	8011c46 <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 8011c3a:	20ff      	movs	r0, #255	@ 0xff
 8011c3c:	f7ff ff7a 	bl	8011b34 <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 8011c40:	68bb      	ldr	r3, [r7, #8]
 8011c42:	3301      	adds	r3, #1
 8011c44:	60bb      	str	r3, [r7, #8]
 8011c46:	68bb      	ldr	r3, [r7, #8]
 8011c48:	2b09      	cmp	r3, #9
 8011c4a:	ddf6      	ble.n	8011c3a <SD_PowerOn+0x16>
  }
  /* slave select */
  SELECT();
 8011c4c:	f7ff ff5a 	bl	8011b04 <SELECT>
  /* make idle state */
  args[0] = CMD0;   /* CMD0:GO_IDLE_STATE */
 8011c50:	2340      	movs	r3, #64	@ 0x40
 8011c52:	703b      	strb	r3, [r7, #0]
  args[1] = 0;
 8011c54:	2300      	movs	r3, #0
 8011c56:	707b      	strb	r3, [r7, #1]
  args[2] = 0;
 8011c58:	2300      	movs	r3, #0
 8011c5a:	70bb      	strb	r3, [r7, #2]
  args[3] = 0;
 8011c5c:	2300      	movs	r3, #0
 8011c5e:	70fb      	strb	r3, [r7, #3]
  args[4] = 0;
 8011c60:	2300      	movs	r3, #0
 8011c62:	713b      	strb	r3, [r7, #4]
  args[5] = 0x95;
 8011c64:	2395      	movs	r3, #149	@ 0x95
 8011c66:	717b      	strb	r3, [r7, #5]
  SPI_TxBuffer(args, sizeof(args));
 8011c68:	463b      	mov	r3, r7
 8011c6a:	2106      	movs	r1, #6
 8011c6c:	4618      	mov	r0, r3
 8011c6e:	f7ff ff7b 	bl	8011b68 <SPI_TxBuffer>
  /* wait response */
  while ((SPI_RxByte() != 0x01) && cnt)
 8011c72:	e002      	b.n	8011c7a <SD_PowerOn+0x56>
  {
    cnt--;
 8011c74:	68fb      	ldr	r3, [r7, #12]
 8011c76:	3b01      	subs	r3, #1
 8011c78:	60fb      	str	r3, [r7, #12]
  while ((SPI_RxByte() != 0x01) && cnt)
 8011c7a:	f7ff ff8f 	bl	8011b9c <SPI_RxByte>
 8011c7e:	4603      	mov	r3, r0
 8011c80:	2b01      	cmp	r3, #1
 8011c82:	d002      	beq.n	8011c8a <SD_PowerOn+0x66>
 8011c84:	68fb      	ldr	r3, [r7, #12]
 8011c86:	2b00      	cmp	r3, #0
 8011c88:	d1f4      	bne.n	8011c74 <SD_PowerOn+0x50>
  }
  DESELECT();
 8011c8a:	f7ff ff47 	bl	8011b1c <DESELECT>
  SPI_TxByte(0XFF);
 8011c8e:	20ff      	movs	r0, #255	@ 0xff
 8011c90:	f7ff ff50 	bl	8011b34 <SPI_TxByte>
  PowerFlag = 1;
 8011c94:	4b03      	ldr	r3, [pc, #12]	@ (8011ca4 <SD_PowerOn+0x80>)
 8011c96:	2201      	movs	r2, #1
 8011c98:	701a      	strb	r2, [r3, #0]
}
 8011c9a:	bf00      	nop
 8011c9c:	3710      	adds	r7, #16
 8011c9e:	46bd      	mov	sp, r7
 8011ca0:	bd80      	pop	{r7, pc}
 8011ca2:	bf00      	nop
 8011ca4:	240028b5 	.word	0x240028b5

08011ca8 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 8011ca8:	b480      	push	{r7}
 8011caa:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8011cac:	4b03      	ldr	r3, [pc, #12]	@ (8011cbc <SD_PowerOff+0x14>)
 8011cae:	2200      	movs	r2, #0
 8011cb0:	701a      	strb	r2, [r3, #0]
}
 8011cb2:	bf00      	nop
 8011cb4:	46bd      	mov	sp, r7
 8011cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cba:	4770      	bx	lr
 8011cbc:	240028b5 	.word	0x240028b5

08011cc0 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 8011cc0:	b480      	push	{r7}
 8011cc2:	af00      	add	r7, sp, #0
  return PowerFlag;
 8011cc4:	4b03      	ldr	r3, [pc, #12]	@ (8011cd4 <SD_CheckPower+0x14>)
 8011cc6:	781b      	ldrb	r3, [r3, #0]
}
 8011cc8:	4618      	mov	r0, r3
 8011cca:	46bd      	mov	sp, r7
 8011ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cd0:	4770      	bx	lr
 8011cd2:	bf00      	nop
 8011cd4:	240028b5 	.word	0x240028b5

08011cd8 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8011cd8:	b580      	push	{r7, lr}
 8011cda:	b084      	sub	sp, #16
 8011cdc:	af00      	add	r7, sp, #0
 8011cde:	6078      	str	r0, [r7, #4]
 8011ce0:	6039      	str	r1, [r7, #0]
  uint8_t token;
  /* timeout 200ms */
  Timer1 = 200;
 8011ce2:	4b13      	ldr	r3, [pc, #76]	@ (8011d30 <SD_RxDataBlock+0x58>)
 8011ce4:	22c8      	movs	r2, #200	@ 0xc8
 8011ce6:	801a      	strh	r2, [r3, #0]
  /* loop until receive a response or timeout */
  do {
    token = SPI_RxByte();
 8011ce8:	f7ff ff58 	bl	8011b9c <SPI_RxByte>
 8011cec:	4603      	mov	r3, r0
 8011cee:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 8011cf0:	7bfb      	ldrb	r3, [r7, #15]
 8011cf2:	2bff      	cmp	r3, #255	@ 0xff
 8011cf4:	d103      	bne.n	8011cfe <SD_RxDataBlock+0x26>
 8011cf6:	4b0e      	ldr	r3, [pc, #56]	@ (8011d30 <SD_RxDataBlock+0x58>)
 8011cf8:	881b      	ldrh	r3, [r3, #0]
 8011cfa:	2b00      	cmp	r3, #0
 8011cfc:	d1f4      	bne.n	8011ce8 <SD_RxDataBlock+0x10>
  /* invalid response */
  if(token != 0xFE) return FALSE;
 8011cfe:	7bfb      	ldrb	r3, [r7, #15]
 8011d00:	2bfe      	cmp	r3, #254	@ 0xfe
 8011d02:	d001      	beq.n	8011d08 <SD_RxDataBlock+0x30>
 8011d04:	2300      	movs	r3, #0
 8011d06:	e00f      	b.n	8011d28 <SD_RxDataBlock+0x50>
  /* receive data */
  do {
    SPI_RxBytePtr(buff++);
 8011d08:	687b      	ldr	r3, [r7, #4]
 8011d0a:	1c5a      	adds	r2, r3, #1
 8011d0c:	607a      	str	r2, [r7, #4]
 8011d0e:	4618      	mov	r0, r3
 8011d10:	f7ff ff60 	bl	8011bd4 <SPI_RxBytePtr>
  } while(len--);
 8011d14:	683b      	ldr	r3, [r7, #0]
 8011d16:	1e5a      	subs	r2, r3, #1
 8011d18:	603a      	str	r2, [r7, #0]
 8011d1a:	2b00      	cmp	r3, #0
 8011d1c:	d1f4      	bne.n	8011d08 <SD_RxDataBlock+0x30>
  /* discard CRC */
  SPI_RxByte();
 8011d1e:	f7ff ff3d 	bl	8011b9c <SPI_RxByte>
  SPI_RxByte();
 8011d22:	f7ff ff3b 	bl	8011b9c <SPI_RxByte>
  return TRUE;
 8011d26:	2301      	movs	r3, #1
}
 8011d28:	4618      	mov	r0, r3
 8011d2a:	3710      	adds	r7, #16
 8011d2c:	46bd      	mov	sp, r7
 8011d2e:	bd80      	pop	{r7, pc}
 8011d30:	240028b0 	.word	0x240028b0

08011d34 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 8011d34:	b580      	push	{r7, lr}
 8011d36:	b084      	sub	sp, #16
 8011d38:	af00      	add	r7, sp, #0
 8011d3a:	6078      	str	r0, [r7, #4]
 8011d3c:	460b      	mov	r3, r1
 8011d3e:	70fb      	strb	r3, [r7, #3]
  uint8_t resp;
  uint8_t i = 0;
 8011d40:	2300      	movs	r3, #0
 8011d42:	73bb      	strb	r3, [r7, #14]
  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return FALSE;
 8011d44:	f7ff ff54 	bl	8011bf0 <SD_ReadyWait>
 8011d48:	4603      	mov	r3, r0
 8011d4a:	2bff      	cmp	r3, #255	@ 0xff
 8011d4c:	d001      	beq.n	8011d52 <SD_TxDataBlock+0x1e>
 8011d4e:	2300      	movs	r3, #0
 8011d50:	e02f      	b.n	8011db2 <SD_TxDataBlock+0x7e>
  /* transmit token */
  SPI_TxByte(token);
 8011d52:	78fb      	ldrb	r3, [r7, #3]
 8011d54:	4618      	mov	r0, r3
 8011d56:	f7ff feed 	bl	8011b34 <SPI_TxByte>
  /* if it's not STOP token, transmit data */
  if (token != 0xFD)
 8011d5a:	78fb      	ldrb	r3, [r7, #3]
 8011d5c:	2bfd      	cmp	r3, #253	@ 0xfd
 8011d5e:	d020      	beq.n	8011da2 <SD_TxDataBlock+0x6e>
  {
    SPI_TxBuffer((uint8_t*)buff, 512);
 8011d60:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8011d64:	6878      	ldr	r0, [r7, #4]
 8011d66:	f7ff feff 	bl	8011b68 <SPI_TxBuffer>
    /* discard CRC */
    SPI_RxByte();
 8011d6a:	f7ff ff17 	bl	8011b9c <SPI_RxByte>
    SPI_RxByte();
 8011d6e:	f7ff ff15 	bl	8011b9c <SPI_RxByte>
    /* receive response */
    while (i <= 64)
 8011d72:	e00b      	b.n	8011d8c <SD_TxDataBlock+0x58>
    {
      resp = SPI_RxByte();
 8011d74:	f7ff ff12 	bl	8011b9c <SPI_RxByte>
 8011d78:	4603      	mov	r3, r0
 8011d7a:	73fb      	strb	r3, [r7, #15]
      /* transmit 0x05 accepted */
      if ((resp & 0x1F) == 0x05) break;
 8011d7c:	7bfb      	ldrb	r3, [r7, #15]
 8011d7e:	f003 031f 	and.w	r3, r3, #31
 8011d82:	2b05      	cmp	r3, #5
 8011d84:	d006      	beq.n	8011d94 <SD_TxDataBlock+0x60>
      i++;
 8011d86:	7bbb      	ldrb	r3, [r7, #14]
 8011d88:	3301      	adds	r3, #1
 8011d8a:	73bb      	strb	r3, [r7, #14]
    while (i <= 64)
 8011d8c:	7bbb      	ldrb	r3, [r7, #14]
 8011d8e:	2b40      	cmp	r3, #64	@ 0x40
 8011d90:	d9f0      	bls.n	8011d74 <SD_TxDataBlock+0x40>
 8011d92:	e000      	b.n	8011d96 <SD_TxDataBlock+0x62>
      if ((resp & 0x1F) == 0x05) break;
 8011d94:	bf00      	nop
    }
    /* recv buffer clear */
    while (SPI_RxByte() == 0);
 8011d96:	bf00      	nop
 8011d98:	f7ff ff00 	bl	8011b9c <SPI_RxByte>
 8011d9c:	4603      	mov	r3, r0
 8011d9e:	2b00      	cmp	r3, #0
 8011da0:	d0fa      	beq.n	8011d98 <SD_TxDataBlock+0x64>
  }
  /* transmit 0x05 accepted */
  if ((resp & 0x1F) == 0x05) return TRUE;
 8011da2:	7bfb      	ldrb	r3, [r7, #15]
 8011da4:	f003 031f 	and.w	r3, r3, #31
 8011da8:	2b05      	cmp	r3, #5
 8011daa:	d101      	bne.n	8011db0 <SD_TxDataBlock+0x7c>
 8011dac:	2301      	movs	r3, #1
 8011dae:	e000      	b.n	8011db2 <SD_TxDataBlock+0x7e>

  return FALSE;
 8011db0:	2300      	movs	r3, #0
}
 8011db2:	4618      	mov	r0, r3
 8011db4:	3710      	adds	r7, #16
 8011db6:	46bd      	mov	sp, r7
 8011db8:	bd80      	pop	{r7, pc}

08011dba <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8011dba:	b580      	push	{r7, lr}
 8011dbc:	b084      	sub	sp, #16
 8011dbe:	af00      	add	r7, sp, #0
 8011dc0:	4603      	mov	r3, r0
 8011dc2:	6039      	str	r1, [r7, #0]
 8011dc4:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;
  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return 0xFF;
 8011dc6:	f7ff ff13 	bl	8011bf0 <SD_ReadyWait>
 8011dca:	4603      	mov	r3, r0
 8011dcc:	2bff      	cmp	r3, #255	@ 0xff
 8011dce:	d001      	beq.n	8011dd4 <SD_SendCmd+0x1a>
 8011dd0:	23ff      	movs	r3, #255	@ 0xff
 8011dd2:	e042      	b.n	8011e5a <SD_SendCmd+0xa0>
  /* transmit command */
  SPI_TxByte(cmd);          /* Command */
 8011dd4:	79fb      	ldrb	r3, [r7, #7]
 8011dd6:	4618      	mov	r0, r3
 8011dd8:	f7ff feac 	bl	8011b34 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 24));   /* Argument[31..24] */
 8011ddc:	683b      	ldr	r3, [r7, #0]
 8011dde:	0e1b      	lsrs	r3, r3, #24
 8011de0:	b2db      	uxtb	r3, r3
 8011de2:	4618      	mov	r0, r3
 8011de4:	f7ff fea6 	bl	8011b34 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 16));   /* Argument[23..16] */
 8011de8:	683b      	ldr	r3, [r7, #0]
 8011dea:	0c1b      	lsrs	r3, r3, #16
 8011dec:	b2db      	uxtb	r3, r3
 8011dee:	4618      	mov	r0, r3
 8011df0:	f7ff fea0 	bl	8011b34 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 8));  /* Argument[15..8] */
 8011df4:	683b      	ldr	r3, [r7, #0]
 8011df6:	0a1b      	lsrs	r3, r3, #8
 8011df8:	b2db      	uxtb	r3, r3
 8011dfa:	4618      	mov	r0, r3
 8011dfc:	f7ff fe9a 	bl	8011b34 <SPI_TxByte>
  SPI_TxByte((uint8_t)arg);       /* Argument[7..0] */
 8011e00:	683b      	ldr	r3, [r7, #0]
 8011e02:	b2db      	uxtb	r3, r3
 8011e04:	4618      	mov	r0, r3
 8011e06:	f7ff fe95 	bl	8011b34 <SPI_TxByte>
  /* prepare CRC */
  if(cmd == CMD0) crc = 0x95; /* CRC for CMD0(0) */
 8011e0a:	79fb      	ldrb	r3, [r7, #7]
 8011e0c:	2b40      	cmp	r3, #64	@ 0x40
 8011e0e:	d102      	bne.n	8011e16 <SD_SendCmd+0x5c>
 8011e10:	2395      	movs	r3, #149	@ 0x95
 8011e12:	73fb      	strb	r3, [r7, #15]
 8011e14:	e007      	b.n	8011e26 <SD_SendCmd+0x6c>
  else if(cmd == CMD8) crc = 0x87;  /* CRC for CMD8(0x1AA) */
 8011e16:	79fb      	ldrb	r3, [r7, #7]
 8011e18:	2b48      	cmp	r3, #72	@ 0x48
 8011e1a:	d102      	bne.n	8011e22 <SD_SendCmd+0x68>
 8011e1c:	2387      	movs	r3, #135	@ 0x87
 8011e1e:	73fb      	strb	r3, [r7, #15]
 8011e20:	e001      	b.n	8011e26 <SD_SendCmd+0x6c>
  else crc = 1;
 8011e22:	2301      	movs	r3, #1
 8011e24:	73fb      	strb	r3, [r7, #15]
  /* transmit CRC */
  SPI_TxByte(crc);
 8011e26:	7bfb      	ldrb	r3, [r7, #15]
 8011e28:	4618      	mov	r0, r3
 8011e2a:	f7ff fe83 	bl	8011b34 <SPI_TxByte>
  /* Skip a stuff byte when STOP_TRANSMISSION */
  if (cmd == CMD12) SPI_RxByte();
 8011e2e:	79fb      	ldrb	r3, [r7, #7]
 8011e30:	2b4c      	cmp	r3, #76	@ 0x4c
 8011e32:	d101      	bne.n	8011e38 <SD_SendCmd+0x7e>
 8011e34:	f7ff feb2 	bl	8011b9c <SPI_RxByte>
  /* receive response */
  uint8_t n = 10;
 8011e38:	230a      	movs	r3, #10
 8011e3a:	73bb      	strb	r3, [r7, #14]
  do {
    res = SPI_RxByte();
 8011e3c:	f7ff feae 	bl	8011b9c <SPI_RxByte>
 8011e40:	4603      	mov	r3, r0
 8011e42:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 8011e44:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8011e48:	2b00      	cmp	r3, #0
 8011e4a:	da05      	bge.n	8011e58 <SD_SendCmd+0x9e>
 8011e4c:	7bbb      	ldrb	r3, [r7, #14]
 8011e4e:	3b01      	subs	r3, #1
 8011e50:	73bb      	strb	r3, [r7, #14]
 8011e52:	7bbb      	ldrb	r3, [r7, #14]
 8011e54:	2b00      	cmp	r3, #0
 8011e56:	d1f1      	bne.n	8011e3c <SD_SendCmd+0x82>

  return res;
 8011e58:	7b7b      	ldrb	r3, [r7, #13]
}
 8011e5a:	4618      	mov	r0, r3
 8011e5c:	3710      	adds	r7, #16
 8011e5e:	46bd      	mov	sp, r7
 8011e60:	bd80      	pop	{r7, pc}
	...

08011e64 <SD_disk_initialize>:

//-----[ user_diskio.c Functions ]-----

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 8011e64:	b590      	push	{r4, r7, lr}
 8011e66:	b085      	sub	sp, #20
 8011e68:	af00      	add	r7, sp, #0
 8011e6a:	4603      	mov	r3, r0
 8011e6c:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];
  /* single drive, drv should be 0 */
  if(drv) return STA_NOINIT;
 8011e6e:	79fb      	ldrb	r3, [r7, #7]
 8011e70:	2b00      	cmp	r3, #0
 8011e72:	d001      	beq.n	8011e78 <SD_disk_initialize+0x14>
 8011e74:	2301      	movs	r3, #1
 8011e76:	e0d1      	b.n	801201c <SD_disk_initialize+0x1b8>
  /* no disk */
  if(Stat & STA_NODISK) return Stat;
 8011e78:	4b6a      	ldr	r3, [pc, #424]	@ (8012024 <SD_disk_initialize+0x1c0>)
 8011e7a:	781b      	ldrb	r3, [r3, #0]
 8011e7c:	b2db      	uxtb	r3, r3
 8011e7e:	f003 0302 	and.w	r3, r3, #2
 8011e82:	2b00      	cmp	r3, #0
 8011e84:	d003      	beq.n	8011e8e <SD_disk_initialize+0x2a>
 8011e86:	4b67      	ldr	r3, [pc, #412]	@ (8012024 <SD_disk_initialize+0x1c0>)
 8011e88:	781b      	ldrb	r3, [r3, #0]
 8011e8a:	b2db      	uxtb	r3, r3
 8011e8c:	e0c6      	b.n	801201c <SD_disk_initialize+0x1b8>
  /* power on */
  SD_PowerOn();
 8011e8e:	f7ff fec9 	bl	8011c24 <SD_PowerOn>
  /* slave select */
  SELECT();
 8011e92:	f7ff fe37 	bl	8011b04 <SELECT>
  /* check disk type */
  type = 0;
 8011e96:	2300      	movs	r3, #0
 8011e98:	73bb      	strb	r3, [r7, #14]
  /* send GO_IDLE_STATE command */
  if (SD_SendCmd(CMD0, 0) == 1)
 8011e9a:	2100      	movs	r1, #0
 8011e9c:	2040      	movs	r0, #64	@ 0x40
 8011e9e:	f7ff ff8c 	bl	8011dba <SD_SendCmd>
 8011ea2:	4603      	mov	r3, r0
 8011ea4:	2b01      	cmp	r3, #1
 8011ea6:	f040 80a1 	bne.w	8011fec <SD_disk_initialize+0x188>
  {
    /* timeout 1 sec */
    Timer1 = 1000;
 8011eaa:	4b5f      	ldr	r3, [pc, #380]	@ (8012028 <SD_disk_initialize+0x1c4>)
 8011eac:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8011eb0:	801a      	strh	r2, [r3, #0]
    /* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
    if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8011eb2:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8011eb6:	2048      	movs	r0, #72	@ 0x48
 8011eb8:	f7ff ff7f 	bl	8011dba <SD_SendCmd>
 8011ebc:	4603      	mov	r3, r0
 8011ebe:	2b01      	cmp	r3, #1
 8011ec0:	d155      	bne.n	8011f6e <SD_disk_initialize+0x10a>
    {
      /* operation condition register */
      for (n = 0; n < 4; n++)
 8011ec2:	2300      	movs	r3, #0
 8011ec4:	73fb      	strb	r3, [r7, #15]
 8011ec6:	e00c      	b.n	8011ee2 <SD_disk_initialize+0x7e>
      {
        ocr[n] = SPI_RxByte();
 8011ec8:	7bfc      	ldrb	r4, [r7, #15]
 8011eca:	f7ff fe67 	bl	8011b9c <SPI_RxByte>
 8011ece:	4603      	mov	r3, r0
 8011ed0:	461a      	mov	r2, r3
 8011ed2:	f104 0310 	add.w	r3, r4, #16
 8011ed6:	443b      	add	r3, r7
 8011ed8:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 8011edc:	7bfb      	ldrb	r3, [r7, #15]
 8011ede:	3301      	adds	r3, #1
 8011ee0:	73fb      	strb	r3, [r7, #15]
 8011ee2:	7bfb      	ldrb	r3, [r7, #15]
 8011ee4:	2b03      	cmp	r3, #3
 8011ee6:	d9ef      	bls.n	8011ec8 <SD_disk_initialize+0x64>
      }
      /* voltage range 2.7-3.6V */
      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8011ee8:	7abb      	ldrb	r3, [r7, #10]
 8011eea:	2b01      	cmp	r3, #1
 8011eec:	d17e      	bne.n	8011fec <SD_disk_initialize+0x188>
 8011eee:	7afb      	ldrb	r3, [r7, #11]
 8011ef0:	2baa      	cmp	r3, #170	@ 0xaa
 8011ef2:	d17b      	bne.n	8011fec <SD_disk_initialize+0x188>
      {
        /* ACMD41 with HCS bit */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8011ef4:	2100      	movs	r1, #0
 8011ef6:	2077      	movs	r0, #119	@ 0x77
 8011ef8:	f7ff ff5f 	bl	8011dba <SD_SendCmd>
 8011efc:	4603      	mov	r3, r0
 8011efe:	2b01      	cmp	r3, #1
 8011f00:	d807      	bhi.n	8011f12 <SD_disk_initialize+0xae>
 8011f02:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8011f06:	2069      	movs	r0, #105	@ 0x69
 8011f08:	f7ff ff57 	bl	8011dba <SD_SendCmd>
 8011f0c:	4603      	mov	r3, r0
 8011f0e:	2b00      	cmp	r3, #0
 8011f10:	d004      	beq.n	8011f1c <SD_disk_initialize+0xb8>
        } while (Timer1);
 8011f12:	4b45      	ldr	r3, [pc, #276]	@ (8012028 <SD_disk_initialize+0x1c4>)
 8011f14:	881b      	ldrh	r3, [r3, #0]
 8011f16:	2b00      	cmp	r3, #0
 8011f18:	d1ec      	bne.n	8011ef4 <SD_disk_initialize+0x90>
 8011f1a:	e000      	b.n	8011f1e <SD_disk_initialize+0xba>
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8011f1c:	bf00      	nop

        /* READ_OCR */
        if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8011f1e:	4b42      	ldr	r3, [pc, #264]	@ (8012028 <SD_disk_initialize+0x1c4>)
 8011f20:	881b      	ldrh	r3, [r3, #0]
 8011f22:	2b00      	cmp	r3, #0
 8011f24:	d062      	beq.n	8011fec <SD_disk_initialize+0x188>
 8011f26:	2100      	movs	r1, #0
 8011f28:	207a      	movs	r0, #122	@ 0x7a
 8011f2a:	f7ff ff46 	bl	8011dba <SD_SendCmd>
 8011f2e:	4603      	mov	r3, r0
 8011f30:	2b00      	cmp	r3, #0
 8011f32:	d15b      	bne.n	8011fec <SD_disk_initialize+0x188>
        {
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 8011f34:	2300      	movs	r3, #0
 8011f36:	73fb      	strb	r3, [r7, #15]
 8011f38:	e00c      	b.n	8011f54 <SD_disk_initialize+0xf0>
          {
            ocr[n] = SPI_RxByte();
 8011f3a:	7bfc      	ldrb	r4, [r7, #15]
 8011f3c:	f7ff fe2e 	bl	8011b9c <SPI_RxByte>
 8011f40:	4603      	mov	r3, r0
 8011f42:	461a      	mov	r2, r3
 8011f44:	f104 0310 	add.w	r3, r4, #16
 8011f48:	443b      	add	r3, r7
 8011f4a:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 8011f4e:	7bfb      	ldrb	r3, [r7, #15]
 8011f50:	3301      	adds	r3, #1
 8011f52:	73fb      	strb	r3, [r7, #15]
 8011f54:	7bfb      	ldrb	r3, [r7, #15]
 8011f56:	2b03      	cmp	r3, #3
 8011f58:	d9ef      	bls.n	8011f3a <SD_disk_initialize+0xd6>
          }

          /* SDv2 (HC or SC) */
          type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8011f5a:	7a3b      	ldrb	r3, [r7, #8]
 8011f5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011f60:	2b00      	cmp	r3, #0
 8011f62:	d001      	beq.n	8011f68 <SD_disk_initialize+0x104>
 8011f64:	230c      	movs	r3, #12
 8011f66:	e000      	b.n	8011f6a <SD_disk_initialize+0x106>
 8011f68:	2304      	movs	r3, #4
 8011f6a:	73bb      	strb	r3, [r7, #14]
 8011f6c:	e03e      	b.n	8011fec <SD_disk_initialize+0x188>
      }
    }
    else
    {
      /* SDC V1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8011f6e:	2100      	movs	r1, #0
 8011f70:	2077      	movs	r0, #119	@ 0x77
 8011f72:	f7ff ff22 	bl	8011dba <SD_SendCmd>
 8011f76:	4603      	mov	r3, r0
 8011f78:	2b01      	cmp	r3, #1
 8011f7a:	d808      	bhi.n	8011f8e <SD_disk_initialize+0x12a>
 8011f7c:	2100      	movs	r1, #0
 8011f7e:	2069      	movs	r0, #105	@ 0x69
 8011f80:	f7ff ff1b 	bl	8011dba <SD_SendCmd>
 8011f84:	4603      	mov	r3, r0
 8011f86:	2b01      	cmp	r3, #1
 8011f88:	d801      	bhi.n	8011f8e <SD_disk_initialize+0x12a>
 8011f8a:	2302      	movs	r3, #2
 8011f8c:	e000      	b.n	8011f90 <SD_disk_initialize+0x12c>
 8011f8e:	2301      	movs	r3, #1
 8011f90:	73bb      	strb	r3, [r7, #14]
      do
      {
        if (type == CT_SD1)
 8011f92:	7bbb      	ldrb	r3, [r7, #14]
 8011f94:	2b02      	cmp	r3, #2
 8011f96:	d10e      	bne.n	8011fb6 <SD_disk_initialize+0x152>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8011f98:	2100      	movs	r1, #0
 8011f9a:	2077      	movs	r0, #119	@ 0x77
 8011f9c:	f7ff ff0d 	bl	8011dba <SD_SendCmd>
 8011fa0:	4603      	mov	r3, r0
 8011fa2:	2b01      	cmp	r3, #1
 8011fa4:	d80e      	bhi.n	8011fc4 <SD_disk_initialize+0x160>
 8011fa6:	2100      	movs	r1, #0
 8011fa8:	2069      	movs	r0, #105	@ 0x69
 8011faa:	f7ff ff06 	bl	8011dba <SD_SendCmd>
 8011fae:	4603      	mov	r3, r0
 8011fb0:	2b00      	cmp	r3, #0
 8011fb2:	d107      	bne.n	8011fc4 <SD_disk_initialize+0x160>
 8011fb4:	e00c      	b.n	8011fd0 <SD_disk_initialize+0x16c>
        }
        else
        {
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8011fb6:	2100      	movs	r1, #0
 8011fb8:	2041      	movs	r0, #65	@ 0x41
 8011fba:	f7ff fefe 	bl	8011dba <SD_SendCmd>
 8011fbe:	4603      	mov	r3, r0
 8011fc0:	2b00      	cmp	r3, #0
 8011fc2:	d004      	beq.n	8011fce <SD_disk_initialize+0x16a>
        }
      } while (Timer1);
 8011fc4:	4b18      	ldr	r3, [pc, #96]	@ (8012028 <SD_disk_initialize+0x1c4>)
 8011fc6:	881b      	ldrh	r3, [r3, #0]
 8011fc8:	2b00      	cmp	r3, #0
 8011fca:	d1e2      	bne.n	8011f92 <SD_disk_initialize+0x12e>
 8011fcc:	e000      	b.n	8011fd0 <SD_disk_initialize+0x16c>
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8011fce:	bf00      	nop
      /* SET_BLOCKLEN */
      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8011fd0:	4b15      	ldr	r3, [pc, #84]	@ (8012028 <SD_disk_initialize+0x1c4>)
 8011fd2:	881b      	ldrh	r3, [r3, #0]
 8011fd4:	2b00      	cmp	r3, #0
 8011fd6:	d007      	beq.n	8011fe8 <SD_disk_initialize+0x184>
 8011fd8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8011fdc:	2050      	movs	r0, #80	@ 0x50
 8011fde:	f7ff feec 	bl	8011dba <SD_SendCmd>
 8011fe2:	4603      	mov	r3, r0
 8011fe4:	2b00      	cmp	r3, #0
 8011fe6:	d001      	beq.n	8011fec <SD_disk_initialize+0x188>
 8011fe8:	2300      	movs	r3, #0
 8011fea:	73bb      	strb	r3, [r7, #14]
    }
  }
  CardType = type;
 8011fec:	4a0f      	ldr	r2, [pc, #60]	@ (801202c <SD_disk_initialize+0x1c8>)
 8011fee:	7bbb      	ldrb	r3, [r7, #14]
 8011ff0:	7013      	strb	r3, [r2, #0]
  /* Idle */
  DESELECT();
 8011ff2:	f7ff fd93 	bl	8011b1c <DESELECT>
  SPI_RxByte();
 8011ff6:	f7ff fdd1 	bl	8011b9c <SPI_RxByte>
  /* Clear STA_NOINIT */
  if (type)
 8011ffa:	7bbb      	ldrb	r3, [r7, #14]
 8011ffc:	2b00      	cmp	r3, #0
 8011ffe:	d008      	beq.n	8012012 <SD_disk_initialize+0x1ae>
  {
    Stat &= ~STA_NOINIT;
 8012000:	4b08      	ldr	r3, [pc, #32]	@ (8012024 <SD_disk_initialize+0x1c0>)
 8012002:	781b      	ldrb	r3, [r3, #0]
 8012004:	b2db      	uxtb	r3, r3
 8012006:	f023 0301 	bic.w	r3, r3, #1
 801200a:	b2da      	uxtb	r2, r3
 801200c:	4b05      	ldr	r3, [pc, #20]	@ (8012024 <SD_disk_initialize+0x1c0>)
 801200e:	701a      	strb	r2, [r3, #0]
 8012010:	e001      	b.n	8012016 <SD_disk_initialize+0x1b2>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 8012012:	f7ff fe49 	bl	8011ca8 <SD_PowerOff>
  }
  return Stat;
 8012016:	4b03      	ldr	r3, [pc, #12]	@ (8012024 <SD_disk_initialize+0x1c0>)
 8012018:	781b      	ldrb	r3, [r3, #0]
 801201a:	b2db      	uxtb	r3, r3
}
 801201c:	4618      	mov	r0, r3
 801201e:	3714      	adds	r7, #20
 8012020:	46bd      	mov	sp, r7
 8012022:	bd90      	pop	{r4, r7, pc}
 8012024:	240000c0 	.word	0x240000c0
 8012028:	240028b0 	.word	0x240028b0
 801202c:	240028b4 	.word	0x240028b4

08012030 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 8012030:	b480      	push	{r7}
 8012032:	b083      	sub	sp, #12
 8012034:	af00      	add	r7, sp, #0
 8012036:	4603      	mov	r3, r0
 8012038:	71fb      	strb	r3, [r7, #7]
  if (drv) return STA_NOINIT;
 801203a:	79fb      	ldrb	r3, [r7, #7]
 801203c:	2b00      	cmp	r3, #0
 801203e:	d001      	beq.n	8012044 <SD_disk_status+0x14>
 8012040:	2301      	movs	r3, #1
 8012042:	e002      	b.n	801204a <SD_disk_status+0x1a>
  return Stat;
 8012044:	4b04      	ldr	r3, [pc, #16]	@ (8012058 <SD_disk_status+0x28>)
 8012046:	781b      	ldrb	r3, [r3, #0]
 8012048:	b2db      	uxtb	r3, r3
}
 801204a:	4618      	mov	r0, r3
 801204c:	370c      	adds	r7, #12
 801204e:	46bd      	mov	sp, r7
 8012050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012054:	4770      	bx	lr
 8012056:	bf00      	nop
 8012058:	240000c0 	.word	0x240000c0

0801205c <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 801205c:	b580      	push	{r7, lr}
 801205e:	b084      	sub	sp, #16
 8012060:	af00      	add	r7, sp, #0
 8012062:	60b9      	str	r1, [r7, #8]
 8012064:	607a      	str	r2, [r7, #4]
 8012066:	603b      	str	r3, [r7, #0]
 8012068:	4603      	mov	r3, r0
 801206a:	73fb      	strb	r3, [r7, #15]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 801206c:	7bfb      	ldrb	r3, [r7, #15]
 801206e:	2b00      	cmp	r3, #0
 8012070:	d102      	bne.n	8012078 <SD_disk_read+0x1c>
 8012072:	683b      	ldr	r3, [r7, #0]
 8012074:	2b00      	cmp	r3, #0
 8012076:	d101      	bne.n	801207c <SD_disk_read+0x20>
 8012078:	2304      	movs	r3, #4
 801207a:	e051      	b.n	8012120 <SD_disk_read+0xc4>

  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 801207c:	4b2a      	ldr	r3, [pc, #168]	@ (8012128 <SD_disk_read+0xcc>)
 801207e:	781b      	ldrb	r3, [r3, #0]
 8012080:	b2db      	uxtb	r3, r3
 8012082:	f003 0301 	and.w	r3, r3, #1
 8012086:	2b00      	cmp	r3, #0
 8012088:	d001      	beq.n	801208e <SD_disk_read+0x32>
 801208a:	2303      	movs	r3, #3
 801208c:	e048      	b.n	8012120 <SD_disk_read+0xc4>

  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 801208e:	4b27      	ldr	r3, [pc, #156]	@ (801212c <SD_disk_read+0xd0>)
 8012090:	781b      	ldrb	r3, [r3, #0]
 8012092:	f003 0304 	and.w	r3, r3, #4
 8012096:	2b00      	cmp	r3, #0
 8012098:	d102      	bne.n	80120a0 <SD_disk_read+0x44>
 801209a:	687b      	ldr	r3, [r7, #4]
 801209c:	025b      	lsls	r3, r3, #9
 801209e:	607b      	str	r3, [r7, #4]

  SELECT();
 80120a0:	f7ff fd30 	bl	8011b04 <SELECT>

  if (count == 1)
 80120a4:	683b      	ldr	r3, [r7, #0]
 80120a6:	2b01      	cmp	r3, #1
 80120a8:	d111      	bne.n	80120ce <SD_disk_read+0x72>
  {
    /* READ_SINGLE_BLOCK */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 80120aa:	6879      	ldr	r1, [r7, #4]
 80120ac:	2051      	movs	r0, #81	@ 0x51
 80120ae:	f7ff fe84 	bl	8011dba <SD_SendCmd>
 80120b2:	4603      	mov	r3, r0
 80120b4:	2b00      	cmp	r3, #0
 80120b6:	d129      	bne.n	801210c <SD_disk_read+0xb0>
 80120b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80120bc:	68b8      	ldr	r0, [r7, #8]
 80120be:	f7ff fe0b 	bl	8011cd8 <SD_RxDataBlock>
 80120c2:	4603      	mov	r3, r0
 80120c4:	2b00      	cmp	r3, #0
 80120c6:	d021      	beq.n	801210c <SD_disk_read+0xb0>
 80120c8:	2300      	movs	r3, #0
 80120ca:	603b      	str	r3, [r7, #0]
 80120cc:	e01e      	b.n	801210c <SD_disk_read+0xb0>
  }
  else
  {
    /* READ_MULTIPLE_BLOCK */
    if (SD_SendCmd(CMD18, sector) == 0)
 80120ce:	6879      	ldr	r1, [r7, #4]
 80120d0:	2052      	movs	r0, #82	@ 0x52
 80120d2:	f7ff fe72 	bl	8011dba <SD_SendCmd>
 80120d6:	4603      	mov	r3, r0
 80120d8:	2b00      	cmp	r3, #0
 80120da:	d117      	bne.n	801210c <SD_disk_read+0xb0>
    {
      do {
        if (!SD_RxDataBlock(buff, 512)) break;
 80120dc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80120e0:	68b8      	ldr	r0, [r7, #8]
 80120e2:	f7ff fdf9 	bl	8011cd8 <SD_RxDataBlock>
 80120e6:	4603      	mov	r3, r0
 80120e8:	2b00      	cmp	r3, #0
 80120ea:	d00a      	beq.n	8012102 <SD_disk_read+0xa6>
        buff += 512;
 80120ec:	68bb      	ldr	r3, [r7, #8]
 80120ee:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80120f2:	60bb      	str	r3, [r7, #8]
      } while (--count);
 80120f4:	683b      	ldr	r3, [r7, #0]
 80120f6:	3b01      	subs	r3, #1
 80120f8:	603b      	str	r3, [r7, #0]
 80120fa:	683b      	ldr	r3, [r7, #0]
 80120fc:	2b00      	cmp	r3, #0
 80120fe:	d1ed      	bne.n	80120dc <SD_disk_read+0x80>
 8012100:	e000      	b.n	8012104 <SD_disk_read+0xa8>
        if (!SD_RxDataBlock(buff, 512)) break;
 8012102:	bf00      	nop

      /* STOP_TRANSMISSION */
      SD_SendCmd(CMD12, 0);
 8012104:	2100      	movs	r1, #0
 8012106:	204c      	movs	r0, #76	@ 0x4c
 8012108:	f7ff fe57 	bl	8011dba <SD_SendCmd>
    }
  }

  /* Idle */
  DESELECT();
 801210c:	f7ff fd06 	bl	8011b1c <DESELECT>
  SPI_RxByte();
 8012110:	f7ff fd44 	bl	8011b9c <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 8012114:	683b      	ldr	r3, [r7, #0]
 8012116:	2b00      	cmp	r3, #0
 8012118:	bf14      	ite	ne
 801211a:	2301      	movne	r3, #1
 801211c:	2300      	moveq	r3, #0
 801211e:	b2db      	uxtb	r3, r3
}
 8012120:	4618      	mov	r0, r3
 8012122:	3710      	adds	r7, #16
 8012124:	46bd      	mov	sp, r7
 8012126:	bd80      	pop	{r7, pc}
 8012128:	240000c0 	.word	0x240000c0
 801212c:	240028b4 	.word	0x240028b4

08012130 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8012130:	b580      	push	{r7, lr}
 8012132:	b084      	sub	sp, #16
 8012134:	af00      	add	r7, sp, #0
 8012136:	60b9      	str	r1, [r7, #8]
 8012138:	607a      	str	r2, [r7, #4]
 801213a:	603b      	str	r3, [r7, #0]
 801213c:	4603      	mov	r3, r0
 801213e:	73fb      	strb	r3, [r7, #15]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 8012140:	7bfb      	ldrb	r3, [r7, #15]
 8012142:	2b00      	cmp	r3, #0
 8012144:	d102      	bne.n	801214c <SD_disk_write+0x1c>
 8012146:	683b      	ldr	r3, [r7, #0]
 8012148:	2b00      	cmp	r3, #0
 801214a:	d101      	bne.n	8012150 <SD_disk_write+0x20>
 801214c:	2304      	movs	r3, #4
 801214e:	e06b      	b.n	8012228 <SD_disk_write+0xf8>

  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8012150:	4b37      	ldr	r3, [pc, #220]	@ (8012230 <SD_disk_write+0x100>)
 8012152:	781b      	ldrb	r3, [r3, #0]
 8012154:	b2db      	uxtb	r3, r3
 8012156:	f003 0301 	and.w	r3, r3, #1
 801215a:	2b00      	cmp	r3, #0
 801215c:	d001      	beq.n	8012162 <SD_disk_write+0x32>
 801215e:	2303      	movs	r3, #3
 8012160:	e062      	b.n	8012228 <SD_disk_write+0xf8>

  /* write protection */
  if (Stat & STA_PROTECT) return RES_WRPRT;
 8012162:	4b33      	ldr	r3, [pc, #204]	@ (8012230 <SD_disk_write+0x100>)
 8012164:	781b      	ldrb	r3, [r3, #0]
 8012166:	b2db      	uxtb	r3, r3
 8012168:	f003 0304 	and.w	r3, r3, #4
 801216c:	2b00      	cmp	r3, #0
 801216e:	d001      	beq.n	8012174 <SD_disk_write+0x44>
 8012170:	2302      	movs	r3, #2
 8012172:	e059      	b.n	8012228 <SD_disk_write+0xf8>

  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 8012174:	4b2f      	ldr	r3, [pc, #188]	@ (8012234 <SD_disk_write+0x104>)
 8012176:	781b      	ldrb	r3, [r3, #0]
 8012178:	f003 0304 	and.w	r3, r3, #4
 801217c:	2b00      	cmp	r3, #0
 801217e:	d102      	bne.n	8012186 <SD_disk_write+0x56>
 8012180:	687b      	ldr	r3, [r7, #4]
 8012182:	025b      	lsls	r3, r3, #9
 8012184:	607b      	str	r3, [r7, #4]

  SELECT();
 8012186:	f7ff fcbd 	bl	8011b04 <SELECT>

  if (count == 1)
 801218a:	683b      	ldr	r3, [r7, #0]
 801218c:	2b01      	cmp	r3, #1
 801218e:	d110      	bne.n	80121b2 <SD_disk_write+0x82>
  {
    /* WRITE_BLOCK */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8012190:	6879      	ldr	r1, [r7, #4]
 8012192:	2058      	movs	r0, #88	@ 0x58
 8012194:	f7ff fe11 	bl	8011dba <SD_SendCmd>
 8012198:	4603      	mov	r3, r0
 801219a:	2b00      	cmp	r3, #0
 801219c:	d13a      	bne.n	8012214 <SD_disk_write+0xe4>
 801219e:	21fe      	movs	r1, #254	@ 0xfe
 80121a0:	68b8      	ldr	r0, [r7, #8]
 80121a2:	f7ff fdc7 	bl	8011d34 <SD_TxDataBlock>
 80121a6:	4603      	mov	r3, r0
 80121a8:	2b00      	cmp	r3, #0
 80121aa:	d033      	beq.n	8012214 <SD_disk_write+0xe4>
      count = 0;
 80121ac:	2300      	movs	r3, #0
 80121ae:	603b      	str	r3, [r7, #0]
 80121b0:	e030      	b.n	8012214 <SD_disk_write+0xe4>
  }
  else
  {
    /* WRITE_MULTIPLE_BLOCK */
    if (CardType & CT_SD1)
 80121b2:	4b20      	ldr	r3, [pc, #128]	@ (8012234 <SD_disk_write+0x104>)
 80121b4:	781b      	ldrb	r3, [r3, #0]
 80121b6:	f003 0302 	and.w	r3, r3, #2
 80121ba:	2b00      	cmp	r3, #0
 80121bc:	d007      	beq.n	80121ce <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 80121be:	2100      	movs	r1, #0
 80121c0:	2077      	movs	r0, #119	@ 0x77
 80121c2:	f7ff fdfa 	bl	8011dba <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 80121c6:	6839      	ldr	r1, [r7, #0]
 80121c8:	2057      	movs	r0, #87	@ 0x57
 80121ca:	f7ff fdf6 	bl	8011dba <SD_SendCmd>
    }

    if (SD_SendCmd(CMD25, sector) == 0)
 80121ce:	6879      	ldr	r1, [r7, #4]
 80121d0:	2059      	movs	r0, #89	@ 0x59
 80121d2:	f7ff fdf2 	bl	8011dba <SD_SendCmd>
 80121d6:	4603      	mov	r3, r0
 80121d8:	2b00      	cmp	r3, #0
 80121da:	d11b      	bne.n	8012214 <SD_disk_write+0xe4>
    {
      do {
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 80121dc:	21fc      	movs	r1, #252	@ 0xfc
 80121de:	68b8      	ldr	r0, [r7, #8]
 80121e0:	f7ff fda8 	bl	8011d34 <SD_TxDataBlock>
 80121e4:	4603      	mov	r3, r0
 80121e6:	2b00      	cmp	r3, #0
 80121e8:	d00a      	beq.n	8012200 <SD_disk_write+0xd0>
        buff += 512;
 80121ea:	68bb      	ldr	r3, [r7, #8]
 80121ec:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80121f0:	60bb      	str	r3, [r7, #8]
      } while (--count);
 80121f2:	683b      	ldr	r3, [r7, #0]
 80121f4:	3b01      	subs	r3, #1
 80121f6:	603b      	str	r3, [r7, #0]
 80121f8:	683b      	ldr	r3, [r7, #0]
 80121fa:	2b00      	cmp	r3, #0
 80121fc:	d1ee      	bne.n	80121dc <SD_disk_write+0xac>
 80121fe:	e000      	b.n	8012202 <SD_disk_write+0xd2>
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 8012200:	bf00      	nop

      /* STOP_TRAN token */
      if(!SD_TxDataBlock(0, 0xFD))
 8012202:	21fd      	movs	r1, #253	@ 0xfd
 8012204:	2000      	movs	r0, #0
 8012206:	f7ff fd95 	bl	8011d34 <SD_TxDataBlock>
 801220a:	4603      	mov	r3, r0
 801220c:	2b00      	cmp	r3, #0
 801220e:	d101      	bne.n	8012214 <SD_disk_write+0xe4>
      {
        count = 1;
 8012210:	2301      	movs	r3, #1
 8012212:	603b      	str	r3, [r7, #0]
      }
    }
  }

  /* Idle */
  DESELECT();
 8012214:	f7ff fc82 	bl	8011b1c <DESELECT>
  SPI_RxByte();
 8012218:	f7ff fcc0 	bl	8011b9c <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 801221c:	683b      	ldr	r3, [r7, #0]
 801221e:	2b00      	cmp	r3, #0
 8012220:	bf14      	ite	ne
 8012222:	2301      	movne	r3, #1
 8012224:	2300      	moveq	r3, #0
 8012226:	b2db      	uxtb	r3, r3
}
 8012228:	4618      	mov	r0, r3
 801222a:	3710      	adds	r7, #16
 801222c:	46bd      	mov	sp, r7
 801222e:	bd80      	pop	{r7, pc}
 8012230:	240000c0 	.word	0x240000c0
 8012234:	240028b4 	.word	0x240028b4

08012238 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8012238:	b590      	push	{r4, r7, lr}
 801223a:	b08b      	sub	sp, #44	@ 0x2c
 801223c:	af00      	add	r7, sp, #0
 801223e:	4603      	mov	r3, r0
 8012240:	603a      	str	r2, [r7, #0]
 8012242:	71fb      	strb	r3, [r7, #7]
 8012244:	460b      	mov	r3, r1
 8012246:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  uint8_t n, csd[16], *ptr = buff;
 8012248:	683b      	ldr	r3, [r7, #0]
 801224a:	623b      	str	r3, [r7, #32]
  WORD csize;

  /* pdrv should be 0 */
  if (drv) return RES_PARERR;
 801224c:	79fb      	ldrb	r3, [r7, #7]
 801224e:	2b00      	cmp	r3, #0
 8012250:	d001      	beq.n	8012256 <SD_disk_ioctl+0x1e>
 8012252:	2304      	movs	r3, #4
 8012254:	e113      	b.n	801247e <SD_disk_ioctl+0x246>
  res = RES_ERROR;
 8012256:	2301      	movs	r3, #1
 8012258:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (ctrl == CTRL_POWER)
 801225c:	79bb      	ldrb	r3, [r7, #6]
 801225e:	2b05      	cmp	r3, #5
 8012260:	d124      	bne.n	80122ac <SD_disk_ioctl+0x74>
  {
    switch (*ptr)
 8012262:	6a3b      	ldr	r3, [r7, #32]
 8012264:	781b      	ldrb	r3, [r3, #0]
 8012266:	2b02      	cmp	r3, #2
 8012268:	d012      	beq.n	8012290 <SD_disk_ioctl+0x58>
 801226a:	2b02      	cmp	r3, #2
 801226c:	dc1a      	bgt.n	80122a4 <SD_disk_ioctl+0x6c>
 801226e:	2b00      	cmp	r3, #0
 8012270:	d002      	beq.n	8012278 <SD_disk_ioctl+0x40>
 8012272:	2b01      	cmp	r3, #1
 8012274:	d006      	beq.n	8012284 <SD_disk_ioctl+0x4c>
 8012276:	e015      	b.n	80122a4 <SD_disk_ioctl+0x6c>
    {
    case 0:
      SD_PowerOff();    /* Power Off */
 8012278:	f7ff fd16 	bl	8011ca8 <SD_PowerOff>
      res = RES_OK;
 801227c:	2300      	movs	r3, #0
 801227e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8012282:	e0fa      	b.n	801247a <SD_disk_ioctl+0x242>
    case 1:
      SD_PowerOn();   /* Power On */
 8012284:	f7ff fcce 	bl	8011c24 <SD_PowerOn>
      res = RES_OK;
 8012288:	2300      	movs	r3, #0
 801228a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 801228e:	e0f4      	b.n	801247a <SD_disk_ioctl+0x242>
    case 2:
      *(ptr + 1) = SD_CheckPower();
 8012290:	6a3b      	ldr	r3, [r7, #32]
 8012292:	1c5c      	adds	r4, r3, #1
 8012294:	f7ff fd14 	bl	8011cc0 <SD_CheckPower>
 8012298:	4603      	mov	r3, r0
 801229a:	7023      	strb	r3, [r4, #0]
      res = RES_OK;   /* Power Check */
 801229c:	2300      	movs	r3, #0
 801229e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80122a2:	e0ea      	b.n	801247a <SD_disk_ioctl+0x242>
    default:
      res = RES_PARERR;
 80122a4:	2304      	movs	r3, #4
 80122a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80122aa:	e0e6      	b.n	801247a <SD_disk_ioctl+0x242>
    }
  }
  else
  {
    /* no disk */
    if (Stat & STA_NOINIT){
 80122ac:	4b76      	ldr	r3, [pc, #472]	@ (8012488 <SD_disk_ioctl+0x250>)
 80122ae:	781b      	ldrb	r3, [r3, #0]
 80122b0:	b2db      	uxtb	r3, r3
 80122b2:	f003 0301 	and.w	r3, r3, #1
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	d001      	beq.n	80122be <SD_disk_ioctl+0x86>
    	return RES_NOTRDY;
 80122ba:	2303      	movs	r3, #3
 80122bc:	e0df      	b.n	801247e <SD_disk_ioctl+0x246>
    }
    SELECT();
 80122be:	f7ff fc21 	bl	8011b04 <SELECT>
    switch (ctrl)
 80122c2:	79bb      	ldrb	r3, [r7, #6]
 80122c4:	2b0d      	cmp	r3, #13
 80122c6:	f200 80c9 	bhi.w	801245c <SD_disk_ioctl+0x224>
 80122ca:	a201      	add	r2, pc, #4	@ (adr r2, 80122d0 <SD_disk_ioctl+0x98>)
 80122cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80122d0:	080123c7 	.word	0x080123c7
 80122d4:	08012309 	.word	0x08012309
 80122d8:	080123b7 	.word	0x080123b7
 80122dc:	0801245d 	.word	0x0801245d
 80122e0:	0801245d 	.word	0x0801245d
 80122e4:	0801245d 	.word	0x0801245d
 80122e8:	0801245d 	.word	0x0801245d
 80122ec:	0801245d 	.word	0x0801245d
 80122f0:	0801245d 	.word	0x0801245d
 80122f4:	0801245d 	.word	0x0801245d
 80122f8:	0801245d 	.word	0x0801245d
 80122fc:	080123d9 	.word	0x080123d9
 8012300:	080123fd 	.word	0x080123fd
 8012304:	08012421 	.word	0x08012421
    {
    case GET_SECTOR_COUNT:
      /* SEND_CSD */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8012308:	2100      	movs	r1, #0
 801230a:	2049      	movs	r0, #73	@ 0x49
 801230c:	f7ff fd55 	bl	8011dba <SD_SendCmd>
 8012310:	4603      	mov	r3, r0
 8012312:	2b00      	cmp	r3, #0
 8012314:	f040 80a6 	bne.w	8012464 <SD_disk_ioctl+0x22c>
 8012318:	f107 030c 	add.w	r3, r7, #12
 801231c:	2110      	movs	r1, #16
 801231e:	4618      	mov	r0, r3
 8012320:	f7ff fcda 	bl	8011cd8 <SD_RxDataBlock>
 8012324:	4603      	mov	r3, r0
 8012326:	2b00      	cmp	r3, #0
 8012328:	f000 809c 	beq.w	8012464 <SD_disk_ioctl+0x22c>
      {
        if ((csd[0] >> 6) == 1)
 801232c:	7b3b      	ldrb	r3, [r7, #12]
 801232e:	099b      	lsrs	r3, r3, #6
 8012330:	b2db      	uxtb	r3, r3
 8012332:	2b01      	cmp	r3, #1
 8012334:	d10d      	bne.n	8012352 <SD_disk_ioctl+0x11a>
        {
          /* SDC V2 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8012336:	7d7b      	ldrb	r3, [r7, #21]
 8012338:	461a      	mov	r2, r3
 801233a:	7d3b      	ldrb	r3, [r7, #20]
 801233c:	021b      	lsls	r3, r3, #8
 801233e:	b29b      	uxth	r3, r3
 8012340:	4413      	add	r3, r2
 8012342:	b29b      	uxth	r3, r3
 8012344:	3301      	adds	r3, #1
 8012346:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 8012348:	8bfb      	ldrh	r3, [r7, #30]
 801234a:	029a      	lsls	r2, r3, #10
 801234c:	683b      	ldr	r3, [r7, #0]
 801234e:	601a      	str	r2, [r3, #0]
 8012350:	e02d      	b.n	80123ae <SD_disk_ioctl+0x176>
        }
        else
        {
          /* MMC or SDC V1 */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8012352:	7c7b      	ldrb	r3, [r7, #17]
 8012354:	f003 030f 	and.w	r3, r3, #15
 8012358:	b2da      	uxtb	r2, r3
 801235a:	7dbb      	ldrb	r3, [r7, #22]
 801235c:	09db      	lsrs	r3, r3, #7
 801235e:	b2db      	uxtb	r3, r3
 8012360:	4413      	add	r3, r2
 8012362:	b2da      	uxtb	r2, r3
 8012364:	7d7b      	ldrb	r3, [r7, #21]
 8012366:	005b      	lsls	r3, r3, #1
 8012368:	b2db      	uxtb	r3, r3
 801236a:	f003 0306 	and.w	r3, r3, #6
 801236e:	b2db      	uxtb	r3, r3
 8012370:	4413      	add	r3, r2
 8012372:	b2db      	uxtb	r3, r3
 8012374:	3302      	adds	r3, #2
 8012376:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 801237a:	7d3b      	ldrb	r3, [r7, #20]
 801237c:	099b      	lsrs	r3, r3, #6
 801237e:	b2db      	uxtb	r3, r3
 8012380:	461a      	mov	r2, r3
 8012382:	7cfb      	ldrb	r3, [r7, #19]
 8012384:	009b      	lsls	r3, r3, #2
 8012386:	b29b      	uxth	r3, r3
 8012388:	4413      	add	r3, r2
 801238a:	b29a      	uxth	r2, r3
 801238c:	7cbb      	ldrb	r3, [r7, #18]
 801238e:	029b      	lsls	r3, r3, #10
 8012390:	b29b      	uxth	r3, r3
 8012392:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8012396:	b29b      	uxth	r3, r3
 8012398:	4413      	add	r3, r2
 801239a:	b29b      	uxth	r3, r3
 801239c:	3301      	adds	r3, #1
 801239e:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 80123a0:	8bfa      	ldrh	r2, [r7, #30]
 80123a2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80123a6:	3b09      	subs	r3, #9
 80123a8:	409a      	lsls	r2, r3
 80123aa:	683b      	ldr	r3, [r7, #0]
 80123ac:	601a      	str	r2, [r3, #0]
        }
        res = RES_OK;
 80123ae:	2300      	movs	r3, #0
 80123b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
      break;
 80123b4:	e056      	b.n	8012464 <SD_disk_ioctl+0x22c>
    case GET_SECTOR_SIZE:
      *(WORD*) buff = 512;
 80123b6:	683b      	ldr	r3, [r7, #0]
 80123b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80123bc:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 80123be:	2300      	movs	r3, #0
 80123c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80123c4:	e055      	b.n	8012472 <SD_disk_ioctl+0x23a>
    case CTRL_SYNC:
      if (SD_ReadyWait() == 0xFF) res = RES_OK;
 80123c6:	f7ff fc13 	bl	8011bf0 <SD_ReadyWait>
 80123ca:	4603      	mov	r3, r0
 80123cc:	2bff      	cmp	r3, #255	@ 0xff
 80123ce:	d14b      	bne.n	8012468 <SD_disk_ioctl+0x230>
 80123d0:	2300      	movs	r3, #0
 80123d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80123d6:	e047      	b.n	8012468 <SD_disk_ioctl+0x230>
    case MMC_GET_CSD:
      /* SEND_CSD */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 80123d8:	2100      	movs	r1, #0
 80123da:	2049      	movs	r0, #73	@ 0x49
 80123dc:	f7ff fced 	bl	8011dba <SD_SendCmd>
 80123e0:	4603      	mov	r3, r0
 80123e2:	2b00      	cmp	r3, #0
 80123e4:	d142      	bne.n	801246c <SD_disk_ioctl+0x234>
 80123e6:	2110      	movs	r1, #16
 80123e8:	6a38      	ldr	r0, [r7, #32]
 80123ea:	f7ff fc75 	bl	8011cd8 <SD_RxDataBlock>
 80123ee:	4603      	mov	r3, r0
 80123f0:	2b00      	cmp	r3, #0
 80123f2:	d03b      	beq.n	801246c <SD_disk_ioctl+0x234>
 80123f4:	2300      	movs	r3, #0
 80123f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80123fa:	e037      	b.n	801246c <SD_disk_ioctl+0x234>
    case MMC_GET_CID:
      /* SEND_CID */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 80123fc:	2100      	movs	r1, #0
 80123fe:	204a      	movs	r0, #74	@ 0x4a
 8012400:	f7ff fcdb 	bl	8011dba <SD_SendCmd>
 8012404:	4603      	mov	r3, r0
 8012406:	2b00      	cmp	r3, #0
 8012408:	d132      	bne.n	8012470 <SD_disk_ioctl+0x238>
 801240a:	2110      	movs	r1, #16
 801240c:	6a38      	ldr	r0, [r7, #32]
 801240e:	f7ff fc63 	bl	8011cd8 <SD_RxDataBlock>
 8012412:	4603      	mov	r3, r0
 8012414:	2b00      	cmp	r3, #0
 8012416:	d02b      	beq.n	8012470 <SD_disk_ioctl+0x238>
 8012418:	2300      	movs	r3, #0
 801241a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 801241e:	e027      	b.n	8012470 <SD_disk_ioctl+0x238>
    case MMC_GET_OCR:
      /* READ_OCR */
      if (SD_SendCmd(CMD58, 0) == 0)
 8012420:	2100      	movs	r1, #0
 8012422:	207a      	movs	r0, #122	@ 0x7a
 8012424:	f7ff fcc9 	bl	8011dba <SD_SendCmd>
 8012428:	4603      	mov	r3, r0
 801242a:	2b00      	cmp	r3, #0
 801242c:	d116      	bne.n	801245c <SD_disk_ioctl+0x224>
      {
        for (n = 0; n < 4; n++)
 801242e:	2300      	movs	r3, #0
 8012430:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8012434:	e00b      	b.n	801244e <SD_disk_ioctl+0x216>
        {
          *ptr++ = SPI_RxByte();
 8012436:	6a3c      	ldr	r4, [r7, #32]
 8012438:	1c63      	adds	r3, r4, #1
 801243a:	623b      	str	r3, [r7, #32]
 801243c:	f7ff fbae 	bl	8011b9c <SPI_RxByte>
 8012440:	4603      	mov	r3, r0
 8012442:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8012444:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012448:	3301      	adds	r3, #1
 801244a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801244e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012452:	2b03      	cmp	r3, #3
 8012454:	d9ef      	bls.n	8012436 <SD_disk_ioctl+0x1fe>
        }
        res = RES_OK;
 8012456:	2300      	movs	r3, #0
 8012458:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
    default:
      res = RES_PARERR;
 801245c:	2304      	movs	r3, #4
 801245e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8012462:	e006      	b.n	8012472 <SD_disk_ioctl+0x23a>
      break;
 8012464:	bf00      	nop
 8012466:	e004      	b.n	8012472 <SD_disk_ioctl+0x23a>
      break;
 8012468:	bf00      	nop
 801246a:	e002      	b.n	8012472 <SD_disk_ioctl+0x23a>
      break;
 801246c:	bf00      	nop
 801246e:	e000      	b.n	8012472 <SD_disk_ioctl+0x23a>
      break;
 8012470:	bf00      	nop
    }
    DESELECT();
 8012472:	f7ff fb53 	bl	8011b1c <DESELECT>
    SPI_RxByte();
 8012476:	f7ff fb91 	bl	8011b9c <SPI_RxByte>
  }
  return res;
 801247a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 801247e:	4618      	mov	r0, r3
 8012480:	372c      	adds	r7, #44	@ 0x2c
 8012482:	46bd      	mov	sp, r7
 8012484:	bd90      	pop	{r4, r7, pc}
 8012486:	bf00      	nop
 8012488:	240000c0 	.word	0x240000c0

0801248c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 801248c:	b580      	push	{r7, lr}
 801248e:	b084      	sub	sp, #16
 8012490:	af00      	add	r7, sp, #0
 8012492:	4603      	mov	r3, r0
 8012494:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8012496:	79fb      	ldrb	r3, [r7, #7]
 8012498:	4a08      	ldr	r2, [pc, #32]	@ (80124bc <disk_status+0x30>)
 801249a:	009b      	lsls	r3, r3, #2
 801249c:	4413      	add	r3, r2
 801249e:	685b      	ldr	r3, [r3, #4]
 80124a0:	685b      	ldr	r3, [r3, #4]
 80124a2:	79fa      	ldrb	r2, [r7, #7]
 80124a4:	4905      	ldr	r1, [pc, #20]	@ (80124bc <disk_status+0x30>)
 80124a6:	440a      	add	r2, r1
 80124a8:	7a12      	ldrb	r2, [r2, #8]
 80124aa:	4610      	mov	r0, r2
 80124ac:	4798      	blx	r3
 80124ae:	4603      	mov	r3, r0
 80124b0:	73fb      	strb	r3, [r7, #15]
  return stat;
 80124b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80124b4:	4618      	mov	r0, r3
 80124b6:	3710      	adds	r7, #16
 80124b8:	46bd      	mov	sp, r7
 80124ba:	bd80      	pop	{r7, pc}
 80124bc:	240028b8 	.word	0x240028b8

080124c0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80124c0:	b590      	push	{r4, r7, lr}
 80124c2:	b087      	sub	sp, #28
 80124c4:	af00      	add	r7, sp, #0
 80124c6:	60b9      	str	r1, [r7, #8]
 80124c8:	607a      	str	r2, [r7, #4]
 80124ca:	603b      	str	r3, [r7, #0]
 80124cc:	4603      	mov	r3, r0
 80124ce:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80124d0:	7bfb      	ldrb	r3, [r7, #15]
 80124d2:	4a0a      	ldr	r2, [pc, #40]	@ (80124fc <disk_read+0x3c>)
 80124d4:	009b      	lsls	r3, r3, #2
 80124d6:	4413      	add	r3, r2
 80124d8:	685b      	ldr	r3, [r3, #4]
 80124da:	689c      	ldr	r4, [r3, #8]
 80124dc:	7bfb      	ldrb	r3, [r7, #15]
 80124de:	4a07      	ldr	r2, [pc, #28]	@ (80124fc <disk_read+0x3c>)
 80124e0:	4413      	add	r3, r2
 80124e2:	7a18      	ldrb	r0, [r3, #8]
 80124e4:	683b      	ldr	r3, [r7, #0]
 80124e6:	687a      	ldr	r2, [r7, #4]
 80124e8:	68b9      	ldr	r1, [r7, #8]
 80124ea:	47a0      	blx	r4
 80124ec:	4603      	mov	r3, r0
 80124ee:	75fb      	strb	r3, [r7, #23]
  return res;
 80124f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80124f2:	4618      	mov	r0, r3
 80124f4:	371c      	adds	r7, #28
 80124f6:	46bd      	mov	sp, r7
 80124f8:	bd90      	pop	{r4, r7, pc}
 80124fa:	bf00      	nop
 80124fc:	240028b8 	.word	0x240028b8

08012500 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8012500:	b590      	push	{r4, r7, lr}
 8012502:	b087      	sub	sp, #28
 8012504:	af00      	add	r7, sp, #0
 8012506:	60b9      	str	r1, [r7, #8]
 8012508:	607a      	str	r2, [r7, #4]
 801250a:	603b      	str	r3, [r7, #0]
 801250c:	4603      	mov	r3, r0
 801250e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8012510:	7bfb      	ldrb	r3, [r7, #15]
 8012512:	4a0a      	ldr	r2, [pc, #40]	@ (801253c <disk_write+0x3c>)
 8012514:	009b      	lsls	r3, r3, #2
 8012516:	4413      	add	r3, r2
 8012518:	685b      	ldr	r3, [r3, #4]
 801251a:	68dc      	ldr	r4, [r3, #12]
 801251c:	7bfb      	ldrb	r3, [r7, #15]
 801251e:	4a07      	ldr	r2, [pc, #28]	@ (801253c <disk_write+0x3c>)
 8012520:	4413      	add	r3, r2
 8012522:	7a18      	ldrb	r0, [r3, #8]
 8012524:	683b      	ldr	r3, [r7, #0]
 8012526:	687a      	ldr	r2, [r7, #4]
 8012528:	68b9      	ldr	r1, [r7, #8]
 801252a:	47a0      	blx	r4
 801252c:	4603      	mov	r3, r0
 801252e:	75fb      	strb	r3, [r7, #23]
  return res;
 8012530:	7dfb      	ldrb	r3, [r7, #23]
}
 8012532:	4618      	mov	r0, r3
 8012534:	371c      	adds	r7, #28
 8012536:	46bd      	mov	sp, r7
 8012538:	bd90      	pop	{r4, r7, pc}
 801253a:	bf00      	nop
 801253c:	240028b8 	.word	0x240028b8

08012540 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8012540:	b580      	push	{r7, lr}
 8012542:	b084      	sub	sp, #16
 8012544:	af00      	add	r7, sp, #0
 8012546:	4603      	mov	r3, r0
 8012548:	603a      	str	r2, [r7, #0]
 801254a:	71fb      	strb	r3, [r7, #7]
 801254c:	460b      	mov	r3, r1
 801254e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8012550:	79fb      	ldrb	r3, [r7, #7]
 8012552:	4a09      	ldr	r2, [pc, #36]	@ (8012578 <disk_ioctl+0x38>)
 8012554:	009b      	lsls	r3, r3, #2
 8012556:	4413      	add	r3, r2
 8012558:	685b      	ldr	r3, [r3, #4]
 801255a:	691b      	ldr	r3, [r3, #16]
 801255c:	79fa      	ldrb	r2, [r7, #7]
 801255e:	4906      	ldr	r1, [pc, #24]	@ (8012578 <disk_ioctl+0x38>)
 8012560:	440a      	add	r2, r1
 8012562:	7a10      	ldrb	r0, [r2, #8]
 8012564:	79b9      	ldrb	r1, [r7, #6]
 8012566:	683a      	ldr	r2, [r7, #0]
 8012568:	4798      	blx	r3
 801256a:	4603      	mov	r3, r0
 801256c:	73fb      	strb	r3, [r7, #15]
  return res;
 801256e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012570:	4618      	mov	r0, r3
 8012572:	3710      	adds	r7, #16
 8012574:	46bd      	mov	sp, r7
 8012576:	bd80      	pop	{r7, pc}
 8012578:	240028b8 	.word	0x240028b8

0801257c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 801257c:	b480      	push	{r7}
 801257e:	b085      	sub	sp, #20
 8012580:	af00      	add	r7, sp, #0
 8012582:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8012584:	687b      	ldr	r3, [r7, #4]
 8012586:	3301      	adds	r3, #1
 8012588:	781b      	ldrb	r3, [r3, #0]
 801258a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 801258c:	89fb      	ldrh	r3, [r7, #14]
 801258e:	021b      	lsls	r3, r3, #8
 8012590:	b21a      	sxth	r2, r3
 8012592:	687b      	ldr	r3, [r7, #4]
 8012594:	781b      	ldrb	r3, [r3, #0]
 8012596:	b21b      	sxth	r3, r3
 8012598:	4313      	orrs	r3, r2
 801259a:	b21b      	sxth	r3, r3
 801259c:	81fb      	strh	r3, [r7, #14]
	return rv;
 801259e:	89fb      	ldrh	r3, [r7, #14]
}
 80125a0:	4618      	mov	r0, r3
 80125a2:	3714      	adds	r7, #20
 80125a4:	46bd      	mov	sp, r7
 80125a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125aa:	4770      	bx	lr

080125ac <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80125ac:	b480      	push	{r7}
 80125ae:	b085      	sub	sp, #20
 80125b0:	af00      	add	r7, sp, #0
 80125b2:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80125b4:	687b      	ldr	r3, [r7, #4]
 80125b6:	3303      	adds	r3, #3
 80125b8:	781b      	ldrb	r3, [r3, #0]
 80125ba:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80125bc:	68fb      	ldr	r3, [r7, #12]
 80125be:	021b      	lsls	r3, r3, #8
 80125c0:	687a      	ldr	r2, [r7, #4]
 80125c2:	3202      	adds	r2, #2
 80125c4:	7812      	ldrb	r2, [r2, #0]
 80125c6:	4313      	orrs	r3, r2
 80125c8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80125ca:	68fb      	ldr	r3, [r7, #12]
 80125cc:	021b      	lsls	r3, r3, #8
 80125ce:	687a      	ldr	r2, [r7, #4]
 80125d0:	3201      	adds	r2, #1
 80125d2:	7812      	ldrb	r2, [r2, #0]
 80125d4:	4313      	orrs	r3, r2
 80125d6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80125d8:	68fb      	ldr	r3, [r7, #12]
 80125da:	021b      	lsls	r3, r3, #8
 80125dc:	687a      	ldr	r2, [r7, #4]
 80125de:	7812      	ldrb	r2, [r2, #0]
 80125e0:	4313      	orrs	r3, r2
 80125e2:	60fb      	str	r3, [r7, #12]
	return rv;
 80125e4:	68fb      	ldr	r3, [r7, #12]
}
 80125e6:	4618      	mov	r0, r3
 80125e8:	3714      	adds	r7, #20
 80125ea:	46bd      	mov	sp, r7
 80125ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125f0:	4770      	bx	lr

080125f2 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80125f2:	b480      	push	{r7}
 80125f4:	b083      	sub	sp, #12
 80125f6:	af00      	add	r7, sp, #0
 80125f8:	6078      	str	r0, [r7, #4]
 80125fa:	460b      	mov	r3, r1
 80125fc:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80125fe:	687b      	ldr	r3, [r7, #4]
 8012600:	1c5a      	adds	r2, r3, #1
 8012602:	607a      	str	r2, [r7, #4]
 8012604:	887a      	ldrh	r2, [r7, #2]
 8012606:	b2d2      	uxtb	r2, r2
 8012608:	701a      	strb	r2, [r3, #0]
 801260a:	887b      	ldrh	r3, [r7, #2]
 801260c:	0a1b      	lsrs	r3, r3, #8
 801260e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8012610:	687b      	ldr	r3, [r7, #4]
 8012612:	1c5a      	adds	r2, r3, #1
 8012614:	607a      	str	r2, [r7, #4]
 8012616:	887a      	ldrh	r2, [r7, #2]
 8012618:	b2d2      	uxtb	r2, r2
 801261a:	701a      	strb	r2, [r3, #0]
}
 801261c:	bf00      	nop
 801261e:	370c      	adds	r7, #12
 8012620:	46bd      	mov	sp, r7
 8012622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012626:	4770      	bx	lr

08012628 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8012628:	b480      	push	{r7}
 801262a:	b083      	sub	sp, #12
 801262c:	af00      	add	r7, sp, #0
 801262e:	6078      	str	r0, [r7, #4]
 8012630:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012632:	687b      	ldr	r3, [r7, #4]
 8012634:	1c5a      	adds	r2, r3, #1
 8012636:	607a      	str	r2, [r7, #4]
 8012638:	683a      	ldr	r2, [r7, #0]
 801263a:	b2d2      	uxtb	r2, r2
 801263c:	701a      	strb	r2, [r3, #0]
 801263e:	683b      	ldr	r3, [r7, #0]
 8012640:	0a1b      	lsrs	r3, r3, #8
 8012642:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012644:	687b      	ldr	r3, [r7, #4]
 8012646:	1c5a      	adds	r2, r3, #1
 8012648:	607a      	str	r2, [r7, #4]
 801264a:	683a      	ldr	r2, [r7, #0]
 801264c:	b2d2      	uxtb	r2, r2
 801264e:	701a      	strb	r2, [r3, #0]
 8012650:	683b      	ldr	r3, [r7, #0]
 8012652:	0a1b      	lsrs	r3, r3, #8
 8012654:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012656:	687b      	ldr	r3, [r7, #4]
 8012658:	1c5a      	adds	r2, r3, #1
 801265a:	607a      	str	r2, [r7, #4]
 801265c:	683a      	ldr	r2, [r7, #0]
 801265e:	b2d2      	uxtb	r2, r2
 8012660:	701a      	strb	r2, [r3, #0]
 8012662:	683b      	ldr	r3, [r7, #0]
 8012664:	0a1b      	lsrs	r3, r3, #8
 8012666:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8012668:	687b      	ldr	r3, [r7, #4]
 801266a:	1c5a      	adds	r2, r3, #1
 801266c:	607a      	str	r2, [r7, #4]
 801266e:	683a      	ldr	r2, [r7, #0]
 8012670:	b2d2      	uxtb	r2, r2
 8012672:	701a      	strb	r2, [r3, #0]
}
 8012674:	bf00      	nop
 8012676:	370c      	adds	r7, #12
 8012678:	46bd      	mov	sp, r7
 801267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801267e:	4770      	bx	lr

08012680 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8012680:	b480      	push	{r7}
 8012682:	b087      	sub	sp, #28
 8012684:	af00      	add	r7, sp, #0
 8012686:	60f8      	str	r0, [r7, #12]
 8012688:	60b9      	str	r1, [r7, #8]
 801268a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 801268c:	68fb      	ldr	r3, [r7, #12]
 801268e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8012690:	68bb      	ldr	r3, [r7, #8]
 8012692:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8012694:	687b      	ldr	r3, [r7, #4]
 8012696:	2b00      	cmp	r3, #0
 8012698:	d00d      	beq.n	80126b6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 801269a:	693a      	ldr	r2, [r7, #16]
 801269c:	1c53      	adds	r3, r2, #1
 801269e:	613b      	str	r3, [r7, #16]
 80126a0:	697b      	ldr	r3, [r7, #20]
 80126a2:	1c59      	adds	r1, r3, #1
 80126a4:	6179      	str	r1, [r7, #20]
 80126a6:	7812      	ldrb	r2, [r2, #0]
 80126a8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80126aa:	687b      	ldr	r3, [r7, #4]
 80126ac:	3b01      	subs	r3, #1
 80126ae:	607b      	str	r3, [r7, #4]
 80126b0:	687b      	ldr	r3, [r7, #4]
 80126b2:	2b00      	cmp	r3, #0
 80126b4:	d1f1      	bne.n	801269a <mem_cpy+0x1a>
	}
}
 80126b6:	bf00      	nop
 80126b8:	371c      	adds	r7, #28
 80126ba:	46bd      	mov	sp, r7
 80126bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126c0:	4770      	bx	lr

080126c2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80126c2:	b480      	push	{r7}
 80126c4:	b087      	sub	sp, #28
 80126c6:	af00      	add	r7, sp, #0
 80126c8:	60f8      	str	r0, [r7, #12]
 80126ca:	60b9      	str	r1, [r7, #8]
 80126cc:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80126ce:	68fb      	ldr	r3, [r7, #12]
 80126d0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80126d2:	697b      	ldr	r3, [r7, #20]
 80126d4:	1c5a      	adds	r2, r3, #1
 80126d6:	617a      	str	r2, [r7, #20]
 80126d8:	68ba      	ldr	r2, [r7, #8]
 80126da:	b2d2      	uxtb	r2, r2
 80126dc:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80126de:	687b      	ldr	r3, [r7, #4]
 80126e0:	3b01      	subs	r3, #1
 80126e2:	607b      	str	r3, [r7, #4]
 80126e4:	687b      	ldr	r3, [r7, #4]
 80126e6:	2b00      	cmp	r3, #0
 80126e8:	d1f3      	bne.n	80126d2 <mem_set+0x10>
}
 80126ea:	bf00      	nop
 80126ec:	bf00      	nop
 80126ee:	371c      	adds	r7, #28
 80126f0:	46bd      	mov	sp, r7
 80126f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126f6:	4770      	bx	lr

080126f8 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 80126f8:	b580      	push	{r7, lr}
 80126fa:	b082      	sub	sp, #8
 80126fc:	af00      	add	r7, sp, #0
 80126fe:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8012700:	687b      	ldr	r3, [r7, #4]
 8012702:	2b00      	cmp	r3, #0
 8012704:	d009      	beq.n	801271a <lock_fs+0x22>
 8012706:	687b      	ldr	r3, [r7, #4]
 8012708:	691b      	ldr	r3, [r3, #16]
 801270a:	4618      	mov	r0, r3
 801270c:	f000 fe6f 	bl	80133ee <ff_req_grant>
 8012710:	4603      	mov	r3, r0
 8012712:	2b00      	cmp	r3, #0
 8012714:	d001      	beq.n	801271a <lock_fs+0x22>
 8012716:	2301      	movs	r3, #1
 8012718:	e000      	b.n	801271c <lock_fs+0x24>
 801271a:	2300      	movs	r3, #0
}
 801271c:	4618      	mov	r0, r3
 801271e:	3708      	adds	r7, #8
 8012720:	46bd      	mov	sp, r7
 8012722:	bd80      	pop	{r7, pc}

08012724 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 8012724:	b580      	push	{r7, lr}
 8012726:	b082      	sub	sp, #8
 8012728:	af00      	add	r7, sp, #0
 801272a:	6078      	str	r0, [r7, #4]
 801272c:	460b      	mov	r3, r1
 801272e:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 8012730:	687b      	ldr	r3, [r7, #4]
 8012732:	2b00      	cmp	r3, #0
 8012734:	d00d      	beq.n	8012752 <unlock_fs+0x2e>
 8012736:	78fb      	ldrb	r3, [r7, #3]
 8012738:	2b0c      	cmp	r3, #12
 801273a:	d00a      	beq.n	8012752 <unlock_fs+0x2e>
 801273c:	78fb      	ldrb	r3, [r7, #3]
 801273e:	2b0b      	cmp	r3, #11
 8012740:	d007      	beq.n	8012752 <unlock_fs+0x2e>
 8012742:	78fb      	ldrb	r3, [r7, #3]
 8012744:	2b0f      	cmp	r3, #15
 8012746:	d004      	beq.n	8012752 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 8012748:	687b      	ldr	r3, [r7, #4]
 801274a:	691b      	ldr	r3, [r3, #16]
 801274c:	4618      	mov	r0, r3
 801274e:	f000 fe63 	bl	8013418 <ff_rel_grant>
	}
}
 8012752:	bf00      	nop
 8012754:	3708      	adds	r7, #8
 8012756:	46bd      	mov	sp, r7
 8012758:	bd80      	pop	{r7, pc}

0801275a <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 801275a:	b580      	push	{r7, lr}
 801275c:	b086      	sub	sp, #24
 801275e:	af00      	add	r7, sp, #0
 8012760:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8012762:	2300      	movs	r3, #0
 8012764:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8012766:	687b      	ldr	r3, [r7, #4]
 8012768:	78db      	ldrb	r3, [r3, #3]
 801276a:	2b00      	cmp	r3, #0
 801276c:	d034      	beq.n	80127d8 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 801276e:	687b      	ldr	r3, [r7, #4]
 8012770:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012772:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8012774:	687b      	ldr	r3, [r7, #4]
 8012776:	7858      	ldrb	r0, [r3, #1]
 8012778:	687b      	ldr	r3, [r7, #4]
 801277a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801277e:	2301      	movs	r3, #1
 8012780:	697a      	ldr	r2, [r7, #20]
 8012782:	f7ff febd 	bl	8012500 <disk_write>
 8012786:	4603      	mov	r3, r0
 8012788:	2b00      	cmp	r3, #0
 801278a:	d002      	beq.n	8012792 <sync_window+0x38>
			res = FR_DISK_ERR;
 801278c:	2301      	movs	r3, #1
 801278e:	73fb      	strb	r3, [r7, #15]
 8012790:	e022      	b.n	80127d8 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8012792:	687b      	ldr	r3, [r7, #4]
 8012794:	2200      	movs	r2, #0
 8012796:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8012798:	687b      	ldr	r3, [r7, #4]
 801279a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801279c:	697a      	ldr	r2, [r7, #20]
 801279e:	1ad2      	subs	r2, r2, r3
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	6a1b      	ldr	r3, [r3, #32]
 80127a4:	429a      	cmp	r2, r3
 80127a6:	d217      	bcs.n	80127d8 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80127a8:	687b      	ldr	r3, [r7, #4]
 80127aa:	789b      	ldrb	r3, [r3, #2]
 80127ac:	613b      	str	r3, [r7, #16]
 80127ae:	e010      	b.n	80127d2 <sync_window+0x78>
					wsect += fs->fsize;
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	6a1b      	ldr	r3, [r3, #32]
 80127b4:	697a      	ldr	r2, [r7, #20]
 80127b6:	4413      	add	r3, r2
 80127b8:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80127ba:	687b      	ldr	r3, [r7, #4]
 80127bc:	7858      	ldrb	r0, [r3, #1]
 80127be:	687b      	ldr	r3, [r7, #4]
 80127c0:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80127c4:	2301      	movs	r3, #1
 80127c6:	697a      	ldr	r2, [r7, #20]
 80127c8:	f7ff fe9a 	bl	8012500 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80127cc:	693b      	ldr	r3, [r7, #16]
 80127ce:	3b01      	subs	r3, #1
 80127d0:	613b      	str	r3, [r7, #16]
 80127d2:	693b      	ldr	r3, [r7, #16]
 80127d4:	2b01      	cmp	r3, #1
 80127d6:	d8eb      	bhi.n	80127b0 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80127d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80127da:	4618      	mov	r0, r3
 80127dc:	3718      	adds	r7, #24
 80127de:	46bd      	mov	sp, r7
 80127e0:	bd80      	pop	{r7, pc}

080127e2 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80127e2:	b580      	push	{r7, lr}
 80127e4:	b084      	sub	sp, #16
 80127e6:	af00      	add	r7, sp, #0
 80127e8:	6078      	str	r0, [r7, #4]
 80127ea:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80127ec:	2300      	movs	r3, #0
 80127ee:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80127f0:	687b      	ldr	r3, [r7, #4]
 80127f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80127f4:	683a      	ldr	r2, [r7, #0]
 80127f6:	429a      	cmp	r2, r3
 80127f8:	d01b      	beq.n	8012832 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80127fa:	6878      	ldr	r0, [r7, #4]
 80127fc:	f7ff ffad 	bl	801275a <sync_window>
 8012800:	4603      	mov	r3, r0
 8012802:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8012804:	7bfb      	ldrb	r3, [r7, #15]
 8012806:	2b00      	cmp	r3, #0
 8012808:	d113      	bne.n	8012832 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 801280a:	687b      	ldr	r3, [r7, #4]
 801280c:	7858      	ldrb	r0, [r3, #1]
 801280e:	687b      	ldr	r3, [r7, #4]
 8012810:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8012814:	2301      	movs	r3, #1
 8012816:	683a      	ldr	r2, [r7, #0]
 8012818:	f7ff fe52 	bl	80124c0 <disk_read>
 801281c:	4603      	mov	r3, r0
 801281e:	2b00      	cmp	r3, #0
 8012820:	d004      	beq.n	801282c <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8012822:	f04f 33ff 	mov.w	r3, #4294967295
 8012826:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8012828:	2301      	movs	r3, #1
 801282a:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 801282c:	687b      	ldr	r3, [r7, #4]
 801282e:	683a      	ldr	r2, [r7, #0]
 8012830:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 8012832:	7bfb      	ldrb	r3, [r7, #15]
}
 8012834:	4618      	mov	r0, r3
 8012836:	3710      	adds	r7, #16
 8012838:	46bd      	mov	sp, r7
 801283a:	bd80      	pop	{r7, pc}

0801283c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 801283c:	b580      	push	{r7, lr}
 801283e:	b084      	sub	sp, #16
 8012840:	af00      	add	r7, sp, #0
 8012842:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8012844:	6878      	ldr	r0, [r7, #4]
 8012846:	f7ff ff88 	bl	801275a <sync_window>
 801284a:	4603      	mov	r3, r0
 801284c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 801284e:	7bfb      	ldrb	r3, [r7, #15]
 8012850:	2b00      	cmp	r3, #0
 8012852:	d158      	bne.n	8012906 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8012854:	687b      	ldr	r3, [r7, #4]
 8012856:	781b      	ldrb	r3, [r3, #0]
 8012858:	2b03      	cmp	r3, #3
 801285a:	d148      	bne.n	80128ee <sync_fs+0xb2>
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	791b      	ldrb	r3, [r3, #4]
 8012860:	2b01      	cmp	r3, #1
 8012862:	d144      	bne.n	80128ee <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8012864:	687b      	ldr	r3, [r7, #4]
 8012866:	3338      	adds	r3, #56	@ 0x38
 8012868:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801286c:	2100      	movs	r1, #0
 801286e:	4618      	mov	r0, r3
 8012870:	f7ff ff27 	bl	80126c2 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8012874:	687b      	ldr	r3, [r7, #4]
 8012876:	3338      	adds	r3, #56	@ 0x38
 8012878:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801287c:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8012880:	4618      	mov	r0, r3
 8012882:	f7ff feb6 	bl	80125f2 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8012886:	687b      	ldr	r3, [r7, #4]
 8012888:	3338      	adds	r3, #56	@ 0x38
 801288a:	4921      	ldr	r1, [pc, #132]	@ (8012910 <sync_fs+0xd4>)
 801288c:	4618      	mov	r0, r3
 801288e:	f7ff fecb 	bl	8012628 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8012892:	687b      	ldr	r3, [r7, #4]
 8012894:	3338      	adds	r3, #56	@ 0x38
 8012896:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 801289a:	491e      	ldr	r1, [pc, #120]	@ (8012914 <sync_fs+0xd8>)
 801289c:	4618      	mov	r0, r3
 801289e:	f7ff fec3 	bl	8012628 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80128a2:	687b      	ldr	r3, [r7, #4]
 80128a4:	3338      	adds	r3, #56	@ 0x38
 80128a6:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 80128aa:	687b      	ldr	r3, [r7, #4]
 80128ac:	699b      	ldr	r3, [r3, #24]
 80128ae:	4619      	mov	r1, r3
 80128b0:	4610      	mov	r0, r2
 80128b2:	f7ff feb9 	bl	8012628 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80128b6:	687b      	ldr	r3, [r7, #4]
 80128b8:	3338      	adds	r3, #56	@ 0x38
 80128ba:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 80128be:	687b      	ldr	r3, [r7, #4]
 80128c0:	695b      	ldr	r3, [r3, #20]
 80128c2:	4619      	mov	r1, r3
 80128c4:	4610      	mov	r0, r2
 80128c6:	f7ff feaf 	bl	8012628 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80128ca:	687b      	ldr	r3, [r7, #4]
 80128cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80128ce:	1c5a      	adds	r2, r3, #1
 80128d0:	687b      	ldr	r3, [r7, #4]
 80128d2:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80128d4:	687b      	ldr	r3, [r7, #4]
 80128d6:	7858      	ldrb	r0, [r3, #1]
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80128de:	687b      	ldr	r3, [r7, #4]
 80128e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80128e2:	2301      	movs	r3, #1
 80128e4:	f7ff fe0c 	bl	8012500 <disk_write>
			fs->fsi_flag = 0;
 80128e8:	687b      	ldr	r3, [r7, #4]
 80128ea:	2200      	movs	r2, #0
 80128ec:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80128ee:	687b      	ldr	r3, [r7, #4]
 80128f0:	785b      	ldrb	r3, [r3, #1]
 80128f2:	2200      	movs	r2, #0
 80128f4:	2100      	movs	r1, #0
 80128f6:	4618      	mov	r0, r3
 80128f8:	f7ff fe22 	bl	8012540 <disk_ioctl>
 80128fc:	4603      	mov	r3, r0
 80128fe:	2b00      	cmp	r3, #0
 8012900:	d001      	beq.n	8012906 <sync_fs+0xca>
 8012902:	2301      	movs	r3, #1
 8012904:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8012906:	7bfb      	ldrb	r3, [r7, #15]
}
 8012908:	4618      	mov	r0, r3
 801290a:	3710      	adds	r7, #16
 801290c:	46bd      	mov	sp, r7
 801290e:	bd80      	pop	{r7, pc}
 8012910:	41615252 	.word	0x41615252
 8012914:	61417272 	.word	0x61417272

08012918 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8012918:	b480      	push	{r7}
 801291a:	b083      	sub	sp, #12
 801291c:	af00      	add	r7, sp, #0
 801291e:	6078      	str	r0, [r7, #4]
 8012920:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8012922:	683b      	ldr	r3, [r7, #0]
 8012924:	3b02      	subs	r3, #2
 8012926:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	69db      	ldr	r3, [r3, #28]
 801292c:	3b02      	subs	r3, #2
 801292e:	683a      	ldr	r2, [r7, #0]
 8012930:	429a      	cmp	r2, r3
 8012932:	d301      	bcc.n	8012938 <clust2sect+0x20>
 8012934:	2300      	movs	r3, #0
 8012936:	e008      	b.n	801294a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8012938:	687b      	ldr	r3, [r7, #4]
 801293a:	895b      	ldrh	r3, [r3, #10]
 801293c:	461a      	mov	r2, r3
 801293e:	683b      	ldr	r3, [r7, #0]
 8012940:	fb03 f202 	mul.w	r2, r3, r2
 8012944:	687b      	ldr	r3, [r7, #4]
 8012946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012948:	4413      	add	r3, r2
}
 801294a:	4618      	mov	r0, r3
 801294c:	370c      	adds	r7, #12
 801294e:	46bd      	mov	sp, r7
 8012950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012954:	4770      	bx	lr

08012956 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8012956:	b580      	push	{r7, lr}
 8012958:	b086      	sub	sp, #24
 801295a:	af00      	add	r7, sp, #0
 801295c:	6078      	str	r0, [r7, #4]
 801295e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8012960:	687b      	ldr	r3, [r7, #4]
 8012962:	681b      	ldr	r3, [r3, #0]
 8012964:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8012966:	683b      	ldr	r3, [r7, #0]
 8012968:	2b01      	cmp	r3, #1
 801296a:	d904      	bls.n	8012976 <get_fat+0x20>
 801296c:	693b      	ldr	r3, [r7, #16]
 801296e:	69db      	ldr	r3, [r3, #28]
 8012970:	683a      	ldr	r2, [r7, #0]
 8012972:	429a      	cmp	r2, r3
 8012974:	d302      	bcc.n	801297c <get_fat+0x26>
		val = 1;	/* Internal error */
 8012976:	2301      	movs	r3, #1
 8012978:	617b      	str	r3, [r7, #20]
 801297a:	e08e      	b.n	8012a9a <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 801297c:	f04f 33ff 	mov.w	r3, #4294967295
 8012980:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8012982:	693b      	ldr	r3, [r7, #16]
 8012984:	781b      	ldrb	r3, [r3, #0]
 8012986:	2b03      	cmp	r3, #3
 8012988:	d061      	beq.n	8012a4e <get_fat+0xf8>
 801298a:	2b03      	cmp	r3, #3
 801298c:	dc7b      	bgt.n	8012a86 <get_fat+0x130>
 801298e:	2b01      	cmp	r3, #1
 8012990:	d002      	beq.n	8012998 <get_fat+0x42>
 8012992:	2b02      	cmp	r3, #2
 8012994:	d041      	beq.n	8012a1a <get_fat+0xc4>
 8012996:	e076      	b.n	8012a86 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8012998:	683b      	ldr	r3, [r7, #0]
 801299a:	60fb      	str	r3, [r7, #12]
 801299c:	68fb      	ldr	r3, [r7, #12]
 801299e:	085b      	lsrs	r3, r3, #1
 80129a0:	68fa      	ldr	r2, [r7, #12]
 80129a2:	4413      	add	r3, r2
 80129a4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80129a6:	693b      	ldr	r3, [r7, #16]
 80129a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80129aa:	68fb      	ldr	r3, [r7, #12]
 80129ac:	0a5b      	lsrs	r3, r3, #9
 80129ae:	4413      	add	r3, r2
 80129b0:	4619      	mov	r1, r3
 80129b2:	6938      	ldr	r0, [r7, #16]
 80129b4:	f7ff ff15 	bl	80127e2 <move_window>
 80129b8:	4603      	mov	r3, r0
 80129ba:	2b00      	cmp	r3, #0
 80129bc:	d166      	bne.n	8012a8c <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 80129be:	68fb      	ldr	r3, [r7, #12]
 80129c0:	1c5a      	adds	r2, r3, #1
 80129c2:	60fa      	str	r2, [r7, #12]
 80129c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80129c8:	693a      	ldr	r2, [r7, #16]
 80129ca:	4413      	add	r3, r2
 80129cc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80129d0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80129d2:	693b      	ldr	r3, [r7, #16]
 80129d4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80129d6:	68fb      	ldr	r3, [r7, #12]
 80129d8:	0a5b      	lsrs	r3, r3, #9
 80129da:	4413      	add	r3, r2
 80129dc:	4619      	mov	r1, r3
 80129de:	6938      	ldr	r0, [r7, #16]
 80129e0:	f7ff feff 	bl	80127e2 <move_window>
 80129e4:	4603      	mov	r3, r0
 80129e6:	2b00      	cmp	r3, #0
 80129e8:	d152      	bne.n	8012a90 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 80129ea:	68fb      	ldr	r3, [r7, #12]
 80129ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80129f0:	693a      	ldr	r2, [r7, #16]
 80129f2:	4413      	add	r3, r2
 80129f4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80129f8:	021b      	lsls	r3, r3, #8
 80129fa:	68ba      	ldr	r2, [r7, #8]
 80129fc:	4313      	orrs	r3, r2
 80129fe:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8012a00:	683b      	ldr	r3, [r7, #0]
 8012a02:	f003 0301 	and.w	r3, r3, #1
 8012a06:	2b00      	cmp	r3, #0
 8012a08:	d002      	beq.n	8012a10 <get_fat+0xba>
 8012a0a:	68bb      	ldr	r3, [r7, #8]
 8012a0c:	091b      	lsrs	r3, r3, #4
 8012a0e:	e002      	b.n	8012a16 <get_fat+0xc0>
 8012a10:	68bb      	ldr	r3, [r7, #8]
 8012a12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8012a16:	617b      	str	r3, [r7, #20]
			break;
 8012a18:	e03f      	b.n	8012a9a <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8012a1a:	693b      	ldr	r3, [r7, #16]
 8012a1c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012a1e:	683b      	ldr	r3, [r7, #0]
 8012a20:	0a1b      	lsrs	r3, r3, #8
 8012a22:	4413      	add	r3, r2
 8012a24:	4619      	mov	r1, r3
 8012a26:	6938      	ldr	r0, [r7, #16]
 8012a28:	f7ff fedb 	bl	80127e2 <move_window>
 8012a2c:	4603      	mov	r3, r0
 8012a2e:	2b00      	cmp	r3, #0
 8012a30:	d130      	bne.n	8012a94 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8012a32:	693b      	ldr	r3, [r7, #16]
 8012a34:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8012a38:	683b      	ldr	r3, [r7, #0]
 8012a3a:	005b      	lsls	r3, r3, #1
 8012a3c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8012a40:	4413      	add	r3, r2
 8012a42:	4618      	mov	r0, r3
 8012a44:	f7ff fd9a 	bl	801257c <ld_word>
 8012a48:	4603      	mov	r3, r0
 8012a4a:	617b      	str	r3, [r7, #20]
			break;
 8012a4c:	e025      	b.n	8012a9a <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8012a4e:	693b      	ldr	r3, [r7, #16]
 8012a50:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012a52:	683b      	ldr	r3, [r7, #0]
 8012a54:	09db      	lsrs	r3, r3, #7
 8012a56:	4413      	add	r3, r2
 8012a58:	4619      	mov	r1, r3
 8012a5a:	6938      	ldr	r0, [r7, #16]
 8012a5c:	f7ff fec1 	bl	80127e2 <move_window>
 8012a60:	4603      	mov	r3, r0
 8012a62:	2b00      	cmp	r3, #0
 8012a64:	d118      	bne.n	8012a98 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8012a66:	693b      	ldr	r3, [r7, #16]
 8012a68:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8012a6c:	683b      	ldr	r3, [r7, #0]
 8012a6e:	009b      	lsls	r3, r3, #2
 8012a70:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8012a74:	4413      	add	r3, r2
 8012a76:	4618      	mov	r0, r3
 8012a78:	f7ff fd98 	bl	80125ac <ld_dword>
 8012a7c:	4603      	mov	r3, r0
 8012a7e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8012a82:	617b      	str	r3, [r7, #20]
			break;
 8012a84:	e009      	b.n	8012a9a <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8012a86:	2301      	movs	r3, #1
 8012a88:	617b      	str	r3, [r7, #20]
 8012a8a:	e006      	b.n	8012a9a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8012a8c:	bf00      	nop
 8012a8e:	e004      	b.n	8012a9a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8012a90:	bf00      	nop
 8012a92:	e002      	b.n	8012a9a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8012a94:	bf00      	nop
 8012a96:	e000      	b.n	8012a9a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8012a98:	bf00      	nop
		}
	}

	return val;
 8012a9a:	697b      	ldr	r3, [r7, #20]
}
 8012a9c:	4618      	mov	r0, r3
 8012a9e:	3718      	adds	r7, #24
 8012aa0:	46bd      	mov	sp, r7
 8012aa2:	bd80      	pop	{r7, pc}

08012aa4 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8012aa4:	b590      	push	{r4, r7, lr}
 8012aa6:	b089      	sub	sp, #36	@ 0x24
 8012aa8:	af00      	add	r7, sp, #0
 8012aaa:	60f8      	str	r0, [r7, #12]
 8012aac:	60b9      	str	r1, [r7, #8]
 8012aae:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8012ab0:	2302      	movs	r3, #2
 8012ab2:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8012ab4:	68bb      	ldr	r3, [r7, #8]
 8012ab6:	2b01      	cmp	r3, #1
 8012ab8:	f240 80d9 	bls.w	8012c6e <put_fat+0x1ca>
 8012abc:	68fb      	ldr	r3, [r7, #12]
 8012abe:	69db      	ldr	r3, [r3, #28]
 8012ac0:	68ba      	ldr	r2, [r7, #8]
 8012ac2:	429a      	cmp	r2, r3
 8012ac4:	f080 80d3 	bcs.w	8012c6e <put_fat+0x1ca>
		switch (fs->fs_type) {
 8012ac8:	68fb      	ldr	r3, [r7, #12]
 8012aca:	781b      	ldrb	r3, [r3, #0]
 8012acc:	2b03      	cmp	r3, #3
 8012ace:	f000 8096 	beq.w	8012bfe <put_fat+0x15a>
 8012ad2:	2b03      	cmp	r3, #3
 8012ad4:	f300 80cb 	bgt.w	8012c6e <put_fat+0x1ca>
 8012ad8:	2b01      	cmp	r3, #1
 8012ada:	d002      	beq.n	8012ae2 <put_fat+0x3e>
 8012adc:	2b02      	cmp	r3, #2
 8012ade:	d06e      	beq.n	8012bbe <put_fat+0x11a>
 8012ae0:	e0c5      	b.n	8012c6e <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8012ae2:	68bb      	ldr	r3, [r7, #8]
 8012ae4:	61bb      	str	r3, [r7, #24]
 8012ae6:	69bb      	ldr	r3, [r7, #24]
 8012ae8:	085b      	lsrs	r3, r3, #1
 8012aea:	69ba      	ldr	r2, [r7, #24]
 8012aec:	4413      	add	r3, r2
 8012aee:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8012af0:	68fb      	ldr	r3, [r7, #12]
 8012af2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012af4:	69bb      	ldr	r3, [r7, #24]
 8012af6:	0a5b      	lsrs	r3, r3, #9
 8012af8:	4413      	add	r3, r2
 8012afa:	4619      	mov	r1, r3
 8012afc:	68f8      	ldr	r0, [r7, #12]
 8012afe:	f7ff fe70 	bl	80127e2 <move_window>
 8012b02:	4603      	mov	r3, r0
 8012b04:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012b06:	7ffb      	ldrb	r3, [r7, #31]
 8012b08:	2b00      	cmp	r3, #0
 8012b0a:	f040 80a9 	bne.w	8012c60 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8012b0e:	68fb      	ldr	r3, [r7, #12]
 8012b10:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8012b14:	69bb      	ldr	r3, [r7, #24]
 8012b16:	1c59      	adds	r1, r3, #1
 8012b18:	61b9      	str	r1, [r7, #24]
 8012b1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012b1e:	4413      	add	r3, r2
 8012b20:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8012b22:	68bb      	ldr	r3, [r7, #8]
 8012b24:	f003 0301 	and.w	r3, r3, #1
 8012b28:	2b00      	cmp	r3, #0
 8012b2a:	d00d      	beq.n	8012b48 <put_fat+0xa4>
 8012b2c:	697b      	ldr	r3, [r7, #20]
 8012b2e:	781b      	ldrb	r3, [r3, #0]
 8012b30:	b25b      	sxtb	r3, r3
 8012b32:	f003 030f 	and.w	r3, r3, #15
 8012b36:	b25a      	sxtb	r2, r3
 8012b38:	687b      	ldr	r3, [r7, #4]
 8012b3a:	b2db      	uxtb	r3, r3
 8012b3c:	011b      	lsls	r3, r3, #4
 8012b3e:	b25b      	sxtb	r3, r3
 8012b40:	4313      	orrs	r3, r2
 8012b42:	b25b      	sxtb	r3, r3
 8012b44:	b2db      	uxtb	r3, r3
 8012b46:	e001      	b.n	8012b4c <put_fat+0xa8>
 8012b48:	687b      	ldr	r3, [r7, #4]
 8012b4a:	b2db      	uxtb	r3, r3
 8012b4c:	697a      	ldr	r2, [r7, #20]
 8012b4e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8012b50:	68fb      	ldr	r3, [r7, #12]
 8012b52:	2201      	movs	r2, #1
 8012b54:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8012b56:	68fb      	ldr	r3, [r7, #12]
 8012b58:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012b5a:	69bb      	ldr	r3, [r7, #24]
 8012b5c:	0a5b      	lsrs	r3, r3, #9
 8012b5e:	4413      	add	r3, r2
 8012b60:	4619      	mov	r1, r3
 8012b62:	68f8      	ldr	r0, [r7, #12]
 8012b64:	f7ff fe3d 	bl	80127e2 <move_window>
 8012b68:	4603      	mov	r3, r0
 8012b6a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012b6c:	7ffb      	ldrb	r3, [r7, #31]
 8012b6e:	2b00      	cmp	r3, #0
 8012b70:	d178      	bne.n	8012c64 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8012b72:	68fb      	ldr	r3, [r7, #12]
 8012b74:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8012b78:	69bb      	ldr	r3, [r7, #24]
 8012b7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012b7e:	4413      	add	r3, r2
 8012b80:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8012b82:	68bb      	ldr	r3, [r7, #8]
 8012b84:	f003 0301 	and.w	r3, r3, #1
 8012b88:	2b00      	cmp	r3, #0
 8012b8a:	d003      	beq.n	8012b94 <put_fat+0xf0>
 8012b8c:	687b      	ldr	r3, [r7, #4]
 8012b8e:	091b      	lsrs	r3, r3, #4
 8012b90:	b2db      	uxtb	r3, r3
 8012b92:	e00e      	b.n	8012bb2 <put_fat+0x10e>
 8012b94:	697b      	ldr	r3, [r7, #20]
 8012b96:	781b      	ldrb	r3, [r3, #0]
 8012b98:	b25b      	sxtb	r3, r3
 8012b9a:	f023 030f 	bic.w	r3, r3, #15
 8012b9e:	b25a      	sxtb	r2, r3
 8012ba0:	687b      	ldr	r3, [r7, #4]
 8012ba2:	0a1b      	lsrs	r3, r3, #8
 8012ba4:	b25b      	sxtb	r3, r3
 8012ba6:	f003 030f 	and.w	r3, r3, #15
 8012baa:	b25b      	sxtb	r3, r3
 8012bac:	4313      	orrs	r3, r2
 8012bae:	b25b      	sxtb	r3, r3
 8012bb0:	b2db      	uxtb	r3, r3
 8012bb2:	697a      	ldr	r2, [r7, #20]
 8012bb4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8012bb6:	68fb      	ldr	r3, [r7, #12]
 8012bb8:	2201      	movs	r2, #1
 8012bba:	70da      	strb	r2, [r3, #3]
			break;
 8012bbc:	e057      	b.n	8012c6e <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8012bbe:	68fb      	ldr	r3, [r7, #12]
 8012bc0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012bc2:	68bb      	ldr	r3, [r7, #8]
 8012bc4:	0a1b      	lsrs	r3, r3, #8
 8012bc6:	4413      	add	r3, r2
 8012bc8:	4619      	mov	r1, r3
 8012bca:	68f8      	ldr	r0, [r7, #12]
 8012bcc:	f7ff fe09 	bl	80127e2 <move_window>
 8012bd0:	4603      	mov	r3, r0
 8012bd2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012bd4:	7ffb      	ldrb	r3, [r7, #31]
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	d146      	bne.n	8012c68 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8012bda:	68fb      	ldr	r3, [r7, #12]
 8012bdc:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8012be0:	68bb      	ldr	r3, [r7, #8]
 8012be2:	005b      	lsls	r3, r3, #1
 8012be4:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8012be8:	4413      	add	r3, r2
 8012bea:	687a      	ldr	r2, [r7, #4]
 8012bec:	b292      	uxth	r2, r2
 8012bee:	4611      	mov	r1, r2
 8012bf0:	4618      	mov	r0, r3
 8012bf2:	f7ff fcfe 	bl	80125f2 <st_word>
			fs->wflag = 1;
 8012bf6:	68fb      	ldr	r3, [r7, #12]
 8012bf8:	2201      	movs	r2, #1
 8012bfa:	70da      	strb	r2, [r3, #3]
			break;
 8012bfc:	e037      	b.n	8012c6e <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8012bfe:	68fb      	ldr	r3, [r7, #12]
 8012c00:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012c02:	68bb      	ldr	r3, [r7, #8]
 8012c04:	09db      	lsrs	r3, r3, #7
 8012c06:	4413      	add	r3, r2
 8012c08:	4619      	mov	r1, r3
 8012c0a:	68f8      	ldr	r0, [r7, #12]
 8012c0c:	f7ff fde9 	bl	80127e2 <move_window>
 8012c10:	4603      	mov	r3, r0
 8012c12:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012c14:	7ffb      	ldrb	r3, [r7, #31]
 8012c16:	2b00      	cmp	r3, #0
 8012c18:	d128      	bne.n	8012c6c <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8012c1a:	687b      	ldr	r3, [r7, #4]
 8012c1c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8012c20:	68fb      	ldr	r3, [r7, #12]
 8012c22:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8012c26:	68bb      	ldr	r3, [r7, #8]
 8012c28:	009b      	lsls	r3, r3, #2
 8012c2a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8012c2e:	4413      	add	r3, r2
 8012c30:	4618      	mov	r0, r3
 8012c32:	f7ff fcbb 	bl	80125ac <ld_dword>
 8012c36:	4603      	mov	r3, r0
 8012c38:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8012c3c:	4323      	orrs	r3, r4
 8012c3e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8012c40:	68fb      	ldr	r3, [r7, #12]
 8012c42:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8012c46:	68bb      	ldr	r3, [r7, #8]
 8012c48:	009b      	lsls	r3, r3, #2
 8012c4a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8012c4e:	4413      	add	r3, r2
 8012c50:	6879      	ldr	r1, [r7, #4]
 8012c52:	4618      	mov	r0, r3
 8012c54:	f7ff fce8 	bl	8012628 <st_dword>
			fs->wflag = 1;
 8012c58:	68fb      	ldr	r3, [r7, #12]
 8012c5a:	2201      	movs	r2, #1
 8012c5c:	70da      	strb	r2, [r3, #3]
			break;
 8012c5e:	e006      	b.n	8012c6e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8012c60:	bf00      	nop
 8012c62:	e004      	b.n	8012c6e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8012c64:	bf00      	nop
 8012c66:	e002      	b.n	8012c6e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8012c68:	bf00      	nop
 8012c6a:	e000      	b.n	8012c6e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8012c6c:	bf00      	nop
		}
	}
	return res;
 8012c6e:	7ffb      	ldrb	r3, [r7, #31]
}
 8012c70:	4618      	mov	r0, r3
 8012c72:	3724      	adds	r7, #36	@ 0x24
 8012c74:	46bd      	mov	sp, r7
 8012c76:	bd90      	pop	{r4, r7, pc}

08012c78 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8012c78:	b580      	push	{r7, lr}
 8012c7a:	b088      	sub	sp, #32
 8012c7c:	af00      	add	r7, sp, #0
 8012c7e:	6078      	str	r0, [r7, #4]
 8012c80:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8012c82:	687b      	ldr	r3, [r7, #4]
 8012c84:	681b      	ldr	r3, [r3, #0]
 8012c86:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8012c88:	683b      	ldr	r3, [r7, #0]
 8012c8a:	2b00      	cmp	r3, #0
 8012c8c:	d10d      	bne.n	8012caa <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8012c8e:	693b      	ldr	r3, [r7, #16]
 8012c90:	695b      	ldr	r3, [r3, #20]
 8012c92:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8012c94:	69bb      	ldr	r3, [r7, #24]
 8012c96:	2b00      	cmp	r3, #0
 8012c98:	d004      	beq.n	8012ca4 <create_chain+0x2c>
 8012c9a:	693b      	ldr	r3, [r7, #16]
 8012c9c:	69db      	ldr	r3, [r3, #28]
 8012c9e:	69ba      	ldr	r2, [r7, #24]
 8012ca0:	429a      	cmp	r2, r3
 8012ca2:	d31b      	bcc.n	8012cdc <create_chain+0x64>
 8012ca4:	2301      	movs	r3, #1
 8012ca6:	61bb      	str	r3, [r7, #24]
 8012ca8:	e018      	b.n	8012cdc <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8012caa:	6839      	ldr	r1, [r7, #0]
 8012cac:	6878      	ldr	r0, [r7, #4]
 8012cae:	f7ff fe52 	bl	8012956 <get_fat>
 8012cb2:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8012cb4:	68fb      	ldr	r3, [r7, #12]
 8012cb6:	2b01      	cmp	r3, #1
 8012cb8:	d801      	bhi.n	8012cbe <create_chain+0x46>
 8012cba:	2301      	movs	r3, #1
 8012cbc:	e070      	b.n	8012da0 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8012cbe:	68fb      	ldr	r3, [r7, #12]
 8012cc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012cc4:	d101      	bne.n	8012cca <create_chain+0x52>
 8012cc6:	68fb      	ldr	r3, [r7, #12]
 8012cc8:	e06a      	b.n	8012da0 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8012cca:	693b      	ldr	r3, [r7, #16]
 8012ccc:	69db      	ldr	r3, [r3, #28]
 8012cce:	68fa      	ldr	r2, [r7, #12]
 8012cd0:	429a      	cmp	r2, r3
 8012cd2:	d201      	bcs.n	8012cd8 <create_chain+0x60>
 8012cd4:	68fb      	ldr	r3, [r7, #12]
 8012cd6:	e063      	b.n	8012da0 <create_chain+0x128>
		scl = clst;
 8012cd8:	683b      	ldr	r3, [r7, #0]
 8012cda:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8012cdc:	69bb      	ldr	r3, [r7, #24]
 8012cde:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8012ce0:	69fb      	ldr	r3, [r7, #28]
 8012ce2:	3301      	adds	r3, #1
 8012ce4:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8012ce6:	693b      	ldr	r3, [r7, #16]
 8012ce8:	69db      	ldr	r3, [r3, #28]
 8012cea:	69fa      	ldr	r2, [r7, #28]
 8012cec:	429a      	cmp	r2, r3
 8012cee:	d307      	bcc.n	8012d00 <create_chain+0x88>
				ncl = 2;
 8012cf0:	2302      	movs	r3, #2
 8012cf2:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8012cf4:	69fa      	ldr	r2, [r7, #28]
 8012cf6:	69bb      	ldr	r3, [r7, #24]
 8012cf8:	429a      	cmp	r2, r3
 8012cfa:	d901      	bls.n	8012d00 <create_chain+0x88>
 8012cfc:	2300      	movs	r3, #0
 8012cfe:	e04f      	b.n	8012da0 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8012d00:	69f9      	ldr	r1, [r7, #28]
 8012d02:	6878      	ldr	r0, [r7, #4]
 8012d04:	f7ff fe27 	bl	8012956 <get_fat>
 8012d08:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8012d0a:	68fb      	ldr	r3, [r7, #12]
 8012d0c:	2b00      	cmp	r3, #0
 8012d0e:	d00e      	beq.n	8012d2e <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8012d10:	68fb      	ldr	r3, [r7, #12]
 8012d12:	2b01      	cmp	r3, #1
 8012d14:	d003      	beq.n	8012d1e <create_chain+0xa6>
 8012d16:	68fb      	ldr	r3, [r7, #12]
 8012d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012d1c:	d101      	bne.n	8012d22 <create_chain+0xaa>
 8012d1e:	68fb      	ldr	r3, [r7, #12]
 8012d20:	e03e      	b.n	8012da0 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8012d22:	69fa      	ldr	r2, [r7, #28]
 8012d24:	69bb      	ldr	r3, [r7, #24]
 8012d26:	429a      	cmp	r2, r3
 8012d28:	d1da      	bne.n	8012ce0 <create_chain+0x68>
 8012d2a:	2300      	movs	r3, #0
 8012d2c:	e038      	b.n	8012da0 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8012d2e:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8012d30:	f04f 32ff 	mov.w	r2, #4294967295
 8012d34:	69f9      	ldr	r1, [r7, #28]
 8012d36:	6938      	ldr	r0, [r7, #16]
 8012d38:	f7ff feb4 	bl	8012aa4 <put_fat>
 8012d3c:	4603      	mov	r3, r0
 8012d3e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8012d40:	7dfb      	ldrb	r3, [r7, #23]
 8012d42:	2b00      	cmp	r3, #0
 8012d44:	d109      	bne.n	8012d5a <create_chain+0xe2>
 8012d46:	683b      	ldr	r3, [r7, #0]
 8012d48:	2b00      	cmp	r3, #0
 8012d4a:	d006      	beq.n	8012d5a <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8012d4c:	69fa      	ldr	r2, [r7, #28]
 8012d4e:	6839      	ldr	r1, [r7, #0]
 8012d50:	6938      	ldr	r0, [r7, #16]
 8012d52:	f7ff fea7 	bl	8012aa4 <put_fat>
 8012d56:	4603      	mov	r3, r0
 8012d58:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8012d5a:	7dfb      	ldrb	r3, [r7, #23]
 8012d5c:	2b00      	cmp	r3, #0
 8012d5e:	d116      	bne.n	8012d8e <create_chain+0x116>
		fs->last_clst = ncl;
 8012d60:	693b      	ldr	r3, [r7, #16]
 8012d62:	69fa      	ldr	r2, [r7, #28]
 8012d64:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8012d66:	693b      	ldr	r3, [r7, #16]
 8012d68:	699a      	ldr	r2, [r3, #24]
 8012d6a:	693b      	ldr	r3, [r7, #16]
 8012d6c:	69db      	ldr	r3, [r3, #28]
 8012d6e:	3b02      	subs	r3, #2
 8012d70:	429a      	cmp	r2, r3
 8012d72:	d804      	bhi.n	8012d7e <create_chain+0x106>
 8012d74:	693b      	ldr	r3, [r7, #16]
 8012d76:	699b      	ldr	r3, [r3, #24]
 8012d78:	1e5a      	subs	r2, r3, #1
 8012d7a:	693b      	ldr	r3, [r7, #16]
 8012d7c:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8012d7e:	693b      	ldr	r3, [r7, #16]
 8012d80:	791b      	ldrb	r3, [r3, #4]
 8012d82:	f043 0301 	orr.w	r3, r3, #1
 8012d86:	b2da      	uxtb	r2, r3
 8012d88:	693b      	ldr	r3, [r7, #16]
 8012d8a:	711a      	strb	r2, [r3, #4]
 8012d8c:	e007      	b.n	8012d9e <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8012d8e:	7dfb      	ldrb	r3, [r7, #23]
 8012d90:	2b01      	cmp	r3, #1
 8012d92:	d102      	bne.n	8012d9a <create_chain+0x122>
 8012d94:	f04f 33ff 	mov.w	r3, #4294967295
 8012d98:	e000      	b.n	8012d9c <create_chain+0x124>
 8012d9a:	2301      	movs	r3, #1
 8012d9c:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8012d9e:	69fb      	ldr	r3, [r7, #28]
}
 8012da0:	4618      	mov	r0, r3
 8012da2:	3720      	adds	r7, #32
 8012da4:	46bd      	mov	sp, r7
 8012da6:	bd80      	pop	{r7, pc}

08012da8 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8012da8:	b480      	push	{r7}
 8012daa:	b087      	sub	sp, #28
 8012dac:	af00      	add	r7, sp, #0
 8012dae:	6078      	str	r0, [r7, #4]
 8012db0:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8012db2:	687b      	ldr	r3, [r7, #4]
 8012db4:	681b      	ldr	r3, [r3, #0]
 8012db6:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8012db8:	687b      	ldr	r3, [r7, #4]
 8012dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012dbc:	3304      	adds	r3, #4
 8012dbe:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8012dc0:	683b      	ldr	r3, [r7, #0]
 8012dc2:	0a5b      	lsrs	r3, r3, #9
 8012dc4:	68fa      	ldr	r2, [r7, #12]
 8012dc6:	8952      	ldrh	r2, [r2, #10]
 8012dc8:	fbb3 f3f2 	udiv	r3, r3, r2
 8012dcc:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8012dce:	693b      	ldr	r3, [r7, #16]
 8012dd0:	1d1a      	adds	r2, r3, #4
 8012dd2:	613a      	str	r2, [r7, #16]
 8012dd4:	681b      	ldr	r3, [r3, #0]
 8012dd6:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8012dd8:	68bb      	ldr	r3, [r7, #8]
 8012dda:	2b00      	cmp	r3, #0
 8012ddc:	d101      	bne.n	8012de2 <clmt_clust+0x3a>
 8012dde:	2300      	movs	r3, #0
 8012de0:	e010      	b.n	8012e04 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8012de2:	697a      	ldr	r2, [r7, #20]
 8012de4:	68bb      	ldr	r3, [r7, #8]
 8012de6:	429a      	cmp	r2, r3
 8012de8:	d307      	bcc.n	8012dfa <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8012dea:	697a      	ldr	r2, [r7, #20]
 8012dec:	68bb      	ldr	r3, [r7, #8]
 8012dee:	1ad3      	subs	r3, r2, r3
 8012df0:	617b      	str	r3, [r7, #20]
 8012df2:	693b      	ldr	r3, [r7, #16]
 8012df4:	3304      	adds	r3, #4
 8012df6:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8012df8:	e7e9      	b.n	8012dce <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8012dfa:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8012dfc:	693b      	ldr	r3, [r7, #16]
 8012dfe:	681a      	ldr	r2, [r3, #0]
 8012e00:	697b      	ldr	r3, [r7, #20]
 8012e02:	4413      	add	r3, r2
}
 8012e04:	4618      	mov	r0, r3
 8012e06:	371c      	adds	r7, #28
 8012e08:	46bd      	mov	sp, r7
 8012e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e0e:	4770      	bx	lr

08012e10 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8012e10:	b580      	push	{r7, lr}
 8012e12:	b084      	sub	sp, #16
 8012e14:	af00      	add	r7, sp, #0
 8012e16:	60f8      	str	r0, [r7, #12]
 8012e18:	60b9      	str	r1, [r7, #8]
 8012e1a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8012e1c:	68bb      	ldr	r3, [r7, #8]
 8012e1e:	331a      	adds	r3, #26
 8012e20:	687a      	ldr	r2, [r7, #4]
 8012e22:	b292      	uxth	r2, r2
 8012e24:	4611      	mov	r1, r2
 8012e26:	4618      	mov	r0, r3
 8012e28:	f7ff fbe3 	bl	80125f2 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8012e2c:	68fb      	ldr	r3, [r7, #12]
 8012e2e:	781b      	ldrb	r3, [r3, #0]
 8012e30:	2b03      	cmp	r3, #3
 8012e32:	d109      	bne.n	8012e48 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8012e34:	68bb      	ldr	r3, [r7, #8]
 8012e36:	f103 0214 	add.w	r2, r3, #20
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	0c1b      	lsrs	r3, r3, #16
 8012e3e:	b29b      	uxth	r3, r3
 8012e40:	4619      	mov	r1, r3
 8012e42:	4610      	mov	r0, r2
 8012e44:	f7ff fbd5 	bl	80125f2 <st_word>
	}
}
 8012e48:	bf00      	nop
 8012e4a:	3710      	adds	r7, #16
 8012e4c:	46bd      	mov	sp, r7
 8012e4e:	bd80      	pop	{r7, pc}

08012e50 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8012e50:	b580      	push	{r7, lr}
 8012e52:	b084      	sub	sp, #16
 8012e54:	af00      	add	r7, sp, #0
 8012e56:	6078      	str	r0, [r7, #4]
 8012e58:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8012e5a:	2309      	movs	r3, #9
 8012e5c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8012e5e:	687b      	ldr	r3, [r7, #4]
 8012e60:	2b00      	cmp	r3, #0
 8012e62:	d02e      	beq.n	8012ec2 <validate+0x72>
 8012e64:	687b      	ldr	r3, [r7, #4]
 8012e66:	681b      	ldr	r3, [r3, #0]
 8012e68:	2b00      	cmp	r3, #0
 8012e6a:	d02a      	beq.n	8012ec2 <validate+0x72>
 8012e6c:	687b      	ldr	r3, [r7, #4]
 8012e6e:	681b      	ldr	r3, [r3, #0]
 8012e70:	781b      	ldrb	r3, [r3, #0]
 8012e72:	2b00      	cmp	r3, #0
 8012e74:	d025      	beq.n	8012ec2 <validate+0x72>
 8012e76:	687b      	ldr	r3, [r7, #4]
 8012e78:	889a      	ldrh	r2, [r3, #4]
 8012e7a:	687b      	ldr	r3, [r7, #4]
 8012e7c:	681b      	ldr	r3, [r3, #0]
 8012e7e:	88db      	ldrh	r3, [r3, #6]
 8012e80:	429a      	cmp	r2, r3
 8012e82:	d11e      	bne.n	8012ec2 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 8012e84:	687b      	ldr	r3, [r7, #4]
 8012e86:	681b      	ldr	r3, [r3, #0]
 8012e88:	4618      	mov	r0, r3
 8012e8a:	f7ff fc35 	bl	80126f8 <lock_fs>
 8012e8e:	4603      	mov	r3, r0
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d014      	beq.n	8012ebe <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	681b      	ldr	r3, [r3, #0]
 8012e98:	785b      	ldrb	r3, [r3, #1]
 8012e9a:	4618      	mov	r0, r3
 8012e9c:	f7ff faf6 	bl	801248c <disk_status>
 8012ea0:	4603      	mov	r3, r0
 8012ea2:	f003 0301 	and.w	r3, r3, #1
 8012ea6:	2b00      	cmp	r3, #0
 8012ea8:	d102      	bne.n	8012eb0 <validate+0x60>
				res = FR_OK;
 8012eaa:	2300      	movs	r3, #0
 8012eac:	73fb      	strb	r3, [r7, #15]
 8012eae:	e008      	b.n	8012ec2 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 8012eb0:	687b      	ldr	r3, [r7, #4]
 8012eb2:	681b      	ldr	r3, [r3, #0]
 8012eb4:	2100      	movs	r1, #0
 8012eb6:	4618      	mov	r0, r3
 8012eb8:	f7ff fc34 	bl	8012724 <unlock_fs>
 8012ebc:	e001      	b.n	8012ec2 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 8012ebe:	230f      	movs	r3, #15
 8012ec0:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8012ec2:	7bfb      	ldrb	r3, [r7, #15]
 8012ec4:	2b00      	cmp	r3, #0
 8012ec6:	d102      	bne.n	8012ece <validate+0x7e>
 8012ec8:	687b      	ldr	r3, [r7, #4]
 8012eca:	681b      	ldr	r3, [r3, #0]
 8012ecc:	e000      	b.n	8012ed0 <validate+0x80>
 8012ece:	2300      	movs	r3, #0
 8012ed0:	683a      	ldr	r2, [r7, #0]
 8012ed2:	6013      	str	r3, [r2, #0]
	return res;
 8012ed4:	7bfb      	ldrb	r3, [r7, #15]
}
 8012ed6:	4618      	mov	r0, r3
 8012ed8:	3710      	adds	r7, #16
 8012eda:	46bd      	mov	sp, r7
 8012edc:	bd80      	pop	{r7, pc}

08012ede <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8012ede:	b580      	push	{r7, lr}
 8012ee0:	b08c      	sub	sp, #48	@ 0x30
 8012ee2:	af00      	add	r7, sp, #0
 8012ee4:	60f8      	str	r0, [r7, #12]
 8012ee6:	60b9      	str	r1, [r7, #8]
 8012ee8:	607a      	str	r2, [r7, #4]
 8012eea:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8012eec:	68bb      	ldr	r3, [r7, #8]
 8012eee:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8012ef0:	683b      	ldr	r3, [r7, #0]
 8012ef2:	2200      	movs	r2, #0
 8012ef4:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8012ef6:	68fb      	ldr	r3, [r7, #12]
 8012ef8:	f107 0210 	add.w	r2, r7, #16
 8012efc:	4611      	mov	r1, r2
 8012efe:	4618      	mov	r0, r3
 8012f00:	f7ff ffa6 	bl	8012e50 <validate>
 8012f04:	4603      	mov	r3, r0
 8012f06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8012f0a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012f0e:	2b00      	cmp	r3, #0
 8012f10:	d107      	bne.n	8012f22 <f_write+0x44>
 8012f12:	68fb      	ldr	r3, [r7, #12]
 8012f14:	7d5b      	ldrb	r3, [r3, #21]
 8012f16:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8012f1a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012f1e:	2b00      	cmp	r3, #0
 8012f20:	d009      	beq.n	8012f36 <f_write+0x58>
 8012f22:	693b      	ldr	r3, [r7, #16]
 8012f24:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8012f28:	4611      	mov	r1, r2
 8012f2a:	4618      	mov	r0, r3
 8012f2c:	f7ff fbfa 	bl	8012724 <unlock_fs>
 8012f30:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012f34:	e173      	b.n	801321e <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8012f36:	68fb      	ldr	r3, [r7, #12]
 8012f38:	7d1b      	ldrb	r3, [r3, #20]
 8012f3a:	f003 0302 	and.w	r3, r3, #2
 8012f3e:	2b00      	cmp	r3, #0
 8012f40:	d106      	bne.n	8012f50 <f_write+0x72>
 8012f42:	693b      	ldr	r3, [r7, #16]
 8012f44:	2107      	movs	r1, #7
 8012f46:	4618      	mov	r0, r3
 8012f48:	f7ff fbec 	bl	8012724 <unlock_fs>
 8012f4c:	2307      	movs	r3, #7
 8012f4e:	e166      	b.n	801321e <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8012f50:	68fb      	ldr	r3, [r7, #12]
 8012f52:	699a      	ldr	r2, [r3, #24]
 8012f54:	687b      	ldr	r3, [r7, #4]
 8012f56:	441a      	add	r2, r3
 8012f58:	68fb      	ldr	r3, [r7, #12]
 8012f5a:	699b      	ldr	r3, [r3, #24]
 8012f5c:	429a      	cmp	r2, r3
 8012f5e:	f080 814b 	bcs.w	80131f8 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8012f62:	68fb      	ldr	r3, [r7, #12]
 8012f64:	699b      	ldr	r3, [r3, #24]
 8012f66:	43db      	mvns	r3, r3
 8012f68:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8012f6a:	e145      	b.n	80131f8 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8012f6c:	68fb      	ldr	r3, [r7, #12]
 8012f6e:	699b      	ldr	r3, [r3, #24]
 8012f70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012f74:	2b00      	cmp	r3, #0
 8012f76:	f040 8101 	bne.w	801317c <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8012f7a:	68fb      	ldr	r3, [r7, #12]
 8012f7c:	699b      	ldr	r3, [r3, #24]
 8012f7e:	0a5b      	lsrs	r3, r3, #9
 8012f80:	693a      	ldr	r2, [r7, #16]
 8012f82:	8952      	ldrh	r2, [r2, #10]
 8012f84:	3a01      	subs	r2, #1
 8012f86:	4013      	ands	r3, r2
 8012f88:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8012f8a:	69bb      	ldr	r3, [r7, #24]
 8012f8c:	2b00      	cmp	r3, #0
 8012f8e:	d14d      	bne.n	801302c <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8012f90:	68fb      	ldr	r3, [r7, #12]
 8012f92:	699b      	ldr	r3, [r3, #24]
 8012f94:	2b00      	cmp	r3, #0
 8012f96:	d10c      	bne.n	8012fb2 <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8012f98:	68fb      	ldr	r3, [r7, #12]
 8012f9a:	689b      	ldr	r3, [r3, #8]
 8012f9c:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8012f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012fa0:	2b00      	cmp	r3, #0
 8012fa2:	d11a      	bne.n	8012fda <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8012fa4:	68fb      	ldr	r3, [r7, #12]
 8012fa6:	2100      	movs	r1, #0
 8012fa8:	4618      	mov	r0, r3
 8012faa:	f7ff fe65 	bl	8012c78 <create_chain>
 8012fae:	62b8      	str	r0, [r7, #40]	@ 0x28
 8012fb0:	e013      	b.n	8012fda <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8012fb2:	68fb      	ldr	r3, [r7, #12]
 8012fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012fb6:	2b00      	cmp	r3, #0
 8012fb8:	d007      	beq.n	8012fca <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8012fba:	68fb      	ldr	r3, [r7, #12]
 8012fbc:	699b      	ldr	r3, [r3, #24]
 8012fbe:	4619      	mov	r1, r3
 8012fc0:	68f8      	ldr	r0, [r7, #12]
 8012fc2:	f7ff fef1 	bl	8012da8 <clmt_clust>
 8012fc6:	62b8      	str	r0, [r7, #40]	@ 0x28
 8012fc8:	e007      	b.n	8012fda <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8012fca:	68fa      	ldr	r2, [r7, #12]
 8012fcc:	68fb      	ldr	r3, [r7, #12]
 8012fce:	69db      	ldr	r3, [r3, #28]
 8012fd0:	4619      	mov	r1, r3
 8012fd2:	4610      	mov	r0, r2
 8012fd4:	f7ff fe50 	bl	8012c78 <create_chain>
 8012fd8:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8012fda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012fdc:	2b00      	cmp	r3, #0
 8012fde:	f000 8110 	beq.w	8013202 <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8012fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012fe4:	2b01      	cmp	r3, #1
 8012fe6:	d109      	bne.n	8012ffc <f_write+0x11e>
 8012fe8:	68fb      	ldr	r3, [r7, #12]
 8012fea:	2202      	movs	r2, #2
 8012fec:	755a      	strb	r2, [r3, #21]
 8012fee:	693b      	ldr	r3, [r7, #16]
 8012ff0:	2102      	movs	r1, #2
 8012ff2:	4618      	mov	r0, r3
 8012ff4:	f7ff fb96 	bl	8012724 <unlock_fs>
 8012ff8:	2302      	movs	r3, #2
 8012ffa:	e110      	b.n	801321e <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8012ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ffe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013002:	d109      	bne.n	8013018 <f_write+0x13a>
 8013004:	68fb      	ldr	r3, [r7, #12]
 8013006:	2201      	movs	r2, #1
 8013008:	755a      	strb	r2, [r3, #21]
 801300a:	693b      	ldr	r3, [r7, #16]
 801300c:	2101      	movs	r1, #1
 801300e:	4618      	mov	r0, r3
 8013010:	f7ff fb88 	bl	8012724 <unlock_fs>
 8013014:	2301      	movs	r3, #1
 8013016:	e102      	b.n	801321e <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 8013018:	68fb      	ldr	r3, [r7, #12]
 801301a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801301c:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 801301e:	68fb      	ldr	r3, [r7, #12]
 8013020:	689b      	ldr	r3, [r3, #8]
 8013022:	2b00      	cmp	r3, #0
 8013024:	d102      	bne.n	801302c <f_write+0x14e>
 8013026:	68fb      	ldr	r3, [r7, #12]
 8013028:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801302a:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 801302c:	68fb      	ldr	r3, [r7, #12]
 801302e:	7d1b      	ldrb	r3, [r3, #20]
 8013030:	b25b      	sxtb	r3, r3
 8013032:	2b00      	cmp	r3, #0
 8013034:	da1d      	bge.n	8013072 <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013036:	693b      	ldr	r3, [r7, #16]
 8013038:	7858      	ldrb	r0, [r3, #1]
 801303a:	68fb      	ldr	r3, [r7, #12]
 801303c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8013040:	68fb      	ldr	r3, [r7, #12]
 8013042:	6a1a      	ldr	r2, [r3, #32]
 8013044:	2301      	movs	r3, #1
 8013046:	f7ff fa5b 	bl	8012500 <disk_write>
 801304a:	4603      	mov	r3, r0
 801304c:	2b00      	cmp	r3, #0
 801304e:	d009      	beq.n	8013064 <f_write+0x186>
 8013050:	68fb      	ldr	r3, [r7, #12]
 8013052:	2201      	movs	r2, #1
 8013054:	755a      	strb	r2, [r3, #21]
 8013056:	693b      	ldr	r3, [r7, #16]
 8013058:	2101      	movs	r1, #1
 801305a:	4618      	mov	r0, r3
 801305c:	f7ff fb62 	bl	8012724 <unlock_fs>
 8013060:	2301      	movs	r3, #1
 8013062:	e0dc      	b.n	801321e <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 8013064:	68fb      	ldr	r3, [r7, #12]
 8013066:	7d1b      	ldrb	r3, [r3, #20]
 8013068:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801306c:	b2da      	uxtb	r2, r3
 801306e:	68fb      	ldr	r3, [r7, #12]
 8013070:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8013072:	693a      	ldr	r2, [r7, #16]
 8013074:	68fb      	ldr	r3, [r7, #12]
 8013076:	69db      	ldr	r3, [r3, #28]
 8013078:	4619      	mov	r1, r3
 801307a:	4610      	mov	r0, r2
 801307c:	f7ff fc4c 	bl	8012918 <clust2sect>
 8013080:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8013082:	697b      	ldr	r3, [r7, #20]
 8013084:	2b00      	cmp	r3, #0
 8013086:	d109      	bne.n	801309c <f_write+0x1be>
 8013088:	68fb      	ldr	r3, [r7, #12]
 801308a:	2202      	movs	r2, #2
 801308c:	755a      	strb	r2, [r3, #21]
 801308e:	693b      	ldr	r3, [r7, #16]
 8013090:	2102      	movs	r1, #2
 8013092:	4618      	mov	r0, r3
 8013094:	f7ff fb46 	bl	8012724 <unlock_fs>
 8013098:	2302      	movs	r3, #2
 801309a:	e0c0      	b.n	801321e <f_write+0x340>
			sect += csect;
 801309c:	697a      	ldr	r2, [r7, #20]
 801309e:	69bb      	ldr	r3, [r7, #24]
 80130a0:	4413      	add	r3, r2
 80130a2:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80130a4:	687b      	ldr	r3, [r7, #4]
 80130a6:	0a5b      	lsrs	r3, r3, #9
 80130a8:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80130aa:	6a3b      	ldr	r3, [r7, #32]
 80130ac:	2b00      	cmp	r3, #0
 80130ae:	d041      	beq.n	8013134 <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80130b0:	69ba      	ldr	r2, [r7, #24]
 80130b2:	6a3b      	ldr	r3, [r7, #32]
 80130b4:	4413      	add	r3, r2
 80130b6:	693a      	ldr	r2, [r7, #16]
 80130b8:	8952      	ldrh	r2, [r2, #10]
 80130ba:	4293      	cmp	r3, r2
 80130bc:	d905      	bls.n	80130ca <f_write+0x1ec>
					cc = fs->csize - csect;
 80130be:	693b      	ldr	r3, [r7, #16]
 80130c0:	895b      	ldrh	r3, [r3, #10]
 80130c2:	461a      	mov	r2, r3
 80130c4:	69bb      	ldr	r3, [r7, #24]
 80130c6:	1ad3      	subs	r3, r2, r3
 80130c8:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80130ca:	693b      	ldr	r3, [r7, #16]
 80130cc:	7858      	ldrb	r0, [r3, #1]
 80130ce:	6a3b      	ldr	r3, [r7, #32]
 80130d0:	697a      	ldr	r2, [r7, #20]
 80130d2:	69f9      	ldr	r1, [r7, #28]
 80130d4:	f7ff fa14 	bl	8012500 <disk_write>
 80130d8:	4603      	mov	r3, r0
 80130da:	2b00      	cmp	r3, #0
 80130dc:	d009      	beq.n	80130f2 <f_write+0x214>
 80130de:	68fb      	ldr	r3, [r7, #12]
 80130e0:	2201      	movs	r2, #1
 80130e2:	755a      	strb	r2, [r3, #21]
 80130e4:	693b      	ldr	r3, [r7, #16]
 80130e6:	2101      	movs	r1, #1
 80130e8:	4618      	mov	r0, r3
 80130ea:	f7ff fb1b 	bl	8012724 <unlock_fs>
 80130ee:	2301      	movs	r3, #1
 80130f0:	e095      	b.n	801321e <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80130f2:	68fb      	ldr	r3, [r7, #12]
 80130f4:	6a1a      	ldr	r2, [r3, #32]
 80130f6:	697b      	ldr	r3, [r7, #20]
 80130f8:	1ad3      	subs	r3, r2, r3
 80130fa:	6a3a      	ldr	r2, [r7, #32]
 80130fc:	429a      	cmp	r2, r3
 80130fe:	d915      	bls.n	801312c <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8013100:	68fb      	ldr	r3, [r7, #12]
 8013102:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8013106:	68fb      	ldr	r3, [r7, #12]
 8013108:	6a1a      	ldr	r2, [r3, #32]
 801310a:	697b      	ldr	r3, [r7, #20]
 801310c:	1ad3      	subs	r3, r2, r3
 801310e:	025b      	lsls	r3, r3, #9
 8013110:	69fa      	ldr	r2, [r7, #28]
 8013112:	4413      	add	r3, r2
 8013114:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013118:	4619      	mov	r1, r3
 801311a:	f7ff fab1 	bl	8012680 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 801311e:	68fb      	ldr	r3, [r7, #12]
 8013120:	7d1b      	ldrb	r3, [r3, #20]
 8013122:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013126:	b2da      	uxtb	r2, r3
 8013128:	68fb      	ldr	r3, [r7, #12]
 801312a:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 801312c:	6a3b      	ldr	r3, [r7, #32]
 801312e:	025b      	lsls	r3, r3, #9
 8013130:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8013132:	e044      	b.n	80131be <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8013134:	68fb      	ldr	r3, [r7, #12]
 8013136:	6a1b      	ldr	r3, [r3, #32]
 8013138:	697a      	ldr	r2, [r7, #20]
 801313a:	429a      	cmp	r2, r3
 801313c:	d01b      	beq.n	8013176 <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 801313e:	68fb      	ldr	r3, [r7, #12]
 8013140:	699a      	ldr	r2, [r3, #24]
 8013142:	68fb      	ldr	r3, [r7, #12]
 8013144:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8013146:	429a      	cmp	r2, r3
 8013148:	d215      	bcs.n	8013176 <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 801314a:	693b      	ldr	r3, [r7, #16]
 801314c:	7858      	ldrb	r0, [r3, #1]
 801314e:	68fb      	ldr	r3, [r7, #12]
 8013150:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8013154:	2301      	movs	r3, #1
 8013156:	697a      	ldr	r2, [r7, #20]
 8013158:	f7ff f9b2 	bl	80124c0 <disk_read>
 801315c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 801315e:	2b00      	cmp	r3, #0
 8013160:	d009      	beq.n	8013176 <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 8013162:	68fb      	ldr	r3, [r7, #12]
 8013164:	2201      	movs	r2, #1
 8013166:	755a      	strb	r2, [r3, #21]
 8013168:	693b      	ldr	r3, [r7, #16]
 801316a:	2101      	movs	r1, #1
 801316c:	4618      	mov	r0, r3
 801316e:	f7ff fad9 	bl	8012724 <unlock_fs>
 8013172:	2301      	movs	r3, #1
 8013174:	e053      	b.n	801321e <f_write+0x340>
			}
#endif
			fp->sect = sect;
 8013176:	68fb      	ldr	r3, [r7, #12]
 8013178:	697a      	ldr	r2, [r7, #20]
 801317a:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 801317c:	68fb      	ldr	r3, [r7, #12]
 801317e:	699b      	ldr	r3, [r3, #24]
 8013180:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013184:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8013188:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 801318a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801318c:	687b      	ldr	r3, [r7, #4]
 801318e:	429a      	cmp	r2, r3
 8013190:	d901      	bls.n	8013196 <f_write+0x2b8>
 8013192:	687b      	ldr	r3, [r7, #4]
 8013194:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8013196:	68fb      	ldr	r3, [r7, #12]
 8013198:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801319c:	68fb      	ldr	r3, [r7, #12]
 801319e:	699b      	ldr	r3, [r3, #24]
 80131a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80131a4:	4413      	add	r3, r2
 80131a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80131a8:	69f9      	ldr	r1, [r7, #28]
 80131aa:	4618      	mov	r0, r3
 80131ac:	f7ff fa68 	bl	8012680 <mem_cpy>
		fp->flag |= FA_DIRTY;
 80131b0:	68fb      	ldr	r3, [r7, #12]
 80131b2:	7d1b      	ldrb	r3, [r3, #20]
 80131b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80131b8:	b2da      	uxtb	r2, r3
 80131ba:	68fb      	ldr	r3, [r7, #12]
 80131bc:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80131be:	69fa      	ldr	r2, [r7, #28]
 80131c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80131c2:	4413      	add	r3, r2
 80131c4:	61fb      	str	r3, [r7, #28]
 80131c6:	68fb      	ldr	r3, [r7, #12]
 80131c8:	699a      	ldr	r2, [r3, #24]
 80131ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80131cc:	441a      	add	r2, r3
 80131ce:	68fb      	ldr	r3, [r7, #12]
 80131d0:	619a      	str	r2, [r3, #24]
 80131d2:	68fb      	ldr	r3, [r7, #12]
 80131d4:	68da      	ldr	r2, [r3, #12]
 80131d6:	68fb      	ldr	r3, [r7, #12]
 80131d8:	699b      	ldr	r3, [r3, #24]
 80131da:	429a      	cmp	r2, r3
 80131dc:	bf38      	it	cc
 80131de:	461a      	movcc	r2, r3
 80131e0:	68fb      	ldr	r3, [r7, #12]
 80131e2:	60da      	str	r2, [r3, #12]
 80131e4:	683b      	ldr	r3, [r7, #0]
 80131e6:	681a      	ldr	r2, [r3, #0]
 80131e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80131ea:	441a      	add	r2, r3
 80131ec:	683b      	ldr	r3, [r7, #0]
 80131ee:	601a      	str	r2, [r3, #0]
 80131f0:	687a      	ldr	r2, [r7, #4]
 80131f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80131f4:	1ad3      	subs	r3, r2, r3
 80131f6:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	2b00      	cmp	r3, #0
 80131fc:	f47f aeb6 	bne.w	8012f6c <f_write+0x8e>
 8013200:	e000      	b.n	8013204 <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8013202:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8013204:	68fb      	ldr	r3, [r7, #12]
 8013206:	7d1b      	ldrb	r3, [r3, #20]
 8013208:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801320c:	b2da      	uxtb	r2, r3
 801320e:	68fb      	ldr	r3, [r7, #12]
 8013210:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8013212:	693b      	ldr	r3, [r7, #16]
 8013214:	2100      	movs	r1, #0
 8013216:	4618      	mov	r0, r3
 8013218:	f7ff fa84 	bl	8012724 <unlock_fs>
 801321c:	2300      	movs	r3, #0
}
 801321e:	4618      	mov	r0, r3
 8013220:	3730      	adds	r7, #48	@ 0x30
 8013222:	46bd      	mov	sp, r7
 8013224:	bd80      	pop	{r7, pc}

08013226 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8013226:	b580      	push	{r7, lr}
 8013228:	b086      	sub	sp, #24
 801322a:	af00      	add	r7, sp, #0
 801322c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	f107 0208 	add.w	r2, r7, #8
 8013234:	4611      	mov	r1, r2
 8013236:	4618      	mov	r0, r3
 8013238:	f7ff fe0a 	bl	8012e50 <validate>
 801323c:	4603      	mov	r3, r0
 801323e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8013240:	7dfb      	ldrb	r3, [r7, #23]
 8013242:	2b00      	cmp	r3, #0
 8013244:	d16d      	bne.n	8013322 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8013246:	687b      	ldr	r3, [r7, #4]
 8013248:	7d1b      	ldrb	r3, [r3, #20]
 801324a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801324e:	2b00      	cmp	r3, #0
 8013250:	d067      	beq.n	8013322 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8013252:	687b      	ldr	r3, [r7, #4]
 8013254:	7d1b      	ldrb	r3, [r3, #20]
 8013256:	b25b      	sxtb	r3, r3
 8013258:	2b00      	cmp	r3, #0
 801325a:	da1a      	bge.n	8013292 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 801325c:	68bb      	ldr	r3, [r7, #8]
 801325e:	7858      	ldrb	r0, [r3, #1]
 8013260:	687b      	ldr	r3, [r7, #4]
 8013262:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8013266:	687b      	ldr	r3, [r7, #4]
 8013268:	6a1a      	ldr	r2, [r3, #32]
 801326a:	2301      	movs	r3, #1
 801326c:	f7ff f948 	bl	8012500 <disk_write>
 8013270:	4603      	mov	r3, r0
 8013272:	2b00      	cmp	r3, #0
 8013274:	d006      	beq.n	8013284 <f_sync+0x5e>
 8013276:	68bb      	ldr	r3, [r7, #8]
 8013278:	2101      	movs	r1, #1
 801327a:	4618      	mov	r0, r3
 801327c:	f7ff fa52 	bl	8012724 <unlock_fs>
 8013280:	2301      	movs	r3, #1
 8013282:	e055      	b.n	8013330 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8013284:	687b      	ldr	r3, [r7, #4]
 8013286:	7d1b      	ldrb	r3, [r3, #20]
 8013288:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801328c:	b2da      	uxtb	r2, r3
 801328e:	687b      	ldr	r3, [r7, #4]
 8013290:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8013292:	f7fe fbd9 	bl	8011a48 <get_fattime>
 8013296:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8013298:	68ba      	ldr	r2, [r7, #8]
 801329a:	687b      	ldr	r3, [r7, #4]
 801329c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801329e:	4619      	mov	r1, r3
 80132a0:	4610      	mov	r0, r2
 80132a2:	f7ff fa9e 	bl	80127e2 <move_window>
 80132a6:	4603      	mov	r3, r0
 80132a8:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80132aa:	7dfb      	ldrb	r3, [r7, #23]
 80132ac:	2b00      	cmp	r3, #0
 80132ae:	d138      	bne.n	8013322 <f_sync+0xfc>
					dir = fp->dir_ptr;
 80132b0:	687b      	ldr	r3, [r7, #4]
 80132b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80132b4:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80132b6:	68fb      	ldr	r3, [r7, #12]
 80132b8:	330b      	adds	r3, #11
 80132ba:	781a      	ldrb	r2, [r3, #0]
 80132bc:	68fb      	ldr	r3, [r7, #12]
 80132be:	330b      	adds	r3, #11
 80132c0:	f042 0220 	orr.w	r2, r2, #32
 80132c4:	b2d2      	uxtb	r2, r2
 80132c6:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80132c8:	687b      	ldr	r3, [r7, #4]
 80132ca:	6818      	ldr	r0, [r3, #0]
 80132cc:	687b      	ldr	r3, [r7, #4]
 80132ce:	689b      	ldr	r3, [r3, #8]
 80132d0:	461a      	mov	r2, r3
 80132d2:	68f9      	ldr	r1, [r7, #12]
 80132d4:	f7ff fd9c 	bl	8012e10 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80132d8:	68fb      	ldr	r3, [r7, #12]
 80132da:	f103 021c 	add.w	r2, r3, #28
 80132de:	687b      	ldr	r3, [r7, #4]
 80132e0:	68db      	ldr	r3, [r3, #12]
 80132e2:	4619      	mov	r1, r3
 80132e4:	4610      	mov	r0, r2
 80132e6:	f7ff f99f 	bl	8012628 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80132ea:	68fb      	ldr	r3, [r7, #12]
 80132ec:	3316      	adds	r3, #22
 80132ee:	6939      	ldr	r1, [r7, #16]
 80132f0:	4618      	mov	r0, r3
 80132f2:	f7ff f999 	bl	8012628 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80132f6:	68fb      	ldr	r3, [r7, #12]
 80132f8:	3312      	adds	r3, #18
 80132fa:	2100      	movs	r1, #0
 80132fc:	4618      	mov	r0, r3
 80132fe:	f7ff f978 	bl	80125f2 <st_word>
					fs->wflag = 1;
 8013302:	68bb      	ldr	r3, [r7, #8]
 8013304:	2201      	movs	r2, #1
 8013306:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8013308:	68bb      	ldr	r3, [r7, #8]
 801330a:	4618      	mov	r0, r3
 801330c:	f7ff fa96 	bl	801283c <sync_fs>
 8013310:	4603      	mov	r3, r0
 8013312:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8013314:	687b      	ldr	r3, [r7, #4]
 8013316:	7d1b      	ldrb	r3, [r3, #20]
 8013318:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801331c:	b2da      	uxtb	r2, r3
 801331e:	687b      	ldr	r3, [r7, #4]
 8013320:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8013322:	68bb      	ldr	r3, [r7, #8]
 8013324:	7dfa      	ldrb	r2, [r7, #23]
 8013326:	4611      	mov	r1, r2
 8013328:	4618      	mov	r0, r3
 801332a:	f7ff f9fb 	bl	8012724 <unlock_fs>
 801332e:	7dfb      	ldrb	r3, [r7, #23]
}
 8013330:	4618      	mov	r0, r3
 8013332:	3718      	adds	r7, #24
 8013334:	46bd      	mov	sp, r7
 8013336:	bd80      	pop	{r7, pc}

08013338 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8013338:	b480      	push	{r7}
 801333a:	b087      	sub	sp, #28
 801333c:	af00      	add	r7, sp, #0
 801333e:	60f8      	str	r0, [r7, #12]
 8013340:	60b9      	str	r1, [r7, #8]
 8013342:	4613      	mov	r3, r2
 8013344:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8013346:	2301      	movs	r3, #1
 8013348:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801334a:	2300      	movs	r3, #0
 801334c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801334e:	4b1f      	ldr	r3, [pc, #124]	@ (80133cc <FATFS_LinkDriverEx+0x94>)
 8013350:	7a5b      	ldrb	r3, [r3, #9]
 8013352:	b2db      	uxtb	r3, r3
 8013354:	2b00      	cmp	r3, #0
 8013356:	d131      	bne.n	80133bc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8013358:	4b1c      	ldr	r3, [pc, #112]	@ (80133cc <FATFS_LinkDriverEx+0x94>)
 801335a:	7a5b      	ldrb	r3, [r3, #9]
 801335c:	b2db      	uxtb	r3, r3
 801335e:	461a      	mov	r2, r3
 8013360:	4b1a      	ldr	r3, [pc, #104]	@ (80133cc <FATFS_LinkDriverEx+0x94>)
 8013362:	2100      	movs	r1, #0
 8013364:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8013366:	4b19      	ldr	r3, [pc, #100]	@ (80133cc <FATFS_LinkDriverEx+0x94>)
 8013368:	7a5b      	ldrb	r3, [r3, #9]
 801336a:	b2db      	uxtb	r3, r3
 801336c:	4a17      	ldr	r2, [pc, #92]	@ (80133cc <FATFS_LinkDriverEx+0x94>)
 801336e:	009b      	lsls	r3, r3, #2
 8013370:	4413      	add	r3, r2
 8013372:	68fa      	ldr	r2, [r7, #12]
 8013374:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8013376:	4b15      	ldr	r3, [pc, #84]	@ (80133cc <FATFS_LinkDriverEx+0x94>)
 8013378:	7a5b      	ldrb	r3, [r3, #9]
 801337a:	b2db      	uxtb	r3, r3
 801337c:	461a      	mov	r2, r3
 801337e:	4b13      	ldr	r3, [pc, #76]	@ (80133cc <FATFS_LinkDriverEx+0x94>)
 8013380:	4413      	add	r3, r2
 8013382:	79fa      	ldrb	r2, [r7, #7]
 8013384:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8013386:	4b11      	ldr	r3, [pc, #68]	@ (80133cc <FATFS_LinkDriverEx+0x94>)
 8013388:	7a5b      	ldrb	r3, [r3, #9]
 801338a:	b2db      	uxtb	r3, r3
 801338c:	1c5a      	adds	r2, r3, #1
 801338e:	b2d1      	uxtb	r1, r2
 8013390:	4a0e      	ldr	r2, [pc, #56]	@ (80133cc <FATFS_LinkDriverEx+0x94>)
 8013392:	7251      	strb	r1, [r2, #9]
 8013394:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8013396:	7dbb      	ldrb	r3, [r7, #22]
 8013398:	3330      	adds	r3, #48	@ 0x30
 801339a:	b2da      	uxtb	r2, r3
 801339c:	68bb      	ldr	r3, [r7, #8]
 801339e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80133a0:	68bb      	ldr	r3, [r7, #8]
 80133a2:	3301      	adds	r3, #1
 80133a4:	223a      	movs	r2, #58	@ 0x3a
 80133a6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80133a8:	68bb      	ldr	r3, [r7, #8]
 80133aa:	3302      	adds	r3, #2
 80133ac:	222f      	movs	r2, #47	@ 0x2f
 80133ae:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80133b0:	68bb      	ldr	r3, [r7, #8]
 80133b2:	3303      	adds	r3, #3
 80133b4:	2200      	movs	r2, #0
 80133b6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80133b8:	2300      	movs	r3, #0
 80133ba:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80133bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80133be:	4618      	mov	r0, r3
 80133c0:	371c      	adds	r7, #28
 80133c2:	46bd      	mov	sp, r7
 80133c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133c8:	4770      	bx	lr
 80133ca:	bf00      	nop
 80133cc:	240028b8 	.word	0x240028b8

080133d0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80133d0:	b580      	push	{r7, lr}
 80133d2:	b082      	sub	sp, #8
 80133d4:	af00      	add	r7, sp, #0
 80133d6:	6078      	str	r0, [r7, #4]
 80133d8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80133da:	2200      	movs	r2, #0
 80133dc:	6839      	ldr	r1, [r7, #0]
 80133de:	6878      	ldr	r0, [r7, #4]
 80133e0:	f7ff ffaa 	bl	8013338 <FATFS_LinkDriverEx>
 80133e4:	4603      	mov	r3, r0
}
 80133e6:	4618      	mov	r0, r3
 80133e8:	3708      	adds	r7, #8
 80133ea:	46bd      	mov	sp, r7
 80133ec:	bd80      	pop	{r7, pc}

080133ee <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 80133ee:	b580      	push	{r7, lr}
 80133f0:	b084      	sub	sp, #16
 80133f2:	af00      	add	r7, sp, #0
 80133f4:	6078      	str	r0, [r7, #4]
  int ret = 0;
 80133f6:	2300      	movs	r3, #0
 80133f8:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 80133fa:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80133fe:	6878      	ldr	r0, [r7, #4]
 8013400:	f000 f8a6 	bl	8013550 <osSemaphoreWait>
 8013404:	4603      	mov	r3, r0
 8013406:	2b00      	cmp	r3, #0
 8013408:	d101      	bne.n	801340e <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 801340a:	2301      	movs	r3, #1
 801340c:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 801340e:	68fb      	ldr	r3, [r7, #12]
}
 8013410:	4618      	mov	r0, r3
 8013412:	3710      	adds	r7, #16
 8013414:	46bd      	mov	sp, r7
 8013416:	bd80      	pop	{r7, pc}

08013418 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8013418:	b580      	push	{r7, lr}
 801341a:	b082      	sub	sp, #8
 801341c:	af00      	add	r7, sp, #0
 801341e:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8013420:	6878      	ldr	r0, [r7, #4]
 8013422:	f000 f8e3 	bl	80135ec <osSemaphoreRelease>
#endif
}
 8013426:	bf00      	nop
 8013428:	3708      	adds	r7, #8
 801342a:	46bd      	mov	sp, r7
 801342c:	bd80      	pop	{r7, pc}

0801342e <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 801342e:	b480      	push	{r7}
 8013430:	b085      	sub	sp, #20
 8013432:	af00      	add	r7, sp, #0
 8013434:	4603      	mov	r3, r0
 8013436:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8013438:	2300      	movs	r3, #0
 801343a:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 801343c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8013440:	2b84      	cmp	r3, #132	@ 0x84
 8013442:	d005      	beq.n	8013450 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8013444:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8013448:	68fb      	ldr	r3, [r7, #12]
 801344a:	4413      	add	r3, r2
 801344c:	3303      	adds	r3, #3
 801344e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8013450:	68fb      	ldr	r3, [r7, #12]
}
 8013452:	4618      	mov	r0, r3
 8013454:	3714      	adds	r7, #20
 8013456:	46bd      	mov	sp, r7
 8013458:	f85d 7b04 	ldr.w	r7, [sp], #4
 801345c:	4770      	bx	lr

0801345e <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 801345e:	b480      	push	{r7}
 8013460:	b083      	sub	sp, #12
 8013462:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013464:	f3ef 8305 	mrs	r3, IPSR
 8013468:	607b      	str	r3, [r7, #4]
  return(result);
 801346a:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 801346c:	2b00      	cmp	r3, #0
 801346e:	bf14      	ite	ne
 8013470:	2301      	movne	r3, #1
 8013472:	2300      	moveq	r3, #0
 8013474:	b2db      	uxtb	r3, r3
}
 8013476:	4618      	mov	r0, r3
 8013478:	370c      	adds	r7, #12
 801347a:	46bd      	mov	sp, r7
 801347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013480:	4770      	bx	lr

08013482 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8013482:	b580      	push	{r7, lr}
 8013484:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8013486:	f000 ffb5 	bl	80143f4 <vTaskStartScheduler>
  
  return osOK;
 801348a:	2300      	movs	r3, #0
}
 801348c:	4618      	mov	r0, r3
 801348e:	bd80      	pop	{r7, pc}

08013490 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8013490:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013492:	b089      	sub	sp, #36	@ 0x24
 8013494:	af04      	add	r7, sp, #16
 8013496:	6078      	str	r0, [r7, #4]
 8013498:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 801349a:	687b      	ldr	r3, [r7, #4]
 801349c:	695b      	ldr	r3, [r3, #20]
 801349e:	2b00      	cmp	r3, #0
 80134a0:	d020      	beq.n	80134e4 <osThreadCreate+0x54>
 80134a2:	687b      	ldr	r3, [r7, #4]
 80134a4:	699b      	ldr	r3, [r3, #24]
 80134a6:	2b00      	cmp	r3, #0
 80134a8:	d01c      	beq.n	80134e4 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80134aa:	687b      	ldr	r3, [r7, #4]
 80134ac:	685c      	ldr	r4, [r3, #4]
 80134ae:	687b      	ldr	r3, [r7, #4]
 80134b0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80134b2:	687b      	ldr	r3, [r7, #4]
 80134b4:	691e      	ldr	r6, [r3, #16]
 80134b6:	687b      	ldr	r3, [r7, #4]
 80134b8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80134bc:	4618      	mov	r0, r3
 80134be:	f7ff ffb6 	bl	801342e <makeFreeRtosPriority>
 80134c2:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80134c4:	687b      	ldr	r3, [r7, #4]
 80134c6:	695b      	ldr	r3, [r3, #20]
 80134c8:	687a      	ldr	r2, [r7, #4]
 80134ca:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80134cc:	9202      	str	r2, [sp, #8]
 80134ce:	9301      	str	r3, [sp, #4]
 80134d0:	9100      	str	r1, [sp, #0]
 80134d2:	683b      	ldr	r3, [r7, #0]
 80134d4:	4632      	mov	r2, r6
 80134d6:	4629      	mov	r1, r5
 80134d8:	4620      	mov	r0, r4
 80134da:	f000 fdbd 	bl	8014058 <xTaskCreateStatic>
 80134de:	4603      	mov	r3, r0
 80134e0:	60fb      	str	r3, [r7, #12]
 80134e2:	e01c      	b.n	801351e <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80134e4:	687b      	ldr	r3, [r7, #4]
 80134e6:	685c      	ldr	r4, [r3, #4]
 80134e8:	687b      	ldr	r3, [r7, #4]
 80134ea:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80134ec:	687b      	ldr	r3, [r7, #4]
 80134ee:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80134f0:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80134f2:	687b      	ldr	r3, [r7, #4]
 80134f4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80134f8:	4618      	mov	r0, r3
 80134fa:	f7ff ff98 	bl	801342e <makeFreeRtosPriority>
 80134fe:	4602      	mov	r2, r0
 8013500:	f107 030c 	add.w	r3, r7, #12
 8013504:	9301      	str	r3, [sp, #4]
 8013506:	9200      	str	r2, [sp, #0]
 8013508:	683b      	ldr	r3, [r7, #0]
 801350a:	4632      	mov	r2, r6
 801350c:	4629      	mov	r1, r5
 801350e:	4620      	mov	r0, r4
 8013510:	f000 fe02 	bl	8014118 <xTaskCreate>
 8013514:	4603      	mov	r3, r0
 8013516:	2b01      	cmp	r3, #1
 8013518:	d001      	beq.n	801351e <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 801351a:	2300      	movs	r3, #0
 801351c:	e000      	b.n	8013520 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 801351e:	68fb      	ldr	r3, [r7, #12]
}
 8013520:	4618      	mov	r0, r3
 8013522:	3714      	adds	r7, #20
 8013524:	46bd      	mov	sp, r7
 8013526:	bdf0      	pop	{r4, r5, r6, r7, pc}

08013528 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8013528:	b580      	push	{r7, lr}
 801352a:	b084      	sub	sp, #16
 801352c:	af00      	add	r7, sp, #0
 801352e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8013534:	68fb      	ldr	r3, [r7, #12]
 8013536:	2b00      	cmp	r3, #0
 8013538:	d001      	beq.n	801353e <osDelay+0x16>
 801353a:	68fb      	ldr	r3, [r7, #12]
 801353c:	e000      	b.n	8013540 <osDelay+0x18>
 801353e:	2301      	movs	r3, #1
 8013540:	4618      	mov	r0, r3
 8013542:	f000 ff21 	bl	8014388 <vTaskDelay>
  
  return osOK;
 8013546:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8013548:	4618      	mov	r0, r3
 801354a:	3710      	adds	r7, #16
 801354c:	46bd      	mov	sp, r7
 801354e:	bd80      	pop	{r7, pc}

08013550 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8013550:	b580      	push	{r7, lr}
 8013552:	b084      	sub	sp, #16
 8013554:	af00      	add	r7, sp, #0
 8013556:	6078      	str	r0, [r7, #4]
 8013558:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 801355a:	2300      	movs	r3, #0
 801355c:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 801355e:	687b      	ldr	r3, [r7, #4]
 8013560:	2b00      	cmp	r3, #0
 8013562:	d101      	bne.n	8013568 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8013564:	2380      	movs	r3, #128	@ 0x80
 8013566:	e03a      	b.n	80135de <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8013568:	2300      	movs	r3, #0
 801356a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 801356c:	683b      	ldr	r3, [r7, #0]
 801356e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013572:	d103      	bne.n	801357c <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8013574:	f04f 33ff 	mov.w	r3, #4294967295
 8013578:	60fb      	str	r3, [r7, #12]
 801357a:	e009      	b.n	8013590 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 801357c:	683b      	ldr	r3, [r7, #0]
 801357e:	2b00      	cmp	r3, #0
 8013580:	d006      	beq.n	8013590 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8013582:	683b      	ldr	r3, [r7, #0]
 8013584:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8013586:	68fb      	ldr	r3, [r7, #12]
 8013588:	2b00      	cmp	r3, #0
 801358a:	d101      	bne.n	8013590 <osSemaphoreWait+0x40>
      ticks = 1;
 801358c:	2301      	movs	r3, #1
 801358e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8013590:	f7ff ff65 	bl	801345e <inHandlerMode>
 8013594:	4603      	mov	r3, r0
 8013596:	2b00      	cmp	r3, #0
 8013598:	d017      	beq.n	80135ca <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 801359a:	f107 0308 	add.w	r3, r7, #8
 801359e:	461a      	mov	r2, r3
 80135a0:	2100      	movs	r1, #0
 80135a2:	6878      	ldr	r0, [r7, #4]
 80135a4:	f000 fbae 	bl	8013d04 <xQueueReceiveFromISR>
 80135a8:	4603      	mov	r3, r0
 80135aa:	2b01      	cmp	r3, #1
 80135ac:	d001      	beq.n	80135b2 <osSemaphoreWait+0x62>
      return osErrorOS;
 80135ae:	23ff      	movs	r3, #255	@ 0xff
 80135b0:	e015      	b.n	80135de <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80135b2:	68bb      	ldr	r3, [r7, #8]
 80135b4:	2b00      	cmp	r3, #0
 80135b6:	d011      	beq.n	80135dc <osSemaphoreWait+0x8c>
 80135b8:	4b0b      	ldr	r3, [pc, #44]	@ (80135e8 <osSemaphoreWait+0x98>)
 80135ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80135be:	601a      	str	r2, [r3, #0]
 80135c0:	f3bf 8f4f 	dsb	sy
 80135c4:	f3bf 8f6f 	isb	sy
 80135c8:	e008      	b.n	80135dc <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 80135ca:	68f9      	ldr	r1, [r7, #12]
 80135cc:	6878      	ldr	r0, [r7, #4]
 80135ce:	f000 fa89 	bl	8013ae4 <xQueueSemaphoreTake>
 80135d2:	4603      	mov	r3, r0
 80135d4:	2b01      	cmp	r3, #1
 80135d6:	d001      	beq.n	80135dc <osSemaphoreWait+0x8c>
    return osErrorOS;
 80135d8:	23ff      	movs	r3, #255	@ 0xff
 80135da:	e000      	b.n	80135de <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 80135dc:	2300      	movs	r3, #0
}
 80135de:	4618      	mov	r0, r3
 80135e0:	3710      	adds	r7, #16
 80135e2:	46bd      	mov	sp, r7
 80135e4:	bd80      	pop	{r7, pc}
 80135e6:	bf00      	nop
 80135e8:	e000ed04 	.word	0xe000ed04

080135ec <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 80135ec:	b580      	push	{r7, lr}
 80135ee:	b084      	sub	sp, #16
 80135f0:	af00      	add	r7, sp, #0
 80135f2:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80135f4:	2300      	movs	r3, #0
 80135f6:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80135f8:	2300      	movs	r3, #0
 80135fa:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 80135fc:	f7ff ff2f 	bl	801345e <inHandlerMode>
 8013600:	4603      	mov	r3, r0
 8013602:	2b00      	cmp	r3, #0
 8013604:	d016      	beq.n	8013634 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8013606:	f107 0308 	add.w	r3, r7, #8
 801360a:	4619      	mov	r1, r3
 801360c:	6878      	ldr	r0, [r7, #4]
 801360e:	f000 f9d9 	bl	80139c4 <xQueueGiveFromISR>
 8013612:	4603      	mov	r3, r0
 8013614:	2b01      	cmp	r3, #1
 8013616:	d001      	beq.n	801361c <osSemaphoreRelease+0x30>
      return osErrorOS;
 8013618:	23ff      	movs	r3, #255	@ 0xff
 801361a:	e017      	b.n	801364c <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 801361c:	68bb      	ldr	r3, [r7, #8]
 801361e:	2b00      	cmp	r3, #0
 8013620:	d013      	beq.n	801364a <osSemaphoreRelease+0x5e>
 8013622:	4b0c      	ldr	r3, [pc, #48]	@ (8013654 <osSemaphoreRelease+0x68>)
 8013624:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013628:	601a      	str	r2, [r3, #0]
 801362a:	f3bf 8f4f 	dsb	sy
 801362e:	f3bf 8f6f 	isb	sy
 8013632:	e00a      	b.n	801364a <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8013634:	2300      	movs	r3, #0
 8013636:	2200      	movs	r2, #0
 8013638:	2100      	movs	r1, #0
 801363a:	6878      	ldr	r0, [r7, #4]
 801363c:	f000 f8c0 	bl	80137c0 <xQueueGenericSend>
 8013640:	4603      	mov	r3, r0
 8013642:	2b01      	cmp	r3, #1
 8013644:	d001      	beq.n	801364a <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8013646:	23ff      	movs	r3, #255	@ 0xff
 8013648:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 801364a:	68fb      	ldr	r3, [r7, #12]
}
 801364c:	4618      	mov	r0, r3
 801364e:	3710      	adds	r7, #16
 8013650:	46bd      	mov	sp, r7
 8013652:	bd80      	pop	{r7, pc}
 8013654:	e000ed04 	.word	0xe000ed04

08013658 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8013658:	b480      	push	{r7}
 801365a:	b083      	sub	sp, #12
 801365c:	af00      	add	r7, sp, #0
 801365e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013660:	687b      	ldr	r3, [r7, #4]
 8013662:	f103 0208 	add.w	r2, r3, #8
 8013666:	687b      	ldr	r3, [r7, #4]
 8013668:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801366a:	687b      	ldr	r3, [r7, #4]
 801366c:	f04f 32ff 	mov.w	r2, #4294967295
 8013670:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013672:	687b      	ldr	r3, [r7, #4]
 8013674:	f103 0208 	add.w	r2, r3, #8
 8013678:	687b      	ldr	r3, [r7, #4]
 801367a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801367c:	687b      	ldr	r3, [r7, #4]
 801367e:	f103 0208 	add.w	r2, r3, #8
 8013682:	687b      	ldr	r3, [r7, #4]
 8013684:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8013686:	687b      	ldr	r3, [r7, #4]
 8013688:	2200      	movs	r2, #0
 801368a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 801368c:	bf00      	nop
 801368e:	370c      	adds	r7, #12
 8013690:	46bd      	mov	sp, r7
 8013692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013696:	4770      	bx	lr

08013698 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8013698:	b480      	push	{r7}
 801369a:	b083      	sub	sp, #12
 801369c:	af00      	add	r7, sp, #0
 801369e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80136a0:	687b      	ldr	r3, [r7, #4]
 80136a2:	2200      	movs	r2, #0
 80136a4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80136a6:	bf00      	nop
 80136a8:	370c      	adds	r7, #12
 80136aa:	46bd      	mov	sp, r7
 80136ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136b0:	4770      	bx	lr

080136b2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80136b2:	b480      	push	{r7}
 80136b4:	b085      	sub	sp, #20
 80136b6:	af00      	add	r7, sp, #0
 80136b8:	6078      	str	r0, [r7, #4]
 80136ba:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80136bc:	687b      	ldr	r3, [r7, #4]
 80136be:	685b      	ldr	r3, [r3, #4]
 80136c0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80136c2:	683b      	ldr	r3, [r7, #0]
 80136c4:	68fa      	ldr	r2, [r7, #12]
 80136c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80136c8:	68fb      	ldr	r3, [r7, #12]
 80136ca:	689a      	ldr	r2, [r3, #8]
 80136cc:	683b      	ldr	r3, [r7, #0]
 80136ce:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80136d0:	68fb      	ldr	r3, [r7, #12]
 80136d2:	689b      	ldr	r3, [r3, #8]
 80136d4:	683a      	ldr	r2, [r7, #0]
 80136d6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80136d8:	68fb      	ldr	r3, [r7, #12]
 80136da:	683a      	ldr	r2, [r7, #0]
 80136dc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80136de:	683b      	ldr	r3, [r7, #0]
 80136e0:	687a      	ldr	r2, [r7, #4]
 80136e2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80136e4:	687b      	ldr	r3, [r7, #4]
 80136e6:	681b      	ldr	r3, [r3, #0]
 80136e8:	1c5a      	adds	r2, r3, #1
 80136ea:	687b      	ldr	r3, [r7, #4]
 80136ec:	601a      	str	r2, [r3, #0]
}
 80136ee:	bf00      	nop
 80136f0:	3714      	adds	r7, #20
 80136f2:	46bd      	mov	sp, r7
 80136f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136f8:	4770      	bx	lr

080136fa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80136fa:	b480      	push	{r7}
 80136fc:	b085      	sub	sp, #20
 80136fe:	af00      	add	r7, sp, #0
 8013700:	6078      	str	r0, [r7, #4]
 8013702:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8013704:	683b      	ldr	r3, [r7, #0]
 8013706:	681b      	ldr	r3, [r3, #0]
 8013708:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801370a:	68bb      	ldr	r3, [r7, #8]
 801370c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013710:	d103      	bne.n	801371a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8013712:	687b      	ldr	r3, [r7, #4]
 8013714:	691b      	ldr	r3, [r3, #16]
 8013716:	60fb      	str	r3, [r7, #12]
 8013718:	e00c      	b.n	8013734 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801371a:	687b      	ldr	r3, [r7, #4]
 801371c:	3308      	adds	r3, #8
 801371e:	60fb      	str	r3, [r7, #12]
 8013720:	e002      	b.n	8013728 <vListInsert+0x2e>
 8013722:	68fb      	ldr	r3, [r7, #12]
 8013724:	685b      	ldr	r3, [r3, #4]
 8013726:	60fb      	str	r3, [r7, #12]
 8013728:	68fb      	ldr	r3, [r7, #12]
 801372a:	685b      	ldr	r3, [r3, #4]
 801372c:	681b      	ldr	r3, [r3, #0]
 801372e:	68ba      	ldr	r2, [r7, #8]
 8013730:	429a      	cmp	r2, r3
 8013732:	d2f6      	bcs.n	8013722 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8013734:	68fb      	ldr	r3, [r7, #12]
 8013736:	685a      	ldr	r2, [r3, #4]
 8013738:	683b      	ldr	r3, [r7, #0]
 801373a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801373c:	683b      	ldr	r3, [r7, #0]
 801373e:	685b      	ldr	r3, [r3, #4]
 8013740:	683a      	ldr	r2, [r7, #0]
 8013742:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8013744:	683b      	ldr	r3, [r7, #0]
 8013746:	68fa      	ldr	r2, [r7, #12]
 8013748:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801374a:	68fb      	ldr	r3, [r7, #12]
 801374c:	683a      	ldr	r2, [r7, #0]
 801374e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8013750:	683b      	ldr	r3, [r7, #0]
 8013752:	687a      	ldr	r2, [r7, #4]
 8013754:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8013756:	687b      	ldr	r3, [r7, #4]
 8013758:	681b      	ldr	r3, [r3, #0]
 801375a:	1c5a      	adds	r2, r3, #1
 801375c:	687b      	ldr	r3, [r7, #4]
 801375e:	601a      	str	r2, [r3, #0]
}
 8013760:	bf00      	nop
 8013762:	3714      	adds	r7, #20
 8013764:	46bd      	mov	sp, r7
 8013766:	f85d 7b04 	ldr.w	r7, [sp], #4
 801376a:	4770      	bx	lr

0801376c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 801376c:	b480      	push	{r7}
 801376e:	b085      	sub	sp, #20
 8013770:	af00      	add	r7, sp, #0
 8013772:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8013774:	687b      	ldr	r3, [r7, #4]
 8013776:	691b      	ldr	r3, [r3, #16]
 8013778:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801377a:	687b      	ldr	r3, [r7, #4]
 801377c:	685b      	ldr	r3, [r3, #4]
 801377e:	687a      	ldr	r2, [r7, #4]
 8013780:	6892      	ldr	r2, [r2, #8]
 8013782:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8013784:	687b      	ldr	r3, [r7, #4]
 8013786:	689b      	ldr	r3, [r3, #8]
 8013788:	687a      	ldr	r2, [r7, #4]
 801378a:	6852      	ldr	r2, [r2, #4]
 801378c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801378e:	68fb      	ldr	r3, [r7, #12]
 8013790:	685b      	ldr	r3, [r3, #4]
 8013792:	687a      	ldr	r2, [r7, #4]
 8013794:	429a      	cmp	r2, r3
 8013796:	d103      	bne.n	80137a0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8013798:	687b      	ldr	r3, [r7, #4]
 801379a:	689a      	ldr	r2, [r3, #8]
 801379c:	68fb      	ldr	r3, [r7, #12]
 801379e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80137a0:	687b      	ldr	r3, [r7, #4]
 80137a2:	2200      	movs	r2, #0
 80137a4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80137a6:	68fb      	ldr	r3, [r7, #12]
 80137a8:	681b      	ldr	r3, [r3, #0]
 80137aa:	1e5a      	subs	r2, r3, #1
 80137ac:	68fb      	ldr	r3, [r7, #12]
 80137ae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80137b0:	68fb      	ldr	r3, [r7, #12]
 80137b2:	681b      	ldr	r3, [r3, #0]
}
 80137b4:	4618      	mov	r0, r3
 80137b6:	3714      	adds	r7, #20
 80137b8:	46bd      	mov	sp, r7
 80137ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137be:	4770      	bx	lr

080137c0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80137c0:	b580      	push	{r7, lr}
 80137c2:	b08e      	sub	sp, #56	@ 0x38
 80137c4:	af00      	add	r7, sp, #0
 80137c6:	60f8      	str	r0, [r7, #12]
 80137c8:	60b9      	str	r1, [r7, #8]
 80137ca:	607a      	str	r2, [r7, #4]
 80137cc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80137ce:	2300      	movs	r3, #0
 80137d0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80137d2:	68fb      	ldr	r3, [r7, #12]
 80137d4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80137d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80137d8:	2b00      	cmp	r3, #0
 80137da:	d10b      	bne.n	80137f4 <xQueueGenericSend+0x34>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80137dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137e0:	f383 8811 	msr	BASEPRI, r3
 80137e4:	f3bf 8f6f 	isb	sy
 80137e8:	f3bf 8f4f 	dsb	sy
 80137ec:	62bb      	str	r3, [r7, #40]	@ 0x28
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80137ee:	bf00      	nop
 80137f0:	bf00      	nop
 80137f2:	e7fd      	b.n	80137f0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80137f4:	68bb      	ldr	r3, [r7, #8]
 80137f6:	2b00      	cmp	r3, #0
 80137f8:	d103      	bne.n	8013802 <xQueueGenericSend+0x42>
 80137fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80137fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80137fe:	2b00      	cmp	r3, #0
 8013800:	d101      	bne.n	8013806 <xQueueGenericSend+0x46>
 8013802:	2301      	movs	r3, #1
 8013804:	e000      	b.n	8013808 <xQueueGenericSend+0x48>
 8013806:	2300      	movs	r3, #0
 8013808:	2b00      	cmp	r3, #0
 801380a:	d10b      	bne.n	8013824 <xQueueGenericSend+0x64>
	__asm volatile
 801380c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013810:	f383 8811 	msr	BASEPRI, r3
 8013814:	f3bf 8f6f 	isb	sy
 8013818:	f3bf 8f4f 	dsb	sy
 801381c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801381e:	bf00      	nop
 8013820:	bf00      	nop
 8013822:	e7fd      	b.n	8013820 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013824:	683b      	ldr	r3, [r7, #0]
 8013826:	2b02      	cmp	r3, #2
 8013828:	d103      	bne.n	8013832 <xQueueGenericSend+0x72>
 801382a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801382c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801382e:	2b01      	cmp	r3, #1
 8013830:	d101      	bne.n	8013836 <xQueueGenericSend+0x76>
 8013832:	2301      	movs	r3, #1
 8013834:	e000      	b.n	8013838 <xQueueGenericSend+0x78>
 8013836:	2300      	movs	r3, #0
 8013838:	2b00      	cmp	r3, #0
 801383a:	d10b      	bne.n	8013854 <xQueueGenericSend+0x94>
	__asm volatile
 801383c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013840:	f383 8811 	msr	BASEPRI, r3
 8013844:	f3bf 8f6f 	isb	sy
 8013848:	f3bf 8f4f 	dsb	sy
 801384c:	623b      	str	r3, [r7, #32]
}
 801384e:	bf00      	nop
 8013850:	bf00      	nop
 8013852:	e7fd      	b.n	8013850 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013854:	f001 f9d8 	bl	8014c08 <xTaskGetSchedulerState>
 8013858:	4603      	mov	r3, r0
 801385a:	2b00      	cmp	r3, #0
 801385c:	d102      	bne.n	8013864 <xQueueGenericSend+0xa4>
 801385e:	687b      	ldr	r3, [r7, #4]
 8013860:	2b00      	cmp	r3, #0
 8013862:	d101      	bne.n	8013868 <xQueueGenericSend+0xa8>
 8013864:	2301      	movs	r3, #1
 8013866:	e000      	b.n	801386a <xQueueGenericSend+0xaa>
 8013868:	2300      	movs	r3, #0
 801386a:	2b00      	cmp	r3, #0
 801386c:	d10b      	bne.n	8013886 <xQueueGenericSend+0xc6>
	__asm volatile
 801386e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013872:	f383 8811 	msr	BASEPRI, r3
 8013876:	f3bf 8f6f 	isb	sy
 801387a:	f3bf 8f4f 	dsb	sy
 801387e:	61fb      	str	r3, [r7, #28]
}
 8013880:	bf00      	nop
 8013882:	bf00      	nop
 8013884:	e7fd      	b.n	8013882 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8013886:	f001 fd17 	bl	80152b8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801388a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801388c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801388e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013890:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013892:	429a      	cmp	r2, r3
 8013894:	d302      	bcc.n	801389c <xQueueGenericSend+0xdc>
 8013896:	683b      	ldr	r3, [r7, #0]
 8013898:	2b02      	cmp	r3, #2
 801389a:	d129      	bne.n	80138f0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801389c:	683a      	ldr	r2, [r7, #0]
 801389e:	68b9      	ldr	r1, [r7, #8]
 80138a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80138a2:	f000 fac9 	bl	8013e38 <prvCopyDataToQueue>
 80138a6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80138a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80138aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80138ac:	2b00      	cmp	r3, #0
 80138ae:	d010      	beq.n	80138d2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80138b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80138b2:	3324      	adds	r3, #36	@ 0x24
 80138b4:	4618      	mov	r0, r3
 80138b6:	f000 ffe7 	bl	8014888 <xTaskRemoveFromEventList>
 80138ba:	4603      	mov	r3, r0
 80138bc:	2b00      	cmp	r3, #0
 80138be:	d013      	beq.n	80138e8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80138c0:	4b3f      	ldr	r3, [pc, #252]	@ (80139c0 <xQueueGenericSend+0x200>)
 80138c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80138c6:	601a      	str	r2, [r3, #0]
 80138c8:	f3bf 8f4f 	dsb	sy
 80138cc:	f3bf 8f6f 	isb	sy
 80138d0:	e00a      	b.n	80138e8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80138d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80138d4:	2b00      	cmp	r3, #0
 80138d6:	d007      	beq.n	80138e8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80138d8:	4b39      	ldr	r3, [pc, #228]	@ (80139c0 <xQueueGenericSend+0x200>)
 80138da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80138de:	601a      	str	r2, [r3, #0]
 80138e0:	f3bf 8f4f 	dsb	sy
 80138e4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80138e8:	f001 fd18 	bl	801531c <vPortExitCritical>
				return pdPASS;
 80138ec:	2301      	movs	r3, #1
 80138ee:	e063      	b.n	80139b8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80138f0:	687b      	ldr	r3, [r7, #4]
 80138f2:	2b00      	cmp	r3, #0
 80138f4:	d103      	bne.n	80138fe <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80138f6:	f001 fd11 	bl	801531c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80138fa:	2300      	movs	r3, #0
 80138fc:	e05c      	b.n	80139b8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80138fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013900:	2b00      	cmp	r3, #0
 8013902:	d106      	bne.n	8013912 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013904:	f107 0314 	add.w	r3, r7, #20
 8013908:	4618      	mov	r0, r3
 801390a:	f001 f821 	bl	8014950 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801390e:	2301      	movs	r3, #1
 8013910:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013912:	f001 fd03 	bl	801531c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013916:	f000 fdcf 	bl	80144b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801391a:	f001 fccd 	bl	80152b8 <vPortEnterCritical>
 801391e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013920:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8013924:	b25b      	sxtb	r3, r3
 8013926:	f1b3 3fff 	cmp.w	r3, #4294967295
 801392a:	d103      	bne.n	8013934 <xQueueGenericSend+0x174>
 801392c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801392e:	2200      	movs	r2, #0
 8013930:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8013934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013936:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801393a:	b25b      	sxtb	r3, r3
 801393c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013940:	d103      	bne.n	801394a <xQueueGenericSend+0x18a>
 8013942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013944:	2200      	movs	r2, #0
 8013946:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801394a:	f001 fce7 	bl	801531c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801394e:	1d3a      	adds	r2, r7, #4
 8013950:	f107 0314 	add.w	r3, r7, #20
 8013954:	4611      	mov	r1, r2
 8013956:	4618      	mov	r0, r3
 8013958:	f001 f810 	bl	801497c <xTaskCheckForTimeOut>
 801395c:	4603      	mov	r3, r0
 801395e:	2b00      	cmp	r3, #0
 8013960:	d124      	bne.n	80139ac <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8013962:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8013964:	f000 fb60 	bl	8014028 <prvIsQueueFull>
 8013968:	4603      	mov	r3, r0
 801396a:	2b00      	cmp	r3, #0
 801396c:	d018      	beq.n	80139a0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801396e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013970:	3310      	adds	r3, #16
 8013972:	687a      	ldr	r2, [r7, #4]
 8013974:	4611      	mov	r1, r2
 8013976:	4618      	mov	r0, r3
 8013978:	f000 ff60 	bl	801483c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 801397c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801397e:	f000 faeb 	bl	8013f58 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8013982:	f000 fda7 	bl	80144d4 <xTaskResumeAll>
 8013986:	4603      	mov	r3, r0
 8013988:	2b00      	cmp	r3, #0
 801398a:	f47f af7c 	bne.w	8013886 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 801398e:	4b0c      	ldr	r3, [pc, #48]	@ (80139c0 <xQueueGenericSend+0x200>)
 8013990:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013994:	601a      	str	r2, [r3, #0]
 8013996:	f3bf 8f4f 	dsb	sy
 801399a:	f3bf 8f6f 	isb	sy
 801399e:	e772      	b.n	8013886 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80139a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80139a2:	f000 fad9 	bl	8013f58 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80139a6:	f000 fd95 	bl	80144d4 <xTaskResumeAll>
 80139aa:	e76c      	b.n	8013886 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80139ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80139ae:	f000 fad3 	bl	8013f58 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80139b2:	f000 fd8f 	bl	80144d4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80139b6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80139b8:	4618      	mov	r0, r3
 80139ba:	3738      	adds	r7, #56	@ 0x38
 80139bc:	46bd      	mov	sp, r7
 80139be:	bd80      	pop	{r7, pc}
 80139c0:	e000ed04 	.word	0xe000ed04

080139c4 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80139c4:	b580      	push	{r7, lr}
 80139c6:	b08e      	sub	sp, #56	@ 0x38
 80139c8:	af00      	add	r7, sp, #0
 80139ca:	6078      	str	r0, [r7, #4]
 80139cc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80139ce:	687b      	ldr	r3, [r7, #4]
 80139d0:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80139d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80139d4:	2b00      	cmp	r3, #0
 80139d6:	d10b      	bne.n	80139f0 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80139d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139dc:	f383 8811 	msr	BASEPRI, r3
 80139e0:	f3bf 8f6f 	isb	sy
 80139e4:	f3bf 8f4f 	dsb	sy
 80139e8:	623b      	str	r3, [r7, #32]
}
 80139ea:	bf00      	nop
 80139ec:	bf00      	nop
 80139ee:	e7fd      	b.n	80139ec <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80139f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80139f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80139f4:	2b00      	cmp	r3, #0
 80139f6:	d00b      	beq.n	8013a10 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80139f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139fc:	f383 8811 	msr	BASEPRI, r3
 8013a00:	f3bf 8f6f 	isb	sy
 8013a04:	f3bf 8f4f 	dsb	sy
 8013a08:	61fb      	str	r3, [r7, #28]
}
 8013a0a:	bf00      	nop
 8013a0c:	bf00      	nop
 8013a0e:	e7fd      	b.n	8013a0c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8013a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013a12:	681b      	ldr	r3, [r3, #0]
 8013a14:	2b00      	cmp	r3, #0
 8013a16:	d103      	bne.n	8013a20 <xQueueGiveFromISR+0x5c>
 8013a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013a1a:	689b      	ldr	r3, [r3, #8]
 8013a1c:	2b00      	cmp	r3, #0
 8013a1e:	d101      	bne.n	8013a24 <xQueueGiveFromISR+0x60>
 8013a20:	2301      	movs	r3, #1
 8013a22:	e000      	b.n	8013a26 <xQueueGiveFromISR+0x62>
 8013a24:	2300      	movs	r3, #0
 8013a26:	2b00      	cmp	r3, #0
 8013a28:	d10b      	bne.n	8013a42 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8013a2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a2e:	f383 8811 	msr	BASEPRI, r3
 8013a32:	f3bf 8f6f 	isb	sy
 8013a36:	f3bf 8f4f 	dsb	sy
 8013a3a:	61bb      	str	r3, [r7, #24]
}
 8013a3c:	bf00      	nop
 8013a3e:	bf00      	nop
 8013a40:	e7fd      	b.n	8013a3e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013a42:	f001 fd19 	bl	8015478 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8013a46:	f3ef 8211 	mrs	r2, BASEPRI
 8013a4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a4e:	f383 8811 	msr	BASEPRI, r3
 8013a52:	f3bf 8f6f 	isb	sy
 8013a56:	f3bf 8f4f 	dsb	sy
 8013a5a:	617a      	str	r2, [r7, #20]
 8013a5c:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8013a5e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013a60:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013a62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013a64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013a66:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8013a68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013a6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013a6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013a6e:	429a      	cmp	r2, r3
 8013a70:	d22b      	bcs.n	8013aca <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8013a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013a74:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013a78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8013a7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013a7e:	1c5a      	adds	r2, r3, #1
 8013a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013a82:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8013a84:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8013a88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013a8c:	d112      	bne.n	8013ab4 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013a90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013a92:	2b00      	cmp	r3, #0
 8013a94:	d016      	beq.n	8013ac4 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013a98:	3324      	adds	r3, #36	@ 0x24
 8013a9a:	4618      	mov	r0, r3
 8013a9c:	f000 fef4 	bl	8014888 <xTaskRemoveFromEventList>
 8013aa0:	4603      	mov	r3, r0
 8013aa2:	2b00      	cmp	r3, #0
 8013aa4:	d00e      	beq.n	8013ac4 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8013aa6:	683b      	ldr	r3, [r7, #0]
 8013aa8:	2b00      	cmp	r3, #0
 8013aaa:	d00b      	beq.n	8013ac4 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8013aac:	683b      	ldr	r3, [r7, #0]
 8013aae:	2201      	movs	r2, #1
 8013ab0:	601a      	str	r2, [r3, #0]
 8013ab2:	e007      	b.n	8013ac4 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8013ab4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013ab8:	3301      	adds	r3, #1
 8013aba:	b2db      	uxtb	r3, r3
 8013abc:	b25a      	sxtb	r2, r3
 8013abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013ac0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8013ac4:	2301      	movs	r3, #1
 8013ac6:	637b      	str	r3, [r7, #52]	@ 0x34
 8013ac8:	e001      	b.n	8013ace <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8013aca:	2300      	movs	r3, #0
 8013acc:	637b      	str	r3, [r7, #52]	@ 0x34
 8013ace:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013ad0:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8013ad2:	68fb      	ldr	r3, [r7, #12]
 8013ad4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8013ad8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013ada:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8013adc:	4618      	mov	r0, r3
 8013ade:	3738      	adds	r7, #56	@ 0x38
 8013ae0:	46bd      	mov	sp, r7
 8013ae2:	bd80      	pop	{r7, pc}

08013ae4 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8013ae4:	b580      	push	{r7, lr}
 8013ae6:	b08e      	sub	sp, #56	@ 0x38
 8013ae8:	af00      	add	r7, sp, #0
 8013aea:	6078      	str	r0, [r7, #4]
 8013aec:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8013aee:	2300      	movs	r3, #0
 8013af0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8013af2:	687b      	ldr	r3, [r7, #4]
 8013af4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8013af6:	2300      	movs	r3, #0
 8013af8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8013afa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013afc:	2b00      	cmp	r3, #0
 8013afe:	d10b      	bne.n	8013b18 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8013b00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b04:	f383 8811 	msr	BASEPRI, r3
 8013b08:	f3bf 8f6f 	isb	sy
 8013b0c:	f3bf 8f4f 	dsb	sy
 8013b10:	623b      	str	r3, [r7, #32]
}
 8013b12:	bf00      	nop
 8013b14:	bf00      	nop
 8013b16:	e7fd      	b.n	8013b14 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8013b18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013b1c:	2b00      	cmp	r3, #0
 8013b1e:	d00b      	beq.n	8013b38 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8013b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b24:	f383 8811 	msr	BASEPRI, r3
 8013b28:	f3bf 8f6f 	isb	sy
 8013b2c:	f3bf 8f4f 	dsb	sy
 8013b30:	61fb      	str	r3, [r7, #28]
}
 8013b32:	bf00      	nop
 8013b34:	bf00      	nop
 8013b36:	e7fd      	b.n	8013b34 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013b38:	f001 f866 	bl	8014c08 <xTaskGetSchedulerState>
 8013b3c:	4603      	mov	r3, r0
 8013b3e:	2b00      	cmp	r3, #0
 8013b40:	d102      	bne.n	8013b48 <xQueueSemaphoreTake+0x64>
 8013b42:	683b      	ldr	r3, [r7, #0]
 8013b44:	2b00      	cmp	r3, #0
 8013b46:	d101      	bne.n	8013b4c <xQueueSemaphoreTake+0x68>
 8013b48:	2301      	movs	r3, #1
 8013b4a:	e000      	b.n	8013b4e <xQueueSemaphoreTake+0x6a>
 8013b4c:	2300      	movs	r3, #0
 8013b4e:	2b00      	cmp	r3, #0
 8013b50:	d10b      	bne.n	8013b6a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8013b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b56:	f383 8811 	msr	BASEPRI, r3
 8013b5a:	f3bf 8f6f 	isb	sy
 8013b5e:	f3bf 8f4f 	dsb	sy
 8013b62:	61bb      	str	r3, [r7, #24]
}
 8013b64:	bf00      	nop
 8013b66:	bf00      	nop
 8013b68:	e7fd      	b.n	8013b66 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8013b6a:	f001 fba5 	bl	80152b8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8013b6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013b70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013b72:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8013b74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b76:	2b00      	cmp	r3, #0
 8013b78:	d024      	beq.n	8013bc4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8013b7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b7c:	1e5a      	subs	r2, r3, #1
 8013b7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013b80:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013b82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013b84:	681b      	ldr	r3, [r3, #0]
 8013b86:	2b00      	cmp	r3, #0
 8013b88:	d104      	bne.n	8013b94 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8013b8a:	f001 f9e9 	bl	8014f60 <pvTaskIncrementMutexHeldCount>
 8013b8e:	4602      	mov	r2, r0
 8013b90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013b92:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013b94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013b96:	691b      	ldr	r3, [r3, #16]
 8013b98:	2b00      	cmp	r3, #0
 8013b9a:	d00f      	beq.n	8013bbc <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013b9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013b9e:	3310      	adds	r3, #16
 8013ba0:	4618      	mov	r0, r3
 8013ba2:	f000 fe71 	bl	8014888 <xTaskRemoveFromEventList>
 8013ba6:	4603      	mov	r3, r0
 8013ba8:	2b00      	cmp	r3, #0
 8013baa:	d007      	beq.n	8013bbc <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8013bac:	4b54      	ldr	r3, [pc, #336]	@ (8013d00 <xQueueSemaphoreTake+0x21c>)
 8013bae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013bb2:	601a      	str	r2, [r3, #0]
 8013bb4:	f3bf 8f4f 	dsb	sy
 8013bb8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8013bbc:	f001 fbae 	bl	801531c <vPortExitCritical>
				return pdPASS;
 8013bc0:	2301      	movs	r3, #1
 8013bc2:	e098      	b.n	8013cf6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013bc4:	683b      	ldr	r3, [r7, #0]
 8013bc6:	2b00      	cmp	r3, #0
 8013bc8:	d112      	bne.n	8013bf0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8013bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013bcc:	2b00      	cmp	r3, #0
 8013bce:	d00b      	beq.n	8013be8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8013bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013bd4:	f383 8811 	msr	BASEPRI, r3
 8013bd8:	f3bf 8f6f 	isb	sy
 8013bdc:	f3bf 8f4f 	dsb	sy
 8013be0:	617b      	str	r3, [r7, #20]
}
 8013be2:	bf00      	nop
 8013be4:	bf00      	nop
 8013be6:	e7fd      	b.n	8013be4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8013be8:	f001 fb98 	bl	801531c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8013bec:	2300      	movs	r3, #0
 8013bee:	e082      	b.n	8013cf6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013bf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013bf2:	2b00      	cmp	r3, #0
 8013bf4:	d106      	bne.n	8013c04 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013bf6:	f107 030c 	add.w	r3, r7, #12
 8013bfa:	4618      	mov	r0, r3
 8013bfc:	f000 fea8 	bl	8014950 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013c00:	2301      	movs	r3, #1
 8013c02:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013c04:	f001 fb8a 	bl	801531c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013c08:	f000 fc56 	bl	80144b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8013c0c:	f001 fb54 	bl	80152b8 <vPortEnterCritical>
 8013c10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c12:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8013c16:	b25b      	sxtb	r3, r3
 8013c18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013c1c:	d103      	bne.n	8013c26 <xQueueSemaphoreTake+0x142>
 8013c1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c20:	2200      	movs	r2, #0
 8013c22:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8013c26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c28:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013c2c:	b25b      	sxtb	r3, r3
 8013c2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013c32:	d103      	bne.n	8013c3c <xQueueSemaphoreTake+0x158>
 8013c34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c36:	2200      	movs	r2, #0
 8013c38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8013c3c:	f001 fb6e 	bl	801531c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013c40:	463a      	mov	r2, r7
 8013c42:	f107 030c 	add.w	r3, r7, #12
 8013c46:	4611      	mov	r1, r2
 8013c48:	4618      	mov	r0, r3
 8013c4a:	f000 fe97 	bl	801497c <xTaskCheckForTimeOut>
 8013c4e:	4603      	mov	r3, r0
 8013c50:	2b00      	cmp	r3, #0
 8013c52:	d132      	bne.n	8013cba <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013c54:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013c56:	f000 f9d1 	bl	8013ffc <prvIsQueueEmpty>
 8013c5a:	4603      	mov	r3, r0
 8013c5c:	2b00      	cmp	r3, #0
 8013c5e:	d026      	beq.n	8013cae <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c62:	681b      	ldr	r3, [r3, #0]
 8013c64:	2b00      	cmp	r3, #0
 8013c66:	d109      	bne.n	8013c7c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8013c68:	f001 fb26 	bl	80152b8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8013c6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c6e:	689b      	ldr	r3, [r3, #8]
 8013c70:	4618      	mov	r0, r3
 8013c72:	f000 ffe7 	bl	8014c44 <xTaskPriorityInherit>
 8013c76:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8013c78:	f001 fb50 	bl	801531c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8013c7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c7e:	3324      	adds	r3, #36	@ 0x24
 8013c80:	683a      	ldr	r2, [r7, #0]
 8013c82:	4611      	mov	r1, r2
 8013c84:	4618      	mov	r0, r3
 8013c86:	f000 fdd9 	bl	801483c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8013c8a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013c8c:	f000 f964 	bl	8013f58 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8013c90:	f000 fc20 	bl	80144d4 <xTaskResumeAll>
 8013c94:	4603      	mov	r3, r0
 8013c96:	2b00      	cmp	r3, #0
 8013c98:	f47f af67 	bne.w	8013b6a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8013c9c:	4b18      	ldr	r3, [pc, #96]	@ (8013d00 <xQueueSemaphoreTake+0x21c>)
 8013c9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013ca2:	601a      	str	r2, [r3, #0]
 8013ca4:	f3bf 8f4f 	dsb	sy
 8013ca8:	f3bf 8f6f 	isb	sy
 8013cac:	e75d      	b.n	8013b6a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8013cae:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013cb0:	f000 f952 	bl	8013f58 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8013cb4:	f000 fc0e 	bl	80144d4 <xTaskResumeAll>
 8013cb8:	e757      	b.n	8013b6a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8013cba:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013cbc:	f000 f94c 	bl	8013f58 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8013cc0:	f000 fc08 	bl	80144d4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013cc4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013cc6:	f000 f999 	bl	8013ffc <prvIsQueueEmpty>
 8013cca:	4603      	mov	r3, r0
 8013ccc:	2b00      	cmp	r3, #0
 8013cce:	f43f af4c 	beq.w	8013b6a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8013cd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013cd4:	2b00      	cmp	r3, #0
 8013cd6:	d00d      	beq.n	8013cf4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8013cd8:	f001 faee 	bl	80152b8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8013cdc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013cde:	f000 f893 	bl	8013e08 <prvGetDisinheritPriorityAfterTimeout>
 8013ce2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8013ce4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013ce6:	689b      	ldr	r3, [r3, #8]
 8013ce8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8013cea:	4618      	mov	r0, r3
 8013cec:	f001 f8a8 	bl	8014e40 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8013cf0:	f001 fb14 	bl	801531c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8013cf4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8013cf6:	4618      	mov	r0, r3
 8013cf8:	3738      	adds	r7, #56	@ 0x38
 8013cfa:	46bd      	mov	sp, r7
 8013cfc:	bd80      	pop	{r7, pc}
 8013cfe:	bf00      	nop
 8013d00:	e000ed04 	.word	0xe000ed04

08013d04 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8013d04:	b580      	push	{r7, lr}
 8013d06:	b08e      	sub	sp, #56	@ 0x38
 8013d08:	af00      	add	r7, sp, #0
 8013d0a:	60f8      	str	r0, [r7, #12]
 8013d0c:	60b9      	str	r1, [r7, #8]
 8013d0e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8013d10:	68fb      	ldr	r3, [r7, #12]
 8013d12:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8013d14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013d16:	2b00      	cmp	r3, #0
 8013d18:	d10b      	bne.n	8013d32 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8013d1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d1e:	f383 8811 	msr	BASEPRI, r3
 8013d22:	f3bf 8f6f 	isb	sy
 8013d26:	f3bf 8f4f 	dsb	sy
 8013d2a:	623b      	str	r3, [r7, #32]
}
 8013d2c:	bf00      	nop
 8013d2e:	bf00      	nop
 8013d30:	e7fd      	b.n	8013d2e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013d32:	68bb      	ldr	r3, [r7, #8]
 8013d34:	2b00      	cmp	r3, #0
 8013d36:	d103      	bne.n	8013d40 <xQueueReceiveFromISR+0x3c>
 8013d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013d3c:	2b00      	cmp	r3, #0
 8013d3e:	d101      	bne.n	8013d44 <xQueueReceiveFromISR+0x40>
 8013d40:	2301      	movs	r3, #1
 8013d42:	e000      	b.n	8013d46 <xQueueReceiveFromISR+0x42>
 8013d44:	2300      	movs	r3, #0
 8013d46:	2b00      	cmp	r3, #0
 8013d48:	d10b      	bne.n	8013d62 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8013d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d4e:	f383 8811 	msr	BASEPRI, r3
 8013d52:	f3bf 8f6f 	isb	sy
 8013d56:	f3bf 8f4f 	dsb	sy
 8013d5a:	61fb      	str	r3, [r7, #28]
}
 8013d5c:	bf00      	nop
 8013d5e:	bf00      	nop
 8013d60:	e7fd      	b.n	8013d5e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013d62:	f001 fb89 	bl	8015478 <vPortValidateInterruptPriority>
	__asm volatile
 8013d66:	f3ef 8211 	mrs	r2, BASEPRI
 8013d6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d6e:	f383 8811 	msr	BASEPRI, r3
 8013d72:	f3bf 8f6f 	isb	sy
 8013d76:	f3bf 8f4f 	dsb	sy
 8013d7a:	61ba      	str	r2, [r7, #24]
 8013d7c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8013d7e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013d80:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013d84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013d86:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013d8a:	2b00      	cmp	r3, #0
 8013d8c:	d02f      	beq.n	8013dee <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8013d8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013d90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8013d94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8013d98:	68b9      	ldr	r1, [r7, #8]
 8013d9a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8013d9c:	f000 f8b6 	bl	8013f0c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8013da0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013da2:	1e5a      	subs	r2, r3, #1
 8013da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013da6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8013da8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8013dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013db0:	d112      	bne.n	8013dd8 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013db4:	691b      	ldr	r3, [r3, #16]
 8013db6:	2b00      	cmp	r3, #0
 8013db8:	d016      	beq.n	8013de8 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013dbc:	3310      	adds	r3, #16
 8013dbe:	4618      	mov	r0, r3
 8013dc0:	f000 fd62 	bl	8014888 <xTaskRemoveFromEventList>
 8013dc4:	4603      	mov	r3, r0
 8013dc6:	2b00      	cmp	r3, #0
 8013dc8:	d00e      	beq.n	8013de8 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8013dca:	687b      	ldr	r3, [r7, #4]
 8013dcc:	2b00      	cmp	r3, #0
 8013dce:	d00b      	beq.n	8013de8 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8013dd0:	687b      	ldr	r3, [r7, #4]
 8013dd2:	2201      	movs	r2, #1
 8013dd4:	601a      	str	r2, [r3, #0]
 8013dd6:	e007      	b.n	8013de8 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8013dd8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013ddc:	3301      	adds	r3, #1
 8013dde:	b2db      	uxtb	r3, r3
 8013de0:	b25a      	sxtb	r2, r3
 8013de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013de4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8013de8:	2301      	movs	r3, #1
 8013dea:	637b      	str	r3, [r7, #52]	@ 0x34
 8013dec:	e001      	b.n	8013df2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8013dee:	2300      	movs	r3, #0
 8013df0:	637b      	str	r3, [r7, #52]	@ 0x34
 8013df2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013df4:	613b      	str	r3, [r7, #16]
	__asm volatile
 8013df6:	693b      	ldr	r3, [r7, #16]
 8013df8:	f383 8811 	msr	BASEPRI, r3
}
 8013dfc:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013dfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8013e00:	4618      	mov	r0, r3
 8013e02:	3738      	adds	r7, #56	@ 0x38
 8013e04:	46bd      	mov	sp, r7
 8013e06:	bd80      	pop	{r7, pc}

08013e08 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8013e08:	b480      	push	{r7}
 8013e0a:	b085      	sub	sp, #20
 8013e0c:	af00      	add	r7, sp, #0
 8013e0e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8013e10:	687b      	ldr	r3, [r7, #4]
 8013e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013e14:	2b00      	cmp	r3, #0
 8013e16:	d006      	beq.n	8013e26 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8013e18:	687b      	ldr	r3, [r7, #4]
 8013e1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013e1c:	681b      	ldr	r3, [r3, #0]
 8013e1e:	f1c3 0307 	rsb	r3, r3, #7
 8013e22:	60fb      	str	r3, [r7, #12]
 8013e24:	e001      	b.n	8013e2a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8013e26:	2300      	movs	r3, #0
 8013e28:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8013e2a:	68fb      	ldr	r3, [r7, #12]
	}
 8013e2c:	4618      	mov	r0, r3
 8013e2e:	3714      	adds	r7, #20
 8013e30:	46bd      	mov	sp, r7
 8013e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e36:	4770      	bx	lr

08013e38 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8013e38:	b580      	push	{r7, lr}
 8013e3a:	b086      	sub	sp, #24
 8013e3c:	af00      	add	r7, sp, #0
 8013e3e:	60f8      	str	r0, [r7, #12]
 8013e40:	60b9      	str	r1, [r7, #8]
 8013e42:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8013e44:	2300      	movs	r3, #0
 8013e46:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013e48:	68fb      	ldr	r3, [r7, #12]
 8013e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013e4c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8013e4e:	68fb      	ldr	r3, [r7, #12]
 8013e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013e52:	2b00      	cmp	r3, #0
 8013e54:	d10d      	bne.n	8013e72 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013e56:	68fb      	ldr	r3, [r7, #12]
 8013e58:	681b      	ldr	r3, [r3, #0]
 8013e5a:	2b00      	cmp	r3, #0
 8013e5c:	d14d      	bne.n	8013efa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8013e5e:	68fb      	ldr	r3, [r7, #12]
 8013e60:	689b      	ldr	r3, [r3, #8]
 8013e62:	4618      	mov	r0, r3
 8013e64:	f000 ff64 	bl	8014d30 <xTaskPriorityDisinherit>
 8013e68:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8013e6a:	68fb      	ldr	r3, [r7, #12]
 8013e6c:	2200      	movs	r2, #0
 8013e6e:	609a      	str	r2, [r3, #8]
 8013e70:	e043      	b.n	8013efa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8013e72:	687b      	ldr	r3, [r7, #4]
 8013e74:	2b00      	cmp	r3, #0
 8013e76:	d119      	bne.n	8013eac <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013e78:	68fb      	ldr	r3, [r7, #12]
 8013e7a:	6858      	ldr	r0, [r3, #4]
 8013e7c:	68fb      	ldr	r3, [r7, #12]
 8013e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013e80:	461a      	mov	r2, r3
 8013e82:	68b9      	ldr	r1, [r7, #8]
 8013e84:	f002 fd11 	bl	80168aa <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013e88:	68fb      	ldr	r3, [r7, #12]
 8013e8a:	685a      	ldr	r2, [r3, #4]
 8013e8c:	68fb      	ldr	r3, [r7, #12]
 8013e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013e90:	441a      	add	r2, r3
 8013e92:	68fb      	ldr	r3, [r7, #12]
 8013e94:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013e96:	68fb      	ldr	r3, [r7, #12]
 8013e98:	685a      	ldr	r2, [r3, #4]
 8013e9a:	68fb      	ldr	r3, [r7, #12]
 8013e9c:	689b      	ldr	r3, [r3, #8]
 8013e9e:	429a      	cmp	r2, r3
 8013ea0:	d32b      	bcc.n	8013efa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8013ea2:	68fb      	ldr	r3, [r7, #12]
 8013ea4:	681a      	ldr	r2, [r3, #0]
 8013ea6:	68fb      	ldr	r3, [r7, #12]
 8013ea8:	605a      	str	r2, [r3, #4]
 8013eaa:	e026      	b.n	8013efa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8013eac:	68fb      	ldr	r3, [r7, #12]
 8013eae:	68d8      	ldr	r0, [r3, #12]
 8013eb0:	68fb      	ldr	r3, [r7, #12]
 8013eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013eb4:	461a      	mov	r2, r3
 8013eb6:	68b9      	ldr	r1, [r7, #8]
 8013eb8:	f002 fcf7 	bl	80168aa <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8013ebc:	68fb      	ldr	r3, [r7, #12]
 8013ebe:	68da      	ldr	r2, [r3, #12]
 8013ec0:	68fb      	ldr	r3, [r7, #12]
 8013ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013ec4:	425b      	negs	r3, r3
 8013ec6:	441a      	add	r2, r3
 8013ec8:	68fb      	ldr	r3, [r7, #12]
 8013eca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013ecc:	68fb      	ldr	r3, [r7, #12]
 8013ece:	68da      	ldr	r2, [r3, #12]
 8013ed0:	68fb      	ldr	r3, [r7, #12]
 8013ed2:	681b      	ldr	r3, [r3, #0]
 8013ed4:	429a      	cmp	r2, r3
 8013ed6:	d207      	bcs.n	8013ee8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8013ed8:	68fb      	ldr	r3, [r7, #12]
 8013eda:	689a      	ldr	r2, [r3, #8]
 8013edc:	68fb      	ldr	r3, [r7, #12]
 8013ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013ee0:	425b      	negs	r3, r3
 8013ee2:	441a      	add	r2, r3
 8013ee4:	68fb      	ldr	r3, [r7, #12]
 8013ee6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8013ee8:	687b      	ldr	r3, [r7, #4]
 8013eea:	2b02      	cmp	r3, #2
 8013eec:	d105      	bne.n	8013efa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013eee:	693b      	ldr	r3, [r7, #16]
 8013ef0:	2b00      	cmp	r3, #0
 8013ef2:	d002      	beq.n	8013efa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8013ef4:	693b      	ldr	r3, [r7, #16]
 8013ef6:	3b01      	subs	r3, #1
 8013ef8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8013efa:	693b      	ldr	r3, [r7, #16]
 8013efc:	1c5a      	adds	r2, r3, #1
 8013efe:	68fb      	ldr	r3, [r7, #12]
 8013f00:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8013f02:	697b      	ldr	r3, [r7, #20]
}
 8013f04:	4618      	mov	r0, r3
 8013f06:	3718      	adds	r7, #24
 8013f08:	46bd      	mov	sp, r7
 8013f0a:	bd80      	pop	{r7, pc}

08013f0c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8013f0c:	b580      	push	{r7, lr}
 8013f0e:	b082      	sub	sp, #8
 8013f10:	af00      	add	r7, sp, #0
 8013f12:	6078      	str	r0, [r7, #4]
 8013f14:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8013f16:	687b      	ldr	r3, [r7, #4]
 8013f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013f1a:	2b00      	cmp	r3, #0
 8013f1c:	d018      	beq.n	8013f50 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013f1e:	687b      	ldr	r3, [r7, #4]
 8013f20:	68da      	ldr	r2, [r3, #12]
 8013f22:	687b      	ldr	r3, [r7, #4]
 8013f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013f26:	441a      	add	r2, r3
 8013f28:	687b      	ldr	r3, [r7, #4]
 8013f2a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8013f2c:	687b      	ldr	r3, [r7, #4]
 8013f2e:	68da      	ldr	r2, [r3, #12]
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	689b      	ldr	r3, [r3, #8]
 8013f34:	429a      	cmp	r2, r3
 8013f36:	d303      	bcc.n	8013f40 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8013f38:	687b      	ldr	r3, [r7, #4]
 8013f3a:	681a      	ldr	r2, [r3, #0]
 8013f3c:	687b      	ldr	r3, [r7, #4]
 8013f3e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013f40:	687b      	ldr	r3, [r7, #4]
 8013f42:	68d9      	ldr	r1, [r3, #12]
 8013f44:	687b      	ldr	r3, [r7, #4]
 8013f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013f48:	461a      	mov	r2, r3
 8013f4a:	6838      	ldr	r0, [r7, #0]
 8013f4c:	f002 fcad 	bl	80168aa <memcpy>
	}
}
 8013f50:	bf00      	nop
 8013f52:	3708      	adds	r7, #8
 8013f54:	46bd      	mov	sp, r7
 8013f56:	bd80      	pop	{r7, pc}

08013f58 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8013f58:	b580      	push	{r7, lr}
 8013f5a:	b084      	sub	sp, #16
 8013f5c:	af00      	add	r7, sp, #0
 8013f5e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8013f60:	f001 f9aa 	bl	80152b8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8013f64:	687b      	ldr	r3, [r7, #4]
 8013f66:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013f6a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013f6c:	e011      	b.n	8013f92 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013f6e:	687b      	ldr	r3, [r7, #4]
 8013f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013f72:	2b00      	cmp	r3, #0
 8013f74:	d012      	beq.n	8013f9c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013f76:	687b      	ldr	r3, [r7, #4]
 8013f78:	3324      	adds	r3, #36	@ 0x24
 8013f7a:	4618      	mov	r0, r3
 8013f7c:	f000 fc84 	bl	8014888 <xTaskRemoveFromEventList>
 8013f80:	4603      	mov	r3, r0
 8013f82:	2b00      	cmp	r3, #0
 8013f84:	d001      	beq.n	8013f8a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8013f86:	f000 fd5d 	bl	8014a44 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8013f8a:	7bfb      	ldrb	r3, [r7, #15]
 8013f8c:	3b01      	subs	r3, #1
 8013f8e:	b2db      	uxtb	r3, r3
 8013f90:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013f92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013f96:	2b00      	cmp	r3, #0
 8013f98:	dce9      	bgt.n	8013f6e <prvUnlockQueue+0x16>
 8013f9a:	e000      	b.n	8013f9e <prvUnlockQueue+0x46>
					break;
 8013f9c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8013f9e:	687b      	ldr	r3, [r7, #4]
 8013fa0:	22ff      	movs	r2, #255	@ 0xff
 8013fa2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8013fa6:	f001 f9b9 	bl	801531c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8013faa:	f001 f985 	bl	80152b8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8013fae:	687b      	ldr	r3, [r7, #4]
 8013fb0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8013fb4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013fb6:	e011      	b.n	8013fdc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013fb8:	687b      	ldr	r3, [r7, #4]
 8013fba:	691b      	ldr	r3, [r3, #16]
 8013fbc:	2b00      	cmp	r3, #0
 8013fbe:	d012      	beq.n	8013fe6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013fc0:	687b      	ldr	r3, [r7, #4]
 8013fc2:	3310      	adds	r3, #16
 8013fc4:	4618      	mov	r0, r3
 8013fc6:	f000 fc5f 	bl	8014888 <xTaskRemoveFromEventList>
 8013fca:	4603      	mov	r3, r0
 8013fcc:	2b00      	cmp	r3, #0
 8013fce:	d001      	beq.n	8013fd4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8013fd0:	f000 fd38 	bl	8014a44 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8013fd4:	7bbb      	ldrb	r3, [r7, #14]
 8013fd6:	3b01      	subs	r3, #1
 8013fd8:	b2db      	uxtb	r3, r3
 8013fda:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013fdc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013fe0:	2b00      	cmp	r3, #0
 8013fe2:	dce9      	bgt.n	8013fb8 <prvUnlockQueue+0x60>
 8013fe4:	e000      	b.n	8013fe8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8013fe6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8013fe8:	687b      	ldr	r3, [r7, #4]
 8013fea:	22ff      	movs	r2, #255	@ 0xff
 8013fec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8013ff0:	f001 f994 	bl	801531c <vPortExitCritical>
}
 8013ff4:	bf00      	nop
 8013ff6:	3710      	adds	r7, #16
 8013ff8:	46bd      	mov	sp, r7
 8013ffa:	bd80      	pop	{r7, pc}

08013ffc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8013ffc:	b580      	push	{r7, lr}
 8013ffe:	b084      	sub	sp, #16
 8014000:	af00      	add	r7, sp, #0
 8014002:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8014004:	f001 f958 	bl	80152b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8014008:	687b      	ldr	r3, [r7, #4]
 801400a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801400c:	2b00      	cmp	r3, #0
 801400e:	d102      	bne.n	8014016 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8014010:	2301      	movs	r3, #1
 8014012:	60fb      	str	r3, [r7, #12]
 8014014:	e001      	b.n	801401a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8014016:	2300      	movs	r3, #0
 8014018:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801401a:	f001 f97f 	bl	801531c <vPortExitCritical>

	return xReturn;
 801401e:	68fb      	ldr	r3, [r7, #12]
}
 8014020:	4618      	mov	r0, r3
 8014022:	3710      	adds	r7, #16
 8014024:	46bd      	mov	sp, r7
 8014026:	bd80      	pop	{r7, pc}

08014028 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8014028:	b580      	push	{r7, lr}
 801402a:	b084      	sub	sp, #16
 801402c:	af00      	add	r7, sp, #0
 801402e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8014030:	f001 f942 	bl	80152b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8014034:	687b      	ldr	r3, [r7, #4]
 8014036:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014038:	687b      	ldr	r3, [r7, #4]
 801403a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801403c:	429a      	cmp	r2, r3
 801403e:	d102      	bne.n	8014046 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8014040:	2301      	movs	r3, #1
 8014042:	60fb      	str	r3, [r7, #12]
 8014044:	e001      	b.n	801404a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8014046:	2300      	movs	r3, #0
 8014048:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801404a:	f001 f967 	bl	801531c <vPortExitCritical>

	return xReturn;
 801404e:	68fb      	ldr	r3, [r7, #12]
}
 8014050:	4618      	mov	r0, r3
 8014052:	3710      	adds	r7, #16
 8014054:	46bd      	mov	sp, r7
 8014056:	bd80      	pop	{r7, pc}

08014058 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8014058:	b580      	push	{r7, lr}
 801405a:	b08e      	sub	sp, #56	@ 0x38
 801405c:	af04      	add	r7, sp, #16
 801405e:	60f8      	str	r0, [r7, #12]
 8014060:	60b9      	str	r1, [r7, #8]
 8014062:	607a      	str	r2, [r7, #4]
 8014064:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8014066:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014068:	2b00      	cmp	r3, #0
 801406a:	d10b      	bne.n	8014084 <xTaskCreateStatic+0x2c>
	__asm volatile
 801406c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014070:	f383 8811 	msr	BASEPRI, r3
 8014074:	f3bf 8f6f 	isb	sy
 8014078:	f3bf 8f4f 	dsb	sy
 801407c:	623b      	str	r3, [r7, #32]
}
 801407e:	bf00      	nop
 8014080:	bf00      	nop
 8014082:	e7fd      	b.n	8014080 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8014084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014086:	2b00      	cmp	r3, #0
 8014088:	d10b      	bne.n	80140a2 <xTaskCreateStatic+0x4a>
	__asm volatile
 801408a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801408e:	f383 8811 	msr	BASEPRI, r3
 8014092:	f3bf 8f6f 	isb	sy
 8014096:	f3bf 8f4f 	dsb	sy
 801409a:	61fb      	str	r3, [r7, #28]
}
 801409c:	bf00      	nop
 801409e:	bf00      	nop
 80140a0:	e7fd      	b.n	801409e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80140a2:	2354      	movs	r3, #84	@ 0x54
 80140a4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80140a6:	693b      	ldr	r3, [r7, #16]
 80140a8:	2b54      	cmp	r3, #84	@ 0x54
 80140aa:	d00b      	beq.n	80140c4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80140ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80140b0:	f383 8811 	msr	BASEPRI, r3
 80140b4:	f3bf 8f6f 	isb	sy
 80140b8:	f3bf 8f4f 	dsb	sy
 80140bc:	61bb      	str	r3, [r7, #24]
}
 80140be:	bf00      	nop
 80140c0:	bf00      	nop
 80140c2:	e7fd      	b.n	80140c0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80140c4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80140c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80140c8:	2b00      	cmp	r3, #0
 80140ca:	d01e      	beq.n	801410a <xTaskCreateStatic+0xb2>
 80140cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80140ce:	2b00      	cmp	r3, #0
 80140d0:	d01b      	beq.n	801410a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80140d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80140d4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80140d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80140d8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80140da:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80140dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80140de:	2202      	movs	r2, #2
 80140e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80140e4:	2300      	movs	r3, #0
 80140e6:	9303      	str	r3, [sp, #12]
 80140e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80140ea:	9302      	str	r3, [sp, #8]
 80140ec:	f107 0314 	add.w	r3, r7, #20
 80140f0:	9301      	str	r3, [sp, #4]
 80140f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80140f4:	9300      	str	r3, [sp, #0]
 80140f6:	683b      	ldr	r3, [r7, #0]
 80140f8:	687a      	ldr	r2, [r7, #4]
 80140fa:	68b9      	ldr	r1, [r7, #8]
 80140fc:	68f8      	ldr	r0, [r7, #12]
 80140fe:	f000 f850 	bl	80141a2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8014102:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014104:	f000 f8d6 	bl	80142b4 <prvAddNewTaskToReadyList>
 8014108:	e001      	b.n	801410e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 801410a:	2300      	movs	r3, #0
 801410c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 801410e:	697b      	ldr	r3, [r7, #20]
	}
 8014110:	4618      	mov	r0, r3
 8014112:	3728      	adds	r7, #40	@ 0x28
 8014114:	46bd      	mov	sp, r7
 8014116:	bd80      	pop	{r7, pc}

08014118 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8014118:	b580      	push	{r7, lr}
 801411a:	b08c      	sub	sp, #48	@ 0x30
 801411c:	af04      	add	r7, sp, #16
 801411e:	60f8      	str	r0, [r7, #12]
 8014120:	60b9      	str	r1, [r7, #8]
 8014122:	603b      	str	r3, [r7, #0]
 8014124:	4613      	mov	r3, r2
 8014126:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8014128:	88fb      	ldrh	r3, [r7, #6]
 801412a:	009b      	lsls	r3, r3, #2
 801412c:	4618      	mov	r0, r3
 801412e:	f001 f9e5 	bl	80154fc <pvPortMalloc>
 8014132:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8014134:	697b      	ldr	r3, [r7, #20]
 8014136:	2b00      	cmp	r3, #0
 8014138:	d00e      	beq.n	8014158 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801413a:	2054      	movs	r0, #84	@ 0x54
 801413c:	f001 f9de 	bl	80154fc <pvPortMalloc>
 8014140:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8014142:	69fb      	ldr	r3, [r7, #28]
 8014144:	2b00      	cmp	r3, #0
 8014146:	d003      	beq.n	8014150 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8014148:	69fb      	ldr	r3, [r7, #28]
 801414a:	697a      	ldr	r2, [r7, #20]
 801414c:	631a      	str	r2, [r3, #48]	@ 0x30
 801414e:	e005      	b.n	801415c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8014150:	6978      	ldr	r0, [r7, #20]
 8014152:	f001 faa1 	bl	8015698 <vPortFree>
 8014156:	e001      	b.n	801415c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8014158:	2300      	movs	r3, #0
 801415a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 801415c:	69fb      	ldr	r3, [r7, #28]
 801415e:	2b00      	cmp	r3, #0
 8014160:	d017      	beq.n	8014192 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8014162:	69fb      	ldr	r3, [r7, #28]
 8014164:	2200      	movs	r2, #0
 8014166:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801416a:	88fa      	ldrh	r2, [r7, #6]
 801416c:	2300      	movs	r3, #0
 801416e:	9303      	str	r3, [sp, #12]
 8014170:	69fb      	ldr	r3, [r7, #28]
 8014172:	9302      	str	r3, [sp, #8]
 8014174:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014176:	9301      	str	r3, [sp, #4]
 8014178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801417a:	9300      	str	r3, [sp, #0]
 801417c:	683b      	ldr	r3, [r7, #0]
 801417e:	68b9      	ldr	r1, [r7, #8]
 8014180:	68f8      	ldr	r0, [r7, #12]
 8014182:	f000 f80e 	bl	80141a2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8014186:	69f8      	ldr	r0, [r7, #28]
 8014188:	f000 f894 	bl	80142b4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801418c:	2301      	movs	r3, #1
 801418e:	61bb      	str	r3, [r7, #24]
 8014190:	e002      	b.n	8014198 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8014192:	f04f 33ff 	mov.w	r3, #4294967295
 8014196:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8014198:	69bb      	ldr	r3, [r7, #24]
	}
 801419a:	4618      	mov	r0, r3
 801419c:	3720      	adds	r7, #32
 801419e:	46bd      	mov	sp, r7
 80141a0:	bd80      	pop	{r7, pc}

080141a2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80141a2:	b580      	push	{r7, lr}
 80141a4:	b088      	sub	sp, #32
 80141a6:	af00      	add	r7, sp, #0
 80141a8:	60f8      	str	r0, [r7, #12]
 80141aa:	60b9      	str	r1, [r7, #8]
 80141ac:	607a      	str	r2, [r7, #4]
 80141ae:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80141b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80141b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80141b4:	6879      	ldr	r1, [r7, #4]
 80141b6:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80141ba:	440b      	add	r3, r1
 80141bc:	009b      	lsls	r3, r3, #2
 80141be:	4413      	add	r3, r2
 80141c0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80141c2:	69bb      	ldr	r3, [r7, #24]
 80141c4:	f023 0307 	bic.w	r3, r3, #7
 80141c8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80141ca:	69bb      	ldr	r3, [r7, #24]
 80141cc:	f003 0307 	and.w	r3, r3, #7
 80141d0:	2b00      	cmp	r3, #0
 80141d2:	d00b      	beq.n	80141ec <prvInitialiseNewTask+0x4a>
	__asm volatile
 80141d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80141d8:	f383 8811 	msr	BASEPRI, r3
 80141dc:	f3bf 8f6f 	isb	sy
 80141e0:	f3bf 8f4f 	dsb	sy
 80141e4:	617b      	str	r3, [r7, #20]
}
 80141e6:	bf00      	nop
 80141e8:	bf00      	nop
 80141ea:	e7fd      	b.n	80141e8 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80141ec:	68bb      	ldr	r3, [r7, #8]
 80141ee:	2b00      	cmp	r3, #0
 80141f0:	d01f      	beq.n	8014232 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80141f2:	2300      	movs	r3, #0
 80141f4:	61fb      	str	r3, [r7, #28]
 80141f6:	e012      	b.n	801421e <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80141f8:	68ba      	ldr	r2, [r7, #8]
 80141fa:	69fb      	ldr	r3, [r7, #28]
 80141fc:	4413      	add	r3, r2
 80141fe:	7819      	ldrb	r1, [r3, #0]
 8014200:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014202:	69fb      	ldr	r3, [r7, #28]
 8014204:	4413      	add	r3, r2
 8014206:	3334      	adds	r3, #52	@ 0x34
 8014208:	460a      	mov	r2, r1
 801420a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801420c:	68ba      	ldr	r2, [r7, #8]
 801420e:	69fb      	ldr	r3, [r7, #28]
 8014210:	4413      	add	r3, r2
 8014212:	781b      	ldrb	r3, [r3, #0]
 8014214:	2b00      	cmp	r3, #0
 8014216:	d006      	beq.n	8014226 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8014218:	69fb      	ldr	r3, [r7, #28]
 801421a:	3301      	adds	r3, #1
 801421c:	61fb      	str	r3, [r7, #28]
 801421e:	69fb      	ldr	r3, [r7, #28]
 8014220:	2b0f      	cmp	r3, #15
 8014222:	d9e9      	bls.n	80141f8 <prvInitialiseNewTask+0x56>
 8014224:	e000      	b.n	8014228 <prvInitialiseNewTask+0x86>
			{
				break;
 8014226:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8014228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801422a:	2200      	movs	r2, #0
 801422c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8014230:	e003      	b.n	801423a <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8014232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014234:	2200      	movs	r2, #0
 8014236:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801423a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801423c:	2b06      	cmp	r3, #6
 801423e:	d901      	bls.n	8014244 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8014240:	2306      	movs	r3, #6
 8014242:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8014244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014246:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014248:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801424a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801424c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801424e:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8014250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014252:	2200      	movs	r2, #0
 8014254:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8014256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014258:	3304      	adds	r3, #4
 801425a:	4618      	mov	r0, r3
 801425c:	f7ff fa1c 	bl	8013698 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8014260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014262:	3318      	adds	r3, #24
 8014264:	4618      	mov	r0, r3
 8014266:	f7ff fa17 	bl	8013698 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801426a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801426c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801426e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014272:	f1c3 0207 	rsb	r2, r3, #7
 8014276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014278:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801427a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801427c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801427e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8014280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014282:	2200      	movs	r2, #0
 8014284:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8014286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014288:	2200      	movs	r2, #0
 801428a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801428e:	683a      	ldr	r2, [r7, #0]
 8014290:	68f9      	ldr	r1, [r7, #12]
 8014292:	69b8      	ldr	r0, [r7, #24]
 8014294:	f000 fede 	bl	8015054 <pxPortInitialiseStack>
 8014298:	4602      	mov	r2, r0
 801429a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801429c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801429e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80142a0:	2b00      	cmp	r3, #0
 80142a2:	d002      	beq.n	80142aa <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80142a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80142a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80142a8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80142aa:	bf00      	nop
 80142ac:	3720      	adds	r7, #32
 80142ae:	46bd      	mov	sp, r7
 80142b0:	bd80      	pop	{r7, pc}
	...

080142b4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80142b4:	b580      	push	{r7, lr}
 80142b6:	b082      	sub	sp, #8
 80142b8:	af00      	add	r7, sp, #0
 80142ba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80142bc:	f000 fffc 	bl	80152b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80142c0:	4b2a      	ldr	r3, [pc, #168]	@ (801436c <prvAddNewTaskToReadyList+0xb8>)
 80142c2:	681b      	ldr	r3, [r3, #0]
 80142c4:	3301      	adds	r3, #1
 80142c6:	4a29      	ldr	r2, [pc, #164]	@ (801436c <prvAddNewTaskToReadyList+0xb8>)
 80142c8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80142ca:	4b29      	ldr	r3, [pc, #164]	@ (8014370 <prvAddNewTaskToReadyList+0xbc>)
 80142cc:	681b      	ldr	r3, [r3, #0]
 80142ce:	2b00      	cmp	r3, #0
 80142d0:	d109      	bne.n	80142e6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80142d2:	4a27      	ldr	r2, [pc, #156]	@ (8014370 <prvAddNewTaskToReadyList+0xbc>)
 80142d4:	687b      	ldr	r3, [r7, #4]
 80142d6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80142d8:	4b24      	ldr	r3, [pc, #144]	@ (801436c <prvAddNewTaskToReadyList+0xb8>)
 80142da:	681b      	ldr	r3, [r3, #0]
 80142dc:	2b01      	cmp	r3, #1
 80142de:	d110      	bne.n	8014302 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80142e0:	f000 fbd4 	bl	8014a8c <prvInitialiseTaskLists>
 80142e4:	e00d      	b.n	8014302 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80142e6:	4b23      	ldr	r3, [pc, #140]	@ (8014374 <prvAddNewTaskToReadyList+0xc0>)
 80142e8:	681b      	ldr	r3, [r3, #0]
 80142ea:	2b00      	cmp	r3, #0
 80142ec:	d109      	bne.n	8014302 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80142ee:	4b20      	ldr	r3, [pc, #128]	@ (8014370 <prvAddNewTaskToReadyList+0xbc>)
 80142f0:	681b      	ldr	r3, [r3, #0]
 80142f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80142f4:	687b      	ldr	r3, [r7, #4]
 80142f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80142f8:	429a      	cmp	r2, r3
 80142fa:	d802      	bhi.n	8014302 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80142fc:	4a1c      	ldr	r2, [pc, #112]	@ (8014370 <prvAddNewTaskToReadyList+0xbc>)
 80142fe:	687b      	ldr	r3, [r7, #4]
 8014300:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8014302:	4b1d      	ldr	r3, [pc, #116]	@ (8014378 <prvAddNewTaskToReadyList+0xc4>)
 8014304:	681b      	ldr	r3, [r3, #0]
 8014306:	3301      	adds	r3, #1
 8014308:	4a1b      	ldr	r2, [pc, #108]	@ (8014378 <prvAddNewTaskToReadyList+0xc4>)
 801430a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 801430c:	687b      	ldr	r3, [r7, #4]
 801430e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014310:	2201      	movs	r2, #1
 8014312:	409a      	lsls	r2, r3
 8014314:	4b19      	ldr	r3, [pc, #100]	@ (801437c <prvAddNewTaskToReadyList+0xc8>)
 8014316:	681b      	ldr	r3, [r3, #0]
 8014318:	4313      	orrs	r3, r2
 801431a:	4a18      	ldr	r2, [pc, #96]	@ (801437c <prvAddNewTaskToReadyList+0xc8>)
 801431c:	6013      	str	r3, [r2, #0]
 801431e:	687b      	ldr	r3, [r7, #4]
 8014320:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014322:	4613      	mov	r3, r2
 8014324:	009b      	lsls	r3, r3, #2
 8014326:	4413      	add	r3, r2
 8014328:	009b      	lsls	r3, r3, #2
 801432a:	4a15      	ldr	r2, [pc, #84]	@ (8014380 <prvAddNewTaskToReadyList+0xcc>)
 801432c:	441a      	add	r2, r3
 801432e:	687b      	ldr	r3, [r7, #4]
 8014330:	3304      	adds	r3, #4
 8014332:	4619      	mov	r1, r3
 8014334:	4610      	mov	r0, r2
 8014336:	f7ff f9bc 	bl	80136b2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 801433a:	f000 ffef 	bl	801531c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 801433e:	4b0d      	ldr	r3, [pc, #52]	@ (8014374 <prvAddNewTaskToReadyList+0xc0>)
 8014340:	681b      	ldr	r3, [r3, #0]
 8014342:	2b00      	cmp	r3, #0
 8014344:	d00e      	beq.n	8014364 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8014346:	4b0a      	ldr	r3, [pc, #40]	@ (8014370 <prvAddNewTaskToReadyList+0xbc>)
 8014348:	681b      	ldr	r3, [r3, #0]
 801434a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801434c:	687b      	ldr	r3, [r7, #4]
 801434e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014350:	429a      	cmp	r2, r3
 8014352:	d207      	bcs.n	8014364 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8014354:	4b0b      	ldr	r3, [pc, #44]	@ (8014384 <prvAddNewTaskToReadyList+0xd0>)
 8014356:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801435a:	601a      	str	r2, [r3, #0]
 801435c:	f3bf 8f4f 	dsb	sy
 8014360:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014364:	bf00      	nop
 8014366:	3708      	adds	r7, #8
 8014368:	46bd      	mov	sp, r7
 801436a:	bd80      	pop	{r7, pc}
 801436c:	240029c4 	.word	0x240029c4
 8014370:	240028c4 	.word	0x240028c4
 8014374:	240029d0 	.word	0x240029d0
 8014378:	240029e0 	.word	0x240029e0
 801437c:	240029cc 	.word	0x240029cc
 8014380:	240028c8 	.word	0x240028c8
 8014384:	e000ed04 	.word	0xe000ed04

08014388 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8014388:	b580      	push	{r7, lr}
 801438a:	b084      	sub	sp, #16
 801438c:	af00      	add	r7, sp, #0
 801438e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8014390:	2300      	movs	r3, #0
 8014392:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8014394:	687b      	ldr	r3, [r7, #4]
 8014396:	2b00      	cmp	r3, #0
 8014398:	d018      	beq.n	80143cc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801439a:	4b14      	ldr	r3, [pc, #80]	@ (80143ec <vTaskDelay+0x64>)
 801439c:	681b      	ldr	r3, [r3, #0]
 801439e:	2b00      	cmp	r3, #0
 80143a0:	d00b      	beq.n	80143ba <vTaskDelay+0x32>
	__asm volatile
 80143a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80143a6:	f383 8811 	msr	BASEPRI, r3
 80143aa:	f3bf 8f6f 	isb	sy
 80143ae:	f3bf 8f4f 	dsb	sy
 80143b2:	60bb      	str	r3, [r7, #8]
}
 80143b4:	bf00      	nop
 80143b6:	bf00      	nop
 80143b8:	e7fd      	b.n	80143b6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80143ba:	f000 f87d 	bl	80144b8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80143be:	2100      	movs	r1, #0
 80143c0:	6878      	ldr	r0, [r7, #4]
 80143c2:	f000 fde1 	bl	8014f88 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80143c6:	f000 f885 	bl	80144d4 <xTaskResumeAll>
 80143ca:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80143cc:	68fb      	ldr	r3, [r7, #12]
 80143ce:	2b00      	cmp	r3, #0
 80143d0:	d107      	bne.n	80143e2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80143d2:	4b07      	ldr	r3, [pc, #28]	@ (80143f0 <vTaskDelay+0x68>)
 80143d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80143d8:	601a      	str	r2, [r3, #0]
 80143da:	f3bf 8f4f 	dsb	sy
 80143de:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80143e2:	bf00      	nop
 80143e4:	3710      	adds	r7, #16
 80143e6:	46bd      	mov	sp, r7
 80143e8:	bd80      	pop	{r7, pc}
 80143ea:	bf00      	nop
 80143ec:	240029ec 	.word	0x240029ec
 80143f0:	e000ed04 	.word	0xe000ed04

080143f4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80143f4:	b580      	push	{r7, lr}
 80143f6:	b08a      	sub	sp, #40	@ 0x28
 80143f8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80143fa:	2300      	movs	r3, #0
 80143fc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80143fe:	2300      	movs	r3, #0
 8014400:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8014402:	463a      	mov	r2, r7
 8014404:	1d39      	adds	r1, r7, #4
 8014406:	f107 0308 	add.w	r3, r7, #8
 801440a:	4618      	mov	r0, r3
 801440c:	f7ec fc9a 	bl	8000d44 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8014410:	6839      	ldr	r1, [r7, #0]
 8014412:	687b      	ldr	r3, [r7, #4]
 8014414:	68ba      	ldr	r2, [r7, #8]
 8014416:	9202      	str	r2, [sp, #8]
 8014418:	9301      	str	r3, [sp, #4]
 801441a:	2300      	movs	r3, #0
 801441c:	9300      	str	r3, [sp, #0]
 801441e:	2300      	movs	r3, #0
 8014420:	460a      	mov	r2, r1
 8014422:	491f      	ldr	r1, [pc, #124]	@ (80144a0 <vTaskStartScheduler+0xac>)
 8014424:	481f      	ldr	r0, [pc, #124]	@ (80144a4 <vTaskStartScheduler+0xb0>)
 8014426:	f7ff fe17 	bl	8014058 <xTaskCreateStatic>
 801442a:	4603      	mov	r3, r0
 801442c:	4a1e      	ldr	r2, [pc, #120]	@ (80144a8 <vTaskStartScheduler+0xb4>)
 801442e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8014430:	4b1d      	ldr	r3, [pc, #116]	@ (80144a8 <vTaskStartScheduler+0xb4>)
 8014432:	681b      	ldr	r3, [r3, #0]
 8014434:	2b00      	cmp	r3, #0
 8014436:	d002      	beq.n	801443e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8014438:	2301      	movs	r3, #1
 801443a:	617b      	str	r3, [r7, #20]
 801443c:	e001      	b.n	8014442 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801443e:	2300      	movs	r3, #0
 8014440:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8014442:	697b      	ldr	r3, [r7, #20]
 8014444:	2b01      	cmp	r3, #1
 8014446:	d116      	bne.n	8014476 <vTaskStartScheduler+0x82>
	__asm volatile
 8014448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801444c:	f383 8811 	msr	BASEPRI, r3
 8014450:	f3bf 8f6f 	isb	sy
 8014454:	f3bf 8f4f 	dsb	sy
 8014458:	613b      	str	r3, [r7, #16]
}
 801445a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801445c:	4b13      	ldr	r3, [pc, #76]	@ (80144ac <vTaskStartScheduler+0xb8>)
 801445e:	f04f 32ff 	mov.w	r2, #4294967295
 8014462:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8014464:	4b12      	ldr	r3, [pc, #72]	@ (80144b0 <vTaskStartScheduler+0xbc>)
 8014466:	2201      	movs	r2, #1
 8014468:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801446a:	4b12      	ldr	r3, [pc, #72]	@ (80144b4 <vTaskStartScheduler+0xc0>)
 801446c:	2200      	movs	r2, #0
 801446e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8014470:	f000 fe7e 	bl	8015170 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8014474:	e00f      	b.n	8014496 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8014476:	697b      	ldr	r3, [r7, #20]
 8014478:	f1b3 3fff 	cmp.w	r3, #4294967295
 801447c:	d10b      	bne.n	8014496 <vTaskStartScheduler+0xa2>
	__asm volatile
 801447e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014482:	f383 8811 	msr	BASEPRI, r3
 8014486:	f3bf 8f6f 	isb	sy
 801448a:	f3bf 8f4f 	dsb	sy
 801448e:	60fb      	str	r3, [r7, #12]
}
 8014490:	bf00      	nop
 8014492:	bf00      	nop
 8014494:	e7fd      	b.n	8014492 <vTaskStartScheduler+0x9e>
}
 8014496:	bf00      	nop
 8014498:	3718      	adds	r7, #24
 801449a:	46bd      	mov	sp, r7
 801449c:	bd80      	pop	{r7, pc}
 801449e:	bf00      	nop
 80144a0:	080188bc 	.word	0x080188bc
 80144a4:	08014a5d 	.word	0x08014a5d
 80144a8:	240029e8 	.word	0x240029e8
 80144ac:	240029e4 	.word	0x240029e4
 80144b0:	240029d0 	.word	0x240029d0
 80144b4:	240029c8 	.word	0x240029c8

080144b8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80144b8:	b480      	push	{r7}
 80144ba:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80144bc:	4b04      	ldr	r3, [pc, #16]	@ (80144d0 <vTaskSuspendAll+0x18>)
 80144be:	681b      	ldr	r3, [r3, #0]
 80144c0:	3301      	adds	r3, #1
 80144c2:	4a03      	ldr	r2, [pc, #12]	@ (80144d0 <vTaskSuspendAll+0x18>)
 80144c4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80144c6:	bf00      	nop
 80144c8:	46bd      	mov	sp, r7
 80144ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144ce:	4770      	bx	lr
 80144d0:	240029ec 	.word	0x240029ec

080144d4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80144d4:	b580      	push	{r7, lr}
 80144d6:	b084      	sub	sp, #16
 80144d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80144da:	2300      	movs	r3, #0
 80144dc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80144de:	2300      	movs	r3, #0
 80144e0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80144e2:	4b42      	ldr	r3, [pc, #264]	@ (80145ec <xTaskResumeAll+0x118>)
 80144e4:	681b      	ldr	r3, [r3, #0]
 80144e6:	2b00      	cmp	r3, #0
 80144e8:	d10b      	bne.n	8014502 <xTaskResumeAll+0x2e>
	__asm volatile
 80144ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80144ee:	f383 8811 	msr	BASEPRI, r3
 80144f2:	f3bf 8f6f 	isb	sy
 80144f6:	f3bf 8f4f 	dsb	sy
 80144fa:	603b      	str	r3, [r7, #0]
}
 80144fc:	bf00      	nop
 80144fe:	bf00      	nop
 8014500:	e7fd      	b.n	80144fe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8014502:	f000 fed9 	bl	80152b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8014506:	4b39      	ldr	r3, [pc, #228]	@ (80145ec <xTaskResumeAll+0x118>)
 8014508:	681b      	ldr	r3, [r3, #0]
 801450a:	3b01      	subs	r3, #1
 801450c:	4a37      	ldr	r2, [pc, #220]	@ (80145ec <xTaskResumeAll+0x118>)
 801450e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014510:	4b36      	ldr	r3, [pc, #216]	@ (80145ec <xTaskResumeAll+0x118>)
 8014512:	681b      	ldr	r3, [r3, #0]
 8014514:	2b00      	cmp	r3, #0
 8014516:	d161      	bne.n	80145dc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8014518:	4b35      	ldr	r3, [pc, #212]	@ (80145f0 <xTaskResumeAll+0x11c>)
 801451a:	681b      	ldr	r3, [r3, #0]
 801451c:	2b00      	cmp	r3, #0
 801451e:	d05d      	beq.n	80145dc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8014520:	e02e      	b.n	8014580 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014522:	4b34      	ldr	r3, [pc, #208]	@ (80145f4 <xTaskResumeAll+0x120>)
 8014524:	68db      	ldr	r3, [r3, #12]
 8014526:	68db      	ldr	r3, [r3, #12]
 8014528:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801452a:	68fb      	ldr	r3, [r7, #12]
 801452c:	3318      	adds	r3, #24
 801452e:	4618      	mov	r0, r3
 8014530:	f7ff f91c 	bl	801376c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014534:	68fb      	ldr	r3, [r7, #12]
 8014536:	3304      	adds	r3, #4
 8014538:	4618      	mov	r0, r3
 801453a:	f7ff f917 	bl	801376c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801453e:	68fb      	ldr	r3, [r7, #12]
 8014540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014542:	2201      	movs	r2, #1
 8014544:	409a      	lsls	r2, r3
 8014546:	4b2c      	ldr	r3, [pc, #176]	@ (80145f8 <xTaskResumeAll+0x124>)
 8014548:	681b      	ldr	r3, [r3, #0]
 801454a:	4313      	orrs	r3, r2
 801454c:	4a2a      	ldr	r2, [pc, #168]	@ (80145f8 <xTaskResumeAll+0x124>)
 801454e:	6013      	str	r3, [r2, #0]
 8014550:	68fb      	ldr	r3, [r7, #12]
 8014552:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014554:	4613      	mov	r3, r2
 8014556:	009b      	lsls	r3, r3, #2
 8014558:	4413      	add	r3, r2
 801455a:	009b      	lsls	r3, r3, #2
 801455c:	4a27      	ldr	r2, [pc, #156]	@ (80145fc <xTaskResumeAll+0x128>)
 801455e:	441a      	add	r2, r3
 8014560:	68fb      	ldr	r3, [r7, #12]
 8014562:	3304      	adds	r3, #4
 8014564:	4619      	mov	r1, r3
 8014566:	4610      	mov	r0, r2
 8014568:	f7ff f8a3 	bl	80136b2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801456c:	68fb      	ldr	r3, [r7, #12]
 801456e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014570:	4b23      	ldr	r3, [pc, #140]	@ (8014600 <xTaskResumeAll+0x12c>)
 8014572:	681b      	ldr	r3, [r3, #0]
 8014574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014576:	429a      	cmp	r2, r3
 8014578:	d302      	bcc.n	8014580 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 801457a:	4b22      	ldr	r3, [pc, #136]	@ (8014604 <xTaskResumeAll+0x130>)
 801457c:	2201      	movs	r2, #1
 801457e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8014580:	4b1c      	ldr	r3, [pc, #112]	@ (80145f4 <xTaskResumeAll+0x120>)
 8014582:	681b      	ldr	r3, [r3, #0]
 8014584:	2b00      	cmp	r3, #0
 8014586:	d1cc      	bne.n	8014522 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8014588:	68fb      	ldr	r3, [r7, #12]
 801458a:	2b00      	cmp	r3, #0
 801458c:	d001      	beq.n	8014592 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801458e:	f000 fb1b 	bl	8014bc8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8014592:	4b1d      	ldr	r3, [pc, #116]	@ (8014608 <xTaskResumeAll+0x134>)
 8014594:	681b      	ldr	r3, [r3, #0]
 8014596:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8014598:	687b      	ldr	r3, [r7, #4]
 801459a:	2b00      	cmp	r3, #0
 801459c:	d010      	beq.n	80145c0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801459e:	f000 f837 	bl	8014610 <xTaskIncrementTick>
 80145a2:	4603      	mov	r3, r0
 80145a4:	2b00      	cmp	r3, #0
 80145a6:	d002      	beq.n	80145ae <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80145a8:	4b16      	ldr	r3, [pc, #88]	@ (8014604 <xTaskResumeAll+0x130>)
 80145aa:	2201      	movs	r2, #1
 80145ac:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80145ae:	687b      	ldr	r3, [r7, #4]
 80145b0:	3b01      	subs	r3, #1
 80145b2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80145b4:	687b      	ldr	r3, [r7, #4]
 80145b6:	2b00      	cmp	r3, #0
 80145b8:	d1f1      	bne.n	801459e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80145ba:	4b13      	ldr	r3, [pc, #76]	@ (8014608 <xTaskResumeAll+0x134>)
 80145bc:	2200      	movs	r2, #0
 80145be:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80145c0:	4b10      	ldr	r3, [pc, #64]	@ (8014604 <xTaskResumeAll+0x130>)
 80145c2:	681b      	ldr	r3, [r3, #0]
 80145c4:	2b00      	cmp	r3, #0
 80145c6:	d009      	beq.n	80145dc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80145c8:	2301      	movs	r3, #1
 80145ca:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80145cc:	4b0f      	ldr	r3, [pc, #60]	@ (801460c <xTaskResumeAll+0x138>)
 80145ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80145d2:	601a      	str	r2, [r3, #0]
 80145d4:	f3bf 8f4f 	dsb	sy
 80145d8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80145dc:	f000 fe9e 	bl	801531c <vPortExitCritical>

	return xAlreadyYielded;
 80145e0:	68bb      	ldr	r3, [r7, #8]
}
 80145e2:	4618      	mov	r0, r3
 80145e4:	3710      	adds	r7, #16
 80145e6:	46bd      	mov	sp, r7
 80145e8:	bd80      	pop	{r7, pc}
 80145ea:	bf00      	nop
 80145ec:	240029ec 	.word	0x240029ec
 80145f0:	240029c4 	.word	0x240029c4
 80145f4:	24002984 	.word	0x24002984
 80145f8:	240029cc 	.word	0x240029cc
 80145fc:	240028c8 	.word	0x240028c8
 8014600:	240028c4 	.word	0x240028c4
 8014604:	240029d8 	.word	0x240029d8
 8014608:	240029d4 	.word	0x240029d4
 801460c:	e000ed04 	.word	0xe000ed04

08014610 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8014610:	b580      	push	{r7, lr}
 8014612:	b086      	sub	sp, #24
 8014614:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8014616:	2300      	movs	r3, #0
 8014618:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801461a:	4b4f      	ldr	r3, [pc, #316]	@ (8014758 <xTaskIncrementTick+0x148>)
 801461c:	681b      	ldr	r3, [r3, #0]
 801461e:	2b00      	cmp	r3, #0
 8014620:	f040 808f 	bne.w	8014742 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8014624:	4b4d      	ldr	r3, [pc, #308]	@ (801475c <xTaskIncrementTick+0x14c>)
 8014626:	681b      	ldr	r3, [r3, #0]
 8014628:	3301      	adds	r3, #1
 801462a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 801462c:	4a4b      	ldr	r2, [pc, #300]	@ (801475c <xTaskIncrementTick+0x14c>)
 801462e:	693b      	ldr	r3, [r7, #16]
 8014630:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8014632:	693b      	ldr	r3, [r7, #16]
 8014634:	2b00      	cmp	r3, #0
 8014636:	d121      	bne.n	801467c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8014638:	4b49      	ldr	r3, [pc, #292]	@ (8014760 <xTaskIncrementTick+0x150>)
 801463a:	681b      	ldr	r3, [r3, #0]
 801463c:	681b      	ldr	r3, [r3, #0]
 801463e:	2b00      	cmp	r3, #0
 8014640:	d00b      	beq.n	801465a <xTaskIncrementTick+0x4a>
	__asm volatile
 8014642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014646:	f383 8811 	msr	BASEPRI, r3
 801464a:	f3bf 8f6f 	isb	sy
 801464e:	f3bf 8f4f 	dsb	sy
 8014652:	603b      	str	r3, [r7, #0]
}
 8014654:	bf00      	nop
 8014656:	bf00      	nop
 8014658:	e7fd      	b.n	8014656 <xTaskIncrementTick+0x46>
 801465a:	4b41      	ldr	r3, [pc, #260]	@ (8014760 <xTaskIncrementTick+0x150>)
 801465c:	681b      	ldr	r3, [r3, #0]
 801465e:	60fb      	str	r3, [r7, #12]
 8014660:	4b40      	ldr	r3, [pc, #256]	@ (8014764 <xTaskIncrementTick+0x154>)
 8014662:	681b      	ldr	r3, [r3, #0]
 8014664:	4a3e      	ldr	r2, [pc, #248]	@ (8014760 <xTaskIncrementTick+0x150>)
 8014666:	6013      	str	r3, [r2, #0]
 8014668:	4a3e      	ldr	r2, [pc, #248]	@ (8014764 <xTaskIncrementTick+0x154>)
 801466a:	68fb      	ldr	r3, [r7, #12]
 801466c:	6013      	str	r3, [r2, #0]
 801466e:	4b3e      	ldr	r3, [pc, #248]	@ (8014768 <xTaskIncrementTick+0x158>)
 8014670:	681b      	ldr	r3, [r3, #0]
 8014672:	3301      	adds	r3, #1
 8014674:	4a3c      	ldr	r2, [pc, #240]	@ (8014768 <xTaskIncrementTick+0x158>)
 8014676:	6013      	str	r3, [r2, #0]
 8014678:	f000 faa6 	bl	8014bc8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 801467c:	4b3b      	ldr	r3, [pc, #236]	@ (801476c <xTaskIncrementTick+0x15c>)
 801467e:	681b      	ldr	r3, [r3, #0]
 8014680:	693a      	ldr	r2, [r7, #16]
 8014682:	429a      	cmp	r2, r3
 8014684:	d348      	bcc.n	8014718 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014686:	4b36      	ldr	r3, [pc, #216]	@ (8014760 <xTaskIncrementTick+0x150>)
 8014688:	681b      	ldr	r3, [r3, #0]
 801468a:	681b      	ldr	r3, [r3, #0]
 801468c:	2b00      	cmp	r3, #0
 801468e:	d104      	bne.n	801469a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014690:	4b36      	ldr	r3, [pc, #216]	@ (801476c <xTaskIncrementTick+0x15c>)
 8014692:	f04f 32ff 	mov.w	r2, #4294967295
 8014696:	601a      	str	r2, [r3, #0]
					break;
 8014698:	e03e      	b.n	8014718 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801469a:	4b31      	ldr	r3, [pc, #196]	@ (8014760 <xTaskIncrementTick+0x150>)
 801469c:	681b      	ldr	r3, [r3, #0]
 801469e:	68db      	ldr	r3, [r3, #12]
 80146a0:	68db      	ldr	r3, [r3, #12]
 80146a2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80146a4:	68bb      	ldr	r3, [r7, #8]
 80146a6:	685b      	ldr	r3, [r3, #4]
 80146a8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80146aa:	693a      	ldr	r2, [r7, #16]
 80146ac:	687b      	ldr	r3, [r7, #4]
 80146ae:	429a      	cmp	r2, r3
 80146b0:	d203      	bcs.n	80146ba <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80146b2:	4a2e      	ldr	r2, [pc, #184]	@ (801476c <xTaskIncrementTick+0x15c>)
 80146b4:	687b      	ldr	r3, [r7, #4]
 80146b6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80146b8:	e02e      	b.n	8014718 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80146ba:	68bb      	ldr	r3, [r7, #8]
 80146bc:	3304      	adds	r3, #4
 80146be:	4618      	mov	r0, r3
 80146c0:	f7ff f854 	bl	801376c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80146c4:	68bb      	ldr	r3, [r7, #8]
 80146c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80146c8:	2b00      	cmp	r3, #0
 80146ca:	d004      	beq.n	80146d6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80146cc:	68bb      	ldr	r3, [r7, #8]
 80146ce:	3318      	adds	r3, #24
 80146d0:	4618      	mov	r0, r3
 80146d2:	f7ff f84b 	bl	801376c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80146d6:	68bb      	ldr	r3, [r7, #8]
 80146d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80146da:	2201      	movs	r2, #1
 80146dc:	409a      	lsls	r2, r3
 80146de:	4b24      	ldr	r3, [pc, #144]	@ (8014770 <xTaskIncrementTick+0x160>)
 80146e0:	681b      	ldr	r3, [r3, #0]
 80146e2:	4313      	orrs	r3, r2
 80146e4:	4a22      	ldr	r2, [pc, #136]	@ (8014770 <xTaskIncrementTick+0x160>)
 80146e6:	6013      	str	r3, [r2, #0]
 80146e8:	68bb      	ldr	r3, [r7, #8]
 80146ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80146ec:	4613      	mov	r3, r2
 80146ee:	009b      	lsls	r3, r3, #2
 80146f0:	4413      	add	r3, r2
 80146f2:	009b      	lsls	r3, r3, #2
 80146f4:	4a1f      	ldr	r2, [pc, #124]	@ (8014774 <xTaskIncrementTick+0x164>)
 80146f6:	441a      	add	r2, r3
 80146f8:	68bb      	ldr	r3, [r7, #8]
 80146fa:	3304      	adds	r3, #4
 80146fc:	4619      	mov	r1, r3
 80146fe:	4610      	mov	r0, r2
 8014700:	f7fe ffd7 	bl	80136b2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8014704:	68bb      	ldr	r3, [r7, #8]
 8014706:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014708:	4b1b      	ldr	r3, [pc, #108]	@ (8014778 <xTaskIncrementTick+0x168>)
 801470a:	681b      	ldr	r3, [r3, #0]
 801470c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801470e:	429a      	cmp	r2, r3
 8014710:	d3b9      	bcc.n	8014686 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8014712:	2301      	movs	r3, #1
 8014714:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014716:	e7b6      	b.n	8014686 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8014718:	4b17      	ldr	r3, [pc, #92]	@ (8014778 <xTaskIncrementTick+0x168>)
 801471a:	681b      	ldr	r3, [r3, #0]
 801471c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801471e:	4915      	ldr	r1, [pc, #84]	@ (8014774 <xTaskIncrementTick+0x164>)
 8014720:	4613      	mov	r3, r2
 8014722:	009b      	lsls	r3, r3, #2
 8014724:	4413      	add	r3, r2
 8014726:	009b      	lsls	r3, r3, #2
 8014728:	440b      	add	r3, r1
 801472a:	681b      	ldr	r3, [r3, #0]
 801472c:	2b01      	cmp	r3, #1
 801472e:	d901      	bls.n	8014734 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8014730:	2301      	movs	r3, #1
 8014732:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8014734:	4b11      	ldr	r3, [pc, #68]	@ (801477c <xTaskIncrementTick+0x16c>)
 8014736:	681b      	ldr	r3, [r3, #0]
 8014738:	2b00      	cmp	r3, #0
 801473a:	d007      	beq.n	801474c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 801473c:	2301      	movs	r3, #1
 801473e:	617b      	str	r3, [r7, #20]
 8014740:	e004      	b.n	801474c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8014742:	4b0f      	ldr	r3, [pc, #60]	@ (8014780 <xTaskIncrementTick+0x170>)
 8014744:	681b      	ldr	r3, [r3, #0]
 8014746:	3301      	adds	r3, #1
 8014748:	4a0d      	ldr	r2, [pc, #52]	@ (8014780 <xTaskIncrementTick+0x170>)
 801474a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 801474c:	697b      	ldr	r3, [r7, #20]
}
 801474e:	4618      	mov	r0, r3
 8014750:	3718      	adds	r7, #24
 8014752:	46bd      	mov	sp, r7
 8014754:	bd80      	pop	{r7, pc}
 8014756:	bf00      	nop
 8014758:	240029ec 	.word	0x240029ec
 801475c:	240029c8 	.word	0x240029c8
 8014760:	2400297c 	.word	0x2400297c
 8014764:	24002980 	.word	0x24002980
 8014768:	240029dc 	.word	0x240029dc
 801476c:	240029e4 	.word	0x240029e4
 8014770:	240029cc 	.word	0x240029cc
 8014774:	240028c8 	.word	0x240028c8
 8014778:	240028c4 	.word	0x240028c4
 801477c:	240029d8 	.word	0x240029d8
 8014780:	240029d4 	.word	0x240029d4

08014784 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8014784:	b480      	push	{r7}
 8014786:	b087      	sub	sp, #28
 8014788:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801478a:	4b27      	ldr	r3, [pc, #156]	@ (8014828 <vTaskSwitchContext+0xa4>)
 801478c:	681b      	ldr	r3, [r3, #0]
 801478e:	2b00      	cmp	r3, #0
 8014790:	d003      	beq.n	801479a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8014792:	4b26      	ldr	r3, [pc, #152]	@ (801482c <vTaskSwitchContext+0xa8>)
 8014794:	2201      	movs	r2, #1
 8014796:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8014798:	e040      	b.n	801481c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 801479a:	4b24      	ldr	r3, [pc, #144]	@ (801482c <vTaskSwitchContext+0xa8>)
 801479c:	2200      	movs	r2, #0
 801479e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80147a0:	4b23      	ldr	r3, [pc, #140]	@ (8014830 <vTaskSwitchContext+0xac>)
 80147a2:	681b      	ldr	r3, [r3, #0]
 80147a4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80147a6:	68fb      	ldr	r3, [r7, #12]
 80147a8:	fab3 f383 	clz	r3, r3
 80147ac:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80147ae:	7afb      	ldrb	r3, [r7, #11]
 80147b0:	f1c3 031f 	rsb	r3, r3, #31
 80147b4:	617b      	str	r3, [r7, #20]
 80147b6:	491f      	ldr	r1, [pc, #124]	@ (8014834 <vTaskSwitchContext+0xb0>)
 80147b8:	697a      	ldr	r2, [r7, #20]
 80147ba:	4613      	mov	r3, r2
 80147bc:	009b      	lsls	r3, r3, #2
 80147be:	4413      	add	r3, r2
 80147c0:	009b      	lsls	r3, r3, #2
 80147c2:	440b      	add	r3, r1
 80147c4:	681b      	ldr	r3, [r3, #0]
 80147c6:	2b00      	cmp	r3, #0
 80147c8:	d10b      	bne.n	80147e2 <vTaskSwitchContext+0x5e>
	__asm volatile
 80147ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80147ce:	f383 8811 	msr	BASEPRI, r3
 80147d2:	f3bf 8f6f 	isb	sy
 80147d6:	f3bf 8f4f 	dsb	sy
 80147da:	607b      	str	r3, [r7, #4]
}
 80147dc:	bf00      	nop
 80147de:	bf00      	nop
 80147e0:	e7fd      	b.n	80147de <vTaskSwitchContext+0x5a>
 80147e2:	697a      	ldr	r2, [r7, #20]
 80147e4:	4613      	mov	r3, r2
 80147e6:	009b      	lsls	r3, r3, #2
 80147e8:	4413      	add	r3, r2
 80147ea:	009b      	lsls	r3, r3, #2
 80147ec:	4a11      	ldr	r2, [pc, #68]	@ (8014834 <vTaskSwitchContext+0xb0>)
 80147ee:	4413      	add	r3, r2
 80147f0:	613b      	str	r3, [r7, #16]
 80147f2:	693b      	ldr	r3, [r7, #16]
 80147f4:	685b      	ldr	r3, [r3, #4]
 80147f6:	685a      	ldr	r2, [r3, #4]
 80147f8:	693b      	ldr	r3, [r7, #16]
 80147fa:	605a      	str	r2, [r3, #4]
 80147fc:	693b      	ldr	r3, [r7, #16]
 80147fe:	685a      	ldr	r2, [r3, #4]
 8014800:	693b      	ldr	r3, [r7, #16]
 8014802:	3308      	adds	r3, #8
 8014804:	429a      	cmp	r2, r3
 8014806:	d104      	bne.n	8014812 <vTaskSwitchContext+0x8e>
 8014808:	693b      	ldr	r3, [r7, #16]
 801480a:	685b      	ldr	r3, [r3, #4]
 801480c:	685a      	ldr	r2, [r3, #4]
 801480e:	693b      	ldr	r3, [r7, #16]
 8014810:	605a      	str	r2, [r3, #4]
 8014812:	693b      	ldr	r3, [r7, #16]
 8014814:	685b      	ldr	r3, [r3, #4]
 8014816:	68db      	ldr	r3, [r3, #12]
 8014818:	4a07      	ldr	r2, [pc, #28]	@ (8014838 <vTaskSwitchContext+0xb4>)
 801481a:	6013      	str	r3, [r2, #0]
}
 801481c:	bf00      	nop
 801481e:	371c      	adds	r7, #28
 8014820:	46bd      	mov	sp, r7
 8014822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014826:	4770      	bx	lr
 8014828:	240029ec 	.word	0x240029ec
 801482c:	240029d8 	.word	0x240029d8
 8014830:	240029cc 	.word	0x240029cc
 8014834:	240028c8 	.word	0x240028c8
 8014838:	240028c4 	.word	0x240028c4

0801483c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 801483c:	b580      	push	{r7, lr}
 801483e:	b084      	sub	sp, #16
 8014840:	af00      	add	r7, sp, #0
 8014842:	6078      	str	r0, [r7, #4]
 8014844:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8014846:	687b      	ldr	r3, [r7, #4]
 8014848:	2b00      	cmp	r3, #0
 801484a:	d10b      	bne.n	8014864 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 801484c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014850:	f383 8811 	msr	BASEPRI, r3
 8014854:	f3bf 8f6f 	isb	sy
 8014858:	f3bf 8f4f 	dsb	sy
 801485c:	60fb      	str	r3, [r7, #12]
}
 801485e:	bf00      	nop
 8014860:	bf00      	nop
 8014862:	e7fd      	b.n	8014860 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8014864:	4b07      	ldr	r3, [pc, #28]	@ (8014884 <vTaskPlaceOnEventList+0x48>)
 8014866:	681b      	ldr	r3, [r3, #0]
 8014868:	3318      	adds	r3, #24
 801486a:	4619      	mov	r1, r3
 801486c:	6878      	ldr	r0, [r7, #4]
 801486e:	f7fe ff44 	bl	80136fa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8014872:	2101      	movs	r1, #1
 8014874:	6838      	ldr	r0, [r7, #0]
 8014876:	f000 fb87 	bl	8014f88 <prvAddCurrentTaskToDelayedList>
}
 801487a:	bf00      	nop
 801487c:	3710      	adds	r7, #16
 801487e:	46bd      	mov	sp, r7
 8014880:	bd80      	pop	{r7, pc}
 8014882:	bf00      	nop
 8014884:	240028c4 	.word	0x240028c4

08014888 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8014888:	b580      	push	{r7, lr}
 801488a:	b086      	sub	sp, #24
 801488c:	af00      	add	r7, sp, #0
 801488e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014890:	687b      	ldr	r3, [r7, #4]
 8014892:	68db      	ldr	r3, [r3, #12]
 8014894:	68db      	ldr	r3, [r3, #12]
 8014896:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8014898:	693b      	ldr	r3, [r7, #16]
 801489a:	2b00      	cmp	r3, #0
 801489c:	d10b      	bne.n	80148b6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 801489e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80148a2:	f383 8811 	msr	BASEPRI, r3
 80148a6:	f3bf 8f6f 	isb	sy
 80148aa:	f3bf 8f4f 	dsb	sy
 80148ae:	60fb      	str	r3, [r7, #12]
}
 80148b0:	bf00      	nop
 80148b2:	bf00      	nop
 80148b4:	e7fd      	b.n	80148b2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80148b6:	693b      	ldr	r3, [r7, #16]
 80148b8:	3318      	adds	r3, #24
 80148ba:	4618      	mov	r0, r3
 80148bc:	f7fe ff56 	bl	801376c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80148c0:	4b1d      	ldr	r3, [pc, #116]	@ (8014938 <xTaskRemoveFromEventList+0xb0>)
 80148c2:	681b      	ldr	r3, [r3, #0]
 80148c4:	2b00      	cmp	r3, #0
 80148c6:	d11c      	bne.n	8014902 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80148c8:	693b      	ldr	r3, [r7, #16]
 80148ca:	3304      	adds	r3, #4
 80148cc:	4618      	mov	r0, r3
 80148ce:	f7fe ff4d 	bl	801376c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80148d2:	693b      	ldr	r3, [r7, #16]
 80148d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80148d6:	2201      	movs	r2, #1
 80148d8:	409a      	lsls	r2, r3
 80148da:	4b18      	ldr	r3, [pc, #96]	@ (801493c <xTaskRemoveFromEventList+0xb4>)
 80148dc:	681b      	ldr	r3, [r3, #0]
 80148de:	4313      	orrs	r3, r2
 80148e0:	4a16      	ldr	r2, [pc, #88]	@ (801493c <xTaskRemoveFromEventList+0xb4>)
 80148e2:	6013      	str	r3, [r2, #0]
 80148e4:	693b      	ldr	r3, [r7, #16]
 80148e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80148e8:	4613      	mov	r3, r2
 80148ea:	009b      	lsls	r3, r3, #2
 80148ec:	4413      	add	r3, r2
 80148ee:	009b      	lsls	r3, r3, #2
 80148f0:	4a13      	ldr	r2, [pc, #76]	@ (8014940 <xTaskRemoveFromEventList+0xb8>)
 80148f2:	441a      	add	r2, r3
 80148f4:	693b      	ldr	r3, [r7, #16]
 80148f6:	3304      	adds	r3, #4
 80148f8:	4619      	mov	r1, r3
 80148fa:	4610      	mov	r0, r2
 80148fc:	f7fe fed9 	bl	80136b2 <vListInsertEnd>
 8014900:	e005      	b.n	801490e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8014902:	693b      	ldr	r3, [r7, #16]
 8014904:	3318      	adds	r3, #24
 8014906:	4619      	mov	r1, r3
 8014908:	480e      	ldr	r0, [pc, #56]	@ (8014944 <xTaskRemoveFromEventList+0xbc>)
 801490a:	f7fe fed2 	bl	80136b2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801490e:	693b      	ldr	r3, [r7, #16]
 8014910:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014912:	4b0d      	ldr	r3, [pc, #52]	@ (8014948 <xTaskRemoveFromEventList+0xc0>)
 8014914:	681b      	ldr	r3, [r3, #0]
 8014916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014918:	429a      	cmp	r2, r3
 801491a:	d905      	bls.n	8014928 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801491c:	2301      	movs	r3, #1
 801491e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8014920:	4b0a      	ldr	r3, [pc, #40]	@ (801494c <xTaskRemoveFromEventList+0xc4>)
 8014922:	2201      	movs	r2, #1
 8014924:	601a      	str	r2, [r3, #0]
 8014926:	e001      	b.n	801492c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8014928:	2300      	movs	r3, #0
 801492a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801492c:	697b      	ldr	r3, [r7, #20]
}
 801492e:	4618      	mov	r0, r3
 8014930:	3718      	adds	r7, #24
 8014932:	46bd      	mov	sp, r7
 8014934:	bd80      	pop	{r7, pc}
 8014936:	bf00      	nop
 8014938:	240029ec 	.word	0x240029ec
 801493c:	240029cc 	.word	0x240029cc
 8014940:	240028c8 	.word	0x240028c8
 8014944:	24002984 	.word	0x24002984
 8014948:	240028c4 	.word	0x240028c4
 801494c:	240029d8 	.word	0x240029d8

08014950 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8014950:	b480      	push	{r7}
 8014952:	b083      	sub	sp, #12
 8014954:	af00      	add	r7, sp, #0
 8014956:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8014958:	4b06      	ldr	r3, [pc, #24]	@ (8014974 <vTaskInternalSetTimeOutState+0x24>)
 801495a:	681a      	ldr	r2, [r3, #0]
 801495c:	687b      	ldr	r3, [r7, #4]
 801495e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8014960:	4b05      	ldr	r3, [pc, #20]	@ (8014978 <vTaskInternalSetTimeOutState+0x28>)
 8014962:	681a      	ldr	r2, [r3, #0]
 8014964:	687b      	ldr	r3, [r7, #4]
 8014966:	605a      	str	r2, [r3, #4]
}
 8014968:	bf00      	nop
 801496a:	370c      	adds	r7, #12
 801496c:	46bd      	mov	sp, r7
 801496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014972:	4770      	bx	lr
 8014974:	240029dc 	.word	0x240029dc
 8014978:	240029c8 	.word	0x240029c8

0801497c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801497c:	b580      	push	{r7, lr}
 801497e:	b088      	sub	sp, #32
 8014980:	af00      	add	r7, sp, #0
 8014982:	6078      	str	r0, [r7, #4]
 8014984:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8014986:	687b      	ldr	r3, [r7, #4]
 8014988:	2b00      	cmp	r3, #0
 801498a:	d10b      	bne.n	80149a4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 801498c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014990:	f383 8811 	msr	BASEPRI, r3
 8014994:	f3bf 8f6f 	isb	sy
 8014998:	f3bf 8f4f 	dsb	sy
 801499c:	613b      	str	r3, [r7, #16]
}
 801499e:	bf00      	nop
 80149a0:	bf00      	nop
 80149a2:	e7fd      	b.n	80149a0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80149a4:	683b      	ldr	r3, [r7, #0]
 80149a6:	2b00      	cmp	r3, #0
 80149a8:	d10b      	bne.n	80149c2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80149aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80149ae:	f383 8811 	msr	BASEPRI, r3
 80149b2:	f3bf 8f6f 	isb	sy
 80149b6:	f3bf 8f4f 	dsb	sy
 80149ba:	60fb      	str	r3, [r7, #12]
}
 80149bc:	bf00      	nop
 80149be:	bf00      	nop
 80149c0:	e7fd      	b.n	80149be <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80149c2:	f000 fc79 	bl	80152b8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80149c6:	4b1d      	ldr	r3, [pc, #116]	@ (8014a3c <xTaskCheckForTimeOut+0xc0>)
 80149c8:	681b      	ldr	r3, [r3, #0]
 80149ca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80149cc:	687b      	ldr	r3, [r7, #4]
 80149ce:	685b      	ldr	r3, [r3, #4]
 80149d0:	69ba      	ldr	r2, [r7, #24]
 80149d2:	1ad3      	subs	r3, r2, r3
 80149d4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80149d6:	683b      	ldr	r3, [r7, #0]
 80149d8:	681b      	ldr	r3, [r3, #0]
 80149da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80149de:	d102      	bne.n	80149e6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80149e0:	2300      	movs	r3, #0
 80149e2:	61fb      	str	r3, [r7, #28]
 80149e4:	e023      	b.n	8014a2e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80149e6:	687b      	ldr	r3, [r7, #4]
 80149e8:	681a      	ldr	r2, [r3, #0]
 80149ea:	4b15      	ldr	r3, [pc, #84]	@ (8014a40 <xTaskCheckForTimeOut+0xc4>)
 80149ec:	681b      	ldr	r3, [r3, #0]
 80149ee:	429a      	cmp	r2, r3
 80149f0:	d007      	beq.n	8014a02 <xTaskCheckForTimeOut+0x86>
 80149f2:	687b      	ldr	r3, [r7, #4]
 80149f4:	685b      	ldr	r3, [r3, #4]
 80149f6:	69ba      	ldr	r2, [r7, #24]
 80149f8:	429a      	cmp	r2, r3
 80149fa:	d302      	bcc.n	8014a02 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80149fc:	2301      	movs	r3, #1
 80149fe:	61fb      	str	r3, [r7, #28]
 8014a00:	e015      	b.n	8014a2e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8014a02:	683b      	ldr	r3, [r7, #0]
 8014a04:	681b      	ldr	r3, [r3, #0]
 8014a06:	697a      	ldr	r2, [r7, #20]
 8014a08:	429a      	cmp	r2, r3
 8014a0a:	d20b      	bcs.n	8014a24 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8014a0c:	683b      	ldr	r3, [r7, #0]
 8014a0e:	681a      	ldr	r2, [r3, #0]
 8014a10:	697b      	ldr	r3, [r7, #20]
 8014a12:	1ad2      	subs	r2, r2, r3
 8014a14:	683b      	ldr	r3, [r7, #0]
 8014a16:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8014a18:	6878      	ldr	r0, [r7, #4]
 8014a1a:	f7ff ff99 	bl	8014950 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8014a1e:	2300      	movs	r3, #0
 8014a20:	61fb      	str	r3, [r7, #28]
 8014a22:	e004      	b.n	8014a2e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8014a24:	683b      	ldr	r3, [r7, #0]
 8014a26:	2200      	movs	r2, #0
 8014a28:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8014a2a:	2301      	movs	r3, #1
 8014a2c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8014a2e:	f000 fc75 	bl	801531c <vPortExitCritical>

	return xReturn;
 8014a32:	69fb      	ldr	r3, [r7, #28]
}
 8014a34:	4618      	mov	r0, r3
 8014a36:	3720      	adds	r7, #32
 8014a38:	46bd      	mov	sp, r7
 8014a3a:	bd80      	pop	{r7, pc}
 8014a3c:	240029c8 	.word	0x240029c8
 8014a40:	240029dc 	.word	0x240029dc

08014a44 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8014a44:	b480      	push	{r7}
 8014a46:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8014a48:	4b03      	ldr	r3, [pc, #12]	@ (8014a58 <vTaskMissedYield+0x14>)
 8014a4a:	2201      	movs	r2, #1
 8014a4c:	601a      	str	r2, [r3, #0]
}
 8014a4e:	bf00      	nop
 8014a50:	46bd      	mov	sp, r7
 8014a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a56:	4770      	bx	lr
 8014a58:	240029d8 	.word	0x240029d8

08014a5c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8014a5c:	b580      	push	{r7, lr}
 8014a5e:	b082      	sub	sp, #8
 8014a60:	af00      	add	r7, sp, #0
 8014a62:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8014a64:	f000 f852 	bl	8014b0c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8014a68:	4b06      	ldr	r3, [pc, #24]	@ (8014a84 <prvIdleTask+0x28>)
 8014a6a:	681b      	ldr	r3, [r3, #0]
 8014a6c:	2b01      	cmp	r3, #1
 8014a6e:	d9f9      	bls.n	8014a64 <prvIdleTask+0x8>
			{
				taskYIELD();
 8014a70:	4b05      	ldr	r3, [pc, #20]	@ (8014a88 <prvIdleTask+0x2c>)
 8014a72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014a76:	601a      	str	r2, [r3, #0]
 8014a78:	f3bf 8f4f 	dsb	sy
 8014a7c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8014a80:	e7f0      	b.n	8014a64 <prvIdleTask+0x8>
 8014a82:	bf00      	nop
 8014a84:	240028c8 	.word	0x240028c8
 8014a88:	e000ed04 	.word	0xe000ed04

08014a8c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8014a8c:	b580      	push	{r7, lr}
 8014a8e:	b082      	sub	sp, #8
 8014a90:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8014a92:	2300      	movs	r3, #0
 8014a94:	607b      	str	r3, [r7, #4]
 8014a96:	e00c      	b.n	8014ab2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8014a98:	687a      	ldr	r2, [r7, #4]
 8014a9a:	4613      	mov	r3, r2
 8014a9c:	009b      	lsls	r3, r3, #2
 8014a9e:	4413      	add	r3, r2
 8014aa0:	009b      	lsls	r3, r3, #2
 8014aa2:	4a12      	ldr	r2, [pc, #72]	@ (8014aec <prvInitialiseTaskLists+0x60>)
 8014aa4:	4413      	add	r3, r2
 8014aa6:	4618      	mov	r0, r3
 8014aa8:	f7fe fdd6 	bl	8013658 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8014aac:	687b      	ldr	r3, [r7, #4]
 8014aae:	3301      	adds	r3, #1
 8014ab0:	607b      	str	r3, [r7, #4]
 8014ab2:	687b      	ldr	r3, [r7, #4]
 8014ab4:	2b06      	cmp	r3, #6
 8014ab6:	d9ef      	bls.n	8014a98 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8014ab8:	480d      	ldr	r0, [pc, #52]	@ (8014af0 <prvInitialiseTaskLists+0x64>)
 8014aba:	f7fe fdcd 	bl	8013658 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8014abe:	480d      	ldr	r0, [pc, #52]	@ (8014af4 <prvInitialiseTaskLists+0x68>)
 8014ac0:	f7fe fdca 	bl	8013658 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8014ac4:	480c      	ldr	r0, [pc, #48]	@ (8014af8 <prvInitialiseTaskLists+0x6c>)
 8014ac6:	f7fe fdc7 	bl	8013658 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8014aca:	480c      	ldr	r0, [pc, #48]	@ (8014afc <prvInitialiseTaskLists+0x70>)
 8014acc:	f7fe fdc4 	bl	8013658 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8014ad0:	480b      	ldr	r0, [pc, #44]	@ (8014b00 <prvInitialiseTaskLists+0x74>)
 8014ad2:	f7fe fdc1 	bl	8013658 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8014ad6:	4b0b      	ldr	r3, [pc, #44]	@ (8014b04 <prvInitialiseTaskLists+0x78>)
 8014ad8:	4a05      	ldr	r2, [pc, #20]	@ (8014af0 <prvInitialiseTaskLists+0x64>)
 8014ada:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8014adc:	4b0a      	ldr	r3, [pc, #40]	@ (8014b08 <prvInitialiseTaskLists+0x7c>)
 8014ade:	4a05      	ldr	r2, [pc, #20]	@ (8014af4 <prvInitialiseTaskLists+0x68>)
 8014ae0:	601a      	str	r2, [r3, #0]
}
 8014ae2:	bf00      	nop
 8014ae4:	3708      	adds	r7, #8
 8014ae6:	46bd      	mov	sp, r7
 8014ae8:	bd80      	pop	{r7, pc}
 8014aea:	bf00      	nop
 8014aec:	240028c8 	.word	0x240028c8
 8014af0:	24002954 	.word	0x24002954
 8014af4:	24002968 	.word	0x24002968
 8014af8:	24002984 	.word	0x24002984
 8014afc:	24002998 	.word	0x24002998
 8014b00:	240029b0 	.word	0x240029b0
 8014b04:	2400297c 	.word	0x2400297c
 8014b08:	24002980 	.word	0x24002980

08014b0c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8014b0c:	b580      	push	{r7, lr}
 8014b0e:	b082      	sub	sp, #8
 8014b10:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014b12:	e019      	b.n	8014b48 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8014b14:	f000 fbd0 	bl	80152b8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014b18:	4b10      	ldr	r3, [pc, #64]	@ (8014b5c <prvCheckTasksWaitingTermination+0x50>)
 8014b1a:	68db      	ldr	r3, [r3, #12]
 8014b1c:	68db      	ldr	r3, [r3, #12]
 8014b1e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014b20:	687b      	ldr	r3, [r7, #4]
 8014b22:	3304      	adds	r3, #4
 8014b24:	4618      	mov	r0, r3
 8014b26:	f7fe fe21 	bl	801376c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8014b2a:	4b0d      	ldr	r3, [pc, #52]	@ (8014b60 <prvCheckTasksWaitingTermination+0x54>)
 8014b2c:	681b      	ldr	r3, [r3, #0]
 8014b2e:	3b01      	subs	r3, #1
 8014b30:	4a0b      	ldr	r2, [pc, #44]	@ (8014b60 <prvCheckTasksWaitingTermination+0x54>)
 8014b32:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8014b34:	4b0b      	ldr	r3, [pc, #44]	@ (8014b64 <prvCheckTasksWaitingTermination+0x58>)
 8014b36:	681b      	ldr	r3, [r3, #0]
 8014b38:	3b01      	subs	r3, #1
 8014b3a:	4a0a      	ldr	r2, [pc, #40]	@ (8014b64 <prvCheckTasksWaitingTermination+0x58>)
 8014b3c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8014b3e:	f000 fbed 	bl	801531c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8014b42:	6878      	ldr	r0, [r7, #4]
 8014b44:	f000 f810 	bl	8014b68 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014b48:	4b06      	ldr	r3, [pc, #24]	@ (8014b64 <prvCheckTasksWaitingTermination+0x58>)
 8014b4a:	681b      	ldr	r3, [r3, #0]
 8014b4c:	2b00      	cmp	r3, #0
 8014b4e:	d1e1      	bne.n	8014b14 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8014b50:	bf00      	nop
 8014b52:	bf00      	nop
 8014b54:	3708      	adds	r7, #8
 8014b56:	46bd      	mov	sp, r7
 8014b58:	bd80      	pop	{r7, pc}
 8014b5a:	bf00      	nop
 8014b5c:	24002998 	.word	0x24002998
 8014b60:	240029c4 	.word	0x240029c4
 8014b64:	240029ac 	.word	0x240029ac

08014b68 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8014b68:	b580      	push	{r7, lr}
 8014b6a:	b084      	sub	sp, #16
 8014b6c:	af00      	add	r7, sp, #0
 8014b6e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8014b70:	687b      	ldr	r3, [r7, #4]
 8014b72:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8014b76:	2b00      	cmp	r3, #0
 8014b78:	d108      	bne.n	8014b8c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8014b7a:	687b      	ldr	r3, [r7, #4]
 8014b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014b7e:	4618      	mov	r0, r3
 8014b80:	f000 fd8a 	bl	8015698 <vPortFree>
				vPortFree( pxTCB );
 8014b84:	6878      	ldr	r0, [r7, #4]
 8014b86:	f000 fd87 	bl	8015698 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8014b8a:	e019      	b.n	8014bc0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8014b8c:	687b      	ldr	r3, [r7, #4]
 8014b8e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8014b92:	2b01      	cmp	r3, #1
 8014b94:	d103      	bne.n	8014b9e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8014b96:	6878      	ldr	r0, [r7, #4]
 8014b98:	f000 fd7e 	bl	8015698 <vPortFree>
	}
 8014b9c:	e010      	b.n	8014bc0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8014b9e:	687b      	ldr	r3, [r7, #4]
 8014ba0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8014ba4:	2b02      	cmp	r3, #2
 8014ba6:	d00b      	beq.n	8014bc0 <prvDeleteTCB+0x58>
	__asm volatile
 8014ba8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014bac:	f383 8811 	msr	BASEPRI, r3
 8014bb0:	f3bf 8f6f 	isb	sy
 8014bb4:	f3bf 8f4f 	dsb	sy
 8014bb8:	60fb      	str	r3, [r7, #12]
}
 8014bba:	bf00      	nop
 8014bbc:	bf00      	nop
 8014bbe:	e7fd      	b.n	8014bbc <prvDeleteTCB+0x54>
	}
 8014bc0:	bf00      	nop
 8014bc2:	3710      	adds	r7, #16
 8014bc4:	46bd      	mov	sp, r7
 8014bc6:	bd80      	pop	{r7, pc}

08014bc8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8014bc8:	b480      	push	{r7}
 8014bca:	b083      	sub	sp, #12
 8014bcc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014bce:	4b0c      	ldr	r3, [pc, #48]	@ (8014c00 <prvResetNextTaskUnblockTime+0x38>)
 8014bd0:	681b      	ldr	r3, [r3, #0]
 8014bd2:	681b      	ldr	r3, [r3, #0]
 8014bd4:	2b00      	cmp	r3, #0
 8014bd6:	d104      	bne.n	8014be2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8014bd8:	4b0a      	ldr	r3, [pc, #40]	@ (8014c04 <prvResetNextTaskUnblockTime+0x3c>)
 8014bda:	f04f 32ff 	mov.w	r2, #4294967295
 8014bde:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8014be0:	e008      	b.n	8014bf4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014be2:	4b07      	ldr	r3, [pc, #28]	@ (8014c00 <prvResetNextTaskUnblockTime+0x38>)
 8014be4:	681b      	ldr	r3, [r3, #0]
 8014be6:	68db      	ldr	r3, [r3, #12]
 8014be8:	68db      	ldr	r3, [r3, #12]
 8014bea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8014bec:	687b      	ldr	r3, [r7, #4]
 8014bee:	685b      	ldr	r3, [r3, #4]
 8014bf0:	4a04      	ldr	r2, [pc, #16]	@ (8014c04 <prvResetNextTaskUnblockTime+0x3c>)
 8014bf2:	6013      	str	r3, [r2, #0]
}
 8014bf4:	bf00      	nop
 8014bf6:	370c      	adds	r7, #12
 8014bf8:	46bd      	mov	sp, r7
 8014bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bfe:	4770      	bx	lr
 8014c00:	2400297c 	.word	0x2400297c
 8014c04:	240029e4 	.word	0x240029e4

08014c08 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8014c08:	b480      	push	{r7}
 8014c0a:	b083      	sub	sp, #12
 8014c0c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8014c0e:	4b0b      	ldr	r3, [pc, #44]	@ (8014c3c <xTaskGetSchedulerState+0x34>)
 8014c10:	681b      	ldr	r3, [r3, #0]
 8014c12:	2b00      	cmp	r3, #0
 8014c14:	d102      	bne.n	8014c1c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8014c16:	2301      	movs	r3, #1
 8014c18:	607b      	str	r3, [r7, #4]
 8014c1a:	e008      	b.n	8014c2e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014c1c:	4b08      	ldr	r3, [pc, #32]	@ (8014c40 <xTaskGetSchedulerState+0x38>)
 8014c1e:	681b      	ldr	r3, [r3, #0]
 8014c20:	2b00      	cmp	r3, #0
 8014c22:	d102      	bne.n	8014c2a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8014c24:	2302      	movs	r3, #2
 8014c26:	607b      	str	r3, [r7, #4]
 8014c28:	e001      	b.n	8014c2e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8014c2a:	2300      	movs	r3, #0
 8014c2c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8014c2e:	687b      	ldr	r3, [r7, #4]
	}
 8014c30:	4618      	mov	r0, r3
 8014c32:	370c      	adds	r7, #12
 8014c34:	46bd      	mov	sp, r7
 8014c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c3a:	4770      	bx	lr
 8014c3c:	240029d0 	.word	0x240029d0
 8014c40:	240029ec 	.word	0x240029ec

08014c44 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8014c44:	b580      	push	{r7, lr}
 8014c46:	b084      	sub	sp, #16
 8014c48:	af00      	add	r7, sp, #0
 8014c4a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8014c4c:	687b      	ldr	r3, [r7, #4]
 8014c4e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8014c50:	2300      	movs	r3, #0
 8014c52:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8014c54:	687b      	ldr	r3, [r7, #4]
 8014c56:	2b00      	cmp	r3, #0
 8014c58:	d05e      	beq.n	8014d18 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8014c5a:	68bb      	ldr	r3, [r7, #8]
 8014c5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014c5e:	4b31      	ldr	r3, [pc, #196]	@ (8014d24 <xTaskPriorityInherit+0xe0>)
 8014c60:	681b      	ldr	r3, [r3, #0]
 8014c62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014c64:	429a      	cmp	r2, r3
 8014c66:	d24e      	bcs.n	8014d06 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8014c68:	68bb      	ldr	r3, [r7, #8]
 8014c6a:	699b      	ldr	r3, [r3, #24]
 8014c6c:	2b00      	cmp	r3, #0
 8014c6e:	db06      	blt.n	8014c7e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014c70:	4b2c      	ldr	r3, [pc, #176]	@ (8014d24 <xTaskPriorityInherit+0xe0>)
 8014c72:	681b      	ldr	r3, [r3, #0]
 8014c74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014c76:	f1c3 0207 	rsb	r2, r3, #7
 8014c7a:	68bb      	ldr	r3, [r7, #8]
 8014c7c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8014c7e:	68bb      	ldr	r3, [r7, #8]
 8014c80:	6959      	ldr	r1, [r3, #20]
 8014c82:	68bb      	ldr	r3, [r7, #8]
 8014c84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014c86:	4613      	mov	r3, r2
 8014c88:	009b      	lsls	r3, r3, #2
 8014c8a:	4413      	add	r3, r2
 8014c8c:	009b      	lsls	r3, r3, #2
 8014c8e:	4a26      	ldr	r2, [pc, #152]	@ (8014d28 <xTaskPriorityInherit+0xe4>)
 8014c90:	4413      	add	r3, r2
 8014c92:	4299      	cmp	r1, r3
 8014c94:	d12f      	bne.n	8014cf6 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014c96:	68bb      	ldr	r3, [r7, #8]
 8014c98:	3304      	adds	r3, #4
 8014c9a:	4618      	mov	r0, r3
 8014c9c:	f7fe fd66 	bl	801376c <uxListRemove>
 8014ca0:	4603      	mov	r3, r0
 8014ca2:	2b00      	cmp	r3, #0
 8014ca4:	d10a      	bne.n	8014cbc <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8014ca6:	68bb      	ldr	r3, [r7, #8]
 8014ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014caa:	2201      	movs	r2, #1
 8014cac:	fa02 f303 	lsl.w	r3, r2, r3
 8014cb0:	43da      	mvns	r2, r3
 8014cb2:	4b1e      	ldr	r3, [pc, #120]	@ (8014d2c <xTaskPriorityInherit+0xe8>)
 8014cb4:	681b      	ldr	r3, [r3, #0]
 8014cb6:	4013      	ands	r3, r2
 8014cb8:	4a1c      	ldr	r2, [pc, #112]	@ (8014d2c <xTaskPriorityInherit+0xe8>)
 8014cba:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8014cbc:	4b19      	ldr	r3, [pc, #100]	@ (8014d24 <xTaskPriorityInherit+0xe0>)
 8014cbe:	681b      	ldr	r3, [r3, #0]
 8014cc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014cc2:	68bb      	ldr	r3, [r7, #8]
 8014cc4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8014cc6:	68bb      	ldr	r3, [r7, #8]
 8014cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014cca:	2201      	movs	r2, #1
 8014ccc:	409a      	lsls	r2, r3
 8014cce:	4b17      	ldr	r3, [pc, #92]	@ (8014d2c <xTaskPriorityInherit+0xe8>)
 8014cd0:	681b      	ldr	r3, [r3, #0]
 8014cd2:	4313      	orrs	r3, r2
 8014cd4:	4a15      	ldr	r2, [pc, #84]	@ (8014d2c <xTaskPriorityInherit+0xe8>)
 8014cd6:	6013      	str	r3, [r2, #0]
 8014cd8:	68bb      	ldr	r3, [r7, #8]
 8014cda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014cdc:	4613      	mov	r3, r2
 8014cde:	009b      	lsls	r3, r3, #2
 8014ce0:	4413      	add	r3, r2
 8014ce2:	009b      	lsls	r3, r3, #2
 8014ce4:	4a10      	ldr	r2, [pc, #64]	@ (8014d28 <xTaskPriorityInherit+0xe4>)
 8014ce6:	441a      	add	r2, r3
 8014ce8:	68bb      	ldr	r3, [r7, #8]
 8014cea:	3304      	adds	r3, #4
 8014cec:	4619      	mov	r1, r3
 8014cee:	4610      	mov	r0, r2
 8014cf0:	f7fe fcdf 	bl	80136b2 <vListInsertEnd>
 8014cf4:	e004      	b.n	8014d00 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8014cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8014d24 <xTaskPriorityInherit+0xe0>)
 8014cf8:	681b      	ldr	r3, [r3, #0]
 8014cfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014cfc:	68bb      	ldr	r3, [r7, #8]
 8014cfe:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8014d00:	2301      	movs	r3, #1
 8014d02:	60fb      	str	r3, [r7, #12]
 8014d04:	e008      	b.n	8014d18 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8014d06:	68bb      	ldr	r3, [r7, #8]
 8014d08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8014d0a:	4b06      	ldr	r3, [pc, #24]	@ (8014d24 <xTaskPriorityInherit+0xe0>)
 8014d0c:	681b      	ldr	r3, [r3, #0]
 8014d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014d10:	429a      	cmp	r2, r3
 8014d12:	d201      	bcs.n	8014d18 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8014d14:	2301      	movs	r3, #1
 8014d16:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8014d18:	68fb      	ldr	r3, [r7, #12]
	}
 8014d1a:	4618      	mov	r0, r3
 8014d1c:	3710      	adds	r7, #16
 8014d1e:	46bd      	mov	sp, r7
 8014d20:	bd80      	pop	{r7, pc}
 8014d22:	bf00      	nop
 8014d24:	240028c4 	.word	0x240028c4
 8014d28:	240028c8 	.word	0x240028c8
 8014d2c:	240029cc 	.word	0x240029cc

08014d30 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8014d30:	b580      	push	{r7, lr}
 8014d32:	b086      	sub	sp, #24
 8014d34:	af00      	add	r7, sp, #0
 8014d36:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8014d38:	687b      	ldr	r3, [r7, #4]
 8014d3a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8014d3c:	2300      	movs	r3, #0
 8014d3e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8014d40:	687b      	ldr	r3, [r7, #4]
 8014d42:	2b00      	cmp	r3, #0
 8014d44:	d070      	beq.n	8014e28 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8014d46:	4b3b      	ldr	r3, [pc, #236]	@ (8014e34 <xTaskPriorityDisinherit+0x104>)
 8014d48:	681b      	ldr	r3, [r3, #0]
 8014d4a:	693a      	ldr	r2, [r7, #16]
 8014d4c:	429a      	cmp	r2, r3
 8014d4e:	d00b      	beq.n	8014d68 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8014d50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014d54:	f383 8811 	msr	BASEPRI, r3
 8014d58:	f3bf 8f6f 	isb	sy
 8014d5c:	f3bf 8f4f 	dsb	sy
 8014d60:	60fb      	str	r3, [r7, #12]
}
 8014d62:	bf00      	nop
 8014d64:	bf00      	nop
 8014d66:	e7fd      	b.n	8014d64 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8014d68:	693b      	ldr	r3, [r7, #16]
 8014d6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8014d6c:	2b00      	cmp	r3, #0
 8014d6e:	d10b      	bne.n	8014d88 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8014d70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014d74:	f383 8811 	msr	BASEPRI, r3
 8014d78:	f3bf 8f6f 	isb	sy
 8014d7c:	f3bf 8f4f 	dsb	sy
 8014d80:	60bb      	str	r3, [r7, #8]
}
 8014d82:	bf00      	nop
 8014d84:	bf00      	nop
 8014d86:	e7fd      	b.n	8014d84 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8014d88:	693b      	ldr	r3, [r7, #16]
 8014d8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8014d8c:	1e5a      	subs	r2, r3, #1
 8014d8e:	693b      	ldr	r3, [r7, #16]
 8014d90:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8014d92:	693b      	ldr	r3, [r7, #16]
 8014d94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014d96:	693b      	ldr	r3, [r7, #16]
 8014d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014d9a:	429a      	cmp	r2, r3
 8014d9c:	d044      	beq.n	8014e28 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8014d9e:	693b      	ldr	r3, [r7, #16]
 8014da0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8014da2:	2b00      	cmp	r3, #0
 8014da4:	d140      	bne.n	8014e28 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014da6:	693b      	ldr	r3, [r7, #16]
 8014da8:	3304      	adds	r3, #4
 8014daa:	4618      	mov	r0, r3
 8014dac:	f7fe fcde 	bl	801376c <uxListRemove>
 8014db0:	4603      	mov	r3, r0
 8014db2:	2b00      	cmp	r3, #0
 8014db4:	d115      	bne.n	8014de2 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8014db6:	693b      	ldr	r3, [r7, #16]
 8014db8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014dba:	491f      	ldr	r1, [pc, #124]	@ (8014e38 <xTaskPriorityDisinherit+0x108>)
 8014dbc:	4613      	mov	r3, r2
 8014dbe:	009b      	lsls	r3, r3, #2
 8014dc0:	4413      	add	r3, r2
 8014dc2:	009b      	lsls	r3, r3, #2
 8014dc4:	440b      	add	r3, r1
 8014dc6:	681b      	ldr	r3, [r3, #0]
 8014dc8:	2b00      	cmp	r3, #0
 8014dca:	d10a      	bne.n	8014de2 <xTaskPriorityDisinherit+0xb2>
 8014dcc:	693b      	ldr	r3, [r7, #16]
 8014dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014dd0:	2201      	movs	r2, #1
 8014dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8014dd6:	43da      	mvns	r2, r3
 8014dd8:	4b18      	ldr	r3, [pc, #96]	@ (8014e3c <xTaskPriorityDisinherit+0x10c>)
 8014dda:	681b      	ldr	r3, [r3, #0]
 8014ddc:	4013      	ands	r3, r2
 8014dde:	4a17      	ldr	r2, [pc, #92]	@ (8014e3c <xTaskPriorityDisinherit+0x10c>)
 8014de0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8014de2:	693b      	ldr	r3, [r7, #16]
 8014de4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8014de6:	693b      	ldr	r3, [r7, #16]
 8014de8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014dea:	693b      	ldr	r3, [r7, #16]
 8014dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014dee:	f1c3 0207 	rsb	r2, r3, #7
 8014df2:	693b      	ldr	r3, [r7, #16]
 8014df4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8014df6:	693b      	ldr	r3, [r7, #16]
 8014df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014dfa:	2201      	movs	r2, #1
 8014dfc:	409a      	lsls	r2, r3
 8014dfe:	4b0f      	ldr	r3, [pc, #60]	@ (8014e3c <xTaskPriorityDisinherit+0x10c>)
 8014e00:	681b      	ldr	r3, [r3, #0]
 8014e02:	4313      	orrs	r3, r2
 8014e04:	4a0d      	ldr	r2, [pc, #52]	@ (8014e3c <xTaskPriorityDisinherit+0x10c>)
 8014e06:	6013      	str	r3, [r2, #0]
 8014e08:	693b      	ldr	r3, [r7, #16]
 8014e0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014e0c:	4613      	mov	r3, r2
 8014e0e:	009b      	lsls	r3, r3, #2
 8014e10:	4413      	add	r3, r2
 8014e12:	009b      	lsls	r3, r3, #2
 8014e14:	4a08      	ldr	r2, [pc, #32]	@ (8014e38 <xTaskPriorityDisinherit+0x108>)
 8014e16:	441a      	add	r2, r3
 8014e18:	693b      	ldr	r3, [r7, #16]
 8014e1a:	3304      	adds	r3, #4
 8014e1c:	4619      	mov	r1, r3
 8014e1e:	4610      	mov	r0, r2
 8014e20:	f7fe fc47 	bl	80136b2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8014e24:	2301      	movs	r3, #1
 8014e26:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8014e28:	697b      	ldr	r3, [r7, #20]
	}
 8014e2a:	4618      	mov	r0, r3
 8014e2c:	3718      	adds	r7, #24
 8014e2e:	46bd      	mov	sp, r7
 8014e30:	bd80      	pop	{r7, pc}
 8014e32:	bf00      	nop
 8014e34:	240028c4 	.word	0x240028c4
 8014e38:	240028c8 	.word	0x240028c8
 8014e3c:	240029cc 	.word	0x240029cc

08014e40 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8014e40:	b580      	push	{r7, lr}
 8014e42:	b088      	sub	sp, #32
 8014e44:	af00      	add	r7, sp, #0
 8014e46:	6078      	str	r0, [r7, #4]
 8014e48:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8014e4a:	687b      	ldr	r3, [r7, #4]
 8014e4c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8014e4e:	2301      	movs	r3, #1
 8014e50:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8014e52:	687b      	ldr	r3, [r7, #4]
 8014e54:	2b00      	cmp	r3, #0
 8014e56:	d079      	beq.n	8014f4c <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8014e58:	69bb      	ldr	r3, [r7, #24]
 8014e5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8014e5c:	2b00      	cmp	r3, #0
 8014e5e:	d10b      	bne.n	8014e78 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8014e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014e64:	f383 8811 	msr	BASEPRI, r3
 8014e68:	f3bf 8f6f 	isb	sy
 8014e6c:	f3bf 8f4f 	dsb	sy
 8014e70:	60fb      	str	r3, [r7, #12]
}
 8014e72:	bf00      	nop
 8014e74:	bf00      	nop
 8014e76:	e7fd      	b.n	8014e74 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8014e78:	69bb      	ldr	r3, [r7, #24]
 8014e7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014e7c:	683a      	ldr	r2, [r7, #0]
 8014e7e:	429a      	cmp	r2, r3
 8014e80:	d902      	bls.n	8014e88 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8014e82:	683b      	ldr	r3, [r7, #0]
 8014e84:	61fb      	str	r3, [r7, #28]
 8014e86:	e002      	b.n	8014e8e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8014e88:	69bb      	ldr	r3, [r7, #24]
 8014e8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014e8c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8014e8e:	69bb      	ldr	r3, [r7, #24]
 8014e90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014e92:	69fa      	ldr	r2, [r7, #28]
 8014e94:	429a      	cmp	r2, r3
 8014e96:	d059      	beq.n	8014f4c <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8014e98:	69bb      	ldr	r3, [r7, #24]
 8014e9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8014e9c:	697a      	ldr	r2, [r7, #20]
 8014e9e:	429a      	cmp	r2, r3
 8014ea0:	d154      	bne.n	8014f4c <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8014ea2:	4b2c      	ldr	r3, [pc, #176]	@ (8014f54 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8014ea4:	681b      	ldr	r3, [r3, #0]
 8014ea6:	69ba      	ldr	r2, [r7, #24]
 8014ea8:	429a      	cmp	r2, r3
 8014eaa:	d10b      	bne.n	8014ec4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8014eac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014eb0:	f383 8811 	msr	BASEPRI, r3
 8014eb4:	f3bf 8f6f 	isb	sy
 8014eb8:	f3bf 8f4f 	dsb	sy
 8014ebc:	60bb      	str	r3, [r7, #8]
}
 8014ebe:	bf00      	nop
 8014ec0:	bf00      	nop
 8014ec2:	e7fd      	b.n	8014ec0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8014ec4:	69bb      	ldr	r3, [r7, #24]
 8014ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014ec8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8014eca:	69bb      	ldr	r3, [r7, #24]
 8014ecc:	69fa      	ldr	r2, [r7, #28]
 8014ece:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8014ed0:	69bb      	ldr	r3, [r7, #24]
 8014ed2:	699b      	ldr	r3, [r3, #24]
 8014ed4:	2b00      	cmp	r3, #0
 8014ed6:	db04      	blt.n	8014ee2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014ed8:	69fb      	ldr	r3, [r7, #28]
 8014eda:	f1c3 0207 	rsb	r2, r3, #7
 8014ede:	69bb      	ldr	r3, [r7, #24]
 8014ee0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8014ee2:	69bb      	ldr	r3, [r7, #24]
 8014ee4:	6959      	ldr	r1, [r3, #20]
 8014ee6:	693a      	ldr	r2, [r7, #16]
 8014ee8:	4613      	mov	r3, r2
 8014eea:	009b      	lsls	r3, r3, #2
 8014eec:	4413      	add	r3, r2
 8014eee:	009b      	lsls	r3, r3, #2
 8014ef0:	4a19      	ldr	r2, [pc, #100]	@ (8014f58 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8014ef2:	4413      	add	r3, r2
 8014ef4:	4299      	cmp	r1, r3
 8014ef6:	d129      	bne.n	8014f4c <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014ef8:	69bb      	ldr	r3, [r7, #24]
 8014efa:	3304      	adds	r3, #4
 8014efc:	4618      	mov	r0, r3
 8014efe:	f7fe fc35 	bl	801376c <uxListRemove>
 8014f02:	4603      	mov	r3, r0
 8014f04:	2b00      	cmp	r3, #0
 8014f06:	d10a      	bne.n	8014f1e <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8014f08:	69bb      	ldr	r3, [r7, #24]
 8014f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014f0c:	2201      	movs	r2, #1
 8014f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8014f12:	43da      	mvns	r2, r3
 8014f14:	4b11      	ldr	r3, [pc, #68]	@ (8014f5c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8014f16:	681b      	ldr	r3, [r3, #0]
 8014f18:	4013      	ands	r3, r2
 8014f1a:	4a10      	ldr	r2, [pc, #64]	@ (8014f5c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8014f1c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8014f1e:	69bb      	ldr	r3, [r7, #24]
 8014f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014f22:	2201      	movs	r2, #1
 8014f24:	409a      	lsls	r2, r3
 8014f26:	4b0d      	ldr	r3, [pc, #52]	@ (8014f5c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8014f28:	681b      	ldr	r3, [r3, #0]
 8014f2a:	4313      	orrs	r3, r2
 8014f2c:	4a0b      	ldr	r2, [pc, #44]	@ (8014f5c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8014f2e:	6013      	str	r3, [r2, #0]
 8014f30:	69bb      	ldr	r3, [r7, #24]
 8014f32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014f34:	4613      	mov	r3, r2
 8014f36:	009b      	lsls	r3, r3, #2
 8014f38:	4413      	add	r3, r2
 8014f3a:	009b      	lsls	r3, r3, #2
 8014f3c:	4a06      	ldr	r2, [pc, #24]	@ (8014f58 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8014f3e:	441a      	add	r2, r3
 8014f40:	69bb      	ldr	r3, [r7, #24]
 8014f42:	3304      	adds	r3, #4
 8014f44:	4619      	mov	r1, r3
 8014f46:	4610      	mov	r0, r2
 8014f48:	f7fe fbb3 	bl	80136b2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8014f4c:	bf00      	nop
 8014f4e:	3720      	adds	r7, #32
 8014f50:	46bd      	mov	sp, r7
 8014f52:	bd80      	pop	{r7, pc}
 8014f54:	240028c4 	.word	0x240028c4
 8014f58:	240028c8 	.word	0x240028c8
 8014f5c:	240029cc 	.word	0x240029cc

08014f60 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8014f60:	b480      	push	{r7}
 8014f62:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8014f64:	4b07      	ldr	r3, [pc, #28]	@ (8014f84 <pvTaskIncrementMutexHeldCount+0x24>)
 8014f66:	681b      	ldr	r3, [r3, #0]
 8014f68:	2b00      	cmp	r3, #0
 8014f6a:	d004      	beq.n	8014f76 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8014f6c:	4b05      	ldr	r3, [pc, #20]	@ (8014f84 <pvTaskIncrementMutexHeldCount+0x24>)
 8014f6e:	681b      	ldr	r3, [r3, #0]
 8014f70:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8014f72:	3201      	adds	r2, #1
 8014f74:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8014f76:	4b03      	ldr	r3, [pc, #12]	@ (8014f84 <pvTaskIncrementMutexHeldCount+0x24>)
 8014f78:	681b      	ldr	r3, [r3, #0]
	}
 8014f7a:	4618      	mov	r0, r3
 8014f7c:	46bd      	mov	sp, r7
 8014f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f82:	4770      	bx	lr
 8014f84:	240028c4 	.word	0x240028c4

08014f88 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8014f88:	b580      	push	{r7, lr}
 8014f8a:	b084      	sub	sp, #16
 8014f8c:	af00      	add	r7, sp, #0
 8014f8e:	6078      	str	r0, [r7, #4]
 8014f90:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8014f92:	4b29      	ldr	r3, [pc, #164]	@ (8015038 <prvAddCurrentTaskToDelayedList+0xb0>)
 8014f94:	681b      	ldr	r3, [r3, #0]
 8014f96:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014f98:	4b28      	ldr	r3, [pc, #160]	@ (801503c <prvAddCurrentTaskToDelayedList+0xb4>)
 8014f9a:	681b      	ldr	r3, [r3, #0]
 8014f9c:	3304      	adds	r3, #4
 8014f9e:	4618      	mov	r0, r3
 8014fa0:	f7fe fbe4 	bl	801376c <uxListRemove>
 8014fa4:	4603      	mov	r3, r0
 8014fa6:	2b00      	cmp	r3, #0
 8014fa8:	d10b      	bne.n	8014fc2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8014faa:	4b24      	ldr	r3, [pc, #144]	@ (801503c <prvAddCurrentTaskToDelayedList+0xb4>)
 8014fac:	681b      	ldr	r3, [r3, #0]
 8014fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014fb0:	2201      	movs	r2, #1
 8014fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8014fb6:	43da      	mvns	r2, r3
 8014fb8:	4b21      	ldr	r3, [pc, #132]	@ (8015040 <prvAddCurrentTaskToDelayedList+0xb8>)
 8014fba:	681b      	ldr	r3, [r3, #0]
 8014fbc:	4013      	ands	r3, r2
 8014fbe:	4a20      	ldr	r2, [pc, #128]	@ (8015040 <prvAddCurrentTaskToDelayedList+0xb8>)
 8014fc0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8014fc2:	687b      	ldr	r3, [r7, #4]
 8014fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014fc8:	d10a      	bne.n	8014fe0 <prvAddCurrentTaskToDelayedList+0x58>
 8014fca:	683b      	ldr	r3, [r7, #0]
 8014fcc:	2b00      	cmp	r3, #0
 8014fce:	d007      	beq.n	8014fe0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014fd0:	4b1a      	ldr	r3, [pc, #104]	@ (801503c <prvAddCurrentTaskToDelayedList+0xb4>)
 8014fd2:	681b      	ldr	r3, [r3, #0]
 8014fd4:	3304      	adds	r3, #4
 8014fd6:	4619      	mov	r1, r3
 8014fd8:	481a      	ldr	r0, [pc, #104]	@ (8015044 <prvAddCurrentTaskToDelayedList+0xbc>)
 8014fda:	f7fe fb6a 	bl	80136b2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8014fde:	e026      	b.n	801502e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8014fe0:	68fa      	ldr	r2, [r7, #12]
 8014fe2:	687b      	ldr	r3, [r7, #4]
 8014fe4:	4413      	add	r3, r2
 8014fe6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8014fe8:	4b14      	ldr	r3, [pc, #80]	@ (801503c <prvAddCurrentTaskToDelayedList+0xb4>)
 8014fea:	681b      	ldr	r3, [r3, #0]
 8014fec:	68ba      	ldr	r2, [r7, #8]
 8014fee:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8014ff0:	68ba      	ldr	r2, [r7, #8]
 8014ff2:	68fb      	ldr	r3, [r7, #12]
 8014ff4:	429a      	cmp	r2, r3
 8014ff6:	d209      	bcs.n	801500c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014ff8:	4b13      	ldr	r3, [pc, #76]	@ (8015048 <prvAddCurrentTaskToDelayedList+0xc0>)
 8014ffa:	681a      	ldr	r2, [r3, #0]
 8014ffc:	4b0f      	ldr	r3, [pc, #60]	@ (801503c <prvAddCurrentTaskToDelayedList+0xb4>)
 8014ffe:	681b      	ldr	r3, [r3, #0]
 8015000:	3304      	adds	r3, #4
 8015002:	4619      	mov	r1, r3
 8015004:	4610      	mov	r0, r2
 8015006:	f7fe fb78 	bl	80136fa <vListInsert>
}
 801500a:	e010      	b.n	801502e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801500c:	4b0f      	ldr	r3, [pc, #60]	@ (801504c <prvAddCurrentTaskToDelayedList+0xc4>)
 801500e:	681a      	ldr	r2, [r3, #0]
 8015010:	4b0a      	ldr	r3, [pc, #40]	@ (801503c <prvAddCurrentTaskToDelayedList+0xb4>)
 8015012:	681b      	ldr	r3, [r3, #0]
 8015014:	3304      	adds	r3, #4
 8015016:	4619      	mov	r1, r3
 8015018:	4610      	mov	r0, r2
 801501a:	f7fe fb6e 	bl	80136fa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801501e:	4b0c      	ldr	r3, [pc, #48]	@ (8015050 <prvAddCurrentTaskToDelayedList+0xc8>)
 8015020:	681b      	ldr	r3, [r3, #0]
 8015022:	68ba      	ldr	r2, [r7, #8]
 8015024:	429a      	cmp	r2, r3
 8015026:	d202      	bcs.n	801502e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8015028:	4a09      	ldr	r2, [pc, #36]	@ (8015050 <prvAddCurrentTaskToDelayedList+0xc8>)
 801502a:	68bb      	ldr	r3, [r7, #8]
 801502c:	6013      	str	r3, [r2, #0]
}
 801502e:	bf00      	nop
 8015030:	3710      	adds	r7, #16
 8015032:	46bd      	mov	sp, r7
 8015034:	bd80      	pop	{r7, pc}
 8015036:	bf00      	nop
 8015038:	240029c8 	.word	0x240029c8
 801503c:	240028c4 	.word	0x240028c4
 8015040:	240029cc 	.word	0x240029cc
 8015044:	240029b0 	.word	0x240029b0
 8015048:	24002980 	.word	0x24002980
 801504c:	2400297c 	.word	0x2400297c
 8015050:	240029e4 	.word	0x240029e4

08015054 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8015054:	b480      	push	{r7}
 8015056:	b085      	sub	sp, #20
 8015058:	af00      	add	r7, sp, #0
 801505a:	60f8      	str	r0, [r7, #12]
 801505c:	60b9      	str	r1, [r7, #8]
 801505e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8015060:	68fb      	ldr	r3, [r7, #12]
 8015062:	3b04      	subs	r3, #4
 8015064:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8015066:	68fb      	ldr	r3, [r7, #12]
 8015068:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 801506c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801506e:	68fb      	ldr	r3, [r7, #12]
 8015070:	3b04      	subs	r3, #4
 8015072:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8015074:	68bb      	ldr	r3, [r7, #8]
 8015076:	f023 0201 	bic.w	r2, r3, #1
 801507a:	68fb      	ldr	r3, [r7, #12]
 801507c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801507e:	68fb      	ldr	r3, [r7, #12]
 8015080:	3b04      	subs	r3, #4
 8015082:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8015084:	4a0c      	ldr	r2, [pc, #48]	@ (80150b8 <pxPortInitialiseStack+0x64>)
 8015086:	68fb      	ldr	r3, [r7, #12]
 8015088:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801508a:	68fb      	ldr	r3, [r7, #12]
 801508c:	3b14      	subs	r3, #20
 801508e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8015090:	687a      	ldr	r2, [r7, #4]
 8015092:	68fb      	ldr	r3, [r7, #12]
 8015094:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8015096:	68fb      	ldr	r3, [r7, #12]
 8015098:	3b04      	subs	r3, #4
 801509a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 801509c:	68fb      	ldr	r3, [r7, #12]
 801509e:	f06f 0202 	mvn.w	r2, #2
 80150a2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80150a4:	68fb      	ldr	r3, [r7, #12]
 80150a6:	3b20      	subs	r3, #32
 80150a8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80150aa:	68fb      	ldr	r3, [r7, #12]
}
 80150ac:	4618      	mov	r0, r3
 80150ae:	3714      	adds	r7, #20
 80150b0:	46bd      	mov	sp, r7
 80150b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150b6:	4770      	bx	lr
 80150b8:	080150bd 	.word	0x080150bd

080150bc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80150bc:	b480      	push	{r7}
 80150be:	b085      	sub	sp, #20
 80150c0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80150c2:	2300      	movs	r3, #0
 80150c4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80150c6:	4b13      	ldr	r3, [pc, #76]	@ (8015114 <prvTaskExitError+0x58>)
 80150c8:	681b      	ldr	r3, [r3, #0]
 80150ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80150ce:	d00b      	beq.n	80150e8 <prvTaskExitError+0x2c>
	__asm volatile
 80150d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80150d4:	f383 8811 	msr	BASEPRI, r3
 80150d8:	f3bf 8f6f 	isb	sy
 80150dc:	f3bf 8f4f 	dsb	sy
 80150e0:	60fb      	str	r3, [r7, #12]
}
 80150e2:	bf00      	nop
 80150e4:	bf00      	nop
 80150e6:	e7fd      	b.n	80150e4 <prvTaskExitError+0x28>
	__asm volatile
 80150e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80150ec:	f383 8811 	msr	BASEPRI, r3
 80150f0:	f3bf 8f6f 	isb	sy
 80150f4:	f3bf 8f4f 	dsb	sy
 80150f8:	60bb      	str	r3, [r7, #8]
}
 80150fa:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80150fc:	bf00      	nop
 80150fe:	687b      	ldr	r3, [r7, #4]
 8015100:	2b00      	cmp	r3, #0
 8015102:	d0fc      	beq.n	80150fe <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8015104:	bf00      	nop
 8015106:	bf00      	nop
 8015108:	3714      	adds	r7, #20
 801510a:	46bd      	mov	sp, r7
 801510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015110:	4770      	bx	lr
 8015112:	bf00      	nop
 8015114:	240000c4 	.word	0x240000c4
	...

08015120 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8015120:	4b07      	ldr	r3, [pc, #28]	@ (8015140 <pxCurrentTCBConst2>)
 8015122:	6819      	ldr	r1, [r3, #0]
 8015124:	6808      	ldr	r0, [r1, #0]
 8015126:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801512a:	f380 8809 	msr	PSP, r0
 801512e:	f3bf 8f6f 	isb	sy
 8015132:	f04f 0000 	mov.w	r0, #0
 8015136:	f380 8811 	msr	BASEPRI, r0
 801513a:	4770      	bx	lr
 801513c:	f3af 8000 	nop.w

08015140 <pxCurrentTCBConst2>:
 8015140:	240028c4 	.word	0x240028c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8015144:	bf00      	nop
 8015146:	bf00      	nop

08015148 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8015148:	4808      	ldr	r0, [pc, #32]	@ (801516c <prvPortStartFirstTask+0x24>)
 801514a:	6800      	ldr	r0, [r0, #0]
 801514c:	6800      	ldr	r0, [r0, #0]
 801514e:	f380 8808 	msr	MSP, r0
 8015152:	f04f 0000 	mov.w	r0, #0
 8015156:	f380 8814 	msr	CONTROL, r0
 801515a:	b662      	cpsie	i
 801515c:	b661      	cpsie	f
 801515e:	f3bf 8f4f 	dsb	sy
 8015162:	f3bf 8f6f 	isb	sy
 8015166:	df00      	svc	0
 8015168:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801516a:	bf00      	nop
 801516c:	e000ed08 	.word	0xe000ed08

08015170 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8015170:	b580      	push	{r7, lr}
 8015172:	b086      	sub	sp, #24
 8015174:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8015176:	4b47      	ldr	r3, [pc, #284]	@ (8015294 <xPortStartScheduler+0x124>)
 8015178:	681b      	ldr	r3, [r3, #0]
 801517a:	4a47      	ldr	r2, [pc, #284]	@ (8015298 <xPortStartScheduler+0x128>)
 801517c:	4293      	cmp	r3, r2
 801517e:	d10b      	bne.n	8015198 <xPortStartScheduler+0x28>
	__asm volatile
 8015180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015184:	f383 8811 	msr	BASEPRI, r3
 8015188:	f3bf 8f6f 	isb	sy
 801518c:	f3bf 8f4f 	dsb	sy
 8015190:	613b      	str	r3, [r7, #16]
}
 8015192:	bf00      	nop
 8015194:	bf00      	nop
 8015196:	e7fd      	b.n	8015194 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8015198:	4b3e      	ldr	r3, [pc, #248]	@ (8015294 <xPortStartScheduler+0x124>)
 801519a:	681b      	ldr	r3, [r3, #0]
 801519c:	4a3f      	ldr	r2, [pc, #252]	@ (801529c <xPortStartScheduler+0x12c>)
 801519e:	4293      	cmp	r3, r2
 80151a0:	d10b      	bne.n	80151ba <xPortStartScheduler+0x4a>
	__asm volatile
 80151a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80151a6:	f383 8811 	msr	BASEPRI, r3
 80151aa:	f3bf 8f6f 	isb	sy
 80151ae:	f3bf 8f4f 	dsb	sy
 80151b2:	60fb      	str	r3, [r7, #12]
}
 80151b4:	bf00      	nop
 80151b6:	bf00      	nop
 80151b8:	e7fd      	b.n	80151b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80151ba:	4b39      	ldr	r3, [pc, #228]	@ (80152a0 <xPortStartScheduler+0x130>)
 80151bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80151be:	697b      	ldr	r3, [r7, #20]
 80151c0:	781b      	ldrb	r3, [r3, #0]
 80151c2:	b2db      	uxtb	r3, r3
 80151c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80151c6:	697b      	ldr	r3, [r7, #20]
 80151c8:	22ff      	movs	r2, #255	@ 0xff
 80151ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80151cc:	697b      	ldr	r3, [r7, #20]
 80151ce:	781b      	ldrb	r3, [r3, #0]
 80151d0:	b2db      	uxtb	r3, r3
 80151d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80151d4:	78fb      	ldrb	r3, [r7, #3]
 80151d6:	b2db      	uxtb	r3, r3
 80151d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80151dc:	b2da      	uxtb	r2, r3
 80151de:	4b31      	ldr	r3, [pc, #196]	@ (80152a4 <xPortStartScheduler+0x134>)
 80151e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80151e2:	4b31      	ldr	r3, [pc, #196]	@ (80152a8 <xPortStartScheduler+0x138>)
 80151e4:	2207      	movs	r2, #7
 80151e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80151e8:	e009      	b.n	80151fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80151ea:	4b2f      	ldr	r3, [pc, #188]	@ (80152a8 <xPortStartScheduler+0x138>)
 80151ec:	681b      	ldr	r3, [r3, #0]
 80151ee:	3b01      	subs	r3, #1
 80151f0:	4a2d      	ldr	r2, [pc, #180]	@ (80152a8 <xPortStartScheduler+0x138>)
 80151f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80151f4:	78fb      	ldrb	r3, [r7, #3]
 80151f6:	b2db      	uxtb	r3, r3
 80151f8:	005b      	lsls	r3, r3, #1
 80151fa:	b2db      	uxtb	r3, r3
 80151fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80151fe:	78fb      	ldrb	r3, [r7, #3]
 8015200:	b2db      	uxtb	r3, r3
 8015202:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8015206:	2b80      	cmp	r3, #128	@ 0x80
 8015208:	d0ef      	beq.n	80151ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801520a:	4b27      	ldr	r3, [pc, #156]	@ (80152a8 <xPortStartScheduler+0x138>)
 801520c:	681b      	ldr	r3, [r3, #0]
 801520e:	f1c3 0307 	rsb	r3, r3, #7
 8015212:	2b04      	cmp	r3, #4
 8015214:	d00b      	beq.n	801522e <xPortStartScheduler+0xbe>
	__asm volatile
 8015216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801521a:	f383 8811 	msr	BASEPRI, r3
 801521e:	f3bf 8f6f 	isb	sy
 8015222:	f3bf 8f4f 	dsb	sy
 8015226:	60bb      	str	r3, [r7, #8]
}
 8015228:	bf00      	nop
 801522a:	bf00      	nop
 801522c:	e7fd      	b.n	801522a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801522e:	4b1e      	ldr	r3, [pc, #120]	@ (80152a8 <xPortStartScheduler+0x138>)
 8015230:	681b      	ldr	r3, [r3, #0]
 8015232:	021b      	lsls	r3, r3, #8
 8015234:	4a1c      	ldr	r2, [pc, #112]	@ (80152a8 <xPortStartScheduler+0x138>)
 8015236:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8015238:	4b1b      	ldr	r3, [pc, #108]	@ (80152a8 <xPortStartScheduler+0x138>)
 801523a:	681b      	ldr	r3, [r3, #0]
 801523c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8015240:	4a19      	ldr	r2, [pc, #100]	@ (80152a8 <xPortStartScheduler+0x138>)
 8015242:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8015244:	687b      	ldr	r3, [r7, #4]
 8015246:	b2da      	uxtb	r2, r3
 8015248:	697b      	ldr	r3, [r7, #20]
 801524a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801524c:	4b17      	ldr	r3, [pc, #92]	@ (80152ac <xPortStartScheduler+0x13c>)
 801524e:	681b      	ldr	r3, [r3, #0]
 8015250:	4a16      	ldr	r2, [pc, #88]	@ (80152ac <xPortStartScheduler+0x13c>)
 8015252:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8015256:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8015258:	4b14      	ldr	r3, [pc, #80]	@ (80152ac <xPortStartScheduler+0x13c>)
 801525a:	681b      	ldr	r3, [r3, #0]
 801525c:	4a13      	ldr	r2, [pc, #76]	@ (80152ac <xPortStartScheduler+0x13c>)
 801525e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8015262:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8015264:	f000 f8da 	bl	801541c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8015268:	4b11      	ldr	r3, [pc, #68]	@ (80152b0 <xPortStartScheduler+0x140>)
 801526a:	2200      	movs	r2, #0
 801526c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801526e:	f000 f8f9 	bl	8015464 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8015272:	4b10      	ldr	r3, [pc, #64]	@ (80152b4 <xPortStartScheduler+0x144>)
 8015274:	681b      	ldr	r3, [r3, #0]
 8015276:	4a0f      	ldr	r2, [pc, #60]	@ (80152b4 <xPortStartScheduler+0x144>)
 8015278:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801527c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801527e:	f7ff ff63 	bl	8015148 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8015282:	f7ff fa7f 	bl	8014784 <vTaskSwitchContext>
	prvTaskExitError();
 8015286:	f7ff ff19 	bl	80150bc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801528a:	2300      	movs	r3, #0
}
 801528c:	4618      	mov	r0, r3
 801528e:	3718      	adds	r7, #24
 8015290:	46bd      	mov	sp, r7
 8015292:	bd80      	pop	{r7, pc}
 8015294:	e000ed00 	.word	0xe000ed00
 8015298:	410fc271 	.word	0x410fc271
 801529c:	410fc270 	.word	0x410fc270
 80152a0:	e000e400 	.word	0xe000e400
 80152a4:	240029f0 	.word	0x240029f0
 80152a8:	240029f4 	.word	0x240029f4
 80152ac:	e000ed20 	.word	0xe000ed20
 80152b0:	240000c4 	.word	0x240000c4
 80152b4:	e000ef34 	.word	0xe000ef34

080152b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80152b8:	b480      	push	{r7}
 80152ba:	b083      	sub	sp, #12
 80152bc:	af00      	add	r7, sp, #0
	__asm volatile
 80152be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80152c2:	f383 8811 	msr	BASEPRI, r3
 80152c6:	f3bf 8f6f 	isb	sy
 80152ca:	f3bf 8f4f 	dsb	sy
 80152ce:	607b      	str	r3, [r7, #4]
}
 80152d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80152d2:	4b10      	ldr	r3, [pc, #64]	@ (8015314 <vPortEnterCritical+0x5c>)
 80152d4:	681b      	ldr	r3, [r3, #0]
 80152d6:	3301      	adds	r3, #1
 80152d8:	4a0e      	ldr	r2, [pc, #56]	@ (8015314 <vPortEnterCritical+0x5c>)
 80152da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80152dc:	4b0d      	ldr	r3, [pc, #52]	@ (8015314 <vPortEnterCritical+0x5c>)
 80152de:	681b      	ldr	r3, [r3, #0]
 80152e0:	2b01      	cmp	r3, #1
 80152e2:	d110      	bne.n	8015306 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80152e4:	4b0c      	ldr	r3, [pc, #48]	@ (8015318 <vPortEnterCritical+0x60>)
 80152e6:	681b      	ldr	r3, [r3, #0]
 80152e8:	b2db      	uxtb	r3, r3
 80152ea:	2b00      	cmp	r3, #0
 80152ec:	d00b      	beq.n	8015306 <vPortEnterCritical+0x4e>
	__asm volatile
 80152ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80152f2:	f383 8811 	msr	BASEPRI, r3
 80152f6:	f3bf 8f6f 	isb	sy
 80152fa:	f3bf 8f4f 	dsb	sy
 80152fe:	603b      	str	r3, [r7, #0]
}
 8015300:	bf00      	nop
 8015302:	bf00      	nop
 8015304:	e7fd      	b.n	8015302 <vPortEnterCritical+0x4a>
	}
}
 8015306:	bf00      	nop
 8015308:	370c      	adds	r7, #12
 801530a:	46bd      	mov	sp, r7
 801530c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015310:	4770      	bx	lr
 8015312:	bf00      	nop
 8015314:	240000c4 	.word	0x240000c4
 8015318:	e000ed04 	.word	0xe000ed04

0801531c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801531c:	b480      	push	{r7}
 801531e:	b083      	sub	sp, #12
 8015320:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8015322:	4b12      	ldr	r3, [pc, #72]	@ (801536c <vPortExitCritical+0x50>)
 8015324:	681b      	ldr	r3, [r3, #0]
 8015326:	2b00      	cmp	r3, #0
 8015328:	d10b      	bne.n	8015342 <vPortExitCritical+0x26>
	__asm volatile
 801532a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801532e:	f383 8811 	msr	BASEPRI, r3
 8015332:	f3bf 8f6f 	isb	sy
 8015336:	f3bf 8f4f 	dsb	sy
 801533a:	607b      	str	r3, [r7, #4]
}
 801533c:	bf00      	nop
 801533e:	bf00      	nop
 8015340:	e7fd      	b.n	801533e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8015342:	4b0a      	ldr	r3, [pc, #40]	@ (801536c <vPortExitCritical+0x50>)
 8015344:	681b      	ldr	r3, [r3, #0]
 8015346:	3b01      	subs	r3, #1
 8015348:	4a08      	ldr	r2, [pc, #32]	@ (801536c <vPortExitCritical+0x50>)
 801534a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801534c:	4b07      	ldr	r3, [pc, #28]	@ (801536c <vPortExitCritical+0x50>)
 801534e:	681b      	ldr	r3, [r3, #0]
 8015350:	2b00      	cmp	r3, #0
 8015352:	d105      	bne.n	8015360 <vPortExitCritical+0x44>
 8015354:	2300      	movs	r3, #0
 8015356:	603b      	str	r3, [r7, #0]
	__asm volatile
 8015358:	683b      	ldr	r3, [r7, #0]
 801535a:	f383 8811 	msr	BASEPRI, r3
}
 801535e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8015360:	bf00      	nop
 8015362:	370c      	adds	r7, #12
 8015364:	46bd      	mov	sp, r7
 8015366:	f85d 7b04 	ldr.w	r7, [sp], #4
 801536a:	4770      	bx	lr
 801536c:	240000c4 	.word	0x240000c4

08015370 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8015370:	f3ef 8009 	mrs	r0, PSP
 8015374:	f3bf 8f6f 	isb	sy
 8015378:	4b15      	ldr	r3, [pc, #84]	@ (80153d0 <pxCurrentTCBConst>)
 801537a:	681a      	ldr	r2, [r3, #0]
 801537c:	f01e 0f10 	tst.w	lr, #16
 8015380:	bf08      	it	eq
 8015382:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8015386:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801538a:	6010      	str	r0, [r2, #0]
 801538c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8015390:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8015394:	f380 8811 	msr	BASEPRI, r0
 8015398:	f3bf 8f4f 	dsb	sy
 801539c:	f3bf 8f6f 	isb	sy
 80153a0:	f7ff f9f0 	bl	8014784 <vTaskSwitchContext>
 80153a4:	f04f 0000 	mov.w	r0, #0
 80153a8:	f380 8811 	msr	BASEPRI, r0
 80153ac:	bc09      	pop	{r0, r3}
 80153ae:	6819      	ldr	r1, [r3, #0]
 80153b0:	6808      	ldr	r0, [r1, #0]
 80153b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80153b6:	f01e 0f10 	tst.w	lr, #16
 80153ba:	bf08      	it	eq
 80153bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80153c0:	f380 8809 	msr	PSP, r0
 80153c4:	f3bf 8f6f 	isb	sy
 80153c8:	4770      	bx	lr
 80153ca:	bf00      	nop
 80153cc:	f3af 8000 	nop.w

080153d0 <pxCurrentTCBConst>:
 80153d0:	240028c4 	.word	0x240028c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80153d4:	bf00      	nop
 80153d6:	bf00      	nop

080153d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80153d8:	b580      	push	{r7, lr}
 80153da:	b082      	sub	sp, #8
 80153dc:	af00      	add	r7, sp, #0
	__asm volatile
 80153de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80153e2:	f383 8811 	msr	BASEPRI, r3
 80153e6:	f3bf 8f6f 	isb	sy
 80153ea:	f3bf 8f4f 	dsb	sy
 80153ee:	607b      	str	r3, [r7, #4]
}
 80153f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80153f2:	f7ff f90d 	bl	8014610 <xTaskIncrementTick>
 80153f6:	4603      	mov	r3, r0
 80153f8:	2b00      	cmp	r3, #0
 80153fa:	d003      	beq.n	8015404 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80153fc:	4b06      	ldr	r3, [pc, #24]	@ (8015418 <SysTick_Handler+0x40>)
 80153fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015402:	601a      	str	r2, [r3, #0]
 8015404:	2300      	movs	r3, #0
 8015406:	603b      	str	r3, [r7, #0]
	__asm volatile
 8015408:	683b      	ldr	r3, [r7, #0]
 801540a:	f383 8811 	msr	BASEPRI, r3
}
 801540e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8015410:	bf00      	nop
 8015412:	3708      	adds	r7, #8
 8015414:	46bd      	mov	sp, r7
 8015416:	bd80      	pop	{r7, pc}
 8015418:	e000ed04 	.word	0xe000ed04

0801541c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801541c:	b480      	push	{r7}
 801541e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8015420:	4b0b      	ldr	r3, [pc, #44]	@ (8015450 <vPortSetupTimerInterrupt+0x34>)
 8015422:	2200      	movs	r2, #0
 8015424:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8015426:	4b0b      	ldr	r3, [pc, #44]	@ (8015454 <vPortSetupTimerInterrupt+0x38>)
 8015428:	2200      	movs	r2, #0
 801542a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801542c:	4b0a      	ldr	r3, [pc, #40]	@ (8015458 <vPortSetupTimerInterrupt+0x3c>)
 801542e:	681b      	ldr	r3, [r3, #0]
 8015430:	4a0a      	ldr	r2, [pc, #40]	@ (801545c <vPortSetupTimerInterrupt+0x40>)
 8015432:	fba2 2303 	umull	r2, r3, r2, r3
 8015436:	099b      	lsrs	r3, r3, #6
 8015438:	4a09      	ldr	r2, [pc, #36]	@ (8015460 <vPortSetupTimerInterrupt+0x44>)
 801543a:	3b01      	subs	r3, #1
 801543c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801543e:	4b04      	ldr	r3, [pc, #16]	@ (8015450 <vPortSetupTimerInterrupt+0x34>)
 8015440:	2207      	movs	r2, #7
 8015442:	601a      	str	r2, [r3, #0]
}
 8015444:	bf00      	nop
 8015446:	46bd      	mov	sp, r7
 8015448:	f85d 7b04 	ldr.w	r7, [sp], #4
 801544c:	4770      	bx	lr
 801544e:	bf00      	nop
 8015450:	e000e010 	.word	0xe000e010
 8015454:	e000e018 	.word	0xe000e018
 8015458:	24000000 	.word	0x24000000
 801545c:	10624dd3 	.word	0x10624dd3
 8015460:	e000e014 	.word	0xe000e014

08015464 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8015464:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8015474 <vPortEnableVFP+0x10>
 8015468:	6801      	ldr	r1, [r0, #0]
 801546a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801546e:	6001      	str	r1, [r0, #0]
 8015470:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8015472:	bf00      	nop
 8015474:	e000ed88 	.word	0xe000ed88

08015478 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8015478:	b480      	push	{r7}
 801547a:	b085      	sub	sp, #20
 801547c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801547e:	f3ef 8305 	mrs	r3, IPSR
 8015482:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8015484:	68fb      	ldr	r3, [r7, #12]
 8015486:	2b0f      	cmp	r3, #15
 8015488:	d915      	bls.n	80154b6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801548a:	4a18      	ldr	r2, [pc, #96]	@ (80154ec <vPortValidateInterruptPriority+0x74>)
 801548c:	68fb      	ldr	r3, [r7, #12]
 801548e:	4413      	add	r3, r2
 8015490:	781b      	ldrb	r3, [r3, #0]
 8015492:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8015494:	4b16      	ldr	r3, [pc, #88]	@ (80154f0 <vPortValidateInterruptPriority+0x78>)
 8015496:	781b      	ldrb	r3, [r3, #0]
 8015498:	7afa      	ldrb	r2, [r7, #11]
 801549a:	429a      	cmp	r2, r3
 801549c:	d20b      	bcs.n	80154b6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801549e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80154a2:	f383 8811 	msr	BASEPRI, r3
 80154a6:	f3bf 8f6f 	isb	sy
 80154aa:	f3bf 8f4f 	dsb	sy
 80154ae:	607b      	str	r3, [r7, #4]
}
 80154b0:	bf00      	nop
 80154b2:	bf00      	nop
 80154b4:	e7fd      	b.n	80154b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80154b6:	4b0f      	ldr	r3, [pc, #60]	@ (80154f4 <vPortValidateInterruptPriority+0x7c>)
 80154b8:	681b      	ldr	r3, [r3, #0]
 80154ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80154be:	4b0e      	ldr	r3, [pc, #56]	@ (80154f8 <vPortValidateInterruptPriority+0x80>)
 80154c0:	681b      	ldr	r3, [r3, #0]
 80154c2:	429a      	cmp	r2, r3
 80154c4:	d90b      	bls.n	80154de <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80154c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80154ca:	f383 8811 	msr	BASEPRI, r3
 80154ce:	f3bf 8f6f 	isb	sy
 80154d2:	f3bf 8f4f 	dsb	sy
 80154d6:	603b      	str	r3, [r7, #0]
}
 80154d8:	bf00      	nop
 80154da:	bf00      	nop
 80154dc:	e7fd      	b.n	80154da <vPortValidateInterruptPriority+0x62>
	}
 80154de:	bf00      	nop
 80154e0:	3714      	adds	r7, #20
 80154e2:	46bd      	mov	sp, r7
 80154e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154e8:	4770      	bx	lr
 80154ea:	bf00      	nop
 80154ec:	e000e3f0 	.word	0xe000e3f0
 80154f0:	240029f0 	.word	0x240029f0
 80154f4:	e000ed0c 	.word	0xe000ed0c
 80154f8:	240029f4 	.word	0x240029f4

080154fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80154fc:	b580      	push	{r7, lr}
 80154fe:	b08a      	sub	sp, #40	@ 0x28
 8015500:	af00      	add	r7, sp, #0
 8015502:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8015504:	2300      	movs	r3, #0
 8015506:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8015508:	f7fe ffd6 	bl	80144b8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801550c:	4b5c      	ldr	r3, [pc, #368]	@ (8015680 <pvPortMalloc+0x184>)
 801550e:	681b      	ldr	r3, [r3, #0]
 8015510:	2b00      	cmp	r3, #0
 8015512:	d101      	bne.n	8015518 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8015514:	f000 f924 	bl	8015760 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8015518:	4b5a      	ldr	r3, [pc, #360]	@ (8015684 <pvPortMalloc+0x188>)
 801551a:	681a      	ldr	r2, [r3, #0]
 801551c:	687b      	ldr	r3, [r7, #4]
 801551e:	4013      	ands	r3, r2
 8015520:	2b00      	cmp	r3, #0
 8015522:	f040 8095 	bne.w	8015650 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8015526:	687b      	ldr	r3, [r7, #4]
 8015528:	2b00      	cmp	r3, #0
 801552a:	d01e      	beq.n	801556a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801552c:	2208      	movs	r2, #8
 801552e:	687b      	ldr	r3, [r7, #4]
 8015530:	4413      	add	r3, r2
 8015532:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8015534:	687b      	ldr	r3, [r7, #4]
 8015536:	f003 0307 	and.w	r3, r3, #7
 801553a:	2b00      	cmp	r3, #0
 801553c:	d015      	beq.n	801556a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801553e:	687b      	ldr	r3, [r7, #4]
 8015540:	f023 0307 	bic.w	r3, r3, #7
 8015544:	3308      	adds	r3, #8
 8015546:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8015548:	687b      	ldr	r3, [r7, #4]
 801554a:	f003 0307 	and.w	r3, r3, #7
 801554e:	2b00      	cmp	r3, #0
 8015550:	d00b      	beq.n	801556a <pvPortMalloc+0x6e>
	__asm volatile
 8015552:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015556:	f383 8811 	msr	BASEPRI, r3
 801555a:	f3bf 8f6f 	isb	sy
 801555e:	f3bf 8f4f 	dsb	sy
 8015562:	617b      	str	r3, [r7, #20]
}
 8015564:	bf00      	nop
 8015566:	bf00      	nop
 8015568:	e7fd      	b.n	8015566 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801556a:	687b      	ldr	r3, [r7, #4]
 801556c:	2b00      	cmp	r3, #0
 801556e:	d06f      	beq.n	8015650 <pvPortMalloc+0x154>
 8015570:	4b45      	ldr	r3, [pc, #276]	@ (8015688 <pvPortMalloc+0x18c>)
 8015572:	681b      	ldr	r3, [r3, #0]
 8015574:	687a      	ldr	r2, [r7, #4]
 8015576:	429a      	cmp	r2, r3
 8015578:	d86a      	bhi.n	8015650 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801557a:	4b44      	ldr	r3, [pc, #272]	@ (801568c <pvPortMalloc+0x190>)
 801557c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801557e:	4b43      	ldr	r3, [pc, #268]	@ (801568c <pvPortMalloc+0x190>)
 8015580:	681b      	ldr	r3, [r3, #0]
 8015582:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015584:	e004      	b.n	8015590 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8015586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015588:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801558a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801558c:	681b      	ldr	r3, [r3, #0]
 801558e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015592:	685b      	ldr	r3, [r3, #4]
 8015594:	687a      	ldr	r2, [r7, #4]
 8015596:	429a      	cmp	r2, r3
 8015598:	d903      	bls.n	80155a2 <pvPortMalloc+0xa6>
 801559a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801559c:	681b      	ldr	r3, [r3, #0]
 801559e:	2b00      	cmp	r3, #0
 80155a0:	d1f1      	bne.n	8015586 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80155a2:	4b37      	ldr	r3, [pc, #220]	@ (8015680 <pvPortMalloc+0x184>)
 80155a4:	681b      	ldr	r3, [r3, #0]
 80155a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80155a8:	429a      	cmp	r2, r3
 80155aa:	d051      	beq.n	8015650 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80155ac:	6a3b      	ldr	r3, [r7, #32]
 80155ae:	681b      	ldr	r3, [r3, #0]
 80155b0:	2208      	movs	r2, #8
 80155b2:	4413      	add	r3, r2
 80155b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80155b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80155b8:	681a      	ldr	r2, [r3, #0]
 80155ba:	6a3b      	ldr	r3, [r7, #32]
 80155bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80155be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80155c0:	685a      	ldr	r2, [r3, #4]
 80155c2:	687b      	ldr	r3, [r7, #4]
 80155c4:	1ad2      	subs	r2, r2, r3
 80155c6:	2308      	movs	r3, #8
 80155c8:	005b      	lsls	r3, r3, #1
 80155ca:	429a      	cmp	r2, r3
 80155cc:	d920      	bls.n	8015610 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80155ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80155d0:	687b      	ldr	r3, [r7, #4]
 80155d2:	4413      	add	r3, r2
 80155d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80155d6:	69bb      	ldr	r3, [r7, #24]
 80155d8:	f003 0307 	and.w	r3, r3, #7
 80155dc:	2b00      	cmp	r3, #0
 80155de:	d00b      	beq.n	80155f8 <pvPortMalloc+0xfc>
	__asm volatile
 80155e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80155e4:	f383 8811 	msr	BASEPRI, r3
 80155e8:	f3bf 8f6f 	isb	sy
 80155ec:	f3bf 8f4f 	dsb	sy
 80155f0:	613b      	str	r3, [r7, #16]
}
 80155f2:	bf00      	nop
 80155f4:	bf00      	nop
 80155f6:	e7fd      	b.n	80155f4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80155f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80155fa:	685a      	ldr	r2, [r3, #4]
 80155fc:	687b      	ldr	r3, [r7, #4]
 80155fe:	1ad2      	subs	r2, r2, r3
 8015600:	69bb      	ldr	r3, [r7, #24]
 8015602:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8015604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015606:	687a      	ldr	r2, [r7, #4]
 8015608:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801560a:	69b8      	ldr	r0, [r7, #24]
 801560c:	f000 f90a 	bl	8015824 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8015610:	4b1d      	ldr	r3, [pc, #116]	@ (8015688 <pvPortMalloc+0x18c>)
 8015612:	681a      	ldr	r2, [r3, #0]
 8015614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015616:	685b      	ldr	r3, [r3, #4]
 8015618:	1ad3      	subs	r3, r2, r3
 801561a:	4a1b      	ldr	r2, [pc, #108]	@ (8015688 <pvPortMalloc+0x18c>)
 801561c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801561e:	4b1a      	ldr	r3, [pc, #104]	@ (8015688 <pvPortMalloc+0x18c>)
 8015620:	681a      	ldr	r2, [r3, #0]
 8015622:	4b1b      	ldr	r3, [pc, #108]	@ (8015690 <pvPortMalloc+0x194>)
 8015624:	681b      	ldr	r3, [r3, #0]
 8015626:	429a      	cmp	r2, r3
 8015628:	d203      	bcs.n	8015632 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801562a:	4b17      	ldr	r3, [pc, #92]	@ (8015688 <pvPortMalloc+0x18c>)
 801562c:	681b      	ldr	r3, [r3, #0]
 801562e:	4a18      	ldr	r2, [pc, #96]	@ (8015690 <pvPortMalloc+0x194>)
 8015630:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8015632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015634:	685a      	ldr	r2, [r3, #4]
 8015636:	4b13      	ldr	r3, [pc, #76]	@ (8015684 <pvPortMalloc+0x188>)
 8015638:	681b      	ldr	r3, [r3, #0]
 801563a:	431a      	orrs	r2, r3
 801563c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801563e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8015640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015642:	2200      	movs	r2, #0
 8015644:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8015646:	4b13      	ldr	r3, [pc, #76]	@ (8015694 <pvPortMalloc+0x198>)
 8015648:	681b      	ldr	r3, [r3, #0]
 801564a:	3301      	adds	r3, #1
 801564c:	4a11      	ldr	r2, [pc, #68]	@ (8015694 <pvPortMalloc+0x198>)
 801564e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8015650:	f7fe ff40 	bl	80144d4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8015654:	69fb      	ldr	r3, [r7, #28]
 8015656:	f003 0307 	and.w	r3, r3, #7
 801565a:	2b00      	cmp	r3, #0
 801565c:	d00b      	beq.n	8015676 <pvPortMalloc+0x17a>
	__asm volatile
 801565e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015662:	f383 8811 	msr	BASEPRI, r3
 8015666:	f3bf 8f6f 	isb	sy
 801566a:	f3bf 8f4f 	dsb	sy
 801566e:	60fb      	str	r3, [r7, #12]
}
 8015670:	bf00      	nop
 8015672:	bf00      	nop
 8015674:	e7fd      	b.n	8015672 <pvPortMalloc+0x176>
	return pvReturn;
 8015676:	69fb      	ldr	r3, [r7, #28]
}
 8015678:	4618      	mov	r0, r3
 801567a:	3728      	adds	r7, #40	@ 0x28
 801567c:	46bd      	mov	sp, r7
 801567e:	bd80      	pop	{r7, pc}
 8015680:	24006600 	.word	0x24006600
 8015684:	24006614 	.word	0x24006614
 8015688:	24006604 	.word	0x24006604
 801568c:	240065f8 	.word	0x240065f8
 8015690:	24006608 	.word	0x24006608
 8015694:	2400660c 	.word	0x2400660c

08015698 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8015698:	b580      	push	{r7, lr}
 801569a:	b086      	sub	sp, #24
 801569c:	af00      	add	r7, sp, #0
 801569e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80156a0:	687b      	ldr	r3, [r7, #4]
 80156a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80156a4:	687b      	ldr	r3, [r7, #4]
 80156a6:	2b00      	cmp	r3, #0
 80156a8:	d04f      	beq.n	801574a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80156aa:	2308      	movs	r3, #8
 80156ac:	425b      	negs	r3, r3
 80156ae:	697a      	ldr	r2, [r7, #20]
 80156b0:	4413      	add	r3, r2
 80156b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80156b4:	697b      	ldr	r3, [r7, #20]
 80156b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80156b8:	693b      	ldr	r3, [r7, #16]
 80156ba:	685a      	ldr	r2, [r3, #4]
 80156bc:	4b25      	ldr	r3, [pc, #148]	@ (8015754 <vPortFree+0xbc>)
 80156be:	681b      	ldr	r3, [r3, #0]
 80156c0:	4013      	ands	r3, r2
 80156c2:	2b00      	cmp	r3, #0
 80156c4:	d10b      	bne.n	80156de <vPortFree+0x46>
	__asm volatile
 80156c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156ca:	f383 8811 	msr	BASEPRI, r3
 80156ce:	f3bf 8f6f 	isb	sy
 80156d2:	f3bf 8f4f 	dsb	sy
 80156d6:	60fb      	str	r3, [r7, #12]
}
 80156d8:	bf00      	nop
 80156da:	bf00      	nop
 80156dc:	e7fd      	b.n	80156da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80156de:	693b      	ldr	r3, [r7, #16]
 80156e0:	681b      	ldr	r3, [r3, #0]
 80156e2:	2b00      	cmp	r3, #0
 80156e4:	d00b      	beq.n	80156fe <vPortFree+0x66>
	__asm volatile
 80156e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156ea:	f383 8811 	msr	BASEPRI, r3
 80156ee:	f3bf 8f6f 	isb	sy
 80156f2:	f3bf 8f4f 	dsb	sy
 80156f6:	60bb      	str	r3, [r7, #8]
}
 80156f8:	bf00      	nop
 80156fa:	bf00      	nop
 80156fc:	e7fd      	b.n	80156fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80156fe:	693b      	ldr	r3, [r7, #16]
 8015700:	685a      	ldr	r2, [r3, #4]
 8015702:	4b14      	ldr	r3, [pc, #80]	@ (8015754 <vPortFree+0xbc>)
 8015704:	681b      	ldr	r3, [r3, #0]
 8015706:	4013      	ands	r3, r2
 8015708:	2b00      	cmp	r3, #0
 801570a:	d01e      	beq.n	801574a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801570c:	693b      	ldr	r3, [r7, #16]
 801570e:	681b      	ldr	r3, [r3, #0]
 8015710:	2b00      	cmp	r3, #0
 8015712:	d11a      	bne.n	801574a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8015714:	693b      	ldr	r3, [r7, #16]
 8015716:	685a      	ldr	r2, [r3, #4]
 8015718:	4b0e      	ldr	r3, [pc, #56]	@ (8015754 <vPortFree+0xbc>)
 801571a:	681b      	ldr	r3, [r3, #0]
 801571c:	43db      	mvns	r3, r3
 801571e:	401a      	ands	r2, r3
 8015720:	693b      	ldr	r3, [r7, #16]
 8015722:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8015724:	f7fe fec8 	bl	80144b8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8015728:	693b      	ldr	r3, [r7, #16]
 801572a:	685a      	ldr	r2, [r3, #4]
 801572c:	4b0a      	ldr	r3, [pc, #40]	@ (8015758 <vPortFree+0xc0>)
 801572e:	681b      	ldr	r3, [r3, #0]
 8015730:	4413      	add	r3, r2
 8015732:	4a09      	ldr	r2, [pc, #36]	@ (8015758 <vPortFree+0xc0>)
 8015734:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8015736:	6938      	ldr	r0, [r7, #16]
 8015738:	f000 f874 	bl	8015824 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801573c:	4b07      	ldr	r3, [pc, #28]	@ (801575c <vPortFree+0xc4>)
 801573e:	681b      	ldr	r3, [r3, #0]
 8015740:	3301      	adds	r3, #1
 8015742:	4a06      	ldr	r2, [pc, #24]	@ (801575c <vPortFree+0xc4>)
 8015744:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8015746:	f7fe fec5 	bl	80144d4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801574a:	bf00      	nop
 801574c:	3718      	adds	r7, #24
 801574e:	46bd      	mov	sp, r7
 8015750:	bd80      	pop	{r7, pc}
 8015752:	bf00      	nop
 8015754:	24006614 	.word	0x24006614
 8015758:	24006604 	.word	0x24006604
 801575c:	24006610 	.word	0x24006610

08015760 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8015760:	b480      	push	{r7}
 8015762:	b085      	sub	sp, #20
 8015764:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8015766:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 801576a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801576c:	4b27      	ldr	r3, [pc, #156]	@ (801580c <prvHeapInit+0xac>)
 801576e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8015770:	68fb      	ldr	r3, [r7, #12]
 8015772:	f003 0307 	and.w	r3, r3, #7
 8015776:	2b00      	cmp	r3, #0
 8015778:	d00c      	beq.n	8015794 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801577a:	68fb      	ldr	r3, [r7, #12]
 801577c:	3307      	adds	r3, #7
 801577e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8015780:	68fb      	ldr	r3, [r7, #12]
 8015782:	f023 0307 	bic.w	r3, r3, #7
 8015786:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8015788:	68ba      	ldr	r2, [r7, #8]
 801578a:	68fb      	ldr	r3, [r7, #12]
 801578c:	1ad3      	subs	r3, r2, r3
 801578e:	4a1f      	ldr	r2, [pc, #124]	@ (801580c <prvHeapInit+0xac>)
 8015790:	4413      	add	r3, r2
 8015792:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8015794:	68fb      	ldr	r3, [r7, #12]
 8015796:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8015798:	4a1d      	ldr	r2, [pc, #116]	@ (8015810 <prvHeapInit+0xb0>)
 801579a:	687b      	ldr	r3, [r7, #4]
 801579c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801579e:	4b1c      	ldr	r3, [pc, #112]	@ (8015810 <prvHeapInit+0xb0>)
 80157a0:	2200      	movs	r2, #0
 80157a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80157a4:	687b      	ldr	r3, [r7, #4]
 80157a6:	68ba      	ldr	r2, [r7, #8]
 80157a8:	4413      	add	r3, r2
 80157aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80157ac:	2208      	movs	r2, #8
 80157ae:	68fb      	ldr	r3, [r7, #12]
 80157b0:	1a9b      	subs	r3, r3, r2
 80157b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80157b4:	68fb      	ldr	r3, [r7, #12]
 80157b6:	f023 0307 	bic.w	r3, r3, #7
 80157ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80157bc:	68fb      	ldr	r3, [r7, #12]
 80157be:	4a15      	ldr	r2, [pc, #84]	@ (8015814 <prvHeapInit+0xb4>)
 80157c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80157c2:	4b14      	ldr	r3, [pc, #80]	@ (8015814 <prvHeapInit+0xb4>)
 80157c4:	681b      	ldr	r3, [r3, #0]
 80157c6:	2200      	movs	r2, #0
 80157c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80157ca:	4b12      	ldr	r3, [pc, #72]	@ (8015814 <prvHeapInit+0xb4>)
 80157cc:	681b      	ldr	r3, [r3, #0]
 80157ce:	2200      	movs	r2, #0
 80157d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80157d2:	687b      	ldr	r3, [r7, #4]
 80157d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80157d6:	683b      	ldr	r3, [r7, #0]
 80157d8:	68fa      	ldr	r2, [r7, #12]
 80157da:	1ad2      	subs	r2, r2, r3
 80157dc:	683b      	ldr	r3, [r7, #0]
 80157de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80157e0:	4b0c      	ldr	r3, [pc, #48]	@ (8015814 <prvHeapInit+0xb4>)
 80157e2:	681a      	ldr	r2, [r3, #0]
 80157e4:	683b      	ldr	r3, [r7, #0]
 80157e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80157e8:	683b      	ldr	r3, [r7, #0]
 80157ea:	685b      	ldr	r3, [r3, #4]
 80157ec:	4a0a      	ldr	r2, [pc, #40]	@ (8015818 <prvHeapInit+0xb8>)
 80157ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80157f0:	683b      	ldr	r3, [r7, #0]
 80157f2:	685b      	ldr	r3, [r3, #4]
 80157f4:	4a09      	ldr	r2, [pc, #36]	@ (801581c <prvHeapInit+0xbc>)
 80157f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80157f8:	4b09      	ldr	r3, [pc, #36]	@ (8015820 <prvHeapInit+0xc0>)
 80157fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80157fe:	601a      	str	r2, [r3, #0]
}
 8015800:	bf00      	nop
 8015802:	3714      	adds	r7, #20
 8015804:	46bd      	mov	sp, r7
 8015806:	f85d 7b04 	ldr.w	r7, [sp], #4
 801580a:	4770      	bx	lr
 801580c:	240029f8 	.word	0x240029f8
 8015810:	240065f8 	.word	0x240065f8
 8015814:	24006600 	.word	0x24006600
 8015818:	24006608 	.word	0x24006608
 801581c:	24006604 	.word	0x24006604
 8015820:	24006614 	.word	0x24006614

08015824 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8015824:	b480      	push	{r7}
 8015826:	b085      	sub	sp, #20
 8015828:	af00      	add	r7, sp, #0
 801582a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801582c:	4b28      	ldr	r3, [pc, #160]	@ (80158d0 <prvInsertBlockIntoFreeList+0xac>)
 801582e:	60fb      	str	r3, [r7, #12]
 8015830:	e002      	b.n	8015838 <prvInsertBlockIntoFreeList+0x14>
 8015832:	68fb      	ldr	r3, [r7, #12]
 8015834:	681b      	ldr	r3, [r3, #0]
 8015836:	60fb      	str	r3, [r7, #12]
 8015838:	68fb      	ldr	r3, [r7, #12]
 801583a:	681b      	ldr	r3, [r3, #0]
 801583c:	687a      	ldr	r2, [r7, #4]
 801583e:	429a      	cmp	r2, r3
 8015840:	d8f7      	bhi.n	8015832 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8015842:	68fb      	ldr	r3, [r7, #12]
 8015844:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8015846:	68fb      	ldr	r3, [r7, #12]
 8015848:	685b      	ldr	r3, [r3, #4]
 801584a:	68ba      	ldr	r2, [r7, #8]
 801584c:	4413      	add	r3, r2
 801584e:	687a      	ldr	r2, [r7, #4]
 8015850:	429a      	cmp	r2, r3
 8015852:	d108      	bne.n	8015866 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8015854:	68fb      	ldr	r3, [r7, #12]
 8015856:	685a      	ldr	r2, [r3, #4]
 8015858:	687b      	ldr	r3, [r7, #4]
 801585a:	685b      	ldr	r3, [r3, #4]
 801585c:	441a      	add	r2, r3
 801585e:	68fb      	ldr	r3, [r7, #12]
 8015860:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8015862:	68fb      	ldr	r3, [r7, #12]
 8015864:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8015866:	687b      	ldr	r3, [r7, #4]
 8015868:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801586a:	687b      	ldr	r3, [r7, #4]
 801586c:	685b      	ldr	r3, [r3, #4]
 801586e:	68ba      	ldr	r2, [r7, #8]
 8015870:	441a      	add	r2, r3
 8015872:	68fb      	ldr	r3, [r7, #12]
 8015874:	681b      	ldr	r3, [r3, #0]
 8015876:	429a      	cmp	r2, r3
 8015878:	d118      	bne.n	80158ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801587a:	68fb      	ldr	r3, [r7, #12]
 801587c:	681a      	ldr	r2, [r3, #0]
 801587e:	4b15      	ldr	r3, [pc, #84]	@ (80158d4 <prvInsertBlockIntoFreeList+0xb0>)
 8015880:	681b      	ldr	r3, [r3, #0]
 8015882:	429a      	cmp	r2, r3
 8015884:	d00d      	beq.n	80158a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8015886:	687b      	ldr	r3, [r7, #4]
 8015888:	685a      	ldr	r2, [r3, #4]
 801588a:	68fb      	ldr	r3, [r7, #12]
 801588c:	681b      	ldr	r3, [r3, #0]
 801588e:	685b      	ldr	r3, [r3, #4]
 8015890:	441a      	add	r2, r3
 8015892:	687b      	ldr	r3, [r7, #4]
 8015894:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8015896:	68fb      	ldr	r3, [r7, #12]
 8015898:	681b      	ldr	r3, [r3, #0]
 801589a:	681a      	ldr	r2, [r3, #0]
 801589c:	687b      	ldr	r3, [r7, #4]
 801589e:	601a      	str	r2, [r3, #0]
 80158a0:	e008      	b.n	80158b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80158a2:	4b0c      	ldr	r3, [pc, #48]	@ (80158d4 <prvInsertBlockIntoFreeList+0xb0>)
 80158a4:	681a      	ldr	r2, [r3, #0]
 80158a6:	687b      	ldr	r3, [r7, #4]
 80158a8:	601a      	str	r2, [r3, #0]
 80158aa:	e003      	b.n	80158b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80158ac:	68fb      	ldr	r3, [r7, #12]
 80158ae:	681a      	ldr	r2, [r3, #0]
 80158b0:	687b      	ldr	r3, [r7, #4]
 80158b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80158b4:	68fa      	ldr	r2, [r7, #12]
 80158b6:	687b      	ldr	r3, [r7, #4]
 80158b8:	429a      	cmp	r2, r3
 80158ba:	d002      	beq.n	80158c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80158bc:	68fb      	ldr	r3, [r7, #12]
 80158be:	687a      	ldr	r2, [r7, #4]
 80158c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80158c2:	bf00      	nop
 80158c4:	3714      	adds	r7, #20
 80158c6:	46bd      	mov	sp, r7
 80158c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80158cc:	4770      	bx	lr
 80158ce:	bf00      	nop
 80158d0:	240065f8 	.word	0x240065f8
 80158d4:	24006600 	.word	0x24006600

080158d8 <atof>:
 80158d8:	2100      	movs	r1, #0
 80158da:	f000 bdb7 	b.w	801644c <strtod>

080158de <atoi>:
 80158de:	220a      	movs	r2, #10
 80158e0:	2100      	movs	r1, #0
 80158e2:	f000 be39 	b.w	8016558 <strtol>

080158e6 <sulp>:
 80158e6:	b570      	push	{r4, r5, r6, lr}
 80158e8:	4604      	mov	r4, r0
 80158ea:	460d      	mov	r5, r1
 80158ec:	4616      	mov	r6, r2
 80158ee:	ec45 4b10 	vmov	d0, r4, r5
 80158f2:	f001 ffa9 	bl	8017848 <__ulp>
 80158f6:	b17e      	cbz	r6, 8015918 <sulp+0x32>
 80158f8:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80158fc:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8015900:	2b00      	cmp	r3, #0
 8015902:	dd09      	ble.n	8015918 <sulp+0x32>
 8015904:	051b      	lsls	r3, r3, #20
 8015906:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 801590a:	2000      	movs	r0, #0
 801590c:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8015910:	ec41 0b17 	vmov	d7, r0, r1
 8015914:	ee20 0b07 	vmul.f64	d0, d0, d7
 8015918:	bd70      	pop	{r4, r5, r6, pc}
 801591a:	0000      	movs	r0, r0
 801591c:	0000      	movs	r0, r0
	...

08015920 <_strtod_l>:
 8015920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015924:	ed2d 8b0a 	vpush	{d8-d12}
 8015928:	b097      	sub	sp, #92	@ 0x5c
 801592a:	4688      	mov	r8, r1
 801592c:	920e      	str	r2, [sp, #56]	@ 0x38
 801592e:	2200      	movs	r2, #0
 8015930:	9212      	str	r2, [sp, #72]	@ 0x48
 8015932:	9005      	str	r0, [sp, #20]
 8015934:	f04f 0a00 	mov.w	sl, #0
 8015938:	f04f 0b00 	mov.w	fp, #0
 801593c:	460a      	mov	r2, r1
 801593e:	9211      	str	r2, [sp, #68]	@ 0x44
 8015940:	7811      	ldrb	r1, [r2, #0]
 8015942:	292b      	cmp	r1, #43	@ 0x2b
 8015944:	d04c      	beq.n	80159e0 <_strtod_l+0xc0>
 8015946:	d839      	bhi.n	80159bc <_strtod_l+0x9c>
 8015948:	290d      	cmp	r1, #13
 801594a:	d833      	bhi.n	80159b4 <_strtod_l+0x94>
 801594c:	2908      	cmp	r1, #8
 801594e:	d833      	bhi.n	80159b8 <_strtod_l+0x98>
 8015950:	2900      	cmp	r1, #0
 8015952:	d03c      	beq.n	80159ce <_strtod_l+0xae>
 8015954:	2200      	movs	r2, #0
 8015956:	9208      	str	r2, [sp, #32]
 8015958:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 801595a:	782a      	ldrb	r2, [r5, #0]
 801595c:	2a30      	cmp	r2, #48	@ 0x30
 801595e:	f040 80b5 	bne.w	8015acc <_strtod_l+0x1ac>
 8015962:	786a      	ldrb	r2, [r5, #1]
 8015964:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8015968:	2a58      	cmp	r2, #88	@ 0x58
 801596a:	d170      	bne.n	8015a4e <_strtod_l+0x12e>
 801596c:	9302      	str	r3, [sp, #8]
 801596e:	9b08      	ldr	r3, [sp, #32]
 8015970:	9301      	str	r3, [sp, #4]
 8015972:	ab12      	add	r3, sp, #72	@ 0x48
 8015974:	9300      	str	r3, [sp, #0]
 8015976:	4a8b      	ldr	r2, [pc, #556]	@ (8015ba4 <_strtod_l+0x284>)
 8015978:	9805      	ldr	r0, [sp, #20]
 801597a:	ab13      	add	r3, sp, #76	@ 0x4c
 801597c:	a911      	add	r1, sp, #68	@ 0x44
 801597e:	f001 f85d 	bl	8016a3c <__gethex>
 8015982:	f010 060f 	ands.w	r6, r0, #15
 8015986:	4604      	mov	r4, r0
 8015988:	d005      	beq.n	8015996 <_strtod_l+0x76>
 801598a:	2e06      	cmp	r6, #6
 801598c:	d12a      	bne.n	80159e4 <_strtod_l+0xc4>
 801598e:	3501      	adds	r5, #1
 8015990:	2300      	movs	r3, #0
 8015992:	9511      	str	r5, [sp, #68]	@ 0x44
 8015994:	9308      	str	r3, [sp, #32]
 8015996:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015998:	2b00      	cmp	r3, #0
 801599a:	f040 852f 	bne.w	80163fc <_strtod_l+0xadc>
 801599e:	9b08      	ldr	r3, [sp, #32]
 80159a0:	ec4b ab10 	vmov	d0, sl, fp
 80159a4:	b1cb      	cbz	r3, 80159da <_strtod_l+0xba>
 80159a6:	eeb1 0b40 	vneg.f64	d0, d0
 80159aa:	b017      	add	sp, #92	@ 0x5c
 80159ac:	ecbd 8b0a 	vpop	{d8-d12}
 80159b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80159b4:	2920      	cmp	r1, #32
 80159b6:	d1cd      	bne.n	8015954 <_strtod_l+0x34>
 80159b8:	3201      	adds	r2, #1
 80159ba:	e7c0      	b.n	801593e <_strtod_l+0x1e>
 80159bc:	292d      	cmp	r1, #45	@ 0x2d
 80159be:	d1c9      	bne.n	8015954 <_strtod_l+0x34>
 80159c0:	2101      	movs	r1, #1
 80159c2:	9108      	str	r1, [sp, #32]
 80159c4:	1c51      	adds	r1, r2, #1
 80159c6:	9111      	str	r1, [sp, #68]	@ 0x44
 80159c8:	7852      	ldrb	r2, [r2, #1]
 80159ca:	2a00      	cmp	r2, #0
 80159cc:	d1c4      	bne.n	8015958 <_strtod_l+0x38>
 80159ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80159d0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 80159d4:	2b00      	cmp	r3, #0
 80159d6:	f040 850f 	bne.w	80163f8 <_strtod_l+0xad8>
 80159da:	ec4b ab10 	vmov	d0, sl, fp
 80159de:	e7e4      	b.n	80159aa <_strtod_l+0x8a>
 80159e0:	2100      	movs	r1, #0
 80159e2:	e7ee      	b.n	80159c2 <_strtod_l+0xa2>
 80159e4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80159e6:	b13a      	cbz	r2, 80159f8 <_strtod_l+0xd8>
 80159e8:	2135      	movs	r1, #53	@ 0x35
 80159ea:	a814      	add	r0, sp, #80	@ 0x50
 80159ec:	f002 f823 	bl	8017a36 <__copybits>
 80159f0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80159f2:	9805      	ldr	r0, [sp, #20]
 80159f4:	f001 fbf4 	bl	80171e0 <_Bfree>
 80159f8:	1e73      	subs	r3, r6, #1
 80159fa:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80159fc:	2b04      	cmp	r3, #4
 80159fe:	d806      	bhi.n	8015a0e <_strtod_l+0xee>
 8015a00:	e8df f003 	tbb	[pc, r3]
 8015a04:	201d0314 	.word	0x201d0314
 8015a08:	14          	.byte	0x14
 8015a09:	00          	.byte	0x00
 8015a0a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 8015a0e:	05e3      	lsls	r3, r4, #23
 8015a10:	bf48      	it	mi
 8015a12:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8015a16:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8015a1a:	0d1b      	lsrs	r3, r3, #20
 8015a1c:	051b      	lsls	r3, r3, #20
 8015a1e:	2b00      	cmp	r3, #0
 8015a20:	d1b9      	bne.n	8015996 <_strtod_l+0x76>
 8015a22:	f000 ff15 	bl	8016850 <__errno>
 8015a26:	2322      	movs	r3, #34	@ 0x22
 8015a28:	6003      	str	r3, [r0, #0]
 8015a2a:	e7b4      	b.n	8015996 <_strtod_l+0x76>
 8015a2c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 8015a30:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8015a34:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8015a38:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8015a3c:	e7e7      	b.n	8015a0e <_strtod_l+0xee>
 8015a3e:	f8df b16c 	ldr.w	fp, [pc, #364]	@ 8015bac <_strtod_l+0x28c>
 8015a42:	e7e4      	b.n	8015a0e <_strtod_l+0xee>
 8015a44:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8015a48:	f04f 3aff 	mov.w	sl, #4294967295
 8015a4c:	e7df      	b.n	8015a0e <_strtod_l+0xee>
 8015a4e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015a50:	1c5a      	adds	r2, r3, #1
 8015a52:	9211      	str	r2, [sp, #68]	@ 0x44
 8015a54:	785b      	ldrb	r3, [r3, #1]
 8015a56:	2b30      	cmp	r3, #48	@ 0x30
 8015a58:	d0f9      	beq.n	8015a4e <_strtod_l+0x12e>
 8015a5a:	2b00      	cmp	r3, #0
 8015a5c:	d09b      	beq.n	8015996 <_strtod_l+0x76>
 8015a5e:	2301      	movs	r3, #1
 8015a60:	2600      	movs	r6, #0
 8015a62:	9307      	str	r3, [sp, #28]
 8015a64:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015a66:	930a      	str	r3, [sp, #40]	@ 0x28
 8015a68:	46b1      	mov	r9, r6
 8015a6a:	4635      	mov	r5, r6
 8015a6c:	220a      	movs	r2, #10
 8015a6e:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8015a70:	7804      	ldrb	r4, [r0, #0]
 8015a72:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 8015a76:	b2d9      	uxtb	r1, r3
 8015a78:	2909      	cmp	r1, #9
 8015a7a:	d929      	bls.n	8015ad0 <_strtod_l+0x1b0>
 8015a7c:	494a      	ldr	r1, [pc, #296]	@ (8015ba8 <_strtod_l+0x288>)
 8015a7e:	2201      	movs	r2, #1
 8015a80:	f000 fe8e 	bl	80167a0 <strncmp>
 8015a84:	b378      	cbz	r0, 8015ae6 <_strtod_l+0x1c6>
 8015a86:	2000      	movs	r0, #0
 8015a88:	4622      	mov	r2, r4
 8015a8a:	462b      	mov	r3, r5
 8015a8c:	4607      	mov	r7, r0
 8015a8e:	9006      	str	r0, [sp, #24]
 8015a90:	2a65      	cmp	r2, #101	@ 0x65
 8015a92:	d001      	beq.n	8015a98 <_strtod_l+0x178>
 8015a94:	2a45      	cmp	r2, #69	@ 0x45
 8015a96:	d117      	bne.n	8015ac8 <_strtod_l+0x1a8>
 8015a98:	b91b      	cbnz	r3, 8015aa2 <_strtod_l+0x182>
 8015a9a:	9b07      	ldr	r3, [sp, #28]
 8015a9c:	4303      	orrs	r3, r0
 8015a9e:	d096      	beq.n	80159ce <_strtod_l+0xae>
 8015aa0:	2300      	movs	r3, #0
 8015aa2:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8015aa6:	f108 0201 	add.w	r2, r8, #1
 8015aaa:	9211      	str	r2, [sp, #68]	@ 0x44
 8015aac:	f898 2001 	ldrb.w	r2, [r8, #1]
 8015ab0:	2a2b      	cmp	r2, #43	@ 0x2b
 8015ab2:	d06b      	beq.n	8015b8c <_strtod_l+0x26c>
 8015ab4:	2a2d      	cmp	r2, #45	@ 0x2d
 8015ab6:	d071      	beq.n	8015b9c <_strtod_l+0x27c>
 8015ab8:	f04f 0e00 	mov.w	lr, #0
 8015abc:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8015ac0:	2c09      	cmp	r4, #9
 8015ac2:	d979      	bls.n	8015bb8 <_strtod_l+0x298>
 8015ac4:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8015ac8:	2400      	movs	r4, #0
 8015aca:	e094      	b.n	8015bf6 <_strtod_l+0x2d6>
 8015acc:	2300      	movs	r3, #0
 8015ace:	e7c7      	b.n	8015a60 <_strtod_l+0x140>
 8015ad0:	2d08      	cmp	r5, #8
 8015ad2:	f100 0001 	add.w	r0, r0, #1
 8015ad6:	bfd4      	ite	le
 8015ad8:	fb02 3909 	mlale	r9, r2, r9, r3
 8015adc:	fb02 3606 	mlagt	r6, r2, r6, r3
 8015ae0:	3501      	adds	r5, #1
 8015ae2:	9011      	str	r0, [sp, #68]	@ 0x44
 8015ae4:	e7c3      	b.n	8015a6e <_strtod_l+0x14e>
 8015ae6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015ae8:	1c5a      	adds	r2, r3, #1
 8015aea:	9211      	str	r2, [sp, #68]	@ 0x44
 8015aec:	785a      	ldrb	r2, [r3, #1]
 8015aee:	b375      	cbz	r5, 8015b4e <_strtod_l+0x22e>
 8015af0:	4607      	mov	r7, r0
 8015af2:	462b      	mov	r3, r5
 8015af4:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8015af8:	2909      	cmp	r1, #9
 8015afa:	d913      	bls.n	8015b24 <_strtod_l+0x204>
 8015afc:	2101      	movs	r1, #1
 8015afe:	9106      	str	r1, [sp, #24]
 8015b00:	e7c6      	b.n	8015a90 <_strtod_l+0x170>
 8015b02:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015b04:	1c5a      	adds	r2, r3, #1
 8015b06:	9211      	str	r2, [sp, #68]	@ 0x44
 8015b08:	785a      	ldrb	r2, [r3, #1]
 8015b0a:	3001      	adds	r0, #1
 8015b0c:	2a30      	cmp	r2, #48	@ 0x30
 8015b0e:	d0f8      	beq.n	8015b02 <_strtod_l+0x1e2>
 8015b10:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8015b14:	2b08      	cmp	r3, #8
 8015b16:	f200 8476 	bhi.w	8016406 <_strtod_l+0xae6>
 8015b1a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015b1c:	930a      	str	r3, [sp, #40]	@ 0x28
 8015b1e:	4607      	mov	r7, r0
 8015b20:	2000      	movs	r0, #0
 8015b22:	4603      	mov	r3, r0
 8015b24:	3a30      	subs	r2, #48	@ 0x30
 8015b26:	f100 0101 	add.w	r1, r0, #1
 8015b2a:	d023      	beq.n	8015b74 <_strtod_l+0x254>
 8015b2c:	440f      	add	r7, r1
 8015b2e:	eb00 0c03 	add.w	ip, r0, r3
 8015b32:	4619      	mov	r1, r3
 8015b34:	240a      	movs	r4, #10
 8015b36:	4561      	cmp	r1, ip
 8015b38:	d10b      	bne.n	8015b52 <_strtod_l+0x232>
 8015b3a:	1c5c      	adds	r4, r3, #1
 8015b3c:	4403      	add	r3, r0
 8015b3e:	2b08      	cmp	r3, #8
 8015b40:	4404      	add	r4, r0
 8015b42:	dc11      	bgt.n	8015b68 <_strtod_l+0x248>
 8015b44:	230a      	movs	r3, #10
 8015b46:	fb03 2909 	mla	r9, r3, r9, r2
 8015b4a:	2100      	movs	r1, #0
 8015b4c:	e013      	b.n	8015b76 <_strtod_l+0x256>
 8015b4e:	4628      	mov	r0, r5
 8015b50:	e7dc      	b.n	8015b0c <_strtod_l+0x1ec>
 8015b52:	2908      	cmp	r1, #8
 8015b54:	f101 0101 	add.w	r1, r1, #1
 8015b58:	dc02      	bgt.n	8015b60 <_strtod_l+0x240>
 8015b5a:	fb04 f909 	mul.w	r9, r4, r9
 8015b5e:	e7ea      	b.n	8015b36 <_strtod_l+0x216>
 8015b60:	2910      	cmp	r1, #16
 8015b62:	bfd8      	it	le
 8015b64:	4366      	mulle	r6, r4
 8015b66:	e7e6      	b.n	8015b36 <_strtod_l+0x216>
 8015b68:	2b0f      	cmp	r3, #15
 8015b6a:	dcee      	bgt.n	8015b4a <_strtod_l+0x22a>
 8015b6c:	230a      	movs	r3, #10
 8015b6e:	fb03 2606 	mla	r6, r3, r6, r2
 8015b72:	e7ea      	b.n	8015b4a <_strtod_l+0x22a>
 8015b74:	461c      	mov	r4, r3
 8015b76:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015b78:	1c5a      	adds	r2, r3, #1
 8015b7a:	9211      	str	r2, [sp, #68]	@ 0x44
 8015b7c:	785a      	ldrb	r2, [r3, #1]
 8015b7e:	4608      	mov	r0, r1
 8015b80:	4623      	mov	r3, r4
 8015b82:	e7b7      	b.n	8015af4 <_strtod_l+0x1d4>
 8015b84:	2301      	movs	r3, #1
 8015b86:	2700      	movs	r7, #0
 8015b88:	9306      	str	r3, [sp, #24]
 8015b8a:	e786      	b.n	8015a9a <_strtod_l+0x17a>
 8015b8c:	f04f 0e00 	mov.w	lr, #0
 8015b90:	f108 0202 	add.w	r2, r8, #2
 8015b94:	9211      	str	r2, [sp, #68]	@ 0x44
 8015b96:	f898 2002 	ldrb.w	r2, [r8, #2]
 8015b9a:	e78f      	b.n	8015abc <_strtod_l+0x19c>
 8015b9c:	f04f 0e01 	mov.w	lr, #1
 8015ba0:	e7f6      	b.n	8015b90 <_strtod_l+0x270>
 8015ba2:	bf00      	nop
 8015ba4:	08018928 	.word	0x08018928
 8015ba8:	08018904 	.word	0x08018904
 8015bac:	7ff00000 	.word	0x7ff00000
 8015bb0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8015bb2:	1c54      	adds	r4, r2, #1
 8015bb4:	9411      	str	r4, [sp, #68]	@ 0x44
 8015bb6:	7852      	ldrb	r2, [r2, #1]
 8015bb8:	2a30      	cmp	r2, #48	@ 0x30
 8015bba:	d0f9      	beq.n	8015bb0 <_strtod_l+0x290>
 8015bbc:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 8015bc0:	2c08      	cmp	r4, #8
 8015bc2:	d881      	bhi.n	8015ac8 <_strtod_l+0x1a8>
 8015bc4:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8015bc8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8015bca:	9209      	str	r2, [sp, #36]	@ 0x24
 8015bcc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8015bce:	1c51      	adds	r1, r2, #1
 8015bd0:	9111      	str	r1, [sp, #68]	@ 0x44
 8015bd2:	7852      	ldrb	r2, [r2, #1]
 8015bd4:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8015bd8:	2c09      	cmp	r4, #9
 8015bda:	d938      	bls.n	8015c4e <_strtod_l+0x32e>
 8015bdc:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8015bde:	1b0c      	subs	r4, r1, r4
 8015be0:	2c08      	cmp	r4, #8
 8015be2:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 8015be6:	dc02      	bgt.n	8015bee <_strtod_l+0x2ce>
 8015be8:	4564      	cmp	r4, ip
 8015bea:	bfa8      	it	ge
 8015bec:	4664      	movge	r4, ip
 8015bee:	f1be 0f00 	cmp.w	lr, #0
 8015bf2:	d000      	beq.n	8015bf6 <_strtod_l+0x2d6>
 8015bf4:	4264      	negs	r4, r4
 8015bf6:	2b00      	cmp	r3, #0
 8015bf8:	d14e      	bne.n	8015c98 <_strtod_l+0x378>
 8015bfa:	9b07      	ldr	r3, [sp, #28]
 8015bfc:	4318      	orrs	r0, r3
 8015bfe:	f47f aeca 	bne.w	8015996 <_strtod_l+0x76>
 8015c02:	9b06      	ldr	r3, [sp, #24]
 8015c04:	2b00      	cmp	r3, #0
 8015c06:	f47f aee2 	bne.w	80159ce <_strtod_l+0xae>
 8015c0a:	2a69      	cmp	r2, #105	@ 0x69
 8015c0c:	d027      	beq.n	8015c5e <_strtod_l+0x33e>
 8015c0e:	dc24      	bgt.n	8015c5a <_strtod_l+0x33a>
 8015c10:	2a49      	cmp	r2, #73	@ 0x49
 8015c12:	d024      	beq.n	8015c5e <_strtod_l+0x33e>
 8015c14:	2a4e      	cmp	r2, #78	@ 0x4e
 8015c16:	f47f aeda 	bne.w	80159ce <_strtod_l+0xae>
 8015c1a:	4997      	ldr	r1, [pc, #604]	@ (8015e78 <_strtod_l+0x558>)
 8015c1c:	a811      	add	r0, sp, #68	@ 0x44
 8015c1e:	f001 f92f 	bl	8016e80 <__match>
 8015c22:	2800      	cmp	r0, #0
 8015c24:	f43f aed3 	beq.w	80159ce <_strtod_l+0xae>
 8015c28:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015c2a:	781b      	ldrb	r3, [r3, #0]
 8015c2c:	2b28      	cmp	r3, #40	@ 0x28
 8015c2e:	d12d      	bne.n	8015c8c <_strtod_l+0x36c>
 8015c30:	4992      	ldr	r1, [pc, #584]	@ (8015e7c <_strtod_l+0x55c>)
 8015c32:	aa14      	add	r2, sp, #80	@ 0x50
 8015c34:	a811      	add	r0, sp, #68	@ 0x44
 8015c36:	f001 f937 	bl	8016ea8 <__hexnan>
 8015c3a:	2805      	cmp	r0, #5
 8015c3c:	d126      	bne.n	8015c8c <_strtod_l+0x36c>
 8015c3e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8015c40:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8015c44:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8015c48:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8015c4c:	e6a3      	b.n	8015996 <_strtod_l+0x76>
 8015c4e:	240a      	movs	r4, #10
 8015c50:	fb04 2c0c 	mla	ip, r4, ip, r2
 8015c54:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 8015c58:	e7b8      	b.n	8015bcc <_strtod_l+0x2ac>
 8015c5a:	2a6e      	cmp	r2, #110	@ 0x6e
 8015c5c:	e7db      	b.n	8015c16 <_strtod_l+0x2f6>
 8015c5e:	4988      	ldr	r1, [pc, #544]	@ (8015e80 <_strtod_l+0x560>)
 8015c60:	a811      	add	r0, sp, #68	@ 0x44
 8015c62:	f001 f90d 	bl	8016e80 <__match>
 8015c66:	2800      	cmp	r0, #0
 8015c68:	f43f aeb1 	beq.w	80159ce <_strtod_l+0xae>
 8015c6c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015c6e:	4985      	ldr	r1, [pc, #532]	@ (8015e84 <_strtod_l+0x564>)
 8015c70:	3b01      	subs	r3, #1
 8015c72:	a811      	add	r0, sp, #68	@ 0x44
 8015c74:	9311      	str	r3, [sp, #68]	@ 0x44
 8015c76:	f001 f903 	bl	8016e80 <__match>
 8015c7a:	b910      	cbnz	r0, 8015c82 <_strtod_l+0x362>
 8015c7c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015c7e:	3301      	adds	r3, #1
 8015c80:	9311      	str	r3, [sp, #68]	@ 0x44
 8015c82:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8015e98 <_strtod_l+0x578>
 8015c86:	f04f 0a00 	mov.w	sl, #0
 8015c8a:	e684      	b.n	8015996 <_strtod_l+0x76>
 8015c8c:	487e      	ldr	r0, [pc, #504]	@ (8015e88 <_strtod_l+0x568>)
 8015c8e:	f000 fe1b 	bl	80168c8 <nan>
 8015c92:	ec5b ab10 	vmov	sl, fp, d0
 8015c96:	e67e      	b.n	8015996 <_strtod_l+0x76>
 8015c98:	ee07 9a90 	vmov	s15, r9
 8015c9c:	1be2      	subs	r2, r4, r7
 8015c9e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8015ca2:	2d00      	cmp	r5, #0
 8015ca4:	bf08      	it	eq
 8015ca6:	461d      	moveq	r5, r3
 8015ca8:	2b10      	cmp	r3, #16
 8015caa:	9209      	str	r2, [sp, #36]	@ 0x24
 8015cac:	461a      	mov	r2, r3
 8015cae:	bfa8      	it	ge
 8015cb0:	2210      	movge	r2, #16
 8015cb2:	2b09      	cmp	r3, #9
 8015cb4:	ec5b ab17 	vmov	sl, fp, d7
 8015cb8:	dc15      	bgt.n	8015ce6 <_strtod_l+0x3c6>
 8015cba:	1be1      	subs	r1, r4, r7
 8015cbc:	2900      	cmp	r1, #0
 8015cbe:	f43f ae6a 	beq.w	8015996 <_strtod_l+0x76>
 8015cc2:	eba4 0107 	sub.w	r1, r4, r7
 8015cc6:	dd72      	ble.n	8015dae <_strtod_l+0x48e>
 8015cc8:	2916      	cmp	r1, #22
 8015cca:	dc59      	bgt.n	8015d80 <_strtod_l+0x460>
 8015ccc:	4b6f      	ldr	r3, [pc, #444]	@ (8015e8c <_strtod_l+0x56c>)
 8015cce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015cd0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015cd4:	ed93 7b00 	vldr	d7, [r3]
 8015cd8:	ec4b ab16 	vmov	d6, sl, fp
 8015cdc:	ee27 7b06 	vmul.f64	d7, d7, d6
 8015ce0:	ec5b ab17 	vmov	sl, fp, d7
 8015ce4:	e657      	b.n	8015996 <_strtod_l+0x76>
 8015ce6:	4969      	ldr	r1, [pc, #420]	@ (8015e8c <_strtod_l+0x56c>)
 8015ce8:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8015cec:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8015cf0:	ee06 6a90 	vmov	s13, r6
 8015cf4:	2b0f      	cmp	r3, #15
 8015cf6:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8015cfa:	eea7 6b05 	vfma.f64	d6, d7, d5
 8015cfe:	ec5b ab16 	vmov	sl, fp, d6
 8015d02:	ddda      	ble.n	8015cba <_strtod_l+0x39a>
 8015d04:	1a9a      	subs	r2, r3, r2
 8015d06:	1be1      	subs	r1, r4, r7
 8015d08:	440a      	add	r2, r1
 8015d0a:	2a00      	cmp	r2, #0
 8015d0c:	f340 8094 	ble.w	8015e38 <_strtod_l+0x518>
 8015d10:	f012 000f 	ands.w	r0, r2, #15
 8015d14:	d00a      	beq.n	8015d2c <_strtod_l+0x40c>
 8015d16:	495d      	ldr	r1, [pc, #372]	@ (8015e8c <_strtod_l+0x56c>)
 8015d18:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8015d1c:	ed91 7b00 	vldr	d7, [r1]
 8015d20:	ec4b ab16 	vmov	d6, sl, fp
 8015d24:	ee27 7b06 	vmul.f64	d7, d7, d6
 8015d28:	ec5b ab17 	vmov	sl, fp, d7
 8015d2c:	f032 020f 	bics.w	r2, r2, #15
 8015d30:	d073      	beq.n	8015e1a <_strtod_l+0x4fa>
 8015d32:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 8015d36:	dd47      	ble.n	8015dc8 <_strtod_l+0x4a8>
 8015d38:	2400      	movs	r4, #0
 8015d3a:	4625      	mov	r5, r4
 8015d3c:	9407      	str	r4, [sp, #28]
 8015d3e:	4626      	mov	r6, r4
 8015d40:	9a05      	ldr	r2, [sp, #20]
 8015d42:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8015e98 <_strtod_l+0x578>
 8015d46:	2322      	movs	r3, #34	@ 0x22
 8015d48:	6013      	str	r3, [r2, #0]
 8015d4a:	f04f 0a00 	mov.w	sl, #0
 8015d4e:	9b07      	ldr	r3, [sp, #28]
 8015d50:	2b00      	cmp	r3, #0
 8015d52:	f43f ae20 	beq.w	8015996 <_strtod_l+0x76>
 8015d56:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8015d58:	9805      	ldr	r0, [sp, #20]
 8015d5a:	f001 fa41 	bl	80171e0 <_Bfree>
 8015d5e:	9805      	ldr	r0, [sp, #20]
 8015d60:	4631      	mov	r1, r6
 8015d62:	f001 fa3d 	bl	80171e0 <_Bfree>
 8015d66:	9805      	ldr	r0, [sp, #20]
 8015d68:	4629      	mov	r1, r5
 8015d6a:	f001 fa39 	bl	80171e0 <_Bfree>
 8015d6e:	9907      	ldr	r1, [sp, #28]
 8015d70:	9805      	ldr	r0, [sp, #20]
 8015d72:	f001 fa35 	bl	80171e0 <_Bfree>
 8015d76:	9805      	ldr	r0, [sp, #20]
 8015d78:	4621      	mov	r1, r4
 8015d7a:	f001 fa31 	bl	80171e0 <_Bfree>
 8015d7e:	e60a      	b.n	8015996 <_strtod_l+0x76>
 8015d80:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8015d84:	1be0      	subs	r0, r4, r7
 8015d86:	4281      	cmp	r1, r0
 8015d88:	dbbc      	blt.n	8015d04 <_strtod_l+0x3e4>
 8015d8a:	4a40      	ldr	r2, [pc, #256]	@ (8015e8c <_strtod_l+0x56c>)
 8015d8c:	f1c3 030f 	rsb	r3, r3, #15
 8015d90:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8015d94:	ed91 7b00 	vldr	d7, [r1]
 8015d98:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015d9a:	ec4b ab16 	vmov	d6, sl, fp
 8015d9e:	1acb      	subs	r3, r1, r3
 8015da0:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8015da4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8015da8:	ed92 6b00 	vldr	d6, [r2]
 8015dac:	e796      	b.n	8015cdc <_strtod_l+0x3bc>
 8015dae:	3116      	adds	r1, #22
 8015db0:	dba8      	blt.n	8015d04 <_strtod_l+0x3e4>
 8015db2:	4b36      	ldr	r3, [pc, #216]	@ (8015e8c <_strtod_l+0x56c>)
 8015db4:	1b3c      	subs	r4, r7, r4
 8015db6:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8015dba:	ed94 7b00 	vldr	d7, [r4]
 8015dbe:	ec4b ab16 	vmov	d6, sl, fp
 8015dc2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8015dc6:	e78b      	b.n	8015ce0 <_strtod_l+0x3c0>
 8015dc8:	2000      	movs	r0, #0
 8015dca:	ec4b ab17 	vmov	d7, sl, fp
 8015dce:	4e30      	ldr	r6, [pc, #192]	@ (8015e90 <_strtod_l+0x570>)
 8015dd0:	1112      	asrs	r2, r2, #4
 8015dd2:	4601      	mov	r1, r0
 8015dd4:	2a01      	cmp	r2, #1
 8015dd6:	dc23      	bgt.n	8015e20 <_strtod_l+0x500>
 8015dd8:	b108      	cbz	r0, 8015dde <_strtod_l+0x4be>
 8015dda:	ec5b ab17 	vmov	sl, fp, d7
 8015dde:	4a2c      	ldr	r2, [pc, #176]	@ (8015e90 <_strtod_l+0x570>)
 8015de0:	482c      	ldr	r0, [pc, #176]	@ (8015e94 <_strtod_l+0x574>)
 8015de2:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8015de6:	ed92 7b00 	vldr	d7, [r2]
 8015dea:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8015dee:	ec4b ab16 	vmov	d6, sl, fp
 8015df2:	4a29      	ldr	r2, [pc, #164]	@ (8015e98 <_strtod_l+0x578>)
 8015df4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8015df8:	ee17 1a90 	vmov	r1, s15
 8015dfc:	400a      	ands	r2, r1
 8015dfe:	4282      	cmp	r2, r0
 8015e00:	ec5b ab17 	vmov	sl, fp, d7
 8015e04:	d898      	bhi.n	8015d38 <_strtod_l+0x418>
 8015e06:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 8015e0a:	4282      	cmp	r2, r0
 8015e0c:	bf86      	itte	hi
 8015e0e:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8015e9c <_strtod_l+0x57c>
 8015e12:	f04f 3aff 	movhi.w	sl, #4294967295
 8015e16:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 8015e1a:	2200      	movs	r2, #0
 8015e1c:	9206      	str	r2, [sp, #24]
 8015e1e:	e076      	b.n	8015f0e <_strtod_l+0x5ee>
 8015e20:	f012 0f01 	tst.w	r2, #1
 8015e24:	d004      	beq.n	8015e30 <_strtod_l+0x510>
 8015e26:	ed96 6b00 	vldr	d6, [r6]
 8015e2a:	2001      	movs	r0, #1
 8015e2c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8015e30:	3101      	adds	r1, #1
 8015e32:	1052      	asrs	r2, r2, #1
 8015e34:	3608      	adds	r6, #8
 8015e36:	e7cd      	b.n	8015dd4 <_strtod_l+0x4b4>
 8015e38:	d0ef      	beq.n	8015e1a <_strtod_l+0x4fa>
 8015e3a:	4252      	negs	r2, r2
 8015e3c:	f012 000f 	ands.w	r0, r2, #15
 8015e40:	d00a      	beq.n	8015e58 <_strtod_l+0x538>
 8015e42:	4912      	ldr	r1, [pc, #72]	@ (8015e8c <_strtod_l+0x56c>)
 8015e44:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8015e48:	ed91 7b00 	vldr	d7, [r1]
 8015e4c:	ec4b ab16 	vmov	d6, sl, fp
 8015e50:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8015e54:	ec5b ab17 	vmov	sl, fp, d7
 8015e58:	1112      	asrs	r2, r2, #4
 8015e5a:	d0de      	beq.n	8015e1a <_strtod_l+0x4fa>
 8015e5c:	2a1f      	cmp	r2, #31
 8015e5e:	dd1f      	ble.n	8015ea0 <_strtod_l+0x580>
 8015e60:	2400      	movs	r4, #0
 8015e62:	4625      	mov	r5, r4
 8015e64:	9407      	str	r4, [sp, #28]
 8015e66:	4626      	mov	r6, r4
 8015e68:	9a05      	ldr	r2, [sp, #20]
 8015e6a:	2322      	movs	r3, #34	@ 0x22
 8015e6c:	f04f 0a00 	mov.w	sl, #0
 8015e70:	f04f 0b00 	mov.w	fp, #0
 8015e74:	6013      	str	r3, [r2, #0]
 8015e76:	e76a      	b.n	8015d4e <_strtod_l+0x42e>
 8015e78:	0801890f 	.word	0x0801890f
 8015e7c:	08018914 	.word	0x08018914
 8015e80:	08018906 	.word	0x08018906
 8015e84:	08018909 	.word	0x08018909
 8015e88:	08018c8b 	.word	0x08018c8b
 8015e8c:	08018b88 	.word	0x08018b88
 8015e90:	08018b60 	.word	0x08018b60
 8015e94:	7ca00000 	.word	0x7ca00000
 8015e98:	7ff00000 	.word	0x7ff00000
 8015e9c:	7fefffff 	.word	0x7fefffff
 8015ea0:	f012 0110 	ands.w	r1, r2, #16
 8015ea4:	bf18      	it	ne
 8015ea6:	216a      	movne	r1, #106	@ 0x6a
 8015ea8:	9106      	str	r1, [sp, #24]
 8015eaa:	ec4b ab17 	vmov	d7, sl, fp
 8015eae:	49b0      	ldr	r1, [pc, #704]	@ (8016170 <_strtod_l+0x850>)
 8015eb0:	2000      	movs	r0, #0
 8015eb2:	07d6      	lsls	r6, r2, #31
 8015eb4:	d504      	bpl.n	8015ec0 <_strtod_l+0x5a0>
 8015eb6:	ed91 6b00 	vldr	d6, [r1]
 8015eba:	2001      	movs	r0, #1
 8015ebc:	ee27 7b06 	vmul.f64	d7, d7, d6
 8015ec0:	1052      	asrs	r2, r2, #1
 8015ec2:	f101 0108 	add.w	r1, r1, #8
 8015ec6:	d1f4      	bne.n	8015eb2 <_strtod_l+0x592>
 8015ec8:	b108      	cbz	r0, 8015ece <_strtod_l+0x5ae>
 8015eca:	ec5b ab17 	vmov	sl, fp, d7
 8015ece:	9a06      	ldr	r2, [sp, #24]
 8015ed0:	b1b2      	cbz	r2, 8015f00 <_strtod_l+0x5e0>
 8015ed2:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8015ed6:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8015eda:	2a00      	cmp	r2, #0
 8015edc:	4658      	mov	r0, fp
 8015ede:	dd0f      	ble.n	8015f00 <_strtod_l+0x5e0>
 8015ee0:	2a1f      	cmp	r2, #31
 8015ee2:	dd55      	ble.n	8015f90 <_strtod_l+0x670>
 8015ee4:	2a34      	cmp	r2, #52	@ 0x34
 8015ee6:	bfde      	ittt	le
 8015ee8:	f04f 32ff 	movle.w	r2, #4294967295
 8015eec:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 8015ef0:	408a      	lslle	r2, r1
 8015ef2:	f04f 0a00 	mov.w	sl, #0
 8015ef6:	bfcc      	ite	gt
 8015ef8:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8015efc:	ea02 0b00 	andle.w	fp, r2, r0
 8015f00:	ec4b ab17 	vmov	d7, sl, fp
 8015f04:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8015f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015f0c:	d0a8      	beq.n	8015e60 <_strtod_l+0x540>
 8015f0e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8015f10:	9805      	ldr	r0, [sp, #20]
 8015f12:	f8cd 9000 	str.w	r9, [sp]
 8015f16:	462a      	mov	r2, r5
 8015f18:	f001 f9ca 	bl	80172b0 <__s2b>
 8015f1c:	9007      	str	r0, [sp, #28]
 8015f1e:	2800      	cmp	r0, #0
 8015f20:	f43f af0a 	beq.w	8015d38 <_strtod_l+0x418>
 8015f24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015f26:	1b3f      	subs	r7, r7, r4
 8015f28:	2b00      	cmp	r3, #0
 8015f2a:	bfb4      	ite	lt
 8015f2c:	463b      	movlt	r3, r7
 8015f2e:	2300      	movge	r3, #0
 8015f30:	930a      	str	r3, [sp, #40]	@ 0x28
 8015f32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015f34:	ed9f bb8a 	vldr	d11, [pc, #552]	@ 8016160 <_strtod_l+0x840>
 8015f38:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8015f3c:	2400      	movs	r4, #0
 8015f3e:	930d      	str	r3, [sp, #52]	@ 0x34
 8015f40:	4625      	mov	r5, r4
 8015f42:	9b07      	ldr	r3, [sp, #28]
 8015f44:	9805      	ldr	r0, [sp, #20]
 8015f46:	6859      	ldr	r1, [r3, #4]
 8015f48:	f001 f90a 	bl	8017160 <_Balloc>
 8015f4c:	4606      	mov	r6, r0
 8015f4e:	2800      	cmp	r0, #0
 8015f50:	f43f aef6 	beq.w	8015d40 <_strtod_l+0x420>
 8015f54:	9b07      	ldr	r3, [sp, #28]
 8015f56:	691a      	ldr	r2, [r3, #16]
 8015f58:	ec4b ab19 	vmov	d9, sl, fp
 8015f5c:	3202      	adds	r2, #2
 8015f5e:	f103 010c 	add.w	r1, r3, #12
 8015f62:	0092      	lsls	r2, r2, #2
 8015f64:	300c      	adds	r0, #12
 8015f66:	f000 fca0 	bl	80168aa <memcpy>
 8015f6a:	eeb0 0b49 	vmov.f64	d0, d9
 8015f6e:	9805      	ldr	r0, [sp, #20]
 8015f70:	aa14      	add	r2, sp, #80	@ 0x50
 8015f72:	a913      	add	r1, sp, #76	@ 0x4c
 8015f74:	f001 fcd8 	bl	8017928 <__d2b>
 8015f78:	9012      	str	r0, [sp, #72]	@ 0x48
 8015f7a:	2800      	cmp	r0, #0
 8015f7c:	f43f aee0 	beq.w	8015d40 <_strtod_l+0x420>
 8015f80:	9805      	ldr	r0, [sp, #20]
 8015f82:	2101      	movs	r1, #1
 8015f84:	f001 fa2a 	bl	80173dc <__i2b>
 8015f88:	4605      	mov	r5, r0
 8015f8a:	b940      	cbnz	r0, 8015f9e <_strtod_l+0x67e>
 8015f8c:	2500      	movs	r5, #0
 8015f8e:	e6d7      	b.n	8015d40 <_strtod_l+0x420>
 8015f90:	f04f 31ff 	mov.w	r1, #4294967295
 8015f94:	fa01 f202 	lsl.w	r2, r1, r2
 8015f98:	ea02 0a0a 	and.w	sl, r2, sl
 8015f9c:	e7b0      	b.n	8015f00 <_strtod_l+0x5e0>
 8015f9e:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8015fa0:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8015fa2:	2f00      	cmp	r7, #0
 8015fa4:	bfab      	itete	ge
 8015fa6:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8015fa8:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 8015faa:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 8015fae:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8015fb2:	bfac      	ite	ge
 8015fb4:	eb07 0903 	addge.w	r9, r7, r3
 8015fb8:	eba3 0807 	sublt.w	r8, r3, r7
 8015fbc:	9b06      	ldr	r3, [sp, #24]
 8015fbe:	1aff      	subs	r7, r7, r3
 8015fc0:	4417      	add	r7, r2
 8015fc2:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8015fc6:	4a6b      	ldr	r2, [pc, #428]	@ (8016174 <_strtod_l+0x854>)
 8015fc8:	3f01      	subs	r7, #1
 8015fca:	4297      	cmp	r7, r2
 8015fcc:	da51      	bge.n	8016072 <_strtod_l+0x752>
 8015fce:	1bd1      	subs	r1, r2, r7
 8015fd0:	291f      	cmp	r1, #31
 8015fd2:	eba3 0301 	sub.w	r3, r3, r1
 8015fd6:	f04f 0201 	mov.w	r2, #1
 8015fda:	dc3e      	bgt.n	801605a <_strtod_l+0x73a>
 8015fdc:	408a      	lsls	r2, r1
 8015fde:	920c      	str	r2, [sp, #48]	@ 0x30
 8015fe0:	2200      	movs	r2, #0
 8015fe2:	920b      	str	r2, [sp, #44]	@ 0x2c
 8015fe4:	eb09 0703 	add.w	r7, r9, r3
 8015fe8:	4498      	add	r8, r3
 8015fea:	9b06      	ldr	r3, [sp, #24]
 8015fec:	45b9      	cmp	r9, r7
 8015fee:	4498      	add	r8, r3
 8015ff0:	464b      	mov	r3, r9
 8015ff2:	bfa8      	it	ge
 8015ff4:	463b      	movge	r3, r7
 8015ff6:	4543      	cmp	r3, r8
 8015ff8:	bfa8      	it	ge
 8015ffa:	4643      	movge	r3, r8
 8015ffc:	2b00      	cmp	r3, #0
 8015ffe:	bfc2      	ittt	gt
 8016000:	1aff      	subgt	r7, r7, r3
 8016002:	eba8 0803 	subgt.w	r8, r8, r3
 8016006:	eba9 0903 	subgt.w	r9, r9, r3
 801600a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801600c:	2b00      	cmp	r3, #0
 801600e:	dd16      	ble.n	801603e <_strtod_l+0x71e>
 8016010:	4629      	mov	r1, r5
 8016012:	9805      	ldr	r0, [sp, #20]
 8016014:	461a      	mov	r2, r3
 8016016:	f001 faa1 	bl	801755c <__pow5mult>
 801601a:	4605      	mov	r5, r0
 801601c:	2800      	cmp	r0, #0
 801601e:	d0b5      	beq.n	8015f8c <_strtod_l+0x66c>
 8016020:	4601      	mov	r1, r0
 8016022:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8016024:	9805      	ldr	r0, [sp, #20]
 8016026:	f001 f9ef 	bl	8017408 <__multiply>
 801602a:	900f      	str	r0, [sp, #60]	@ 0x3c
 801602c:	2800      	cmp	r0, #0
 801602e:	f43f ae87 	beq.w	8015d40 <_strtod_l+0x420>
 8016032:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8016034:	9805      	ldr	r0, [sp, #20]
 8016036:	f001 f8d3 	bl	80171e0 <_Bfree>
 801603a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801603c:	9312      	str	r3, [sp, #72]	@ 0x48
 801603e:	2f00      	cmp	r7, #0
 8016040:	dc1b      	bgt.n	801607a <_strtod_l+0x75a>
 8016042:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016044:	2b00      	cmp	r3, #0
 8016046:	dd21      	ble.n	801608c <_strtod_l+0x76c>
 8016048:	4631      	mov	r1, r6
 801604a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801604c:	9805      	ldr	r0, [sp, #20]
 801604e:	f001 fa85 	bl	801755c <__pow5mult>
 8016052:	4606      	mov	r6, r0
 8016054:	b9d0      	cbnz	r0, 801608c <_strtod_l+0x76c>
 8016056:	2600      	movs	r6, #0
 8016058:	e672      	b.n	8015d40 <_strtod_l+0x420>
 801605a:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 801605e:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 8016062:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 8016066:	37e2      	adds	r7, #226	@ 0xe2
 8016068:	fa02 f107 	lsl.w	r1, r2, r7
 801606c:	910b      	str	r1, [sp, #44]	@ 0x2c
 801606e:	920c      	str	r2, [sp, #48]	@ 0x30
 8016070:	e7b8      	b.n	8015fe4 <_strtod_l+0x6c4>
 8016072:	2200      	movs	r2, #0
 8016074:	920b      	str	r2, [sp, #44]	@ 0x2c
 8016076:	2201      	movs	r2, #1
 8016078:	e7f9      	b.n	801606e <_strtod_l+0x74e>
 801607a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801607c:	9805      	ldr	r0, [sp, #20]
 801607e:	463a      	mov	r2, r7
 8016080:	f001 fac6 	bl	8017610 <__lshift>
 8016084:	9012      	str	r0, [sp, #72]	@ 0x48
 8016086:	2800      	cmp	r0, #0
 8016088:	d1db      	bne.n	8016042 <_strtod_l+0x722>
 801608a:	e659      	b.n	8015d40 <_strtod_l+0x420>
 801608c:	f1b8 0f00 	cmp.w	r8, #0
 8016090:	dd07      	ble.n	80160a2 <_strtod_l+0x782>
 8016092:	4631      	mov	r1, r6
 8016094:	9805      	ldr	r0, [sp, #20]
 8016096:	4642      	mov	r2, r8
 8016098:	f001 faba 	bl	8017610 <__lshift>
 801609c:	4606      	mov	r6, r0
 801609e:	2800      	cmp	r0, #0
 80160a0:	d0d9      	beq.n	8016056 <_strtod_l+0x736>
 80160a2:	f1b9 0f00 	cmp.w	r9, #0
 80160a6:	dd08      	ble.n	80160ba <_strtod_l+0x79a>
 80160a8:	4629      	mov	r1, r5
 80160aa:	9805      	ldr	r0, [sp, #20]
 80160ac:	464a      	mov	r2, r9
 80160ae:	f001 faaf 	bl	8017610 <__lshift>
 80160b2:	4605      	mov	r5, r0
 80160b4:	2800      	cmp	r0, #0
 80160b6:	f43f ae43 	beq.w	8015d40 <_strtod_l+0x420>
 80160ba:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80160bc:	9805      	ldr	r0, [sp, #20]
 80160be:	4632      	mov	r2, r6
 80160c0:	f001 fb2e 	bl	8017720 <__mdiff>
 80160c4:	4604      	mov	r4, r0
 80160c6:	2800      	cmp	r0, #0
 80160c8:	f43f ae3a 	beq.w	8015d40 <_strtod_l+0x420>
 80160cc:	2300      	movs	r3, #0
 80160ce:	f8d0 800c 	ldr.w	r8, [r0, #12]
 80160d2:	60c3      	str	r3, [r0, #12]
 80160d4:	4629      	mov	r1, r5
 80160d6:	f001 fb07 	bl	80176e8 <__mcmp>
 80160da:	2800      	cmp	r0, #0
 80160dc:	da4e      	bge.n	801617c <_strtod_l+0x85c>
 80160de:	ea58 080a 	orrs.w	r8, r8, sl
 80160e2:	d174      	bne.n	80161ce <_strtod_l+0x8ae>
 80160e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80160e8:	2b00      	cmp	r3, #0
 80160ea:	d170      	bne.n	80161ce <_strtod_l+0x8ae>
 80160ec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80160f0:	0d1b      	lsrs	r3, r3, #20
 80160f2:	051b      	lsls	r3, r3, #20
 80160f4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80160f8:	d969      	bls.n	80161ce <_strtod_l+0x8ae>
 80160fa:	6963      	ldr	r3, [r4, #20]
 80160fc:	b913      	cbnz	r3, 8016104 <_strtod_l+0x7e4>
 80160fe:	6923      	ldr	r3, [r4, #16]
 8016100:	2b01      	cmp	r3, #1
 8016102:	dd64      	ble.n	80161ce <_strtod_l+0x8ae>
 8016104:	4621      	mov	r1, r4
 8016106:	2201      	movs	r2, #1
 8016108:	9805      	ldr	r0, [sp, #20]
 801610a:	f001 fa81 	bl	8017610 <__lshift>
 801610e:	4629      	mov	r1, r5
 8016110:	4604      	mov	r4, r0
 8016112:	f001 fae9 	bl	80176e8 <__mcmp>
 8016116:	2800      	cmp	r0, #0
 8016118:	dd59      	ble.n	80161ce <_strtod_l+0x8ae>
 801611a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801611e:	9a06      	ldr	r2, [sp, #24]
 8016120:	0d1b      	lsrs	r3, r3, #20
 8016122:	051b      	lsls	r3, r3, #20
 8016124:	2a00      	cmp	r2, #0
 8016126:	d070      	beq.n	801620a <_strtod_l+0x8ea>
 8016128:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801612c:	d86d      	bhi.n	801620a <_strtod_l+0x8ea>
 801612e:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8016132:	f67f ae99 	bls.w	8015e68 <_strtod_l+0x548>
 8016136:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 8016168 <_strtod_l+0x848>
 801613a:	ec4b ab16 	vmov	d6, sl, fp
 801613e:	4b0e      	ldr	r3, [pc, #56]	@ (8016178 <_strtod_l+0x858>)
 8016140:	ee26 7b07 	vmul.f64	d7, d6, d7
 8016144:	ee17 2a90 	vmov	r2, s15
 8016148:	4013      	ands	r3, r2
 801614a:	ec5b ab17 	vmov	sl, fp, d7
 801614e:	2b00      	cmp	r3, #0
 8016150:	f47f ae01 	bne.w	8015d56 <_strtod_l+0x436>
 8016154:	9a05      	ldr	r2, [sp, #20]
 8016156:	2322      	movs	r3, #34	@ 0x22
 8016158:	6013      	str	r3, [r2, #0]
 801615a:	e5fc      	b.n	8015d56 <_strtod_l+0x436>
 801615c:	f3af 8000 	nop.w
 8016160:	ffc00000 	.word	0xffc00000
 8016164:	41dfffff 	.word	0x41dfffff
 8016168:	00000000 	.word	0x00000000
 801616c:	39500000 	.word	0x39500000
 8016170:	08018940 	.word	0x08018940
 8016174:	fffffc02 	.word	0xfffffc02
 8016178:	7ff00000 	.word	0x7ff00000
 801617c:	46d9      	mov	r9, fp
 801617e:	d15d      	bne.n	801623c <_strtod_l+0x91c>
 8016180:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016184:	f1b8 0f00 	cmp.w	r8, #0
 8016188:	d02a      	beq.n	80161e0 <_strtod_l+0x8c0>
 801618a:	4aab      	ldr	r2, [pc, #684]	@ (8016438 <_strtod_l+0xb18>)
 801618c:	4293      	cmp	r3, r2
 801618e:	d12a      	bne.n	80161e6 <_strtod_l+0x8c6>
 8016190:	9b06      	ldr	r3, [sp, #24]
 8016192:	4652      	mov	r2, sl
 8016194:	b1fb      	cbz	r3, 80161d6 <_strtod_l+0x8b6>
 8016196:	4ba9      	ldr	r3, [pc, #676]	@ (801643c <_strtod_l+0xb1c>)
 8016198:	ea0b 0303 	and.w	r3, fp, r3
 801619c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80161a0:	f04f 31ff 	mov.w	r1, #4294967295
 80161a4:	d81a      	bhi.n	80161dc <_strtod_l+0x8bc>
 80161a6:	0d1b      	lsrs	r3, r3, #20
 80161a8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80161ac:	fa01 f303 	lsl.w	r3, r1, r3
 80161b0:	429a      	cmp	r2, r3
 80161b2:	d118      	bne.n	80161e6 <_strtod_l+0x8c6>
 80161b4:	4ba2      	ldr	r3, [pc, #648]	@ (8016440 <_strtod_l+0xb20>)
 80161b6:	4599      	cmp	r9, r3
 80161b8:	d102      	bne.n	80161c0 <_strtod_l+0x8a0>
 80161ba:	3201      	adds	r2, #1
 80161bc:	f43f adc0 	beq.w	8015d40 <_strtod_l+0x420>
 80161c0:	4b9e      	ldr	r3, [pc, #632]	@ (801643c <_strtod_l+0xb1c>)
 80161c2:	ea09 0303 	and.w	r3, r9, r3
 80161c6:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 80161ca:	f04f 0a00 	mov.w	sl, #0
 80161ce:	9b06      	ldr	r3, [sp, #24]
 80161d0:	2b00      	cmp	r3, #0
 80161d2:	d1b0      	bne.n	8016136 <_strtod_l+0x816>
 80161d4:	e5bf      	b.n	8015d56 <_strtod_l+0x436>
 80161d6:	f04f 33ff 	mov.w	r3, #4294967295
 80161da:	e7e9      	b.n	80161b0 <_strtod_l+0x890>
 80161dc:	460b      	mov	r3, r1
 80161de:	e7e7      	b.n	80161b0 <_strtod_l+0x890>
 80161e0:	ea53 030a 	orrs.w	r3, r3, sl
 80161e4:	d099      	beq.n	801611a <_strtod_l+0x7fa>
 80161e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80161e8:	b1c3      	cbz	r3, 801621c <_strtod_l+0x8fc>
 80161ea:	ea13 0f09 	tst.w	r3, r9
 80161ee:	d0ee      	beq.n	80161ce <_strtod_l+0x8ae>
 80161f0:	9a06      	ldr	r2, [sp, #24]
 80161f2:	4650      	mov	r0, sl
 80161f4:	4659      	mov	r1, fp
 80161f6:	f1b8 0f00 	cmp.w	r8, #0
 80161fa:	d013      	beq.n	8016224 <_strtod_l+0x904>
 80161fc:	f7ff fb73 	bl	80158e6 <sulp>
 8016200:	ee39 7b00 	vadd.f64	d7, d9, d0
 8016204:	ec5b ab17 	vmov	sl, fp, d7
 8016208:	e7e1      	b.n	80161ce <_strtod_l+0x8ae>
 801620a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801620e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8016212:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8016216:	f04f 3aff 	mov.w	sl, #4294967295
 801621a:	e7d8      	b.n	80161ce <_strtod_l+0x8ae>
 801621c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801621e:	ea13 0f0a 	tst.w	r3, sl
 8016222:	e7e4      	b.n	80161ee <_strtod_l+0x8ce>
 8016224:	f7ff fb5f 	bl	80158e6 <sulp>
 8016228:	ee39 0b40 	vsub.f64	d0, d9, d0
 801622c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8016230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016234:	ec5b ab10 	vmov	sl, fp, d0
 8016238:	d1c9      	bne.n	80161ce <_strtod_l+0x8ae>
 801623a:	e615      	b.n	8015e68 <_strtod_l+0x548>
 801623c:	4629      	mov	r1, r5
 801623e:	4620      	mov	r0, r4
 8016240:	f001 fbca 	bl	80179d8 <__ratio>
 8016244:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8016248:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801624c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016250:	d85d      	bhi.n	801630e <_strtod_l+0x9ee>
 8016252:	f1b8 0f00 	cmp.w	r8, #0
 8016256:	d164      	bne.n	8016322 <_strtod_l+0xa02>
 8016258:	f1ba 0f00 	cmp.w	sl, #0
 801625c:	d14b      	bne.n	80162f6 <_strtod_l+0x9d6>
 801625e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016262:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8016266:	2b00      	cmp	r3, #0
 8016268:	d160      	bne.n	801632c <_strtod_l+0xa0c>
 801626a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 801626e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8016272:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016276:	d401      	bmi.n	801627c <_strtod_l+0x95c>
 8016278:	ee20 8b08 	vmul.f64	d8, d0, d8
 801627c:	eeb1 ab48 	vneg.f64	d10, d8
 8016280:	486e      	ldr	r0, [pc, #440]	@ (801643c <_strtod_l+0xb1c>)
 8016282:	4970      	ldr	r1, [pc, #448]	@ (8016444 <_strtod_l+0xb24>)
 8016284:	ea09 0700 	and.w	r7, r9, r0
 8016288:	428f      	cmp	r7, r1
 801628a:	ec53 2b1a 	vmov	r2, r3, d10
 801628e:	d17d      	bne.n	801638c <_strtod_l+0xa6c>
 8016290:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8016294:	ec4b ab1c 	vmov	d12, sl, fp
 8016298:	eeb0 0b4c 	vmov.f64	d0, d12
 801629c:	f001 fad4 	bl	8017848 <__ulp>
 80162a0:	4866      	ldr	r0, [pc, #408]	@ (801643c <_strtod_l+0xb1c>)
 80162a2:	eea0 cb0a 	vfma.f64	d12, d0, d10
 80162a6:	ee1c 3a90 	vmov	r3, s25
 80162aa:	4a67      	ldr	r2, [pc, #412]	@ (8016448 <_strtod_l+0xb28>)
 80162ac:	ea03 0100 	and.w	r1, r3, r0
 80162b0:	4291      	cmp	r1, r2
 80162b2:	ec5b ab1c 	vmov	sl, fp, d12
 80162b6:	d93c      	bls.n	8016332 <_strtod_l+0xa12>
 80162b8:	ee19 2a90 	vmov	r2, s19
 80162bc:	4b60      	ldr	r3, [pc, #384]	@ (8016440 <_strtod_l+0xb20>)
 80162be:	429a      	cmp	r2, r3
 80162c0:	d104      	bne.n	80162cc <_strtod_l+0x9ac>
 80162c2:	ee19 3a10 	vmov	r3, s18
 80162c6:	3301      	adds	r3, #1
 80162c8:	f43f ad3a 	beq.w	8015d40 <_strtod_l+0x420>
 80162cc:	f8df b170 	ldr.w	fp, [pc, #368]	@ 8016440 <_strtod_l+0xb20>
 80162d0:	f04f 3aff 	mov.w	sl, #4294967295
 80162d4:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80162d6:	9805      	ldr	r0, [sp, #20]
 80162d8:	f000 ff82 	bl	80171e0 <_Bfree>
 80162dc:	9805      	ldr	r0, [sp, #20]
 80162de:	4631      	mov	r1, r6
 80162e0:	f000 ff7e 	bl	80171e0 <_Bfree>
 80162e4:	9805      	ldr	r0, [sp, #20]
 80162e6:	4629      	mov	r1, r5
 80162e8:	f000 ff7a 	bl	80171e0 <_Bfree>
 80162ec:	9805      	ldr	r0, [sp, #20]
 80162ee:	4621      	mov	r1, r4
 80162f0:	f000 ff76 	bl	80171e0 <_Bfree>
 80162f4:	e625      	b.n	8015f42 <_strtod_l+0x622>
 80162f6:	f1ba 0f01 	cmp.w	sl, #1
 80162fa:	d103      	bne.n	8016304 <_strtod_l+0x9e4>
 80162fc:	f1bb 0f00 	cmp.w	fp, #0
 8016300:	f43f adb2 	beq.w	8015e68 <_strtod_l+0x548>
 8016304:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8016308:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801630c:	e7b8      	b.n	8016280 <_strtod_l+0x960>
 801630e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8016312:	ee20 8b08 	vmul.f64	d8, d0, d8
 8016316:	f1b8 0f00 	cmp.w	r8, #0
 801631a:	d0af      	beq.n	801627c <_strtod_l+0x95c>
 801631c:	eeb0 ab48 	vmov.f64	d10, d8
 8016320:	e7ae      	b.n	8016280 <_strtod_l+0x960>
 8016322:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8016326:	eeb0 8b4a 	vmov.f64	d8, d10
 801632a:	e7a9      	b.n	8016280 <_strtod_l+0x960>
 801632c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8016330:	e7a6      	b.n	8016280 <_strtod_l+0x960>
 8016332:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8016336:	9b06      	ldr	r3, [sp, #24]
 8016338:	46d9      	mov	r9, fp
 801633a:	2b00      	cmp	r3, #0
 801633c:	d1ca      	bne.n	80162d4 <_strtod_l+0x9b4>
 801633e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8016342:	0d1b      	lsrs	r3, r3, #20
 8016344:	051b      	lsls	r3, r3, #20
 8016346:	429f      	cmp	r7, r3
 8016348:	d1c4      	bne.n	80162d4 <_strtod_l+0x9b4>
 801634a:	ec51 0b18 	vmov	r0, r1, d8
 801634e:	f7ea fa53 	bl	80007f8 <__aeabi_d2lz>
 8016352:	f7ea f9bb 	bl	80006cc <__aeabi_l2d>
 8016356:	f3cb 0913 	ubfx	r9, fp, #0, #20
 801635a:	ec41 0b17 	vmov	d7, r0, r1
 801635e:	ea49 090a 	orr.w	r9, r9, sl
 8016362:	ea59 0908 	orrs.w	r9, r9, r8
 8016366:	ee38 8b47 	vsub.f64	d8, d8, d7
 801636a:	d03c      	beq.n	80163e6 <_strtod_l+0xac6>
 801636c:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 8016420 <_strtod_l+0xb00>
 8016370:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8016374:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016378:	f53f aced 	bmi.w	8015d56 <_strtod_l+0x436>
 801637c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8016428 <_strtod_l+0xb08>
 8016380:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8016384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016388:	dda4      	ble.n	80162d4 <_strtod_l+0x9b4>
 801638a:	e4e4      	b.n	8015d56 <_strtod_l+0x436>
 801638c:	9906      	ldr	r1, [sp, #24]
 801638e:	b1e1      	cbz	r1, 80163ca <_strtod_l+0xaaa>
 8016390:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8016394:	d819      	bhi.n	80163ca <_strtod_l+0xaaa>
 8016396:	eeb4 8bcb 	vcmpe.f64	d8, d11
 801639a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801639e:	d811      	bhi.n	80163c4 <_strtod_l+0xaa4>
 80163a0:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 80163a4:	ee18 3a10 	vmov	r3, s16
 80163a8:	2b01      	cmp	r3, #1
 80163aa:	bf38      	it	cc
 80163ac:	2301      	movcc	r3, #1
 80163ae:	ee08 3a10 	vmov	s16, r3
 80163b2:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 80163b6:	f1b8 0f00 	cmp.w	r8, #0
 80163ba:	d111      	bne.n	80163e0 <_strtod_l+0xac0>
 80163bc:	eeb1 7b48 	vneg.f64	d7, d8
 80163c0:	ec53 2b17 	vmov	r2, r3, d7
 80163c4:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 80163c8:	1bcb      	subs	r3, r1, r7
 80163ca:	eeb0 0b49 	vmov.f64	d0, d9
 80163ce:	ec43 2b1a 	vmov	d10, r2, r3
 80163d2:	f001 fa39 	bl	8017848 <__ulp>
 80163d6:	eeaa 9b00 	vfma.f64	d9, d10, d0
 80163da:	ec5b ab19 	vmov	sl, fp, d9
 80163de:	e7aa      	b.n	8016336 <_strtod_l+0xa16>
 80163e0:	eeb0 7b48 	vmov.f64	d7, d8
 80163e4:	e7ec      	b.n	80163c0 <_strtod_l+0xaa0>
 80163e6:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 8016430 <_strtod_l+0xb10>
 80163ea:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80163ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80163f2:	f57f af6f 	bpl.w	80162d4 <_strtod_l+0x9b4>
 80163f6:	e4ae      	b.n	8015d56 <_strtod_l+0x436>
 80163f8:	2300      	movs	r3, #0
 80163fa:	9308      	str	r3, [sp, #32]
 80163fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80163fe:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8016400:	6013      	str	r3, [r2, #0]
 8016402:	f7ff bacc 	b.w	801599e <_strtod_l+0x7e>
 8016406:	2a65      	cmp	r2, #101	@ 0x65
 8016408:	f43f abbc 	beq.w	8015b84 <_strtod_l+0x264>
 801640c:	2a45      	cmp	r2, #69	@ 0x45
 801640e:	f43f abb9 	beq.w	8015b84 <_strtod_l+0x264>
 8016412:	2301      	movs	r3, #1
 8016414:	9306      	str	r3, [sp, #24]
 8016416:	f7ff bbf0 	b.w	8015bfa <_strtod_l+0x2da>
 801641a:	bf00      	nop
 801641c:	f3af 8000 	nop.w
 8016420:	94a03595 	.word	0x94a03595
 8016424:	3fdfffff 	.word	0x3fdfffff
 8016428:	35afe535 	.word	0x35afe535
 801642c:	3fe00000 	.word	0x3fe00000
 8016430:	94a03595 	.word	0x94a03595
 8016434:	3fcfffff 	.word	0x3fcfffff
 8016438:	000fffff 	.word	0x000fffff
 801643c:	7ff00000 	.word	0x7ff00000
 8016440:	7fefffff 	.word	0x7fefffff
 8016444:	7fe00000 	.word	0x7fe00000
 8016448:	7c9fffff 	.word	0x7c9fffff

0801644c <strtod>:
 801644c:	460a      	mov	r2, r1
 801644e:	4601      	mov	r1, r0
 8016450:	4802      	ldr	r0, [pc, #8]	@ (801645c <strtod+0x10>)
 8016452:	4b03      	ldr	r3, [pc, #12]	@ (8016460 <strtod+0x14>)
 8016454:	6800      	ldr	r0, [r0, #0]
 8016456:	f7ff ba63 	b.w	8015920 <_strtod_l>
 801645a:	bf00      	nop
 801645c:	24000240 	.word	0x24000240
 8016460:	240000d4 	.word	0x240000d4

08016464 <_strtol_l.constprop.0>:
 8016464:	2b24      	cmp	r3, #36	@ 0x24
 8016466:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801646a:	4686      	mov	lr, r0
 801646c:	4690      	mov	r8, r2
 801646e:	d801      	bhi.n	8016474 <_strtol_l.constprop.0+0x10>
 8016470:	2b01      	cmp	r3, #1
 8016472:	d106      	bne.n	8016482 <_strtol_l.constprop.0+0x1e>
 8016474:	f000 f9ec 	bl	8016850 <__errno>
 8016478:	2316      	movs	r3, #22
 801647a:	6003      	str	r3, [r0, #0]
 801647c:	2000      	movs	r0, #0
 801647e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016482:	4834      	ldr	r0, [pc, #208]	@ (8016554 <_strtol_l.constprop.0+0xf0>)
 8016484:	460d      	mov	r5, r1
 8016486:	462a      	mov	r2, r5
 8016488:	f815 4b01 	ldrb.w	r4, [r5], #1
 801648c:	5d06      	ldrb	r6, [r0, r4]
 801648e:	f016 0608 	ands.w	r6, r6, #8
 8016492:	d1f8      	bne.n	8016486 <_strtol_l.constprop.0+0x22>
 8016494:	2c2d      	cmp	r4, #45	@ 0x2d
 8016496:	d12d      	bne.n	80164f4 <_strtol_l.constprop.0+0x90>
 8016498:	782c      	ldrb	r4, [r5, #0]
 801649a:	2601      	movs	r6, #1
 801649c:	1c95      	adds	r5, r2, #2
 801649e:	f033 0210 	bics.w	r2, r3, #16
 80164a2:	d109      	bne.n	80164b8 <_strtol_l.constprop.0+0x54>
 80164a4:	2c30      	cmp	r4, #48	@ 0x30
 80164a6:	d12a      	bne.n	80164fe <_strtol_l.constprop.0+0x9a>
 80164a8:	782a      	ldrb	r2, [r5, #0]
 80164aa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80164ae:	2a58      	cmp	r2, #88	@ 0x58
 80164b0:	d125      	bne.n	80164fe <_strtol_l.constprop.0+0x9a>
 80164b2:	786c      	ldrb	r4, [r5, #1]
 80164b4:	2310      	movs	r3, #16
 80164b6:	3502      	adds	r5, #2
 80164b8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80164bc:	f10c 3cff 	add.w	ip, ip, #4294967295
 80164c0:	2200      	movs	r2, #0
 80164c2:	fbbc f9f3 	udiv	r9, ip, r3
 80164c6:	4610      	mov	r0, r2
 80164c8:	fb03 ca19 	mls	sl, r3, r9, ip
 80164cc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80164d0:	2f09      	cmp	r7, #9
 80164d2:	d81b      	bhi.n	801650c <_strtol_l.constprop.0+0xa8>
 80164d4:	463c      	mov	r4, r7
 80164d6:	42a3      	cmp	r3, r4
 80164d8:	dd27      	ble.n	801652a <_strtol_l.constprop.0+0xc6>
 80164da:	1c57      	adds	r7, r2, #1
 80164dc:	d007      	beq.n	80164ee <_strtol_l.constprop.0+0x8a>
 80164de:	4581      	cmp	r9, r0
 80164e0:	d320      	bcc.n	8016524 <_strtol_l.constprop.0+0xc0>
 80164e2:	d101      	bne.n	80164e8 <_strtol_l.constprop.0+0x84>
 80164e4:	45a2      	cmp	sl, r4
 80164e6:	db1d      	blt.n	8016524 <_strtol_l.constprop.0+0xc0>
 80164e8:	fb00 4003 	mla	r0, r0, r3, r4
 80164ec:	2201      	movs	r2, #1
 80164ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 80164f2:	e7eb      	b.n	80164cc <_strtol_l.constprop.0+0x68>
 80164f4:	2c2b      	cmp	r4, #43	@ 0x2b
 80164f6:	bf04      	itt	eq
 80164f8:	782c      	ldrbeq	r4, [r5, #0]
 80164fa:	1c95      	addeq	r5, r2, #2
 80164fc:	e7cf      	b.n	801649e <_strtol_l.constprop.0+0x3a>
 80164fe:	2b00      	cmp	r3, #0
 8016500:	d1da      	bne.n	80164b8 <_strtol_l.constprop.0+0x54>
 8016502:	2c30      	cmp	r4, #48	@ 0x30
 8016504:	bf0c      	ite	eq
 8016506:	2308      	moveq	r3, #8
 8016508:	230a      	movne	r3, #10
 801650a:	e7d5      	b.n	80164b8 <_strtol_l.constprop.0+0x54>
 801650c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8016510:	2f19      	cmp	r7, #25
 8016512:	d801      	bhi.n	8016518 <_strtol_l.constprop.0+0xb4>
 8016514:	3c37      	subs	r4, #55	@ 0x37
 8016516:	e7de      	b.n	80164d6 <_strtol_l.constprop.0+0x72>
 8016518:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801651c:	2f19      	cmp	r7, #25
 801651e:	d804      	bhi.n	801652a <_strtol_l.constprop.0+0xc6>
 8016520:	3c57      	subs	r4, #87	@ 0x57
 8016522:	e7d8      	b.n	80164d6 <_strtol_l.constprop.0+0x72>
 8016524:	f04f 32ff 	mov.w	r2, #4294967295
 8016528:	e7e1      	b.n	80164ee <_strtol_l.constprop.0+0x8a>
 801652a:	1c53      	adds	r3, r2, #1
 801652c:	d108      	bne.n	8016540 <_strtol_l.constprop.0+0xdc>
 801652e:	2322      	movs	r3, #34	@ 0x22
 8016530:	f8ce 3000 	str.w	r3, [lr]
 8016534:	4660      	mov	r0, ip
 8016536:	f1b8 0f00 	cmp.w	r8, #0
 801653a:	d0a0      	beq.n	801647e <_strtol_l.constprop.0+0x1a>
 801653c:	1e69      	subs	r1, r5, #1
 801653e:	e006      	b.n	801654e <_strtol_l.constprop.0+0xea>
 8016540:	b106      	cbz	r6, 8016544 <_strtol_l.constprop.0+0xe0>
 8016542:	4240      	negs	r0, r0
 8016544:	f1b8 0f00 	cmp.w	r8, #0
 8016548:	d099      	beq.n	801647e <_strtol_l.constprop.0+0x1a>
 801654a:	2a00      	cmp	r2, #0
 801654c:	d1f6      	bne.n	801653c <_strtol_l.constprop.0+0xd8>
 801654e:	f8c8 1000 	str.w	r1, [r8]
 8016552:	e794      	b.n	801647e <_strtol_l.constprop.0+0x1a>
 8016554:	08018969 	.word	0x08018969

08016558 <strtol>:
 8016558:	4613      	mov	r3, r2
 801655a:	460a      	mov	r2, r1
 801655c:	4601      	mov	r1, r0
 801655e:	4802      	ldr	r0, [pc, #8]	@ (8016568 <strtol+0x10>)
 8016560:	6800      	ldr	r0, [r0, #0]
 8016562:	f7ff bf7f 	b.w	8016464 <_strtol_l.constprop.0>
 8016566:	bf00      	nop
 8016568:	24000240 	.word	0x24000240

0801656c <std>:
 801656c:	2300      	movs	r3, #0
 801656e:	b510      	push	{r4, lr}
 8016570:	4604      	mov	r4, r0
 8016572:	e9c0 3300 	strd	r3, r3, [r0]
 8016576:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801657a:	6083      	str	r3, [r0, #8]
 801657c:	8181      	strh	r1, [r0, #12]
 801657e:	6643      	str	r3, [r0, #100]	@ 0x64
 8016580:	81c2      	strh	r2, [r0, #14]
 8016582:	6183      	str	r3, [r0, #24]
 8016584:	4619      	mov	r1, r3
 8016586:	2208      	movs	r2, #8
 8016588:	305c      	adds	r0, #92	@ 0x5c
 801658a:	f000 f8f4 	bl	8016776 <memset>
 801658e:	4b0d      	ldr	r3, [pc, #52]	@ (80165c4 <std+0x58>)
 8016590:	6263      	str	r3, [r4, #36]	@ 0x24
 8016592:	4b0d      	ldr	r3, [pc, #52]	@ (80165c8 <std+0x5c>)
 8016594:	62a3      	str	r3, [r4, #40]	@ 0x28
 8016596:	4b0d      	ldr	r3, [pc, #52]	@ (80165cc <std+0x60>)
 8016598:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801659a:	4b0d      	ldr	r3, [pc, #52]	@ (80165d0 <std+0x64>)
 801659c:	6323      	str	r3, [r4, #48]	@ 0x30
 801659e:	4b0d      	ldr	r3, [pc, #52]	@ (80165d4 <std+0x68>)
 80165a0:	6224      	str	r4, [r4, #32]
 80165a2:	429c      	cmp	r4, r3
 80165a4:	d006      	beq.n	80165b4 <std+0x48>
 80165a6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80165aa:	4294      	cmp	r4, r2
 80165ac:	d002      	beq.n	80165b4 <std+0x48>
 80165ae:	33d0      	adds	r3, #208	@ 0xd0
 80165b0:	429c      	cmp	r4, r3
 80165b2:	d105      	bne.n	80165c0 <std+0x54>
 80165b4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80165b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80165bc:	f000 b972 	b.w	80168a4 <__retarget_lock_init_recursive>
 80165c0:	bd10      	pop	{r4, pc}
 80165c2:	bf00      	nop
 80165c4:	080166f1 	.word	0x080166f1
 80165c8:	08016713 	.word	0x08016713
 80165cc:	0801674b 	.word	0x0801674b
 80165d0:	0801676f 	.word	0x0801676f
 80165d4:	24006618 	.word	0x24006618

080165d8 <stdio_exit_handler>:
 80165d8:	4a02      	ldr	r2, [pc, #8]	@ (80165e4 <stdio_exit_handler+0xc>)
 80165da:	4903      	ldr	r1, [pc, #12]	@ (80165e8 <stdio_exit_handler+0x10>)
 80165dc:	4803      	ldr	r0, [pc, #12]	@ (80165ec <stdio_exit_handler+0x14>)
 80165de:	f000 b869 	b.w	80166b4 <_fwalk_sglue>
 80165e2:	bf00      	nop
 80165e4:	240000c8 	.word	0x240000c8
 80165e8:	08017be1 	.word	0x08017be1
 80165ec:	24000244 	.word	0x24000244

080165f0 <cleanup_stdio>:
 80165f0:	6841      	ldr	r1, [r0, #4]
 80165f2:	4b0c      	ldr	r3, [pc, #48]	@ (8016624 <cleanup_stdio+0x34>)
 80165f4:	4299      	cmp	r1, r3
 80165f6:	b510      	push	{r4, lr}
 80165f8:	4604      	mov	r4, r0
 80165fa:	d001      	beq.n	8016600 <cleanup_stdio+0x10>
 80165fc:	f001 faf0 	bl	8017be0 <_fflush_r>
 8016600:	68a1      	ldr	r1, [r4, #8]
 8016602:	4b09      	ldr	r3, [pc, #36]	@ (8016628 <cleanup_stdio+0x38>)
 8016604:	4299      	cmp	r1, r3
 8016606:	d002      	beq.n	801660e <cleanup_stdio+0x1e>
 8016608:	4620      	mov	r0, r4
 801660a:	f001 fae9 	bl	8017be0 <_fflush_r>
 801660e:	68e1      	ldr	r1, [r4, #12]
 8016610:	4b06      	ldr	r3, [pc, #24]	@ (801662c <cleanup_stdio+0x3c>)
 8016612:	4299      	cmp	r1, r3
 8016614:	d004      	beq.n	8016620 <cleanup_stdio+0x30>
 8016616:	4620      	mov	r0, r4
 8016618:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801661c:	f001 bae0 	b.w	8017be0 <_fflush_r>
 8016620:	bd10      	pop	{r4, pc}
 8016622:	bf00      	nop
 8016624:	24006618 	.word	0x24006618
 8016628:	24006680 	.word	0x24006680
 801662c:	240066e8 	.word	0x240066e8

08016630 <global_stdio_init.part.0>:
 8016630:	b510      	push	{r4, lr}
 8016632:	4b0b      	ldr	r3, [pc, #44]	@ (8016660 <global_stdio_init.part.0+0x30>)
 8016634:	4c0b      	ldr	r4, [pc, #44]	@ (8016664 <global_stdio_init.part.0+0x34>)
 8016636:	4a0c      	ldr	r2, [pc, #48]	@ (8016668 <global_stdio_init.part.0+0x38>)
 8016638:	601a      	str	r2, [r3, #0]
 801663a:	4620      	mov	r0, r4
 801663c:	2200      	movs	r2, #0
 801663e:	2104      	movs	r1, #4
 8016640:	f7ff ff94 	bl	801656c <std>
 8016644:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8016648:	2201      	movs	r2, #1
 801664a:	2109      	movs	r1, #9
 801664c:	f7ff ff8e 	bl	801656c <std>
 8016650:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8016654:	2202      	movs	r2, #2
 8016656:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801665a:	2112      	movs	r1, #18
 801665c:	f7ff bf86 	b.w	801656c <std>
 8016660:	24006750 	.word	0x24006750
 8016664:	24006618 	.word	0x24006618
 8016668:	080165d9 	.word	0x080165d9

0801666c <__sfp_lock_acquire>:
 801666c:	4801      	ldr	r0, [pc, #4]	@ (8016674 <__sfp_lock_acquire+0x8>)
 801666e:	f000 b91a 	b.w	80168a6 <__retarget_lock_acquire_recursive>
 8016672:	bf00      	nop
 8016674:	24006759 	.word	0x24006759

08016678 <__sfp_lock_release>:
 8016678:	4801      	ldr	r0, [pc, #4]	@ (8016680 <__sfp_lock_release+0x8>)
 801667a:	f000 b915 	b.w	80168a8 <__retarget_lock_release_recursive>
 801667e:	bf00      	nop
 8016680:	24006759 	.word	0x24006759

08016684 <__sinit>:
 8016684:	b510      	push	{r4, lr}
 8016686:	4604      	mov	r4, r0
 8016688:	f7ff fff0 	bl	801666c <__sfp_lock_acquire>
 801668c:	6a23      	ldr	r3, [r4, #32]
 801668e:	b11b      	cbz	r3, 8016698 <__sinit+0x14>
 8016690:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016694:	f7ff bff0 	b.w	8016678 <__sfp_lock_release>
 8016698:	4b04      	ldr	r3, [pc, #16]	@ (80166ac <__sinit+0x28>)
 801669a:	6223      	str	r3, [r4, #32]
 801669c:	4b04      	ldr	r3, [pc, #16]	@ (80166b0 <__sinit+0x2c>)
 801669e:	681b      	ldr	r3, [r3, #0]
 80166a0:	2b00      	cmp	r3, #0
 80166a2:	d1f5      	bne.n	8016690 <__sinit+0xc>
 80166a4:	f7ff ffc4 	bl	8016630 <global_stdio_init.part.0>
 80166a8:	e7f2      	b.n	8016690 <__sinit+0xc>
 80166aa:	bf00      	nop
 80166ac:	080165f1 	.word	0x080165f1
 80166b0:	24006750 	.word	0x24006750

080166b4 <_fwalk_sglue>:
 80166b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80166b8:	4607      	mov	r7, r0
 80166ba:	4688      	mov	r8, r1
 80166bc:	4614      	mov	r4, r2
 80166be:	2600      	movs	r6, #0
 80166c0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80166c4:	f1b9 0901 	subs.w	r9, r9, #1
 80166c8:	d505      	bpl.n	80166d6 <_fwalk_sglue+0x22>
 80166ca:	6824      	ldr	r4, [r4, #0]
 80166cc:	2c00      	cmp	r4, #0
 80166ce:	d1f7      	bne.n	80166c0 <_fwalk_sglue+0xc>
 80166d0:	4630      	mov	r0, r6
 80166d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80166d6:	89ab      	ldrh	r3, [r5, #12]
 80166d8:	2b01      	cmp	r3, #1
 80166da:	d907      	bls.n	80166ec <_fwalk_sglue+0x38>
 80166dc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80166e0:	3301      	adds	r3, #1
 80166e2:	d003      	beq.n	80166ec <_fwalk_sglue+0x38>
 80166e4:	4629      	mov	r1, r5
 80166e6:	4638      	mov	r0, r7
 80166e8:	47c0      	blx	r8
 80166ea:	4306      	orrs	r6, r0
 80166ec:	3568      	adds	r5, #104	@ 0x68
 80166ee:	e7e9      	b.n	80166c4 <_fwalk_sglue+0x10>

080166f0 <__sread>:
 80166f0:	b510      	push	{r4, lr}
 80166f2:	460c      	mov	r4, r1
 80166f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80166f8:	f000 f886 	bl	8016808 <_read_r>
 80166fc:	2800      	cmp	r0, #0
 80166fe:	bfab      	itete	ge
 8016700:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8016702:	89a3      	ldrhlt	r3, [r4, #12]
 8016704:	181b      	addge	r3, r3, r0
 8016706:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801670a:	bfac      	ite	ge
 801670c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801670e:	81a3      	strhlt	r3, [r4, #12]
 8016710:	bd10      	pop	{r4, pc}

08016712 <__swrite>:
 8016712:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016716:	461f      	mov	r7, r3
 8016718:	898b      	ldrh	r3, [r1, #12]
 801671a:	05db      	lsls	r3, r3, #23
 801671c:	4605      	mov	r5, r0
 801671e:	460c      	mov	r4, r1
 8016720:	4616      	mov	r6, r2
 8016722:	d505      	bpl.n	8016730 <__swrite+0x1e>
 8016724:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016728:	2302      	movs	r3, #2
 801672a:	2200      	movs	r2, #0
 801672c:	f000 f85a 	bl	80167e4 <_lseek_r>
 8016730:	89a3      	ldrh	r3, [r4, #12]
 8016732:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016736:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801673a:	81a3      	strh	r3, [r4, #12]
 801673c:	4632      	mov	r2, r6
 801673e:	463b      	mov	r3, r7
 8016740:	4628      	mov	r0, r5
 8016742:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016746:	f000 b871 	b.w	801682c <_write_r>

0801674a <__sseek>:
 801674a:	b510      	push	{r4, lr}
 801674c:	460c      	mov	r4, r1
 801674e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016752:	f000 f847 	bl	80167e4 <_lseek_r>
 8016756:	1c43      	adds	r3, r0, #1
 8016758:	89a3      	ldrh	r3, [r4, #12]
 801675a:	bf15      	itete	ne
 801675c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801675e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8016762:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8016766:	81a3      	strheq	r3, [r4, #12]
 8016768:	bf18      	it	ne
 801676a:	81a3      	strhne	r3, [r4, #12]
 801676c:	bd10      	pop	{r4, pc}

0801676e <__sclose>:
 801676e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016772:	f000 b827 	b.w	80167c4 <_close_r>

08016776 <memset>:
 8016776:	4402      	add	r2, r0
 8016778:	4603      	mov	r3, r0
 801677a:	4293      	cmp	r3, r2
 801677c:	d100      	bne.n	8016780 <memset+0xa>
 801677e:	4770      	bx	lr
 8016780:	f803 1b01 	strb.w	r1, [r3], #1
 8016784:	e7f9      	b.n	801677a <memset+0x4>

08016786 <strchr>:
 8016786:	b2c9      	uxtb	r1, r1
 8016788:	4603      	mov	r3, r0
 801678a:	4618      	mov	r0, r3
 801678c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016790:	b112      	cbz	r2, 8016798 <strchr+0x12>
 8016792:	428a      	cmp	r2, r1
 8016794:	d1f9      	bne.n	801678a <strchr+0x4>
 8016796:	4770      	bx	lr
 8016798:	2900      	cmp	r1, #0
 801679a:	bf18      	it	ne
 801679c:	2000      	movne	r0, #0
 801679e:	4770      	bx	lr

080167a0 <strncmp>:
 80167a0:	b510      	push	{r4, lr}
 80167a2:	b16a      	cbz	r2, 80167c0 <strncmp+0x20>
 80167a4:	3901      	subs	r1, #1
 80167a6:	1884      	adds	r4, r0, r2
 80167a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80167ac:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80167b0:	429a      	cmp	r2, r3
 80167b2:	d103      	bne.n	80167bc <strncmp+0x1c>
 80167b4:	42a0      	cmp	r0, r4
 80167b6:	d001      	beq.n	80167bc <strncmp+0x1c>
 80167b8:	2a00      	cmp	r2, #0
 80167ba:	d1f5      	bne.n	80167a8 <strncmp+0x8>
 80167bc:	1ad0      	subs	r0, r2, r3
 80167be:	bd10      	pop	{r4, pc}
 80167c0:	4610      	mov	r0, r2
 80167c2:	e7fc      	b.n	80167be <strncmp+0x1e>

080167c4 <_close_r>:
 80167c4:	b538      	push	{r3, r4, r5, lr}
 80167c6:	4d06      	ldr	r5, [pc, #24]	@ (80167e0 <_close_r+0x1c>)
 80167c8:	2300      	movs	r3, #0
 80167ca:	4604      	mov	r4, r0
 80167cc:	4608      	mov	r0, r1
 80167ce:	602b      	str	r3, [r5, #0]
 80167d0:	f7eb fd1a 	bl	8002208 <_close>
 80167d4:	1c43      	adds	r3, r0, #1
 80167d6:	d102      	bne.n	80167de <_close_r+0x1a>
 80167d8:	682b      	ldr	r3, [r5, #0]
 80167da:	b103      	cbz	r3, 80167de <_close_r+0x1a>
 80167dc:	6023      	str	r3, [r4, #0]
 80167de:	bd38      	pop	{r3, r4, r5, pc}
 80167e0:	24006754 	.word	0x24006754

080167e4 <_lseek_r>:
 80167e4:	b538      	push	{r3, r4, r5, lr}
 80167e6:	4d07      	ldr	r5, [pc, #28]	@ (8016804 <_lseek_r+0x20>)
 80167e8:	4604      	mov	r4, r0
 80167ea:	4608      	mov	r0, r1
 80167ec:	4611      	mov	r1, r2
 80167ee:	2200      	movs	r2, #0
 80167f0:	602a      	str	r2, [r5, #0]
 80167f2:	461a      	mov	r2, r3
 80167f4:	f7eb fd2f 	bl	8002256 <_lseek>
 80167f8:	1c43      	adds	r3, r0, #1
 80167fa:	d102      	bne.n	8016802 <_lseek_r+0x1e>
 80167fc:	682b      	ldr	r3, [r5, #0]
 80167fe:	b103      	cbz	r3, 8016802 <_lseek_r+0x1e>
 8016800:	6023      	str	r3, [r4, #0]
 8016802:	bd38      	pop	{r3, r4, r5, pc}
 8016804:	24006754 	.word	0x24006754

08016808 <_read_r>:
 8016808:	b538      	push	{r3, r4, r5, lr}
 801680a:	4d07      	ldr	r5, [pc, #28]	@ (8016828 <_read_r+0x20>)
 801680c:	4604      	mov	r4, r0
 801680e:	4608      	mov	r0, r1
 8016810:	4611      	mov	r1, r2
 8016812:	2200      	movs	r2, #0
 8016814:	602a      	str	r2, [r5, #0]
 8016816:	461a      	mov	r2, r3
 8016818:	f7eb fcbd 	bl	8002196 <_read>
 801681c:	1c43      	adds	r3, r0, #1
 801681e:	d102      	bne.n	8016826 <_read_r+0x1e>
 8016820:	682b      	ldr	r3, [r5, #0]
 8016822:	b103      	cbz	r3, 8016826 <_read_r+0x1e>
 8016824:	6023      	str	r3, [r4, #0]
 8016826:	bd38      	pop	{r3, r4, r5, pc}
 8016828:	24006754 	.word	0x24006754

0801682c <_write_r>:
 801682c:	b538      	push	{r3, r4, r5, lr}
 801682e:	4d07      	ldr	r5, [pc, #28]	@ (801684c <_write_r+0x20>)
 8016830:	4604      	mov	r4, r0
 8016832:	4608      	mov	r0, r1
 8016834:	4611      	mov	r1, r2
 8016836:	2200      	movs	r2, #0
 8016838:	602a      	str	r2, [r5, #0]
 801683a:	461a      	mov	r2, r3
 801683c:	f7eb fcc8 	bl	80021d0 <_write>
 8016840:	1c43      	adds	r3, r0, #1
 8016842:	d102      	bne.n	801684a <_write_r+0x1e>
 8016844:	682b      	ldr	r3, [r5, #0]
 8016846:	b103      	cbz	r3, 801684a <_write_r+0x1e>
 8016848:	6023      	str	r3, [r4, #0]
 801684a:	bd38      	pop	{r3, r4, r5, pc}
 801684c:	24006754 	.word	0x24006754

08016850 <__errno>:
 8016850:	4b01      	ldr	r3, [pc, #4]	@ (8016858 <__errno+0x8>)
 8016852:	6818      	ldr	r0, [r3, #0]
 8016854:	4770      	bx	lr
 8016856:	bf00      	nop
 8016858:	24000240 	.word	0x24000240

0801685c <__libc_init_array>:
 801685c:	b570      	push	{r4, r5, r6, lr}
 801685e:	4d0d      	ldr	r5, [pc, #52]	@ (8016894 <__libc_init_array+0x38>)
 8016860:	4c0d      	ldr	r4, [pc, #52]	@ (8016898 <__libc_init_array+0x3c>)
 8016862:	1b64      	subs	r4, r4, r5
 8016864:	10a4      	asrs	r4, r4, #2
 8016866:	2600      	movs	r6, #0
 8016868:	42a6      	cmp	r6, r4
 801686a:	d109      	bne.n	8016880 <__libc_init_array+0x24>
 801686c:	4d0b      	ldr	r5, [pc, #44]	@ (801689c <__libc_init_array+0x40>)
 801686e:	4c0c      	ldr	r4, [pc, #48]	@ (80168a0 <__libc_init_array+0x44>)
 8016870:	f001 ff9a 	bl	80187a8 <_init>
 8016874:	1b64      	subs	r4, r4, r5
 8016876:	10a4      	asrs	r4, r4, #2
 8016878:	2600      	movs	r6, #0
 801687a:	42a6      	cmp	r6, r4
 801687c:	d105      	bne.n	801688a <__libc_init_array+0x2e>
 801687e:	bd70      	pop	{r4, r5, r6, pc}
 8016880:	f855 3b04 	ldr.w	r3, [r5], #4
 8016884:	4798      	blx	r3
 8016886:	3601      	adds	r6, #1
 8016888:	e7ee      	b.n	8016868 <__libc_init_array+0xc>
 801688a:	f855 3b04 	ldr.w	r3, [r5], #4
 801688e:	4798      	blx	r3
 8016890:	3601      	adds	r6, #1
 8016892:	e7f2      	b.n	801687a <__libc_init_array+0x1e>
 8016894:	08019558 	.word	0x08019558
 8016898:	08019558 	.word	0x08019558
 801689c:	08019558 	.word	0x08019558
 80168a0:	0801955c 	.word	0x0801955c

080168a4 <__retarget_lock_init_recursive>:
 80168a4:	4770      	bx	lr

080168a6 <__retarget_lock_acquire_recursive>:
 80168a6:	4770      	bx	lr

080168a8 <__retarget_lock_release_recursive>:
 80168a8:	4770      	bx	lr

080168aa <memcpy>:
 80168aa:	440a      	add	r2, r1
 80168ac:	4291      	cmp	r1, r2
 80168ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80168b2:	d100      	bne.n	80168b6 <memcpy+0xc>
 80168b4:	4770      	bx	lr
 80168b6:	b510      	push	{r4, lr}
 80168b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80168bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80168c0:	4291      	cmp	r1, r2
 80168c2:	d1f9      	bne.n	80168b8 <memcpy+0xe>
 80168c4:	bd10      	pop	{r4, pc}
	...

080168c8 <nan>:
 80168c8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80168d0 <nan+0x8>
 80168cc:	4770      	bx	lr
 80168ce:	bf00      	nop
 80168d0:	00000000 	.word	0x00000000
 80168d4:	7ff80000 	.word	0x7ff80000

080168d8 <_free_r>:
 80168d8:	b538      	push	{r3, r4, r5, lr}
 80168da:	4605      	mov	r5, r0
 80168dc:	2900      	cmp	r1, #0
 80168de:	d041      	beq.n	8016964 <_free_r+0x8c>
 80168e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80168e4:	1f0c      	subs	r4, r1, #4
 80168e6:	2b00      	cmp	r3, #0
 80168e8:	bfb8      	it	lt
 80168ea:	18e4      	addlt	r4, r4, r3
 80168ec:	f000 fc2c 	bl	8017148 <__malloc_lock>
 80168f0:	4a1d      	ldr	r2, [pc, #116]	@ (8016968 <_free_r+0x90>)
 80168f2:	6813      	ldr	r3, [r2, #0]
 80168f4:	b933      	cbnz	r3, 8016904 <_free_r+0x2c>
 80168f6:	6063      	str	r3, [r4, #4]
 80168f8:	6014      	str	r4, [r2, #0]
 80168fa:	4628      	mov	r0, r5
 80168fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016900:	f000 bc28 	b.w	8017154 <__malloc_unlock>
 8016904:	42a3      	cmp	r3, r4
 8016906:	d908      	bls.n	801691a <_free_r+0x42>
 8016908:	6820      	ldr	r0, [r4, #0]
 801690a:	1821      	adds	r1, r4, r0
 801690c:	428b      	cmp	r3, r1
 801690e:	bf01      	itttt	eq
 8016910:	6819      	ldreq	r1, [r3, #0]
 8016912:	685b      	ldreq	r3, [r3, #4]
 8016914:	1809      	addeq	r1, r1, r0
 8016916:	6021      	streq	r1, [r4, #0]
 8016918:	e7ed      	b.n	80168f6 <_free_r+0x1e>
 801691a:	461a      	mov	r2, r3
 801691c:	685b      	ldr	r3, [r3, #4]
 801691e:	b10b      	cbz	r3, 8016924 <_free_r+0x4c>
 8016920:	42a3      	cmp	r3, r4
 8016922:	d9fa      	bls.n	801691a <_free_r+0x42>
 8016924:	6811      	ldr	r1, [r2, #0]
 8016926:	1850      	adds	r0, r2, r1
 8016928:	42a0      	cmp	r0, r4
 801692a:	d10b      	bne.n	8016944 <_free_r+0x6c>
 801692c:	6820      	ldr	r0, [r4, #0]
 801692e:	4401      	add	r1, r0
 8016930:	1850      	adds	r0, r2, r1
 8016932:	4283      	cmp	r3, r0
 8016934:	6011      	str	r1, [r2, #0]
 8016936:	d1e0      	bne.n	80168fa <_free_r+0x22>
 8016938:	6818      	ldr	r0, [r3, #0]
 801693a:	685b      	ldr	r3, [r3, #4]
 801693c:	6053      	str	r3, [r2, #4]
 801693e:	4408      	add	r0, r1
 8016940:	6010      	str	r0, [r2, #0]
 8016942:	e7da      	b.n	80168fa <_free_r+0x22>
 8016944:	d902      	bls.n	801694c <_free_r+0x74>
 8016946:	230c      	movs	r3, #12
 8016948:	602b      	str	r3, [r5, #0]
 801694a:	e7d6      	b.n	80168fa <_free_r+0x22>
 801694c:	6820      	ldr	r0, [r4, #0]
 801694e:	1821      	adds	r1, r4, r0
 8016950:	428b      	cmp	r3, r1
 8016952:	bf04      	itt	eq
 8016954:	6819      	ldreq	r1, [r3, #0]
 8016956:	685b      	ldreq	r3, [r3, #4]
 8016958:	6063      	str	r3, [r4, #4]
 801695a:	bf04      	itt	eq
 801695c:	1809      	addeq	r1, r1, r0
 801695e:	6021      	streq	r1, [r4, #0]
 8016960:	6054      	str	r4, [r2, #4]
 8016962:	e7ca      	b.n	80168fa <_free_r+0x22>
 8016964:	bd38      	pop	{r3, r4, r5, pc}
 8016966:	bf00      	nop
 8016968:	24006760 	.word	0x24006760

0801696c <rshift>:
 801696c:	6903      	ldr	r3, [r0, #16]
 801696e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8016972:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016976:	ea4f 1261 	mov.w	r2, r1, asr #5
 801697a:	f100 0414 	add.w	r4, r0, #20
 801697e:	dd45      	ble.n	8016a0c <rshift+0xa0>
 8016980:	f011 011f 	ands.w	r1, r1, #31
 8016984:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8016988:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801698c:	d10c      	bne.n	80169a8 <rshift+0x3c>
 801698e:	f100 0710 	add.w	r7, r0, #16
 8016992:	4629      	mov	r1, r5
 8016994:	42b1      	cmp	r1, r6
 8016996:	d334      	bcc.n	8016a02 <rshift+0x96>
 8016998:	1a9b      	subs	r3, r3, r2
 801699a:	009b      	lsls	r3, r3, #2
 801699c:	1eea      	subs	r2, r5, #3
 801699e:	4296      	cmp	r6, r2
 80169a0:	bf38      	it	cc
 80169a2:	2300      	movcc	r3, #0
 80169a4:	4423      	add	r3, r4
 80169a6:	e015      	b.n	80169d4 <rshift+0x68>
 80169a8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80169ac:	f1c1 0820 	rsb	r8, r1, #32
 80169b0:	40cf      	lsrs	r7, r1
 80169b2:	f105 0e04 	add.w	lr, r5, #4
 80169b6:	46a1      	mov	r9, r4
 80169b8:	4576      	cmp	r6, lr
 80169ba:	46f4      	mov	ip, lr
 80169bc:	d815      	bhi.n	80169ea <rshift+0x7e>
 80169be:	1a9a      	subs	r2, r3, r2
 80169c0:	0092      	lsls	r2, r2, #2
 80169c2:	3a04      	subs	r2, #4
 80169c4:	3501      	adds	r5, #1
 80169c6:	42ae      	cmp	r6, r5
 80169c8:	bf38      	it	cc
 80169ca:	2200      	movcc	r2, #0
 80169cc:	18a3      	adds	r3, r4, r2
 80169ce:	50a7      	str	r7, [r4, r2]
 80169d0:	b107      	cbz	r7, 80169d4 <rshift+0x68>
 80169d2:	3304      	adds	r3, #4
 80169d4:	1b1a      	subs	r2, r3, r4
 80169d6:	42a3      	cmp	r3, r4
 80169d8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80169dc:	bf08      	it	eq
 80169de:	2300      	moveq	r3, #0
 80169e0:	6102      	str	r2, [r0, #16]
 80169e2:	bf08      	it	eq
 80169e4:	6143      	streq	r3, [r0, #20]
 80169e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80169ea:	f8dc c000 	ldr.w	ip, [ip]
 80169ee:	fa0c fc08 	lsl.w	ip, ip, r8
 80169f2:	ea4c 0707 	orr.w	r7, ip, r7
 80169f6:	f849 7b04 	str.w	r7, [r9], #4
 80169fa:	f85e 7b04 	ldr.w	r7, [lr], #4
 80169fe:	40cf      	lsrs	r7, r1
 8016a00:	e7da      	b.n	80169b8 <rshift+0x4c>
 8016a02:	f851 cb04 	ldr.w	ip, [r1], #4
 8016a06:	f847 cf04 	str.w	ip, [r7, #4]!
 8016a0a:	e7c3      	b.n	8016994 <rshift+0x28>
 8016a0c:	4623      	mov	r3, r4
 8016a0e:	e7e1      	b.n	80169d4 <rshift+0x68>

08016a10 <__hexdig_fun>:
 8016a10:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8016a14:	2b09      	cmp	r3, #9
 8016a16:	d802      	bhi.n	8016a1e <__hexdig_fun+0xe>
 8016a18:	3820      	subs	r0, #32
 8016a1a:	b2c0      	uxtb	r0, r0
 8016a1c:	4770      	bx	lr
 8016a1e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8016a22:	2b05      	cmp	r3, #5
 8016a24:	d801      	bhi.n	8016a2a <__hexdig_fun+0x1a>
 8016a26:	3847      	subs	r0, #71	@ 0x47
 8016a28:	e7f7      	b.n	8016a1a <__hexdig_fun+0xa>
 8016a2a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8016a2e:	2b05      	cmp	r3, #5
 8016a30:	d801      	bhi.n	8016a36 <__hexdig_fun+0x26>
 8016a32:	3827      	subs	r0, #39	@ 0x27
 8016a34:	e7f1      	b.n	8016a1a <__hexdig_fun+0xa>
 8016a36:	2000      	movs	r0, #0
 8016a38:	4770      	bx	lr
	...

08016a3c <__gethex>:
 8016a3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016a40:	b085      	sub	sp, #20
 8016a42:	468a      	mov	sl, r1
 8016a44:	9302      	str	r3, [sp, #8]
 8016a46:	680b      	ldr	r3, [r1, #0]
 8016a48:	9001      	str	r0, [sp, #4]
 8016a4a:	4690      	mov	r8, r2
 8016a4c:	1c9c      	adds	r4, r3, #2
 8016a4e:	46a1      	mov	r9, r4
 8016a50:	f814 0b01 	ldrb.w	r0, [r4], #1
 8016a54:	2830      	cmp	r0, #48	@ 0x30
 8016a56:	d0fa      	beq.n	8016a4e <__gethex+0x12>
 8016a58:	eba9 0303 	sub.w	r3, r9, r3
 8016a5c:	f1a3 0b02 	sub.w	fp, r3, #2
 8016a60:	f7ff ffd6 	bl	8016a10 <__hexdig_fun>
 8016a64:	4605      	mov	r5, r0
 8016a66:	2800      	cmp	r0, #0
 8016a68:	d168      	bne.n	8016b3c <__gethex+0x100>
 8016a6a:	49a0      	ldr	r1, [pc, #640]	@ (8016cec <__gethex+0x2b0>)
 8016a6c:	2201      	movs	r2, #1
 8016a6e:	4648      	mov	r0, r9
 8016a70:	f7ff fe96 	bl	80167a0 <strncmp>
 8016a74:	4607      	mov	r7, r0
 8016a76:	2800      	cmp	r0, #0
 8016a78:	d167      	bne.n	8016b4a <__gethex+0x10e>
 8016a7a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8016a7e:	4626      	mov	r6, r4
 8016a80:	f7ff ffc6 	bl	8016a10 <__hexdig_fun>
 8016a84:	2800      	cmp	r0, #0
 8016a86:	d062      	beq.n	8016b4e <__gethex+0x112>
 8016a88:	4623      	mov	r3, r4
 8016a8a:	7818      	ldrb	r0, [r3, #0]
 8016a8c:	2830      	cmp	r0, #48	@ 0x30
 8016a8e:	4699      	mov	r9, r3
 8016a90:	f103 0301 	add.w	r3, r3, #1
 8016a94:	d0f9      	beq.n	8016a8a <__gethex+0x4e>
 8016a96:	f7ff ffbb 	bl	8016a10 <__hexdig_fun>
 8016a9a:	fab0 f580 	clz	r5, r0
 8016a9e:	096d      	lsrs	r5, r5, #5
 8016aa0:	f04f 0b01 	mov.w	fp, #1
 8016aa4:	464a      	mov	r2, r9
 8016aa6:	4616      	mov	r6, r2
 8016aa8:	3201      	adds	r2, #1
 8016aaa:	7830      	ldrb	r0, [r6, #0]
 8016aac:	f7ff ffb0 	bl	8016a10 <__hexdig_fun>
 8016ab0:	2800      	cmp	r0, #0
 8016ab2:	d1f8      	bne.n	8016aa6 <__gethex+0x6a>
 8016ab4:	498d      	ldr	r1, [pc, #564]	@ (8016cec <__gethex+0x2b0>)
 8016ab6:	2201      	movs	r2, #1
 8016ab8:	4630      	mov	r0, r6
 8016aba:	f7ff fe71 	bl	80167a0 <strncmp>
 8016abe:	2800      	cmp	r0, #0
 8016ac0:	d13f      	bne.n	8016b42 <__gethex+0x106>
 8016ac2:	b944      	cbnz	r4, 8016ad6 <__gethex+0x9a>
 8016ac4:	1c74      	adds	r4, r6, #1
 8016ac6:	4622      	mov	r2, r4
 8016ac8:	4616      	mov	r6, r2
 8016aca:	3201      	adds	r2, #1
 8016acc:	7830      	ldrb	r0, [r6, #0]
 8016ace:	f7ff ff9f 	bl	8016a10 <__hexdig_fun>
 8016ad2:	2800      	cmp	r0, #0
 8016ad4:	d1f8      	bne.n	8016ac8 <__gethex+0x8c>
 8016ad6:	1ba4      	subs	r4, r4, r6
 8016ad8:	00a7      	lsls	r7, r4, #2
 8016ada:	7833      	ldrb	r3, [r6, #0]
 8016adc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8016ae0:	2b50      	cmp	r3, #80	@ 0x50
 8016ae2:	d13e      	bne.n	8016b62 <__gethex+0x126>
 8016ae4:	7873      	ldrb	r3, [r6, #1]
 8016ae6:	2b2b      	cmp	r3, #43	@ 0x2b
 8016ae8:	d033      	beq.n	8016b52 <__gethex+0x116>
 8016aea:	2b2d      	cmp	r3, #45	@ 0x2d
 8016aec:	d034      	beq.n	8016b58 <__gethex+0x11c>
 8016aee:	1c71      	adds	r1, r6, #1
 8016af0:	2400      	movs	r4, #0
 8016af2:	7808      	ldrb	r0, [r1, #0]
 8016af4:	f7ff ff8c 	bl	8016a10 <__hexdig_fun>
 8016af8:	1e43      	subs	r3, r0, #1
 8016afa:	b2db      	uxtb	r3, r3
 8016afc:	2b18      	cmp	r3, #24
 8016afe:	d830      	bhi.n	8016b62 <__gethex+0x126>
 8016b00:	f1a0 0210 	sub.w	r2, r0, #16
 8016b04:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8016b08:	f7ff ff82 	bl	8016a10 <__hexdig_fun>
 8016b0c:	f100 3cff 	add.w	ip, r0, #4294967295
 8016b10:	fa5f fc8c 	uxtb.w	ip, ip
 8016b14:	f1bc 0f18 	cmp.w	ip, #24
 8016b18:	f04f 030a 	mov.w	r3, #10
 8016b1c:	d91e      	bls.n	8016b5c <__gethex+0x120>
 8016b1e:	b104      	cbz	r4, 8016b22 <__gethex+0xe6>
 8016b20:	4252      	negs	r2, r2
 8016b22:	4417      	add	r7, r2
 8016b24:	f8ca 1000 	str.w	r1, [sl]
 8016b28:	b1ed      	cbz	r5, 8016b66 <__gethex+0x12a>
 8016b2a:	f1bb 0f00 	cmp.w	fp, #0
 8016b2e:	bf0c      	ite	eq
 8016b30:	2506      	moveq	r5, #6
 8016b32:	2500      	movne	r5, #0
 8016b34:	4628      	mov	r0, r5
 8016b36:	b005      	add	sp, #20
 8016b38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016b3c:	2500      	movs	r5, #0
 8016b3e:	462c      	mov	r4, r5
 8016b40:	e7b0      	b.n	8016aa4 <__gethex+0x68>
 8016b42:	2c00      	cmp	r4, #0
 8016b44:	d1c7      	bne.n	8016ad6 <__gethex+0x9a>
 8016b46:	4627      	mov	r7, r4
 8016b48:	e7c7      	b.n	8016ada <__gethex+0x9e>
 8016b4a:	464e      	mov	r6, r9
 8016b4c:	462f      	mov	r7, r5
 8016b4e:	2501      	movs	r5, #1
 8016b50:	e7c3      	b.n	8016ada <__gethex+0x9e>
 8016b52:	2400      	movs	r4, #0
 8016b54:	1cb1      	adds	r1, r6, #2
 8016b56:	e7cc      	b.n	8016af2 <__gethex+0xb6>
 8016b58:	2401      	movs	r4, #1
 8016b5a:	e7fb      	b.n	8016b54 <__gethex+0x118>
 8016b5c:	fb03 0002 	mla	r0, r3, r2, r0
 8016b60:	e7ce      	b.n	8016b00 <__gethex+0xc4>
 8016b62:	4631      	mov	r1, r6
 8016b64:	e7de      	b.n	8016b24 <__gethex+0xe8>
 8016b66:	eba6 0309 	sub.w	r3, r6, r9
 8016b6a:	3b01      	subs	r3, #1
 8016b6c:	4629      	mov	r1, r5
 8016b6e:	2b07      	cmp	r3, #7
 8016b70:	dc0a      	bgt.n	8016b88 <__gethex+0x14c>
 8016b72:	9801      	ldr	r0, [sp, #4]
 8016b74:	f000 faf4 	bl	8017160 <_Balloc>
 8016b78:	4604      	mov	r4, r0
 8016b7a:	b940      	cbnz	r0, 8016b8e <__gethex+0x152>
 8016b7c:	4b5c      	ldr	r3, [pc, #368]	@ (8016cf0 <__gethex+0x2b4>)
 8016b7e:	4602      	mov	r2, r0
 8016b80:	21e4      	movs	r1, #228	@ 0xe4
 8016b82:	485c      	ldr	r0, [pc, #368]	@ (8016cf4 <__gethex+0x2b8>)
 8016b84:	f001 f864 	bl	8017c50 <__assert_func>
 8016b88:	3101      	adds	r1, #1
 8016b8a:	105b      	asrs	r3, r3, #1
 8016b8c:	e7ef      	b.n	8016b6e <__gethex+0x132>
 8016b8e:	f100 0a14 	add.w	sl, r0, #20
 8016b92:	2300      	movs	r3, #0
 8016b94:	4655      	mov	r5, sl
 8016b96:	469b      	mov	fp, r3
 8016b98:	45b1      	cmp	r9, r6
 8016b9a:	d337      	bcc.n	8016c0c <__gethex+0x1d0>
 8016b9c:	f845 bb04 	str.w	fp, [r5], #4
 8016ba0:	eba5 050a 	sub.w	r5, r5, sl
 8016ba4:	10ad      	asrs	r5, r5, #2
 8016ba6:	6125      	str	r5, [r4, #16]
 8016ba8:	4658      	mov	r0, fp
 8016baa:	f000 fbcb 	bl	8017344 <__hi0bits>
 8016bae:	016d      	lsls	r5, r5, #5
 8016bb0:	f8d8 6000 	ldr.w	r6, [r8]
 8016bb4:	1a2d      	subs	r5, r5, r0
 8016bb6:	42b5      	cmp	r5, r6
 8016bb8:	dd54      	ble.n	8016c64 <__gethex+0x228>
 8016bba:	1bad      	subs	r5, r5, r6
 8016bbc:	4629      	mov	r1, r5
 8016bbe:	4620      	mov	r0, r4
 8016bc0:	f000 ff5c 	bl	8017a7c <__any_on>
 8016bc4:	4681      	mov	r9, r0
 8016bc6:	b178      	cbz	r0, 8016be8 <__gethex+0x1ac>
 8016bc8:	1e6b      	subs	r3, r5, #1
 8016bca:	1159      	asrs	r1, r3, #5
 8016bcc:	f003 021f 	and.w	r2, r3, #31
 8016bd0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8016bd4:	f04f 0901 	mov.w	r9, #1
 8016bd8:	fa09 f202 	lsl.w	r2, r9, r2
 8016bdc:	420a      	tst	r2, r1
 8016bde:	d003      	beq.n	8016be8 <__gethex+0x1ac>
 8016be0:	454b      	cmp	r3, r9
 8016be2:	dc36      	bgt.n	8016c52 <__gethex+0x216>
 8016be4:	f04f 0902 	mov.w	r9, #2
 8016be8:	4629      	mov	r1, r5
 8016bea:	4620      	mov	r0, r4
 8016bec:	f7ff febe 	bl	801696c <rshift>
 8016bf0:	442f      	add	r7, r5
 8016bf2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8016bf6:	42bb      	cmp	r3, r7
 8016bf8:	da42      	bge.n	8016c80 <__gethex+0x244>
 8016bfa:	9801      	ldr	r0, [sp, #4]
 8016bfc:	4621      	mov	r1, r4
 8016bfe:	f000 faef 	bl	80171e0 <_Bfree>
 8016c02:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8016c04:	2300      	movs	r3, #0
 8016c06:	6013      	str	r3, [r2, #0]
 8016c08:	25a3      	movs	r5, #163	@ 0xa3
 8016c0a:	e793      	b.n	8016b34 <__gethex+0xf8>
 8016c0c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8016c10:	2a2e      	cmp	r2, #46	@ 0x2e
 8016c12:	d012      	beq.n	8016c3a <__gethex+0x1fe>
 8016c14:	2b20      	cmp	r3, #32
 8016c16:	d104      	bne.n	8016c22 <__gethex+0x1e6>
 8016c18:	f845 bb04 	str.w	fp, [r5], #4
 8016c1c:	f04f 0b00 	mov.w	fp, #0
 8016c20:	465b      	mov	r3, fp
 8016c22:	7830      	ldrb	r0, [r6, #0]
 8016c24:	9303      	str	r3, [sp, #12]
 8016c26:	f7ff fef3 	bl	8016a10 <__hexdig_fun>
 8016c2a:	9b03      	ldr	r3, [sp, #12]
 8016c2c:	f000 000f 	and.w	r0, r0, #15
 8016c30:	4098      	lsls	r0, r3
 8016c32:	ea4b 0b00 	orr.w	fp, fp, r0
 8016c36:	3304      	adds	r3, #4
 8016c38:	e7ae      	b.n	8016b98 <__gethex+0x15c>
 8016c3a:	45b1      	cmp	r9, r6
 8016c3c:	d8ea      	bhi.n	8016c14 <__gethex+0x1d8>
 8016c3e:	492b      	ldr	r1, [pc, #172]	@ (8016cec <__gethex+0x2b0>)
 8016c40:	9303      	str	r3, [sp, #12]
 8016c42:	2201      	movs	r2, #1
 8016c44:	4630      	mov	r0, r6
 8016c46:	f7ff fdab 	bl	80167a0 <strncmp>
 8016c4a:	9b03      	ldr	r3, [sp, #12]
 8016c4c:	2800      	cmp	r0, #0
 8016c4e:	d1e1      	bne.n	8016c14 <__gethex+0x1d8>
 8016c50:	e7a2      	b.n	8016b98 <__gethex+0x15c>
 8016c52:	1ea9      	subs	r1, r5, #2
 8016c54:	4620      	mov	r0, r4
 8016c56:	f000 ff11 	bl	8017a7c <__any_on>
 8016c5a:	2800      	cmp	r0, #0
 8016c5c:	d0c2      	beq.n	8016be4 <__gethex+0x1a8>
 8016c5e:	f04f 0903 	mov.w	r9, #3
 8016c62:	e7c1      	b.n	8016be8 <__gethex+0x1ac>
 8016c64:	da09      	bge.n	8016c7a <__gethex+0x23e>
 8016c66:	1b75      	subs	r5, r6, r5
 8016c68:	4621      	mov	r1, r4
 8016c6a:	9801      	ldr	r0, [sp, #4]
 8016c6c:	462a      	mov	r2, r5
 8016c6e:	f000 fccf 	bl	8017610 <__lshift>
 8016c72:	1b7f      	subs	r7, r7, r5
 8016c74:	4604      	mov	r4, r0
 8016c76:	f100 0a14 	add.w	sl, r0, #20
 8016c7a:	f04f 0900 	mov.w	r9, #0
 8016c7e:	e7b8      	b.n	8016bf2 <__gethex+0x1b6>
 8016c80:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8016c84:	42bd      	cmp	r5, r7
 8016c86:	dd6f      	ble.n	8016d68 <__gethex+0x32c>
 8016c88:	1bed      	subs	r5, r5, r7
 8016c8a:	42ae      	cmp	r6, r5
 8016c8c:	dc34      	bgt.n	8016cf8 <__gethex+0x2bc>
 8016c8e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8016c92:	2b02      	cmp	r3, #2
 8016c94:	d022      	beq.n	8016cdc <__gethex+0x2a0>
 8016c96:	2b03      	cmp	r3, #3
 8016c98:	d024      	beq.n	8016ce4 <__gethex+0x2a8>
 8016c9a:	2b01      	cmp	r3, #1
 8016c9c:	d115      	bne.n	8016cca <__gethex+0x28e>
 8016c9e:	42ae      	cmp	r6, r5
 8016ca0:	d113      	bne.n	8016cca <__gethex+0x28e>
 8016ca2:	2e01      	cmp	r6, #1
 8016ca4:	d10b      	bne.n	8016cbe <__gethex+0x282>
 8016ca6:	9a02      	ldr	r2, [sp, #8]
 8016ca8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8016cac:	6013      	str	r3, [r2, #0]
 8016cae:	2301      	movs	r3, #1
 8016cb0:	6123      	str	r3, [r4, #16]
 8016cb2:	f8ca 3000 	str.w	r3, [sl]
 8016cb6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016cb8:	2562      	movs	r5, #98	@ 0x62
 8016cba:	601c      	str	r4, [r3, #0]
 8016cbc:	e73a      	b.n	8016b34 <__gethex+0xf8>
 8016cbe:	1e71      	subs	r1, r6, #1
 8016cc0:	4620      	mov	r0, r4
 8016cc2:	f000 fedb 	bl	8017a7c <__any_on>
 8016cc6:	2800      	cmp	r0, #0
 8016cc8:	d1ed      	bne.n	8016ca6 <__gethex+0x26a>
 8016cca:	9801      	ldr	r0, [sp, #4]
 8016ccc:	4621      	mov	r1, r4
 8016cce:	f000 fa87 	bl	80171e0 <_Bfree>
 8016cd2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8016cd4:	2300      	movs	r3, #0
 8016cd6:	6013      	str	r3, [r2, #0]
 8016cd8:	2550      	movs	r5, #80	@ 0x50
 8016cda:	e72b      	b.n	8016b34 <__gethex+0xf8>
 8016cdc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016cde:	2b00      	cmp	r3, #0
 8016ce0:	d1f3      	bne.n	8016cca <__gethex+0x28e>
 8016ce2:	e7e0      	b.n	8016ca6 <__gethex+0x26a>
 8016ce4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016ce6:	2b00      	cmp	r3, #0
 8016ce8:	d1dd      	bne.n	8016ca6 <__gethex+0x26a>
 8016cea:	e7ee      	b.n	8016cca <__gethex+0x28e>
 8016cec:	08018904 	.word	0x08018904
 8016cf0:	08018a71 	.word	0x08018a71
 8016cf4:	08018a82 	.word	0x08018a82
 8016cf8:	1e6f      	subs	r7, r5, #1
 8016cfa:	f1b9 0f00 	cmp.w	r9, #0
 8016cfe:	d130      	bne.n	8016d62 <__gethex+0x326>
 8016d00:	b127      	cbz	r7, 8016d0c <__gethex+0x2d0>
 8016d02:	4639      	mov	r1, r7
 8016d04:	4620      	mov	r0, r4
 8016d06:	f000 feb9 	bl	8017a7c <__any_on>
 8016d0a:	4681      	mov	r9, r0
 8016d0c:	117a      	asrs	r2, r7, #5
 8016d0e:	2301      	movs	r3, #1
 8016d10:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8016d14:	f007 071f 	and.w	r7, r7, #31
 8016d18:	40bb      	lsls	r3, r7
 8016d1a:	4213      	tst	r3, r2
 8016d1c:	4629      	mov	r1, r5
 8016d1e:	4620      	mov	r0, r4
 8016d20:	bf18      	it	ne
 8016d22:	f049 0902 	orrne.w	r9, r9, #2
 8016d26:	f7ff fe21 	bl	801696c <rshift>
 8016d2a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8016d2e:	1b76      	subs	r6, r6, r5
 8016d30:	2502      	movs	r5, #2
 8016d32:	f1b9 0f00 	cmp.w	r9, #0
 8016d36:	d047      	beq.n	8016dc8 <__gethex+0x38c>
 8016d38:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8016d3c:	2b02      	cmp	r3, #2
 8016d3e:	d015      	beq.n	8016d6c <__gethex+0x330>
 8016d40:	2b03      	cmp	r3, #3
 8016d42:	d017      	beq.n	8016d74 <__gethex+0x338>
 8016d44:	2b01      	cmp	r3, #1
 8016d46:	d109      	bne.n	8016d5c <__gethex+0x320>
 8016d48:	f019 0f02 	tst.w	r9, #2
 8016d4c:	d006      	beq.n	8016d5c <__gethex+0x320>
 8016d4e:	f8da 3000 	ldr.w	r3, [sl]
 8016d52:	ea49 0903 	orr.w	r9, r9, r3
 8016d56:	f019 0f01 	tst.w	r9, #1
 8016d5a:	d10e      	bne.n	8016d7a <__gethex+0x33e>
 8016d5c:	f045 0510 	orr.w	r5, r5, #16
 8016d60:	e032      	b.n	8016dc8 <__gethex+0x38c>
 8016d62:	f04f 0901 	mov.w	r9, #1
 8016d66:	e7d1      	b.n	8016d0c <__gethex+0x2d0>
 8016d68:	2501      	movs	r5, #1
 8016d6a:	e7e2      	b.n	8016d32 <__gethex+0x2f6>
 8016d6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016d6e:	f1c3 0301 	rsb	r3, r3, #1
 8016d72:	930f      	str	r3, [sp, #60]	@ 0x3c
 8016d74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016d76:	2b00      	cmp	r3, #0
 8016d78:	d0f0      	beq.n	8016d5c <__gethex+0x320>
 8016d7a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8016d7e:	f104 0314 	add.w	r3, r4, #20
 8016d82:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8016d86:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8016d8a:	f04f 0c00 	mov.w	ip, #0
 8016d8e:	4618      	mov	r0, r3
 8016d90:	f853 2b04 	ldr.w	r2, [r3], #4
 8016d94:	f1b2 3fff 	cmp.w	r2, #4294967295
 8016d98:	d01b      	beq.n	8016dd2 <__gethex+0x396>
 8016d9a:	3201      	adds	r2, #1
 8016d9c:	6002      	str	r2, [r0, #0]
 8016d9e:	2d02      	cmp	r5, #2
 8016da0:	f104 0314 	add.w	r3, r4, #20
 8016da4:	d13c      	bne.n	8016e20 <__gethex+0x3e4>
 8016da6:	f8d8 2000 	ldr.w	r2, [r8]
 8016daa:	3a01      	subs	r2, #1
 8016dac:	42b2      	cmp	r2, r6
 8016dae:	d109      	bne.n	8016dc4 <__gethex+0x388>
 8016db0:	1171      	asrs	r1, r6, #5
 8016db2:	2201      	movs	r2, #1
 8016db4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8016db8:	f006 061f 	and.w	r6, r6, #31
 8016dbc:	fa02 f606 	lsl.w	r6, r2, r6
 8016dc0:	421e      	tst	r6, r3
 8016dc2:	d13a      	bne.n	8016e3a <__gethex+0x3fe>
 8016dc4:	f045 0520 	orr.w	r5, r5, #32
 8016dc8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016dca:	601c      	str	r4, [r3, #0]
 8016dcc:	9b02      	ldr	r3, [sp, #8]
 8016dce:	601f      	str	r7, [r3, #0]
 8016dd0:	e6b0      	b.n	8016b34 <__gethex+0xf8>
 8016dd2:	4299      	cmp	r1, r3
 8016dd4:	f843 cc04 	str.w	ip, [r3, #-4]
 8016dd8:	d8d9      	bhi.n	8016d8e <__gethex+0x352>
 8016dda:	68a3      	ldr	r3, [r4, #8]
 8016ddc:	459b      	cmp	fp, r3
 8016dde:	db17      	blt.n	8016e10 <__gethex+0x3d4>
 8016de0:	6861      	ldr	r1, [r4, #4]
 8016de2:	9801      	ldr	r0, [sp, #4]
 8016de4:	3101      	adds	r1, #1
 8016de6:	f000 f9bb 	bl	8017160 <_Balloc>
 8016dea:	4681      	mov	r9, r0
 8016dec:	b918      	cbnz	r0, 8016df6 <__gethex+0x3ba>
 8016dee:	4b1a      	ldr	r3, [pc, #104]	@ (8016e58 <__gethex+0x41c>)
 8016df0:	4602      	mov	r2, r0
 8016df2:	2184      	movs	r1, #132	@ 0x84
 8016df4:	e6c5      	b.n	8016b82 <__gethex+0x146>
 8016df6:	6922      	ldr	r2, [r4, #16]
 8016df8:	3202      	adds	r2, #2
 8016dfa:	f104 010c 	add.w	r1, r4, #12
 8016dfe:	0092      	lsls	r2, r2, #2
 8016e00:	300c      	adds	r0, #12
 8016e02:	f7ff fd52 	bl	80168aa <memcpy>
 8016e06:	4621      	mov	r1, r4
 8016e08:	9801      	ldr	r0, [sp, #4]
 8016e0a:	f000 f9e9 	bl	80171e0 <_Bfree>
 8016e0e:	464c      	mov	r4, r9
 8016e10:	6923      	ldr	r3, [r4, #16]
 8016e12:	1c5a      	adds	r2, r3, #1
 8016e14:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8016e18:	6122      	str	r2, [r4, #16]
 8016e1a:	2201      	movs	r2, #1
 8016e1c:	615a      	str	r2, [r3, #20]
 8016e1e:	e7be      	b.n	8016d9e <__gethex+0x362>
 8016e20:	6922      	ldr	r2, [r4, #16]
 8016e22:	455a      	cmp	r2, fp
 8016e24:	dd0b      	ble.n	8016e3e <__gethex+0x402>
 8016e26:	2101      	movs	r1, #1
 8016e28:	4620      	mov	r0, r4
 8016e2a:	f7ff fd9f 	bl	801696c <rshift>
 8016e2e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8016e32:	3701      	adds	r7, #1
 8016e34:	42bb      	cmp	r3, r7
 8016e36:	f6ff aee0 	blt.w	8016bfa <__gethex+0x1be>
 8016e3a:	2501      	movs	r5, #1
 8016e3c:	e7c2      	b.n	8016dc4 <__gethex+0x388>
 8016e3e:	f016 061f 	ands.w	r6, r6, #31
 8016e42:	d0fa      	beq.n	8016e3a <__gethex+0x3fe>
 8016e44:	4453      	add	r3, sl
 8016e46:	f1c6 0620 	rsb	r6, r6, #32
 8016e4a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8016e4e:	f000 fa79 	bl	8017344 <__hi0bits>
 8016e52:	42b0      	cmp	r0, r6
 8016e54:	dbe7      	blt.n	8016e26 <__gethex+0x3ea>
 8016e56:	e7f0      	b.n	8016e3a <__gethex+0x3fe>
 8016e58:	08018a71 	.word	0x08018a71

08016e5c <L_shift>:
 8016e5c:	f1c2 0208 	rsb	r2, r2, #8
 8016e60:	0092      	lsls	r2, r2, #2
 8016e62:	b570      	push	{r4, r5, r6, lr}
 8016e64:	f1c2 0620 	rsb	r6, r2, #32
 8016e68:	6843      	ldr	r3, [r0, #4]
 8016e6a:	6804      	ldr	r4, [r0, #0]
 8016e6c:	fa03 f506 	lsl.w	r5, r3, r6
 8016e70:	432c      	orrs	r4, r5
 8016e72:	40d3      	lsrs	r3, r2
 8016e74:	6004      	str	r4, [r0, #0]
 8016e76:	f840 3f04 	str.w	r3, [r0, #4]!
 8016e7a:	4288      	cmp	r0, r1
 8016e7c:	d3f4      	bcc.n	8016e68 <L_shift+0xc>
 8016e7e:	bd70      	pop	{r4, r5, r6, pc}

08016e80 <__match>:
 8016e80:	b530      	push	{r4, r5, lr}
 8016e82:	6803      	ldr	r3, [r0, #0]
 8016e84:	3301      	adds	r3, #1
 8016e86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016e8a:	b914      	cbnz	r4, 8016e92 <__match+0x12>
 8016e8c:	6003      	str	r3, [r0, #0]
 8016e8e:	2001      	movs	r0, #1
 8016e90:	bd30      	pop	{r4, r5, pc}
 8016e92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016e96:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8016e9a:	2d19      	cmp	r5, #25
 8016e9c:	bf98      	it	ls
 8016e9e:	3220      	addls	r2, #32
 8016ea0:	42a2      	cmp	r2, r4
 8016ea2:	d0f0      	beq.n	8016e86 <__match+0x6>
 8016ea4:	2000      	movs	r0, #0
 8016ea6:	e7f3      	b.n	8016e90 <__match+0x10>

08016ea8 <__hexnan>:
 8016ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016eac:	680b      	ldr	r3, [r1, #0]
 8016eae:	6801      	ldr	r1, [r0, #0]
 8016eb0:	115e      	asrs	r6, r3, #5
 8016eb2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8016eb6:	f013 031f 	ands.w	r3, r3, #31
 8016eba:	b087      	sub	sp, #28
 8016ebc:	bf18      	it	ne
 8016ebe:	3604      	addne	r6, #4
 8016ec0:	2500      	movs	r5, #0
 8016ec2:	1f37      	subs	r7, r6, #4
 8016ec4:	4682      	mov	sl, r0
 8016ec6:	4690      	mov	r8, r2
 8016ec8:	9301      	str	r3, [sp, #4]
 8016eca:	f846 5c04 	str.w	r5, [r6, #-4]
 8016ece:	46b9      	mov	r9, r7
 8016ed0:	463c      	mov	r4, r7
 8016ed2:	9502      	str	r5, [sp, #8]
 8016ed4:	46ab      	mov	fp, r5
 8016ed6:	784a      	ldrb	r2, [r1, #1]
 8016ed8:	1c4b      	adds	r3, r1, #1
 8016eda:	9303      	str	r3, [sp, #12]
 8016edc:	b342      	cbz	r2, 8016f30 <__hexnan+0x88>
 8016ede:	4610      	mov	r0, r2
 8016ee0:	9105      	str	r1, [sp, #20]
 8016ee2:	9204      	str	r2, [sp, #16]
 8016ee4:	f7ff fd94 	bl	8016a10 <__hexdig_fun>
 8016ee8:	2800      	cmp	r0, #0
 8016eea:	d151      	bne.n	8016f90 <__hexnan+0xe8>
 8016eec:	9a04      	ldr	r2, [sp, #16]
 8016eee:	9905      	ldr	r1, [sp, #20]
 8016ef0:	2a20      	cmp	r2, #32
 8016ef2:	d818      	bhi.n	8016f26 <__hexnan+0x7e>
 8016ef4:	9b02      	ldr	r3, [sp, #8]
 8016ef6:	459b      	cmp	fp, r3
 8016ef8:	dd13      	ble.n	8016f22 <__hexnan+0x7a>
 8016efa:	454c      	cmp	r4, r9
 8016efc:	d206      	bcs.n	8016f0c <__hexnan+0x64>
 8016efe:	2d07      	cmp	r5, #7
 8016f00:	dc04      	bgt.n	8016f0c <__hexnan+0x64>
 8016f02:	462a      	mov	r2, r5
 8016f04:	4649      	mov	r1, r9
 8016f06:	4620      	mov	r0, r4
 8016f08:	f7ff ffa8 	bl	8016e5c <L_shift>
 8016f0c:	4544      	cmp	r4, r8
 8016f0e:	d952      	bls.n	8016fb6 <__hexnan+0x10e>
 8016f10:	2300      	movs	r3, #0
 8016f12:	f1a4 0904 	sub.w	r9, r4, #4
 8016f16:	f844 3c04 	str.w	r3, [r4, #-4]
 8016f1a:	f8cd b008 	str.w	fp, [sp, #8]
 8016f1e:	464c      	mov	r4, r9
 8016f20:	461d      	mov	r5, r3
 8016f22:	9903      	ldr	r1, [sp, #12]
 8016f24:	e7d7      	b.n	8016ed6 <__hexnan+0x2e>
 8016f26:	2a29      	cmp	r2, #41	@ 0x29
 8016f28:	d157      	bne.n	8016fda <__hexnan+0x132>
 8016f2a:	3102      	adds	r1, #2
 8016f2c:	f8ca 1000 	str.w	r1, [sl]
 8016f30:	f1bb 0f00 	cmp.w	fp, #0
 8016f34:	d051      	beq.n	8016fda <__hexnan+0x132>
 8016f36:	454c      	cmp	r4, r9
 8016f38:	d206      	bcs.n	8016f48 <__hexnan+0xa0>
 8016f3a:	2d07      	cmp	r5, #7
 8016f3c:	dc04      	bgt.n	8016f48 <__hexnan+0xa0>
 8016f3e:	462a      	mov	r2, r5
 8016f40:	4649      	mov	r1, r9
 8016f42:	4620      	mov	r0, r4
 8016f44:	f7ff ff8a 	bl	8016e5c <L_shift>
 8016f48:	4544      	cmp	r4, r8
 8016f4a:	d936      	bls.n	8016fba <__hexnan+0x112>
 8016f4c:	f1a8 0204 	sub.w	r2, r8, #4
 8016f50:	4623      	mov	r3, r4
 8016f52:	f853 1b04 	ldr.w	r1, [r3], #4
 8016f56:	f842 1f04 	str.w	r1, [r2, #4]!
 8016f5a:	429f      	cmp	r7, r3
 8016f5c:	d2f9      	bcs.n	8016f52 <__hexnan+0xaa>
 8016f5e:	1b3b      	subs	r3, r7, r4
 8016f60:	f023 0303 	bic.w	r3, r3, #3
 8016f64:	3304      	adds	r3, #4
 8016f66:	3401      	adds	r4, #1
 8016f68:	3e03      	subs	r6, #3
 8016f6a:	42b4      	cmp	r4, r6
 8016f6c:	bf88      	it	hi
 8016f6e:	2304      	movhi	r3, #4
 8016f70:	4443      	add	r3, r8
 8016f72:	2200      	movs	r2, #0
 8016f74:	f843 2b04 	str.w	r2, [r3], #4
 8016f78:	429f      	cmp	r7, r3
 8016f7a:	d2fb      	bcs.n	8016f74 <__hexnan+0xcc>
 8016f7c:	683b      	ldr	r3, [r7, #0]
 8016f7e:	b91b      	cbnz	r3, 8016f88 <__hexnan+0xe0>
 8016f80:	4547      	cmp	r7, r8
 8016f82:	d128      	bne.n	8016fd6 <__hexnan+0x12e>
 8016f84:	2301      	movs	r3, #1
 8016f86:	603b      	str	r3, [r7, #0]
 8016f88:	2005      	movs	r0, #5
 8016f8a:	b007      	add	sp, #28
 8016f8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016f90:	3501      	adds	r5, #1
 8016f92:	2d08      	cmp	r5, #8
 8016f94:	f10b 0b01 	add.w	fp, fp, #1
 8016f98:	dd06      	ble.n	8016fa8 <__hexnan+0x100>
 8016f9a:	4544      	cmp	r4, r8
 8016f9c:	d9c1      	bls.n	8016f22 <__hexnan+0x7a>
 8016f9e:	2300      	movs	r3, #0
 8016fa0:	f844 3c04 	str.w	r3, [r4, #-4]
 8016fa4:	2501      	movs	r5, #1
 8016fa6:	3c04      	subs	r4, #4
 8016fa8:	6822      	ldr	r2, [r4, #0]
 8016faa:	f000 000f 	and.w	r0, r0, #15
 8016fae:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8016fb2:	6020      	str	r0, [r4, #0]
 8016fb4:	e7b5      	b.n	8016f22 <__hexnan+0x7a>
 8016fb6:	2508      	movs	r5, #8
 8016fb8:	e7b3      	b.n	8016f22 <__hexnan+0x7a>
 8016fba:	9b01      	ldr	r3, [sp, #4]
 8016fbc:	2b00      	cmp	r3, #0
 8016fbe:	d0dd      	beq.n	8016f7c <__hexnan+0xd4>
 8016fc0:	f1c3 0320 	rsb	r3, r3, #32
 8016fc4:	f04f 32ff 	mov.w	r2, #4294967295
 8016fc8:	40da      	lsrs	r2, r3
 8016fca:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8016fce:	4013      	ands	r3, r2
 8016fd0:	f846 3c04 	str.w	r3, [r6, #-4]
 8016fd4:	e7d2      	b.n	8016f7c <__hexnan+0xd4>
 8016fd6:	3f04      	subs	r7, #4
 8016fd8:	e7d0      	b.n	8016f7c <__hexnan+0xd4>
 8016fda:	2004      	movs	r0, #4
 8016fdc:	e7d5      	b.n	8016f8a <__hexnan+0xe2>
	...

08016fe0 <sbrk_aligned>:
 8016fe0:	b570      	push	{r4, r5, r6, lr}
 8016fe2:	4e0f      	ldr	r6, [pc, #60]	@ (8017020 <sbrk_aligned+0x40>)
 8016fe4:	460c      	mov	r4, r1
 8016fe6:	6831      	ldr	r1, [r6, #0]
 8016fe8:	4605      	mov	r5, r0
 8016fea:	b911      	cbnz	r1, 8016ff2 <sbrk_aligned+0x12>
 8016fec:	f000 fe20 	bl	8017c30 <_sbrk_r>
 8016ff0:	6030      	str	r0, [r6, #0]
 8016ff2:	4621      	mov	r1, r4
 8016ff4:	4628      	mov	r0, r5
 8016ff6:	f000 fe1b 	bl	8017c30 <_sbrk_r>
 8016ffa:	1c43      	adds	r3, r0, #1
 8016ffc:	d103      	bne.n	8017006 <sbrk_aligned+0x26>
 8016ffe:	f04f 34ff 	mov.w	r4, #4294967295
 8017002:	4620      	mov	r0, r4
 8017004:	bd70      	pop	{r4, r5, r6, pc}
 8017006:	1cc4      	adds	r4, r0, #3
 8017008:	f024 0403 	bic.w	r4, r4, #3
 801700c:	42a0      	cmp	r0, r4
 801700e:	d0f8      	beq.n	8017002 <sbrk_aligned+0x22>
 8017010:	1a21      	subs	r1, r4, r0
 8017012:	4628      	mov	r0, r5
 8017014:	f000 fe0c 	bl	8017c30 <_sbrk_r>
 8017018:	3001      	adds	r0, #1
 801701a:	d1f2      	bne.n	8017002 <sbrk_aligned+0x22>
 801701c:	e7ef      	b.n	8016ffe <sbrk_aligned+0x1e>
 801701e:	bf00      	nop
 8017020:	2400675c 	.word	0x2400675c

08017024 <_malloc_r>:
 8017024:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017028:	1ccd      	adds	r5, r1, #3
 801702a:	f025 0503 	bic.w	r5, r5, #3
 801702e:	3508      	adds	r5, #8
 8017030:	2d0c      	cmp	r5, #12
 8017032:	bf38      	it	cc
 8017034:	250c      	movcc	r5, #12
 8017036:	2d00      	cmp	r5, #0
 8017038:	4606      	mov	r6, r0
 801703a:	db01      	blt.n	8017040 <_malloc_r+0x1c>
 801703c:	42a9      	cmp	r1, r5
 801703e:	d904      	bls.n	801704a <_malloc_r+0x26>
 8017040:	230c      	movs	r3, #12
 8017042:	6033      	str	r3, [r6, #0]
 8017044:	2000      	movs	r0, #0
 8017046:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801704a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8017120 <_malloc_r+0xfc>
 801704e:	f000 f87b 	bl	8017148 <__malloc_lock>
 8017052:	f8d8 3000 	ldr.w	r3, [r8]
 8017056:	461c      	mov	r4, r3
 8017058:	bb44      	cbnz	r4, 80170ac <_malloc_r+0x88>
 801705a:	4629      	mov	r1, r5
 801705c:	4630      	mov	r0, r6
 801705e:	f7ff ffbf 	bl	8016fe0 <sbrk_aligned>
 8017062:	1c43      	adds	r3, r0, #1
 8017064:	4604      	mov	r4, r0
 8017066:	d158      	bne.n	801711a <_malloc_r+0xf6>
 8017068:	f8d8 4000 	ldr.w	r4, [r8]
 801706c:	4627      	mov	r7, r4
 801706e:	2f00      	cmp	r7, #0
 8017070:	d143      	bne.n	80170fa <_malloc_r+0xd6>
 8017072:	2c00      	cmp	r4, #0
 8017074:	d04b      	beq.n	801710e <_malloc_r+0xea>
 8017076:	6823      	ldr	r3, [r4, #0]
 8017078:	4639      	mov	r1, r7
 801707a:	4630      	mov	r0, r6
 801707c:	eb04 0903 	add.w	r9, r4, r3
 8017080:	f000 fdd6 	bl	8017c30 <_sbrk_r>
 8017084:	4581      	cmp	r9, r0
 8017086:	d142      	bne.n	801710e <_malloc_r+0xea>
 8017088:	6821      	ldr	r1, [r4, #0]
 801708a:	1a6d      	subs	r5, r5, r1
 801708c:	4629      	mov	r1, r5
 801708e:	4630      	mov	r0, r6
 8017090:	f7ff ffa6 	bl	8016fe0 <sbrk_aligned>
 8017094:	3001      	adds	r0, #1
 8017096:	d03a      	beq.n	801710e <_malloc_r+0xea>
 8017098:	6823      	ldr	r3, [r4, #0]
 801709a:	442b      	add	r3, r5
 801709c:	6023      	str	r3, [r4, #0]
 801709e:	f8d8 3000 	ldr.w	r3, [r8]
 80170a2:	685a      	ldr	r2, [r3, #4]
 80170a4:	bb62      	cbnz	r2, 8017100 <_malloc_r+0xdc>
 80170a6:	f8c8 7000 	str.w	r7, [r8]
 80170aa:	e00f      	b.n	80170cc <_malloc_r+0xa8>
 80170ac:	6822      	ldr	r2, [r4, #0]
 80170ae:	1b52      	subs	r2, r2, r5
 80170b0:	d420      	bmi.n	80170f4 <_malloc_r+0xd0>
 80170b2:	2a0b      	cmp	r2, #11
 80170b4:	d917      	bls.n	80170e6 <_malloc_r+0xc2>
 80170b6:	1961      	adds	r1, r4, r5
 80170b8:	42a3      	cmp	r3, r4
 80170ba:	6025      	str	r5, [r4, #0]
 80170bc:	bf18      	it	ne
 80170be:	6059      	strne	r1, [r3, #4]
 80170c0:	6863      	ldr	r3, [r4, #4]
 80170c2:	bf08      	it	eq
 80170c4:	f8c8 1000 	streq.w	r1, [r8]
 80170c8:	5162      	str	r2, [r4, r5]
 80170ca:	604b      	str	r3, [r1, #4]
 80170cc:	4630      	mov	r0, r6
 80170ce:	f000 f841 	bl	8017154 <__malloc_unlock>
 80170d2:	f104 000b 	add.w	r0, r4, #11
 80170d6:	1d23      	adds	r3, r4, #4
 80170d8:	f020 0007 	bic.w	r0, r0, #7
 80170dc:	1ac2      	subs	r2, r0, r3
 80170de:	bf1c      	itt	ne
 80170e0:	1a1b      	subne	r3, r3, r0
 80170e2:	50a3      	strne	r3, [r4, r2]
 80170e4:	e7af      	b.n	8017046 <_malloc_r+0x22>
 80170e6:	6862      	ldr	r2, [r4, #4]
 80170e8:	42a3      	cmp	r3, r4
 80170ea:	bf0c      	ite	eq
 80170ec:	f8c8 2000 	streq.w	r2, [r8]
 80170f0:	605a      	strne	r2, [r3, #4]
 80170f2:	e7eb      	b.n	80170cc <_malloc_r+0xa8>
 80170f4:	4623      	mov	r3, r4
 80170f6:	6864      	ldr	r4, [r4, #4]
 80170f8:	e7ae      	b.n	8017058 <_malloc_r+0x34>
 80170fa:	463c      	mov	r4, r7
 80170fc:	687f      	ldr	r7, [r7, #4]
 80170fe:	e7b6      	b.n	801706e <_malloc_r+0x4a>
 8017100:	461a      	mov	r2, r3
 8017102:	685b      	ldr	r3, [r3, #4]
 8017104:	42a3      	cmp	r3, r4
 8017106:	d1fb      	bne.n	8017100 <_malloc_r+0xdc>
 8017108:	2300      	movs	r3, #0
 801710a:	6053      	str	r3, [r2, #4]
 801710c:	e7de      	b.n	80170cc <_malloc_r+0xa8>
 801710e:	230c      	movs	r3, #12
 8017110:	6033      	str	r3, [r6, #0]
 8017112:	4630      	mov	r0, r6
 8017114:	f000 f81e 	bl	8017154 <__malloc_unlock>
 8017118:	e794      	b.n	8017044 <_malloc_r+0x20>
 801711a:	6005      	str	r5, [r0, #0]
 801711c:	e7d6      	b.n	80170cc <_malloc_r+0xa8>
 801711e:	bf00      	nop
 8017120:	24006760 	.word	0x24006760

08017124 <__ascii_mbtowc>:
 8017124:	b082      	sub	sp, #8
 8017126:	b901      	cbnz	r1, 801712a <__ascii_mbtowc+0x6>
 8017128:	a901      	add	r1, sp, #4
 801712a:	b142      	cbz	r2, 801713e <__ascii_mbtowc+0x1a>
 801712c:	b14b      	cbz	r3, 8017142 <__ascii_mbtowc+0x1e>
 801712e:	7813      	ldrb	r3, [r2, #0]
 8017130:	600b      	str	r3, [r1, #0]
 8017132:	7812      	ldrb	r2, [r2, #0]
 8017134:	1e10      	subs	r0, r2, #0
 8017136:	bf18      	it	ne
 8017138:	2001      	movne	r0, #1
 801713a:	b002      	add	sp, #8
 801713c:	4770      	bx	lr
 801713e:	4610      	mov	r0, r2
 8017140:	e7fb      	b.n	801713a <__ascii_mbtowc+0x16>
 8017142:	f06f 0001 	mvn.w	r0, #1
 8017146:	e7f8      	b.n	801713a <__ascii_mbtowc+0x16>

08017148 <__malloc_lock>:
 8017148:	4801      	ldr	r0, [pc, #4]	@ (8017150 <__malloc_lock+0x8>)
 801714a:	f7ff bbac 	b.w	80168a6 <__retarget_lock_acquire_recursive>
 801714e:	bf00      	nop
 8017150:	24006758 	.word	0x24006758

08017154 <__malloc_unlock>:
 8017154:	4801      	ldr	r0, [pc, #4]	@ (801715c <__malloc_unlock+0x8>)
 8017156:	f7ff bba7 	b.w	80168a8 <__retarget_lock_release_recursive>
 801715a:	bf00      	nop
 801715c:	24006758 	.word	0x24006758

08017160 <_Balloc>:
 8017160:	b570      	push	{r4, r5, r6, lr}
 8017162:	69c6      	ldr	r6, [r0, #28]
 8017164:	4604      	mov	r4, r0
 8017166:	460d      	mov	r5, r1
 8017168:	b976      	cbnz	r6, 8017188 <_Balloc+0x28>
 801716a:	2010      	movs	r0, #16
 801716c:	f000 fda2 	bl	8017cb4 <malloc>
 8017170:	4602      	mov	r2, r0
 8017172:	61e0      	str	r0, [r4, #28]
 8017174:	b920      	cbnz	r0, 8017180 <_Balloc+0x20>
 8017176:	4b18      	ldr	r3, [pc, #96]	@ (80171d8 <_Balloc+0x78>)
 8017178:	4818      	ldr	r0, [pc, #96]	@ (80171dc <_Balloc+0x7c>)
 801717a:	216b      	movs	r1, #107	@ 0x6b
 801717c:	f000 fd68 	bl	8017c50 <__assert_func>
 8017180:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8017184:	6006      	str	r6, [r0, #0]
 8017186:	60c6      	str	r6, [r0, #12]
 8017188:	69e6      	ldr	r6, [r4, #28]
 801718a:	68f3      	ldr	r3, [r6, #12]
 801718c:	b183      	cbz	r3, 80171b0 <_Balloc+0x50>
 801718e:	69e3      	ldr	r3, [r4, #28]
 8017190:	68db      	ldr	r3, [r3, #12]
 8017192:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8017196:	b9b8      	cbnz	r0, 80171c8 <_Balloc+0x68>
 8017198:	2101      	movs	r1, #1
 801719a:	fa01 f605 	lsl.w	r6, r1, r5
 801719e:	1d72      	adds	r2, r6, #5
 80171a0:	0092      	lsls	r2, r2, #2
 80171a2:	4620      	mov	r0, r4
 80171a4:	f000 fd72 	bl	8017c8c <_calloc_r>
 80171a8:	b160      	cbz	r0, 80171c4 <_Balloc+0x64>
 80171aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80171ae:	e00e      	b.n	80171ce <_Balloc+0x6e>
 80171b0:	2221      	movs	r2, #33	@ 0x21
 80171b2:	2104      	movs	r1, #4
 80171b4:	4620      	mov	r0, r4
 80171b6:	f000 fd69 	bl	8017c8c <_calloc_r>
 80171ba:	69e3      	ldr	r3, [r4, #28]
 80171bc:	60f0      	str	r0, [r6, #12]
 80171be:	68db      	ldr	r3, [r3, #12]
 80171c0:	2b00      	cmp	r3, #0
 80171c2:	d1e4      	bne.n	801718e <_Balloc+0x2e>
 80171c4:	2000      	movs	r0, #0
 80171c6:	bd70      	pop	{r4, r5, r6, pc}
 80171c8:	6802      	ldr	r2, [r0, #0]
 80171ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80171ce:	2300      	movs	r3, #0
 80171d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80171d4:	e7f7      	b.n	80171c6 <_Balloc+0x66>
 80171d6:	bf00      	nop
 80171d8:	08018ae2 	.word	0x08018ae2
 80171dc:	08018af9 	.word	0x08018af9

080171e0 <_Bfree>:
 80171e0:	b570      	push	{r4, r5, r6, lr}
 80171e2:	69c6      	ldr	r6, [r0, #28]
 80171e4:	4605      	mov	r5, r0
 80171e6:	460c      	mov	r4, r1
 80171e8:	b976      	cbnz	r6, 8017208 <_Bfree+0x28>
 80171ea:	2010      	movs	r0, #16
 80171ec:	f000 fd62 	bl	8017cb4 <malloc>
 80171f0:	4602      	mov	r2, r0
 80171f2:	61e8      	str	r0, [r5, #28]
 80171f4:	b920      	cbnz	r0, 8017200 <_Bfree+0x20>
 80171f6:	4b09      	ldr	r3, [pc, #36]	@ (801721c <_Bfree+0x3c>)
 80171f8:	4809      	ldr	r0, [pc, #36]	@ (8017220 <_Bfree+0x40>)
 80171fa:	218f      	movs	r1, #143	@ 0x8f
 80171fc:	f000 fd28 	bl	8017c50 <__assert_func>
 8017200:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8017204:	6006      	str	r6, [r0, #0]
 8017206:	60c6      	str	r6, [r0, #12]
 8017208:	b13c      	cbz	r4, 801721a <_Bfree+0x3a>
 801720a:	69eb      	ldr	r3, [r5, #28]
 801720c:	6862      	ldr	r2, [r4, #4]
 801720e:	68db      	ldr	r3, [r3, #12]
 8017210:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8017214:	6021      	str	r1, [r4, #0]
 8017216:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801721a:	bd70      	pop	{r4, r5, r6, pc}
 801721c:	08018ae2 	.word	0x08018ae2
 8017220:	08018af9 	.word	0x08018af9

08017224 <__multadd>:
 8017224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017228:	690d      	ldr	r5, [r1, #16]
 801722a:	4607      	mov	r7, r0
 801722c:	460c      	mov	r4, r1
 801722e:	461e      	mov	r6, r3
 8017230:	f101 0c14 	add.w	ip, r1, #20
 8017234:	2000      	movs	r0, #0
 8017236:	f8dc 3000 	ldr.w	r3, [ip]
 801723a:	b299      	uxth	r1, r3
 801723c:	fb02 6101 	mla	r1, r2, r1, r6
 8017240:	0c1e      	lsrs	r6, r3, #16
 8017242:	0c0b      	lsrs	r3, r1, #16
 8017244:	fb02 3306 	mla	r3, r2, r6, r3
 8017248:	b289      	uxth	r1, r1
 801724a:	3001      	adds	r0, #1
 801724c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8017250:	4285      	cmp	r5, r0
 8017252:	f84c 1b04 	str.w	r1, [ip], #4
 8017256:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801725a:	dcec      	bgt.n	8017236 <__multadd+0x12>
 801725c:	b30e      	cbz	r6, 80172a2 <__multadd+0x7e>
 801725e:	68a3      	ldr	r3, [r4, #8]
 8017260:	42ab      	cmp	r3, r5
 8017262:	dc19      	bgt.n	8017298 <__multadd+0x74>
 8017264:	6861      	ldr	r1, [r4, #4]
 8017266:	4638      	mov	r0, r7
 8017268:	3101      	adds	r1, #1
 801726a:	f7ff ff79 	bl	8017160 <_Balloc>
 801726e:	4680      	mov	r8, r0
 8017270:	b928      	cbnz	r0, 801727e <__multadd+0x5a>
 8017272:	4602      	mov	r2, r0
 8017274:	4b0c      	ldr	r3, [pc, #48]	@ (80172a8 <__multadd+0x84>)
 8017276:	480d      	ldr	r0, [pc, #52]	@ (80172ac <__multadd+0x88>)
 8017278:	21ba      	movs	r1, #186	@ 0xba
 801727a:	f000 fce9 	bl	8017c50 <__assert_func>
 801727e:	6922      	ldr	r2, [r4, #16]
 8017280:	3202      	adds	r2, #2
 8017282:	f104 010c 	add.w	r1, r4, #12
 8017286:	0092      	lsls	r2, r2, #2
 8017288:	300c      	adds	r0, #12
 801728a:	f7ff fb0e 	bl	80168aa <memcpy>
 801728e:	4621      	mov	r1, r4
 8017290:	4638      	mov	r0, r7
 8017292:	f7ff ffa5 	bl	80171e0 <_Bfree>
 8017296:	4644      	mov	r4, r8
 8017298:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801729c:	3501      	adds	r5, #1
 801729e:	615e      	str	r6, [r3, #20]
 80172a0:	6125      	str	r5, [r4, #16]
 80172a2:	4620      	mov	r0, r4
 80172a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80172a8:	08018a71 	.word	0x08018a71
 80172ac:	08018af9 	.word	0x08018af9

080172b0 <__s2b>:
 80172b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80172b4:	460c      	mov	r4, r1
 80172b6:	4615      	mov	r5, r2
 80172b8:	461f      	mov	r7, r3
 80172ba:	2209      	movs	r2, #9
 80172bc:	3308      	adds	r3, #8
 80172be:	4606      	mov	r6, r0
 80172c0:	fb93 f3f2 	sdiv	r3, r3, r2
 80172c4:	2100      	movs	r1, #0
 80172c6:	2201      	movs	r2, #1
 80172c8:	429a      	cmp	r2, r3
 80172ca:	db09      	blt.n	80172e0 <__s2b+0x30>
 80172cc:	4630      	mov	r0, r6
 80172ce:	f7ff ff47 	bl	8017160 <_Balloc>
 80172d2:	b940      	cbnz	r0, 80172e6 <__s2b+0x36>
 80172d4:	4602      	mov	r2, r0
 80172d6:	4b19      	ldr	r3, [pc, #100]	@ (801733c <__s2b+0x8c>)
 80172d8:	4819      	ldr	r0, [pc, #100]	@ (8017340 <__s2b+0x90>)
 80172da:	21d3      	movs	r1, #211	@ 0xd3
 80172dc:	f000 fcb8 	bl	8017c50 <__assert_func>
 80172e0:	0052      	lsls	r2, r2, #1
 80172e2:	3101      	adds	r1, #1
 80172e4:	e7f0      	b.n	80172c8 <__s2b+0x18>
 80172e6:	9b08      	ldr	r3, [sp, #32]
 80172e8:	6143      	str	r3, [r0, #20]
 80172ea:	2d09      	cmp	r5, #9
 80172ec:	f04f 0301 	mov.w	r3, #1
 80172f0:	6103      	str	r3, [r0, #16]
 80172f2:	dd16      	ble.n	8017322 <__s2b+0x72>
 80172f4:	f104 0909 	add.w	r9, r4, #9
 80172f8:	46c8      	mov	r8, r9
 80172fa:	442c      	add	r4, r5
 80172fc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8017300:	4601      	mov	r1, r0
 8017302:	3b30      	subs	r3, #48	@ 0x30
 8017304:	220a      	movs	r2, #10
 8017306:	4630      	mov	r0, r6
 8017308:	f7ff ff8c 	bl	8017224 <__multadd>
 801730c:	45a0      	cmp	r8, r4
 801730e:	d1f5      	bne.n	80172fc <__s2b+0x4c>
 8017310:	f1a5 0408 	sub.w	r4, r5, #8
 8017314:	444c      	add	r4, r9
 8017316:	1b2d      	subs	r5, r5, r4
 8017318:	1963      	adds	r3, r4, r5
 801731a:	42bb      	cmp	r3, r7
 801731c:	db04      	blt.n	8017328 <__s2b+0x78>
 801731e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017322:	340a      	adds	r4, #10
 8017324:	2509      	movs	r5, #9
 8017326:	e7f6      	b.n	8017316 <__s2b+0x66>
 8017328:	f814 3b01 	ldrb.w	r3, [r4], #1
 801732c:	4601      	mov	r1, r0
 801732e:	3b30      	subs	r3, #48	@ 0x30
 8017330:	220a      	movs	r2, #10
 8017332:	4630      	mov	r0, r6
 8017334:	f7ff ff76 	bl	8017224 <__multadd>
 8017338:	e7ee      	b.n	8017318 <__s2b+0x68>
 801733a:	bf00      	nop
 801733c:	08018a71 	.word	0x08018a71
 8017340:	08018af9 	.word	0x08018af9

08017344 <__hi0bits>:
 8017344:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8017348:	4603      	mov	r3, r0
 801734a:	bf36      	itet	cc
 801734c:	0403      	lslcc	r3, r0, #16
 801734e:	2000      	movcs	r0, #0
 8017350:	2010      	movcc	r0, #16
 8017352:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8017356:	bf3c      	itt	cc
 8017358:	021b      	lslcc	r3, r3, #8
 801735a:	3008      	addcc	r0, #8
 801735c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8017360:	bf3c      	itt	cc
 8017362:	011b      	lslcc	r3, r3, #4
 8017364:	3004      	addcc	r0, #4
 8017366:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801736a:	bf3c      	itt	cc
 801736c:	009b      	lslcc	r3, r3, #2
 801736e:	3002      	addcc	r0, #2
 8017370:	2b00      	cmp	r3, #0
 8017372:	db05      	blt.n	8017380 <__hi0bits+0x3c>
 8017374:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8017378:	f100 0001 	add.w	r0, r0, #1
 801737c:	bf08      	it	eq
 801737e:	2020      	moveq	r0, #32
 8017380:	4770      	bx	lr

08017382 <__lo0bits>:
 8017382:	6803      	ldr	r3, [r0, #0]
 8017384:	4602      	mov	r2, r0
 8017386:	f013 0007 	ands.w	r0, r3, #7
 801738a:	d00b      	beq.n	80173a4 <__lo0bits+0x22>
 801738c:	07d9      	lsls	r1, r3, #31
 801738e:	d421      	bmi.n	80173d4 <__lo0bits+0x52>
 8017390:	0798      	lsls	r0, r3, #30
 8017392:	bf49      	itett	mi
 8017394:	085b      	lsrmi	r3, r3, #1
 8017396:	089b      	lsrpl	r3, r3, #2
 8017398:	2001      	movmi	r0, #1
 801739a:	6013      	strmi	r3, [r2, #0]
 801739c:	bf5c      	itt	pl
 801739e:	6013      	strpl	r3, [r2, #0]
 80173a0:	2002      	movpl	r0, #2
 80173a2:	4770      	bx	lr
 80173a4:	b299      	uxth	r1, r3
 80173a6:	b909      	cbnz	r1, 80173ac <__lo0bits+0x2a>
 80173a8:	0c1b      	lsrs	r3, r3, #16
 80173aa:	2010      	movs	r0, #16
 80173ac:	b2d9      	uxtb	r1, r3
 80173ae:	b909      	cbnz	r1, 80173b4 <__lo0bits+0x32>
 80173b0:	3008      	adds	r0, #8
 80173b2:	0a1b      	lsrs	r3, r3, #8
 80173b4:	0719      	lsls	r1, r3, #28
 80173b6:	bf04      	itt	eq
 80173b8:	091b      	lsreq	r3, r3, #4
 80173ba:	3004      	addeq	r0, #4
 80173bc:	0799      	lsls	r1, r3, #30
 80173be:	bf04      	itt	eq
 80173c0:	089b      	lsreq	r3, r3, #2
 80173c2:	3002      	addeq	r0, #2
 80173c4:	07d9      	lsls	r1, r3, #31
 80173c6:	d403      	bmi.n	80173d0 <__lo0bits+0x4e>
 80173c8:	085b      	lsrs	r3, r3, #1
 80173ca:	f100 0001 	add.w	r0, r0, #1
 80173ce:	d003      	beq.n	80173d8 <__lo0bits+0x56>
 80173d0:	6013      	str	r3, [r2, #0]
 80173d2:	4770      	bx	lr
 80173d4:	2000      	movs	r0, #0
 80173d6:	4770      	bx	lr
 80173d8:	2020      	movs	r0, #32
 80173da:	4770      	bx	lr

080173dc <__i2b>:
 80173dc:	b510      	push	{r4, lr}
 80173de:	460c      	mov	r4, r1
 80173e0:	2101      	movs	r1, #1
 80173e2:	f7ff febd 	bl	8017160 <_Balloc>
 80173e6:	4602      	mov	r2, r0
 80173e8:	b928      	cbnz	r0, 80173f6 <__i2b+0x1a>
 80173ea:	4b05      	ldr	r3, [pc, #20]	@ (8017400 <__i2b+0x24>)
 80173ec:	4805      	ldr	r0, [pc, #20]	@ (8017404 <__i2b+0x28>)
 80173ee:	f240 1145 	movw	r1, #325	@ 0x145
 80173f2:	f000 fc2d 	bl	8017c50 <__assert_func>
 80173f6:	2301      	movs	r3, #1
 80173f8:	6144      	str	r4, [r0, #20]
 80173fa:	6103      	str	r3, [r0, #16]
 80173fc:	bd10      	pop	{r4, pc}
 80173fe:	bf00      	nop
 8017400:	08018a71 	.word	0x08018a71
 8017404:	08018af9 	.word	0x08018af9

08017408 <__multiply>:
 8017408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801740c:	4614      	mov	r4, r2
 801740e:	690a      	ldr	r2, [r1, #16]
 8017410:	6923      	ldr	r3, [r4, #16]
 8017412:	429a      	cmp	r2, r3
 8017414:	bfa8      	it	ge
 8017416:	4623      	movge	r3, r4
 8017418:	460f      	mov	r7, r1
 801741a:	bfa4      	itt	ge
 801741c:	460c      	movge	r4, r1
 801741e:	461f      	movge	r7, r3
 8017420:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8017424:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8017428:	68a3      	ldr	r3, [r4, #8]
 801742a:	6861      	ldr	r1, [r4, #4]
 801742c:	eb0a 0609 	add.w	r6, sl, r9
 8017430:	42b3      	cmp	r3, r6
 8017432:	b085      	sub	sp, #20
 8017434:	bfb8      	it	lt
 8017436:	3101      	addlt	r1, #1
 8017438:	f7ff fe92 	bl	8017160 <_Balloc>
 801743c:	b930      	cbnz	r0, 801744c <__multiply+0x44>
 801743e:	4602      	mov	r2, r0
 8017440:	4b44      	ldr	r3, [pc, #272]	@ (8017554 <__multiply+0x14c>)
 8017442:	4845      	ldr	r0, [pc, #276]	@ (8017558 <__multiply+0x150>)
 8017444:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8017448:	f000 fc02 	bl	8017c50 <__assert_func>
 801744c:	f100 0514 	add.w	r5, r0, #20
 8017450:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8017454:	462b      	mov	r3, r5
 8017456:	2200      	movs	r2, #0
 8017458:	4543      	cmp	r3, r8
 801745a:	d321      	bcc.n	80174a0 <__multiply+0x98>
 801745c:	f107 0114 	add.w	r1, r7, #20
 8017460:	f104 0214 	add.w	r2, r4, #20
 8017464:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8017468:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801746c:	9302      	str	r3, [sp, #8]
 801746e:	1b13      	subs	r3, r2, r4
 8017470:	3b15      	subs	r3, #21
 8017472:	f023 0303 	bic.w	r3, r3, #3
 8017476:	3304      	adds	r3, #4
 8017478:	f104 0715 	add.w	r7, r4, #21
 801747c:	42ba      	cmp	r2, r7
 801747e:	bf38      	it	cc
 8017480:	2304      	movcc	r3, #4
 8017482:	9301      	str	r3, [sp, #4]
 8017484:	9b02      	ldr	r3, [sp, #8]
 8017486:	9103      	str	r1, [sp, #12]
 8017488:	428b      	cmp	r3, r1
 801748a:	d80c      	bhi.n	80174a6 <__multiply+0x9e>
 801748c:	2e00      	cmp	r6, #0
 801748e:	dd03      	ble.n	8017498 <__multiply+0x90>
 8017490:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8017494:	2b00      	cmp	r3, #0
 8017496:	d05b      	beq.n	8017550 <__multiply+0x148>
 8017498:	6106      	str	r6, [r0, #16]
 801749a:	b005      	add	sp, #20
 801749c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80174a0:	f843 2b04 	str.w	r2, [r3], #4
 80174a4:	e7d8      	b.n	8017458 <__multiply+0x50>
 80174a6:	f8b1 a000 	ldrh.w	sl, [r1]
 80174aa:	f1ba 0f00 	cmp.w	sl, #0
 80174ae:	d024      	beq.n	80174fa <__multiply+0xf2>
 80174b0:	f104 0e14 	add.w	lr, r4, #20
 80174b4:	46a9      	mov	r9, r5
 80174b6:	f04f 0c00 	mov.w	ip, #0
 80174ba:	f85e 7b04 	ldr.w	r7, [lr], #4
 80174be:	f8d9 3000 	ldr.w	r3, [r9]
 80174c2:	fa1f fb87 	uxth.w	fp, r7
 80174c6:	b29b      	uxth	r3, r3
 80174c8:	fb0a 330b 	mla	r3, sl, fp, r3
 80174cc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80174d0:	f8d9 7000 	ldr.w	r7, [r9]
 80174d4:	4463      	add	r3, ip
 80174d6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80174da:	fb0a c70b 	mla	r7, sl, fp, ip
 80174de:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80174e2:	b29b      	uxth	r3, r3
 80174e4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80174e8:	4572      	cmp	r2, lr
 80174ea:	f849 3b04 	str.w	r3, [r9], #4
 80174ee:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80174f2:	d8e2      	bhi.n	80174ba <__multiply+0xb2>
 80174f4:	9b01      	ldr	r3, [sp, #4]
 80174f6:	f845 c003 	str.w	ip, [r5, r3]
 80174fa:	9b03      	ldr	r3, [sp, #12]
 80174fc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8017500:	3104      	adds	r1, #4
 8017502:	f1b9 0f00 	cmp.w	r9, #0
 8017506:	d021      	beq.n	801754c <__multiply+0x144>
 8017508:	682b      	ldr	r3, [r5, #0]
 801750a:	f104 0c14 	add.w	ip, r4, #20
 801750e:	46ae      	mov	lr, r5
 8017510:	f04f 0a00 	mov.w	sl, #0
 8017514:	f8bc b000 	ldrh.w	fp, [ip]
 8017518:	f8be 7002 	ldrh.w	r7, [lr, #2]
 801751c:	fb09 770b 	mla	r7, r9, fp, r7
 8017520:	4457      	add	r7, sl
 8017522:	b29b      	uxth	r3, r3
 8017524:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8017528:	f84e 3b04 	str.w	r3, [lr], #4
 801752c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8017530:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8017534:	f8be 3000 	ldrh.w	r3, [lr]
 8017538:	fb09 330a 	mla	r3, r9, sl, r3
 801753c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8017540:	4562      	cmp	r2, ip
 8017542:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8017546:	d8e5      	bhi.n	8017514 <__multiply+0x10c>
 8017548:	9f01      	ldr	r7, [sp, #4]
 801754a:	51eb      	str	r3, [r5, r7]
 801754c:	3504      	adds	r5, #4
 801754e:	e799      	b.n	8017484 <__multiply+0x7c>
 8017550:	3e01      	subs	r6, #1
 8017552:	e79b      	b.n	801748c <__multiply+0x84>
 8017554:	08018a71 	.word	0x08018a71
 8017558:	08018af9 	.word	0x08018af9

0801755c <__pow5mult>:
 801755c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017560:	4615      	mov	r5, r2
 8017562:	f012 0203 	ands.w	r2, r2, #3
 8017566:	4607      	mov	r7, r0
 8017568:	460e      	mov	r6, r1
 801756a:	d007      	beq.n	801757c <__pow5mult+0x20>
 801756c:	4c25      	ldr	r4, [pc, #148]	@ (8017604 <__pow5mult+0xa8>)
 801756e:	3a01      	subs	r2, #1
 8017570:	2300      	movs	r3, #0
 8017572:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8017576:	f7ff fe55 	bl	8017224 <__multadd>
 801757a:	4606      	mov	r6, r0
 801757c:	10ad      	asrs	r5, r5, #2
 801757e:	d03d      	beq.n	80175fc <__pow5mult+0xa0>
 8017580:	69fc      	ldr	r4, [r7, #28]
 8017582:	b97c      	cbnz	r4, 80175a4 <__pow5mult+0x48>
 8017584:	2010      	movs	r0, #16
 8017586:	f000 fb95 	bl	8017cb4 <malloc>
 801758a:	4602      	mov	r2, r0
 801758c:	61f8      	str	r0, [r7, #28]
 801758e:	b928      	cbnz	r0, 801759c <__pow5mult+0x40>
 8017590:	4b1d      	ldr	r3, [pc, #116]	@ (8017608 <__pow5mult+0xac>)
 8017592:	481e      	ldr	r0, [pc, #120]	@ (801760c <__pow5mult+0xb0>)
 8017594:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8017598:	f000 fb5a 	bl	8017c50 <__assert_func>
 801759c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80175a0:	6004      	str	r4, [r0, #0]
 80175a2:	60c4      	str	r4, [r0, #12]
 80175a4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80175a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80175ac:	b94c      	cbnz	r4, 80175c2 <__pow5mult+0x66>
 80175ae:	f240 2171 	movw	r1, #625	@ 0x271
 80175b2:	4638      	mov	r0, r7
 80175b4:	f7ff ff12 	bl	80173dc <__i2b>
 80175b8:	2300      	movs	r3, #0
 80175ba:	f8c8 0008 	str.w	r0, [r8, #8]
 80175be:	4604      	mov	r4, r0
 80175c0:	6003      	str	r3, [r0, #0]
 80175c2:	f04f 0900 	mov.w	r9, #0
 80175c6:	07eb      	lsls	r3, r5, #31
 80175c8:	d50a      	bpl.n	80175e0 <__pow5mult+0x84>
 80175ca:	4631      	mov	r1, r6
 80175cc:	4622      	mov	r2, r4
 80175ce:	4638      	mov	r0, r7
 80175d0:	f7ff ff1a 	bl	8017408 <__multiply>
 80175d4:	4631      	mov	r1, r6
 80175d6:	4680      	mov	r8, r0
 80175d8:	4638      	mov	r0, r7
 80175da:	f7ff fe01 	bl	80171e0 <_Bfree>
 80175de:	4646      	mov	r6, r8
 80175e0:	106d      	asrs	r5, r5, #1
 80175e2:	d00b      	beq.n	80175fc <__pow5mult+0xa0>
 80175e4:	6820      	ldr	r0, [r4, #0]
 80175e6:	b938      	cbnz	r0, 80175f8 <__pow5mult+0x9c>
 80175e8:	4622      	mov	r2, r4
 80175ea:	4621      	mov	r1, r4
 80175ec:	4638      	mov	r0, r7
 80175ee:	f7ff ff0b 	bl	8017408 <__multiply>
 80175f2:	6020      	str	r0, [r4, #0]
 80175f4:	f8c0 9000 	str.w	r9, [r0]
 80175f8:	4604      	mov	r4, r0
 80175fa:	e7e4      	b.n	80175c6 <__pow5mult+0x6a>
 80175fc:	4630      	mov	r0, r6
 80175fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017602:	bf00      	nop
 8017604:	08018b54 	.word	0x08018b54
 8017608:	08018ae2 	.word	0x08018ae2
 801760c:	08018af9 	.word	0x08018af9

08017610 <__lshift>:
 8017610:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017614:	460c      	mov	r4, r1
 8017616:	6849      	ldr	r1, [r1, #4]
 8017618:	6923      	ldr	r3, [r4, #16]
 801761a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801761e:	68a3      	ldr	r3, [r4, #8]
 8017620:	4607      	mov	r7, r0
 8017622:	4691      	mov	r9, r2
 8017624:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8017628:	f108 0601 	add.w	r6, r8, #1
 801762c:	42b3      	cmp	r3, r6
 801762e:	db0b      	blt.n	8017648 <__lshift+0x38>
 8017630:	4638      	mov	r0, r7
 8017632:	f7ff fd95 	bl	8017160 <_Balloc>
 8017636:	4605      	mov	r5, r0
 8017638:	b948      	cbnz	r0, 801764e <__lshift+0x3e>
 801763a:	4602      	mov	r2, r0
 801763c:	4b28      	ldr	r3, [pc, #160]	@ (80176e0 <__lshift+0xd0>)
 801763e:	4829      	ldr	r0, [pc, #164]	@ (80176e4 <__lshift+0xd4>)
 8017640:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8017644:	f000 fb04 	bl	8017c50 <__assert_func>
 8017648:	3101      	adds	r1, #1
 801764a:	005b      	lsls	r3, r3, #1
 801764c:	e7ee      	b.n	801762c <__lshift+0x1c>
 801764e:	2300      	movs	r3, #0
 8017650:	f100 0114 	add.w	r1, r0, #20
 8017654:	f100 0210 	add.w	r2, r0, #16
 8017658:	4618      	mov	r0, r3
 801765a:	4553      	cmp	r3, sl
 801765c:	db33      	blt.n	80176c6 <__lshift+0xb6>
 801765e:	6920      	ldr	r0, [r4, #16]
 8017660:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8017664:	f104 0314 	add.w	r3, r4, #20
 8017668:	f019 091f 	ands.w	r9, r9, #31
 801766c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8017670:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8017674:	d02b      	beq.n	80176ce <__lshift+0xbe>
 8017676:	f1c9 0e20 	rsb	lr, r9, #32
 801767a:	468a      	mov	sl, r1
 801767c:	2200      	movs	r2, #0
 801767e:	6818      	ldr	r0, [r3, #0]
 8017680:	fa00 f009 	lsl.w	r0, r0, r9
 8017684:	4310      	orrs	r0, r2
 8017686:	f84a 0b04 	str.w	r0, [sl], #4
 801768a:	f853 2b04 	ldr.w	r2, [r3], #4
 801768e:	459c      	cmp	ip, r3
 8017690:	fa22 f20e 	lsr.w	r2, r2, lr
 8017694:	d8f3      	bhi.n	801767e <__lshift+0x6e>
 8017696:	ebac 0304 	sub.w	r3, ip, r4
 801769a:	3b15      	subs	r3, #21
 801769c:	f023 0303 	bic.w	r3, r3, #3
 80176a0:	3304      	adds	r3, #4
 80176a2:	f104 0015 	add.w	r0, r4, #21
 80176a6:	4584      	cmp	ip, r0
 80176a8:	bf38      	it	cc
 80176aa:	2304      	movcc	r3, #4
 80176ac:	50ca      	str	r2, [r1, r3]
 80176ae:	b10a      	cbz	r2, 80176b4 <__lshift+0xa4>
 80176b0:	f108 0602 	add.w	r6, r8, #2
 80176b4:	3e01      	subs	r6, #1
 80176b6:	4638      	mov	r0, r7
 80176b8:	612e      	str	r6, [r5, #16]
 80176ba:	4621      	mov	r1, r4
 80176bc:	f7ff fd90 	bl	80171e0 <_Bfree>
 80176c0:	4628      	mov	r0, r5
 80176c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80176c6:	f842 0f04 	str.w	r0, [r2, #4]!
 80176ca:	3301      	adds	r3, #1
 80176cc:	e7c5      	b.n	801765a <__lshift+0x4a>
 80176ce:	3904      	subs	r1, #4
 80176d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80176d4:	f841 2f04 	str.w	r2, [r1, #4]!
 80176d8:	459c      	cmp	ip, r3
 80176da:	d8f9      	bhi.n	80176d0 <__lshift+0xc0>
 80176dc:	e7ea      	b.n	80176b4 <__lshift+0xa4>
 80176de:	bf00      	nop
 80176e0:	08018a71 	.word	0x08018a71
 80176e4:	08018af9 	.word	0x08018af9

080176e8 <__mcmp>:
 80176e8:	690a      	ldr	r2, [r1, #16]
 80176ea:	4603      	mov	r3, r0
 80176ec:	6900      	ldr	r0, [r0, #16]
 80176ee:	1a80      	subs	r0, r0, r2
 80176f0:	b530      	push	{r4, r5, lr}
 80176f2:	d10e      	bne.n	8017712 <__mcmp+0x2a>
 80176f4:	3314      	adds	r3, #20
 80176f6:	3114      	adds	r1, #20
 80176f8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80176fc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8017700:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8017704:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8017708:	4295      	cmp	r5, r2
 801770a:	d003      	beq.n	8017714 <__mcmp+0x2c>
 801770c:	d205      	bcs.n	801771a <__mcmp+0x32>
 801770e:	f04f 30ff 	mov.w	r0, #4294967295
 8017712:	bd30      	pop	{r4, r5, pc}
 8017714:	42a3      	cmp	r3, r4
 8017716:	d3f3      	bcc.n	8017700 <__mcmp+0x18>
 8017718:	e7fb      	b.n	8017712 <__mcmp+0x2a>
 801771a:	2001      	movs	r0, #1
 801771c:	e7f9      	b.n	8017712 <__mcmp+0x2a>
	...

08017720 <__mdiff>:
 8017720:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017724:	4689      	mov	r9, r1
 8017726:	4606      	mov	r6, r0
 8017728:	4611      	mov	r1, r2
 801772a:	4648      	mov	r0, r9
 801772c:	4614      	mov	r4, r2
 801772e:	f7ff ffdb 	bl	80176e8 <__mcmp>
 8017732:	1e05      	subs	r5, r0, #0
 8017734:	d112      	bne.n	801775c <__mdiff+0x3c>
 8017736:	4629      	mov	r1, r5
 8017738:	4630      	mov	r0, r6
 801773a:	f7ff fd11 	bl	8017160 <_Balloc>
 801773e:	4602      	mov	r2, r0
 8017740:	b928      	cbnz	r0, 801774e <__mdiff+0x2e>
 8017742:	4b3f      	ldr	r3, [pc, #252]	@ (8017840 <__mdiff+0x120>)
 8017744:	f240 2137 	movw	r1, #567	@ 0x237
 8017748:	483e      	ldr	r0, [pc, #248]	@ (8017844 <__mdiff+0x124>)
 801774a:	f000 fa81 	bl	8017c50 <__assert_func>
 801774e:	2301      	movs	r3, #1
 8017750:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8017754:	4610      	mov	r0, r2
 8017756:	b003      	add	sp, #12
 8017758:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801775c:	bfbc      	itt	lt
 801775e:	464b      	movlt	r3, r9
 8017760:	46a1      	movlt	r9, r4
 8017762:	4630      	mov	r0, r6
 8017764:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8017768:	bfba      	itte	lt
 801776a:	461c      	movlt	r4, r3
 801776c:	2501      	movlt	r5, #1
 801776e:	2500      	movge	r5, #0
 8017770:	f7ff fcf6 	bl	8017160 <_Balloc>
 8017774:	4602      	mov	r2, r0
 8017776:	b918      	cbnz	r0, 8017780 <__mdiff+0x60>
 8017778:	4b31      	ldr	r3, [pc, #196]	@ (8017840 <__mdiff+0x120>)
 801777a:	f240 2145 	movw	r1, #581	@ 0x245
 801777e:	e7e3      	b.n	8017748 <__mdiff+0x28>
 8017780:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8017784:	6926      	ldr	r6, [r4, #16]
 8017786:	60c5      	str	r5, [r0, #12]
 8017788:	f109 0310 	add.w	r3, r9, #16
 801778c:	f109 0514 	add.w	r5, r9, #20
 8017790:	f104 0e14 	add.w	lr, r4, #20
 8017794:	f100 0b14 	add.w	fp, r0, #20
 8017798:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801779c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80177a0:	9301      	str	r3, [sp, #4]
 80177a2:	46d9      	mov	r9, fp
 80177a4:	f04f 0c00 	mov.w	ip, #0
 80177a8:	9b01      	ldr	r3, [sp, #4]
 80177aa:	f85e 0b04 	ldr.w	r0, [lr], #4
 80177ae:	f853 af04 	ldr.w	sl, [r3, #4]!
 80177b2:	9301      	str	r3, [sp, #4]
 80177b4:	fa1f f38a 	uxth.w	r3, sl
 80177b8:	4619      	mov	r1, r3
 80177ba:	b283      	uxth	r3, r0
 80177bc:	1acb      	subs	r3, r1, r3
 80177be:	0c00      	lsrs	r0, r0, #16
 80177c0:	4463      	add	r3, ip
 80177c2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80177c6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80177ca:	b29b      	uxth	r3, r3
 80177cc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80177d0:	4576      	cmp	r6, lr
 80177d2:	f849 3b04 	str.w	r3, [r9], #4
 80177d6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80177da:	d8e5      	bhi.n	80177a8 <__mdiff+0x88>
 80177dc:	1b33      	subs	r3, r6, r4
 80177de:	3b15      	subs	r3, #21
 80177e0:	f023 0303 	bic.w	r3, r3, #3
 80177e4:	3415      	adds	r4, #21
 80177e6:	3304      	adds	r3, #4
 80177e8:	42a6      	cmp	r6, r4
 80177ea:	bf38      	it	cc
 80177ec:	2304      	movcc	r3, #4
 80177ee:	441d      	add	r5, r3
 80177f0:	445b      	add	r3, fp
 80177f2:	461e      	mov	r6, r3
 80177f4:	462c      	mov	r4, r5
 80177f6:	4544      	cmp	r4, r8
 80177f8:	d30e      	bcc.n	8017818 <__mdiff+0xf8>
 80177fa:	f108 0103 	add.w	r1, r8, #3
 80177fe:	1b49      	subs	r1, r1, r5
 8017800:	f021 0103 	bic.w	r1, r1, #3
 8017804:	3d03      	subs	r5, #3
 8017806:	45a8      	cmp	r8, r5
 8017808:	bf38      	it	cc
 801780a:	2100      	movcc	r1, #0
 801780c:	440b      	add	r3, r1
 801780e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8017812:	b191      	cbz	r1, 801783a <__mdiff+0x11a>
 8017814:	6117      	str	r7, [r2, #16]
 8017816:	e79d      	b.n	8017754 <__mdiff+0x34>
 8017818:	f854 1b04 	ldr.w	r1, [r4], #4
 801781c:	46e6      	mov	lr, ip
 801781e:	0c08      	lsrs	r0, r1, #16
 8017820:	fa1c fc81 	uxtah	ip, ip, r1
 8017824:	4471      	add	r1, lr
 8017826:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801782a:	b289      	uxth	r1, r1
 801782c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8017830:	f846 1b04 	str.w	r1, [r6], #4
 8017834:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8017838:	e7dd      	b.n	80177f6 <__mdiff+0xd6>
 801783a:	3f01      	subs	r7, #1
 801783c:	e7e7      	b.n	801780e <__mdiff+0xee>
 801783e:	bf00      	nop
 8017840:	08018a71 	.word	0x08018a71
 8017844:	08018af9 	.word	0x08018af9

08017848 <__ulp>:
 8017848:	b082      	sub	sp, #8
 801784a:	ed8d 0b00 	vstr	d0, [sp]
 801784e:	9a01      	ldr	r2, [sp, #4]
 8017850:	4b0f      	ldr	r3, [pc, #60]	@ (8017890 <__ulp+0x48>)
 8017852:	4013      	ands	r3, r2
 8017854:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8017858:	2b00      	cmp	r3, #0
 801785a:	dc08      	bgt.n	801786e <__ulp+0x26>
 801785c:	425b      	negs	r3, r3
 801785e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8017862:	ea4f 5223 	mov.w	r2, r3, asr #20
 8017866:	da04      	bge.n	8017872 <__ulp+0x2a>
 8017868:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801786c:	4113      	asrs	r3, r2
 801786e:	2200      	movs	r2, #0
 8017870:	e008      	b.n	8017884 <__ulp+0x3c>
 8017872:	f1a2 0314 	sub.w	r3, r2, #20
 8017876:	2b1e      	cmp	r3, #30
 8017878:	bfda      	itte	le
 801787a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801787e:	40da      	lsrle	r2, r3
 8017880:	2201      	movgt	r2, #1
 8017882:	2300      	movs	r3, #0
 8017884:	4619      	mov	r1, r3
 8017886:	4610      	mov	r0, r2
 8017888:	ec41 0b10 	vmov	d0, r0, r1
 801788c:	b002      	add	sp, #8
 801788e:	4770      	bx	lr
 8017890:	7ff00000 	.word	0x7ff00000

08017894 <__b2d>:
 8017894:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017898:	6906      	ldr	r6, [r0, #16]
 801789a:	f100 0814 	add.w	r8, r0, #20
 801789e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80178a2:	1f37      	subs	r7, r6, #4
 80178a4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80178a8:	4610      	mov	r0, r2
 80178aa:	f7ff fd4b 	bl	8017344 <__hi0bits>
 80178ae:	f1c0 0320 	rsb	r3, r0, #32
 80178b2:	280a      	cmp	r0, #10
 80178b4:	600b      	str	r3, [r1, #0]
 80178b6:	491b      	ldr	r1, [pc, #108]	@ (8017924 <__b2d+0x90>)
 80178b8:	dc15      	bgt.n	80178e6 <__b2d+0x52>
 80178ba:	f1c0 0c0b 	rsb	ip, r0, #11
 80178be:	fa22 f30c 	lsr.w	r3, r2, ip
 80178c2:	45b8      	cmp	r8, r7
 80178c4:	ea43 0501 	orr.w	r5, r3, r1
 80178c8:	bf34      	ite	cc
 80178ca:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80178ce:	2300      	movcs	r3, #0
 80178d0:	3015      	adds	r0, #21
 80178d2:	fa02 f000 	lsl.w	r0, r2, r0
 80178d6:	fa23 f30c 	lsr.w	r3, r3, ip
 80178da:	4303      	orrs	r3, r0
 80178dc:	461c      	mov	r4, r3
 80178de:	ec45 4b10 	vmov	d0, r4, r5
 80178e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80178e6:	45b8      	cmp	r8, r7
 80178e8:	bf3a      	itte	cc
 80178ea:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80178ee:	f1a6 0708 	subcc.w	r7, r6, #8
 80178f2:	2300      	movcs	r3, #0
 80178f4:	380b      	subs	r0, #11
 80178f6:	d012      	beq.n	801791e <__b2d+0x8a>
 80178f8:	f1c0 0120 	rsb	r1, r0, #32
 80178fc:	fa23 f401 	lsr.w	r4, r3, r1
 8017900:	4082      	lsls	r2, r0
 8017902:	4322      	orrs	r2, r4
 8017904:	4547      	cmp	r7, r8
 8017906:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801790a:	bf8c      	ite	hi
 801790c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8017910:	2200      	movls	r2, #0
 8017912:	4083      	lsls	r3, r0
 8017914:	40ca      	lsrs	r2, r1
 8017916:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801791a:	4313      	orrs	r3, r2
 801791c:	e7de      	b.n	80178dc <__b2d+0x48>
 801791e:	ea42 0501 	orr.w	r5, r2, r1
 8017922:	e7db      	b.n	80178dc <__b2d+0x48>
 8017924:	3ff00000 	.word	0x3ff00000

08017928 <__d2b>:
 8017928:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801792c:	460f      	mov	r7, r1
 801792e:	2101      	movs	r1, #1
 8017930:	ec59 8b10 	vmov	r8, r9, d0
 8017934:	4616      	mov	r6, r2
 8017936:	f7ff fc13 	bl	8017160 <_Balloc>
 801793a:	4604      	mov	r4, r0
 801793c:	b930      	cbnz	r0, 801794c <__d2b+0x24>
 801793e:	4602      	mov	r2, r0
 8017940:	4b23      	ldr	r3, [pc, #140]	@ (80179d0 <__d2b+0xa8>)
 8017942:	4824      	ldr	r0, [pc, #144]	@ (80179d4 <__d2b+0xac>)
 8017944:	f240 310f 	movw	r1, #783	@ 0x30f
 8017948:	f000 f982 	bl	8017c50 <__assert_func>
 801794c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8017950:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8017954:	b10d      	cbz	r5, 801795a <__d2b+0x32>
 8017956:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801795a:	9301      	str	r3, [sp, #4]
 801795c:	f1b8 0300 	subs.w	r3, r8, #0
 8017960:	d023      	beq.n	80179aa <__d2b+0x82>
 8017962:	4668      	mov	r0, sp
 8017964:	9300      	str	r3, [sp, #0]
 8017966:	f7ff fd0c 	bl	8017382 <__lo0bits>
 801796a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801796e:	b1d0      	cbz	r0, 80179a6 <__d2b+0x7e>
 8017970:	f1c0 0320 	rsb	r3, r0, #32
 8017974:	fa02 f303 	lsl.w	r3, r2, r3
 8017978:	430b      	orrs	r3, r1
 801797a:	40c2      	lsrs	r2, r0
 801797c:	6163      	str	r3, [r4, #20]
 801797e:	9201      	str	r2, [sp, #4]
 8017980:	9b01      	ldr	r3, [sp, #4]
 8017982:	61a3      	str	r3, [r4, #24]
 8017984:	2b00      	cmp	r3, #0
 8017986:	bf0c      	ite	eq
 8017988:	2201      	moveq	r2, #1
 801798a:	2202      	movne	r2, #2
 801798c:	6122      	str	r2, [r4, #16]
 801798e:	b1a5      	cbz	r5, 80179ba <__d2b+0x92>
 8017990:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8017994:	4405      	add	r5, r0
 8017996:	603d      	str	r5, [r7, #0]
 8017998:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801799c:	6030      	str	r0, [r6, #0]
 801799e:	4620      	mov	r0, r4
 80179a0:	b003      	add	sp, #12
 80179a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80179a6:	6161      	str	r1, [r4, #20]
 80179a8:	e7ea      	b.n	8017980 <__d2b+0x58>
 80179aa:	a801      	add	r0, sp, #4
 80179ac:	f7ff fce9 	bl	8017382 <__lo0bits>
 80179b0:	9b01      	ldr	r3, [sp, #4]
 80179b2:	6163      	str	r3, [r4, #20]
 80179b4:	3020      	adds	r0, #32
 80179b6:	2201      	movs	r2, #1
 80179b8:	e7e8      	b.n	801798c <__d2b+0x64>
 80179ba:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80179be:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80179c2:	6038      	str	r0, [r7, #0]
 80179c4:	6918      	ldr	r0, [r3, #16]
 80179c6:	f7ff fcbd 	bl	8017344 <__hi0bits>
 80179ca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80179ce:	e7e5      	b.n	801799c <__d2b+0x74>
 80179d0:	08018a71 	.word	0x08018a71
 80179d4:	08018af9 	.word	0x08018af9

080179d8 <__ratio>:
 80179d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80179dc:	4688      	mov	r8, r1
 80179de:	4669      	mov	r1, sp
 80179e0:	4681      	mov	r9, r0
 80179e2:	f7ff ff57 	bl	8017894 <__b2d>
 80179e6:	a901      	add	r1, sp, #4
 80179e8:	4640      	mov	r0, r8
 80179ea:	ec55 4b10 	vmov	r4, r5, d0
 80179ee:	f7ff ff51 	bl	8017894 <__b2d>
 80179f2:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80179f6:	f8d9 2010 	ldr.w	r2, [r9, #16]
 80179fa:	1ad2      	subs	r2, r2, r3
 80179fc:	e9dd 3100 	ldrd	r3, r1, [sp]
 8017a00:	1a5b      	subs	r3, r3, r1
 8017a02:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8017a06:	ec57 6b10 	vmov	r6, r7, d0
 8017a0a:	2b00      	cmp	r3, #0
 8017a0c:	bfd6      	itet	le
 8017a0e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8017a12:	462a      	movgt	r2, r5
 8017a14:	463a      	movle	r2, r7
 8017a16:	46ab      	mov	fp, r5
 8017a18:	46a2      	mov	sl, r4
 8017a1a:	bfce      	itee	gt
 8017a1c:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8017a20:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8017a24:	ee00 3a90 	vmovle	s1, r3
 8017a28:	ec4b ab17 	vmov	d7, sl, fp
 8017a2c:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8017a30:	b003      	add	sp, #12
 8017a32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08017a36 <__copybits>:
 8017a36:	3901      	subs	r1, #1
 8017a38:	b570      	push	{r4, r5, r6, lr}
 8017a3a:	1149      	asrs	r1, r1, #5
 8017a3c:	6914      	ldr	r4, [r2, #16]
 8017a3e:	3101      	adds	r1, #1
 8017a40:	f102 0314 	add.w	r3, r2, #20
 8017a44:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8017a48:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8017a4c:	1f05      	subs	r5, r0, #4
 8017a4e:	42a3      	cmp	r3, r4
 8017a50:	d30c      	bcc.n	8017a6c <__copybits+0x36>
 8017a52:	1aa3      	subs	r3, r4, r2
 8017a54:	3b11      	subs	r3, #17
 8017a56:	f023 0303 	bic.w	r3, r3, #3
 8017a5a:	3211      	adds	r2, #17
 8017a5c:	42a2      	cmp	r2, r4
 8017a5e:	bf88      	it	hi
 8017a60:	2300      	movhi	r3, #0
 8017a62:	4418      	add	r0, r3
 8017a64:	2300      	movs	r3, #0
 8017a66:	4288      	cmp	r0, r1
 8017a68:	d305      	bcc.n	8017a76 <__copybits+0x40>
 8017a6a:	bd70      	pop	{r4, r5, r6, pc}
 8017a6c:	f853 6b04 	ldr.w	r6, [r3], #4
 8017a70:	f845 6f04 	str.w	r6, [r5, #4]!
 8017a74:	e7eb      	b.n	8017a4e <__copybits+0x18>
 8017a76:	f840 3b04 	str.w	r3, [r0], #4
 8017a7a:	e7f4      	b.n	8017a66 <__copybits+0x30>

08017a7c <__any_on>:
 8017a7c:	f100 0214 	add.w	r2, r0, #20
 8017a80:	6900      	ldr	r0, [r0, #16]
 8017a82:	114b      	asrs	r3, r1, #5
 8017a84:	4298      	cmp	r0, r3
 8017a86:	b510      	push	{r4, lr}
 8017a88:	db11      	blt.n	8017aae <__any_on+0x32>
 8017a8a:	dd0a      	ble.n	8017aa2 <__any_on+0x26>
 8017a8c:	f011 011f 	ands.w	r1, r1, #31
 8017a90:	d007      	beq.n	8017aa2 <__any_on+0x26>
 8017a92:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8017a96:	fa24 f001 	lsr.w	r0, r4, r1
 8017a9a:	fa00 f101 	lsl.w	r1, r0, r1
 8017a9e:	428c      	cmp	r4, r1
 8017aa0:	d10b      	bne.n	8017aba <__any_on+0x3e>
 8017aa2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8017aa6:	4293      	cmp	r3, r2
 8017aa8:	d803      	bhi.n	8017ab2 <__any_on+0x36>
 8017aaa:	2000      	movs	r0, #0
 8017aac:	bd10      	pop	{r4, pc}
 8017aae:	4603      	mov	r3, r0
 8017ab0:	e7f7      	b.n	8017aa2 <__any_on+0x26>
 8017ab2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8017ab6:	2900      	cmp	r1, #0
 8017ab8:	d0f5      	beq.n	8017aa6 <__any_on+0x2a>
 8017aba:	2001      	movs	r0, #1
 8017abc:	e7f6      	b.n	8017aac <__any_on+0x30>

08017abe <__ascii_wctomb>:
 8017abe:	4603      	mov	r3, r0
 8017ac0:	4608      	mov	r0, r1
 8017ac2:	b141      	cbz	r1, 8017ad6 <__ascii_wctomb+0x18>
 8017ac4:	2aff      	cmp	r2, #255	@ 0xff
 8017ac6:	d904      	bls.n	8017ad2 <__ascii_wctomb+0x14>
 8017ac8:	228a      	movs	r2, #138	@ 0x8a
 8017aca:	601a      	str	r2, [r3, #0]
 8017acc:	f04f 30ff 	mov.w	r0, #4294967295
 8017ad0:	4770      	bx	lr
 8017ad2:	700a      	strb	r2, [r1, #0]
 8017ad4:	2001      	movs	r0, #1
 8017ad6:	4770      	bx	lr

08017ad8 <__sflush_r>:
 8017ad8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017adc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017ae0:	0716      	lsls	r6, r2, #28
 8017ae2:	4605      	mov	r5, r0
 8017ae4:	460c      	mov	r4, r1
 8017ae6:	d454      	bmi.n	8017b92 <__sflush_r+0xba>
 8017ae8:	684b      	ldr	r3, [r1, #4]
 8017aea:	2b00      	cmp	r3, #0
 8017aec:	dc02      	bgt.n	8017af4 <__sflush_r+0x1c>
 8017aee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8017af0:	2b00      	cmp	r3, #0
 8017af2:	dd48      	ble.n	8017b86 <__sflush_r+0xae>
 8017af4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017af6:	2e00      	cmp	r6, #0
 8017af8:	d045      	beq.n	8017b86 <__sflush_r+0xae>
 8017afa:	2300      	movs	r3, #0
 8017afc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8017b00:	682f      	ldr	r7, [r5, #0]
 8017b02:	6a21      	ldr	r1, [r4, #32]
 8017b04:	602b      	str	r3, [r5, #0]
 8017b06:	d030      	beq.n	8017b6a <__sflush_r+0x92>
 8017b08:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8017b0a:	89a3      	ldrh	r3, [r4, #12]
 8017b0c:	0759      	lsls	r1, r3, #29
 8017b0e:	d505      	bpl.n	8017b1c <__sflush_r+0x44>
 8017b10:	6863      	ldr	r3, [r4, #4]
 8017b12:	1ad2      	subs	r2, r2, r3
 8017b14:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8017b16:	b10b      	cbz	r3, 8017b1c <__sflush_r+0x44>
 8017b18:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8017b1a:	1ad2      	subs	r2, r2, r3
 8017b1c:	2300      	movs	r3, #0
 8017b1e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017b20:	6a21      	ldr	r1, [r4, #32]
 8017b22:	4628      	mov	r0, r5
 8017b24:	47b0      	blx	r6
 8017b26:	1c43      	adds	r3, r0, #1
 8017b28:	89a3      	ldrh	r3, [r4, #12]
 8017b2a:	d106      	bne.n	8017b3a <__sflush_r+0x62>
 8017b2c:	6829      	ldr	r1, [r5, #0]
 8017b2e:	291d      	cmp	r1, #29
 8017b30:	d82b      	bhi.n	8017b8a <__sflush_r+0xb2>
 8017b32:	4a2a      	ldr	r2, [pc, #168]	@ (8017bdc <__sflush_r+0x104>)
 8017b34:	410a      	asrs	r2, r1
 8017b36:	07d6      	lsls	r6, r2, #31
 8017b38:	d427      	bmi.n	8017b8a <__sflush_r+0xb2>
 8017b3a:	2200      	movs	r2, #0
 8017b3c:	6062      	str	r2, [r4, #4]
 8017b3e:	04d9      	lsls	r1, r3, #19
 8017b40:	6922      	ldr	r2, [r4, #16]
 8017b42:	6022      	str	r2, [r4, #0]
 8017b44:	d504      	bpl.n	8017b50 <__sflush_r+0x78>
 8017b46:	1c42      	adds	r2, r0, #1
 8017b48:	d101      	bne.n	8017b4e <__sflush_r+0x76>
 8017b4a:	682b      	ldr	r3, [r5, #0]
 8017b4c:	b903      	cbnz	r3, 8017b50 <__sflush_r+0x78>
 8017b4e:	6560      	str	r0, [r4, #84]	@ 0x54
 8017b50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8017b52:	602f      	str	r7, [r5, #0]
 8017b54:	b1b9      	cbz	r1, 8017b86 <__sflush_r+0xae>
 8017b56:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017b5a:	4299      	cmp	r1, r3
 8017b5c:	d002      	beq.n	8017b64 <__sflush_r+0x8c>
 8017b5e:	4628      	mov	r0, r5
 8017b60:	f7fe feba 	bl	80168d8 <_free_r>
 8017b64:	2300      	movs	r3, #0
 8017b66:	6363      	str	r3, [r4, #52]	@ 0x34
 8017b68:	e00d      	b.n	8017b86 <__sflush_r+0xae>
 8017b6a:	2301      	movs	r3, #1
 8017b6c:	4628      	mov	r0, r5
 8017b6e:	47b0      	blx	r6
 8017b70:	4602      	mov	r2, r0
 8017b72:	1c50      	adds	r0, r2, #1
 8017b74:	d1c9      	bne.n	8017b0a <__sflush_r+0x32>
 8017b76:	682b      	ldr	r3, [r5, #0]
 8017b78:	2b00      	cmp	r3, #0
 8017b7a:	d0c6      	beq.n	8017b0a <__sflush_r+0x32>
 8017b7c:	2b1d      	cmp	r3, #29
 8017b7e:	d001      	beq.n	8017b84 <__sflush_r+0xac>
 8017b80:	2b16      	cmp	r3, #22
 8017b82:	d11e      	bne.n	8017bc2 <__sflush_r+0xea>
 8017b84:	602f      	str	r7, [r5, #0]
 8017b86:	2000      	movs	r0, #0
 8017b88:	e022      	b.n	8017bd0 <__sflush_r+0xf8>
 8017b8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017b8e:	b21b      	sxth	r3, r3
 8017b90:	e01b      	b.n	8017bca <__sflush_r+0xf2>
 8017b92:	690f      	ldr	r7, [r1, #16]
 8017b94:	2f00      	cmp	r7, #0
 8017b96:	d0f6      	beq.n	8017b86 <__sflush_r+0xae>
 8017b98:	0793      	lsls	r3, r2, #30
 8017b9a:	680e      	ldr	r6, [r1, #0]
 8017b9c:	bf08      	it	eq
 8017b9e:	694b      	ldreq	r3, [r1, #20]
 8017ba0:	600f      	str	r7, [r1, #0]
 8017ba2:	bf18      	it	ne
 8017ba4:	2300      	movne	r3, #0
 8017ba6:	eba6 0807 	sub.w	r8, r6, r7
 8017baa:	608b      	str	r3, [r1, #8]
 8017bac:	f1b8 0f00 	cmp.w	r8, #0
 8017bb0:	dde9      	ble.n	8017b86 <__sflush_r+0xae>
 8017bb2:	6a21      	ldr	r1, [r4, #32]
 8017bb4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8017bb6:	4643      	mov	r3, r8
 8017bb8:	463a      	mov	r2, r7
 8017bba:	4628      	mov	r0, r5
 8017bbc:	47b0      	blx	r6
 8017bbe:	2800      	cmp	r0, #0
 8017bc0:	dc08      	bgt.n	8017bd4 <__sflush_r+0xfc>
 8017bc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017bc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017bca:	81a3      	strh	r3, [r4, #12]
 8017bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8017bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017bd4:	4407      	add	r7, r0
 8017bd6:	eba8 0800 	sub.w	r8, r8, r0
 8017bda:	e7e7      	b.n	8017bac <__sflush_r+0xd4>
 8017bdc:	dfbffffe 	.word	0xdfbffffe

08017be0 <_fflush_r>:
 8017be0:	b538      	push	{r3, r4, r5, lr}
 8017be2:	690b      	ldr	r3, [r1, #16]
 8017be4:	4605      	mov	r5, r0
 8017be6:	460c      	mov	r4, r1
 8017be8:	b913      	cbnz	r3, 8017bf0 <_fflush_r+0x10>
 8017bea:	2500      	movs	r5, #0
 8017bec:	4628      	mov	r0, r5
 8017bee:	bd38      	pop	{r3, r4, r5, pc}
 8017bf0:	b118      	cbz	r0, 8017bfa <_fflush_r+0x1a>
 8017bf2:	6a03      	ldr	r3, [r0, #32]
 8017bf4:	b90b      	cbnz	r3, 8017bfa <_fflush_r+0x1a>
 8017bf6:	f7fe fd45 	bl	8016684 <__sinit>
 8017bfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017bfe:	2b00      	cmp	r3, #0
 8017c00:	d0f3      	beq.n	8017bea <_fflush_r+0xa>
 8017c02:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8017c04:	07d0      	lsls	r0, r2, #31
 8017c06:	d404      	bmi.n	8017c12 <_fflush_r+0x32>
 8017c08:	0599      	lsls	r1, r3, #22
 8017c0a:	d402      	bmi.n	8017c12 <_fflush_r+0x32>
 8017c0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017c0e:	f7fe fe4a 	bl	80168a6 <__retarget_lock_acquire_recursive>
 8017c12:	4628      	mov	r0, r5
 8017c14:	4621      	mov	r1, r4
 8017c16:	f7ff ff5f 	bl	8017ad8 <__sflush_r>
 8017c1a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8017c1c:	07da      	lsls	r2, r3, #31
 8017c1e:	4605      	mov	r5, r0
 8017c20:	d4e4      	bmi.n	8017bec <_fflush_r+0xc>
 8017c22:	89a3      	ldrh	r3, [r4, #12]
 8017c24:	059b      	lsls	r3, r3, #22
 8017c26:	d4e1      	bmi.n	8017bec <_fflush_r+0xc>
 8017c28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017c2a:	f7fe fe3d 	bl	80168a8 <__retarget_lock_release_recursive>
 8017c2e:	e7dd      	b.n	8017bec <_fflush_r+0xc>

08017c30 <_sbrk_r>:
 8017c30:	b538      	push	{r3, r4, r5, lr}
 8017c32:	4d06      	ldr	r5, [pc, #24]	@ (8017c4c <_sbrk_r+0x1c>)
 8017c34:	2300      	movs	r3, #0
 8017c36:	4604      	mov	r4, r0
 8017c38:	4608      	mov	r0, r1
 8017c3a:	602b      	str	r3, [r5, #0]
 8017c3c:	f7ea fb18 	bl	8002270 <_sbrk>
 8017c40:	1c43      	adds	r3, r0, #1
 8017c42:	d102      	bne.n	8017c4a <_sbrk_r+0x1a>
 8017c44:	682b      	ldr	r3, [r5, #0]
 8017c46:	b103      	cbz	r3, 8017c4a <_sbrk_r+0x1a>
 8017c48:	6023      	str	r3, [r4, #0]
 8017c4a:	bd38      	pop	{r3, r4, r5, pc}
 8017c4c:	24006754 	.word	0x24006754

08017c50 <__assert_func>:
 8017c50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8017c52:	4614      	mov	r4, r2
 8017c54:	461a      	mov	r2, r3
 8017c56:	4b09      	ldr	r3, [pc, #36]	@ (8017c7c <__assert_func+0x2c>)
 8017c58:	681b      	ldr	r3, [r3, #0]
 8017c5a:	4605      	mov	r5, r0
 8017c5c:	68d8      	ldr	r0, [r3, #12]
 8017c5e:	b954      	cbnz	r4, 8017c76 <__assert_func+0x26>
 8017c60:	4b07      	ldr	r3, [pc, #28]	@ (8017c80 <__assert_func+0x30>)
 8017c62:	461c      	mov	r4, r3
 8017c64:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8017c68:	9100      	str	r1, [sp, #0]
 8017c6a:	462b      	mov	r3, r5
 8017c6c:	4905      	ldr	r1, [pc, #20]	@ (8017c84 <__assert_func+0x34>)
 8017c6e:	f000 f829 	bl	8017cc4 <fiprintf>
 8017c72:	f000 f839 	bl	8017ce8 <abort>
 8017c76:	4b04      	ldr	r3, [pc, #16]	@ (8017c88 <__assert_func+0x38>)
 8017c78:	e7f4      	b.n	8017c64 <__assert_func+0x14>
 8017c7a:	bf00      	nop
 8017c7c:	24000240 	.word	0x24000240
 8017c80:	08018c8b 	.word	0x08018c8b
 8017c84:	08018c5d 	.word	0x08018c5d
 8017c88:	08018c50 	.word	0x08018c50

08017c8c <_calloc_r>:
 8017c8c:	b570      	push	{r4, r5, r6, lr}
 8017c8e:	fba1 5402 	umull	r5, r4, r1, r2
 8017c92:	b93c      	cbnz	r4, 8017ca4 <_calloc_r+0x18>
 8017c94:	4629      	mov	r1, r5
 8017c96:	f7ff f9c5 	bl	8017024 <_malloc_r>
 8017c9a:	4606      	mov	r6, r0
 8017c9c:	b928      	cbnz	r0, 8017caa <_calloc_r+0x1e>
 8017c9e:	2600      	movs	r6, #0
 8017ca0:	4630      	mov	r0, r6
 8017ca2:	bd70      	pop	{r4, r5, r6, pc}
 8017ca4:	220c      	movs	r2, #12
 8017ca6:	6002      	str	r2, [r0, #0]
 8017ca8:	e7f9      	b.n	8017c9e <_calloc_r+0x12>
 8017caa:	462a      	mov	r2, r5
 8017cac:	4621      	mov	r1, r4
 8017cae:	f7fe fd62 	bl	8016776 <memset>
 8017cb2:	e7f5      	b.n	8017ca0 <_calloc_r+0x14>

08017cb4 <malloc>:
 8017cb4:	4b02      	ldr	r3, [pc, #8]	@ (8017cc0 <malloc+0xc>)
 8017cb6:	4601      	mov	r1, r0
 8017cb8:	6818      	ldr	r0, [r3, #0]
 8017cba:	f7ff b9b3 	b.w	8017024 <_malloc_r>
 8017cbe:	bf00      	nop
 8017cc0:	24000240 	.word	0x24000240

08017cc4 <fiprintf>:
 8017cc4:	b40e      	push	{r1, r2, r3}
 8017cc6:	b503      	push	{r0, r1, lr}
 8017cc8:	4601      	mov	r1, r0
 8017cca:	ab03      	add	r3, sp, #12
 8017ccc:	4805      	ldr	r0, [pc, #20]	@ (8017ce4 <fiprintf+0x20>)
 8017cce:	f853 2b04 	ldr.w	r2, [r3], #4
 8017cd2:	6800      	ldr	r0, [r0, #0]
 8017cd4:	9301      	str	r3, [sp, #4]
 8017cd6:	f000 f837 	bl	8017d48 <_vfiprintf_r>
 8017cda:	b002      	add	sp, #8
 8017cdc:	f85d eb04 	ldr.w	lr, [sp], #4
 8017ce0:	b003      	add	sp, #12
 8017ce2:	4770      	bx	lr
 8017ce4:	24000240 	.word	0x24000240

08017ce8 <abort>:
 8017ce8:	b508      	push	{r3, lr}
 8017cea:	2006      	movs	r0, #6
 8017cec:	f000 fb8e 	bl	801840c <raise>
 8017cf0:	2001      	movs	r0, #1
 8017cf2:	f7ea fa45 	bl	8002180 <_exit>

08017cf6 <__sfputc_r>:
 8017cf6:	6893      	ldr	r3, [r2, #8]
 8017cf8:	3b01      	subs	r3, #1
 8017cfa:	2b00      	cmp	r3, #0
 8017cfc:	b410      	push	{r4}
 8017cfe:	6093      	str	r3, [r2, #8]
 8017d00:	da08      	bge.n	8017d14 <__sfputc_r+0x1e>
 8017d02:	6994      	ldr	r4, [r2, #24]
 8017d04:	42a3      	cmp	r3, r4
 8017d06:	db01      	blt.n	8017d0c <__sfputc_r+0x16>
 8017d08:	290a      	cmp	r1, #10
 8017d0a:	d103      	bne.n	8017d14 <__sfputc_r+0x1e>
 8017d0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017d10:	f000 bac0 	b.w	8018294 <__swbuf_r>
 8017d14:	6813      	ldr	r3, [r2, #0]
 8017d16:	1c58      	adds	r0, r3, #1
 8017d18:	6010      	str	r0, [r2, #0]
 8017d1a:	7019      	strb	r1, [r3, #0]
 8017d1c:	4608      	mov	r0, r1
 8017d1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017d22:	4770      	bx	lr

08017d24 <__sfputs_r>:
 8017d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017d26:	4606      	mov	r6, r0
 8017d28:	460f      	mov	r7, r1
 8017d2a:	4614      	mov	r4, r2
 8017d2c:	18d5      	adds	r5, r2, r3
 8017d2e:	42ac      	cmp	r4, r5
 8017d30:	d101      	bne.n	8017d36 <__sfputs_r+0x12>
 8017d32:	2000      	movs	r0, #0
 8017d34:	e007      	b.n	8017d46 <__sfputs_r+0x22>
 8017d36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017d3a:	463a      	mov	r2, r7
 8017d3c:	4630      	mov	r0, r6
 8017d3e:	f7ff ffda 	bl	8017cf6 <__sfputc_r>
 8017d42:	1c43      	adds	r3, r0, #1
 8017d44:	d1f3      	bne.n	8017d2e <__sfputs_r+0xa>
 8017d46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08017d48 <_vfiprintf_r>:
 8017d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017d4c:	460d      	mov	r5, r1
 8017d4e:	b09d      	sub	sp, #116	@ 0x74
 8017d50:	4614      	mov	r4, r2
 8017d52:	4698      	mov	r8, r3
 8017d54:	4606      	mov	r6, r0
 8017d56:	b118      	cbz	r0, 8017d60 <_vfiprintf_r+0x18>
 8017d58:	6a03      	ldr	r3, [r0, #32]
 8017d5a:	b90b      	cbnz	r3, 8017d60 <_vfiprintf_r+0x18>
 8017d5c:	f7fe fc92 	bl	8016684 <__sinit>
 8017d60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017d62:	07d9      	lsls	r1, r3, #31
 8017d64:	d405      	bmi.n	8017d72 <_vfiprintf_r+0x2a>
 8017d66:	89ab      	ldrh	r3, [r5, #12]
 8017d68:	059a      	lsls	r2, r3, #22
 8017d6a:	d402      	bmi.n	8017d72 <_vfiprintf_r+0x2a>
 8017d6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017d6e:	f7fe fd9a 	bl	80168a6 <__retarget_lock_acquire_recursive>
 8017d72:	89ab      	ldrh	r3, [r5, #12]
 8017d74:	071b      	lsls	r3, r3, #28
 8017d76:	d501      	bpl.n	8017d7c <_vfiprintf_r+0x34>
 8017d78:	692b      	ldr	r3, [r5, #16]
 8017d7a:	b99b      	cbnz	r3, 8017da4 <_vfiprintf_r+0x5c>
 8017d7c:	4629      	mov	r1, r5
 8017d7e:	4630      	mov	r0, r6
 8017d80:	f000 fac6 	bl	8018310 <__swsetup_r>
 8017d84:	b170      	cbz	r0, 8017da4 <_vfiprintf_r+0x5c>
 8017d86:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017d88:	07dc      	lsls	r4, r3, #31
 8017d8a:	d504      	bpl.n	8017d96 <_vfiprintf_r+0x4e>
 8017d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8017d90:	b01d      	add	sp, #116	@ 0x74
 8017d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017d96:	89ab      	ldrh	r3, [r5, #12]
 8017d98:	0598      	lsls	r0, r3, #22
 8017d9a:	d4f7      	bmi.n	8017d8c <_vfiprintf_r+0x44>
 8017d9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017d9e:	f7fe fd83 	bl	80168a8 <__retarget_lock_release_recursive>
 8017da2:	e7f3      	b.n	8017d8c <_vfiprintf_r+0x44>
 8017da4:	2300      	movs	r3, #0
 8017da6:	9309      	str	r3, [sp, #36]	@ 0x24
 8017da8:	2320      	movs	r3, #32
 8017daa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8017dae:	f8cd 800c 	str.w	r8, [sp, #12]
 8017db2:	2330      	movs	r3, #48	@ 0x30
 8017db4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8017f64 <_vfiprintf_r+0x21c>
 8017db8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8017dbc:	f04f 0901 	mov.w	r9, #1
 8017dc0:	4623      	mov	r3, r4
 8017dc2:	469a      	mov	sl, r3
 8017dc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017dc8:	b10a      	cbz	r2, 8017dce <_vfiprintf_r+0x86>
 8017dca:	2a25      	cmp	r2, #37	@ 0x25
 8017dcc:	d1f9      	bne.n	8017dc2 <_vfiprintf_r+0x7a>
 8017dce:	ebba 0b04 	subs.w	fp, sl, r4
 8017dd2:	d00b      	beq.n	8017dec <_vfiprintf_r+0xa4>
 8017dd4:	465b      	mov	r3, fp
 8017dd6:	4622      	mov	r2, r4
 8017dd8:	4629      	mov	r1, r5
 8017dda:	4630      	mov	r0, r6
 8017ddc:	f7ff ffa2 	bl	8017d24 <__sfputs_r>
 8017de0:	3001      	adds	r0, #1
 8017de2:	f000 80a7 	beq.w	8017f34 <_vfiprintf_r+0x1ec>
 8017de6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017de8:	445a      	add	r2, fp
 8017dea:	9209      	str	r2, [sp, #36]	@ 0x24
 8017dec:	f89a 3000 	ldrb.w	r3, [sl]
 8017df0:	2b00      	cmp	r3, #0
 8017df2:	f000 809f 	beq.w	8017f34 <_vfiprintf_r+0x1ec>
 8017df6:	2300      	movs	r3, #0
 8017df8:	f04f 32ff 	mov.w	r2, #4294967295
 8017dfc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017e00:	f10a 0a01 	add.w	sl, sl, #1
 8017e04:	9304      	str	r3, [sp, #16]
 8017e06:	9307      	str	r3, [sp, #28]
 8017e08:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8017e0c:	931a      	str	r3, [sp, #104]	@ 0x68
 8017e0e:	4654      	mov	r4, sl
 8017e10:	2205      	movs	r2, #5
 8017e12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017e16:	4853      	ldr	r0, [pc, #332]	@ (8017f64 <_vfiprintf_r+0x21c>)
 8017e18:	f7e8 fa7a 	bl	8000310 <memchr>
 8017e1c:	9a04      	ldr	r2, [sp, #16]
 8017e1e:	b9d8      	cbnz	r0, 8017e58 <_vfiprintf_r+0x110>
 8017e20:	06d1      	lsls	r1, r2, #27
 8017e22:	bf44      	itt	mi
 8017e24:	2320      	movmi	r3, #32
 8017e26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017e2a:	0713      	lsls	r3, r2, #28
 8017e2c:	bf44      	itt	mi
 8017e2e:	232b      	movmi	r3, #43	@ 0x2b
 8017e30:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017e34:	f89a 3000 	ldrb.w	r3, [sl]
 8017e38:	2b2a      	cmp	r3, #42	@ 0x2a
 8017e3a:	d015      	beq.n	8017e68 <_vfiprintf_r+0x120>
 8017e3c:	9a07      	ldr	r2, [sp, #28]
 8017e3e:	4654      	mov	r4, sl
 8017e40:	2000      	movs	r0, #0
 8017e42:	f04f 0c0a 	mov.w	ip, #10
 8017e46:	4621      	mov	r1, r4
 8017e48:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017e4c:	3b30      	subs	r3, #48	@ 0x30
 8017e4e:	2b09      	cmp	r3, #9
 8017e50:	d94b      	bls.n	8017eea <_vfiprintf_r+0x1a2>
 8017e52:	b1b0      	cbz	r0, 8017e82 <_vfiprintf_r+0x13a>
 8017e54:	9207      	str	r2, [sp, #28]
 8017e56:	e014      	b.n	8017e82 <_vfiprintf_r+0x13a>
 8017e58:	eba0 0308 	sub.w	r3, r0, r8
 8017e5c:	fa09 f303 	lsl.w	r3, r9, r3
 8017e60:	4313      	orrs	r3, r2
 8017e62:	9304      	str	r3, [sp, #16]
 8017e64:	46a2      	mov	sl, r4
 8017e66:	e7d2      	b.n	8017e0e <_vfiprintf_r+0xc6>
 8017e68:	9b03      	ldr	r3, [sp, #12]
 8017e6a:	1d19      	adds	r1, r3, #4
 8017e6c:	681b      	ldr	r3, [r3, #0]
 8017e6e:	9103      	str	r1, [sp, #12]
 8017e70:	2b00      	cmp	r3, #0
 8017e72:	bfbb      	ittet	lt
 8017e74:	425b      	neglt	r3, r3
 8017e76:	f042 0202 	orrlt.w	r2, r2, #2
 8017e7a:	9307      	strge	r3, [sp, #28]
 8017e7c:	9307      	strlt	r3, [sp, #28]
 8017e7e:	bfb8      	it	lt
 8017e80:	9204      	strlt	r2, [sp, #16]
 8017e82:	7823      	ldrb	r3, [r4, #0]
 8017e84:	2b2e      	cmp	r3, #46	@ 0x2e
 8017e86:	d10a      	bne.n	8017e9e <_vfiprintf_r+0x156>
 8017e88:	7863      	ldrb	r3, [r4, #1]
 8017e8a:	2b2a      	cmp	r3, #42	@ 0x2a
 8017e8c:	d132      	bne.n	8017ef4 <_vfiprintf_r+0x1ac>
 8017e8e:	9b03      	ldr	r3, [sp, #12]
 8017e90:	1d1a      	adds	r2, r3, #4
 8017e92:	681b      	ldr	r3, [r3, #0]
 8017e94:	9203      	str	r2, [sp, #12]
 8017e96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8017e9a:	3402      	adds	r4, #2
 8017e9c:	9305      	str	r3, [sp, #20]
 8017e9e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8017f74 <_vfiprintf_r+0x22c>
 8017ea2:	7821      	ldrb	r1, [r4, #0]
 8017ea4:	2203      	movs	r2, #3
 8017ea6:	4650      	mov	r0, sl
 8017ea8:	f7e8 fa32 	bl	8000310 <memchr>
 8017eac:	b138      	cbz	r0, 8017ebe <_vfiprintf_r+0x176>
 8017eae:	9b04      	ldr	r3, [sp, #16]
 8017eb0:	eba0 000a 	sub.w	r0, r0, sl
 8017eb4:	2240      	movs	r2, #64	@ 0x40
 8017eb6:	4082      	lsls	r2, r0
 8017eb8:	4313      	orrs	r3, r2
 8017eba:	3401      	adds	r4, #1
 8017ebc:	9304      	str	r3, [sp, #16]
 8017ebe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017ec2:	4829      	ldr	r0, [pc, #164]	@ (8017f68 <_vfiprintf_r+0x220>)
 8017ec4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017ec8:	2206      	movs	r2, #6
 8017eca:	f7e8 fa21 	bl	8000310 <memchr>
 8017ece:	2800      	cmp	r0, #0
 8017ed0:	d03f      	beq.n	8017f52 <_vfiprintf_r+0x20a>
 8017ed2:	4b26      	ldr	r3, [pc, #152]	@ (8017f6c <_vfiprintf_r+0x224>)
 8017ed4:	bb1b      	cbnz	r3, 8017f1e <_vfiprintf_r+0x1d6>
 8017ed6:	9b03      	ldr	r3, [sp, #12]
 8017ed8:	3307      	adds	r3, #7
 8017eda:	f023 0307 	bic.w	r3, r3, #7
 8017ede:	3308      	adds	r3, #8
 8017ee0:	9303      	str	r3, [sp, #12]
 8017ee2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017ee4:	443b      	add	r3, r7
 8017ee6:	9309      	str	r3, [sp, #36]	@ 0x24
 8017ee8:	e76a      	b.n	8017dc0 <_vfiprintf_r+0x78>
 8017eea:	fb0c 3202 	mla	r2, ip, r2, r3
 8017eee:	460c      	mov	r4, r1
 8017ef0:	2001      	movs	r0, #1
 8017ef2:	e7a8      	b.n	8017e46 <_vfiprintf_r+0xfe>
 8017ef4:	2300      	movs	r3, #0
 8017ef6:	3401      	adds	r4, #1
 8017ef8:	9305      	str	r3, [sp, #20]
 8017efa:	4619      	mov	r1, r3
 8017efc:	f04f 0c0a 	mov.w	ip, #10
 8017f00:	4620      	mov	r0, r4
 8017f02:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017f06:	3a30      	subs	r2, #48	@ 0x30
 8017f08:	2a09      	cmp	r2, #9
 8017f0a:	d903      	bls.n	8017f14 <_vfiprintf_r+0x1cc>
 8017f0c:	2b00      	cmp	r3, #0
 8017f0e:	d0c6      	beq.n	8017e9e <_vfiprintf_r+0x156>
 8017f10:	9105      	str	r1, [sp, #20]
 8017f12:	e7c4      	b.n	8017e9e <_vfiprintf_r+0x156>
 8017f14:	fb0c 2101 	mla	r1, ip, r1, r2
 8017f18:	4604      	mov	r4, r0
 8017f1a:	2301      	movs	r3, #1
 8017f1c:	e7f0      	b.n	8017f00 <_vfiprintf_r+0x1b8>
 8017f1e:	ab03      	add	r3, sp, #12
 8017f20:	9300      	str	r3, [sp, #0]
 8017f22:	462a      	mov	r2, r5
 8017f24:	4b12      	ldr	r3, [pc, #72]	@ (8017f70 <_vfiprintf_r+0x228>)
 8017f26:	a904      	add	r1, sp, #16
 8017f28:	4630      	mov	r0, r6
 8017f2a:	f3af 8000 	nop.w
 8017f2e:	4607      	mov	r7, r0
 8017f30:	1c78      	adds	r0, r7, #1
 8017f32:	d1d6      	bne.n	8017ee2 <_vfiprintf_r+0x19a>
 8017f34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017f36:	07d9      	lsls	r1, r3, #31
 8017f38:	d405      	bmi.n	8017f46 <_vfiprintf_r+0x1fe>
 8017f3a:	89ab      	ldrh	r3, [r5, #12]
 8017f3c:	059a      	lsls	r2, r3, #22
 8017f3e:	d402      	bmi.n	8017f46 <_vfiprintf_r+0x1fe>
 8017f40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017f42:	f7fe fcb1 	bl	80168a8 <__retarget_lock_release_recursive>
 8017f46:	89ab      	ldrh	r3, [r5, #12]
 8017f48:	065b      	lsls	r3, r3, #25
 8017f4a:	f53f af1f 	bmi.w	8017d8c <_vfiprintf_r+0x44>
 8017f4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017f50:	e71e      	b.n	8017d90 <_vfiprintf_r+0x48>
 8017f52:	ab03      	add	r3, sp, #12
 8017f54:	9300      	str	r3, [sp, #0]
 8017f56:	462a      	mov	r2, r5
 8017f58:	4b05      	ldr	r3, [pc, #20]	@ (8017f70 <_vfiprintf_r+0x228>)
 8017f5a:	a904      	add	r1, sp, #16
 8017f5c:	4630      	mov	r0, r6
 8017f5e:	f000 f879 	bl	8018054 <_printf_i>
 8017f62:	e7e4      	b.n	8017f2e <_vfiprintf_r+0x1e6>
 8017f64:	08018c8c 	.word	0x08018c8c
 8017f68:	08018c96 	.word	0x08018c96
 8017f6c:	00000000 	.word	0x00000000
 8017f70:	08017d25 	.word	0x08017d25
 8017f74:	08018c92 	.word	0x08018c92

08017f78 <_printf_common>:
 8017f78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017f7c:	4616      	mov	r6, r2
 8017f7e:	4698      	mov	r8, r3
 8017f80:	688a      	ldr	r2, [r1, #8]
 8017f82:	690b      	ldr	r3, [r1, #16]
 8017f84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8017f88:	4293      	cmp	r3, r2
 8017f8a:	bfb8      	it	lt
 8017f8c:	4613      	movlt	r3, r2
 8017f8e:	6033      	str	r3, [r6, #0]
 8017f90:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8017f94:	4607      	mov	r7, r0
 8017f96:	460c      	mov	r4, r1
 8017f98:	b10a      	cbz	r2, 8017f9e <_printf_common+0x26>
 8017f9a:	3301      	adds	r3, #1
 8017f9c:	6033      	str	r3, [r6, #0]
 8017f9e:	6823      	ldr	r3, [r4, #0]
 8017fa0:	0699      	lsls	r1, r3, #26
 8017fa2:	bf42      	ittt	mi
 8017fa4:	6833      	ldrmi	r3, [r6, #0]
 8017fa6:	3302      	addmi	r3, #2
 8017fa8:	6033      	strmi	r3, [r6, #0]
 8017faa:	6825      	ldr	r5, [r4, #0]
 8017fac:	f015 0506 	ands.w	r5, r5, #6
 8017fb0:	d106      	bne.n	8017fc0 <_printf_common+0x48>
 8017fb2:	f104 0a19 	add.w	sl, r4, #25
 8017fb6:	68e3      	ldr	r3, [r4, #12]
 8017fb8:	6832      	ldr	r2, [r6, #0]
 8017fba:	1a9b      	subs	r3, r3, r2
 8017fbc:	42ab      	cmp	r3, r5
 8017fbe:	dc26      	bgt.n	801800e <_printf_common+0x96>
 8017fc0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8017fc4:	6822      	ldr	r2, [r4, #0]
 8017fc6:	3b00      	subs	r3, #0
 8017fc8:	bf18      	it	ne
 8017fca:	2301      	movne	r3, #1
 8017fcc:	0692      	lsls	r2, r2, #26
 8017fce:	d42b      	bmi.n	8018028 <_printf_common+0xb0>
 8017fd0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8017fd4:	4641      	mov	r1, r8
 8017fd6:	4638      	mov	r0, r7
 8017fd8:	47c8      	blx	r9
 8017fda:	3001      	adds	r0, #1
 8017fdc:	d01e      	beq.n	801801c <_printf_common+0xa4>
 8017fde:	6823      	ldr	r3, [r4, #0]
 8017fe0:	6922      	ldr	r2, [r4, #16]
 8017fe2:	f003 0306 	and.w	r3, r3, #6
 8017fe6:	2b04      	cmp	r3, #4
 8017fe8:	bf02      	ittt	eq
 8017fea:	68e5      	ldreq	r5, [r4, #12]
 8017fec:	6833      	ldreq	r3, [r6, #0]
 8017fee:	1aed      	subeq	r5, r5, r3
 8017ff0:	68a3      	ldr	r3, [r4, #8]
 8017ff2:	bf0c      	ite	eq
 8017ff4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8017ff8:	2500      	movne	r5, #0
 8017ffa:	4293      	cmp	r3, r2
 8017ffc:	bfc4      	itt	gt
 8017ffe:	1a9b      	subgt	r3, r3, r2
 8018000:	18ed      	addgt	r5, r5, r3
 8018002:	2600      	movs	r6, #0
 8018004:	341a      	adds	r4, #26
 8018006:	42b5      	cmp	r5, r6
 8018008:	d11a      	bne.n	8018040 <_printf_common+0xc8>
 801800a:	2000      	movs	r0, #0
 801800c:	e008      	b.n	8018020 <_printf_common+0xa8>
 801800e:	2301      	movs	r3, #1
 8018010:	4652      	mov	r2, sl
 8018012:	4641      	mov	r1, r8
 8018014:	4638      	mov	r0, r7
 8018016:	47c8      	blx	r9
 8018018:	3001      	adds	r0, #1
 801801a:	d103      	bne.n	8018024 <_printf_common+0xac>
 801801c:	f04f 30ff 	mov.w	r0, #4294967295
 8018020:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018024:	3501      	adds	r5, #1
 8018026:	e7c6      	b.n	8017fb6 <_printf_common+0x3e>
 8018028:	18e1      	adds	r1, r4, r3
 801802a:	1c5a      	adds	r2, r3, #1
 801802c:	2030      	movs	r0, #48	@ 0x30
 801802e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8018032:	4422      	add	r2, r4
 8018034:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8018038:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801803c:	3302      	adds	r3, #2
 801803e:	e7c7      	b.n	8017fd0 <_printf_common+0x58>
 8018040:	2301      	movs	r3, #1
 8018042:	4622      	mov	r2, r4
 8018044:	4641      	mov	r1, r8
 8018046:	4638      	mov	r0, r7
 8018048:	47c8      	blx	r9
 801804a:	3001      	adds	r0, #1
 801804c:	d0e6      	beq.n	801801c <_printf_common+0xa4>
 801804e:	3601      	adds	r6, #1
 8018050:	e7d9      	b.n	8018006 <_printf_common+0x8e>
	...

08018054 <_printf_i>:
 8018054:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018058:	7e0f      	ldrb	r7, [r1, #24]
 801805a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801805c:	2f78      	cmp	r7, #120	@ 0x78
 801805e:	4691      	mov	r9, r2
 8018060:	4680      	mov	r8, r0
 8018062:	460c      	mov	r4, r1
 8018064:	469a      	mov	sl, r3
 8018066:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801806a:	d807      	bhi.n	801807c <_printf_i+0x28>
 801806c:	2f62      	cmp	r7, #98	@ 0x62
 801806e:	d80a      	bhi.n	8018086 <_printf_i+0x32>
 8018070:	2f00      	cmp	r7, #0
 8018072:	f000 80d2 	beq.w	801821a <_printf_i+0x1c6>
 8018076:	2f58      	cmp	r7, #88	@ 0x58
 8018078:	f000 80b9 	beq.w	80181ee <_printf_i+0x19a>
 801807c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018080:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8018084:	e03a      	b.n	80180fc <_printf_i+0xa8>
 8018086:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801808a:	2b15      	cmp	r3, #21
 801808c:	d8f6      	bhi.n	801807c <_printf_i+0x28>
 801808e:	a101      	add	r1, pc, #4	@ (adr r1, 8018094 <_printf_i+0x40>)
 8018090:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8018094:	080180ed 	.word	0x080180ed
 8018098:	08018101 	.word	0x08018101
 801809c:	0801807d 	.word	0x0801807d
 80180a0:	0801807d 	.word	0x0801807d
 80180a4:	0801807d 	.word	0x0801807d
 80180a8:	0801807d 	.word	0x0801807d
 80180ac:	08018101 	.word	0x08018101
 80180b0:	0801807d 	.word	0x0801807d
 80180b4:	0801807d 	.word	0x0801807d
 80180b8:	0801807d 	.word	0x0801807d
 80180bc:	0801807d 	.word	0x0801807d
 80180c0:	08018201 	.word	0x08018201
 80180c4:	0801812b 	.word	0x0801812b
 80180c8:	080181bb 	.word	0x080181bb
 80180cc:	0801807d 	.word	0x0801807d
 80180d0:	0801807d 	.word	0x0801807d
 80180d4:	08018223 	.word	0x08018223
 80180d8:	0801807d 	.word	0x0801807d
 80180dc:	0801812b 	.word	0x0801812b
 80180e0:	0801807d 	.word	0x0801807d
 80180e4:	0801807d 	.word	0x0801807d
 80180e8:	080181c3 	.word	0x080181c3
 80180ec:	6833      	ldr	r3, [r6, #0]
 80180ee:	1d1a      	adds	r2, r3, #4
 80180f0:	681b      	ldr	r3, [r3, #0]
 80180f2:	6032      	str	r2, [r6, #0]
 80180f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80180f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80180fc:	2301      	movs	r3, #1
 80180fe:	e09d      	b.n	801823c <_printf_i+0x1e8>
 8018100:	6833      	ldr	r3, [r6, #0]
 8018102:	6820      	ldr	r0, [r4, #0]
 8018104:	1d19      	adds	r1, r3, #4
 8018106:	6031      	str	r1, [r6, #0]
 8018108:	0606      	lsls	r6, r0, #24
 801810a:	d501      	bpl.n	8018110 <_printf_i+0xbc>
 801810c:	681d      	ldr	r5, [r3, #0]
 801810e:	e003      	b.n	8018118 <_printf_i+0xc4>
 8018110:	0645      	lsls	r5, r0, #25
 8018112:	d5fb      	bpl.n	801810c <_printf_i+0xb8>
 8018114:	f9b3 5000 	ldrsh.w	r5, [r3]
 8018118:	2d00      	cmp	r5, #0
 801811a:	da03      	bge.n	8018124 <_printf_i+0xd0>
 801811c:	232d      	movs	r3, #45	@ 0x2d
 801811e:	426d      	negs	r5, r5
 8018120:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018124:	4859      	ldr	r0, [pc, #356]	@ (801828c <_printf_i+0x238>)
 8018126:	230a      	movs	r3, #10
 8018128:	e011      	b.n	801814e <_printf_i+0xfa>
 801812a:	6821      	ldr	r1, [r4, #0]
 801812c:	6833      	ldr	r3, [r6, #0]
 801812e:	0608      	lsls	r0, r1, #24
 8018130:	f853 5b04 	ldr.w	r5, [r3], #4
 8018134:	d402      	bmi.n	801813c <_printf_i+0xe8>
 8018136:	0649      	lsls	r1, r1, #25
 8018138:	bf48      	it	mi
 801813a:	b2ad      	uxthmi	r5, r5
 801813c:	2f6f      	cmp	r7, #111	@ 0x6f
 801813e:	4853      	ldr	r0, [pc, #332]	@ (801828c <_printf_i+0x238>)
 8018140:	6033      	str	r3, [r6, #0]
 8018142:	bf14      	ite	ne
 8018144:	230a      	movne	r3, #10
 8018146:	2308      	moveq	r3, #8
 8018148:	2100      	movs	r1, #0
 801814a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801814e:	6866      	ldr	r6, [r4, #4]
 8018150:	60a6      	str	r6, [r4, #8]
 8018152:	2e00      	cmp	r6, #0
 8018154:	bfa2      	ittt	ge
 8018156:	6821      	ldrge	r1, [r4, #0]
 8018158:	f021 0104 	bicge.w	r1, r1, #4
 801815c:	6021      	strge	r1, [r4, #0]
 801815e:	b90d      	cbnz	r5, 8018164 <_printf_i+0x110>
 8018160:	2e00      	cmp	r6, #0
 8018162:	d04b      	beq.n	80181fc <_printf_i+0x1a8>
 8018164:	4616      	mov	r6, r2
 8018166:	fbb5 f1f3 	udiv	r1, r5, r3
 801816a:	fb03 5711 	mls	r7, r3, r1, r5
 801816e:	5dc7      	ldrb	r7, [r0, r7]
 8018170:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8018174:	462f      	mov	r7, r5
 8018176:	42bb      	cmp	r3, r7
 8018178:	460d      	mov	r5, r1
 801817a:	d9f4      	bls.n	8018166 <_printf_i+0x112>
 801817c:	2b08      	cmp	r3, #8
 801817e:	d10b      	bne.n	8018198 <_printf_i+0x144>
 8018180:	6823      	ldr	r3, [r4, #0]
 8018182:	07df      	lsls	r7, r3, #31
 8018184:	d508      	bpl.n	8018198 <_printf_i+0x144>
 8018186:	6923      	ldr	r3, [r4, #16]
 8018188:	6861      	ldr	r1, [r4, #4]
 801818a:	4299      	cmp	r1, r3
 801818c:	bfde      	ittt	le
 801818e:	2330      	movle	r3, #48	@ 0x30
 8018190:	f806 3c01 	strble.w	r3, [r6, #-1]
 8018194:	f106 36ff 	addle.w	r6, r6, #4294967295
 8018198:	1b92      	subs	r2, r2, r6
 801819a:	6122      	str	r2, [r4, #16]
 801819c:	f8cd a000 	str.w	sl, [sp]
 80181a0:	464b      	mov	r3, r9
 80181a2:	aa03      	add	r2, sp, #12
 80181a4:	4621      	mov	r1, r4
 80181a6:	4640      	mov	r0, r8
 80181a8:	f7ff fee6 	bl	8017f78 <_printf_common>
 80181ac:	3001      	adds	r0, #1
 80181ae:	d14a      	bne.n	8018246 <_printf_i+0x1f2>
 80181b0:	f04f 30ff 	mov.w	r0, #4294967295
 80181b4:	b004      	add	sp, #16
 80181b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80181ba:	6823      	ldr	r3, [r4, #0]
 80181bc:	f043 0320 	orr.w	r3, r3, #32
 80181c0:	6023      	str	r3, [r4, #0]
 80181c2:	4833      	ldr	r0, [pc, #204]	@ (8018290 <_printf_i+0x23c>)
 80181c4:	2778      	movs	r7, #120	@ 0x78
 80181c6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80181ca:	6823      	ldr	r3, [r4, #0]
 80181cc:	6831      	ldr	r1, [r6, #0]
 80181ce:	061f      	lsls	r7, r3, #24
 80181d0:	f851 5b04 	ldr.w	r5, [r1], #4
 80181d4:	d402      	bmi.n	80181dc <_printf_i+0x188>
 80181d6:	065f      	lsls	r7, r3, #25
 80181d8:	bf48      	it	mi
 80181da:	b2ad      	uxthmi	r5, r5
 80181dc:	6031      	str	r1, [r6, #0]
 80181de:	07d9      	lsls	r1, r3, #31
 80181e0:	bf44      	itt	mi
 80181e2:	f043 0320 	orrmi.w	r3, r3, #32
 80181e6:	6023      	strmi	r3, [r4, #0]
 80181e8:	b11d      	cbz	r5, 80181f2 <_printf_i+0x19e>
 80181ea:	2310      	movs	r3, #16
 80181ec:	e7ac      	b.n	8018148 <_printf_i+0xf4>
 80181ee:	4827      	ldr	r0, [pc, #156]	@ (801828c <_printf_i+0x238>)
 80181f0:	e7e9      	b.n	80181c6 <_printf_i+0x172>
 80181f2:	6823      	ldr	r3, [r4, #0]
 80181f4:	f023 0320 	bic.w	r3, r3, #32
 80181f8:	6023      	str	r3, [r4, #0]
 80181fa:	e7f6      	b.n	80181ea <_printf_i+0x196>
 80181fc:	4616      	mov	r6, r2
 80181fe:	e7bd      	b.n	801817c <_printf_i+0x128>
 8018200:	6833      	ldr	r3, [r6, #0]
 8018202:	6825      	ldr	r5, [r4, #0]
 8018204:	6961      	ldr	r1, [r4, #20]
 8018206:	1d18      	adds	r0, r3, #4
 8018208:	6030      	str	r0, [r6, #0]
 801820a:	062e      	lsls	r6, r5, #24
 801820c:	681b      	ldr	r3, [r3, #0]
 801820e:	d501      	bpl.n	8018214 <_printf_i+0x1c0>
 8018210:	6019      	str	r1, [r3, #0]
 8018212:	e002      	b.n	801821a <_printf_i+0x1c6>
 8018214:	0668      	lsls	r0, r5, #25
 8018216:	d5fb      	bpl.n	8018210 <_printf_i+0x1bc>
 8018218:	8019      	strh	r1, [r3, #0]
 801821a:	2300      	movs	r3, #0
 801821c:	6123      	str	r3, [r4, #16]
 801821e:	4616      	mov	r6, r2
 8018220:	e7bc      	b.n	801819c <_printf_i+0x148>
 8018222:	6833      	ldr	r3, [r6, #0]
 8018224:	1d1a      	adds	r2, r3, #4
 8018226:	6032      	str	r2, [r6, #0]
 8018228:	681e      	ldr	r6, [r3, #0]
 801822a:	6862      	ldr	r2, [r4, #4]
 801822c:	2100      	movs	r1, #0
 801822e:	4630      	mov	r0, r6
 8018230:	f7e8 f86e 	bl	8000310 <memchr>
 8018234:	b108      	cbz	r0, 801823a <_printf_i+0x1e6>
 8018236:	1b80      	subs	r0, r0, r6
 8018238:	6060      	str	r0, [r4, #4]
 801823a:	6863      	ldr	r3, [r4, #4]
 801823c:	6123      	str	r3, [r4, #16]
 801823e:	2300      	movs	r3, #0
 8018240:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018244:	e7aa      	b.n	801819c <_printf_i+0x148>
 8018246:	6923      	ldr	r3, [r4, #16]
 8018248:	4632      	mov	r2, r6
 801824a:	4649      	mov	r1, r9
 801824c:	4640      	mov	r0, r8
 801824e:	47d0      	blx	sl
 8018250:	3001      	adds	r0, #1
 8018252:	d0ad      	beq.n	80181b0 <_printf_i+0x15c>
 8018254:	6823      	ldr	r3, [r4, #0]
 8018256:	079b      	lsls	r3, r3, #30
 8018258:	d413      	bmi.n	8018282 <_printf_i+0x22e>
 801825a:	68e0      	ldr	r0, [r4, #12]
 801825c:	9b03      	ldr	r3, [sp, #12]
 801825e:	4298      	cmp	r0, r3
 8018260:	bfb8      	it	lt
 8018262:	4618      	movlt	r0, r3
 8018264:	e7a6      	b.n	80181b4 <_printf_i+0x160>
 8018266:	2301      	movs	r3, #1
 8018268:	4632      	mov	r2, r6
 801826a:	4649      	mov	r1, r9
 801826c:	4640      	mov	r0, r8
 801826e:	47d0      	blx	sl
 8018270:	3001      	adds	r0, #1
 8018272:	d09d      	beq.n	80181b0 <_printf_i+0x15c>
 8018274:	3501      	adds	r5, #1
 8018276:	68e3      	ldr	r3, [r4, #12]
 8018278:	9903      	ldr	r1, [sp, #12]
 801827a:	1a5b      	subs	r3, r3, r1
 801827c:	42ab      	cmp	r3, r5
 801827e:	dcf2      	bgt.n	8018266 <_printf_i+0x212>
 8018280:	e7eb      	b.n	801825a <_printf_i+0x206>
 8018282:	2500      	movs	r5, #0
 8018284:	f104 0619 	add.w	r6, r4, #25
 8018288:	e7f5      	b.n	8018276 <_printf_i+0x222>
 801828a:	bf00      	nop
 801828c:	08018c9d 	.word	0x08018c9d
 8018290:	08018cae 	.word	0x08018cae

08018294 <__swbuf_r>:
 8018294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018296:	460e      	mov	r6, r1
 8018298:	4614      	mov	r4, r2
 801829a:	4605      	mov	r5, r0
 801829c:	b118      	cbz	r0, 80182a6 <__swbuf_r+0x12>
 801829e:	6a03      	ldr	r3, [r0, #32]
 80182a0:	b90b      	cbnz	r3, 80182a6 <__swbuf_r+0x12>
 80182a2:	f7fe f9ef 	bl	8016684 <__sinit>
 80182a6:	69a3      	ldr	r3, [r4, #24]
 80182a8:	60a3      	str	r3, [r4, #8]
 80182aa:	89a3      	ldrh	r3, [r4, #12]
 80182ac:	071a      	lsls	r2, r3, #28
 80182ae:	d501      	bpl.n	80182b4 <__swbuf_r+0x20>
 80182b0:	6923      	ldr	r3, [r4, #16]
 80182b2:	b943      	cbnz	r3, 80182c6 <__swbuf_r+0x32>
 80182b4:	4621      	mov	r1, r4
 80182b6:	4628      	mov	r0, r5
 80182b8:	f000 f82a 	bl	8018310 <__swsetup_r>
 80182bc:	b118      	cbz	r0, 80182c6 <__swbuf_r+0x32>
 80182be:	f04f 37ff 	mov.w	r7, #4294967295
 80182c2:	4638      	mov	r0, r7
 80182c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80182c6:	6823      	ldr	r3, [r4, #0]
 80182c8:	6922      	ldr	r2, [r4, #16]
 80182ca:	1a98      	subs	r0, r3, r2
 80182cc:	6963      	ldr	r3, [r4, #20]
 80182ce:	b2f6      	uxtb	r6, r6
 80182d0:	4283      	cmp	r3, r0
 80182d2:	4637      	mov	r7, r6
 80182d4:	dc05      	bgt.n	80182e2 <__swbuf_r+0x4e>
 80182d6:	4621      	mov	r1, r4
 80182d8:	4628      	mov	r0, r5
 80182da:	f7ff fc81 	bl	8017be0 <_fflush_r>
 80182de:	2800      	cmp	r0, #0
 80182e0:	d1ed      	bne.n	80182be <__swbuf_r+0x2a>
 80182e2:	68a3      	ldr	r3, [r4, #8]
 80182e4:	3b01      	subs	r3, #1
 80182e6:	60a3      	str	r3, [r4, #8]
 80182e8:	6823      	ldr	r3, [r4, #0]
 80182ea:	1c5a      	adds	r2, r3, #1
 80182ec:	6022      	str	r2, [r4, #0]
 80182ee:	701e      	strb	r6, [r3, #0]
 80182f0:	6962      	ldr	r2, [r4, #20]
 80182f2:	1c43      	adds	r3, r0, #1
 80182f4:	429a      	cmp	r2, r3
 80182f6:	d004      	beq.n	8018302 <__swbuf_r+0x6e>
 80182f8:	89a3      	ldrh	r3, [r4, #12]
 80182fa:	07db      	lsls	r3, r3, #31
 80182fc:	d5e1      	bpl.n	80182c2 <__swbuf_r+0x2e>
 80182fe:	2e0a      	cmp	r6, #10
 8018300:	d1df      	bne.n	80182c2 <__swbuf_r+0x2e>
 8018302:	4621      	mov	r1, r4
 8018304:	4628      	mov	r0, r5
 8018306:	f7ff fc6b 	bl	8017be0 <_fflush_r>
 801830a:	2800      	cmp	r0, #0
 801830c:	d0d9      	beq.n	80182c2 <__swbuf_r+0x2e>
 801830e:	e7d6      	b.n	80182be <__swbuf_r+0x2a>

08018310 <__swsetup_r>:
 8018310:	b538      	push	{r3, r4, r5, lr}
 8018312:	4b29      	ldr	r3, [pc, #164]	@ (80183b8 <__swsetup_r+0xa8>)
 8018314:	4605      	mov	r5, r0
 8018316:	6818      	ldr	r0, [r3, #0]
 8018318:	460c      	mov	r4, r1
 801831a:	b118      	cbz	r0, 8018324 <__swsetup_r+0x14>
 801831c:	6a03      	ldr	r3, [r0, #32]
 801831e:	b90b      	cbnz	r3, 8018324 <__swsetup_r+0x14>
 8018320:	f7fe f9b0 	bl	8016684 <__sinit>
 8018324:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018328:	0719      	lsls	r1, r3, #28
 801832a:	d422      	bmi.n	8018372 <__swsetup_r+0x62>
 801832c:	06da      	lsls	r2, r3, #27
 801832e:	d407      	bmi.n	8018340 <__swsetup_r+0x30>
 8018330:	2209      	movs	r2, #9
 8018332:	602a      	str	r2, [r5, #0]
 8018334:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018338:	81a3      	strh	r3, [r4, #12]
 801833a:	f04f 30ff 	mov.w	r0, #4294967295
 801833e:	e033      	b.n	80183a8 <__swsetup_r+0x98>
 8018340:	0758      	lsls	r0, r3, #29
 8018342:	d512      	bpl.n	801836a <__swsetup_r+0x5a>
 8018344:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8018346:	b141      	cbz	r1, 801835a <__swsetup_r+0x4a>
 8018348:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801834c:	4299      	cmp	r1, r3
 801834e:	d002      	beq.n	8018356 <__swsetup_r+0x46>
 8018350:	4628      	mov	r0, r5
 8018352:	f7fe fac1 	bl	80168d8 <_free_r>
 8018356:	2300      	movs	r3, #0
 8018358:	6363      	str	r3, [r4, #52]	@ 0x34
 801835a:	89a3      	ldrh	r3, [r4, #12]
 801835c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8018360:	81a3      	strh	r3, [r4, #12]
 8018362:	2300      	movs	r3, #0
 8018364:	6063      	str	r3, [r4, #4]
 8018366:	6923      	ldr	r3, [r4, #16]
 8018368:	6023      	str	r3, [r4, #0]
 801836a:	89a3      	ldrh	r3, [r4, #12]
 801836c:	f043 0308 	orr.w	r3, r3, #8
 8018370:	81a3      	strh	r3, [r4, #12]
 8018372:	6923      	ldr	r3, [r4, #16]
 8018374:	b94b      	cbnz	r3, 801838a <__swsetup_r+0x7a>
 8018376:	89a3      	ldrh	r3, [r4, #12]
 8018378:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801837c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018380:	d003      	beq.n	801838a <__swsetup_r+0x7a>
 8018382:	4621      	mov	r1, r4
 8018384:	4628      	mov	r0, r5
 8018386:	f000 f883 	bl	8018490 <__smakebuf_r>
 801838a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801838e:	f013 0201 	ands.w	r2, r3, #1
 8018392:	d00a      	beq.n	80183aa <__swsetup_r+0x9a>
 8018394:	2200      	movs	r2, #0
 8018396:	60a2      	str	r2, [r4, #8]
 8018398:	6962      	ldr	r2, [r4, #20]
 801839a:	4252      	negs	r2, r2
 801839c:	61a2      	str	r2, [r4, #24]
 801839e:	6922      	ldr	r2, [r4, #16]
 80183a0:	b942      	cbnz	r2, 80183b4 <__swsetup_r+0xa4>
 80183a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80183a6:	d1c5      	bne.n	8018334 <__swsetup_r+0x24>
 80183a8:	bd38      	pop	{r3, r4, r5, pc}
 80183aa:	0799      	lsls	r1, r3, #30
 80183ac:	bf58      	it	pl
 80183ae:	6962      	ldrpl	r2, [r4, #20]
 80183b0:	60a2      	str	r2, [r4, #8]
 80183b2:	e7f4      	b.n	801839e <__swsetup_r+0x8e>
 80183b4:	2000      	movs	r0, #0
 80183b6:	e7f7      	b.n	80183a8 <__swsetup_r+0x98>
 80183b8:	24000240 	.word	0x24000240

080183bc <_raise_r>:
 80183bc:	291f      	cmp	r1, #31
 80183be:	b538      	push	{r3, r4, r5, lr}
 80183c0:	4605      	mov	r5, r0
 80183c2:	460c      	mov	r4, r1
 80183c4:	d904      	bls.n	80183d0 <_raise_r+0x14>
 80183c6:	2316      	movs	r3, #22
 80183c8:	6003      	str	r3, [r0, #0]
 80183ca:	f04f 30ff 	mov.w	r0, #4294967295
 80183ce:	bd38      	pop	{r3, r4, r5, pc}
 80183d0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80183d2:	b112      	cbz	r2, 80183da <_raise_r+0x1e>
 80183d4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80183d8:	b94b      	cbnz	r3, 80183ee <_raise_r+0x32>
 80183da:	4628      	mov	r0, r5
 80183dc:	f000 f830 	bl	8018440 <_getpid_r>
 80183e0:	4622      	mov	r2, r4
 80183e2:	4601      	mov	r1, r0
 80183e4:	4628      	mov	r0, r5
 80183e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80183ea:	f000 b817 	b.w	801841c <_kill_r>
 80183ee:	2b01      	cmp	r3, #1
 80183f0:	d00a      	beq.n	8018408 <_raise_r+0x4c>
 80183f2:	1c59      	adds	r1, r3, #1
 80183f4:	d103      	bne.n	80183fe <_raise_r+0x42>
 80183f6:	2316      	movs	r3, #22
 80183f8:	6003      	str	r3, [r0, #0]
 80183fa:	2001      	movs	r0, #1
 80183fc:	e7e7      	b.n	80183ce <_raise_r+0x12>
 80183fe:	2100      	movs	r1, #0
 8018400:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8018404:	4620      	mov	r0, r4
 8018406:	4798      	blx	r3
 8018408:	2000      	movs	r0, #0
 801840a:	e7e0      	b.n	80183ce <_raise_r+0x12>

0801840c <raise>:
 801840c:	4b02      	ldr	r3, [pc, #8]	@ (8018418 <raise+0xc>)
 801840e:	4601      	mov	r1, r0
 8018410:	6818      	ldr	r0, [r3, #0]
 8018412:	f7ff bfd3 	b.w	80183bc <_raise_r>
 8018416:	bf00      	nop
 8018418:	24000240 	.word	0x24000240

0801841c <_kill_r>:
 801841c:	b538      	push	{r3, r4, r5, lr}
 801841e:	4d07      	ldr	r5, [pc, #28]	@ (801843c <_kill_r+0x20>)
 8018420:	2300      	movs	r3, #0
 8018422:	4604      	mov	r4, r0
 8018424:	4608      	mov	r0, r1
 8018426:	4611      	mov	r1, r2
 8018428:	602b      	str	r3, [r5, #0]
 801842a:	f7e9 fe99 	bl	8002160 <_kill>
 801842e:	1c43      	adds	r3, r0, #1
 8018430:	d102      	bne.n	8018438 <_kill_r+0x1c>
 8018432:	682b      	ldr	r3, [r5, #0]
 8018434:	b103      	cbz	r3, 8018438 <_kill_r+0x1c>
 8018436:	6023      	str	r3, [r4, #0]
 8018438:	bd38      	pop	{r3, r4, r5, pc}
 801843a:	bf00      	nop
 801843c:	24006754 	.word	0x24006754

08018440 <_getpid_r>:
 8018440:	f7e9 be86 	b.w	8002150 <_getpid>

08018444 <__swhatbuf_r>:
 8018444:	b570      	push	{r4, r5, r6, lr}
 8018446:	460c      	mov	r4, r1
 8018448:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801844c:	2900      	cmp	r1, #0
 801844e:	b096      	sub	sp, #88	@ 0x58
 8018450:	4615      	mov	r5, r2
 8018452:	461e      	mov	r6, r3
 8018454:	da0d      	bge.n	8018472 <__swhatbuf_r+0x2e>
 8018456:	89a3      	ldrh	r3, [r4, #12]
 8018458:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801845c:	f04f 0100 	mov.w	r1, #0
 8018460:	bf14      	ite	ne
 8018462:	2340      	movne	r3, #64	@ 0x40
 8018464:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8018468:	2000      	movs	r0, #0
 801846a:	6031      	str	r1, [r6, #0]
 801846c:	602b      	str	r3, [r5, #0]
 801846e:	b016      	add	sp, #88	@ 0x58
 8018470:	bd70      	pop	{r4, r5, r6, pc}
 8018472:	466a      	mov	r2, sp
 8018474:	f000 f848 	bl	8018508 <_fstat_r>
 8018478:	2800      	cmp	r0, #0
 801847a:	dbec      	blt.n	8018456 <__swhatbuf_r+0x12>
 801847c:	9901      	ldr	r1, [sp, #4]
 801847e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8018482:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8018486:	4259      	negs	r1, r3
 8018488:	4159      	adcs	r1, r3
 801848a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801848e:	e7eb      	b.n	8018468 <__swhatbuf_r+0x24>

08018490 <__smakebuf_r>:
 8018490:	898b      	ldrh	r3, [r1, #12]
 8018492:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8018494:	079d      	lsls	r5, r3, #30
 8018496:	4606      	mov	r6, r0
 8018498:	460c      	mov	r4, r1
 801849a:	d507      	bpl.n	80184ac <__smakebuf_r+0x1c>
 801849c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80184a0:	6023      	str	r3, [r4, #0]
 80184a2:	6123      	str	r3, [r4, #16]
 80184a4:	2301      	movs	r3, #1
 80184a6:	6163      	str	r3, [r4, #20]
 80184a8:	b003      	add	sp, #12
 80184aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80184ac:	ab01      	add	r3, sp, #4
 80184ae:	466a      	mov	r2, sp
 80184b0:	f7ff ffc8 	bl	8018444 <__swhatbuf_r>
 80184b4:	9f00      	ldr	r7, [sp, #0]
 80184b6:	4605      	mov	r5, r0
 80184b8:	4639      	mov	r1, r7
 80184ba:	4630      	mov	r0, r6
 80184bc:	f7fe fdb2 	bl	8017024 <_malloc_r>
 80184c0:	b948      	cbnz	r0, 80184d6 <__smakebuf_r+0x46>
 80184c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80184c6:	059a      	lsls	r2, r3, #22
 80184c8:	d4ee      	bmi.n	80184a8 <__smakebuf_r+0x18>
 80184ca:	f023 0303 	bic.w	r3, r3, #3
 80184ce:	f043 0302 	orr.w	r3, r3, #2
 80184d2:	81a3      	strh	r3, [r4, #12]
 80184d4:	e7e2      	b.n	801849c <__smakebuf_r+0xc>
 80184d6:	89a3      	ldrh	r3, [r4, #12]
 80184d8:	6020      	str	r0, [r4, #0]
 80184da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80184de:	81a3      	strh	r3, [r4, #12]
 80184e0:	9b01      	ldr	r3, [sp, #4]
 80184e2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80184e6:	b15b      	cbz	r3, 8018500 <__smakebuf_r+0x70>
 80184e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80184ec:	4630      	mov	r0, r6
 80184ee:	f000 f81d 	bl	801852c <_isatty_r>
 80184f2:	b128      	cbz	r0, 8018500 <__smakebuf_r+0x70>
 80184f4:	89a3      	ldrh	r3, [r4, #12]
 80184f6:	f023 0303 	bic.w	r3, r3, #3
 80184fa:	f043 0301 	orr.w	r3, r3, #1
 80184fe:	81a3      	strh	r3, [r4, #12]
 8018500:	89a3      	ldrh	r3, [r4, #12]
 8018502:	431d      	orrs	r5, r3
 8018504:	81a5      	strh	r5, [r4, #12]
 8018506:	e7cf      	b.n	80184a8 <__smakebuf_r+0x18>

08018508 <_fstat_r>:
 8018508:	b538      	push	{r3, r4, r5, lr}
 801850a:	4d07      	ldr	r5, [pc, #28]	@ (8018528 <_fstat_r+0x20>)
 801850c:	2300      	movs	r3, #0
 801850e:	4604      	mov	r4, r0
 8018510:	4608      	mov	r0, r1
 8018512:	4611      	mov	r1, r2
 8018514:	602b      	str	r3, [r5, #0]
 8018516:	f7e9 fe83 	bl	8002220 <_fstat>
 801851a:	1c43      	adds	r3, r0, #1
 801851c:	d102      	bne.n	8018524 <_fstat_r+0x1c>
 801851e:	682b      	ldr	r3, [r5, #0]
 8018520:	b103      	cbz	r3, 8018524 <_fstat_r+0x1c>
 8018522:	6023      	str	r3, [r4, #0]
 8018524:	bd38      	pop	{r3, r4, r5, pc}
 8018526:	bf00      	nop
 8018528:	24006754 	.word	0x24006754

0801852c <_isatty_r>:
 801852c:	b538      	push	{r3, r4, r5, lr}
 801852e:	4d06      	ldr	r5, [pc, #24]	@ (8018548 <_isatty_r+0x1c>)
 8018530:	2300      	movs	r3, #0
 8018532:	4604      	mov	r4, r0
 8018534:	4608      	mov	r0, r1
 8018536:	602b      	str	r3, [r5, #0]
 8018538:	f7e9 fe82 	bl	8002240 <_isatty>
 801853c:	1c43      	adds	r3, r0, #1
 801853e:	d102      	bne.n	8018546 <_isatty_r+0x1a>
 8018540:	682b      	ldr	r3, [r5, #0]
 8018542:	b103      	cbz	r3, 8018546 <_isatty_r+0x1a>
 8018544:	6023      	str	r3, [r4, #0]
 8018546:	bd38      	pop	{r3, r4, r5, pc}
 8018548:	24006754 	.word	0x24006754
 801854c:	00000000 	.word	0x00000000

08018550 <log>:
 8018550:	b4f0      	push	{r4, r5, r6, r7}
 8018552:	ee10 0a90 	vmov	r0, s1
 8018556:	ee10 3a10 	vmov	r3, s0
 801855a:	f04f 34ff 	mov.w	r4, #4294967295
 801855e:	429c      	cmp	r4, r3
 8018560:	f100 4140 	add.w	r1, r0, #3221225472	@ 0xc0000000
 8018564:	4c70      	ldr	r4, [pc, #448]	@ (8018728 <log+0x1d8>)
 8018566:	f501 1190 	add.w	r1, r1, #1179648	@ 0x120000
 801856a:	418c      	sbcs	r4, r1
 801856c:	ed2d 8b02 	vpush	{d8}
 8018570:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8018574:	d35a      	bcc.n	801862c <log+0xdc>
 8018576:	4a6d      	ldr	r2, [pc, #436]	@ (801872c <log+0x1dc>)
 8018578:	4290      	cmp	r0, r2
 801857a:	bf08      	it	eq
 801857c:	2b00      	cmpeq	r3, #0
 801857e:	f000 80c4 	beq.w	801870a <log+0x1ba>
 8018582:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8018586:	ee30 0b47 	vsub.f64	d0, d0, d7
 801858a:	4b69      	ldr	r3, [pc, #420]	@ (8018730 <log+0x1e0>)
 801858c:	ee20 2b00 	vmul.f64	d2, d0, d0
 8018590:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
 8018594:	ee20 4b02 	vmul.f64	d4, d0, d2
 8018598:	ed93 7b10 	vldr	d7, [r3, #64]	@ 0x40
 801859c:	eea6 7b00 	vfma.f64	d7, d6, d0
 80185a0:	ed93 6b14 	vldr	d6, [r3, #80]	@ 0x50
 80185a4:	ed93 5b18 	vldr	d5, [r3, #96]	@ 0x60
 80185a8:	eea6 7b02 	vfma.f64	d7, d6, d2
 80185ac:	ed93 6b16 	vldr	d6, [r3, #88]	@ 0x58
 80185b0:	eea5 6b00 	vfma.f64	d6, d5, d0
 80185b4:	ed93 5b1a 	vldr	d5, [r3, #104]	@ 0x68
 80185b8:	ed93 3b1e 	vldr	d3, [r3, #120]	@ 0x78
 80185bc:	eea5 6b02 	vfma.f64	d6, d5, d2
 80185c0:	ed93 5b1c 	vldr	d5, [r3, #112]	@ 0x70
 80185c4:	eea3 5b00 	vfma.f64	d5, d3, d0
 80185c8:	ed93 3b20 	vldr	d3, [r3, #128]	@ 0x80
 80185cc:	eea3 5b02 	vfma.f64	d5, d3, d2
 80185d0:	ed93 3b22 	vldr	d3, [r3, #136]	@ 0x88
 80185d4:	eea3 5b04 	vfma.f64	d5, d3, d4
 80185d8:	eea5 6b04 	vfma.f64	d6, d5, d4
 80185dc:	ed93 5b0e 	vldr	d5, [r3, #56]	@ 0x38
 80185e0:	eea6 7b04 	vfma.f64	d7, d6, d4
 80185e4:	eeb0 2b47 	vmov.f64	d2, d7
 80185e8:	ed9f 7b49 	vldr	d7, [pc, #292]	@ 8018710 <log+0x1c0>
 80185ec:	eeb0 6b40 	vmov.f64	d6, d0
 80185f0:	eeb0 3b40 	vmov.f64	d3, d0
 80185f4:	eea0 6b07 	vfma.f64	d6, d0, d7
 80185f8:	eea0 6b47 	vfms.f64	d6, d0, d7
 80185fc:	ee30 8b46 	vsub.f64	d8, d0, d6
 8018600:	ee26 1b06 	vmul.f64	d1, d6, d6
 8018604:	eea1 3b05 	vfma.f64	d3, d1, d5
 8018608:	ee30 7b43 	vsub.f64	d7, d0, d3
 801860c:	ee30 0b06 	vadd.f64	d0, d0, d6
 8018610:	eea1 7b05 	vfma.f64	d7, d1, d5
 8018614:	ee25 5b08 	vmul.f64	d5, d5, d8
 8018618:	eea5 7b00 	vfma.f64	d7, d5, d0
 801861c:	eea2 7b04 	vfma.f64	d7, d2, d4
 8018620:	ee33 0b07 	vadd.f64	d0, d3, d7
 8018624:	ecbd 8b02 	vpop	{d8}
 8018628:	bcf0      	pop	{r4, r5, r6, r7}
 801862a:	4770      	bx	lr
 801862c:	f1a2 0410 	sub.w	r4, r2, #16
 8018630:	f647 71df 	movw	r1, #32735	@ 0x7fdf
 8018634:	428c      	cmp	r4, r1
 8018636:	d923      	bls.n	8018680 <log+0x130>
 8018638:	18d9      	adds	r1, r3, r3
 801863a:	eb40 0400 	adc.w	r4, r0, r0
 801863e:	4321      	orrs	r1, r4
 8018640:	d105      	bne.n	801864e <log+0xfe>
 8018642:	ecbd 8b02 	vpop	{d8}
 8018646:	2001      	movs	r0, #1
 8018648:	bcf0      	pop	{r4, r5, r6, r7}
 801864a:	f000 b885 	b.w	8018758 <__math_divzero>
 801864e:	4939      	ldr	r1, [pc, #228]	@ (8018734 <log+0x1e4>)
 8018650:	4288      	cmp	r0, r1
 8018652:	bf08      	it	eq
 8018654:	2b00      	cmpeq	r3, #0
 8018656:	d0e5      	beq.n	8018624 <log+0xd4>
 8018658:	0413      	lsls	r3, r2, #16
 801865a:	d403      	bmi.n	8018664 <log+0x114>
 801865c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8018660:	4393      	bics	r3, r2
 8018662:	d104      	bne.n	801866e <log+0x11e>
 8018664:	ecbd 8b02 	vpop	{d8}
 8018668:	bcf0      	pop	{r4, r5, r6, r7}
 801866a:	f000 b88d 	b.w	8018788 <__math_invalid>
 801866e:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8018718 <log+0x1c8>
 8018672:	ee20 7b07 	vmul.f64	d7, d0, d7
 8018676:	ec53 2b17 	vmov	r2, r3, d7
 801867a:	f1a3 7050 	sub.w	r0, r3, #54525952	@ 0x3400000
 801867e:	4613      	mov	r3, r2
 8018680:	f100 4240 	add.w	r2, r0, #3221225472	@ 0xc0000000
 8018684:	492a      	ldr	r1, [pc, #168]	@ (8018730 <log+0x1e0>)
 8018686:	eebf 5b00 	vmov.f64	d5, #240	@ 0xbf800000 -1.0
 801868a:	f502 12d0 	add.w	r2, r2, #1703936	@ 0x1a0000
 801868e:	f3c2 3446 	ubfx	r4, r2, #13, #7
 8018692:	0d15      	lsrs	r5, r2, #20
 8018694:	eb01 1c04 	add.w	ip, r1, r4, lsl #4
 8018698:	052d      	lsls	r5, r5, #20
 801869a:	ed9c 7b24 	vldr	d7, [ip, #144]	@ 0x90
 801869e:	1e1e      	subs	r6, r3, #0
 80186a0:	1b47      	subs	r7, r0, r5
 80186a2:	ec47 6b16 	vmov	d6, r6, r7
 80186a6:	1512      	asrs	r2, r2, #20
 80186a8:	eea7 5b06 	vfma.f64	d5, d7, d6
 80186ac:	ee07 2a90 	vmov	s15, r2
 80186b0:	ee25 2b05 	vmul.f64	d2, d5, d5
 80186b4:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80186b8:	ed91 4b00 	vldr	d4, [r1]
 80186bc:	ee25 1b02 	vmul.f64	d1, d5, d2
 80186c0:	ed9c 7b26 	vldr	d7, [ip, #152]	@ 0x98
 80186c4:	eea4 7b06 	vfma.f64	d7, d4, d6
 80186c8:	ee35 4b07 	vadd.f64	d4, d5, d7
 80186cc:	ee37 0b44 	vsub.f64	d0, d7, d4
 80186d0:	ed91 7b02 	vldr	d7, [r1, #8]
 80186d4:	ee30 0b05 	vadd.f64	d0, d0, d5
 80186d8:	eea7 0b06 	vfma.f64	d0, d7, d6
 80186dc:	ed91 7b04 	vldr	d7, [r1, #16]
 80186e0:	ed91 6b08 	vldr	d6, [r1, #32]
 80186e4:	eea7 0b02 	vfma.f64	d0, d7, d2
 80186e8:	ed91 7b06 	vldr	d7, [r1, #24]
 80186ec:	ed91 3b0c 	vldr	d3, [r1, #48]	@ 0x30
 80186f0:	eea6 7b05 	vfma.f64	d7, d6, d5
 80186f4:	ed91 6b0a 	vldr	d6, [r1, #40]	@ 0x28
 80186f8:	eea3 6b05 	vfma.f64	d6, d3, d5
 80186fc:	eea6 7b02 	vfma.f64	d7, d6, d2
 8018700:	eea1 0b07 	vfma.f64	d0, d1, d7
 8018704:	ee30 0b04 	vadd.f64	d0, d0, d4
 8018708:	e78c      	b.n	8018624 <log+0xd4>
 801870a:	ed9f 0b05 	vldr	d0, [pc, #20]	@ 8018720 <log+0x1d0>
 801870e:	e789      	b.n	8018624 <log+0xd4>
 8018710:	00000000 	.word	0x00000000
 8018714:	41a00000 	.word	0x41a00000
 8018718:	00000000 	.word	0x00000000
 801871c:	43300000 	.word	0x43300000
	...
 8018728:	000308ff 	.word	0x000308ff
 801872c:	3ff00000 	.word	0x3ff00000
 8018730:	08018cc0 	.word	0x08018cc0
 8018734:	7ff00000 	.word	0x7ff00000

08018738 <with_errno>:
 8018738:	b510      	push	{r4, lr}
 801873a:	ed2d 8b02 	vpush	{d8}
 801873e:	eeb0 8b40 	vmov.f64	d8, d0
 8018742:	4604      	mov	r4, r0
 8018744:	f7fe f884 	bl	8016850 <__errno>
 8018748:	eeb0 0b48 	vmov.f64	d0, d8
 801874c:	ecbd 8b02 	vpop	{d8}
 8018750:	6004      	str	r4, [r0, #0]
 8018752:	bd10      	pop	{r4, pc}
 8018754:	0000      	movs	r0, r0
	...

08018758 <__math_divzero>:
 8018758:	b082      	sub	sp, #8
 801875a:	2800      	cmp	r0, #0
 801875c:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 8018760:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8018764:	fe07 7b06 	vseleq.f64	d7, d7, d6
 8018768:	ed8d 7b00 	vstr	d7, [sp]
 801876c:	ed9d 0b00 	vldr	d0, [sp]
 8018770:	ed9f 7b03 	vldr	d7, [pc, #12]	@ 8018780 <__math_divzero+0x28>
 8018774:	2022      	movs	r0, #34	@ 0x22
 8018776:	ee80 0b07 	vdiv.f64	d0, d0, d7
 801877a:	b002      	add	sp, #8
 801877c:	f7ff bfdc 	b.w	8018738 <with_errno>
	...

08018788 <__math_invalid>:
 8018788:	eeb0 7b40 	vmov.f64	d7, d0
 801878c:	eeb4 7b47 	vcmp.f64	d7, d7
 8018790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018794:	ee30 6b40 	vsub.f64	d6, d0, d0
 8018798:	ee86 0b06 	vdiv.f64	d0, d6, d6
 801879c:	d602      	bvs.n	80187a4 <__math_invalid+0x1c>
 801879e:	2021      	movs	r0, #33	@ 0x21
 80187a0:	f7ff bfca 	b.w	8018738 <with_errno>
 80187a4:	4770      	bx	lr
	...

080187a8 <_init>:
 80187a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80187aa:	bf00      	nop
 80187ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80187ae:	bc08      	pop	{r3}
 80187b0:	469e      	mov	lr, r3
 80187b2:	4770      	bx	lr

080187b4 <_fini>:
 80187b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80187b6:	bf00      	nop
 80187b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80187ba:	bc08      	pop	{r3}
 80187bc:	469e      	mov	lr, r3
 80187be:	4770      	bx	lr
