# do /home/borg/.local/lib/python3.8/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/Documents/Z01.1-Iodo-master/Z01.1-Iodo/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Documents/Z01.1-Iodo-master/Z01.1-Iodo/vunit_out/test_output/lib.tb_dmux2way.all_a8a6edfaeffa9d5204e37fd61e7c8fe0325f81fa/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_dmux2way(tb) -L vunit_lib -L lib -g/tb_dmux2way/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Documents/Z01.1-Iodo-master/Z01.1-Iodo/vunit_out/test_output/lib.tb_dmux2way.all_a8a6edfaeffa9d5204e37fd61e7c8fe0325f81fa/,tb path : /home/borg/Documents/Z01.1-Iodo-master/Z01.1-Iodo/Projetos/B-LogicaCombinacional/testes/,use_color : true" 
# Start time: 15:13:43 on Mar 17,2021
# ** Warning: Design size of 21408 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 15:13:43 on Mar 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
