
move.elf:     file format elf32-littlearm


Disassembly of section .text:

08000190 <_init>:
 8000190:	bf00      	nop
 8000192:	4770      	bx	lr
	...

080001a0 <main>:
 80001a0:	b508      	push	{r3, lr}
 80001a2:	f000 fab5 	bl	8000710 <SystemClock_Config>
 80001a6:	f000 f88b 	bl	80002c0 <motor_init>
 80001aa:	e7fe      	b.n	80001aa <main+0xa>
 80001ac:	0000      	movs	r0, r0
	...

080001b0 <gpio_config_output_pushpull>:
 80001b0:	b082      	sub	sp, #8
 80001b2:	9001      	str	r0, [sp, #4]
 80001b4:	9100      	str	r1, [sp, #0]
 80001b6:	9b01      	ldr	r3, [sp, #4]
 80001b8:	685b      	ldr	r3, [r3, #4]
 80001ba:	2101      	movs	r1, #1
 80001bc:	9a00      	ldr	r2, [sp, #0]
 80001be:	fa01 f202 	lsl.w	r2, r1, r2
 80001c2:	43d2      	mvns	r2, r2
 80001c4:	401a      	ands	r2, r3
 80001c6:	9b01      	ldr	r3, [sp, #4]
 80001c8:	605a      	str	r2, [r3, #4]
 80001ca:	9b01      	ldr	r3, [sp, #4]
 80001cc:	695b      	ldr	r3, [r3, #20]
 80001ce:	2101      	movs	r1, #1
 80001d0:	9a00      	ldr	r2, [sp, #0]
 80001d2:	fa01 f202 	lsl.w	r2, r1, r2
 80001d6:	43d2      	mvns	r2, r2
 80001d8:	401a      	ands	r2, r3
 80001da:	9b01      	ldr	r3, [sp, #4]
 80001dc:	615a      	str	r2, [r3, #20]
 80001de:	9b01      	ldr	r3, [sp, #4]
 80001e0:	68db      	ldr	r3, [r3, #12]
 80001e2:	9a00      	ldr	r2, [sp, #0]
 80001e4:	0052      	lsls	r2, r2, #1
 80001e6:	2103      	movs	r1, #3
 80001e8:	fa01 f202 	lsl.w	r2, r1, r2
 80001ec:	43d2      	mvns	r2, r2
 80001ee:	401a      	ands	r2, r3
 80001f0:	9b01      	ldr	r3, [sp, #4]
 80001f2:	60da      	str	r2, [r3, #12]
 80001f4:	9b01      	ldr	r3, [sp, #4]
 80001f6:	689b      	ldr	r3, [r3, #8]
 80001f8:	9a00      	ldr	r2, [sp, #0]
 80001fa:	0052      	lsls	r2, r2, #1
 80001fc:	2103      	movs	r1, #3
 80001fe:	fa01 f202 	lsl.w	r2, r1, r2
 8000202:	431a      	orrs	r2, r3
 8000204:	9b01      	ldr	r3, [sp, #4]
 8000206:	609a      	str	r2, [r3, #8]
 8000208:	9b01      	ldr	r3, [sp, #4]
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	9a00      	ldr	r2, [sp, #0]
 800020e:	0052      	lsls	r2, r2, #1
 8000210:	2103      	movs	r1, #3
 8000212:	fa01 f202 	lsl.w	r2, r1, r2
 8000216:	43d2      	mvns	r2, r2
 8000218:	4013      	ands	r3, r2
 800021a:	9a00      	ldr	r2, [sp, #0]
 800021c:	0052      	lsls	r2, r2, #1
 800021e:	2101      	movs	r1, #1
 8000220:	fa01 f202 	lsl.w	r2, r1, r2
 8000224:	431a      	orrs	r2, r3
 8000226:	9b01      	ldr	r3, [sp, #4]
 8000228:	601a      	str	r2, [r3, #0]
 800022a:	bf00      	nop
 800022c:	b002      	add	sp, #8
 800022e:	4770      	bx	lr

08000230 <gpio_set>:
 8000230:	b082      	sub	sp, #8
 8000232:	9001      	str	r0, [sp, #4]
 8000234:	9100      	str	r1, [sp, #0]
 8000236:	2201      	movs	r2, #1
 8000238:	9b00      	ldr	r3, [sp, #0]
 800023a:	fa02 f303 	lsl.w	r3, r2, r3
 800023e:	461a      	mov	r2, r3
 8000240:	9b01      	ldr	r3, [sp, #4]
 8000242:	619a      	str	r2, [r3, #24]
 8000244:	bf00      	nop
 8000246:	b002      	add	sp, #8
 8000248:	4770      	bx	lr
 800024a:	bf00      	nop
 800024c:	0000      	movs	r0, r0
	...

08000250 <gpio_clear>:
 8000250:	b082      	sub	sp, #8
 8000252:	9001      	str	r0, [sp, #4]
 8000254:	9100      	str	r1, [sp, #0]
 8000256:	9b00      	ldr	r3, [sp, #0]
 8000258:	3310      	adds	r3, #16
 800025a:	2201      	movs	r2, #1
 800025c:	fa02 f303 	lsl.w	r3, r2, r3
 8000260:	461a      	mov	r2, r3
 8000262:	9b01      	ldr	r3, [sp, #4]
 8000264:	619a      	str	r2, [r3, #24]
 8000266:	bf00      	nop
 8000268:	b002      	add	sp, #8
 800026a:	4770      	bx	lr
 800026c:	0000      	movs	r0, r0
	...

08000270 <TIM4_IRQHandler>:
 8000270:	4b04      	ldr	r3, [pc, #16]	; (8000284 <TIM4_IRQHandler+0x14>)
 8000272:	691b      	ldr	r3, [r3, #16]
 8000274:	4a03      	ldr	r2, [pc, #12]	; (8000284 <TIM4_IRQHandler+0x14>)
 8000276:	f023 0301 	bic.w	r3, r3, #1
 800027a:	6113      	str	r3, [r2, #16]
 800027c:	4b01      	ldr	r3, [pc, #4]	; (8000284 <TIM4_IRQHandler+0x14>)
 800027e:	691b      	ldr	r3, [r3, #16]
 8000280:	bf00      	nop
 8000282:	4770      	bx	lr
 8000284:	40000800 	.word	0x40000800
	...

08000290 <NVIC_EnableIRQ>:
 8000290:	b082      	sub	sp, #8
 8000292:	4603      	mov	r3, r0
 8000294:	f88d 3007 	strb.w	r3, [sp, #7]
 8000298:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800029c:	f003 021f 	and.w	r2, r3, #31
 80002a0:	4905      	ldr	r1, [pc, #20]	; (80002b8 <NVIC_EnableIRQ+0x28>)
 80002a2:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 80002a6:	095b      	lsrs	r3, r3, #5
 80002a8:	2001      	movs	r0, #1
 80002aa:	fa00 f202 	lsl.w	r2, r0, r2
 80002ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80002b2:	bf00      	nop
 80002b4:	b002      	add	sp, #8
 80002b6:	4770      	bx	lr
 80002b8:	e000e100 	.word	0xe000e100
 80002bc:	00000000 	.word	0x00000000

080002c0 <motor_init>:
 80002c0:	b508      	push	{r3, lr}
 80002c2:	4b3f      	ldr	r3, [pc, #252]	; (80003c0 <motor_init+0x100>)
 80002c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002c6:	4a3e      	ldr	r2, [pc, #248]	; (80003c0 <motor_init+0x100>)
 80002c8:	f043 0310 	orr.w	r3, r3, #16
 80002cc:	6313      	str	r3, [r2, #48]	; 0x30
 80002ce:	4b3c      	ldr	r3, [pc, #240]	; (80003c0 <motor_init+0x100>)
 80002d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002d2:	4a3b      	ldr	r2, [pc, #236]	; (80003c0 <motor_init+0x100>)
 80002d4:	f043 0320 	orr.w	r3, r3, #32
 80002d8:	6413      	str	r3, [r2, #64]	; 0x40
 80002da:	4b39      	ldr	r3, [pc, #228]	; (80003c0 <motor_init+0x100>)
 80002dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002de:	4a38      	ldr	r2, [pc, #224]	; (80003c0 <motor_init+0x100>)
 80002e0:	f043 0310 	orr.w	r3, r3, #16
 80002e4:	6413      	str	r3, [r2, #64]	; 0x40
 80002e6:	210d      	movs	r1, #13
 80002e8:	4836      	ldr	r0, [pc, #216]	; (80003c4 <motor_init+0x104>)
 80002ea:	f7ff ff61 	bl	80001b0 <gpio_config_output_pushpull>
 80002ee:	210c      	movs	r1, #12
 80002f0:	4834      	ldr	r0, [pc, #208]	; (80003c4 <motor_init+0x104>)
 80002f2:	f7ff ff5d 	bl	80001b0 <gpio_config_output_pushpull>
 80002f6:	210e      	movs	r1, #14
 80002f8:	4832      	ldr	r0, [pc, #200]	; (80003c4 <motor_init+0x104>)
 80002fa:	f7ff ff59 	bl	80001b0 <gpio_config_output_pushpull>
 80002fe:	210f      	movs	r1, #15
 8000300:	4830      	ldr	r0, [pc, #192]	; (80003c4 <motor_init+0x104>)
 8000302:	f7ff ff55 	bl	80001b0 <gpio_config_output_pushpull>
 8000306:	2109      	movs	r1, #9
 8000308:	482e      	ldr	r0, [pc, #184]	; (80003c4 <motor_init+0x104>)
 800030a:	f7ff ff51 	bl	80001b0 <gpio_config_output_pushpull>
 800030e:	2108      	movs	r1, #8
 8000310:	482c      	ldr	r0, [pc, #176]	; (80003c4 <motor_init+0x104>)
 8000312:	f7ff ff4d 	bl	80001b0 <gpio_config_output_pushpull>
 8000316:	210b      	movs	r1, #11
 8000318:	482a      	ldr	r0, [pc, #168]	; (80003c4 <motor_init+0x104>)
 800031a:	f7ff ff49 	bl	80001b0 <gpio_config_output_pushpull>
 800031e:	210a      	movs	r1, #10
 8000320:	4828      	ldr	r0, [pc, #160]	; (80003c4 <motor_init+0x104>)
 8000322:	f7ff ff45 	bl	80001b0 <gpio_config_output_pushpull>
 8000326:	2109      	movs	r1, #9
 8000328:	4826      	ldr	r0, [pc, #152]	; (80003c4 <motor_init+0x104>)
 800032a:	f7ff ff91 	bl	8000250 <gpio_clear>
 800032e:	2108      	movs	r1, #8
 8000330:	4824      	ldr	r0, [pc, #144]	; (80003c4 <motor_init+0x104>)
 8000332:	f7ff ff8d 	bl	8000250 <gpio_clear>
 8000336:	210b      	movs	r1, #11
 8000338:	4822      	ldr	r0, [pc, #136]	; (80003c4 <motor_init+0x104>)
 800033a:	f7ff ff89 	bl	8000250 <gpio_clear>
 800033e:	210a      	movs	r1, #10
 8000340:	4820      	ldr	r0, [pc, #128]	; (80003c4 <motor_init+0x104>)
 8000342:	f7ff ff85 	bl	8000250 <gpio_clear>
 8000346:	210d      	movs	r1, #13
 8000348:	481e      	ldr	r0, [pc, #120]	; (80003c4 <motor_init+0x104>)
 800034a:	f7ff ff81 	bl	8000250 <gpio_clear>
 800034e:	210c      	movs	r1, #12
 8000350:	481c      	ldr	r0, [pc, #112]	; (80003c4 <motor_init+0x104>)
 8000352:	f7ff ff7d 	bl	8000250 <gpio_clear>
 8000356:	210e      	movs	r1, #14
 8000358:	481a      	ldr	r0, [pc, #104]	; (80003c4 <motor_init+0x104>)
 800035a:	f7ff ff79 	bl	8000250 <gpio_clear>
 800035e:	210f      	movs	r1, #15
 8000360:	4818      	ldr	r0, [pc, #96]	; (80003c4 <motor_init+0x104>)
 8000362:	f7ff ff75 	bl	8000250 <gpio_clear>
 8000366:	2036      	movs	r0, #54	; 0x36
 8000368:	f7ff ff92 	bl	8000290 <NVIC_EnableIRQ>
 800036c:	4b16      	ldr	r3, [pc, #88]	; (80003c8 <motor_init+0x108>)
 800036e:	2209      	movs	r2, #9
 8000370:	629a      	str	r2, [r3, #40]	; 0x28
 8000372:	4b15      	ldr	r3, [pc, #84]	; (80003c8 <motor_init+0x108>)
 8000374:	2254      	movs	r2, #84	; 0x54
 8000376:	62da      	str	r2, [r3, #44]	; 0x2c
 8000378:	4b13      	ldr	r3, [pc, #76]	; (80003c8 <motor_init+0x108>)
 800037a:	68db      	ldr	r3, [r3, #12]
 800037c:	4a12      	ldr	r2, [pc, #72]	; (80003c8 <motor_init+0x108>)
 800037e:	f043 0301 	orr.w	r3, r3, #1
 8000382:	60d3      	str	r3, [r2, #12]
 8000384:	4b10      	ldr	r3, [pc, #64]	; (80003c8 <motor_init+0x108>)
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	4a0f      	ldr	r2, [pc, #60]	; (80003c8 <motor_init+0x108>)
 800038a:	f043 0301 	orr.w	r3, r3, #1
 800038e:	6013      	str	r3, [r2, #0]
 8000390:	2037      	movs	r0, #55	; 0x37
 8000392:	f7ff ff7d 	bl	8000290 <NVIC_EnableIRQ>
 8000396:	4b0d      	ldr	r3, [pc, #52]	; (80003cc <motor_init+0x10c>)
 8000398:	2209      	movs	r2, #9
 800039a:	629a      	str	r2, [r3, #40]	; 0x28
 800039c:	4b0b      	ldr	r3, [pc, #44]	; (80003cc <motor_init+0x10c>)
 800039e:	2254      	movs	r2, #84	; 0x54
 80003a0:	62da      	str	r2, [r3, #44]	; 0x2c
 80003a2:	4b0a      	ldr	r3, [pc, #40]	; (80003cc <motor_init+0x10c>)
 80003a4:	68db      	ldr	r3, [r3, #12]
 80003a6:	4a09      	ldr	r2, [pc, #36]	; (80003cc <motor_init+0x10c>)
 80003a8:	f043 0301 	orr.w	r3, r3, #1
 80003ac:	60d3      	str	r3, [r2, #12]
 80003ae:	4b07      	ldr	r3, [pc, #28]	; (80003cc <motor_init+0x10c>)
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	4a06      	ldr	r2, [pc, #24]	; (80003cc <motor_init+0x10c>)
 80003b4:	f043 0301 	orr.w	r3, r3, #1
 80003b8:	6013      	str	r3, [r2, #0]
 80003ba:	bf00      	nop
 80003bc:	bd08      	pop	{r3, pc}
 80003be:	bf00      	nop
 80003c0:	40023800 	.word	0x40023800
 80003c4:	40021000 	.word	0x40021000
 80003c8:	40001000 	.word	0x40001000
 80003cc:	40001400 	.word	0x40001400

080003d0 <right_motor_update>:
 80003d0:	b500      	push	{lr}
 80003d2:	b083      	sub	sp, #12
 80003d4:	9001      	str	r0, [sp, #4]
 80003d6:	9b01      	ldr	r3, [sp, #4]
 80003d8:	781b      	ldrb	r3, [r3, #0]
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d004      	beq.n	80003e8 <right_motor_update+0x18>
 80003de:	210d      	movs	r1, #13
 80003e0:	481a      	ldr	r0, [pc, #104]	; (800044c <right_motor_update+0x7c>)
 80003e2:	f7ff ff25 	bl	8000230 <gpio_set>
 80003e6:	e003      	b.n	80003f0 <right_motor_update+0x20>
 80003e8:	210d      	movs	r1, #13
 80003ea:	4818      	ldr	r0, [pc, #96]	; (800044c <right_motor_update+0x7c>)
 80003ec:	f7ff ff30 	bl	8000250 <gpio_clear>
 80003f0:	9b01      	ldr	r3, [sp, #4]
 80003f2:	3301      	adds	r3, #1
 80003f4:	781b      	ldrb	r3, [r3, #0]
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d004      	beq.n	8000404 <right_motor_update+0x34>
 80003fa:	210c      	movs	r1, #12
 80003fc:	4813      	ldr	r0, [pc, #76]	; (800044c <right_motor_update+0x7c>)
 80003fe:	f7ff ff17 	bl	8000230 <gpio_set>
 8000402:	e003      	b.n	800040c <right_motor_update+0x3c>
 8000404:	210c      	movs	r1, #12
 8000406:	4811      	ldr	r0, [pc, #68]	; (800044c <right_motor_update+0x7c>)
 8000408:	f7ff ff22 	bl	8000250 <gpio_clear>
 800040c:	9b01      	ldr	r3, [sp, #4]
 800040e:	3302      	adds	r3, #2
 8000410:	781b      	ldrb	r3, [r3, #0]
 8000412:	2b00      	cmp	r3, #0
 8000414:	d004      	beq.n	8000420 <right_motor_update+0x50>
 8000416:	210e      	movs	r1, #14
 8000418:	480c      	ldr	r0, [pc, #48]	; (800044c <right_motor_update+0x7c>)
 800041a:	f7ff ff09 	bl	8000230 <gpio_set>
 800041e:	e003      	b.n	8000428 <right_motor_update+0x58>
 8000420:	210e      	movs	r1, #14
 8000422:	480a      	ldr	r0, [pc, #40]	; (800044c <right_motor_update+0x7c>)
 8000424:	f7ff ff14 	bl	8000250 <gpio_clear>
 8000428:	9b01      	ldr	r3, [sp, #4]
 800042a:	3303      	adds	r3, #3
 800042c:	781b      	ldrb	r3, [r3, #0]
 800042e:	2b00      	cmp	r3, #0
 8000430:	d004      	beq.n	800043c <right_motor_update+0x6c>
 8000432:	210f      	movs	r1, #15
 8000434:	4805      	ldr	r0, [pc, #20]	; (800044c <right_motor_update+0x7c>)
 8000436:	f7ff fefb 	bl	8000230 <gpio_set>
 800043a:	e003      	b.n	8000444 <right_motor_update+0x74>
 800043c:	210f      	movs	r1, #15
 800043e:	4803      	ldr	r0, [pc, #12]	; (800044c <right_motor_update+0x7c>)
 8000440:	f7ff ff06 	bl	8000250 <gpio_clear>
 8000444:	bf00      	nop
 8000446:	b003      	add	sp, #12
 8000448:	f85d fb04 	ldr.w	pc, [sp], #4
 800044c:	40021000 	.word	0x40021000

08000450 <left_motor_update>:
 8000450:	b500      	push	{lr}
 8000452:	b083      	sub	sp, #12
 8000454:	9001      	str	r0, [sp, #4]
 8000456:	9b01      	ldr	r3, [sp, #4]
 8000458:	781b      	ldrb	r3, [r3, #0]
 800045a:	2b00      	cmp	r3, #0
 800045c:	d004      	beq.n	8000468 <left_motor_update+0x18>
 800045e:	2109      	movs	r1, #9
 8000460:	481a      	ldr	r0, [pc, #104]	; (80004cc <left_motor_update+0x7c>)
 8000462:	f7ff fee5 	bl	8000230 <gpio_set>
 8000466:	e003      	b.n	8000470 <left_motor_update+0x20>
 8000468:	2109      	movs	r1, #9
 800046a:	4818      	ldr	r0, [pc, #96]	; (80004cc <left_motor_update+0x7c>)
 800046c:	f7ff fef0 	bl	8000250 <gpio_clear>
 8000470:	9b01      	ldr	r3, [sp, #4]
 8000472:	3301      	adds	r3, #1
 8000474:	781b      	ldrb	r3, [r3, #0]
 8000476:	2b00      	cmp	r3, #0
 8000478:	d004      	beq.n	8000484 <left_motor_update+0x34>
 800047a:	2108      	movs	r1, #8
 800047c:	4813      	ldr	r0, [pc, #76]	; (80004cc <left_motor_update+0x7c>)
 800047e:	f7ff fed7 	bl	8000230 <gpio_set>
 8000482:	e003      	b.n	800048c <left_motor_update+0x3c>
 8000484:	2108      	movs	r1, #8
 8000486:	4811      	ldr	r0, [pc, #68]	; (80004cc <left_motor_update+0x7c>)
 8000488:	f7ff fee2 	bl	8000250 <gpio_clear>
 800048c:	9b01      	ldr	r3, [sp, #4]
 800048e:	3302      	adds	r3, #2
 8000490:	781b      	ldrb	r3, [r3, #0]
 8000492:	2b00      	cmp	r3, #0
 8000494:	d004      	beq.n	80004a0 <left_motor_update+0x50>
 8000496:	210b      	movs	r1, #11
 8000498:	480c      	ldr	r0, [pc, #48]	; (80004cc <left_motor_update+0x7c>)
 800049a:	f7ff fec9 	bl	8000230 <gpio_set>
 800049e:	e003      	b.n	80004a8 <left_motor_update+0x58>
 80004a0:	210b      	movs	r1, #11
 80004a2:	480a      	ldr	r0, [pc, #40]	; (80004cc <left_motor_update+0x7c>)
 80004a4:	f7ff fed4 	bl	8000250 <gpio_clear>
 80004a8:	9b01      	ldr	r3, [sp, #4]
 80004aa:	3303      	adds	r3, #3
 80004ac:	781b      	ldrb	r3, [r3, #0]
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	d004      	beq.n	80004bc <left_motor_update+0x6c>
 80004b2:	210a      	movs	r1, #10
 80004b4:	4805      	ldr	r0, [pc, #20]	; (80004cc <left_motor_update+0x7c>)
 80004b6:	f7ff febb 	bl	8000230 <gpio_set>
 80004ba:	e003      	b.n	80004c4 <left_motor_update+0x74>
 80004bc:	210a      	movs	r1, #10
 80004be:	4803      	ldr	r0, [pc, #12]	; (80004cc <left_motor_update+0x7c>)
 80004c0:	f7ff fec6 	bl	8000250 <gpio_clear>
 80004c4:	bf00      	nop
 80004c6:	b003      	add	sp, #12
 80004c8:	f85d fb04 	ldr.w	pc, [sp], #4
 80004cc:	40021000 	.word	0x40021000

080004d0 <TIM6_DAC_IRQHandler>:
 80004d0:	b508      	push	{r3, lr}
 80004d2:	4b0f      	ldr	r3, [pc, #60]	; (8000510 <TIM6_DAC_IRQHandler+0x40>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	009b      	lsls	r3, r3, #2
 80004d8:	4a0e      	ldr	r2, [pc, #56]	; (8000514 <TIM6_DAC_IRQHandler+0x44>)
 80004da:	4413      	add	r3, r2
 80004dc:	4618      	mov	r0, r3
 80004de:	f7ff ff77 	bl	80003d0 <right_motor_update>
 80004e2:	4b0b      	ldr	r3, [pc, #44]	; (8000510 <TIM6_DAC_IRQHandler+0x40>)
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	3301      	adds	r3, #1
 80004e8:	4a09      	ldr	r2, [pc, #36]	; (8000510 <TIM6_DAC_IRQHandler+0x40>)
 80004ea:	6013      	str	r3, [r2, #0]
 80004ec:	4b08      	ldr	r3, [pc, #32]	; (8000510 <TIM6_DAC_IRQHandler+0x40>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	2b04      	cmp	r3, #4
 80004f2:	d102      	bne.n	80004fa <TIM6_DAC_IRQHandler+0x2a>
 80004f4:	4b06      	ldr	r3, [pc, #24]	; (8000510 <TIM6_DAC_IRQHandler+0x40>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	601a      	str	r2, [r3, #0]
 80004fa:	4b07      	ldr	r3, [pc, #28]	; (8000518 <TIM6_DAC_IRQHandler+0x48>)
 80004fc:	691b      	ldr	r3, [r3, #16]
 80004fe:	4a06      	ldr	r2, [pc, #24]	; (8000518 <TIM6_DAC_IRQHandler+0x48>)
 8000500:	f023 0301 	bic.w	r3, r3, #1
 8000504:	6113      	str	r3, [r2, #16]
 8000506:	4b04      	ldr	r3, [pc, #16]	; (8000518 <TIM6_DAC_IRQHandler+0x48>)
 8000508:	691b      	ldr	r3, [r3, #16]
 800050a:	bf00      	nop
 800050c:	bd08      	pop	{r3, pc}
 800050e:	bf00      	nop
 8000510:	20000004 	.word	0x20000004
 8000514:	08000880 	.word	0x08000880
 8000518:	40001000 	.word	0x40001000
 800051c:	00000000 	.word	0x00000000

08000520 <TIM7_IRQHandler>:
 8000520:	b508      	push	{r3, lr}
 8000522:	4b0f      	ldr	r3, [pc, #60]	; (8000560 <TIM7_IRQHandler+0x40>)
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	009b      	lsls	r3, r3, #2
 8000528:	4a0e      	ldr	r2, [pc, #56]	; (8000564 <TIM7_IRQHandler+0x44>)
 800052a:	4413      	add	r3, r2
 800052c:	4618      	mov	r0, r3
 800052e:	f7ff ff8f 	bl	8000450 <left_motor_update>
 8000532:	4b0b      	ldr	r3, [pc, #44]	; (8000560 <TIM7_IRQHandler+0x40>)
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	3301      	adds	r3, #1
 8000538:	4a09      	ldr	r2, [pc, #36]	; (8000560 <TIM7_IRQHandler+0x40>)
 800053a:	6013      	str	r3, [r2, #0]
 800053c:	4b08      	ldr	r3, [pc, #32]	; (8000560 <TIM7_IRQHandler+0x40>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	2b04      	cmp	r3, #4
 8000542:	d102      	bne.n	800054a <TIM7_IRQHandler+0x2a>
 8000544:	4b06      	ldr	r3, [pc, #24]	; (8000560 <TIM7_IRQHandler+0x40>)
 8000546:	2200      	movs	r2, #0
 8000548:	601a      	str	r2, [r3, #0]
 800054a:	4b07      	ldr	r3, [pc, #28]	; (8000568 <TIM7_IRQHandler+0x48>)
 800054c:	691b      	ldr	r3, [r3, #16]
 800054e:	4a06      	ldr	r2, [pc, #24]	; (8000568 <TIM7_IRQHandler+0x48>)
 8000550:	f023 0301 	bic.w	r3, r3, #1
 8000554:	6113      	str	r3, [r2, #16]
 8000556:	4b04      	ldr	r3, [pc, #16]	; (8000568 <TIM7_IRQHandler+0x48>)
 8000558:	691b      	ldr	r3, [r3, #16]
 800055a:	bf00      	nop
 800055c:	bd08      	pop	{r3, pc}
 800055e:	bf00      	nop
 8000560:	20000008 	.word	0x20000008
 8000564:	08000880 	.word	0x08000880
 8000568:	40001400 	.word	0x40001400
 800056c:	00000000 	.word	0x00000000

08000570 <LL_RCC_HSE_EnableBypass>:
 8000570:	4b03      	ldr	r3, [pc, #12]	; (8000580 <LL_RCC_HSE_EnableBypass+0x10>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	4a02      	ldr	r2, [pc, #8]	; (8000580 <LL_RCC_HSE_EnableBypass+0x10>)
 8000576:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800057a:	6013      	str	r3, [r2, #0]
 800057c:	bf00      	nop
 800057e:	4770      	bx	lr
 8000580:	40023800 	.word	0x40023800
	...

08000590 <LL_RCC_HSE_Enable>:
 8000590:	4b03      	ldr	r3, [pc, #12]	; (80005a0 <LL_RCC_HSE_Enable+0x10>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a02      	ldr	r2, [pc, #8]	; (80005a0 <LL_RCC_HSE_Enable+0x10>)
 8000596:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800059a:	6013      	str	r3, [r2, #0]
 800059c:	bf00      	nop
 800059e:	4770      	bx	lr
 80005a0:	40023800 	.word	0x40023800
	...

080005b0 <LL_RCC_HSE_IsReady>:
 80005b0:	4b05      	ldr	r3, [pc, #20]	; (80005c8 <LL_RCC_HSE_IsReady+0x18>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005b8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80005bc:	bf0c      	ite	eq
 80005be:	2301      	moveq	r3, #1
 80005c0:	2300      	movne	r3, #0
 80005c2:	b2db      	uxtb	r3, r3
 80005c4:	4618      	mov	r0, r3
 80005c6:	4770      	bx	lr
 80005c8:	40023800 	.word	0x40023800
 80005cc:	00000000 	.word	0x00000000

080005d0 <LL_RCC_SetSysClkSource>:
 80005d0:	b082      	sub	sp, #8
 80005d2:	9001      	str	r0, [sp, #4]
 80005d4:	4b05      	ldr	r3, [pc, #20]	; (80005ec <LL_RCC_SetSysClkSource+0x1c>)
 80005d6:	689b      	ldr	r3, [r3, #8]
 80005d8:	f023 0203 	bic.w	r2, r3, #3
 80005dc:	4903      	ldr	r1, [pc, #12]	; (80005ec <LL_RCC_SetSysClkSource+0x1c>)
 80005de:	9b01      	ldr	r3, [sp, #4]
 80005e0:	4313      	orrs	r3, r2
 80005e2:	608b      	str	r3, [r1, #8]
 80005e4:	bf00      	nop
 80005e6:	b002      	add	sp, #8
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop
 80005ec:	40023800 	.word	0x40023800

080005f0 <LL_RCC_GetSysClkSource>:
 80005f0:	4b02      	ldr	r3, [pc, #8]	; (80005fc <LL_RCC_GetSysClkSource+0xc>)
 80005f2:	689b      	ldr	r3, [r3, #8]
 80005f4:	f003 030c 	and.w	r3, r3, #12
 80005f8:	4618      	mov	r0, r3
 80005fa:	4770      	bx	lr
 80005fc:	40023800 	.word	0x40023800

08000600 <LL_RCC_SetAHBPrescaler>:
 8000600:	b082      	sub	sp, #8
 8000602:	9001      	str	r0, [sp, #4]
 8000604:	4b05      	ldr	r3, [pc, #20]	; (800061c <LL_RCC_SetAHBPrescaler+0x1c>)
 8000606:	689b      	ldr	r3, [r3, #8]
 8000608:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800060c:	4903      	ldr	r1, [pc, #12]	; (800061c <LL_RCC_SetAHBPrescaler+0x1c>)
 800060e:	9b01      	ldr	r3, [sp, #4]
 8000610:	4313      	orrs	r3, r2
 8000612:	608b      	str	r3, [r1, #8]
 8000614:	bf00      	nop
 8000616:	b002      	add	sp, #8
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop
 800061c:	40023800 	.word	0x40023800

08000620 <LL_RCC_SetAPB1Prescaler>:
 8000620:	b082      	sub	sp, #8
 8000622:	9001      	str	r0, [sp, #4]
 8000624:	4b05      	ldr	r3, [pc, #20]	; (800063c <LL_RCC_SetAPB1Prescaler+0x1c>)
 8000626:	689b      	ldr	r3, [r3, #8]
 8000628:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800062c:	4903      	ldr	r1, [pc, #12]	; (800063c <LL_RCC_SetAPB1Prescaler+0x1c>)
 800062e:	9b01      	ldr	r3, [sp, #4]
 8000630:	4313      	orrs	r3, r2
 8000632:	608b      	str	r3, [r1, #8]
 8000634:	bf00      	nop
 8000636:	b002      	add	sp, #8
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop
 800063c:	40023800 	.word	0x40023800

08000640 <LL_RCC_SetAPB2Prescaler>:
 8000640:	b082      	sub	sp, #8
 8000642:	9001      	str	r0, [sp, #4]
 8000644:	4b05      	ldr	r3, [pc, #20]	; (800065c <LL_RCC_SetAPB2Prescaler+0x1c>)
 8000646:	689b      	ldr	r3, [r3, #8]
 8000648:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800064c:	4903      	ldr	r1, [pc, #12]	; (800065c <LL_RCC_SetAPB2Prescaler+0x1c>)
 800064e:	9b01      	ldr	r3, [sp, #4]
 8000650:	4313      	orrs	r3, r2
 8000652:	608b      	str	r3, [r1, #8]
 8000654:	bf00      	nop
 8000656:	b002      	add	sp, #8
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop
 800065c:	40023800 	.word	0x40023800

08000660 <LL_RCC_PLL_Enable>:
 8000660:	4b03      	ldr	r3, [pc, #12]	; (8000670 <LL_RCC_PLL_Enable+0x10>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4a02      	ldr	r2, [pc, #8]	; (8000670 <LL_RCC_PLL_Enable+0x10>)
 8000666:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800066a:	6013      	str	r3, [r2, #0]
 800066c:	bf00      	nop
 800066e:	4770      	bx	lr
 8000670:	40023800 	.word	0x40023800
	...

08000680 <LL_RCC_PLL_IsReady>:
 8000680:	4b05      	ldr	r3, [pc, #20]	; (8000698 <LL_RCC_PLL_IsReady+0x18>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000688:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800068c:	bf0c      	ite	eq
 800068e:	2301      	moveq	r3, #1
 8000690:	2300      	movne	r3, #0
 8000692:	b2db      	uxtb	r3, r3
 8000694:	4618      	mov	r0, r3
 8000696:	4770      	bx	lr
 8000698:	40023800 	.word	0x40023800
 800069c:	00000000 	.word	0x00000000

080006a0 <LL_RCC_PLL_ConfigDomain_SYS>:
 80006a0:	b084      	sub	sp, #16
 80006a2:	9003      	str	r0, [sp, #12]
 80006a4:	9102      	str	r1, [sp, #8]
 80006a6:	9201      	str	r2, [sp, #4]
 80006a8:	9300      	str	r3, [sp, #0]
 80006aa:	4b0c      	ldr	r3, [pc, #48]	; (80006dc <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 80006ac:	685a      	ldr	r2, [r3, #4]
 80006ae:	4b0c      	ldr	r3, [pc, #48]	; (80006e0 <LL_RCC_PLL_ConfigDomain_SYS+0x40>)
 80006b0:	4013      	ands	r3, r2
 80006b2:	9903      	ldr	r1, [sp, #12]
 80006b4:	9a02      	ldr	r2, [sp, #8]
 80006b6:	4311      	orrs	r1, r2
 80006b8:	9a01      	ldr	r2, [sp, #4]
 80006ba:	0192      	lsls	r2, r2, #6
 80006bc:	430a      	orrs	r2, r1
 80006be:	4907      	ldr	r1, [pc, #28]	; (80006dc <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 80006c0:	4313      	orrs	r3, r2
 80006c2:	604b      	str	r3, [r1, #4]
 80006c4:	4b05      	ldr	r3, [pc, #20]	; (80006dc <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 80006c6:	685b      	ldr	r3, [r3, #4]
 80006c8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80006cc:	4903      	ldr	r1, [pc, #12]	; (80006dc <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 80006ce:	9b00      	ldr	r3, [sp, #0]
 80006d0:	4313      	orrs	r3, r2
 80006d2:	604b      	str	r3, [r1, #4]
 80006d4:	bf00      	nop
 80006d6:	b004      	add	sp, #16
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	40023800 	.word	0x40023800
 80006e0:	ffbf8000 	.word	0xffbf8000
	...

080006f0 <LL_FLASH_SetLatency>:
 80006f0:	b082      	sub	sp, #8
 80006f2:	9001      	str	r0, [sp, #4]
 80006f4:	4b05      	ldr	r3, [pc, #20]	; (800070c <LL_FLASH_SetLatency+0x1c>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	f023 020f 	bic.w	r2, r3, #15
 80006fc:	4903      	ldr	r1, [pc, #12]	; (800070c <LL_FLASH_SetLatency+0x1c>)
 80006fe:	9b01      	ldr	r3, [sp, #4]
 8000700:	4313      	orrs	r3, r2
 8000702:	600b      	str	r3, [r1, #0]
 8000704:	bf00      	nop
 8000706:	b002      	add	sp, #8
 8000708:	4770      	bx	lr
 800070a:	bf00      	nop
 800070c:	40023c00 	.word	0x40023c00

08000710 <SystemClock_Config>:
 8000710:	b508      	push	{r3, lr}
 8000712:	f7ff ff2d 	bl	8000570 <LL_RCC_HSE_EnableBypass>
 8000716:	f7ff ff3b 	bl	8000590 <LL_RCC_HSE_Enable>
 800071a:	bf00      	nop
 800071c:	f7ff ff48 	bl	80005b0 <LL_RCC_HSE_IsReady>
 8000720:	4603      	mov	r3, r0
 8000722:	2b01      	cmp	r3, #1
 8000724:	d1fa      	bne.n	800071c <SystemClock_Config+0xc>
 8000726:	2005      	movs	r0, #5
 8000728:	f7ff ffe2 	bl	80006f0 <LL_FLASH_SetLatency>
 800072c:	2300      	movs	r3, #0
 800072e:	f44f 72a8 	mov.w	r2, #336	; 0x150
 8000732:	2118      	movs	r1, #24
 8000734:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8000738:	f7ff ffb2 	bl	80006a0 <LL_RCC_PLL_ConfigDomain_SYS>
 800073c:	f7ff ff90 	bl	8000660 <LL_RCC_PLL_Enable>
 8000740:	bf00      	nop
 8000742:	f7ff ff9d 	bl	8000680 <LL_RCC_PLL_IsReady>
 8000746:	4603      	mov	r3, r0
 8000748:	2b01      	cmp	r3, #1
 800074a:	d1fa      	bne.n	8000742 <SystemClock_Config+0x32>
 800074c:	2000      	movs	r0, #0
 800074e:	f7ff ff57 	bl	8000600 <LL_RCC_SetAHBPrescaler>
 8000752:	2002      	movs	r0, #2
 8000754:	f7ff ff3c 	bl	80005d0 <LL_RCC_SetSysClkSource>
 8000758:	bf00      	nop
 800075a:	f7ff ff49 	bl	80005f0 <LL_RCC_GetSysClkSource>
 800075e:	4603      	mov	r3, r0
 8000760:	2b08      	cmp	r3, #8
 8000762:	d1fa      	bne.n	800075a <SystemClock_Config+0x4a>
 8000764:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8000768:	f7ff ff5a 	bl	8000620 <LL_RCC_SetAPB1Prescaler>
 800076c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000770:	f7ff ff66 	bl	8000640 <LL_RCC_SetAPB2Prescaler>
 8000774:	4b02      	ldr	r3, [pc, #8]	; (8000780 <SystemClock_Config+0x70>)
 8000776:	4a03      	ldr	r2, [pc, #12]	; (8000784 <SystemClock_Config+0x74>)
 8000778:	601a      	str	r2, [r3, #0]
 800077a:	bf00      	nop
 800077c:	bd08      	pop	{r3, pc}
 800077e:	bf00      	nop
 8000780:	20000000 	.word	0x20000000
 8000784:	0a037a00 	.word	0x0a037a00
	...

08000790 <SystemInit>:
 8000790:	4b11      	ldr	r3, [pc, #68]	; (80007d8 <SystemInit+0x48>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	4a10      	ldr	r2, [pc, #64]	; (80007d8 <SystemInit+0x48>)
 8000796:	f043 0301 	orr.w	r3, r3, #1
 800079a:	6013      	str	r3, [r2, #0]
 800079c:	4b0e      	ldr	r3, [pc, #56]	; (80007d8 <SystemInit+0x48>)
 800079e:	2200      	movs	r2, #0
 80007a0:	609a      	str	r2, [r3, #8]
 80007a2:	4b0d      	ldr	r3, [pc, #52]	; (80007d8 <SystemInit+0x48>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	4a0c      	ldr	r2, [pc, #48]	; (80007d8 <SystemInit+0x48>)
 80007a8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80007ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007b0:	6013      	str	r3, [r2, #0]
 80007b2:	4b09      	ldr	r3, [pc, #36]	; (80007d8 <SystemInit+0x48>)
 80007b4:	4a09      	ldr	r2, [pc, #36]	; (80007dc <SystemInit+0x4c>)
 80007b6:	605a      	str	r2, [r3, #4]
 80007b8:	4b07      	ldr	r3, [pc, #28]	; (80007d8 <SystemInit+0x48>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	4a06      	ldr	r2, [pc, #24]	; (80007d8 <SystemInit+0x48>)
 80007be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80007c2:	6013      	str	r3, [r2, #0]
 80007c4:	4b04      	ldr	r3, [pc, #16]	; (80007d8 <SystemInit+0x48>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	60da      	str	r2, [r3, #12]
 80007ca:	4b05      	ldr	r3, [pc, #20]	; (80007e0 <SystemInit+0x50>)
 80007cc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80007d0:	609a      	str	r2, [r3, #8]
 80007d2:	bf00      	nop
 80007d4:	4770      	bx	lr
 80007d6:	bf00      	nop
 80007d8:	40023800 	.word	0x40023800
 80007dc:	24003010 	.word	0x24003010
 80007e0:	e000ed00 	.word	0xe000ed00

080007e4 <Reset_Handler>:
 80007e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800081c <LoopFillZerobss+0x14>
 80007e8:	2100      	movs	r1, #0
 80007ea:	e003      	b.n	80007f4 <LoopCopyDataInit>

080007ec <CopyDataInit>:
 80007ec:	4b0c      	ldr	r3, [pc, #48]	; (8000820 <LoopFillZerobss+0x18>)
 80007ee:	585b      	ldr	r3, [r3, r1]
 80007f0:	5043      	str	r3, [r0, r1]
 80007f2:	3104      	adds	r1, #4

080007f4 <LoopCopyDataInit>:
 80007f4:	480b      	ldr	r0, [pc, #44]	; (8000824 <LoopFillZerobss+0x1c>)
 80007f6:	4b0c      	ldr	r3, [pc, #48]	; (8000828 <LoopFillZerobss+0x20>)
 80007f8:	1842      	adds	r2, r0, r1
 80007fa:	429a      	cmp	r2, r3
 80007fc:	d3f6      	bcc.n	80007ec <CopyDataInit>
 80007fe:	4a0b      	ldr	r2, [pc, #44]	; (800082c <LoopFillZerobss+0x24>)
 8000800:	e002      	b.n	8000808 <LoopFillZerobss>

08000802 <FillZerobss>:
 8000802:	2300      	movs	r3, #0
 8000804:	f842 3b04 	str.w	r3, [r2], #4

08000808 <LoopFillZerobss>:
 8000808:	4b09      	ldr	r3, [pc, #36]	; (8000830 <LoopFillZerobss+0x28>)
 800080a:	429a      	cmp	r2, r3
 800080c:	d3f9      	bcc.n	8000802 <FillZerobss>
 800080e:	f7ff ffbf 	bl	8000790 <SystemInit>
 8000812:	f000 f811 	bl	8000838 <__libc_init_array>
 8000816:	f7ff fcc3 	bl	80001a0 <main>
 800081a:	4770      	bx	lr
 800081c:	20020000 	.word	0x20020000
 8000820:	08000890 	.word	0x08000890
 8000824:	20000000 	.word	0x20000000
 8000828:	20000004 	.word	0x20000004
 800082c:	20000004 	.word	0x20000004
 8000830:	2000000c 	.word	0x2000000c

08000834 <ADC_IRQHandler>:
 8000834:	e7fe      	b.n	8000834 <ADC_IRQHandler>
	...

08000838 <__libc_init_array>:
 8000838:	b570      	push	{r4, r5, r6, lr}
 800083a:	4e0d      	ldr	r6, [pc, #52]	; (8000870 <__libc_init_array+0x38>)
 800083c:	4d0d      	ldr	r5, [pc, #52]	; (8000874 <__libc_init_array+0x3c>)
 800083e:	1b76      	subs	r6, r6, r5
 8000840:	10b6      	asrs	r6, r6, #2
 8000842:	d006      	beq.n	8000852 <__libc_init_array+0x1a>
 8000844:	2400      	movs	r4, #0
 8000846:	3401      	adds	r4, #1
 8000848:	f855 3b04 	ldr.w	r3, [r5], #4
 800084c:	4798      	blx	r3
 800084e:	42a6      	cmp	r6, r4
 8000850:	d1f9      	bne.n	8000846 <__libc_init_array+0xe>
 8000852:	4e09      	ldr	r6, [pc, #36]	; (8000878 <__libc_init_array+0x40>)
 8000854:	4d09      	ldr	r5, [pc, #36]	; (800087c <__libc_init_array+0x44>)
 8000856:	1b76      	subs	r6, r6, r5
 8000858:	f7ff fc9a 	bl	8000190 <_init>
 800085c:	10b6      	asrs	r6, r6, #2
 800085e:	d006      	beq.n	800086e <__libc_init_array+0x36>
 8000860:	2400      	movs	r4, #0
 8000862:	3401      	adds	r4, #1
 8000864:	f855 3b04 	ldr.w	r3, [r5], #4
 8000868:	4798      	blx	r3
 800086a:	42a6      	cmp	r6, r4
 800086c:	d1f9      	bne.n	8000862 <__libc_init_array+0x2a>
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	08000890 	.word	0x08000890
 8000874:	08000890 	.word	0x08000890
 8000878:	08000890 	.word	0x08000890
 800087c:	08000890 	.word	0x08000890
