#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Oct 26 20:22:45 2023
# Process ID: 19932
# Current directory: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5640 D:\_Code\verilog\interface_lab\RVfpga_SoC_lab4\RVfpga_SoC.xpr
# Log file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab4/vivado.log
# Journal file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/_Code/verilog/interface_lab/RVfpga_SoC_lab4/RVfpga_SoC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/_Code/verilog/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/_Download/vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 848.043 ; gain = 181.777
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 26 20:23:13 2023...
