// R5

/* Definitions for peripheral OCTOPOS_MAILBOX_1WRI_0 */
#define XPAR_OCTOPOS_MAILBOX_1WRI_0_BASEADDR 0xA0000000
#define XPAR_OCTOPOS_MAILBOX_1WRI_0_HIGHADDR 0xA0000FFF


/* Definitions for peripheral OCTOPOS_MAILBOX_3WRI_0 */
#define XPAR_OCTOPOS_MAILBOX_3WRI_0_BASEADDR 0xA0001000
#define XPAR_OCTOPOS_MAILBOX_3WRI_0_HIGHADDR 0xA0001FFF


/* Definitions for peripheral OCTOPOS_MAILBOX_3WRI_1 */
#define XPAR_OCTOPOS_MAILBOX_3WRI_1_BASEADDR 0xA0033000
#define XPAR_OCTOPOS_MAILBOX_3WRI_1_HIGHADDR 0xA0033FFF


/* Definitions for peripheral OCTOPOS_MAILBOX_3WRI_2 */
#define XPAR_OCTOPOS_MAILBOX_3WRI_2_BASEADDR 0xA0035000
#define XPAR_OCTOPOS_MAILBOX_3WRI_2_HIGHADDR 0xA0035FFF


// MB 0,1


/* Definitions for peripheral OCTOPOS_MAILBOX_1WRI_0 */
#define XPAR_OCTOPOS_MAILBOX_1WRI_0_BASEADDR 0x44A00000
#define XPAR_OCTOPOS_MAILBOX_1WRI_0_HIGHADDR 0x44A00FFF



// MB 2, 3


/* Definitions for peripheral OCTOPOS_MAILBOX_1WRI_0 */
#define XPAR_OCTOPOS_MAILBOX_1WRI_0_BASEADDR 0x44A00000
#define XPAR_OCTOPOS_MAILBOX_1WRI_0_HIGHADDR 0x44A00FFF


/* Definitions for peripheral OCTOPOS_MAILBOX_3WRI_0 */
#define XPAR_OCTOPOS_MAILBOX_3WRI_0_BASEADDR 0x44A10000
#define XPAR_OCTOPOS_MAILBOX_3WRI_0_HIGHADDR 0x44A10FFF


/* Definitions for peripheral OCTOPOS_MAILBOX_3WRI_1 */
#define XPAR_OCTOPOS_MAILBOX_3WRI_1_BASEADDR 0x44A20000
#define XPAR_OCTOPOS_MAILBOX_3WRI_1_HIGHADDR 0x44A20FFF


/* Definitions for peripheral OCTOPOS_MAILBOX_3WRI_2 */
#define XPAR_OCTOPOS_MAILBOX_3WRI_2_BASEADDR 0x44A30000
#define XPAR_OCTOPOS_MAILBOX_3WRI_2_HIGHADDR 0x44A30FFF




