LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY dec5to32 IS
    PORT (
        w  : IN  STD_LOGIC_VECTOR(4 DOWNTO 0);
        En : IN  STD_LOGIC;
        y  : OUT STD_LOGIC_VECTOR(0 TO 31)
    );
END dec5to32;

ARCHITECTURE Structure OF dec5to32 IS

    COMPONENT dec2to4
        PORT (
            w  : IN  STD_LOGIC_VECTOR(1 DOWNTO 0);
            En : IN  STD_LOGIC;
            y  : OUT STD_LOGIC_VECTOR(0 TO 3)
        );
    END COMPONENT;

    COMPONENT dec4to16
        PORT (
            w  : IN  STD_LOGIC_VECTOR(3 DOWNTO 0);
            En : IN  STD_LOGIC;
            y  : OUT STD_LOGIC_VECTOR(0 TO 15)
        );
    END COMPONENT;

    SIGNAL m : STD_LOGIC_VECTOR(0 TO 3);

BEGIN
   
    G0 : for i in 0 to 3 generate
        dec_ri : dec4to16 port map (w(2 downto 0),m(i),y(i*8 to i*8+7));

    end generate;
    G2 : dec2to4 
    PORT MAP (w(4 DOWNTO 3), En, m);
        

end Structure;