[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~MyModule|MyModule>io_out3",
    "sources":[
      "~MyModule|MyModule>io_in1"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]