Starting simulation at Fri May 16 18:33:31 +03 2025
ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script 'E:/XILINX/Vivado/2023.2/scripts/Vivado_init.tcl'
source run_sim.tcl -notrace
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/XILINX/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 467.062 ; gain = 190.660
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/RISCV_PROJE/Hornet_RISC-V/HornetRISCV-vivado/HornetRISCV-vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/XILINX/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/XILINX/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/Documents/RISCV_PROJE/Hornet_RISC-V/HornetRISCV-vivado/HornetRISCV-vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'barebones_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/RISCV_PROJE/Hornet_RISC-V/HornetRISCV-vivado/HornetRISCV-vivado.sim/sim_1/behav/xsim/instruction.data'
INFO: [SIM-utils-43] Exported 'D:/Documents/RISCV_PROJE/Hornet_RISC-V/HornetRISCV-vivado/HornetRISCV-vivado.sim/sim_1/behav/xsim/instruction.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/RISCV_PROJE/Hornet_RISC-V/HornetRISCV-vivado/HornetRISCV-vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj barebones_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/RISCV_PROJE/Hornet_RISC-V/HornetRISCV-vivado/HornetRISCV-vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/XILINX/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/RISCV_PROJE/Hornet_RISC-V/HornetRISCV-vivado/HornetRISCV-vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "barebones_top_tb_behav -key {Behavioral:sim_1:Functional:barebones_top_tb} -tclbatch {barebones_top_tb.tcl} -view {{D:/Documents/RISCV_PROJE/Hornet_RISC-V/HornetRISCV-vivado/HornetRISCV-vivado.srcs/sim_1/imports/Hornet RISC-V/HornetRISCV-vivado/barebones_top_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/Documents/RISCV_PROJE/Hornet_RISC-V/HornetRISCV-vivado/HornetRISCV-vivado.srcs/sim_1/imports/Hornet RISC-V/HornetRISCV-vivado/barebones_top_tb_behav.wcfg}
source barebones_top_tb.tcl
INFO: [USF-XSim-96] XSim completed. Design snapshot 'barebones_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 489.168 ; gain = 22.105
INFO: [Common 17-206] Exiting Vivado at Fri May 16 18:33:49 2025...
Simulation completed successfully
