Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Aug  2 13:28:32 2022
| Host         : LAPTOP-ISQIQK2U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file GULF_Eval_Board_top_control_sets_placed.rpt
| Design       : GULF_Eval_Board_top
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   392 |
| Unused register locations in slices containing registers |   474 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           13 |
|      4 |           12 |
|      6 |           10 |
|      8 |           30 |
|     10 |            4 |
|     12 |           10 |
|     14 |            7 |
|    16+ |          306 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2518 |          354 |
| No           | No                    | Yes                    |             374 |           67 |
| No           | Yes                   | No                     |            1636 |          271 |
| Yes          | No                    | No                     |            2182 |          273 |
| Yes          | No                    | Yes                    |           16844 |         3572 |
| Yes          | Yes                   | No                     |            2428 |          353 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                         |                                                                                                                    Enable Signal                                                                                                                   |                                                                                                                      Set/Reset Signal                                                                                                                     | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                      |                1 |              2 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                      |                1 |              2 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                   |                1 |              2 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                               | mem_debuig/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                             |                1 |              2 |
|  clk_i_IBUF_BUFG                                             | start_i_IBUF                                                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |                1 |              2 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                      |                1 |              2 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                     |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                               |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                      |                1 |              2 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                               | mem_debuig/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                             |                1 |              2 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                  | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                    |                1 |              2 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                 | mem_debuig/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                           |                1 |              2 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                2 |              4 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | mem_debuig/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                         |                1 |              4 |
|  clk_i_IBUF_BUFG                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                           |                1 |              4 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                         | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                       |                                                                                                                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                          |                1 |              4 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                1 |              4 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                          |                1 |              4 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                               |                1 |              4 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                       |                                                                                                                                                                                                                                                           |                1 |              4 |
|  clk_i_IBUF_BUFG                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                       |                                                                                                                                                                                                                                                           |                1 |              6 |
|  clk_i_IBUF_BUFG                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                       |                                                                                                                                                                                                                                                           |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                   |                1 |              6 |
|  clk_i_IBUF_BUFG                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                            |                                                                                                                                                                                                                                                           |                3 |              6 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                   |                1 |              6 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                   |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                  |                                                                                                                                                                                                                                                           |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                   |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                               |                1 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                   |                2 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                        | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                                   |                1 |              8 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | mem_debuig/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                  |                1 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                1 |              8 |
|  clk_div_parallel/clock_out_BUFG                             | u_eval_fw/adr_fsm/FSM_onehot_state_s[3]_i_1_n_0                                                                                                                                                                                                    | rst_i_IBUF                                                                                                                                                                                                                                                |                1 |              8 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | mem_debuig/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                             |                1 |              8 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | mem_debuig/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                             |                1 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                            |                1 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                    |                1 |              8 |
|  clk_div_parallel/clock_out_BUFG                             |                                                                                                                                                                                                                                                    | u_eval_fw/commalink/SR[0]                                                                                                                                                                                                                                 |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                                    |                1 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                             | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                    |                1 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                          | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                     |                2 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                 |                2 |              8 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | mem_debuig/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                             |                1 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                 |                3 |              8 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                      | mem_debuig/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                               |                1 |              8 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | u_eval_fw/commalink/count_10/cnt_v[3]_i_2_n_0                                                                                                                                                                                                             |                1 |              8 |
|  clk_i_IBUF_BUFG                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                    |                                                                                                                                                                                                                                                           |                4 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                        |                2 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[0]                                                                                         |                                                                                                                                                                                                                                                           |                2 |              8 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | mem_debuig/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                             |                1 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                  | u_dut/GULF_Eval_Board_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                            |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                                  |                2 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                              |                1 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                              | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                1 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                             | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                    |                1 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                       | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                   |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                       |                                                                                                                                                                                                                                                           |                1 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                |                2 |             10 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | mem_debuig/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                                                       |                1 |             10 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                 |                4 |             10 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                           | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                               |                2 |             12 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                3 |             12 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                             | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                3 |             12 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                       |                2 |             12 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                           | u_dut/GULF_Eval_Board_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                           |                1 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                              |                1 |             12 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | mem_debuig/U0/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                               |                1 |             12 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                             | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                2 |             12 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                  |                1 |             12 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                    |                2 |             12 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | mem_debuig/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                    |                2 |             14 |
|  clk_div_parallel/clock_out_BUFG                             | u_eval_fw/adr_fsm/commalink/p_0_in                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                           |                1 |             14 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                3 |             14 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                            | mem_debuig/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                  |                2 |             14 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                         | mem_debuig/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                  |                2 |             14 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[6]_i_2_n_0                                                             | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[6]_i_1_n_0                                                                    |                2 |             14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                               |                2 |             14 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                3 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                      | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                    |                2 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                      | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                      |                3 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                             | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                      | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                4 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg6[1]_i_1_n_0                                                                                                                                             | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                3 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                      | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                             | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  clk_i_IBUF_BUFG                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                   |                3 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                       | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                2 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                4 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  clk_div_parallel/clock_out_BUFG                             | u_eval_fw/p_1_in[23]                                                                                                                                                                                                                               | u_eval_fw/commalink/SR[0]                                                                                                                                                                                                                                 |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg2[6]_i_1_n_0                                                                                                                                             | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  clk_div_parallel/clock_out_BUFG                             | u_eval_fw/p_1_in[15]                                                                                                                                                                                                                               | u_eval_fw/commalink/SR[0]                                                                                                                                                                                                                                 |                2 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                           | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                   |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                             |                1 |             16 |
|  clk_div_parallel/clock_out_BUFG                             | u_eval_fw/word_pack_s[7]_i_1_n_0                                                                                                                                                                                                                   | u_eval_fw/commalink/SR[0]                                                                                                                                                                                                                                 |                1 |             16 |
|  clk_div_parallel/clock_out_BUFG                             | u_eval_fw/U_Decode8b10b/E[0]                                                                                                                                                                                                                       | u_eval_fw/commalink/SR[0]                                                                                                                                                                                                                                 |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                        | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                          |                3 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                3 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                3 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                               | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                   |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                             | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                   |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                        |                2 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                3 |             18 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                2 |             18 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                     | mem_debuig/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                            |                2 |             18 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                       | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                          |                3 |             18 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                3 |             20 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                3 |             20 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                3 |             20 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                3 |             20 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                2 |             20 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                2 |             20 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/commalink/count_10/reg_o_reg[0][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |                3 |             20 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                             | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                         |                4 |             20 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                   |                2 |             20 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/commalink/count_10/E[0]                                                                                                                                                                                                                  | rst_i_IBUF                                                                                                                                                                                                                                                |                3 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                             |                2 |             20 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                4 |             20 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                2 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                3 |             20 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                   |                5 |             20 |
|  clk_div_parallel/clock_out_BUFG                             |                                                                                                                                                                                                                                                    | rst_i_IBUF                                                                                                                                                                                                                                                |                5 |             20 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                         |                3 |             22 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | mem_debuig/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                       |                2 |             22 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                           |                4 |             24 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                        |                                                                                                                                                                                                                                                           |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                    |                3 |             24 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                             |                                                                                                                                                                                                                                                           |                6 |             24 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                           |                2 |             24 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                        | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                         |                4 |             24 |
|  clk_i_IBUF_BUFG                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                    |                2 |             24 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | mem_debuig/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                       |                4 |             24 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                       |                5 |             26 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[12]                                                                                                                                                  | mem_debuig/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[0]                                                                                                                                                        |                4 |             26 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                        | mem_debuig/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                         |                4 |             26 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                3 |             26 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                2 |             26 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                    |                                                                                                                                                                                                                                                           |                4 |             26 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                                           |                2 |             28 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                                           |                2 |             28 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                 |                9 |             30 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | mem_debuig/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]                                                                                                                                                                                |                6 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                           |                2 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0]            |                                                                                                                                                                                                                                                           |                3 |             32 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                           |                4 |             32 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                           |                5 |             32 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                           |                4 |             32 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                           |                4 |             32 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                           |                3 |             32 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |                3 |             32 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                    |                4 |             32 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                           |                5 |             32 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                           |                3 |             32 |
|  clk_i_IBUF_BUFG                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                          |                                                                                                                                                                                                                                                           |                5 |             32 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                5 |             32 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                           |                3 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                    |                4 |             32 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                8 |             32 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                           |                4 |             32 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |                6 |             32 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                           |                4 |             32 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                           |                4 |             32 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |                3 |             32 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                           |                5 |             32 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                           |                6 |             32 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                        |                                                                                                                                                                                                                                                           |                3 |             32 |
|  clk_div_parallel/clock_out_BUFG                             | u_eval_fw/proc_start_s                                                                                                                                                                                                                             | u_eval_fw/commalink/clear                                                                                                                                                                                                                                 |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                          |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                          |                2 |             32 |
|  clk_i_IBUF_BUFG                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                5 |             34 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                4 |             34 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                6 |             34 |
|  clk_i_IBUF_BUFG                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                5 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                    |                5 |             36 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                            |                7 |             36 |
|  clk_i_IBUF_BUFG                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                3 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                3 |             36 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                    |                4 |             36 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                           |               10 |             40 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                        |                                                                                                                                                                                                                                                           |                6 |             40 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | rst_i_IBUF                                                                                                                                                                                                                                                |                9 |             44 |
|  clk_i_IBUF_BUFG                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                          |                                                                                                                                                                                                                                                           |                3 |             48 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                               | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                         |                8 |             48 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                          |                                                                                                                                                                                                                                                           |                3 |             48 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                        |                                                                                                                                                                                                                                                           |                6 |             48 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                           | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                       |               12 |             50 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                8 |             50 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                8 |             50 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |               12 |             54 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                4 |             56 |
|  clk_i_IBUF_BUFG                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                8 |             56 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                9 |             60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                    |                7 |             62 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                         |                                                                                                                                                                                                                                                           |                8 |             64 |
|  clk_div_parallel/clock_out_BUFG                             | u_eval_fw/adr_fsm/ro_tmp_s_0                                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |                6 |             64 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                          | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |               11 |             64 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 |                                                                                                                                                                                                                                                           |                6 |             64 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |               20 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                               |                9 |             64 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                         | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                8 |             64 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 |                                                                                                                                                                                                                                                           |                6 |             64 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en          | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                7 |             64 |
|  clk_div_parallel/clock_out_BUFG                             | u_eval_fw/RO_counter                                                                                                                                                                                                                               | u_eval_fw/commalink/clear                                                                                                                                                                                                                                 |                8 |             64 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                               | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                         |                8 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                      |                8 |             64 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en          | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                4 |             64 |
|  clk_div_parallel/clock_out_BUFG                             | u_eval_fw/adr_fsm/data_tmp_s0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |                6 |             64 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/commalink/count_10/cnt_train_v_reg[0]                                                                                                                                                                                                    | u_eval_fw/commalink/count_10/cnt_train_v_reg[31]                                                                                                                                                                                                          |                8 |             64 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                    | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |               10 |             64 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                        | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |               11 |             66 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                       |                                                                                                                                                                                                                                                           |                9 |             68 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                               |                9 |             68 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | clk_div_parallel/reset                                                                                                                                                                                                                                    |               11 |             68 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/p_1_in[6]                                                                                                                                                       | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |               13 |             70 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                           |                8 |             70 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                           |               10 |             74 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | mem_debuig/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                         |               14 |             76 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                   |               19 |             82 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |               15 |             84 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |               14 |             88 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                                           |               10 |             94 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                                           |               10 |             94 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          |                                                                                                                                                                                                                                                           |                6 |             96 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          |                                                                                                                                                                                                                                                           |                6 |             96 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                            |                                                                                                                                                                                                                                                           |                8 |             96 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                       |                                                                                                                                                                                                                                                           |               10 |             96 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                            |                                                                                                                                                                                                                                                           |               10 |             96 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                           |                8 |             96 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |               10 |             98 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                8 |             98 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | mem_debuig/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                       |               18 |            114 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |               22 |            120 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |               26 |            126 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[18]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               28 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[49]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               34 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[39]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               25 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[13]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               32 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[1]                                                                                                                                                                                                                                 | rst_i_IBUF                                                                                                                                                                                                                                                |               30 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[48]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               28 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[43]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               19 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[31]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               26 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[36]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               22 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[3]                                                                                                                                                                                                                                 | rst_i_IBUF                                                                                                                                                                                                                                                |               28 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[30]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               28 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[26]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               27 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[122]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               30 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[121]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               32 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[47]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               24 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[46]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               24 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[45]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               23 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[44]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               23 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[21]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               25 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[41]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               26 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[40]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               21 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[116]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               30 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[15]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               27 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[19]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               28 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[34]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               23 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[23]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               30 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[124]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               25 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[22]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               26 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[16]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               27 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[120]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               26 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[119]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[113]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               28 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[114]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               28 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[104]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               28 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[103]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               28 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[102]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[0]                                                                                                                                                                                                                                 | rst_i_IBUF                                                                                                                                                                                                                                                |               25 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[111]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               27 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[109]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[106]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               23 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[110]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[100]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               26 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[10]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               23 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[105]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               27 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[101]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[108]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               30 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_eval_fw/adr_fsm/FSM_onehot_state_s_reg_n_0_[2]                                                                                                                                                                                                   | rst_i_IBUF                                                                                                                                                                                                                                                |               21 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[6]                                                                                                                                                                                                                                 | rst_i_IBUF                                                                                                                                                                                                                                                |               27 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[96]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               27 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[71]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[79]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[99]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               28 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[91]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               36 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[92]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               32 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[82]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[70]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               30 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[90]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[85]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               35 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[9]                                                                                                                                                                                                                                 | rst_i_IBUF                                                                                                                                                                                                                                                |               26 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[73]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               26 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[8]                                                                                                                                                                                                                                 | rst_i_IBUF                                                                                                                                                                                                                                                |               27 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[95]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               32 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[72]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[78]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               27 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[74]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[98]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[89]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               30 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[7]                                                                                                                                                                                                                                 | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[75]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               26 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[94]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               33 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[80]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               30 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[76]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               25 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[126]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[93]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               35 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[25]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               26 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[88]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[84]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               32 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[81]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[83]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               32 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[97]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               28 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[14]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               28 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[87]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[86]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[107]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[12]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[77]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               25 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[118]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               26 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[115]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               28 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[112]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               25 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[29]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               28 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[24]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               25 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[35]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               21 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[53]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               30 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[66]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               28 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[51]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               25 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[63]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               27 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[61]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               23 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[55]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               24 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[64]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               28 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[60]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               30 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[57]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               25 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[56]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               21 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[54]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               24 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[52]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[69]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               26 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[68]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               25 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[67]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               26 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[62]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               27 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[59]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               27 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[58]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               27 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[5]                                                                                                                                                                                                                                 | rst_i_IBUF                                                                                                                                                                                                                                                |               28 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[11]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[65]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[27]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               30 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[17]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               26 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[20]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               24 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[123]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[42]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               26 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[28]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               27 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[117]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               26 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[38]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               23 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[50]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               25 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[37]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               22 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[127]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               26 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[125]                                                                                                                                                                                                                               | rst_i_IBUF                                                                                                                                                                                                                                                |               27 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[4]                                                                                                                                                                                                                                 | rst_i_IBUF                                                                                                                                                                                                                                                |               26 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[33]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               24 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[32]                                                                                                                                                                                                                                | rst_i_IBUF                                                                                                                                                                                                                                                |               27 |            128 |
|  clk_div_parallel/clock_out_BUFG                             | u_mm/r_Mem_data[2]                                                                                                                                                                                                                                 | rst_i_IBUF                                                                                                                                                                                                                                                |               27 |            128 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |               27 |            154 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                          |               21 |            200 |
|  clk_i_IBUF_BUFG                                             | mem_debuig/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |               30 |            206 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |              111 |            726 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |              231 |           1836 |
+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


