Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 10:44:41 2024
| Host         : smaug running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_utilization -file top_wrapper_utilization_placed.rpt -pb top_wrapper_utilization_placed.pb
| Design       : top_wrapper
| Device       : xczu9eg-ffvb1156-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 27956 |     0 |          0 |    274080 | 10.20 |
|   LUT as Logic             | 21131 |     0 |          0 |    274080 |  7.71 |
|   LUT as Memory            |  6825 |     0 |          0 |    144000 |  4.74 |
|     LUT as Distributed RAM |  4882 |     0 |            |           |       |
|     LUT as Shift Register  |  1943 |     0 |            |           |       |
| CLB Registers              | 42386 |     0 |          0 |    548160 |  7.73 |
|   Register as Flip Flop    | 42386 |     0 |          0 |    548160 |  7.73 |
|   Register as Latch        |     0 |     0 |          0 |    548160 |  0.00 |
| CARRY8                     |   770 |     0 |          0 |     34260 |  2.25 |
| F7 Muxes                   |   851 |     0 |          0 |    137040 |  0.62 |
| F8 Muxes                   |   376 |     0 |          0 |     68520 |  0.55 |
| F9 Muxes                   |     0 |     0 |          0 |     34260 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 135   |          Yes |           - |        Reset |
| 567   |          Yes |         Set |            - |
| 41651 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  7226 |     0 |          0 |     34260 | 21.09 |
|   CLBL                                     |  3354 |     0 |            |           |       |
|   CLBM                                     |  3872 |     0 |            |           |       |
| LUT as Logic                               | 21131 |     0 |          0 |    274080 |  7.71 |
|   using O5 output only                     |   484 |       |            |           |       |
|   using O6 output only                     | 12828 |       |            |           |       |
|   using O5 and O6                          |  7819 |       |            |           |       |
| LUT as Memory                              |  6825 |     0 |          0 |    144000 |  4.74 |
|   LUT as Distributed RAM                   |  4882 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |  2398 |       |            |           |       |
|     using O5 and O6                        |  2484 |       |            |           |       |
|   LUT as Shift Register                    |  1943 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |  1819 |       |            |           |       |
|     using O5 and O6                        |   124 |       |            |           |       |
| CLB Registers                              | 42386 |     0 |          0 |    548160 |  7.73 |
|   Register driven from within the CLB      | 19191 |       |            |           |       |
|   Register driven from outside the CLB     | 23195 |       |            |           |       |
|     LUT in front of the register is unused | 19601 |       |            |           |       |
|     LUT in front of the register is used   |  3594 |       |            |           |       |
| Unique Control Sets                        |   984 |       |          0 |     68520 |  1.44 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+------------+-----------+-------+
|     Site Type     |  Used | Fixed | Prohibited | Available | Util% |
+-------------------+-------+-------+------------+-----------+-------+
| Block RAM Tile    | 775.5 |     0 |          0 |       912 | 85.03 |
|   RAMB36/FIFO*    |   764 |     0 |          0 |       912 | 83.77 |
|     RAMB36E2 only |   764 |       |            |           |       |
|   RAMB18          |    23 |     0 |          0 |      1824 |  1.26 |
|     RAMB18E2 only |    23 |       |            |           |       |
+-------------------+-------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   43 |     0 |          0 |      2520 |  1.71 |
|   DSP48E2 only |   43 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       328 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |        96 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        96 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        60 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        60 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |          0 |       404 |  1.24 |
|   BUFGCE             |    4 |     0 |          0 |       116 |  3.45 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       168 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        24 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         6 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 41651 |            Register |
| LUT3     |  8771 |                 CLB |
| LUT4     |  7983 |                 CLB |
| LUT5     |  5221 |                 CLB |
| RAMD32   |  4732 |                 CLB |
| LUT6     |  3939 |                 CLB |
| LUT2     |  2627 |                 CLB |
| RAMD64E  |  2390 |                 CLB |
| SRLC32E  |  1647 |                 CLB |
| MUXF7    |   851 |                 CLB |
| CARRY8   |   770 |                 CLB |
| RAMB36E2 |   764 |            BLOCKRAM |
| FDSE     |   567 |            Register |
| SRL16E   |   420 |                 CLB |
| LUT1     |   409 |                 CLB |
| MUXF8    |   376 |                 CLB |
| RAMS32   |   244 |                 CLB |
| FDCE     |   135 |            Register |
| DSP48E2  |    43 |          Arithmetic |
| FDPE     |    33 |            Register |
| RAMB18E2 |    23 |            BLOCKRAM |
| BUFGCE   |     4 |               Clock |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| top_zynq_ps_0                      |    1 |
| top_xbar_0                         |    1 |
| top_smartconnect_0_0               |    1 |
| top_rst_zynq_ps_187M_0             |    1 |
| top_odma0_0                        |    1 |
| top_idma0_0                        |    1 |
| top_auto_pc_0                      |    1 |
| top_auto_ds_0                      |    1 |
| top_StreamingDataflowPartition_1_0 |    1 |
+------------------------------------+------+


