// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
// Date        : Fri Oct 11 01:42:10 2019
// Host        : DESKTOP-HPB531F running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               D:/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_cfa_0_0/design_1_v_cfa_0_0_sim_netlist.v
// Design      : design_1_v_cfa_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu3eg-sbva484-1-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_v_cfa_0_0,v_cfa,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "v_cfa,Vivado 2018.2" *) 
(* NotValidForBitStream *)
module design_1_v_cfa_0_0
   (aclk,
    aclken,
    aresetn,
    s_axis_video_tdata,
    s_axis_video_tready,
    s_axis_video_tvalid,
    s_axis_video_tlast,
    s_axis_video_tuser,
    m_axis_video_tdata,
    m_axis_video_tvalid,
    m_axis_video_tready,
    m_axis_video_tlast,
    m_axis_video_tuser);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 aclk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME aclk_intf, ASSOCIATED_BUSIF video_in:video_out, ASSOCIATED_RESET aresetn, ASSOCIATED_CLKEN aclken, FREQ_HZ 150000003, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk1" *) input aclk;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 aclken_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME aclken_intf, POLARITY ACTIVE_LOW" *) input aclken;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 aresetn_intf RST" *) (* x_interface_parameter = "XIL_INTERFACENAME aresetn_intf, POLARITY ACTIVE_LOW" *) input aresetn;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME video_in, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 150000003, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:Y_400:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_Y {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value Y} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 8}" *) input [7:0]s_axis_video_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TREADY" *) output s_axis_video_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TVALID" *) input s_axis_video_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TLAST" *) input s_axis_video_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TUSER" *) input s_axis_video_tuser;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME video_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 150000003, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:G_B_R_444:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_G {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value G} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_B {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value B} enabled {attribs {resolve_type generated dependency video_comp1_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp1_offset format long minimum {} maximum {}} value 8} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_R {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value R} enabled {attribs {resolve_type generated dependency video_comp2_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp2_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 24}" *) output [23:0]m_axis_video_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TVALID" *) output m_axis_video_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TREADY" *) input m_axis_video_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TLAST" *) output m_axis_video_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TUSER" *) output m_axis_video_tuser;

  wire aclk;
  wire aclken;
  wire aresetn;
  wire [23:0]m_axis_video_tdata;
  wire m_axis_video_tlast;
  wire m_axis_video_tready;
  wire m_axis_video_tuser;
  wire m_axis_video_tvalid;
  wire [7:0]s_axis_video_tdata;
  wire s_axis_video_tlast;
  wire s_axis_video_tready;
  wire s_axis_video_tuser;
  wire s_axis_video_tvalid;
  wire NLW_U0_S_AXI_ARREADY_UNCONNECTED;
  wire NLW_U0_S_AXI_AWREADY_UNCONNECTED;
  wire NLW_U0_S_AXI_BVALID_UNCONNECTED;
  wire NLW_U0_S_AXI_RVALID_UNCONNECTED;
  wire NLW_U0_S_AXI_WREADY_UNCONNECTED;
  wire NLW_U0_irq_UNCONNECTED;
  wire [1:0]NLW_U0_S_AXI_BRESP_UNCONNECTED;
  wire [31:0]NLW_U0_S_AXI_RDATA_UNCONNECTED;
  wire [1:0]NLW_U0_S_AXI_RRESP_UNCONNECTED;
  wire [8:0]NLW_U0_intc_if_UNCONNECTED;

  (* C_ACTIVE_COLS = "752" *) 
  (* C_ACTIVE_ROWS = "480" *) 
  (* C_BAYER_PHASE = "3" *) 
  (* C_FAMILY = "virtex5" *) 
  (* C_FRINGE_TOL = "0" *) 
  (* C_HAS_AXI4_LITE = "0" *) 
  (* C_HAS_DEBUG = "0" *) 
  (* C_HAS_INTC_IF = "0" *) 
  (* C_HOR_FILT = "0" *) 
  (* C_MAX_COLS = "752" *) 
  (* C_M_AXIS_VIDEO_DATA_WIDTH = "8" *) 
  (* C_M_AXIS_VIDEO_FORMAT = "2" *) 
  (* C_M_AXIS_VIDEO_TDATA_WIDTH = "24" *) 
  (* C_M_AXIS_VIDEO_TUSER_WIDTH = "1" *) 
  (* C_S_AXIS_VIDEO_DATA_WIDTH = "8" *) 
  (* C_S_AXIS_VIDEO_FORMAT = "12" *) 
  (* C_S_AXIS_VIDEO_TDATA_WIDTH = "8" *) 
  (* C_S_AXIS_VIDEO_TUSER_WIDTH = "1" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_CLK_FREQ_HZ = "100000000" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_v_cfa_0_0_v_cfa U0
       (.S_AXI_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ARREADY(NLW_U0_S_AXI_ARREADY_UNCONNECTED),
        .S_AXI_ARVALID(1'b0),
        .S_AXI_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_AWREADY(NLW_U0_S_AXI_AWREADY_UNCONNECTED),
        .S_AXI_AWVALID(1'b0),
        .S_AXI_BREADY(1'b0),
        .S_AXI_BRESP(NLW_U0_S_AXI_BRESP_UNCONNECTED[1:0]),
        .S_AXI_BVALID(NLW_U0_S_AXI_BVALID_UNCONNECTED),
        .S_AXI_RDATA(NLW_U0_S_AXI_RDATA_UNCONNECTED[31:0]),
        .S_AXI_RREADY(1'b0),
        .S_AXI_RRESP(NLW_U0_S_AXI_RRESP_UNCONNECTED[1:0]),
        .S_AXI_RVALID(NLW_U0_S_AXI_RVALID_UNCONNECTED),
        .S_AXI_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_WREADY(NLW_U0_S_AXI_WREADY_UNCONNECTED),
        .S_AXI_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_WVALID(1'b0),
        .aclk(aclk),
        .aclken(aclken),
        .aresetn(aresetn),
        .intc_if(NLW_U0_intc_if_UNCONNECTED[8:0]),
        .irq(NLW_U0_irq_UNCONNECTED),
        .m_axis_video_tdata(m_axis_video_tdata),
        .m_axis_video_tlast(m_axis_video_tlast),
        .m_axis_video_tready(m_axis_video_tready),
        .m_axis_video_tuser(m_axis_video_tuser),
        .m_axis_video_tvalid(m_axis_video_tvalid),
        .s_axi_aclk(1'b0),
        .s_axi_aclken(1'b1),
        .s_axi_aresetn(1'b1),
        .s_axis_video_tdata(s_axis_video_tdata),
        .s_axis_video_tlast(s_axis_video_tlast),
        .s_axis_video_tready(s_axis_video_tready),
        .s_axis_video_tuser(s_axis_video_tuser),
        .s_axis_video_tvalid(s_axis_video_tvalid));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized0
   (active_g_pix_mat,
    en,
    \addr_rd_reg[1] ,
    E,
    intc_if,
    active_g_int_reg,
    aclk,
    \needs_delay.shift_register_reg[29][0]__0_0 ,
    eqOp0_out,
    \time_control_regs[0] );
  output active_g_pix_mat;
  output en;
  output \addr_rd_reg[1] ;
  output [0:0]E;
  input [0:0]intc_if;
  input active_g_int_reg;
  input aclk;
  input \needs_delay.shift_register_reg[29][0]__0_0 ;
  input eqOp0_out;
  input [0:0]\time_control_regs[0] ;

  wire [0:0]E;
  wire aclk;
  wire active_g_int_reg;
  wire active_g_pix_mat;
  wire \addr_rd_reg[1] ;
  wire en;
  wire eqOp0_out;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[28][0]_srl28_n_0 ;
  wire \needs_delay.shift_register_reg[29][0]__0_0 ;
  wire [0:0]\time_control_regs[0] ;
  wire \NLW_needs_delay.shift_register_reg[28][0]_srl28_Q31_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0080)) 
    \addr_rd[9]_i_4__0 
       (.I0(active_g_pix_mat),
        .I1(eqOp0_out),
        .I2(intc_if),
        .I3(\needs_delay.shift_register_reg[29][0]__0_0 ),
        .O(\addr_rd_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \needs_delay.shift_register[1][31]_i_1 
       (.I0(\time_control_regs[0] ),
        .I1(active_g_pix_mat),
        .I2(\needs_delay.shift_register_reg[29][0]__0_0 ),
        .I3(intc_if),
        .O(E));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_active_g_int/needs_delay.shift_register_reg[28] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_active_g_int/needs_delay.shift_register_reg[28][0]_srl28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[28][0]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(active_g_int_reg),
        .Q(\needs_delay.shift_register_reg[28][0]_srl28_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[28][0]_srl28_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[29][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[28][0]_srl28_n_0 ),
        .Q(active_g_pix_mat),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_bram_0_i_1__0
       (.I0(active_g_pix_mat),
        .I1(\needs_delay.shift_register_reg[29][0]__0_0 ),
        .I2(intc_if),
        .O(en));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized0_7
   (\addr_rd_reg[9] ,
    E,
    intc_if,
    aclk,
    Q,
    \core_control_regs[0] ,
    row_g_int_reg,
    active_g_pix_mat);
  output \addr_rd_reg[9] ;
  output [0:0]E;
  input [0:0]intc_if;
  input aclk;
  input [0:0]Q;
  input [1:0]\core_control_regs[0] ;
  input [0:0]row_g_int_reg;
  input active_g_pix_mat;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire active_g_pix_mat;
  wire \addr_rd_reg[9] ;
  wire [1:0]\core_control_regs[0] ;
  wire green_g_int;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[28][0]_srl28_n_0 ;
  wire [0:0]row_g_int_reg;
  wire \NLW_needs_delay.shift_register_reg[28][0]_srl28_Q31_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h40)) 
    \addr_rd[9]_i_2__0 
       (.I0(\addr_rd_reg[9] ),
        .I1(intc_if),
        .I2(active_g_pix_mat),
        .O(E));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_green_g_int/needs_delay.shift_register_reg[28] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_green_g_int/needs_delay.shift_register_reg[28][0]_srl28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[28][0]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(green_g_int),
        .Q(\needs_delay.shift_register_reg[28][0]_srl28_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[28][0]_srl28_Q31_UNCONNECTED ));
  LUT4 #(
    .INIT(16'h9669)) 
    \needs_delay.shift_register_reg[28][0]_srl28_i_1 
       (.I0(Q),
        .I1(\core_control_regs[0] [1]),
        .I2(\core_control_regs[0] [0]),
        .I3(row_g_int_reg),
        .O(green_g_int));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[29][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[28][0]_srl28_n_0 ),
        .Q(\addr_rd_reg[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized1
   (RB_BR_g_bl,
    \time_control_regs[0] ,
    q,
    we,
    aclk);
  output [7:0]RB_BR_g_bl;
  input [0:0]\time_control_regs[0] ;
  input [15:0]q;
  input we;
  input aclk;

  wire [7:0]RB_BR_g_bl;
  wire aclk;
  wire \needs_delay.shift_register_reg_n_0_[1][0] ;
  wire \needs_delay.shift_register_reg_n_0_[1][1] ;
  wire \needs_delay.shift_register_reg_n_0_[1][2] ;
  wire \needs_delay.shift_register_reg_n_0_[1][3] ;
  wire \needs_delay.shift_register_reg_n_0_[1][4] ;
  wire \needs_delay.shift_register_reg_n_0_[1][5] ;
  wire \needs_delay.shift_register_reg_n_0_[1][6] ;
  wire \needs_delay.shift_register_reg_n_0_[1][7] ;
  wire [15:0]q;
  wire [0:0]\time_control_regs[0] ;
  wire we;

  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_al[0]_i_2 
       (.I0(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .I1(\time_control_regs[0] ),
        .I2(q[8]),
        .O(RB_BR_g_bl[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_al[1]_i_2 
       (.I0(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .I1(\time_control_regs[0] ),
        .I2(q[9]),
        .O(RB_BR_g_bl[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_al[2]_i_2 
       (.I0(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .I1(\time_control_regs[0] ),
        .I2(q[10]),
        .O(RB_BR_g_bl[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_al[3]_i_2 
       (.I0(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .I1(\time_control_regs[0] ),
        .I2(q[11]),
        .O(RB_BR_g_bl[3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_al[4]_i_2 
       (.I0(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .I1(\time_control_regs[0] ),
        .I2(q[12]),
        .O(RB_BR_g_bl[4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_al[5]_i_2 
       (.I0(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .I1(\time_control_regs[0] ),
        .I2(q[13]),
        .O(RB_BR_g_bl[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_al[6]_i_2 
       (.I0(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .I1(\time_control_regs[0] ),
        .I2(q[14]),
        .O(RB_BR_g_bl[6]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_al[7]_i_2 
       (.I0(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .I1(\time_control_regs[0] ),
        .I2(q[15]),
        .O(RB_BR_g_bl[7]));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(we),
        .D(q[0]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(we),
        .D(q[1]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(we),
        .D(q[2]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(we),
        .D(q[3]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(we),
        .D(q[4]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(we),
        .D(q[5]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(we),
        .D(q[6]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(we),
        .D(q[7]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized10
   (a,
    intc_if,
    Q,
    aclk);
  output [11:0]a;
  input [0:0]intc_if;
  input [11:0]Q;
  input aclk;

  wire [11:0]Q;
  wire [11:0]a;
  wire aclk;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[9][0]_srl13_n_0 ;
  wire \needs_delay.shift_register_reg[9][10]_srl13_n_0 ;
  wire \needs_delay.shift_register_reg[9][11]_srl13_n_0 ;
  wire \needs_delay.shift_register_reg[9][1]_srl13_n_0 ;
  wire \needs_delay.shift_register_reg[9][2]_srl13_n_0 ;
  wire \needs_delay.shift_register_reg[9][3]_srl13_n_0 ;
  wire \needs_delay.shift_register_reg[9][4]_srl13_n_0 ;
  wire \needs_delay.shift_register_reg[9][5]_srl13_n_0 ;
  wire \needs_delay.shift_register_reg[9][6]_srl13_n_0 ;
  wire \needs_delay.shift_register_reg[9][7]_srl13_n_0 ;
  wire \needs_delay.shift_register_reg[9][8]_srl13_n_0 ;
  wire \needs_delay.shift_register_reg[9][9]_srl13_n_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[10][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[9][0]_srl13_n_0 ),
        .Q(a[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[10][10]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[9][10]_srl13_n_0 ),
        .Q(a[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[10][11]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[9][11]_srl13_n_0 ),
        .Q(a[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[10][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[9][1]_srl13_n_0 ),
        .Q(a[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[10][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[9][2]_srl13_n_0 ),
        .Q(a[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[10][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[9][3]_srl13_n_0 ),
        .Q(a[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[10][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[9][4]_srl13_n_0 ),
        .Q(a[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[10][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[9][5]_srl13_n_0 ),
        .Q(a[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[10][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[9][6]_srl13_n_0 ),
        .Q(a[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[10][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[9][7]_srl13_n_0 ),
        .Q(a[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[10][8]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[9][8]_srl13_n_0 ),
        .Q(a[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[10][9]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[9][9]_srl13_n_0 ),
        .Q(a[9]),
        .R(1'b0));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9][0]_srl13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[9][0]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[0]),
        .Q(\needs_delay.shift_register_reg[9][0]_srl13_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9][10]_srl13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[9][10]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[10]),
        .Q(\needs_delay.shift_register_reg[9][10]_srl13_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9][11]_srl13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[9][11]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[11]),
        .Q(\needs_delay.shift_register_reg[9][11]_srl13_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9][1]_srl13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[9][1]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[1]),
        .Q(\needs_delay.shift_register_reg[9][1]_srl13_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9][2]_srl13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[9][2]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[2]),
        .Q(\needs_delay.shift_register_reg[9][2]_srl13_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9][3]_srl13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[9][3]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[3]),
        .Q(\needs_delay.shift_register_reg[9][3]_srl13_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9][4]_srl13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[9][4]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[4]),
        .Q(\needs_delay.shift_register_reg[9][4]_srl13_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9][5]_srl13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[9][5]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[5]),
        .Q(\needs_delay.shift_register_reg[9][5]_srl13_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9][6]_srl13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[9][6]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[6]),
        .Q(\needs_delay.shift_register_reg[9][6]_srl13_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9][7]_srl13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[9][7]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[7]),
        .Q(\needs_delay.shift_register_reg[9][7]_srl13_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9][8]_srl13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[9][8]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[8]),
        .Q(\needs_delay.shift_register_reg[9][8]_srl13_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9][9]_srl13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[9][9]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[9]),
        .Q(\needs_delay.shift_register_reg[9][9]_srl13_n_0 ));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized11
   (a,
    intc_if,
    \ave_2_reg[11] ,
    aclk);
  output [11:0]a;
  input [0:0]intc_if;
  input [11:0]\ave_2_reg[11] ;
  input aclk;

  wire [11:0]a;
  wire aclk;
  wire [11:0]\ave_2_reg[11] ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[10][0]_srl14_n_0 ;
  wire \needs_delay.shift_register_reg[10][10]_srl14_n_0 ;
  wire \needs_delay.shift_register_reg[10][11]_srl14_n_0 ;
  wire \needs_delay.shift_register_reg[10][1]_srl14_n_0 ;
  wire \needs_delay.shift_register_reg[10][2]_srl14_n_0 ;
  wire \needs_delay.shift_register_reg[10][3]_srl14_n_0 ;
  wire \needs_delay.shift_register_reg[10][4]_srl14_n_0 ;
  wire \needs_delay.shift_register_reg[10][5]_srl14_n_0 ;
  wire \needs_delay.shift_register_reg[10][6]_srl14_n_0 ;
  wire \needs_delay.shift_register_reg[10][7]_srl14_n_0 ;
  wire \needs_delay.shift_register_reg[10][8]_srl14_n_0 ;
  wire \needs_delay.shift_register_reg[10][9]_srl14_n_0 ;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10][0]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[10][0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_2_reg[11] [0]),
        .Q(\needs_delay.shift_register_reg[10][0]_srl14_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10][10]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[10][10]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_2_reg[11] [10]),
        .Q(\needs_delay.shift_register_reg[10][10]_srl14_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10][11]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[10][11]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_2_reg[11] [11]),
        .Q(\needs_delay.shift_register_reg[10][11]_srl14_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10][1]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[10][1]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_2_reg[11] [1]),
        .Q(\needs_delay.shift_register_reg[10][1]_srl14_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10][2]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[10][2]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_2_reg[11] [2]),
        .Q(\needs_delay.shift_register_reg[10][2]_srl14_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10][3]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[10][3]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_2_reg[11] [3]),
        .Q(\needs_delay.shift_register_reg[10][3]_srl14_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10][4]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[10][4]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_2_reg[11] [4]),
        .Q(\needs_delay.shift_register_reg[10][4]_srl14_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10][5]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[10][5]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_2_reg[11] [5]),
        .Q(\needs_delay.shift_register_reg[10][5]_srl14_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10][6]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[10][6]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_2_reg[11] [6]),
        .Q(\needs_delay.shift_register_reg[10][6]_srl14_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10][7]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[10][7]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_2_reg[11] [7]),
        .Q(\needs_delay.shift_register_reg[10][7]_srl14_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10][8]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[10][8]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_2_reg[11] [8]),
        .Q(\needs_delay.shift_register_reg[10][8]_srl14_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10][9]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[10][9]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_2_reg[11] [9]),
        .Q(\needs_delay.shift_register_reg[10][9]_srl14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[11][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[10][0]_srl14_n_0 ),
        .Q(a[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[11][10]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[10][10]_srl14_n_0 ),
        .Q(a[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[11][11]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[10][11]_srl14_n_0 ),
        .Q(a[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[11][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[10][1]_srl14_n_0 ),
        .Q(a[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[11][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[10][2]_srl14_n_0 ),
        .Q(a[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[11][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[10][3]_srl14_n_0 ),
        .Q(a[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[11][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[10][4]_srl14_n_0 ),
        .Q(a[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[11][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[10][5]_srl14_n_0 ),
        .Q(a[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[11][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[10][6]_srl14_n_0 ),
        .Q(a[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[11][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[10][7]_srl14_n_0 ),
        .Q(a[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[11][8]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[10][8]_srl14_n_0 ),
        .Q(a[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[11][9]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[10][9]_srl14_n_0 ),
        .Q(a[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized12
   (a,
    intc_if,
    \ave_3_reg[11] ,
    aclk);
  output [11:0]a;
  input [0:0]intc_if;
  input [11:0]\ave_3_reg[11] ;
  input aclk;

  wire [11:0]a;
  wire aclk;
  wire [11:0]\ave_3_reg[11] ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[11][0]_srl15_n_0 ;
  wire \needs_delay.shift_register_reg[11][10]_srl15_n_0 ;
  wire \needs_delay.shift_register_reg[11][11]_srl15_n_0 ;
  wire \needs_delay.shift_register_reg[11][1]_srl15_n_0 ;
  wire \needs_delay.shift_register_reg[11][2]_srl15_n_0 ;
  wire \needs_delay.shift_register_reg[11][3]_srl15_n_0 ;
  wire \needs_delay.shift_register_reg[11][4]_srl15_n_0 ;
  wire \needs_delay.shift_register_reg[11][5]_srl15_n_0 ;
  wire \needs_delay.shift_register_reg[11][6]_srl15_n_0 ;
  wire \needs_delay.shift_register_reg[11][7]_srl15_n_0 ;
  wire \needs_delay.shift_register_reg[11][8]_srl15_n_0 ;
  wire \needs_delay.shift_register_reg[11][9]_srl15_n_0 ;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[11][0]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_3_reg[11] [0]),
        .Q(\needs_delay.shift_register_reg[11][0]_srl15_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[11][10]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_3_reg[11] [10]),
        .Q(\needs_delay.shift_register_reg[11][10]_srl15_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[11][11]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_3_reg[11] [11]),
        .Q(\needs_delay.shift_register_reg[11][11]_srl15_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[11][1]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_3_reg[11] [1]),
        .Q(\needs_delay.shift_register_reg[11][1]_srl15_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[11][2]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_3_reg[11] [2]),
        .Q(\needs_delay.shift_register_reg[11][2]_srl15_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[11][3]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_3_reg[11] [3]),
        .Q(\needs_delay.shift_register_reg[11][3]_srl15_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[11][4]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_3_reg[11] [4]),
        .Q(\needs_delay.shift_register_reg[11][4]_srl15_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[11][5]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_3_reg[11] [5]),
        .Q(\needs_delay.shift_register_reg[11][5]_srl15_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[11][6]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_3_reg[11] [6]),
        .Q(\needs_delay.shift_register_reg[11][6]_srl15_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[11][7]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_3_reg[11] [7]),
        .Q(\needs_delay.shift_register_reg[11][7]_srl15_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[11][8]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_3_reg[11] [8]),
        .Q(\needs_delay.shift_register_reg[11][8]_srl15_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[11][9]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_3_reg[11] [9]),
        .Q(\needs_delay.shift_register_reg[11][9]_srl15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[12][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[11][0]_srl15_n_0 ),
        .Q(a[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[12][10]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[11][10]_srl15_n_0 ),
        .Q(a[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[12][11]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[11][11]_srl15_n_0 ),
        .Q(a[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[12][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[11][1]_srl15_n_0 ),
        .Q(a[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[12][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[11][2]_srl15_n_0 ),
        .Q(a[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[12][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[11][3]_srl15_n_0 ),
        .Q(a[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[12][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[11][4]_srl15_n_0 ),
        .Q(a[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[12][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[11][5]_srl15_n_0 ),
        .Q(a[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[12][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[11][6]_srl15_n_0 ),
        .Q(a[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[12][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[11][7]_srl15_n_0 ),
        .Q(a[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[12][8]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[11][8]_srl15_n_0 ),
        .Q(a[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[12][9]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[11][9]_srl15_n_0 ),
        .Q(a[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized13
   (a,
    intc_if,
    \ave_4_reg[11] ,
    aclk);
  output [11:0]a;
  input [0:0]intc_if;
  input [11:0]\ave_4_reg[11] ;
  input aclk;

  wire [11:0]a;
  wire aclk;
  wire [11:0]\ave_4_reg[11] ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[12][0]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[12][10]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[12][11]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[12][1]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[12][2]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[12][3]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[12][4]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[12][5]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[12][6]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[12][7]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[12][8]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[12][9]_srl16_n_0 ;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[12][0]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_4_reg[11] [0]),
        .Q(\needs_delay.shift_register_reg[12][0]_srl16_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[12][10]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_4_reg[11] [10]),
        .Q(\needs_delay.shift_register_reg[12][10]_srl16_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[12][11]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_4_reg[11] [11]),
        .Q(\needs_delay.shift_register_reg[12][11]_srl16_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[12][1]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_4_reg[11] [1]),
        .Q(\needs_delay.shift_register_reg[12][1]_srl16_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[12][2]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_4_reg[11] [2]),
        .Q(\needs_delay.shift_register_reg[12][2]_srl16_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[12][3]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_4_reg[11] [3]),
        .Q(\needs_delay.shift_register_reg[12][3]_srl16_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[12][4]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_4_reg[11] [4]),
        .Q(\needs_delay.shift_register_reg[12][4]_srl16_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[12][5]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_4_reg[11] [5]),
        .Q(\needs_delay.shift_register_reg[12][5]_srl16_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[12][6]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_4_reg[11] [6]),
        .Q(\needs_delay.shift_register_reg[12][6]_srl16_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[12][7]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_4_reg[11] [7]),
        .Q(\needs_delay.shift_register_reg[12][7]_srl16_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[12][8]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_4_reg[11] [8]),
        .Q(\needs_delay.shift_register_reg[12][8]_srl16_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[12][9]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\ave_4_reg[11] [9]),
        .Q(\needs_delay.shift_register_reg[12][9]_srl16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[13][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[12][0]_srl16_n_0 ),
        .Q(a[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[13][10]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[12][10]_srl16_n_0 ),
        .Q(a[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[13][11]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[12][11]_srl16_n_0 ),
        .Q(a[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[13][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[12][1]_srl16_n_0 ),
        .Q(a[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[13][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[12][2]_srl16_n_0 ),
        .Q(a[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[13][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[12][3]_srl16_n_0 ),
        .Q(a[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[13][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[12][4]_srl16_n_0 ),
        .Q(a[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[13][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[12][5]_srl16_n_0 ),
        .Q(a[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[13][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[12][6]_srl16_n_0 ),
        .Q(a[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[13][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[12][7]_srl16_n_0 ),
        .Q(a[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[13][8]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[12][8]_srl16_n_0 ),
        .Q(a[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[13][9]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[12][9]_srl16_n_0 ),
        .Q(a[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized14
   (\G13_reg[7] ,
    \G13_reg[6] ,
    \G13_reg[5] ,
    \G13_reg[4] ,
    \G13_reg[3] ,
    \G13_reg[2] ,
    \G13_reg[1] ,
    \G13_reg[0] ,
    intc_if,
    Q,
    aclk);
  output \G13_reg[7] ;
  output \G13_reg[6] ;
  output \G13_reg[5] ;
  output \G13_reg[4] ;
  output \G13_reg[3] ;
  output \G13_reg[2] ;
  output \G13_reg[1] ;
  output \G13_reg[0] ;
  input [0:0]intc_if;
  input [7:0]Q;
  input aclk;

  wire \G13_reg[0] ;
  wire \G13_reg[1] ;
  wire \G13_reg[2] ;
  wire \G13_reg[3] ;
  wire \G13_reg[4] ;
  wire \G13_reg[5] ;
  wire \G13_reg[6] ;
  wire \G13_reg[7] ;
  wire [7:0]Q;
  wire aclk;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[22][0]_srl22_n_0 ;
  wire \needs_delay.shift_register_reg[22][1]_srl22_n_0 ;
  wire \needs_delay.shift_register_reg[22][2]_srl22_n_0 ;
  wire \needs_delay.shift_register_reg[22][3]_srl22_n_0 ;
  wire \needs_delay.shift_register_reg[22][4]_srl22_n_0 ;
  wire \needs_delay.shift_register_reg[22][5]_srl22_n_0 ;
  wire \needs_delay.shift_register_reg[22][6]_srl22_n_0 ;
  wire \needs_delay.shift_register_reg[22][7]_srl22_n_0 ;
  wire \NLW_needs_delay.shift_register_reg[22][0]_srl22_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[22][1]_srl22_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[22][2]_srl22_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[22][3]_srl22_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[22][4]_srl22_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[22][5]_srl22_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[22][6]_srl22_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[22][7]_srl22_Q31_UNCONNECTED ;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22][0]_srl22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[22][0]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[0]),
        .Q(\needs_delay.shift_register_reg[22][0]_srl22_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[22][0]_srl22_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22][1]_srl22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[22][1]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[1]),
        .Q(\needs_delay.shift_register_reg[22][1]_srl22_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[22][1]_srl22_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22][2]_srl22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[22][2]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[2]),
        .Q(\needs_delay.shift_register_reg[22][2]_srl22_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[22][2]_srl22_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22][3]_srl22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[22][3]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[3]),
        .Q(\needs_delay.shift_register_reg[22][3]_srl22_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[22][3]_srl22_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22][4]_srl22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[22][4]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[4]),
        .Q(\needs_delay.shift_register_reg[22][4]_srl22_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[22][4]_srl22_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22][5]_srl22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[22][5]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[5]),
        .Q(\needs_delay.shift_register_reg[22][5]_srl22_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[22][5]_srl22_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22][6]_srl22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[22][6]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[6]),
        .Q(\needs_delay.shift_register_reg[22][6]_srl22_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[22][6]_srl22_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22][7]_srl22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[22][7]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[7]),
        .Q(\needs_delay.shift_register_reg[22][7]_srl22_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[22][7]_srl22_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[23][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[22][0]_srl22_n_0 ),
        .Q(\G13_reg[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[23][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[22][1]_srl22_n_0 ),
        .Q(\G13_reg[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[23][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[22][2]_srl22_n_0 ),
        .Q(\G13_reg[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[23][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[22][3]_srl22_n_0 ),
        .Q(\G13_reg[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[23][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[22][4]_srl22_n_0 ),
        .Q(\G13_reg[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[23][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[22][5]_srl22_n_0 ),
        .Q(\G13_reg[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[23][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[22][6]_srl22_n_0 ),
        .Q(\G13_reg[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[23][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[22][7]_srl22_n_0 ),
        .Q(\G13_reg[7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized15
   (Q,
    E,
    D,
    aclk);
  output [31:0]Q;
  input [0:0]E;
  input [31:0]D;
  input aclk;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire aclk;

  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][17] 
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][18] 
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][19] 
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][20] 
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][21] 
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][22] 
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][23] 
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][24] 
       (.C(aclk),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][25] 
       (.C(aclk),
        .CE(E),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][26] 
       (.C(aclk),
        .CE(E),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][27] 
       (.C(aclk),
        .CE(E),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][28] 
       (.C(aclk),
        .CE(E),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][29] 
       (.C(aclk),
        .CE(E),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][30] 
       (.C(aclk),
        .CE(E),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][31] 
       (.C(aclk),
        .CE(E),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized15_16
   (G_nhood,
    E,
    D,
    aclk);
  output [31:0]G_nhood;
  input [0:0]E;
  input [31:0]D;
  input aclk;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]G_nhood;
  wire aclk;

  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(G_nhood[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(G_nhood[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(G_nhood[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(G_nhood[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(G_nhood[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(G_nhood[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(G_nhood[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(G_nhood[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][17] 
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(G_nhood[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][18] 
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(G_nhood[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][19] 
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(G_nhood[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(G_nhood[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][20] 
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(G_nhood[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][21] 
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(G_nhood[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][22] 
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(G_nhood[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][23] 
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(G_nhood[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][24] 
       (.C(aclk),
        .CE(E),
        .D(D[24]),
        .Q(G_nhood[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][25] 
       (.C(aclk),
        .CE(E),
        .D(D[25]),
        .Q(G_nhood[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][26] 
       (.C(aclk),
        .CE(E),
        .D(D[26]),
        .Q(G_nhood[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][27] 
       (.C(aclk),
        .CE(E),
        .D(D[27]),
        .Q(G_nhood[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][28] 
       (.C(aclk),
        .CE(E),
        .D(D[28]),
        .Q(G_nhood[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][29] 
       (.C(aclk),
        .CE(E),
        .D(D[29]),
        .Q(G_nhood[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(G_nhood[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][30] 
       (.C(aclk),
        .CE(E),
        .D(D[30]),
        .Q(G_nhood[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][31] 
       (.C(aclk),
        .CE(E),
        .D(D[31]),
        .Q(G_nhood[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(G_nhood[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(G_nhood[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(G_nhood[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(G_nhood[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(G_nhood[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(G_nhood[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(G_nhood[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized16
   (G_r3c1_d,
    intc_if,
    q,
    aclk);
  output [7:0]G_r3c1_d;
  input [0:0]intc_if;
  input [7:0]q;
  input aclk;

  wire [7:0]G_r3c1_d;
  wire aclk;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[3][0]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][1]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][2]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][3]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][4]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][5]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][6]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][7]_srl3_n_0 ;
  wire [7:0]q;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(q[0]),
        .Q(\needs_delay.shift_register_reg[3][0]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(q[1]),
        .Q(\needs_delay.shift_register_reg[3][1]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(q[2]),
        .Q(\needs_delay.shift_register_reg[3][2]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(q[3]),
        .Q(\needs_delay.shift_register_reg[3][3]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(q[4]),
        .Q(\needs_delay.shift_register_reg[3][4]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(q[5]),
        .Q(\needs_delay.shift_register_reg[3][5]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(q[6]),
        .Q(\needs_delay.shift_register_reg[3][6]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(q[7]),
        .Q(\needs_delay.shift_register_reg[3][7]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][0]_srl3_n_0 ),
        .Q(G_r3c1_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][1]_srl3_n_0 ),
        .Q(G_r3c1_d[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][2]_srl3_n_0 ),
        .Q(G_r3c1_d[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][3]_srl3_n_0 ),
        .Q(G_r3c1_d[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][4]_srl3_n_0 ),
        .Q(G_r3c1_d[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][5]_srl3_n_0 ),
        .Q(G_r3c1_d[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][6]_srl3_n_0 ),
        .Q(G_r3c1_d[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][7]_srl3_n_0 ),
        .Q(G_r3c1_d[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized16_17
   (D,
    g_select_ce,
    G_r4c2_d,
    aclk);
  output [7:0]D;
  input g_select_ce;
  input [7:0]G_r4c2_d;
  input aclk;

  wire [7:0]D;
  wire [7:0]G_r4c2_d;
  wire aclk;
  wire g_select_ce;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(G_r4c2_d[0]),
        .Q(D[0]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(G_r4c2_d[1]),
        .Q(D[1]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(G_r4c2_d[2]),
        .Q(D[2]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(G_r4c2_d[3]),
        .Q(D[3]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(G_r4c2_d[4]),
        .Q(D[4]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(G_r4c2_d[5]),
        .Q(D[5]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(G_r4c2_d[6]),
        .Q(D[6]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(G_r4c2_d[7]),
        .Q(D[7]));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized16_18
   (D,
    g_select_ce,
    RB_G_g_intp_b_d,
    aclk);
  output [7:0]D;
  input g_select_ce;
  input [7:0]RB_G_g_intp_b_d;
  input aclk;

  wire [7:0]D;
  wire [7:0]RB_G_g_intp_b_d;
  wire aclk;
  wire g_select_ce;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(RB_G_g_intp_b_d[0]),
        .Q(D[0]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(RB_G_g_intp_b_d[1]),
        .Q(D[1]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(RB_G_g_intp_b_d[2]),
        .Q(D[2]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(RB_G_g_intp_b_d[3]),
        .Q(D[3]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(RB_G_g_intp_b_d[4]),
        .Q(D[4]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(RB_G_g_intp_b_d[5]),
        .Q(D[5]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(RB_G_g_intp_b_d[6]),
        .Q(D[6]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(RB_G_g_intp_b_d[7]),
        .Q(D[7]));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized16_19
   (D,
    g_select_ce,
    RB_G_g_intp_l_d,
    aclk);
  output [7:0]D;
  input g_select_ce;
  input [7:0]RB_G_g_intp_l_d;
  input aclk;

  wire [7:0]D;
  wire [7:0]RB_G_g_intp_l_d;
  wire aclk;
  wire g_select_ce;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(RB_G_g_intp_l_d[0]),
        .Q(D[0]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(RB_G_g_intp_l_d[1]),
        .Q(D[1]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(RB_G_g_intp_l_d[2]),
        .Q(D[2]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(RB_G_g_intp_l_d[3]),
        .Q(D[3]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(RB_G_g_intp_l_d[4]),
        .Q(D[4]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(RB_G_g_intp_l_d[5]),
        .Q(D[5]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(RB_G_g_intp_l_d[6]),
        .Q(D[6]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(RB_G_g_intp_l_d[7]),
        .Q(D[7]));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized16_20
   (D,
    g_select_ce,
    G_r3c1_d,
    aclk);
  output [7:0]D;
  input g_select_ce;
  input [7:0]G_r3c1_d;
  input aclk;

  wire [7:0]D;
  wire [7:0]G_r3c1_d;
  wire aclk;
  wire g_select_ce;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(G_r3c1_d[0]),
        .Q(D[0]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(G_r3c1_d[1]),
        .Q(D[1]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(G_r3c1_d[2]),
        .Q(D[2]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(G_r3c1_d[3]),
        .Q(D[3]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(G_r3c1_d[4]),
        .Q(D[4]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(G_r3c1_d[5]),
        .Q(D[5]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(G_r3c1_d[6]),
        .Q(D[6]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_select_ce),
        .CLK(aclk),
        .D(G_r3c1_d[7]),
        .Q(D[7]));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized16_3
   (G_r4c2_d,
    intc_if,
    q,
    aclk);
  output [7:0]G_r4c2_d;
  input [0:0]intc_if;
  input [7:0]q;
  input aclk;

  wire [7:0]G_r4c2_d;
  wire aclk;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[3][0]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][1]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][2]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][3]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][4]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][5]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][6]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][7]_srl3_n_0 ;
  wire [7:0]q;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(q[0]),
        .Q(\needs_delay.shift_register_reg[3][0]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(q[1]),
        .Q(\needs_delay.shift_register_reg[3][1]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(q[2]),
        .Q(\needs_delay.shift_register_reg[3][2]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(q[3]),
        .Q(\needs_delay.shift_register_reg[3][3]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(q[4]),
        .Q(\needs_delay.shift_register_reg[3][4]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(q[5]),
        .Q(\needs_delay.shift_register_reg[3][5]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(q[6]),
        .Q(\needs_delay.shift_register_reg[3][6]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(q[7]),
        .Q(\needs_delay.shift_register_reg[3][7]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][0]_srl3_n_0 ),
        .Q(G_r4c2_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][1]_srl3_n_0 ),
        .Q(G_r4c2_d[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][2]_srl3_n_0 ),
        .Q(G_r4c2_d[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][3]_srl3_n_0 ),
        .Q(G_r4c2_d[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][4]_srl3_n_0 ),
        .Q(G_r4c2_d[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][5]_srl3_n_0 ),
        .Q(G_r4c2_d[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][6]_srl3_n_0 ),
        .Q(G_r4c2_d[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][7]_srl3_n_0 ),
        .Q(G_r4c2_d[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized16_4
   (RB_G_g_intp_b_d,
    intc_if,
    D,
    aclk);
  output [7:0]RB_G_g_intp_b_d;
  input [0:0]intc_if;
  input [7:0]D;
  input aclk;

  wire [7:0]D;
  wire [7:0]RB_G_g_intp_b_d;
  wire aclk;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[3][0]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][1]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][2]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][3]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][4]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][5]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][6]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][7]_srl3_n_0 ;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(D[0]),
        .Q(\needs_delay.shift_register_reg[3][0]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(D[1]),
        .Q(\needs_delay.shift_register_reg[3][1]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(D[2]),
        .Q(\needs_delay.shift_register_reg[3][2]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(D[3]),
        .Q(\needs_delay.shift_register_reg[3][3]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(D[4]),
        .Q(\needs_delay.shift_register_reg[3][4]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(D[5]),
        .Q(\needs_delay.shift_register_reg[3][5]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(D[6]),
        .Q(\needs_delay.shift_register_reg[3][6]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(D[7]),
        .Q(\needs_delay.shift_register_reg[3][7]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][0]_srl3_n_0 ),
        .Q(RB_G_g_intp_b_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][1]_srl3_n_0 ),
        .Q(RB_G_g_intp_b_d[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][2]_srl3_n_0 ),
        .Q(RB_G_g_intp_b_d[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][3]_srl3_n_0 ),
        .Q(RB_G_g_intp_b_d[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][4]_srl3_n_0 ),
        .Q(RB_G_g_intp_b_d[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][5]_srl3_n_0 ),
        .Q(RB_G_g_intp_b_d[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][6]_srl3_n_0 ),
        .Q(RB_G_g_intp_b_d[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][7]_srl3_n_0 ),
        .Q(RB_G_g_intp_b_d[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized16_5
   (RB_G_g_intp_l_d,
    intc_if,
    RB_G_g_intp_l,
    aclk);
  output [7:0]RB_G_g_intp_l_d;
  input [0:0]intc_if;
  input [7:0]RB_G_g_intp_l;
  input aclk;

  wire [7:0]RB_G_g_intp_l;
  wire [7:0]RB_G_g_intp_l_d;
  wire aclk;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[3][0]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][1]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][2]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][3]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][4]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][5]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][6]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][7]_srl3_n_0 ;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(RB_G_g_intp_l[0]),
        .Q(\needs_delay.shift_register_reg[3][0]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(RB_G_g_intp_l[1]),
        .Q(\needs_delay.shift_register_reg[3][1]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(RB_G_g_intp_l[2]),
        .Q(\needs_delay.shift_register_reg[3][2]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(RB_G_g_intp_l[3]),
        .Q(\needs_delay.shift_register_reg[3][3]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(RB_G_g_intp_l[4]),
        .Q(\needs_delay.shift_register_reg[3][4]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(RB_G_g_intp_l[5]),
        .Q(\needs_delay.shift_register_reg[3][5]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(RB_G_g_intp_l[6]),
        .Q(\needs_delay.shift_register_reg[3][6]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(RB_G_g_intp_l[7]),
        .Q(\needs_delay.shift_register_reg[3][7]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][0]_srl3_n_0 ),
        .Q(RB_G_g_intp_l_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][1]_srl3_n_0 ),
        .Q(RB_G_g_intp_l_d[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][2]_srl3_n_0 ),
        .Q(RB_G_g_intp_l_d[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][3]_srl3_n_0 ),
        .Q(RB_G_g_intp_l_d[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][4]_srl3_n_0 ),
        .Q(RB_G_g_intp_l_d[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][5]_srl3_n_0 ),
        .Q(RB_G_g_intp_l_d[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][6]_srl3_n_0 ),
        .Q(RB_G_g_intp_l_d[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][7]_srl3_n_0 ),
        .Q(RB_G_g_intp_l_d[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized17
   (D,
    \video_data_out_p_reg[23] ,
    \video_data_out_p_reg[22] ,
    \video_data_out_p_reg[21] ,
    \video_data_out_p_reg[20] ,
    \video_data_out_p_reg[19] ,
    \video_data_out_p_reg[18] ,
    \video_data_out_p_reg[17] ,
    \video_data_out_p_reg[16] ,
    \video_data_out_p_reg[15] ,
    \video_data_out_p_reg[14] ,
    \video_data_out_p_reg[13] ,
    \video_data_out_p_reg[12] ,
    \video_data_out_p_reg[11] ,
    \video_data_out_p_reg[10] ,
    \video_data_out_p_reg[9] ,
    \video_data_out_p_reg[8] ,
    intc_if,
    Q,
    aclk,
    p_1_in,
    \core_control_regs[0] ,
    \col_outmux_reg[0] ,
    \time_control_regs[0] ,
    \rb_at_g_d1_reg[7] );
  output [7:0]D;
  output \video_data_out_p_reg[23] ;
  output \video_data_out_p_reg[22] ;
  output \video_data_out_p_reg[21] ;
  output \video_data_out_p_reg[20] ;
  output \video_data_out_p_reg[19] ;
  output \video_data_out_p_reg[18] ;
  output \video_data_out_p_reg[17] ;
  output \video_data_out_p_reg[16] ;
  output \video_data_out_p_reg[15] ;
  output \video_data_out_p_reg[14] ;
  output \video_data_out_p_reg[13] ;
  output \video_data_out_p_reg[12] ;
  output \video_data_out_p_reg[11] ;
  output \video_data_out_p_reg[10] ;
  output \video_data_out_p_reg[9] ;
  output \video_data_out_p_reg[8] ;
  input [0:0]intc_if;
  input [7:0]Q;
  input aclk;
  input [15:0]p_1_in;
  input [0:0]\core_control_regs[0] ;
  input [0:0]\col_outmux_reg[0] ;
  input [0:0]\time_control_regs[0] ;
  input [7:0]\rb_at_g_d1_reg[7] ;

  wire [7:0]D;
  wire [7:0]Q;
  wire aclk;
  wire [0:0]\col_outmux_reg[0] ;
  wire [0:0]\core_control_regs[0] ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[4][0]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][1]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][2]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][3]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][4]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][5]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][6]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][7]_srl4_n_0 ;
  wire [15:0]p_1_in;
  wire [7:0]\rb_at_g_d1_reg[7] ;
  wire [0:0]\time_control_regs[0] ;
  wire \video_data_out_p[10]_i_3_n_0 ;
  wire \video_data_out_p[11]_i_3_n_0 ;
  wire \video_data_out_p[12]_i_3_n_0 ;
  wire \video_data_out_p[13]_i_3_n_0 ;
  wire \video_data_out_p[14]_i_3_n_0 ;
  wire \video_data_out_p[15]_i_3_n_0 ;
  wire \video_data_out_p[16]_i_3_n_0 ;
  wire \video_data_out_p[17]_i_3_n_0 ;
  wire \video_data_out_p[18]_i_3_n_0 ;
  wire \video_data_out_p[19]_i_3_n_0 ;
  wire \video_data_out_p[20]_i_3_n_0 ;
  wire \video_data_out_p[21]_i_3_n_0 ;
  wire \video_data_out_p[22]_i_3_n_0 ;
  wire \video_data_out_p[23]_i_5_n_0 ;
  wire \video_data_out_p[8]_i_3_n_0 ;
  wire \video_data_out_p[9]_i_3_n_0 ;
  wire \video_data_out_p_reg[10] ;
  wire \video_data_out_p_reg[11] ;
  wire \video_data_out_p_reg[12] ;
  wire \video_data_out_p_reg[13] ;
  wire \video_data_out_p_reg[14] ;
  wire \video_data_out_p_reg[15] ;
  wire \video_data_out_p_reg[16] ;
  wire \video_data_out_p_reg[17] ;
  wire \video_data_out_p_reg[18] ;
  wire \video_data_out_p_reg[19] ;
  wire \video_data_out_p_reg[20] ;
  wire \video_data_out_p_reg[21] ;
  wire \video_data_out_p_reg[22] ;
  wire \video_data_out_p_reg[23] ;
  wire \video_data_out_p_reg[8] ;
  wire \video_data_out_p_reg[9] ;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[0]),
        .Q(\needs_delay.shift_register_reg[4][0]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[1]),
        .Q(\needs_delay.shift_register_reg[4][1]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[2]),
        .Q(\needs_delay.shift_register_reg[4][2]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[3]),
        .Q(\needs_delay.shift_register_reg[4][3]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[4]),
        .Q(\needs_delay.shift_register_reg[4][4]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[5]),
        .Q(\needs_delay.shift_register_reg[4][5]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[6]),
        .Q(\needs_delay.shift_register_reg[4][6]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[7]),
        .Q(\needs_delay.shift_register_reg[4][7]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][0]_srl4_n_0 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][1]_srl4_n_0 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][2]_srl4_n_0 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][3]_srl4_n_0 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][4]_srl4_n_0 ),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][5]_srl4_n_0 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][6]_srl4_n_0 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][7]_srl4_n_0 ),
        .Q(D[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[10]_i_2 
       (.I0(p_1_in[10]),
        .I1(\core_control_regs[0] ),
        .I2(\col_outmux_reg[0] ),
        .I3(p_1_in[2]),
        .I4(\time_control_regs[0] ),
        .I5(\video_data_out_p[10]_i_3_n_0 ),
        .O(\video_data_out_p_reg[10] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \video_data_out_p[10]_i_3 
       (.I0(\rb_at_g_d1_reg[7] [2]),
        .I1(p_1_in[10]),
        .I2(\core_control_regs[0] ),
        .I3(D[2]),
        .I4(\col_outmux_reg[0] ),
        .I5(p_1_in[2]),
        .O(\video_data_out_p[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[11]_i_2 
       (.I0(p_1_in[11]),
        .I1(\core_control_regs[0] ),
        .I2(\col_outmux_reg[0] ),
        .I3(p_1_in[3]),
        .I4(\time_control_regs[0] ),
        .I5(\video_data_out_p[11]_i_3_n_0 ),
        .O(\video_data_out_p_reg[11] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \video_data_out_p[11]_i_3 
       (.I0(\rb_at_g_d1_reg[7] [3]),
        .I1(p_1_in[11]),
        .I2(\core_control_regs[0] ),
        .I3(D[3]),
        .I4(\col_outmux_reg[0] ),
        .I5(p_1_in[3]),
        .O(\video_data_out_p[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[12]_i_2 
       (.I0(p_1_in[12]),
        .I1(\core_control_regs[0] ),
        .I2(\col_outmux_reg[0] ),
        .I3(p_1_in[4]),
        .I4(\time_control_regs[0] ),
        .I5(\video_data_out_p[12]_i_3_n_0 ),
        .O(\video_data_out_p_reg[12] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \video_data_out_p[12]_i_3 
       (.I0(\rb_at_g_d1_reg[7] [4]),
        .I1(p_1_in[12]),
        .I2(\core_control_regs[0] ),
        .I3(D[4]),
        .I4(\col_outmux_reg[0] ),
        .I5(p_1_in[4]),
        .O(\video_data_out_p[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[13]_i_2 
       (.I0(p_1_in[13]),
        .I1(\core_control_regs[0] ),
        .I2(\col_outmux_reg[0] ),
        .I3(p_1_in[5]),
        .I4(\time_control_regs[0] ),
        .I5(\video_data_out_p[13]_i_3_n_0 ),
        .O(\video_data_out_p_reg[13] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \video_data_out_p[13]_i_3 
       (.I0(\rb_at_g_d1_reg[7] [5]),
        .I1(p_1_in[13]),
        .I2(\core_control_regs[0] ),
        .I3(D[5]),
        .I4(\col_outmux_reg[0] ),
        .I5(p_1_in[5]),
        .O(\video_data_out_p[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[14]_i_2 
       (.I0(p_1_in[14]),
        .I1(\core_control_regs[0] ),
        .I2(\col_outmux_reg[0] ),
        .I3(p_1_in[6]),
        .I4(\time_control_regs[0] ),
        .I5(\video_data_out_p[14]_i_3_n_0 ),
        .O(\video_data_out_p_reg[14] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \video_data_out_p[14]_i_3 
       (.I0(\rb_at_g_d1_reg[7] [6]),
        .I1(p_1_in[14]),
        .I2(\core_control_regs[0] ),
        .I3(D[6]),
        .I4(\col_outmux_reg[0] ),
        .I5(p_1_in[6]),
        .O(\video_data_out_p[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[15]_i_2 
       (.I0(p_1_in[15]),
        .I1(\core_control_regs[0] ),
        .I2(\col_outmux_reg[0] ),
        .I3(p_1_in[7]),
        .I4(\time_control_regs[0] ),
        .I5(\video_data_out_p[15]_i_3_n_0 ),
        .O(\video_data_out_p_reg[15] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \video_data_out_p[15]_i_3 
       (.I0(\rb_at_g_d1_reg[7] [7]),
        .I1(p_1_in[15]),
        .I2(\core_control_regs[0] ),
        .I3(D[7]),
        .I4(\col_outmux_reg[0] ),
        .I5(p_1_in[7]),
        .O(\video_data_out_p[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[16]_i_2 
       (.I0(p_1_in[0]),
        .I1(\core_control_regs[0] ),
        .I2(\col_outmux_reg[0] ),
        .I3(p_1_in[8]),
        .I4(\time_control_regs[0] ),
        .I5(\video_data_out_p[16]_i_3_n_0 ),
        .O(\video_data_out_p_reg[16] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \video_data_out_p[16]_i_3 
       (.I0(D[0]),
        .I1(p_1_in[0]),
        .I2(\core_control_regs[0] ),
        .I3(\rb_at_g_d1_reg[7] [0]),
        .I4(\col_outmux_reg[0] ),
        .I5(p_1_in[8]),
        .O(\video_data_out_p[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[17]_i_2 
       (.I0(p_1_in[1]),
        .I1(\core_control_regs[0] ),
        .I2(\col_outmux_reg[0] ),
        .I3(p_1_in[9]),
        .I4(\time_control_regs[0] ),
        .I5(\video_data_out_p[17]_i_3_n_0 ),
        .O(\video_data_out_p_reg[17] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \video_data_out_p[17]_i_3 
       (.I0(D[1]),
        .I1(p_1_in[1]),
        .I2(\core_control_regs[0] ),
        .I3(\rb_at_g_d1_reg[7] [1]),
        .I4(\col_outmux_reg[0] ),
        .I5(p_1_in[9]),
        .O(\video_data_out_p[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[18]_i_2 
       (.I0(p_1_in[2]),
        .I1(\core_control_regs[0] ),
        .I2(\col_outmux_reg[0] ),
        .I3(p_1_in[10]),
        .I4(\time_control_regs[0] ),
        .I5(\video_data_out_p[18]_i_3_n_0 ),
        .O(\video_data_out_p_reg[18] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \video_data_out_p[18]_i_3 
       (.I0(D[2]),
        .I1(p_1_in[2]),
        .I2(\core_control_regs[0] ),
        .I3(\rb_at_g_d1_reg[7] [2]),
        .I4(\col_outmux_reg[0] ),
        .I5(p_1_in[10]),
        .O(\video_data_out_p[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[19]_i_2 
       (.I0(p_1_in[3]),
        .I1(\core_control_regs[0] ),
        .I2(\col_outmux_reg[0] ),
        .I3(p_1_in[11]),
        .I4(\time_control_regs[0] ),
        .I5(\video_data_out_p[19]_i_3_n_0 ),
        .O(\video_data_out_p_reg[19] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \video_data_out_p[19]_i_3 
       (.I0(D[3]),
        .I1(p_1_in[3]),
        .I2(\core_control_regs[0] ),
        .I3(\rb_at_g_d1_reg[7] [3]),
        .I4(\col_outmux_reg[0] ),
        .I5(p_1_in[11]),
        .O(\video_data_out_p[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[20]_i_2 
       (.I0(p_1_in[4]),
        .I1(\core_control_regs[0] ),
        .I2(\col_outmux_reg[0] ),
        .I3(p_1_in[12]),
        .I4(\time_control_regs[0] ),
        .I5(\video_data_out_p[20]_i_3_n_0 ),
        .O(\video_data_out_p_reg[20] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \video_data_out_p[20]_i_3 
       (.I0(D[4]),
        .I1(p_1_in[4]),
        .I2(\core_control_regs[0] ),
        .I3(\rb_at_g_d1_reg[7] [4]),
        .I4(\col_outmux_reg[0] ),
        .I5(p_1_in[12]),
        .O(\video_data_out_p[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[21]_i_2 
       (.I0(p_1_in[5]),
        .I1(\core_control_regs[0] ),
        .I2(\col_outmux_reg[0] ),
        .I3(p_1_in[13]),
        .I4(\time_control_regs[0] ),
        .I5(\video_data_out_p[21]_i_3_n_0 ),
        .O(\video_data_out_p_reg[21] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \video_data_out_p[21]_i_3 
       (.I0(D[5]),
        .I1(p_1_in[5]),
        .I2(\core_control_regs[0] ),
        .I3(\rb_at_g_d1_reg[7] [5]),
        .I4(\col_outmux_reg[0] ),
        .I5(p_1_in[13]),
        .O(\video_data_out_p[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[22]_i_2 
       (.I0(p_1_in[6]),
        .I1(\core_control_regs[0] ),
        .I2(\col_outmux_reg[0] ),
        .I3(p_1_in[14]),
        .I4(\time_control_regs[0] ),
        .I5(\video_data_out_p[22]_i_3_n_0 ),
        .O(\video_data_out_p_reg[22] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \video_data_out_p[22]_i_3 
       (.I0(D[6]),
        .I1(p_1_in[6]),
        .I2(\core_control_regs[0] ),
        .I3(\rb_at_g_d1_reg[7] [6]),
        .I4(\col_outmux_reg[0] ),
        .I5(p_1_in[14]),
        .O(\video_data_out_p[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[23]_i_4 
       (.I0(p_1_in[7]),
        .I1(\core_control_regs[0] ),
        .I2(\col_outmux_reg[0] ),
        .I3(p_1_in[15]),
        .I4(\time_control_regs[0] ),
        .I5(\video_data_out_p[23]_i_5_n_0 ),
        .O(\video_data_out_p_reg[23] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \video_data_out_p[23]_i_5 
       (.I0(D[7]),
        .I1(p_1_in[7]),
        .I2(\core_control_regs[0] ),
        .I3(\rb_at_g_d1_reg[7] [7]),
        .I4(\col_outmux_reg[0] ),
        .I5(p_1_in[15]),
        .O(\video_data_out_p[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[8]_i_2 
       (.I0(p_1_in[8]),
        .I1(\core_control_regs[0] ),
        .I2(\col_outmux_reg[0] ),
        .I3(p_1_in[0]),
        .I4(\time_control_regs[0] ),
        .I5(\video_data_out_p[8]_i_3_n_0 ),
        .O(\video_data_out_p_reg[8] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \video_data_out_p[8]_i_3 
       (.I0(\rb_at_g_d1_reg[7] [0]),
        .I1(p_1_in[8]),
        .I2(\core_control_regs[0] ),
        .I3(D[0]),
        .I4(\col_outmux_reg[0] ),
        .I5(p_1_in[0]),
        .O(\video_data_out_p[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[9]_i_2 
       (.I0(p_1_in[9]),
        .I1(\core_control_regs[0] ),
        .I2(\col_outmux_reg[0] ),
        .I3(p_1_in[1]),
        .I4(\time_control_regs[0] ),
        .I5(\video_data_out_p[9]_i_3_n_0 ),
        .O(\video_data_out_p_reg[9] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \video_data_out_p[9]_i_3 
       (.I0(\rb_at_g_d1_reg[7] [1]),
        .I1(p_1_in[9]),
        .I2(\core_control_regs[0] ),
        .I3(D[1]),
        .I4(\col_outmux_reg[0] ),
        .I5(p_1_in[1]),
        .O(\video_data_out_p[9]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized17_28
   (S,
    DI,
    \raw_reg[10] ,
    \raw_reg[10]_0 ,
    intc_if,
    Q,
    aclk,
    \i_minus_m_reg[9] );
  output [7:0]S;
  output [6:0]DI;
  output [0:0]\raw_reg[10] ;
  output [0:0]\raw_reg[10]_0 ;
  input [0:0]intc_if;
  input [7:0]Q;
  input aclk;
  input [8:0]\i_minus_m_reg[9] ;

  wire [6:0]DI;
  wire [2:9]L;
  wire [7:0]Q;
  wire [7:0]S;
  wire aclk;
  wire [8:0]\i_minus_m_reg[9] ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[4][0]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][1]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][2]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][3]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][4]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][5]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][6]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][7]_srl4_n_0 ;
  wire [0:0]\raw_reg[10] ;
  wire [0:0]\raw_reg[10]_0 ;

  LUT2 #(
    .INIT(4'h2)) 
    i__carry__0_i_1__23
       (.I0(L[2]),
        .I1(\i_minus_m_reg[9] [7]),
        .O(\raw_reg[10]_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    i__carry__0_i_3__6
       (.I0(\i_minus_m_reg[9] [7]),
        .I1(L[2]),
        .I2(\i_minus_m_reg[9] [8]),
        .O(\raw_reg[10] ));
  LUT4 #(
    .INIT(16'hB44B)) 
    i__carry_i_10__4
       (.I0(\i_minus_m_reg[9] [4]),
        .I1(L[5]),
        .I2(\i_minus_m_reg[9] [5]),
        .I3(L[4]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'hB44B)) 
    i__carry_i_11
       (.I0(\i_minus_m_reg[9] [3]),
        .I1(L[6]),
        .I2(\i_minus_m_reg[9] [4]),
        .I3(L[5]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'hB44B)) 
    i__carry_i_12
       (.I0(\i_minus_m_reg[9] [2]),
        .I1(L[7]),
        .I2(\i_minus_m_reg[9] [3]),
        .I3(L[6]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    i__carry_i_13
       (.I0(\i_minus_m_reg[9] [1]),
        .I1(L[8]),
        .I2(\i_minus_m_reg[9] [2]),
        .I3(L[7]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h2DD2)) 
    i__carry_i_14
       (.I0(\i_minus_m_reg[9] [0]),
        .I1(L[9]),
        .I2(\i_minus_m_reg[9] [1]),
        .I3(L[8]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_15
       (.I0(L[9]),
        .I1(\i_minus_m_reg[9] [0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1__56
       (.I0(L[3]),
        .I1(\i_minus_m_reg[9] [6]),
        .O(DI[6]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_2__56
       (.I0(L[4]),
        .I1(\i_minus_m_reg[9] [5]),
        .O(DI[5]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_3__56
       (.I0(L[5]),
        .I1(\i_minus_m_reg[9] [4]),
        .O(DI[4]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_4__56
       (.I0(L[6]),
        .I1(\i_minus_m_reg[9] [3]),
        .O(DI[3]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_5__56
       (.I0(L[7]),
        .I1(\i_minus_m_reg[9] [2]),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_6__56
       (.I0(L[8]),
        .I1(\i_minus_m_reg[9] [1]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry_i_7__56
       (.I0(L[9]),
        .I1(\i_minus_m_reg[9] [0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    i__carry_i_8__11
       (.I0(\i_minus_m_reg[9] [6]),
        .I1(L[3]),
        .I2(\i_minus_m_reg[9] [7]),
        .I3(L[2]),
        .O(S[7]));
  LUT4 #(
    .INIT(16'hB44B)) 
    i__carry_i_9__4
       (.I0(\i_minus_m_reg[9] [5]),
        .I1(L[4]),
        .I2(\i_minus_m_reg[9] [6]),
        .I3(L[3]),
        .O(S[6]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[0]),
        .Q(\needs_delay.shift_register_reg[4][0]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[1]),
        .Q(\needs_delay.shift_register_reg[4][1]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[2]),
        .Q(\needs_delay.shift_register_reg[4][2]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[3]),
        .Q(\needs_delay.shift_register_reg[4][3]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[4]),
        .Q(\needs_delay.shift_register_reg[4][4]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[5]),
        .Q(\needs_delay.shift_register_reg[4][5]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[6]),
        .Q(\needs_delay.shift_register_reg[4][6]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[7]),
        .Q(\needs_delay.shift_register_reg[4][7]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][0]_srl4_n_0 ),
        .Q(L[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][1]_srl4_n_0 ),
        .Q(L[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][2]_srl4_n_0 ),
        .Q(L[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][3]_srl4_n_0 ),
        .Q(L[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][4]_srl4_n_0 ),
        .Q(L[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][5]_srl4_n_0 ),
        .Q(L[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][6]_srl4_n_0 ),
        .Q(L[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][7]_srl4_n_0 ),
        .Q(L[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized18
   (c,
    Q,
    intc_if,
    \needs_delay.shift_register_reg[2][0] ,
    aclk,
    \needs_delay.shift_register_reg[2][1] ,
    \needs_delay.shift_register_reg[2][2] ,
    \needs_delay.shift_register_reg[2][3] ,
    \needs_delay.shift_register_reg[2][4] ,
    \needs_delay.shift_register_reg[2][5] ,
    \needs_delay.shift_register_reg[2][6] ,
    \needs_delay.shift_register_reg[2][7] ,
    \needs_delay.shift_register_reg[28][7]__0 ,
    \needs_delay.shift_register_reg[28][6]__0 ,
    \needs_delay.shift_register_reg[28][5]__0 ,
    \needs_delay.shift_register_reg[28][4]__0 ,
    \needs_delay.shift_register_reg[28][3]__0 ,
    \needs_delay.shift_register_reg[28][2]__0 ,
    \needs_delay.shift_register_reg[28][1]__0 ,
    \needs_delay.shift_register_reg[28][0]__0 );
  output [7:0]c;
  output [7:0]Q;
  input [0:0]intc_if;
  input \needs_delay.shift_register_reg[2][0] ;
  input aclk;
  input \needs_delay.shift_register_reg[2][1] ;
  input \needs_delay.shift_register_reg[2][2] ;
  input \needs_delay.shift_register_reg[2][3] ;
  input \needs_delay.shift_register_reg[2][4] ;
  input \needs_delay.shift_register_reg[2][5] ;
  input \needs_delay.shift_register_reg[2][6] ;
  input \needs_delay.shift_register_reg[2][7] ;
  input \needs_delay.shift_register_reg[28][7]__0 ;
  input \needs_delay.shift_register_reg[28][6]__0 ;
  input \needs_delay.shift_register_reg[28][5]__0 ;
  input \needs_delay.shift_register_reg[28][4]__0 ;
  input \needs_delay.shift_register_reg[28][3]__0 ;
  input \needs_delay.shift_register_reg[28][2]__0 ;
  input \needs_delay.shift_register_reg[28][1]__0 ;
  input \needs_delay.shift_register_reg[28][0]__0 ;

  wire [7:0]Q;
  wire aclk;
  wire [7:0]c;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[16][0]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[16][1]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[16][2]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[16][3]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[16][4]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[16][5]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[16][6]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[16][7]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[28][0]__0 ;
  wire \needs_delay.shift_register_reg[28][1]__0 ;
  wire \needs_delay.shift_register_reg[28][2]__0 ;
  wire \needs_delay.shift_register_reg[28][3]__0 ;
  wire \needs_delay.shift_register_reg[28][4]__0 ;
  wire \needs_delay.shift_register_reg[28][5]__0 ;
  wire \needs_delay.shift_register_reg[28][6]__0 ;
  wire \needs_delay.shift_register_reg[28][7]__0 ;
  wire \needs_delay.shift_register_reg[2][0] ;
  wire \needs_delay.shift_register_reg[2][1] ;
  wire \needs_delay.shift_register_reg[2][2] ;
  wire \needs_delay.shift_register_reg[2][3] ;
  wire \needs_delay.shift_register_reg[2][4] ;
  wire \needs_delay.shift_register_reg[2][5] ;
  wire \needs_delay.shift_register_reg[2][6] ;
  wire \needs_delay.shift_register_reg[2][7] ;
  wire \needs_delay.shift_register_reg_n_0_[27][0] ;
  wire \needs_delay.shift_register_reg_n_0_[27][1] ;
  wire \needs_delay.shift_register_reg_n_0_[27][2] ;
  wire \needs_delay.shift_register_reg_n_0_[27][3] ;
  wire \needs_delay.shift_register_reg_n_0_[27][4] ;
  wire \needs_delay.shift_register_reg_n_0_[27][5] ;
  wire \needs_delay.shift_register_reg_n_0_[27][6] ;
  wire \needs_delay.shift_register_reg_n_0_[27][7] ;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[16][0]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[2][0] ),
        .Q(\needs_delay.shift_register_reg[16][0]_srl16_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[16][1]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[2][1] ),
        .Q(\needs_delay.shift_register_reg[16][1]_srl16_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[16][2]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[2][2] ),
        .Q(\needs_delay.shift_register_reg[16][2]_srl16_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[16][3]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[2][3] ),
        .Q(\needs_delay.shift_register_reg[16][3]_srl16_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[16][4]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[2][4] ),
        .Q(\needs_delay.shift_register_reg[16][4]_srl16_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[16][5]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[2][5] ),
        .Q(\needs_delay.shift_register_reg[16][5]_srl16_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[16][6]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[2][6] ),
        .Q(\needs_delay.shift_register_reg[16][6]_srl16_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[16][7]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[2][7] ),
        .Q(\needs_delay.shift_register_reg[16][7]_srl16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[17][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[16][0]_srl16_n_0 ),
        .Q(c[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[17][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[16][1]_srl16_n_0 ),
        .Q(c[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[17][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[16][2]_srl16_n_0 ),
        .Q(c[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[17][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[16][3]_srl16_n_0 ),
        .Q(c[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[17][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[16][4]_srl16_n_0 ),
        .Q(c[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[17][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[16][5]_srl16_n_0 ),
        .Q(c[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[17][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[16][6]_srl16_n_0 ),
        .Q(c[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[17][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[16][7]_srl16_n_0 ),
        .Q(c[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[27][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[28][0]__0 ),
        .Q(\needs_delay.shift_register_reg_n_0_[27][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[27][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[28][1]__0 ),
        .Q(\needs_delay.shift_register_reg_n_0_[27][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[27][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[28][2]__0 ),
        .Q(\needs_delay.shift_register_reg_n_0_[27][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[27][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[28][3]__0 ),
        .Q(\needs_delay.shift_register_reg_n_0_[27][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[27][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[28][4]__0 ),
        .Q(\needs_delay.shift_register_reg_n_0_[27][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[27][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[28][5]__0 ),
        .Q(\needs_delay.shift_register_reg_n_0_[27][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[27][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[28][6]__0 ),
        .Q(\needs_delay.shift_register_reg_n_0_[27][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[27][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[28][7]__0 ),
        .Q(\needs_delay.shift_register_reg_n_0_[27][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[28][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[27][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[28][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[27][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[28][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[27][2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[28][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[27][3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[28][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[27][4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[28][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[27][5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[28][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[27][6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[28][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[27][7] ),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized18_27
   (\needs_delay.shift_register_reg[27][0] ,
    \needs_delay.shift_register_reg[27][1] ,
    \needs_delay.shift_register_reg[27][2] ,
    \needs_delay.shift_register_reg[27][3] ,
    \needs_delay.shift_register_reg[27][4] ,
    \needs_delay.shift_register_reg[27][5] ,
    \needs_delay.shift_register_reg[27][6] ,
    \needs_delay.shift_register_reg[27][7] ,
    intc_if,
    c,
    aclk);
  output \needs_delay.shift_register_reg[27][0] ;
  output \needs_delay.shift_register_reg[27][1] ;
  output \needs_delay.shift_register_reg[27][2] ;
  output \needs_delay.shift_register_reg[27][3] ;
  output \needs_delay.shift_register_reg[27][4] ;
  output \needs_delay.shift_register_reg[27][5] ;
  output \needs_delay.shift_register_reg[27][6] ;
  output \needs_delay.shift_register_reg[27][7] ;
  input [0:0]intc_if;
  input [7:0]c;
  input aclk;

  wire aclk;
  wire [7:0]c;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[27][0] ;
  wire \needs_delay.shift_register_reg[27][0]_srl8_n_0 ;
  wire \needs_delay.shift_register_reg[27][1] ;
  wire \needs_delay.shift_register_reg[27][1]_srl8_n_0 ;
  wire \needs_delay.shift_register_reg[27][2] ;
  wire \needs_delay.shift_register_reg[27][2]_srl8_n_0 ;
  wire \needs_delay.shift_register_reg[27][3] ;
  wire \needs_delay.shift_register_reg[27][3]_srl8_n_0 ;
  wire \needs_delay.shift_register_reg[27][4] ;
  wire \needs_delay.shift_register_reg[27][4]_srl8_n_0 ;
  wire \needs_delay.shift_register_reg[27][5] ;
  wire \needs_delay.shift_register_reg[27][5]_srl8_n_0 ;
  wire \needs_delay.shift_register_reg[27][6] ;
  wire \needs_delay.shift_register_reg[27][6]_srl8_n_0 ;
  wire \needs_delay.shift_register_reg[27][7] ;
  wire \needs_delay.shift_register_reg[27][7]_srl8_n_0 ;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[27][0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(c[0]),
        .Q(\needs_delay.shift_register_reg[27][0]_srl8_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[27][1]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(c[1]),
        .Q(\needs_delay.shift_register_reg[27][1]_srl8_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[27][2]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(c[2]),
        .Q(\needs_delay.shift_register_reg[27][2]_srl8_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[27][3]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(c[3]),
        .Q(\needs_delay.shift_register_reg[27][3]_srl8_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27][4]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[27][4]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(c[4]),
        .Q(\needs_delay.shift_register_reg[27][4]_srl8_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27][5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[27][5]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(c[5]),
        .Q(\needs_delay.shift_register_reg[27][5]_srl8_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27][6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[27][6]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(c[6]),
        .Q(\needs_delay.shift_register_reg[27][6]_srl8_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27][7]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[27][7]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(c[7]),
        .Q(\needs_delay.shift_register_reg[27][7]_srl8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[28][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[27][0]_srl8_n_0 ),
        .Q(\needs_delay.shift_register_reg[27][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[28][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[27][1]_srl8_n_0 ),
        .Q(\needs_delay.shift_register_reg[27][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[28][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[27][2]_srl8_n_0 ),
        .Q(\needs_delay.shift_register_reg[27][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[28][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[27][3]_srl8_n_0 ),
        .Q(\needs_delay.shift_register_reg[27][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[28][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[27][4]_srl8_n_0 ),
        .Q(\needs_delay.shift_register_reg[27][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[28][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[27][5]_srl8_n_0 ),
        .Q(\needs_delay.shift_register_reg[27][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[28][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[27][6]_srl8_n_0 ),
        .Q(\needs_delay.shift_register_reg[27][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[28][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[27][7]_srl8_n_0 ),
        .Q(\needs_delay.shift_register_reg[27][7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized19
   (\addr_rd_reg[9] ,
    SR,
    en,
    intc_if,
    active_rb,
    aclk,
    eqOp0_out,
    \needs_delay.shift_register_reg[17][0]__0_0 ,
    resetn_out,
    line_len_changed);
  output \addr_rd_reg[9] ;
  output [0:0]SR;
  output en;
  input [0:0]intc_if;
  input active_rb;
  input aclk;
  input eqOp0_out;
  input \needs_delay.shift_register_reg[17][0]__0_0 ;
  input resetn_out;
  input line_len_changed;

  wire [0:0]SR;
  wire aclk;
  wire active_rb;
  wire \addr_rd_reg[9] ;
  wire en;
  wire eqOp0_out;
  wire [0:0]intc_if;
  wire line_len_changed;
  wire \needs_delay.shift_register_reg[16][0]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[17][0]__0_0 ;
  wire resetn_out;

  LUT6 #(
    .INIT(64'hFFFFFFFF8000FFFF)) 
    \addr_rd[9]_i_1__1 
       (.I0(\addr_rd_reg[9] ),
        .I1(eqOp0_out),
        .I2(intc_if),
        .I3(\needs_delay.shift_register_reg[17][0]__0_0 ),
        .I4(resetn_out),
        .I5(line_len_changed),
        .O(SR));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_active_rb/needs_delay.shift_register_reg[16] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_active_rb/needs_delay.shift_register_reg[16][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[16][0]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(active_rb),
        .Q(\needs_delay.shift_register_reg[16][0]_srl16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[17][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[16][0]_srl16_n_0 ),
        .Q(\addr_rd_reg[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_bram_0_i_1__1
       (.I0(\addr_rd_reg[9] ),
        .I1(\needs_delay.shift_register_reg[17][0]__0_0 ),
        .I2(intc_if),
        .O(en));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized19_26
   (\addr_rd_reg[9] ,
    E,
    intc_if,
    aclk,
    \core_control_regs[0] ,
    Q,
    \col_reg[0] ,
    active_rb_pix_mat);
  output \addr_rd_reg[9] ;
  output [0:0]E;
  input [0:0]intc_if;
  input aclk;
  input [1:0]\core_control_regs[0] ;
  input [0:0]Q;
  input [0:0]\col_reg[0] ;
  input active_rb_pix_mat;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire active_rb_pix_mat;
  wire \addr_rd_reg[9] ;
  wire ce_green_rb;
  wire [0:0]\col_reg[0] ;
  wire [1:0]\core_control_regs[0] ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[16][0]_srl16_n_0 ;

  LUT3 #(
    .INIT(8'h80)) 
    \addr_rd[9]_i_2__1 
       (.I0(\addr_rd_reg[9] ),
        .I1(intc_if),
        .I2(active_rb_pix_mat),
        .O(E));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_ce_rb/needs_delay.shift_register_reg[16] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_ce_rb/needs_delay.shift_register_reg[16][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[16][0]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(ce_green_rb),
        .Q(\needs_delay.shift_register_reg[16][0]_srl16_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \needs_delay.shift_register_reg[16][0]_srl16_i_1 
       (.I0(\core_control_regs[0] [0]),
        .I1(\core_control_regs[0] [1]),
        .I2(Q),
        .I3(\col_reg[0] ),
        .O(ce_green_rb));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[17][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[16][0]_srl16_n_0 ),
        .Q(\addr_rd_reg[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized1_0
   (D,
    \time_control_regs[0] ,
    q,
    we,
    aclk);
  output [7:0]D;
  input [0:0]\time_control_regs[0] ;
  input [15:0]q;
  input we;
  input aclk;

  wire [7:0]D;
  wire aclk;
  wire \needs_delay.shift_register_reg_n_0_[1][0] ;
  wire \needs_delay.shift_register_reg_n_0_[1][1] ;
  wire \needs_delay.shift_register_reg_n_0_[1][2] ;
  wire \needs_delay.shift_register_reg_n_0_[1][3] ;
  wire \needs_delay.shift_register_reg_n_0_[1][4] ;
  wire \needs_delay.shift_register_reg_n_0_[1][5] ;
  wire \needs_delay.shift_register_reg_n_0_[1][6] ;
  wire \needs_delay.shift_register_reg_n_0_[1][7] ;
  wire [15:0]q;
  wire [0:0]\time_control_regs[0] ;
  wire we;

  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \needs_delay.shift_register[1][0]_i_1 
       (.I0(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .I1(\time_control_regs[0] ),
        .I2(q[8]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \needs_delay.shift_register[1][1]_i_1 
       (.I0(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .I1(\time_control_regs[0] ),
        .I2(q[9]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \needs_delay.shift_register[1][2]_i_1 
       (.I0(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .I1(\time_control_regs[0] ),
        .I2(q[10]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \needs_delay.shift_register[1][3]_i_1 
       (.I0(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .I1(\time_control_regs[0] ),
        .I2(q[11]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \needs_delay.shift_register[1][4]_i_1 
       (.I0(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .I1(\time_control_regs[0] ),
        .I2(q[12]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \needs_delay.shift_register[1][5]_i_1 
       (.I0(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .I1(\time_control_regs[0] ),
        .I2(q[13]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \needs_delay.shift_register[1][6]_i_1 
       (.I0(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .I1(\time_control_regs[0] ),
        .I2(q[14]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \needs_delay.shift_register[1][7]_i_1 
       (.I0(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .I1(\time_control_regs[0] ),
        .I2(q[15]),
        .O(D[7]));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(we),
        .D(q[0]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(we),
        .D(q[1]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(we),
        .D(q[2]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(we),
        .D(q[3]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(we),
        .D(q[4]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(we),
        .D(q[5]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(we),
        .D(q[6]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(we),
        .D(q[7]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized1_1
   (RB_G_g_intp_l,
    Q,
    RB_BR_g_ar,
    q,
    \time_control_regs[0] ,
    we,
    aclk);
  output [7:0]RB_G_g_intp_l;
  output [7:0]Q;
  output [7:0]RB_BR_g_ar;
  input [15:0]q;
  input [0:0]\time_control_regs[0] ;
  input we;
  input aclk;

  wire [7:0]Q;
  wire [7:0]RB_BR_g_ar;
  wire [7:0]RB_G_g_intp_l;
  wire aclk;
  wire [15:0]q;
  wire [0:0]\time_control_regs[0] ;
  wire we;

  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_al[0]_i_4 
       (.I0(Q[0]),
        .I1(q[0]),
        .I2(\time_control_regs[0] ),
        .O(RB_BR_g_ar[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_al[1]_i_4 
       (.I0(Q[1]),
        .I1(q[1]),
        .I2(\time_control_regs[0] ),
        .O(RB_BR_g_ar[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_al[2]_i_4 
       (.I0(Q[2]),
        .I1(q[2]),
        .I2(\time_control_regs[0] ),
        .O(RB_BR_g_ar[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_al[3]_i_4 
       (.I0(Q[3]),
        .I1(q[3]),
        .I2(\time_control_regs[0] ),
        .O(RB_BR_g_ar[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_al[4]_i_4 
       (.I0(Q[4]),
        .I1(q[4]),
        .I2(\time_control_regs[0] ),
        .O(RB_BR_g_ar[4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_al[5]_i_4 
       (.I0(Q[5]),
        .I1(q[5]),
        .I2(\time_control_regs[0] ),
        .O(RB_BR_g_ar[5]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_al[6]_i_4 
       (.I0(Q[6]),
        .I1(q[6]),
        .I2(\time_control_regs[0] ),
        .O(RB_BR_g_ar[6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_al[7]_i_6 
       (.I0(Q[7]),
        .I1(q[7]),
        .I2(\time_control_regs[0] ),
        .O(RB_BR_g_ar[7]));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(we),
        .D(q[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(we),
        .D(q[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(we),
        .D(q[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(we),
        .D(q[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(we),
        .D(q[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(we),
        .D(q[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(we),
        .D(q[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(we),
        .D(q[7]),
        .Q(Q[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register_reg[3][0]_srl3_i_1 
       (.I0(Q[0]),
        .I1(q[8]),
        .I2(\time_control_regs[0] ),
        .O(RB_G_g_intp_l[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register_reg[3][1]_srl3_i_1 
       (.I0(Q[1]),
        .I1(q[9]),
        .I2(\time_control_regs[0] ),
        .O(RB_G_g_intp_l[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register_reg[3][2]_srl3_i_1 
       (.I0(Q[2]),
        .I1(q[10]),
        .I2(\time_control_regs[0] ),
        .O(RB_G_g_intp_l[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register_reg[3][3]_srl3_i_1__0 
       (.I0(Q[3]),
        .I1(q[11]),
        .I2(\time_control_regs[0] ),
        .O(RB_G_g_intp_l[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register_reg[3][4]_srl3_i_1 
       (.I0(Q[4]),
        .I1(q[12]),
        .I2(\time_control_regs[0] ),
        .O(RB_G_g_intp_l[4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register_reg[3][5]_srl3_i_1 
       (.I0(Q[5]),
        .I1(q[13]),
        .I2(\time_control_regs[0] ),
        .O(RB_G_g_intp_l[5]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register_reg[3][6]_srl3_i_1 
       (.I0(Q[6]),
        .I1(q[14]),
        .I2(\time_control_regs[0] ),
        .O(RB_G_g_intp_l[6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register_reg[3][7]_srl3_i_1 
       (.I0(Q[7]),
        .I1(q[15]),
        .I2(\time_control_regs[0] ),
        .O(RB_G_g_intp_l[7]));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized1_2
   (RB_BR_g_al,
    Q,
    q,
    \time_control_regs[0] ,
    we,
    D,
    aclk);
  output [7:0]RB_BR_g_al;
  output [7:0]Q;
  input [7:0]q;
  input [0:0]\time_control_regs[0] ;
  input we;
  input [7:0]D;
  input aclk;

  wire [7:0]D;
  wire [7:0]Q;
  wire [7:0]RB_BR_g_al;
  wire aclk;
  wire [7:0]q;
  wire [0:0]\time_control_regs[0] ;
  wire we;

  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_al[0]_i_3 
       (.I0(Q[0]),
        .I1(q[0]),
        .I2(\time_control_regs[0] ),
        .O(RB_BR_g_al[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_al[1]_i_3 
       (.I0(Q[1]),
        .I1(q[1]),
        .I2(\time_control_regs[0] ),
        .O(RB_BR_g_al[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_al[2]_i_3 
       (.I0(Q[2]),
        .I1(q[2]),
        .I2(\time_control_regs[0] ),
        .O(RB_BR_g_al[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_al[3]_i_3 
       (.I0(Q[3]),
        .I1(q[3]),
        .I2(\time_control_regs[0] ),
        .O(RB_BR_g_al[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_al[4]_i_3 
       (.I0(Q[4]),
        .I1(q[4]),
        .I2(\time_control_regs[0] ),
        .O(RB_BR_g_al[4]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_al[5]_i_3 
       (.I0(Q[5]),
        .I1(q[5]),
        .I2(\time_control_regs[0] ),
        .O(RB_BR_g_al[5]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_al[6]_i_3 
       (.I0(Q[6]),
        .I1(q[6]),
        .I2(\time_control_regs[0] ),
        .O(RB_BR_g_al[6]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_al[7]_i_3 
       (.I0(Q[7]),
        .I1(q[7]),
        .I2(\time_control_regs[0] ),
        .O(RB_BR_g_al[7]));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(we),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(we),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(we),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(we),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(we),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(we),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(we),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(we),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized1_6
   (Q,
    intc_if,
    \GenerateDoutWriteFirstB.t_qb_reg[7] ,
    aclk);
  output [7:0]Q;
  input [0:0]intc_if;
  input [7:0]\GenerateDoutWriteFirstB.t_qb_reg[7] ;
  input aclk;

  wire [7:0]\GenerateDoutWriteFirstB.t_qb_reg[7] ;
  wire [7:0]Q;
  wire aclk;
  wire [0:0]intc_if;

  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\GenerateDoutWriteFirstB.t_qb_reg[7] [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\GenerateDoutWriteFirstB.t_qb_reg[7] [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\GenerateDoutWriteFirstB.t_qb_reg[7] [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\GenerateDoutWriteFirstB.t_qb_reg[7] [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\GenerateDoutWriteFirstB.t_qb_reg[7] [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\GenerateDoutWriteFirstB.t_qb_reg[7] [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\GenerateDoutWriteFirstB.t_qb_reg[7] [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\GenerateDoutWriteFirstB.t_qb_reg[7] [7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized2
   (\rb_orig_a_d2_reg[7] ,
    \rb_orig_a_d2_reg[6] ,
    \rb_orig_a_d2_reg[5] ,
    \rb_orig_a_d2_reg[4] ,
    \rb_orig_a_d2_reg[3] ,
    \rb_orig_a_d2_reg[2] ,
    \rb_orig_a_d2_reg[1] ,
    \rb_orig_a_d2_reg[0] ,
    S,
    Q,
    \D2123_reg[8] ,
    \D2325_reg[8] ,
    intc_if,
    data_out_b_reg,
    aclk,
    \needs_delay.shift_register_reg[1][23]_0 ,
    wr_data);
  output \rb_orig_a_d2_reg[7] ;
  output \rb_orig_a_d2_reg[6] ;
  output \rb_orig_a_d2_reg[5] ;
  output \rb_orig_a_d2_reg[4] ;
  output \rb_orig_a_d2_reg[3] ;
  output \rb_orig_a_d2_reg[2] ;
  output \rb_orig_a_d2_reg[1] ;
  output \rb_orig_a_d2_reg[0] ;
  output [7:0]S;
  output [39:0]Q;
  output [8:0]\D2123_reg[8] ;
  output [8:0]\D2325_reg[8] ;
  input [0:0]intc_if;
  input [39:0]data_out_b_reg;
  input aclk;
  input [7:0]\needs_delay.shift_register_reg[1][23]_0 ;
  input [7:0]wr_data;

  wire \D2123_reg[7]_i_1_n_0 ;
  wire \D2123_reg[7]_i_1_n_1 ;
  wire \D2123_reg[7]_i_1_n_2 ;
  wire \D2123_reg[7]_i_1_n_3 ;
  wire \D2123_reg[7]_i_1_n_5 ;
  wire \D2123_reg[7]_i_1_n_6 ;
  wire \D2123_reg[7]_i_1_n_7 ;
  wire [8:0]\D2123_reg[8] ;
  wire \D2325_reg[7]_i_1_n_0 ;
  wire \D2325_reg[7]_i_1_n_1 ;
  wire \D2325_reg[7]_i_1_n_2 ;
  wire \D2325_reg[7]_i_1_n_3 ;
  wire \D2325_reg[7]_i_1_n_5 ;
  wire \D2325_reg[7]_i_1_n_6 ;
  wire \D2325_reg[7]_i_1_n_7 ;
  wire [8:0]\D2325_reg[8] ;
  wire [39:0]Q;
  wire [7:0]S;
  wire aclk;
  wire [39:0]data_out_b_reg;
  wire [0:0]intc_if;
  wire [7:0]\needs_delay.shift_register_reg[1][23]_0 ;
  wire \rb_orig_a_d2_reg[0] ;
  wire \rb_orig_a_d2_reg[1] ;
  wire \rb_orig_a_d2_reg[2] ;
  wire \rb_orig_a_d2_reg[3] ;
  wire \rb_orig_a_d2_reg[4] ;
  wire \rb_orig_a_d2_reg[5] ;
  wire \rb_orig_a_d2_reg[6] ;
  wire \rb_orig_a_d2_reg[7] ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_2_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_3_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_4_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_5_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_6_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_7_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_8_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_9_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_2_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_3_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_4_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_5_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_6_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_7_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_8_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_9_n_0 ;
  wire [7:0]wr_data;
  wire [3:3]\NLW_D2123_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_D2123_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_D2123_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_D2325_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_D2325_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_D2325_reg[8]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \D1323[7]_i_2 
       (.I0(Q[23]),
        .I1(\needs_delay.shift_register_reg[1][23]_0 [7]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \D1323[7]_i_3 
       (.I0(Q[22]),
        .I1(\needs_delay.shift_register_reg[1][23]_0 [6]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \D1323[7]_i_4 
       (.I0(Q[21]),
        .I1(\needs_delay.shift_register_reg[1][23]_0 [5]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \D1323[7]_i_5 
       (.I0(Q[20]),
        .I1(\needs_delay.shift_register_reg[1][23]_0 [4]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \D1323[7]_i_6 
       (.I0(Q[19]),
        .I1(\needs_delay.shift_register_reg[1][23]_0 [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \D1323[7]_i_7 
       (.I0(Q[18]),
        .I1(\needs_delay.shift_register_reg[1][23]_0 [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \D1323[7]_i_8 
       (.I0(Q[17]),
        .I1(\needs_delay.shift_register_reg[1][23]_0 [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \D1323[7]_i_9 
       (.I0(Q[16]),
        .I1(\needs_delay.shift_register_reg[1][23]_0 [0]),
        .O(S[0]));
  CARRY8 \D2123_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\D2123_reg[7]_i_1_n_0 ,\D2123_reg[7]_i_1_n_1 ,\D2123_reg[7]_i_1_n_2 ,\D2123_reg[7]_i_1_n_3 ,\NLW_D2123_reg[7]_i_1_CO_UNCONNECTED [3],\D2123_reg[7]_i_1_n_5 ,\D2123_reg[7]_i_1_n_6 ,\D2123_reg[7]_i_1_n_7 }),
        .DI(Q[39:32]),
        .O(\D2123_reg[8] [7:0]),
        .S({\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_2_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_3_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_4_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_5_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_6_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_7_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_8_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_9_n_0 }));
  CARRY8 \D2123_reg[8]_i_1 
       (.CI(\D2123_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_D2123_reg[8]_i_1_CO_UNCONNECTED [7:1],\D2123_reg[8] [8]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_D2123_reg[8]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \D2325_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\D2325_reg[7]_i_1_n_0 ,\D2325_reg[7]_i_1_n_1 ,\D2325_reg[7]_i_1_n_2 ,\D2325_reg[7]_i_1_n_3 ,\NLW_D2325_reg[7]_i_1_CO_UNCONNECTED [3],\D2325_reg[7]_i_1_n_5 ,\D2325_reg[7]_i_1_n_6 ,\D2325_reg[7]_i_1_n_7 }),
        .DI(Q[23:16]),
        .O(\D2325_reg[8] [7:0]),
        .S({\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_2_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_3_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_4_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_5_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_6_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_7_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_8_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_9_n_0 }));
  CARRY8 \D2325_reg[8]_i_1 
       (.CI(\D2325_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_D2325_reg[8]_i_1_CO_UNCONNECTED [7:1],\D2325_reg[8] [8]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_D2325_reg[8]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(wr_data[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][10] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[2]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][11] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[3]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][12] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[4]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][13] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[5]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][14] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[6]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][15] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[7]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][16] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[8]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][17] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[9]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][18] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[10]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][19] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[11]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(wr_data[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][20] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[12]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][21] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[13]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][22] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[14]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][23] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[15]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][24] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[16]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][25] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[17]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][26] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[18]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][27] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[19]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][28] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[20]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][29] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[21]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(wr_data[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][30] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[22]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][31] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[23]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][32] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[24]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][33] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[25]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][34] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[26]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][35] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[27]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][36] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[28]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][37] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[29]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][38] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[30]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][39] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[31]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(wr_data[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][40]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[32]),
        .Q(\rb_orig_a_d2_reg[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][41]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[33]),
        .Q(\rb_orig_a_d2_reg[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][42]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[34]),
        .Q(\rb_orig_a_d2_reg[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][43]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[35]),
        .Q(\rb_orig_a_d2_reg[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][44]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[36]),
        .Q(\rb_orig_a_d2_reg[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][45]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[37]),
        .Q(\rb_orig_a_d2_reg[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][46]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[38]),
        .Q(\rb_orig_a_d2_reg[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][47]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[39]),
        .Q(\rb_orig_a_d2_reg[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(wr_data[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(wr_data[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(wr_data[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(wr_data[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[0]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(data_out_b_reg[1]),
        .Q(Q[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_2 
       (.I0(Q[39]),
        .I1(Q[23]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_3 
       (.I0(Q[38]),
        .I1(Q[22]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_4 
       (.I0(Q[37]),
        .I1(Q[21]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_5 
       (.I0(Q[36]),
        .I1(Q[20]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_6 
       (.I0(Q[35]),
        .I1(Q[19]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_7 
       (.I0(Q[34]),
        .I1(Q[18]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_8 
       (.I0(Q[33]),
        .I1(Q[17]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_9 
       (.I0(Q[32]),
        .I1(Q[16]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_2 
       (.I0(Q[23]),
        .I1(Q[7]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_3 
       (.I0(Q[22]),
        .I1(Q[6]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_4 
       (.I0(Q[21]),
        .I1(Q[5]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_5 
       (.I0(Q[20]),
        .I1(Q[4]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_6 
       (.I0(Q[19]),
        .I1(Q[3]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_7 
       (.I0(Q[18]),
        .I1(Q[2]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_8 
       (.I0(Q[17]),
        .I1(Q[1]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_9 
       (.I0(Q[16]),
        .I1(Q[0]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_9_n_0 ));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized20
   (\needs_delay.shift_register_reg[3][7]__0_0 ,
    \needs_delay.shift_register_reg[3][6]__0_0 ,
    \needs_delay.shift_register_reg[3][5]__0_0 ,
    \needs_delay.shift_register_reg[3][4]__0_0 ,
    \needs_delay.shift_register_reg[3][3]__0_0 ,
    \needs_delay.shift_register_reg[3][2]__0_0 ,
    \needs_delay.shift_register_reg[3][1]__0_0 ,
    \needs_delay.shift_register_reg[3][0]__0_0 ,
    S,
    intc_if,
    Q,
    aclk,
    \g_d3_reg[7] );
  output \needs_delay.shift_register_reg[3][7]__0_0 ;
  output \needs_delay.shift_register_reg[3][6]__0_0 ;
  output \needs_delay.shift_register_reg[3][5]__0_0 ;
  output \needs_delay.shift_register_reg[3][4]__0_0 ;
  output \needs_delay.shift_register_reg[3][3]__0_0 ;
  output \needs_delay.shift_register_reg[3][2]__0_0 ;
  output \needs_delay.shift_register_reg[3][1]__0_0 ;
  output \needs_delay.shift_register_reg[3][0]__0_0 ;
  output [7:0]S;
  input [0:0]intc_if;
  input [7:0]Q;
  input aclk;
  input [7:0]\g_d3_reg[7] ;

  wire [7:0]Q;
  wire [7:0]S;
  wire aclk;
  wire [7:0]\g_d3_reg[7] ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[2][0]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][1]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][2]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][3]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][4]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][5]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][6]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][7]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[3][0]__0_0 ;
  wire \needs_delay.shift_register_reg[3][1]__0_0 ;
  wire \needs_delay.shift_register_reg[3][2]__0_0 ;
  wire \needs_delay.shift_register_reg[3][3]__0_0 ;
  wire \needs_delay.shift_register_reg[3][4]__0_0 ;
  wire \needs_delay.shift_register_reg[3][5]__0_0 ;
  wire \needs_delay.shift_register_reg[3][6]__0_0 ;
  wire \needs_delay.shift_register_reg[3][7]__0_0 ;

  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__47
       (.I0(\g_d3_reg[7] [7]),
        .I1(\needs_delay.shift_register_reg[3][7]__0_0 ),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__52
       (.I0(\g_d3_reg[7] [6]),
        .I1(\needs_delay.shift_register_reg[3][6]__0_0 ),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__52
       (.I0(\g_d3_reg[7] [5]),
        .I1(\needs_delay.shift_register_reg[3][5]__0_0 ),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__52
       (.I0(\g_d3_reg[7] [4]),
        .I1(\needs_delay.shift_register_reg[3][4]__0_0 ),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__52
       (.I0(\g_d3_reg[7] [3]),
        .I1(\needs_delay.shift_register_reg[3][3]__0_0 ),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__52
       (.I0(\g_d3_reg[7] [2]),
        .I1(\needs_delay.shift_register_reg[3][2]__0_0 ),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__52
       (.I0(\g_d3_reg[7] [1]),
        .I1(\needs_delay.shift_register_reg[3][1]__0_0 ),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__54
       (.I0(\g_d3_reg[7] [0]),
        .I1(\needs_delay.shift_register_reg[3][0]__0_0 ),
        .O(S[0]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2][0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[0]),
        .Q(\needs_delay.shift_register_reg[2][0]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2][1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[1]),
        .Q(\needs_delay.shift_register_reg[2][1]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2][2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[2]),
        .Q(\needs_delay.shift_register_reg[2][2]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2][3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[3]),
        .Q(\needs_delay.shift_register_reg[2][3]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2][4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[4]),
        .Q(\needs_delay.shift_register_reg[2][4]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2][5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[5]),
        .Q(\needs_delay.shift_register_reg[2][5]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2][6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[6]),
        .Q(\needs_delay.shift_register_reg[2][6]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2][7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[7]),
        .Q(\needs_delay.shift_register_reg[2][7]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][0]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][0]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][1]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][1]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][2]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][2]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][3]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][3]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][4]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][4]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][5]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][5]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][6]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][6]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][7]__0_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized20_29
   (\i_reg[7] ,
    \i_reg[7]_0 ,
    \i_reg[7]_1 ,
    \i_reg[7]_2 ,
    \i_reg[7]_3 ,
    DI,
    intc_if,
    \needs_delay.shift_register_reg[3][7]__0_0 ,
    aclk,
    \needs_delay.shift_register_reg[3][6]__0_0 ,
    \needs_delay.shift_register_reg[3][5]__0_0 ,
    \needs_delay.shift_register_reg[3][4]__0_0 ,
    \needs_delay.shift_register_reg[3][3]__0_0 ,
    \needs_delay.shift_register_reg[3][2]__0_0 ,
    \needs_delay.shift_register_reg[3][1]__0_0 ,
    \needs_delay.shift_register_reg[3][0]__0_0 ,
    \needs_delay.shift_register_reg[3][0]__0_1 ,
    \enable_reg[0] ,
    \needs_delay.shift_register_reg[3][0]__0_2 ,
    \enable_reg[5] ,
    \needs_delay.shift_register_reg[3][2]__0_1 ,
    \needs_delay.shift_register_reg[3][2]__0_2 ,
    \needs_delay.shift_register_reg[3][6]__0_1 ,
    \needs_delay.shift_register_reg[3][6]__0_2 );
  output \i_reg[7] ;
  output \i_reg[7]_0 ;
  output \i_reg[7]_1 ;
  output \i_reg[7]_2 ;
  output \i_reg[7]_3 ;
  output [2:0]DI;
  input [0:0]intc_if;
  input \needs_delay.shift_register_reg[3][7]__0_0 ;
  input aclk;
  input \needs_delay.shift_register_reg[3][6]__0_0 ;
  input \needs_delay.shift_register_reg[3][5]__0_0 ;
  input \needs_delay.shift_register_reg[3][4]__0_0 ;
  input \needs_delay.shift_register_reg[3][3]__0_0 ;
  input \needs_delay.shift_register_reg[3][2]__0_0 ;
  input \needs_delay.shift_register_reg[3][1]__0_0 ;
  input \needs_delay.shift_register_reg[3][0]__0_0 ;
  input \needs_delay.shift_register_reg[3][0]__0_1 ;
  input \enable_reg[0] ;
  input \needs_delay.shift_register_reg[3][0]__0_2 ;
  input \enable_reg[5] ;
  input \needs_delay.shift_register_reg[3][2]__0_1 ;
  input \needs_delay.shift_register_reg[3][2]__0_2 ;
  input \needs_delay.shift_register_reg[3][6]__0_1 ;
  input \needs_delay.shift_register_reg[3][6]__0_2 ;

  wire [2:0]DI;
  wire aclk;
  wire \enable_reg[0] ;
  wire \enable_reg[5] ;
  wire \i_reg[7] ;
  wire \i_reg[7]_0 ;
  wire \i_reg[7]_1 ;
  wire \i_reg[7]_2 ;
  wire \i_reg[7]_3 ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[2][0]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][1]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][2]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][3]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][4]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][5]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][6]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][7]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[3][0]__0_0 ;
  wire \needs_delay.shift_register_reg[3][0]__0_1 ;
  wire \needs_delay.shift_register_reg[3][0]__0_2 ;
  wire \needs_delay.shift_register_reg[3][0]__0_n_0 ;
  wire \needs_delay.shift_register_reg[3][1]__0_0 ;
  wire \needs_delay.shift_register_reg[3][2]__0_0 ;
  wire \needs_delay.shift_register_reg[3][2]__0_1 ;
  wire \needs_delay.shift_register_reg[3][2]__0_2 ;
  wire \needs_delay.shift_register_reg[3][2]__0_n_0 ;
  wire \needs_delay.shift_register_reg[3][3]__0_0 ;
  wire \needs_delay.shift_register_reg[3][4]__0_0 ;
  wire \needs_delay.shift_register_reg[3][5]__0_0 ;
  wire \needs_delay.shift_register_reg[3][6]__0_0 ;
  wire \needs_delay.shift_register_reg[3][6]__0_1 ;
  wire \needs_delay.shift_register_reg[3][6]__0_2 ;
  wire \needs_delay.shift_register_reg[3][6]__0_n_0 ;
  wire \needs_delay.shift_register_reg[3][7]__0_0 ;

  LUT5 #(
    .INIT(32'hCAFFCA0A)) 
    \i[7]_i_3 
       (.I0(\needs_delay.shift_register_reg[3][6]__0_n_0 ),
        .I1(\needs_delay.shift_register_reg[3][6]__0_1 ),
        .I2(\enable_reg[5] ),
        .I3(\enable_reg[0] ),
        .I4(\needs_delay.shift_register_reg[3][6]__0_2 ),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hFC0CAEAE)) 
    \i[7]_i_7 
       (.I0(\needs_delay.shift_register_reg[3][2]__0_n_0 ),
        .I1(\needs_delay.shift_register_reg[3][2]__0_1 ),
        .I2(\enable_reg[0] ),
        .I3(\needs_delay.shift_register_reg[3][2]__0_2 ),
        .I4(\enable_reg[5] ),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hFC0CAEAE)) 
    \i[7]_i_9 
       (.I0(\needs_delay.shift_register_reg[3][0]__0_n_0 ),
        .I1(\needs_delay.shift_register_reg[3][0]__0_1 ),
        .I2(\enable_reg[0] ),
        .I3(\needs_delay.shift_register_reg[3][0]__0_2 ),
        .I4(\enable_reg[5] ),
        .O(DI[0]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2][0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][0]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][0]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2][1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][1]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][1]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2][2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][2]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][2]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2][3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][3]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][3]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2][4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][4]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][4]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2][5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][5]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][5]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2][6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][6]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][6]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2][7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][7]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][7]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][0]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][0]__0_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][1]_srl2_n_0 ),
        .Q(\i_reg[7]_3 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][2]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][2]__0_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][3]_srl2_n_0 ),
        .Q(\i_reg[7]_2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][4]_srl2_n_0 ),
        .Q(\i_reg[7]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][5]_srl2_n_0 ),
        .Q(\i_reg[7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][6]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][6]__0_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_srl2_n_0 ),
        .Q(\i_reg[7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized20_30
   (\needs_delay.shift_register_reg[3][7]__0_0 ,
    \needs_delay.shift_register_reg[3][6]__0_0 ,
    \needs_delay.shift_register_reg[3][5]__0_0 ,
    \needs_delay.shift_register_reg[3][4]__0_0 ,
    \needs_delay.shift_register_reg[3][3]__0_0 ,
    \needs_delay.shift_register_reg[3][2]__0_0 ,
    \needs_delay.shift_register_reg[3][1]__0_0 ,
    \needs_delay.shift_register_reg[3][0]__0_0 ,
    S,
    intc_if,
    Q,
    aclk,
    \g_d3_reg[7] );
  output \needs_delay.shift_register_reg[3][7]__0_0 ;
  output \needs_delay.shift_register_reg[3][6]__0_0 ;
  output \needs_delay.shift_register_reg[3][5]__0_0 ;
  output \needs_delay.shift_register_reg[3][4]__0_0 ;
  output \needs_delay.shift_register_reg[3][3]__0_0 ;
  output \needs_delay.shift_register_reg[3][2]__0_0 ;
  output \needs_delay.shift_register_reg[3][1]__0_0 ;
  output \needs_delay.shift_register_reg[3][0]__0_0 ;
  output [7:0]S;
  input [0:0]intc_if;
  input [7:0]Q;
  input aclk;
  input [7:0]\g_d3_reg[7] ;

  wire [7:0]Q;
  wire [7:0]S;
  wire aclk;
  wire [7:0]\g_d3_reg[7] ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[2][0]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][1]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][2]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][3]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][4]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][5]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][6]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][7]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[3][0]__0_0 ;
  wire \needs_delay.shift_register_reg[3][1]__0_0 ;
  wire \needs_delay.shift_register_reg[3][2]__0_0 ;
  wire \needs_delay.shift_register_reg[3][3]__0_0 ;
  wire \needs_delay.shift_register_reg[3][4]__0_0 ;
  wire \needs_delay.shift_register_reg[3][5]__0_0 ;
  wire \needs_delay.shift_register_reg[3][6]__0_0 ;
  wire \needs_delay.shift_register_reg[3][7]__0_0 ;

  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__48
       (.I0(\g_d3_reg[7] [7]),
        .I1(\needs_delay.shift_register_reg[3][7]__0_0 ),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__53
       (.I0(\g_d3_reg[7] [6]),
        .I1(\needs_delay.shift_register_reg[3][6]__0_0 ),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__53
       (.I0(\g_d3_reg[7] [5]),
        .I1(\needs_delay.shift_register_reg[3][5]__0_0 ),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__53
       (.I0(\g_d3_reg[7] [4]),
        .I1(\needs_delay.shift_register_reg[3][4]__0_0 ),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__53
       (.I0(\g_d3_reg[7] [3]),
        .I1(\needs_delay.shift_register_reg[3][3]__0_0 ),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__53
       (.I0(\g_d3_reg[7] [2]),
        .I1(\needs_delay.shift_register_reg[3][2]__0_0 ),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__53
       (.I0(\g_d3_reg[7] [1]),
        .I1(\needs_delay.shift_register_reg[3][1]__0_0 ),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__55
       (.I0(\g_d3_reg[7] [0]),
        .I1(\needs_delay.shift_register_reg[3][0]__0_0 ),
        .O(S[0]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2][0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[0]),
        .Q(\needs_delay.shift_register_reg[2][0]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2][1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[1]),
        .Q(\needs_delay.shift_register_reg[2][1]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2][2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[2]),
        .Q(\needs_delay.shift_register_reg[2][2]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2][3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[3]),
        .Q(\needs_delay.shift_register_reg[2][3]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2][4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[4]),
        .Q(\needs_delay.shift_register_reg[2][4]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2][5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[5]),
        .Q(\needs_delay.shift_register_reg[2][5]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2][6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[6]),
        .Q(\needs_delay.shift_register_reg[2][6]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2][7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[7]),
        .Q(\needs_delay.shift_register_reg[2][7]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][0]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][0]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][1]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][1]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][2]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][2]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][3]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][3]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][4]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][4]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][5]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][5]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][6]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][6]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][7]__0_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized20_31
   (\i_reg[7] ,
    \i_reg[7]_0 ,
    \i_reg[7]_1 ,
    \i_reg[7]_2 ,
    \i_reg[7]_3 ,
    \i_reg[7]_4 ,
    \i_reg[7]_5 ,
    \i_reg[7]_6 ,
    DI,
    D,
    intc_if,
    \needs_delay.shift_register_reg[3][7]__0_0 ,
    aclk,
    \needs_delay.shift_register_reg[3][6]__0_0 ,
    \needs_delay.shift_register_reg[3][5]__0_0 ,
    \needs_delay.shift_register_reg[3][4]__0_0 ,
    \needs_delay.shift_register_reg[3][3]__0_0 ,
    \needs_delay.shift_register_reg[3][2]__0_0 ,
    \needs_delay.shift_register_reg[3][1]__0_0 ,
    \needs_delay.shift_register_reg[3][0]__0_0 ,
    \needs_delay.shift_register_reg[3][1]__0_1 ,
    \enable_reg[5] ,
    \needs_delay.shift_register_reg[3][1]__0_2 ,
    \enable_reg[0] ,
    \needs_delay.shift_register_reg[3][3]__0_1 ,
    \needs_delay.shift_register_reg[3][3]__0_2 ,
    \needs_delay.shift_register_reg[3][5]__0_1 ,
    \needs_delay.shift_register_reg[3][5]__0_2 ,
    \needs_delay.shift_register_reg[3][7]__0_1 ,
    \needs_delay.shift_register_reg[3][7]__0_2 ,
    \needs_delay.shift_register_reg[3][6]__0_1 ,
    S);
  output \i_reg[7] ;
  output \i_reg[7]_0 ;
  output \i_reg[7]_1 ;
  output \i_reg[7]_2 ;
  output \i_reg[7]_3 ;
  output \i_reg[7]_4 ;
  output \i_reg[7]_5 ;
  output \i_reg[7]_6 ;
  output [3:0]DI;
  output [8:0]D;
  input [0:0]intc_if;
  input \needs_delay.shift_register_reg[3][7]__0_0 ;
  input aclk;
  input \needs_delay.shift_register_reg[3][6]__0_0 ;
  input \needs_delay.shift_register_reg[3][5]__0_0 ;
  input \needs_delay.shift_register_reg[3][4]__0_0 ;
  input \needs_delay.shift_register_reg[3][3]__0_0 ;
  input \needs_delay.shift_register_reg[3][2]__0_0 ;
  input \needs_delay.shift_register_reg[3][1]__0_0 ;
  input \needs_delay.shift_register_reg[3][0]__0_0 ;
  input \needs_delay.shift_register_reg[3][1]__0_1 ;
  input \enable_reg[5] ;
  input \needs_delay.shift_register_reg[3][1]__0_2 ;
  input \enable_reg[0] ;
  input \needs_delay.shift_register_reg[3][3]__0_1 ;
  input \needs_delay.shift_register_reg[3][3]__0_2 ;
  input \needs_delay.shift_register_reg[3][5]__0_1 ;
  input \needs_delay.shift_register_reg[3][5]__0_2 ;
  input \needs_delay.shift_register_reg[3][7]__0_1 ;
  input \needs_delay.shift_register_reg[3][7]__0_2 ;
  input [3:0]\needs_delay.shift_register_reg[3][6]__0_1 ;
  input [7:0]S;

  wire [8:0]D;
  wire [3:0]DI;
  wire [7:0]S;
  wire aclk;
  wire \enable_reg[0] ;
  wire \enable_reg[5] ;
  wire \i_reg[7] ;
  wire \i_reg[7]_0 ;
  wire \i_reg[7]_1 ;
  wire \i_reg[7]_2 ;
  wire \i_reg[7]_3 ;
  wire \i_reg[7]_4 ;
  wire \i_reg[7]_5 ;
  wire \i_reg[7]_6 ;
  wire \i_reg[7]_i_1_n_0 ;
  wire \i_reg[7]_i_1_n_1 ;
  wire \i_reg[7]_i_1_n_2 ;
  wire \i_reg[7]_i_1_n_3 ;
  wire \i_reg[7]_i_1_n_5 ;
  wire \i_reg[7]_i_1_n_6 ;
  wire \i_reg[7]_i_1_n_7 ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[2][0]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][1]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][2]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][3]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][4]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][5]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][6]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][7]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[3][0]__0_0 ;
  wire \needs_delay.shift_register_reg[3][1]__0_0 ;
  wire \needs_delay.shift_register_reg[3][1]__0_1 ;
  wire \needs_delay.shift_register_reg[3][1]__0_2 ;
  wire \needs_delay.shift_register_reg[3][2]__0_0 ;
  wire \needs_delay.shift_register_reg[3][3]__0_0 ;
  wire \needs_delay.shift_register_reg[3][3]__0_1 ;
  wire \needs_delay.shift_register_reg[3][3]__0_2 ;
  wire \needs_delay.shift_register_reg[3][4]__0_0 ;
  wire \needs_delay.shift_register_reg[3][5]__0_0 ;
  wire \needs_delay.shift_register_reg[3][5]__0_1 ;
  wire \needs_delay.shift_register_reg[3][5]__0_2 ;
  wire \needs_delay.shift_register_reg[3][6]__0_0 ;
  wire [3:0]\needs_delay.shift_register_reg[3][6]__0_1 ;
  wire \needs_delay.shift_register_reg[3][7]__0_0 ;
  wire \needs_delay.shift_register_reg[3][7]__0_1 ;
  wire \needs_delay.shift_register_reg[3][7]__0_2 ;
  wire [3:3]\NLW_i_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_i_reg[8]_i_1__3_CO_UNCONNECTED ;
  wire [7:0]\NLW_i_reg[8]_i_1__3_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hACACFF0C)) 
    \i[7]_i_2 
       (.I0(\i_reg[7] ),
        .I1(\needs_delay.shift_register_reg[3][7]__0_1 ),
        .I2(\enable_reg[5] ),
        .I3(\needs_delay.shift_register_reg[3][7]__0_2 ),
        .I4(\enable_reg[0] ),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hACACFF0C)) 
    \i[7]_i_4 
       (.I0(\i_reg[7]_1 ),
        .I1(\needs_delay.shift_register_reg[3][5]__0_1 ),
        .I2(\enable_reg[5] ),
        .I3(\needs_delay.shift_register_reg[3][5]__0_2 ),
        .I4(\enable_reg[0] ),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hACACFF0C)) 
    \i[7]_i_6 
       (.I0(\i_reg[7]_3 ),
        .I1(\needs_delay.shift_register_reg[3][3]__0_1 ),
        .I2(\enable_reg[5] ),
        .I3(\needs_delay.shift_register_reg[3][3]__0_2 ),
        .I4(\enable_reg[0] ),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hACACFF0C)) 
    \i[7]_i_8 
       (.I0(\i_reg[7]_5 ),
        .I1(\needs_delay.shift_register_reg[3][1]__0_1 ),
        .I2(\enable_reg[5] ),
        .I3(\needs_delay.shift_register_reg[3][1]__0_2 ),
        .I4(\enable_reg[0] ),
        .O(DI[0]));
  CARRY8 \i_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\i_reg[7]_i_1_n_0 ,\i_reg[7]_i_1_n_1 ,\i_reg[7]_i_1_n_2 ,\i_reg[7]_i_1_n_3 ,\NLW_i_reg[7]_i_1_CO_UNCONNECTED [3],\i_reg[7]_i_1_n_5 ,\i_reg[7]_i_1_n_6 ,\i_reg[7]_i_1_n_7 }),
        .DI({DI[3],\needs_delay.shift_register_reg[3][6]__0_1 [3],DI[2],\needs_delay.shift_register_reg[3][6]__0_1 [2],DI[1],\needs_delay.shift_register_reg[3][6]__0_1 [1],DI[0],\needs_delay.shift_register_reg[3][6]__0_1 [0]}),
        .O(D[7:0]),
        .S(S));
  CARRY8 \i_reg[8]_i_1__3 
       (.CI(\i_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_reg[8]_i_1__3_CO_UNCONNECTED [7:1],D[8]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_i_reg[8]_i_1__3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2][0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][0]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][0]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2][1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][1]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][1]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2][2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][2]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][2]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2][3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][3]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][3]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2][4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][4]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][4]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2][5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][5]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][5]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2][6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][6]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][6]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2][7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][7]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][7]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][0]_srl2_n_0 ),
        .Q(\i_reg[7]_6 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][1]_srl2_n_0 ),
        .Q(\i_reg[7]_5 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][2]_srl2_n_0 ),
        .Q(\i_reg[7]_4 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][3]_srl2_n_0 ),
        .Q(\i_reg[7]_3 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][4]_srl2_n_0 ),
        .Q(\i_reg[7]_2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][5]_srl2_n_0 ),
        .Q(\i_reg[7]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][6]_srl2_n_0 ),
        .Q(\i_reg[7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_srl2_n_0 ),
        .Q(\i_reg[7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized20_32
   (\needs_delay.shift_register_reg[3][7]__0_0 ,
    \needs_delay.shift_register_reg[3][6]__0_0 ,
    \needs_delay.shift_register_reg[3][5]__0_0 ,
    \needs_delay.shift_register_reg[3][4]__0_0 ,
    \needs_delay.shift_register_reg[3][3]__0_0 ,
    \needs_delay.shift_register_reg[3][2]__0_0 ,
    \needs_delay.shift_register_reg[3][1]__0_0 ,
    \needs_delay.shift_register_reg[3][0]__0_0 ,
    S,
    intc_if,
    Q,
    aclk,
    \g_d3_reg[7] );
  output \needs_delay.shift_register_reg[3][7]__0_0 ;
  output \needs_delay.shift_register_reg[3][6]__0_0 ;
  output \needs_delay.shift_register_reg[3][5]__0_0 ;
  output \needs_delay.shift_register_reg[3][4]__0_0 ;
  output \needs_delay.shift_register_reg[3][3]__0_0 ;
  output \needs_delay.shift_register_reg[3][2]__0_0 ;
  output \needs_delay.shift_register_reg[3][1]__0_0 ;
  output \needs_delay.shift_register_reg[3][0]__0_0 ;
  output [7:0]S;
  input [0:0]intc_if;
  input [7:0]Q;
  input aclk;
  input [7:0]\g_d3_reg[7] ;

  wire [7:0]Q;
  wire [7:0]S;
  wire aclk;
  wire [7:0]\g_d3_reg[7] ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[2][0]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][1]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][2]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][3]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][4]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][5]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][6]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][7]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[3][0]__0_0 ;
  wire \needs_delay.shift_register_reg[3][1]__0_0 ;
  wire \needs_delay.shift_register_reg[3][2]__0_0 ;
  wire \needs_delay.shift_register_reg[3][3]__0_0 ;
  wire \needs_delay.shift_register_reg[3][4]__0_0 ;
  wire \needs_delay.shift_register_reg[3][5]__0_0 ;
  wire \needs_delay.shift_register_reg[3][6]__0_0 ;
  wire \needs_delay.shift_register_reg[3][7]__0_0 ;

  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_1__0
       (.I0(\g_d3_reg[7] [7]),
        .I1(\needs_delay.shift_register_reg[3][7]__0_0 ),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_2__0
       (.I0(\g_d3_reg[7] [6]),
        .I1(\needs_delay.shift_register_reg[3][6]__0_0 ),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_3__0
       (.I0(\g_d3_reg[7] [5]),
        .I1(\needs_delay.shift_register_reg[3][5]__0_0 ),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_4__0
       (.I0(\g_d3_reg[7] [4]),
        .I1(\needs_delay.shift_register_reg[3][4]__0_0 ),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_5__0
       (.I0(\g_d3_reg[7] [3]),
        .I1(\needs_delay.shift_register_reg[3][3]__0_0 ),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_6__0
       (.I0(\g_d3_reg[7] [2]),
        .I1(\needs_delay.shift_register_reg[3][2]__0_0 ),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_7__0
       (.I0(\g_d3_reg[7] [1]),
        .I1(\needs_delay.shift_register_reg[3][1]__0_0 ),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_8__0
       (.I0(\g_d3_reg[7] [0]),
        .I1(\needs_delay.shift_register_reg[3][0]__0_0 ),
        .O(S[0]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2][0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[0]),
        .Q(\needs_delay.shift_register_reg[2][0]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2][1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[1]),
        .Q(\needs_delay.shift_register_reg[2][1]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2][2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[2]),
        .Q(\needs_delay.shift_register_reg[2][2]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2][3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[3]),
        .Q(\needs_delay.shift_register_reg[2][3]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2][4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[4]),
        .Q(\needs_delay.shift_register_reg[2][4]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2][5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[5]),
        .Q(\needs_delay.shift_register_reg[2][5]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2][6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[6]),
        .Q(\needs_delay.shift_register_reg[2][6]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2][7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[7]),
        .Q(\needs_delay.shift_register_reg[2][7]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][0]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][0]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][1]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][1]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][2]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][2]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][3]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][3]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][4]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][4]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][5]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][5]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][6]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][6]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][7]__0_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized20_33
   (\i_reg[7] ,
    \i_reg[7]_0 ,
    \i_reg[7]_1 ,
    \i_reg[7]_2 ,
    \i_reg[7]_3 ,
    \i_reg[7]_4 ,
    \i_reg[7]_5 ,
    \i_reg[7]_6 ,
    \i_reg[7]_7 ,
    intc_if,
    \needs_delay.shift_register_reg[3][7]__0_0 ,
    aclk,
    \needs_delay.shift_register_reg[3][6]__0_0 ,
    \needs_delay.shift_register_reg[3][5]__0_0 ,
    \needs_delay.shift_register_reg[3][4]__0_0 ,
    \needs_delay.shift_register_reg[3][3]__0_0 ,
    \needs_delay.shift_register_reg[3][2]__0_0 ,
    \needs_delay.shift_register_reg[3][1]__0_0 ,
    \needs_delay.shift_register_reg[3][0]__0_0 ,
    \needs_delay.shift_register_reg[3][4]__0_1 ,
    \enable_reg[5] ,
    \enable_reg[0] ,
    \needs_delay.shift_register_reg[3][4]__0_2 );
  output \i_reg[7] ;
  output \i_reg[7]_0 ;
  output \i_reg[7]_1 ;
  output \i_reg[7]_2 ;
  output \i_reg[7]_3 ;
  output \i_reg[7]_4 ;
  output \i_reg[7]_5 ;
  output \i_reg[7]_6 ;
  output [0:0]\i_reg[7]_7 ;
  input [0:0]intc_if;
  input \needs_delay.shift_register_reg[3][7]__0_0 ;
  input aclk;
  input \needs_delay.shift_register_reg[3][6]__0_0 ;
  input \needs_delay.shift_register_reg[3][5]__0_0 ;
  input \needs_delay.shift_register_reg[3][4]__0_0 ;
  input \needs_delay.shift_register_reg[3][3]__0_0 ;
  input \needs_delay.shift_register_reg[3][2]__0_0 ;
  input \needs_delay.shift_register_reg[3][1]__0_0 ;
  input \needs_delay.shift_register_reg[3][0]__0_0 ;
  input \needs_delay.shift_register_reg[3][4]__0_1 ;
  input \enable_reg[5] ;
  input \enable_reg[0] ;
  input \needs_delay.shift_register_reg[3][4]__0_2 ;

  wire aclk;
  wire \enable_reg[0] ;
  wire \enable_reg[5] ;
  wire \i_reg[7] ;
  wire \i_reg[7]_0 ;
  wire \i_reg[7]_1 ;
  wire \i_reg[7]_2 ;
  wire \i_reg[7]_3 ;
  wire \i_reg[7]_4 ;
  wire \i_reg[7]_5 ;
  wire \i_reg[7]_6 ;
  wire [0:0]\i_reg[7]_7 ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[2][0]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][1]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][2]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][3]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][4]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][5]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][6]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][7]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[3][0]__0_0 ;
  wire \needs_delay.shift_register_reg[3][1]__0_0 ;
  wire \needs_delay.shift_register_reg[3][2]__0_0 ;
  wire \needs_delay.shift_register_reg[3][3]__0_0 ;
  wire \needs_delay.shift_register_reg[3][4]__0_0 ;
  wire \needs_delay.shift_register_reg[3][4]__0_1 ;
  wire \needs_delay.shift_register_reg[3][4]__0_2 ;
  wire \needs_delay.shift_register_reg[3][5]__0_0 ;
  wire \needs_delay.shift_register_reg[3][6]__0_0 ;
  wire \needs_delay.shift_register_reg[3][7]__0_0 ;

  LUT5 #(
    .INIT(32'hCFAFC0AA)) 
    \i[7]_i_5 
       (.I0(\i_reg[7]_2 ),
        .I1(\needs_delay.shift_register_reg[3][4]__0_1 ),
        .I2(\enable_reg[5] ),
        .I3(\enable_reg[0] ),
        .I4(\needs_delay.shift_register_reg[3][4]__0_2 ),
        .O(\i_reg[7]_7 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2][0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][0]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][0]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2][1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][1]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][1]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2][2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][2]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][2]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2][3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][3]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][3]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2][4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][4]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][4]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2][5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][5]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][5]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2][6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][6]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][6]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2][7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][7]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][7]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][0]_srl2_n_0 ),
        .Q(\i_reg[7]_6 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][1]_srl2_n_0 ),
        .Q(\i_reg[7]_5 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][2]_srl2_n_0 ),
        .Q(\i_reg[7]_4 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][3]_srl2_n_0 ),
        .Q(\i_reg[7]_3 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][4]_srl2_n_0 ),
        .Q(\i_reg[7]_2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][5]_srl2_n_0 ),
        .Q(\i_reg[7]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][6]_srl2_n_0 ),
        .Q(\i_reg[7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_srl2_n_0 ),
        .Q(\i_reg[7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized20_34
   (\needs_delay.shift_register_reg[3][7]__0_0 ,
    \needs_delay.shift_register_reg[3][6]__0_0 ,
    \needs_delay.shift_register_reg[3][5]__0_0 ,
    \needs_delay.shift_register_reg[3][4]__0_0 ,
    \needs_delay.shift_register_reg[3][3]__0_0 ,
    \needs_delay.shift_register_reg[3][2]__0_0 ,
    \needs_delay.shift_register_reg[3][1]__0_0 ,
    \needs_delay.shift_register_reg[3][0]__0_0 ,
    S,
    intc_if,
    Q,
    aclk,
    \g_d3_reg[7] );
  output \needs_delay.shift_register_reg[3][7]__0_0 ;
  output \needs_delay.shift_register_reg[3][6]__0_0 ;
  output \needs_delay.shift_register_reg[3][5]__0_0 ;
  output \needs_delay.shift_register_reg[3][4]__0_0 ;
  output \needs_delay.shift_register_reg[3][3]__0_0 ;
  output \needs_delay.shift_register_reg[3][2]__0_0 ;
  output \needs_delay.shift_register_reg[3][1]__0_0 ;
  output \needs_delay.shift_register_reg[3][0]__0_0 ;
  output [7:0]S;
  input [0:0]intc_if;
  input [7:0]Q;
  input aclk;
  input [7:0]\g_d3_reg[7] ;

  wire [7:0]Q;
  wire [7:0]S;
  wire aclk;
  wire [7:0]\g_d3_reg[7] ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[2][0]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][1]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][2]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][3]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][4]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][5]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][6]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][7]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[3][0]__0_0 ;
  wire \needs_delay.shift_register_reg[3][1]__0_0 ;
  wire \needs_delay.shift_register_reg[3][2]__0_0 ;
  wire \needs_delay.shift_register_reg[3][3]__0_0 ;
  wire \needs_delay.shift_register_reg[3][4]__0_0 ;
  wire \needs_delay.shift_register_reg[3][5]__0_0 ;
  wire \needs_delay.shift_register_reg[3][6]__0_0 ;
  wire \needs_delay.shift_register_reg[3][7]__0_0 ;

  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__49
       (.I0(\g_d3_reg[7] [7]),
        .I1(\needs_delay.shift_register_reg[3][7]__0_0 ),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__54
       (.I0(\g_d3_reg[7] [6]),
        .I1(\needs_delay.shift_register_reg[3][6]__0_0 ),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__54
       (.I0(\g_d3_reg[7] [5]),
        .I1(\needs_delay.shift_register_reg[3][5]__0_0 ),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__54
       (.I0(\g_d3_reg[7] [4]),
        .I1(\needs_delay.shift_register_reg[3][4]__0_0 ),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__54
       (.I0(\g_d3_reg[7] [3]),
        .I1(\needs_delay.shift_register_reg[3][3]__0_0 ),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__54
       (.I0(\g_d3_reg[7] [2]),
        .I1(\needs_delay.shift_register_reg[3][2]__0_0 ),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__54
       (.I0(\g_d3_reg[7] [1]),
        .I1(\needs_delay.shift_register_reg[3][1]__0_0 ),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__56
       (.I0(\g_d3_reg[7] [0]),
        .I1(\needs_delay.shift_register_reg[3][0]__0_0 ),
        .O(S[0]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2][0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[0]),
        .Q(\needs_delay.shift_register_reg[2][0]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2][1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[1]),
        .Q(\needs_delay.shift_register_reg[2][1]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2][2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[2]),
        .Q(\needs_delay.shift_register_reg[2][2]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2][3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[3]),
        .Q(\needs_delay.shift_register_reg[2][3]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2][4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[4]),
        .Q(\needs_delay.shift_register_reg[2][4]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2][5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[5]),
        .Q(\needs_delay.shift_register_reg[2][5]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2][6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[6]),
        .Q(\needs_delay.shift_register_reg[2][6]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2][7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[7]),
        .Q(\needs_delay.shift_register_reg[2][7]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][0]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][0]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][1]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][1]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][2]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][2]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][3]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][3]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][4]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][4]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][5]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][5]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][6]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][6]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[3][7]__0_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized20_35
   (\i_reg[7] ,
    \i_reg[7]_0 ,
    \i_reg[7]_1 ,
    \i_reg[7]_2 ,
    \i_reg[7]_3 ,
    \i_reg[7]_4 ,
    \i_reg[7]_5 ,
    \i_reg[7]_6 ,
    intc_if,
    \needs_delay.shift_register_reg[3][7]__0_0 ,
    aclk,
    \needs_delay.shift_register_reg[3][6]__0_0 ,
    \needs_delay.shift_register_reg[3][5]__0_0 ,
    \needs_delay.shift_register_reg[3][4]__0_0 ,
    \needs_delay.shift_register_reg[3][3]__0_0 ,
    \needs_delay.shift_register_reg[3][2]__0_0 ,
    \needs_delay.shift_register_reg[3][1]__0_0 ,
    \needs_delay.shift_register_reg[3][0]__0_0 );
  output \i_reg[7] ;
  output \i_reg[7]_0 ;
  output \i_reg[7]_1 ;
  output \i_reg[7]_2 ;
  output \i_reg[7]_3 ;
  output \i_reg[7]_4 ;
  output \i_reg[7]_5 ;
  output \i_reg[7]_6 ;
  input [0:0]intc_if;
  input \needs_delay.shift_register_reg[3][7]__0_0 ;
  input aclk;
  input \needs_delay.shift_register_reg[3][6]__0_0 ;
  input \needs_delay.shift_register_reg[3][5]__0_0 ;
  input \needs_delay.shift_register_reg[3][4]__0_0 ;
  input \needs_delay.shift_register_reg[3][3]__0_0 ;
  input \needs_delay.shift_register_reg[3][2]__0_0 ;
  input \needs_delay.shift_register_reg[3][1]__0_0 ;
  input \needs_delay.shift_register_reg[3][0]__0_0 ;

  wire aclk;
  wire \i_reg[7] ;
  wire \i_reg[7]_0 ;
  wire \i_reg[7]_1 ;
  wire \i_reg[7]_2 ;
  wire \i_reg[7]_3 ;
  wire \i_reg[7]_4 ;
  wire \i_reg[7]_5 ;
  wire \i_reg[7]_6 ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[2][0]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][1]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][2]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][3]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][4]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][5]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][6]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][7]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[3][0]__0_0 ;
  wire \needs_delay.shift_register_reg[3][1]__0_0 ;
  wire \needs_delay.shift_register_reg[3][2]__0_0 ;
  wire \needs_delay.shift_register_reg[3][3]__0_0 ;
  wire \needs_delay.shift_register_reg[3][4]__0_0 ;
  wire \needs_delay.shift_register_reg[3][5]__0_0 ;
  wire \needs_delay.shift_register_reg[3][6]__0_0 ;
  wire \needs_delay.shift_register_reg[3][7]__0_0 ;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2][0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][0]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][0]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2][1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][1]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][1]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2][2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][2]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][2]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2][3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][3]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][3]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2][4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][4]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][4]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2][5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][5]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][5]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2][6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][6]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][6]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2][7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[3][7]__0_0 ),
        .Q(\needs_delay.shift_register_reg[2][7]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][0]_srl2_n_0 ),
        .Q(\i_reg[7]_6 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][1]_srl2_n_0 ),
        .Q(\i_reg[7]_5 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][2]_srl2_n_0 ),
        .Q(\i_reg[7]_4 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][3]_srl2_n_0 ),
        .Q(\i_reg[7]_3 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][4]_srl2_n_0 ),
        .Q(\i_reg[7]_2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][5]_srl2_n_0 ),
        .Q(\i_reg[7]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][6]_srl2_n_0 ),
        .Q(\i_reg[7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_srl2_n_0 ),
        .Q(\i_reg[7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized21
   (S,
    DI,
    \raw_reg[10] ,
    \raw_reg[10]_0 ,
    intc_if,
    Q,
    aclk,
    \i_minus_m_reg[9] );
  output [7:0]S;
  output [6:0]DI;
  output [0:0]\raw_reg[10] ;
  output [0:0]\raw_reg[10]_0 ;
  input [0:0]intc_if;
  input [7:0]Q;
  input aclk;
  input [8:0]\i_minus_m_reg[9] ;

  wire [6:0]DI;
  wire [2:9]L;
  wire [7:0]Q;
  wire [7:0]S;
  wire aclk;
  wire [8:0]\i_minus_m_reg[9] ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[5][0]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][1]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][2]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][3]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][4]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][5]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][6]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][7]_srl5_n_0 ;
  wire [0:0]\raw_reg[10] ;
  wire [0:0]\raw_reg[10]_0 ;

  LUT2 #(
    .INIT(4'h2)) 
    i__carry__0_i_1__25
       (.I0(L[2]),
        .I1(\i_minus_m_reg[9] [7]),
        .O(\raw_reg[10]_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    i__carry__0_i_3__7
       (.I0(\i_minus_m_reg[9] [7]),
        .I1(L[2]),
        .I2(\i_minus_m_reg[9] [8]),
        .O(\raw_reg[10] ));
  LUT4 #(
    .INIT(16'hB44B)) 
    i__carry_i_10__5
       (.I0(\i_minus_m_reg[9] [4]),
        .I1(L[5]),
        .I2(\i_minus_m_reg[9] [5]),
        .I3(L[4]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'hB44B)) 
    i__carry_i_11__0
       (.I0(\i_minus_m_reg[9] [3]),
        .I1(L[6]),
        .I2(\i_minus_m_reg[9] [4]),
        .I3(L[5]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'hB44B)) 
    i__carry_i_12__0
       (.I0(\i_minus_m_reg[9] [2]),
        .I1(L[7]),
        .I2(\i_minus_m_reg[9] [3]),
        .I3(L[6]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    i__carry_i_13__0
       (.I0(\i_minus_m_reg[9] [1]),
        .I1(L[8]),
        .I2(\i_minus_m_reg[9] [2]),
        .I3(L[7]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h2DD2)) 
    i__carry_i_14__0
       (.I0(\i_minus_m_reg[9] [0]),
        .I1(L[9]),
        .I2(\i_minus_m_reg[9] [1]),
        .I3(L[8]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_15__0
       (.I0(L[9]),
        .I1(\i_minus_m_reg[9] [0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1__59
       (.I0(L[3]),
        .I1(\i_minus_m_reg[9] [6]),
        .O(DI[6]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_2__59
       (.I0(L[4]),
        .I1(\i_minus_m_reg[9] [5]),
        .O(DI[5]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_3__59
       (.I0(L[5]),
        .I1(\i_minus_m_reg[9] [4]),
        .O(DI[4]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_4__59
       (.I0(L[6]),
        .I1(\i_minus_m_reg[9] [3]),
        .O(DI[3]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_5__59
       (.I0(L[7]),
        .I1(\i_minus_m_reg[9] [2]),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_6__59
       (.I0(L[8]),
        .I1(\i_minus_m_reg[9] [1]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry_i_7__59
       (.I0(L[9]),
        .I1(\i_minus_m_reg[9] [0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    i__carry_i_8__12
       (.I0(\i_minus_m_reg[9] [6]),
        .I1(L[3]),
        .I2(\i_minus_m_reg[9] [7]),
        .I3(L[2]),
        .O(S[7]));
  LUT4 #(
    .INIT(16'hB44B)) 
    i__carry_i_9__5
       (.I0(\i_minus_m_reg[9] [5]),
        .I1(L[4]),
        .I2(\i_minus_m_reg[9] [6]),
        .I3(L[3]),
        .O(S[6]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[0]),
        .Q(\needs_delay.shift_register_reg[5][0]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[1]),
        .Q(\needs_delay.shift_register_reg[5][1]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[2]),
        .Q(\needs_delay.shift_register_reg[5][2]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[3]),
        .Q(\needs_delay.shift_register_reg[5][3]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[4]),
        .Q(\needs_delay.shift_register_reg[5][4]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[5]),
        .Q(\needs_delay.shift_register_reg[5][5]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[6]),
        .Q(\needs_delay.shift_register_reg[5][6]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[7]),
        .Q(\needs_delay.shift_register_reg[5][7]_srl5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][0]_srl5_n_0 ),
        .Q(L[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][1]_srl5_n_0 ),
        .Q(L[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][2]_srl5_n_0 ),
        .Q(L[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][3]_srl5_n_0 ),
        .Q(L[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][4]_srl5_n_0 ),
        .Q(L[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][5]_srl5_n_0 ),
        .Q(L[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][6]_srl5_n_0 ),
        .Q(L[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][7]_srl5_n_0 ),
        .Q(L[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized21_36
   (\m_reg[7] ,
    \m_reg[7]_0 ,
    \m_reg[7]_1 ,
    \m_reg[7]_2 ,
    \m_reg[7]_3 ,
    DI,
    intc_if,
    Q,
    aclk,
    \needs_delay.shift_register_reg[6][0]__0_0 ,
    \enable_reg[0] ,
    \needs_delay.shift_register_reg[6][0]__0_1 ,
    \enable_reg[5] ,
    \needs_delay.shift_register_reg[6][2]__0_0 ,
    \needs_delay.shift_register_reg[6][2]__0_1 ,
    \needs_delay.shift_register_reg[6][6]__0_0 ,
    \needs_delay.shift_register_reg[6][6]__0_1 );
  output \m_reg[7] ;
  output \m_reg[7]_0 ;
  output \m_reg[7]_1 ;
  output \m_reg[7]_2 ;
  output \m_reg[7]_3 ;
  output [2:0]DI;
  input [0:0]intc_if;
  input [7:0]Q;
  input aclk;
  input \needs_delay.shift_register_reg[6][0]__0_0 ;
  input \enable_reg[0] ;
  input \needs_delay.shift_register_reg[6][0]__0_1 ;
  input \enable_reg[5] ;
  input \needs_delay.shift_register_reg[6][2]__0_0 ;
  input \needs_delay.shift_register_reg[6][2]__0_1 ;
  input \needs_delay.shift_register_reg[6][6]__0_0 ;
  input \needs_delay.shift_register_reg[6][6]__0_1 ;

  wire [2:0]DI;
  wire [7:0]Q;
  wire aclk;
  wire \enable_reg[0] ;
  wire \enable_reg[5] ;
  wire [0:0]intc_if;
  wire \m_reg[7] ;
  wire \m_reg[7]_0 ;
  wire \m_reg[7]_1 ;
  wire \m_reg[7]_2 ;
  wire \m_reg[7]_3 ;
  wire \needs_delay.shift_register_reg[5][0]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][1]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][2]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][3]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][4]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][5]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][6]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][7]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[6][0]__0_0 ;
  wire \needs_delay.shift_register_reg[6][0]__0_1 ;
  wire \needs_delay.shift_register_reg[6][0]__0_n_0 ;
  wire \needs_delay.shift_register_reg[6][2]__0_0 ;
  wire \needs_delay.shift_register_reg[6][2]__0_1 ;
  wire \needs_delay.shift_register_reg[6][2]__0_n_0 ;
  wire \needs_delay.shift_register_reg[6][6]__0_0 ;
  wire \needs_delay.shift_register_reg[6][6]__0_1 ;
  wire \needs_delay.shift_register_reg[6][6]__0_n_0 ;

  LUT5 #(
    .INIT(32'hCAFFCA0A)) 
    \m[7]_i_3 
       (.I0(\needs_delay.shift_register_reg[6][6]__0_n_0 ),
        .I1(\needs_delay.shift_register_reg[6][6]__0_0 ),
        .I2(\enable_reg[5] ),
        .I3(\enable_reg[0] ),
        .I4(\needs_delay.shift_register_reg[6][6]__0_1 ),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hFC0CAEAE)) 
    \m[7]_i_7 
       (.I0(\needs_delay.shift_register_reg[6][2]__0_n_0 ),
        .I1(\needs_delay.shift_register_reg[6][2]__0_0 ),
        .I2(\enable_reg[0] ),
        .I3(\needs_delay.shift_register_reg[6][2]__0_1 ),
        .I4(\enable_reg[5] ),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hFC0CAEAE)) 
    \m[7]_i_9 
       (.I0(\needs_delay.shift_register_reg[6][0]__0_n_0 ),
        .I1(\needs_delay.shift_register_reg[6][0]__0_0 ),
        .I2(\enable_reg[0] ),
        .I3(\needs_delay.shift_register_reg[6][0]__0_1 ),
        .I4(\enable_reg[5] ),
        .O(DI[0]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[0]),
        .Q(\needs_delay.shift_register_reg[5][0]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[1]),
        .Q(\needs_delay.shift_register_reg[5][1]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[2]),
        .Q(\needs_delay.shift_register_reg[5][2]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[3]),
        .Q(\needs_delay.shift_register_reg[5][3]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[4]),
        .Q(\needs_delay.shift_register_reg[5][4]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[5]),
        .Q(\needs_delay.shift_register_reg[5][5]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[6]),
        .Q(\needs_delay.shift_register_reg[5][6]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[7]),
        .Q(\needs_delay.shift_register_reg[5][7]_srl5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][0]_srl5_n_0 ),
        .Q(\needs_delay.shift_register_reg[6][0]__0_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][1]_srl5_n_0 ),
        .Q(\m_reg[7]_3 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][2]_srl5_n_0 ),
        .Q(\needs_delay.shift_register_reg[6][2]__0_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][3]_srl5_n_0 ),
        .Q(\m_reg[7]_2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][4]_srl5_n_0 ),
        .Q(\m_reg[7]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][5]_srl5_n_0 ),
        .Q(\m_reg[7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][6]_srl5_n_0 ),
        .Q(\needs_delay.shift_register_reg[6][6]__0_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][7]_srl5_n_0 ),
        .Q(\m_reg[7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized21_37
   (\m_reg[7] ,
    \m_reg[7]_0 ,
    \m_reg[7]_1 ,
    \m_reg[7]_2 ,
    \m_reg[7]_3 ,
    \m_reg[7]_4 ,
    \m_reg[7]_5 ,
    \m_reg[7]_6 ,
    DI,
    D,
    intc_if,
    Q,
    aclk,
    \needs_delay.shift_register_reg[6][1]__0_0 ,
    \enable_reg[5] ,
    \needs_delay.shift_register_reg[6][1]__0_1 ,
    \enable_reg[0] ,
    \needs_delay.shift_register_reg[6][3]__0_0 ,
    \needs_delay.shift_register_reg[6][3]__0_1 ,
    \needs_delay.shift_register_reg[6][5]__0_0 ,
    \needs_delay.shift_register_reg[6][5]__0_1 ,
    \needs_delay.shift_register_reg[6][7]__0_0 ,
    \needs_delay.shift_register_reg[6][7]__0_1 ,
    \needs_delay.shift_register_reg[6][6]__0_0 ,
    S);
  output \m_reg[7] ;
  output \m_reg[7]_0 ;
  output \m_reg[7]_1 ;
  output \m_reg[7]_2 ;
  output \m_reg[7]_3 ;
  output \m_reg[7]_4 ;
  output \m_reg[7]_5 ;
  output \m_reg[7]_6 ;
  output [3:0]DI;
  output [8:0]D;
  input [0:0]intc_if;
  input [7:0]Q;
  input aclk;
  input \needs_delay.shift_register_reg[6][1]__0_0 ;
  input \enable_reg[5] ;
  input \needs_delay.shift_register_reg[6][1]__0_1 ;
  input \enable_reg[0] ;
  input \needs_delay.shift_register_reg[6][3]__0_0 ;
  input \needs_delay.shift_register_reg[6][3]__0_1 ;
  input \needs_delay.shift_register_reg[6][5]__0_0 ;
  input \needs_delay.shift_register_reg[6][5]__0_1 ;
  input \needs_delay.shift_register_reg[6][7]__0_0 ;
  input \needs_delay.shift_register_reg[6][7]__0_1 ;
  input [3:0]\needs_delay.shift_register_reg[6][6]__0_0 ;
  input [7:0]S;

  wire [8:0]D;
  wire [3:0]DI;
  wire [7:0]Q;
  wire [7:0]S;
  wire aclk;
  wire \enable_reg[0] ;
  wire \enable_reg[5] ;
  wire [0:0]intc_if;
  wire \m_reg[7] ;
  wire \m_reg[7]_0 ;
  wire \m_reg[7]_1 ;
  wire \m_reg[7]_2 ;
  wire \m_reg[7]_3 ;
  wire \m_reg[7]_4 ;
  wire \m_reg[7]_5 ;
  wire \m_reg[7]_6 ;
  wire \m_reg[7]_i_1_n_0 ;
  wire \m_reg[7]_i_1_n_1 ;
  wire \m_reg[7]_i_1_n_2 ;
  wire \m_reg[7]_i_1_n_3 ;
  wire \m_reg[7]_i_1_n_5 ;
  wire \m_reg[7]_i_1_n_6 ;
  wire \m_reg[7]_i_1_n_7 ;
  wire \needs_delay.shift_register_reg[5][0]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][1]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][2]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][3]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][4]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][5]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][6]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][7]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[6][1]__0_0 ;
  wire \needs_delay.shift_register_reg[6][1]__0_1 ;
  wire \needs_delay.shift_register_reg[6][3]__0_0 ;
  wire \needs_delay.shift_register_reg[6][3]__0_1 ;
  wire \needs_delay.shift_register_reg[6][5]__0_0 ;
  wire \needs_delay.shift_register_reg[6][5]__0_1 ;
  wire [3:0]\needs_delay.shift_register_reg[6][6]__0_0 ;
  wire \needs_delay.shift_register_reg[6][7]__0_0 ;
  wire \needs_delay.shift_register_reg[6][7]__0_1 ;
  wire [3:3]\NLW_m_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_m_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_m_reg[8]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hACACFF0C)) 
    \m[7]_i_2 
       (.I0(\m_reg[7] ),
        .I1(\needs_delay.shift_register_reg[6][7]__0_0 ),
        .I2(\enable_reg[5] ),
        .I3(\needs_delay.shift_register_reg[6][7]__0_1 ),
        .I4(\enable_reg[0] ),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hACACFF0C)) 
    \m[7]_i_4 
       (.I0(\m_reg[7]_1 ),
        .I1(\needs_delay.shift_register_reg[6][5]__0_0 ),
        .I2(\enable_reg[5] ),
        .I3(\needs_delay.shift_register_reg[6][5]__0_1 ),
        .I4(\enable_reg[0] ),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hACACFF0C)) 
    \m[7]_i_6 
       (.I0(\m_reg[7]_3 ),
        .I1(\needs_delay.shift_register_reg[6][3]__0_0 ),
        .I2(\enable_reg[5] ),
        .I3(\needs_delay.shift_register_reg[6][3]__0_1 ),
        .I4(\enable_reg[0] ),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hACACFF0C)) 
    \m[7]_i_8 
       (.I0(\m_reg[7]_5 ),
        .I1(\needs_delay.shift_register_reg[6][1]__0_0 ),
        .I2(\enable_reg[5] ),
        .I3(\needs_delay.shift_register_reg[6][1]__0_1 ),
        .I4(\enable_reg[0] ),
        .O(DI[0]));
  CARRY8 \m_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\m_reg[7]_i_1_n_0 ,\m_reg[7]_i_1_n_1 ,\m_reg[7]_i_1_n_2 ,\m_reg[7]_i_1_n_3 ,\NLW_m_reg[7]_i_1_CO_UNCONNECTED [3],\m_reg[7]_i_1_n_5 ,\m_reg[7]_i_1_n_6 ,\m_reg[7]_i_1_n_7 }),
        .DI({DI[3],\needs_delay.shift_register_reg[6][6]__0_0 [3],DI[2],\needs_delay.shift_register_reg[6][6]__0_0 [2],DI[1],\needs_delay.shift_register_reg[6][6]__0_0 [1],DI[0],\needs_delay.shift_register_reg[6][6]__0_0 [0]}),
        .O(D[7:0]),
        .S(S));
  CARRY8 \m_reg[8]_i_1 
       (.CI(\m_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_m_reg[8]_i_1_CO_UNCONNECTED [7:1],D[8]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_m_reg[8]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[0]),
        .Q(\needs_delay.shift_register_reg[5][0]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[1]),
        .Q(\needs_delay.shift_register_reg[5][1]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[2]),
        .Q(\needs_delay.shift_register_reg[5][2]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[3]),
        .Q(\needs_delay.shift_register_reg[5][3]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[4]),
        .Q(\needs_delay.shift_register_reg[5][4]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[5]),
        .Q(\needs_delay.shift_register_reg[5][5]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[6]),
        .Q(\needs_delay.shift_register_reg[5][6]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[7]),
        .Q(\needs_delay.shift_register_reg[5][7]_srl5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][0]_srl5_n_0 ),
        .Q(\m_reg[7]_6 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][1]_srl5_n_0 ),
        .Q(\m_reg[7]_5 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][2]_srl5_n_0 ),
        .Q(\m_reg[7]_4 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][3]_srl5_n_0 ),
        .Q(\m_reg[7]_3 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][4]_srl5_n_0 ),
        .Q(\m_reg[7]_2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][5]_srl5_n_0 ),
        .Q(\m_reg[7]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][6]_srl5_n_0 ),
        .Q(\m_reg[7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][7]_srl5_n_0 ),
        .Q(\m_reg[7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized21_38
   (\m_reg[7] ,
    \m_reg[7]_0 ,
    \m_reg[7]_1 ,
    \m_reg[7]_2 ,
    \m_reg[7]_3 ,
    \m_reg[7]_4 ,
    \m_reg[7]_5 ,
    \m_reg[7]_6 ,
    \m_reg[7]_7 ,
    intc_if,
    Q,
    aclk,
    \needs_delay.shift_register_reg[6][4]__0_0 ,
    \enable_reg[5] ,
    \enable_reg[0] ,
    \needs_delay.shift_register_reg[6][4]__0_1 );
  output \m_reg[7] ;
  output \m_reg[7]_0 ;
  output \m_reg[7]_1 ;
  output \m_reg[7]_2 ;
  output \m_reg[7]_3 ;
  output \m_reg[7]_4 ;
  output \m_reg[7]_5 ;
  output \m_reg[7]_6 ;
  output [0:0]\m_reg[7]_7 ;
  input [0:0]intc_if;
  input [7:0]Q;
  input aclk;
  input \needs_delay.shift_register_reg[6][4]__0_0 ;
  input \enable_reg[5] ;
  input \enable_reg[0] ;
  input \needs_delay.shift_register_reg[6][4]__0_1 ;

  wire [7:0]Q;
  wire aclk;
  wire \enable_reg[0] ;
  wire \enable_reg[5] ;
  wire [0:0]intc_if;
  wire \m_reg[7] ;
  wire \m_reg[7]_0 ;
  wire \m_reg[7]_1 ;
  wire \m_reg[7]_2 ;
  wire \m_reg[7]_3 ;
  wire \m_reg[7]_4 ;
  wire \m_reg[7]_5 ;
  wire \m_reg[7]_6 ;
  wire [0:0]\m_reg[7]_7 ;
  wire \needs_delay.shift_register_reg[5][0]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][1]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][2]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][3]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][4]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][5]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][6]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][7]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[6][4]__0_0 ;
  wire \needs_delay.shift_register_reg[6][4]__0_1 ;

  LUT5 #(
    .INIT(32'hCFAFC0AA)) 
    \m[7]_i_5 
       (.I0(\m_reg[7]_2 ),
        .I1(\needs_delay.shift_register_reg[6][4]__0_0 ),
        .I2(\enable_reg[5] ),
        .I3(\enable_reg[0] ),
        .I4(\needs_delay.shift_register_reg[6][4]__0_1 ),
        .O(\m_reg[7]_7 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[0]),
        .Q(\needs_delay.shift_register_reg[5][0]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[1]),
        .Q(\needs_delay.shift_register_reg[5][1]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[2]),
        .Q(\needs_delay.shift_register_reg[5][2]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[3]),
        .Q(\needs_delay.shift_register_reg[5][3]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[4]),
        .Q(\needs_delay.shift_register_reg[5][4]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[5]),
        .Q(\needs_delay.shift_register_reg[5][5]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[6]),
        .Q(\needs_delay.shift_register_reg[5][6]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[7]),
        .Q(\needs_delay.shift_register_reg[5][7]_srl5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][0]_srl5_n_0 ),
        .Q(\m_reg[7]_6 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][1]_srl5_n_0 ),
        .Q(\m_reg[7]_5 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][2]_srl5_n_0 ),
        .Q(\m_reg[7]_4 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][3]_srl5_n_0 ),
        .Q(\m_reg[7]_3 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][4]_srl5_n_0 ),
        .Q(\m_reg[7]_2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][5]_srl5_n_0 ),
        .Q(\m_reg[7]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][6]_srl5_n_0 ),
        .Q(\m_reg[7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][7]_srl5_n_0 ),
        .Q(\m_reg[7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized21_39
   (\m_reg[7] ,
    \m_reg[7]_0 ,
    \m_reg[7]_1 ,
    \m_reg[7]_2 ,
    \m_reg[7]_3 ,
    \m_reg[7]_4 ,
    \m_reg[7]_5 ,
    \m_reg[7]_6 ,
    intc_if,
    Q,
    aclk);
  output \m_reg[7] ;
  output \m_reg[7]_0 ;
  output \m_reg[7]_1 ;
  output \m_reg[7]_2 ;
  output \m_reg[7]_3 ;
  output \m_reg[7]_4 ;
  output \m_reg[7]_5 ;
  output \m_reg[7]_6 ;
  input [0:0]intc_if;
  input [7:0]Q;
  input aclk;

  wire [7:0]Q;
  wire aclk;
  wire [0:0]intc_if;
  wire \m_reg[7] ;
  wire \m_reg[7]_0 ;
  wire \m_reg[7]_1 ;
  wire \m_reg[7]_2 ;
  wire \m_reg[7]_3 ;
  wire \m_reg[7]_4 ;
  wire \m_reg[7]_5 ;
  wire \m_reg[7]_6 ;
  wire \needs_delay.shift_register_reg[5][0]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][1]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][2]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][3]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][4]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][5]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][6]_srl5_n_0 ;
  wire \needs_delay.shift_register_reg[5][7]_srl5_n_0 ;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[0]),
        .Q(\needs_delay.shift_register_reg[5][0]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[1]),
        .Q(\needs_delay.shift_register_reg[5][1]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[2]),
        .Q(\needs_delay.shift_register_reg[5][2]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[3]),
        .Q(\needs_delay.shift_register_reg[5][3]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[4]),
        .Q(\needs_delay.shift_register_reg[5][4]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[5]),
        .Q(\needs_delay.shift_register_reg[5][5]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[6]),
        .Q(\needs_delay.shift_register_reg[5][6]_srl5_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[5][7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[7]),
        .Q(\needs_delay.shift_register_reg[5][7]_srl5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][0]_srl5_n_0 ),
        .Q(\m_reg[7]_6 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][1]_srl5_n_0 ),
        .Q(\m_reg[7]_5 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][2]_srl5_n_0 ),
        .Q(\m_reg[7]_4 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][3]_srl5_n_0 ),
        .Q(\m_reg[7]_3 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][4]_srl5_n_0 ),
        .Q(\m_reg[7]_2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][5]_srl5_n_0 ),
        .Q(\m_reg[7]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][6]_srl5_n_0 ),
        .Q(\m_reg[7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[6][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][7]_srl5_n_0 ),
        .Q(\m_reg[7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized22
   (\muxed_br_r_reg[0] ,
    Q,
    \muxed_br_r_reg[2] ,
    \core_control_regs[0] ,
    \row_reg[0] ,
    en,
    D,
    aclk);
  output \muxed_br_r_reg[0] ;
  output [23:0]Q;
  output \muxed_br_r_reg[2] ;
  input [1:0]\core_control_regs[0] ;
  input [0:0]\row_reg[0] ;
  input en;
  input [23:0]D;
  input aclk;

  wire [23:0]D;
  wire [23:0]Q;
  wire aclk;
  wire [1:0]\core_control_regs[0] ;
  wire en;
  wire \muxed_br_r_reg[0] ;
  wire \muxed_br_r_reg[2] ;
  wire [0:0]\row_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \muxed_br_r[0]_i_3 
       (.I0(Q[8]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\row_reg[0] ),
        .O(\muxed_br_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \muxed_br_r[2]_i_3 
       (.I0(Q[10]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\row_reg[0] ),
        .O(\muxed_br_r_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(en),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][10] 
       (.C(aclk),
        .CE(en),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][11] 
       (.C(aclk),
        .CE(en),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][12] 
       (.C(aclk),
        .CE(en),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][13] 
       (.C(aclk),
        .CE(en),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][14] 
       (.C(aclk),
        .CE(en),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][15] 
       (.C(aclk),
        .CE(en),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][16] 
       (.C(aclk),
        .CE(en),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][17] 
       (.C(aclk),
        .CE(en),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][18] 
       (.C(aclk),
        .CE(en),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][19] 
       (.C(aclk),
        .CE(en),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(en),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][20] 
       (.C(aclk),
        .CE(en),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][21] 
       (.C(aclk),
        .CE(en),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][22] 
       (.C(aclk),
        .CE(en),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][23] 
       (.C(aclk),
        .CE(en),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(en),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(en),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(en),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(en),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(en),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(en),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(en),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(en),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized22_15
   (\muxed_br_l_reg[0] ,
    RB_nhood,
    \muxed_br_l_reg[2] ,
    \muxed_br_l_reg[4] ,
    \muxed_br_l_reg[6] ,
    \muxed_br_l_reg[7] ,
    \core_control_regs[0] ,
    \row_reg[0] ,
    en,
    D,
    aclk);
  output \muxed_br_l_reg[0] ;
  output [15:0]RB_nhood;
  output \muxed_br_l_reg[2] ;
  output \muxed_br_l_reg[4] ;
  output \muxed_br_l_reg[6] ;
  output \muxed_br_l_reg[7] ;
  input [1:0]\core_control_regs[0] ;
  input [0:0]\row_reg[0] ;
  input en;
  input [15:0]D;
  input aclk;

  wire [15:0]D;
  wire [15:0]RB_nhood;
  wire aclk;
  wire [1:0]\core_control_regs[0] ;
  wire en;
  wire \muxed_br_l_reg[0] ;
  wire \muxed_br_l_reg[2] ;
  wire \muxed_br_l_reg[4] ;
  wire \muxed_br_l_reg[6] ;
  wire \muxed_br_l_reg[7] ;
  wire [0:0]\row_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \muxed_br_l[0]_i_3 
       (.I0(RB_nhood[0]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\row_reg[0] ),
        .O(\muxed_br_l_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \muxed_br_l[2]_i_3 
       (.I0(RB_nhood[2]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\row_reg[0] ),
        .O(\muxed_br_l_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \muxed_br_l[4]_i_3 
       (.I0(RB_nhood[4]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\row_reg[0] ),
        .O(\muxed_br_l_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \muxed_br_l[6]_i_3 
       (.I0(RB_nhood[6]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\row_reg[0] ),
        .O(\muxed_br_l_reg[6] ));
  LUT4 #(
    .INIT(16'h8228)) 
    \muxed_br_l[7]_i_3 
       (.I0(RB_nhood[7]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\row_reg[0] ),
        .O(\muxed_br_l_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][10] 
       (.C(aclk),
        .CE(en),
        .D(D[2]),
        .Q(RB_nhood[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][11] 
       (.C(aclk),
        .CE(en),
        .D(D[3]),
        .Q(RB_nhood[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][12] 
       (.C(aclk),
        .CE(en),
        .D(D[4]),
        .Q(RB_nhood[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][13] 
       (.C(aclk),
        .CE(en),
        .D(D[5]),
        .Q(RB_nhood[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][14] 
       (.C(aclk),
        .CE(en),
        .D(D[6]),
        .Q(RB_nhood[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][15] 
       (.C(aclk),
        .CE(en),
        .D(D[7]),
        .Q(RB_nhood[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][16] 
       (.C(aclk),
        .CE(en),
        .D(D[8]),
        .Q(RB_nhood[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][17] 
       (.C(aclk),
        .CE(en),
        .D(D[9]),
        .Q(RB_nhood[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][18] 
       (.C(aclk),
        .CE(en),
        .D(D[10]),
        .Q(RB_nhood[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][19] 
       (.C(aclk),
        .CE(en),
        .D(D[11]),
        .Q(RB_nhood[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][20] 
       (.C(aclk),
        .CE(en),
        .D(D[12]),
        .Q(RB_nhood[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][21] 
       (.C(aclk),
        .CE(en),
        .D(D[13]),
        .Q(RB_nhood[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][22] 
       (.C(aclk),
        .CE(en),
        .D(D[14]),
        .Q(RB_nhood[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][23] 
       (.C(aclk),
        .CE(en),
        .D(D[15]),
        .Q(RB_nhood[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(en),
        .D(D[0]),
        .Q(RB_nhood[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(en),
        .D(D[1]),
        .Q(RB_nhood[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized23
   (\needs_delay.shift_register_reg[1][38] ,
    intc_if,
    nhood,
    aclk);
  output [6:0]\needs_delay.shift_register_reg[1][38] ;
  input [0:0]intc_if;
  input [6:0]nhood;
  input aclk;

  wire aclk;
  wire [0:0]intc_if;
  wire [6:0]\needs_delay.shift_register_reg[1][38] ;
  wire [6:0]nhood;

  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[0]),
        .Q(\needs_delay.shift_register_reg[1][38] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[1]),
        .Q(\needs_delay.shift_register_reg[1][38] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[2]),
        .Q(\needs_delay.shift_register_reg[1][38] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[3]),
        .Q(\needs_delay.shift_register_reg[1][38] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[4]),
        .Q(\needs_delay.shift_register_reg[1][38] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[5]),
        .Q(\needs_delay.shift_register_reg[1][38] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[6]),
        .Q(\needs_delay.shift_register_reg[1][38] [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized23_21
   (D,
    intc_if,
    \needs_delay.shift_register_reg[1][47]__0 ,
    aclk,
    \needs_delay.shift_register_reg[1][46]__0 ,
    \needs_delay.shift_register_reg[1][45]__0 ,
    \needs_delay.shift_register_reg[1][44]__0 ,
    \needs_delay.shift_register_reg[1][43]__0 ,
    \needs_delay.shift_register_reg[1][42]__0 ,
    \needs_delay.shift_register_reg[1][41]__0 ,
    \needs_delay.shift_register_reg[1][40]__0 );
  output [7:0]D;
  input [0:0]intc_if;
  input \needs_delay.shift_register_reg[1][47]__0 ;
  input aclk;
  input \needs_delay.shift_register_reg[1][46]__0 ;
  input \needs_delay.shift_register_reg[1][45]__0 ;
  input \needs_delay.shift_register_reg[1][44]__0 ;
  input \needs_delay.shift_register_reg[1][43]__0 ;
  input \needs_delay.shift_register_reg[1][42]__0 ;
  input \needs_delay.shift_register_reg[1][41]__0 ;
  input \needs_delay.shift_register_reg[1][40]__0 ;

  wire [7:0]D;
  wire aclk;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[1][40]__0 ;
  wire \needs_delay.shift_register_reg[1][41]__0 ;
  wire \needs_delay.shift_register_reg[1][42]__0 ;
  wire \needs_delay.shift_register_reg[1][43]__0 ;
  wire \needs_delay.shift_register_reg[1][44]__0 ;
  wire \needs_delay.shift_register_reg[1][45]__0 ;
  wire \needs_delay.shift_register_reg[1][46]__0 ;
  wire \needs_delay.shift_register_reg[1][47]__0 ;
  wire \needs_delay.shift_register_reg[31][0]_srl32_n_1 ;
  wire \needs_delay.shift_register_reg[31][1]_srl32_n_1 ;
  wire \needs_delay.shift_register_reg[31][2]_srl32_n_1 ;
  wire \needs_delay.shift_register_reg[31][3]_srl32_n_1 ;
  wire \needs_delay.shift_register_reg[31][4]_srl32_n_1 ;
  wire \needs_delay.shift_register_reg[31][5]_srl32_n_1 ;
  wire \needs_delay.shift_register_reg[31][6]_srl32_n_1 ;
  wire \needs_delay.shift_register_reg[31][7]_srl32_n_1 ;
  wire \NLW_needs_delay.shift_register_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[41][0]_srl10_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[41][1]_srl10_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[41][2]_srl10_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[41][3]_srl10_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[41][4]_srl10_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[41][5]_srl10_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[41][6]_srl10_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[41][7]_srl10_Q31_UNCONNECTED ;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[1][40]__0 ),
        .Q(\NLW_needs_delay.shift_register_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\needs_delay.shift_register_reg[31][0]_srl32_n_1 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[1][41]__0 ),
        .Q(\NLW_needs_delay.shift_register_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\needs_delay.shift_register_reg[31][1]_srl32_n_1 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[1][42]__0 ),
        .Q(\NLW_needs_delay.shift_register_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\needs_delay.shift_register_reg[31][2]_srl32_n_1 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[1][43]__0 ),
        .Q(\NLW_needs_delay.shift_register_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\needs_delay.shift_register_reg[31][3]_srl32_n_1 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[1][44]__0 ),
        .Q(\NLW_needs_delay.shift_register_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\needs_delay.shift_register_reg[31][4]_srl32_n_1 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[1][45]__0 ),
        .Q(\NLW_needs_delay.shift_register_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\needs_delay.shift_register_reg[31][5]_srl32_n_1 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[1][46]__0 ),
        .Q(\NLW_needs_delay.shift_register_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\needs_delay.shift_register_reg[31][6]_srl32_n_1 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[1][47]__0 ),
        .Q(\NLW_needs_delay.shift_register_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\needs_delay.shift_register_reg[31][7]_srl32_n_1 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41][0]_srl10 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[41][0]_srl10 
       (.A({1'b0,1'b1,1'b0,1'b0,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[31][0]_srl32_n_1 ),
        .Q(D[0]),
        .Q31(\NLW_needs_delay.shift_register_reg[41][0]_srl10_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41][1]_srl10 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[41][1]_srl10 
       (.A({1'b0,1'b1,1'b0,1'b0,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[31][1]_srl32_n_1 ),
        .Q(D[1]),
        .Q31(\NLW_needs_delay.shift_register_reg[41][1]_srl10_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41][2]_srl10 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[41][2]_srl10 
       (.A({1'b0,1'b1,1'b0,1'b0,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[31][2]_srl32_n_1 ),
        .Q(D[2]),
        .Q31(\NLW_needs_delay.shift_register_reg[41][2]_srl10_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41][3]_srl10 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[41][3]_srl10 
       (.A({1'b0,1'b1,1'b0,1'b0,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[31][3]_srl32_n_1 ),
        .Q(D[3]),
        .Q31(\NLW_needs_delay.shift_register_reg[41][3]_srl10_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41][4]_srl10 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[41][4]_srl10 
       (.A({1'b0,1'b1,1'b0,1'b0,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[31][4]_srl32_n_1 ),
        .Q(D[4]),
        .Q31(\NLW_needs_delay.shift_register_reg[41][4]_srl10_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41][5]_srl10 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[41][5]_srl10 
       (.A({1'b0,1'b1,1'b0,1'b0,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[31][5]_srl32_n_1 ),
        .Q(D[5]),
        .Q31(\NLW_needs_delay.shift_register_reg[41][5]_srl10_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41][6]_srl10 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[41][6]_srl10 
       (.A({1'b0,1'b1,1'b0,1'b0,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[31][6]_srl32_n_1 ),
        .Q(D[6]),
        .Q31(\NLW_needs_delay.shift_register_reg[41][6]_srl10_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41][7]_srl10 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[41][7]_srl10 
       (.A({1'b0,1'b1,1'b0,1'b0,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[31][7]_srl32_n_1 ),
        .Q(D[7]),
        .Q31(\NLW_needs_delay.shift_register_reg[41][7]_srl10_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized23_22
   (D,
    intc_if,
    nhood,
    aclk);
  output [7:0]D;
  input [0:0]intc_if;
  input [7:0]nhood;
  input aclk;

  wire [7:0]D;
  wire aclk;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[35][0]_srl32_n_1 ;
  wire \needs_delay.shift_register_reg[35][1]_srl32_n_1 ;
  wire \needs_delay.shift_register_reg[35][2]_srl32_n_1 ;
  wire \needs_delay.shift_register_reg[35][3]_srl32_n_1 ;
  wire \needs_delay.shift_register_reg[35][4]_srl32_n_1 ;
  wire \needs_delay.shift_register_reg[35][5]_srl32_n_1 ;
  wire \needs_delay.shift_register_reg[35][6]_srl32_n_1 ;
  wire \needs_delay.shift_register_reg[35][7]_srl32_n_1 ;
  wire [7:0]nhood;
  wire \NLW_needs_delay.shift_register_reg[35][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[35][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[35][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[35][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[35][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[35][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[35][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[35][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[41][0]_srl6_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[41][1]_srl6_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[41][2]_srl6_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[41][3]_srl6_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[41][4]_srl6_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[41][5]_srl6_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[41][6]_srl6_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[41][7]_srl6_Q31_UNCONNECTED ;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[35][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(nhood[0]),
        .Q(\NLW_needs_delay.shift_register_reg[35][0]_srl32_Q_UNCONNECTED ),
        .Q31(\needs_delay.shift_register_reg[35][0]_srl32_n_1 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[35][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(nhood[1]),
        .Q(\NLW_needs_delay.shift_register_reg[35][1]_srl32_Q_UNCONNECTED ),
        .Q31(\needs_delay.shift_register_reg[35][1]_srl32_n_1 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[35][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(nhood[2]),
        .Q(\NLW_needs_delay.shift_register_reg[35][2]_srl32_Q_UNCONNECTED ),
        .Q31(\needs_delay.shift_register_reg[35][2]_srl32_n_1 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[35][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(nhood[3]),
        .Q(\NLW_needs_delay.shift_register_reg[35][3]_srl32_Q_UNCONNECTED ),
        .Q31(\needs_delay.shift_register_reg[35][3]_srl32_n_1 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[35][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(nhood[4]),
        .Q(\NLW_needs_delay.shift_register_reg[35][4]_srl32_Q_UNCONNECTED ),
        .Q31(\needs_delay.shift_register_reg[35][4]_srl32_n_1 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[35][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(nhood[5]),
        .Q(\NLW_needs_delay.shift_register_reg[35][5]_srl32_Q_UNCONNECTED ),
        .Q31(\needs_delay.shift_register_reg[35][5]_srl32_n_1 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[35][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(nhood[6]),
        .Q(\NLW_needs_delay.shift_register_reg[35][6]_srl32_Q_UNCONNECTED ),
        .Q31(\needs_delay.shift_register_reg[35][6]_srl32_n_1 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[35][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(nhood[7]),
        .Q(\NLW_needs_delay.shift_register_reg[35][7]_srl32_Q_UNCONNECTED ),
        .Q31(\needs_delay.shift_register_reg[35][7]_srl32_n_1 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41][0]_srl6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[41][0]_srl6 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[35][0]_srl32_n_1 ),
        .Q(D[0]),
        .Q31(\NLW_needs_delay.shift_register_reg[41][0]_srl6_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41][1]_srl6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[41][1]_srl6 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[35][1]_srl32_n_1 ),
        .Q(D[1]),
        .Q31(\NLW_needs_delay.shift_register_reg[41][1]_srl6_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41][2]_srl6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[41][2]_srl6 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[35][2]_srl32_n_1 ),
        .Q(D[2]),
        .Q31(\NLW_needs_delay.shift_register_reg[41][2]_srl6_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41][3]_srl6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[41][3]_srl6 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[35][3]_srl32_n_1 ),
        .Q(D[3]),
        .Q31(\NLW_needs_delay.shift_register_reg[41][3]_srl6_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41][4]_srl6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[41][4]_srl6 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[35][4]_srl32_n_1 ),
        .Q(D[4]),
        .Q31(\NLW_needs_delay.shift_register_reg[41][4]_srl6_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41][5]_srl6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[41][5]_srl6 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[35][5]_srl32_n_1 ),
        .Q(D[5]),
        .Q31(\NLW_needs_delay.shift_register_reg[41][5]_srl6_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41][6]_srl6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[41][6]_srl6 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[35][6]_srl32_n_1 ),
        .Q(D[6]),
        .Q31(\NLW_needs_delay.shift_register_reg[41][6]_srl6_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41][7]_srl6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[41][7]_srl6 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[35][7]_srl32_n_1 ),
        .Q(D[7]),
        .Q31(\NLW_needs_delay.shift_register_reg[41][7]_srl6_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized24
   (D,
    \muxed_br_b_reg[7] ,
    \valid_dm_reg[3] ,
    rb_select_ce,
    Q,
    aclk,
    \core_control_regs[0] ,
    \row_reg[0] ,
    \col_reg[0] ,
    \time_control_regs[0] ,
    \valid_d2_reg[3] );
  output [3:0]D;
  output \muxed_br_b_reg[7] ;
  output [3:0]\valid_dm_reg[3] ;
  input rb_select_ce;
  input [3:0]Q;
  input aclk;
  input [1:0]\core_control_regs[0] ;
  input [0:0]\row_reg[0] ;
  input [0:0]\col_reg[0] ;
  input [0:0]\time_control_regs[0] ;
  input [3:0]\valid_d2_reg[3] ;

  wire [3:0]D;
  wire [3:0]Q;
  wire aclk;
  wire [0:0]\col_reg[0] ;
  wire [1:0]\core_control_regs[0] ;
  wire \muxed_br_b_reg[7] ;
  wire \needs_delay.shift_register_reg[3][0]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][1]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][2]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][3]_srl3_n_0 ;
  wire rb_select_ce;
  wire [0:0]\row_reg[0] ;
  wire [0:0]\time_control_regs[0] ;
  wire [3:0]\valid_d2_reg[3] ;
  wire [3:0]\valid_dm_reg[3] ;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_valid/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_valid/needs_delay.shift_register_reg[3][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(rb_select_ce),
        .CLK(aclk),
        .D(Q[0]),
        .Q(\needs_delay.shift_register_reg[3][0]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_valid/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_valid/needs_delay.shift_register_reg[3][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(rb_select_ce),
        .CLK(aclk),
        .D(Q[1]),
        .Q(\needs_delay.shift_register_reg[3][1]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_valid/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_valid/needs_delay.shift_register_reg[3][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(rb_select_ce),
        .CLK(aclk),
        .D(Q[2]),
        .Q(\needs_delay.shift_register_reg[3][2]_srl3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_valid/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_valid/needs_delay.shift_register_reg[3][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(rb_select_ce),
        .CLK(aclk),
        .D(Q[3]),
        .Q(\needs_delay.shift_register_reg[3][3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][0]__0 
       (.C(aclk),
        .CE(rb_select_ce),
        .D(\needs_delay.shift_register_reg[3][0]_srl3_n_0 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][1]__0 
       (.C(aclk),
        .CE(rb_select_ce),
        .D(\needs_delay.shift_register_reg[3][1]_srl3_n_0 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][2]__0 
       (.C(aclk),
        .CE(rb_select_ce),
        .D(\needs_delay.shift_register_reg[3][2]_srl3_n_0 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][3]__0 
       (.C(aclk),
        .CE(rb_select_ce),
        .D(\needs_delay.shift_register_reg[3][3]_srl3_n_0 ),
        .Q(D[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \rb_orig_a_d2[7]_i_2 
       (.I0(\core_control_regs[0] [1]),
        .I1(\core_control_regs[0] [0]),
        .I2(\row_reg[0] ),
        .I3(\col_reg[0] ),
        .O(\muxed_br_b_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFBEEB00008228)) 
    \valid_dm[0]_i_1 
       (.I0(D[0]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\row_reg[0] ),
        .I4(\time_control_regs[0] ),
        .I5(\valid_d2_reg[3] [0]),
        .O(\valid_dm_reg[3] [0]));
  LUT6 #(
    .INIT(64'hFFFFBEEB00008228)) 
    \valid_dm[1]_i_1 
       (.I0(D[1]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\row_reg[0] ),
        .I4(\time_control_regs[0] ),
        .I5(\valid_d2_reg[3] [1]),
        .O(\valid_dm_reg[3] [1]));
  LUT6 #(
    .INIT(64'hFFFFBEEB00008228)) 
    \valid_dm[2]_i_1 
       (.I0(D[2]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\row_reg[0] ),
        .I4(\time_control_regs[0] ),
        .I5(\valid_d2_reg[3] [2]),
        .O(\valid_dm_reg[3] [2]));
  LUT6 #(
    .INIT(64'hFFFFBEEB00008228)) 
    \valid_dm[3]_i_2 
       (.I0(D[3]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\row_reg[0] ),
        .I4(\time_control_regs[0] ),
        .I5(\valid_d2_reg[3] [3]),
        .O(\valid_dm_reg[3] [3]));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized25
   (\i_reg[8] ,
    intc_if,
    Q,
    aclk);
  output [8:0]\i_reg[8] ;
  input [0:0]intc_if;
  input [8:0]Q;
  input aclk;

  wire [8:0]Q;
  wire aclk;
  wire [8:0]\i_reg[8] ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg_n_0_[1][0] ;
  wire \needs_delay.shift_register_reg_n_0_[1][1] ;
  wire \needs_delay.shift_register_reg_n_0_[1][2] ;
  wire \needs_delay.shift_register_reg_n_0_[1][3] ;
  wire \needs_delay.shift_register_reg_n_0_[1][4] ;
  wire \needs_delay.shift_register_reg_n_0_[1][5] ;
  wire \needs_delay.shift_register_reg_n_0_[1][6] ;
  wire \needs_delay.shift_register_reg_n_0_[1][7] ;
  wire \needs_delay.shift_register_reg_n_0_[1][8] ;

  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[0]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[1]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[2]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[3]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[4]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[5]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[6]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[7]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[8]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .Q(\i_reg[8] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .Q(\i_reg[8] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .Q(\i_reg[8] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .Q(\i_reg[8] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .Q(\i_reg[8] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .Q(\i_reg[8] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .Q(\i_reg[8] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .Q(\i_reg[8] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .Q(\i_reg[8] [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized25_23
   (\i_reg[8] ,
    intc_if,
    Q,
    aclk);
  output [8:0]\i_reg[8] ;
  input [0:0]intc_if;
  input [8:0]Q;
  input aclk;

  wire [8:0]Q;
  wire aclk;
  wire [8:0]\i_reg[8] ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg_n_0_[1][0] ;
  wire \needs_delay.shift_register_reg_n_0_[1][1] ;
  wire \needs_delay.shift_register_reg_n_0_[1][2] ;
  wire \needs_delay.shift_register_reg_n_0_[1][3] ;
  wire \needs_delay.shift_register_reg_n_0_[1][4] ;
  wire \needs_delay.shift_register_reg_n_0_[1][5] ;
  wire \needs_delay.shift_register_reg_n_0_[1][6] ;
  wire \needs_delay.shift_register_reg_n_0_[1][7] ;
  wire \needs_delay.shift_register_reg_n_0_[1][8] ;

  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[0]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[1]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[2]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[3]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[4]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[5]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[6]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[7]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[8]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .Q(\i_reg[8] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .Q(\i_reg[8] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .Q(\i_reg[8] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .Q(\i_reg[8] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .Q(\i_reg[8] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .Q(\i_reg[8] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .Q(\i_reg[8] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .Q(\i_reg[8] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .Q(\i_reg[8] [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized25_24
   (\m_reg[8] ,
    intc_if,
    Q,
    aclk);
  output [8:0]\m_reg[8] ;
  input [0:0]intc_if;
  input [8:0]Q;
  input aclk;

  wire [8:0]Q;
  wire aclk;
  wire [0:0]intc_if;
  wire [8:0]\m_reg[8] ;
  wire \needs_delay.shift_register_reg_n_0_[1][0] ;
  wire \needs_delay.shift_register_reg_n_0_[1][1] ;
  wire \needs_delay.shift_register_reg_n_0_[1][2] ;
  wire \needs_delay.shift_register_reg_n_0_[1][3] ;
  wire \needs_delay.shift_register_reg_n_0_[1][4] ;
  wire \needs_delay.shift_register_reg_n_0_[1][5] ;
  wire \needs_delay.shift_register_reg_n_0_[1][6] ;
  wire \needs_delay.shift_register_reg_n_0_[1][7] ;
  wire \needs_delay.shift_register_reg_n_0_[1][8] ;

  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[0]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[1]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[2]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[3]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[4]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[5]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[6]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[7]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[8]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .Q(\m_reg[8] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .Q(\m_reg[8] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .Q(\m_reg[8] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .Q(\m_reg[8] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .Q(\m_reg[8] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .Q(\m_reg[8] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .Q(\m_reg[8] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .Q(\m_reg[8] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .Q(\m_reg[8] [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized25_25
   (\m_reg[8] ,
    intc_if,
    Q,
    aclk);
  output [8:0]\m_reg[8] ;
  input [0:0]intc_if;
  input [8:0]Q;
  input aclk;

  wire [8:0]Q;
  wire aclk;
  wire [0:0]intc_if;
  wire [8:0]\m_reg[8] ;
  wire \needs_delay.shift_register_reg_n_0_[1][0] ;
  wire \needs_delay.shift_register_reg_n_0_[1][1] ;
  wire \needs_delay.shift_register_reg_n_0_[1][2] ;
  wire \needs_delay.shift_register_reg_n_0_[1][3] ;
  wire \needs_delay.shift_register_reg_n_0_[1][4] ;
  wire \needs_delay.shift_register_reg_n_0_[1][5] ;
  wire \needs_delay.shift_register_reg_n_0_[1][6] ;
  wire \needs_delay.shift_register_reg_n_0_[1][7] ;
  wire \needs_delay.shift_register_reg_n_0_[1][8] ;

  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[0]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[1]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[2]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[3]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[4]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[5]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[6]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[7]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[8]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .Q(\m_reg[8] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .Q(\m_reg[8] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .Q(\m_reg[8] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .Q(\m_reg[8] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .Q(\m_reg[8] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .Q(\m_reg[8] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .Q(\m_reg[8] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .Q(\m_reg[8] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .Q(\m_reg[8] [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized26
   (D,
    \needs_delay.shift_register_reg[27][0]_0 ,
    \needs_delay.shift_register_reg[27][1]_0 ,
    \needs_delay.shift_register_reg[27][2]_0 ,
    \needs_delay.shift_register_reg[27][3]_0 ,
    \needs_delay.shift_register_reg[27][4]_0 ,
    \needs_delay.shift_register_reg[27][5]_0 ,
    \needs_delay.shift_register_reg[27][6]_0 ,
    \needs_delay.shift_register_reg[27][7]_0 ,
    \needs_delay.shift_register_reg[37][0]__0_0 ,
    \needs_delay.shift_register_reg[38][7]_0 ,
    \needs_delay.shift_register_reg[37][1]__0_0 ,
    \needs_delay.shift_register_reg[37][2]__0_0 ,
    \needs_delay.shift_register_reg[37][3]__0_0 ,
    \needs_delay.shift_register_reg[37][4]__0_0 ,
    \needs_delay.shift_register_reg[37][5]__0_0 ,
    \needs_delay.shift_register_reg[37][6]__0_0 ,
    \needs_delay.shift_register_reg[37][7]__0_0 ,
    \needs_delay.shift_register_reg[39][7]_0 ,
    \video_data_out_p_reg[23] ,
    intc_if,
    aclk,
    nhood,
    Q,
    \core_control_regs[0] ,
    \col_outmux_reg[0] ,
    video_data_out_p12_out,
    \rb_at_g_d2_reg[0] ,
    \rb_at_g_d2_reg[1] ,
    \rb_at_g_d2_reg[2] ,
    \rb_at_g_d2_reg[3] ,
    \rb_at_g_d2_reg[4] ,
    \rb_at_g_d2_reg[5] ,
    \rb_at_g_d2_reg[6] ,
    \rb_at_g_d2_reg[7] ,
    \rb_at_g_d3_reg[0] ,
    \rb_at_g_d3_reg[1] ,
    \rb_at_g_d3_reg[2] ,
    \rb_at_g_d3_reg[3] ,
    \rb_at_g_d3_reg[4] ,
    \rb_at_g_d3_reg[5] ,
    \rb_at_g_d3_reg[6] ,
    \rb_at_g_d3_reg[7] ,
    \green_int_d3_reg[7] ,
    row_outmux_reg);
  output [7:0]D;
  output \needs_delay.shift_register_reg[27][0]_0 ;
  output \needs_delay.shift_register_reg[27][1]_0 ;
  output \needs_delay.shift_register_reg[27][2]_0 ;
  output \needs_delay.shift_register_reg[27][3]_0 ;
  output \needs_delay.shift_register_reg[27][4]_0 ;
  output \needs_delay.shift_register_reg[27][5]_0 ;
  output \needs_delay.shift_register_reg[27][6]_0 ;
  output \needs_delay.shift_register_reg[27][7]_0 ;
  output \needs_delay.shift_register_reg[37][0]__0_0 ;
  output [7:0]\needs_delay.shift_register_reg[38][7]_0 ;
  output \needs_delay.shift_register_reg[37][1]__0_0 ;
  output \needs_delay.shift_register_reg[37][2]__0_0 ;
  output \needs_delay.shift_register_reg[37][3]__0_0 ;
  output \needs_delay.shift_register_reg[37][4]__0_0 ;
  output \needs_delay.shift_register_reg[37][5]__0_0 ;
  output \needs_delay.shift_register_reg[37][6]__0_0 ;
  output \needs_delay.shift_register_reg[37][7]__0_0 ;
  output [7:0]\needs_delay.shift_register_reg[39][7]_0 ;
  output [23:0]\video_data_out_p_reg[23] ;
  input [0:0]intc_if;
  input aclk;
  input [7:0]nhood;
  input [7:0]Q;
  input [1:0]\core_control_regs[0] ;
  input [0:0]\col_outmux_reg[0] ;
  input video_data_out_p12_out;
  input \rb_at_g_d2_reg[0] ;
  input \rb_at_g_d2_reg[1] ;
  input \rb_at_g_d2_reg[2] ;
  input \rb_at_g_d2_reg[3] ;
  input \rb_at_g_d2_reg[4] ;
  input \rb_at_g_d2_reg[5] ;
  input \rb_at_g_d2_reg[6] ;
  input \rb_at_g_d2_reg[7] ;
  input \rb_at_g_d3_reg[0] ;
  input \rb_at_g_d3_reg[1] ;
  input \rb_at_g_d3_reg[2] ;
  input \rb_at_g_d3_reg[3] ;
  input \rb_at_g_d3_reg[4] ;
  input \rb_at_g_d3_reg[5] ;
  input \rb_at_g_d3_reg[6] ;
  input \rb_at_g_d3_reg[7] ;
  input [7:0]\green_int_d3_reg[7] ;
  input [0:0]row_outmux_reg;

  wire [7:0]D;
  wire [7:0]Q;
  wire aclk;
  wire [0:0]\col_outmux_reg[0] ;
  wire [1:0]\core_control_regs[0] ;
  wire [7:0]\green_int_d3_reg[7] ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[25][0]_srl25_n_0 ;
  wire \needs_delay.shift_register_reg[25][1]_srl25_n_0 ;
  wire \needs_delay.shift_register_reg[25][2]_srl25_n_0 ;
  wire \needs_delay.shift_register_reg[25][3]_srl25_n_0 ;
  wire \needs_delay.shift_register_reg[25][4]_srl25_n_0 ;
  wire \needs_delay.shift_register_reg[25][5]_srl25_n_0 ;
  wire \needs_delay.shift_register_reg[25][6]_srl25_n_0 ;
  wire \needs_delay.shift_register_reg[25][7]_srl25_n_0 ;
  wire \needs_delay.shift_register_reg[27][0]_0 ;
  wire \needs_delay.shift_register_reg[27][1]_0 ;
  wire \needs_delay.shift_register_reg[27][2]_0 ;
  wire \needs_delay.shift_register_reg[27][3]_0 ;
  wire \needs_delay.shift_register_reg[27][4]_0 ;
  wire \needs_delay.shift_register_reg[27][5]_0 ;
  wire \needs_delay.shift_register_reg[27][6]_0 ;
  wire \needs_delay.shift_register_reg[27][7]_0 ;
  wire \needs_delay.shift_register_reg[36][0]_srl8_n_0 ;
  wire \needs_delay.shift_register_reg[36][1]_srl8_n_0 ;
  wire \needs_delay.shift_register_reg[36][2]_srl8_n_0 ;
  wire \needs_delay.shift_register_reg[36][3]_srl8_n_0 ;
  wire \needs_delay.shift_register_reg[36][4]_srl8_n_0 ;
  wire \needs_delay.shift_register_reg[36][5]_srl8_n_0 ;
  wire \needs_delay.shift_register_reg[36][6]_srl8_n_0 ;
  wire \needs_delay.shift_register_reg[36][7]_srl8_n_0 ;
  wire \needs_delay.shift_register_reg[37][0]__0_0 ;
  wire \needs_delay.shift_register_reg[37][1]__0_0 ;
  wire \needs_delay.shift_register_reg[37][2]__0_0 ;
  wire \needs_delay.shift_register_reg[37][3]__0_0 ;
  wire \needs_delay.shift_register_reg[37][4]__0_0 ;
  wire \needs_delay.shift_register_reg[37][5]__0_0 ;
  wire \needs_delay.shift_register_reg[37][6]__0_0 ;
  wire \needs_delay.shift_register_reg[37][7]__0_0 ;
  wire [7:0]\needs_delay.shift_register_reg[38][7]_0 ;
  wire [7:0]\needs_delay.shift_register_reg[39][7]_0 ;
  wire \needs_delay.shift_register_reg[55][0]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[55][1]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[55][2]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[55][3]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[55][4]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[55][5]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[55][6]_srl16_n_0 ;
  wire \needs_delay.shift_register_reg[55][7]_srl16_n_0 ;
  wire [7:0]\needs_delay.shift_register_reg[56]_4 ;
  wire \needs_delay.shift_register_reg_n_0_[27][0] ;
  wire \needs_delay.shift_register_reg_n_0_[27][1] ;
  wire \needs_delay.shift_register_reg_n_0_[27][2] ;
  wire \needs_delay.shift_register_reg_n_0_[27][3] ;
  wire \needs_delay.shift_register_reg_n_0_[27][4] ;
  wire \needs_delay.shift_register_reg_n_0_[27][5] ;
  wire \needs_delay.shift_register_reg_n_0_[27][6] ;
  wire \needs_delay.shift_register_reg_n_0_[27][7] ;
  wire [7:0]nhood;
  wire \rb_at_g_d2_reg[0] ;
  wire \rb_at_g_d2_reg[1] ;
  wire \rb_at_g_d2_reg[2] ;
  wire \rb_at_g_d2_reg[3] ;
  wire \rb_at_g_d2_reg[4] ;
  wire \rb_at_g_d2_reg[5] ;
  wire \rb_at_g_d2_reg[6] ;
  wire \rb_at_g_d2_reg[7] ;
  wire \rb_at_g_d3_reg[0] ;
  wire \rb_at_g_d3_reg[1] ;
  wire \rb_at_g_d3_reg[2] ;
  wire \rb_at_g_d3_reg[3] ;
  wire \rb_at_g_d3_reg[4] ;
  wire \rb_at_g_d3_reg[5] ;
  wire \rb_at_g_d3_reg[6] ;
  wire \rb_at_g_d3_reg[7] ;
  wire [0:0]row_outmux_reg;
  wire video_data_out_p12_out;
  wire [23:0]\video_data_out_p_reg[23] ;
  wire \NLW_needs_delay.shift_register_reg[25][0]_srl25_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[25][1]_srl25_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[25][2]_srl25_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[25][3]_srl25_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[25][4]_srl25_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[25][5]_srl25_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[25][6]_srl25_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[25][7]_srl25_Q31_UNCONNECTED ;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25][0]_srl25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[25][0]_srl25 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(intc_if),
        .CLK(aclk),
        .D(nhood[0]),
        .Q(\needs_delay.shift_register_reg[25][0]_srl25_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[25][0]_srl25_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25][1]_srl25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[25][1]_srl25 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(intc_if),
        .CLK(aclk),
        .D(nhood[1]),
        .Q(\needs_delay.shift_register_reg[25][1]_srl25_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[25][1]_srl25_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25][2]_srl25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[25][2]_srl25 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(intc_if),
        .CLK(aclk),
        .D(nhood[2]),
        .Q(\needs_delay.shift_register_reg[25][2]_srl25_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[25][2]_srl25_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25][3]_srl25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[25][3]_srl25 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(intc_if),
        .CLK(aclk),
        .D(nhood[3]),
        .Q(\needs_delay.shift_register_reg[25][3]_srl25_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[25][3]_srl25_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25][4]_srl25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[25][4]_srl25 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(intc_if),
        .CLK(aclk),
        .D(nhood[4]),
        .Q(\needs_delay.shift_register_reg[25][4]_srl25_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[25][4]_srl25_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25][5]_srl25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[25][5]_srl25 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(intc_if),
        .CLK(aclk),
        .D(nhood[5]),
        .Q(\needs_delay.shift_register_reg[25][5]_srl25_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[25][5]_srl25_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25][6]_srl25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[25][6]_srl25 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(intc_if),
        .CLK(aclk),
        .D(nhood[6]),
        .Q(\needs_delay.shift_register_reg[25][6]_srl25_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[25][6]_srl25_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25][7]_srl25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[25][7]_srl25 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(intc_if),
        .CLK(aclk),
        .D(nhood[7]),
        .Q(\needs_delay.shift_register_reg[25][7]_srl25_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[25][7]_srl25_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[26][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[25][0]_srl25_n_0 ),
        .Q(\needs_delay.shift_register_reg[27][0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[26][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[25][1]_srl25_n_0 ),
        .Q(\needs_delay.shift_register_reg[27][1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[26][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[25][2]_srl25_n_0 ),
        .Q(\needs_delay.shift_register_reg[27][2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[26][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[25][3]_srl25_n_0 ),
        .Q(\needs_delay.shift_register_reg[27][3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[26][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[25][4]_srl25_n_0 ),
        .Q(\needs_delay.shift_register_reg[27][4]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[26][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[25][5]_srl25_n_0 ),
        .Q(\needs_delay.shift_register_reg[27][5]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[26][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[25][6]_srl25_n_0 ),
        .Q(\needs_delay.shift_register_reg[27][6]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[26][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[25][7]_srl25_n_0 ),
        .Q(\needs_delay.shift_register_reg[27][7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[27][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[27][0]_0 ),
        .Q(\needs_delay.shift_register_reg_n_0_[27][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[27][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[27][1]_0 ),
        .Q(\needs_delay.shift_register_reg_n_0_[27][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[27][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[27][2]_0 ),
        .Q(\needs_delay.shift_register_reg_n_0_[27][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[27][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[27][3]_0 ),
        .Q(\needs_delay.shift_register_reg_n_0_[27][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[27][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[27][4]_0 ),
        .Q(\needs_delay.shift_register_reg_n_0_[27][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[27][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[27][5]_0 ),
        .Q(\needs_delay.shift_register_reg_n_0_[27][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[27][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[27][6]_0 ),
        .Q(\needs_delay.shift_register_reg_n_0_[27][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[27][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[27][7]_0 ),
        .Q(\needs_delay.shift_register_reg_n_0_[27][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[28][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[27][0] ),
        .Q(\needs_delay.shift_register_reg[37][0]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[28][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[27][1] ),
        .Q(\needs_delay.shift_register_reg[37][1]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[28][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[27][2] ),
        .Q(\needs_delay.shift_register_reg[37][2]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[28][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[27][3] ),
        .Q(\needs_delay.shift_register_reg[37][3]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[28][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[27][4] ),
        .Q(\needs_delay.shift_register_reg[37][4]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[28][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[27][5] ),
        .Q(\needs_delay.shift_register_reg[37][5]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[28][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[27][6] ),
        .Q(\needs_delay.shift_register_reg[37][6]__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[28][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[27][7] ),
        .Q(\needs_delay.shift_register_reg[37][7]__0_0 ),
        .R(1'b0));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[36][0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[37][0]__0_0 ),
        .Q(\needs_delay.shift_register_reg[36][0]_srl8_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[36][1]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[37][1]__0_0 ),
        .Q(\needs_delay.shift_register_reg[36][1]_srl8_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[36][2]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[37][2]__0_0 ),
        .Q(\needs_delay.shift_register_reg[36][2]_srl8_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[36][3]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[37][3]__0_0 ),
        .Q(\needs_delay.shift_register_reg[36][3]_srl8_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36][4]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[36][4]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[37][4]__0_0 ),
        .Q(\needs_delay.shift_register_reg[36][4]_srl8_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36][5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[36][5]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[37][5]__0_0 ),
        .Q(\needs_delay.shift_register_reg[36][5]_srl8_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36][6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[36][6]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[37][6]__0_0 ),
        .Q(\needs_delay.shift_register_reg[36][6]_srl8_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36][7]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[36][7]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\needs_delay.shift_register_reg[37][7]__0_0 ),
        .Q(\needs_delay.shift_register_reg[36][7]_srl8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[37][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[36][0]_srl8_n_0 ),
        .Q(\needs_delay.shift_register_reg[38][7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[37][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[36][1]_srl8_n_0 ),
        .Q(\needs_delay.shift_register_reg[38][7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[37][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[36][2]_srl8_n_0 ),
        .Q(\needs_delay.shift_register_reg[38][7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[37][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[36][3]_srl8_n_0 ),
        .Q(\needs_delay.shift_register_reg[38][7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[37][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[36][4]_srl8_n_0 ),
        .Q(\needs_delay.shift_register_reg[38][7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[37][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[36][5]_srl8_n_0 ),
        .Q(\needs_delay.shift_register_reg[38][7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[37][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[36][6]_srl8_n_0 ),
        .Q(\needs_delay.shift_register_reg[38][7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[37][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[36][7]_srl8_n_0 ),
        .Q(\needs_delay.shift_register_reg[38][7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[38][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[38][7]_0 [0]),
        .Q(\needs_delay.shift_register_reg[39][7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[38][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[38][7]_0 [1]),
        .Q(\needs_delay.shift_register_reg[39][7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[38][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[38][7]_0 [2]),
        .Q(\needs_delay.shift_register_reg[39][7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[38][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[38][7]_0 [3]),
        .Q(\needs_delay.shift_register_reg[39][7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[38][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[38][7]_0 [4]),
        .Q(\needs_delay.shift_register_reg[39][7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[38][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[38][7]_0 [5]),
        .Q(\needs_delay.shift_register_reg[39][7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[38][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[38][7]_0 [6]),
        .Q(\needs_delay.shift_register_reg[39][7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[38][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[38][7]_0 [7]),
        .Q(\needs_delay.shift_register_reg[39][7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[39][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[39][7]_0 [0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[39][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[39][7]_0 [1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[39][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[39][7]_0 [2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[39][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[39][7]_0 [3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[39][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[39][7]_0 [4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[39][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[39][7]_0 [5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[39][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[39][7]_0 [6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[39][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[39][7]_0 [7]),
        .Q(D[7]),
        .R(1'b0));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[55][0]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(D[0]),
        .Q(\needs_delay.shift_register_reg[55][0]_srl16_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[55][1]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(D[1]),
        .Q(\needs_delay.shift_register_reg[55][1]_srl16_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[55][2]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(D[2]),
        .Q(\needs_delay.shift_register_reg[55][2]_srl16_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[55][3]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(D[3]),
        .Q(\needs_delay.shift_register_reg[55][3]_srl16_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[55][4]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(D[4]),
        .Q(\needs_delay.shift_register_reg[55][4]_srl16_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[55][5]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(D[5]),
        .Q(\needs_delay.shift_register_reg[55][5]_srl16_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[55][6]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(D[6]),
        .Q(\needs_delay.shift_register_reg[55][6]_srl16_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[55][7]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(D[7]),
        .Q(\needs_delay.shift_register_reg[55][7]_srl16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[56][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[55][0]_srl16_n_0 ),
        .Q(\needs_delay.shift_register_reg[56]_4 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[56][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[55][1]_srl16_n_0 ),
        .Q(\needs_delay.shift_register_reg[56]_4 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[56][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[55][2]_srl16_n_0 ),
        .Q(\needs_delay.shift_register_reg[56]_4 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[56][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[55][3]_srl16_n_0 ),
        .Q(\needs_delay.shift_register_reg[56]_4 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[56][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[55][4]_srl16_n_0 ),
        .Q(\needs_delay.shift_register_reg[56]_4 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[56][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[55][5]_srl16_n_0 ),
        .Q(\needs_delay.shift_register_reg[56]_4 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[56][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[55][6]_srl16_n_0 ),
        .Q(\needs_delay.shift_register_reg[56]_4 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[56][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[55][7]_srl16_n_0 ),
        .Q(\needs_delay.shift_register_reg[56]_4 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEBBEBEEB28828228)) 
    \video_data_out_p[0]_i_1 
       (.I0(\green_int_d3_reg[7] [0]),
        .I1(\col_outmux_reg[0] ),
        .I2(row_outmux_reg),
        .I3(\core_control_regs[0] [0]),
        .I4(\core_control_regs[0] [1]),
        .I5(\needs_delay.shift_register_reg[56]_4 [0]),
        .O(\video_data_out_p_reg[23] [0]));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[10]_i_1 
       (.I0(Q[2]),
        .I1(\core_control_regs[0] [0]),
        .I2(\col_outmux_reg[0] ),
        .I3(\needs_delay.shift_register_reg[56]_4 [2]),
        .I4(video_data_out_p12_out),
        .I5(\rb_at_g_d2_reg[2] ),
        .O(\video_data_out_p_reg[23] [10]));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[11]_i_1 
       (.I0(Q[3]),
        .I1(\core_control_regs[0] [0]),
        .I2(\col_outmux_reg[0] ),
        .I3(\needs_delay.shift_register_reg[56]_4 [3]),
        .I4(video_data_out_p12_out),
        .I5(\rb_at_g_d2_reg[3] ),
        .O(\video_data_out_p_reg[23] [11]));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[12]_i_1 
       (.I0(Q[4]),
        .I1(\core_control_regs[0] [0]),
        .I2(\col_outmux_reg[0] ),
        .I3(\needs_delay.shift_register_reg[56]_4 [4]),
        .I4(video_data_out_p12_out),
        .I5(\rb_at_g_d2_reg[4] ),
        .O(\video_data_out_p_reg[23] [12]));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[13]_i_1 
       (.I0(Q[5]),
        .I1(\core_control_regs[0] [0]),
        .I2(\col_outmux_reg[0] ),
        .I3(\needs_delay.shift_register_reg[56]_4 [5]),
        .I4(video_data_out_p12_out),
        .I5(\rb_at_g_d2_reg[5] ),
        .O(\video_data_out_p_reg[23] [13]));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[14]_i_1 
       (.I0(Q[6]),
        .I1(\core_control_regs[0] [0]),
        .I2(\col_outmux_reg[0] ),
        .I3(\needs_delay.shift_register_reg[56]_4 [6]),
        .I4(video_data_out_p12_out),
        .I5(\rb_at_g_d2_reg[6] ),
        .O(\video_data_out_p_reg[23] [14]));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[15]_i_1 
       (.I0(Q[7]),
        .I1(\core_control_regs[0] [0]),
        .I2(\col_outmux_reg[0] ),
        .I3(\needs_delay.shift_register_reg[56]_4 [7]),
        .I4(video_data_out_p12_out),
        .I5(\rb_at_g_d2_reg[7] ),
        .O(\video_data_out_p_reg[23] [15]));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[16]_i_1 
       (.I0(\needs_delay.shift_register_reg[56]_4 [0]),
        .I1(\core_control_regs[0] [0]),
        .I2(\col_outmux_reg[0] ),
        .I3(Q[0]),
        .I4(video_data_out_p12_out),
        .I5(\rb_at_g_d3_reg[0] ),
        .O(\video_data_out_p_reg[23] [16]));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[17]_i_1 
       (.I0(\needs_delay.shift_register_reg[56]_4 [1]),
        .I1(\core_control_regs[0] [0]),
        .I2(\col_outmux_reg[0] ),
        .I3(Q[1]),
        .I4(video_data_out_p12_out),
        .I5(\rb_at_g_d3_reg[1] ),
        .O(\video_data_out_p_reg[23] [17]));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[18]_i_1 
       (.I0(\needs_delay.shift_register_reg[56]_4 [2]),
        .I1(\core_control_regs[0] [0]),
        .I2(\col_outmux_reg[0] ),
        .I3(Q[2]),
        .I4(video_data_out_p12_out),
        .I5(\rb_at_g_d3_reg[2] ),
        .O(\video_data_out_p_reg[23] [18]));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[19]_i_1 
       (.I0(\needs_delay.shift_register_reg[56]_4 [3]),
        .I1(\core_control_regs[0] [0]),
        .I2(\col_outmux_reg[0] ),
        .I3(Q[3]),
        .I4(video_data_out_p12_out),
        .I5(\rb_at_g_d3_reg[3] ),
        .O(\video_data_out_p_reg[23] [19]));
  LUT6 #(
    .INIT(64'hEBBEBEEB28828228)) 
    \video_data_out_p[1]_i_1 
       (.I0(\green_int_d3_reg[7] [1]),
        .I1(\col_outmux_reg[0] ),
        .I2(row_outmux_reg),
        .I3(\core_control_regs[0] [0]),
        .I4(\core_control_regs[0] [1]),
        .I5(\needs_delay.shift_register_reg[56]_4 [1]),
        .O(\video_data_out_p_reg[23] [1]));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[20]_i_1 
       (.I0(\needs_delay.shift_register_reg[56]_4 [4]),
        .I1(\core_control_regs[0] [0]),
        .I2(\col_outmux_reg[0] ),
        .I3(Q[4]),
        .I4(video_data_out_p12_out),
        .I5(\rb_at_g_d3_reg[4] ),
        .O(\video_data_out_p_reg[23] [20]));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[21]_i_1 
       (.I0(\needs_delay.shift_register_reg[56]_4 [5]),
        .I1(\core_control_regs[0] [0]),
        .I2(\col_outmux_reg[0] ),
        .I3(Q[5]),
        .I4(video_data_out_p12_out),
        .I5(\rb_at_g_d3_reg[5] ),
        .O(\video_data_out_p_reg[23] [21]));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[22]_i_1 
       (.I0(\needs_delay.shift_register_reg[56]_4 [6]),
        .I1(\core_control_regs[0] [0]),
        .I2(\col_outmux_reg[0] ),
        .I3(Q[6]),
        .I4(video_data_out_p12_out),
        .I5(\rb_at_g_d3_reg[6] ),
        .O(\video_data_out_p_reg[23] [22]));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[23]_i_2 
       (.I0(\needs_delay.shift_register_reg[56]_4 [7]),
        .I1(\core_control_regs[0] [0]),
        .I2(\col_outmux_reg[0] ),
        .I3(Q[7]),
        .I4(video_data_out_p12_out),
        .I5(\rb_at_g_d3_reg[7] ),
        .O(\video_data_out_p_reg[23] [23]));
  LUT6 #(
    .INIT(64'hEBBEBEEB28828228)) 
    \video_data_out_p[2]_i_1 
       (.I0(\green_int_d3_reg[7] [2]),
        .I1(\col_outmux_reg[0] ),
        .I2(row_outmux_reg),
        .I3(\core_control_regs[0] [0]),
        .I4(\core_control_regs[0] [1]),
        .I5(\needs_delay.shift_register_reg[56]_4 [2]),
        .O(\video_data_out_p_reg[23] [2]));
  LUT6 #(
    .INIT(64'hEBBEBEEB28828228)) 
    \video_data_out_p[3]_i_1 
       (.I0(\green_int_d3_reg[7] [3]),
        .I1(\col_outmux_reg[0] ),
        .I2(row_outmux_reg),
        .I3(\core_control_regs[0] [0]),
        .I4(\core_control_regs[0] [1]),
        .I5(\needs_delay.shift_register_reg[56]_4 [3]),
        .O(\video_data_out_p_reg[23] [3]));
  LUT6 #(
    .INIT(64'hEBBEBEEB28828228)) 
    \video_data_out_p[4]_i_1 
       (.I0(\green_int_d3_reg[7] [4]),
        .I1(\col_outmux_reg[0] ),
        .I2(row_outmux_reg),
        .I3(\core_control_regs[0] [0]),
        .I4(\core_control_regs[0] [1]),
        .I5(\needs_delay.shift_register_reg[56]_4 [4]),
        .O(\video_data_out_p_reg[23] [4]));
  LUT6 #(
    .INIT(64'hEBBEBEEB28828228)) 
    \video_data_out_p[5]_i_1 
       (.I0(\green_int_d3_reg[7] [5]),
        .I1(\col_outmux_reg[0] ),
        .I2(row_outmux_reg),
        .I3(\core_control_regs[0] [0]),
        .I4(\core_control_regs[0] [1]),
        .I5(\needs_delay.shift_register_reg[56]_4 [5]),
        .O(\video_data_out_p_reg[23] [5]));
  LUT6 #(
    .INIT(64'hEBBEBEEB28828228)) 
    \video_data_out_p[6]_i_1 
       (.I0(\green_int_d3_reg[7] [6]),
        .I1(\col_outmux_reg[0] ),
        .I2(row_outmux_reg),
        .I3(\core_control_regs[0] [0]),
        .I4(\core_control_regs[0] [1]),
        .I5(\needs_delay.shift_register_reg[56]_4 [6]),
        .O(\video_data_out_p_reg[23] [6]));
  LUT6 #(
    .INIT(64'hEBBEBEEB28828228)) 
    \video_data_out_p[7]_i_1 
       (.I0(\green_int_d3_reg[7] [7]),
        .I1(\col_outmux_reg[0] ),
        .I2(row_outmux_reg),
        .I3(\core_control_regs[0] [0]),
        .I4(\core_control_regs[0] [1]),
        .I5(\needs_delay.shift_register_reg[56]_4 [7]),
        .O(\video_data_out_p_reg[23] [7]));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[8]_i_1 
       (.I0(Q[0]),
        .I1(\core_control_regs[0] [0]),
        .I2(\col_outmux_reg[0] ),
        .I3(\needs_delay.shift_register_reg[56]_4 [0]),
        .I4(video_data_out_p12_out),
        .I5(\rb_at_g_d2_reg[0] ),
        .O(\video_data_out_p_reg[23] [8]));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \video_data_out_p[9]_i_1 
       (.I0(Q[1]),
        .I1(\core_control_regs[0] [0]),
        .I2(\col_outmux_reg[0] ),
        .I3(\needs_delay.shift_register_reg[56]_4 [1]),
        .I4(video_data_out_p12_out),
        .I5(\rb_at_g_d2_reg[1] ),
        .O(\video_data_out_p_reg[23] [9]));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized27
   (D,
    \green_int_d3_reg[7] ,
    intc_if,
    G_r3c1_d,
    aclk,
    Q,
    \time_control_regs[0] );
  output [7:0]D;
  output [7:0]\green_int_d3_reg[7] ;
  input [0:0]intc_if;
  input [7:0]G_r3c1_d;
  input aclk;
  input [7:0]Q;
  input [0:0]\time_control_regs[0] ;

  wire [7:0]D;
  wire [7:0]G_r3c1_d;
  wire [7:0]Q;
  wire aclk;
  wire [7:0]\green_int_d3_reg[7] ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[29][0]_srl25_n_0 ;
  wire \needs_delay.shift_register_reg[29][1]_srl25_n_0 ;
  wire \needs_delay.shift_register_reg[29][2]_srl25_n_0 ;
  wire \needs_delay.shift_register_reg[29][3]_srl25_n_0 ;
  wire \needs_delay.shift_register_reg[29][4]_srl25_n_0 ;
  wire \needs_delay.shift_register_reg[29][5]_srl25_n_0 ;
  wire \needs_delay.shift_register_reg[29][6]_srl25_n_0 ;
  wire \needs_delay.shift_register_reg[29][7]_srl25_n_0 ;
  wire [0:0]\time_control_regs[0] ;
  wire \NLW_needs_delay.shift_register_reg[29][0]_srl25_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[29][1]_srl25_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[29][2]_srl25_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[29][3]_srl25_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[29][4]_srl25_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[29][5]_srl25_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[29][6]_srl25_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[29][7]_srl25_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \green_int_d3[0]_i_1 
       (.I0(Q[0]),
        .I1(D[0]),
        .I2(\time_control_regs[0] ),
        .O(\green_int_d3_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \green_int_d3[1]_i_1 
       (.I0(Q[1]),
        .I1(D[1]),
        .I2(\time_control_regs[0] ),
        .O(\green_int_d3_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \green_int_d3[2]_i_1 
       (.I0(Q[2]),
        .I1(D[2]),
        .I2(\time_control_regs[0] ),
        .O(\green_int_d3_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \green_int_d3[3]_i_1 
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(\time_control_regs[0] ),
        .O(\green_int_d3_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \green_int_d3[4]_i_1 
       (.I0(Q[4]),
        .I1(D[4]),
        .I2(\time_control_regs[0] ),
        .O(\green_int_d3_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \green_int_d3[5]_i_1 
       (.I0(Q[5]),
        .I1(D[5]),
        .I2(\time_control_regs[0] ),
        .O(\green_int_d3_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \green_int_d3[6]_i_1 
       (.I0(Q[6]),
        .I1(D[6]),
        .I2(\time_control_regs[0] ),
        .O(\green_int_d3_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \green_int_d3[7]_i_1 
       (.I0(Q[7]),
        .I1(D[7]),
        .I2(\time_control_regs[0] ),
        .O(\green_int_d3_reg[7] [7]));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29][0]_srl25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[29][0]_srl25 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(intc_if),
        .CLK(aclk),
        .D(G_r3c1_d[0]),
        .Q(\needs_delay.shift_register_reg[29][0]_srl25_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[29][0]_srl25_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29][1]_srl25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[29][1]_srl25 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(intc_if),
        .CLK(aclk),
        .D(G_r3c1_d[1]),
        .Q(\needs_delay.shift_register_reg[29][1]_srl25_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[29][1]_srl25_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29][2]_srl25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[29][2]_srl25 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(intc_if),
        .CLK(aclk),
        .D(G_r3c1_d[2]),
        .Q(\needs_delay.shift_register_reg[29][2]_srl25_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[29][2]_srl25_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29][3]_srl25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[29][3]_srl25 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(intc_if),
        .CLK(aclk),
        .D(G_r3c1_d[3]),
        .Q(\needs_delay.shift_register_reg[29][3]_srl25_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[29][3]_srl25_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29][4]_srl25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[29][4]_srl25 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(intc_if),
        .CLK(aclk),
        .D(G_r3c1_d[4]),
        .Q(\needs_delay.shift_register_reg[29][4]_srl25_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[29][4]_srl25_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29][5]_srl25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[29][5]_srl25 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(intc_if),
        .CLK(aclk),
        .D(G_r3c1_d[5]),
        .Q(\needs_delay.shift_register_reg[29][5]_srl25_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[29][5]_srl25_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29][6]_srl25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[29][6]_srl25 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(intc_if),
        .CLK(aclk),
        .D(G_r3c1_d[6]),
        .Q(\needs_delay.shift_register_reg[29][6]_srl25_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[29][6]_srl25_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29][7]_srl25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[29][7]_srl25 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(intc_if),
        .CLK(aclk),
        .D(G_r3c1_d[7]),
        .Q(\needs_delay.shift_register_reg[29][7]_srl25_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[29][7]_srl25_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[30][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[29][0]_srl25_n_0 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[30][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[29][1]_srl25_n_0 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[30][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[29][2]_srl25_n_0 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[30][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[29][3]_srl25_n_0 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[30][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[29][4]_srl25_n_0 ),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[30][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[29][5]_srl25_n_0 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[30][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[29][6]_srl25_n_0 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[30][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[29][7]_srl25_n_0 ),
        .Q(D[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized28
   (D,
    \rb_int_reg[7] ,
    intc_if,
    q,
    aclk,
    \rb_int_d3_reg[0] ,
    \time_control_regs[0] ,
    \rb_int_d3_reg[1] ,
    \rb_int_d3_reg[2] ,
    \rb_int_d3_reg[3] ,
    \rb_int_d3_reg[4] ,
    \rb_int_d3_reg[5] ,
    \rb_int_d3_reg[6] ,
    \rb_int_d3_reg[7] );
  output [7:0]D;
  output [7:0]\rb_int_reg[7] ;
  input [0:0]intc_if;
  input [7:0]q;
  input aclk;
  input \rb_int_d3_reg[0] ;
  input [0:0]\time_control_regs[0] ;
  input \rb_int_d3_reg[1] ;
  input \rb_int_d3_reg[2] ;
  input \rb_int_d3_reg[3] ;
  input \rb_int_d3_reg[4] ;
  input \rb_int_d3_reg[5] ;
  input \rb_int_d3_reg[6] ;
  input \rb_int_d3_reg[7] ;

  wire [7:0]D;
  wire aclk;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[15][0]_srl15_n_0 ;
  wire \needs_delay.shift_register_reg[15][1]_srl15_n_0 ;
  wire \needs_delay.shift_register_reg[15][2]_srl15_n_0 ;
  wire \needs_delay.shift_register_reg[15][3]_srl15_n_0 ;
  wire \needs_delay.shift_register_reg[15][4]_srl15_n_0 ;
  wire \needs_delay.shift_register_reg[15][5]_srl15_n_0 ;
  wire \needs_delay.shift_register_reg[15][6]_srl15_n_0 ;
  wire \needs_delay.shift_register_reg[15][7]_srl15_n_0 ;
  wire [7:0]q;
  wire \rb_int_d3_reg[0] ;
  wire \rb_int_d3_reg[1] ;
  wire \rb_int_d3_reg[2] ;
  wire \rb_int_d3_reg[3] ;
  wire \rb_int_d3_reg[4] ;
  wire \rb_int_d3_reg[5] ;
  wire \rb_int_d3_reg[6] ;
  wire \rb_int_d3_reg[7] ;
  wire [7:0]\rb_int_reg[7] ;
  wire [0:0]\time_control_regs[0] ;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[15][0]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(q[0]),
        .Q(\needs_delay.shift_register_reg[15][0]_srl15_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[15][1]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(q[1]),
        .Q(\needs_delay.shift_register_reg[15][1]_srl15_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[15][2]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(q[2]),
        .Q(\needs_delay.shift_register_reg[15][2]_srl15_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[15][3]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(q[3]),
        .Q(\needs_delay.shift_register_reg[15][3]_srl15_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[15][4]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(q[4]),
        .Q(\needs_delay.shift_register_reg[15][4]_srl15_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[15][5]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(q[5]),
        .Q(\needs_delay.shift_register_reg[15][5]_srl15_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[15][6]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(q[6]),
        .Q(\needs_delay.shift_register_reg[15][6]_srl15_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[15][7]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(intc_if),
        .CLK(aclk),
        .D(q[7]),
        .Q(\needs_delay.shift_register_reg[15][7]_srl15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[16][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[15][0]_srl15_n_0 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[16][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[15][1]_srl15_n_0 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[16][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[15][2]_srl15_n_0 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[16][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[15][3]_srl15_n_0 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[16][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[15][4]_srl15_n_0 ),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[16][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[15][5]_srl15_n_0 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[16][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[15][6]_srl15_n_0 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[16][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[15][7]_srl15_n_0 ),
        .Q(D[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_int[0]_i_1 
       (.I0(\rb_int_d3_reg[0] ),
        .I1(\time_control_regs[0] ),
        .I2(D[0]),
        .O(\rb_int_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_int[1]_i_1 
       (.I0(\rb_int_d3_reg[1] ),
        .I1(\time_control_regs[0] ),
        .I2(D[1]),
        .O(\rb_int_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_int[2]_i_1 
       (.I0(\rb_int_d3_reg[2] ),
        .I1(\time_control_regs[0] ),
        .I2(D[2]),
        .O(\rb_int_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_int[3]_i_1 
       (.I0(\rb_int_d3_reg[3] ),
        .I1(\time_control_regs[0] ),
        .I2(D[3]),
        .O(\rb_int_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_int[4]_i_1 
       (.I0(\rb_int_d3_reg[4] ),
        .I1(\time_control_regs[0] ),
        .I2(D[4]),
        .O(\rb_int_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_int[5]_i_1 
       (.I0(\rb_int_d3_reg[5] ),
        .I1(\time_control_regs[0] ),
        .I2(D[5]),
        .O(\rb_int_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_int[6]_i_1 
       (.I0(\rb_int_d3_reg[6] ),
        .I1(\time_control_regs[0] ),
        .I2(D[6]),
        .O(\rb_int_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_int[7]_i_1 
       (.I0(\rb_int_d3_reg[7] ),
        .I1(\time_control_regs[0] ),
        .I2(D[7]),
        .O(\rb_int_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized2_11
   (\needs_delay.shift_register_reg[1][39]_0 ,
    \needs_delay.shift_register_reg[1][31]_0 ,
    intc_if,
    Q,
    aclk);
  output [23:0]\needs_delay.shift_register_reg[1][39]_0 ;
  output [15:0]\needs_delay.shift_register_reg[1][31]_0 ;
  input [0:0]intc_if;
  input [39:0]Q;
  input aclk;

  wire [39:0]Q;
  wire aclk;
  wire [0:0]intc_if;
  wire [15:0]\needs_delay.shift_register_reg[1][31]_0 ;
  wire [23:0]\needs_delay.shift_register_reg[1][39]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[0]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][10] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[10]),
        .Q(\needs_delay.shift_register_reg[1][31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][11] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[11]),
        .Q(\needs_delay.shift_register_reg[1][31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][12] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[12]),
        .Q(\needs_delay.shift_register_reg[1][31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][13] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[13]),
        .Q(\needs_delay.shift_register_reg[1][31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][14] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[14]),
        .Q(\needs_delay.shift_register_reg[1][31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][15] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[15]),
        .Q(\needs_delay.shift_register_reg[1][31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][16] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[16]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][17] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[17]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][18] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[18]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][19] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[19]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[1]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][20] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[20]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][21] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[21]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][22] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[22]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][23] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[23]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][24] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[24]),
        .Q(\needs_delay.shift_register_reg[1][31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][25] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[25]),
        .Q(\needs_delay.shift_register_reg[1][31]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][26] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[26]),
        .Q(\needs_delay.shift_register_reg[1][31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][27] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[27]),
        .Q(\needs_delay.shift_register_reg[1][31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][28] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[28]),
        .Q(\needs_delay.shift_register_reg[1][31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][29] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[29]),
        .Q(\needs_delay.shift_register_reg[1][31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[2]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][30] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[30]),
        .Q(\needs_delay.shift_register_reg[1][31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][31] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[31]),
        .Q(\needs_delay.shift_register_reg[1][31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][32] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[32]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][33] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[33]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][34] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[34]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][35] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[35]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][36] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[36]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][37] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[37]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][38] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[38]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][39] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[39]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[3]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[4]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[5]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[6]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[7]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[8]),
        .Q(\needs_delay.shift_register_reg[1][31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(Q[9]),
        .Q(\needs_delay.shift_register_reg[1][31]_0 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized2_12
   (\needs_delay.shift_register_reg[1][39]_0 ,
    Q,
    S,
    \D0313_reg[7] ,
    \d1113_reg[7] ,
    \d1323_reg[7] ,
    \i_b_reg[7] ,
    \D1315_reg[8] ,
    \D1113_reg[8] ,
    \D1121_reg[8] ,
    \D1323_reg[8] ,
    \D1525_reg[8] ,
    intc_if,
    nhood,
    aclk,
    \needs_delay.shift_register_reg[1][39]_1 ,
    \needs_delay.shift_register_reg[2][0] ,
    \needs_delay.shift_register_reg[2][1] ,
    \needs_delay.shift_register_reg[2][2] ,
    \needs_delay.shift_register_reg[2][3] ,
    \needs_delay.shift_register_reg[2][4] ,
    \needs_delay.shift_register_reg[2][5] ,
    \needs_delay.shift_register_reg[2][6] ,
    \needs_delay.shift_register_reg[2][7] ,
    \needs_delay.shift_register_reg[3][0] ,
    \needs_delay.shift_register_reg[3][3] ,
    \needs_delay.shift_register_reg[1][23]_0 ,
    D);
  output [31:0]\needs_delay.shift_register_reg[1][39]_0 ;
  output [7:0]Q;
  output [7:0]S;
  output [7:0]\D0313_reg[7] ;
  output [7:0]\d1113_reg[7] ;
  output [7:0]\d1323_reg[7] ;
  output [7:0]\i_b_reg[7] ;
  output [8:0]\D1315_reg[8] ;
  output [8:0]\D1113_reg[8] ;
  output [8:0]\D1121_reg[8] ;
  output [8:0]\D1323_reg[8] ;
  output [8:0]\D1525_reg[8] ;
  input [0:0]intc_if;
  input [31:0]nhood;
  input aclk;
  input [23:0]\needs_delay.shift_register_reg[1][39]_1 ;
  input \needs_delay.shift_register_reg[2][0] ;
  input \needs_delay.shift_register_reg[2][1] ;
  input \needs_delay.shift_register_reg[2][2] ;
  input \needs_delay.shift_register_reg[2][3] ;
  input \needs_delay.shift_register_reg[2][4] ;
  input \needs_delay.shift_register_reg[2][5] ;
  input \needs_delay.shift_register_reg[2][6] ;
  input \needs_delay.shift_register_reg[2][7] ;
  input \needs_delay.shift_register_reg[3][0] ;
  input [1:0]\needs_delay.shift_register_reg[3][3] ;
  input [7:0]\needs_delay.shift_register_reg[1][23]_0 ;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]\D0313_reg[7] ;
  wire \D1113[7]_i_2_n_0 ;
  wire \D1113[7]_i_3_n_0 ;
  wire \D1113[7]_i_4_n_0 ;
  wire \D1113[7]_i_5_n_0 ;
  wire \D1113[7]_i_6_n_0 ;
  wire \D1113[7]_i_7_n_0 ;
  wire \D1113[7]_i_8_n_0 ;
  wire \D1113[7]_i_9_n_0 ;
  wire \D1113_reg[7]_i_1_n_0 ;
  wire \D1113_reg[7]_i_1_n_1 ;
  wire \D1113_reg[7]_i_1_n_2 ;
  wire \D1113_reg[7]_i_1_n_3 ;
  wire \D1113_reg[7]_i_1_n_5 ;
  wire \D1113_reg[7]_i_1_n_6 ;
  wire \D1113_reg[7]_i_1_n_7 ;
  wire [8:0]\D1113_reg[8] ;
  wire \D1121_reg[7]_i_1_n_0 ;
  wire \D1121_reg[7]_i_1_n_1 ;
  wire \D1121_reg[7]_i_1_n_2 ;
  wire \D1121_reg[7]_i_1_n_3 ;
  wire \D1121_reg[7]_i_1_n_5 ;
  wire \D1121_reg[7]_i_1_n_6 ;
  wire \D1121_reg[7]_i_1_n_7 ;
  wire [8:0]\D1121_reg[8] ;
  wire \D1315[7]_i_2_n_0 ;
  wire \D1315[7]_i_3_n_0 ;
  wire \D1315[7]_i_4_n_0 ;
  wire \D1315[7]_i_5_n_0 ;
  wire \D1315[7]_i_6_n_0 ;
  wire \D1315[7]_i_7_n_0 ;
  wire \D1315[7]_i_8_n_0 ;
  wire \D1315[7]_i_9_n_0 ;
  wire \D1315_reg[7]_i_1_n_0 ;
  wire \D1315_reg[7]_i_1_n_1 ;
  wire \D1315_reg[7]_i_1_n_2 ;
  wire \D1315_reg[7]_i_1_n_3 ;
  wire \D1315_reg[7]_i_1_n_5 ;
  wire \D1315_reg[7]_i_1_n_6 ;
  wire \D1315_reg[7]_i_1_n_7 ;
  wire [8:0]\D1315_reg[8] ;
  wire \D1323_reg[7]_i_1_n_0 ;
  wire \D1323_reg[7]_i_1_n_1 ;
  wire \D1323_reg[7]_i_1_n_2 ;
  wire \D1323_reg[7]_i_1_n_3 ;
  wire \D1323_reg[7]_i_1_n_5 ;
  wire \D1323_reg[7]_i_1_n_6 ;
  wire \D1323_reg[7]_i_1_n_7 ;
  wire [8:0]\D1323_reg[8] ;
  wire \D1525_reg[7]_i_1_n_0 ;
  wire \D1525_reg[7]_i_1_n_1 ;
  wire \D1525_reg[7]_i_1_n_2 ;
  wire \D1525_reg[7]_i_1_n_3 ;
  wire \D1525_reg[7]_i_1_n_5 ;
  wire \D1525_reg[7]_i_1_n_6 ;
  wire \D1525_reg[7]_i_1_n_7 ;
  wire [8:0]\D1525_reg[8] ;
  wire [7:0]Q;
  wire [7:0]S;
  wire aclk;
  wire [7:0]\d1113_reg[7] ;
  wire [7:0]\d1323_reg[7] ;
  wire [7:0]\i_b_reg[7] ;
  wire [0:0]intc_if;
  wire [7:0]\needs_delay.shift_register_reg[1][23]_0 ;
  wire [31:0]\needs_delay.shift_register_reg[1][39]_0 ;
  wire [23:0]\needs_delay.shift_register_reg[1][39]_1 ;
  wire \needs_delay.shift_register_reg[2][0] ;
  wire \needs_delay.shift_register_reg[2][1] ;
  wire \needs_delay.shift_register_reg[2][2] ;
  wire \needs_delay.shift_register_reg[2][3] ;
  wire \needs_delay.shift_register_reg[2][4] ;
  wire \needs_delay.shift_register_reg[2][5] ;
  wire \needs_delay.shift_register_reg[2][6] ;
  wire \needs_delay.shift_register_reg[2][7] ;
  wire \needs_delay.shift_register_reg[3][0] ;
  wire [1:0]\needs_delay.shift_register_reg[3][3] ;
  wire [31:0]nhood;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_2_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_3_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_4_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_5_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_6_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_7_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_8_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_9_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_2_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_3_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_4_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_5_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_6_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_7_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_8_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_9_n_0 ;
  wire [3:3]\NLW_D1113_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_D1113_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_D1113_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_D1121_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_D1121_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_D1121_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_D1315_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_D1315_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_D1315_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_D1323_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_D1323_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_D1323_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_D1525_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_D1525_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_D1525_reg[8]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \D0313[7]_i_2 
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [15]),
        .I1(\needs_delay.shift_register_reg[2][7] ),
        .O(\D0313_reg[7] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \D0313[7]_i_3 
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [14]),
        .I1(\needs_delay.shift_register_reg[2][6] ),
        .O(\D0313_reg[7] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \D0313[7]_i_4 
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [13]),
        .I1(\needs_delay.shift_register_reg[2][5] ),
        .O(\D0313_reg[7] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \D0313[7]_i_5 
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [12]),
        .I1(\needs_delay.shift_register_reg[2][4] ),
        .O(\D0313_reg[7] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \D0313[7]_i_6 
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [11]),
        .I1(\needs_delay.shift_register_reg[2][3] ),
        .O(\D0313_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \D0313[7]_i_7 
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [10]),
        .I1(\needs_delay.shift_register_reg[2][2] ),
        .O(\D0313_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \D0313[7]_i_8 
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [9]),
        .I1(\needs_delay.shift_register_reg[2][1] ),
        .O(\D0313_reg[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \D0313[7]_i_9 
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [8]),
        .I1(\needs_delay.shift_register_reg[2][0] ),
        .O(\D0313_reg[7] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \D1113[7]_i_2 
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [15]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [31]),
        .O(\D1113[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D1113[7]_i_3 
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [14]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [30]),
        .O(\D1113[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D1113[7]_i_4 
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [13]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [29]),
        .O(\D1113[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D1113[7]_i_5 
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [12]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [28]),
        .O(\D1113[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D1113[7]_i_6 
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [11]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [27]),
        .O(\D1113[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D1113[7]_i_7 
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [10]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [26]),
        .O(\D1113[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D1113[7]_i_8 
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [9]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [25]),
        .O(\D1113[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D1113[7]_i_9 
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [8]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [24]),
        .O(\D1113[7]_i_9_n_0 ));
  CARRY8 \D1113_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\D1113_reg[7]_i_1_n_0 ,\D1113_reg[7]_i_1_n_1 ,\D1113_reg[7]_i_1_n_2 ,\D1113_reg[7]_i_1_n_3 ,\NLW_D1113_reg[7]_i_1_CO_UNCONNECTED [3],\D1113_reg[7]_i_1_n_5 ,\D1113_reg[7]_i_1_n_6 ,\D1113_reg[7]_i_1_n_7 }),
        .DI(\needs_delay.shift_register_reg[1][39]_0 [31:24]),
        .O(\D1113_reg[8] [7:0]),
        .S({\D1113[7]_i_2_n_0 ,\D1113[7]_i_3_n_0 ,\D1113[7]_i_4_n_0 ,\D1113[7]_i_5_n_0 ,\D1113[7]_i_6_n_0 ,\D1113[7]_i_7_n_0 ,\D1113[7]_i_8_n_0 ,\D1113[7]_i_9_n_0 }));
  CARRY8 \D1113_reg[8]_i_1 
       (.CI(\D1113_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_D1113_reg[8]_i_1_CO_UNCONNECTED [7:1],\D1113_reg[8] [8]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_D1113_reg[8]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \D1121_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\D1121_reg[7]_i_1_n_0 ,\D1121_reg[7]_i_1_n_1 ,\D1121_reg[7]_i_1_n_2 ,\D1121_reg[7]_i_1_n_3 ,\NLW_D1121_reg[7]_i_1_CO_UNCONNECTED [3],\D1121_reg[7]_i_1_n_5 ,\D1121_reg[7]_i_1_n_6 ,\D1121_reg[7]_i_1_n_7 }),
        .DI(\needs_delay.shift_register_reg[1][39]_0 [31:24]),
        .O(\D1121_reg[8] [7:0]),
        .S({\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_2_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_3_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_4_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_5_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_6_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_7_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_8_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_9_n_0 }));
  CARRY8 \D1121_reg[8]_i_1 
       (.CI(\D1121_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_D1121_reg[8]_i_1_CO_UNCONNECTED [7:1],\D1121_reg[8] [8]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_D1121_reg[8]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    \D1315[7]_i_2 
       (.I0(Q[7]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [15]),
        .O(\D1315[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D1315[7]_i_3 
       (.I0(Q[6]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [14]),
        .O(\D1315[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D1315[7]_i_4 
       (.I0(Q[5]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [13]),
        .O(\D1315[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D1315[7]_i_5 
       (.I0(Q[4]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [12]),
        .O(\D1315[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D1315[7]_i_6 
       (.I0(Q[3]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [11]),
        .O(\D1315[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D1315[7]_i_7 
       (.I0(Q[2]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [10]),
        .O(\D1315[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D1315[7]_i_8 
       (.I0(Q[1]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [9]),
        .O(\D1315[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D1315[7]_i_9 
       (.I0(Q[0]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [8]),
        .O(\D1315[7]_i_9_n_0 ));
  CARRY8 \D1315_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\D1315_reg[7]_i_1_n_0 ,\D1315_reg[7]_i_1_n_1 ,\D1315_reg[7]_i_1_n_2 ,\D1315_reg[7]_i_1_n_3 ,\NLW_D1315_reg[7]_i_1_CO_UNCONNECTED [3],\D1315_reg[7]_i_1_n_5 ,\D1315_reg[7]_i_1_n_6 ,\D1315_reg[7]_i_1_n_7 }),
        .DI(\needs_delay.shift_register_reg[1][39]_0 [15:8]),
        .O(\D1315_reg[8] [7:0]),
        .S({\D1315[7]_i_2_n_0 ,\D1315[7]_i_3_n_0 ,\D1315[7]_i_4_n_0 ,\D1315[7]_i_5_n_0 ,\D1315[7]_i_6_n_0 ,\D1315[7]_i_7_n_0 ,\D1315[7]_i_8_n_0 ,\D1315[7]_i_9_n_0 }));
  CARRY8 \D1315_reg[8]_i_1 
       (.CI(\D1315_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_D1315_reg[8]_i_1_CO_UNCONNECTED [7:1],\D1315_reg[8] [8]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_D1315_reg[8]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \D1323_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\D1323_reg[7]_i_1_n_0 ,\D1323_reg[7]_i_1_n_1 ,\D1323_reg[7]_i_1_n_2 ,\D1323_reg[7]_i_1_n_3 ,\NLW_D1323_reg[7]_i_1_CO_UNCONNECTED [3],\D1323_reg[7]_i_1_n_5 ,\D1323_reg[7]_i_1_n_6 ,\D1323_reg[7]_i_1_n_7 }),
        .DI(\needs_delay.shift_register_reg[1][39]_0 [15:8]),
        .O(\D1323_reg[8] [7:0]),
        .S(\needs_delay.shift_register_reg[1][23]_0 ));
  CARRY8 \D1323_reg[8]_i_1 
       (.CI(\D1323_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_D1323_reg[8]_i_1_CO_UNCONNECTED [7:1],\D1323_reg[8] [8]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_D1323_reg[8]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \D1525_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\D1525_reg[7]_i_1_n_0 ,\D1525_reg[7]_i_1_n_1 ,\D1525_reg[7]_i_1_n_2 ,\D1525_reg[7]_i_1_n_3 ,\NLW_D1525_reg[7]_i_1_CO_UNCONNECTED [3],\D1525_reg[7]_i_1_n_5 ,\D1525_reg[7]_i_1_n_6 ,\D1525_reg[7]_i_1_n_7 }),
        .DI(Q),
        .O(\D1525_reg[8] [7:0]),
        .S({\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_2_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_3_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_4_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_5_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_6_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_7_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_8_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_9_n_0 }));
  CARRY8 \D1525_reg[8]_i_1 
       (.CI(\D1525_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_D1525_reg[8]_i_1_CO_UNCONNECTED [7:1],\D1525_reg[8] [8]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_D1525_reg[8]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__27
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [15]),
        .I1(Q[7]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__29
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [31]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [15]),
        .O(\d1113_reg[7] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__30
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [15]),
        .I1(nhood[15]),
        .O(\d1323_reg[7] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__21
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [14]),
        .I1(Q[6]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__23
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [30]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [14]),
        .O(\d1113_reg[7] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__24
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [14]),
        .I1(nhood[14]),
        .O(\d1323_reg[7] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__21
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [13]),
        .I1(Q[5]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__23
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [29]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [13]),
        .O(\d1113_reg[7] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__24
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [13]),
        .I1(nhood[13]),
        .O(\d1323_reg[7] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__21
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [12]),
        .I1(Q[4]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__23
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [28]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [12]),
        .O(\d1113_reg[7] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__24
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [12]),
        .I1(nhood[12]),
        .O(\d1323_reg[7] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__21
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [11]),
        .I1(Q[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__23
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [27]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [11]),
        .O(\d1113_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__24
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [11]),
        .I1(nhood[11]),
        .O(\d1323_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__21
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [10]),
        .I1(Q[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__23
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [26]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [10]),
        .O(\d1113_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__24
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [10]),
        .I1(nhood[10]),
        .O(\d1323_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__21
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [9]),
        .I1(Q[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__23
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [25]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [9]),
        .O(\d1113_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__24
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [9]),
        .I1(nhood[9]),
        .O(\d1323_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__23
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [8]),
        .I1(Q[0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__25
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [24]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [8]),
        .O(\d1113_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__26
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [8]),
        .I1(nhood[8]),
        .O(\d1323_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF0F0F0AACCAAF0AA)) 
    \i_b[0]_i_1 
       (.I0(\needs_delay.shift_register_reg[1][39]_1 [8]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [16]),
        .I2(\needs_delay.shift_register_reg[1][39]_0 [0]),
        .I3(\needs_delay.shift_register_reg[3][0] ),
        .I4(\needs_delay.shift_register_reg[3][3] [1]),
        .I5(\needs_delay.shift_register_reg[3][3] [0]),
        .O(\i_b_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF0F0F0AACCAAF0AA)) 
    \i_b[1]_i_1 
       (.I0(\needs_delay.shift_register_reg[1][39]_1 [9]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [17]),
        .I2(\needs_delay.shift_register_reg[1][39]_0 [1]),
        .I3(\needs_delay.shift_register_reg[3][0] ),
        .I4(\needs_delay.shift_register_reg[3][3] [1]),
        .I5(\needs_delay.shift_register_reg[3][3] [0]),
        .O(\i_b_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF0F0F0AACCAAF0AA)) 
    \i_b[2]_i_1 
       (.I0(\needs_delay.shift_register_reg[1][39]_1 [10]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [18]),
        .I2(\needs_delay.shift_register_reg[1][39]_0 [2]),
        .I3(\needs_delay.shift_register_reg[3][0] ),
        .I4(\needs_delay.shift_register_reg[3][3] [1]),
        .I5(\needs_delay.shift_register_reg[3][3] [0]),
        .O(\i_b_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF0F0F0AACCAAF0AA)) 
    \i_b[3]_i_1 
       (.I0(\needs_delay.shift_register_reg[1][39]_1 [11]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [19]),
        .I2(\needs_delay.shift_register_reg[1][39]_0 [3]),
        .I3(\needs_delay.shift_register_reg[3][0] ),
        .I4(\needs_delay.shift_register_reg[3][3] [1]),
        .I5(\needs_delay.shift_register_reg[3][3] [0]),
        .O(\i_b_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF0F0F0AACCAAF0AA)) 
    \i_b[4]_i_1 
       (.I0(\needs_delay.shift_register_reg[1][39]_1 [12]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [20]),
        .I2(\needs_delay.shift_register_reg[1][39]_0 [4]),
        .I3(\needs_delay.shift_register_reg[3][0] ),
        .I4(\needs_delay.shift_register_reg[3][3] [1]),
        .I5(\needs_delay.shift_register_reg[3][3] [0]),
        .O(\i_b_reg[7] [4]));
  LUT6 #(
    .INIT(64'hF0F0F0AACCAAF0AA)) 
    \i_b[5]_i_1 
       (.I0(\needs_delay.shift_register_reg[1][39]_1 [13]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [21]),
        .I2(\needs_delay.shift_register_reg[1][39]_0 [5]),
        .I3(\needs_delay.shift_register_reg[3][0] ),
        .I4(\needs_delay.shift_register_reg[3][3] [1]),
        .I5(\needs_delay.shift_register_reg[3][3] [0]),
        .O(\i_b_reg[7] [5]));
  LUT6 #(
    .INIT(64'hF0F0F0AACCAAF0AA)) 
    \i_b[6]_i_1 
       (.I0(\needs_delay.shift_register_reg[1][39]_1 [14]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [22]),
        .I2(\needs_delay.shift_register_reg[1][39]_0 [6]),
        .I3(\needs_delay.shift_register_reg[3][0] ),
        .I4(\needs_delay.shift_register_reg[3][3] [1]),
        .I5(\needs_delay.shift_register_reg[3][3] [0]),
        .O(\i_b_reg[7] [6]));
  LUT6 #(
    .INIT(64'hF0F0F0AACCAAF0AA)) 
    \i_b[7]_i_1 
       (.I0(\needs_delay.shift_register_reg[1][39]_1 [15]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [23]),
        .I2(\needs_delay.shift_register_reg[1][39]_0 [7]),
        .I3(\needs_delay.shift_register_reg[3][0] ),
        .I4(\needs_delay.shift_register_reg[3][3] [1]),
        .I5(\needs_delay.shift_register_reg[3][3] [0]),
        .O(\i_b_reg[7] [7]));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][10] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[2]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][11] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[3]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][12] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[4]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][13] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[5]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][14] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[6]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][15] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[7]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][16] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [8]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][17] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [9]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][18] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [10]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][19] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [11]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][20] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [12]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][21] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [13]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][22] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [14]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][23] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [15]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][24] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[24]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][25] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[25]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][26] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[26]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][27] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[27]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][28] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[28]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][29] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[29]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][30] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[30]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][31] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[31]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][32] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [16]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][33] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [17]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][34] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [18]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][35] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [19]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][36] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [20]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][37] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [21]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][38] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [22]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][39] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [23]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[0]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[1]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_2 
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [31]),
        .I1(nhood[23]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_3 
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [30]),
        .I1(nhood[22]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_4 
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [29]),
        .I1(nhood[21]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_5 
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [28]),
        .I1(nhood[20]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_6 
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [27]),
        .I1(nhood[19]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_7 
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [26]),
        .I1(nhood[18]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_8 
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [25]),
        .I1(nhood[17]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_9 
       (.I0(\needs_delay.shift_register_reg[1][39]_0 [24]),
        .I1(nhood[16]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_2 
       (.I0(Q[7]),
        .I1(nhood[7]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_3 
       (.I0(Q[6]),
        .I1(nhood[6]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_4 
       (.I0(Q[5]),
        .I1(nhood[5]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_5 
       (.I0(Q[4]),
        .I1(nhood[4]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_6 
       (.I0(Q[3]),
        .I1(nhood[3]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_7 
       (.I0(Q[2]),
        .I1(nhood[2]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_8 
       (.I0(Q[1]),
        .I1(nhood[1]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_9 
       (.I0(Q[0]),
        .I1(nhood[0]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_9_n_0 ));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized2_13
   (\needs_delay.shift_register_reg[1][39]_0 ,
    \needs_delay.shift_register_reg[1][24]_0 ,
    \needs_delay.shift_register_reg[1][25]_0 ,
    \needs_delay.shift_register_reg[1][26]_0 ,
    \needs_delay.shift_register_reg[1][27]_0 ,
    \needs_delay.shift_register_reg[1][28]_0 ,
    \needs_delay.shift_register_reg[1][29]_0 ,
    \needs_delay.shift_register_reg[1][30]_0 ,
    \needs_delay.shift_register_reg[1][31]_0 ,
    Q,
    intc_if,
    \needs_delay.shift_register_reg[1][39]_1 ,
    aclk,
    D);
  output [8:0]\needs_delay.shift_register_reg[1][39]_0 ;
  output \needs_delay.shift_register_reg[1][24]_0 ;
  output \needs_delay.shift_register_reg[1][25]_0 ;
  output \needs_delay.shift_register_reg[1][26]_0 ;
  output \needs_delay.shift_register_reg[1][27]_0 ;
  output \needs_delay.shift_register_reg[1][28]_0 ;
  output \needs_delay.shift_register_reg[1][29]_0 ;
  output \needs_delay.shift_register_reg[1][30]_0 ;
  output \needs_delay.shift_register_reg[1][31]_0 ;
  output [7:0]Q;
  input [0:0]intc_if;
  input [16:0]\needs_delay.shift_register_reg[1][39]_1 ;
  input aclk;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]Q;
  wire aclk;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[1][24]_0 ;
  wire \needs_delay.shift_register_reg[1][25]_0 ;
  wire \needs_delay.shift_register_reg[1][26]_0 ;
  wire \needs_delay.shift_register_reg[1][27]_0 ;
  wire \needs_delay.shift_register_reg[1][28]_0 ;
  wire \needs_delay.shift_register_reg[1][29]_0 ;
  wire \needs_delay.shift_register_reg[1][30]_0 ;
  wire \needs_delay.shift_register_reg[1][31]_0 ;
  wire [8:0]\needs_delay.shift_register_reg[1][39]_0 ;
  wire [16:0]\needs_delay.shift_register_reg[1][39]_1 ;

  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[0]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][11] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][12] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][13] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][14] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][15] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[1]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][24] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [8]),
        .Q(\needs_delay.shift_register_reg[1][24]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][25] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [9]),
        .Q(\needs_delay.shift_register_reg[1][25]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][26] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [10]),
        .Q(\needs_delay.shift_register_reg[1][26]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][27] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [11]),
        .Q(\needs_delay.shift_register_reg[1][27]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][28] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [12]),
        .Q(\needs_delay.shift_register_reg[1][28]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][29] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [13]),
        .Q(\needs_delay.shift_register_reg[1][29]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[2]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][30] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [14]),
        .Q(\needs_delay.shift_register_reg[1][30]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][31] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [15]),
        .Q(\needs_delay.shift_register_reg[1][31]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][39] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [16]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[3]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[4]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[5]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[6]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[7]),
        .Q(\needs_delay.shift_register_reg[1][39]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [1]),
        .Q(Q[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized2_14
   (DI,
    \P2d_reg[7] ,
    \D0103_reg[8] ,
    \D0111_reg[8] ,
    \D0515_reg[8] ,
    intc_if,
    \needs_delay.shift_register_reg[2][6] ,
    aclk,
    \needs_delay.shift_register_reg[1][39]_0 ,
    \needs_delay.shift_register_reg[1][24]_0 ,
    \needs_delay.shift_register_reg[1][25]_0 ,
    \needs_delay.shift_register_reg[1][26]_0 ,
    \needs_delay.shift_register_reg[1][27]_0 ,
    \needs_delay.shift_register_reg[1][28]_0 ,
    \needs_delay.shift_register_reg[1][29]_0 ,
    \needs_delay.shift_register_reg[1][30]_0 ,
    \needs_delay.shift_register_reg[1][31]_0 ,
    D,
    \needs_delay.shift_register_reg[2][0] ,
    \needs_delay.shift_register_reg[2][1] ,
    \needs_delay.shift_register_reg[2][2] ,
    \needs_delay.shift_register_reg[2][3] ,
    \needs_delay.shift_register_reg[2][4] ,
    \needs_delay.shift_register_reg[2][5] ,
    \needs_delay.shift_register_reg[2][6]_0 ,
    \needs_delay.shift_register_reg[2][7] ,
    Q);
  output [7:0]DI;
  output [23:0]\P2d_reg[7] ;
  output [8:0]\D0103_reg[8] ;
  output [8:0]\D0111_reg[8] ;
  output [8:0]\D0515_reg[8] ;
  input [0:0]intc_if;
  input [6:0]\needs_delay.shift_register_reg[2][6] ;
  input aclk;
  input [16:0]\needs_delay.shift_register_reg[1][39]_0 ;
  input \needs_delay.shift_register_reg[1][24]_0 ;
  input \needs_delay.shift_register_reg[1][25]_0 ;
  input \needs_delay.shift_register_reg[1][26]_0 ;
  input \needs_delay.shift_register_reg[1][27]_0 ;
  input \needs_delay.shift_register_reg[1][28]_0 ;
  input \needs_delay.shift_register_reg[1][29]_0 ;
  input \needs_delay.shift_register_reg[1][30]_0 ;
  input \needs_delay.shift_register_reg[1][31]_0 ;
  input [7:0]D;
  input \needs_delay.shift_register_reg[2][0] ;
  input \needs_delay.shift_register_reg[2][1] ;
  input \needs_delay.shift_register_reg[2][2] ;
  input \needs_delay.shift_register_reg[2][3] ;
  input \needs_delay.shift_register_reg[2][4] ;
  input \needs_delay.shift_register_reg[2][5] ;
  input \needs_delay.shift_register_reg[2][6]_0 ;
  input \needs_delay.shift_register_reg[2][7] ;
  input [7:0]Q;

  wire [7:0]D;
  wire \D0103_reg[7]_i_1_n_0 ;
  wire \D0103_reg[7]_i_1_n_1 ;
  wire \D0103_reg[7]_i_1_n_2 ;
  wire \D0103_reg[7]_i_1_n_3 ;
  wire \D0103_reg[7]_i_1_n_5 ;
  wire \D0103_reg[7]_i_1_n_6 ;
  wire \D0103_reg[7]_i_1_n_7 ;
  wire [8:0]\D0103_reg[8] ;
  wire \D0111_reg[7]_i_1_n_0 ;
  wire \D0111_reg[7]_i_1_n_1 ;
  wire \D0111_reg[7]_i_1_n_2 ;
  wire \D0111_reg[7]_i_1_n_3 ;
  wire \D0111_reg[7]_i_1_n_5 ;
  wire \D0111_reg[7]_i_1_n_6 ;
  wire \D0111_reg[7]_i_1_n_7 ;
  wire [8:0]\D0111_reg[8] ;
  wire \D0515_reg[7]_i_1_n_0 ;
  wire \D0515_reg[7]_i_1_n_1 ;
  wire \D0515_reg[7]_i_1_n_2 ;
  wire \D0515_reg[7]_i_1_n_3 ;
  wire \D0515_reg[7]_i_1_n_5 ;
  wire \D0515_reg[7]_i_1_n_6 ;
  wire \D0515_reg[7]_i_1_n_7 ;
  wire [8:0]\D0515_reg[8] ;
  wire [7:0]DI;
  wire [23:0]\P2d_reg[7] ;
  wire [7:0]Q;
  wire aclk;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[1][24]_0 ;
  wire \needs_delay.shift_register_reg[1][25]_0 ;
  wire \needs_delay.shift_register_reg[1][26]_0 ;
  wire \needs_delay.shift_register_reg[1][27]_0 ;
  wire \needs_delay.shift_register_reg[1][28]_0 ;
  wire \needs_delay.shift_register_reg[1][29]_0 ;
  wire \needs_delay.shift_register_reg[1][30]_0 ;
  wire \needs_delay.shift_register_reg[1][31]_0 ;
  wire [16:0]\needs_delay.shift_register_reg[1][39]_0 ;
  wire \needs_delay.shift_register_reg[2][0] ;
  wire \needs_delay.shift_register_reg[2][1] ;
  wire \needs_delay.shift_register_reg[2][2] ;
  wire \needs_delay.shift_register_reg[2][3] ;
  wire \needs_delay.shift_register_reg[2][4] ;
  wire \needs_delay.shift_register_reg[2][5] ;
  wire [6:0]\needs_delay.shift_register_reg[2][6] ;
  wire \needs_delay.shift_register_reg[2][6]_0 ;
  wire \needs_delay.shift_register_reg[2][7] ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_2_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_3_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_4_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_5_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_6_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_7_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_8_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_9_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_2_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_3_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_4_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_5_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_6_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_7_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_8_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_9_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_2_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_3_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_4_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_5_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_6_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_7_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_8_n_0 ;
  wire \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_9_n_0 ;
  wire [3:3]\NLW_D0103_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_D0103_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_D0103_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_D0111_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_D0111_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_D0111_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_D0515_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_D0515_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_D0515_reg[8]_i_1_O_UNCONNECTED ;

  CARRY8 \D0103_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\D0103_reg[7]_i_1_n_0 ,\D0103_reg[7]_i_1_n_1 ,\D0103_reg[7]_i_1_n_2 ,\D0103_reg[7]_i_1_n_3 ,\NLW_D0103_reg[7]_i_1_CO_UNCONNECTED [3],\D0103_reg[7]_i_1_n_5 ,\D0103_reg[7]_i_1_n_6 ,\D0103_reg[7]_i_1_n_7 }),
        .DI(DI),
        .O(\D0103_reg[8] [7:0]),
        .S({\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_2_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_3_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_4_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_5_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_6_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_7_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_8_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_9_n_0 }));
  CARRY8 \D0103_reg[8]_i_1 
       (.CI(\D0103_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_D0103_reg[8]_i_1_CO_UNCONNECTED [7:1],\D0103_reg[8] [8]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_D0103_reg[8]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \D0111_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\D0111_reg[7]_i_1_n_0 ,\D0111_reg[7]_i_1_n_1 ,\D0111_reg[7]_i_1_n_2 ,\D0111_reg[7]_i_1_n_3 ,\NLW_D0111_reg[7]_i_1_CO_UNCONNECTED [3],\D0111_reg[7]_i_1_n_5 ,\D0111_reg[7]_i_1_n_6 ,\D0111_reg[7]_i_1_n_7 }),
        .DI(DI),
        .O(\D0111_reg[8] [7:0]),
        .S({\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_2_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_3_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_4_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_5_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_6_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_7_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_8_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_9_n_0 }));
  CARRY8 \D0111_reg[8]_i_1 
       (.CI(\D0111_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_D0111_reg[8]_i_1_CO_UNCONNECTED [7:1],\D0111_reg[8] [8]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_D0111_reg[8]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \D0515_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\D0515_reg[7]_i_1_n_0 ,\D0515_reg[7]_i_1_n_1 ,\D0515_reg[7]_i_1_n_2 ,\D0515_reg[7]_i_1_n_3 ,\NLW_D0515_reg[7]_i_1_CO_UNCONNECTED [3],\D0515_reg[7]_i_1_n_5 ,\D0515_reg[7]_i_1_n_6 ,\D0515_reg[7]_i_1_n_7 }),
        .DI(\P2d_reg[7] [7:0]),
        .O(\D0515_reg[8] [7:0]),
        .S({\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_2_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_3_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_4_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_5_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_6_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_7_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_8_n_0 ,\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_9_n_0 }));
  CARRY8 \D0515_reg[8]_i_1 
       (.CI(\D0515_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_D0515_reg[8]_i_1_CO_UNCONNECTED [7:1],\D0515_reg[8] [8]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_D0515_reg[8]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_0 [8]),
        .Q(\P2d_reg[7] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][10] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[2]),
        .Q(\P2d_reg[7] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][11] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[3]),
        .Q(\P2d_reg[7] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][12] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[4]),
        .Q(\P2d_reg[7] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][13] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[5]),
        .Q(\P2d_reg[7] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][14] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[6]),
        .Q(\P2d_reg[7] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][15] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[7]),
        .Q(\P2d_reg[7] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_0 [9]),
        .Q(\P2d_reg[7] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][24] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][24]_0 ),
        .Q(\P2d_reg[7] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][25] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][25]_0 ),
        .Q(\P2d_reg[7] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][26] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][26]_0 ),
        .Q(\P2d_reg[7] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][27] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][27]_0 ),
        .Q(\P2d_reg[7] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][28] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][28]_0 ),
        .Q(\P2d_reg[7] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][29] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][29]_0 ),
        .Q(\P2d_reg[7] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_0 [10]),
        .Q(\P2d_reg[7] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][30] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][30]_0 ),
        .Q(\P2d_reg[7] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][31] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][31]_0 ),
        .Q(\P2d_reg[7] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][32] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][6] [0]),
        .Q(DI[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][33] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][6] [1]),
        .Q(DI[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][34] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][6] [2]),
        .Q(DI[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][35] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][6] [3]),
        .Q(DI[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][36] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][6] [4]),
        .Q(DI[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][37] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][6] [5]),
        .Q(DI[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][38] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][6] [6]),
        .Q(DI[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][39] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_0 [16]),
        .Q(DI[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_0 [11]),
        .Q(\P2d_reg[7] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_0 [12]),
        .Q(\P2d_reg[7] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_0 [13]),
        .Q(\P2d_reg[7] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_0 [14]),
        .Q(\P2d_reg[7] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_0 [15]),
        .Q(\P2d_reg[7] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[0]),
        .Q(\P2d_reg[7] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[1]),
        .Q(\P2d_reg[7] [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_2 
       (.I0(DI[7]),
        .I1(\needs_delay.shift_register_reg[2][7] ),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_3 
       (.I0(DI[6]),
        .I1(\needs_delay.shift_register_reg[2][6]_0 ),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_4 
       (.I0(DI[5]),
        .I1(\needs_delay.shift_register_reg[2][5] ),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_5 
       (.I0(DI[4]),
        .I1(\needs_delay.shift_register_reg[2][4] ),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_6 
       (.I0(DI[3]),
        .I1(\needs_delay.shift_register_reg[2][3] ),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_7 
       (.I0(DI[2]),
        .I1(\needs_delay.shift_register_reg[2][2] ),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_8 
       (.I0(DI[1]),
        .I1(\needs_delay.shift_register_reg[2][1] ),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_9 
       (.I0(DI[0]),
        .I1(\needs_delay.shift_register_reg[2][0] ),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_2 
       (.I0(DI[7]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [7]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_3 
       (.I0(DI[6]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [6]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_4 
       (.I0(DI[5]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [5]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_5 
       (.I0(DI[4]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [4]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_6 
       (.I0(DI[3]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [3]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_7 
       (.I0(DI[2]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [2]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_8 
       (.I0(DI[1]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [1]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_9 
       (.I0(DI[0]),
        .I1(\needs_delay.shift_register_reg[1][39]_0 [0]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_2 
       (.I0(\P2d_reg[7] [7]),
        .I1(Q[7]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_3 
       (.I0(\P2d_reg[7] [6]),
        .I1(Q[6]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_4 
       (.I0(\P2d_reg[7] [5]),
        .I1(Q[5]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_5 
       (.I0(\P2d_reg[7] [4]),
        .I1(Q[4]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_6 
       (.I0(\P2d_reg[7] [3]),
        .I1(Q[3]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_7 
       (.I0(\P2d_reg[7] [2]),
        .I1(Q[2]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_8 
       (.I0(\P2d_reg[7] [1]),
        .I1(Q[1]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_9 
       (.I0(\P2d_reg[7] [0]),
        .I1(Q[0]),
        .O(\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_9_n_0 ));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized3
   (valid_d,
    \needs_delay.shift_register_reg[27]_1 ,
    intc_if,
    Q,
    aclk);
  output [0:0]valid_d;
  output [0:0]\needs_delay.shift_register_reg[27]_1 ;
  input [0:0]intc_if;
  input [1:0]Q;
  input aclk;

  wire [1:0]Q;
  wire aclk;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[26][0]_srl26_n_0 ;
  wire \needs_delay.shift_register_reg[26][1]_srl26_n_0 ;
  wire [0:0]\needs_delay.shift_register_reg[27]_1 ;
  wire [0:0]valid_d;
  wire \NLW_needs_delay.shift_register_reg[26][0]_srl26_Q31_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[26][1]_srl26_Q31_UNCONNECTED ;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_valid/needs_delay.shift_register_reg[26] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_valid/needs_delay.shift_register_reg[26][0]_srl26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[26][0]_srl26 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[0]),
        .Q(\needs_delay.shift_register_reg[26][0]_srl26_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[26][0]_srl26_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_valid/needs_delay.shift_register_reg[26] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_valid/needs_delay.shift_register_reg[26][1]_srl26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \needs_delay.shift_register_reg[26][1]_srl26 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[1]),
        .Q(\needs_delay.shift_register_reg[26][1]_srl26_n_0 ),
        .Q31(\NLW_needs_delay.shift_register_reg[26][1]_srl26_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[27][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[26][0]_srl26_n_0 ),
        .Q(\needs_delay.shift_register_reg[27]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[27][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[26][1]_srl26_n_0 ),
        .Q(valid_d),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized4
   (Q,
    intc_if,
    D,
    aclk);
  output [9:0]Q;
  input [0:0]intc_if;
  input [9:0]D;
  input aclk;

  wire [9:0]D;
  wire [9:0]Q;
  wire aclk;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg_n_0_[1][0] ;
  wire \needs_delay.shift_register_reg_n_0_[1][1] ;
  wire \needs_delay.shift_register_reg_n_0_[1][2] ;
  wire \needs_delay.shift_register_reg_n_0_[1][3] ;
  wire \needs_delay.shift_register_reg_n_0_[1][4] ;
  wire \needs_delay.shift_register_reg_n_0_[1][5] ;
  wire \needs_delay.shift_register_reg_n_0_[1][6] ;
  wire \needs_delay.shift_register_reg_n_0_[1][7] ;
  wire \needs_delay.shift_register_reg_n_0_[1][8] ;
  wire \needs_delay.shift_register_reg_n_0_[1][9] ;

  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[0]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[1]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[2]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[3]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[4]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[5]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[6]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[7]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[8]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[9]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized4_47
   (S,
    Q,
    \abs_1_reg[10] ,
    \abs_1_reg[7] ,
    \abs_13_reg[7] ,
    \ave_4_reg[11] ,
    \ave_1_reg[11] ,
    intc_if,
    \K1_reg[9] ,
    aclk);
  output [1:0]S;
  output [8:0]Q;
  output [1:0]\abs_1_reg[10] ;
  output [7:0]\abs_1_reg[7] ;
  output [7:0]\abs_13_reg[7] ;
  input [9:0]\ave_4_reg[11] ;
  input [9:0]\ave_1_reg[11] ;
  input [0:0]intc_if;
  input [9:0]\K1_reg[9] ;
  input aclk;

  wire [9:0]\K1_reg[9] ;
  wire [8:0]Q;
  wire [1:0]S;
  wire [7:0]\abs_13_reg[7] ;
  wire [1:0]\abs_1_reg[10] ;
  wire [7:0]\abs_1_reg[7] ;
  wire aclk;
  wire [9:0]\ave_1_reg[11] ;
  wire [9:0]\ave_4_reg[11] ;
  wire [0:0]intc_if;
  wire [9:9]\needs_delay.shift_register_reg[2]_6 ;
  wire \needs_delay.shift_register_reg_n_0_[1][0] ;
  wire \needs_delay.shift_register_reg_n_0_[1][1] ;
  wire \needs_delay.shift_register_reg_n_0_[1][2] ;
  wire \needs_delay.shift_register_reg_n_0_[1][3] ;
  wire \needs_delay.shift_register_reg_n_0_[1][4] ;
  wire \needs_delay.shift_register_reg_n_0_[1][5] ;
  wire \needs_delay.shift_register_reg_n_0_[1][6] ;
  wire \needs_delay.shift_register_reg_n_0_[1][7] ;
  wire \needs_delay.shift_register_reg_n_0_[1][8] ;
  wire \needs_delay.shift_register_reg_n_0_[1][9] ;

  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__12
       (.I0(\needs_delay.shift_register_reg[2]_6 ),
        .I1(\ave_4_reg[11] [9]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__13
       (.I0(\needs_delay.shift_register_reg[2]_6 ),
        .I1(\ave_1_reg[11] [9]),
        .O(\abs_1_reg[10] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__4
       (.I0(Q[8]),
        .I1(\ave_1_reg[11] [8]),
        .O(\abs_1_reg[10] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__8
       (.I0(Q[8]),
        .I1(\ave_4_reg[11] [8]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__31
       (.I0(Q[7]),
        .I1(\ave_1_reg[11] [7]),
        .O(\abs_1_reg[7] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__35
       (.I0(Q[7]),
        .I1(\ave_4_reg[11] [7]),
        .O(\abs_13_reg[7] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__28
       (.I0(Q[6]),
        .I1(\ave_1_reg[11] [6]),
        .O(\abs_1_reg[7] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__32
       (.I0(Q[6]),
        .I1(\ave_4_reg[11] [6]),
        .O(\abs_13_reg[7] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__28
       (.I0(Q[5]),
        .I1(\ave_1_reg[11] [5]),
        .O(\abs_1_reg[7] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__32
       (.I0(Q[5]),
        .I1(\ave_4_reg[11] [5]),
        .O(\abs_13_reg[7] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__28
       (.I0(Q[4]),
        .I1(\ave_1_reg[11] [4]),
        .O(\abs_1_reg[7] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__32
       (.I0(Q[4]),
        .I1(\ave_4_reg[11] [4]),
        .O(\abs_13_reg[7] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__28
       (.I0(Q[3]),
        .I1(\ave_1_reg[11] [3]),
        .O(\abs_1_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__32
       (.I0(Q[3]),
        .I1(\ave_4_reg[11] [3]),
        .O(\abs_13_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__28
       (.I0(Q[2]),
        .I1(\ave_1_reg[11] [2]),
        .O(\abs_1_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__32
       (.I0(Q[2]),
        .I1(\ave_4_reg[11] [2]),
        .O(\abs_13_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__28
       (.I0(Q[1]),
        .I1(\ave_1_reg[11] [1]),
        .O(\abs_1_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__32
       (.I0(Q[1]),
        .I1(\ave_4_reg[11] [1]),
        .O(\abs_13_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__30
       (.I0(Q[0]),
        .I1(\ave_1_reg[11] [0]),
        .O(\abs_1_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__34
       (.I0(Q[0]),
        .I1(\ave_4_reg[11] [0]),
        .O(\abs_13_reg[7] [0]));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K1_reg[9] [0]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K1_reg[9] [1]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K1_reg[9] [2]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K1_reg[9] [3]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K1_reg[9] [4]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K1_reg[9] [5]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K1_reg[9] [6]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K1_reg[9] [7]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K1_reg[9] [8]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K1_reg[9] [9]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][9] ),
        .Q(\needs_delay.shift_register_reg[2]_6 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized4_48
   (S,
    \abs_7_reg[10] ,
    \abs_7_reg[7] ,
    \abs_12_reg[10] ,
    \abs_12_reg[7] ,
    Q,
    \ave_2_reg[11] ,
    intc_if,
    \K10_reg[9] ,
    aclk);
  output [1:0]S;
  output [1:0]\abs_7_reg[10] ;
  output [7:0]\abs_7_reg[7] ;
  output [8:0]\abs_12_reg[10] ;
  output [7:0]\abs_12_reg[7] ;
  input [9:0]Q;
  input [9:0]\ave_2_reg[11] ;
  input [0:0]intc_if;
  input [9:0]\K10_reg[9] ;
  input aclk;

  wire [9:0]\K10_reg[9] ;
  wire [9:0]Q;
  wire [1:0]S;
  wire [8:0]\abs_12_reg[10] ;
  wire [7:0]\abs_12_reg[7] ;
  wire [1:0]\abs_7_reg[10] ;
  wire [7:0]\abs_7_reg[7] ;
  wire aclk;
  wire [9:0]\ave_2_reg[11] ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg_n_0_[1][0] ;
  wire \needs_delay.shift_register_reg_n_0_[1][1] ;
  wire \needs_delay.shift_register_reg_n_0_[1][2] ;
  wire \needs_delay.shift_register_reg_n_0_[1][3] ;
  wire \needs_delay.shift_register_reg_n_0_[1][4] ;
  wire \needs_delay.shift_register_reg_n_0_[1][5] ;
  wire \needs_delay.shift_register_reg_n_0_[1][6] ;
  wire \needs_delay.shift_register_reg_n_0_[1][7] ;
  wire \needs_delay.shift_register_reg_n_0_[1][8] ;
  wire \needs_delay.shift_register_reg_n_0_[1][9] ;
  wire \needs_delay.shift_register_reg_n_0_[2][9] ;

  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__18
       (.I0(\needs_delay.shift_register_reg_n_0_[2][9] ),
        .I1(Q[9]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__19
       (.I0(\needs_delay.shift_register_reg_n_0_[2][9] ),
        .I1(\ave_2_reg[11] [9]),
        .O(\abs_7_reg[10] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__17
       (.I0(\abs_12_reg[10] [8]),
        .I1(\ave_2_reg[11] [8]),
        .O(\abs_7_reg[10] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__22
       (.I0(\abs_12_reg[10] [8]),
        .I1(Q[8]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__40
       (.I0(\abs_12_reg[10] [7]),
        .I1(\ave_2_reg[11] [7]),
        .O(\abs_7_reg[7] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__45
       (.I0(\abs_12_reg[10] [7]),
        .I1(Q[7]),
        .O(\abs_12_reg[7] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__41
       (.I0(\abs_12_reg[10] [6]),
        .I1(\ave_2_reg[11] [6]),
        .O(\abs_7_reg[7] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__46
       (.I0(\abs_12_reg[10] [6]),
        .I1(Q[6]),
        .O(\abs_12_reg[7] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__41
       (.I0(\abs_12_reg[10] [5]),
        .I1(\ave_2_reg[11] [5]),
        .O(\abs_7_reg[7] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__46
       (.I0(\abs_12_reg[10] [5]),
        .I1(Q[5]),
        .O(\abs_12_reg[7] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__41
       (.I0(\abs_12_reg[10] [4]),
        .I1(\ave_2_reg[11] [4]),
        .O(\abs_7_reg[7] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__46
       (.I0(\abs_12_reg[10] [4]),
        .I1(Q[4]),
        .O(\abs_12_reg[7] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__41
       (.I0(\abs_12_reg[10] [3]),
        .I1(\ave_2_reg[11] [3]),
        .O(\abs_7_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__46
       (.I0(\abs_12_reg[10] [3]),
        .I1(Q[3]),
        .O(\abs_12_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__41
       (.I0(\abs_12_reg[10] [2]),
        .I1(\ave_2_reg[11] [2]),
        .O(\abs_7_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__46
       (.I0(\abs_12_reg[10] [2]),
        .I1(Q[2]),
        .O(\abs_12_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__41
       (.I0(\abs_12_reg[10] [1]),
        .I1(\ave_2_reg[11] [1]),
        .O(\abs_7_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__46
       (.I0(\abs_12_reg[10] [1]),
        .I1(Q[1]),
        .O(\abs_12_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__43
       (.I0(\abs_12_reg[10] [0]),
        .I1(\ave_2_reg[11] [0]),
        .O(\abs_7_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__48
       (.I0(\abs_12_reg[10] [0]),
        .I1(Q[0]),
        .O(\abs_12_reg[7] [0]));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K10_reg[9] [0]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K10_reg[9] [1]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K10_reg[9] [2]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K10_reg[9] [3]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K10_reg[9] [4]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K10_reg[9] [5]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K10_reg[9] [6]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K10_reg[9] [7]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K10_reg[9] [8]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K10_reg[9] [9]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .Q(\abs_12_reg[10] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .Q(\abs_12_reg[10] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .Q(\abs_12_reg[10] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .Q(\abs_12_reg[10] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .Q(\abs_12_reg[10] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .Q(\abs_12_reg[10] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .Q(\abs_12_reg[10] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .Q(\abs_12_reg[10] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .Q(\abs_12_reg[10] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][9] ),
        .Q(\needs_delay.shift_register_reg_n_0_[2][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized4_49
   (S,
    \abs_16_reg[7] ,
    \abs_16_reg[10] ,
    Q,
    intc_if,
    \K11_reg[9] ,
    aclk);
  output [1:0]S;
  output [7:0]\abs_16_reg[7] ;
  output [8:0]\abs_16_reg[10] ;
  input [9:0]Q;
  input [0:0]intc_if;
  input [9:0]\K11_reg[9] ;
  input aclk;

  wire [9:0]\K11_reg[9] ;
  wire [9:0]Q;
  wire [1:0]S;
  wire [8:0]\abs_16_reg[10] ;
  wire [7:0]\abs_16_reg[7] ;
  wire aclk;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg_n_0_[1][0] ;
  wire \needs_delay.shift_register_reg_n_0_[1][1] ;
  wire \needs_delay.shift_register_reg_n_0_[1][2] ;
  wire \needs_delay.shift_register_reg_n_0_[1][3] ;
  wire \needs_delay.shift_register_reg_n_0_[1][4] ;
  wire \needs_delay.shift_register_reg_n_0_[1][5] ;
  wire \needs_delay.shift_register_reg_n_0_[1][6] ;
  wire \needs_delay.shift_register_reg_n_0_[1][7] ;
  wire \needs_delay.shift_register_reg_n_0_[1][8] ;
  wire \needs_delay.shift_register_reg_n_0_[1][9] ;
  wire \needs_delay.shift_register_reg_n_0_[2][9] ;

  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__8
       (.I0(\needs_delay.shift_register_reg_n_0_[2][9] ),
        .I1(Q[9]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__10
       (.I0(\abs_16_reg[10] [8]),
        .I1(Q[8]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__37
       (.I0(\abs_16_reg[10] [7]),
        .I1(Q[7]),
        .O(\abs_16_reg[7] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__34
       (.I0(\abs_16_reg[10] [6]),
        .I1(Q[6]),
        .O(\abs_16_reg[7] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__34
       (.I0(\abs_16_reg[10] [5]),
        .I1(Q[5]),
        .O(\abs_16_reg[7] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__34
       (.I0(\abs_16_reg[10] [4]),
        .I1(Q[4]),
        .O(\abs_16_reg[7] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__34
       (.I0(\abs_16_reg[10] [3]),
        .I1(Q[3]),
        .O(\abs_16_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__34
       (.I0(\abs_16_reg[10] [2]),
        .I1(Q[2]),
        .O(\abs_16_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__34
       (.I0(\abs_16_reg[10] [1]),
        .I1(Q[1]),
        .O(\abs_16_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__36
       (.I0(\abs_16_reg[10] [0]),
        .I1(Q[0]),
        .O(\abs_16_reg[7] [0]));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K11_reg[9] [0]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K11_reg[9] [1]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K11_reg[9] [2]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K11_reg[9] [3]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K11_reg[9] [4]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K11_reg[9] [5]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K11_reg[9] [6]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K11_reg[9] [7]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K11_reg[9] [8]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K11_reg[9] [9]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .Q(\abs_16_reg[10] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .Q(\abs_16_reg[10] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .Q(\abs_16_reg[10] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .Q(\abs_16_reg[10] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .Q(\abs_16_reg[10] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .Q(\abs_16_reg[10] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .Q(\abs_16_reg[10] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .Q(\abs_16_reg[10] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .Q(\abs_16_reg[10] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][9] ),
        .Q(\needs_delay.shift_register_reg_n_0_[2][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized4_50
   (S,
    \abs_8_reg[7] ,
    \abs_8_reg[10] ,
    Q,
    intc_if,
    \K12_reg[9] ,
    aclk);
  output [1:0]S;
  output [7:0]\abs_8_reg[7] ;
  output [8:0]\abs_8_reg[10] ;
  input [9:0]Q;
  input [0:0]intc_if;
  input [9:0]\K12_reg[9] ;
  input aclk;

  wire [9:0]\K12_reg[9] ;
  wire [9:0]Q;
  wire [1:0]S;
  wire [8:0]\abs_8_reg[10] ;
  wire [7:0]\abs_8_reg[7] ;
  wire aclk;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg_n_0_[1][0] ;
  wire \needs_delay.shift_register_reg_n_0_[1][1] ;
  wire \needs_delay.shift_register_reg_n_0_[1][2] ;
  wire \needs_delay.shift_register_reg_n_0_[1][3] ;
  wire \needs_delay.shift_register_reg_n_0_[1][4] ;
  wire \needs_delay.shift_register_reg_n_0_[1][5] ;
  wire \needs_delay.shift_register_reg_n_0_[1][6] ;
  wire \needs_delay.shift_register_reg_n_0_[1][7] ;
  wire \needs_delay.shift_register_reg_n_0_[1][8] ;
  wire \needs_delay.shift_register_reg_n_0_[1][9] ;
  wire \needs_delay.shift_register_reg_n_0_[2][9] ;

  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__14
       (.I0(\needs_delay.shift_register_reg_n_0_[2][9] ),
        .I1(Q[9]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__18
       (.I0(\abs_8_reg[10] [8]),
        .I1(Q[8]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__41
       (.I0(\abs_8_reg[10] [7]),
        .I1(Q[7]),
        .O(\abs_8_reg[7] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__42
       (.I0(\abs_8_reg[10] [6]),
        .I1(Q[6]),
        .O(\abs_8_reg[7] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__42
       (.I0(\abs_8_reg[10] [5]),
        .I1(Q[5]),
        .O(\abs_8_reg[7] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__42
       (.I0(\abs_8_reg[10] [4]),
        .I1(Q[4]),
        .O(\abs_8_reg[7] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__42
       (.I0(\abs_8_reg[10] [3]),
        .I1(Q[3]),
        .O(\abs_8_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__42
       (.I0(\abs_8_reg[10] [2]),
        .I1(Q[2]),
        .O(\abs_8_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__42
       (.I0(\abs_8_reg[10] [1]),
        .I1(Q[1]),
        .O(\abs_8_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__44
       (.I0(\abs_8_reg[10] [0]),
        .I1(Q[0]),
        .O(\abs_8_reg[7] [0]));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K12_reg[9] [0]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K12_reg[9] [1]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K12_reg[9] [2]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K12_reg[9] [3]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K12_reg[9] [4]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K12_reg[9] [5]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K12_reg[9] [6]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K12_reg[9] [7]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K12_reg[9] [8]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K12_reg[9] [9]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .Q(\abs_8_reg[10] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .Q(\abs_8_reg[10] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .Q(\abs_8_reg[10] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .Q(\abs_8_reg[10] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .Q(\abs_8_reg[10] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .Q(\abs_8_reg[10] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .Q(\abs_8_reg[10] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .Q(\abs_8_reg[10] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .Q(\abs_8_reg[10] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][9] ),
        .Q(\needs_delay.shift_register_reg_n_0_[2][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized4_51
   (S,
    \abs_5_reg[7] ,
    \abs_5_reg[10] ,
    Q,
    intc_if,
    \K2_reg[9] ,
    aclk);
  output [1:0]S;
  output [7:0]\abs_5_reg[7] ;
  output [8:0]\abs_5_reg[10] ;
  input [9:0]Q;
  input [0:0]intc_if;
  input [9:0]\K2_reg[9] ;
  input aclk;

  wire [9:0]\K2_reg[9] ;
  wire [9:0]Q;
  wire [1:0]S;
  wire [8:0]\abs_5_reg[10] ;
  wire [7:0]\abs_5_reg[7] ;
  wire aclk;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg_n_0_[1][0] ;
  wire \needs_delay.shift_register_reg_n_0_[1][1] ;
  wire \needs_delay.shift_register_reg_n_0_[1][2] ;
  wire \needs_delay.shift_register_reg_n_0_[1][3] ;
  wire \needs_delay.shift_register_reg_n_0_[1][4] ;
  wire \needs_delay.shift_register_reg_n_0_[1][5] ;
  wire \needs_delay.shift_register_reg_n_0_[1][6] ;
  wire \needs_delay.shift_register_reg_n_0_[1][7] ;
  wire \needs_delay.shift_register_reg_n_0_[1][8] ;
  wire \needs_delay.shift_register_reg_n_0_[1][9] ;
  wire \needs_delay.shift_register_reg_n_0_[2][9] ;

  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__15
       (.I0(\needs_delay.shift_register_reg_n_0_[2][9] ),
        .I1(Q[9]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__16
       (.I0(\abs_5_reg[10] [8]),
        .I1(Q[8]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__39
       (.I0(\abs_5_reg[10] [7]),
        .I1(Q[7]),
        .O(\abs_5_reg[7] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__40
       (.I0(\abs_5_reg[10] [6]),
        .I1(Q[6]),
        .O(\abs_5_reg[7] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__40
       (.I0(\abs_5_reg[10] [5]),
        .I1(Q[5]),
        .O(\abs_5_reg[7] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__40
       (.I0(\abs_5_reg[10] [4]),
        .I1(Q[4]),
        .O(\abs_5_reg[7] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__40
       (.I0(\abs_5_reg[10] [3]),
        .I1(Q[3]),
        .O(\abs_5_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__40
       (.I0(\abs_5_reg[10] [2]),
        .I1(Q[2]),
        .O(\abs_5_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__40
       (.I0(\abs_5_reg[10] [1]),
        .I1(Q[1]),
        .O(\abs_5_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__42
       (.I0(\abs_5_reg[10] [0]),
        .I1(Q[0]),
        .O(\abs_5_reg[7] [0]));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K2_reg[9] [0]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K2_reg[9] [1]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K2_reg[9] [2]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K2_reg[9] [3]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K2_reg[9] [4]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K2_reg[9] [5]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K2_reg[9] [6]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K2_reg[9] [7]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K2_reg[9] [8]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K2_reg[9] [9]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .Q(\abs_5_reg[10] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .Q(\abs_5_reg[10] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .Q(\abs_5_reg[10] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .Q(\abs_5_reg[10] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .Q(\abs_5_reg[10] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .Q(\abs_5_reg[10] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .Q(\abs_5_reg[10] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .Q(\abs_5_reg[10] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .Q(\abs_5_reg[10] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][9] ),
        .Q(\needs_delay.shift_register_reg_n_0_[2][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized4_52
   (S,
    \abs_2_reg[7] ,
    \abs_2_reg[10] ,
    Q,
    intc_if,
    \K3_reg[9] ,
    aclk);
  output [1:0]S;
  output [7:0]\abs_2_reg[7] ;
  output [8:0]\abs_2_reg[10] ;
  input [9:0]Q;
  input [0:0]intc_if;
  input [9:0]\K3_reg[9] ;
  input aclk;

  wire [9:0]\K3_reg[9] ;
  wire [9:0]Q;
  wire [1:0]S;
  wire [8:0]\abs_2_reg[10] ;
  wire [7:0]\abs_2_reg[7] ;
  wire aclk;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg_n_0_[1][0] ;
  wire \needs_delay.shift_register_reg_n_0_[1][1] ;
  wire \needs_delay.shift_register_reg_n_0_[1][2] ;
  wire \needs_delay.shift_register_reg_n_0_[1][3] ;
  wire \needs_delay.shift_register_reg_n_0_[1][4] ;
  wire \needs_delay.shift_register_reg_n_0_[1][5] ;
  wire \needs_delay.shift_register_reg_n_0_[1][6] ;
  wire \needs_delay.shift_register_reg_n_0_[1][7] ;
  wire \needs_delay.shift_register_reg_n_0_[1][8] ;
  wire \needs_delay.shift_register_reg_n_0_[1][9] ;
  wire \needs_delay.shift_register_reg_n_0_[2][9] ;

  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__7
       (.I0(\needs_delay.shift_register_reg_n_0_[2][9] ),
        .I1(Q[9]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__7
       (.I0(\abs_2_reg[10] [8]),
        .I1(Q[8]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__34
       (.I0(\abs_2_reg[10] [7]),
        .I1(Q[7]),
        .O(\abs_2_reg[7] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__31
       (.I0(\abs_2_reg[10] [6]),
        .I1(Q[6]),
        .O(\abs_2_reg[7] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__31
       (.I0(\abs_2_reg[10] [5]),
        .I1(Q[5]),
        .O(\abs_2_reg[7] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__31
       (.I0(\abs_2_reg[10] [4]),
        .I1(Q[4]),
        .O(\abs_2_reg[7] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__31
       (.I0(\abs_2_reg[10] [3]),
        .I1(Q[3]),
        .O(\abs_2_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__31
       (.I0(\abs_2_reg[10] [2]),
        .I1(Q[2]),
        .O(\abs_2_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__31
       (.I0(\abs_2_reg[10] [1]),
        .I1(Q[1]),
        .O(\abs_2_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__33
       (.I0(\abs_2_reg[10] [0]),
        .I1(Q[0]),
        .O(\abs_2_reg[7] [0]));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K3_reg[9] [0]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K3_reg[9] [1]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K3_reg[9] [2]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K3_reg[9] [3]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K3_reg[9] [4]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K3_reg[9] [5]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K3_reg[9] [6]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K3_reg[9] [7]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K3_reg[9] [8]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K3_reg[9] [9]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .Q(\abs_2_reg[10] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .Q(\abs_2_reg[10] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .Q(\abs_2_reg[10] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .Q(\abs_2_reg[10] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .Q(\abs_2_reg[10] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .Q(\abs_2_reg[10] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .Q(\abs_2_reg[10] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .Q(\abs_2_reg[10] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .Q(\abs_2_reg[10] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][9] ),
        .Q(\needs_delay.shift_register_reg_n_0_[2][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized4_53
   (S,
    \abs_6_reg[10] ,
    \abs_6_reg[7] ,
    \abs_9_reg[10] ,
    \abs_9_reg[7] ,
    Q,
    \ave_2_reg[11] ,
    intc_if,
    \K4_reg[9] ,
    aclk);
  output [1:0]S;
  output [1:0]\abs_6_reg[10] ;
  output [7:0]\abs_6_reg[7] ;
  output [8:0]\abs_9_reg[10] ;
  output [7:0]\abs_9_reg[7] ;
  input [9:0]Q;
  input [9:0]\ave_2_reg[11] ;
  input [0:0]intc_if;
  input [9:0]\K4_reg[9] ;
  input aclk;

  wire [9:0]\K4_reg[9] ;
  wire [9:0]Q;
  wire [1:0]S;
  wire [1:0]\abs_6_reg[10] ;
  wire [7:0]\abs_6_reg[7] ;
  wire [8:0]\abs_9_reg[10] ;
  wire [7:0]\abs_9_reg[7] ;
  wire aclk;
  wire [9:0]\ave_2_reg[11] ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg_n_0_[1][0] ;
  wire \needs_delay.shift_register_reg_n_0_[1][1] ;
  wire \needs_delay.shift_register_reg_n_0_[1][2] ;
  wire \needs_delay.shift_register_reg_n_0_[1][3] ;
  wire \needs_delay.shift_register_reg_n_0_[1][4] ;
  wire \needs_delay.shift_register_reg_n_0_[1][5] ;
  wire \needs_delay.shift_register_reg_n_0_[1][6] ;
  wire \needs_delay.shift_register_reg_n_0_[1][7] ;
  wire \needs_delay.shift_register_reg_n_0_[1][8] ;
  wire \needs_delay.shift_register_reg_n_0_[1][9] ;
  wire \needs_delay.shift_register_reg_n_0_[2][9] ;

  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__20
       (.I0(\needs_delay.shift_register_reg_n_0_[2][9] ),
        .I1(Q[9]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__21
       (.I0(\needs_delay.shift_register_reg_n_0_[2][9] ),
        .I1(\ave_2_reg[11] [9]),
        .O(\abs_6_reg[10] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__19
       (.I0(\abs_9_reg[10] [8]),
        .I1(\ave_2_reg[11] [8]),
        .O(\abs_6_reg[10] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__20
       (.I0(\abs_9_reg[10] [8]),
        .I1(Q[8]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__42
       (.I0(\abs_9_reg[10] [7]),
        .I1(\ave_2_reg[11] [7]),
        .O(\abs_6_reg[7] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__43
       (.I0(\abs_9_reg[10] [7]),
        .I1(Q[7]),
        .O(\abs_9_reg[7] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__43
       (.I0(\abs_9_reg[10] [6]),
        .I1(\ave_2_reg[11] [6]),
        .O(\abs_6_reg[7] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__44
       (.I0(\abs_9_reg[10] [6]),
        .I1(Q[6]),
        .O(\abs_9_reg[7] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__43
       (.I0(\abs_9_reg[10] [5]),
        .I1(\ave_2_reg[11] [5]),
        .O(\abs_6_reg[7] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__44
       (.I0(\abs_9_reg[10] [5]),
        .I1(Q[5]),
        .O(\abs_9_reg[7] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__43
       (.I0(\abs_9_reg[10] [4]),
        .I1(\ave_2_reg[11] [4]),
        .O(\abs_6_reg[7] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__44
       (.I0(\abs_9_reg[10] [4]),
        .I1(Q[4]),
        .O(\abs_9_reg[7] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__43
       (.I0(\abs_9_reg[10] [3]),
        .I1(\ave_2_reg[11] [3]),
        .O(\abs_6_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__44
       (.I0(\abs_9_reg[10] [3]),
        .I1(Q[3]),
        .O(\abs_9_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__43
       (.I0(\abs_9_reg[10] [2]),
        .I1(\ave_2_reg[11] [2]),
        .O(\abs_6_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__44
       (.I0(\abs_9_reg[10] [2]),
        .I1(Q[2]),
        .O(\abs_9_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__43
       (.I0(\abs_9_reg[10] [1]),
        .I1(\ave_2_reg[11] [1]),
        .O(\abs_6_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__44
       (.I0(\abs_9_reg[10] [1]),
        .I1(Q[1]),
        .O(\abs_9_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__45
       (.I0(\abs_9_reg[10] [0]),
        .I1(\ave_2_reg[11] [0]),
        .O(\abs_6_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__46
       (.I0(\abs_9_reg[10] [0]),
        .I1(Q[0]),
        .O(\abs_9_reg[7] [0]));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K4_reg[9] [0]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K4_reg[9] [1]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K4_reg[9] [2]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K4_reg[9] [3]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K4_reg[9] [4]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K4_reg[9] [5]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K4_reg[9] [6]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K4_reg[9] [7]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K4_reg[9] [8]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K4_reg[9] [9]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .Q(\abs_9_reg[10] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .Q(\abs_9_reg[10] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .Q(\abs_9_reg[10] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .Q(\abs_9_reg[10] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .Q(\abs_9_reg[10] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .Q(\abs_9_reg[10] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .Q(\abs_9_reg[10] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .Q(\abs_9_reg[10] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .Q(\abs_9_reg[10] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][9] ),
        .Q(\needs_delay.shift_register_reg_n_0_[2][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized4_54
   (S,
    \abs_3_reg[7] ,
    \abs_3_reg[10] ,
    Q,
    intc_if,
    \K5_reg[9] ,
    aclk);
  output [1:0]S;
  output [7:0]\abs_3_reg[7] ;
  output [8:0]\abs_3_reg[10] ;
  input [9:0]Q;
  input [0:0]intc_if;
  input [9:0]\K5_reg[9] ;
  input aclk;

  wire [9:0]\K5_reg[9] ;
  wire [9:0]Q;
  wire [1:0]S;
  wire [8:0]\abs_3_reg[10] ;
  wire [7:0]\abs_3_reg[7] ;
  wire aclk;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg_n_0_[1][0] ;
  wire \needs_delay.shift_register_reg_n_0_[1][1] ;
  wire \needs_delay.shift_register_reg_n_0_[1][2] ;
  wire \needs_delay.shift_register_reg_n_0_[1][3] ;
  wire \needs_delay.shift_register_reg_n_0_[1][4] ;
  wire \needs_delay.shift_register_reg_n_0_[1][5] ;
  wire \needs_delay.shift_register_reg_n_0_[1][6] ;
  wire \needs_delay.shift_register_reg_n_0_[1][7] ;
  wire \needs_delay.shift_register_reg_n_0_[1][8] ;
  wire \needs_delay.shift_register_reg_n_0_[1][9] ;
  wire \needs_delay.shift_register_reg_n_0_[2][9] ;

  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__6
       (.I0(\needs_delay.shift_register_reg_n_0_[2][9] ),
        .I1(Q[9]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__5
       (.I0(\abs_3_reg[10] [8]),
        .I1(Q[8]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__32
       (.I0(\abs_3_reg[10] [7]),
        .I1(Q[7]),
        .O(\abs_3_reg[7] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__29
       (.I0(\abs_3_reg[10] [6]),
        .I1(Q[6]),
        .O(\abs_3_reg[7] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__29
       (.I0(\abs_3_reg[10] [5]),
        .I1(Q[5]),
        .O(\abs_3_reg[7] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__29
       (.I0(\abs_3_reg[10] [4]),
        .I1(Q[4]),
        .O(\abs_3_reg[7] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__29
       (.I0(\abs_3_reg[10] [3]),
        .I1(Q[3]),
        .O(\abs_3_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__29
       (.I0(\abs_3_reg[10] [2]),
        .I1(Q[2]),
        .O(\abs_3_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__29
       (.I0(\abs_3_reg[10] [1]),
        .I1(Q[1]),
        .O(\abs_3_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__31
       (.I0(\abs_3_reg[10] [0]),
        .I1(Q[0]),
        .O(\abs_3_reg[7] [0]));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K5_reg[9] [0]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K5_reg[9] [1]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K5_reg[9] [2]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K5_reg[9] [3]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K5_reg[9] [4]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K5_reg[9] [5]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K5_reg[9] [6]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K5_reg[9] [7]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K5_reg[9] [8]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K5_reg[9] [9]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .Q(\abs_3_reg[10] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .Q(\abs_3_reg[10] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .Q(\abs_3_reg[10] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .Q(\abs_3_reg[10] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .Q(\abs_3_reg[10] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .Q(\abs_3_reg[10] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .Q(\abs_3_reg[10] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .Q(\abs_3_reg[10] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .Q(\abs_3_reg[10] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][9] ),
        .Q(\needs_delay.shift_register_reg_n_0_[2][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized4_55
   (S,
    \abs_10_reg[7] ,
    \abs_10_reg[10] ,
    Q,
    intc_if,
    \K6_reg[9] ,
    aclk);
  output [1:0]S;
  output [7:0]\abs_10_reg[7] ;
  output [8:0]\abs_10_reg[10] ;
  input [9:0]Q;
  input [0:0]intc_if;
  input [9:0]\K6_reg[9] ;
  input aclk;

  wire [9:0]\K6_reg[9] ;
  wire [9:0]Q;
  wire [1:0]S;
  wire [8:0]\abs_10_reg[10] ;
  wire [7:0]\abs_10_reg[7] ;
  wire aclk;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg_n_0_[1][0] ;
  wire \needs_delay.shift_register_reg_n_0_[1][1] ;
  wire \needs_delay.shift_register_reg_n_0_[1][2] ;
  wire \needs_delay.shift_register_reg_n_0_[1][3] ;
  wire \needs_delay.shift_register_reg_n_0_[1][4] ;
  wire \needs_delay.shift_register_reg_n_0_[1][5] ;
  wire \needs_delay.shift_register_reg_n_0_[1][6] ;
  wire \needs_delay.shift_register_reg_n_0_[1][7] ;
  wire \needs_delay.shift_register_reg_n_0_[1][8] ;
  wire \needs_delay.shift_register_reg_n_0_[1][9] ;
  wire \needs_delay.shift_register_reg_n_0_[2][9] ;

  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__17
       (.I0(\needs_delay.shift_register_reg_n_0_[2][9] ),
        .I1(Q[9]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__23
       (.I0(\abs_10_reg[10] [8]),
        .I1(Q[8]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__46
       (.I0(\abs_10_reg[10] [7]),
        .I1(Q[7]),
        .O(\abs_10_reg[7] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__47
       (.I0(\abs_10_reg[10] [6]),
        .I1(Q[6]),
        .O(\abs_10_reg[7] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__47
       (.I0(\abs_10_reg[10] [5]),
        .I1(Q[5]),
        .O(\abs_10_reg[7] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__47
       (.I0(\abs_10_reg[10] [4]),
        .I1(Q[4]),
        .O(\abs_10_reg[7] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__47
       (.I0(\abs_10_reg[10] [3]),
        .I1(Q[3]),
        .O(\abs_10_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__47
       (.I0(\abs_10_reg[10] [2]),
        .I1(Q[2]),
        .O(\abs_10_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__47
       (.I0(\abs_10_reg[10] [1]),
        .I1(Q[1]),
        .O(\abs_10_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__49
       (.I0(\abs_10_reg[10] [0]),
        .I1(Q[0]),
        .O(\abs_10_reg[7] [0]));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K6_reg[9] [0]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K6_reg[9] [1]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K6_reg[9] [2]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K6_reg[9] [3]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K6_reg[9] [4]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K6_reg[9] [5]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K6_reg[9] [6]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K6_reg[9] [7]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K6_reg[9] [8]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K6_reg[9] [9]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .Q(\abs_10_reg[10] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .Q(\abs_10_reg[10] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .Q(\abs_10_reg[10] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .Q(\abs_10_reg[10] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .Q(\abs_10_reg[10] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .Q(\abs_10_reg[10] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .Q(\abs_10_reg[10] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .Q(\abs_10_reg[10] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .Q(\abs_10_reg[10] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][9] ),
        .Q(\needs_delay.shift_register_reg_n_0_[2][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized4_56
   (S,
    \abs_4_reg[10] ,
    \abs_4_reg[7] ,
    \abs_14_reg[10] ,
    \abs_14_reg[7] ,
    Q,
    \ave_1_reg[11] ,
    intc_if,
    \K7_reg[9] ,
    aclk);
  output [1:0]S;
  output [1:0]\abs_4_reg[10] ;
  output [7:0]\abs_4_reg[7] ;
  output [8:0]\abs_14_reg[10] ;
  output [7:0]\abs_14_reg[7] ;
  input [9:0]Q;
  input [9:0]\ave_1_reg[11] ;
  input [0:0]intc_if;
  input [9:0]\K7_reg[9] ;
  input aclk;

  wire [9:0]\K7_reg[9] ;
  wire [9:0]Q;
  wire [1:0]S;
  wire [8:0]\abs_14_reg[10] ;
  wire [7:0]\abs_14_reg[7] ;
  wire [1:0]\abs_4_reg[10] ;
  wire [7:0]\abs_4_reg[7] ;
  wire aclk;
  wire [9:0]\ave_1_reg[11] ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg_n_0_[1][0] ;
  wire \needs_delay.shift_register_reg_n_0_[1][1] ;
  wire \needs_delay.shift_register_reg_n_0_[1][2] ;
  wire \needs_delay.shift_register_reg_n_0_[1][3] ;
  wire \needs_delay.shift_register_reg_n_0_[1][4] ;
  wire \needs_delay.shift_register_reg_n_0_[1][5] ;
  wire \needs_delay.shift_register_reg_n_0_[1][6] ;
  wire \needs_delay.shift_register_reg_n_0_[1][7] ;
  wire \needs_delay.shift_register_reg_n_0_[1][8] ;
  wire \needs_delay.shift_register_reg_n_0_[1][9] ;
  wire \needs_delay.shift_register_reg_n_0_[2][9] ;

  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__10
       (.I0(\needs_delay.shift_register_reg_n_0_[2][9] ),
        .I1(Q[9]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__11
       (.I0(\needs_delay.shift_register_reg_n_0_[2][9] ),
        .I1(\ave_1_reg[11] [9]),
        .O(\abs_4_reg[10] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__11
       (.I0(\abs_14_reg[10] [8]),
        .I1(Q[8]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__6
       (.I0(\abs_14_reg[10] [8]),
        .I1(\ave_1_reg[11] [8]),
        .O(\abs_4_reg[10] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__33
       (.I0(\abs_14_reg[10] [7]),
        .I1(\ave_1_reg[11] [7]),
        .O(\abs_4_reg[7] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__38
       (.I0(\abs_14_reg[10] [7]),
        .I1(Q[7]),
        .O(\abs_14_reg[7] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__30
       (.I0(\abs_14_reg[10] [6]),
        .I1(\ave_1_reg[11] [6]),
        .O(\abs_4_reg[7] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__35
       (.I0(\abs_14_reg[10] [6]),
        .I1(Q[6]),
        .O(\abs_14_reg[7] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__30
       (.I0(\abs_14_reg[10] [5]),
        .I1(\ave_1_reg[11] [5]),
        .O(\abs_4_reg[7] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__35
       (.I0(\abs_14_reg[10] [5]),
        .I1(Q[5]),
        .O(\abs_14_reg[7] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__30
       (.I0(\abs_14_reg[10] [4]),
        .I1(\ave_1_reg[11] [4]),
        .O(\abs_4_reg[7] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__35
       (.I0(\abs_14_reg[10] [4]),
        .I1(Q[4]),
        .O(\abs_14_reg[7] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__30
       (.I0(\abs_14_reg[10] [3]),
        .I1(\ave_1_reg[11] [3]),
        .O(\abs_4_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__35
       (.I0(\abs_14_reg[10] [3]),
        .I1(Q[3]),
        .O(\abs_14_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__30
       (.I0(\abs_14_reg[10] [2]),
        .I1(\ave_1_reg[11] [2]),
        .O(\abs_4_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__35
       (.I0(\abs_14_reg[10] [2]),
        .I1(Q[2]),
        .O(\abs_14_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__30
       (.I0(\abs_14_reg[10] [1]),
        .I1(\ave_1_reg[11] [1]),
        .O(\abs_4_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__35
       (.I0(\abs_14_reg[10] [1]),
        .I1(Q[1]),
        .O(\abs_14_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__32
       (.I0(\abs_14_reg[10] [0]),
        .I1(\ave_1_reg[11] [0]),
        .O(\abs_4_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__37
       (.I0(\abs_14_reg[10] [0]),
        .I1(Q[0]),
        .O(\abs_14_reg[7] [0]));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K7_reg[9] [0]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K7_reg[9] [1]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K7_reg[9] [2]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K7_reg[9] [3]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K7_reg[9] [4]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K7_reg[9] [5]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K7_reg[9] [6]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K7_reg[9] [7]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K7_reg[9] [8]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K7_reg[9] [9]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .Q(\abs_14_reg[10] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .Q(\abs_14_reg[10] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .Q(\abs_14_reg[10] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .Q(\abs_14_reg[10] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .Q(\abs_14_reg[10] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .Q(\abs_14_reg[10] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .Q(\abs_14_reg[10] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .Q(\abs_14_reg[10] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .Q(\abs_14_reg[10] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][9] ),
        .Q(\needs_delay.shift_register_reg_n_0_[2][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized4_57
   (S,
    \abs_11_reg[7] ,
    \abs_11_reg[10] ,
    Q,
    intc_if,
    \K8_reg[9] ,
    aclk);
  output [1:0]S;
  output [7:0]\abs_11_reg[7] ;
  output [8:0]\abs_11_reg[10] ;
  input [9:0]Q;
  input [0:0]intc_if;
  input [9:0]\K8_reg[9] ;
  input aclk;

  wire [9:0]\K8_reg[9] ;
  wire [9:0]Q;
  wire [1:0]S;
  wire [8:0]\abs_11_reg[10] ;
  wire [7:0]\abs_11_reg[7] ;
  wire aclk;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg_n_0_[1][0] ;
  wire \needs_delay.shift_register_reg_n_0_[1][1] ;
  wire \needs_delay.shift_register_reg_n_0_[1][2] ;
  wire \needs_delay.shift_register_reg_n_0_[1][3] ;
  wire \needs_delay.shift_register_reg_n_0_[1][4] ;
  wire \needs_delay.shift_register_reg_n_0_[1][5] ;
  wire \needs_delay.shift_register_reg_n_0_[1][6] ;
  wire \needs_delay.shift_register_reg_n_0_[1][7] ;
  wire \needs_delay.shift_register_reg_n_0_[1][8] ;
  wire \needs_delay.shift_register_reg_n_0_[1][9] ;
  wire \needs_delay.shift_register_reg_n_0_[2][9] ;

  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__16
       (.I0(\needs_delay.shift_register_reg_n_0_[2][9] ),
        .I1(Q[9]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__21
       (.I0(\abs_11_reg[10] [8]),
        .I1(Q[8]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__44
       (.I0(\abs_11_reg[10] [7]),
        .I1(Q[7]),
        .O(\abs_11_reg[7] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__45
       (.I0(\abs_11_reg[10] [6]),
        .I1(Q[6]),
        .O(\abs_11_reg[7] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__45
       (.I0(\abs_11_reg[10] [5]),
        .I1(Q[5]),
        .O(\abs_11_reg[7] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__45
       (.I0(\abs_11_reg[10] [4]),
        .I1(Q[4]),
        .O(\abs_11_reg[7] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__45
       (.I0(\abs_11_reg[10] [3]),
        .I1(Q[3]),
        .O(\abs_11_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__45
       (.I0(\abs_11_reg[10] [2]),
        .I1(Q[2]),
        .O(\abs_11_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__45
       (.I0(\abs_11_reg[10] [1]),
        .I1(Q[1]),
        .O(\abs_11_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__47
       (.I0(\abs_11_reg[10] [0]),
        .I1(Q[0]),
        .O(\abs_11_reg[7] [0]));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K8_reg[9] [0]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K8_reg[9] [1]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K8_reg[9] [2]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K8_reg[9] [3]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K8_reg[9] [4]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K8_reg[9] [5]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K8_reg[9] [6]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K8_reg[9] [7]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K8_reg[9] [8]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K8_reg[9] [9]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .Q(\abs_11_reg[10] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .Q(\abs_11_reg[10] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .Q(\abs_11_reg[10] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .Q(\abs_11_reg[10] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .Q(\abs_11_reg[10] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .Q(\abs_11_reg[10] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .Q(\abs_11_reg[10] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .Q(\abs_11_reg[10] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .Q(\abs_11_reg[10] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][9] ),
        .Q(\needs_delay.shift_register_reg_n_0_[2][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized4_58
   (S,
    \abs_15_reg[7] ,
    \abs_15_reg[10] ,
    Q,
    intc_if,
    \K9_reg[9] ,
    aclk);
  output [1:0]S;
  output [7:0]\abs_15_reg[7] ;
  output [8:0]\abs_15_reg[10] ;
  input [9:0]Q;
  input [0:0]intc_if;
  input [9:0]\K9_reg[9] ;
  input aclk;

  wire [9:0]\K9_reg[9] ;
  wire [9:0]Q;
  wire [1:0]S;
  wire [8:0]\abs_15_reg[10] ;
  wire [7:0]\abs_15_reg[7] ;
  wire aclk;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg_n_0_[1][0] ;
  wire \needs_delay.shift_register_reg_n_0_[1][1] ;
  wire \needs_delay.shift_register_reg_n_0_[1][2] ;
  wire \needs_delay.shift_register_reg_n_0_[1][3] ;
  wire \needs_delay.shift_register_reg_n_0_[1][4] ;
  wire \needs_delay.shift_register_reg_n_0_[1][5] ;
  wire \needs_delay.shift_register_reg_n_0_[1][6] ;
  wire \needs_delay.shift_register_reg_n_0_[1][7] ;
  wire \needs_delay.shift_register_reg_n_0_[1][8] ;
  wire \needs_delay.shift_register_reg_n_0_[1][9] ;
  wire \needs_delay.shift_register_reg_n_0_[2][9] ;

  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__9
       (.I0(\needs_delay.shift_register_reg_n_0_[2][9] ),
        .I1(Q[9]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__9
       (.I0(\abs_15_reg[10] [8]),
        .I1(Q[8]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__36
       (.I0(\abs_15_reg[10] [7]),
        .I1(Q[7]),
        .O(\abs_15_reg[7] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__33
       (.I0(\abs_15_reg[10] [6]),
        .I1(Q[6]),
        .O(\abs_15_reg[7] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__33
       (.I0(\abs_15_reg[10] [5]),
        .I1(Q[5]),
        .O(\abs_15_reg[7] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__33
       (.I0(\abs_15_reg[10] [4]),
        .I1(Q[4]),
        .O(\abs_15_reg[7] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__33
       (.I0(\abs_15_reg[10] [3]),
        .I1(Q[3]),
        .O(\abs_15_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__33
       (.I0(\abs_15_reg[10] [2]),
        .I1(Q[2]),
        .O(\abs_15_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__33
       (.I0(\abs_15_reg[10] [1]),
        .I1(Q[1]),
        .O(\abs_15_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__35
       (.I0(\abs_15_reg[10] [0]),
        .I1(Q[0]),
        .O(\abs_15_reg[7] [0]));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K9_reg[9] [0]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K9_reg[9] [1]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K9_reg[9] [2]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K9_reg[9] [3]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K9_reg[9] [4]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K9_reg[9] [5]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K9_reg[9] [6]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K9_reg[9] [7]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K9_reg[9] [8]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\K9_reg[9] [9]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .Q(\abs_15_reg[10] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .Q(\abs_15_reg[10] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .Q(\abs_15_reg[10] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .Q(\abs_15_reg[10] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .Q(\abs_15_reg[10] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .Q(\abs_15_reg[10] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .Q(\abs_15_reg[10] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .Q(\abs_15_reg[10] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .Q(\abs_15_reg[10] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][9] ),
        .Q(\needs_delay.shift_register_reg_n_0_[2][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized5
   (\G13_reg[7] ,
    intc_if,
    a,
    aclk);
  output [8:0]\G13_reg[7] ;
  input [0:0]intc_if;
  input [8:0]a;
  input aclk;

  wire [8:0]\G13_reg[7] ;
  wire [8:0]a;
  wire aclk;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[4][0]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][1]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][2]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][3]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][4]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][5]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][6]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][7]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][8]_srl4_n_0 ;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(a[0]),
        .Q(\needs_delay.shift_register_reg[4][0]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(a[1]),
        .Q(\needs_delay.shift_register_reg[4][1]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(a[2]),
        .Q(\needs_delay.shift_register_reg[4][2]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(a[3]),
        .Q(\needs_delay.shift_register_reg[4][3]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(a[4]),
        .Q(\needs_delay.shift_register_reg[4][4]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(a[5]),
        .Q(\needs_delay.shift_register_reg[4][5]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(a[6]),
        .Q(\needs_delay.shift_register_reg[4][6]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(a[7]),
        .Q(\needs_delay.shift_register_reg[4][7]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(a[8]),
        .Q(\needs_delay.shift_register_reg[4][8]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][0]_srl4_n_0 ),
        .Q(\G13_reg[7] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][1]_srl4_n_0 ),
        .Q(\G13_reg[7] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][2]_srl4_n_0 ),
        .Q(\G13_reg[7] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][3]_srl4_n_0 ),
        .Q(\G13_reg[7] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][4]_srl4_n_0 ),
        .Q(\G13_reg[7] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][5]_srl4_n_0 ),
        .Q(\G13_reg[7] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][6]_srl4_n_0 ),
        .Q(\G13_reg[7] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][7]_srl4_n_0 ),
        .Q(\G13_reg[7] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][8]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][8]_srl4_n_0 ),
        .Q(\G13_reg[7] [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized5_42
   (a,
    intc_if,
    DOUTBDOUT,
    aclk);
  output [7:0]a;
  input [0:0]intc_if;
  input [7:0]DOUTBDOUT;
  input aclk;

  wire [7:0]DOUTBDOUT;
  wire [7:0]a;
  wire aclk;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[4][0]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][1]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][2]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][3]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][4]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][5]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][6]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][7]_srl4_n_0 ;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(DOUTBDOUT[0]),
        .Q(\needs_delay.shift_register_reg[4][0]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(DOUTBDOUT[1]),
        .Q(\needs_delay.shift_register_reg[4][1]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(DOUTBDOUT[2]),
        .Q(\needs_delay.shift_register_reg[4][2]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(DOUTBDOUT[3]),
        .Q(\needs_delay.shift_register_reg[4][3]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(DOUTBDOUT[4]),
        .Q(\needs_delay.shift_register_reg[4][4]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(DOUTBDOUT[5]),
        .Q(\needs_delay.shift_register_reg[4][5]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(DOUTBDOUT[6]),
        .Q(\needs_delay.shift_register_reg[4][6]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(DOUTBDOUT[7]),
        .Q(\needs_delay.shift_register_reg[4][7]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][0]_srl4_n_0 ),
        .Q(a[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][1]_srl4_n_0 ),
        .Q(a[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][2]_srl4_n_0 ),
        .Q(a[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][3]_srl4_n_0 ),
        .Q(a[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][4]_srl4_n_0 ),
        .Q(a[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][5]_srl4_n_0 ),
        .Q(a[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][6]_srl4_n_0 ),
        .Q(a[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][7]_srl4_n_0 ),
        .Q(a[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized5_43
   (a,
    intc_if,
    \block_ram.data_o_reg ,
    aclk);
  output [7:0]a;
  input [0:0]intc_if;
  input [7:0]\block_ram.data_o_reg ;
  input aclk;

  wire [7:0]a;
  wire aclk;
  wire [7:0]\block_ram.data_o_reg ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[4][0]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][1]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][2]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][3]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][4]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][5]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][6]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][7]_srl4_n_0 ;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\block_ram.data_o_reg [0]),
        .Q(\needs_delay.shift_register_reg[4][0]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\block_ram.data_o_reg [1]),
        .Q(\needs_delay.shift_register_reg[4][1]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\block_ram.data_o_reg [2]),
        .Q(\needs_delay.shift_register_reg[4][2]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\block_ram.data_o_reg [3]),
        .Q(\needs_delay.shift_register_reg[4][3]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\block_ram.data_o_reg [4]),
        .Q(\needs_delay.shift_register_reg[4][4]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\block_ram.data_o_reg [5]),
        .Q(\needs_delay.shift_register_reg[4][5]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\block_ram.data_o_reg [6]),
        .Q(\needs_delay.shift_register_reg[4][6]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\block_ram.data_o_reg [7]),
        .Q(\needs_delay.shift_register_reg[4][7]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][0]_srl4_n_0 ),
        .Q(a[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][1]_srl4_n_0 ),
        .Q(a[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][2]_srl4_n_0 ),
        .Q(a[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][3]_srl4_n_0 ),
        .Q(a[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][4]_srl4_n_0 ),
        .Q(a[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][5]_srl4_n_0 ),
        .Q(a[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][6]_srl4_n_0 ),
        .Q(a[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][7]_srl4_n_0 ),
        .Q(a[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized5_44
   (a,
    intc_if,
    \block_ram.data_o_reg ,
    aclk);
  output [8:0]a;
  input [0:0]intc_if;
  input [8:0]\block_ram.data_o_reg ;
  input aclk;

  wire [8:0]a;
  wire aclk;
  wire [8:0]\block_ram.data_o_reg ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[4][0]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][1]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][2]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][3]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][4]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][5]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][6]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][7]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][8]_srl4_n_0 ;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\block_ram.data_o_reg [0]),
        .Q(\needs_delay.shift_register_reg[4][0]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\block_ram.data_o_reg [1]),
        .Q(\needs_delay.shift_register_reg[4][1]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\block_ram.data_o_reg [2]),
        .Q(\needs_delay.shift_register_reg[4][2]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\block_ram.data_o_reg [3]),
        .Q(\needs_delay.shift_register_reg[4][3]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\block_ram.data_o_reg [4]),
        .Q(\needs_delay.shift_register_reg[4][4]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\block_ram.data_o_reg [5]),
        .Q(\needs_delay.shift_register_reg[4][5]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\block_ram.data_o_reg [6]),
        .Q(\needs_delay.shift_register_reg[4][6]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\block_ram.data_o_reg [7]),
        .Q(\needs_delay.shift_register_reg[4][7]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(\block_ram.data_o_reg [8]),
        .Q(\needs_delay.shift_register_reg[4][8]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][0]_srl4_n_0 ),
        .Q(a[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][1]_srl4_n_0 ),
        .Q(a[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][2]_srl4_n_0 ),
        .Q(a[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][3]_srl4_n_0 ),
        .Q(a[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][4]_srl4_n_0 ),
        .Q(a[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][5]_srl4_n_0 ),
        .Q(a[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][6]_srl4_n_0 ),
        .Q(a[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][7]_srl4_n_0 ),
        .Q(a[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][8]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][8]_srl4_n_0 ),
        .Q(a[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized5_59
   (\needs_delay.shift_register_reg[5]_0 ,
    \den2_reg[10] ,
    \den3_reg[10] ,
    intc_if,
    Q,
    aclk,
    \needs_delay.shift_register_reg[5][7]__0_0 ,
    S,
    \needs_delay.shift_register_reg[5][7]__0_1 ,
    \var3p_reg[11] );
  output [8:0]\needs_delay.shift_register_reg[5]_0 ;
  output [9:0]\den2_reg[10] ;
  output [9:0]\den3_reg[10] ;
  input [0:0]intc_if;
  input [8:0]Q;
  input aclk;
  input [7:0]\needs_delay.shift_register_reg[5][7]__0_0 ;
  input [2:0]S;
  input [7:0]\needs_delay.shift_register_reg[5][7]__0_1 ;
  input [2:0]\var3p_reg[11] ;

  wire [8:0]Q;
  wire [2:0]S;
  wire aclk;
  wire [9:0]\den2_reg[10] ;
  wire \den2_reg[10]_i_1_n_6 ;
  wire \den2_reg[10]_i_1_n_7 ;
  wire \den2_reg[7]_i_1_n_0 ;
  wire \den2_reg[7]_i_1_n_1 ;
  wire \den2_reg[7]_i_1_n_2 ;
  wire \den2_reg[7]_i_1_n_3 ;
  wire \den2_reg[7]_i_1_n_5 ;
  wire \den2_reg[7]_i_1_n_6 ;
  wire \den2_reg[7]_i_1_n_7 ;
  wire [9:0]\den3_reg[10] ;
  wire \den3_reg[10]_i_1_n_6 ;
  wire \den3_reg[10]_i_1_n_7 ;
  wire \den3_reg[7]_i_1_n_0 ;
  wire \den3_reg[7]_i_1_n_1 ;
  wire \den3_reg[7]_i_1_n_2 ;
  wire \den3_reg[7]_i_1_n_3 ;
  wire \den3_reg[7]_i_1_n_5 ;
  wire \den3_reg[7]_i_1_n_6 ;
  wire \den3_reg[7]_i_1_n_7 ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[4][0]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][1]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][2]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][3]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][4]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][5]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][6]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][7]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][8]_srl4_n_0 ;
  wire [7:0]\needs_delay.shift_register_reg[5][7]__0_0 ;
  wire [7:0]\needs_delay.shift_register_reg[5][7]__0_1 ;
  wire [8:0]\needs_delay.shift_register_reg[5]_0 ;
  wire [2:0]\var3p_reg[11] ;
  wire [7:2]\NLW_den2_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_den2_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_den2_reg[7]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_den2_reg[7]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_den3_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_den3_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_den3_reg[7]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_den3_reg[7]_i_1_O_UNCONNECTED ;

  CARRY8 \den2_reg[10]_i_1 
       (.CI(\den2_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_den2_reg[10]_i_1_CO_UNCONNECTED [7:2],\den2_reg[10]_i_1_n_6 ,\den2_reg[10]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\needs_delay.shift_register_reg[5]_0 [8]}),
        .O({\NLW_den2_reg[10]_i_1_O_UNCONNECTED [7:3],\den2_reg[10] [9:7]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,S}));
  CARRY8 \den2_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\den2_reg[7]_i_1_n_0 ,\den2_reg[7]_i_1_n_1 ,\den2_reg[7]_i_1_n_2 ,\den2_reg[7]_i_1_n_3 ,\NLW_den2_reg[7]_i_1_CO_UNCONNECTED [3],\den2_reg[7]_i_1_n_5 ,\den2_reg[7]_i_1_n_6 ,\den2_reg[7]_i_1_n_7 }),
        .DI(\needs_delay.shift_register_reg[5]_0 [7:0]),
        .O({\den2_reg[10] [6:0],\NLW_den2_reg[7]_i_1_O_UNCONNECTED [0]}),
        .S(\needs_delay.shift_register_reg[5][7]__0_0 ));
  CARRY8 \den3_reg[10]_i_1 
       (.CI(\den3_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_den3_reg[10]_i_1_CO_UNCONNECTED [7:2],\den3_reg[10]_i_1_n_6 ,\den3_reg[10]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\needs_delay.shift_register_reg[5]_0 [8]}),
        .O({\NLW_den3_reg[10]_i_1_O_UNCONNECTED [7:3],\den3_reg[10] [9:7]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\var3p_reg[11] }));
  CARRY8 \den3_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\den3_reg[7]_i_1_n_0 ,\den3_reg[7]_i_1_n_1 ,\den3_reg[7]_i_1_n_2 ,\den3_reg[7]_i_1_n_3 ,\NLW_den3_reg[7]_i_1_CO_UNCONNECTED [3],\den3_reg[7]_i_1_n_5 ,\den3_reg[7]_i_1_n_6 ,\den3_reg[7]_i_1_n_7 }),
        .DI(\needs_delay.shift_register_reg[5]_0 [7:0]),
        .O({\den3_reg[10] [6:0],\NLW_den3_reg[7]_i_1_O_UNCONNECTED [0]}),
        .S(\needs_delay.shift_register_reg[5][7]__0_1 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[0]),
        .Q(\needs_delay.shift_register_reg[4][0]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[1]),
        .Q(\needs_delay.shift_register_reg[4][1]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[2]),
        .Q(\needs_delay.shift_register_reg[4][2]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[3]),
        .Q(\needs_delay.shift_register_reg[4][3]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[4]),
        .Q(\needs_delay.shift_register_reg[4][4]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[5]),
        .Q(\needs_delay.shift_register_reg[4][5]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[6]),
        .Q(\needs_delay.shift_register_reg[4][6]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[7]),
        .Q(\needs_delay.shift_register_reg[4][7]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[8]),
        .Q(\needs_delay.shift_register_reg[4][8]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][0]_srl4_n_0 ),
        .Q(\needs_delay.shift_register_reg[5]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][1]_srl4_n_0 ),
        .Q(\needs_delay.shift_register_reg[5]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][2]_srl4_n_0 ),
        .Q(\needs_delay.shift_register_reg[5]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][3]_srl4_n_0 ),
        .Q(\needs_delay.shift_register_reg[5]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][4]_srl4_n_0 ),
        .Q(\needs_delay.shift_register_reg[5]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][5]_srl4_n_0 ),
        .Q(\needs_delay.shift_register_reg[5]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][6]_srl4_n_0 ),
        .Q(\needs_delay.shift_register_reg[5]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][7]_srl4_n_0 ),
        .Q(\needs_delay.shift_register_reg[5]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][8]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][8]_srl4_n_0 ),
        .Q(\needs_delay.shift_register_reg[5]_0 [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized5_60
   (DI,
    \den4_reg[7] ,
    D,
    \den4_reg[10] ,
    intc_if,
    Q,
    aclk,
    \needs_delay.shift_register_reg[5][7]__0_0 ,
    S,
    \needs_delay.shift_register_reg[5][7]__0_1 ,
    \var4p_reg[11] );
  output [0:0]DI;
  output [7:0]\den4_reg[7] ;
  output [9:0]D;
  output [9:0]\den4_reg[10] ;
  input [0:0]intc_if;
  input [8:0]Q;
  input aclk;
  input [7:0]\needs_delay.shift_register_reg[5][7]__0_0 ;
  input [2:0]S;
  input [7:0]\needs_delay.shift_register_reg[5][7]__0_1 ;
  input [2:0]\var4p_reg[11] ;

  wire [9:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire [2:0]S;
  wire aclk;
  wire \den1_reg[10]_i_1_n_6 ;
  wire \den1_reg[10]_i_1_n_7 ;
  wire \den1_reg[7]_i_1_n_0 ;
  wire \den1_reg[7]_i_1_n_1 ;
  wire \den1_reg[7]_i_1_n_2 ;
  wire \den1_reg[7]_i_1_n_3 ;
  wire \den1_reg[7]_i_1_n_5 ;
  wire \den1_reg[7]_i_1_n_6 ;
  wire \den1_reg[7]_i_1_n_7 ;
  wire [9:0]\den4_reg[10] ;
  wire \den4_reg[10]_i_1_n_6 ;
  wire \den4_reg[10]_i_1_n_7 ;
  wire [7:0]\den4_reg[7] ;
  wire \den4_reg[7]_i_1_n_0 ;
  wire \den4_reg[7]_i_1_n_1 ;
  wire \den4_reg[7]_i_1_n_2 ;
  wire \den4_reg[7]_i_1_n_3 ;
  wire \den4_reg[7]_i_1_n_5 ;
  wire \den4_reg[7]_i_1_n_6 ;
  wire \den4_reg[7]_i_1_n_7 ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[4][0]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][1]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][2]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][3]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][4]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][5]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][6]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][7]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][8]_srl4_n_0 ;
  wire [7:0]\needs_delay.shift_register_reg[5][7]__0_0 ;
  wire [7:0]\needs_delay.shift_register_reg[5][7]__0_1 ;
  wire [2:0]\var4p_reg[11] ;
  wire [7:2]\NLW_den1_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_den1_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_den1_reg[7]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_den1_reg[7]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_den4_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_den4_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_den4_reg[7]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_den4_reg[7]_i_1_O_UNCONNECTED ;

  CARRY8 \den1_reg[10]_i_1 
       (.CI(\den1_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_den1_reg[10]_i_1_CO_UNCONNECTED [7:2],\den1_reg[10]_i_1_n_6 ,\den1_reg[10]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DI}),
        .O({\NLW_den1_reg[10]_i_1_O_UNCONNECTED [7:3],D[9:7]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,S}));
  CARRY8 \den1_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\den1_reg[7]_i_1_n_0 ,\den1_reg[7]_i_1_n_1 ,\den1_reg[7]_i_1_n_2 ,\den1_reg[7]_i_1_n_3 ,\NLW_den1_reg[7]_i_1_CO_UNCONNECTED [3],\den1_reg[7]_i_1_n_5 ,\den1_reg[7]_i_1_n_6 ,\den1_reg[7]_i_1_n_7 }),
        .DI(\den4_reg[7] ),
        .O({D[6:0],\NLW_den1_reg[7]_i_1_O_UNCONNECTED [0]}),
        .S(\needs_delay.shift_register_reg[5][7]__0_0 ));
  CARRY8 \den4_reg[10]_i_1 
       (.CI(\den4_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_den4_reg[10]_i_1_CO_UNCONNECTED [7:2],\den4_reg[10]_i_1_n_6 ,\den4_reg[10]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DI}),
        .O({\NLW_den4_reg[10]_i_1_O_UNCONNECTED [7:3],\den4_reg[10] [9:7]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\var4p_reg[11] }));
  CARRY8 \den4_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\den4_reg[7]_i_1_n_0 ,\den4_reg[7]_i_1_n_1 ,\den4_reg[7]_i_1_n_2 ,\den4_reg[7]_i_1_n_3 ,\NLW_den4_reg[7]_i_1_CO_UNCONNECTED [3],\den4_reg[7]_i_1_n_5 ,\den4_reg[7]_i_1_n_6 ,\den4_reg[7]_i_1_n_7 }),
        .DI(\den4_reg[7] ),
        .O({\den4_reg[10] [6:0],\NLW_den4_reg[7]_i_1_O_UNCONNECTED [0]}),
        .S(\needs_delay.shift_register_reg[5][7]__0_1 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[0]),
        .Q(\needs_delay.shift_register_reg[4][0]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[1]),
        .Q(\needs_delay.shift_register_reg[4][1]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[2]),
        .Q(\needs_delay.shift_register_reg[4][2]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[3]),
        .Q(\needs_delay.shift_register_reg[4][3]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[4]),
        .Q(\needs_delay.shift_register_reg[4][4]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[5]),
        .Q(\needs_delay.shift_register_reg[4][5]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[6]),
        .Q(\needs_delay.shift_register_reg[4][6]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[7]),
        .Q(\needs_delay.shift_register_reg[4][7]_srl4_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(Q[8]),
        .Q(\needs_delay.shift_register_reg[4][8]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][0]_srl4_n_0 ),
        .Q(\den4_reg[7] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][1]_srl4_n_0 ),
        .Q(\den4_reg[7] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][2]_srl4_n_0 ),
        .Q(\den4_reg[7] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][3]_srl4_n_0 ),
        .Q(\den4_reg[7] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][4]_srl4_n_0 ),
        .Q(\den4_reg[7] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][5]_srl4_n_0 ),
        .Q(\den4_reg[7] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][6]_srl4_n_0 ),
        .Q(\den4_reg[7] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][7]_srl4_n_0 ),
        .Q(\den4_reg[7] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][8]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[4][8]_srl4_n_0 ),
        .Q(DI),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized7
   (Q,
    intc_if,
    D,
    aclk);
  output [9:0]Q;
  input [0:0]intc_if;
  input [9:0]D;
  input aclk;

  wire [9:0]D;
  wire [9:0]Q;
  wire aclk;
  wire [0:0]intc_if;

  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized8
   (b,
    intc_if,
    core_en_i_reg,
    aclk);
  output [9:0]b;
  input [0:0]intc_if;
  input [9:0]core_en_i_reg;
  input aclk;

  wire aclk;
  wire [9:0]b;
  wire [9:0]core_en_i_reg;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register_reg[2][0]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][1]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][2]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][3]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][4]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][5]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][6]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][7]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][8]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][9]_srl2_n_0 ;

  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2][0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(core_en_i_reg[0]),
        .Q(\needs_delay.shift_register_reg[2][0]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2][1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(core_en_i_reg[1]),
        .Q(\needs_delay.shift_register_reg[2][1]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2][2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(core_en_i_reg[2]),
        .Q(\needs_delay.shift_register_reg[2][2]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2][3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(core_en_i_reg[3]),
        .Q(\needs_delay.shift_register_reg[2][3]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2][4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(core_en_i_reg[4]),
        .Q(\needs_delay.shift_register_reg[2][4]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2][5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(core_en_i_reg[5]),
        .Q(\needs_delay.shift_register_reg[2][5]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2][6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(core_en_i_reg[6]),
        .Q(\needs_delay.shift_register_reg[2][6]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2][7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(core_en_i_reg[7]),
        .Q(\needs_delay.shift_register_reg[2][7]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2][8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(core_en_i_reg[8]),
        .Q(\needs_delay.shift_register_reg[2][8]_srl2_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2][9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(core_en_i_reg[9]),
        .Q(\needs_delay.shift_register_reg[2][9]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][0]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][0]_srl2_n_0 ),
        .Q(b[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][1]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][1]_srl2_n_0 ),
        .Q(b[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][2]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][2]_srl2_n_0 ),
        .Q(b[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][3]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][3]_srl2_n_0 ),
        .Q(b[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][4]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][4]_srl2_n_0 ),
        .Q(b[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][5]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][5]_srl2_n_0 ),
        .Q(b[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][6]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][6]_srl2_n_0 ),
        .Q(b[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][7]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_srl2_n_0 ),
        .Q(b[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][8]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][8]_srl2_n_0 ),
        .Q(b[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][9]__0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][9]_srl2_n_0 ),
        .Q(b[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DELAY" *) 
module design_1_v_cfa_0_0_DELAY__parameterized9
   (D,
    \D0305_reg[7] ,
    \d0313_reg[7] ,
    \D0305_reg[8] ,
    \D0313_reg[8] ,
    intc_if,
    nhood,
    aclk,
    \needs_delay.shift_register_reg[2][7]_0 ,
    \needs_delay.shift_register_reg[1][23] );
  output [7:0]D;
  output [7:0]\D0305_reg[7] ;
  output [7:0]\d0313_reg[7] ;
  output [8:0]\D0305_reg[8] ;
  output [8:0]\D0313_reg[8] ;
  input [0:0]intc_if;
  input [7:0]nhood;
  input aclk;
  input [7:0]\needs_delay.shift_register_reg[2][7]_0 ;
  input [7:0]\needs_delay.shift_register_reg[1][23] ;

  wire [7:0]D;
  wire [7:0]\D0305_reg[7] ;
  wire \D0305_reg[7]_i_1_n_0 ;
  wire \D0305_reg[7]_i_1_n_1 ;
  wire \D0305_reg[7]_i_1_n_2 ;
  wire \D0305_reg[7]_i_1_n_3 ;
  wire \D0305_reg[7]_i_1_n_5 ;
  wire \D0305_reg[7]_i_1_n_6 ;
  wire \D0305_reg[7]_i_1_n_7 ;
  wire [8:0]\D0305_reg[8] ;
  wire \D0313_reg[7]_i_1_n_0 ;
  wire \D0313_reg[7]_i_1_n_1 ;
  wire \D0313_reg[7]_i_1_n_2 ;
  wire \D0313_reg[7]_i_1_n_3 ;
  wire \D0313_reg[7]_i_1_n_5 ;
  wire \D0313_reg[7]_i_1_n_6 ;
  wire \D0313_reg[7]_i_1_n_7 ;
  wire [8:0]\D0313_reg[8] ;
  wire aclk;
  wire [7:0]\d0313_reg[7] ;
  wire [0:0]intc_if;
  wire [7:0]\needs_delay.shift_register_reg[1][23] ;
  wire [7:0]\needs_delay.shift_register_reg[2][7]_0 ;
  wire [7:0]nhood;
  wire [3:3]\NLW_D0305_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_D0305_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_D0305_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_D0313_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_D0313_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_D0313_reg[8]_i_1_O_UNCONNECTED ;

  CARRY8 \D0305_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\D0305_reg[7]_i_1_n_0 ,\D0305_reg[7]_i_1_n_1 ,\D0305_reg[7]_i_1_n_2 ,\D0305_reg[7]_i_1_n_3 ,\NLW_D0305_reg[7]_i_1_CO_UNCONNECTED [3],\D0305_reg[7]_i_1_n_5 ,\D0305_reg[7]_i_1_n_6 ,\D0305_reg[7]_i_1_n_7 }),
        .DI(\D0305_reg[7] ),
        .O(\D0305_reg[8] [7:0]),
        .S(\needs_delay.shift_register_reg[2][7]_0 ));
  CARRY8 \D0305_reg[8]_i_1 
       (.CI(\D0305_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_D0305_reg[8]_i_1_CO_UNCONNECTED [7:1],\D0305_reg[8] [8]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_D0305_reg[8]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \D0313_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\D0313_reg[7]_i_1_n_0 ,\D0313_reg[7]_i_1_n_1 ,\D0313_reg[7]_i_1_n_2 ,\D0313_reg[7]_i_1_n_3 ,\NLW_D0313_reg[7]_i_1_CO_UNCONNECTED [3],\D0313_reg[7]_i_1_n_5 ,\D0313_reg[7]_i_1_n_6 ,\D0313_reg[7]_i_1_n_7 }),
        .DI(\D0305_reg[7] ),
        .O(\D0313_reg[8] [7:0]),
        .S(\needs_delay.shift_register_reg[1][23] ));
  CARRY8 \D0313_reg[8]_i_1 
       (.CI(\D0313_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_D0313_reg[8]_i_1_CO_UNCONNECTED [7:1],\D0313_reg[8] [8]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_D0313_reg[8]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__28
       (.I0(\D0305_reg[7] [7]),
        .I1(nhood[7]),
        .O(\d0313_reg[7] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__22
       (.I0(\D0305_reg[7] [6]),
        .I1(nhood[6]),
        .O(\d0313_reg[7] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__22
       (.I0(\D0305_reg[7] [5]),
        .I1(nhood[5]),
        .O(\d0313_reg[7] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__22
       (.I0(\D0305_reg[7] [4]),
        .I1(nhood[4]),
        .O(\d0313_reg[7] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__22
       (.I0(\D0305_reg[7] [3]),
        .I1(nhood[3]),
        .O(\d0313_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__22
       (.I0(\D0305_reg[7] [2]),
        .I1(nhood[2]),
        .O(\d0313_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__22
       (.I0(\D0305_reg[7] [1]),
        .I1(nhood[1]),
        .O(\d0313_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__24
       (.I0(\D0305_reg[7] [0]),
        .I1(nhood[0]),
        .O(\d0313_reg[7] [0]));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[7]),
        .Q(D[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[0]),
        .Q(\D0305_reg[7] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[1]),
        .Q(\D0305_reg[7] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[2]),
        .Q(\D0305_reg[7] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[3]),
        .Q(\D0305_reg[7] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[4]),
        .Q(\D0305_reg[7] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[5]),
        .Q(\D0305_reg[7] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[6]),
        .Q(\D0305_reg[7] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[7]),
        .Q(\D0305_reg[7] [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ave_var_sd" *) 
module design_1_v_cfa_0_0_ave_var_sd
   (DI,
    \den4_reg[7] ,
    \needs_delay.shift_register_reg[5]_0 ,
    Q,
    \abs_13_reg[10]_0 ,
    \abs_5_reg[10]_0 ,
    \abs_9_reg[10]_0 ,
    SR,
    D,
    \den1_reg[10] ,
    \den4_reg[10] ,
    \den4_reg[10]_0 ,
    \den2_reg[10] ,
    \den2_reg[10]_0 ,
    \den3_reg[10] ,
    \den3_reg[10]_0 ,
    \D0305_reg[7]_0 ,
    intc_if,
    aclk,
    nhood,
    S,
    \needs_delay.shift_register_reg[1][39] ,
    \needs_delay.shift_register_reg[1][23] ,
    \needs_delay.shift_register_reg[2][7] ,
    \needs_delay.shift_register_reg[2][7]_0 ,
    resetn_out,
    \needs_delay.shift_register_reg[5][7]__0 ,
    \needs_delay.shift_register_reg[5][8]__0 ,
    \needs_delay.shift_register_reg[5][7]__0_0 ,
    \needs_delay.shift_register_reg[5][8]__0_0 ,
    \needs_delay.shift_register_reg[5][7]__0_1 ,
    \needs_delay.shift_register_reg[5][8]__0_1 ,
    \needs_delay.shift_register_reg[5][7]__0_2 ,
    \needs_delay.shift_register_reg[5][8]__0_2 ,
    \needs_delay.shift_register_reg[1][23]_0 ,
    \needs_delay.shift_register_reg[2][7]_1 ,
    \needs_delay.shift_register_reg[1][39]_0 ,
    \needs_delay.shift_register_reg[1][39]_1 ,
    core_en_i_reg,
    \needs_delay.shift_register_reg[1][39]_2 ,
    \needs_delay.shift_register_reg[1][23]_1 ,
    \needs_delay.shift_register_reg[2][7]_2 ,
    \needs_delay.shift_register_reg[1][7] ,
    \needs_delay.shift_register_reg[1][39]_3 ,
    \needs_delay.shift_register_reg[2][6] ,
    \needs_delay.shift_register_reg[1][7]_0 ,
    \needs_delay.shift_register_reg[1][7]_1 ,
    \needs_delay.shift_register_reg[1][39]_4 ,
    \needs_delay.shift_register_reg[1][23]_2 );
  output [0:0]DI;
  output [7:0]\den4_reg[7] ;
  output [8:0]\needs_delay.shift_register_reg[5]_0 ;
  output [11:0]Q;
  output [11:0]\abs_13_reg[10]_0 ;
  output [11:0]\abs_5_reg[10]_0 ;
  output [11:0]\abs_9_reg[10]_0 ;
  output [0:0]SR;
  output [9:0]D;
  output [8:0]\den1_reg[10] ;
  output [9:0]\den4_reg[10] ;
  output [8:0]\den4_reg[10]_0 ;
  output [9:0]\den2_reg[10] ;
  output [8:0]\den2_reg[10]_0 ;
  output [9:0]\den3_reg[10] ;
  output [8:0]\den3_reg[10]_0 ;
  output [7:0]\D0305_reg[7]_0 ;
  input [0:0]intc_if;
  input aclk;
  input [104:0]nhood;
  input [7:0]S;
  input [7:0]\needs_delay.shift_register_reg[1][39] ;
  input [7:0]\needs_delay.shift_register_reg[1][23] ;
  input [7:0]\needs_delay.shift_register_reg[2][7] ;
  input [7:0]\needs_delay.shift_register_reg[2][7]_0 ;
  input resetn_out;
  input [7:0]\needs_delay.shift_register_reg[5][7]__0 ;
  input [0:0]\needs_delay.shift_register_reg[5][8]__0 ;
  input [7:0]\needs_delay.shift_register_reg[5][7]__0_0 ;
  input [0:0]\needs_delay.shift_register_reg[5][8]__0_0 ;
  input [7:0]\needs_delay.shift_register_reg[5][7]__0_1 ;
  input [0:0]\needs_delay.shift_register_reg[5][8]__0_1 ;
  input [7:0]\needs_delay.shift_register_reg[5][7]__0_2 ;
  input [0:0]\needs_delay.shift_register_reg[5][8]__0_2 ;
  input [8:0]\needs_delay.shift_register_reg[1][23]_0 ;
  input [8:0]\needs_delay.shift_register_reg[2][7]_1 ;
  input [8:0]\needs_delay.shift_register_reg[1][39]_0 ;
  input [8:0]\needs_delay.shift_register_reg[1][39]_1 ;
  input [0:0]core_en_i_reg;
  input [8:0]\needs_delay.shift_register_reg[1][39]_2 ;
  input [8:0]\needs_delay.shift_register_reg[1][23]_1 ;
  input [8:0]\needs_delay.shift_register_reg[2][7]_2 ;
  input [7:0]\needs_delay.shift_register_reg[1][7] ;
  input [8:0]\needs_delay.shift_register_reg[1][39]_3 ;
  input [6:0]\needs_delay.shift_register_reg[2][6] ;
  input [8:0]\needs_delay.shift_register_reg[1][7]_0 ;
  input [8:0]\needs_delay.shift_register_reg[1][7]_1 ;
  input [8:0]\needs_delay.shift_register_reg[1][39]_4 ;
  input [8:0]\needs_delay.shift_register_reg[1][23]_2 ;

  wire [9:0]D;
  wire [8:0]D0103;
  wire [8:0]D0111;
  wire [8:0]D0305;
  wire [7:0]\D0305_reg[7]_0 ;
  wire [8:0]D0313;
  wire [8:0]D0515;
  wire [8:0]D1113;
  wire [8:0]D1121;
  wire [8:0]D1315;
  wire [8:0]D1323;
  wire [8:0]D1525;
  wire [8:0]D2123;
  wire [8:0]D2325;
  wire [0:0]DI;
  wire [9:0]K1;
  wire [9:0]K10;
  wire [9:0]K11;
  wire [9:0]K12;
  wire [9:0]K2;
  wire [9:0]K3;
  wire [9:0]K4;
  wire [9:0]K5;
  wire [9:0]K6;
  wire [9:0]K7;
  wire [9:0]K8;
  wire [9:0]K9;
  wire [7:0]P10d;
  wire [7:0]P12d;
  wire [7:0]P14d;
  wire [7:0]P16d;
  wire [7:0]P18d;
  wire [7:0]P20d;
  wire [7:0]P22d;
  wire [7:0]P24d;
  wire [7:0]P2d;
  wire [7:0]P4d;
  wire [7:0]P6d;
  wire [7:0]P8d;
  wire [11:0]Q;
  wire [7:0]S;
  wire \SDHp[7]_i_2_n_0 ;
  wire \SDHp[7]_i_3_n_0 ;
  wire \SDHp[7]_i_4_n_0 ;
  wire \SDHp[7]_i_5_n_0 ;
  wire \SDHp[7]_i_6_n_0 ;
  wire \SDHp[7]_i_7_n_0 ;
  wire \SDHp[7]_i_8_n_0 ;
  wire \SDHp[7]_i_9_n_0 ;
  wire \SDHp[9]_i_2_n_0 ;
  wire \SDHp_reg[7]_i_1_n_0 ;
  wire \SDHp_reg[7]_i_1_n_1 ;
  wire \SDHp_reg[7]_i_1_n_10 ;
  wire \SDHp_reg[7]_i_1_n_11 ;
  wire \SDHp_reg[7]_i_1_n_12 ;
  wire \SDHp_reg[7]_i_1_n_13 ;
  wire \SDHp_reg[7]_i_1_n_14 ;
  wire \SDHp_reg[7]_i_1_n_2 ;
  wire \SDHp_reg[7]_i_1_n_3 ;
  wire \SDHp_reg[7]_i_1_n_5 ;
  wire \SDHp_reg[7]_i_1_n_6 ;
  wire \SDHp_reg[7]_i_1_n_7 ;
  wire \SDHp_reg[7]_i_1_n_8 ;
  wire \SDHp_reg[7]_i_1_n_9 ;
  wire \SDHp_reg[9]_i_1_n_15 ;
  wire \SDHp_reg[9]_i_1_n_6 ;
  wire [9:1]SDVp;
  wire \SDVp[7]_i_2_n_0 ;
  wire \SDVp[7]_i_3_n_0 ;
  wire \SDVp[7]_i_4_n_0 ;
  wire \SDVp[7]_i_5_n_0 ;
  wire \SDVp[7]_i_6_n_0 ;
  wire \SDVp[7]_i_7_n_0 ;
  wire \SDVp[7]_i_8_n_0 ;
  wire \SDVp[7]_i_9_n_0 ;
  wire \SDVp[9]_i_3_n_0 ;
  wire \SDVp_reg[7]_i_1_n_0 ;
  wire \SDVp_reg[7]_i_1_n_1 ;
  wire \SDVp_reg[7]_i_1_n_10 ;
  wire \SDVp_reg[7]_i_1_n_11 ;
  wire \SDVp_reg[7]_i_1_n_12 ;
  wire \SDVp_reg[7]_i_1_n_13 ;
  wire \SDVp_reg[7]_i_1_n_14 ;
  wire \SDVp_reg[7]_i_1_n_2 ;
  wire \SDVp_reg[7]_i_1_n_3 ;
  wire \SDVp_reg[7]_i_1_n_5 ;
  wire \SDVp_reg[7]_i_1_n_6 ;
  wire \SDVp_reg[7]_i_1_n_7 ;
  wire \SDVp_reg[7]_i_1_n_8 ;
  wire \SDVp_reg[7]_i_1_n_9 ;
  wire \SDVp_reg[9]_i_2_n_15 ;
  wire \SDVp_reg[9]_i_2_n_6 ;
  wire [0:0]SR;
  wire [10:0]a0102;
  wire \a0102[10]_i_2_n_0 ;
  wire \a0102[10]_i_3_n_0 ;
  wire \a0102[10]_i_4_n_0 ;
  wire \a0102[7]_i_2_n_0 ;
  wire \a0102[7]_i_3_n_0 ;
  wire \a0102[7]_i_4_n_0 ;
  wire \a0102[7]_i_5_n_0 ;
  wire \a0102[7]_i_6_n_0 ;
  wire \a0102[7]_i_7_n_0 ;
  wire \a0102[7]_i_8_n_0 ;
  wire \a0102[7]_i_9_n_0 ;
  wire \a0102_reg[10]_i_1_n_13 ;
  wire \a0102_reg[10]_i_1_n_14 ;
  wire \a0102_reg[10]_i_1_n_15 ;
  wire \a0102_reg[10]_i_1_n_6 ;
  wire \a0102_reg[10]_i_1_n_7 ;
  wire \a0102_reg[7]_i_1_n_0 ;
  wire \a0102_reg[7]_i_1_n_1 ;
  wire \a0102_reg[7]_i_1_n_10 ;
  wire \a0102_reg[7]_i_1_n_11 ;
  wire \a0102_reg[7]_i_1_n_12 ;
  wire \a0102_reg[7]_i_1_n_13 ;
  wire \a0102_reg[7]_i_1_n_14 ;
  wire \a0102_reg[7]_i_1_n_15 ;
  wire \a0102_reg[7]_i_1_n_2 ;
  wire \a0102_reg[7]_i_1_n_3 ;
  wire \a0102_reg[7]_i_1_n_5 ;
  wire \a0102_reg[7]_i_1_n_6 ;
  wire \a0102_reg[7]_i_1_n_7 ;
  wire \a0102_reg[7]_i_1_n_8 ;
  wire \a0102_reg[7]_i_1_n_9 ;
  wire [10:0]a0304;
  wire \a0304[10]_i_2_n_0 ;
  wire \a0304[10]_i_3_n_0 ;
  wire \a0304[10]_i_4_n_0 ;
  wire \a0304[7]_i_2_n_0 ;
  wire \a0304[7]_i_3_n_0 ;
  wire \a0304[7]_i_4_n_0 ;
  wire \a0304[7]_i_5_n_0 ;
  wire \a0304[7]_i_6_n_0 ;
  wire \a0304[7]_i_7_n_0 ;
  wire \a0304[7]_i_8_n_0 ;
  wire \a0304[7]_i_9_n_0 ;
  wire \a0304_reg[10]_i_1_n_13 ;
  wire \a0304_reg[10]_i_1_n_14 ;
  wire \a0304_reg[10]_i_1_n_15 ;
  wire \a0304_reg[10]_i_1_n_6 ;
  wire \a0304_reg[10]_i_1_n_7 ;
  wire \a0304_reg[7]_i_1_n_0 ;
  wire \a0304_reg[7]_i_1_n_1 ;
  wire \a0304_reg[7]_i_1_n_10 ;
  wire \a0304_reg[7]_i_1_n_11 ;
  wire \a0304_reg[7]_i_1_n_12 ;
  wire \a0304_reg[7]_i_1_n_13 ;
  wire \a0304_reg[7]_i_1_n_14 ;
  wire \a0304_reg[7]_i_1_n_15 ;
  wire \a0304_reg[7]_i_1_n_2 ;
  wire \a0304_reg[7]_i_1_n_3 ;
  wire \a0304_reg[7]_i_1_n_5 ;
  wire \a0304_reg[7]_i_1_n_6 ;
  wire \a0304_reg[7]_i_1_n_7 ;
  wire \a0304_reg[7]_i_1_n_8 ;
  wire \a0304_reg[7]_i_1_n_9 ;
  wire [8:0]a0313;
  wire \a0313[1]_i_1_n_0 ;
  wire \a0313[2]_i_1_n_0 ;
  wire \a0313[3]_i_1_n_0 ;
  wire \a0313[4]_i_1_n_0 ;
  wire \a0313[5]_i_1_n_0 ;
  wire \a0313[6]_i_1_n_0 ;
  wire \a0313[7]_i_1_n_0 ;
  wire \a0313[8]_i_1_n_0 ;
  wire \a0313[8]_i_2_n_0 ;
  wire [10:0]a0506;
  wire \a0506[10]_i_2_n_0 ;
  wire \a0506[10]_i_3_n_0 ;
  wire \a0506[10]_i_4_n_0 ;
  wire \a0506[7]_i_2_n_0 ;
  wire \a0506[7]_i_3_n_0 ;
  wire \a0506[7]_i_4_n_0 ;
  wire \a0506[7]_i_5_n_0 ;
  wire \a0506[7]_i_6_n_0 ;
  wire \a0506[7]_i_7_n_0 ;
  wire \a0506[7]_i_8_n_0 ;
  wire \a0506[7]_i_9_n_0 ;
  wire \a0506_reg[10]_i_1_n_13 ;
  wire \a0506_reg[10]_i_1_n_14 ;
  wire \a0506_reg[10]_i_1_n_15 ;
  wire \a0506_reg[10]_i_1_n_6 ;
  wire \a0506_reg[10]_i_1_n_7 ;
  wire \a0506_reg[7]_i_1_n_0 ;
  wire \a0506_reg[7]_i_1_n_1 ;
  wire \a0506_reg[7]_i_1_n_10 ;
  wire \a0506_reg[7]_i_1_n_11 ;
  wire \a0506_reg[7]_i_1_n_12 ;
  wire \a0506_reg[7]_i_1_n_13 ;
  wire \a0506_reg[7]_i_1_n_14 ;
  wire \a0506_reg[7]_i_1_n_15 ;
  wire \a0506_reg[7]_i_1_n_2 ;
  wire \a0506_reg[7]_i_1_n_3 ;
  wire \a0506_reg[7]_i_1_n_5 ;
  wire \a0506_reg[7]_i_1_n_6 ;
  wire \a0506_reg[7]_i_1_n_7 ;
  wire \a0506_reg[7]_i_1_n_8 ;
  wire \a0506_reg[7]_i_1_n_9 ;
  wire [10:0]a0708;
  wire \a0708[10]_i_2_n_0 ;
  wire \a0708[10]_i_3_n_0 ;
  wire \a0708[10]_i_4_n_0 ;
  wire \a0708[7]_i_2_n_0 ;
  wire \a0708[7]_i_3_n_0 ;
  wire \a0708[7]_i_4_n_0 ;
  wire \a0708[7]_i_5_n_0 ;
  wire \a0708[7]_i_6_n_0 ;
  wire \a0708[7]_i_7_n_0 ;
  wire \a0708[7]_i_8_n_0 ;
  wire \a0708[7]_i_9_n_0 ;
  wire \a0708_reg[10]_i_1_n_13 ;
  wire \a0708_reg[10]_i_1_n_14 ;
  wire \a0708_reg[10]_i_1_n_15 ;
  wire \a0708_reg[10]_i_1_n_6 ;
  wire \a0708_reg[10]_i_1_n_7 ;
  wire \a0708_reg[7]_i_1_n_0 ;
  wire \a0708_reg[7]_i_1_n_1 ;
  wire \a0708_reg[7]_i_1_n_10 ;
  wire \a0708_reg[7]_i_1_n_11 ;
  wire \a0708_reg[7]_i_1_n_12 ;
  wire \a0708_reg[7]_i_1_n_13 ;
  wire \a0708_reg[7]_i_1_n_14 ;
  wire \a0708_reg[7]_i_1_n_15 ;
  wire \a0708_reg[7]_i_1_n_2 ;
  wire \a0708_reg[7]_i_1_n_3 ;
  wire \a0708_reg[7]_i_1_n_5 ;
  wire \a0708_reg[7]_i_1_n_6 ;
  wire \a0708_reg[7]_i_1_n_7 ;
  wire \a0708_reg[7]_i_1_n_8 ;
  wire \a0708_reg[7]_i_1_n_9 ;
  wire [10:0]a0910;
  wire \a0910[10]_i_2_n_0 ;
  wire \a0910[10]_i_3_n_0 ;
  wire \a0910[10]_i_4_n_0 ;
  wire \a0910[7]_i_2_n_0 ;
  wire \a0910[7]_i_3_n_0 ;
  wire \a0910[7]_i_4_n_0 ;
  wire \a0910[7]_i_5_n_0 ;
  wire \a0910[7]_i_6_n_0 ;
  wire \a0910[7]_i_7_n_0 ;
  wire \a0910[7]_i_8_n_0 ;
  wire \a0910[7]_i_9_n_0 ;
  wire \a0910_reg[10]_i_1_n_13 ;
  wire \a0910_reg[10]_i_1_n_14 ;
  wire \a0910_reg[10]_i_1_n_15 ;
  wire \a0910_reg[10]_i_1_n_6 ;
  wire \a0910_reg[10]_i_1_n_7 ;
  wire \a0910_reg[7]_i_1_n_0 ;
  wire \a0910_reg[7]_i_1_n_1 ;
  wire \a0910_reg[7]_i_1_n_10 ;
  wire \a0910_reg[7]_i_1_n_11 ;
  wire \a0910_reg[7]_i_1_n_12 ;
  wire \a0910_reg[7]_i_1_n_13 ;
  wire \a0910_reg[7]_i_1_n_14 ;
  wire \a0910_reg[7]_i_1_n_15 ;
  wire \a0910_reg[7]_i_1_n_2 ;
  wire \a0910_reg[7]_i_1_n_3 ;
  wire \a0910_reg[7]_i_1_n_5 ;
  wire \a0910_reg[7]_i_1_n_6 ;
  wire \a0910_reg[7]_i_1_n_7 ;
  wire \a0910_reg[7]_i_1_n_8 ;
  wire \a0910_reg[7]_i_1_n_9 ;
  wire [10:0]a1112;
  wire \a1112[10]_i_2_n_0 ;
  wire \a1112[10]_i_3_n_0 ;
  wire \a1112[10]_i_4_n_0 ;
  wire \a1112[7]_i_2_n_0 ;
  wire \a1112[7]_i_3_n_0 ;
  wire \a1112[7]_i_4_n_0 ;
  wire \a1112[7]_i_5_n_0 ;
  wire \a1112[7]_i_6_n_0 ;
  wire \a1112[7]_i_7_n_0 ;
  wire \a1112[7]_i_8_n_0 ;
  wire \a1112[7]_i_9_n_0 ;
  wire \a1112_reg[10]_i_1_n_13 ;
  wire \a1112_reg[10]_i_1_n_14 ;
  wire \a1112_reg[10]_i_1_n_15 ;
  wire \a1112_reg[10]_i_1_n_6 ;
  wire \a1112_reg[10]_i_1_n_7 ;
  wire \a1112_reg[7]_i_1_n_0 ;
  wire \a1112_reg[7]_i_1_n_1 ;
  wire \a1112_reg[7]_i_1_n_10 ;
  wire \a1112_reg[7]_i_1_n_11 ;
  wire \a1112_reg[7]_i_1_n_12 ;
  wire \a1112_reg[7]_i_1_n_13 ;
  wire \a1112_reg[7]_i_1_n_14 ;
  wire \a1112_reg[7]_i_1_n_15 ;
  wire \a1112_reg[7]_i_1_n_2 ;
  wire \a1112_reg[7]_i_1_n_3 ;
  wire \a1112_reg[7]_i_1_n_5 ;
  wire \a1112_reg[7]_i_1_n_6 ;
  wire \a1112_reg[7]_i_1_n_7 ;
  wire \a1112_reg[7]_i_1_n_8 ;
  wire \a1112_reg[7]_i_1_n_9 ;
  wire [8:0]a1113;
  wire \a1113[1]_i_1_n_0 ;
  wire \a1113[2]_i_1_n_0 ;
  wire \a1113[3]_i_1_n_0 ;
  wire \a1113[4]_i_1_n_0 ;
  wire \a1113[5]_i_1_n_0 ;
  wire \a1113[6]_i_1_n_0 ;
  wire \a1113[7]_i_1_n_0 ;
  wire \a1113[8]_i_1_n_0 ;
  wire \a1113[8]_i_2_n_0 ;
  wire [10:0]a1314;
  wire \a1314[10]_i_2_n_0 ;
  wire \a1314[10]_i_3_n_0 ;
  wire \a1314[10]_i_4_n_0 ;
  wire \a1314[7]_i_2_n_0 ;
  wire \a1314[7]_i_3_n_0 ;
  wire \a1314[7]_i_4_n_0 ;
  wire \a1314[7]_i_5_n_0 ;
  wire \a1314[7]_i_6_n_0 ;
  wire \a1314[7]_i_7_n_0 ;
  wire \a1314[7]_i_8_n_0 ;
  wire \a1314[7]_i_9_n_0 ;
  wire \a1314_reg[10]_i_1_n_13 ;
  wire \a1314_reg[10]_i_1_n_14 ;
  wire \a1314_reg[10]_i_1_n_15 ;
  wire \a1314_reg[10]_i_1_n_6 ;
  wire \a1314_reg[10]_i_1_n_7 ;
  wire \a1314_reg[7]_i_1_n_0 ;
  wire \a1314_reg[7]_i_1_n_1 ;
  wire \a1314_reg[7]_i_1_n_10 ;
  wire \a1314_reg[7]_i_1_n_11 ;
  wire \a1314_reg[7]_i_1_n_12 ;
  wire \a1314_reg[7]_i_1_n_13 ;
  wire \a1314_reg[7]_i_1_n_14 ;
  wire \a1314_reg[7]_i_1_n_15 ;
  wire \a1314_reg[7]_i_1_n_2 ;
  wire \a1314_reg[7]_i_1_n_3 ;
  wire \a1314_reg[7]_i_1_n_5 ;
  wire \a1314_reg[7]_i_1_n_6 ;
  wire \a1314_reg[7]_i_1_n_7 ;
  wire \a1314_reg[7]_i_1_n_8 ;
  wire \a1314_reg[7]_i_1_n_9 ;
  wire [8:0]a1315;
  wire \a1315[1]_i_1_n_0 ;
  wire \a1315[2]_i_1_n_0 ;
  wire \a1315[3]_i_1_n_0 ;
  wire \a1315[4]_i_1_n_0 ;
  wire \a1315[5]_i_1_n_0 ;
  wire \a1315[6]_i_1_n_0 ;
  wire \a1315[7]_i_1_n_0 ;
  wire \a1315[8]_i_1_n_0 ;
  wire \a1315[8]_i_2_n_0 ;
  wire [8:0]a1323;
  wire \a1323[1]_i_1_n_0 ;
  wire \a1323[2]_i_1_n_0 ;
  wire \a1323[3]_i_1_n_0 ;
  wire \a1323[4]_i_1_n_0 ;
  wire \a1323[5]_i_1_n_0 ;
  wire \a1323[6]_i_1_n_0 ;
  wire \a1323[7]_i_1_n_0 ;
  wire \a1323[8]_i_1_n_0 ;
  wire \a1323[8]_i_2_n_0 ;
  wire [10:0]a1516;
  wire \a1516[10]_i_2_n_0 ;
  wire \a1516[10]_i_3_n_0 ;
  wire \a1516[10]_i_4_n_0 ;
  wire \a1516[7]_i_2_n_0 ;
  wire \a1516[7]_i_3_n_0 ;
  wire \a1516[7]_i_4_n_0 ;
  wire \a1516[7]_i_5_n_0 ;
  wire \a1516[7]_i_6_n_0 ;
  wire \a1516[7]_i_7_n_0 ;
  wire \a1516[7]_i_8_n_0 ;
  wire \a1516[7]_i_9_n_0 ;
  wire \a1516_reg[10]_i_1_n_13 ;
  wire \a1516_reg[10]_i_1_n_14 ;
  wire \a1516_reg[10]_i_1_n_15 ;
  wire \a1516_reg[10]_i_1_n_6 ;
  wire \a1516_reg[10]_i_1_n_7 ;
  wire \a1516_reg[7]_i_1_n_0 ;
  wire \a1516_reg[7]_i_1_n_1 ;
  wire \a1516_reg[7]_i_1_n_10 ;
  wire \a1516_reg[7]_i_1_n_11 ;
  wire \a1516_reg[7]_i_1_n_12 ;
  wire \a1516_reg[7]_i_1_n_13 ;
  wire \a1516_reg[7]_i_1_n_14 ;
  wire \a1516_reg[7]_i_1_n_15 ;
  wire \a1516_reg[7]_i_1_n_2 ;
  wire \a1516_reg[7]_i_1_n_3 ;
  wire \a1516_reg[7]_i_1_n_5 ;
  wire \a1516_reg[7]_i_1_n_6 ;
  wire \a1516_reg[7]_i_1_n_7 ;
  wire \a1516_reg[7]_i_1_n_8 ;
  wire \a1516_reg[7]_i_1_n_9 ;
  wire [10:0]abs_1;
  wire [10:0]abs_10;
  wire [10:0]abs_10d;
  wire \abs_10d[10]_i_1_n_0 ;
  wire \abs_10d[10]_i_2_n_0 ;
  wire \abs_10d[1]_i_1_n_0 ;
  wire \abs_10d[2]_i_1_n_0 ;
  wire \abs_10d[3]_i_1_n_0 ;
  wire \abs_10d[4]_i_1_n_0 ;
  wire \abs_10d[5]_i_1_n_0 ;
  wire \abs_10d[5]_i_2_n_0 ;
  wire \abs_10d[6]_i_1_n_0 ;
  wire \abs_10d[7]_i_1_n_0 ;
  wire \abs_10d[8]_i_1_n_0 ;
  wire \abs_10d[9]_i_1_n_0 ;
  wire [10:0]abs_11;
  wire [10:0]abs_11d;
  wire \abs_11d[10]_i_1_n_0 ;
  wire \abs_11d[10]_i_2_n_0 ;
  wire \abs_11d[1]_i_1_n_0 ;
  wire \abs_11d[2]_i_1_n_0 ;
  wire \abs_11d[3]_i_1_n_0 ;
  wire \abs_11d[4]_i_1_n_0 ;
  wire \abs_11d[5]_i_1_n_0 ;
  wire \abs_11d[5]_i_2_n_0 ;
  wire \abs_11d[6]_i_1_n_0 ;
  wire \abs_11d[7]_i_1_n_0 ;
  wire \abs_11d[8]_i_1_n_0 ;
  wire \abs_11d[9]_i_1_n_0 ;
  wire [10:0]abs_12;
  wire [10:0]abs_12d;
  wire \abs_12d[10]_i_1_n_0 ;
  wire \abs_12d[10]_i_2_n_0 ;
  wire \abs_12d[1]_i_1_n_0 ;
  wire \abs_12d[2]_i_1_n_0 ;
  wire \abs_12d[3]_i_1_n_0 ;
  wire \abs_12d[4]_i_1_n_0 ;
  wire \abs_12d[5]_i_1_n_0 ;
  wire \abs_12d[5]_i_2_n_0 ;
  wire \abs_12d[6]_i_1_n_0 ;
  wire \abs_12d[7]_i_1_n_0 ;
  wire \abs_12d[8]_i_1_n_0 ;
  wire \abs_12d[9]_i_1_n_0 ;
  wire [10:0]abs_13;
  wire [11:0]\abs_13_reg[10]_0 ;
  wire [10:0]abs_13d;
  wire \abs_13d[10]_i_1_n_0 ;
  wire \abs_13d[10]_i_2_n_0 ;
  wire \abs_13d[1]_i_1_n_0 ;
  wire \abs_13d[2]_i_1_n_0 ;
  wire \abs_13d[3]_i_1_n_0 ;
  wire \abs_13d[4]_i_1_n_0 ;
  wire \abs_13d[5]_i_1_n_0 ;
  wire \abs_13d[5]_i_2_n_0 ;
  wire \abs_13d[6]_i_1_n_0 ;
  wire \abs_13d[7]_i_1_n_0 ;
  wire \abs_13d[8]_i_1_n_0 ;
  wire \abs_13d[9]_i_1_n_0 ;
  wire [10:0]abs_14;
  wire [10:0]abs_14d;
  wire \abs_14d[10]_i_1_n_0 ;
  wire \abs_14d[10]_i_2_n_0 ;
  wire \abs_14d[1]_i_1_n_0 ;
  wire \abs_14d[2]_i_1_n_0 ;
  wire \abs_14d[3]_i_1_n_0 ;
  wire \abs_14d[4]_i_1_n_0 ;
  wire \abs_14d[5]_i_1_n_0 ;
  wire \abs_14d[5]_i_2_n_0 ;
  wire \abs_14d[6]_i_1_n_0 ;
  wire \abs_14d[7]_i_1_n_0 ;
  wire \abs_14d[8]_i_1_n_0 ;
  wire \abs_14d[9]_i_1_n_0 ;
  wire [10:0]abs_15;
  wire [10:0]abs_15d;
  wire \abs_15d[10]_i_1_n_0 ;
  wire \abs_15d[10]_i_2_n_0 ;
  wire \abs_15d[1]_i_1_n_0 ;
  wire \abs_15d[2]_i_1_n_0 ;
  wire \abs_15d[3]_i_1_n_0 ;
  wire \abs_15d[4]_i_1_n_0 ;
  wire \abs_15d[5]_i_1_n_0 ;
  wire \abs_15d[5]_i_2_n_0 ;
  wire \abs_15d[6]_i_1_n_0 ;
  wire \abs_15d[7]_i_1_n_0 ;
  wire \abs_15d[8]_i_1_n_0 ;
  wire \abs_15d[9]_i_1_n_0 ;
  wire [10:0]abs_16;
  wire [10:0]abs_16d;
  wire \abs_16d[10]_i_1_n_0 ;
  wire \abs_16d[10]_i_2_n_0 ;
  wire \abs_16d[1]_i_1_n_0 ;
  wire \abs_16d[2]_i_1_n_0 ;
  wire \abs_16d[3]_i_1_n_0 ;
  wire \abs_16d[4]_i_1_n_0 ;
  wire \abs_16d[5]_i_1_n_0 ;
  wire \abs_16d[5]_i_2_n_0 ;
  wire \abs_16d[6]_i_1_n_0 ;
  wire \abs_16d[7]_i_1_n_0 ;
  wire \abs_16d[8]_i_1_n_0 ;
  wire \abs_16d[9]_i_1_n_0 ;
  wire [10:0]abs_1d;
  wire \abs_1d[10]_i_1_n_0 ;
  wire \abs_1d[10]_i_2_n_0 ;
  wire \abs_1d[1]_i_1_n_0 ;
  wire \abs_1d[2]_i_1_n_0 ;
  wire \abs_1d[3]_i_1_n_0 ;
  wire \abs_1d[4]_i_1_n_0 ;
  wire \abs_1d[5]_i_1_n_0 ;
  wire \abs_1d[5]_i_2_n_0 ;
  wire \abs_1d[6]_i_1_n_0 ;
  wire \abs_1d[7]_i_1_n_0 ;
  wire \abs_1d[8]_i_1_n_0 ;
  wire \abs_1d[9]_i_1_n_0 ;
  wire [10:0]abs_2;
  wire [10:0]abs_2d;
  wire \abs_2d[10]_i_1_n_0 ;
  wire \abs_2d[10]_i_2_n_0 ;
  wire \abs_2d[1]_i_1_n_0 ;
  wire \abs_2d[2]_i_1_n_0 ;
  wire \abs_2d[3]_i_1_n_0 ;
  wire \abs_2d[4]_i_1_n_0 ;
  wire \abs_2d[5]_i_1_n_0 ;
  wire \abs_2d[5]_i_2_n_0 ;
  wire \abs_2d[6]_i_1_n_0 ;
  wire \abs_2d[7]_i_1_n_0 ;
  wire \abs_2d[8]_i_1_n_0 ;
  wire \abs_2d[9]_i_1_n_0 ;
  wire [10:0]abs_3;
  wire [10:0]abs_3d;
  wire \abs_3d[10]_i_1_n_0 ;
  wire \abs_3d[10]_i_2_n_0 ;
  wire \abs_3d[1]_i_1_n_0 ;
  wire \abs_3d[2]_i_1_n_0 ;
  wire \abs_3d[3]_i_1_n_0 ;
  wire \abs_3d[4]_i_1_n_0 ;
  wire \abs_3d[5]_i_1_n_0 ;
  wire \abs_3d[5]_i_2_n_0 ;
  wire \abs_3d[6]_i_1_n_0 ;
  wire \abs_3d[7]_i_1_n_0 ;
  wire \abs_3d[8]_i_1_n_0 ;
  wire \abs_3d[9]_i_1_n_0 ;
  wire [10:0]abs_4;
  wire [10:0]abs_4d;
  wire \abs_4d[10]_i_1_n_0 ;
  wire \abs_4d[10]_i_2_n_0 ;
  wire \abs_4d[1]_i_1_n_0 ;
  wire \abs_4d[2]_i_1_n_0 ;
  wire \abs_4d[3]_i_1_n_0 ;
  wire \abs_4d[4]_i_1_n_0 ;
  wire \abs_4d[5]_i_1_n_0 ;
  wire \abs_4d[5]_i_2_n_0 ;
  wire \abs_4d[6]_i_1_n_0 ;
  wire \abs_4d[7]_i_1_n_0 ;
  wire \abs_4d[8]_i_1_n_0 ;
  wire \abs_4d[9]_i_1_n_0 ;
  wire [10:0]abs_5;
  wire [11:0]\abs_5_reg[10]_0 ;
  wire [10:0]abs_5d;
  wire \abs_5d[10]_i_1_n_0 ;
  wire \abs_5d[10]_i_2_n_0 ;
  wire \abs_5d[1]_i_1_n_0 ;
  wire \abs_5d[2]_i_1_n_0 ;
  wire \abs_5d[3]_i_1_n_0 ;
  wire \abs_5d[4]_i_1_n_0 ;
  wire \abs_5d[5]_i_1_n_0 ;
  wire \abs_5d[5]_i_2_n_0 ;
  wire \abs_5d[6]_i_1_n_0 ;
  wire \abs_5d[7]_i_1_n_0 ;
  wire \abs_5d[8]_i_1_n_0 ;
  wire \abs_5d[9]_i_1_n_0 ;
  wire [10:0]abs_6;
  wire [10:0]abs_6d;
  wire \abs_6d[10]_i_1_n_0 ;
  wire \abs_6d[10]_i_2_n_0 ;
  wire \abs_6d[1]_i_1_n_0 ;
  wire \abs_6d[2]_i_1_n_0 ;
  wire \abs_6d[3]_i_1_n_0 ;
  wire \abs_6d[4]_i_1_n_0 ;
  wire \abs_6d[5]_i_1_n_0 ;
  wire \abs_6d[5]_i_2_n_0 ;
  wire \abs_6d[6]_i_1_n_0 ;
  wire \abs_6d[7]_i_1_n_0 ;
  wire \abs_6d[8]_i_1_n_0 ;
  wire \abs_6d[9]_i_1_n_0 ;
  wire [10:0]abs_7;
  wire [10:0]abs_7d;
  wire \abs_7d[10]_i_1_n_0 ;
  wire \abs_7d[10]_i_2_n_0 ;
  wire \abs_7d[1]_i_1_n_0 ;
  wire \abs_7d[2]_i_1_n_0 ;
  wire \abs_7d[3]_i_1_n_0 ;
  wire \abs_7d[4]_i_1_n_0 ;
  wire \abs_7d[5]_i_1_n_0 ;
  wire \abs_7d[5]_i_2_n_0 ;
  wire \abs_7d[6]_i_1_n_0 ;
  wire \abs_7d[7]_i_1_n_0 ;
  wire \abs_7d[8]_i_1_n_0 ;
  wire \abs_7d[9]_i_1_n_0 ;
  wire [10:0]abs_8;
  wire [10:0]abs_8d;
  wire \abs_8d[10]_i_1_n_0 ;
  wire \abs_8d[10]_i_2_n_0 ;
  wire \abs_8d[1]_i_1_n_0 ;
  wire \abs_8d[2]_i_1_n_0 ;
  wire \abs_8d[3]_i_1_n_0 ;
  wire \abs_8d[4]_i_1_n_0 ;
  wire \abs_8d[5]_i_1_n_0 ;
  wire \abs_8d[5]_i_2_n_0 ;
  wire \abs_8d[6]_i_1_n_0 ;
  wire \abs_8d[7]_i_1_n_0 ;
  wire \abs_8d[8]_i_1_n_0 ;
  wire \abs_8d[9]_i_1_n_0 ;
  wire [10:0]abs_9;
  wire [11:0]\abs_9_reg[10]_0 ;
  wire [10:0]abs_9d;
  wire \abs_9d[10]_i_1_n_0 ;
  wire \abs_9d[10]_i_2_n_0 ;
  wire \abs_9d[1]_i_1_n_0 ;
  wire \abs_9d[2]_i_1_n_0 ;
  wire \abs_9d[3]_i_1_n_0 ;
  wire \abs_9d[4]_i_1_n_0 ;
  wire \abs_9d[5]_i_1_n_0 ;
  wire \abs_9d[5]_i_2_n_0 ;
  wire \abs_9d[6]_i_1_n_0 ;
  wire \abs_9d[7]_i_1_n_0 ;
  wire \abs_9d[8]_i_1_n_0 ;
  wire \abs_9d[9]_i_1_n_0 ;
  wire aclk;
  wire \ave_1[11]_i_2_n_0 ;
  wire \ave_1[11]_i_3_n_0 ;
  wire \ave_1[11]_i_4_n_0 ;
  wire \ave_1[11]_i_5_n_0 ;
  wire \ave_1[7]_i_2_n_0 ;
  wire \ave_1[7]_i_3_n_0 ;
  wire \ave_1[7]_i_4_n_0 ;
  wire \ave_1[7]_i_5_n_0 ;
  wire \ave_1[7]_i_6_n_0 ;
  wire \ave_1[7]_i_7_n_0 ;
  wire \ave_1[7]_i_8_n_0 ;
  wire \ave_1[7]_i_9_n_0 ;
  wire \ave_1_reg[11]_i_1_n_12 ;
  wire \ave_1_reg[11]_i_1_n_13 ;
  wire \ave_1_reg[11]_i_1_n_14 ;
  wire \ave_1_reg[11]_i_1_n_15 ;
  wire \ave_1_reg[11]_i_1_n_5 ;
  wire \ave_1_reg[11]_i_1_n_6 ;
  wire \ave_1_reg[11]_i_1_n_7 ;
  wire \ave_1_reg[7]_i_1_n_0 ;
  wire \ave_1_reg[7]_i_1_n_1 ;
  wire \ave_1_reg[7]_i_1_n_10 ;
  wire \ave_1_reg[7]_i_1_n_11 ;
  wire \ave_1_reg[7]_i_1_n_12 ;
  wire \ave_1_reg[7]_i_1_n_13 ;
  wire \ave_1_reg[7]_i_1_n_14 ;
  wire \ave_1_reg[7]_i_1_n_15 ;
  wire \ave_1_reg[7]_i_1_n_2 ;
  wire \ave_1_reg[7]_i_1_n_3 ;
  wire \ave_1_reg[7]_i_1_n_5 ;
  wire \ave_1_reg[7]_i_1_n_6 ;
  wire \ave_1_reg[7]_i_1_n_7 ;
  wire \ave_1_reg[7]_i_1_n_8 ;
  wire \ave_1_reg[7]_i_1_n_9 ;
  wire \ave_2[11]_i_2_n_0 ;
  wire \ave_2[11]_i_3_n_0 ;
  wire \ave_2[11]_i_4_n_0 ;
  wire \ave_2[11]_i_5_n_0 ;
  wire \ave_2[7]_i_2_n_0 ;
  wire \ave_2[7]_i_3_n_0 ;
  wire \ave_2[7]_i_4_n_0 ;
  wire \ave_2[7]_i_5_n_0 ;
  wire \ave_2[7]_i_6_n_0 ;
  wire \ave_2[7]_i_7_n_0 ;
  wire \ave_2[7]_i_8_n_0 ;
  wire \ave_2[7]_i_9_n_0 ;
  wire \ave_2_reg[11]_i_1_n_12 ;
  wire \ave_2_reg[11]_i_1_n_13 ;
  wire \ave_2_reg[11]_i_1_n_14 ;
  wire \ave_2_reg[11]_i_1_n_15 ;
  wire \ave_2_reg[11]_i_1_n_5 ;
  wire \ave_2_reg[11]_i_1_n_6 ;
  wire \ave_2_reg[11]_i_1_n_7 ;
  wire \ave_2_reg[7]_i_1_n_0 ;
  wire \ave_2_reg[7]_i_1_n_1 ;
  wire \ave_2_reg[7]_i_1_n_10 ;
  wire \ave_2_reg[7]_i_1_n_11 ;
  wire \ave_2_reg[7]_i_1_n_12 ;
  wire \ave_2_reg[7]_i_1_n_13 ;
  wire \ave_2_reg[7]_i_1_n_14 ;
  wire \ave_2_reg[7]_i_1_n_15 ;
  wire \ave_2_reg[7]_i_1_n_2 ;
  wire \ave_2_reg[7]_i_1_n_3 ;
  wire \ave_2_reg[7]_i_1_n_5 ;
  wire \ave_2_reg[7]_i_1_n_6 ;
  wire \ave_2_reg[7]_i_1_n_7 ;
  wire \ave_2_reg[7]_i_1_n_8 ;
  wire \ave_2_reg[7]_i_1_n_9 ;
  wire \ave_3[11]_i_2_n_0 ;
  wire \ave_3[11]_i_3_n_0 ;
  wire \ave_3[11]_i_4_n_0 ;
  wire \ave_3[11]_i_5_n_0 ;
  wire \ave_3[7]_i_2_n_0 ;
  wire \ave_3[7]_i_3_n_0 ;
  wire \ave_3[7]_i_4_n_0 ;
  wire \ave_3[7]_i_5_n_0 ;
  wire \ave_3[7]_i_6_n_0 ;
  wire \ave_3[7]_i_7_n_0 ;
  wire \ave_3[7]_i_8_n_0 ;
  wire \ave_3[7]_i_9_n_0 ;
  wire \ave_3_reg[11]_i_1_n_12 ;
  wire \ave_3_reg[11]_i_1_n_13 ;
  wire \ave_3_reg[11]_i_1_n_14 ;
  wire \ave_3_reg[11]_i_1_n_15 ;
  wire \ave_3_reg[11]_i_1_n_5 ;
  wire \ave_3_reg[11]_i_1_n_6 ;
  wire \ave_3_reg[11]_i_1_n_7 ;
  wire \ave_3_reg[7]_i_1_n_0 ;
  wire \ave_3_reg[7]_i_1_n_1 ;
  wire \ave_3_reg[7]_i_1_n_10 ;
  wire \ave_3_reg[7]_i_1_n_11 ;
  wire \ave_3_reg[7]_i_1_n_12 ;
  wire \ave_3_reg[7]_i_1_n_13 ;
  wire \ave_3_reg[7]_i_1_n_14 ;
  wire \ave_3_reg[7]_i_1_n_15 ;
  wire \ave_3_reg[7]_i_1_n_2 ;
  wire \ave_3_reg[7]_i_1_n_3 ;
  wire \ave_3_reg[7]_i_1_n_5 ;
  wire \ave_3_reg[7]_i_1_n_6 ;
  wire \ave_3_reg[7]_i_1_n_7 ;
  wire \ave_3_reg[7]_i_1_n_8 ;
  wire \ave_3_reg[7]_i_1_n_9 ;
  wire \ave_4[11]_i_2_n_0 ;
  wire \ave_4[11]_i_3_n_0 ;
  wire \ave_4[11]_i_4_n_0 ;
  wire \ave_4[11]_i_5_n_0 ;
  wire \ave_4[7]_i_2_n_0 ;
  wire \ave_4[7]_i_3_n_0 ;
  wire \ave_4[7]_i_4_n_0 ;
  wire \ave_4[7]_i_5_n_0 ;
  wire \ave_4[7]_i_6_n_0 ;
  wire \ave_4[7]_i_7_n_0 ;
  wire \ave_4[7]_i_8_n_0 ;
  wire \ave_4[7]_i_9_n_0 ;
  wire \ave_4_reg[11]_i_1_n_12 ;
  wire \ave_4_reg[11]_i_1_n_13 ;
  wire \ave_4_reg[11]_i_1_n_14 ;
  wire \ave_4_reg[11]_i_1_n_15 ;
  wire \ave_4_reg[11]_i_1_n_5 ;
  wire \ave_4_reg[11]_i_1_n_6 ;
  wire \ave_4_reg[11]_i_1_n_7 ;
  wire \ave_4_reg[7]_i_1_n_0 ;
  wire \ave_4_reg[7]_i_1_n_1 ;
  wire \ave_4_reg[7]_i_1_n_10 ;
  wire \ave_4_reg[7]_i_1_n_11 ;
  wire \ave_4_reg[7]_i_1_n_12 ;
  wire \ave_4_reg[7]_i_1_n_13 ;
  wire \ave_4_reg[7]_i_1_n_14 ;
  wire \ave_4_reg[7]_i_1_n_15 ;
  wire \ave_4_reg[7]_i_1_n_2 ;
  wire \ave_4_reg[7]_i_1_n_3 ;
  wire \ave_4_reg[7]_i_1_n_5 ;
  wire \ave_4_reg[7]_i_1_n_6 ;
  wire \ave_4_reg[7]_i_1_n_7 ;
  wire \ave_4_reg[7]_i_1_n_8 ;
  wire \ave_4_reg[7]_i_1_n_9 ;
  wire [0:0]core_en_i_reg;
  wire [8:0]d0313;
  wire [8:0]d1113;
  wire [8:0]d1315;
  wire [8:0]d1323;
  wire [8:0]d_i;
  wire [8:0]\den1_reg[10] ;
  wire [9:0]\den2_reg[10] ;
  wire [8:0]\den2_reg[10]_0 ;
  wire [9:0]\den3_reg[10] ;
  wire [8:0]\den3_reg[10]_0 ;
  wire [9:0]\den4_reg[10] ;
  wire [8:0]\den4_reg[10]_0 ;
  wire [7:0]\den4_reg[7] ;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_1__1_n_0;
  wire i__carry__0_i_1__2_n_0;
  wire i__carry__0_i_1__3_n_0;
  wire i__carry__0_i_1__4_n_0;
  wire i__carry__0_i_1__5_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2__12_n_0;
  wire i__carry__0_i_2__13_n_0;
  wire i__carry__0_i_2__14_n_0;
  wire i__carry__0_i_2__15_n_0;
  wire i__carry__0_i_2__1_n_0;
  wire i__carry__0_i_2__2_n_0;
  wire i__carry__0_i_2__3_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_3__1_n_0;
  wire i__carry__0_i_3__2_n_0;
  wire i__carry__0_i_3__3_n_0;
  wire i__carry__0_i_3__4_n_0;
  wire i__carry__0_i_3__5_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_1__10_n_0;
  wire i__carry_i_1__11_n_0;
  wire i__carry_i_1__12_n_0;
  wire i__carry_i_1__13_n_0;
  wire i__carry_i_1__14_n_0;
  wire i__carry_i_1__15_n_0;
  wire i__carry_i_1__16_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_1__3_n_0;
  wire i__carry_i_1__4_n_0;
  wire i__carry_i_1__5_n_0;
  wire i__carry_i_1__6_n_0;
  wire i__carry_i_1__7_n_0;
  wire i__carry_i_1__8_n_0;
  wire i__carry_i_1__9_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_2__25_n_0;
  wire i__carry_i_2__26_n_0;
  wire i__carry_i_2__27_n_0;
  wire i__carry_i_2__2_n_0;
  wire i__carry_i_2__36_n_0;
  wire i__carry_i_2__37_n_0;
  wire i__carry_i_2__38_n_0;
  wire i__carry_i_2__39_n_0;
  wire i__carry_i_2__3_n_0;
  wire i__carry_i_2__48_n_0;
  wire i__carry_i_2__49_n_0;
  wire i__carry_i_2__4_n_0;
  wire i__carry_i_2__50_n_0;
  wire i__carry_i_2__51_n_0;
  wire i__carry_i_2__5_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_3__25_n_0;
  wire i__carry_i_3__26_n_0;
  wire i__carry_i_3__27_n_0;
  wire i__carry_i_3__2_n_0;
  wire i__carry_i_3__36_n_0;
  wire i__carry_i_3__37_n_0;
  wire i__carry_i_3__38_n_0;
  wire i__carry_i_3__39_n_0;
  wire i__carry_i_3__3_n_0;
  wire i__carry_i_3__48_n_0;
  wire i__carry_i_3__49_n_0;
  wire i__carry_i_3__4_n_0;
  wire i__carry_i_3__50_n_0;
  wire i__carry_i_3__51_n_0;
  wire i__carry_i_3__5_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_4__1_n_0;
  wire i__carry_i_4__25_n_0;
  wire i__carry_i_4__26_n_0;
  wire i__carry_i_4__27_n_0;
  wire i__carry_i_4__2_n_0;
  wire i__carry_i_4__36_n_0;
  wire i__carry_i_4__37_n_0;
  wire i__carry_i_4__38_n_0;
  wire i__carry_i_4__39_n_0;
  wire i__carry_i_4__3_n_0;
  wire i__carry_i_4__48_n_0;
  wire i__carry_i_4__49_n_0;
  wire i__carry_i_4__4_n_0;
  wire i__carry_i_4__50_n_0;
  wire i__carry_i_4__51_n_0;
  wire i__carry_i_4__5_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5__0_n_0;
  wire i__carry_i_5__1_n_0;
  wire i__carry_i_5__25_n_0;
  wire i__carry_i_5__26_n_0;
  wire i__carry_i_5__27_n_0;
  wire i__carry_i_5__2_n_0;
  wire i__carry_i_5__36_n_0;
  wire i__carry_i_5__37_n_0;
  wire i__carry_i_5__38_n_0;
  wire i__carry_i_5__39_n_0;
  wire i__carry_i_5__3_n_0;
  wire i__carry_i_5__48_n_0;
  wire i__carry_i_5__49_n_0;
  wire i__carry_i_5__4_n_0;
  wire i__carry_i_5__50_n_0;
  wire i__carry_i_5__51_n_0;
  wire i__carry_i_5__5_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6__0_n_0;
  wire i__carry_i_6__1_n_0;
  wire i__carry_i_6__25_n_0;
  wire i__carry_i_6__26_n_0;
  wire i__carry_i_6__27_n_0;
  wire i__carry_i_6__2_n_0;
  wire i__carry_i_6__36_n_0;
  wire i__carry_i_6__37_n_0;
  wire i__carry_i_6__38_n_0;
  wire i__carry_i_6__39_n_0;
  wire i__carry_i_6__3_n_0;
  wire i__carry_i_6__48_n_0;
  wire i__carry_i_6__49_n_0;
  wire i__carry_i_6__4_n_0;
  wire i__carry_i_6__50_n_0;
  wire i__carry_i_6__51_n_0;
  wire i__carry_i_6__5_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7__0_n_0;
  wire i__carry_i_7__1_n_0;
  wire i__carry_i_7__25_n_0;
  wire i__carry_i_7__26_n_0;
  wire i__carry_i_7__27_n_0;
  wire i__carry_i_7__2_n_0;
  wire i__carry_i_7__36_n_0;
  wire i__carry_i_7__37_n_0;
  wire i__carry_i_7__38_n_0;
  wire i__carry_i_7__39_n_0;
  wire i__carry_i_7__3_n_0;
  wire i__carry_i_7__48_n_0;
  wire i__carry_i_7__49_n_0;
  wire i__carry_i_7__4_n_0;
  wire i__carry_i_7__50_n_0;
  wire i__carry_i_7__51_n_0;
  wire i__carry_i_7__5_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8__0_n_0;
  wire i__carry_i_8__1_n_0;
  wire i__carry_i_8__27_n_0;
  wire i__carry_i_8__28_n_0;
  wire i__carry_i_8__29_n_0;
  wire i__carry_i_8__2_n_0;
  wire i__carry_i_8__38_n_0;
  wire i__carry_i_8__39_n_0;
  wire i__carry_i_8__3_n_0;
  wire i__carry_i_8__40_n_0;
  wire i__carry_i_8__41_n_0;
  wire i__carry_i_8__4_n_0;
  wire i__carry_i_8__50_n_0;
  wire i__carry_i_8__51_n_0;
  wire i__carry_i_8__52_n_0;
  wire i__carry_i_8__53_n_0;
  wire i__carry_i_8__5_n_0;
  wire i__carry_i_8_n_0;
  wire i__carry_i_9__12_n_0;
  wire i__carry_i_9__13_n_0;
  wire i__carry_i_9__14_n_0;
  wire i__carry_i_9__15_n_0;
  wire i__carry_i_9__16_n_0;
  wire i__carry_i_9__17_n_0;
  wire i__carry_i_9__18_n_0;
  wire i__carry_i_9__19_n_0;
  wire i__carry_i_9__20_n_0;
  wire i__carry_i_9__21_n_0;
  wire i__carry_i_9__22_n_0;
  wire [0:0]intc_if;
  wire [9:1]minusOp;
  wire minusOp_carry_i_1_n_0;
  wire minusOp_carry_i_2_n_0;
  wire minusOp_carry_i_3_n_0;
  wire minusOp_carry_i_4_n_0;
  wire minusOp_carry_i_5_n_0;
  wire minusOp_carry_i_6_n_0;
  wire minusOp_carry_i_7_n_0;
  wire minusOp_carry_i_8_n_0;
  wire minusOp_carry_i_9_n_0;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire minusOp_carry_n_5;
  wire minusOp_carry_n_6;
  wire minusOp_carry_n_7;
  wire \minusOp_inferred__0/i__carry__0_n_15 ;
  wire \minusOp_inferred__0/i__carry_n_0 ;
  wire \minusOp_inferred__0/i__carry_n_1 ;
  wire \minusOp_inferred__0/i__carry_n_10 ;
  wire \minusOp_inferred__0/i__carry_n_11 ;
  wire \minusOp_inferred__0/i__carry_n_12 ;
  wire \minusOp_inferred__0/i__carry_n_13 ;
  wire \minusOp_inferred__0/i__carry_n_14 ;
  wire \minusOp_inferred__0/i__carry_n_15 ;
  wire \minusOp_inferred__0/i__carry_n_2 ;
  wire \minusOp_inferred__0/i__carry_n_3 ;
  wire \minusOp_inferred__0/i__carry_n_5 ;
  wire \minusOp_inferred__0/i__carry_n_6 ;
  wire \minusOp_inferred__0/i__carry_n_7 ;
  wire \minusOp_inferred__0/i__carry_n_8 ;
  wire \minusOp_inferred__0/i__carry_n_9 ;
  wire \minusOp_inferred__1/i__carry__0_n_15 ;
  wire \minusOp_inferred__1/i__carry_n_0 ;
  wire \minusOp_inferred__1/i__carry_n_1 ;
  wire \minusOp_inferred__1/i__carry_n_10 ;
  wire \minusOp_inferred__1/i__carry_n_11 ;
  wire \minusOp_inferred__1/i__carry_n_12 ;
  wire \minusOp_inferred__1/i__carry_n_13 ;
  wire \minusOp_inferred__1/i__carry_n_14 ;
  wire \minusOp_inferred__1/i__carry_n_15 ;
  wire \minusOp_inferred__1/i__carry_n_2 ;
  wire \minusOp_inferred__1/i__carry_n_3 ;
  wire \minusOp_inferred__1/i__carry_n_5 ;
  wire \minusOp_inferred__1/i__carry_n_6 ;
  wire \minusOp_inferred__1/i__carry_n_7 ;
  wire \minusOp_inferred__1/i__carry_n_8 ;
  wire \minusOp_inferred__1/i__carry_n_9 ;
  wire \minusOp_inferred__10/i__carry__0_n_15 ;
  wire \minusOp_inferred__10/i__carry_n_0 ;
  wire \minusOp_inferred__10/i__carry_n_1 ;
  wire \minusOp_inferred__10/i__carry_n_10 ;
  wire \minusOp_inferred__10/i__carry_n_11 ;
  wire \minusOp_inferred__10/i__carry_n_12 ;
  wire \minusOp_inferred__10/i__carry_n_13 ;
  wire \minusOp_inferred__10/i__carry_n_14 ;
  wire \minusOp_inferred__10/i__carry_n_15 ;
  wire \minusOp_inferred__10/i__carry_n_2 ;
  wire \minusOp_inferred__10/i__carry_n_3 ;
  wire \minusOp_inferred__10/i__carry_n_5 ;
  wire \minusOp_inferred__10/i__carry_n_6 ;
  wire \minusOp_inferred__10/i__carry_n_7 ;
  wire \minusOp_inferred__10/i__carry_n_8 ;
  wire \minusOp_inferred__10/i__carry_n_9 ;
  wire \minusOp_inferred__11/i__carry__0_n_15 ;
  wire \minusOp_inferred__11/i__carry_n_0 ;
  wire \minusOp_inferred__11/i__carry_n_1 ;
  wire \minusOp_inferred__11/i__carry_n_10 ;
  wire \minusOp_inferred__11/i__carry_n_11 ;
  wire \minusOp_inferred__11/i__carry_n_12 ;
  wire \minusOp_inferred__11/i__carry_n_13 ;
  wire \minusOp_inferred__11/i__carry_n_14 ;
  wire \minusOp_inferred__11/i__carry_n_15 ;
  wire \minusOp_inferred__11/i__carry_n_2 ;
  wire \minusOp_inferred__11/i__carry_n_3 ;
  wire \minusOp_inferred__11/i__carry_n_5 ;
  wire \minusOp_inferred__11/i__carry_n_6 ;
  wire \minusOp_inferred__11/i__carry_n_7 ;
  wire \minusOp_inferred__11/i__carry_n_8 ;
  wire \minusOp_inferred__11/i__carry_n_9 ;
  wire \minusOp_inferred__12/i__carry__0_n_15 ;
  wire \minusOp_inferred__12/i__carry_n_0 ;
  wire \minusOp_inferred__12/i__carry_n_1 ;
  wire \minusOp_inferred__12/i__carry_n_10 ;
  wire \minusOp_inferred__12/i__carry_n_11 ;
  wire \minusOp_inferred__12/i__carry_n_12 ;
  wire \minusOp_inferred__12/i__carry_n_13 ;
  wire \minusOp_inferred__12/i__carry_n_14 ;
  wire \minusOp_inferred__12/i__carry_n_15 ;
  wire \minusOp_inferred__12/i__carry_n_2 ;
  wire \minusOp_inferred__12/i__carry_n_3 ;
  wire \minusOp_inferred__12/i__carry_n_5 ;
  wire \minusOp_inferred__12/i__carry_n_6 ;
  wire \minusOp_inferred__12/i__carry_n_7 ;
  wire \minusOp_inferred__12/i__carry_n_8 ;
  wire \minusOp_inferred__12/i__carry_n_9 ;
  wire \minusOp_inferred__13/i__carry__0_n_13 ;
  wire \minusOp_inferred__13/i__carry__0_n_14 ;
  wire \minusOp_inferred__13/i__carry__0_n_15 ;
  wire \minusOp_inferred__13/i__carry__0_n_6 ;
  wire \minusOp_inferred__13/i__carry__0_n_7 ;
  wire \minusOp_inferred__13/i__carry_n_0 ;
  wire \minusOp_inferred__13/i__carry_n_1 ;
  wire \minusOp_inferred__13/i__carry_n_10 ;
  wire \minusOp_inferred__13/i__carry_n_11 ;
  wire \minusOp_inferred__13/i__carry_n_12 ;
  wire \minusOp_inferred__13/i__carry_n_13 ;
  wire \minusOp_inferred__13/i__carry_n_14 ;
  wire \minusOp_inferred__13/i__carry_n_15 ;
  wire \minusOp_inferred__13/i__carry_n_2 ;
  wire \minusOp_inferred__13/i__carry_n_3 ;
  wire \minusOp_inferred__13/i__carry_n_5 ;
  wire \minusOp_inferred__13/i__carry_n_6 ;
  wire \minusOp_inferred__13/i__carry_n_7 ;
  wire \minusOp_inferred__13/i__carry_n_8 ;
  wire \minusOp_inferred__13/i__carry_n_9 ;
  wire \minusOp_inferred__14/i__carry__0_n_13 ;
  wire \minusOp_inferred__14/i__carry__0_n_14 ;
  wire \minusOp_inferred__14/i__carry__0_n_15 ;
  wire \minusOp_inferred__14/i__carry__0_n_6 ;
  wire \minusOp_inferred__14/i__carry__0_n_7 ;
  wire \minusOp_inferred__14/i__carry_n_0 ;
  wire \minusOp_inferred__14/i__carry_n_1 ;
  wire \minusOp_inferred__14/i__carry_n_10 ;
  wire \minusOp_inferred__14/i__carry_n_11 ;
  wire \minusOp_inferred__14/i__carry_n_12 ;
  wire \minusOp_inferred__14/i__carry_n_13 ;
  wire \minusOp_inferred__14/i__carry_n_14 ;
  wire \minusOp_inferred__14/i__carry_n_15 ;
  wire \minusOp_inferred__14/i__carry_n_2 ;
  wire \minusOp_inferred__14/i__carry_n_3 ;
  wire \minusOp_inferred__14/i__carry_n_5 ;
  wire \minusOp_inferred__14/i__carry_n_6 ;
  wire \minusOp_inferred__14/i__carry_n_7 ;
  wire \minusOp_inferred__14/i__carry_n_8 ;
  wire \minusOp_inferred__14/i__carry_n_9 ;
  wire \minusOp_inferred__15/i__carry__0_n_13 ;
  wire \minusOp_inferred__15/i__carry__0_n_14 ;
  wire \minusOp_inferred__15/i__carry__0_n_15 ;
  wire \minusOp_inferred__15/i__carry__0_n_6 ;
  wire \minusOp_inferred__15/i__carry__0_n_7 ;
  wire \minusOp_inferred__15/i__carry_n_0 ;
  wire \minusOp_inferred__15/i__carry_n_1 ;
  wire \minusOp_inferred__15/i__carry_n_10 ;
  wire \minusOp_inferred__15/i__carry_n_11 ;
  wire \minusOp_inferred__15/i__carry_n_12 ;
  wire \minusOp_inferred__15/i__carry_n_13 ;
  wire \minusOp_inferred__15/i__carry_n_14 ;
  wire \minusOp_inferred__15/i__carry_n_15 ;
  wire \minusOp_inferred__15/i__carry_n_2 ;
  wire \minusOp_inferred__15/i__carry_n_3 ;
  wire \minusOp_inferred__15/i__carry_n_5 ;
  wire \minusOp_inferred__15/i__carry_n_6 ;
  wire \minusOp_inferred__15/i__carry_n_7 ;
  wire \minusOp_inferred__15/i__carry_n_8 ;
  wire \minusOp_inferred__15/i__carry_n_9 ;
  wire \minusOp_inferred__16/i__carry__0_n_13 ;
  wire \minusOp_inferred__16/i__carry__0_n_14 ;
  wire \minusOp_inferred__16/i__carry__0_n_15 ;
  wire \minusOp_inferred__16/i__carry__0_n_6 ;
  wire \minusOp_inferred__16/i__carry__0_n_7 ;
  wire \minusOp_inferred__16/i__carry_n_0 ;
  wire \minusOp_inferred__16/i__carry_n_1 ;
  wire \minusOp_inferred__16/i__carry_n_10 ;
  wire \minusOp_inferred__16/i__carry_n_11 ;
  wire \minusOp_inferred__16/i__carry_n_12 ;
  wire \minusOp_inferred__16/i__carry_n_13 ;
  wire \minusOp_inferred__16/i__carry_n_14 ;
  wire \minusOp_inferred__16/i__carry_n_15 ;
  wire \minusOp_inferred__16/i__carry_n_2 ;
  wire \minusOp_inferred__16/i__carry_n_3 ;
  wire \minusOp_inferred__16/i__carry_n_5 ;
  wire \minusOp_inferred__16/i__carry_n_6 ;
  wire \minusOp_inferred__16/i__carry_n_7 ;
  wire \minusOp_inferred__16/i__carry_n_8 ;
  wire \minusOp_inferred__16/i__carry_n_9 ;
  wire \minusOp_inferred__17/i__carry__0_n_15 ;
  wire \minusOp_inferred__17/i__carry_n_0 ;
  wire \minusOp_inferred__17/i__carry_n_1 ;
  wire \minusOp_inferred__17/i__carry_n_10 ;
  wire \minusOp_inferred__17/i__carry_n_11 ;
  wire \minusOp_inferred__17/i__carry_n_12 ;
  wire \minusOp_inferred__17/i__carry_n_13 ;
  wire \minusOp_inferred__17/i__carry_n_14 ;
  wire \minusOp_inferred__17/i__carry_n_15 ;
  wire \minusOp_inferred__17/i__carry_n_2 ;
  wire \minusOp_inferred__17/i__carry_n_3 ;
  wire \minusOp_inferred__17/i__carry_n_5 ;
  wire \minusOp_inferred__17/i__carry_n_6 ;
  wire \minusOp_inferred__17/i__carry_n_7 ;
  wire \minusOp_inferred__17/i__carry_n_8 ;
  wire \minusOp_inferred__17/i__carry_n_9 ;
  wire \minusOp_inferred__18/i__carry__0_n_15 ;
  wire \minusOp_inferred__18/i__carry_n_0 ;
  wire \minusOp_inferred__18/i__carry_n_1 ;
  wire \minusOp_inferred__18/i__carry_n_10 ;
  wire \minusOp_inferred__18/i__carry_n_11 ;
  wire \minusOp_inferred__18/i__carry_n_12 ;
  wire \minusOp_inferred__18/i__carry_n_13 ;
  wire \minusOp_inferred__18/i__carry_n_14 ;
  wire \minusOp_inferred__18/i__carry_n_15 ;
  wire \minusOp_inferred__18/i__carry_n_2 ;
  wire \minusOp_inferred__18/i__carry_n_3 ;
  wire \minusOp_inferred__18/i__carry_n_5 ;
  wire \minusOp_inferred__18/i__carry_n_6 ;
  wire \minusOp_inferred__18/i__carry_n_7 ;
  wire \minusOp_inferred__18/i__carry_n_8 ;
  wire \minusOp_inferred__18/i__carry_n_9 ;
  wire \minusOp_inferred__19/i__carry__0_n_15 ;
  wire \minusOp_inferred__19/i__carry_n_0 ;
  wire \minusOp_inferred__19/i__carry_n_1 ;
  wire \minusOp_inferred__19/i__carry_n_10 ;
  wire \minusOp_inferred__19/i__carry_n_11 ;
  wire \minusOp_inferred__19/i__carry_n_12 ;
  wire \minusOp_inferred__19/i__carry_n_13 ;
  wire \minusOp_inferred__19/i__carry_n_14 ;
  wire \minusOp_inferred__19/i__carry_n_15 ;
  wire \minusOp_inferred__19/i__carry_n_2 ;
  wire \minusOp_inferred__19/i__carry_n_3 ;
  wire \minusOp_inferred__19/i__carry_n_5 ;
  wire \minusOp_inferred__19/i__carry_n_6 ;
  wire \minusOp_inferred__19/i__carry_n_7 ;
  wire \minusOp_inferred__19/i__carry_n_8 ;
  wire \minusOp_inferred__19/i__carry_n_9 ;
  wire \minusOp_inferred__2/i__carry__0_n_15 ;
  wire \minusOp_inferred__2/i__carry_n_0 ;
  wire \minusOp_inferred__2/i__carry_n_1 ;
  wire \minusOp_inferred__2/i__carry_n_10 ;
  wire \minusOp_inferred__2/i__carry_n_11 ;
  wire \minusOp_inferred__2/i__carry_n_12 ;
  wire \minusOp_inferred__2/i__carry_n_13 ;
  wire \minusOp_inferred__2/i__carry_n_14 ;
  wire \minusOp_inferred__2/i__carry_n_15 ;
  wire \minusOp_inferred__2/i__carry_n_2 ;
  wire \minusOp_inferred__2/i__carry_n_3 ;
  wire \minusOp_inferred__2/i__carry_n_5 ;
  wire \minusOp_inferred__2/i__carry_n_6 ;
  wire \minusOp_inferred__2/i__carry_n_7 ;
  wire \minusOp_inferred__2/i__carry_n_8 ;
  wire \minusOp_inferred__2/i__carry_n_9 ;
  wire \minusOp_inferred__20/i__carry__0_n_15 ;
  wire \minusOp_inferred__20/i__carry_n_0 ;
  wire \minusOp_inferred__20/i__carry_n_1 ;
  wire \minusOp_inferred__20/i__carry_n_10 ;
  wire \minusOp_inferred__20/i__carry_n_11 ;
  wire \minusOp_inferred__20/i__carry_n_12 ;
  wire \minusOp_inferred__20/i__carry_n_13 ;
  wire \minusOp_inferred__20/i__carry_n_14 ;
  wire \minusOp_inferred__20/i__carry_n_15 ;
  wire \minusOp_inferred__20/i__carry_n_2 ;
  wire \minusOp_inferred__20/i__carry_n_3 ;
  wire \minusOp_inferred__20/i__carry_n_5 ;
  wire \minusOp_inferred__20/i__carry_n_6 ;
  wire \minusOp_inferred__20/i__carry_n_7 ;
  wire \minusOp_inferred__20/i__carry_n_8 ;
  wire \minusOp_inferred__20/i__carry_n_9 ;
  wire \minusOp_inferred__21/i__carry__0_n_13 ;
  wire \minusOp_inferred__21/i__carry__0_n_14 ;
  wire \minusOp_inferred__21/i__carry__0_n_15 ;
  wire \minusOp_inferred__21/i__carry__0_n_6 ;
  wire \minusOp_inferred__21/i__carry__0_n_7 ;
  wire \minusOp_inferred__21/i__carry_n_0 ;
  wire \minusOp_inferred__21/i__carry_n_1 ;
  wire \minusOp_inferred__21/i__carry_n_10 ;
  wire \minusOp_inferred__21/i__carry_n_11 ;
  wire \minusOp_inferred__21/i__carry_n_12 ;
  wire \minusOp_inferred__21/i__carry_n_13 ;
  wire \minusOp_inferred__21/i__carry_n_14 ;
  wire \minusOp_inferred__21/i__carry_n_15 ;
  wire \minusOp_inferred__21/i__carry_n_2 ;
  wire \minusOp_inferred__21/i__carry_n_3 ;
  wire \minusOp_inferred__21/i__carry_n_5 ;
  wire \minusOp_inferred__21/i__carry_n_6 ;
  wire \minusOp_inferred__21/i__carry_n_7 ;
  wire \minusOp_inferred__21/i__carry_n_8 ;
  wire \minusOp_inferred__21/i__carry_n_9 ;
  wire \minusOp_inferred__22/i__carry__0_n_13 ;
  wire \minusOp_inferred__22/i__carry__0_n_14 ;
  wire \minusOp_inferred__22/i__carry__0_n_15 ;
  wire \minusOp_inferred__22/i__carry__0_n_6 ;
  wire \minusOp_inferred__22/i__carry__0_n_7 ;
  wire \minusOp_inferred__22/i__carry_n_0 ;
  wire \minusOp_inferred__22/i__carry_n_1 ;
  wire \minusOp_inferred__22/i__carry_n_10 ;
  wire \minusOp_inferred__22/i__carry_n_11 ;
  wire \minusOp_inferred__22/i__carry_n_12 ;
  wire \minusOp_inferred__22/i__carry_n_13 ;
  wire \minusOp_inferred__22/i__carry_n_14 ;
  wire \minusOp_inferred__22/i__carry_n_15 ;
  wire \minusOp_inferred__22/i__carry_n_2 ;
  wire \minusOp_inferred__22/i__carry_n_3 ;
  wire \minusOp_inferred__22/i__carry_n_5 ;
  wire \minusOp_inferred__22/i__carry_n_6 ;
  wire \minusOp_inferred__22/i__carry_n_7 ;
  wire \minusOp_inferred__22/i__carry_n_8 ;
  wire \minusOp_inferred__22/i__carry_n_9 ;
  wire \minusOp_inferred__23/i__carry__0_n_13 ;
  wire \minusOp_inferred__23/i__carry__0_n_14 ;
  wire \minusOp_inferred__23/i__carry__0_n_15 ;
  wire \minusOp_inferred__23/i__carry__0_n_6 ;
  wire \minusOp_inferred__23/i__carry__0_n_7 ;
  wire \minusOp_inferred__23/i__carry_n_0 ;
  wire \minusOp_inferred__23/i__carry_n_1 ;
  wire \minusOp_inferred__23/i__carry_n_10 ;
  wire \minusOp_inferred__23/i__carry_n_11 ;
  wire \minusOp_inferred__23/i__carry_n_12 ;
  wire \minusOp_inferred__23/i__carry_n_13 ;
  wire \minusOp_inferred__23/i__carry_n_14 ;
  wire \minusOp_inferred__23/i__carry_n_15 ;
  wire \minusOp_inferred__23/i__carry_n_2 ;
  wire \minusOp_inferred__23/i__carry_n_3 ;
  wire \minusOp_inferred__23/i__carry_n_5 ;
  wire \minusOp_inferred__23/i__carry_n_6 ;
  wire \minusOp_inferred__23/i__carry_n_7 ;
  wire \minusOp_inferred__23/i__carry_n_8 ;
  wire \minusOp_inferred__23/i__carry_n_9 ;
  wire \minusOp_inferred__24/i__carry__0_n_13 ;
  wire \minusOp_inferred__24/i__carry__0_n_14 ;
  wire \minusOp_inferred__24/i__carry__0_n_15 ;
  wire \minusOp_inferred__24/i__carry__0_n_6 ;
  wire \minusOp_inferred__24/i__carry__0_n_7 ;
  wire \minusOp_inferred__24/i__carry_n_0 ;
  wire \minusOp_inferred__24/i__carry_n_1 ;
  wire \minusOp_inferred__24/i__carry_n_10 ;
  wire \minusOp_inferred__24/i__carry_n_11 ;
  wire \minusOp_inferred__24/i__carry_n_12 ;
  wire \minusOp_inferred__24/i__carry_n_13 ;
  wire \minusOp_inferred__24/i__carry_n_14 ;
  wire \minusOp_inferred__24/i__carry_n_15 ;
  wire \minusOp_inferred__24/i__carry_n_2 ;
  wire \minusOp_inferred__24/i__carry_n_3 ;
  wire \minusOp_inferred__24/i__carry_n_5 ;
  wire \minusOp_inferred__24/i__carry_n_6 ;
  wire \minusOp_inferred__24/i__carry_n_7 ;
  wire \minusOp_inferred__24/i__carry_n_8 ;
  wire \minusOp_inferred__24/i__carry_n_9 ;
  wire \minusOp_inferred__25/i__carry__0_n_15 ;
  wire \minusOp_inferred__25/i__carry_n_0 ;
  wire \minusOp_inferred__25/i__carry_n_1 ;
  wire \minusOp_inferred__25/i__carry_n_10 ;
  wire \minusOp_inferred__25/i__carry_n_11 ;
  wire \minusOp_inferred__25/i__carry_n_12 ;
  wire \minusOp_inferred__25/i__carry_n_13 ;
  wire \minusOp_inferred__25/i__carry_n_14 ;
  wire \minusOp_inferred__25/i__carry_n_15 ;
  wire \minusOp_inferred__25/i__carry_n_2 ;
  wire \minusOp_inferred__25/i__carry_n_3 ;
  wire \minusOp_inferred__25/i__carry_n_5 ;
  wire \minusOp_inferred__25/i__carry_n_6 ;
  wire \minusOp_inferred__25/i__carry_n_7 ;
  wire \minusOp_inferred__25/i__carry_n_8 ;
  wire \minusOp_inferred__25/i__carry_n_9 ;
  wire \minusOp_inferred__26/i__carry__0_n_15 ;
  wire \minusOp_inferred__26/i__carry_n_0 ;
  wire \minusOp_inferred__26/i__carry_n_1 ;
  wire \minusOp_inferred__26/i__carry_n_10 ;
  wire \minusOp_inferred__26/i__carry_n_11 ;
  wire \minusOp_inferred__26/i__carry_n_12 ;
  wire \minusOp_inferred__26/i__carry_n_13 ;
  wire \minusOp_inferred__26/i__carry_n_14 ;
  wire \minusOp_inferred__26/i__carry_n_15 ;
  wire \minusOp_inferred__26/i__carry_n_2 ;
  wire \minusOp_inferred__26/i__carry_n_3 ;
  wire \minusOp_inferred__26/i__carry_n_5 ;
  wire \minusOp_inferred__26/i__carry_n_6 ;
  wire \minusOp_inferred__26/i__carry_n_7 ;
  wire \minusOp_inferred__26/i__carry_n_8 ;
  wire \minusOp_inferred__26/i__carry_n_9 ;
  wire \minusOp_inferred__27/i__carry__0_n_13 ;
  wire \minusOp_inferred__27/i__carry__0_n_14 ;
  wire \minusOp_inferred__27/i__carry__0_n_15 ;
  wire \minusOp_inferred__27/i__carry__0_n_6 ;
  wire \minusOp_inferred__27/i__carry__0_n_7 ;
  wire \minusOp_inferred__27/i__carry_n_0 ;
  wire \minusOp_inferred__27/i__carry_n_1 ;
  wire \minusOp_inferred__27/i__carry_n_10 ;
  wire \minusOp_inferred__27/i__carry_n_11 ;
  wire \minusOp_inferred__27/i__carry_n_12 ;
  wire \minusOp_inferred__27/i__carry_n_13 ;
  wire \minusOp_inferred__27/i__carry_n_14 ;
  wire \minusOp_inferred__27/i__carry_n_15 ;
  wire \minusOp_inferred__27/i__carry_n_2 ;
  wire \minusOp_inferred__27/i__carry_n_3 ;
  wire \minusOp_inferred__27/i__carry_n_5 ;
  wire \minusOp_inferred__27/i__carry_n_6 ;
  wire \minusOp_inferred__27/i__carry_n_7 ;
  wire \minusOp_inferred__27/i__carry_n_8 ;
  wire \minusOp_inferred__27/i__carry_n_9 ;
  wire \minusOp_inferred__28/i__carry__0_n_13 ;
  wire \minusOp_inferred__28/i__carry__0_n_14 ;
  wire \minusOp_inferred__28/i__carry__0_n_15 ;
  wire \minusOp_inferred__28/i__carry__0_n_6 ;
  wire \minusOp_inferred__28/i__carry__0_n_7 ;
  wire \minusOp_inferred__28/i__carry_n_0 ;
  wire \minusOp_inferred__28/i__carry_n_1 ;
  wire \minusOp_inferred__28/i__carry_n_10 ;
  wire \minusOp_inferred__28/i__carry_n_11 ;
  wire \minusOp_inferred__28/i__carry_n_12 ;
  wire \minusOp_inferred__28/i__carry_n_13 ;
  wire \minusOp_inferred__28/i__carry_n_14 ;
  wire \minusOp_inferred__28/i__carry_n_15 ;
  wire \minusOp_inferred__28/i__carry_n_2 ;
  wire \minusOp_inferred__28/i__carry_n_3 ;
  wire \minusOp_inferred__28/i__carry_n_5 ;
  wire \minusOp_inferred__28/i__carry_n_6 ;
  wire \minusOp_inferred__28/i__carry_n_7 ;
  wire \minusOp_inferred__28/i__carry_n_8 ;
  wire \minusOp_inferred__28/i__carry_n_9 ;
  wire \minusOp_inferred__29/i__carry__0_n_13 ;
  wire \minusOp_inferred__29/i__carry__0_n_14 ;
  wire \minusOp_inferred__29/i__carry__0_n_15 ;
  wire \minusOp_inferred__29/i__carry__0_n_6 ;
  wire \minusOp_inferred__29/i__carry__0_n_7 ;
  wire \minusOp_inferred__29/i__carry_n_0 ;
  wire \minusOp_inferred__29/i__carry_n_1 ;
  wire \minusOp_inferred__29/i__carry_n_10 ;
  wire \minusOp_inferred__29/i__carry_n_11 ;
  wire \minusOp_inferred__29/i__carry_n_12 ;
  wire \minusOp_inferred__29/i__carry_n_13 ;
  wire \minusOp_inferred__29/i__carry_n_14 ;
  wire \minusOp_inferred__29/i__carry_n_15 ;
  wire \minusOp_inferred__29/i__carry_n_2 ;
  wire \minusOp_inferred__29/i__carry_n_3 ;
  wire \minusOp_inferred__29/i__carry_n_5 ;
  wire \minusOp_inferred__29/i__carry_n_6 ;
  wire \minusOp_inferred__29/i__carry_n_7 ;
  wire \minusOp_inferred__29/i__carry_n_8 ;
  wire \minusOp_inferred__29/i__carry_n_9 ;
  wire \minusOp_inferred__3/i__carry__0_n_13 ;
  wire \minusOp_inferred__3/i__carry__0_n_14 ;
  wire \minusOp_inferred__3/i__carry__0_n_15 ;
  wire \minusOp_inferred__3/i__carry__0_n_6 ;
  wire \minusOp_inferred__3/i__carry__0_n_7 ;
  wire \minusOp_inferred__3/i__carry_n_0 ;
  wire \minusOp_inferred__3/i__carry_n_1 ;
  wire \minusOp_inferred__3/i__carry_n_10 ;
  wire \minusOp_inferred__3/i__carry_n_11 ;
  wire \minusOp_inferred__3/i__carry_n_12 ;
  wire \minusOp_inferred__3/i__carry_n_13 ;
  wire \minusOp_inferred__3/i__carry_n_14 ;
  wire \minusOp_inferred__3/i__carry_n_15 ;
  wire \minusOp_inferred__3/i__carry_n_2 ;
  wire \minusOp_inferred__3/i__carry_n_3 ;
  wire \minusOp_inferred__3/i__carry_n_5 ;
  wire \minusOp_inferred__3/i__carry_n_6 ;
  wire \minusOp_inferred__3/i__carry_n_7 ;
  wire \minusOp_inferred__3/i__carry_n_8 ;
  wire \minusOp_inferred__3/i__carry_n_9 ;
  wire \minusOp_inferred__30/i__carry__0_n_13 ;
  wire \minusOp_inferred__30/i__carry__0_n_14 ;
  wire \minusOp_inferred__30/i__carry__0_n_15 ;
  wire \minusOp_inferred__30/i__carry__0_n_6 ;
  wire \minusOp_inferred__30/i__carry__0_n_7 ;
  wire \minusOp_inferred__30/i__carry_n_0 ;
  wire \minusOp_inferred__30/i__carry_n_1 ;
  wire \minusOp_inferred__30/i__carry_n_10 ;
  wire \minusOp_inferred__30/i__carry_n_11 ;
  wire \minusOp_inferred__30/i__carry_n_12 ;
  wire \minusOp_inferred__30/i__carry_n_13 ;
  wire \minusOp_inferred__30/i__carry_n_14 ;
  wire \minusOp_inferred__30/i__carry_n_15 ;
  wire \minusOp_inferred__30/i__carry_n_2 ;
  wire \minusOp_inferred__30/i__carry_n_3 ;
  wire \minusOp_inferred__30/i__carry_n_5 ;
  wire \minusOp_inferred__30/i__carry_n_6 ;
  wire \minusOp_inferred__30/i__carry_n_7 ;
  wire \minusOp_inferred__30/i__carry_n_8 ;
  wire \minusOp_inferred__30/i__carry_n_9 ;
  wire \minusOp_inferred__4/i__carry__0_n_13 ;
  wire \minusOp_inferred__4/i__carry__0_n_14 ;
  wire \minusOp_inferred__4/i__carry__0_n_15 ;
  wire \minusOp_inferred__4/i__carry__0_n_6 ;
  wire \minusOp_inferred__4/i__carry__0_n_7 ;
  wire \minusOp_inferred__4/i__carry_n_0 ;
  wire \minusOp_inferred__4/i__carry_n_1 ;
  wire \minusOp_inferred__4/i__carry_n_10 ;
  wire \minusOp_inferred__4/i__carry_n_11 ;
  wire \minusOp_inferred__4/i__carry_n_12 ;
  wire \minusOp_inferred__4/i__carry_n_13 ;
  wire \minusOp_inferred__4/i__carry_n_14 ;
  wire \minusOp_inferred__4/i__carry_n_15 ;
  wire \minusOp_inferred__4/i__carry_n_2 ;
  wire \minusOp_inferred__4/i__carry_n_3 ;
  wire \minusOp_inferred__4/i__carry_n_5 ;
  wire \minusOp_inferred__4/i__carry_n_6 ;
  wire \minusOp_inferred__4/i__carry_n_7 ;
  wire \minusOp_inferred__4/i__carry_n_8 ;
  wire \minusOp_inferred__4/i__carry_n_9 ;
  wire \minusOp_inferred__5/i__carry__0_n_13 ;
  wire \minusOp_inferred__5/i__carry__0_n_14 ;
  wire \minusOp_inferred__5/i__carry__0_n_15 ;
  wire \minusOp_inferred__5/i__carry__0_n_6 ;
  wire \minusOp_inferred__5/i__carry__0_n_7 ;
  wire \minusOp_inferred__5/i__carry_n_0 ;
  wire \minusOp_inferred__5/i__carry_n_1 ;
  wire \minusOp_inferred__5/i__carry_n_10 ;
  wire \minusOp_inferred__5/i__carry_n_11 ;
  wire \minusOp_inferred__5/i__carry_n_12 ;
  wire \minusOp_inferred__5/i__carry_n_13 ;
  wire \minusOp_inferred__5/i__carry_n_14 ;
  wire \minusOp_inferred__5/i__carry_n_15 ;
  wire \minusOp_inferred__5/i__carry_n_2 ;
  wire \minusOp_inferred__5/i__carry_n_3 ;
  wire \minusOp_inferred__5/i__carry_n_5 ;
  wire \minusOp_inferred__5/i__carry_n_6 ;
  wire \minusOp_inferred__5/i__carry_n_7 ;
  wire \minusOp_inferred__5/i__carry_n_8 ;
  wire \minusOp_inferred__5/i__carry_n_9 ;
  wire \minusOp_inferred__6/i__carry__0_n_13 ;
  wire \minusOp_inferred__6/i__carry__0_n_14 ;
  wire \minusOp_inferred__6/i__carry__0_n_15 ;
  wire \minusOp_inferred__6/i__carry__0_n_6 ;
  wire \minusOp_inferred__6/i__carry__0_n_7 ;
  wire \minusOp_inferred__6/i__carry_n_0 ;
  wire \minusOp_inferred__6/i__carry_n_1 ;
  wire \minusOp_inferred__6/i__carry_n_10 ;
  wire \minusOp_inferred__6/i__carry_n_11 ;
  wire \minusOp_inferred__6/i__carry_n_12 ;
  wire \minusOp_inferred__6/i__carry_n_13 ;
  wire \minusOp_inferred__6/i__carry_n_14 ;
  wire \minusOp_inferred__6/i__carry_n_15 ;
  wire \minusOp_inferred__6/i__carry_n_2 ;
  wire \minusOp_inferred__6/i__carry_n_3 ;
  wire \minusOp_inferred__6/i__carry_n_5 ;
  wire \minusOp_inferred__6/i__carry_n_6 ;
  wire \minusOp_inferred__6/i__carry_n_7 ;
  wire \minusOp_inferred__6/i__carry_n_8 ;
  wire \minusOp_inferred__6/i__carry_n_9 ;
  wire \minusOp_inferred__7/i__carry__0_n_15 ;
  wire \minusOp_inferred__7/i__carry_n_0 ;
  wire \minusOp_inferred__7/i__carry_n_1 ;
  wire \minusOp_inferred__7/i__carry_n_10 ;
  wire \minusOp_inferred__7/i__carry_n_11 ;
  wire \minusOp_inferred__7/i__carry_n_12 ;
  wire \minusOp_inferred__7/i__carry_n_13 ;
  wire \minusOp_inferred__7/i__carry_n_14 ;
  wire \minusOp_inferred__7/i__carry_n_15 ;
  wire \minusOp_inferred__7/i__carry_n_2 ;
  wire \minusOp_inferred__7/i__carry_n_3 ;
  wire \minusOp_inferred__7/i__carry_n_5 ;
  wire \minusOp_inferred__7/i__carry_n_6 ;
  wire \minusOp_inferred__7/i__carry_n_7 ;
  wire \minusOp_inferred__7/i__carry_n_8 ;
  wire \minusOp_inferred__7/i__carry_n_9 ;
  wire \minusOp_inferred__8/i__carry__0_n_15 ;
  wire \minusOp_inferred__8/i__carry_n_0 ;
  wire \minusOp_inferred__8/i__carry_n_1 ;
  wire \minusOp_inferred__8/i__carry_n_10 ;
  wire \minusOp_inferred__8/i__carry_n_11 ;
  wire \minusOp_inferred__8/i__carry_n_12 ;
  wire \minusOp_inferred__8/i__carry_n_13 ;
  wire \minusOp_inferred__8/i__carry_n_14 ;
  wire \minusOp_inferred__8/i__carry_n_15 ;
  wire \minusOp_inferred__8/i__carry_n_2 ;
  wire \minusOp_inferred__8/i__carry_n_3 ;
  wire \minusOp_inferred__8/i__carry_n_5 ;
  wire \minusOp_inferred__8/i__carry_n_6 ;
  wire \minusOp_inferred__8/i__carry_n_7 ;
  wire \minusOp_inferred__8/i__carry_n_8 ;
  wire \minusOp_inferred__8/i__carry_n_9 ;
  wire \minusOp_inferred__9/i__carry__0_n_15 ;
  wire \minusOp_inferred__9/i__carry_n_0 ;
  wire \minusOp_inferred__9/i__carry_n_1 ;
  wire \minusOp_inferred__9/i__carry_n_10 ;
  wire \minusOp_inferred__9/i__carry_n_11 ;
  wire \minusOp_inferred__9/i__carry_n_12 ;
  wire \minusOp_inferred__9/i__carry_n_13 ;
  wire \minusOp_inferred__9/i__carry_n_14 ;
  wire \minusOp_inferred__9/i__carry_n_15 ;
  wire \minusOp_inferred__9/i__carry_n_2 ;
  wire \minusOp_inferred__9/i__carry_n_3 ;
  wire \minusOp_inferred__9/i__carry_n_5 ;
  wire \minusOp_inferred__9/i__carry_n_6 ;
  wire \minusOp_inferred__9/i__carry_n_7 ;
  wire \minusOp_inferred__9/i__carry_n_8 ;
  wire \minusOp_inferred__9/i__carry_n_9 ;
  wire [7:0]\needs_delay.shift_register_reg[1][23] ;
  wire [8:0]\needs_delay.shift_register_reg[1][23]_0 ;
  wire [8:0]\needs_delay.shift_register_reg[1][23]_1 ;
  wire [8:0]\needs_delay.shift_register_reg[1][23]_2 ;
  wire [7:0]\needs_delay.shift_register_reg[1][39] ;
  wire [8:0]\needs_delay.shift_register_reg[1][39]_0 ;
  wire [8:0]\needs_delay.shift_register_reg[1][39]_1 ;
  wire [8:0]\needs_delay.shift_register_reg[1][39]_2 ;
  wire [8:0]\needs_delay.shift_register_reg[1][39]_3 ;
  wire [8:0]\needs_delay.shift_register_reg[1][39]_4 ;
  wire [7:0]\needs_delay.shift_register_reg[1][7] ;
  wire [8:0]\needs_delay.shift_register_reg[1][7]_0 ;
  wire [8:0]\needs_delay.shift_register_reg[1][7]_1 ;
  wire [6:0]\needs_delay.shift_register_reg[2][6] ;
  wire [7:0]\needs_delay.shift_register_reg[2][7] ;
  wire [7:0]\needs_delay.shift_register_reg[2][7]_0 ;
  wire [8:0]\needs_delay.shift_register_reg[2][7]_1 ;
  wire [8:0]\needs_delay.shift_register_reg[2][7]_2 ;
  wire [8:0]\needs_delay.shift_register_reg[2]_6 ;
  wire [7:0]\needs_delay.shift_register_reg[5][7]__0 ;
  wire [7:0]\needs_delay.shift_register_reg[5][7]__0_0 ;
  wire [7:0]\needs_delay.shift_register_reg[5][7]__0_1 ;
  wire [7:0]\needs_delay.shift_register_reg[5][7]__0_2 ;
  wire [0:0]\needs_delay.shift_register_reg[5][8]__0 ;
  wire [0:0]\needs_delay.shift_register_reg[5][8]__0_0 ;
  wire [0:0]\needs_delay.shift_register_reg[5][8]__0_1 ;
  wire [0:0]\needs_delay.shift_register_reg[5][8]__0_2 ;
  wire [8:0]\needs_delay.shift_register_reg[5]_0 ;
  wire [104:0]nhood;
  wire \plusOp_inferred__1/i__carry__0_n_13 ;
  wire \plusOp_inferred__1/i__carry__0_n_14 ;
  wire \plusOp_inferred__1/i__carry__0_n_15 ;
  wire \plusOp_inferred__1/i__carry__0_n_6 ;
  wire \plusOp_inferred__1/i__carry__0_n_7 ;
  wire \plusOp_inferred__1/i__carry_n_0 ;
  wire \plusOp_inferred__1/i__carry_n_1 ;
  wire \plusOp_inferred__1/i__carry_n_10 ;
  wire \plusOp_inferred__1/i__carry_n_11 ;
  wire \plusOp_inferred__1/i__carry_n_12 ;
  wire \plusOp_inferred__1/i__carry_n_13 ;
  wire \plusOp_inferred__1/i__carry_n_14 ;
  wire \plusOp_inferred__1/i__carry_n_15 ;
  wire \plusOp_inferred__1/i__carry_n_2 ;
  wire \plusOp_inferred__1/i__carry_n_3 ;
  wire \plusOp_inferred__1/i__carry_n_5 ;
  wire \plusOp_inferred__1/i__carry_n_6 ;
  wire \plusOp_inferred__1/i__carry_n_7 ;
  wire \plusOp_inferred__1/i__carry_n_8 ;
  wire \plusOp_inferred__1/i__carry_n_9 ;
  wire \plusOp_inferred__12/i__carry__0_n_13 ;
  wire \plusOp_inferred__12/i__carry__0_n_14 ;
  wire \plusOp_inferred__12/i__carry__0_n_15 ;
  wire \plusOp_inferred__12/i__carry__0_n_6 ;
  wire \plusOp_inferred__12/i__carry__0_n_7 ;
  wire \plusOp_inferred__12/i__carry_n_0 ;
  wire \plusOp_inferred__12/i__carry_n_1 ;
  wire \plusOp_inferred__12/i__carry_n_10 ;
  wire \plusOp_inferred__12/i__carry_n_11 ;
  wire \plusOp_inferred__12/i__carry_n_12 ;
  wire \plusOp_inferred__12/i__carry_n_13 ;
  wire \plusOp_inferred__12/i__carry_n_14 ;
  wire \plusOp_inferred__12/i__carry_n_15 ;
  wire \plusOp_inferred__12/i__carry_n_2 ;
  wire \plusOp_inferred__12/i__carry_n_3 ;
  wire \plusOp_inferred__12/i__carry_n_5 ;
  wire \plusOp_inferred__12/i__carry_n_6 ;
  wire \plusOp_inferred__12/i__carry_n_7 ;
  wire \plusOp_inferred__12/i__carry_n_8 ;
  wire \plusOp_inferred__12/i__carry_n_9 ;
  wire \plusOp_inferred__15/i__carry__0_n_13 ;
  wire \plusOp_inferred__15/i__carry__0_n_14 ;
  wire \plusOp_inferred__15/i__carry__0_n_15 ;
  wire \plusOp_inferred__15/i__carry__0_n_6 ;
  wire \plusOp_inferred__15/i__carry__0_n_7 ;
  wire \plusOp_inferred__15/i__carry_n_0 ;
  wire \plusOp_inferred__15/i__carry_n_1 ;
  wire \plusOp_inferred__15/i__carry_n_10 ;
  wire \plusOp_inferred__15/i__carry_n_11 ;
  wire \plusOp_inferred__15/i__carry_n_12 ;
  wire \plusOp_inferred__15/i__carry_n_13 ;
  wire \plusOp_inferred__15/i__carry_n_14 ;
  wire \plusOp_inferred__15/i__carry_n_15 ;
  wire \plusOp_inferred__15/i__carry_n_2 ;
  wire \plusOp_inferred__15/i__carry_n_3 ;
  wire \plusOp_inferred__15/i__carry_n_5 ;
  wire \plusOp_inferred__15/i__carry_n_6 ;
  wire \plusOp_inferred__15/i__carry_n_7 ;
  wire \plusOp_inferred__15/i__carry_n_8 ;
  wire \plusOp_inferred__15/i__carry_n_9 ;
  wire \plusOp_inferred__22/i__carry__0_n_13 ;
  wire \plusOp_inferred__22/i__carry__0_n_14 ;
  wire \plusOp_inferred__22/i__carry__0_n_15 ;
  wire \plusOp_inferred__22/i__carry__0_n_6 ;
  wire \plusOp_inferred__22/i__carry__0_n_7 ;
  wire \plusOp_inferred__22/i__carry_n_0 ;
  wire \plusOp_inferred__22/i__carry_n_1 ;
  wire \plusOp_inferred__22/i__carry_n_10 ;
  wire \plusOp_inferred__22/i__carry_n_11 ;
  wire \plusOp_inferred__22/i__carry_n_12 ;
  wire \plusOp_inferred__22/i__carry_n_13 ;
  wire \plusOp_inferred__22/i__carry_n_14 ;
  wire \plusOp_inferred__22/i__carry_n_15 ;
  wire \plusOp_inferred__22/i__carry_n_2 ;
  wire \plusOp_inferred__22/i__carry_n_3 ;
  wire \plusOp_inferred__22/i__carry_n_5 ;
  wire \plusOp_inferred__22/i__carry_n_6 ;
  wire \plusOp_inferred__22/i__carry_n_7 ;
  wire \plusOp_inferred__22/i__carry_n_8 ;
  wire \plusOp_inferred__22/i__carry_n_9 ;
  wire \plusOp_inferred__24/i__carry__0_n_13 ;
  wire \plusOp_inferred__24/i__carry__0_n_14 ;
  wire \plusOp_inferred__24/i__carry__0_n_15 ;
  wire \plusOp_inferred__24/i__carry__0_n_6 ;
  wire \plusOp_inferred__24/i__carry__0_n_7 ;
  wire \plusOp_inferred__24/i__carry_n_0 ;
  wire \plusOp_inferred__24/i__carry_n_1 ;
  wire \plusOp_inferred__24/i__carry_n_10 ;
  wire \plusOp_inferred__24/i__carry_n_11 ;
  wire \plusOp_inferred__24/i__carry_n_12 ;
  wire \plusOp_inferred__24/i__carry_n_13 ;
  wire \plusOp_inferred__24/i__carry_n_14 ;
  wire \plusOp_inferred__24/i__carry_n_15 ;
  wire \plusOp_inferred__24/i__carry_n_2 ;
  wire \plusOp_inferred__24/i__carry_n_3 ;
  wire \plusOp_inferred__24/i__carry_n_5 ;
  wire \plusOp_inferred__24/i__carry_n_6 ;
  wire \plusOp_inferred__24/i__carry_n_7 ;
  wire \plusOp_inferred__24/i__carry_n_8 ;
  wire \plusOp_inferred__24/i__carry_n_9 ;
  wire \plusOp_inferred__32/i__carry__0_n_13 ;
  wire \plusOp_inferred__32/i__carry__0_n_14 ;
  wire \plusOp_inferred__32/i__carry__0_n_15 ;
  wire \plusOp_inferred__32/i__carry__0_n_6 ;
  wire \plusOp_inferred__32/i__carry__0_n_7 ;
  wire \plusOp_inferred__32/i__carry_n_0 ;
  wire \plusOp_inferred__32/i__carry_n_1 ;
  wire \plusOp_inferred__32/i__carry_n_10 ;
  wire \plusOp_inferred__32/i__carry_n_11 ;
  wire \plusOp_inferred__32/i__carry_n_12 ;
  wire \plusOp_inferred__32/i__carry_n_13 ;
  wire \plusOp_inferred__32/i__carry_n_14 ;
  wire \plusOp_inferred__32/i__carry_n_15 ;
  wire \plusOp_inferred__32/i__carry_n_2 ;
  wire \plusOp_inferred__32/i__carry_n_3 ;
  wire \plusOp_inferred__32/i__carry_n_5 ;
  wire \plusOp_inferred__32/i__carry_n_6 ;
  wire \plusOp_inferred__32/i__carry_n_7 ;
  wire \plusOp_inferred__32/i__carry_n_8 ;
  wire \plusOp_inferred__32/i__carry_n_9 ;
  wire \plusOp_inferred__4/i__carry__0_n_13 ;
  wire \plusOp_inferred__4/i__carry__0_n_14 ;
  wire \plusOp_inferred__4/i__carry__0_n_15 ;
  wire \plusOp_inferred__4/i__carry__0_n_6 ;
  wire \plusOp_inferred__4/i__carry__0_n_7 ;
  wire \plusOp_inferred__4/i__carry_n_0 ;
  wire \plusOp_inferred__4/i__carry_n_1 ;
  wire \plusOp_inferred__4/i__carry_n_10 ;
  wire \plusOp_inferred__4/i__carry_n_11 ;
  wire \plusOp_inferred__4/i__carry_n_12 ;
  wire \plusOp_inferred__4/i__carry_n_13 ;
  wire \plusOp_inferred__4/i__carry_n_14 ;
  wire \plusOp_inferred__4/i__carry_n_15 ;
  wire \plusOp_inferred__4/i__carry_n_2 ;
  wire \plusOp_inferred__4/i__carry_n_3 ;
  wire \plusOp_inferred__4/i__carry_n_5 ;
  wire \plusOp_inferred__4/i__carry_n_6 ;
  wire \plusOp_inferred__4/i__carry_n_7 ;
  wire \plusOp_inferred__4/i__carry_n_8 ;
  wire \plusOp_inferred__4/i__carry_n_9 ;
  wire reg_K10_n_0;
  wire reg_K10_n_1;
  wire reg_K10_n_10;
  wire reg_K10_n_11;
  wire reg_K10_n_12;
  wire reg_K10_n_13;
  wire reg_K10_n_14;
  wire reg_K10_n_15;
  wire reg_K10_n_16;
  wire reg_K10_n_17;
  wire reg_K10_n_18;
  wire reg_K10_n_19;
  wire reg_K10_n_2;
  wire reg_K10_n_20;
  wire reg_K10_n_21;
  wire reg_K10_n_22;
  wire reg_K10_n_23;
  wire reg_K10_n_24;
  wire reg_K10_n_25;
  wire reg_K10_n_26;
  wire reg_K10_n_27;
  wire reg_K10_n_28;
  wire reg_K10_n_3;
  wire reg_K10_n_4;
  wire reg_K10_n_5;
  wire reg_K10_n_6;
  wire reg_K10_n_7;
  wire reg_K10_n_8;
  wire reg_K10_n_9;
  wire reg_K11_n_0;
  wire reg_K11_n_1;
  wire reg_K11_n_10;
  wire reg_K11_n_11;
  wire reg_K11_n_12;
  wire reg_K11_n_13;
  wire reg_K11_n_14;
  wire reg_K11_n_15;
  wire reg_K11_n_16;
  wire reg_K11_n_17;
  wire reg_K11_n_18;
  wire reg_K11_n_2;
  wire reg_K11_n_3;
  wire reg_K11_n_4;
  wire reg_K11_n_5;
  wire reg_K11_n_6;
  wire reg_K11_n_7;
  wire reg_K11_n_8;
  wire reg_K11_n_9;
  wire reg_K12_n_0;
  wire reg_K12_n_1;
  wire reg_K12_n_10;
  wire reg_K12_n_11;
  wire reg_K12_n_12;
  wire reg_K12_n_13;
  wire reg_K12_n_14;
  wire reg_K12_n_15;
  wire reg_K12_n_16;
  wire reg_K12_n_17;
  wire reg_K12_n_18;
  wire reg_K12_n_2;
  wire reg_K12_n_3;
  wire reg_K12_n_4;
  wire reg_K12_n_5;
  wire reg_K12_n_6;
  wire reg_K12_n_7;
  wire reg_K12_n_8;
  wire reg_K12_n_9;
  wire reg_K1_n_0;
  wire reg_K1_n_1;
  wire reg_K1_n_11;
  wire reg_K1_n_12;
  wire reg_K1_n_13;
  wire reg_K1_n_14;
  wire reg_K1_n_15;
  wire reg_K1_n_16;
  wire reg_K1_n_17;
  wire reg_K1_n_18;
  wire reg_K1_n_19;
  wire reg_K1_n_20;
  wire reg_K1_n_21;
  wire reg_K1_n_22;
  wire reg_K1_n_23;
  wire reg_K1_n_24;
  wire reg_K1_n_25;
  wire reg_K1_n_26;
  wire reg_K1_n_27;
  wire reg_K1_n_28;
  wire reg_K2_n_0;
  wire reg_K2_n_1;
  wire reg_K2_n_10;
  wire reg_K2_n_11;
  wire reg_K2_n_12;
  wire reg_K2_n_13;
  wire reg_K2_n_14;
  wire reg_K2_n_15;
  wire reg_K2_n_16;
  wire reg_K2_n_17;
  wire reg_K2_n_18;
  wire reg_K2_n_2;
  wire reg_K2_n_3;
  wire reg_K2_n_4;
  wire reg_K2_n_5;
  wire reg_K2_n_6;
  wire reg_K2_n_7;
  wire reg_K2_n_8;
  wire reg_K2_n_9;
  wire reg_K3_n_0;
  wire reg_K3_n_1;
  wire reg_K3_n_10;
  wire reg_K3_n_11;
  wire reg_K3_n_12;
  wire reg_K3_n_13;
  wire reg_K3_n_14;
  wire reg_K3_n_15;
  wire reg_K3_n_16;
  wire reg_K3_n_17;
  wire reg_K3_n_18;
  wire reg_K3_n_2;
  wire reg_K3_n_3;
  wire reg_K3_n_4;
  wire reg_K3_n_5;
  wire reg_K3_n_6;
  wire reg_K3_n_7;
  wire reg_K3_n_8;
  wire reg_K3_n_9;
  wire reg_K4_n_0;
  wire reg_K4_n_1;
  wire reg_K4_n_10;
  wire reg_K4_n_11;
  wire reg_K4_n_12;
  wire reg_K4_n_13;
  wire reg_K4_n_14;
  wire reg_K4_n_15;
  wire reg_K4_n_16;
  wire reg_K4_n_17;
  wire reg_K4_n_18;
  wire reg_K4_n_19;
  wire reg_K4_n_2;
  wire reg_K4_n_20;
  wire reg_K4_n_21;
  wire reg_K4_n_22;
  wire reg_K4_n_23;
  wire reg_K4_n_24;
  wire reg_K4_n_25;
  wire reg_K4_n_26;
  wire reg_K4_n_27;
  wire reg_K4_n_28;
  wire reg_K4_n_3;
  wire reg_K4_n_4;
  wire reg_K4_n_5;
  wire reg_K4_n_6;
  wire reg_K4_n_7;
  wire reg_K4_n_8;
  wire reg_K4_n_9;
  wire reg_K5_n_0;
  wire reg_K5_n_1;
  wire reg_K5_n_10;
  wire reg_K5_n_11;
  wire reg_K5_n_12;
  wire reg_K5_n_13;
  wire reg_K5_n_14;
  wire reg_K5_n_15;
  wire reg_K5_n_16;
  wire reg_K5_n_17;
  wire reg_K5_n_18;
  wire reg_K5_n_2;
  wire reg_K5_n_3;
  wire reg_K5_n_4;
  wire reg_K5_n_5;
  wire reg_K5_n_6;
  wire reg_K5_n_7;
  wire reg_K5_n_8;
  wire reg_K5_n_9;
  wire reg_K6_n_0;
  wire reg_K6_n_1;
  wire reg_K6_n_10;
  wire reg_K6_n_11;
  wire reg_K6_n_12;
  wire reg_K6_n_13;
  wire reg_K6_n_14;
  wire reg_K6_n_15;
  wire reg_K6_n_16;
  wire reg_K6_n_17;
  wire reg_K6_n_18;
  wire reg_K6_n_2;
  wire reg_K6_n_3;
  wire reg_K6_n_4;
  wire reg_K6_n_5;
  wire reg_K6_n_6;
  wire reg_K6_n_7;
  wire reg_K6_n_8;
  wire reg_K6_n_9;
  wire reg_K7_n_0;
  wire reg_K7_n_1;
  wire reg_K7_n_10;
  wire reg_K7_n_11;
  wire reg_K7_n_12;
  wire reg_K7_n_13;
  wire reg_K7_n_14;
  wire reg_K7_n_15;
  wire reg_K7_n_16;
  wire reg_K7_n_17;
  wire reg_K7_n_18;
  wire reg_K7_n_19;
  wire reg_K7_n_2;
  wire reg_K7_n_20;
  wire reg_K7_n_21;
  wire reg_K7_n_22;
  wire reg_K7_n_23;
  wire reg_K7_n_24;
  wire reg_K7_n_25;
  wire reg_K7_n_26;
  wire reg_K7_n_27;
  wire reg_K7_n_28;
  wire reg_K7_n_3;
  wire reg_K7_n_4;
  wire reg_K7_n_5;
  wire reg_K7_n_6;
  wire reg_K7_n_7;
  wire reg_K7_n_8;
  wire reg_K7_n_9;
  wire reg_K8_n_0;
  wire reg_K8_n_1;
  wire reg_K8_n_10;
  wire reg_K8_n_11;
  wire reg_K8_n_12;
  wire reg_K8_n_13;
  wire reg_K8_n_14;
  wire reg_K8_n_15;
  wire reg_K8_n_16;
  wire reg_K8_n_17;
  wire reg_K8_n_18;
  wire reg_K8_n_2;
  wire reg_K8_n_3;
  wire reg_K8_n_4;
  wire reg_K8_n_5;
  wire reg_K8_n_6;
  wire reg_K8_n_7;
  wire reg_K8_n_8;
  wire reg_K8_n_9;
  wire reg_K9_n_0;
  wire reg_K9_n_1;
  wire reg_K9_n_10;
  wire reg_K9_n_11;
  wire reg_K9_n_12;
  wire reg_K9_n_13;
  wire reg_K9_n_14;
  wire reg_K9_n_15;
  wire reg_K9_n_16;
  wire reg_K9_n_17;
  wire reg_K9_n_18;
  wire reg_K9_n_2;
  wire reg_K9_n_3;
  wire reg_K9_n_4;
  wire reg_K9_n_5;
  wire reg_K9_n_6;
  wire reg_K9_n_7;
  wire reg_K9_n_8;
  wire reg_K9_n_9;
  wire resetn_out;
  wire [10:0]s0103;
  wire [10:0]s0107;
  wire [10:0]s0204;
  wire [10:0]s0406;
  wire [10:0]s0507;
  wire [10:0]s0810;
  wire [10:0]s0911;
  wire \s0911[10]_i_2_n_0 ;
  wire \s0911[10]_i_3_n_0 ;
  wire \s0911[10]_i_4_n_0 ;
  wire \s0911[7]_i_2_n_0 ;
  wire \s0911[7]_i_3_n_0 ;
  wire \s0911[7]_i_4_n_0 ;
  wire \s0911[7]_i_5_n_0 ;
  wire \s0911[7]_i_6_n_0 ;
  wire \s0911[7]_i_7_n_0 ;
  wire \s0911[7]_i_8_n_0 ;
  wire \s0911[7]_i_9_n_0 ;
  wire \s0911_reg[10]_i_1_n_13 ;
  wire \s0911_reg[10]_i_1_n_14 ;
  wire \s0911_reg[10]_i_1_n_15 ;
  wire \s0911_reg[10]_i_1_n_6 ;
  wire \s0911_reg[10]_i_1_n_7 ;
  wire \s0911_reg[7]_i_1_n_0 ;
  wire \s0911_reg[7]_i_1_n_1 ;
  wire \s0911_reg[7]_i_1_n_10 ;
  wire \s0911_reg[7]_i_1_n_11 ;
  wire \s0911_reg[7]_i_1_n_12 ;
  wire \s0911_reg[7]_i_1_n_13 ;
  wire \s0911_reg[7]_i_1_n_14 ;
  wire \s0911_reg[7]_i_1_n_15 ;
  wire \s0911_reg[7]_i_1_n_2 ;
  wire \s0911_reg[7]_i_1_n_3 ;
  wire \s0911_reg[7]_i_1_n_5 ;
  wire \s0911_reg[7]_i_1_n_6 ;
  wire \s0911_reg[7]_i_1_n_7 ;
  wire \s0911_reg[7]_i_1_n_8 ;
  wire \s0911_reg[7]_i_1_n_9 ;
  wire [10:0]s1012;
  wire [10:9]var1;
  wire \var1p[11]_i_2_n_0 ;
  wire \var1p[11]_i_3_n_0 ;
  wire \var1p[11]_i_4_n_0 ;
  wire \var1p[7]_i_2_n_0 ;
  wire \var1p[7]_i_3_n_0 ;
  wire \var1p[7]_i_4_n_0 ;
  wire \var1p[7]_i_5_n_0 ;
  wire \var1p[7]_i_6_n_0 ;
  wire \var1p[7]_i_7_n_0 ;
  wire \var1p[7]_i_8_n_0 ;
  wire \var1p[7]_i_9_n_0 ;
  wire \var1p_reg[11]_i_1_n_13 ;
  wire \var1p_reg[11]_i_1_n_14 ;
  wire \var1p_reg[11]_i_1_n_15 ;
  wire \var1p_reg[11]_i_1_n_4 ;
  wire \var1p_reg[11]_i_1_n_6 ;
  wire \var1p_reg[11]_i_1_n_7 ;
  wire \var1p_reg[7]_i_1_n_0 ;
  wire \var1p_reg[7]_i_1_n_1 ;
  wire \var1p_reg[7]_i_1_n_10 ;
  wire \var1p_reg[7]_i_1_n_11 ;
  wire \var1p_reg[7]_i_1_n_12 ;
  wire \var1p_reg[7]_i_1_n_13 ;
  wire \var1p_reg[7]_i_1_n_14 ;
  wire \var1p_reg[7]_i_1_n_2 ;
  wire \var1p_reg[7]_i_1_n_3 ;
  wire \var1p_reg[7]_i_1_n_5 ;
  wire \var1p_reg[7]_i_1_n_6 ;
  wire \var1p_reg[7]_i_1_n_7 ;
  wire \var1p_reg[7]_i_1_n_8 ;
  wire \var1p_reg[7]_i_1_n_9 ;
  wire [10:9]var2;
  wire \var2p[11]_i_2_n_0 ;
  wire \var2p[11]_i_3_n_0 ;
  wire \var2p[11]_i_4_n_0 ;
  wire \var2p[7]_i_2_n_0 ;
  wire \var2p[7]_i_3_n_0 ;
  wire \var2p[7]_i_4_n_0 ;
  wire \var2p[7]_i_5_n_0 ;
  wire \var2p[7]_i_6_n_0 ;
  wire \var2p[7]_i_7_n_0 ;
  wire \var2p[7]_i_8_n_0 ;
  wire \var2p[7]_i_9_n_0 ;
  wire \var2p_reg[11]_i_1_n_13 ;
  wire \var2p_reg[11]_i_1_n_14 ;
  wire \var2p_reg[11]_i_1_n_15 ;
  wire \var2p_reg[11]_i_1_n_4 ;
  wire \var2p_reg[11]_i_1_n_6 ;
  wire \var2p_reg[11]_i_1_n_7 ;
  wire \var2p_reg[7]_i_1_n_0 ;
  wire \var2p_reg[7]_i_1_n_1 ;
  wire \var2p_reg[7]_i_1_n_10 ;
  wire \var2p_reg[7]_i_1_n_11 ;
  wire \var2p_reg[7]_i_1_n_12 ;
  wire \var2p_reg[7]_i_1_n_13 ;
  wire \var2p_reg[7]_i_1_n_14 ;
  wire \var2p_reg[7]_i_1_n_2 ;
  wire \var2p_reg[7]_i_1_n_3 ;
  wire \var2p_reg[7]_i_1_n_5 ;
  wire \var2p_reg[7]_i_1_n_6 ;
  wire \var2p_reg[7]_i_1_n_7 ;
  wire \var2p_reg[7]_i_1_n_8 ;
  wire \var2p_reg[7]_i_1_n_9 ;
  wire [10:9]var3;
  wire \var3p[11]_i_2_n_0 ;
  wire \var3p[11]_i_3_n_0 ;
  wire \var3p[11]_i_4_n_0 ;
  wire \var3p[7]_i_2_n_0 ;
  wire \var3p[7]_i_3_n_0 ;
  wire \var3p[7]_i_4_n_0 ;
  wire \var3p[7]_i_5_n_0 ;
  wire \var3p[7]_i_6_n_0 ;
  wire \var3p[7]_i_7_n_0 ;
  wire \var3p[7]_i_8_n_0 ;
  wire \var3p[7]_i_9_n_0 ;
  wire \var3p_reg[11]_i_1_n_13 ;
  wire \var3p_reg[11]_i_1_n_14 ;
  wire \var3p_reg[11]_i_1_n_15 ;
  wire \var3p_reg[11]_i_1_n_4 ;
  wire \var3p_reg[11]_i_1_n_6 ;
  wire \var3p_reg[11]_i_1_n_7 ;
  wire \var3p_reg[7]_i_1_n_0 ;
  wire \var3p_reg[7]_i_1_n_1 ;
  wire \var3p_reg[7]_i_1_n_10 ;
  wire \var3p_reg[7]_i_1_n_11 ;
  wire \var3p_reg[7]_i_1_n_12 ;
  wire \var3p_reg[7]_i_1_n_13 ;
  wire \var3p_reg[7]_i_1_n_14 ;
  wire \var3p_reg[7]_i_1_n_2 ;
  wire \var3p_reg[7]_i_1_n_3 ;
  wire \var3p_reg[7]_i_1_n_5 ;
  wire \var3p_reg[7]_i_1_n_6 ;
  wire \var3p_reg[7]_i_1_n_7 ;
  wire \var3p_reg[7]_i_1_n_8 ;
  wire \var3p_reg[7]_i_1_n_9 ;
  wire [10:9]var4;
  wire \var4p[11]_i_2_n_0 ;
  wire \var4p[11]_i_3_n_0 ;
  wire \var4p[11]_i_4_n_0 ;
  wire \var4p[7]_i_2_n_0 ;
  wire \var4p[7]_i_3_n_0 ;
  wire \var4p[7]_i_4_n_0 ;
  wire \var4p[7]_i_5_n_0 ;
  wire \var4p[7]_i_6_n_0 ;
  wire \var4p[7]_i_7_n_0 ;
  wire \var4p[7]_i_8_n_0 ;
  wire \var4p[7]_i_9_n_0 ;
  wire \var4p_reg[11]_i_1_n_13 ;
  wire \var4p_reg[11]_i_1_n_14 ;
  wire \var4p_reg[11]_i_1_n_15 ;
  wire \var4p_reg[11]_i_1_n_4 ;
  wire \var4p_reg[11]_i_1_n_6 ;
  wire \var4p_reg[11]_i_1_n_7 ;
  wire \var4p_reg[7]_i_1_n_0 ;
  wire \var4p_reg[7]_i_1_n_1 ;
  wire \var4p_reg[7]_i_1_n_10 ;
  wire \var4p_reg[7]_i_1_n_11 ;
  wire \var4p_reg[7]_i_1_n_12 ;
  wire \var4p_reg[7]_i_1_n_13 ;
  wire \var4p_reg[7]_i_1_n_14 ;
  wire \var4p_reg[7]_i_1_n_2 ;
  wire \var4p_reg[7]_i_1_n_3 ;
  wire \var4p_reg[7]_i_1_n_5 ;
  wire \var4p_reg[7]_i_1_n_6 ;
  wire \var4p_reg[7]_i_1_n_7 ;
  wire \var4p_reg[7]_i_1_n_8 ;
  wire \var4p_reg[7]_i_1_n_9 ;
  wire [3:3]\NLW_SDHp_reg[7]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_SDHp_reg[7]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_SDHp_reg[9]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_SDHp_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_SDVp_reg[7]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_SDVp_reg[7]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_SDVp_reg[9]_i_2_CO_UNCONNECTED ;
  wire [7:1]\NLW_SDVp_reg[9]_i_2_O_UNCONNECTED ;
  wire [7:2]\NLW_a0102_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_a0102_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_a0102_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_a0304_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_a0304_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_a0304_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_a0506_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_a0506_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_a0506_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_a0708_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_a0708_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_a0708_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_a0910_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_a0910_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_a0910_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_a1112_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_a1112_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_a1112_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_a1314_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_a1314_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_a1314_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_a1516_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_a1516_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_a1516_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_ave_1_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_ave_1_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_ave_1_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_ave_2_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_ave_2_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_ave_2_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_ave_3_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_ave_3_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_ave_3_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_ave_4_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_ave_4_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_ave_4_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_minusOp_carry_CO_UNCONNECTED;
  wire [7:0]NLW_minusOp_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_minusOp_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_minusOp_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_minusOp_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_minusOp_inferred__1/i__carry__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__10/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_minusOp_inferred__10/i__carry__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__10/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__11/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_minusOp_inferred__11/i__carry__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__11/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__12/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_minusOp_inferred__12/i__carry__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__12/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__13/i__carry_CO_UNCONNECTED ;
  wire [7:2]\NLW_minusOp_inferred__13/i__carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_minusOp_inferred__13/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__14/i__carry_CO_UNCONNECTED ;
  wire [7:2]\NLW_minusOp_inferred__14/i__carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_minusOp_inferred__14/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__15/i__carry_CO_UNCONNECTED ;
  wire [7:2]\NLW_minusOp_inferred__15/i__carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_minusOp_inferred__15/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__16/i__carry_CO_UNCONNECTED ;
  wire [7:2]\NLW_minusOp_inferred__16/i__carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_minusOp_inferred__16/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__17/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_minusOp_inferred__17/i__carry__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__17/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__18/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_minusOp_inferred__18/i__carry__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__18/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__19/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_minusOp_inferred__19/i__carry__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__19/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__2/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_minusOp_inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__2/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__20/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_minusOp_inferred__20/i__carry__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__20/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__21/i__carry_CO_UNCONNECTED ;
  wire [7:2]\NLW_minusOp_inferred__21/i__carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_minusOp_inferred__21/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__22/i__carry_CO_UNCONNECTED ;
  wire [7:2]\NLW_minusOp_inferred__22/i__carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_minusOp_inferred__22/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__23/i__carry_CO_UNCONNECTED ;
  wire [7:2]\NLW_minusOp_inferred__23/i__carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_minusOp_inferred__23/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__24/i__carry_CO_UNCONNECTED ;
  wire [7:2]\NLW_minusOp_inferred__24/i__carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_minusOp_inferred__24/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__25/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_minusOp_inferred__25/i__carry__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__25/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__26/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_minusOp_inferred__26/i__carry__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__26/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__27/i__carry_CO_UNCONNECTED ;
  wire [7:2]\NLW_minusOp_inferred__27/i__carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_minusOp_inferred__27/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__28/i__carry_CO_UNCONNECTED ;
  wire [7:2]\NLW_minusOp_inferred__28/i__carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_minusOp_inferred__28/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__29/i__carry_CO_UNCONNECTED ;
  wire [7:2]\NLW_minusOp_inferred__29/i__carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_minusOp_inferred__29/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__3/i__carry_CO_UNCONNECTED ;
  wire [7:2]\NLW_minusOp_inferred__3/i__carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_minusOp_inferred__3/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__30/i__carry_CO_UNCONNECTED ;
  wire [7:2]\NLW_minusOp_inferred__30/i__carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_minusOp_inferred__30/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__4/i__carry_CO_UNCONNECTED ;
  wire [7:2]\NLW_minusOp_inferred__4/i__carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_minusOp_inferred__4/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__5/i__carry_CO_UNCONNECTED ;
  wire [7:2]\NLW_minusOp_inferred__5/i__carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_minusOp_inferred__5/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__6/i__carry_CO_UNCONNECTED ;
  wire [7:2]\NLW_minusOp_inferred__6/i__carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_minusOp_inferred__6/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__7/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_minusOp_inferred__7/i__carry__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__7/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__8/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_minusOp_inferred__8/i__carry__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__8/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__9/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_minusOp_inferred__9/i__carry__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__9/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_plusOp_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [7:2]\NLW_plusOp_inferred__1/i__carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_plusOp_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_plusOp_inferred__12/i__carry_CO_UNCONNECTED ;
  wire [7:2]\NLW_plusOp_inferred__12/i__carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_plusOp_inferred__12/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_plusOp_inferred__15/i__carry_CO_UNCONNECTED ;
  wire [7:2]\NLW_plusOp_inferred__15/i__carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_plusOp_inferred__15/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_plusOp_inferred__22/i__carry_CO_UNCONNECTED ;
  wire [7:2]\NLW_plusOp_inferred__22/i__carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_plusOp_inferred__22/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_plusOp_inferred__24/i__carry_CO_UNCONNECTED ;
  wire [7:2]\NLW_plusOp_inferred__24/i__carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_plusOp_inferred__24/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_plusOp_inferred__32/i__carry_CO_UNCONNECTED ;
  wire [7:2]\NLW_plusOp_inferred__32/i__carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_plusOp_inferred__32/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_plusOp_inferred__4/i__carry_CO_UNCONNECTED ;
  wire [7:2]\NLW_plusOp_inferred__4/i__carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_plusOp_inferred__4/i__carry__0_O_UNCONNECTED ;
  wire [7:2]\NLW_s0911_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_s0911_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_s0911_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_var1p_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_var1p_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_var1p_reg[7]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_var1p_reg[7]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_var2p_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_var2p_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_var2p_reg[7]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_var2p_reg[7]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_var3p_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_var3p_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_var3p_reg[7]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_var3p_reg[7]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_var4p_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_var4p_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_var4p_reg[7]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_var4p_reg[7]_i_1_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \D0103_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_0 [0]),
        .Q(D0103[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0103_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_0 [1]),
        .Q(D0103[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0103_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_0 [2]),
        .Q(D0103[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0103_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_0 [3]),
        .Q(D0103[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0103_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_0 [4]),
        .Q(D0103[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0103_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_0 [5]),
        .Q(D0103[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0103_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_0 [6]),
        .Q(D0103[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0103_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_0 [7]),
        .Q(D0103[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0103_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_0 [8]),
        .Q(D0103[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0111_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_3 [0]),
        .Q(D0111[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0111_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_3 [1]),
        .Q(D0111[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0111_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_3 [2]),
        .Q(D0111[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0111_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_3 [3]),
        .Q(D0111[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0111_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_3 [4]),
        .Q(D0111[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0111_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_3 [5]),
        .Q(D0111[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0111_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_3 [6]),
        .Q(D0111[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0111_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_3 [7]),
        .Q(D0111[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0111_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_3 [8]),
        .Q(D0111[8]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \D0305[7]_i_2 
       (.I0(\needs_delay.shift_register_reg[2][7] [7]),
        .I1(nhood[88]),
        .O(\D0305_reg[7]_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \D0305[7]_i_3 
       (.I0(\needs_delay.shift_register_reg[2][7] [6]),
        .I1(nhood[87]),
        .O(\D0305_reg[7]_0 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \D0305[7]_i_4 
       (.I0(\needs_delay.shift_register_reg[2][7] [5]),
        .I1(nhood[86]),
        .O(\D0305_reg[7]_0 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \D0305[7]_i_5 
       (.I0(\needs_delay.shift_register_reg[2][7] [4]),
        .I1(nhood[85]),
        .O(\D0305_reg[7]_0 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \D0305[7]_i_6 
       (.I0(\needs_delay.shift_register_reg[2][7] [3]),
        .I1(nhood[84]),
        .O(\D0305_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \D0305[7]_i_7 
       (.I0(\needs_delay.shift_register_reg[2][7] [2]),
        .I1(nhood[83]),
        .O(\D0305_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \D0305[7]_i_8 
       (.I0(\needs_delay.shift_register_reg[2][7] [1]),
        .I1(nhood[82]),
        .O(\D0305_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \D0305[7]_i_9 
       (.I0(\needs_delay.shift_register_reg[2][7] [0]),
        .I1(nhood[81]),
        .O(\D0305_reg[7]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \D0305_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_1 [0]),
        .Q(D0305[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0305_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_1 [1]),
        .Q(D0305[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0305_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_1 [2]),
        .Q(D0305[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0305_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_1 [3]),
        .Q(D0305[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0305_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_1 [4]),
        .Q(D0305[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0305_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_1 [5]),
        .Q(D0305[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0305_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_1 [6]),
        .Q(D0305[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0305_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_1 [7]),
        .Q(D0305[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0305_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_1 [8]),
        .Q(D0305[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0313_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_2 [0]),
        .Q(D0313[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0313_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_2 [1]),
        .Q(D0313[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0313_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_2 [2]),
        .Q(D0313[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0313_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_2 [3]),
        .Q(D0313[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0313_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_2 [4]),
        .Q(D0313[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0313_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_2 [5]),
        .Q(D0313[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0313_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_2 [6]),
        .Q(D0313[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0313_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_2 [7]),
        .Q(D0313[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0313_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][7]_2 [8]),
        .Q(D0313[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0515_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_1 [0]),
        .Q(D0515[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0515_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_1 [1]),
        .Q(D0515[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0515_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_1 [2]),
        .Q(D0515[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0515_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_1 [3]),
        .Q(D0515[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0515_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_1 [4]),
        .Q(D0515[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0515_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_1 [5]),
        .Q(D0515[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0515_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_1 [6]),
        .Q(D0515[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0515_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_1 [7]),
        .Q(D0515[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D0515_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_1 [8]),
        .Q(D0515[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1113_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [0]),
        .Q(D1113[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1113_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [1]),
        .Q(D1113[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1113_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [2]),
        .Q(D1113[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1113_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [3]),
        .Q(D1113[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1113_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [4]),
        .Q(D1113[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1113_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [5]),
        .Q(D1113[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1113_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [6]),
        .Q(D1113[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1113_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [7]),
        .Q(D1113[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1113_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_1 [8]),
        .Q(D1113[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1121_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_2 [0]),
        .Q(D1121[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1121_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_2 [1]),
        .Q(D1121[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1121_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_2 [2]),
        .Q(D1121[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1121_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_2 [3]),
        .Q(D1121[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1121_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_2 [4]),
        .Q(D1121[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1121_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_2 [5]),
        .Q(D1121[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1121_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_2 [6]),
        .Q(D1121[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1121_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_2 [7]),
        .Q(D1121[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1121_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_2 [8]),
        .Q(D1121[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1315_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_0 [0]),
        .Q(D1315[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1315_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_0 [1]),
        .Q(D1315[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1315_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_0 [2]),
        .Q(D1315[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1315_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_0 [3]),
        .Q(D1315[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1315_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_0 [4]),
        .Q(D1315[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1315_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_0 [5]),
        .Q(D1315[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1315_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_0 [6]),
        .Q(D1315[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1315_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_0 [7]),
        .Q(D1315[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1315_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_0 [8]),
        .Q(D1315[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1323_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_1 [0]),
        .Q(D1323[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1323_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_1 [1]),
        .Q(D1323[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1323_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_1 [2]),
        .Q(D1323[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1323_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_1 [3]),
        .Q(D1323[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1323_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_1 [4]),
        .Q(D1323[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1323_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_1 [5]),
        .Q(D1323[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1323_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_1 [6]),
        .Q(D1323[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1323_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_1 [7]),
        .Q(D1323[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1323_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_1 [8]),
        .Q(D1323[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1525_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_0 [0]),
        .Q(D1525[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1525_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_0 [1]),
        .Q(D1525[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1525_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_0 [2]),
        .Q(D1525[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1525_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_0 [3]),
        .Q(D1525[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1525_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_0 [4]),
        .Q(D1525[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1525_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_0 [5]),
        .Q(D1525[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1525_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_0 [6]),
        .Q(D1525[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1525_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_0 [7]),
        .Q(D1525[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D1525_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_0 [8]),
        .Q(D1525[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D2123_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_4 [0]),
        .Q(D2123[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D2123_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_4 [1]),
        .Q(D2123[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D2123_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_4 [2]),
        .Q(D2123[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D2123_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_4 [3]),
        .Q(D2123[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D2123_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_4 [4]),
        .Q(D2123[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D2123_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_4 [5]),
        .Q(D2123[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D2123_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_4 [6]),
        .Q(D2123[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D2123_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_4 [7]),
        .Q(D2123[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D2123_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][39]_4 [8]),
        .Q(D2123[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D2325_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_2 [0]),
        .Q(D2325[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D2325_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_2 [1]),
        .Q(D2325[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D2325_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_2 [2]),
        .Q(D2325[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D2325_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_2 [3]),
        .Q(D2325[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D2325_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_2 [4]),
        .Q(D2325[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D2325_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_2 [5]),
        .Q(D2325[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D2325_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_2 [6]),
        .Q(D2325[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D2325_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_2 [7]),
        .Q(D2325[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \D2325_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23]_2 [8]),
        .Q(D2325[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K10_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(D1323[0]),
        .Q(K10[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K10_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__10/i__carry_n_15 ),
        .Q(K10[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K10_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__10/i__carry_n_14 ),
        .Q(K10[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K10_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__10/i__carry_n_13 ),
        .Q(K10[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K10_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__10/i__carry_n_12 ),
        .Q(K10[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K10_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__10/i__carry_n_11 ),
        .Q(K10[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K10_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__10/i__carry_n_10 ),
        .Q(K10[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K10_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__10/i__carry_n_9 ),
        .Q(K10[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K10_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__10/i__carry_n_8 ),
        .Q(K10[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K10_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__10/i__carry__0_n_15 ),
        .Q(K10[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K11_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(D2123[0]),
        .Q(K11[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K11_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__25/i__carry_n_15 ),
        .Q(K11[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K11_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__25/i__carry_n_14 ),
        .Q(K11[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K11_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__25/i__carry_n_13 ),
        .Q(K11[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K11_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__25/i__carry_n_12 ),
        .Q(K11[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K11_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__25/i__carry_n_11 ),
        .Q(K11[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K11_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__25/i__carry_n_10 ),
        .Q(K11[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K11_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__25/i__carry_n_9 ),
        .Q(K11[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K11_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__25/i__carry_n_8 ),
        .Q(K11[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K11_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__25/i__carry__0_n_15 ),
        .Q(K11[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K12_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(D1121[0]),
        .Q(K12[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K12_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__9/i__carry_n_15 ),
        .Q(K12[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K12_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__9/i__carry_n_14 ),
        .Q(K12[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K12_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__9/i__carry_n_13 ),
        .Q(K12[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K12_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__9/i__carry_n_12 ),
        .Q(K12[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K12_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__9/i__carry_n_11 ),
        .Q(K12[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K12_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__9/i__carry_n_10 ),
        .Q(K12[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K12_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__9/i__carry_n_9 ),
        .Q(K12[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K12_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__9/i__carry_n_8 ),
        .Q(K12[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K12_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__9/i__carry__0_n_15 ),
        .Q(K12[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K1_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(D1113[0]),
        .Q(K1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K1_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__2/i__carry_n_15 ),
        .Q(K1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K1_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__2/i__carry_n_14 ),
        .Q(K1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K1_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__2/i__carry_n_13 ),
        .Q(K1[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K1_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__2/i__carry_n_12 ),
        .Q(K1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K1_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__2/i__carry_n_11 ),
        .Q(K1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K1_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__2/i__carry_n_10 ),
        .Q(K1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K1_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__2/i__carry_n_9 ),
        .Q(K1[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K1_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__2/i__carry_n_8 ),
        .Q(K1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K1_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__2/i__carry__0_n_15 ),
        .Q(K1[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K2_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(D0111[0]),
        .Q(K2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K2_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__12/i__carry_n_15 ),
        .Q(K2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K2_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__12/i__carry_n_14 ),
        .Q(K2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K2_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__12/i__carry_n_13 ),
        .Q(K2[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K2_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__12/i__carry_n_12 ),
        .Q(K2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K2_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__12/i__carry_n_11 ),
        .Q(K2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K2_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__12/i__carry_n_10 ),
        .Q(K2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K2_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__12/i__carry_n_9 ),
        .Q(K2[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K2_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__12/i__carry_n_8 ),
        .Q(K2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K2_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__12/i__carry__0_n_15 ),
        .Q(K2[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K3_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(D0103[0]),
        .Q(K3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K3_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__1/i__carry_n_15 ),
        .Q(K3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K3_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__1/i__carry_n_14 ),
        .Q(K3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K3_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__1/i__carry_n_13 ),
        .Q(K3[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K3_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__1/i__carry_n_12 ),
        .Q(K3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K3_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__1/i__carry_n_11 ),
        .Q(K3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K3_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__1/i__carry_n_10 ),
        .Q(K3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K3_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__1/i__carry_n_9 ),
        .Q(K3[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K3_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__1/i__carry_n_8 ),
        .Q(K3[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K3_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__1/i__carry__0_n_15 ),
        .Q(K3[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K4_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(D0313[0]),
        .Q(K4[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K4_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__11/i__carry_n_15 ),
        .Q(K4[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K4_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__11/i__carry_n_14 ),
        .Q(K4[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K4_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__11/i__carry_n_13 ),
        .Q(K4[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K4_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__11/i__carry_n_12 ),
        .Q(K4[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K4_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__11/i__carry_n_11 ),
        .Q(K4[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K4_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__11/i__carry_n_10 ),
        .Q(K4[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K4_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__11/i__carry_n_9 ),
        .Q(K4[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K4_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__11/i__carry_n_8 ),
        .Q(K4[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K4_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__11/i__carry__0_n_15 ),
        .Q(K4[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K5_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(D0305[0]),
        .Q(K5[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K5_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__0/i__carry_n_15 ),
        .Q(K5[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K5_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__0/i__carry_n_14 ),
        .Q(K5[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K5_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__0/i__carry_n_13 ),
        .Q(K5[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K5_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__0/i__carry_n_12 ),
        .Q(K5[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K5_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__0/i__carry_n_11 ),
        .Q(K5[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K5_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__0/i__carry_n_10 ),
        .Q(K5[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K5_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__0/i__carry_n_9 ),
        .Q(K5[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K5_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__0/i__carry_n_8 ),
        .Q(K5[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K5_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__0/i__carry__0_n_15 ),
        .Q(K5[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K6_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(D0515[0]),
        .Q(K6[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K6_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__20/i__carry_n_15 ),
        .Q(K6[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K6_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__20/i__carry_n_14 ),
        .Q(K6[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K6_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__20/i__carry_n_13 ),
        .Q(K6[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K6_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__20/i__carry_n_12 ),
        .Q(K6[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K6_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__20/i__carry_n_11 ),
        .Q(K6[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K6_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__20/i__carry_n_10 ),
        .Q(K6[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K6_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__20/i__carry_n_9 ),
        .Q(K6[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K6_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__20/i__carry_n_8 ),
        .Q(K6[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K6_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__20/i__carry__0_n_15 ),
        .Q(K6[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K7_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(D1315[0]),
        .Q(K7[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K7_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(minusOp[1]),
        .Q(K7[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K7_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(minusOp[2]),
        .Q(K7[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K7_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(minusOp[3]),
        .Q(K7[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K7_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(minusOp[4]),
        .Q(K7[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K7_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(minusOp[5]),
        .Q(K7[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K7_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(minusOp[6]),
        .Q(K7[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K7_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(minusOp[7]),
        .Q(K7[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K7_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(minusOp[8]),
        .Q(K7[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K7_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(minusOp[9]),
        .Q(K7[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K8_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(D1525[0]),
        .Q(K8[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K8_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__19/i__carry_n_15 ),
        .Q(K8[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K8_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__19/i__carry_n_14 ),
        .Q(K8[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K8_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__19/i__carry_n_13 ),
        .Q(K8[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K8_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__19/i__carry_n_12 ),
        .Q(K8[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K8_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__19/i__carry_n_11 ),
        .Q(K8[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K8_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__19/i__carry_n_10 ),
        .Q(K8[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K8_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__19/i__carry_n_9 ),
        .Q(K8[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K8_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__19/i__carry_n_8 ),
        .Q(K8[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K8_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__19/i__carry__0_n_15 ),
        .Q(K8[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K9_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(D2325[0]),
        .Q(K9[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K9_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__26/i__carry_n_15 ),
        .Q(K9[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K9_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__26/i__carry_n_14 ),
        .Q(K9[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K9_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__26/i__carry_n_13 ),
        .Q(K9[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K9_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__26/i__carry_n_12 ),
        .Q(K9[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K9_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__26/i__carry_n_11 ),
        .Q(K9[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K9_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__26/i__carry_n_10 ),
        .Q(K9[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K9_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__26/i__carry_n_9 ),
        .Q(K9[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K9_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__26/i__carry_n_8 ),
        .Q(K9[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \K9_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__26/i__carry__0_n_15 ),
        .Q(K9[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P10d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[72]),
        .Q(P10d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P10d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[73]),
        .Q(P10d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P10d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[74]),
        .Q(P10d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P10d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[75]),
        .Q(P10d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P10d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[76]),
        .Q(P10d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P10d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[77]),
        .Q(P10d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P10d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[78]),
        .Q(P10d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P10d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[79]),
        .Q(P10d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P12d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[56]),
        .Q(P12d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P12d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[57]),
        .Q(P12d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P12d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[58]),
        .Q(P12d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P12d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[59]),
        .Q(P12d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P12d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[60]),
        .Q(P12d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P12d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[61]),
        .Q(P12d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P12d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[62]),
        .Q(P12d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P12d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[63]),
        .Q(P12d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P14d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[40]),
        .Q(P14d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P14d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[41]),
        .Q(P14d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P14d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[42]),
        .Q(P14d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P14d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[43]),
        .Q(P14d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P14d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[44]),
        .Q(P14d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P14d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[45]),
        .Q(P14d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P14d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[46]),
        .Q(P14d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P14d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[47]),
        .Q(P14d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P16d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[32]),
        .Q(P16d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P16d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[33]),
        .Q(P16d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P16d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[34]),
        .Q(P16d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P16d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[35]),
        .Q(P16d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P16d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[36]),
        .Q(P16d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P16d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[37]),
        .Q(P16d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P16d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[38]),
        .Q(P16d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P16d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[39]),
        .Q(P16d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P18d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[24]),
        .Q(P18d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P18d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[25]),
        .Q(P18d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P18d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[26]),
        .Q(P18d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P18d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[27]),
        .Q(P18d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P18d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[28]),
        .Q(P18d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P18d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[29]),
        .Q(P18d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P18d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[30]),
        .Q(P18d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P18d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[31]),
        .Q(P18d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P20d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[16]),
        .Q(P20d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P20d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[17]),
        .Q(P20d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P20d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[18]),
        .Q(P20d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P20d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[19]),
        .Q(P20d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P20d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[20]),
        .Q(P20d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P20d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[21]),
        .Q(P20d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P20d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[22]),
        .Q(P20d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P20d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[23]),
        .Q(P20d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P22d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[8]),
        .Q(P22d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P22d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[9]),
        .Q(P22d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P22d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[10]),
        .Q(P22d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P22d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[11]),
        .Q(P22d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P22d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[12]),
        .Q(P22d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P22d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[13]),
        .Q(P22d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P22d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[14]),
        .Q(P22d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P22d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[15]),
        .Q(P22d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P24d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[0]),
        .Q(P24d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P24d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[1]),
        .Q(P24d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P24d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[2]),
        .Q(P24d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P24d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[3]),
        .Q(P24d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P24d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[4]),
        .Q(P24d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P24d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[5]),
        .Q(P24d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P24d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[6]),
        .Q(P24d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P24d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[7]),
        .Q(P24d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P2d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[97]),
        .Q(P2d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P2d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[98]),
        .Q(P2d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P2d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[99]),
        .Q(P2d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P2d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[100]),
        .Q(P2d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P2d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[101]),
        .Q(P2d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P2d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[102]),
        .Q(P2d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P2d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[103]),
        .Q(P2d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P2d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[104]),
        .Q(P2d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P4d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[89]),
        .Q(P4d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P4d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[90]),
        .Q(P4d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P4d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[91]),
        .Q(P4d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P4d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[92]),
        .Q(P4d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P4d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[93]),
        .Q(P4d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P4d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[94]),
        .Q(P4d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P4d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[95]),
        .Q(P4d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P4d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[96]),
        .Q(P4d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P6d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][6] [0]),
        .Q(P6d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P6d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][6] [1]),
        .Q(P6d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P6d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][6] [2]),
        .Q(P6d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P6d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][6] [3]),
        .Q(P6d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P6d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][6] [4]),
        .Q(P6d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P6d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][6] [5]),
        .Q(P6d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P6d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2][6] [6]),
        .Q(P6d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P6d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(nhood[80]),
        .Q(P6d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P8d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7] [0]),
        .Q(P8d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P8d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7] [1]),
        .Q(P8d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P8d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7] [2]),
        .Q(P8d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P8d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7] [3]),
        .Q(P8d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P8d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7] [4]),
        .Q(P8d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P8d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7] [5]),
        .Q(P8d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P8d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7] [6]),
        .Q(P8d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \P8d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7] [7]),
        .Q(P8d[7]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \SDHp[7]_i_2 
       (.I0(a0313[7]),
        .I1(a1323[7]),
        .O(\SDHp[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SDHp[7]_i_3 
       (.I0(a0313[6]),
        .I1(a1323[6]),
        .O(\SDHp[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SDHp[7]_i_4 
       (.I0(a0313[5]),
        .I1(a1323[5]),
        .O(\SDHp[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SDHp[7]_i_5 
       (.I0(a0313[4]),
        .I1(a1323[4]),
        .O(\SDHp[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SDHp[7]_i_6 
       (.I0(a0313[3]),
        .I1(a1323[3]),
        .O(\SDHp[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SDHp[7]_i_7 
       (.I0(a0313[2]),
        .I1(a1323[2]),
        .O(\SDHp[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SDHp[7]_i_8 
       (.I0(a0313[1]),
        .I1(a1323[1]),
        .O(\SDHp[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SDHp[7]_i_9 
       (.I0(a0313[0]),
        .I1(a1323[0]),
        .O(\SDHp[7]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SDHp[9]_i_2 
       (.I0(a0313[8]),
        .I1(a1323[8]),
        .O(\SDHp[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SDHp_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\SDHp_reg[7]_i_1_n_14 ),
        .Q(d_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SDHp_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\SDHp_reg[7]_i_1_n_13 ),
        .Q(d_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SDHp_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\SDHp_reg[7]_i_1_n_12 ),
        .Q(d_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SDHp_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\SDHp_reg[7]_i_1_n_11 ),
        .Q(d_i[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SDHp_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\SDHp_reg[7]_i_1_n_10 ),
        .Q(d_i[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SDHp_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\SDHp_reg[7]_i_1_n_9 ),
        .Q(d_i[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SDHp_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\SDHp_reg[7]_i_1_n_8 ),
        .Q(d_i[6]),
        .R(1'b0));
  CARRY8 \SDHp_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\SDHp_reg[7]_i_1_n_0 ,\SDHp_reg[7]_i_1_n_1 ,\SDHp_reg[7]_i_1_n_2 ,\SDHp_reg[7]_i_1_n_3 ,\NLW_SDHp_reg[7]_i_1_CO_UNCONNECTED [3],\SDHp_reg[7]_i_1_n_5 ,\SDHp_reg[7]_i_1_n_6 ,\SDHp_reg[7]_i_1_n_7 }),
        .DI(a0313[7:0]),
        .O({\SDHp_reg[7]_i_1_n_8 ,\SDHp_reg[7]_i_1_n_9 ,\SDHp_reg[7]_i_1_n_10 ,\SDHp_reg[7]_i_1_n_11 ,\SDHp_reg[7]_i_1_n_12 ,\SDHp_reg[7]_i_1_n_13 ,\SDHp_reg[7]_i_1_n_14 ,\NLW_SDHp_reg[7]_i_1_O_UNCONNECTED [0]}),
        .S({\SDHp[7]_i_2_n_0 ,\SDHp[7]_i_3_n_0 ,\SDHp[7]_i_4_n_0 ,\SDHp[7]_i_5_n_0 ,\SDHp[7]_i_6_n_0 ,\SDHp[7]_i_7_n_0 ,\SDHp[7]_i_8_n_0 ,\SDHp[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \SDHp_reg[8] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\SDHp_reg[9]_i_1_n_15 ),
        .Q(d_i[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SDHp_reg[9] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\SDHp_reg[9]_i_1_n_6 ),
        .Q(d_i[8]),
        .R(1'b0));
  CARRY8 \SDHp_reg[9]_i_1 
       (.CI(\SDHp_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_SDHp_reg[9]_i_1_CO_UNCONNECTED [7:2],\SDHp_reg[9]_i_1_n_6 ,\NLW_SDHp_reg[9]_i_1_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a0313[8]}),
        .O({\NLW_SDHp_reg[9]_i_1_O_UNCONNECTED [7:1],\SDHp_reg[9]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\SDHp[9]_i_2_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \SDVp[7]_i_2 
       (.I0(a1113[7]),
        .I1(a1315[7]),
        .O(\SDVp[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SDVp[7]_i_3 
       (.I0(a1113[6]),
        .I1(a1315[6]),
        .O(\SDVp[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SDVp[7]_i_4 
       (.I0(a1113[5]),
        .I1(a1315[5]),
        .O(\SDVp[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SDVp[7]_i_5 
       (.I0(a1113[4]),
        .I1(a1315[4]),
        .O(\SDVp[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SDVp[7]_i_6 
       (.I0(a1113[3]),
        .I1(a1315[3]),
        .O(\SDVp[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SDVp[7]_i_7 
       (.I0(a1113[2]),
        .I1(a1315[2]),
        .O(\SDVp[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SDVp[7]_i_8 
       (.I0(a1113[1]),
        .I1(a1315[1]),
        .O(\SDVp[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SDVp[7]_i_9 
       (.I0(a1113[0]),
        .I1(a1315[0]),
        .O(\SDVp[7]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SDVp[9]_i_3 
       (.I0(a1113[8]),
        .I1(a1315[8]),
        .O(\SDVp[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SDVp_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\SDVp_reg[7]_i_1_n_14 ),
        .Q(SDVp[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SDVp_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\SDVp_reg[7]_i_1_n_13 ),
        .Q(SDVp[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SDVp_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\SDVp_reg[7]_i_1_n_12 ),
        .Q(SDVp[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SDVp_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\SDVp_reg[7]_i_1_n_11 ),
        .Q(SDVp[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SDVp_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\SDVp_reg[7]_i_1_n_10 ),
        .Q(SDVp[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SDVp_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\SDVp_reg[7]_i_1_n_9 ),
        .Q(SDVp[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SDVp_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\SDVp_reg[7]_i_1_n_8 ),
        .Q(SDVp[7]),
        .R(1'b0));
  CARRY8 \SDVp_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\SDVp_reg[7]_i_1_n_0 ,\SDVp_reg[7]_i_1_n_1 ,\SDVp_reg[7]_i_1_n_2 ,\SDVp_reg[7]_i_1_n_3 ,\NLW_SDVp_reg[7]_i_1_CO_UNCONNECTED [3],\SDVp_reg[7]_i_1_n_5 ,\SDVp_reg[7]_i_1_n_6 ,\SDVp_reg[7]_i_1_n_7 }),
        .DI(a1113[7:0]),
        .O({\SDVp_reg[7]_i_1_n_8 ,\SDVp_reg[7]_i_1_n_9 ,\SDVp_reg[7]_i_1_n_10 ,\SDVp_reg[7]_i_1_n_11 ,\SDVp_reg[7]_i_1_n_12 ,\SDVp_reg[7]_i_1_n_13 ,\SDVp_reg[7]_i_1_n_14 ,\NLW_SDVp_reg[7]_i_1_O_UNCONNECTED [0]}),
        .S({\SDVp[7]_i_2_n_0 ,\SDVp[7]_i_3_n_0 ,\SDVp[7]_i_4_n_0 ,\SDVp[7]_i_5_n_0 ,\SDVp[7]_i_6_n_0 ,\SDVp[7]_i_7_n_0 ,\SDVp[7]_i_8_n_0 ,\SDVp[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \SDVp_reg[8] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\SDVp_reg[9]_i_2_n_15 ),
        .Q(SDVp[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SDVp_reg[9] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\SDVp_reg[9]_i_2_n_6 ),
        .Q(SDVp[9]),
        .R(1'b0));
  CARRY8 \SDVp_reg[9]_i_2 
       (.CI(\SDVp_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_SDVp_reg[9]_i_2_CO_UNCONNECTED [7:2],\SDVp_reg[9]_i_2_n_6 ,\NLW_SDVp_reg[9]_i_2_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a1113[8]}),
        .O({\NLW_SDVp_reg[9]_i_2_O_UNCONNECTED [7:1],\SDVp_reg[9]_i_2_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\SDVp[9]_i_3_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \a0102[10]_i_2 
       (.I0(abs_1d[10]),
        .I1(abs_2d[10]),
        .O(\a0102[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0102[10]_i_3 
       (.I0(abs_1d[9]),
        .I1(abs_2d[9]),
        .O(\a0102[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0102[10]_i_4 
       (.I0(abs_1d[8]),
        .I1(abs_2d[8]),
        .O(\a0102[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0102[7]_i_2 
       (.I0(abs_1d[7]),
        .I1(abs_2d[7]),
        .O(\a0102[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0102[7]_i_3 
       (.I0(abs_1d[6]),
        .I1(abs_2d[6]),
        .O(\a0102[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0102[7]_i_4 
       (.I0(abs_1d[5]),
        .I1(abs_2d[5]),
        .O(\a0102[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0102[7]_i_5 
       (.I0(abs_1d[4]),
        .I1(abs_2d[4]),
        .O(\a0102[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0102[7]_i_6 
       (.I0(abs_1d[3]),
        .I1(abs_2d[3]),
        .O(\a0102[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0102[7]_i_7 
       (.I0(abs_1d[2]),
        .I1(abs_2d[2]),
        .O(\a0102[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0102[7]_i_8 
       (.I0(abs_1d[1]),
        .I1(abs_2d[1]),
        .O(\a0102[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0102[7]_i_9 
       (.I0(abs_1d[0]),
        .I1(abs_2d[0]),
        .O(\a0102[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \a0102_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0102_reg[7]_i_1_n_15 ),
        .Q(a0102[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0102_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0102_reg[10]_i_1_n_13 ),
        .Q(a0102[10]),
        .R(SR));
  CARRY8 \a0102_reg[10]_i_1 
       (.CI(\a0102_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_a0102_reg[10]_i_1_CO_UNCONNECTED [7:2],\a0102_reg[10]_i_1_n_6 ,\a0102_reg[10]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,abs_1d[9:8]}),
        .O({\NLW_a0102_reg[10]_i_1_O_UNCONNECTED [7:3],\a0102_reg[10]_i_1_n_13 ,\a0102_reg[10]_i_1_n_14 ,\a0102_reg[10]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\a0102[10]_i_2_n_0 ,\a0102[10]_i_3_n_0 ,\a0102[10]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \a0102_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0102_reg[7]_i_1_n_14 ),
        .Q(a0102[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0102_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0102_reg[7]_i_1_n_13 ),
        .Q(a0102[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0102_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0102_reg[7]_i_1_n_12 ),
        .Q(a0102[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0102_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0102_reg[7]_i_1_n_11 ),
        .Q(a0102[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0102_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0102_reg[7]_i_1_n_10 ),
        .Q(a0102[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0102_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0102_reg[7]_i_1_n_9 ),
        .Q(a0102[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0102_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0102_reg[7]_i_1_n_8 ),
        .Q(a0102[7]),
        .R(SR));
  CARRY8 \a0102_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\a0102_reg[7]_i_1_n_0 ,\a0102_reg[7]_i_1_n_1 ,\a0102_reg[7]_i_1_n_2 ,\a0102_reg[7]_i_1_n_3 ,\NLW_a0102_reg[7]_i_1_CO_UNCONNECTED [3],\a0102_reg[7]_i_1_n_5 ,\a0102_reg[7]_i_1_n_6 ,\a0102_reg[7]_i_1_n_7 }),
        .DI(abs_1d[7:0]),
        .O({\a0102_reg[7]_i_1_n_8 ,\a0102_reg[7]_i_1_n_9 ,\a0102_reg[7]_i_1_n_10 ,\a0102_reg[7]_i_1_n_11 ,\a0102_reg[7]_i_1_n_12 ,\a0102_reg[7]_i_1_n_13 ,\a0102_reg[7]_i_1_n_14 ,\a0102_reg[7]_i_1_n_15 }),
        .S({\a0102[7]_i_2_n_0 ,\a0102[7]_i_3_n_0 ,\a0102[7]_i_4_n_0 ,\a0102[7]_i_5_n_0 ,\a0102[7]_i_6_n_0 ,\a0102[7]_i_7_n_0 ,\a0102[7]_i_8_n_0 ,\a0102[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \a0102_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0102_reg[10]_i_1_n_15 ),
        .Q(a0102[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0102_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0102_reg[10]_i_1_n_14 ),
        .Q(a0102[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \a0304[10]_i_2 
       (.I0(abs_3d[10]),
        .I1(abs_4d[10]),
        .O(\a0304[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0304[10]_i_3 
       (.I0(abs_3d[9]),
        .I1(abs_4d[9]),
        .O(\a0304[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0304[10]_i_4 
       (.I0(abs_3d[8]),
        .I1(abs_4d[8]),
        .O(\a0304[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0304[7]_i_2 
       (.I0(abs_3d[7]),
        .I1(abs_4d[7]),
        .O(\a0304[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0304[7]_i_3 
       (.I0(abs_3d[6]),
        .I1(abs_4d[6]),
        .O(\a0304[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0304[7]_i_4 
       (.I0(abs_3d[5]),
        .I1(abs_4d[5]),
        .O(\a0304[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0304[7]_i_5 
       (.I0(abs_3d[4]),
        .I1(abs_4d[4]),
        .O(\a0304[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0304[7]_i_6 
       (.I0(abs_3d[3]),
        .I1(abs_4d[3]),
        .O(\a0304[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0304[7]_i_7 
       (.I0(abs_3d[2]),
        .I1(abs_4d[2]),
        .O(\a0304[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0304[7]_i_8 
       (.I0(abs_3d[1]),
        .I1(abs_4d[1]),
        .O(\a0304[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0304[7]_i_9 
       (.I0(abs_3d[0]),
        .I1(abs_4d[0]),
        .O(\a0304[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \a0304_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0304_reg[7]_i_1_n_15 ),
        .Q(a0304[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0304_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0304_reg[10]_i_1_n_13 ),
        .Q(a0304[10]),
        .R(SR));
  CARRY8 \a0304_reg[10]_i_1 
       (.CI(\a0304_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_a0304_reg[10]_i_1_CO_UNCONNECTED [7:2],\a0304_reg[10]_i_1_n_6 ,\a0304_reg[10]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,abs_3d[9:8]}),
        .O({\NLW_a0304_reg[10]_i_1_O_UNCONNECTED [7:3],\a0304_reg[10]_i_1_n_13 ,\a0304_reg[10]_i_1_n_14 ,\a0304_reg[10]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\a0304[10]_i_2_n_0 ,\a0304[10]_i_3_n_0 ,\a0304[10]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \a0304_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0304_reg[7]_i_1_n_14 ),
        .Q(a0304[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0304_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0304_reg[7]_i_1_n_13 ),
        .Q(a0304[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0304_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0304_reg[7]_i_1_n_12 ),
        .Q(a0304[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0304_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0304_reg[7]_i_1_n_11 ),
        .Q(a0304[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0304_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0304_reg[7]_i_1_n_10 ),
        .Q(a0304[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0304_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0304_reg[7]_i_1_n_9 ),
        .Q(a0304[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0304_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0304_reg[7]_i_1_n_8 ),
        .Q(a0304[7]),
        .R(SR));
  CARRY8 \a0304_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\a0304_reg[7]_i_1_n_0 ,\a0304_reg[7]_i_1_n_1 ,\a0304_reg[7]_i_1_n_2 ,\a0304_reg[7]_i_1_n_3 ,\NLW_a0304_reg[7]_i_1_CO_UNCONNECTED [3],\a0304_reg[7]_i_1_n_5 ,\a0304_reg[7]_i_1_n_6 ,\a0304_reg[7]_i_1_n_7 }),
        .DI(abs_3d[7:0]),
        .O({\a0304_reg[7]_i_1_n_8 ,\a0304_reg[7]_i_1_n_9 ,\a0304_reg[7]_i_1_n_10 ,\a0304_reg[7]_i_1_n_11 ,\a0304_reg[7]_i_1_n_12 ,\a0304_reg[7]_i_1_n_13 ,\a0304_reg[7]_i_1_n_14 ,\a0304_reg[7]_i_1_n_15 }),
        .S({\a0304[7]_i_2_n_0 ,\a0304[7]_i_3_n_0 ,\a0304[7]_i_4_n_0 ,\a0304[7]_i_5_n_0 ,\a0304[7]_i_6_n_0 ,\a0304[7]_i_7_n_0 ,\a0304[7]_i_8_n_0 ,\a0304[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \a0304_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0304_reg[10]_i_1_n_15 ),
        .Q(a0304[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0304_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0304_reg[10]_i_1_n_14 ),
        .Q(a0304[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    \a0313[1]_i_1 
       (.I0(d0313[0]),
        .I1(d0313[8]),
        .I2(d0313[1]),
        .O(\a0313[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \a0313[2]_i_1 
       (.I0(d0313[1]),
        .I1(d0313[0]),
        .I2(d0313[8]),
        .I3(d0313[2]),
        .O(\a0313[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \a0313[3]_i_1 
       (.I0(d0313[2]),
        .I1(d0313[0]),
        .I2(d0313[1]),
        .I3(d0313[8]),
        .I4(d0313[3]),
        .O(\a0313[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \a0313[4]_i_1 
       (.I0(d0313[3]),
        .I1(d0313[1]),
        .I2(d0313[0]),
        .I3(d0313[2]),
        .I4(d0313[8]),
        .I5(d0313[4]),
        .O(\a0313[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \a0313[5]_i_1 
       (.I0(\a0313[8]_i_2_n_0 ),
        .I1(d0313[8]),
        .I2(d0313[5]),
        .O(\a0313[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \a0313[6]_i_1 
       (.I0(d0313[5]),
        .I1(\a0313[8]_i_2_n_0 ),
        .I2(d0313[8]),
        .I3(d0313[6]),
        .O(\a0313[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \a0313[7]_i_1 
       (.I0(\a0313[8]_i_2_n_0 ),
        .I1(d0313[5]),
        .I2(d0313[6]),
        .I3(d0313[8]),
        .I4(d0313[7]),
        .O(\a0313[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \a0313[8]_i_1 
       (.I0(d0313[5]),
        .I1(d0313[6]),
        .I2(d0313[7]),
        .I3(\a0313[8]_i_2_n_0 ),
        .I4(d0313[8]),
        .O(\a0313[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \a0313[8]_i_2 
       (.I0(d0313[3]),
        .I1(d0313[1]),
        .I2(d0313[0]),
        .I3(d0313[2]),
        .I4(d0313[4]),
        .O(\a0313[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \a0313_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(d0313[0]),
        .Q(a0313[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0313_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0313[1]_i_1_n_0 ),
        .Q(a0313[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0313_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0313[2]_i_1_n_0 ),
        .Q(a0313[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0313_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0313[3]_i_1_n_0 ),
        .Q(a0313[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0313_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0313[4]_i_1_n_0 ),
        .Q(a0313[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0313_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0313[5]_i_1_n_0 ),
        .Q(a0313[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0313_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0313[6]_i_1_n_0 ),
        .Q(a0313[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0313_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0313[7]_i_1_n_0 ),
        .Q(a0313[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0313_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0313[8]_i_1_n_0 ),
        .Q(a0313[8]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \a0506[10]_i_2 
       (.I0(abs_5d[10]),
        .I1(abs_6d[10]),
        .O(\a0506[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0506[10]_i_3 
       (.I0(abs_5d[9]),
        .I1(abs_6d[9]),
        .O(\a0506[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0506[10]_i_4 
       (.I0(abs_5d[8]),
        .I1(abs_6d[8]),
        .O(\a0506[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0506[7]_i_2 
       (.I0(abs_5d[7]),
        .I1(abs_6d[7]),
        .O(\a0506[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0506[7]_i_3 
       (.I0(abs_5d[6]),
        .I1(abs_6d[6]),
        .O(\a0506[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0506[7]_i_4 
       (.I0(abs_5d[5]),
        .I1(abs_6d[5]),
        .O(\a0506[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0506[7]_i_5 
       (.I0(abs_5d[4]),
        .I1(abs_6d[4]),
        .O(\a0506[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0506[7]_i_6 
       (.I0(abs_5d[3]),
        .I1(abs_6d[3]),
        .O(\a0506[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0506[7]_i_7 
       (.I0(abs_5d[2]),
        .I1(abs_6d[2]),
        .O(\a0506[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0506[7]_i_8 
       (.I0(abs_5d[1]),
        .I1(abs_6d[1]),
        .O(\a0506[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0506[7]_i_9 
       (.I0(abs_5d[0]),
        .I1(abs_6d[0]),
        .O(\a0506[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \a0506_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0506_reg[7]_i_1_n_15 ),
        .Q(a0506[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0506_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0506_reg[10]_i_1_n_13 ),
        .Q(a0506[10]),
        .R(SR));
  CARRY8 \a0506_reg[10]_i_1 
       (.CI(\a0506_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_a0506_reg[10]_i_1_CO_UNCONNECTED [7:2],\a0506_reg[10]_i_1_n_6 ,\a0506_reg[10]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,abs_5d[9:8]}),
        .O({\NLW_a0506_reg[10]_i_1_O_UNCONNECTED [7:3],\a0506_reg[10]_i_1_n_13 ,\a0506_reg[10]_i_1_n_14 ,\a0506_reg[10]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\a0506[10]_i_2_n_0 ,\a0506[10]_i_3_n_0 ,\a0506[10]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \a0506_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0506_reg[7]_i_1_n_14 ),
        .Q(a0506[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0506_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0506_reg[7]_i_1_n_13 ),
        .Q(a0506[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0506_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0506_reg[7]_i_1_n_12 ),
        .Q(a0506[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0506_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0506_reg[7]_i_1_n_11 ),
        .Q(a0506[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0506_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0506_reg[7]_i_1_n_10 ),
        .Q(a0506[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0506_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0506_reg[7]_i_1_n_9 ),
        .Q(a0506[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0506_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0506_reg[7]_i_1_n_8 ),
        .Q(a0506[7]),
        .R(SR));
  CARRY8 \a0506_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\a0506_reg[7]_i_1_n_0 ,\a0506_reg[7]_i_1_n_1 ,\a0506_reg[7]_i_1_n_2 ,\a0506_reg[7]_i_1_n_3 ,\NLW_a0506_reg[7]_i_1_CO_UNCONNECTED [3],\a0506_reg[7]_i_1_n_5 ,\a0506_reg[7]_i_1_n_6 ,\a0506_reg[7]_i_1_n_7 }),
        .DI(abs_5d[7:0]),
        .O({\a0506_reg[7]_i_1_n_8 ,\a0506_reg[7]_i_1_n_9 ,\a0506_reg[7]_i_1_n_10 ,\a0506_reg[7]_i_1_n_11 ,\a0506_reg[7]_i_1_n_12 ,\a0506_reg[7]_i_1_n_13 ,\a0506_reg[7]_i_1_n_14 ,\a0506_reg[7]_i_1_n_15 }),
        .S({\a0506[7]_i_2_n_0 ,\a0506[7]_i_3_n_0 ,\a0506[7]_i_4_n_0 ,\a0506[7]_i_5_n_0 ,\a0506[7]_i_6_n_0 ,\a0506[7]_i_7_n_0 ,\a0506[7]_i_8_n_0 ,\a0506[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \a0506_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0506_reg[10]_i_1_n_15 ),
        .Q(a0506[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0506_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0506_reg[10]_i_1_n_14 ),
        .Q(a0506[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \a0708[10]_i_2 
       (.I0(abs_7d[10]),
        .I1(abs_8d[10]),
        .O(\a0708[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0708[10]_i_3 
       (.I0(abs_7d[9]),
        .I1(abs_8d[9]),
        .O(\a0708[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0708[10]_i_4 
       (.I0(abs_7d[8]),
        .I1(abs_8d[8]),
        .O(\a0708[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0708[7]_i_2 
       (.I0(abs_7d[7]),
        .I1(abs_8d[7]),
        .O(\a0708[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0708[7]_i_3 
       (.I0(abs_7d[6]),
        .I1(abs_8d[6]),
        .O(\a0708[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0708[7]_i_4 
       (.I0(abs_7d[5]),
        .I1(abs_8d[5]),
        .O(\a0708[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0708[7]_i_5 
       (.I0(abs_7d[4]),
        .I1(abs_8d[4]),
        .O(\a0708[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0708[7]_i_6 
       (.I0(abs_7d[3]),
        .I1(abs_8d[3]),
        .O(\a0708[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0708[7]_i_7 
       (.I0(abs_7d[2]),
        .I1(abs_8d[2]),
        .O(\a0708[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0708[7]_i_8 
       (.I0(abs_7d[1]),
        .I1(abs_8d[1]),
        .O(\a0708[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0708[7]_i_9 
       (.I0(abs_7d[0]),
        .I1(abs_8d[0]),
        .O(\a0708[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \a0708_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0708_reg[7]_i_1_n_15 ),
        .Q(a0708[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0708_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0708_reg[10]_i_1_n_13 ),
        .Q(a0708[10]),
        .R(SR));
  CARRY8 \a0708_reg[10]_i_1 
       (.CI(\a0708_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_a0708_reg[10]_i_1_CO_UNCONNECTED [7:2],\a0708_reg[10]_i_1_n_6 ,\a0708_reg[10]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,abs_7d[9:8]}),
        .O({\NLW_a0708_reg[10]_i_1_O_UNCONNECTED [7:3],\a0708_reg[10]_i_1_n_13 ,\a0708_reg[10]_i_1_n_14 ,\a0708_reg[10]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\a0708[10]_i_2_n_0 ,\a0708[10]_i_3_n_0 ,\a0708[10]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \a0708_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0708_reg[7]_i_1_n_14 ),
        .Q(a0708[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0708_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0708_reg[7]_i_1_n_13 ),
        .Q(a0708[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0708_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0708_reg[7]_i_1_n_12 ),
        .Q(a0708[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0708_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0708_reg[7]_i_1_n_11 ),
        .Q(a0708[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0708_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0708_reg[7]_i_1_n_10 ),
        .Q(a0708[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0708_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0708_reg[7]_i_1_n_9 ),
        .Q(a0708[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0708_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0708_reg[7]_i_1_n_8 ),
        .Q(a0708[7]),
        .R(SR));
  CARRY8 \a0708_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\a0708_reg[7]_i_1_n_0 ,\a0708_reg[7]_i_1_n_1 ,\a0708_reg[7]_i_1_n_2 ,\a0708_reg[7]_i_1_n_3 ,\NLW_a0708_reg[7]_i_1_CO_UNCONNECTED [3],\a0708_reg[7]_i_1_n_5 ,\a0708_reg[7]_i_1_n_6 ,\a0708_reg[7]_i_1_n_7 }),
        .DI(abs_7d[7:0]),
        .O({\a0708_reg[7]_i_1_n_8 ,\a0708_reg[7]_i_1_n_9 ,\a0708_reg[7]_i_1_n_10 ,\a0708_reg[7]_i_1_n_11 ,\a0708_reg[7]_i_1_n_12 ,\a0708_reg[7]_i_1_n_13 ,\a0708_reg[7]_i_1_n_14 ,\a0708_reg[7]_i_1_n_15 }),
        .S({\a0708[7]_i_2_n_0 ,\a0708[7]_i_3_n_0 ,\a0708[7]_i_4_n_0 ,\a0708[7]_i_5_n_0 ,\a0708[7]_i_6_n_0 ,\a0708[7]_i_7_n_0 ,\a0708[7]_i_8_n_0 ,\a0708[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \a0708_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0708_reg[10]_i_1_n_15 ),
        .Q(a0708[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0708_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0708_reg[10]_i_1_n_14 ),
        .Q(a0708[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \a0910[10]_i_2 
       (.I0(abs_9d[10]),
        .I1(abs_10d[10]),
        .O(\a0910[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0910[10]_i_3 
       (.I0(abs_9d[9]),
        .I1(abs_10d[9]),
        .O(\a0910[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0910[10]_i_4 
       (.I0(abs_9d[8]),
        .I1(abs_10d[8]),
        .O(\a0910[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0910[7]_i_2 
       (.I0(abs_9d[7]),
        .I1(abs_10d[7]),
        .O(\a0910[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0910[7]_i_3 
       (.I0(abs_9d[6]),
        .I1(abs_10d[6]),
        .O(\a0910[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0910[7]_i_4 
       (.I0(abs_9d[5]),
        .I1(abs_10d[5]),
        .O(\a0910[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0910[7]_i_5 
       (.I0(abs_9d[4]),
        .I1(abs_10d[4]),
        .O(\a0910[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0910[7]_i_6 
       (.I0(abs_9d[3]),
        .I1(abs_10d[3]),
        .O(\a0910[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0910[7]_i_7 
       (.I0(abs_9d[2]),
        .I1(abs_10d[2]),
        .O(\a0910[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0910[7]_i_8 
       (.I0(abs_9d[1]),
        .I1(abs_10d[1]),
        .O(\a0910[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a0910[7]_i_9 
       (.I0(abs_9d[0]),
        .I1(abs_10d[0]),
        .O(\a0910[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \a0910_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0910_reg[7]_i_1_n_15 ),
        .Q(a0910[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0910_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0910_reg[10]_i_1_n_13 ),
        .Q(a0910[10]),
        .R(SR));
  CARRY8 \a0910_reg[10]_i_1 
       (.CI(\a0910_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_a0910_reg[10]_i_1_CO_UNCONNECTED [7:2],\a0910_reg[10]_i_1_n_6 ,\a0910_reg[10]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,abs_9d[9:8]}),
        .O({\NLW_a0910_reg[10]_i_1_O_UNCONNECTED [7:3],\a0910_reg[10]_i_1_n_13 ,\a0910_reg[10]_i_1_n_14 ,\a0910_reg[10]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\a0910[10]_i_2_n_0 ,\a0910[10]_i_3_n_0 ,\a0910[10]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \a0910_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0910_reg[7]_i_1_n_14 ),
        .Q(a0910[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0910_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0910_reg[7]_i_1_n_13 ),
        .Q(a0910[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0910_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0910_reg[7]_i_1_n_12 ),
        .Q(a0910[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0910_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0910_reg[7]_i_1_n_11 ),
        .Q(a0910[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0910_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0910_reg[7]_i_1_n_10 ),
        .Q(a0910[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0910_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0910_reg[7]_i_1_n_9 ),
        .Q(a0910[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0910_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0910_reg[7]_i_1_n_8 ),
        .Q(a0910[7]),
        .R(SR));
  CARRY8 \a0910_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\a0910_reg[7]_i_1_n_0 ,\a0910_reg[7]_i_1_n_1 ,\a0910_reg[7]_i_1_n_2 ,\a0910_reg[7]_i_1_n_3 ,\NLW_a0910_reg[7]_i_1_CO_UNCONNECTED [3],\a0910_reg[7]_i_1_n_5 ,\a0910_reg[7]_i_1_n_6 ,\a0910_reg[7]_i_1_n_7 }),
        .DI(abs_9d[7:0]),
        .O({\a0910_reg[7]_i_1_n_8 ,\a0910_reg[7]_i_1_n_9 ,\a0910_reg[7]_i_1_n_10 ,\a0910_reg[7]_i_1_n_11 ,\a0910_reg[7]_i_1_n_12 ,\a0910_reg[7]_i_1_n_13 ,\a0910_reg[7]_i_1_n_14 ,\a0910_reg[7]_i_1_n_15 }),
        .S({\a0910[7]_i_2_n_0 ,\a0910[7]_i_3_n_0 ,\a0910[7]_i_4_n_0 ,\a0910[7]_i_5_n_0 ,\a0910[7]_i_6_n_0 ,\a0910[7]_i_7_n_0 ,\a0910[7]_i_8_n_0 ,\a0910[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \a0910_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0910_reg[10]_i_1_n_15 ),
        .Q(a0910[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a0910_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a0910_reg[10]_i_1_n_14 ),
        .Q(a0910[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \a1112[10]_i_2 
       (.I0(abs_11d[10]),
        .I1(abs_12d[10]),
        .O(\a1112[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1112[10]_i_3 
       (.I0(abs_11d[9]),
        .I1(abs_12d[9]),
        .O(\a1112[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1112[10]_i_4 
       (.I0(abs_11d[8]),
        .I1(abs_12d[8]),
        .O(\a1112[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1112[7]_i_2 
       (.I0(abs_11d[7]),
        .I1(abs_12d[7]),
        .O(\a1112[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1112[7]_i_3 
       (.I0(abs_11d[6]),
        .I1(abs_12d[6]),
        .O(\a1112[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1112[7]_i_4 
       (.I0(abs_11d[5]),
        .I1(abs_12d[5]),
        .O(\a1112[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1112[7]_i_5 
       (.I0(abs_11d[4]),
        .I1(abs_12d[4]),
        .O(\a1112[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1112[7]_i_6 
       (.I0(abs_11d[3]),
        .I1(abs_12d[3]),
        .O(\a1112[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1112[7]_i_7 
       (.I0(abs_11d[2]),
        .I1(abs_12d[2]),
        .O(\a1112[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1112[7]_i_8 
       (.I0(abs_11d[1]),
        .I1(abs_12d[1]),
        .O(\a1112[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1112[7]_i_9 
       (.I0(abs_11d[0]),
        .I1(abs_12d[0]),
        .O(\a1112[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \a1112_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1112_reg[7]_i_1_n_15 ),
        .Q(a1112[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1112_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1112_reg[10]_i_1_n_13 ),
        .Q(a1112[10]),
        .R(SR));
  CARRY8 \a1112_reg[10]_i_1 
       (.CI(\a1112_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_a1112_reg[10]_i_1_CO_UNCONNECTED [7:2],\a1112_reg[10]_i_1_n_6 ,\a1112_reg[10]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,abs_11d[9:8]}),
        .O({\NLW_a1112_reg[10]_i_1_O_UNCONNECTED [7:3],\a1112_reg[10]_i_1_n_13 ,\a1112_reg[10]_i_1_n_14 ,\a1112_reg[10]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\a1112[10]_i_2_n_0 ,\a1112[10]_i_3_n_0 ,\a1112[10]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \a1112_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1112_reg[7]_i_1_n_14 ),
        .Q(a1112[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1112_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1112_reg[7]_i_1_n_13 ),
        .Q(a1112[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1112_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1112_reg[7]_i_1_n_12 ),
        .Q(a1112[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1112_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1112_reg[7]_i_1_n_11 ),
        .Q(a1112[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1112_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1112_reg[7]_i_1_n_10 ),
        .Q(a1112[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1112_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1112_reg[7]_i_1_n_9 ),
        .Q(a1112[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1112_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1112_reg[7]_i_1_n_8 ),
        .Q(a1112[7]),
        .R(SR));
  CARRY8 \a1112_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\a1112_reg[7]_i_1_n_0 ,\a1112_reg[7]_i_1_n_1 ,\a1112_reg[7]_i_1_n_2 ,\a1112_reg[7]_i_1_n_3 ,\NLW_a1112_reg[7]_i_1_CO_UNCONNECTED [3],\a1112_reg[7]_i_1_n_5 ,\a1112_reg[7]_i_1_n_6 ,\a1112_reg[7]_i_1_n_7 }),
        .DI(abs_11d[7:0]),
        .O({\a1112_reg[7]_i_1_n_8 ,\a1112_reg[7]_i_1_n_9 ,\a1112_reg[7]_i_1_n_10 ,\a1112_reg[7]_i_1_n_11 ,\a1112_reg[7]_i_1_n_12 ,\a1112_reg[7]_i_1_n_13 ,\a1112_reg[7]_i_1_n_14 ,\a1112_reg[7]_i_1_n_15 }),
        .S({\a1112[7]_i_2_n_0 ,\a1112[7]_i_3_n_0 ,\a1112[7]_i_4_n_0 ,\a1112[7]_i_5_n_0 ,\a1112[7]_i_6_n_0 ,\a1112[7]_i_7_n_0 ,\a1112[7]_i_8_n_0 ,\a1112[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \a1112_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1112_reg[10]_i_1_n_15 ),
        .Q(a1112[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1112_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1112_reg[10]_i_1_n_14 ),
        .Q(a1112[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    \a1113[1]_i_1 
       (.I0(d1113[0]),
        .I1(d1113[8]),
        .I2(d1113[1]),
        .O(\a1113[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \a1113[2]_i_1 
       (.I0(d1113[1]),
        .I1(d1113[0]),
        .I2(d1113[8]),
        .I3(d1113[2]),
        .O(\a1113[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \a1113[3]_i_1 
       (.I0(d1113[2]),
        .I1(d1113[0]),
        .I2(d1113[1]),
        .I3(d1113[8]),
        .I4(d1113[3]),
        .O(\a1113[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \a1113[4]_i_1 
       (.I0(d1113[3]),
        .I1(d1113[1]),
        .I2(d1113[0]),
        .I3(d1113[2]),
        .I4(d1113[8]),
        .I5(d1113[4]),
        .O(\a1113[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \a1113[5]_i_1 
       (.I0(\a1113[8]_i_2_n_0 ),
        .I1(d1113[8]),
        .I2(d1113[5]),
        .O(\a1113[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \a1113[6]_i_1 
       (.I0(d1113[5]),
        .I1(\a1113[8]_i_2_n_0 ),
        .I2(d1113[8]),
        .I3(d1113[6]),
        .O(\a1113[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \a1113[7]_i_1 
       (.I0(\a1113[8]_i_2_n_0 ),
        .I1(d1113[5]),
        .I2(d1113[6]),
        .I3(d1113[8]),
        .I4(d1113[7]),
        .O(\a1113[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \a1113[8]_i_1 
       (.I0(d1113[5]),
        .I1(d1113[6]),
        .I2(d1113[7]),
        .I3(\a1113[8]_i_2_n_0 ),
        .I4(d1113[8]),
        .O(\a1113[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \a1113[8]_i_2 
       (.I0(d1113[3]),
        .I1(d1113[1]),
        .I2(d1113[0]),
        .I3(d1113[2]),
        .I4(d1113[4]),
        .O(\a1113[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \a1113_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(d1113[0]),
        .Q(a1113[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1113_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1113[1]_i_1_n_0 ),
        .Q(a1113[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1113_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1113[2]_i_1_n_0 ),
        .Q(a1113[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1113_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1113[3]_i_1_n_0 ),
        .Q(a1113[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1113_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1113[4]_i_1_n_0 ),
        .Q(a1113[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1113_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1113[5]_i_1_n_0 ),
        .Q(a1113[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1113_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1113[6]_i_1_n_0 ),
        .Q(a1113[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1113_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1113[7]_i_1_n_0 ),
        .Q(a1113[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1113_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1113[8]_i_1_n_0 ),
        .Q(a1113[8]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \a1314[10]_i_2 
       (.I0(abs_13d[10]),
        .I1(abs_14d[10]),
        .O(\a1314[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1314[10]_i_3 
       (.I0(abs_13d[9]),
        .I1(abs_14d[9]),
        .O(\a1314[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1314[10]_i_4 
       (.I0(abs_13d[8]),
        .I1(abs_14d[8]),
        .O(\a1314[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1314[7]_i_2 
       (.I0(abs_13d[7]),
        .I1(abs_14d[7]),
        .O(\a1314[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1314[7]_i_3 
       (.I0(abs_13d[6]),
        .I1(abs_14d[6]),
        .O(\a1314[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1314[7]_i_4 
       (.I0(abs_13d[5]),
        .I1(abs_14d[5]),
        .O(\a1314[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1314[7]_i_5 
       (.I0(abs_13d[4]),
        .I1(abs_14d[4]),
        .O(\a1314[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1314[7]_i_6 
       (.I0(abs_13d[3]),
        .I1(abs_14d[3]),
        .O(\a1314[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1314[7]_i_7 
       (.I0(abs_13d[2]),
        .I1(abs_14d[2]),
        .O(\a1314[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1314[7]_i_8 
       (.I0(abs_13d[1]),
        .I1(abs_14d[1]),
        .O(\a1314[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1314[7]_i_9 
       (.I0(abs_13d[0]),
        .I1(abs_14d[0]),
        .O(\a1314[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \a1314_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1314_reg[7]_i_1_n_15 ),
        .Q(a1314[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1314_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1314_reg[10]_i_1_n_13 ),
        .Q(a1314[10]),
        .R(SR));
  CARRY8 \a1314_reg[10]_i_1 
       (.CI(\a1314_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_a1314_reg[10]_i_1_CO_UNCONNECTED [7:2],\a1314_reg[10]_i_1_n_6 ,\a1314_reg[10]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,abs_13d[9:8]}),
        .O({\NLW_a1314_reg[10]_i_1_O_UNCONNECTED [7:3],\a1314_reg[10]_i_1_n_13 ,\a1314_reg[10]_i_1_n_14 ,\a1314_reg[10]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\a1314[10]_i_2_n_0 ,\a1314[10]_i_3_n_0 ,\a1314[10]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \a1314_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1314_reg[7]_i_1_n_14 ),
        .Q(a1314[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1314_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1314_reg[7]_i_1_n_13 ),
        .Q(a1314[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1314_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1314_reg[7]_i_1_n_12 ),
        .Q(a1314[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1314_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1314_reg[7]_i_1_n_11 ),
        .Q(a1314[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1314_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1314_reg[7]_i_1_n_10 ),
        .Q(a1314[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1314_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1314_reg[7]_i_1_n_9 ),
        .Q(a1314[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1314_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1314_reg[7]_i_1_n_8 ),
        .Q(a1314[7]),
        .R(SR));
  CARRY8 \a1314_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\a1314_reg[7]_i_1_n_0 ,\a1314_reg[7]_i_1_n_1 ,\a1314_reg[7]_i_1_n_2 ,\a1314_reg[7]_i_1_n_3 ,\NLW_a1314_reg[7]_i_1_CO_UNCONNECTED [3],\a1314_reg[7]_i_1_n_5 ,\a1314_reg[7]_i_1_n_6 ,\a1314_reg[7]_i_1_n_7 }),
        .DI(abs_13d[7:0]),
        .O({\a1314_reg[7]_i_1_n_8 ,\a1314_reg[7]_i_1_n_9 ,\a1314_reg[7]_i_1_n_10 ,\a1314_reg[7]_i_1_n_11 ,\a1314_reg[7]_i_1_n_12 ,\a1314_reg[7]_i_1_n_13 ,\a1314_reg[7]_i_1_n_14 ,\a1314_reg[7]_i_1_n_15 }),
        .S({\a1314[7]_i_2_n_0 ,\a1314[7]_i_3_n_0 ,\a1314[7]_i_4_n_0 ,\a1314[7]_i_5_n_0 ,\a1314[7]_i_6_n_0 ,\a1314[7]_i_7_n_0 ,\a1314[7]_i_8_n_0 ,\a1314[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \a1314_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1314_reg[10]_i_1_n_15 ),
        .Q(a1314[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1314_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1314_reg[10]_i_1_n_14 ),
        .Q(a1314[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    \a1315[1]_i_1 
       (.I0(d1315[0]),
        .I1(d1315[8]),
        .I2(d1315[1]),
        .O(\a1315[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \a1315[2]_i_1 
       (.I0(d1315[1]),
        .I1(d1315[0]),
        .I2(d1315[8]),
        .I3(d1315[2]),
        .O(\a1315[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \a1315[3]_i_1 
       (.I0(d1315[2]),
        .I1(d1315[0]),
        .I2(d1315[1]),
        .I3(d1315[8]),
        .I4(d1315[3]),
        .O(\a1315[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \a1315[4]_i_1 
       (.I0(d1315[3]),
        .I1(d1315[1]),
        .I2(d1315[0]),
        .I3(d1315[2]),
        .I4(d1315[8]),
        .I5(d1315[4]),
        .O(\a1315[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \a1315[5]_i_1 
       (.I0(\a1315[8]_i_2_n_0 ),
        .I1(d1315[8]),
        .I2(d1315[5]),
        .O(\a1315[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \a1315[6]_i_1 
       (.I0(d1315[5]),
        .I1(\a1315[8]_i_2_n_0 ),
        .I2(d1315[8]),
        .I3(d1315[6]),
        .O(\a1315[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \a1315[7]_i_1 
       (.I0(\a1315[8]_i_2_n_0 ),
        .I1(d1315[5]),
        .I2(d1315[6]),
        .I3(d1315[8]),
        .I4(d1315[7]),
        .O(\a1315[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \a1315[8]_i_1 
       (.I0(d1315[5]),
        .I1(d1315[6]),
        .I2(d1315[7]),
        .I3(\a1315[8]_i_2_n_0 ),
        .I4(d1315[8]),
        .O(\a1315[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \a1315[8]_i_2 
       (.I0(d1315[3]),
        .I1(d1315[1]),
        .I2(d1315[0]),
        .I3(d1315[2]),
        .I4(d1315[4]),
        .O(\a1315[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \a1315_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(d1315[0]),
        .Q(a1315[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1315_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1315[1]_i_1_n_0 ),
        .Q(a1315[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1315_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1315[2]_i_1_n_0 ),
        .Q(a1315[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1315_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1315[3]_i_1_n_0 ),
        .Q(a1315[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1315_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1315[4]_i_1_n_0 ),
        .Q(a1315[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1315_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1315[5]_i_1_n_0 ),
        .Q(a1315[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1315_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1315[6]_i_1_n_0 ),
        .Q(a1315[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1315_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1315[7]_i_1_n_0 ),
        .Q(a1315[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1315_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1315[8]_i_1_n_0 ),
        .Q(a1315[8]),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    \a1323[1]_i_1 
       (.I0(d1323[0]),
        .I1(d1323[8]),
        .I2(d1323[1]),
        .O(\a1323[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \a1323[2]_i_1 
       (.I0(d1323[1]),
        .I1(d1323[0]),
        .I2(d1323[8]),
        .I3(d1323[2]),
        .O(\a1323[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \a1323[3]_i_1 
       (.I0(d1323[2]),
        .I1(d1323[0]),
        .I2(d1323[1]),
        .I3(d1323[8]),
        .I4(d1323[3]),
        .O(\a1323[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \a1323[4]_i_1 
       (.I0(d1323[3]),
        .I1(d1323[1]),
        .I2(d1323[0]),
        .I3(d1323[2]),
        .I4(d1323[8]),
        .I5(d1323[4]),
        .O(\a1323[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \a1323[5]_i_1 
       (.I0(\a1323[8]_i_2_n_0 ),
        .I1(d1323[8]),
        .I2(d1323[5]),
        .O(\a1323[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \a1323[6]_i_1 
       (.I0(d1323[5]),
        .I1(\a1323[8]_i_2_n_0 ),
        .I2(d1323[8]),
        .I3(d1323[6]),
        .O(\a1323[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \a1323[7]_i_1 
       (.I0(\a1323[8]_i_2_n_0 ),
        .I1(d1323[5]),
        .I2(d1323[6]),
        .I3(d1323[8]),
        .I4(d1323[7]),
        .O(\a1323[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \a1323[8]_i_1 
       (.I0(d1323[5]),
        .I1(d1323[6]),
        .I2(d1323[7]),
        .I3(\a1323[8]_i_2_n_0 ),
        .I4(d1323[8]),
        .O(\a1323[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \a1323[8]_i_2 
       (.I0(d1323[3]),
        .I1(d1323[1]),
        .I2(d1323[0]),
        .I3(d1323[2]),
        .I4(d1323[4]),
        .O(\a1323[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \a1323_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(d1323[0]),
        .Q(a1323[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1323_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1323[1]_i_1_n_0 ),
        .Q(a1323[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1323_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1323[2]_i_1_n_0 ),
        .Q(a1323[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1323_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1323[3]_i_1_n_0 ),
        .Q(a1323[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1323_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1323[4]_i_1_n_0 ),
        .Q(a1323[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1323_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1323[5]_i_1_n_0 ),
        .Q(a1323[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1323_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1323[6]_i_1_n_0 ),
        .Q(a1323[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1323_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1323[7]_i_1_n_0 ),
        .Q(a1323[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1323_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1323[8]_i_1_n_0 ),
        .Q(a1323[8]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \a1516[10]_i_2 
       (.I0(abs_15d[10]),
        .I1(abs_16d[10]),
        .O(\a1516[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1516[10]_i_3 
       (.I0(abs_15d[9]),
        .I1(abs_16d[9]),
        .O(\a1516[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1516[10]_i_4 
       (.I0(abs_15d[8]),
        .I1(abs_16d[8]),
        .O(\a1516[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1516[7]_i_2 
       (.I0(abs_15d[7]),
        .I1(abs_16d[7]),
        .O(\a1516[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1516[7]_i_3 
       (.I0(abs_15d[6]),
        .I1(abs_16d[6]),
        .O(\a1516[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1516[7]_i_4 
       (.I0(abs_15d[5]),
        .I1(abs_16d[5]),
        .O(\a1516[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1516[7]_i_5 
       (.I0(abs_15d[4]),
        .I1(abs_16d[4]),
        .O(\a1516[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1516[7]_i_6 
       (.I0(abs_15d[3]),
        .I1(abs_16d[3]),
        .O(\a1516[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1516[7]_i_7 
       (.I0(abs_15d[2]),
        .I1(abs_16d[2]),
        .O(\a1516[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1516[7]_i_8 
       (.I0(abs_15d[1]),
        .I1(abs_16d[1]),
        .O(\a1516[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a1516[7]_i_9 
       (.I0(abs_15d[0]),
        .I1(abs_16d[0]),
        .O(\a1516[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \a1516_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1516_reg[7]_i_1_n_15 ),
        .Q(a1516[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1516_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1516_reg[10]_i_1_n_13 ),
        .Q(a1516[10]),
        .R(SR));
  CARRY8 \a1516_reg[10]_i_1 
       (.CI(\a1516_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_a1516_reg[10]_i_1_CO_UNCONNECTED [7:2],\a1516_reg[10]_i_1_n_6 ,\a1516_reg[10]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,abs_15d[9:8]}),
        .O({\NLW_a1516_reg[10]_i_1_O_UNCONNECTED [7:3],\a1516_reg[10]_i_1_n_13 ,\a1516_reg[10]_i_1_n_14 ,\a1516_reg[10]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\a1516[10]_i_2_n_0 ,\a1516[10]_i_3_n_0 ,\a1516[10]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \a1516_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1516_reg[7]_i_1_n_14 ),
        .Q(a1516[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1516_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1516_reg[7]_i_1_n_13 ),
        .Q(a1516[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1516_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1516_reg[7]_i_1_n_12 ),
        .Q(a1516[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1516_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1516_reg[7]_i_1_n_11 ),
        .Q(a1516[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1516_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1516_reg[7]_i_1_n_10 ),
        .Q(a1516[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1516_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1516_reg[7]_i_1_n_9 ),
        .Q(a1516[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1516_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1516_reg[7]_i_1_n_8 ),
        .Q(a1516[7]),
        .R(SR));
  CARRY8 \a1516_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\a1516_reg[7]_i_1_n_0 ,\a1516_reg[7]_i_1_n_1 ,\a1516_reg[7]_i_1_n_2 ,\a1516_reg[7]_i_1_n_3 ,\NLW_a1516_reg[7]_i_1_CO_UNCONNECTED [3],\a1516_reg[7]_i_1_n_5 ,\a1516_reg[7]_i_1_n_6 ,\a1516_reg[7]_i_1_n_7 }),
        .DI(abs_15d[7:0]),
        .O({\a1516_reg[7]_i_1_n_8 ,\a1516_reg[7]_i_1_n_9 ,\a1516_reg[7]_i_1_n_10 ,\a1516_reg[7]_i_1_n_11 ,\a1516_reg[7]_i_1_n_12 ,\a1516_reg[7]_i_1_n_13 ,\a1516_reg[7]_i_1_n_14 ,\a1516_reg[7]_i_1_n_15 }),
        .S({\a1516[7]_i_2_n_0 ,\a1516[7]_i_3_n_0 ,\a1516[7]_i_4_n_0 ,\a1516[7]_i_5_n_0 ,\a1516[7]_i_6_n_0 ,\a1516[7]_i_7_n_0 ,\a1516[7]_i_8_n_0 ,\a1516[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \a1516_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1516_reg[10]_i_1_n_15 ),
        .Q(a1516[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \a1516_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\a1516_reg[10]_i_1_n_14 ),
        .Q(a1516[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_10_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__23/i__carry_n_15 ),
        .Q(abs_10[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_10_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__23/i__carry__0_n_13 ),
        .Q(abs_10[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_10_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__23/i__carry_n_14 ),
        .Q(abs_10[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_10_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__23/i__carry_n_13 ),
        .Q(abs_10[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_10_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__23/i__carry_n_12 ),
        .Q(abs_10[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_10_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__23/i__carry_n_11 ),
        .Q(abs_10[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_10_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__23/i__carry_n_10 ),
        .Q(abs_10[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_10_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__23/i__carry_n_9 ),
        .Q(abs_10[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_10_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__23/i__carry_n_8 ),
        .Q(abs_10[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_10_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__23/i__carry__0_n_15 ),
        .Q(abs_10[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_10_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__23/i__carry__0_n_14 ),
        .Q(abs_10[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \abs_10d[10]_i_1 
       (.I0(abs_10[10]),
        .I1(abs_10[8]),
        .I2(abs_10[6]),
        .I3(\abs_10d[10]_i_2_n_0 ),
        .I4(abs_10[7]),
        .I5(abs_10[9]),
        .O(\abs_10d[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \abs_10d[10]_i_2 
       (.I0(abs_10[4]),
        .I1(abs_10[2]),
        .I2(abs_10[1]),
        .I3(abs_10[0]),
        .I4(abs_10[3]),
        .I5(abs_10[5]),
        .O(\abs_10d[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \abs_10d[1]_i_1 
       (.I0(abs_10[0]),
        .I1(abs_10[10]),
        .I2(abs_10[1]),
        .O(\abs_10d[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \abs_10d[2]_i_1 
       (.I0(abs_10[0]),
        .I1(abs_10[1]),
        .I2(abs_10[10]),
        .I3(abs_10[2]),
        .O(\abs_10d[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \abs_10d[3]_i_1 
       (.I0(abs_10[2]),
        .I1(abs_10[1]),
        .I2(abs_10[0]),
        .I3(abs_10[10]),
        .I4(abs_10[3]),
        .O(\abs_10d[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \abs_10d[4]_i_1 
       (.I0(abs_10[3]),
        .I1(abs_10[0]),
        .I2(abs_10[1]),
        .I3(abs_10[2]),
        .I4(abs_10[10]),
        .I5(abs_10[4]),
        .O(\abs_10d[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_10d[5]_i_1 
       (.I0(\abs_10d[5]_i_2_n_0 ),
        .I1(abs_10[10]),
        .I2(abs_10[5]),
        .O(\abs_10d[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \abs_10d[5]_i_2 
       (.I0(abs_10[3]),
        .I1(abs_10[0]),
        .I2(abs_10[1]),
        .I3(abs_10[2]),
        .I4(abs_10[4]),
        .O(\abs_10d[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_10d[6]_i_1 
       (.I0(\abs_10d[10]_i_2_n_0 ),
        .I1(abs_10[10]),
        .I2(abs_10[6]),
        .O(\abs_10d[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \abs_10d[7]_i_1 
       (.I0(abs_10[6]),
        .I1(\abs_10d[10]_i_2_n_0 ),
        .I2(abs_10[10]),
        .I3(abs_10[7]),
        .O(\abs_10d[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \abs_10d[8]_i_1 
       (.I0(abs_10[7]),
        .I1(\abs_10d[10]_i_2_n_0 ),
        .I2(abs_10[6]),
        .I3(abs_10[10]),
        .I4(abs_10[8]),
        .O(\abs_10d[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \abs_10d[9]_i_1 
       (.I0(abs_10[8]),
        .I1(abs_10[6]),
        .I2(\abs_10d[10]_i_2_n_0 ),
        .I3(abs_10[7]),
        .I4(abs_10[10]),
        .I5(abs_10[9]),
        .O(\abs_10d[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \abs_10d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(abs_10[0]),
        .Q(abs_10d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_10d_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_10d[10]_i_1_n_0 ),
        .Q(abs_10d[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_10d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_10d[1]_i_1_n_0 ),
        .Q(abs_10d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_10d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_10d[2]_i_1_n_0 ),
        .Q(abs_10d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_10d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_10d[3]_i_1_n_0 ),
        .Q(abs_10d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_10d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_10d[4]_i_1_n_0 ),
        .Q(abs_10d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_10d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_10d[5]_i_1_n_0 ),
        .Q(abs_10d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_10d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_10d[6]_i_1_n_0 ),
        .Q(abs_10d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_10d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_10d[7]_i_1_n_0 ),
        .Q(abs_10d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_10d_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_10d[8]_i_1_n_0 ),
        .Q(abs_10d[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_10d_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_10d[9]_i_1_n_0 ),
        .Q(abs_10d[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_11_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__22/i__carry_n_15 ),
        .Q(abs_11[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_11_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__22/i__carry__0_n_13 ),
        .Q(abs_11[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_11_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__22/i__carry_n_14 ),
        .Q(abs_11[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_11_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__22/i__carry_n_13 ),
        .Q(abs_11[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_11_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__22/i__carry_n_12 ),
        .Q(abs_11[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_11_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__22/i__carry_n_11 ),
        .Q(abs_11[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_11_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__22/i__carry_n_10 ),
        .Q(abs_11[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_11_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__22/i__carry_n_9 ),
        .Q(abs_11[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_11_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__22/i__carry_n_8 ),
        .Q(abs_11[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_11_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__22/i__carry__0_n_15 ),
        .Q(abs_11[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_11_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__22/i__carry__0_n_14 ),
        .Q(abs_11[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \abs_11d[10]_i_1 
       (.I0(abs_11[10]),
        .I1(abs_11[8]),
        .I2(abs_11[6]),
        .I3(\abs_11d[10]_i_2_n_0 ),
        .I4(abs_11[7]),
        .I5(abs_11[9]),
        .O(\abs_11d[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \abs_11d[10]_i_2 
       (.I0(abs_11[4]),
        .I1(abs_11[2]),
        .I2(abs_11[1]),
        .I3(abs_11[0]),
        .I4(abs_11[3]),
        .I5(abs_11[5]),
        .O(\abs_11d[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \abs_11d[1]_i_1 
       (.I0(abs_11[0]),
        .I1(abs_11[10]),
        .I2(abs_11[1]),
        .O(\abs_11d[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \abs_11d[2]_i_1 
       (.I0(abs_11[0]),
        .I1(abs_11[1]),
        .I2(abs_11[10]),
        .I3(abs_11[2]),
        .O(\abs_11d[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \abs_11d[3]_i_1 
       (.I0(abs_11[2]),
        .I1(abs_11[1]),
        .I2(abs_11[0]),
        .I3(abs_11[10]),
        .I4(abs_11[3]),
        .O(\abs_11d[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \abs_11d[4]_i_1 
       (.I0(abs_11[3]),
        .I1(abs_11[0]),
        .I2(abs_11[1]),
        .I3(abs_11[2]),
        .I4(abs_11[10]),
        .I5(abs_11[4]),
        .O(\abs_11d[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_11d[5]_i_1 
       (.I0(\abs_11d[5]_i_2_n_0 ),
        .I1(abs_11[10]),
        .I2(abs_11[5]),
        .O(\abs_11d[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \abs_11d[5]_i_2 
       (.I0(abs_11[3]),
        .I1(abs_11[0]),
        .I2(abs_11[1]),
        .I3(abs_11[2]),
        .I4(abs_11[4]),
        .O(\abs_11d[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_11d[6]_i_1 
       (.I0(\abs_11d[10]_i_2_n_0 ),
        .I1(abs_11[10]),
        .I2(abs_11[6]),
        .O(\abs_11d[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \abs_11d[7]_i_1 
       (.I0(abs_11[6]),
        .I1(\abs_11d[10]_i_2_n_0 ),
        .I2(abs_11[10]),
        .I3(abs_11[7]),
        .O(\abs_11d[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \abs_11d[8]_i_1 
       (.I0(abs_11[7]),
        .I1(\abs_11d[10]_i_2_n_0 ),
        .I2(abs_11[6]),
        .I3(abs_11[10]),
        .I4(abs_11[8]),
        .O(\abs_11d[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \abs_11d[9]_i_1 
       (.I0(abs_11[8]),
        .I1(abs_11[6]),
        .I2(\abs_11d[10]_i_2_n_0 ),
        .I3(abs_11[7]),
        .I4(abs_11[10]),
        .I5(abs_11[9]),
        .O(\abs_11d[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \abs_11d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(abs_11[0]),
        .Q(abs_11d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_11d_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_11d[10]_i_1_n_0 ),
        .Q(abs_11d[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_11d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_11d[1]_i_1_n_0 ),
        .Q(abs_11d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_11d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_11d[2]_i_1_n_0 ),
        .Q(abs_11d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_11d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_11d[3]_i_1_n_0 ),
        .Q(abs_11d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_11d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_11d[4]_i_1_n_0 ),
        .Q(abs_11d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_11d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_11d[5]_i_1_n_0 ),
        .Q(abs_11d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_11d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_11d[6]_i_1_n_0 ),
        .Q(abs_11d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_11d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_11d[7]_i_1_n_0 ),
        .Q(abs_11d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_11d_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_11d[8]_i_1_n_0 ),
        .Q(abs_11d[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_11d_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_11d[9]_i_1_n_0 ),
        .Q(abs_11d[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_12_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__21/i__carry_n_15 ),
        .Q(abs_12[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_12_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__21/i__carry__0_n_13 ),
        .Q(abs_12[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_12_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__21/i__carry_n_14 ),
        .Q(abs_12[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_12_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__21/i__carry_n_13 ),
        .Q(abs_12[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_12_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__21/i__carry_n_12 ),
        .Q(abs_12[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_12_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__21/i__carry_n_11 ),
        .Q(abs_12[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_12_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__21/i__carry_n_10 ),
        .Q(abs_12[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_12_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__21/i__carry_n_9 ),
        .Q(abs_12[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_12_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__21/i__carry_n_8 ),
        .Q(abs_12[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_12_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__21/i__carry__0_n_15 ),
        .Q(abs_12[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_12_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__21/i__carry__0_n_14 ),
        .Q(abs_12[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \abs_12d[10]_i_1 
       (.I0(abs_12[10]),
        .I1(abs_12[8]),
        .I2(abs_12[6]),
        .I3(\abs_12d[10]_i_2_n_0 ),
        .I4(abs_12[7]),
        .I5(abs_12[9]),
        .O(\abs_12d[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \abs_12d[10]_i_2 
       (.I0(abs_12[4]),
        .I1(abs_12[2]),
        .I2(abs_12[1]),
        .I3(abs_12[0]),
        .I4(abs_12[3]),
        .I5(abs_12[5]),
        .O(\abs_12d[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \abs_12d[1]_i_1 
       (.I0(abs_12[0]),
        .I1(abs_12[10]),
        .I2(abs_12[1]),
        .O(\abs_12d[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \abs_12d[2]_i_1 
       (.I0(abs_12[0]),
        .I1(abs_12[1]),
        .I2(abs_12[10]),
        .I3(abs_12[2]),
        .O(\abs_12d[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \abs_12d[3]_i_1 
       (.I0(abs_12[2]),
        .I1(abs_12[1]),
        .I2(abs_12[0]),
        .I3(abs_12[10]),
        .I4(abs_12[3]),
        .O(\abs_12d[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \abs_12d[4]_i_1 
       (.I0(abs_12[3]),
        .I1(abs_12[0]),
        .I2(abs_12[1]),
        .I3(abs_12[2]),
        .I4(abs_12[10]),
        .I5(abs_12[4]),
        .O(\abs_12d[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_12d[5]_i_1 
       (.I0(\abs_12d[5]_i_2_n_0 ),
        .I1(abs_12[10]),
        .I2(abs_12[5]),
        .O(\abs_12d[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \abs_12d[5]_i_2 
       (.I0(abs_12[3]),
        .I1(abs_12[0]),
        .I2(abs_12[1]),
        .I3(abs_12[2]),
        .I4(abs_12[4]),
        .O(\abs_12d[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_12d[6]_i_1 
       (.I0(\abs_12d[10]_i_2_n_0 ),
        .I1(abs_12[10]),
        .I2(abs_12[6]),
        .O(\abs_12d[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \abs_12d[7]_i_1 
       (.I0(abs_12[6]),
        .I1(\abs_12d[10]_i_2_n_0 ),
        .I2(abs_12[10]),
        .I3(abs_12[7]),
        .O(\abs_12d[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \abs_12d[8]_i_1 
       (.I0(abs_12[7]),
        .I1(\abs_12d[10]_i_2_n_0 ),
        .I2(abs_12[6]),
        .I3(abs_12[10]),
        .I4(abs_12[8]),
        .O(\abs_12d[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \abs_12d[9]_i_1 
       (.I0(abs_12[8]),
        .I1(abs_12[6]),
        .I2(\abs_12d[10]_i_2_n_0 ),
        .I3(abs_12[7]),
        .I4(abs_12[10]),
        .I5(abs_12[9]),
        .O(\abs_12d[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \abs_12d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(abs_12[0]),
        .Q(abs_12d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_12d_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_12d[10]_i_1_n_0 ),
        .Q(abs_12d[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_12d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_12d[1]_i_1_n_0 ),
        .Q(abs_12d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_12d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_12d[2]_i_1_n_0 ),
        .Q(abs_12d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_12d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_12d[3]_i_1_n_0 ),
        .Q(abs_12d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_12d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_12d[4]_i_1_n_0 ),
        .Q(abs_12d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_12d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_12d[5]_i_1_n_0 ),
        .Q(abs_12d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_12d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_12d[6]_i_1_n_0 ),
        .Q(abs_12d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_12d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_12d[7]_i_1_n_0 ),
        .Q(abs_12d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_12d_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_12d[8]_i_1_n_0 ),
        .Q(abs_12d[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_12d_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_12d[9]_i_1_n_0 ),
        .Q(abs_12d[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_13_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__30/i__carry_n_15 ),
        .Q(abs_13[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_13_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__30/i__carry__0_n_13 ),
        .Q(abs_13[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_13_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__30/i__carry_n_14 ),
        .Q(abs_13[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_13_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__30/i__carry_n_13 ),
        .Q(abs_13[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_13_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__30/i__carry_n_12 ),
        .Q(abs_13[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_13_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__30/i__carry_n_11 ),
        .Q(abs_13[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_13_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__30/i__carry_n_10 ),
        .Q(abs_13[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_13_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__30/i__carry_n_9 ),
        .Q(abs_13[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_13_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__30/i__carry_n_8 ),
        .Q(abs_13[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_13_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__30/i__carry__0_n_15 ),
        .Q(abs_13[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_13_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__30/i__carry__0_n_14 ),
        .Q(abs_13[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \abs_13d[10]_i_1 
       (.I0(abs_13[10]),
        .I1(abs_13[8]),
        .I2(abs_13[6]),
        .I3(\abs_13d[10]_i_2_n_0 ),
        .I4(abs_13[7]),
        .I5(abs_13[9]),
        .O(\abs_13d[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \abs_13d[10]_i_2 
       (.I0(abs_13[4]),
        .I1(abs_13[2]),
        .I2(abs_13[1]),
        .I3(abs_13[0]),
        .I4(abs_13[3]),
        .I5(abs_13[5]),
        .O(\abs_13d[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \abs_13d[1]_i_1 
       (.I0(abs_13[0]),
        .I1(abs_13[10]),
        .I2(abs_13[1]),
        .O(\abs_13d[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \abs_13d[2]_i_1 
       (.I0(abs_13[0]),
        .I1(abs_13[1]),
        .I2(abs_13[10]),
        .I3(abs_13[2]),
        .O(\abs_13d[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \abs_13d[3]_i_1 
       (.I0(abs_13[2]),
        .I1(abs_13[1]),
        .I2(abs_13[0]),
        .I3(abs_13[10]),
        .I4(abs_13[3]),
        .O(\abs_13d[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \abs_13d[4]_i_1 
       (.I0(abs_13[3]),
        .I1(abs_13[0]),
        .I2(abs_13[1]),
        .I3(abs_13[2]),
        .I4(abs_13[10]),
        .I5(abs_13[4]),
        .O(\abs_13d[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_13d[5]_i_1 
       (.I0(\abs_13d[5]_i_2_n_0 ),
        .I1(abs_13[10]),
        .I2(abs_13[5]),
        .O(\abs_13d[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \abs_13d[5]_i_2 
       (.I0(abs_13[3]),
        .I1(abs_13[0]),
        .I2(abs_13[1]),
        .I3(abs_13[2]),
        .I4(abs_13[4]),
        .O(\abs_13d[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_13d[6]_i_1 
       (.I0(\abs_13d[10]_i_2_n_0 ),
        .I1(abs_13[10]),
        .I2(abs_13[6]),
        .O(\abs_13d[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \abs_13d[7]_i_1 
       (.I0(abs_13[6]),
        .I1(\abs_13d[10]_i_2_n_0 ),
        .I2(abs_13[10]),
        .I3(abs_13[7]),
        .O(\abs_13d[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \abs_13d[8]_i_1 
       (.I0(abs_13[7]),
        .I1(\abs_13d[10]_i_2_n_0 ),
        .I2(abs_13[6]),
        .I3(abs_13[10]),
        .I4(abs_13[8]),
        .O(\abs_13d[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \abs_13d[9]_i_1 
       (.I0(abs_13[8]),
        .I1(abs_13[6]),
        .I2(\abs_13d[10]_i_2_n_0 ),
        .I3(abs_13[7]),
        .I4(abs_13[10]),
        .I5(abs_13[9]),
        .O(\abs_13d[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \abs_13d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(abs_13[0]),
        .Q(abs_13d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_13d_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_13d[10]_i_1_n_0 ),
        .Q(abs_13d[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_13d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_13d[1]_i_1_n_0 ),
        .Q(abs_13d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_13d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_13d[2]_i_1_n_0 ),
        .Q(abs_13d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_13d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_13d[3]_i_1_n_0 ),
        .Q(abs_13d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_13d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_13d[4]_i_1_n_0 ),
        .Q(abs_13d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_13d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_13d[5]_i_1_n_0 ),
        .Q(abs_13d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_13d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_13d[6]_i_1_n_0 ),
        .Q(abs_13d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_13d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_13d[7]_i_1_n_0 ),
        .Q(abs_13d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_13d_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_13d[8]_i_1_n_0 ),
        .Q(abs_13d[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_13d_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_13d[9]_i_1_n_0 ),
        .Q(abs_13d[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_14_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__29/i__carry_n_15 ),
        .Q(abs_14[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_14_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__29/i__carry__0_n_13 ),
        .Q(abs_14[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_14_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__29/i__carry_n_14 ),
        .Q(abs_14[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_14_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__29/i__carry_n_13 ),
        .Q(abs_14[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_14_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__29/i__carry_n_12 ),
        .Q(abs_14[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_14_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__29/i__carry_n_11 ),
        .Q(abs_14[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_14_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__29/i__carry_n_10 ),
        .Q(abs_14[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_14_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__29/i__carry_n_9 ),
        .Q(abs_14[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_14_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__29/i__carry_n_8 ),
        .Q(abs_14[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_14_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__29/i__carry__0_n_15 ),
        .Q(abs_14[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_14_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__29/i__carry__0_n_14 ),
        .Q(abs_14[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \abs_14d[10]_i_1 
       (.I0(abs_14[10]),
        .I1(abs_14[8]),
        .I2(abs_14[6]),
        .I3(\abs_14d[10]_i_2_n_0 ),
        .I4(abs_14[7]),
        .I5(abs_14[9]),
        .O(\abs_14d[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \abs_14d[10]_i_2 
       (.I0(abs_14[4]),
        .I1(abs_14[2]),
        .I2(abs_14[1]),
        .I3(abs_14[0]),
        .I4(abs_14[3]),
        .I5(abs_14[5]),
        .O(\abs_14d[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \abs_14d[1]_i_1 
       (.I0(abs_14[0]),
        .I1(abs_14[10]),
        .I2(abs_14[1]),
        .O(\abs_14d[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \abs_14d[2]_i_1 
       (.I0(abs_14[0]),
        .I1(abs_14[1]),
        .I2(abs_14[10]),
        .I3(abs_14[2]),
        .O(\abs_14d[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \abs_14d[3]_i_1 
       (.I0(abs_14[2]),
        .I1(abs_14[1]),
        .I2(abs_14[0]),
        .I3(abs_14[10]),
        .I4(abs_14[3]),
        .O(\abs_14d[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \abs_14d[4]_i_1 
       (.I0(abs_14[3]),
        .I1(abs_14[0]),
        .I2(abs_14[1]),
        .I3(abs_14[2]),
        .I4(abs_14[10]),
        .I5(abs_14[4]),
        .O(\abs_14d[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_14d[5]_i_1 
       (.I0(\abs_14d[5]_i_2_n_0 ),
        .I1(abs_14[10]),
        .I2(abs_14[5]),
        .O(\abs_14d[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \abs_14d[5]_i_2 
       (.I0(abs_14[3]),
        .I1(abs_14[0]),
        .I2(abs_14[1]),
        .I3(abs_14[2]),
        .I4(abs_14[4]),
        .O(\abs_14d[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_14d[6]_i_1 
       (.I0(\abs_14d[10]_i_2_n_0 ),
        .I1(abs_14[10]),
        .I2(abs_14[6]),
        .O(\abs_14d[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \abs_14d[7]_i_1 
       (.I0(abs_14[6]),
        .I1(\abs_14d[10]_i_2_n_0 ),
        .I2(abs_14[10]),
        .I3(abs_14[7]),
        .O(\abs_14d[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \abs_14d[8]_i_1 
       (.I0(abs_14[7]),
        .I1(\abs_14d[10]_i_2_n_0 ),
        .I2(abs_14[6]),
        .I3(abs_14[10]),
        .I4(abs_14[8]),
        .O(\abs_14d[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \abs_14d[9]_i_1 
       (.I0(abs_14[8]),
        .I1(abs_14[6]),
        .I2(\abs_14d[10]_i_2_n_0 ),
        .I3(abs_14[7]),
        .I4(abs_14[10]),
        .I5(abs_14[9]),
        .O(\abs_14d[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \abs_14d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(abs_14[0]),
        .Q(abs_14d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_14d_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_14d[10]_i_1_n_0 ),
        .Q(abs_14d[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_14d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_14d[1]_i_1_n_0 ),
        .Q(abs_14d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_14d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_14d[2]_i_1_n_0 ),
        .Q(abs_14d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_14d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_14d[3]_i_1_n_0 ),
        .Q(abs_14d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_14d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_14d[4]_i_1_n_0 ),
        .Q(abs_14d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_14d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_14d[5]_i_1_n_0 ),
        .Q(abs_14d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_14d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_14d[6]_i_1_n_0 ),
        .Q(abs_14d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_14d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_14d[7]_i_1_n_0 ),
        .Q(abs_14d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_14d_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_14d[8]_i_1_n_0 ),
        .Q(abs_14d[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_14d_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_14d[9]_i_1_n_0 ),
        .Q(abs_14d[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_15_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__28/i__carry_n_15 ),
        .Q(abs_15[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_15_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__28/i__carry__0_n_13 ),
        .Q(abs_15[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_15_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__28/i__carry_n_14 ),
        .Q(abs_15[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_15_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__28/i__carry_n_13 ),
        .Q(abs_15[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_15_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__28/i__carry_n_12 ),
        .Q(abs_15[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_15_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__28/i__carry_n_11 ),
        .Q(abs_15[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_15_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__28/i__carry_n_10 ),
        .Q(abs_15[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_15_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__28/i__carry_n_9 ),
        .Q(abs_15[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_15_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__28/i__carry_n_8 ),
        .Q(abs_15[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_15_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__28/i__carry__0_n_15 ),
        .Q(abs_15[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_15_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__28/i__carry__0_n_14 ),
        .Q(abs_15[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \abs_15d[10]_i_1 
       (.I0(abs_15[10]),
        .I1(abs_15[8]),
        .I2(abs_15[6]),
        .I3(\abs_15d[10]_i_2_n_0 ),
        .I4(abs_15[7]),
        .I5(abs_15[9]),
        .O(\abs_15d[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \abs_15d[10]_i_2 
       (.I0(abs_15[4]),
        .I1(abs_15[2]),
        .I2(abs_15[1]),
        .I3(abs_15[0]),
        .I4(abs_15[3]),
        .I5(abs_15[5]),
        .O(\abs_15d[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \abs_15d[1]_i_1 
       (.I0(abs_15[0]),
        .I1(abs_15[10]),
        .I2(abs_15[1]),
        .O(\abs_15d[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \abs_15d[2]_i_1 
       (.I0(abs_15[0]),
        .I1(abs_15[1]),
        .I2(abs_15[10]),
        .I3(abs_15[2]),
        .O(\abs_15d[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \abs_15d[3]_i_1 
       (.I0(abs_15[2]),
        .I1(abs_15[1]),
        .I2(abs_15[0]),
        .I3(abs_15[10]),
        .I4(abs_15[3]),
        .O(\abs_15d[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \abs_15d[4]_i_1 
       (.I0(abs_15[3]),
        .I1(abs_15[0]),
        .I2(abs_15[1]),
        .I3(abs_15[2]),
        .I4(abs_15[10]),
        .I5(abs_15[4]),
        .O(\abs_15d[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_15d[5]_i_1 
       (.I0(\abs_15d[5]_i_2_n_0 ),
        .I1(abs_15[10]),
        .I2(abs_15[5]),
        .O(\abs_15d[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \abs_15d[5]_i_2 
       (.I0(abs_15[3]),
        .I1(abs_15[0]),
        .I2(abs_15[1]),
        .I3(abs_15[2]),
        .I4(abs_15[4]),
        .O(\abs_15d[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_15d[6]_i_1 
       (.I0(\abs_15d[10]_i_2_n_0 ),
        .I1(abs_15[10]),
        .I2(abs_15[6]),
        .O(\abs_15d[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \abs_15d[7]_i_1 
       (.I0(abs_15[6]),
        .I1(\abs_15d[10]_i_2_n_0 ),
        .I2(abs_15[10]),
        .I3(abs_15[7]),
        .O(\abs_15d[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \abs_15d[8]_i_1 
       (.I0(abs_15[7]),
        .I1(\abs_15d[10]_i_2_n_0 ),
        .I2(abs_15[6]),
        .I3(abs_15[10]),
        .I4(abs_15[8]),
        .O(\abs_15d[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \abs_15d[9]_i_1 
       (.I0(abs_15[8]),
        .I1(abs_15[6]),
        .I2(\abs_15d[10]_i_2_n_0 ),
        .I3(abs_15[7]),
        .I4(abs_15[10]),
        .I5(abs_15[9]),
        .O(\abs_15d[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \abs_15d_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(abs_15[0]),
        .Q(abs_15d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \abs_15d_reg[10] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\abs_15d[10]_i_1_n_0 ),
        .Q(abs_15d[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \abs_15d_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\abs_15d[1]_i_1_n_0 ),
        .Q(abs_15d[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \abs_15d_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\abs_15d[2]_i_1_n_0 ),
        .Q(abs_15d[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \abs_15d_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\abs_15d[3]_i_1_n_0 ),
        .Q(abs_15d[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \abs_15d_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\abs_15d[4]_i_1_n_0 ),
        .Q(abs_15d[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \abs_15d_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\abs_15d[5]_i_1_n_0 ),
        .Q(abs_15d[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \abs_15d_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\abs_15d[6]_i_1_n_0 ),
        .Q(abs_15d[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \abs_15d_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\abs_15d[7]_i_1_n_0 ),
        .Q(abs_15d[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \abs_15d_reg[8] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\abs_15d[8]_i_1_n_0 ),
        .Q(abs_15d[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \abs_15d_reg[9] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\abs_15d[9]_i_1_n_0 ),
        .Q(abs_15d[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \abs_16_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__27/i__carry_n_15 ),
        .Q(abs_16[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_16_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__27/i__carry__0_n_13 ),
        .Q(abs_16[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_16_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__27/i__carry_n_14 ),
        .Q(abs_16[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_16_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__27/i__carry_n_13 ),
        .Q(abs_16[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_16_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__27/i__carry_n_12 ),
        .Q(abs_16[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_16_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__27/i__carry_n_11 ),
        .Q(abs_16[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_16_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__27/i__carry_n_10 ),
        .Q(abs_16[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_16_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__27/i__carry_n_9 ),
        .Q(abs_16[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_16_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__27/i__carry_n_8 ),
        .Q(abs_16[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_16_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__27/i__carry__0_n_15 ),
        .Q(abs_16[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_16_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__27/i__carry__0_n_14 ),
        .Q(abs_16[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \abs_16d[10]_i_1 
       (.I0(abs_16[10]),
        .I1(abs_16[8]),
        .I2(abs_16[6]),
        .I3(\abs_16d[10]_i_2_n_0 ),
        .I4(abs_16[7]),
        .I5(abs_16[9]),
        .O(\abs_16d[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \abs_16d[10]_i_2 
       (.I0(abs_16[4]),
        .I1(abs_16[2]),
        .I2(abs_16[1]),
        .I3(abs_16[0]),
        .I4(abs_16[3]),
        .I5(abs_16[5]),
        .O(\abs_16d[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \abs_16d[1]_i_1 
       (.I0(abs_16[0]),
        .I1(abs_16[10]),
        .I2(abs_16[1]),
        .O(\abs_16d[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \abs_16d[2]_i_1 
       (.I0(abs_16[0]),
        .I1(abs_16[1]),
        .I2(abs_16[10]),
        .I3(abs_16[2]),
        .O(\abs_16d[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \abs_16d[3]_i_1 
       (.I0(abs_16[2]),
        .I1(abs_16[1]),
        .I2(abs_16[0]),
        .I3(abs_16[10]),
        .I4(abs_16[3]),
        .O(\abs_16d[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \abs_16d[4]_i_1 
       (.I0(abs_16[3]),
        .I1(abs_16[0]),
        .I2(abs_16[1]),
        .I3(abs_16[2]),
        .I4(abs_16[10]),
        .I5(abs_16[4]),
        .O(\abs_16d[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_16d[5]_i_1 
       (.I0(\abs_16d[5]_i_2_n_0 ),
        .I1(abs_16[10]),
        .I2(abs_16[5]),
        .O(\abs_16d[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \abs_16d[5]_i_2 
       (.I0(abs_16[3]),
        .I1(abs_16[0]),
        .I2(abs_16[1]),
        .I3(abs_16[2]),
        .I4(abs_16[4]),
        .O(\abs_16d[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_16d[6]_i_1 
       (.I0(\abs_16d[10]_i_2_n_0 ),
        .I1(abs_16[10]),
        .I2(abs_16[6]),
        .O(\abs_16d[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \abs_16d[7]_i_1 
       (.I0(abs_16[6]),
        .I1(\abs_16d[10]_i_2_n_0 ),
        .I2(abs_16[10]),
        .I3(abs_16[7]),
        .O(\abs_16d[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \abs_16d[8]_i_1 
       (.I0(abs_16[7]),
        .I1(\abs_16d[10]_i_2_n_0 ),
        .I2(abs_16[6]),
        .I3(abs_16[10]),
        .I4(abs_16[8]),
        .O(\abs_16d[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \abs_16d[9]_i_1 
       (.I0(abs_16[8]),
        .I1(abs_16[6]),
        .I2(\abs_16d[10]_i_2_n_0 ),
        .I3(abs_16[7]),
        .I4(abs_16[10]),
        .I5(abs_16[9]),
        .O(\abs_16d[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \abs_16d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(abs_16[0]),
        .Q(abs_16d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_16d_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_16d[10]_i_1_n_0 ),
        .Q(abs_16d[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_16d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_16d[1]_i_1_n_0 ),
        .Q(abs_16d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_16d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_16d[2]_i_1_n_0 ),
        .Q(abs_16d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_16d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_16d[3]_i_1_n_0 ),
        .Q(abs_16d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_16d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_16d[4]_i_1_n_0 ),
        .Q(abs_16d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_16d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_16d[5]_i_1_n_0 ),
        .Q(abs_16d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_16d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_16d[6]_i_1_n_0 ),
        .Q(abs_16d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_16d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_16d[7]_i_1_n_0 ),
        .Q(abs_16d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_16d_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_16d[8]_i_1_n_0 ),
        .Q(abs_16d[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_16d_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_16d[9]_i_1_n_0 ),
        .Q(abs_16d[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_1_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__6/i__carry_n_15 ),
        .Q(abs_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_1_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__6/i__carry__0_n_13 ),
        .Q(abs_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_1_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__6/i__carry_n_14 ),
        .Q(abs_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_1_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__6/i__carry_n_13 ),
        .Q(abs_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_1_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__6/i__carry_n_12 ),
        .Q(abs_1[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_1_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__6/i__carry_n_11 ),
        .Q(abs_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_1_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__6/i__carry_n_10 ),
        .Q(abs_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_1_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__6/i__carry_n_9 ),
        .Q(abs_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_1_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__6/i__carry_n_8 ),
        .Q(abs_1[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_1_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__6/i__carry__0_n_15 ),
        .Q(abs_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_1_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__6/i__carry__0_n_14 ),
        .Q(abs_1[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \abs_1d[10]_i_1 
       (.I0(abs_1[10]),
        .I1(abs_1[8]),
        .I2(abs_1[6]),
        .I3(\abs_1d[10]_i_2_n_0 ),
        .I4(abs_1[7]),
        .I5(abs_1[9]),
        .O(\abs_1d[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \abs_1d[10]_i_2 
       (.I0(abs_1[4]),
        .I1(abs_1[2]),
        .I2(abs_1[1]),
        .I3(abs_1[0]),
        .I4(abs_1[3]),
        .I5(abs_1[5]),
        .O(\abs_1d[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \abs_1d[1]_i_1 
       (.I0(abs_1[0]),
        .I1(abs_1[10]),
        .I2(abs_1[1]),
        .O(\abs_1d[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \abs_1d[2]_i_1 
       (.I0(abs_1[0]),
        .I1(abs_1[1]),
        .I2(abs_1[10]),
        .I3(abs_1[2]),
        .O(\abs_1d[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \abs_1d[3]_i_1 
       (.I0(abs_1[2]),
        .I1(abs_1[1]),
        .I2(abs_1[0]),
        .I3(abs_1[10]),
        .I4(abs_1[3]),
        .O(\abs_1d[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \abs_1d[4]_i_1 
       (.I0(abs_1[3]),
        .I1(abs_1[0]),
        .I2(abs_1[1]),
        .I3(abs_1[2]),
        .I4(abs_1[10]),
        .I5(abs_1[4]),
        .O(\abs_1d[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_1d[5]_i_1 
       (.I0(\abs_1d[5]_i_2_n_0 ),
        .I1(abs_1[10]),
        .I2(abs_1[5]),
        .O(\abs_1d[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \abs_1d[5]_i_2 
       (.I0(abs_1[3]),
        .I1(abs_1[0]),
        .I2(abs_1[1]),
        .I3(abs_1[2]),
        .I4(abs_1[4]),
        .O(\abs_1d[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_1d[6]_i_1 
       (.I0(\abs_1d[10]_i_2_n_0 ),
        .I1(abs_1[10]),
        .I2(abs_1[6]),
        .O(\abs_1d[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \abs_1d[7]_i_1 
       (.I0(abs_1[6]),
        .I1(\abs_1d[10]_i_2_n_0 ),
        .I2(abs_1[10]),
        .I3(abs_1[7]),
        .O(\abs_1d[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \abs_1d[8]_i_1 
       (.I0(abs_1[7]),
        .I1(\abs_1d[10]_i_2_n_0 ),
        .I2(abs_1[6]),
        .I3(abs_1[10]),
        .I4(abs_1[8]),
        .O(\abs_1d[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \abs_1d[9]_i_1 
       (.I0(abs_1[8]),
        .I1(abs_1[6]),
        .I2(\abs_1d[10]_i_2_n_0 ),
        .I3(abs_1[7]),
        .I4(abs_1[10]),
        .I5(abs_1[9]),
        .O(\abs_1d[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \abs_1d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(abs_1[0]),
        .Q(abs_1d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_1d_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_1d[10]_i_1_n_0 ),
        .Q(abs_1d[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_1d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_1d[1]_i_1_n_0 ),
        .Q(abs_1d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_1d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_1d[2]_i_1_n_0 ),
        .Q(abs_1d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_1d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_1d[3]_i_1_n_0 ),
        .Q(abs_1d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_1d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_1d[4]_i_1_n_0 ),
        .Q(abs_1d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_1d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_1d[5]_i_1_n_0 ),
        .Q(abs_1d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_1d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_1d[6]_i_1_n_0 ),
        .Q(abs_1d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_1d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_1d[7]_i_1_n_0 ),
        .Q(abs_1d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_1d_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_1d[8]_i_1_n_0 ),
        .Q(abs_1d[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_1d_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_1d[9]_i_1_n_0 ),
        .Q(abs_1d[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_2_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__5/i__carry_n_15 ),
        .Q(abs_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_2_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__5/i__carry__0_n_13 ),
        .Q(abs_2[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_2_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__5/i__carry_n_14 ),
        .Q(abs_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_2_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__5/i__carry_n_13 ),
        .Q(abs_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_2_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__5/i__carry_n_12 ),
        .Q(abs_2[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_2_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__5/i__carry_n_11 ),
        .Q(abs_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_2_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__5/i__carry_n_10 ),
        .Q(abs_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_2_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__5/i__carry_n_9 ),
        .Q(abs_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_2_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__5/i__carry_n_8 ),
        .Q(abs_2[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_2_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__5/i__carry__0_n_15 ),
        .Q(abs_2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_2_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__5/i__carry__0_n_14 ),
        .Q(abs_2[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \abs_2d[10]_i_1 
       (.I0(abs_2[10]),
        .I1(abs_2[8]),
        .I2(abs_2[6]),
        .I3(\abs_2d[10]_i_2_n_0 ),
        .I4(abs_2[7]),
        .I5(abs_2[9]),
        .O(\abs_2d[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \abs_2d[10]_i_2 
       (.I0(abs_2[4]),
        .I1(abs_2[2]),
        .I2(abs_2[1]),
        .I3(abs_2[0]),
        .I4(abs_2[3]),
        .I5(abs_2[5]),
        .O(\abs_2d[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \abs_2d[1]_i_1 
       (.I0(abs_2[0]),
        .I1(abs_2[10]),
        .I2(abs_2[1]),
        .O(\abs_2d[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \abs_2d[2]_i_1 
       (.I0(abs_2[0]),
        .I1(abs_2[1]),
        .I2(abs_2[10]),
        .I3(abs_2[2]),
        .O(\abs_2d[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \abs_2d[3]_i_1 
       (.I0(abs_2[2]),
        .I1(abs_2[1]),
        .I2(abs_2[0]),
        .I3(abs_2[10]),
        .I4(abs_2[3]),
        .O(\abs_2d[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \abs_2d[4]_i_1 
       (.I0(abs_2[3]),
        .I1(abs_2[0]),
        .I2(abs_2[1]),
        .I3(abs_2[2]),
        .I4(abs_2[10]),
        .I5(abs_2[4]),
        .O(\abs_2d[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_2d[5]_i_1 
       (.I0(\abs_2d[5]_i_2_n_0 ),
        .I1(abs_2[10]),
        .I2(abs_2[5]),
        .O(\abs_2d[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \abs_2d[5]_i_2 
       (.I0(abs_2[3]),
        .I1(abs_2[0]),
        .I2(abs_2[1]),
        .I3(abs_2[2]),
        .I4(abs_2[4]),
        .O(\abs_2d[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_2d[6]_i_1 
       (.I0(\abs_2d[10]_i_2_n_0 ),
        .I1(abs_2[10]),
        .I2(abs_2[6]),
        .O(\abs_2d[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \abs_2d[7]_i_1 
       (.I0(abs_2[6]),
        .I1(\abs_2d[10]_i_2_n_0 ),
        .I2(abs_2[10]),
        .I3(abs_2[7]),
        .O(\abs_2d[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \abs_2d[8]_i_1 
       (.I0(abs_2[7]),
        .I1(\abs_2d[10]_i_2_n_0 ),
        .I2(abs_2[6]),
        .I3(abs_2[10]),
        .I4(abs_2[8]),
        .O(\abs_2d[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \abs_2d[9]_i_1 
       (.I0(abs_2[8]),
        .I1(abs_2[6]),
        .I2(\abs_2d[10]_i_2_n_0 ),
        .I3(abs_2[7]),
        .I4(abs_2[10]),
        .I5(abs_2[9]),
        .O(\abs_2d[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \abs_2d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(abs_2[0]),
        .Q(abs_2d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_2d_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_2d[10]_i_1_n_0 ),
        .Q(abs_2d[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_2d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_2d[1]_i_1_n_0 ),
        .Q(abs_2d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_2d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_2d[2]_i_1_n_0 ),
        .Q(abs_2d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_2d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_2d[3]_i_1_n_0 ),
        .Q(abs_2d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_2d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_2d[4]_i_1_n_0 ),
        .Q(abs_2d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_2d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_2d[5]_i_1_n_0 ),
        .Q(abs_2d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_2d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_2d[6]_i_1_n_0 ),
        .Q(abs_2d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_2d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_2d[7]_i_1_n_0 ),
        .Q(abs_2d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_2d_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_2d[8]_i_1_n_0 ),
        .Q(abs_2d[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_2d_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_2d[9]_i_1_n_0 ),
        .Q(abs_2d[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_3_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry_n_15 ),
        .Q(abs_3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_3_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry__0_n_13 ),
        .Q(abs_3[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_3_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry_n_14 ),
        .Q(abs_3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_3_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry_n_13 ),
        .Q(abs_3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_3_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry_n_12 ),
        .Q(abs_3[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_3_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry_n_11 ),
        .Q(abs_3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_3_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry_n_10 ),
        .Q(abs_3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_3_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry_n_9 ),
        .Q(abs_3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_3_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry_n_8 ),
        .Q(abs_3[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_3_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry__0_n_15 ),
        .Q(abs_3[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_3_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry__0_n_14 ),
        .Q(abs_3[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \abs_3d[10]_i_1 
       (.I0(abs_3[10]),
        .I1(abs_3[8]),
        .I2(abs_3[6]),
        .I3(\abs_3d[10]_i_2_n_0 ),
        .I4(abs_3[7]),
        .I5(abs_3[9]),
        .O(\abs_3d[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \abs_3d[10]_i_2 
       (.I0(abs_3[4]),
        .I1(abs_3[2]),
        .I2(abs_3[1]),
        .I3(abs_3[0]),
        .I4(abs_3[3]),
        .I5(abs_3[5]),
        .O(\abs_3d[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \abs_3d[1]_i_1 
       (.I0(abs_3[0]),
        .I1(abs_3[10]),
        .I2(abs_3[1]),
        .O(\abs_3d[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \abs_3d[2]_i_1 
       (.I0(abs_3[0]),
        .I1(abs_3[1]),
        .I2(abs_3[10]),
        .I3(abs_3[2]),
        .O(\abs_3d[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \abs_3d[3]_i_1 
       (.I0(abs_3[2]),
        .I1(abs_3[1]),
        .I2(abs_3[0]),
        .I3(abs_3[10]),
        .I4(abs_3[3]),
        .O(\abs_3d[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \abs_3d[4]_i_1 
       (.I0(abs_3[3]),
        .I1(abs_3[0]),
        .I2(abs_3[1]),
        .I3(abs_3[2]),
        .I4(abs_3[10]),
        .I5(abs_3[4]),
        .O(\abs_3d[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_3d[5]_i_1 
       (.I0(\abs_3d[5]_i_2_n_0 ),
        .I1(abs_3[10]),
        .I2(abs_3[5]),
        .O(\abs_3d[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \abs_3d[5]_i_2 
       (.I0(abs_3[3]),
        .I1(abs_3[0]),
        .I2(abs_3[1]),
        .I3(abs_3[2]),
        .I4(abs_3[4]),
        .O(\abs_3d[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_3d[6]_i_1 
       (.I0(\abs_3d[10]_i_2_n_0 ),
        .I1(abs_3[10]),
        .I2(abs_3[6]),
        .O(\abs_3d[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \abs_3d[7]_i_1 
       (.I0(abs_3[6]),
        .I1(\abs_3d[10]_i_2_n_0 ),
        .I2(abs_3[10]),
        .I3(abs_3[7]),
        .O(\abs_3d[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \abs_3d[8]_i_1 
       (.I0(abs_3[7]),
        .I1(\abs_3d[10]_i_2_n_0 ),
        .I2(abs_3[6]),
        .I3(abs_3[10]),
        .I4(abs_3[8]),
        .O(\abs_3d[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \abs_3d[9]_i_1 
       (.I0(abs_3[8]),
        .I1(abs_3[6]),
        .I2(\abs_3d[10]_i_2_n_0 ),
        .I3(abs_3[7]),
        .I4(abs_3[10]),
        .I5(abs_3[9]),
        .O(\abs_3d[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \abs_3d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(abs_3[0]),
        .Q(abs_3d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_3d_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_3d[10]_i_1_n_0 ),
        .Q(abs_3d[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_3d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_3d[1]_i_1_n_0 ),
        .Q(abs_3d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_3d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_3d[2]_i_1_n_0 ),
        .Q(abs_3d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_3d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_3d[3]_i_1_n_0 ),
        .Q(abs_3d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_3d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_3d[4]_i_1_n_0 ),
        .Q(abs_3d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_3d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_3d[5]_i_1_n_0 ),
        .Q(abs_3d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_3d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_3d[6]_i_1_n_0 ),
        .Q(abs_3d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_3d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_3d[7]_i_1_n_0 ),
        .Q(abs_3d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_3d_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_3d[8]_i_1_n_0 ),
        .Q(abs_3d[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_3d_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_3d[9]_i_1_n_0 ),
        .Q(abs_3d[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_4_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry_n_15 ),
        .Q(abs_4[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_4_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry__0_n_13 ),
        .Q(abs_4[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_4_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry_n_14 ),
        .Q(abs_4[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_4_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry_n_13 ),
        .Q(abs_4[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_4_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry_n_12 ),
        .Q(abs_4[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_4_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry_n_11 ),
        .Q(abs_4[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_4_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry_n_10 ),
        .Q(abs_4[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_4_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry_n_9 ),
        .Q(abs_4[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_4_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry_n_8 ),
        .Q(abs_4[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_4_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry__0_n_15 ),
        .Q(abs_4[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_4_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry__0_n_14 ),
        .Q(abs_4[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \abs_4d[10]_i_1 
       (.I0(abs_4[10]),
        .I1(abs_4[8]),
        .I2(abs_4[6]),
        .I3(\abs_4d[10]_i_2_n_0 ),
        .I4(abs_4[7]),
        .I5(abs_4[9]),
        .O(\abs_4d[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \abs_4d[10]_i_2 
       (.I0(abs_4[4]),
        .I1(abs_4[2]),
        .I2(abs_4[1]),
        .I3(abs_4[0]),
        .I4(abs_4[3]),
        .I5(abs_4[5]),
        .O(\abs_4d[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \abs_4d[1]_i_1 
       (.I0(abs_4[0]),
        .I1(abs_4[10]),
        .I2(abs_4[1]),
        .O(\abs_4d[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \abs_4d[2]_i_1 
       (.I0(abs_4[0]),
        .I1(abs_4[1]),
        .I2(abs_4[10]),
        .I3(abs_4[2]),
        .O(\abs_4d[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \abs_4d[3]_i_1 
       (.I0(abs_4[2]),
        .I1(abs_4[1]),
        .I2(abs_4[0]),
        .I3(abs_4[10]),
        .I4(abs_4[3]),
        .O(\abs_4d[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \abs_4d[4]_i_1 
       (.I0(abs_4[3]),
        .I1(abs_4[0]),
        .I2(abs_4[1]),
        .I3(abs_4[2]),
        .I4(abs_4[10]),
        .I5(abs_4[4]),
        .O(\abs_4d[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_4d[5]_i_1 
       (.I0(\abs_4d[5]_i_2_n_0 ),
        .I1(abs_4[10]),
        .I2(abs_4[5]),
        .O(\abs_4d[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \abs_4d[5]_i_2 
       (.I0(abs_4[3]),
        .I1(abs_4[0]),
        .I2(abs_4[1]),
        .I3(abs_4[2]),
        .I4(abs_4[4]),
        .O(\abs_4d[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_4d[6]_i_1 
       (.I0(\abs_4d[10]_i_2_n_0 ),
        .I1(abs_4[10]),
        .I2(abs_4[6]),
        .O(\abs_4d[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \abs_4d[7]_i_1 
       (.I0(abs_4[6]),
        .I1(\abs_4d[10]_i_2_n_0 ),
        .I2(abs_4[10]),
        .I3(abs_4[7]),
        .O(\abs_4d[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \abs_4d[8]_i_1 
       (.I0(abs_4[7]),
        .I1(\abs_4d[10]_i_2_n_0 ),
        .I2(abs_4[6]),
        .I3(abs_4[10]),
        .I4(abs_4[8]),
        .O(\abs_4d[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \abs_4d[9]_i_1 
       (.I0(abs_4[8]),
        .I1(abs_4[6]),
        .I2(\abs_4d[10]_i_2_n_0 ),
        .I3(abs_4[7]),
        .I4(abs_4[10]),
        .I5(abs_4[9]),
        .O(\abs_4d[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \abs_4d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(abs_4[0]),
        .Q(abs_4d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_4d_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_4d[10]_i_1_n_0 ),
        .Q(abs_4d[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_4d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_4d[1]_i_1_n_0 ),
        .Q(abs_4d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_4d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_4d[2]_i_1_n_0 ),
        .Q(abs_4d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_4d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_4d[3]_i_1_n_0 ),
        .Q(abs_4d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_4d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_4d[4]_i_1_n_0 ),
        .Q(abs_4d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_4d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_4d[5]_i_1_n_0 ),
        .Q(abs_4d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_4d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_4d[6]_i_1_n_0 ),
        .Q(abs_4d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_4d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_4d[7]_i_1_n_0 ),
        .Q(abs_4d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_4d_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_4d[8]_i_1_n_0 ),
        .Q(abs_4d[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_4d_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_4d[9]_i_1_n_0 ),
        .Q(abs_4d[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_5_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__16/i__carry_n_15 ),
        .Q(abs_5[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_5_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__16/i__carry__0_n_13 ),
        .Q(abs_5[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_5_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__16/i__carry_n_14 ),
        .Q(abs_5[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_5_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__16/i__carry_n_13 ),
        .Q(abs_5[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_5_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__16/i__carry_n_12 ),
        .Q(abs_5[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_5_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__16/i__carry_n_11 ),
        .Q(abs_5[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_5_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__16/i__carry_n_10 ),
        .Q(abs_5[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_5_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__16/i__carry_n_9 ),
        .Q(abs_5[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_5_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__16/i__carry_n_8 ),
        .Q(abs_5[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_5_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__16/i__carry__0_n_15 ),
        .Q(abs_5[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_5_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__16/i__carry__0_n_14 ),
        .Q(abs_5[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \abs_5d[10]_i_1 
       (.I0(abs_5[10]),
        .I1(abs_5[8]),
        .I2(abs_5[6]),
        .I3(\abs_5d[10]_i_2_n_0 ),
        .I4(abs_5[7]),
        .I5(abs_5[9]),
        .O(\abs_5d[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \abs_5d[10]_i_2 
       (.I0(abs_5[4]),
        .I1(abs_5[2]),
        .I2(abs_5[1]),
        .I3(abs_5[0]),
        .I4(abs_5[3]),
        .I5(abs_5[5]),
        .O(\abs_5d[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \abs_5d[1]_i_1 
       (.I0(abs_5[0]),
        .I1(abs_5[10]),
        .I2(abs_5[1]),
        .O(\abs_5d[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \abs_5d[2]_i_1 
       (.I0(abs_5[0]),
        .I1(abs_5[1]),
        .I2(abs_5[10]),
        .I3(abs_5[2]),
        .O(\abs_5d[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \abs_5d[3]_i_1 
       (.I0(abs_5[2]),
        .I1(abs_5[1]),
        .I2(abs_5[0]),
        .I3(abs_5[10]),
        .I4(abs_5[3]),
        .O(\abs_5d[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \abs_5d[4]_i_1 
       (.I0(abs_5[3]),
        .I1(abs_5[0]),
        .I2(abs_5[1]),
        .I3(abs_5[2]),
        .I4(abs_5[10]),
        .I5(abs_5[4]),
        .O(\abs_5d[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_5d[5]_i_1 
       (.I0(\abs_5d[5]_i_2_n_0 ),
        .I1(abs_5[10]),
        .I2(abs_5[5]),
        .O(\abs_5d[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \abs_5d[5]_i_2 
       (.I0(abs_5[3]),
        .I1(abs_5[0]),
        .I2(abs_5[1]),
        .I3(abs_5[2]),
        .I4(abs_5[4]),
        .O(\abs_5d[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_5d[6]_i_1 
       (.I0(\abs_5d[10]_i_2_n_0 ),
        .I1(abs_5[10]),
        .I2(abs_5[6]),
        .O(\abs_5d[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \abs_5d[7]_i_1 
       (.I0(abs_5[6]),
        .I1(\abs_5d[10]_i_2_n_0 ),
        .I2(abs_5[10]),
        .I3(abs_5[7]),
        .O(\abs_5d[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \abs_5d[8]_i_1 
       (.I0(abs_5[7]),
        .I1(\abs_5d[10]_i_2_n_0 ),
        .I2(abs_5[6]),
        .I3(abs_5[10]),
        .I4(abs_5[8]),
        .O(\abs_5d[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \abs_5d[9]_i_1 
       (.I0(abs_5[8]),
        .I1(abs_5[6]),
        .I2(\abs_5d[10]_i_2_n_0 ),
        .I3(abs_5[7]),
        .I4(abs_5[10]),
        .I5(abs_5[9]),
        .O(\abs_5d[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \abs_5d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(abs_5[0]),
        .Q(abs_5d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_5d_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_5d[10]_i_1_n_0 ),
        .Q(abs_5d[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_5d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_5d[1]_i_1_n_0 ),
        .Q(abs_5d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_5d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_5d[2]_i_1_n_0 ),
        .Q(abs_5d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_5d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_5d[3]_i_1_n_0 ),
        .Q(abs_5d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_5d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_5d[4]_i_1_n_0 ),
        .Q(abs_5d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_5d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_5d[5]_i_1_n_0 ),
        .Q(abs_5d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_5d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_5d[6]_i_1_n_0 ),
        .Q(abs_5d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_5d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_5d[7]_i_1_n_0 ),
        .Q(abs_5d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_5d_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_5d[8]_i_1_n_0 ),
        .Q(abs_5d[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_5d_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_5d[9]_i_1_n_0 ),
        .Q(abs_5d[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_6_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__15/i__carry_n_15 ),
        .Q(abs_6[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_6_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__15/i__carry__0_n_13 ),
        .Q(abs_6[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_6_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__15/i__carry_n_14 ),
        .Q(abs_6[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_6_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__15/i__carry_n_13 ),
        .Q(abs_6[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_6_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__15/i__carry_n_12 ),
        .Q(abs_6[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_6_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__15/i__carry_n_11 ),
        .Q(abs_6[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_6_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__15/i__carry_n_10 ),
        .Q(abs_6[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_6_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__15/i__carry_n_9 ),
        .Q(abs_6[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_6_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__15/i__carry_n_8 ),
        .Q(abs_6[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_6_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__15/i__carry__0_n_15 ),
        .Q(abs_6[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_6_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__15/i__carry__0_n_14 ),
        .Q(abs_6[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \abs_6d[10]_i_1 
       (.I0(abs_6[10]),
        .I1(abs_6[8]),
        .I2(abs_6[6]),
        .I3(\abs_6d[10]_i_2_n_0 ),
        .I4(abs_6[7]),
        .I5(abs_6[9]),
        .O(\abs_6d[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \abs_6d[10]_i_2 
       (.I0(abs_6[4]),
        .I1(abs_6[2]),
        .I2(abs_6[1]),
        .I3(abs_6[0]),
        .I4(abs_6[3]),
        .I5(abs_6[5]),
        .O(\abs_6d[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \abs_6d[1]_i_1 
       (.I0(abs_6[0]),
        .I1(abs_6[10]),
        .I2(abs_6[1]),
        .O(\abs_6d[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \abs_6d[2]_i_1 
       (.I0(abs_6[0]),
        .I1(abs_6[1]),
        .I2(abs_6[10]),
        .I3(abs_6[2]),
        .O(\abs_6d[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \abs_6d[3]_i_1 
       (.I0(abs_6[2]),
        .I1(abs_6[1]),
        .I2(abs_6[0]),
        .I3(abs_6[10]),
        .I4(abs_6[3]),
        .O(\abs_6d[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \abs_6d[4]_i_1 
       (.I0(abs_6[3]),
        .I1(abs_6[0]),
        .I2(abs_6[1]),
        .I3(abs_6[2]),
        .I4(abs_6[10]),
        .I5(abs_6[4]),
        .O(\abs_6d[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_6d[5]_i_1 
       (.I0(\abs_6d[5]_i_2_n_0 ),
        .I1(abs_6[10]),
        .I2(abs_6[5]),
        .O(\abs_6d[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \abs_6d[5]_i_2 
       (.I0(abs_6[3]),
        .I1(abs_6[0]),
        .I2(abs_6[1]),
        .I3(abs_6[2]),
        .I4(abs_6[4]),
        .O(\abs_6d[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_6d[6]_i_1 
       (.I0(\abs_6d[10]_i_2_n_0 ),
        .I1(abs_6[10]),
        .I2(abs_6[6]),
        .O(\abs_6d[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \abs_6d[7]_i_1 
       (.I0(abs_6[6]),
        .I1(\abs_6d[10]_i_2_n_0 ),
        .I2(abs_6[10]),
        .I3(abs_6[7]),
        .O(\abs_6d[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \abs_6d[8]_i_1 
       (.I0(abs_6[7]),
        .I1(\abs_6d[10]_i_2_n_0 ),
        .I2(abs_6[6]),
        .I3(abs_6[10]),
        .I4(abs_6[8]),
        .O(\abs_6d[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \abs_6d[9]_i_1 
       (.I0(abs_6[8]),
        .I1(abs_6[6]),
        .I2(\abs_6d[10]_i_2_n_0 ),
        .I3(abs_6[7]),
        .I4(abs_6[10]),
        .I5(abs_6[9]),
        .O(\abs_6d[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \abs_6d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(abs_6[0]),
        .Q(abs_6d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_6d_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_6d[10]_i_1_n_0 ),
        .Q(abs_6d[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_6d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_6d[1]_i_1_n_0 ),
        .Q(abs_6d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_6d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_6d[2]_i_1_n_0 ),
        .Q(abs_6d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_6d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_6d[3]_i_1_n_0 ),
        .Q(abs_6d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_6d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_6d[4]_i_1_n_0 ),
        .Q(abs_6d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_6d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_6d[5]_i_1_n_0 ),
        .Q(abs_6d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_6d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_6d[6]_i_1_n_0 ),
        .Q(abs_6d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_6d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_6d[7]_i_1_n_0 ),
        .Q(abs_6d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_6d_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_6d[8]_i_1_n_0 ),
        .Q(abs_6d[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_6d_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_6d[9]_i_1_n_0 ),
        .Q(abs_6d[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_7_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__14/i__carry_n_15 ),
        .Q(abs_7[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_7_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__14/i__carry__0_n_13 ),
        .Q(abs_7[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_7_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__14/i__carry_n_14 ),
        .Q(abs_7[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_7_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__14/i__carry_n_13 ),
        .Q(abs_7[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_7_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__14/i__carry_n_12 ),
        .Q(abs_7[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_7_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__14/i__carry_n_11 ),
        .Q(abs_7[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_7_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__14/i__carry_n_10 ),
        .Q(abs_7[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_7_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__14/i__carry_n_9 ),
        .Q(abs_7[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_7_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__14/i__carry_n_8 ),
        .Q(abs_7[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_7_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__14/i__carry__0_n_15 ),
        .Q(abs_7[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_7_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__14/i__carry__0_n_14 ),
        .Q(abs_7[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \abs_7d[10]_i_1 
       (.I0(abs_7[10]),
        .I1(abs_7[8]),
        .I2(abs_7[6]),
        .I3(\abs_7d[10]_i_2_n_0 ),
        .I4(abs_7[7]),
        .I5(abs_7[9]),
        .O(\abs_7d[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \abs_7d[10]_i_2 
       (.I0(abs_7[4]),
        .I1(abs_7[2]),
        .I2(abs_7[1]),
        .I3(abs_7[0]),
        .I4(abs_7[3]),
        .I5(abs_7[5]),
        .O(\abs_7d[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \abs_7d[1]_i_1 
       (.I0(abs_7[0]),
        .I1(abs_7[10]),
        .I2(abs_7[1]),
        .O(\abs_7d[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \abs_7d[2]_i_1 
       (.I0(abs_7[0]),
        .I1(abs_7[1]),
        .I2(abs_7[10]),
        .I3(abs_7[2]),
        .O(\abs_7d[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \abs_7d[3]_i_1 
       (.I0(abs_7[2]),
        .I1(abs_7[1]),
        .I2(abs_7[0]),
        .I3(abs_7[10]),
        .I4(abs_7[3]),
        .O(\abs_7d[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \abs_7d[4]_i_1 
       (.I0(abs_7[3]),
        .I1(abs_7[0]),
        .I2(abs_7[1]),
        .I3(abs_7[2]),
        .I4(abs_7[10]),
        .I5(abs_7[4]),
        .O(\abs_7d[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_7d[5]_i_1 
       (.I0(\abs_7d[5]_i_2_n_0 ),
        .I1(abs_7[10]),
        .I2(abs_7[5]),
        .O(\abs_7d[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \abs_7d[5]_i_2 
       (.I0(abs_7[3]),
        .I1(abs_7[0]),
        .I2(abs_7[1]),
        .I3(abs_7[2]),
        .I4(abs_7[4]),
        .O(\abs_7d[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_7d[6]_i_1 
       (.I0(\abs_7d[10]_i_2_n_0 ),
        .I1(abs_7[10]),
        .I2(abs_7[6]),
        .O(\abs_7d[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \abs_7d[7]_i_1 
       (.I0(abs_7[6]),
        .I1(\abs_7d[10]_i_2_n_0 ),
        .I2(abs_7[10]),
        .I3(abs_7[7]),
        .O(\abs_7d[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \abs_7d[8]_i_1 
       (.I0(abs_7[7]),
        .I1(\abs_7d[10]_i_2_n_0 ),
        .I2(abs_7[6]),
        .I3(abs_7[10]),
        .I4(abs_7[8]),
        .O(\abs_7d[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \abs_7d[9]_i_1 
       (.I0(abs_7[8]),
        .I1(abs_7[6]),
        .I2(\abs_7d[10]_i_2_n_0 ),
        .I3(abs_7[7]),
        .I4(abs_7[10]),
        .I5(abs_7[9]),
        .O(\abs_7d[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \abs_7d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(abs_7[0]),
        .Q(abs_7d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_7d_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_7d[10]_i_1_n_0 ),
        .Q(abs_7d[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_7d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_7d[1]_i_1_n_0 ),
        .Q(abs_7d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_7d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_7d[2]_i_1_n_0 ),
        .Q(abs_7d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_7d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_7d[3]_i_1_n_0 ),
        .Q(abs_7d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_7d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_7d[4]_i_1_n_0 ),
        .Q(abs_7d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_7d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_7d[5]_i_1_n_0 ),
        .Q(abs_7d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_7d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_7d[6]_i_1_n_0 ),
        .Q(abs_7d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_7d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_7d[7]_i_1_n_0 ),
        .Q(abs_7d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_7d_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_7d[8]_i_1_n_0 ),
        .Q(abs_7d[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_7d_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_7d[9]_i_1_n_0 ),
        .Q(abs_7d[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_8_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__13/i__carry_n_15 ),
        .Q(abs_8[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_8_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__13/i__carry__0_n_13 ),
        .Q(abs_8[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_8_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__13/i__carry_n_14 ),
        .Q(abs_8[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_8_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__13/i__carry_n_13 ),
        .Q(abs_8[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_8_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__13/i__carry_n_12 ),
        .Q(abs_8[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_8_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__13/i__carry_n_11 ),
        .Q(abs_8[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_8_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__13/i__carry_n_10 ),
        .Q(abs_8[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_8_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__13/i__carry_n_9 ),
        .Q(abs_8[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_8_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__13/i__carry_n_8 ),
        .Q(abs_8[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_8_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__13/i__carry__0_n_15 ),
        .Q(abs_8[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_8_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__13/i__carry__0_n_14 ),
        .Q(abs_8[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \abs_8d[10]_i_1 
       (.I0(abs_8[10]),
        .I1(abs_8[8]),
        .I2(abs_8[6]),
        .I3(\abs_8d[10]_i_2_n_0 ),
        .I4(abs_8[7]),
        .I5(abs_8[9]),
        .O(\abs_8d[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \abs_8d[10]_i_2 
       (.I0(abs_8[4]),
        .I1(abs_8[2]),
        .I2(abs_8[1]),
        .I3(abs_8[0]),
        .I4(abs_8[3]),
        .I5(abs_8[5]),
        .O(\abs_8d[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \abs_8d[1]_i_1 
       (.I0(abs_8[0]),
        .I1(abs_8[10]),
        .I2(abs_8[1]),
        .O(\abs_8d[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \abs_8d[2]_i_1 
       (.I0(abs_8[0]),
        .I1(abs_8[1]),
        .I2(abs_8[10]),
        .I3(abs_8[2]),
        .O(\abs_8d[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \abs_8d[3]_i_1 
       (.I0(abs_8[2]),
        .I1(abs_8[1]),
        .I2(abs_8[0]),
        .I3(abs_8[10]),
        .I4(abs_8[3]),
        .O(\abs_8d[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \abs_8d[4]_i_1 
       (.I0(abs_8[3]),
        .I1(abs_8[0]),
        .I2(abs_8[1]),
        .I3(abs_8[2]),
        .I4(abs_8[10]),
        .I5(abs_8[4]),
        .O(\abs_8d[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_8d[5]_i_1 
       (.I0(\abs_8d[5]_i_2_n_0 ),
        .I1(abs_8[10]),
        .I2(abs_8[5]),
        .O(\abs_8d[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \abs_8d[5]_i_2 
       (.I0(abs_8[3]),
        .I1(abs_8[0]),
        .I2(abs_8[1]),
        .I3(abs_8[2]),
        .I4(abs_8[4]),
        .O(\abs_8d[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_8d[6]_i_1 
       (.I0(\abs_8d[10]_i_2_n_0 ),
        .I1(abs_8[10]),
        .I2(abs_8[6]),
        .O(\abs_8d[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \abs_8d[7]_i_1 
       (.I0(abs_8[6]),
        .I1(\abs_8d[10]_i_2_n_0 ),
        .I2(abs_8[10]),
        .I3(abs_8[7]),
        .O(\abs_8d[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \abs_8d[8]_i_1 
       (.I0(abs_8[7]),
        .I1(\abs_8d[10]_i_2_n_0 ),
        .I2(abs_8[6]),
        .I3(abs_8[10]),
        .I4(abs_8[8]),
        .O(\abs_8d[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \abs_8d[9]_i_1 
       (.I0(abs_8[8]),
        .I1(abs_8[6]),
        .I2(\abs_8d[10]_i_2_n_0 ),
        .I3(abs_8[7]),
        .I4(abs_8[10]),
        .I5(abs_8[9]),
        .O(\abs_8d[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \abs_8d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(abs_8[0]),
        .Q(abs_8d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_8d_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_8d[10]_i_1_n_0 ),
        .Q(abs_8d[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_8d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_8d[1]_i_1_n_0 ),
        .Q(abs_8d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_8d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_8d[2]_i_1_n_0 ),
        .Q(abs_8d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_8d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_8d[3]_i_1_n_0 ),
        .Q(abs_8d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_8d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_8d[4]_i_1_n_0 ),
        .Q(abs_8d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_8d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_8d[5]_i_1_n_0 ),
        .Q(abs_8d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_8d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_8d[6]_i_1_n_0 ),
        .Q(abs_8d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_8d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_8d[7]_i_1_n_0 ),
        .Q(abs_8d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_8d_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_8d[8]_i_1_n_0 ),
        .Q(abs_8d[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_8d_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_8d[9]_i_1_n_0 ),
        .Q(abs_8d[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_9_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__24/i__carry_n_15 ),
        .Q(abs_9[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_9_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__24/i__carry__0_n_13 ),
        .Q(abs_9[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_9_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__24/i__carry_n_14 ),
        .Q(abs_9[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_9_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__24/i__carry_n_13 ),
        .Q(abs_9[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_9_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__24/i__carry_n_12 ),
        .Q(abs_9[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_9_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__24/i__carry_n_11 ),
        .Q(abs_9[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_9_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__24/i__carry_n_10 ),
        .Q(abs_9[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_9_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__24/i__carry_n_9 ),
        .Q(abs_9[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_9_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__24/i__carry_n_8 ),
        .Q(abs_9[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_9_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__24/i__carry__0_n_15 ),
        .Q(abs_9[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_9_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__24/i__carry__0_n_14 ),
        .Q(abs_9[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \abs_9d[10]_i_1 
       (.I0(abs_9[10]),
        .I1(abs_9[8]),
        .I2(abs_9[6]),
        .I3(\abs_9d[10]_i_2_n_0 ),
        .I4(abs_9[7]),
        .I5(abs_9[9]),
        .O(\abs_9d[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \abs_9d[10]_i_2 
       (.I0(abs_9[4]),
        .I1(abs_9[2]),
        .I2(abs_9[1]),
        .I3(abs_9[0]),
        .I4(abs_9[3]),
        .I5(abs_9[5]),
        .O(\abs_9d[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \abs_9d[1]_i_1 
       (.I0(abs_9[0]),
        .I1(abs_9[10]),
        .I2(abs_9[1]),
        .O(\abs_9d[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \abs_9d[2]_i_1 
       (.I0(abs_9[0]),
        .I1(abs_9[1]),
        .I2(abs_9[10]),
        .I3(abs_9[2]),
        .O(\abs_9d[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \abs_9d[3]_i_1 
       (.I0(abs_9[2]),
        .I1(abs_9[1]),
        .I2(abs_9[0]),
        .I3(abs_9[10]),
        .I4(abs_9[3]),
        .O(\abs_9d[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \abs_9d[4]_i_1 
       (.I0(abs_9[3]),
        .I1(abs_9[0]),
        .I2(abs_9[1]),
        .I3(abs_9[2]),
        .I4(abs_9[10]),
        .I5(abs_9[4]),
        .O(\abs_9d[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_9d[5]_i_1 
       (.I0(\abs_9d[5]_i_2_n_0 ),
        .I1(abs_9[10]),
        .I2(abs_9[5]),
        .O(\abs_9d[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \abs_9d[5]_i_2 
       (.I0(abs_9[3]),
        .I1(abs_9[0]),
        .I2(abs_9[1]),
        .I3(abs_9[2]),
        .I4(abs_9[4]),
        .O(\abs_9d[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \abs_9d[6]_i_1 
       (.I0(\abs_9d[10]_i_2_n_0 ),
        .I1(abs_9[10]),
        .I2(abs_9[6]),
        .O(\abs_9d[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \abs_9d[7]_i_1 
       (.I0(abs_9[6]),
        .I1(\abs_9d[10]_i_2_n_0 ),
        .I2(abs_9[10]),
        .I3(abs_9[7]),
        .O(\abs_9d[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \abs_9d[8]_i_1 
       (.I0(abs_9[7]),
        .I1(\abs_9d[10]_i_2_n_0 ),
        .I2(abs_9[6]),
        .I3(abs_9[10]),
        .I4(abs_9[8]),
        .O(\abs_9d[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \abs_9d[9]_i_1 
       (.I0(abs_9[8]),
        .I1(abs_9[6]),
        .I2(\abs_9d[10]_i_2_n_0 ),
        .I3(abs_9[7]),
        .I4(abs_9[10]),
        .I5(abs_9[9]),
        .O(\abs_9d[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \abs_9d_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(abs_9[0]),
        .Q(abs_9d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_9d_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_9d[10]_i_1_n_0 ),
        .Q(abs_9d[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_9d_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_9d[1]_i_1_n_0 ),
        .Q(abs_9d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_9d_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_9d[2]_i_1_n_0 ),
        .Q(abs_9d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_9d_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_9d[3]_i_1_n_0 ),
        .Q(abs_9d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_9d_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_9d[4]_i_1_n_0 ),
        .Q(abs_9d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_9d_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_9d[5]_i_1_n_0 ),
        .Q(abs_9d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_9d_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_9d[6]_i_1_n_0 ),
        .Q(abs_9d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_9d_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_9d[7]_i_1_n_0 ),
        .Q(abs_9d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_9d_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_9d[8]_i_1_n_0 ),
        .Q(abs_9d[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \abs_9d_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\abs_9d[9]_i_1_n_0 ),
        .Q(abs_9d[9]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \ave_1[11]_i_2 
       (.I0(s0103[10]),
        .O(\ave_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1[11]_i_3 
       (.I0(s0103[10]),
        .I1(s0507[10]),
        .O(\ave_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1[11]_i_4 
       (.I0(s0103[9]),
        .I1(s0507[9]),
        .O(\ave_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1[11]_i_5 
       (.I0(s0103[8]),
        .I1(s0507[8]),
        .O(\ave_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1[7]_i_2 
       (.I0(s0103[7]),
        .I1(s0507[7]),
        .O(\ave_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1[7]_i_3 
       (.I0(s0103[6]),
        .I1(s0507[6]),
        .O(\ave_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1[7]_i_4 
       (.I0(s0103[5]),
        .I1(s0507[5]),
        .O(\ave_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1[7]_i_5 
       (.I0(s0103[4]),
        .I1(s0507[4]),
        .O(\ave_1[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1[7]_i_6 
       (.I0(s0103[3]),
        .I1(s0507[3]),
        .O(\ave_1[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1[7]_i_7 
       (.I0(s0103[2]),
        .I1(s0507[2]),
        .O(\ave_1[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1[7]_i_8 
       (.I0(s0103[1]),
        .I1(s0507[1]),
        .O(\ave_1[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1[7]_i_9 
       (.I0(s0103[0]),
        .I1(s0507[0]),
        .O(\ave_1[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ave_1_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_1_reg[7]_i_1_n_15 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_1_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_1_reg[11]_i_1_n_13 ),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_1_reg[11] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_1_reg[11]_i_1_n_12 ),
        .Q(Q[11]),
        .R(SR));
  CARRY8 \ave_1_reg[11]_i_1 
       (.CI(\ave_1_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ave_1_reg[11]_i_1_CO_UNCONNECTED [7:3],\ave_1_reg[11]_i_1_n_5 ,\ave_1_reg[11]_i_1_n_6 ,\ave_1_reg[11]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\ave_1[11]_i_2_n_0 ,s0103[9:8]}),
        .O({\NLW_ave_1_reg[11]_i_1_O_UNCONNECTED [7:4],\ave_1_reg[11]_i_1_n_12 ,\ave_1_reg[11]_i_1_n_13 ,\ave_1_reg[11]_i_1_n_14 ,\ave_1_reg[11]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\ave_1[11]_i_3_n_0 ,\ave_1[11]_i_4_n_0 ,\ave_1[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ave_1_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_1_reg[7]_i_1_n_14 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_1_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_1_reg[7]_i_1_n_13 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_1_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_1_reg[7]_i_1_n_12 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_1_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_1_reg[7]_i_1_n_11 ),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_1_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_1_reg[7]_i_1_n_10 ),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_1_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_1_reg[7]_i_1_n_9 ),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_1_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_1_reg[7]_i_1_n_8 ),
        .Q(Q[7]),
        .R(SR));
  CARRY8 \ave_1_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ave_1_reg[7]_i_1_n_0 ,\ave_1_reg[7]_i_1_n_1 ,\ave_1_reg[7]_i_1_n_2 ,\ave_1_reg[7]_i_1_n_3 ,\NLW_ave_1_reg[7]_i_1_CO_UNCONNECTED [3],\ave_1_reg[7]_i_1_n_5 ,\ave_1_reg[7]_i_1_n_6 ,\ave_1_reg[7]_i_1_n_7 }),
        .DI(s0103[7:0]),
        .O({\ave_1_reg[7]_i_1_n_8 ,\ave_1_reg[7]_i_1_n_9 ,\ave_1_reg[7]_i_1_n_10 ,\ave_1_reg[7]_i_1_n_11 ,\ave_1_reg[7]_i_1_n_12 ,\ave_1_reg[7]_i_1_n_13 ,\ave_1_reg[7]_i_1_n_14 ,\ave_1_reg[7]_i_1_n_15 }),
        .S({\ave_1[7]_i_2_n_0 ,\ave_1[7]_i_3_n_0 ,\ave_1[7]_i_4_n_0 ,\ave_1[7]_i_5_n_0 ,\ave_1[7]_i_6_n_0 ,\ave_1[7]_i_7_n_0 ,\ave_1[7]_i_8_n_0 ,\ave_1[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ave_1_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_1_reg[11]_i_1_n_15 ),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_1_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_1_reg[11]_i_1_n_14 ),
        .Q(Q[9]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \ave_2[11]_i_2 
       (.I0(s0204[10]),
        .O(\ave_2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2[11]_i_3 
       (.I0(s0204[10]),
        .I1(s1012[10]),
        .O(\ave_2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2[11]_i_4 
       (.I0(s0204[9]),
        .I1(s1012[9]),
        .O(\ave_2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2[11]_i_5 
       (.I0(s0204[8]),
        .I1(s1012[8]),
        .O(\ave_2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2[7]_i_2 
       (.I0(s0204[7]),
        .I1(s1012[7]),
        .O(\ave_2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2[7]_i_3 
       (.I0(s0204[6]),
        .I1(s1012[6]),
        .O(\ave_2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2[7]_i_4 
       (.I0(s0204[5]),
        .I1(s1012[5]),
        .O(\ave_2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2[7]_i_5 
       (.I0(s0204[4]),
        .I1(s1012[4]),
        .O(\ave_2[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2[7]_i_6 
       (.I0(s0204[3]),
        .I1(s1012[3]),
        .O(\ave_2[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2[7]_i_7 
       (.I0(s0204[2]),
        .I1(s1012[2]),
        .O(\ave_2[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2[7]_i_8 
       (.I0(s0204[1]),
        .I1(s1012[1]),
        .O(\ave_2[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2[7]_i_9 
       (.I0(s0204[0]),
        .I1(s1012[0]),
        .O(\ave_2[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ave_2_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_2_reg[7]_i_1_n_15 ),
        .Q(\abs_5_reg[10]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_2_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_2_reg[11]_i_1_n_13 ),
        .Q(\abs_5_reg[10]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_2_reg[11] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_2_reg[11]_i_1_n_12 ),
        .Q(\abs_5_reg[10]_0 [11]),
        .R(SR));
  CARRY8 \ave_2_reg[11]_i_1 
       (.CI(\ave_2_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ave_2_reg[11]_i_1_CO_UNCONNECTED [7:3],\ave_2_reg[11]_i_1_n_5 ,\ave_2_reg[11]_i_1_n_6 ,\ave_2_reg[11]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\ave_2[11]_i_2_n_0 ,s0204[9:8]}),
        .O({\NLW_ave_2_reg[11]_i_1_O_UNCONNECTED [7:4],\ave_2_reg[11]_i_1_n_12 ,\ave_2_reg[11]_i_1_n_13 ,\ave_2_reg[11]_i_1_n_14 ,\ave_2_reg[11]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\ave_2[11]_i_3_n_0 ,\ave_2[11]_i_4_n_0 ,\ave_2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ave_2_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_2_reg[7]_i_1_n_14 ),
        .Q(\abs_5_reg[10]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_2_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_2_reg[7]_i_1_n_13 ),
        .Q(\abs_5_reg[10]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_2_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_2_reg[7]_i_1_n_12 ),
        .Q(\abs_5_reg[10]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_2_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_2_reg[7]_i_1_n_11 ),
        .Q(\abs_5_reg[10]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_2_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_2_reg[7]_i_1_n_10 ),
        .Q(\abs_5_reg[10]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_2_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_2_reg[7]_i_1_n_9 ),
        .Q(\abs_5_reg[10]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_2_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_2_reg[7]_i_1_n_8 ),
        .Q(\abs_5_reg[10]_0 [7]),
        .R(SR));
  CARRY8 \ave_2_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ave_2_reg[7]_i_1_n_0 ,\ave_2_reg[7]_i_1_n_1 ,\ave_2_reg[7]_i_1_n_2 ,\ave_2_reg[7]_i_1_n_3 ,\NLW_ave_2_reg[7]_i_1_CO_UNCONNECTED [3],\ave_2_reg[7]_i_1_n_5 ,\ave_2_reg[7]_i_1_n_6 ,\ave_2_reg[7]_i_1_n_7 }),
        .DI(s0204[7:0]),
        .O({\ave_2_reg[7]_i_1_n_8 ,\ave_2_reg[7]_i_1_n_9 ,\ave_2_reg[7]_i_1_n_10 ,\ave_2_reg[7]_i_1_n_11 ,\ave_2_reg[7]_i_1_n_12 ,\ave_2_reg[7]_i_1_n_13 ,\ave_2_reg[7]_i_1_n_14 ,\ave_2_reg[7]_i_1_n_15 }),
        .S({\ave_2[7]_i_2_n_0 ,\ave_2[7]_i_3_n_0 ,\ave_2[7]_i_4_n_0 ,\ave_2[7]_i_5_n_0 ,\ave_2[7]_i_6_n_0 ,\ave_2[7]_i_7_n_0 ,\ave_2[7]_i_8_n_0 ,\ave_2[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ave_2_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_2_reg[11]_i_1_n_15 ),
        .Q(\abs_5_reg[10]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_2_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_2_reg[11]_i_1_n_14 ),
        .Q(\abs_5_reg[10]_0 [9]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \ave_3[11]_i_2 
       (.I0(s0406[10]),
        .O(\ave_3[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3[11]_i_3 
       (.I0(s0406[10]),
        .I1(s0810[10]),
        .O(\ave_3[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3[11]_i_4 
       (.I0(s0406[9]),
        .I1(s0810[9]),
        .O(\ave_3[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3[11]_i_5 
       (.I0(s0406[8]),
        .I1(s0810[8]),
        .O(\ave_3[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3[7]_i_2 
       (.I0(s0406[7]),
        .I1(s0810[7]),
        .O(\ave_3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3[7]_i_3 
       (.I0(s0406[6]),
        .I1(s0810[6]),
        .O(\ave_3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3[7]_i_4 
       (.I0(s0406[5]),
        .I1(s0810[5]),
        .O(\ave_3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3[7]_i_5 
       (.I0(s0406[4]),
        .I1(s0810[4]),
        .O(\ave_3[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3[7]_i_6 
       (.I0(s0406[3]),
        .I1(s0810[3]),
        .O(\ave_3[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3[7]_i_7 
       (.I0(s0406[2]),
        .I1(s0810[2]),
        .O(\ave_3[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3[7]_i_8 
       (.I0(s0406[1]),
        .I1(s0810[1]),
        .O(\ave_3[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3[7]_i_9 
       (.I0(s0406[0]),
        .I1(s0810[0]),
        .O(\ave_3[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ave_3_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_3_reg[7]_i_1_n_15 ),
        .Q(\abs_9_reg[10]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_3_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_3_reg[11]_i_1_n_13 ),
        .Q(\abs_9_reg[10]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_3_reg[11] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_3_reg[11]_i_1_n_12 ),
        .Q(\abs_9_reg[10]_0 [11]),
        .R(SR));
  CARRY8 \ave_3_reg[11]_i_1 
       (.CI(\ave_3_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ave_3_reg[11]_i_1_CO_UNCONNECTED [7:3],\ave_3_reg[11]_i_1_n_5 ,\ave_3_reg[11]_i_1_n_6 ,\ave_3_reg[11]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\ave_3[11]_i_2_n_0 ,s0406[9:8]}),
        .O({\NLW_ave_3_reg[11]_i_1_O_UNCONNECTED [7:4],\ave_3_reg[11]_i_1_n_12 ,\ave_3_reg[11]_i_1_n_13 ,\ave_3_reg[11]_i_1_n_14 ,\ave_3_reg[11]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\ave_3[11]_i_3_n_0 ,\ave_3[11]_i_4_n_0 ,\ave_3[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ave_3_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_3_reg[7]_i_1_n_14 ),
        .Q(\abs_9_reg[10]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_3_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_3_reg[7]_i_1_n_13 ),
        .Q(\abs_9_reg[10]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_3_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_3_reg[7]_i_1_n_12 ),
        .Q(\abs_9_reg[10]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_3_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_3_reg[7]_i_1_n_11 ),
        .Q(\abs_9_reg[10]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_3_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_3_reg[7]_i_1_n_10 ),
        .Q(\abs_9_reg[10]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_3_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_3_reg[7]_i_1_n_9 ),
        .Q(\abs_9_reg[10]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_3_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_3_reg[7]_i_1_n_8 ),
        .Q(\abs_9_reg[10]_0 [7]),
        .R(SR));
  CARRY8 \ave_3_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ave_3_reg[7]_i_1_n_0 ,\ave_3_reg[7]_i_1_n_1 ,\ave_3_reg[7]_i_1_n_2 ,\ave_3_reg[7]_i_1_n_3 ,\NLW_ave_3_reg[7]_i_1_CO_UNCONNECTED [3],\ave_3_reg[7]_i_1_n_5 ,\ave_3_reg[7]_i_1_n_6 ,\ave_3_reg[7]_i_1_n_7 }),
        .DI(s0406[7:0]),
        .O({\ave_3_reg[7]_i_1_n_8 ,\ave_3_reg[7]_i_1_n_9 ,\ave_3_reg[7]_i_1_n_10 ,\ave_3_reg[7]_i_1_n_11 ,\ave_3_reg[7]_i_1_n_12 ,\ave_3_reg[7]_i_1_n_13 ,\ave_3_reg[7]_i_1_n_14 ,\ave_3_reg[7]_i_1_n_15 }),
        .S({\ave_3[7]_i_2_n_0 ,\ave_3[7]_i_3_n_0 ,\ave_3[7]_i_4_n_0 ,\ave_3[7]_i_5_n_0 ,\ave_3[7]_i_6_n_0 ,\ave_3[7]_i_7_n_0 ,\ave_3[7]_i_8_n_0 ,\ave_3[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ave_3_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_3_reg[11]_i_1_n_15 ),
        .Q(\abs_9_reg[10]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_3_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_3_reg[11]_i_1_n_14 ),
        .Q(\abs_9_reg[10]_0 [9]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \ave_4[11]_i_2 
       (.I0(s0107[10]),
        .O(\ave_4[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_4[11]_i_3 
       (.I0(s0107[10]),
        .I1(s0911[10]),
        .O(\ave_4[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_4[11]_i_4 
       (.I0(s0107[9]),
        .I1(s0911[9]),
        .O(\ave_4[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_4[11]_i_5 
       (.I0(s0107[8]),
        .I1(s0911[8]),
        .O(\ave_4[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_4[7]_i_2 
       (.I0(s0107[7]),
        .I1(s0911[7]),
        .O(\ave_4[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_4[7]_i_3 
       (.I0(s0107[6]),
        .I1(s0911[6]),
        .O(\ave_4[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_4[7]_i_4 
       (.I0(s0107[5]),
        .I1(s0911[5]),
        .O(\ave_4[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_4[7]_i_5 
       (.I0(s0107[4]),
        .I1(s0911[4]),
        .O(\ave_4[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_4[7]_i_6 
       (.I0(s0107[3]),
        .I1(s0911[3]),
        .O(\ave_4[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_4[7]_i_7 
       (.I0(s0107[2]),
        .I1(s0911[2]),
        .O(\ave_4[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_4[7]_i_8 
       (.I0(s0107[1]),
        .I1(s0911[1]),
        .O(\ave_4[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_4[7]_i_9 
       (.I0(s0107[0]),
        .I1(s0911[0]),
        .O(\ave_4[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ave_4_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_4_reg[7]_i_1_n_15 ),
        .Q(\abs_13_reg[10]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_4_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_4_reg[11]_i_1_n_13 ),
        .Q(\abs_13_reg[10]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_4_reg[11] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_4_reg[11]_i_1_n_12 ),
        .Q(\abs_13_reg[10]_0 [11]),
        .R(SR));
  CARRY8 \ave_4_reg[11]_i_1 
       (.CI(\ave_4_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ave_4_reg[11]_i_1_CO_UNCONNECTED [7:3],\ave_4_reg[11]_i_1_n_5 ,\ave_4_reg[11]_i_1_n_6 ,\ave_4_reg[11]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\ave_4[11]_i_2_n_0 ,s0107[9:8]}),
        .O({\NLW_ave_4_reg[11]_i_1_O_UNCONNECTED [7:4],\ave_4_reg[11]_i_1_n_12 ,\ave_4_reg[11]_i_1_n_13 ,\ave_4_reg[11]_i_1_n_14 ,\ave_4_reg[11]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\ave_4[11]_i_3_n_0 ,\ave_4[11]_i_4_n_0 ,\ave_4[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ave_4_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_4_reg[7]_i_1_n_14 ),
        .Q(\abs_13_reg[10]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_4_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_4_reg[7]_i_1_n_13 ),
        .Q(\abs_13_reg[10]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_4_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_4_reg[7]_i_1_n_12 ),
        .Q(\abs_13_reg[10]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_4_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_4_reg[7]_i_1_n_11 ),
        .Q(\abs_13_reg[10]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_4_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_4_reg[7]_i_1_n_10 ),
        .Q(\abs_13_reg[10]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_4_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_4_reg[7]_i_1_n_9 ),
        .Q(\abs_13_reg[10]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_4_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_4_reg[7]_i_1_n_8 ),
        .Q(\abs_13_reg[10]_0 [7]),
        .R(SR));
  CARRY8 \ave_4_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ave_4_reg[7]_i_1_n_0 ,\ave_4_reg[7]_i_1_n_1 ,\ave_4_reg[7]_i_1_n_2 ,\ave_4_reg[7]_i_1_n_3 ,\NLW_ave_4_reg[7]_i_1_CO_UNCONNECTED [3],\ave_4_reg[7]_i_1_n_5 ,\ave_4_reg[7]_i_1_n_6 ,\ave_4_reg[7]_i_1_n_7 }),
        .DI(s0107[7:0]),
        .O({\ave_4_reg[7]_i_1_n_8 ,\ave_4_reg[7]_i_1_n_9 ,\ave_4_reg[7]_i_1_n_10 ,\ave_4_reg[7]_i_1_n_11 ,\ave_4_reg[7]_i_1_n_12 ,\ave_4_reg[7]_i_1_n_13 ,\ave_4_reg[7]_i_1_n_14 ,\ave_4_reg[7]_i_1_n_15 }),
        .S({\ave_4[7]_i_2_n_0 ,\ave_4[7]_i_3_n_0 ,\ave_4[7]_i_4_n_0 ,\ave_4[7]_i_5_n_0 ,\ave_4[7]_i_6_n_0 ,\ave_4[7]_i_7_n_0 ,\ave_4[7]_i_8_n_0 ,\ave_4[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ave_4_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_4_reg[11]_i_1_n_15 ),
        .Q(\abs_13_reg[10]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ave_4_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\ave_4_reg[11]_i_1_n_14 ),
        .Q(\abs_13_reg[10]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d0313_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__18/i__carry_n_15 ),
        .Q(d0313[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d0313_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__18/i__carry_n_14 ),
        .Q(d0313[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d0313_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__18/i__carry_n_13 ),
        .Q(d0313[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d0313_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__18/i__carry_n_12 ),
        .Q(d0313[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d0313_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__18/i__carry_n_11 ),
        .Q(d0313[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d0313_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__18/i__carry_n_10 ),
        .Q(d0313[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d0313_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__18/i__carry_n_9 ),
        .Q(d0313[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d0313_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__18/i__carry_n_8 ),
        .Q(d0313[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d0313_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__18/i__carry__0_n_15 ),
        .Q(d0313[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1113_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__8/i__carry_n_15 ),
        .Q(d1113[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1113_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__8/i__carry_n_14 ),
        .Q(d1113[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1113_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__8/i__carry_n_13 ),
        .Q(d1113[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1113_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__8/i__carry_n_12 ),
        .Q(d1113[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1113_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__8/i__carry_n_11 ),
        .Q(d1113[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1113_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__8/i__carry_n_10 ),
        .Q(d1113[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1113_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__8/i__carry_n_9 ),
        .Q(d1113[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1113_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__8/i__carry_n_8 ),
        .Q(d1113[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1113_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__8/i__carry__0_n_15 ),
        .Q(d1113[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1315_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__7/i__carry_n_15 ),
        .Q(d1315[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1315_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__7/i__carry_n_14 ),
        .Q(d1315[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1315_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__7/i__carry_n_13 ),
        .Q(d1315[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1315_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__7/i__carry_n_12 ),
        .Q(d1315[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1315_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__7/i__carry_n_11 ),
        .Q(d1315[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1315_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__7/i__carry_n_10 ),
        .Q(d1315[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1315_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__7/i__carry_n_9 ),
        .Q(d1315[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1315_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__7/i__carry_n_8 ),
        .Q(d1315[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1315_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__7/i__carry__0_n_15 ),
        .Q(d1315[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1323_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__17/i__carry_n_15 ),
        .Q(d1323[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1323_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__17/i__carry_n_14 ),
        .Q(d1323[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1323_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__17/i__carry_n_13 ),
        .Q(d1323[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1323_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__17/i__carry_n_12 ),
        .Q(d1323[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1323_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__17/i__carry_n_11 ),
        .Q(d1323[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1323_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__17/i__carry_n_10 ),
        .Q(d1323[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1323_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__17/i__carry_n_9 ),
        .Q(d1323[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1323_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__17/i__carry_n_8 ),
        .Q(d1323[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \d1323_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__17/i__carry__0_n_15 ),
        .Q(d1323[8]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(K5[9]),
        .O(i__carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__0
       (.I0(K1[9]),
        .O(i__carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__1
       (.I0(K1[9]),
        .O(i__carry__0_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__2
       (.I0(K8[9]),
        .O(i__carry__0_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__3
       (.I0(K10[9]),
        .O(i__carry__0_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__4
       (.I0(K2[9]),
        .O(i__carry__0_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__5
       (.I0(K4[9]),
        .O(i__carry__0_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__1
       (.I0(K5[9]),
        .I1(K7[9]),
        .O(i__carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__12
       (.I0(K8[9]),
        .I1(K10[9]),
        .O(i__carry__0_i_2__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__13
       (.I0(K10[9]),
        .I1(K12[9]),
        .O(i__carry__0_i_2__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__14
       (.I0(K4[9]),
        .I1(K6[9]),
        .O(i__carry__0_i_2__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__15
       (.I0(K2[9]),
        .I1(K4[9]),
        .O(i__carry__0_i_2__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__2
       (.I0(K1[9]),
        .I1(K7[9]),
        .O(i__carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__3
       (.I0(K1[9]),
        .I1(K3[9]),
        .O(i__carry__0_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3
       (.I0(K5[8]),
        .I1(K7[8]),
        .O(i__carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__0
       (.I0(K1[8]),
        .I1(K3[8]),
        .O(i__carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__1
       (.I0(K1[8]),
        .I1(K7[8]),
        .O(i__carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__2
       (.I0(K10[8]),
        .I1(K12[8]),
        .O(i__carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__3
       (.I0(K8[8]),
        .I1(K10[8]),
        .O(i__carry__0_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__4
       (.I0(K2[8]),
        .I1(K4[8]),
        .O(i__carry__0_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__5
       (.I0(K4[8]),
        .I1(K6[8]),
        .O(i__carry__0_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(D0305[0]),
        .O(i__carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__0
       (.I0(K5[7]),
        .I1(K7[7]),
        .O(i__carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__1
       (.I0(K1[7]),
        .I1(K3[7]),
        .O(i__carry_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__10
       (.I0(D0111[0]),
        .O(i__carry_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__11
       (.I0(K2[7]),
        .I1(K4[7]),
        .O(i__carry_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__12
       (.I0(K4[7]),
        .I1(K6[7]),
        .O(i__carry_i_1__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__13
       (.I0(D1525[0]),
        .O(i__carry_i_1__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__14
       (.I0(D0515[0]),
        .O(i__carry_i_1__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__15
       (.I0(D2123[0]),
        .O(i__carry_i_1__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__16
       (.I0(D2325[0]),
        .O(i__carry_i_1__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__2
       (.I0(K1[7]),
        .I1(K7[7]),
        .O(i__carry_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__3
       (.I0(D0103[0]),
        .O(i__carry_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__4
       (.I0(D1113[0]),
        .O(i__carry_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__5
       (.I0(D1121[0]),
        .O(i__carry_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__6
       (.I0(D1323[0]),
        .O(i__carry_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__7
       (.I0(K10[7]),
        .I1(K12[7]),
        .O(i__carry_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__8
       (.I0(K8[7]),
        .I1(K10[7]),
        .O(i__carry_i_1__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__9
       (.I0(D0313[0]),
        .O(i__carry_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2
       (.I0(K5[6]),
        .I1(K7[6]),
        .O(i__carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__0
       (.I0(K1[6]),
        .I1(K3[6]),
        .O(i__carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__1
       (.I0(K1[6]),
        .I1(K7[6]),
        .O(i__carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__2
       (.I0(K10[6]),
        .I1(K12[6]),
        .O(i__carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__25
       (.I0(P4d[7]),
        .I1(D0305[8]),
        .O(i__carry_i_2__25_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__26
       (.I0(P2d[7]),
        .I1(D0103[8]),
        .O(i__carry_i_2__26_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__27
       (.I0(P12d[7]),
        .I1(D1113[8]),
        .O(i__carry_i_2__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__3
       (.I0(K8[6]),
        .I1(K10[6]),
        .O(i__carry_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__36
       (.I0(P16d[7]),
        .I1(D1121[8]),
        .O(i__carry_i_2__36_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__37
       (.I0(P18d[7]),
        .I1(D1323[8]),
        .O(i__carry_i_2__37_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__38
       (.I0(P8d[7]),
        .I1(D0313[8]),
        .O(i__carry_i_2__38_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__39
       (.I0(P6d[7]),
        .I1(D0111[8]),
        .O(i__carry_i_2__39_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__4
       (.I0(K2[6]),
        .I1(K4[6]),
        .O(i__carry_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__48
       (.I0(P20d[7]),
        .I1(D1525[8]),
        .O(i__carry_i_2__48_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__49
       (.I0(P10d[7]),
        .I1(D0515[8]),
        .O(i__carry_i_2__49_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__5
       (.I0(K4[6]),
        .I1(K6[6]),
        .O(i__carry_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__50
       (.I0(P22d[7]),
        .I1(D2123[8]),
        .O(i__carry_i_2__50_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__51
       (.I0(P24d[7]),
        .I1(D2325[8]),
        .O(i__carry_i_2__51_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3
       (.I0(K5[5]),
        .I1(K7[5]),
        .O(i__carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3__0
       (.I0(K1[5]),
        .I1(K3[5]),
        .O(i__carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3__1
       (.I0(K1[5]),
        .I1(K7[5]),
        .O(i__carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3__2
       (.I0(K10[5]),
        .I1(K12[5]),
        .O(i__carry_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__25
       (.I0(P4d[6]),
        .I1(D0305[7]),
        .O(i__carry_i_3__25_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__26
       (.I0(P2d[6]),
        .I1(D0103[7]),
        .O(i__carry_i_3__26_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__27
       (.I0(P12d[6]),
        .I1(D1113[7]),
        .O(i__carry_i_3__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3__3
       (.I0(K8[5]),
        .I1(K10[5]),
        .O(i__carry_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__36
       (.I0(P16d[6]),
        .I1(D1121[7]),
        .O(i__carry_i_3__36_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__37
       (.I0(P18d[6]),
        .I1(D1323[7]),
        .O(i__carry_i_3__37_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__38
       (.I0(P8d[6]),
        .I1(D0313[7]),
        .O(i__carry_i_3__38_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__39
       (.I0(P6d[6]),
        .I1(D0111[7]),
        .O(i__carry_i_3__39_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3__4
       (.I0(K2[5]),
        .I1(K4[5]),
        .O(i__carry_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__48
       (.I0(P20d[6]),
        .I1(D1525[7]),
        .O(i__carry_i_3__48_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__49
       (.I0(P10d[6]),
        .I1(D0515[7]),
        .O(i__carry_i_3__49_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3__5
       (.I0(K4[5]),
        .I1(K6[5]),
        .O(i__carry_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__50
       (.I0(P22d[6]),
        .I1(D2123[7]),
        .O(i__carry_i_3__50_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__51
       (.I0(P24d[6]),
        .I1(D2325[7]),
        .O(i__carry_i_3__51_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4
       (.I0(K5[4]),
        .I1(K7[4]),
        .O(i__carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__0
       (.I0(K1[4]),
        .I1(K3[4]),
        .O(i__carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__1
       (.I0(K1[4]),
        .I1(K7[4]),
        .O(i__carry_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__2
       (.I0(K10[4]),
        .I1(K12[4]),
        .O(i__carry_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__25
       (.I0(P4d[5]),
        .I1(D0305[6]),
        .O(i__carry_i_4__25_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__26
       (.I0(P2d[5]),
        .I1(D0103[6]),
        .O(i__carry_i_4__26_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__27
       (.I0(P12d[5]),
        .I1(D1113[6]),
        .O(i__carry_i_4__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__3
       (.I0(K8[4]),
        .I1(K10[4]),
        .O(i__carry_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__36
       (.I0(P16d[5]),
        .I1(D1121[6]),
        .O(i__carry_i_4__36_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__37
       (.I0(P18d[5]),
        .I1(D1323[6]),
        .O(i__carry_i_4__37_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__38
       (.I0(P8d[5]),
        .I1(D0313[6]),
        .O(i__carry_i_4__38_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__39
       (.I0(P6d[5]),
        .I1(D0111[6]),
        .O(i__carry_i_4__39_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__4
       (.I0(K2[4]),
        .I1(K4[4]),
        .O(i__carry_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__48
       (.I0(P20d[5]),
        .I1(D1525[6]),
        .O(i__carry_i_4__48_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__49
       (.I0(P10d[5]),
        .I1(D0515[6]),
        .O(i__carry_i_4__49_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__5
       (.I0(K4[4]),
        .I1(K6[4]),
        .O(i__carry_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__50
       (.I0(P22d[5]),
        .I1(D2123[6]),
        .O(i__carry_i_4__50_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__51
       (.I0(P24d[5]),
        .I1(D2325[6]),
        .O(i__carry_i_4__51_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5
       (.I0(K5[3]),
        .I1(K7[3]),
        .O(i__carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5__0
       (.I0(K1[3]),
        .I1(K3[3]),
        .O(i__carry_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5__1
       (.I0(K1[3]),
        .I1(K7[3]),
        .O(i__carry_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5__2
       (.I0(K10[3]),
        .I1(K12[3]),
        .O(i__carry_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__25
       (.I0(P4d[4]),
        .I1(D0305[5]),
        .O(i__carry_i_5__25_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__26
       (.I0(P2d[4]),
        .I1(D0103[5]),
        .O(i__carry_i_5__26_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__27
       (.I0(P12d[4]),
        .I1(D1113[5]),
        .O(i__carry_i_5__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5__3
       (.I0(K8[3]),
        .I1(K10[3]),
        .O(i__carry_i_5__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__36
       (.I0(P16d[4]),
        .I1(D1121[5]),
        .O(i__carry_i_5__36_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__37
       (.I0(P18d[4]),
        .I1(D1323[5]),
        .O(i__carry_i_5__37_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__38
       (.I0(P8d[4]),
        .I1(D0313[5]),
        .O(i__carry_i_5__38_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__39
       (.I0(P6d[4]),
        .I1(D0111[5]),
        .O(i__carry_i_5__39_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5__4
       (.I0(K2[3]),
        .I1(K4[3]),
        .O(i__carry_i_5__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__48
       (.I0(P20d[4]),
        .I1(D1525[5]),
        .O(i__carry_i_5__48_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__49
       (.I0(P10d[4]),
        .I1(D0515[5]),
        .O(i__carry_i_5__49_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5__5
       (.I0(K4[3]),
        .I1(K6[3]),
        .O(i__carry_i_5__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__50
       (.I0(P22d[4]),
        .I1(D2123[5]),
        .O(i__carry_i_5__50_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__51
       (.I0(P24d[4]),
        .I1(D2325[5]),
        .O(i__carry_i_5__51_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_6
       (.I0(K5[2]),
        .I1(K7[2]),
        .O(i__carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_6__0
       (.I0(K1[2]),
        .I1(K3[2]),
        .O(i__carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_6__1
       (.I0(K1[2]),
        .I1(K7[2]),
        .O(i__carry_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_6__2
       (.I0(K10[2]),
        .I1(K12[2]),
        .O(i__carry_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__25
       (.I0(P4d[3]),
        .I1(D0305[4]),
        .O(i__carry_i_6__25_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__26
       (.I0(P2d[3]),
        .I1(D0103[4]),
        .O(i__carry_i_6__26_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__27
       (.I0(P12d[3]),
        .I1(D1113[4]),
        .O(i__carry_i_6__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_6__3
       (.I0(K8[2]),
        .I1(K10[2]),
        .O(i__carry_i_6__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__36
       (.I0(P16d[3]),
        .I1(D1121[4]),
        .O(i__carry_i_6__36_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__37
       (.I0(P18d[3]),
        .I1(D1323[4]),
        .O(i__carry_i_6__37_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__38
       (.I0(P8d[3]),
        .I1(D0313[4]),
        .O(i__carry_i_6__38_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__39
       (.I0(P6d[3]),
        .I1(D0111[4]),
        .O(i__carry_i_6__39_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_6__4
       (.I0(K2[2]),
        .I1(K4[2]),
        .O(i__carry_i_6__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__48
       (.I0(P20d[3]),
        .I1(D1525[4]),
        .O(i__carry_i_6__48_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__49
       (.I0(P10d[3]),
        .I1(D0515[4]),
        .O(i__carry_i_6__49_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_6__5
       (.I0(K4[2]),
        .I1(K6[2]),
        .O(i__carry_i_6__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__50
       (.I0(P22d[3]),
        .I1(D2123[4]),
        .O(i__carry_i_6__50_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__51
       (.I0(P24d[3]),
        .I1(D2325[4]),
        .O(i__carry_i_6__51_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_7
       (.I0(K5[1]),
        .I1(K7[1]),
        .O(i__carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_7__0
       (.I0(K1[1]),
        .I1(K3[1]),
        .O(i__carry_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_7__1
       (.I0(K1[1]),
        .I1(K7[1]),
        .O(i__carry_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_7__2
       (.I0(K10[1]),
        .I1(K12[1]),
        .O(i__carry_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__25
       (.I0(P4d[2]),
        .I1(D0305[3]),
        .O(i__carry_i_7__25_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__26
       (.I0(P2d[2]),
        .I1(D0103[3]),
        .O(i__carry_i_7__26_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__27
       (.I0(P12d[2]),
        .I1(D1113[3]),
        .O(i__carry_i_7__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_7__3
       (.I0(K8[1]),
        .I1(K10[1]),
        .O(i__carry_i_7__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__36
       (.I0(P16d[2]),
        .I1(D1121[3]),
        .O(i__carry_i_7__36_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__37
       (.I0(P18d[2]),
        .I1(D1323[3]),
        .O(i__carry_i_7__37_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__38
       (.I0(P8d[2]),
        .I1(D0313[3]),
        .O(i__carry_i_7__38_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__39
       (.I0(P6d[2]),
        .I1(D0111[3]),
        .O(i__carry_i_7__39_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_7__4
       (.I0(K2[1]),
        .I1(K4[1]),
        .O(i__carry_i_7__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__48
       (.I0(P20d[2]),
        .I1(D1525[3]),
        .O(i__carry_i_7__48_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__49
       (.I0(P10d[2]),
        .I1(D0515[3]),
        .O(i__carry_i_7__49_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_7__5
       (.I0(K4[1]),
        .I1(K6[1]),
        .O(i__carry_i_7__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__50
       (.I0(P22d[2]),
        .I1(D2123[3]),
        .O(i__carry_i_7__50_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__51
       (.I0(P24d[2]),
        .I1(D2325[3]),
        .O(i__carry_i_7__51_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_8
       (.I0(K5[0]),
        .I1(K7[0]),
        .O(i__carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_8__0
       (.I0(K1[0]),
        .I1(K3[0]),
        .O(i__carry_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_8__1
       (.I0(K1[0]),
        .I1(K7[0]),
        .O(i__carry_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_8__2
       (.I0(K10[0]),
        .I1(K12[0]),
        .O(i__carry_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__27
       (.I0(P4d[1]),
        .I1(D0305[2]),
        .O(i__carry_i_8__27_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__28
       (.I0(P2d[1]),
        .I1(D0103[2]),
        .O(i__carry_i_8__28_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__29
       (.I0(P12d[1]),
        .I1(D1113[2]),
        .O(i__carry_i_8__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_8__3
       (.I0(K8[0]),
        .I1(K10[0]),
        .O(i__carry_i_8__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__38
       (.I0(P16d[1]),
        .I1(D1121[2]),
        .O(i__carry_i_8__38_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__39
       (.I0(P18d[1]),
        .I1(D1323[2]),
        .O(i__carry_i_8__39_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_8__4
       (.I0(K2[0]),
        .I1(K4[0]),
        .O(i__carry_i_8__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__40
       (.I0(P8d[1]),
        .I1(D0313[2]),
        .O(i__carry_i_8__40_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__41
       (.I0(P6d[1]),
        .I1(D0111[2]),
        .O(i__carry_i_8__41_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_8__5
       (.I0(K4[0]),
        .I1(K6[0]),
        .O(i__carry_i_8__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__50
       (.I0(P20d[1]),
        .I1(D1525[2]),
        .O(i__carry_i_8__50_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__51
       (.I0(P10d[1]),
        .I1(D0515[2]),
        .O(i__carry_i_8__51_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__52
       (.I0(P22d[1]),
        .I1(D2123[2]),
        .O(i__carry_i_8__52_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__53
       (.I0(P24d[1]),
        .I1(D2325[2]),
        .O(i__carry_i_8__53_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_9__12
       (.I0(P4d[0]),
        .I1(D0305[1]),
        .O(i__carry_i_9__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_9__13
       (.I0(P2d[0]),
        .I1(D0103[1]),
        .O(i__carry_i_9__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_9__14
       (.I0(P12d[0]),
        .I1(D1113[1]),
        .O(i__carry_i_9__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_9__15
       (.I0(P16d[0]),
        .I1(D1121[1]),
        .O(i__carry_i_9__15_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_9__16
       (.I0(P18d[0]),
        .I1(D1323[1]),
        .O(i__carry_i_9__16_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_9__17
       (.I0(P8d[0]),
        .I1(D0313[1]),
        .O(i__carry_i_9__17_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_9__18
       (.I0(P6d[0]),
        .I1(D0111[1]),
        .O(i__carry_i_9__18_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_9__19
       (.I0(P20d[0]),
        .I1(D1525[1]),
        .O(i__carry_i_9__19_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_9__20
       (.I0(P10d[0]),
        .I1(D0515[1]),
        .O(i__carry_i_9__20_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_9__21
       (.I0(P22d[0]),
        .I1(D2123[1]),
        .O(i__carry_i_9__21_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_9__22
       (.I0(P24d[0]),
        .I1(D2325[1]),
        .O(i__carry_i_9__22_n_0));
  CARRY8 minusOp_carry
       (.CI(minusOp_carry_i_1_n_0),
        .CI_TOP(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3,NLW_minusOp_carry_CO_UNCONNECTED[3],minusOp_carry_n_5,minusOp_carry_n_6,minusOp_carry_n_7}),
        .DI(P14d),
        .O(minusOp[8:1]),
        .S({minusOp_carry_i_2_n_0,minusOp_carry_i_3_n_0,minusOp_carry_i_4_n_0,minusOp_carry_i_5_n_0,minusOp_carry_i_6_n_0,minusOp_carry_i_7_n_0,minusOp_carry_i_8_n_0,minusOp_carry_i_9_n_0}));
  CARRY8 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_minusOp_carry__0_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_minusOp_carry__0_O_UNCONNECTED[7:1],minusOp[9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_1
       (.I0(D1315[0]),
        .O(minusOp_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_2
       (.I0(P14d[7]),
        .I1(D1315[8]),
        .O(minusOp_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_3
       (.I0(P14d[6]),
        .I1(D1315[7]),
        .O(minusOp_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_4
       (.I0(P14d[5]),
        .I1(D1315[6]),
        .O(minusOp_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_5
       (.I0(P14d[4]),
        .I1(D1315[5]),
        .O(minusOp_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_6
       (.I0(P14d[3]),
        .I1(D1315[4]),
        .O(minusOp_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_7
       (.I0(P14d[2]),
        .I1(D1315[3]),
        .O(minusOp_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_8
       (.I0(P14d[1]),
        .I1(D1315[2]),
        .O(minusOp_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_9
       (.I0(P14d[0]),
        .I1(D1315[1]),
        .O(minusOp_carry_i_9_n_0));
  CARRY8 \minusOp_inferred__0/i__carry 
       (.CI(i__carry_i_1_n_0),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__0/i__carry_n_0 ,\minusOp_inferred__0/i__carry_n_1 ,\minusOp_inferred__0/i__carry_n_2 ,\minusOp_inferred__0/i__carry_n_3 ,\NLW_minusOp_inferred__0/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__0/i__carry_n_5 ,\minusOp_inferred__0/i__carry_n_6 ,\minusOp_inferred__0/i__carry_n_7 }),
        .DI(P4d),
        .O({\minusOp_inferred__0/i__carry_n_8 ,\minusOp_inferred__0/i__carry_n_9 ,\minusOp_inferred__0/i__carry_n_10 ,\minusOp_inferred__0/i__carry_n_11 ,\minusOp_inferred__0/i__carry_n_12 ,\minusOp_inferred__0/i__carry_n_13 ,\minusOp_inferred__0/i__carry_n_14 ,\minusOp_inferred__0/i__carry_n_15 }),
        .S({i__carry_i_2__25_n_0,i__carry_i_3__25_n_0,i__carry_i_4__25_n_0,i__carry_i_5__25_n_0,i__carry_i_6__25_n_0,i__carry_i_7__25_n_0,i__carry_i_8__27_n_0,i__carry_i_9__12_n_0}));
  CARRY8 \minusOp_inferred__0/i__carry__0 
       (.CI(\minusOp_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_minusOp_inferred__0/i__carry__0_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_minusOp_inferred__0/i__carry__0_O_UNCONNECTED [7:1],\minusOp_inferred__0/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \minusOp_inferred__1/i__carry 
       (.CI(i__carry_i_1__3_n_0),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__1/i__carry_n_0 ,\minusOp_inferred__1/i__carry_n_1 ,\minusOp_inferred__1/i__carry_n_2 ,\minusOp_inferred__1/i__carry_n_3 ,\NLW_minusOp_inferred__1/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__1/i__carry_n_5 ,\minusOp_inferred__1/i__carry_n_6 ,\minusOp_inferred__1/i__carry_n_7 }),
        .DI(P2d),
        .O({\minusOp_inferred__1/i__carry_n_8 ,\minusOp_inferred__1/i__carry_n_9 ,\minusOp_inferred__1/i__carry_n_10 ,\minusOp_inferred__1/i__carry_n_11 ,\minusOp_inferred__1/i__carry_n_12 ,\minusOp_inferred__1/i__carry_n_13 ,\minusOp_inferred__1/i__carry_n_14 ,\minusOp_inferred__1/i__carry_n_15 }),
        .S({i__carry_i_2__26_n_0,i__carry_i_3__26_n_0,i__carry_i_4__26_n_0,i__carry_i_5__26_n_0,i__carry_i_6__26_n_0,i__carry_i_7__26_n_0,i__carry_i_8__28_n_0,i__carry_i_9__13_n_0}));
  CARRY8 \minusOp_inferred__1/i__carry__0 
       (.CI(\minusOp_inferred__1/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_minusOp_inferred__1/i__carry__0_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_minusOp_inferred__1/i__carry__0_O_UNCONNECTED [7:1],\minusOp_inferred__1/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \minusOp_inferred__10/i__carry 
       (.CI(i__carry_i_1__6_n_0),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__10/i__carry_n_0 ,\minusOp_inferred__10/i__carry_n_1 ,\minusOp_inferred__10/i__carry_n_2 ,\minusOp_inferred__10/i__carry_n_3 ,\NLW_minusOp_inferred__10/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__10/i__carry_n_5 ,\minusOp_inferred__10/i__carry_n_6 ,\minusOp_inferred__10/i__carry_n_7 }),
        .DI(P18d),
        .O({\minusOp_inferred__10/i__carry_n_8 ,\minusOp_inferred__10/i__carry_n_9 ,\minusOp_inferred__10/i__carry_n_10 ,\minusOp_inferred__10/i__carry_n_11 ,\minusOp_inferred__10/i__carry_n_12 ,\minusOp_inferred__10/i__carry_n_13 ,\minusOp_inferred__10/i__carry_n_14 ,\minusOp_inferred__10/i__carry_n_15 }),
        .S({i__carry_i_2__37_n_0,i__carry_i_3__37_n_0,i__carry_i_4__37_n_0,i__carry_i_5__37_n_0,i__carry_i_6__37_n_0,i__carry_i_7__37_n_0,i__carry_i_8__39_n_0,i__carry_i_9__16_n_0}));
  CARRY8 \minusOp_inferred__10/i__carry__0 
       (.CI(\minusOp_inferred__10/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_minusOp_inferred__10/i__carry__0_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_minusOp_inferred__10/i__carry__0_O_UNCONNECTED [7:1],\minusOp_inferred__10/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \minusOp_inferred__11/i__carry 
       (.CI(i__carry_i_1__9_n_0),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__11/i__carry_n_0 ,\minusOp_inferred__11/i__carry_n_1 ,\minusOp_inferred__11/i__carry_n_2 ,\minusOp_inferred__11/i__carry_n_3 ,\NLW_minusOp_inferred__11/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__11/i__carry_n_5 ,\minusOp_inferred__11/i__carry_n_6 ,\minusOp_inferred__11/i__carry_n_7 }),
        .DI(P8d),
        .O({\minusOp_inferred__11/i__carry_n_8 ,\minusOp_inferred__11/i__carry_n_9 ,\minusOp_inferred__11/i__carry_n_10 ,\minusOp_inferred__11/i__carry_n_11 ,\minusOp_inferred__11/i__carry_n_12 ,\minusOp_inferred__11/i__carry_n_13 ,\minusOp_inferred__11/i__carry_n_14 ,\minusOp_inferred__11/i__carry_n_15 }),
        .S({i__carry_i_2__38_n_0,i__carry_i_3__38_n_0,i__carry_i_4__38_n_0,i__carry_i_5__38_n_0,i__carry_i_6__38_n_0,i__carry_i_7__38_n_0,i__carry_i_8__40_n_0,i__carry_i_9__17_n_0}));
  CARRY8 \minusOp_inferred__11/i__carry__0 
       (.CI(\minusOp_inferred__11/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_minusOp_inferred__11/i__carry__0_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_minusOp_inferred__11/i__carry__0_O_UNCONNECTED [7:1],\minusOp_inferred__11/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \minusOp_inferred__12/i__carry 
       (.CI(i__carry_i_1__10_n_0),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__12/i__carry_n_0 ,\minusOp_inferred__12/i__carry_n_1 ,\minusOp_inferred__12/i__carry_n_2 ,\minusOp_inferred__12/i__carry_n_3 ,\NLW_minusOp_inferred__12/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__12/i__carry_n_5 ,\minusOp_inferred__12/i__carry_n_6 ,\minusOp_inferred__12/i__carry_n_7 }),
        .DI(P6d),
        .O({\minusOp_inferred__12/i__carry_n_8 ,\minusOp_inferred__12/i__carry_n_9 ,\minusOp_inferred__12/i__carry_n_10 ,\minusOp_inferred__12/i__carry_n_11 ,\minusOp_inferred__12/i__carry_n_12 ,\minusOp_inferred__12/i__carry_n_13 ,\minusOp_inferred__12/i__carry_n_14 ,\minusOp_inferred__12/i__carry_n_15 }),
        .S({i__carry_i_2__39_n_0,i__carry_i_3__39_n_0,i__carry_i_4__39_n_0,i__carry_i_5__39_n_0,i__carry_i_6__39_n_0,i__carry_i_7__39_n_0,i__carry_i_8__41_n_0,i__carry_i_9__18_n_0}));
  CARRY8 \minusOp_inferred__12/i__carry__0 
       (.CI(\minusOp_inferred__12/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_minusOp_inferred__12/i__carry__0_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_minusOp_inferred__12/i__carry__0_O_UNCONNECTED [7:1],\minusOp_inferred__12/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \minusOp_inferred__13/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__13/i__carry_n_0 ,\minusOp_inferred__13/i__carry_n_1 ,\minusOp_inferred__13/i__carry_n_2 ,\minusOp_inferred__13/i__carry_n_3 ,\NLW_minusOp_inferred__13/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__13/i__carry_n_5 ,\minusOp_inferred__13/i__carry_n_6 ,\minusOp_inferred__13/i__carry_n_7 }),
        .DI({reg_K12_n_11,reg_K12_n_12,reg_K12_n_13,reg_K12_n_14,reg_K12_n_15,reg_K12_n_16,reg_K12_n_17,reg_K12_n_18}),
        .O({\minusOp_inferred__13/i__carry_n_8 ,\minusOp_inferred__13/i__carry_n_9 ,\minusOp_inferred__13/i__carry_n_10 ,\minusOp_inferred__13/i__carry_n_11 ,\minusOp_inferred__13/i__carry_n_12 ,\minusOp_inferred__13/i__carry_n_13 ,\minusOp_inferred__13/i__carry_n_14 ,\minusOp_inferred__13/i__carry_n_15 }),
        .S({reg_K12_n_2,reg_K12_n_3,reg_K12_n_4,reg_K12_n_5,reg_K12_n_6,reg_K12_n_7,reg_K12_n_8,reg_K12_n_9}));
  CARRY8 \minusOp_inferred__13/i__carry__0 
       (.CI(\minusOp_inferred__13/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_minusOp_inferred__13/i__carry__0_CO_UNCONNECTED [7:2],\minusOp_inferred__13/i__carry__0_n_6 ,\minusOp_inferred__13/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\abs_5_reg[10]_0 [11],reg_K12_n_10}),
        .O({\NLW_minusOp_inferred__13/i__carry__0_O_UNCONNECTED [7:3],\minusOp_inferred__13/i__carry__0_n_13 ,\minusOp_inferred__13/i__carry__0_n_14 ,\minusOp_inferred__13/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,reg_K12_n_0,reg_K12_n_1}));
  CARRY8 \minusOp_inferred__14/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__14/i__carry_n_0 ,\minusOp_inferred__14/i__carry_n_1 ,\minusOp_inferred__14/i__carry_n_2 ,\minusOp_inferred__14/i__carry_n_3 ,\NLW_minusOp_inferred__14/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__14/i__carry_n_5 ,\minusOp_inferred__14/i__carry_n_6 ,\minusOp_inferred__14/i__carry_n_7 }),
        .DI({reg_K10_n_13,reg_K10_n_14,reg_K10_n_15,reg_K10_n_16,reg_K10_n_17,reg_K10_n_18,reg_K10_n_19,reg_K10_n_20}),
        .O({\minusOp_inferred__14/i__carry_n_8 ,\minusOp_inferred__14/i__carry_n_9 ,\minusOp_inferred__14/i__carry_n_10 ,\minusOp_inferred__14/i__carry_n_11 ,\minusOp_inferred__14/i__carry_n_12 ,\minusOp_inferred__14/i__carry_n_13 ,\minusOp_inferred__14/i__carry_n_14 ,\minusOp_inferred__14/i__carry_n_15 }),
        .S({reg_K10_n_4,reg_K10_n_5,reg_K10_n_6,reg_K10_n_7,reg_K10_n_8,reg_K10_n_9,reg_K10_n_10,reg_K10_n_11}));
  CARRY8 \minusOp_inferred__14/i__carry__0 
       (.CI(\minusOp_inferred__14/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_minusOp_inferred__14/i__carry__0_CO_UNCONNECTED [7:2],\minusOp_inferred__14/i__carry__0_n_6 ,\minusOp_inferred__14/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\abs_5_reg[10]_0 [11],reg_K10_n_12}),
        .O({\NLW_minusOp_inferred__14/i__carry__0_O_UNCONNECTED [7:3],\minusOp_inferred__14/i__carry__0_n_13 ,\minusOp_inferred__14/i__carry__0_n_14 ,\minusOp_inferred__14/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,reg_K10_n_2,reg_K10_n_3}));
  CARRY8 \minusOp_inferred__15/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__15/i__carry_n_0 ,\minusOp_inferred__15/i__carry_n_1 ,\minusOp_inferred__15/i__carry_n_2 ,\minusOp_inferred__15/i__carry_n_3 ,\NLW_minusOp_inferred__15/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__15/i__carry_n_5 ,\minusOp_inferred__15/i__carry_n_6 ,\minusOp_inferred__15/i__carry_n_7 }),
        .DI({reg_K4_n_13,reg_K4_n_14,reg_K4_n_15,reg_K4_n_16,reg_K4_n_17,reg_K4_n_18,reg_K4_n_19,reg_K4_n_20}),
        .O({\minusOp_inferred__15/i__carry_n_8 ,\minusOp_inferred__15/i__carry_n_9 ,\minusOp_inferred__15/i__carry_n_10 ,\minusOp_inferred__15/i__carry_n_11 ,\minusOp_inferred__15/i__carry_n_12 ,\minusOp_inferred__15/i__carry_n_13 ,\minusOp_inferred__15/i__carry_n_14 ,\minusOp_inferred__15/i__carry_n_15 }),
        .S({reg_K4_n_4,reg_K4_n_5,reg_K4_n_6,reg_K4_n_7,reg_K4_n_8,reg_K4_n_9,reg_K4_n_10,reg_K4_n_11}));
  CARRY8 \minusOp_inferred__15/i__carry__0 
       (.CI(\minusOp_inferred__15/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_minusOp_inferred__15/i__carry__0_CO_UNCONNECTED [7:2],\minusOp_inferred__15/i__carry__0_n_6 ,\minusOp_inferred__15/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\abs_5_reg[10]_0 [11],reg_K4_n_12}),
        .O({\NLW_minusOp_inferred__15/i__carry__0_O_UNCONNECTED [7:3],\minusOp_inferred__15/i__carry__0_n_13 ,\minusOp_inferred__15/i__carry__0_n_14 ,\minusOp_inferred__15/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,reg_K4_n_2,reg_K4_n_3}));
  CARRY8 \minusOp_inferred__16/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__16/i__carry_n_0 ,\minusOp_inferred__16/i__carry_n_1 ,\minusOp_inferred__16/i__carry_n_2 ,\minusOp_inferred__16/i__carry_n_3 ,\NLW_minusOp_inferred__16/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__16/i__carry_n_5 ,\minusOp_inferred__16/i__carry_n_6 ,\minusOp_inferred__16/i__carry_n_7 }),
        .DI({reg_K2_n_11,reg_K2_n_12,reg_K2_n_13,reg_K2_n_14,reg_K2_n_15,reg_K2_n_16,reg_K2_n_17,reg_K2_n_18}),
        .O({\minusOp_inferred__16/i__carry_n_8 ,\minusOp_inferred__16/i__carry_n_9 ,\minusOp_inferred__16/i__carry_n_10 ,\minusOp_inferred__16/i__carry_n_11 ,\minusOp_inferred__16/i__carry_n_12 ,\minusOp_inferred__16/i__carry_n_13 ,\minusOp_inferred__16/i__carry_n_14 ,\minusOp_inferred__16/i__carry_n_15 }),
        .S({reg_K2_n_2,reg_K2_n_3,reg_K2_n_4,reg_K2_n_5,reg_K2_n_6,reg_K2_n_7,reg_K2_n_8,reg_K2_n_9}));
  CARRY8 \minusOp_inferred__16/i__carry__0 
       (.CI(\minusOp_inferred__16/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_minusOp_inferred__16/i__carry__0_CO_UNCONNECTED [7:2],\minusOp_inferred__16/i__carry__0_n_6 ,\minusOp_inferred__16/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\abs_5_reg[10]_0 [11],reg_K2_n_10}),
        .O({\NLW_minusOp_inferred__16/i__carry__0_O_UNCONNECTED [7:3],\minusOp_inferred__16/i__carry__0_n_13 ,\minusOp_inferred__16/i__carry__0_n_14 ,\minusOp_inferred__16/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,reg_K2_n_0,reg_K2_n_1}));
  CARRY8 \minusOp_inferred__17/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__17/i__carry_n_0 ,\minusOp_inferred__17/i__carry_n_1 ,\minusOp_inferred__17/i__carry_n_2 ,\minusOp_inferred__17/i__carry_n_3 ,\NLW_minusOp_inferred__17/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__17/i__carry_n_5 ,\minusOp_inferred__17/i__carry_n_6 ,\minusOp_inferred__17/i__carry_n_7 }),
        .DI(nhood[55:48]),
        .O({\minusOp_inferred__17/i__carry_n_8 ,\minusOp_inferred__17/i__carry_n_9 ,\minusOp_inferred__17/i__carry_n_10 ,\minusOp_inferred__17/i__carry_n_11 ,\minusOp_inferred__17/i__carry_n_12 ,\minusOp_inferred__17/i__carry_n_13 ,\minusOp_inferred__17/i__carry_n_14 ,\minusOp_inferred__17/i__carry_n_15 }),
        .S(\needs_delay.shift_register_reg[1][23] ));
  CARRY8 \minusOp_inferred__17/i__carry__0 
       (.CI(\minusOp_inferred__17/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_minusOp_inferred__17/i__carry__0_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_minusOp_inferred__17/i__carry__0_O_UNCONNECTED [7:1],\minusOp_inferred__17/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \minusOp_inferred__18/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__18/i__carry_n_0 ,\minusOp_inferred__18/i__carry_n_1 ,\minusOp_inferred__18/i__carry_n_2 ,\minusOp_inferred__18/i__carry_n_3 ,\NLW_minusOp_inferred__18/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__18/i__carry_n_5 ,\minusOp_inferred__18/i__carry_n_6 ,\minusOp_inferred__18/i__carry_n_7 }),
        .DI(\needs_delay.shift_register_reg[2][7] ),
        .O({\minusOp_inferred__18/i__carry_n_8 ,\minusOp_inferred__18/i__carry_n_9 ,\minusOp_inferred__18/i__carry_n_10 ,\minusOp_inferred__18/i__carry_n_11 ,\minusOp_inferred__18/i__carry_n_12 ,\minusOp_inferred__18/i__carry_n_13 ,\minusOp_inferred__18/i__carry_n_14 ,\minusOp_inferred__18/i__carry_n_15 }),
        .S(\needs_delay.shift_register_reg[2][7]_0 ));
  CARRY8 \minusOp_inferred__18/i__carry__0 
       (.CI(\minusOp_inferred__18/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_minusOp_inferred__18/i__carry__0_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_minusOp_inferred__18/i__carry__0_O_UNCONNECTED [7:1],\minusOp_inferred__18/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \minusOp_inferred__19/i__carry 
       (.CI(i__carry_i_1__13_n_0),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__19/i__carry_n_0 ,\minusOp_inferred__19/i__carry_n_1 ,\minusOp_inferred__19/i__carry_n_2 ,\minusOp_inferred__19/i__carry_n_3 ,\NLW_minusOp_inferred__19/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__19/i__carry_n_5 ,\minusOp_inferred__19/i__carry_n_6 ,\minusOp_inferred__19/i__carry_n_7 }),
        .DI(P20d),
        .O({\minusOp_inferred__19/i__carry_n_8 ,\minusOp_inferred__19/i__carry_n_9 ,\minusOp_inferred__19/i__carry_n_10 ,\minusOp_inferred__19/i__carry_n_11 ,\minusOp_inferred__19/i__carry_n_12 ,\minusOp_inferred__19/i__carry_n_13 ,\minusOp_inferred__19/i__carry_n_14 ,\minusOp_inferred__19/i__carry_n_15 }),
        .S({i__carry_i_2__48_n_0,i__carry_i_3__48_n_0,i__carry_i_4__48_n_0,i__carry_i_5__48_n_0,i__carry_i_6__48_n_0,i__carry_i_7__48_n_0,i__carry_i_8__50_n_0,i__carry_i_9__19_n_0}));
  CARRY8 \minusOp_inferred__19/i__carry__0 
       (.CI(\minusOp_inferred__19/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_minusOp_inferred__19/i__carry__0_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_minusOp_inferred__19/i__carry__0_O_UNCONNECTED [7:1],\minusOp_inferred__19/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \minusOp_inferred__2/i__carry 
       (.CI(i__carry_i_1__4_n_0),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__2/i__carry_n_0 ,\minusOp_inferred__2/i__carry_n_1 ,\minusOp_inferred__2/i__carry_n_2 ,\minusOp_inferred__2/i__carry_n_3 ,\NLW_minusOp_inferred__2/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__2/i__carry_n_5 ,\minusOp_inferred__2/i__carry_n_6 ,\minusOp_inferred__2/i__carry_n_7 }),
        .DI(P12d),
        .O({\minusOp_inferred__2/i__carry_n_8 ,\minusOp_inferred__2/i__carry_n_9 ,\minusOp_inferred__2/i__carry_n_10 ,\minusOp_inferred__2/i__carry_n_11 ,\minusOp_inferred__2/i__carry_n_12 ,\minusOp_inferred__2/i__carry_n_13 ,\minusOp_inferred__2/i__carry_n_14 ,\minusOp_inferred__2/i__carry_n_15 }),
        .S({i__carry_i_2__27_n_0,i__carry_i_3__27_n_0,i__carry_i_4__27_n_0,i__carry_i_5__27_n_0,i__carry_i_6__27_n_0,i__carry_i_7__27_n_0,i__carry_i_8__29_n_0,i__carry_i_9__14_n_0}));
  CARRY8 \minusOp_inferred__2/i__carry__0 
       (.CI(\minusOp_inferred__2/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_minusOp_inferred__2/i__carry__0_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_minusOp_inferred__2/i__carry__0_O_UNCONNECTED [7:1],\minusOp_inferred__2/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \minusOp_inferred__20/i__carry 
       (.CI(i__carry_i_1__14_n_0),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__20/i__carry_n_0 ,\minusOp_inferred__20/i__carry_n_1 ,\minusOp_inferred__20/i__carry_n_2 ,\minusOp_inferred__20/i__carry_n_3 ,\NLW_minusOp_inferred__20/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__20/i__carry_n_5 ,\minusOp_inferred__20/i__carry_n_6 ,\minusOp_inferred__20/i__carry_n_7 }),
        .DI(P10d),
        .O({\minusOp_inferred__20/i__carry_n_8 ,\minusOp_inferred__20/i__carry_n_9 ,\minusOp_inferred__20/i__carry_n_10 ,\minusOp_inferred__20/i__carry_n_11 ,\minusOp_inferred__20/i__carry_n_12 ,\minusOp_inferred__20/i__carry_n_13 ,\minusOp_inferred__20/i__carry_n_14 ,\minusOp_inferred__20/i__carry_n_15 }),
        .S({i__carry_i_2__49_n_0,i__carry_i_3__49_n_0,i__carry_i_4__49_n_0,i__carry_i_5__49_n_0,i__carry_i_6__49_n_0,i__carry_i_7__49_n_0,i__carry_i_8__51_n_0,i__carry_i_9__20_n_0}));
  CARRY8 \minusOp_inferred__20/i__carry__0 
       (.CI(\minusOp_inferred__20/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_minusOp_inferred__20/i__carry__0_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_minusOp_inferred__20/i__carry__0_O_UNCONNECTED [7:1],\minusOp_inferred__20/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \minusOp_inferred__21/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__21/i__carry_n_0 ,\minusOp_inferred__21/i__carry_n_1 ,\minusOp_inferred__21/i__carry_n_2 ,\minusOp_inferred__21/i__carry_n_3 ,\NLW_minusOp_inferred__21/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__21/i__carry_n_5 ,\minusOp_inferred__21/i__carry_n_6 ,\minusOp_inferred__21/i__carry_n_7 }),
        .DI({reg_K10_n_13,reg_K10_n_14,reg_K10_n_15,reg_K10_n_16,reg_K10_n_17,reg_K10_n_18,reg_K10_n_19,reg_K10_n_20}),
        .O({\minusOp_inferred__21/i__carry_n_8 ,\minusOp_inferred__21/i__carry_n_9 ,\minusOp_inferred__21/i__carry_n_10 ,\minusOp_inferred__21/i__carry_n_11 ,\minusOp_inferred__21/i__carry_n_12 ,\minusOp_inferred__21/i__carry_n_13 ,\minusOp_inferred__21/i__carry_n_14 ,\minusOp_inferred__21/i__carry_n_15 }),
        .S({reg_K10_n_21,reg_K10_n_22,reg_K10_n_23,reg_K10_n_24,reg_K10_n_25,reg_K10_n_26,reg_K10_n_27,reg_K10_n_28}));
  CARRY8 \minusOp_inferred__21/i__carry__0 
       (.CI(\minusOp_inferred__21/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_minusOp_inferred__21/i__carry__0_CO_UNCONNECTED [7:2],\minusOp_inferred__21/i__carry__0_n_6 ,\minusOp_inferred__21/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\abs_9_reg[10]_0 [11],reg_K10_n_12}),
        .O({\NLW_minusOp_inferred__21/i__carry__0_O_UNCONNECTED [7:3],\minusOp_inferred__21/i__carry__0_n_13 ,\minusOp_inferred__21/i__carry__0_n_14 ,\minusOp_inferred__21/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,reg_K10_n_0,reg_K10_n_1}));
  CARRY8 \minusOp_inferred__22/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__22/i__carry_n_0 ,\minusOp_inferred__22/i__carry_n_1 ,\minusOp_inferred__22/i__carry_n_2 ,\minusOp_inferred__22/i__carry_n_3 ,\NLW_minusOp_inferred__22/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__22/i__carry_n_5 ,\minusOp_inferred__22/i__carry_n_6 ,\minusOp_inferred__22/i__carry_n_7 }),
        .DI({reg_K8_n_11,reg_K8_n_12,reg_K8_n_13,reg_K8_n_14,reg_K8_n_15,reg_K8_n_16,reg_K8_n_17,reg_K8_n_18}),
        .O({\minusOp_inferred__22/i__carry_n_8 ,\minusOp_inferred__22/i__carry_n_9 ,\minusOp_inferred__22/i__carry_n_10 ,\minusOp_inferred__22/i__carry_n_11 ,\minusOp_inferred__22/i__carry_n_12 ,\minusOp_inferred__22/i__carry_n_13 ,\minusOp_inferred__22/i__carry_n_14 ,\minusOp_inferred__22/i__carry_n_15 }),
        .S({reg_K8_n_2,reg_K8_n_3,reg_K8_n_4,reg_K8_n_5,reg_K8_n_6,reg_K8_n_7,reg_K8_n_8,reg_K8_n_9}));
  CARRY8 \minusOp_inferred__22/i__carry__0 
       (.CI(\minusOp_inferred__22/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_minusOp_inferred__22/i__carry__0_CO_UNCONNECTED [7:2],\minusOp_inferred__22/i__carry__0_n_6 ,\minusOp_inferred__22/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\abs_9_reg[10]_0 [11],reg_K8_n_10}),
        .O({\NLW_minusOp_inferred__22/i__carry__0_O_UNCONNECTED [7:3],\minusOp_inferred__22/i__carry__0_n_13 ,\minusOp_inferred__22/i__carry__0_n_14 ,\minusOp_inferred__22/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,reg_K8_n_0,reg_K8_n_1}));
  CARRY8 \minusOp_inferred__23/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__23/i__carry_n_0 ,\minusOp_inferred__23/i__carry_n_1 ,\minusOp_inferred__23/i__carry_n_2 ,\minusOp_inferred__23/i__carry_n_3 ,\NLW_minusOp_inferred__23/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__23/i__carry_n_5 ,\minusOp_inferred__23/i__carry_n_6 ,\minusOp_inferred__23/i__carry_n_7 }),
        .DI({reg_K6_n_11,reg_K6_n_12,reg_K6_n_13,reg_K6_n_14,reg_K6_n_15,reg_K6_n_16,reg_K6_n_17,reg_K6_n_18}),
        .O({\minusOp_inferred__23/i__carry_n_8 ,\minusOp_inferred__23/i__carry_n_9 ,\minusOp_inferred__23/i__carry_n_10 ,\minusOp_inferred__23/i__carry_n_11 ,\minusOp_inferred__23/i__carry_n_12 ,\minusOp_inferred__23/i__carry_n_13 ,\minusOp_inferred__23/i__carry_n_14 ,\minusOp_inferred__23/i__carry_n_15 }),
        .S({reg_K6_n_2,reg_K6_n_3,reg_K6_n_4,reg_K6_n_5,reg_K6_n_6,reg_K6_n_7,reg_K6_n_8,reg_K6_n_9}));
  CARRY8 \minusOp_inferred__23/i__carry__0 
       (.CI(\minusOp_inferred__23/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_minusOp_inferred__23/i__carry__0_CO_UNCONNECTED [7:2],\minusOp_inferred__23/i__carry__0_n_6 ,\minusOp_inferred__23/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\abs_9_reg[10]_0 [11],reg_K6_n_10}),
        .O({\NLW_minusOp_inferred__23/i__carry__0_O_UNCONNECTED [7:3],\minusOp_inferred__23/i__carry__0_n_13 ,\minusOp_inferred__23/i__carry__0_n_14 ,\minusOp_inferred__23/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,reg_K6_n_0,reg_K6_n_1}));
  CARRY8 \minusOp_inferred__24/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__24/i__carry_n_0 ,\minusOp_inferred__24/i__carry_n_1 ,\minusOp_inferred__24/i__carry_n_2 ,\minusOp_inferred__24/i__carry_n_3 ,\NLW_minusOp_inferred__24/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__24/i__carry_n_5 ,\minusOp_inferred__24/i__carry_n_6 ,\minusOp_inferred__24/i__carry_n_7 }),
        .DI({reg_K4_n_13,reg_K4_n_14,reg_K4_n_15,reg_K4_n_16,reg_K4_n_17,reg_K4_n_18,reg_K4_n_19,reg_K4_n_20}),
        .O({\minusOp_inferred__24/i__carry_n_8 ,\minusOp_inferred__24/i__carry_n_9 ,\minusOp_inferred__24/i__carry_n_10 ,\minusOp_inferred__24/i__carry_n_11 ,\minusOp_inferred__24/i__carry_n_12 ,\minusOp_inferred__24/i__carry_n_13 ,\minusOp_inferred__24/i__carry_n_14 ,\minusOp_inferred__24/i__carry_n_15 }),
        .S({reg_K4_n_21,reg_K4_n_22,reg_K4_n_23,reg_K4_n_24,reg_K4_n_25,reg_K4_n_26,reg_K4_n_27,reg_K4_n_28}));
  CARRY8 \minusOp_inferred__24/i__carry__0 
       (.CI(\minusOp_inferred__24/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_minusOp_inferred__24/i__carry__0_CO_UNCONNECTED [7:2],\minusOp_inferred__24/i__carry__0_n_6 ,\minusOp_inferred__24/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\abs_9_reg[10]_0 [11],reg_K4_n_12}),
        .O({\NLW_minusOp_inferred__24/i__carry__0_O_UNCONNECTED [7:3],\minusOp_inferred__24/i__carry__0_n_13 ,\minusOp_inferred__24/i__carry__0_n_14 ,\minusOp_inferred__24/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,reg_K4_n_0,reg_K4_n_1}));
  CARRY8 \minusOp_inferred__25/i__carry 
       (.CI(i__carry_i_1__15_n_0),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__25/i__carry_n_0 ,\minusOp_inferred__25/i__carry_n_1 ,\minusOp_inferred__25/i__carry_n_2 ,\minusOp_inferred__25/i__carry_n_3 ,\NLW_minusOp_inferred__25/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__25/i__carry_n_5 ,\minusOp_inferred__25/i__carry_n_6 ,\minusOp_inferred__25/i__carry_n_7 }),
        .DI(P22d),
        .O({\minusOp_inferred__25/i__carry_n_8 ,\minusOp_inferred__25/i__carry_n_9 ,\minusOp_inferred__25/i__carry_n_10 ,\minusOp_inferred__25/i__carry_n_11 ,\minusOp_inferred__25/i__carry_n_12 ,\minusOp_inferred__25/i__carry_n_13 ,\minusOp_inferred__25/i__carry_n_14 ,\minusOp_inferred__25/i__carry_n_15 }),
        .S({i__carry_i_2__50_n_0,i__carry_i_3__50_n_0,i__carry_i_4__50_n_0,i__carry_i_5__50_n_0,i__carry_i_6__50_n_0,i__carry_i_7__50_n_0,i__carry_i_8__52_n_0,i__carry_i_9__21_n_0}));
  CARRY8 \minusOp_inferred__25/i__carry__0 
       (.CI(\minusOp_inferred__25/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_minusOp_inferred__25/i__carry__0_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_minusOp_inferred__25/i__carry__0_O_UNCONNECTED [7:1],\minusOp_inferred__25/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \minusOp_inferred__26/i__carry 
       (.CI(i__carry_i_1__16_n_0),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__26/i__carry_n_0 ,\minusOp_inferred__26/i__carry_n_1 ,\minusOp_inferred__26/i__carry_n_2 ,\minusOp_inferred__26/i__carry_n_3 ,\NLW_minusOp_inferred__26/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__26/i__carry_n_5 ,\minusOp_inferred__26/i__carry_n_6 ,\minusOp_inferred__26/i__carry_n_7 }),
        .DI(P24d),
        .O({\minusOp_inferred__26/i__carry_n_8 ,\minusOp_inferred__26/i__carry_n_9 ,\minusOp_inferred__26/i__carry_n_10 ,\minusOp_inferred__26/i__carry_n_11 ,\minusOp_inferred__26/i__carry_n_12 ,\minusOp_inferred__26/i__carry_n_13 ,\minusOp_inferred__26/i__carry_n_14 ,\minusOp_inferred__26/i__carry_n_15 }),
        .S({i__carry_i_2__51_n_0,i__carry_i_3__51_n_0,i__carry_i_4__51_n_0,i__carry_i_5__51_n_0,i__carry_i_6__51_n_0,i__carry_i_7__51_n_0,i__carry_i_8__53_n_0,i__carry_i_9__22_n_0}));
  CARRY8 \minusOp_inferred__26/i__carry__0 
       (.CI(\minusOp_inferred__26/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_minusOp_inferred__26/i__carry__0_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_minusOp_inferred__26/i__carry__0_O_UNCONNECTED [7:1],\minusOp_inferred__26/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \minusOp_inferred__27/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__27/i__carry_n_0 ,\minusOp_inferred__27/i__carry_n_1 ,\minusOp_inferred__27/i__carry_n_2 ,\minusOp_inferred__27/i__carry_n_3 ,\NLW_minusOp_inferred__27/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__27/i__carry_n_5 ,\minusOp_inferred__27/i__carry_n_6 ,\minusOp_inferred__27/i__carry_n_7 }),
        .DI({reg_K11_n_11,reg_K11_n_12,reg_K11_n_13,reg_K11_n_14,reg_K11_n_15,reg_K11_n_16,reg_K11_n_17,reg_K11_n_18}),
        .O({\minusOp_inferred__27/i__carry_n_8 ,\minusOp_inferred__27/i__carry_n_9 ,\minusOp_inferred__27/i__carry_n_10 ,\minusOp_inferred__27/i__carry_n_11 ,\minusOp_inferred__27/i__carry_n_12 ,\minusOp_inferred__27/i__carry_n_13 ,\minusOp_inferred__27/i__carry_n_14 ,\minusOp_inferred__27/i__carry_n_15 }),
        .S({reg_K11_n_2,reg_K11_n_3,reg_K11_n_4,reg_K11_n_5,reg_K11_n_6,reg_K11_n_7,reg_K11_n_8,reg_K11_n_9}));
  CARRY8 \minusOp_inferred__27/i__carry__0 
       (.CI(\minusOp_inferred__27/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_minusOp_inferred__27/i__carry__0_CO_UNCONNECTED [7:2],\minusOp_inferred__27/i__carry__0_n_6 ,\minusOp_inferred__27/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\abs_13_reg[10]_0 [11],reg_K11_n_10}),
        .O({\NLW_minusOp_inferred__27/i__carry__0_O_UNCONNECTED [7:3],\minusOp_inferred__27/i__carry__0_n_13 ,\minusOp_inferred__27/i__carry__0_n_14 ,\minusOp_inferred__27/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,reg_K11_n_0,reg_K11_n_1}));
  CARRY8 \minusOp_inferred__28/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__28/i__carry_n_0 ,\minusOp_inferred__28/i__carry_n_1 ,\minusOp_inferred__28/i__carry_n_2 ,\minusOp_inferred__28/i__carry_n_3 ,\NLW_minusOp_inferred__28/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__28/i__carry_n_5 ,\minusOp_inferred__28/i__carry_n_6 ,\minusOp_inferred__28/i__carry_n_7 }),
        .DI({reg_K9_n_11,reg_K9_n_12,reg_K9_n_13,reg_K9_n_14,reg_K9_n_15,reg_K9_n_16,reg_K9_n_17,reg_K9_n_18}),
        .O({\minusOp_inferred__28/i__carry_n_8 ,\minusOp_inferred__28/i__carry_n_9 ,\minusOp_inferred__28/i__carry_n_10 ,\minusOp_inferred__28/i__carry_n_11 ,\minusOp_inferred__28/i__carry_n_12 ,\minusOp_inferred__28/i__carry_n_13 ,\minusOp_inferred__28/i__carry_n_14 ,\minusOp_inferred__28/i__carry_n_15 }),
        .S({reg_K9_n_2,reg_K9_n_3,reg_K9_n_4,reg_K9_n_5,reg_K9_n_6,reg_K9_n_7,reg_K9_n_8,reg_K9_n_9}));
  CARRY8 \minusOp_inferred__28/i__carry__0 
       (.CI(\minusOp_inferred__28/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_minusOp_inferred__28/i__carry__0_CO_UNCONNECTED [7:2],\minusOp_inferred__28/i__carry__0_n_6 ,\minusOp_inferred__28/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\abs_13_reg[10]_0 [11],reg_K9_n_10}),
        .O({\NLW_minusOp_inferred__28/i__carry__0_O_UNCONNECTED [7:3],\minusOp_inferred__28/i__carry__0_n_13 ,\minusOp_inferred__28/i__carry__0_n_14 ,\minusOp_inferred__28/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,reg_K9_n_0,reg_K9_n_1}));
  CARRY8 \minusOp_inferred__29/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__29/i__carry_n_0 ,\minusOp_inferred__29/i__carry_n_1 ,\minusOp_inferred__29/i__carry_n_2 ,\minusOp_inferred__29/i__carry_n_3 ,\NLW_minusOp_inferred__29/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__29/i__carry_n_5 ,\minusOp_inferred__29/i__carry_n_6 ,\minusOp_inferred__29/i__carry_n_7 }),
        .DI({reg_K7_n_13,reg_K7_n_14,reg_K7_n_15,reg_K7_n_16,reg_K7_n_17,reg_K7_n_18,reg_K7_n_19,reg_K7_n_20}),
        .O({\minusOp_inferred__29/i__carry_n_8 ,\minusOp_inferred__29/i__carry_n_9 ,\minusOp_inferred__29/i__carry_n_10 ,\minusOp_inferred__29/i__carry_n_11 ,\minusOp_inferred__29/i__carry_n_12 ,\minusOp_inferred__29/i__carry_n_13 ,\minusOp_inferred__29/i__carry_n_14 ,\minusOp_inferred__29/i__carry_n_15 }),
        .S({reg_K7_n_21,reg_K7_n_22,reg_K7_n_23,reg_K7_n_24,reg_K7_n_25,reg_K7_n_26,reg_K7_n_27,reg_K7_n_28}));
  CARRY8 \minusOp_inferred__29/i__carry__0 
       (.CI(\minusOp_inferred__29/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_minusOp_inferred__29/i__carry__0_CO_UNCONNECTED [7:2],\minusOp_inferred__29/i__carry__0_n_6 ,\minusOp_inferred__29/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\abs_13_reg[10]_0 [11],reg_K7_n_12}),
        .O({\NLW_minusOp_inferred__29/i__carry__0_O_UNCONNECTED [7:3],\minusOp_inferred__29/i__carry__0_n_13 ,\minusOp_inferred__29/i__carry__0_n_14 ,\minusOp_inferred__29/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,reg_K7_n_0,reg_K7_n_1}));
  CARRY8 \minusOp_inferred__3/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__3/i__carry_n_0 ,\minusOp_inferred__3/i__carry_n_1 ,\minusOp_inferred__3/i__carry_n_2 ,\minusOp_inferred__3/i__carry_n_3 ,\NLW_minusOp_inferred__3/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__3/i__carry_n_5 ,\minusOp_inferred__3/i__carry_n_6 ,\minusOp_inferred__3/i__carry_n_7 }),
        .DI({reg_K7_n_13,reg_K7_n_14,reg_K7_n_15,reg_K7_n_16,reg_K7_n_17,reg_K7_n_18,reg_K7_n_19,reg_K7_n_20}),
        .O({\minusOp_inferred__3/i__carry_n_8 ,\minusOp_inferred__3/i__carry_n_9 ,\minusOp_inferred__3/i__carry_n_10 ,\minusOp_inferred__3/i__carry_n_11 ,\minusOp_inferred__3/i__carry_n_12 ,\minusOp_inferred__3/i__carry_n_13 ,\minusOp_inferred__3/i__carry_n_14 ,\minusOp_inferred__3/i__carry_n_15 }),
        .S({reg_K7_n_4,reg_K7_n_5,reg_K7_n_6,reg_K7_n_7,reg_K7_n_8,reg_K7_n_9,reg_K7_n_10,reg_K7_n_11}));
  CARRY8 \minusOp_inferred__3/i__carry__0 
       (.CI(\minusOp_inferred__3/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_minusOp_inferred__3/i__carry__0_CO_UNCONNECTED [7:2],\minusOp_inferred__3/i__carry__0_n_6 ,\minusOp_inferred__3/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[11],reg_K7_n_12}),
        .O({\NLW_minusOp_inferred__3/i__carry__0_O_UNCONNECTED [7:3],\minusOp_inferred__3/i__carry__0_n_13 ,\minusOp_inferred__3/i__carry__0_n_14 ,\minusOp_inferred__3/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,reg_K7_n_2,reg_K7_n_3}));
  CARRY8 \minusOp_inferred__30/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__30/i__carry_n_0 ,\minusOp_inferred__30/i__carry_n_1 ,\minusOp_inferred__30/i__carry_n_2 ,\minusOp_inferred__30/i__carry_n_3 ,\NLW_minusOp_inferred__30/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__30/i__carry_n_5 ,\minusOp_inferred__30/i__carry_n_6 ,\minusOp_inferred__30/i__carry_n_7 }),
        .DI(\needs_delay.shift_register_reg[2]_6 [7:0]),
        .O({\minusOp_inferred__30/i__carry_n_8 ,\minusOp_inferred__30/i__carry_n_9 ,\minusOp_inferred__30/i__carry_n_10 ,\minusOp_inferred__30/i__carry_n_11 ,\minusOp_inferred__30/i__carry_n_12 ,\minusOp_inferred__30/i__carry_n_13 ,\minusOp_inferred__30/i__carry_n_14 ,\minusOp_inferred__30/i__carry_n_15 }),
        .S({reg_K1_n_21,reg_K1_n_22,reg_K1_n_23,reg_K1_n_24,reg_K1_n_25,reg_K1_n_26,reg_K1_n_27,reg_K1_n_28}));
  CARRY8 \minusOp_inferred__30/i__carry__0 
       (.CI(\minusOp_inferred__30/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_minusOp_inferred__30/i__carry__0_CO_UNCONNECTED [7:2],\minusOp_inferred__30/i__carry__0_n_6 ,\minusOp_inferred__30/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\abs_13_reg[10]_0 [11],\needs_delay.shift_register_reg[2]_6 [8]}),
        .O({\NLW_minusOp_inferred__30/i__carry__0_O_UNCONNECTED [7:3],\minusOp_inferred__30/i__carry__0_n_13 ,\minusOp_inferred__30/i__carry__0_n_14 ,\minusOp_inferred__30/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,reg_K1_n_0,reg_K1_n_1}));
  CARRY8 \minusOp_inferred__4/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__4/i__carry_n_0 ,\minusOp_inferred__4/i__carry_n_1 ,\minusOp_inferred__4/i__carry_n_2 ,\minusOp_inferred__4/i__carry_n_3 ,\NLW_minusOp_inferred__4/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__4/i__carry_n_5 ,\minusOp_inferred__4/i__carry_n_6 ,\minusOp_inferred__4/i__carry_n_7 }),
        .DI({reg_K5_n_11,reg_K5_n_12,reg_K5_n_13,reg_K5_n_14,reg_K5_n_15,reg_K5_n_16,reg_K5_n_17,reg_K5_n_18}),
        .O({\minusOp_inferred__4/i__carry_n_8 ,\minusOp_inferred__4/i__carry_n_9 ,\minusOp_inferred__4/i__carry_n_10 ,\minusOp_inferred__4/i__carry_n_11 ,\minusOp_inferred__4/i__carry_n_12 ,\minusOp_inferred__4/i__carry_n_13 ,\minusOp_inferred__4/i__carry_n_14 ,\minusOp_inferred__4/i__carry_n_15 }),
        .S({reg_K5_n_2,reg_K5_n_3,reg_K5_n_4,reg_K5_n_5,reg_K5_n_6,reg_K5_n_7,reg_K5_n_8,reg_K5_n_9}));
  CARRY8 \minusOp_inferred__4/i__carry__0 
       (.CI(\minusOp_inferred__4/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_minusOp_inferred__4/i__carry__0_CO_UNCONNECTED [7:2],\minusOp_inferred__4/i__carry__0_n_6 ,\minusOp_inferred__4/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[11],reg_K5_n_10}),
        .O({\NLW_minusOp_inferred__4/i__carry__0_O_UNCONNECTED [7:3],\minusOp_inferred__4/i__carry__0_n_13 ,\minusOp_inferred__4/i__carry__0_n_14 ,\minusOp_inferred__4/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,reg_K5_n_0,reg_K5_n_1}));
  CARRY8 \minusOp_inferred__5/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__5/i__carry_n_0 ,\minusOp_inferred__5/i__carry_n_1 ,\minusOp_inferred__5/i__carry_n_2 ,\minusOp_inferred__5/i__carry_n_3 ,\NLW_minusOp_inferred__5/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__5/i__carry_n_5 ,\minusOp_inferred__5/i__carry_n_6 ,\minusOp_inferred__5/i__carry_n_7 }),
        .DI({reg_K3_n_11,reg_K3_n_12,reg_K3_n_13,reg_K3_n_14,reg_K3_n_15,reg_K3_n_16,reg_K3_n_17,reg_K3_n_18}),
        .O({\minusOp_inferred__5/i__carry_n_8 ,\minusOp_inferred__5/i__carry_n_9 ,\minusOp_inferred__5/i__carry_n_10 ,\minusOp_inferred__5/i__carry_n_11 ,\minusOp_inferred__5/i__carry_n_12 ,\minusOp_inferred__5/i__carry_n_13 ,\minusOp_inferred__5/i__carry_n_14 ,\minusOp_inferred__5/i__carry_n_15 }),
        .S({reg_K3_n_2,reg_K3_n_3,reg_K3_n_4,reg_K3_n_5,reg_K3_n_6,reg_K3_n_7,reg_K3_n_8,reg_K3_n_9}));
  CARRY8 \minusOp_inferred__5/i__carry__0 
       (.CI(\minusOp_inferred__5/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_minusOp_inferred__5/i__carry__0_CO_UNCONNECTED [7:2],\minusOp_inferred__5/i__carry__0_n_6 ,\minusOp_inferred__5/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[11],reg_K3_n_10}),
        .O({\NLW_minusOp_inferred__5/i__carry__0_O_UNCONNECTED [7:3],\minusOp_inferred__5/i__carry__0_n_13 ,\minusOp_inferred__5/i__carry__0_n_14 ,\minusOp_inferred__5/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,reg_K3_n_0,reg_K3_n_1}));
  CARRY8 \minusOp_inferred__6/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__6/i__carry_n_0 ,\minusOp_inferred__6/i__carry_n_1 ,\minusOp_inferred__6/i__carry_n_2 ,\minusOp_inferred__6/i__carry_n_3 ,\NLW_minusOp_inferred__6/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__6/i__carry_n_5 ,\minusOp_inferred__6/i__carry_n_6 ,\minusOp_inferred__6/i__carry_n_7 }),
        .DI(\needs_delay.shift_register_reg[2]_6 [7:0]),
        .O({\minusOp_inferred__6/i__carry_n_8 ,\minusOp_inferred__6/i__carry_n_9 ,\minusOp_inferred__6/i__carry_n_10 ,\minusOp_inferred__6/i__carry_n_11 ,\minusOp_inferred__6/i__carry_n_12 ,\minusOp_inferred__6/i__carry_n_13 ,\minusOp_inferred__6/i__carry_n_14 ,\minusOp_inferred__6/i__carry_n_15 }),
        .S({reg_K1_n_13,reg_K1_n_14,reg_K1_n_15,reg_K1_n_16,reg_K1_n_17,reg_K1_n_18,reg_K1_n_19,reg_K1_n_20}));
  CARRY8 \minusOp_inferred__6/i__carry__0 
       (.CI(\minusOp_inferred__6/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_minusOp_inferred__6/i__carry__0_CO_UNCONNECTED [7:2],\minusOp_inferred__6/i__carry__0_n_6 ,\minusOp_inferred__6/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[11],\needs_delay.shift_register_reg[2]_6 [8]}),
        .O({\NLW_minusOp_inferred__6/i__carry__0_O_UNCONNECTED [7:3],\minusOp_inferred__6/i__carry__0_n_13 ,\minusOp_inferred__6/i__carry__0_n_14 ,\minusOp_inferred__6/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,reg_K1_n_11,reg_K1_n_12}));
  CARRY8 \minusOp_inferred__7/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__7/i__carry_n_0 ,\minusOp_inferred__7/i__carry_n_1 ,\minusOp_inferred__7/i__carry_n_2 ,\minusOp_inferred__7/i__carry_n_3 ,\NLW_minusOp_inferred__7/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__7/i__carry_n_5 ,\minusOp_inferred__7/i__carry_n_6 ,\minusOp_inferred__7/i__carry_n_7 }),
        .DI(nhood[55:48]),
        .O({\minusOp_inferred__7/i__carry_n_8 ,\minusOp_inferred__7/i__carry_n_9 ,\minusOp_inferred__7/i__carry_n_10 ,\minusOp_inferred__7/i__carry_n_11 ,\minusOp_inferred__7/i__carry_n_12 ,\minusOp_inferred__7/i__carry_n_13 ,\minusOp_inferred__7/i__carry_n_14 ,\minusOp_inferred__7/i__carry_n_15 }),
        .S(S));
  CARRY8 \minusOp_inferred__7/i__carry__0 
       (.CI(\minusOp_inferred__7/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_minusOp_inferred__7/i__carry__0_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_minusOp_inferred__7/i__carry__0_O_UNCONNECTED [7:1],\minusOp_inferred__7/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \minusOp_inferred__8/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__8/i__carry_n_0 ,\minusOp_inferred__8/i__carry_n_1 ,\minusOp_inferred__8/i__carry_n_2 ,\minusOp_inferred__8/i__carry_n_3 ,\NLW_minusOp_inferred__8/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__8/i__carry_n_5 ,\minusOp_inferred__8/i__carry_n_6 ,\minusOp_inferred__8/i__carry_n_7 }),
        .DI(nhood[71:64]),
        .O({\minusOp_inferred__8/i__carry_n_8 ,\minusOp_inferred__8/i__carry_n_9 ,\minusOp_inferred__8/i__carry_n_10 ,\minusOp_inferred__8/i__carry_n_11 ,\minusOp_inferred__8/i__carry_n_12 ,\minusOp_inferred__8/i__carry_n_13 ,\minusOp_inferred__8/i__carry_n_14 ,\minusOp_inferred__8/i__carry_n_15 }),
        .S(\needs_delay.shift_register_reg[1][39] ));
  CARRY8 \minusOp_inferred__8/i__carry__0 
       (.CI(\minusOp_inferred__8/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_minusOp_inferred__8/i__carry__0_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_minusOp_inferred__8/i__carry__0_O_UNCONNECTED [7:1],\minusOp_inferred__8/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \minusOp_inferred__9/i__carry 
       (.CI(i__carry_i_1__5_n_0),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__9/i__carry_n_0 ,\minusOp_inferred__9/i__carry_n_1 ,\minusOp_inferred__9/i__carry_n_2 ,\minusOp_inferred__9/i__carry_n_3 ,\NLW_minusOp_inferred__9/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__9/i__carry_n_5 ,\minusOp_inferred__9/i__carry_n_6 ,\minusOp_inferred__9/i__carry_n_7 }),
        .DI(P16d),
        .O({\minusOp_inferred__9/i__carry_n_8 ,\minusOp_inferred__9/i__carry_n_9 ,\minusOp_inferred__9/i__carry_n_10 ,\minusOp_inferred__9/i__carry_n_11 ,\minusOp_inferred__9/i__carry_n_12 ,\minusOp_inferred__9/i__carry_n_13 ,\minusOp_inferred__9/i__carry_n_14 ,\minusOp_inferred__9/i__carry_n_15 }),
        .S({i__carry_i_2__36_n_0,i__carry_i_3__36_n_0,i__carry_i_4__36_n_0,i__carry_i_5__36_n_0,i__carry_i_6__36_n_0,i__carry_i_7__36_n_0,i__carry_i_8__38_n_0,i__carry_i_9__15_n_0}));
  CARRY8 \minusOp_inferred__9/i__carry__0 
       (.CI(\minusOp_inferred__9/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_minusOp_inferred__9/i__carry__0_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_minusOp_inferred__9/i__carry__0_O_UNCONNECTED [7:1],\minusOp_inferred__9/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \plusOp_inferred__1/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\plusOp_inferred__1/i__carry_n_0 ,\plusOp_inferred__1/i__carry_n_1 ,\plusOp_inferred__1/i__carry_n_2 ,\plusOp_inferred__1/i__carry_n_3 ,\NLW_plusOp_inferred__1/i__carry_CO_UNCONNECTED [3],\plusOp_inferred__1/i__carry_n_5 ,\plusOp_inferred__1/i__carry_n_6 ,\plusOp_inferred__1/i__carry_n_7 }),
        .DI(K5[7:0]),
        .O({\plusOp_inferred__1/i__carry_n_8 ,\plusOp_inferred__1/i__carry_n_9 ,\plusOp_inferred__1/i__carry_n_10 ,\plusOp_inferred__1/i__carry_n_11 ,\plusOp_inferred__1/i__carry_n_12 ,\plusOp_inferred__1/i__carry_n_13 ,\plusOp_inferred__1/i__carry_n_14 ,\plusOp_inferred__1/i__carry_n_15 }),
        .S({i__carry_i_1__0_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0,i__carry_i_5_n_0,i__carry_i_6_n_0,i__carry_i_7_n_0,i__carry_i_8_n_0}));
  CARRY8 \plusOp_inferred__1/i__carry__0 
       (.CI(\plusOp_inferred__1/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_plusOp_inferred__1/i__carry__0_CO_UNCONNECTED [7:2],\plusOp_inferred__1/i__carry__0_n_6 ,\plusOp_inferred__1/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_1_n_0,K5[8]}),
        .O({\NLW_plusOp_inferred__1/i__carry__0_O_UNCONNECTED [7:3],\plusOp_inferred__1/i__carry__0_n_13 ,\plusOp_inferred__1/i__carry__0_n_14 ,\plusOp_inferred__1/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,i__carry__0_i_2__1_n_0,i__carry__0_i_3_n_0}));
  CARRY8 \plusOp_inferred__12/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\plusOp_inferred__12/i__carry_n_0 ,\plusOp_inferred__12/i__carry_n_1 ,\plusOp_inferred__12/i__carry_n_2 ,\plusOp_inferred__12/i__carry_n_3 ,\NLW_plusOp_inferred__12/i__carry_CO_UNCONNECTED [3],\plusOp_inferred__12/i__carry_n_5 ,\plusOp_inferred__12/i__carry_n_6 ,\plusOp_inferred__12/i__carry_n_7 }),
        .DI(K10[7:0]),
        .O({\plusOp_inferred__12/i__carry_n_8 ,\plusOp_inferred__12/i__carry_n_9 ,\plusOp_inferred__12/i__carry_n_10 ,\plusOp_inferred__12/i__carry_n_11 ,\plusOp_inferred__12/i__carry_n_12 ,\plusOp_inferred__12/i__carry_n_13 ,\plusOp_inferred__12/i__carry_n_14 ,\plusOp_inferred__12/i__carry_n_15 }),
        .S({i__carry_i_1__7_n_0,i__carry_i_2__2_n_0,i__carry_i_3__2_n_0,i__carry_i_4__2_n_0,i__carry_i_5__2_n_0,i__carry_i_6__2_n_0,i__carry_i_7__2_n_0,i__carry_i_8__2_n_0}));
  CARRY8 \plusOp_inferred__12/i__carry__0 
       (.CI(\plusOp_inferred__12/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_plusOp_inferred__12/i__carry__0_CO_UNCONNECTED [7:2],\plusOp_inferred__12/i__carry__0_n_6 ,\plusOp_inferred__12/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_1__3_n_0,K10[8]}),
        .O({\NLW_plusOp_inferred__12/i__carry__0_O_UNCONNECTED [7:3],\plusOp_inferred__12/i__carry__0_n_13 ,\plusOp_inferred__12/i__carry__0_n_14 ,\plusOp_inferred__12/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,i__carry__0_i_2__13_n_0,i__carry__0_i_3__2_n_0}));
  CARRY8 \plusOp_inferred__15/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\plusOp_inferred__15/i__carry_n_0 ,\plusOp_inferred__15/i__carry_n_1 ,\plusOp_inferred__15/i__carry_n_2 ,\plusOp_inferred__15/i__carry_n_3 ,\NLW_plusOp_inferred__15/i__carry_CO_UNCONNECTED [3],\plusOp_inferred__15/i__carry_n_5 ,\plusOp_inferred__15/i__carry_n_6 ,\plusOp_inferred__15/i__carry_n_7 }),
        .DI(K2[7:0]),
        .O({\plusOp_inferred__15/i__carry_n_8 ,\plusOp_inferred__15/i__carry_n_9 ,\plusOp_inferred__15/i__carry_n_10 ,\plusOp_inferred__15/i__carry_n_11 ,\plusOp_inferred__15/i__carry_n_12 ,\plusOp_inferred__15/i__carry_n_13 ,\plusOp_inferred__15/i__carry_n_14 ,\plusOp_inferred__15/i__carry_n_15 }),
        .S({i__carry_i_1__11_n_0,i__carry_i_2__4_n_0,i__carry_i_3__4_n_0,i__carry_i_4__4_n_0,i__carry_i_5__4_n_0,i__carry_i_6__4_n_0,i__carry_i_7__4_n_0,i__carry_i_8__4_n_0}));
  CARRY8 \plusOp_inferred__15/i__carry__0 
       (.CI(\plusOp_inferred__15/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_plusOp_inferred__15/i__carry__0_CO_UNCONNECTED [7:2],\plusOp_inferred__15/i__carry__0_n_6 ,\plusOp_inferred__15/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_1__4_n_0,K2[8]}),
        .O({\NLW_plusOp_inferred__15/i__carry__0_O_UNCONNECTED [7:3],\plusOp_inferred__15/i__carry__0_n_13 ,\plusOp_inferred__15/i__carry__0_n_14 ,\plusOp_inferred__15/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,i__carry__0_i_2__15_n_0,i__carry__0_i_3__4_n_0}));
  CARRY8 \plusOp_inferred__22/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\plusOp_inferred__22/i__carry_n_0 ,\plusOp_inferred__22/i__carry_n_1 ,\plusOp_inferred__22/i__carry_n_2 ,\plusOp_inferred__22/i__carry_n_3 ,\NLW_plusOp_inferred__22/i__carry_CO_UNCONNECTED [3],\plusOp_inferred__22/i__carry_n_5 ,\plusOp_inferred__22/i__carry_n_6 ,\plusOp_inferred__22/i__carry_n_7 }),
        .DI(K8[7:0]),
        .O({\plusOp_inferred__22/i__carry_n_8 ,\plusOp_inferred__22/i__carry_n_9 ,\plusOp_inferred__22/i__carry_n_10 ,\plusOp_inferred__22/i__carry_n_11 ,\plusOp_inferred__22/i__carry_n_12 ,\plusOp_inferred__22/i__carry_n_13 ,\plusOp_inferred__22/i__carry_n_14 ,\plusOp_inferred__22/i__carry_n_15 }),
        .S({i__carry_i_1__8_n_0,i__carry_i_2__3_n_0,i__carry_i_3__3_n_0,i__carry_i_4__3_n_0,i__carry_i_5__3_n_0,i__carry_i_6__3_n_0,i__carry_i_7__3_n_0,i__carry_i_8__3_n_0}));
  CARRY8 \plusOp_inferred__22/i__carry__0 
       (.CI(\plusOp_inferred__22/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_plusOp_inferred__22/i__carry__0_CO_UNCONNECTED [7:2],\plusOp_inferred__22/i__carry__0_n_6 ,\plusOp_inferred__22/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_1__2_n_0,K8[8]}),
        .O({\NLW_plusOp_inferred__22/i__carry__0_O_UNCONNECTED [7:3],\plusOp_inferred__22/i__carry__0_n_13 ,\plusOp_inferred__22/i__carry__0_n_14 ,\plusOp_inferred__22/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,i__carry__0_i_2__12_n_0,i__carry__0_i_3__3_n_0}));
  CARRY8 \plusOp_inferred__24/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\plusOp_inferred__24/i__carry_n_0 ,\plusOp_inferred__24/i__carry_n_1 ,\plusOp_inferred__24/i__carry_n_2 ,\plusOp_inferred__24/i__carry_n_3 ,\NLW_plusOp_inferred__24/i__carry_CO_UNCONNECTED [3],\plusOp_inferred__24/i__carry_n_5 ,\plusOp_inferred__24/i__carry_n_6 ,\plusOp_inferred__24/i__carry_n_7 }),
        .DI(K4[7:0]),
        .O({\plusOp_inferred__24/i__carry_n_8 ,\plusOp_inferred__24/i__carry_n_9 ,\plusOp_inferred__24/i__carry_n_10 ,\plusOp_inferred__24/i__carry_n_11 ,\plusOp_inferred__24/i__carry_n_12 ,\plusOp_inferred__24/i__carry_n_13 ,\plusOp_inferred__24/i__carry_n_14 ,\plusOp_inferred__24/i__carry_n_15 }),
        .S({i__carry_i_1__12_n_0,i__carry_i_2__5_n_0,i__carry_i_3__5_n_0,i__carry_i_4__5_n_0,i__carry_i_5__5_n_0,i__carry_i_6__5_n_0,i__carry_i_7__5_n_0,i__carry_i_8__5_n_0}));
  CARRY8 \plusOp_inferred__24/i__carry__0 
       (.CI(\plusOp_inferred__24/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_plusOp_inferred__24/i__carry__0_CO_UNCONNECTED [7:2],\plusOp_inferred__24/i__carry__0_n_6 ,\plusOp_inferred__24/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_1__5_n_0,K4[8]}),
        .O({\NLW_plusOp_inferred__24/i__carry__0_O_UNCONNECTED [7:3],\plusOp_inferred__24/i__carry__0_n_13 ,\plusOp_inferred__24/i__carry__0_n_14 ,\plusOp_inferred__24/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,i__carry__0_i_2__14_n_0,i__carry__0_i_3__5_n_0}));
  CARRY8 \plusOp_inferred__32/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\plusOp_inferred__32/i__carry_n_0 ,\plusOp_inferred__32/i__carry_n_1 ,\plusOp_inferred__32/i__carry_n_2 ,\plusOp_inferred__32/i__carry_n_3 ,\NLW_plusOp_inferred__32/i__carry_CO_UNCONNECTED [3],\plusOp_inferred__32/i__carry_n_5 ,\plusOp_inferred__32/i__carry_n_6 ,\plusOp_inferred__32/i__carry_n_7 }),
        .DI(K1[7:0]),
        .O({\plusOp_inferred__32/i__carry_n_8 ,\plusOp_inferred__32/i__carry_n_9 ,\plusOp_inferred__32/i__carry_n_10 ,\plusOp_inferred__32/i__carry_n_11 ,\plusOp_inferred__32/i__carry_n_12 ,\plusOp_inferred__32/i__carry_n_13 ,\plusOp_inferred__32/i__carry_n_14 ,\plusOp_inferred__32/i__carry_n_15 }),
        .S({i__carry_i_1__2_n_0,i__carry_i_2__1_n_0,i__carry_i_3__1_n_0,i__carry_i_4__1_n_0,i__carry_i_5__1_n_0,i__carry_i_6__1_n_0,i__carry_i_7__1_n_0,i__carry_i_8__1_n_0}));
  CARRY8 \plusOp_inferred__32/i__carry__0 
       (.CI(\plusOp_inferred__32/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_plusOp_inferred__32/i__carry__0_CO_UNCONNECTED [7:2],\plusOp_inferred__32/i__carry__0_n_6 ,\plusOp_inferred__32/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_1__0_n_0,K1[8]}),
        .O({\NLW_plusOp_inferred__32/i__carry__0_O_UNCONNECTED [7:3],\plusOp_inferred__32/i__carry__0_n_13 ,\plusOp_inferred__32/i__carry__0_n_14 ,\plusOp_inferred__32/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,i__carry__0_i_2__2_n_0,i__carry__0_i_3__1_n_0}));
  CARRY8 \plusOp_inferred__4/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\plusOp_inferred__4/i__carry_n_0 ,\plusOp_inferred__4/i__carry_n_1 ,\plusOp_inferred__4/i__carry_n_2 ,\plusOp_inferred__4/i__carry_n_3 ,\NLW_plusOp_inferred__4/i__carry_CO_UNCONNECTED [3],\plusOp_inferred__4/i__carry_n_5 ,\plusOp_inferred__4/i__carry_n_6 ,\plusOp_inferred__4/i__carry_n_7 }),
        .DI(K1[7:0]),
        .O({\plusOp_inferred__4/i__carry_n_8 ,\plusOp_inferred__4/i__carry_n_9 ,\plusOp_inferred__4/i__carry_n_10 ,\plusOp_inferred__4/i__carry_n_11 ,\plusOp_inferred__4/i__carry_n_12 ,\plusOp_inferred__4/i__carry_n_13 ,\plusOp_inferred__4/i__carry_n_14 ,\plusOp_inferred__4/i__carry_n_15 }),
        .S({i__carry_i_1__1_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0,i__carry_i_5__0_n_0,i__carry_i_6__0_n_0,i__carry_i_7__0_n_0,i__carry_i_8__0_n_0}));
  CARRY8 \plusOp_inferred__4/i__carry__0 
       (.CI(\plusOp_inferred__4/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_plusOp_inferred__4/i__carry__0_CO_UNCONNECTED [7:2],\plusOp_inferred__4/i__carry__0_n_6 ,\plusOp_inferred__4/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_1__1_n_0,K1[8]}),
        .O({\NLW_plusOp_inferred__4/i__carry__0_O_UNCONNECTED [7:3],\plusOp_inferred__4/i__carry__0_n_13 ,\plusOp_inferred__4/i__carry__0_n_14 ,\plusOp_inferred__4/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,i__carry__0_i_2__3_n_0,i__carry__0_i_3__0_n_0}));
  design_1_v_cfa_0_0_DELAY__parameterized4_47 reg_K1
       (.\K1_reg[9] (K1),
        .Q(\needs_delay.shift_register_reg[2]_6 ),
        .S({reg_K1_n_0,reg_K1_n_1}),
        .\abs_13_reg[7] ({reg_K1_n_21,reg_K1_n_22,reg_K1_n_23,reg_K1_n_24,reg_K1_n_25,reg_K1_n_26,reg_K1_n_27,reg_K1_n_28}),
        .\abs_1_reg[10] ({reg_K1_n_11,reg_K1_n_12}),
        .\abs_1_reg[7] ({reg_K1_n_13,reg_K1_n_14,reg_K1_n_15,reg_K1_n_16,reg_K1_n_17,reg_K1_n_18,reg_K1_n_19,reg_K1_n_20}),
        .aclk(aclk),
        .\ave_1_reg[11] (Q[11:2]),
        .\ave_4_reg[11] (\abs_13_reg[10]_0 [11:2]),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized4_48 reg_K10
       (.\K10_reg[9] (K10),
        .Q(\abs_9_reg[10]_0 [11:2]),
        .S({reg_K10_n_0,reg_K10_n_1}),
        .\abs_12_reg[10] ({reg_K10_n_12,reg_K10_n_13,reg_K10_n_14,reg_K10_n_15,reg_K10_n_16,reg_K10_n_17,reg_K10_n_18,reg_K10_n_19,reg_K10_n_20}),
        .\abs_12_reg[7] ({reg_K10_n_21,reg_K10_n_22,reg_K10_n_23,reg_K10_n_24,reg_K10_n_25,reg_K10_n_26,reg_K10_n_27,reg_K10_n_28}),
        .\abs_7_reg[10] ({reg_K10_n_2,reg_K10_n_3}),
        .\abs_7_reg[7] ({reg_K10_n_4,reg_K10_n_5,reg_K10_n_6,reg_K10_n_7,reg_K10_n_8,reg_K10_n_9,reg_K10_n_10,reg_K10_n_11}),
        .aclk(aclk),
        .\ave_2_reg[11] (\abs_5_reg[10]_0 [11:2]),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized4_49 reg_K11
       (.\K11_reg[9] (K11),
        .Q(\abs_13_reg[10]_0 [11:2]),
        .S({reg_K11_n_0,reg_K11_n_1}),
        .\abs_16_reg[10] ({reg_K11_n_10,reg_K11_n_11,reg_K11_n_12,reg_K11_n_13,reg_K11_n_14,reg_K11_n_15,reg_K11_n_16,reg_K11_n_17,reg_K11_n_18}),
        .\abs_16_reg[7] ({reg_K11_n_2,reg_K11_n_3,reg_K11_n_4,reg_K11_n_5,reg_K11_n_6,reg_K11_n_7,reg_K11_n_8,reg_K11_n_9}),
        .aclk(aclk),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized4_50 reg_K12
       (.\K12_reg[9] (K12),
        .Q(\abs_5_reg[10]_0 [11:2]),
        .S({reg_K12_n_0,reg_K12_n_1}),
        .\abs_8_reg[10] ({reg_K12_n_10,reg_K12_n_11,reg_K12_n_12,reg_K12_n_13,reg_K12_n_14,reg_K12_n_15,reg_K12_n_16,reg_K12_n_17,reg_K12_n_18}),
        .\abs_8_reg[7] ({reg_K12_n_2,reg_K12_n_3,reg_K12_n_4,reg_K12_n_5,reg_K12_n_6,reg_K12_n_7,reg_K12_n_8,reg_K12_n_9}),
        .aclk(aclk),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized4_51 reg_K2
       (.\K2_reg[9] (K2),
        .Q(\abs_5_reg[10]_0 [11:2]),
        .S({reg_K2_n_0,reg_K2_n_1}),
        .\abs_5_reg[10] ({reg_K2_n_10,reg_K2_n_11,reg_K2_n_12,reg_K2_n_13,reg_K2_n_14,reg_K2_n_15,reg_K2_n_16,reg_K2_n_17,reg_K2_n_18}),
        .\abs_5_reg[7] ({reg_K2_n_2,reg_K2_n_3,reg_K2_n_4,reg_K2_n_5,reg_K2_n_6,reg_K2_n_7,reg_K2_n_8,reg_K2_n_9}),
        .aclk(aclk),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized4_52 reg_K3
       (.\K3_reg[9] (K3),
        .Q(Q[11:2]),
        .S({reg_K3_n_0,reg_K3_n_1}),
        .\abs_2_reg[10] ({reg_K3_n_10,reg_K3_n_11,reg_K3_n_12,reg_K3_n_13,reg_K3_n_14,reg_K3_n_15,reg_K3_n_16,reg_K3_n_17,reg_K3_n_18}),
        .\abs_2_reg[7] ({reg_K3_n_2,reg_K3_n_3,reg_K3_n_4,reg_K3_n_5,reg_K3_n_6,reg_K3_n_7,reg_K3_n_8,reg_K3_n_9}),
        .aclk(aclk),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized4_53 reg_K4
       (.\K4_reg[9] (K4),
        .Q(\abs_9_reg[10]_0 [11:2]),
        .S({reg_K4_n_0,reg_K4_n_1}),
        .\abs_6_reg[10] ({reg_K4_n_2,reg_K4_n_3}),
        .\abs_6_reg[7] ({reg_K4_n_4,reg_K4_n_5,reg_K4_n_6,reg_K4_n_7,reg_K4_n_8,reg_K4_n_9,reg_K4_n_10,reg_K4_n_11}),
        .\abs_9_reg[10] ({reg_K4_n_12,reg_K4_n_13,reg_K4_n_14,reg_K4_n_15,reg_K4_n_16,reg_K4_n_17,reg_K4_n_18,reg_K4_n_19,reg_K4_n_20}),
        .\abs_9_reg[7] ({reg_K4_n_21,reg_K4_n_22,reg_K4_n_23,reg_K4_n_24,reg_K4_n_25,reg_K4_n_26,reg_K4_n_27,reg_K4_n_28}),
        .aclk(aclk),
        .\ave_2_reg[11] (\abs_5_reg[10]_0 [11:2]),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized4_54 reg_K5
       (.\K5_reg[9] (K5),
        .Q(Q[11:2]),
        .S({reg_K5_n_0,reg_K5_n_1}),
        .\abs_3_reg[10] ({reg_K5_n_10,reg_K5_n_11,reg_K5_n_12,reg_K5_n_13,reg_K5_n_14,reg_K5_n_15,reg_K5_n_16,reg_K5_n_17,reg_K5_n_18}),
        .\abs_3_reg[7] ({reg_K5_n_2,reg_K5_n_3,reg_K5_n_4,reg_K5_n_5,reg_K5_n_6,reg_K5_n_7,reg_K5_n_8,reg_K5_n_9}),
        .aclk(aclk),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized4_55 reg_K6
       (.\K6_reg[9] (K6),
        .Q(\abs_9_reg[10]_0 [11:2]),
        .S({reg_K6_n_0,reg_K6_n_1}),
        .\abs_10_reg[10] ({reg_K6_n_10,reg_K6_n_11,reg_K6_n_12,reg_K6_n_13,reg_K6_n_14,reg_K6_n_15,reg_K6_n_16,reg_K6_n_17,reg_K6_n_18}),
        .\abs_10_reg[7] ({reg_K6_n_2,reg_K6_n_3,reg_K6_n_4,reg_K6_n_5,reg_K6_n_6,reg_K6_n_7,reg_K6_n_8,reg_K6_n_9}),
        .aclk(aclk),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized4_56 reg_K7
       (.\K7_reg[9] (K7),
        .Q(\abs_13_reg[10]_0 [11:2]),
        .S({reg_K7_n_0,reg_K7_n_1}),
        .\abs_14_reg[10] ({reg_K7_n_12,reg_K7_n_13,reg_K7_n_14,reg_K7_n_15,reg_K7_n_16,reg_K7_n_17,reg_K7_n_18,reg_K7_n_19,reg_K7_n_20}),
        .\abs_14_reg[7] ({reg_K7_n_21,reg_K7_n_22,reg_K7_n_23,reg_K7_n_24,reg_K7_n_25,reg_K7_n_26,reg_K7_n_27,reg_K7_n_28}),
        .\abs_4_reg[10] ({reg_K7_n_2,reg_K7_n_3}),
        .\abs_4_reg[7] ({reg_K7_n_4,reg_K7_n_5,reg_K7_n_6,reg_K7_n_7,reg_K7_n_8,reg_K7_n_9,reg_K7_n_10,reg_K7_n_11}),
        .aclk(aclk),
        .\ave_1_reg[11] (Q[11:2]),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized4_57 reg_K8
       (.\K8_reg[9] (K8),
        .Q(\abs_9_reg[10]_0 [11:2]),
        .S({reg_K8_n_0,reg_K8_n_1}),
        .\abs_11_reg[10] ({reg_K8_n_10,reg_K8_n_11,reg_K8_n_12,reg_K8_n_13,reg_K8_n_14,reg_K8_n_15,reg_K8_n_16,reg_K8_n_17,reg_K8_n_18}),
        .\abs_11_reg[7] ({reg_K8_n_2,reg_K8_n_3,reg_K8_n_4,reg_K8_n_5,reg_K8_n_6,reg_K8_n_7,reg_K8_n_8,reg_K8_n_9}),
        .aclk(aclk),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized4_58 reg_K9
       (.\K9_reg[9] (K9),
        .Q(\abs_13_reg[10]_0 [11:2]),
        .S({reg_K9_n_0,reg_K9_n_1}),
        .\abs_15_reg[10] ({reg_K9_n_10,reg_K9_n_11,reg_K9_n_12,reg_K9_n_13,reg_K9_n_14,reg_K9_n_15,reg_K9_n_16,reg_K9_n_17,reg_K9_n_18}),
        .\abs_15_reg[7] ({reg_K9_n_2,reg_K9_n_3,reg_K9_n_4,reg_K9_n_5,reg_K9_n_6,reg_K9_n_7,reg_K9_n_8,reg_K9_n_9}),
        .aclk(aclk),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized5_59 reg_SDH
       (.Q(d_i),
        .S({var2,\needs_delay.shift_register_reg[5][8]__0_1 }),
        .aclk(aclk),
        .\den2_reg[10] (\den2_reg[10] ),
        .\den3_reg[10] (\den3_reg[10] ),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[5][7]__0_0 (\needs_delay.shift_register_reg[5][7]__0_1 ),
        .\needs_delay.shift_register_reg[5][7]__0_1 (\needs_delay.shift_register_reg[5][7]__0_2 ),
        .\needs_delay.shift_register_reg[5]_0 (\needs_delay.shift_register_reg[5]_0 ),
        .\var3p_reg[11] ({var3,\needs_delay.shift_register_reg[5][8]__0_2 }));
  design_1_v_cfa_0_0_DELAY__parameterized5_60 reg_SDV
       (.D(D),
        .DI(DI),
        .Q(SDVp),
        .S({var1,\needs_delay.shift_register_reg[5][8]__0 }),
        .aclk(aclk),
        .\den4_reg[10] (\den4_reg[10] ),
        .\den4_reg[7] (\den4_reg[7] ),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[5][7]__0_0 (\needs_delay.shift_register_reg[5][7]__0 ),
        .\needs_delay.shift_register_reg[5][7]__0_1 (\needs_delay.shift_register_reg[5][7]__0_0 ),
        .\var4p_reg[11] ({var4,\needs_delay.shift_register_reg[5][8]__0_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s0103_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__4/i__carry_n_15 ),
        .Q(s0103[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0103_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__4/i__carry__0_n_13 ),
        .Q(s0103[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0103_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__4/i__carry_n_14 ),
        .Q(s0103[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0103_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__4/i__carry_n_13 ),
        .Q(s0103[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0103_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__4/i__carry_n_12 ),
        .Q(s0103[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0103_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__4/i__carry_n_11 ),
        .Q(s0103[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0103_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__4/i__carry_n_10 ),
        .Q(s0103[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0103_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__4/i__carry_n_9 ),
        .Q(s0103[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0103_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__4/i__carry_n_8 ),
        .Q(s0103[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0103_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__4/i__carry__0_n_15 ),
        .Q(s0103[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0103_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__4/i__carry__0_n_14 ),
        .Q(s0103[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0107_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__32/i__carry_n_15 ),
        .Q(s0107[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0107_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__32/i__carry__0_n_13 ),
        .Q(s0107[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0107_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__32/i__carry_n_14 ),
        .Q(s0107[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0107_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__32/i__carry_n_13 ),
        .Q(s0107[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0107_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__32/i__carry_n_12 ),
        .Q(s0107[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0107_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__32/i__carry_n_11 ),
        .Q(s0107[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0107_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__32/i__carry_n_10 ),
        .Q(s0107[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0107_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__32/i__carry_n_9 ),
        .Q(s0107[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0107_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__32/i__carry_n_8 ),
        .Q(s0107[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0107_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__32/i__carry__0_n_15 ),
        .Q(s0107[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0107_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__32/i__carry__0_n_14 ),
        .Q(s0107[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0204_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__15/i__carry_n_15 ),
        .Q(s0204[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0204_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__15/i__carry__0_n_13 ),
        .Q(s0204[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0204_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__15/i__carry_n_14 ),
        .Q(s0204[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0204_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__15/i__carry_n_13 ),
        .Q(s0204[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0204_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__15/i__carry_n_12 ),
        .Q(s0204[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0204_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__15/i__carry_n_11 ),
        .Q(s0204[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0204_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__15/i__carry_n_10 ),
        .Q(s0204[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0204_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__15/i__carry_n_9 ),
        .Q(s0204[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0204_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__15/i__carry_n_8 ),
        .Q(s0204[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0204_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__15/i__carry__0_n_15 ),
        .Q(s0204[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0204_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__15/i__carry__0_n_14 ),
        .Q(s0204[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0406_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__24/i__carry_n_15 ),
        .Q(s0406[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0406_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__24/i__carry__0_n_13 ),
        .Q(s0406[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0406_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__24/i__carry_n_14 ),
        .Q(s0406[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0406_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__24/i__carry_n_13 ),
        .Q(s0406[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0406_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__24/i__carry_n_12 ),
        .Q(s0406[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0406_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__24/i__carry_n_11 ),
        .Q(s0406[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0406_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__24/i__carry_n_10 ),
        .Q(s0406[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0406_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__24/i__carry_n_9 ),
        .Q(s0406[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0406_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__24/i__carry_n_8 ),
        .Q(s0406[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0406_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__24/i__carry__0_n_15 ),
        .Q(s0406[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0406_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__24/i__carry__0_n_14 ),
        .Q(s0406[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0507_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__1/i__carry_n_15 ),
        .Q(s0507[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0507_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__1/i__carry__0_n_13 ),
        .Q(s0507[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0507_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__1/i__carry_n_14 ),
        .Q(s0507[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0507_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__1/i__carry_n_13 ),
        .Q(s0507[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0507_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__1/i__carry_n_12 ),
        .Q(s0507[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0507_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__1/i__carry_n_11 ),
        .Q(s0507[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0507_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__1/i__carry_n_10 ),
        .Q(s0507[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0507_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__1/i__carry_n_9 ),
        .Q(s0507[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0507_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__1/i__carry_n_8 ),
        .Q(s0507[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0507_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__1/i__carry__0_n_15 ),
        .Q(s0507[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0507_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__1/i__carry__0_n_14 ),
        .Q(s0507[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0810_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__22/i__carry_n_15 ),
        .Q(s0810[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0810_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__22/i__carry__0_n_13 ),
        .Q(s0810[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0810_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__22/i__carry_n_14 ),
        .Q(s0810[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0810_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__22/i__carry_n_13 ),
        .Q(s0810[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0810_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__22/i__carry_n_12 ),
        .Q(s0810[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0810_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__22/i__carry_n_11 ),
        .Q(s0810[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0810_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__22/i__carry_n_10 ),
        .Q(s0810[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0810_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__22/i__carry_n_9 ),
        .Q(s0810[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0810_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__22/i__carry_n_8 ),
        .Q(s0810[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0810_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__22/i__carry__0_n_15 ),
        .Q(s0810[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0810_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__22/i__carry__0_n_14 ),
        .Q(s0810[9]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \s0911[10]_i_2 
       (.I0(K9[9]),
        .O(\s0911[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s0911[10]_i_3 
       (.I0(K9[9]),
        .I1(K11[9]),
        .O(\s0911[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s0911[10]_i_4 
       (.I0(K9[8]),
        .I1(K11[8]),
        .O(\s0911[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s0911[7]_i_2 
       (.I0(K9[7]),
        .I1(K11[7]),
        .O(\s0911[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s0911[7]_i_3 
       (.I0(K9[6]),
        .I1(K11[6]),
        .O(\s0911[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s0911[7]_i_4 
       (.I0(K9[5]),
        .I1(K11[5]),
        .O(\s0911[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s0911[7]_i_5 
       (.I0(K9[4]),
        .I1(K11[4]),
        .O(\s0911[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s0911[7]_i_6 
       (.I0(K9[3]),
        .I1(K11[3]),
        .O(\s0911[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s0911[7]_i_7 
       (.I0(K9[2]),
        .I1(K11[2]),
        .O(\s0911[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s0911[7]_i_8 
       (.I0(K9[1]),
        .I1(K11[1]),
        .O(\s0911[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s0911[7]_i_9 
       (.I0(K9[0]),
        .I1(K11[0]),
        .O(\s0911[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s0911_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\s0911_reg[7]_i_1_n_15 ),
        .Q(s0911[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0911_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\s0911_reg[10]_i_1_n_13 ),
        .Q(s0911[10]),
        .R(SR));
  CARRY8 \s0911_reg[10]_i_1 
       (.CI(\s0911_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_s0911_reg[10]_i_1_CO_UNCONNECTED [7:2],\s0911_reg[10]_i_1_n_6 ,\s0911_reg[10]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\s0911[10]_i_2_n_0 ,K9[8]}),
        .O({\NLW_s0911_reg[10]_i_1_O_UNCONNECTED [7:3],\s0911_reg[10]_i_1_n_13 ,\s0911_reg[10]_i_1_n_14 ,\s0911_reg[10]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\s0911[10]_i_3_n_0 ,\s0911[10]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s0911_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\s0911_reg[7]_i_1_n_14 ),
        .Q(s0911[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0911_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\s0911_reg[7]_i_1_n_13 ),
        .Q(s0911[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0911_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\s0911_reg[7]_i_1_n_12 ),
        .Q(s0911[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0911_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\s0911_reg[7]_i_1_n_11 ),
        .Q(s0911[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0911_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\s0911_reg[7]_i_1_n_10 ),
        .Q(s0911[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0911_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\s0911_reg[7]_i_1_n_9 ),
        .Q(s0911[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0911_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\s0911_reg[7]_i_1_n_8 ),
        .Q(s0911[7]),
        .R(SR));
  CARRY8 \s0911_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\s0911_reg[7]_i_1_n_0 ,\s0911_reg[7]_i_1_n_1 ,\s0911_reg[7]_i_1_n_2 ,\s0911_reg[7]_i_1_n_3 ,\NLW_s0911_reg[7]_i_1_CO_UNCONNECTED [3],\s0911_reg[7]_i_1_n_5 ,\s0911_reg[7]_i_1_n_6 ,\s0911_reg[7]_i_1_n_7 }),
        .DI(K9[7:0]),
        .O({\s0911_reg[7]_i_1_n_8 ,\s0911_reg[7]_i_1_n_9 ,\s0911_reg[7]_i_1_n_10 ,\s0911_reg[7]_i_1_n_11 ,\s0911_reg[7]_i_1_n_12 ,\s0911_reg[7]_i_1_n_13 ,\s0911_reg[7]_i_1_n_14 ,\s0911_reg[7]_i_1_n_15 }),
        .S({\s0911[7]_i_2_n_0 ,\s0911[7]_i_3_n_0 ,\s0911[7]_i_4_n_0 ,\s0911[7]_i_5_n_0 ,\s0911[7]_i_6_n_0 ,\s0911[7]_i_7_n_0 ,\s0911[7]_i_8_n_0 ,\s0911[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s0911_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\s0911_reg[10]_i_1_n_15 ),
        .Q(s0911[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s0911_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\s0911_reg[10]_i_1_n_14 ),
        .Q(s0911[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s1012_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__12/i__carry_n_15 ),
        .Q(s1012[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s1012_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__12/i__carry__0_n_13 ),
        .Q(s1012[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s1012_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__12/i__carry_n_14 ),
        .Q(s1012[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s1012_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__12/i__carry_n_13 ),
        .Q(s1012[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s1012_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__12/i__carry_n_12 ),
        .Q(s1012[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s1012_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__12/i__carry_n_11 ),
        .Q(s1012[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s1012_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__12/i__carry_n_10 ),
        .Q(s1012[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s1012_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__12/i__carry_n_9 ),
        .Q(s1012[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s1012_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__12/i__carry_n_8 ),
        .Q(s1012[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s1012_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__12/i__carry__0_n_15 ),
        .Q(s1012[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s1012_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\plusOp_inferred__12/i__carry__0_n_14 ),
        .Q(s1012[9]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    sof_late_i_i_1
       (.I0(resetn_out),
        .O(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \var1p[11]_i_2 
       (.I0(a0102[10]),
        .I1(a0304[10]),
        .O(\var1p[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var1p[11]_i_3 
       (.I0(a0102[9]),
        .I1(a0304[9]),
        .O(\var1p[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var1p[11]_i_4 
       (.I0(a0102[8]),
        .I1(a0304[8]),
        .O(\var1p[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var1p[7]_i_2 
       (.I0(a0102[7]),
        .I1(a0304[7]),
        .O(\var1p[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var1p[7]_i_3 
       (.I0(a0102[6]),
        .I1(a0304[6]),
        .O(\var1p[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var1p[7]_i_4 
       (.I0(a0102[5]),
        .I1(a0304[5]),
        .O(\var1p[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var1p[7]_i_5 
       (.I0(a0102[4]),
        .I1(a0304[4]),
        .O(\var1p[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var1p[7]_i_6 
       (.I0(a0102[3]),
        .I1(a0304[3]),
        .O(\var1p[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var1p[7]_i_7 
       (.I0(a0102[2]),
        .I1(a0304[2]),
        .O(\var1p[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var1p[7]_i_8 
       (.I0(a0102[1]),
        .I1(a0304[1]),
        .O(\var1p[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var1p[7]_i_9 
       (.I0(a0102[0]),
        .I1(a0304[0]),
        .O(\var1p[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \var1p_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var1p_reg[11]_i_1_n_13 ),
        .Q(var1[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var1p_reg[11] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var1p_reg[11]_i_1_n_4 ),
        .Q(var1[10]),
        .R(SR));
  CARRY8 \var1p_reg[11]_i_1 
       (.CI(\var1p_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var1p_reg[11]_i_1_CO_UNCONNECTED [7:4],\var1p_reg[11]_i_1_n_4 ,\NLW_var1p_reg[11]_i_1_CO_UNCONNECTED [2],\var1p_reg[11]_i_1_n_6 ,\var1p_reg[11]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,a0102[10:8]}),
        .O({\NLW_var1p_reg[11]_i_1_O_UNCONNECTED [7:3],\var1p_reg[11]_i_1_n_13 ,\var1p_reg[11]_i_1_n_14 ,\var1p_reg[11]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\var1p[11]_i_2_n_0 ,\var1p[11]_i_3_n_0 ,\var1p[11]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \var1p_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var1p_reg[7]_i_1_n_14 ),
        .Q(\den1_reg[10] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var1p_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var1p_reg[7]_i_1_n_13 ),
        .Q(\den1_reg[10] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var1p_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var1p_reg[7]_i_1_n_12 ),
        .Q(\den1_reg[10] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var1p_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var1p_reg[7]_i_1_n_11 ),
        .Q(\den1_reg[10] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var1p_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var1p_reg[7]_i_1_n_10 ),
        .Q(\den1_reg[10] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var1p_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var1p_reg[7]_i_1_n_9 ),
        .Q(\den1_reg[10] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var1p_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var1p_reg[7]_i_1_n_8 ),
        .Q(\den1_reg[10] [6]),
        .R(SR));
  CARRY8 \var1p_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\var1p_reg[7]_i_1_n_0 ,\var1p_reg[7]_i_1_n_1 ,\var1p_reg[7]_i_1_n_2 ,\var1p_reg[7]_i_1_n_3 ,\NLW_var1p_reg[7]_i_1_CO_UNCONNECTED [3],\var1p_reg[7]_i_1_n_5 ,\var1p_reg[7]_i_1_n_6 ,\var1p_reg[7]_i_1_n_7 }),
        .DI(a0102[7:0]),
        .O({\var1p_reg[7]_i_1_n_8 ,\var1p_reg[7]_i_1_n_9 ,\var1p_reg[7]_i_1_n_10 ,\var1p_reg[7]_i_1_n_11 ,\var1p_reg[7]_i_1_n_12 ,\var1p_reg[7]_i_1_n_13 ,\var1p_reg[7]_i_1_n_14 ,\NLW_var1p_reg[7]_i_1_O_UNCONNECTED [0]}),
        .S({\var1p[7]_i_2_n_0 ,\var1p[7]_i_3_n_0 ,\var1p[7]_i_4_n_0 ,\var1p[7]_i_5_n_0 ,\var1p[7]_i_6_n_0 ,\var1p[7]_i_7_n_0 ,\var1p[7]_i_8_n_0 ,\var1p[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \var1p_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var1p_reg[11]_i_1_n_15 ),
        .Q(\den1_reg[10] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var1p_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var1p_reg[11]_i_1_n_14 ),
        .Q(\den1_reg[10] [8]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \var2p[11]_i_2 
       (.I0(a0506[10]),
        .I1(a0708[10]),
        .O(\var2p[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var2p[11]_i_3 
       (.I0(a0506[9]),
        .I1(a0708[9]),
        .O(\var2p[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var2p[11]_i_4 
       (.I0(a0506[8]),
        .I1(a0708[8]),
        .O(\var2p[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var2p[7]_i_2 
       (.I0(a0506[7]),
        .I1(a0708[7]),
        .O(\var2p[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var2p[7]_i_3 
       (.I0(a0506[6]),
        .I1(a0708[6]),
        .O(\var2p[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var2p[7]_i_4 
       (.I0(a0506[5]),
        .I1(a0708[5]),
        .O(\var2p[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var2p[7]_i_5 
       (.I0(a0506[4]),
        .I1(a0708[4]),
        .O(\var2p[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var2p[7]_i_6 
       (.I0(a0506[3]),
        .I1(a0708[3]),
        .O(\var2p[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var2p[7]_i_7 
       (.I0(a0506[2]),
        .I1(a0708[2]),
        .O(\var2p[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var2p[7]_i_8 
       (.I0(a0506[1]),
        .I1(a0708[1]),
        .O(\var2p[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var2p[7]_i_9 
       (.I0(a0506[0]),
        .I1(a0708[0]),
        .O(\var2p[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \var2p_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var2p_reg[11]_i_1_n_13 ),
        .Q(var2[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var2p_reg[11] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var2p_reg[11]_i_1_n_4 ),
        .Q(var2[10]),
        .R(SR));
  CARRY8 \var2p_reg[11]_i_1 
       (.CI(\var2p_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var2p_reg[11]_i_1_CO_UNCONNECTED [7:4],\var2p_reg[11]_i_1_n_4 ,\NLW_var2p_reg[11]_i_1_CO_UNCONNECTED [2],\var2p_reg[11]_i_1_n_6 ,\var2p_reg[11]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,a0506[10:8]}),
        .O({\NLW_var2p_reg[11]_i_1_O_UNCONNECTED [7:3],\var2p_reg[11]_i_1_n_13 ,\var2p_reg[11]_i_1_n_14 ,\var2p_reg[11]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\var2p[11]_i_2_n_0 ,\var2p[11]_i_3_n_0 ,\var2p[11]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \var2p_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var2p_reg[7]_i_1_n_14 ),
        .Q(\den2_reg[10]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var2p_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var2p_reg[7]_i_1_n_13 ),
        .Q(\den2_reg[10]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var2p_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var2p_reg[7]_i_1_n_12 ),
        .Q(\den2_reg[10]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var2p_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var2p_reg[7]_i_1_n_11 ),
        .Q(\den2_reg[10]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var2p_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var2p_reg[7]_i_1_n_10 ),
        .Q(\den2_reg[10]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var2p_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var2p_reg[7]_i_1_n_9 ),
        .Q(\den2_reg[10]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var2p_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var2p_reg[7]_i_1_n_8 ),
        .Q(\den2_reg[10]_0 [6]),
        .R(SR));
  CARRY8 \var2p_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\var2p_reg[7]_i_1_n_0 ,\var2p_reg[7]_i_1_n_1 ,\var2p_reg[7]_i_1_n_2 ,\var2p_reg[7]_i_1_n_3 ,\NLW_var2p_reg[7]_i_1_CO_UNCONNECTED [3],\var2p_reg[7]_i_1_n_5 ,\var2p_reg[7]_i_1_n_6 ,\var2p_reg[7]_i_1_n_7 }),
        .DI(a0506[7:0]),
        .O({\var2p_reg[7]_i_1_n_8 ,\var2p_reg[7]_i_1_n_9 ,\var2p_reg[7]_i_1_n_10 ,\var2p_reg[7]_i_1_n_11 ,\var2p_reg[7]_i_1_n_12 ,\var2p_reg[7]_i_1_n_13 ,\var2p_reg[7]_i_1_n_14 ,\NLW_var2p_reg[7]_i_1_O_UNCONNECTED [0]}),
        .S({\var2p[7]_i_2_n_0 ,\var2p[7]_i_3_n_0 ,\var2p[7]_i_4_n_0 ,\var2p[7]_i_5_n_0 ,\var2p[7]_i_6_n_0 ,\var2p[7]_i_7_n_0 ,\var2p[7]_i_8_n_0 ,\var2p[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \var2p_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var2p_reg[11]_i_1_n_15 ),
        .Q(\den2_reg[10]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var2p_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var2p_reg[11]_i_1_n_14 ),
        .Q(\den2_reg[10]_0 [8]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \var3p[11]_i_2 
       (.I0(a0910[10]),
        .I1(a1112[10]),
        .O(\var3p[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var3p[11]_i_3 
       (.I0(a0910[9]),
        .I1(a1112[9]),
        .O(\var3p[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var3p[11]_i_4 
       (.I0(a0910[8]),
        .I1(a1112[8]),
        .O(\var3p[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var3p[7]_i_2 
       (.I0(a0910[7]),
        .I1(a1112[7]),
        .O(\var3p[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var3p[7]_i_3 
       (.I0(a0910[6]),
        .I1(a1112[6]),
        .O(\var3p[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var3p[7]_i_4 
       (.I0(a0910[5]),
        .I1(a1112[5]),
        .O(\var3p[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var3p[7]_i_5 
       (.I0(a0910[4]),
        .I1(a1112[4]),
        .O(\var3p[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var3p[7]_i_6 
       (.I0(a0910[3]),
        .I1(a1112[3]),
        .O(\var3p[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var3p[7]_i_7 
       (.I0(a0910[2]),
        .I1(a1112[2]),
        .O(\var3p[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var3p[7]_i_8 
       (.I0(a0910[1]),
        .I1(a1112[1]),
        .O(\var3p[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var3p[7]_i_9 
       (.I0(a0910[0]),
        .I1(a1112[0]),
        .O(\var3p[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \var3p_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var3p_reg[11]_i_1_n_13 ),
        .Q(var3[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var3p_reg[11] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var3p_reg[11]_i_1_n_4 ),
        .Q(var3[10]),
        .R(SR));
  CARRY8 \var3p_reg[11]_i_1 
       (.CI(\var3p_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var3p_reg[11]_i_1_CO_UNCONNECTED [7:4],\var3p_reg[11]_i_1_n_4 ,\NLW_var3p_reg[11]_i_1_CO_UNCONNECTED [2],\var3p_reg[11]_i_1_n_6 ,\var3p_reg[11]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,a0910[10:8]}),
        .O({\NLW_var3p_reg[11]_i_1_O_UNCONNECTED [7:3],\var3p_reg[11]_i_1_n_13 ,\var3p_reg[11]_i_1_n_14 ,\var3p_reg[11]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\var3p[11]_i_2_n_0 ,\var3p[11]_i_3_n_0 ,\var3p[11]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \var3p_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var3p_reg[7]_i_1_n_14 ),
        .Q(\den3_reg[10]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var3p_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var3p_reg[7]_i_1_n_13 ),
        .Q(\den3_reg[10]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var3p_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var3p_reg[7]_i_1_n_12 ),
        .Q(\den3_reg[10]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var3p_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var3p_reg[7]_i_1_n_11 ),
        .Q(\den3_reg[10]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var3p_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var3p_reg[7]_i_1_n_10 ),
        .Q(\den3_reg[10]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var3p_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var3p_reg[7]_i_1_n_9 ),
        .Q(\den3_reg[10]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var3p_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var3p_reg[7]_i_1_n_8 ),
        .Q(\den3_reg[10]_0 [6]),
        .R(SR));
  CARRY8 \var3p_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\var3p_reg[7]_i_1_n_0 ,\var3p_reg[7]_i_1_n_1 ,\var3p_reg[7]_i_1_n_2 ,\var3p_reg[7]_i_1_n_3 ,\NLW_var3p_reg[7]_i_1_CO_UNCONNECTED [3],\var3p_reg[7]_i_1_n_5 ,\var3p_reg[7]_i_1_n_6 ,\var3p_reg[7]_i_1_n_7 }),
        .DI(a0910[7:0]),
        .O({\var3p_reg[7]_i_1_n_8 ,\var3p_reg[7]_i_1_n_9 ,\var3p_reg[7]_i_1_n_10 ,\var3p_reg[7]_i_1_n_11 ,\var3p_reg[7]_i_1_n_12 ,\var3p_reg[7]_i_1_n_13 ,\var3p_reg[7]_i_1_n_14 ,\NLW_var3p_reg[7]_i_1_O_UNCONNECTED [0]}),
        .S({\var3p[7]_i_2_n_0 ,\var3p[7]_i_3_n_0 ,\var3p[7]_i_4_n_0 ,\var3p[7]_i_5_n_0 ,\var3p[7]_i_6_n_0 ,\var3p[7]_i_7_n_0 ,\var3p[7]_i_8_n_0 ,\var3p[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \var3p_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var3p_reg[11]_i_1_n_15 ),
        .Q(\den3_reg[10]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var3p_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var3p_reg[11]_i_1_n_14 ),
        .Q(\den3_reg[10]_0 [8]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \var4p[11]_i_2 
       (.I0(a1314[10]),
        .I1(a1516[10]),
        .O(\var4p[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var4p[11]_i_3 
       (.I0(a1314[9]),
        .I1(a1516[9]),
        .O(\var4p[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var4p[11]_i_4 
       (.I0(a1314[8]),
        .I1(a1516[8]),
        .O(\var4p[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var4p[7]_i_2 
       (.I0(a1314[7]),
        .I1(a1516[7]),
        .O(\var4p[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var4p[7]_i_3 
       (.I0(a1314[6]),
        .I1(a1516[6]),
        .O(\var4p[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var4p[7]_i_4 
       (.I0(a1314[5]),
        .I1(a1516[5]),
        .O(\var4p[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var4p[7]_i_5 
       (.I0(a1314[4]),
        .I1(a1516[4]),
        .O(\var4p[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var4p[7]_i_6 
       (.I0(a1314[3]),
        .I1(a1516[3]),
        .O(\var4p[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var4p[7]_i_7 
       (.I0(a1314[2]),
        .I1(a1516[2]),
        .O(\var4p[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var4p[7]_i_8 
       (.I0(a1314[1]),
        .I1(a1516[1]),
        .O(\var4p[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \var4p[7]_i_9 
       (.I0(a1314[0]),
        .I1(a1516[0]),
        .O(\var4p[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \var4p_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var4p_reg[11]_i_1_n_13 ),
        .Q(var4[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var4p_reg[11] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var4p_reg[11]_i_1_n_4 ),
        .Q(var4[10]),
        .R(SR));
  CARRY8 \var4p_reg[11]_i_1 
       (.CI(\var4p_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var4p_reg[11]_i_1_CO_UNCONNECTED [7:4],\var4p_reg[11]_i_1_n_4 ,\NLW_var4p_reg[11]_i_1_CO_UNCONNECTED [2],\var4p_reg[11]_i_1_n_6 ,\var4p_reg[11]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,a1314[10:8]}),
        .O({\NLW_var4p_reg[11]_i_1_O_UNCONNECTED [7:3],\var4p_reg[11]_i_1_n_13 ,\var4p_reg[11]_i_1_n_14 ,\var4p_reg[11]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\var4p[11]_i_2_n_0 ,\var4p[11]_i_3_n_0 ,\var4p[11]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \var4p_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var4p_reg[7]_i_1_n_14 ),
        .Q(\den4_reg[10]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var4p_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var4p_reg[7]_i_1_n_13 ),
        .Q(\den4_reg[10]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var4p_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var4p_reg[7]_i_1_n_12 ),
        .Q(\den4_reg[10]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var4p_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var4p_reg[7]_i_1_n_11 ),
        .Q(\den4_reg[10]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var4p_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var4p_reg[7]_i_1_n_10 ),
        .Q(\den4_reg[10]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var4p_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var4p_reg[7]_i_1_n_9 ),
        .Q(\den4_reg[10]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var4p_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var4p_reg[7]_i_1_n_8 ),
        .Q(\den4_reg[10]_0 [6]),
        .R(SR));
  CARRY8 \var4p_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\var4p_reg[7]_i_1_n_0 ,\var4p_reg[7]_i_1_n_1 ,\var4p_reg[7]_i_1_n_2 ,\var4p_reg[7]_i_1_n_3 ,\NLW_var4p_reg[7]_i_1_CO_UNCONNECTED [3],\var4p_reg[7]_i_1_n_5 ,\var4p_reg[7]_i_1_n_6 ,\var4p_reg[7]_i_1_n_7 }),
        .DI(a1314[7:0]),
        .O({\var4p_reg[7]_i_1_n_8 ,\var4p_reg[7]_i_1_n_9 ,\var4p_reg[7]_i_1_n_10 ,\var4p_reg[7]_i_1_n_11 ,\var4p_reg[7]_i_1_n_12 ,\var4p_reg[7]_i_1_n_13 ,\var4p_reg[7]_i_1_n_14 ,\NLW_var4p_reg[7]_i_1_O_UNCONNECTED [0]}),
        .S({\var4p[7]_i_2_n_0 ,\var4p[7]_i_3_n_0 ,\var4p[7]_i_4_n_0 ,\var4p[7]_i_5_n_0 ,\var4p[7]_i_6_n_0 ,\var4p[7]_i_7_n_0 ,\var4p[7]_i_8_n_0 ,\var4p[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \var4p_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var4p_reg[11]_i_1_n_15 ),
        .Q(\den4_reg[10]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \var4p_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\var4p_reg[11]_i_1_n_14 ),
        .Q(\den4_reg[10]_0 [8]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi4s_control" *) 
module design_1_v_cfa_0_0_axi4s_control
   (in_fifo_reset,
    master_en,
    intc_if,
    fifo_wr_i,
    da,
    CO,
    E,
    \enable_reg[0] ,
    SS,
    \q_reg[0] ,
    sync_active_reg,
    SR,
    \rb_orig_a_d2_reg[7] ,
    \col_cnt_reg[12]_0 ,
    wen,
    in_fifo_reset_reg_0,
    \col_cnt_reg[12]_1 ,
    fifo_rd_i_reg_0,
    active_video,
    \addr_rd_reg[9] ,
    \G13_reg[7] ,
    \row_reg[12] ,
    \var_min_cols_reg[9] ,
    \row_reg[12]_0 ,
    g_select_ce,
    rb_select_ce,
    \video_data_out_p_reg[0] ,
    we,
    ram_reg_bram_0,
    active_input_reg,
    sclr,
    aclk,
    col_cnt,
    \write_ptr_int_reg[2] ,
    active_delay_i,
    aclken,
    \genr_control_regs[0] ,
    resetn_out,
    \time_control_regs[0] ,
    row_g_int0,
    t_qb,
    sync_active_reg_0,
    Q,
    \row_reg[0] ,
    aclken_0,
    \write_ptr_int_reg[2]_0 ,
    core_d_out,
    full_int_reg,
    vid_empty,
    \word_count_reg[2] ,
    \GenerateDoutWriteFirstB.t_qb_reg[8] ,
    active_input_reg_0,
    valid_d,
    eqOp,
    sync_active_to_G,
    eqOp_0,
    active_outmux,
    ce_rb_pix_mat,
    green_g_pix_mat,
    active_video_prev,
    D);
  output in_fifo_reset;
  output master_en;
  output [8:0]intc_if;
  output fifo_wr_i;
  output [1:0]da;
  output [0:0]CO;
  output [0:0]E;
  output [0:0]\enable_reg[0] ;
  output [0:0]SS;
  output \q_reg[0] ;
  output sync_active_reg;
  output [0:0]SR;
  output [0:0]\rb_orig_a_d2_reg[7] ;
  output [0:0]\col_cnt_reg[12]_0 ;
  output wen;
  output in_fifo_reset_reg_0;
  output \col_cnt_reg[12]_1 ;
  output fifo_rd_i_reg_0;
  output active_video;
  output [0:0]\addr_rd_reg[9] ;
  output [0:0]\G13_reg[7] ;
  output [0:0]\row_reg[12] ;
  output [0:0]\var_min_cols_reg[9] ;
  output [0:0]\row_reg[12]_0 ;
  output g_select_ce;
  output rb_select_ce;
  output [0:0]\video_data_out_p_reg[0] ;
  output we;
  output ram_reg_bram_0;
  output active_input_reg;
  input sclr;
  input aclk;
  input col_cnt;
  input \write_ptr_int_reg[2] ;
  input active_delay_i;
  input aclken;
  input [1:0]\genr_control_regs[0] ;
  input resetn_out;
  input [25:0]\time_control_regs[0] ;
  input row_g_int0;
  input [1:0]t_qb;
  input sync_active_reg_0;
  input [0:0]Q;
  input \row_reg[0] ;
  input aclken_0;
  input \write_ptr_int_reg[2]_0 ;
  input core_d_out;
  input full_int_reg;
  input vid_empty;
  input \word_count_reg[2] ;
  input \GenerateDoutWriteFirstB.t_qb_reg[8] ;
  input active_input_reg_0;
  input [0:0]valid_d;
  input eqOp;
  input sync_active_to_G;
  input eqOp_0;
  input active_outmux;
  input ce_rb_pix_mat;
  input green_g_pix_mat;
  input active_video_prev;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]\G13_reg[7] ;
  wire \GenerateDoutWriteFirstB.t_qb_reg[8] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire aclk;
  wire aclken;
  wire aclken_0;
  wire [12:0]active_cols_1;
  wire \active_cols_1[1]_i_1_n_0 ;
  wire \active_cols_1_reg[12]_i_1_n_12 ;
  wire \active_cols_1_reg[12]_i_1_n_13 ;
  wire \active_cols_1_reg[12]_i_1_n_14 ;
  wire \active_cols_1_reg[12]_i_1_n_15 ;
  wire \active_cols_1_reg[12]_i_1_n_5 ;
  wire \active_cols_1_reg[12]_i_1_n_6 ;
  wire \active_cols_1_reg[12]_i_1_n_7 ;
  wire \active_cols_1_reg[8]_i_1_n_0 ;
  wire \active_cols_1_reg[8]_i_1_n_1 ;
  wire \active_cols_1_reg[8]_i_1_n_10 ;
  wire \active_cols_1_reg[8]_i_1_n_11 ;
  wire \active_cols_1_reg[8]_i_1_n_12 ;
  wire \active_cols_1_reg[8]_i_1_n_13 ;
  wire \active_cols_1_reg[8]_i_1_n_14 ;
  wire \active_cols_1_reg[8]_i_1_n_2 ;
  wire \active_cols_1_reg[8]_i_1_n_3 ;
  wire \active_cols_1_reg[8]_i_1_n_5 ;
  wire \active_cols_1_reg[8]_i_1_n_6 ;
  wire \active_cols_1_reg[8]_i_1_n_7 ;
  wire \active_cols_1_reg[8]_i_1_n_8 ;
  wire \active_cols_1_reg[8]_i_1_n_9 ;
  wire [12:0]active_cols_2;
  wire \active_cols_2[7]_i_2_n_0 ;
  wire \active_cols_2_reg[12]_i_1_n_11 ;
  wire \active_cols_2_reg[12]_i_1_n_12 ;
  wire \active_cols_2_reg[12]_i_1_n_13 ;
  wire \active_cols_2_reg[12]_i_1_n_14 ;
  wire \active_cols_2_reg[12]_i_1_n_15 ;
  wire \active_cols_2_reg[12]_i_1_n_5 ;
  wire \active_cols_2_reg[12]_i_1_n_6 ;
  wire \active_cols_2_reg[12]_i_1_n_7 ;
  wire \active_cols_2_reg[7]_i_1_n_0 ;
  wire \active_cols_2_reg[7]_i_1_n_1 ;
  wire \active_cols_2_reg[7]_i_1_n_10 ;
  wire \active_cols_2_reg[7]_i_1_n_11 ;
  wire \active_cols_2_reg[7]_i_1_n_12 ;
  wire \active_cols_2_reg[7]_i_1_n_13 ;
  wire \active_cols_2_reg[7]_i_1_n_14 ;
  wire \active_cols_2_reg[7]_i_1_n_15 ;
  wire \active_cols_2_reg[7]_i_1_n_2 ;
  wire \active_cols_2_reg[7]_i_1_n_3 ;
  wire \active_cols_2_reg[7]_i_1_n_5 ;
  wire \active_cols_2_reg[7]_i_1_n_6 ;
  wire \active_cols_2_reg[7]_i_1_n_7 ;
  wire \active_cols_2_reg[7]_i_1_n_8 ;
  wire \active_cols_2_reg[7]_i_1_n_9 ;
  wire active_delay_i;
  wire active_input_i_18_n_0;
  wire active_input_reg;
  wire active_input_reg_0;
  wire active_outmux;
  wire active_video;
  wire active_video_i;
  wire active_video_i0;
  wire active_video_prev;
  wire active_video_prev_i_2_n_0;
  wire [0:0]\addr_rd_reg[9] ;
  wire ce_rb_pix_mat;
  wire col_cnt;
  wire \col_cnt[0]_i_1_n_0 ;
  wire \col_cnt[0]_i_2_n_0 ;
  wire \col_cnt[10]_i_1_n_0 ;
  wire \col_cnt[10]_i_2_n_0 ;
  wire \col_cnt[11]_i_1_n_0 ;
  wire \col_cnt[12]_i_10_n_0 ;
  wire \col_cnt[12]_i_13_n_0 ;
  wire \col_cnt[12]_i_15_n_0 ;
  wire \col_cnt[12]_i_16_n_0 ;
  wire \col_cnt[12]_i_17_n_0 ;
  wire \col_cnt[12]_i_18_n_0 ;
  wire \col_cnt[12]_i_19_n_0 ;
  wire \col_cnt[12]_i_1_n_0 ;
  wire \col_cnt[12]_i_20_n_0 ;
  wire \col_cnt[12]_i_3_n_0 ;
  wire \col_cnt[12]_i_4_n_0 ;
  wire \col_cnt[1]_i_1_n_0 ;
  wire \col_cnt[1]_i_2_n_0 ;
  wire \col_cnt[2]_i_1_n_0 ;
  wire \col_cnt[2]_i_2_n_0 ;
  wire \col_cnt[3]_i_1_n_0 ;
  wire \col_cnt[3]_i_2_n_0 ;
  wire \col_cnt[4]_i_1_n_0 ;
  wire \col_cnt[4]_i_2_n_0 ;
  wire \col_cnt[5]_i_1_n_0 ;
  wire \col_cnt[5]_i_2_n_0 ;
  wire \col_cnt[6]_i_1_n_0 ;
  wire \col_cnt[6]_i_2_n_0 ;
  wire \col_cnt[7]_i_1_n_0 ;
  wire \col_cnt[7]_i_2_n_0 ;
  wire \col_cnt[8]_i_1_n_0 ;
  wire \col_cnt[8]_i_2_n_0 ;
  wire \col_cnt[9]_i_1_n_0 ;
  wire \col_cnt[9]_i_2_n_0 ;
  wire [0:0]\col_cnt_reg[12]_0 ;
  wire \col_cnt_reg[12]_1 ;
  wire \col_cnt_reg[12]_i_9_n_5 ;
  wire \col_cnt_reg[12]_i_9_n_6 ;
  wire \col_cnt_reg[12]_i_9_n_7 ;
  wire \col_cnt_reg_n_0_[0] ;
  wire \col_cnt_reg_n_0_[10] ;
  wire \col_cnt_reg_n_0_[11] ;
  wire \col_cnt_reg_n_0_[12] ;
  wire \col_cnt_reg_n_0_[1] ;
  wire \col_cnt_reg_n_0_[2] ;
  wire \col_cnt_reg_n_0_[3] ;
  wire \col_cnt_reg_n_0_[4] ;
  wire \col_cnt_reg_n_0_[5] ;
  wire \col_cnt_reg_n_0_[6] ;
  wire \col_cnt_reg_n_0_[7] ;
  wire \col_cnt_reg_n_0_[8] ;
  wire \col_cnt_reg_n_0_[9] ;
  wire core_d_out;
  wire core_en_i;
  wire [1:0]da;
  wire [0:0]\enable_reg[0] ;
  wire eof_i_i_1_n_0;
  wire eof_i_i_2_n_0;
  wire eof_i_i_3_n_0;
  wire eof_i_i_4_n_0;
  wire eof_i_i_5_n_0;
  wire eof_i_i_6_n_0;
  wire eof_i_i_7_n_0;
  wire eof_i_i_8_n_0;
  wire eol_early_i0;
  wire eol_early_i_i_1_n_0;
  wire eol_expected;
  wire eol_expected0;
  wire eol_expected_d;
  wire eol_expected_d_i_1_n_0;
  wire eol_expected_i_2_n_0;
  wire eol_expected_i_3_n_0;
  wire eol_expected_i_4_n_0;
  wire eol_expected_i_5_n_0;
  wire eol_expected_i_6_n_0;
  wire eol_expected_i_7_n_0;
  wire eol_expected_i_8_n_0;
  wire eol_late_i3_out;
  wire eol_late_i_i_3_n_0;
  wire eqOp;
  wire eqOp1_out;
  wire eqOp_0;
  wire fifo_rd_d;
  wire fifo_rd_d_i_1_n_0;
  wire fifo_rd_i;
  wire fifo_rd_i0;
  wire fifo_rd_i_reg_0;
  wire fifo_wr_i;
  wire fifo_wr_i0;
  wire fifo_wr_i_i_10_n_0;
  wire fifo_wr_i_i_11_n_0;
  wire fifo_wr_i_i_12_n_0;
  wire fifo_wr_i_i_13_n_0;
  wire fifo_wr_i_i_3_n_0;
  wire fifo_wr_i_i_4_n_0;
  wire fifo_wr_i_i_5_n_0;
  wire fifo_wr_i_i_6_n_0;
  wire fifo_wr_i_i_7_n_0;
  wire fifo_wr_i_i_8_n_0;
  wire fifo_wr_i_i_9_n_0;
  wire fifo_wr_i_reg_i_2_n_2;
  wire fifo_wr_i_reg_i_2_n_3;
  wire fifo_wr_i_reg_i_2_n_5;
  wire fifo_wr_i_reg_i_2_n_6;
  wire fifo_wr_i_reg_i_2_n_7;
  wire full_int_reg;
  wire g_select_ce;
  wire [1:0]\genr_control_regs[0] ;
  wire geqOp;
  wire geqOp_carry_i_10_n_0;
  wire geqOp_carry_i_11_n_0;
  wire geqOp_carry_i_12_n_0;
  wire geqOp_carry_i_13_n_0;
  wire geqOp_carry_i_14_n_0;
  wire geqOp_carry_i_1_n_0;
  wire geqOp_carry_i_2_n_0;
  wire geqOp_carry_i_3_n_0;
  wire geqOp_carry_i_4_n_0;
  wire geqOp_carry_i_5_n_0;
  wire geqOp_carry_i_6_n_0;
  wire geqOp_carry_i_7_n_0;
  wire geqOp_carry_i_8_n_0;
  wire geqOp_carry_i_9_n_0;
  wire geqOp_carry_n_2;
  wire geqOp_carry_n_3;
  wire geqOp_carry_n_5;
  wire geqOp_carry_n_6;
  wire geqOp_carry_n_7;
  wire green_g_pix_mat;
  wire gtOp;
  wire gtOp19_in;
  wire gtOp20_in;
  wire gtOp22_in;
  wire gtOp23_in;
  wire gtOp_carry_i_10_n_0;
  wire gtOp_carry_i_11_n_0;
  wire gtOp_carry_i_12_n_0;
  wire gtOp_carry_i_13_n_0;
  wire gtOp_carry_i_14_n_0;
  wire gtOp_carry_i_1_n_0;
  wire gtOp_carry_i_2_n_0;
  wire gtOp_carry_i_3_n_0;
  wire gtOp_carry_i_4_n_0;
  wire gtOp_carry_i_5_n_0;
  wire gtOp_carry_i_6_n_0;
  wire gtOp_carry_i_7_n_0;
  wire gtOp_carry_i_8_n_0;
  wire gtOp_carry_i_9_n_0;
  wire gtOp_carry_n_2;
  wire gtOp_carry_n_3;
  wire gtOp_carry_n_5;
  wire gtOp_carry_n_6;
  wire gtOp_carry_n_7;
  wire \gtOp_inferred__0/i__carry_n_2 ;
  wire \gtOp_inferred__0/i__carry_n_3 ;
  wire \gtOp_inferred__0/i__carry_n_5 ;
  wire \gtOp_inferred__0/i__carry_n_6 ;
  wire \gtOp_inferred__0/i__carry_n_7 ;
  wire \gtOp_inferred__2/i__carry_n_2 ;
  wire \gtOp_inferred__2/i__carry_n_3 ;
  wire \gtOp_inferred__2/i__carry_n_5 ;
  wire \gtOp_inferred__2/i__carry_n_6 ;
  wire \gtOp_inferred__2/i__carry_n_7 ;
  wire \gtOp_inferred__3/i__carry_n_2 ;
  wire \gtOp_inferred__3/i__carry_n_3 ;
  wire \gtOp_inferred__3/i__carry_n_5 ;
  wire \gtOp_inferred__3/i__carry_n_6 ;
  wire \gtOp_inferred__3/i__carry_n_7 ;
  wire i__carry_i_10__10_n_0;
  wire i__carry_i_10__11_n_0;
  wire i__carry_i_10__6_n_0;
  wire i__carry_i_10__7_n_0;
  wire i__carry_i_10__8_n_0;
  wire i__carry_i_10__9_n_0;
  wire i__carry_i_11__1_n_0;
  wire i__carry_i_11__2_n_0;
  wire i__carry_i_11__3_n_0;
  wire i__carry_i_11__4_n_0;
  wire i__carry_i_11__5_n_0;
  wire i__carry_i_11__6_n_0;
  wire i__carry_i_12__1_n_0;
  wire i__carry_i_12__2_n_0;
  wire i__carry_i_12__3_n_0;
  wire i__carry_i_12__4_n_0;
  wire i__carry_i_12__5_n_0;
  wire i__carry_i_12__6_n_0;
  wire i__carry_i_13__1_n_0;
  wire i__carry_i_13__2_n_0;
  wire i__carry_i_13__3_n_0;
  wire i__carry_i_13__4_n_0;
  wire i__carry_i_14__1_n_0;
  wire i__carry_i_14__2_n_0;
  wire i__carry_i_14__3_n_0;
  wire i__carry_i_14__4_n_0;
  wire i__carry_i_1__17_n_0;
  wire i__carry_i_1__18_n_0;
  wire i__carry_i_1__19_n_0;
  wire i__carry_i_1__20_n_0;
  wire i__carry_i_1__21_n_0;
  wire i__carry_i_1__22_n_0;
  wire i__carry_i_2__11_n_0;
  wire i__carry_i_2__12_n_0;
  wire i__carry_i_2__13_n_0;
  wire i__carry_i_2__14_n_0;
  wire i__carry_i_2__15_n_0;
  wire i__carry_i_2__16_n_0;
  wire i__carry_i_3__11_n_0;
  wire i__carry_i_3__12_n_0;
  wire i__carry_i_3__13_n_0;
  wire i__carry_i_3__14_n_0;
  wire i__carry_i_3__15_n_0;
  wire i__carry_i_3__16_n_0;
  wire i__carry_i_4__11_n_0;
  wire i__carry_i_4__12_n_0;
  wire i__carry_i_4__13_n_0;
  wire i__carry_i_4__14_n_0;
  wire i__carry_i_4__15_n_0;
  wire i__carry_i_4__16_n_0;
  wire i__carry_i_5__11_n_0;
  wire i__carry_i_5__12_n_0;
  wire i__carry_i_5__13_n_0;
  wire i__carry_i_5__14_n_0;
  wire i__carry_i_5__15_n_0;
  wire i__carry_i_5__16_n_0;
  wire i__carry_i_6__11_n_0;
  wire i__carry_i_6__12_n_0;
  wire i__carry_i_6__13_n_0;
  wire i__carry_i_6__14_n_0;
  wire i__carry_i_6__15_n_0;
  wire i__carry_i_6__16_n_0;
  wire i__carry_i_7__11_n_0;
  wire i__carry_i_7__12_n_0;
  wire i__carry_i_7__13_n_0;
  wire i__carry_i_7__14_n_0;
  wire i__carry_i_7__15_n_0;
  wire i__carry_i_7__16_n_0;
  wire i__carry_i_8__13_n_0;
  wire i__carry_i_8__14_n_0;
  wire i__carry_i_8__15_n_0;
  wire i__carry_i_8__16_n_0;
  wire i__carry_i_8__17_n_0;
  wire i__carry_i_8__18_n_0;
  wire i__carry_i_9__10_n_0;
  wire i__carry_i_9__11_n_0;
  wire i__carry_i_9__6_n_0;
  wire i__carry_i_9__7_n_0;
  wire i__carry_i_9__8_n_0;
  wire i__carry_i_9__9_n_0;
  wire in_fifo_reset;
  wire in_fifo_reset0;
  wire in_fifo_reset_i_3_n_0;
  wire in_fifo_reset_reg_0;
  wire [8:0]intc_if;
  wire leqOp16_in;
  wire leqOp17_in;
  wire leqOp24_in;
  wire leqOp_carry_i_10_n_0;
  wire leqOp_carry_i_11_n_0;
  wire leqOp_carry_i_12_n_0;
  wire leqOp_carry_i_13_n_0;
  wire leqOp_carry_i_14_n_0;
  wire leqOp_carry_i_1_n_0;
  wire leqOp_carry_i_2_n_0;
  wire leqOp_carry_i_3_n_0;
  wire leqOp_carry_i_4_n_0;
  wire leqOp_carry_i_5_n_0;
  wire leqOp_carry_i_6_n_0;
  wire leqOp_carry_i_7_n_0;
  wire leqOp_carry_i_8_n_0;
  wire leqOp_carry_i_9_n_0;
  wire leqOp_carry_n_2;
  wire leqOp_carry_n_3;
  wire leqOp_carry_n_5;
  wire leqOp_carry_n_6;
  wire leqOp_carry_n_7;
  wire \leqOp_inferred__0/i__carry_n_2 ;
  wire \leqOp_inferred__0/i__carry_n_3 ;
  wire \leqOp_inferred__0/i__carry_n_5 ;
  wire \leqOp_inferred__0/i__carry_n_6 ;
  wire \leqOp_inferred__0/i__carry_n_7 ;
  wire \leqOp_inferred__1/i__carry_n_2 ;
  wire \leqOp_inferred__1/i__carry_n_3 ;
  wire \leqOp_inferred__1/i__carry_n_5 ;
  wire \leqOp_inferred__1/i__carry_n_6 ;
  wire \leqOp_inferred__1/i__carry_n_7 ;
  wire \leqOp_inferred__2/i__carry_n_2 ;
  wire \leqOp_inferred__2/i__carry_n_3 ;
  wire \leqOp_inferred__2/i__carry_n_5 ;
  wire \leqOp_inferred__2/i__carry_n_6 ;
  wire \leqOp_inferred__2/i__carry_n_7 ;
  wire line_cnt_tc_i_2_n_0;
  wire line_cnt_tc_i_4_n_0;
  wire line_cnt_tc_i_5_n_0;
  wire ltOp_carry_i_10__1_n_0;
  wire ltOp_carry_i_11__0_n_0;
  wire ltOp_carry_i_12__0_n_0;
  wire ltOp_carry_i_13_n_0;
  wire ltOp_carry_i_14_n_0;
  wire ltOp_carry_i_1_n_0;
  wire ltOp_carry_i_2__1_n_0;
  wire ltOp_carry_i_3__1_n_0;
  wire ltOp_carry_i_4__1_n_0;
  wire ltOp_carry_i_5__1_n_0;
  wire ltOp_carry_i_6__1_n_0;
  wire ltOp_carry_i_7__1_n_0;
  wire ltOp_carry_i_8__1_n_0;
  wire ltOp_carry_i_9__1_n_0;
  wire ltOp_carry_n_1;
  wire ltOp_carry_n_2;
  wire ltOp_carry_n_3;
  wire ltOp_carry_n_5;
  wire ltOp_carry_n_6;
  wire ltOp_carry_n_7;
  wire master_en;
  wire out_fifo_eol_i_2_n_0;
  wire out_fifo_eol_i_3_n_0;
  wire out_fifo_eol_i_4_n_0;
  wire out_fifo_eol_i_5_n_0;
  wire out_fifo_eol_i_6_n_0;
  wire out_fifo_eol_i_7_n_0;
  wire out_fifo_sof0;
  wire out_fifo_sof_i_2_n_0;
  wire pixel_cnt_tc_i_1_n_0;
  wire pixel_cnt_tc_i_2_n_0;
  wire [12:1]plusOp;
  wire [12:1]plusOp__1;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire \q_reg[0] ;
  wire ram_reg_bram_0;
  wire [0:0]\rb_orig_a_d2_reg[7] ;
  wire rb_select_ce;
  wire resetn_out;
  wire row_cnt;
  wire \row_cnt[0]_i_1_n_0 ;
  wire \row_cnt[12]_i_1_n_0 ;
  wire [12:0]row_cnt_reg__0;
  wire row_g_int0;
  wire \row_reg[0] ;
  wire [0:0]\row_reg[12] ;
  wire [0:0]\row_reg[12]_0 ;
  wire sclr;
  wire sof_early_i_i_1_n_0;
  wire sof_expected;
  wire sof_expected0;
  wire sof_expected_i_2_n_0;
  wire sof_expected_i_3_n_0;
  wire sof_expected_i_4_n_0;
  wire sof_expected_i_5_n_0;
  wire sof_expected_i_6_n_0;
  wire sof_expected_i_7_n_0;
  wire sof_late_i2_out;
  wire sync_active_reg;
  wire sync_active_reg_0;
  wire sync_active_to_G;
  wire [1:0]t_qb;
  wire [25:0]\time_control_regs[0] ;
  wire [12:0]total_cols;
  wire \total_cols[8]_i_2_n_0 ;
  wire \total_cols_reg[12]_i_1_n_5 ;
  wire \total_cols_reg[12]_i_1_n_6 ;
  wire \total_cols_reg[12]_i_1_n_7 ;
  wire \total_cols_reg[8]_i_1_n_0 ;
  wire \total_cols_reg[8]_i_1_n_1 ;
  wire \total_cols_reg[8]_i_1_n_2 ;
  wire \total_cols_reg[8]_i_1_n_3 ;
  wire \total_cols_reg[8]_i_1_n_5 ;
  wire \total_cols_reg[8]_i_1_n_6 ;
  wire \total_cols_reg[8]_i_1_n_7 ;
  wire [12:0]total_rows;
  wire \total_rows[8]_i_2_n_0 ;
  wire \total_rows_reg[12]_i_1_n_12 ;
  wire \total_rows_reg[12]_i_1_n_13 ;
  wire \total_rows_reg[12]_i_1_n_14 ;
  wire \total_rows_reg[12]_i_1_n_15 ;
  wire \total_rows_reg[12]_i_1_n_5 ;
  wire \total_rows_reg[12]_i_1_n_6 ;
  wire \total_rows_reg[12]_i_1_n_7 ;
  wire \total_rows_reg[8]_i_1_n_0 ;
  wire \total_rows_reg[8]_i_1_n_1 ;
  wire \total_rows_reg[8]_i_1_n_10 ;
  wire \total_rows_reg[8]_i_1_n_11 ;
  wire \total_rows_reg[8]_i_1_n_12 ;
  wire \total_rows_reg[8]_i_1_n_13 ;
  wire \total_rows_reg[8]_i_1_n_14 ;
  wire \total_rows_reg[8]_i_1_n_15 ;
  wire \total_rows_reg[8]_i_1_n_2 ;
  wire \total_rows_reg[8]_i_1_n_3 ;
  wire \total_rows_reg[8]_i_1_n_5 ;
  wire \total_rows_reg[8]_i_1_n_6 ;
  wire \total_rows_reg[8]_i_1_n_7 ;
  wire \total_rows_reg[8]_i_1_n_8 ;
  wire \total_rows_reg[8]_i_1_n_9 ;
  wire [0:0]valid_d;
  wire [0:0]\var_min_cols_reg[9] ;
  wire vid_empty;
  wire [0:0]\video_data_out_p_reg[0] ;
  wire we;
  wire wen;
  wire \word_count_reg[2] ;
  wire \write_ptr_int_reg[2] ;
  wire \write_ptr_int_reg[2]_0 ;
  wire [7:3]\NLW_active_cols_1_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_active_cols_1_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_active_cols_1_reg[8]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_active_cols_1_reg[8]_i_1_O_UNCONNECTED ;
  wire [7:3]\NLW_active_cols_2_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_active_cols_2_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_active_cols_2_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_col_cnt_reg[12]_i_9_CO_UNCONNECTED ;
  wire [7:0]\NLW_col_cnt_reg[12]_i_9_O_UNCONNECTED ;
  wire [7:3]NLW_fifo_wr_i_reg_i_2_CO_UNCONNECTED;
  wire [7:0]NLW_fifo_wr_i_reg_i_2_O_UNCONNECTED;
  wire [7:3]NLW_geqOp_carry_CO_UNCONNECTED;
  wire [7:0]NLW_geqOp_carry_O_UNCONNECTED;
  wire [7:3]NLW_gtOp_carry_CO_UNCONNECTED;
  wire [7:0]NLW_gtOp_carry_O_UNCONNECTED;
  wire [7:3]\NLW_gtOp_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:3]\NLW_gtOp_inferred__2/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED ;
  wire [7:3]\NLW_gtOp_inferred__3/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_gtOp_inferred__3/i__carry_O_UNCONNECTED ;
  wire [7:3]NLW_leqOp_carry_CO_UNCONNECTED;
  wire [7:0]NLW_leqOp_carry_O_UNCONNECTED;
  wire [7:3]\NLW_leqOp_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_leqOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:3]\NLW_leqOp_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_leqOp_inferred__1/i__carry_O_UNCONNECTED ;
  wire [7:3]\NLW_leqOp_inferred__2/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_leqOp_inferred__2/i__carry_O_UNCONNECTED ;
  wire [7:3]NLW_ltOp_carry_CO_UNCONNECTED;
  wire [7:0]NLW_ltOp_carry_O_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry_CO_UNCONNECTED;
  wire [7:3]NLW_plusOp_carry__0_CO_UNCONNECTED;
  wire [7:4]NLW_plusOp_carry__0_O_UNCONNECTED;
  wire [7:3]\NLW_total_cols_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_total_cols_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_total_cols_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_total_rows_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_total_rows_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_total_rows_reg[8]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \G13[7]_i_1 
       (.I0(intc_if[0]),
        .I1(valid_d),
        .O(\G13_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_1 
       (.I0(\genr_control_regs[0] [0]),
        .I1(aclken),
        .I2(intc_if[6]),
        .I3(core_d_out),
        .I4(full_int_reg),
        .I5(fifo_wr_i),
        .O(wen));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SDVp[9]_i_1 
       (.I0(resetn_out),
        .I1(intc_if[0]),
        .O(\enable_reg[0] ));
  LUT2 #(
    .INIT(4'h6)) 
    \active_cols_1[1]_i_1 
       (.I0(\time_control_regs[0] [1]),
        .I1(\time_control_regs[0] [0]),
        .O(\active_cols_1[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D),
        .Q(active_cols_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_1_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_1_reg[12]_i_1_n_14 ),
        .Q(active_cols_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_1_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_1_reg[12]_i_1_n_13 ),
        .Q(active_cols_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_1_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_1_reg[12]_i_1_n_12 ),
        .Q(active_cols_1[12]),
        .R(1'b0));
  CARRY8 \active_cols_1_reg[12]_i_1 
       (.CI(\active_cols_1_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_active_cols_1_reg[12]_i_1_CO_UNCONNECTED [7:3],\active_cols_1_reg[12]_i_1_n_5 ,\active_cols_1_reg[12]_i_1_n_6 ,\active_cols_1_reg[12]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_active_cols_1_reg[12]_i_1_O_UNCONNECTED [7:4],\active_cols_1_reg[12]_i_1_n_12 ,\active_cols_1_reg[12]_i_1_n_13 ,\active_cols_1_reg[12]_i_1_n_14 ,\active_cols_1_reg[12]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,\time_control_regs[0] [12:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_1_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_1[1]_i_1_n_0 ),
        .Q(active_cols_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_1_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_1_reg[8]_i_1_n_14 ),
        .Q(active_cols_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_1_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_1_reg[8]_i_1_n_13 ),
        .Q(active_cols_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_1_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_1_reg[8]_i_1_n_12 ),
        .Q(active_cols_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_1_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_1_reg[8]_i_1_n_11 ),
        .Q(active_cols_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_1_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_1_reg[8]_i_1_n_10 ),
        .Q(active_cols_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_1_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_1_reg[8]_i_1_n_9 ),
        .Q(active_cols_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_1_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_1_reg[8]_i_1_n_8 ),
        .Q(active_cols_1[8]),
        .R(1'b0));
  CARRY8 \active_cols_1_reg[8]_i_1 
       (.CI(\time_control_regs[0] [0]),
        .CI_TOP(1'b0),
        .CO({\active_cols_1_reg[8]_i_1_n_0 ,\active_cols_1_reg[8]_i_1_n_1 ,\active_cols_1_reg[8]_i_1_n_2 ,\active_cols_1_reg[8]_i_1_n_3 ,\NLW_active_cols_1_reg[8]_i_1_CO_UNCONNECTED [3],\active_cols_1_reg[8]_i_1_n_5 ,\active_cols_1_reg[8]_i_1_n_6 ,\active_cols_1_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\active_cols_1_reg[8]_i_1_n_8 ,\active_cols_1_reg[8]_i_1_n_9 ,\active_cols_1_reg[8]_i_1_n_10 ,\active_cols_1_reg[8]_i_1_n_11 ,\active_cols_1_reg[8]_i_1_n_12 ,\active_cols_1_reg[8]_i_1_n_13 ,\active_cols_1_reg[8]_i_1_n_14 ,\NLW_active_cols_1_reg[8]_i_1_O_UNCONNECTED [0]}),
        .S(\time_control_regs[0] [8:1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_1_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_1_reg[12]_i_1_n_15 ),
        .Q(active_cols_1[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \active_cols_2[7]_i_2 
       (.I0(\time_control_regs[0] [1]),
        .O(\active_cols_2[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_2_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_2_reg[7]_i_1_n_15 ),
        .Q(active_cols_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_2_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_2_reg[12]_i_1_n_13 ),
        .Q(active_cols_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_2_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_2_reg[12]_i_1_n_12 ),
        .Q(active_cols_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_2_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_2_reg[12]_i_1_n_11 ),
        .Q(active_cols_2[12]),
        .R(1'b0));
  CARRY8 \active_cols_2_reg[12]_i_1 
       (.CI(\active_cols_2_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_active_cols_2_reg[12]_i_1_CO_UNCONNECTED [7:3],\active_cols_2_reg[12]_i_1_n_5 ,\active_cols_2_reg[12]_i_1_n_6 ,\active_cols_2_reg[12]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_active_cols_2_reg[12]_i_1_O_UNCONNECTED [7:5],\active_cols_2_reg[12]_i_1_n_11 ,\active_cols_2_reg[12]_i_1_n_12 ,\active_cols_2_reg[12]_i_1_n_13 ,\active_cols_2_reg[12]_i_1_n_14 ,\active_cols_2_reg[12]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,\time_control_regs[0] [12:8]}));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_2_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_2_reg[7]_i_1_n_14 ),
        .Q(active_cols_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_2_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_2_reg[7]_i_1_n_13 ),
        .Q(active_cols_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_2_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_2_reg[7]_i_1_n_12 ),
        .Q(active_cols_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_2_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_2_reg[7]_i_1_n_11 ),
        .Q(active_cols_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_2_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_2_reg[7]_i_1_n_10 ),
        .Q(active_cols_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_2_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_2_reg[7]_i_1_n_9 ),
        .Q(active_cols_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_2_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_2_reg[7]_i_1_n_8 ),
        .Q(active_cols_2[7]),
        .R(1'b0));
  CARRY8 \active_cols_2_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\active_cols_2_reg[7]_i_1_n_0 ,\active_cols_2_reg[7]_i_1_n_1 ,\active_cols_2_reg[7]_i_1_n_2 ,\active_cols_2_reg[7]_i_1_n_3 ,\NLW_active_cols_2_reg[7]_i_1_CO_UNCONNECTED [3],\active_cols_2_reg[7]_i_1_n_5 ,\active_cols_2_reg[7]_i_1_n_6 ,\active_cols_2_reg[7]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\time_control_regs[0] [1],1'b0}),
        .O({\active_cols_2_reg[7]_i_1_n_8 ,\active_cols_2_reg[7]_i_1_n_9 ,\active_cols_2_reg[7]_i_1_n_10 ,\active_cols_2_reg[7]_i_1_n_11 ,\active_cols_2_reg[7]_i_1_n_12 ,\active_cols_2_reg[7]_i_1_n_13 ,\active_cols_2_reg[7]_i_1_n_14 ,\active_cols_2_reg[7]_i_1_n_15 }),
        .S({\time_control_regs[0] [7:2],\active_cols_2[7]_i_2_n_0 ,\time_control_regs[0] [0]}));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_2_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_2_reg[12]_i_1_n_15 ),
        .Q(active_cols_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_2_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_2_reg[12]_i_1_n_14 ),
        .Q(active_cols_2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7770)) 
    active_input_i_18
       (.I0(t_qb[1]),
        .I1(in_fifo_reset),
        .I2(sof_expected),
        .I3(intc_if[8]),
        .O(active_input_i_18_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    active_input_i_7
       (.I0(active_input_i_18_n_0),
        .I1(active_video_i),
        .I2(intc_if[6]),
        .I3(aclken),
        .I4(\genr_control_regs[0] [0]),
        .I5(active_video_prev),
        .O(active_input_reg));
  LUT3 #(
    .INIT(8'h80)) 
    active_video_i_i_1
       (.I0(leqOp17_in),
        .I1(leqOp16_in),
        .I2(gtOp),
        .O(active_video_i0));
  FDRE #(
    .INIT(1'b0)) 
    active_video_i_reg
       (.C(aclk),
        .CE(master_en),
        .D(active_video_i0),
        .Q(active_video_i),
        .R(active_delay_i));
  LUT5 #(
    .INIT(32'h40404044)) 
    active_video_prev_i_1
       (.I0(aclken_0),
        .I1(active_video_i),
        .I2(active_video_prev_i_2_n_0),
        .I3(sof_expected),
        .I4(intc_if[8]),
        .O(active_video));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    active_video_prev_i_2
       (.I0(in_fifo_reset),
        .I1(t_qb[1]),
        .O(active_video_prev_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \addr_rd[9]_i_2 
       (.I0(intc_if[0]),
        .I1(active_input_reg_0),
        .O(\addr_rd_reg[9] ));
  LUT6 #(
    .INIT(64'hEFAAEFAAEAAAEFAA)) 
    \col_cnt[0]_i_1 
       (.I0(\col_cnt[0]_i_2_n_0 ),
        .I1(active_cols_2[0]),
        .I2(eol_late_i3_out),
        .I3(\col_cnt[12]_i_4_n_0 ),
        .I4(\col_cnt_reg_n_0_[0] ),
        .I5(geqOp),
        .O(\col_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000DCD0DCD0DCD0)) 
    \col_cnt[0]_i_2 
       (.I0(intc_if[7]),
        .I1(fifo_rd_d),
        .I2(intc_if[8]),
        .I3(sof_expected),
        .I4(in_fifo_reset),
        .I5(t_qb[1]),
        .O(\col_cnt[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA008200000082)) 
    \col_cnt[10]_i_1 
       (.I0(\col_cnt[12]_i_4_n_0 ),
        .I1(\col_cnt_reg_n_0_[10] ),
        .I2(\col_cnt[10]_i_2_n_0 ),
        .I3(geqOp),
        .I4(eol_late_i3_out),
        .I5(active_cols_2[10]),
        .O(\col_cnt[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \col_cnt[10]_i_2 
       (.I0(\col_cnt_reg_n_0_[8] ),
        .I1(\col_cnt_reg_n_0_[6] ),
        .I2(\col_cnt[6]_i_2_n_0 ),
        .I3(\col_cnt_reg_n_0_[7] ),
        .I4(\col_cnt_reg_n_0_[9] ),
        .O(\col_cnt[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA008200000082)) 
    \col_cnt[11]_i_1 
       (.I0(\col_cnt[12]_i_4_n_0 ),
        .I1(\col_cnt_reg_n_0_[11] ),
        .I2(pixel_cnt_tc_i_2_n_0),
        .I3(geqOp),
        .I4(eol_late_i3_out),
        .I5(active_cols_2[11]),
        .O(\col_cnt[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7500FFFF)) 
    \col_cnt[12]_i_1 
       (.I0(\col_cnt[12]_i_4_n_0 ),
        .I1(eol_late_i3_out),
        .I2(geqOp),
        .I3(col_cnt),
        .I4(resetn_out),
        .O(\col_cnt[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \col_cnt[12]_i_10 
       (.I0(\col_cnt_reg_n_0_[11] ),
        .I1(pixel_cnt_tc_i_2_n_0),
        .O(\col_cnt[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080C08080)) 
    \col_cnt[12]_i_13 
       (.I0(in_fifo_reset_i_3_n_0),
        .I1(aclken),
        .I2(\genr_control_regs[0] [0]),
        .I3(\col_cnt[12]_i_20_n_0 ),
        .I4(fifo_rd_i),
        .I5(\word_count_reg[2] ),
        .O(\col_cnt[12]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \col_cnt[12]_i_15 
       (.I0(\col_cnt_reg_n_0_[7] ),
        .I1(\col_cnt_reg_n_0_[6] ),
        .O(\col_cnt[12]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \col_cnt[12]_i_16 
       (.I0(\col_cnt_reg_n_0_[12] ),
        .O(\col_cnt[12]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \col_cnt[12]_i_17 
       (.I0(\col_cnt_reg_n_0_[11] ),
        .I1(\col_cnt_reg_n_0_[10] ),
        .O(\col_cnt[12]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \col_cnt[12]_i_18 
       (.I0(\col_cnt_reg_n_0_[9] ),
        .I1(\col_cnt_reg_n_0_[8] ),
        .O(\col_cnt[12]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \col_cnt[12]_i_19 
       (.I0(\col_cnt_reg_n_0_[6] ),
        .I1(\col_cnt_reg_n_0_[7] ),
        .O(\col_cnt[12]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \col_cnt[12]_i_20 
       (.I0(in_fifo_reset),
        .I1(t_qb[0]),
        .I2(\genr_control_regs[0] [1]),
        .I3(eol_expected_d),
        .O(\col_cnt[12]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h888A8A8800020200)) 
    \col_cnt[12]_i_3 
       (.I0(\col_cnt[12]_i_4_n_0 ),
        .I1(eol_late_i3_out),
        .I2(geqOp),
        .I3(\col_cnt[12]_i_10_n_0 ),
        .I4(\col_cnt_reg_n_0_[12] ),
        .I5(active_cols_2[12]),
        .O(\col_cnt[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h80870000808780F7)) 
    \col_cnt[12]_i_4 
       (.I0(t_qb[1]),
        .I1(in_fifo_reset),
        .I2(sof_expected),
        .I3(intc_if[8]),
        .I4(fifo_rd_d),
        .I5(intc_if[7]),
        .O(\col_cnt[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FDFDFD)) 
    \col_cnt[12]_i_6 
       (.I0(CO),
        .I1(vid_empty),
        .I2(\col_cnt[12]_i_13_n_0 ),
        .I3(leqOp24_in),
        .I4(gtOp23_in),
        .I5(gtOp22_in),
        .O(\col_cnt_reg[12]_1 ));
  LUT6 #(
    .INIT(64'h54FF540000000000)) 
    \col_cnt[1]_i_1 
       (.I0(sof_early_i_i_1_n_0),
        .I1(sof_late_i2_out),
        .I2(\col_cnt[1]_i_2_n_0 ),
        .I3(col_cnt),
        .I4(\col_cnt_reg_n_0_[1] ),
        .I5(resetn_out),
        .O(\col_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA022000000220)) 
    \col_cnt[1]_i_2 
       (.I0(\col_cnt[12]_i_4_n_0 ),
        .I1(geqOp),
        .I2(\col_cnt_reg_n_0_[1] ),
        .I3(\col_cnt_reg_n_0_[0] ),
        .I4(eol_late_i3_out),
        .I5(active_cols_2[1]),
        .O(\col_cnt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8C8EFFFF8C8E8CAE)) 
    \col_cnt[2]_i_1 
       (.I0(\col_cnt[2]_i_2_n_0 ),
        .I1(active_video_prev_i_2_n_0),
        .I2(sof_expected),
        .I3(intc_if[8]),
        .I4(fifo_rd_d),
        .I5(intc_if[7]),
        .O(\col_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888B8B8B8B888888)) 
    \col_cnt[2]_i_2 
       (.I0(active_cols_2[2]),
        .I1(eol_late_i3_out),
        .I2(geqOp),
        .I3(\col_cnt_reg_n_0_[1] ),
        .I4(\col_cnt_reg_n_0_[0] ),
        .I5(\col_cnt_reg_n_0_[2] ),
        .O(\col_cnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA008200000082)) 
    \col_cnt[3]_i_1 
       (.I0(\col_cnt[12]_i_4_n_0 ),
        .I1(\col_cnt_reg_n_0_[3] ),
        .I2(\col_cnt[3]_i_2_n_0 ),
        .I3(geqOp),
        .I4(eol_late_i3_out),
        .I5(active_cols_2[3]),
        .O(\col_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \col_cnt[3]_i_2 
       (.I0(\col_cnt_reg_n_0_[0] ),
        .I1(\col_cnt_reg_n_0_[1] ),
        .I2(\col_cnt_reg_n_0_[2] ),
        .O(\col_cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA008200000082)) 
    \col_cnt[4]_i_1 
       (.I0(\col_cnt[12]_i_4_n_0 ),
        .I1(\col_cnt_reg_n_0_[4] ),
        .I2(\col_cnt[4]_i_2_n_0 ),
        .I3(geqOp),
        .I4(eol_late_i3_out),
        .I5(active_cols_2[4]),
        .O(\col_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \col_cnt[4]_i_2 
       (.I0(\col_cnt_reg_n_0_[2] ),
        .I1(\col_cnt_reg_n_0_[1] ),
        .I2(\col_cnt_reg_n_0_[0] ),
        .I3(\col_cnt_reg_n_0_[3] ),
        .O(\col_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA008200000082)) 
    \col_cnt[5]_i_1 
       (.I0(\col_cnt[12]_i_4_n_0 ),
        .I1(\col_cnt_reg_n_0_[5] ),
        .I2(\col_cnt[5]_i_2_n_0 ),
        .I3(geqOp),
        .I4(eol_late_i3_out),
        .I5(active_cols_2[5]),
        .O(\col_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \col_cnt[5]_i_2 
       (.I0(\col_cnt_reg_n_0_[3] ),
        .I1(\col_cnt_reg_n_0_[0] ),
        .I2(\col_cnt_reg_n_0_[1] ),
        .I3(\col_cnt_reg_n_0_[2] ),
        .I4(\col_cnt_reg_n_0_[4] ),
        .O(\col_cnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA008200000082)) 
    \col_cnt[6]_i_1 
       (.I0(\col_cnt[12]_i_4_n_0 ),
        .I1(\col_cnt_reg_n_0_[6] ),
        .I2(\col_cnt[6]_i_2_n_0 ),
        .I3(geqOp),
        .I4(eol_late_i3_out),
        .I5(active_cols_2[6]),
        .O(\col_cnt[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \col_cnt[6]_i_2 
       (.I0(\col_cnt_reg_n_0_[4] ),
        .I1(\col_cnt_reg_n_0_[2] ),
        .I2(\col_cnt_reg_n_0_[1] ),
        .I3(\col_cnt_reg_n_0_[0] ),
        .I4(\col_cnt_reg_n_0_[3] ),
        .I5(\col_cnt_reg_n_0_[5] ),
        .O(\col_cnt[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA008200000082)) 
    \col_cnt[7]_i_1 
       (.I0(\col_cnt[12]_i_4_n_0 ),
        .I1(\col_cnt_reg_n_0_[7] ),
        .I2(\col_cnt[7]_i_2_n_0 ),
        .I3(geqOp),
        .I4(eol_late_i3_out),
        .I5(active_cols_2[7]),
        .O(\col_cnt[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col_cnt[7]_i_2 
       (.I0(\col_cnt[6]_i_2_n_0 ),
        .I1(\col_cnt_reg_n_0_[6] ),
        .O(\col_cnt[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA008200000082)) 
    \col_cnt[8]_i_1 
       (.I0(\col_cnt[12]_i_4_n_0 ),
        .I1(\col_cnt_reg_n_0_[8] ),
        .I2(\col_cnt[8]_i_2_n_0 ),
        .I3(geqOp),
        .I4(eol_late_i3_out),
        .I5(active_cols_2[8]),
        .O(\col_cnt[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \col_cnt[8]_i_2 
       (.I0(\col_cnt_reg_n_0_[6] ),
        .I1(\col_cnt[6]_i_2_n_0 ),
        .I2(\col_cnt_reg_n_0_[7] ),
        .O(\col_cnt[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA008200000082)) 
    \col_cnt[9]_i_1 
       (.I0(\col_cnt[12]_i_4_n_0 ),
        .I1(\col_cnt_reg_n_0_[9] ),
        .I2(\col_cnt[9]_i_2_n_0 ),
        .I3(geqOp),
        .I4(eol_late_i3_out),
        .I5(active_cols_2[9]),
        .O(\col_cnt[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \col_cnt[9]_i_2 
       (.I0(\col_cnt_reg_n_0_[7] ),
        .I1(\col_cnt[6]_i_2_n_0 ),
        .I2(\col_cnt_reg_n_0_[6] ),
        .I3(\col_cnt_reg_n_0_[8] ),
        .O(\col_cnt[9]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \col_cnt_reg[0] 
       (.C(aclk),
        .CE(col_cnt),
        .D(\col_cnt[0]_i_1_n_0 ),
        .Q(\col_cnt_reg_n_0_[0] ),
        .S(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \col_cnt_reg[10] 
       (.C(aclk),
        .CE(col_cnt),
        .D(\col_cnt[10]_i_1_n_0 ),
        .Q(\col_cnt_reg_n_0_[10] ),
        .R(\col_cnt[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_cnt_reg[11] 
       (.C(aclk),
        .CE(col_cnt),
        .D(\col_cnt[11]_i_1_n_0 ),
        .Q(\col_cnt_reg_n_0_[11] ),
        .R(\col_cnt[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_cnt_reg[12] 
       (.C(aclk),
        .CE(col_cnt),
        .D(\col_cnt[12]_i_3_n_0 ),
        .Q(\col_cnt_reg_n_0_[12] ),
        .R(\col_cnt[12]_i_1_n_0 ));
  CARRY8 \col_cnt_reg[12]_i_9 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_col_cnt_reg[12]_i_9_CO_UNCONNECTED [7:4],\col_cnt_reg[12]_0 ,\col_cnt_reg[12]_i_9_n_5 ,\col_cnt_reg[12]_i_9_n_6 ,\col_cnt_reg[12]_i_9_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\col_cnt[12]_i_15_n_0 }),
        .O(\NLW_col_cnt_reg[12]_i_9_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,\col_cnt[12]_i_16_n_0 ,\col_cnt[12]_i_17_n_0 ,\col_cnt[12]_i_18_n_0 ,\col_cnt[12]_i_19_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \col_cnt_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\col_cnt[1]_i_1_n_0 ),
        .Q(\col_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \col_cnt_reg[2] 
       (.C(aclk),
        .CE(col_cnt),
        .D(\col_cnt[2]_i_1_n_0 ),
        .Q(\col_cnt_reg_n_0_[2] ),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \col_cnt_reg[3] 
       (.C(aclk),
        .CE(col_cnt),
        .D(\col_cnt[3]_i_1_n_0 ),
        .Q(\col_cnt_reg_n_0_[3] ),
        .R(\col_cnt[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_cnt_reg[4] 
       (.C(aclk),
        .CE(col_cnt),
        .D(\col_cnt[4]_i_1_n_0 ),
        .Q(\col_cnt_reg_n_0_[4] ),
        .R(\col_cnt[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_cnt_reg[5] 
       (.C(aclk),
        .CE(col_cnt),
        .D(\col_cnt[5]_i_1_n_0 ),
        .Q(\col_cnt_reg_n_0_[5] ),
        .R(\col_cnt[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_cnt_reg[6] 
       (.C(aclk),
        .CE(col_cnt),
        .D(\col_cnt[6]_i_1_n_0 ),
        .Q(\col_cnt_reg_n_0_[6] ),
        .R(\col_cnt[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_cnt_reg[7] 
       (.C(aclk),
        .CE(col_cnt),
        .D(\col_cnt[7]_i_1_n_0 ),
        .Q(\col_cnt_reg_n_0_[7] ),
        .R(\col_cnt[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_cnt_reg[8] 
       (.C(aclk),
        .CE(col_cnt),
        .D(\col_cnt[8]_i_1_n_0 ),
        .Q(\col_cnt_reg_n_0_[8] ),
        .R(\col_cnt[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_cnt_reg[9] 
       (.C(aclk),
        .CE(col_cnt),
        .D(\col_cnt[9]_i_1_n_0 ),
        .Q(\col_cnt_reg_n_0_[9] ),
        .R(\col_cnt[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \col_g_int[9]_i_1 
       (.I0(intc_if[0]),
        .I1(row_g_int0),
        .I2(resetn_out),
        .O(SS));
  FDRE #(
    .INIT(1'b0)) 
    core_en_i_reg
       (.C(aclk),
        .CE(master_en),
        .D(gtOp),
        .Q(core_en_i),
        .R(active_delay_i));
  LUT6 #(
    .INIT(64'hAA00AA30AAAAAAAA)) 
    eof_i_i_1
       (.I0(intc_if[1]),
        .I1(eof_i_i_2_n_0),
        .I2(eqOp1_out),
        .I3(aclken_0),
        .I4(\write_ptr_int_reg[2]_0 ),
        .I5(resetn_out),
        .O(eof_i_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    eof_i_i_2
       (.I0(eof_i_i_3_n_0),
        .I1(eof_i_i_4_n_0),
        .I2(eof_i_i_5_n_0),
        .I3(eof_i_i_6_n_0),
        .I4(eof_i_i_7_n_0),
        .I5(eof_i_i_8_n_0),
        .O(eof_i_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    eof_i_i_3
       (.I0(total_rows[3]),
        .I1(row_cnt_reg__0[3]),
        .I2(total_rows[2]),
        .I3(row_cnt_reg__0[2]),
        .O(eof_i_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    eof_i_i_4
       (.I0(total_rows[7]),
        .I1(row_cnt_reg__0[7]),
        .I2(total_rows[6]),
        .I3(row_cnt_reg__0[6]),
        .O(eof_i_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    eof_i_i_5
       (.I0(total_rows[9]),
        .I1(row_cnt_reg__0[9]),
        .I2(total_rows[8]),
        .I3(row_cnt_reg__0[8]),
        .O(eof_i_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    eof_i_i_6
       (.I0(total_rows[5]),
        .I1(row_cnt_reg__0[5]),
        .I2(total_rows[4]),
        .I3(row_cnt_reg__0[4]),
        .O(eof_i_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    eof_i_i_7
       (.I0(total_rows[11]),
        .I1(row_cnt_reg__0[11]),
        .I2(total_rows[10]),
        .I3(row_cnt_reg__0[10]),
        .O(eof_i_i_7_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    eof_i_i_8
       (.I0(total_rows[12]),
        .I1(row_cnt_reg__0[12]),
        .I2(row_cnt_reg__0[0]),
        .I3(total_rows[0]),
        .I4(row_cnt_reg__0[1]),
        .I5(total_rows[1]),
        .O(eof_i_i_8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    eof_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(eof_i_i_1_n_0),
        .Q(intc_if[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF4F004000000000)) 
    eol_early_i_i_1
       (.I0(eol_expected_d),
        .I1(eol_early_i0),
        .I2(fifo_rd_d),
        .I3(aclken_0),
        .I4(intc_if[5]),
        .I5(resetn_out),
        .O(eol_early_i_i_1_n_0));
  LUT6 #(
    .INIT(64'h8989898900008900)) 
    eol_early_i_i_2
       (.I0(active_video_prev_i_2_n_0),
        .I1(sof_expected),
        .I2(intc_if[8]),
        .I3(\GenerateDoutWriteFirstB.t_qb_reg[8] ),
        .I4(intc_if[6]),
        .I5(intc_if[5]),
        .O(eol_early_i0));
  FDRE #(
    .INIT(1'b0)) 
    eol_early_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(eol_early_i_i_1_n_0),
        .Q(intc_if[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    eol_expected_d_i_1
       (.I0(eol_expected),
        .I1(fifo_rd_i),
        .I2(aclken),
        .I3(\genr_control_regs[0] [0]),
        .I4(eol_expected_d),
        .O(eol_expected_d_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    eol_expected_d_reg
       (.C(aclk),
        .CE(1'b1),
        .D(eol_expected_d_i_1_n_0),
        .Q(eol_expected_d),
        .R(sclr));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    eol_expected_i_1
       (.I0(eol_expected_i_2_n_0),
        .I1(eol_expected_i_3_n_0),
        .I2(eol_expected_i_4_n_0),
        .I3(eol_expected_i_5_n_0),
        .I4(eol_expected_i_6_n_0),
        .I5(eol_expected_i_7_n_0),
        .O(eol_expected0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    eol_expected_i_2
       (.I0(\col_cnt_reg_n_0_[10] ),
        .I1(\time_control_regs[0] [10]),
        .I2(\col_cnt_reg_n_0_[11] ),
        .I3(\time_control_regs[0] [11]),
        .O(eol_expected_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    eol_expected_i_3
       (.I0(\col_cnt_reg_n_0_[0] ),
        .I1(\time_control_regs[0] [0]),
        .I2(\col_cnt_reg_n_0_[1] ),
        .I3(\time_control_regs[0] [1]),
        .O(eol_expected_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    eol_expected_i_4
       (.I0(\col_cnt_reg_n_0_[2] ),
        .I1(\time_control_regs[0] [2]),
        .I2(\col_cnt_reg_n_0_[3] ),
        .I3(\time_control_regs[0] [3]),
        .O(eol_expected_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    eol_expected_i_5
       (.I0(\col_cnt_reg_n_0_[8] ),
        .I1(\time_control_regs[0] [8]),
        .I2(\col_cnt_reg_n_0_[9] ),
        .I3(\time_control_regs[0] [9]),
        .O(eol_expected_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    eol_expected_i_6
       (.I0(\col_cnt_reg_n_0_[4] ),
        .I1(\time_control_regs[0] [4]),
        .I2(\col_cnt_reg_n_0_[5] ),
        .I3(\time_control_regs[0] [5]),
        .O(eol_expected_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hF666FFFF)) 
    eol_expected_i_7
       (.I0(\time_control_regs[0] [12]),
        .I1(\col_cnt_reg_n_0_[12] ),
        .I2(in_fifo_reset),
        .I3(t_qb[1]),
        .I4(eol_expected_i_8_n_0),
        .O(eol_expected_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    eol_expected_i_8
       (.I0(\col_cnt_reg_n_0_[6] ),
        .I1(\time_control_regs[0] [6]),
        .I2(\col_cnt_reg_n_0_[7] ),
        .I3(\time_control_regs[0] [7]),
        .O(eol_expected_i_8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    eol_expected_reg
       (.C(aclk),
        .CE(master_en),
        .D(eol_expected0),
        .Q(eol_expected),
        .R(sclr));
  LUT6 #(
    .INIT(64'h0555455500004000)) 
    eol_late_i_i_1
       (.I0(\GenerateDoutWriteFirstB.t_qb_reg[8] ),
        .I1(eol_late_i_i_3_n_0),
        .I2(eol_expected_d),
        .I3(fifo_rd_d),
        .I4(intc_if[5]),
        .I5(intc_if[6]),
        .O(eol_late_i3_out));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hC111)) 
    eol_late_i_i_3
       (.I0(intc_if[8]),
        .I1(sof_expected),
        .I2(in_fifo_reset),
        .I3(t_qb[1]),
        .O(eol_late_i_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    eol_late_i_reg
       (.C(aclk),
        .CE(master_en),
        .D(eol_late_i3_out),
        .Q(intc_if[6]),
        .R(sclr));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    fifo_rd_d_i_1
       (.I0(fifo_rd_i),
        .I1(resetn_out),
        .I2(aclken),
        .I3(\genr_control_regs[0] [0]),
        .I4(fifo_rd_d),
        .O(fifo_rd_d_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    fifo_rd_d_reg
       (.C(aclk),
        .CE(1'b1),
        .D(fifo_rd_d_i_1_n_0),
        .Q(fifo_rd_d),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    fifo_rd_i_i_2
       (.I0(intc_if[8]),
        .I1(fifo_rd_d),
        .I2(sof_expected),
        .I3(CO),
        .I4(leqOp17_in),
        .I5(active_video_prev_i_2_n_0),
        .O(fifo_rd_i0));
  FDRE #(
    .INIT(1'b0)) 
    fifo_rd_i_reg
       (.C(aclk),
        .CE(master_en),
        .D(fifo_rd_i0),
        .Q(fifo_rd_i),
        .R(active_delay_i));
  LUT2 #(
    .INIT(4'h8)) 
    fifo_wr_i_i_1
       (.I0(gtOp19_in),
        .I1(gtOp20_in),
        .O(fifo_wr_i0));
  LUT2 #(
    .INIT(4'h2)) 
    fifo_wr_i_i_10
       (.I0(\col_cnt_reg_n_0_[6] ),
        .I1(\col_cnt_reg_n_0_[7] ),
        .O(fifo_wr_i_i_10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    fifo_wr_i_i_11
       (.I0(\col_cnt_reg_n_0_[5] ),
        .I1(\col_cnt_reg_n_0_[4] ),
        .O(fifo_wr_i_i_11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    fifo_wr_i_i_12
       (.I0(\col_cnt_reg_n_0_[3] ),
        .I1(\col_cnt_reg_n_0_[2] ),
        .O(fifo_wr_i_i_12_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    fifo_wr_i_i_13
       (.I0(\col_cnt_reg_n_0_[0] ),
        .I1(\col_cnt_reg_n_0_[1] ),
        .O(fifo_wr_i_i_13_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_wr_i_i_3
       (.I0(\col_cnt_reg_n_0_[10] ),
        .I1(\col_cnt_reg_n_0_[11] ),
        .O(fifo_wr_i_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_wr_i_i_4
       (.I0(\col_cnt_reg_n_0_[8] ),
        .I1(\col_cnt_reg_n_0_[9] ),
        .O(fifo_wr_i_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_wr_i_i_5
       (.I0(\col_cnt_reg_n_0_[4] ),
        .I1(\col_cnt_reg_n_0_[5] ),
        .O(fifo_wr_i_i_5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_wr_i_i_6
       (.I0(\col_cnt_reg_n_0_[2] ),
        .I1(\col_cnt_reg_n_0_[3] ),
        .O(fifo_wr_i_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_wr_i_i_7
       (.I0(\col_cnt_reg_n_0_[12] ),
        .O(fifo_wr_i_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    fifo_wr_i_i_8
       (.I0(\col_cnt_reg_n_0_[11] ),
        .I1(\col_cnt_reg_n_0_[10] ),
        .O(fifo_wr_i_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    fifo_wr_i_i_9
       (.I0(\col_cnt_reg_n_0_[9] ),
        .I1(\col_cnt_reg_n_0_[8] ),
        .O(fifo_wr_i_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    fifo_wr_i_reg
       (.C(aclk),
        .CE(master_en),
        .D(fifo_wr_i0),
        .Q(fifo_wr_i),
        .R(active_delay_i));
  CARRY8 fifo_wr_i_reg_i_2
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_fifo_wr_i_reg_i_2_CO_UNCONNECTED[7],gtOp20_in,fifo_wr_i_reg_i_2_n_2,fifo_wr_i_reg_i_2_n_3,NLW_fifo_wr_i_reg_i_2_CO_UNCONNECTED[3],fifo_wr_i_reg_i_2_n_5,fifo_wr_i_reg_i_2_n_6,fifo_wr_i_reg_i_2_n_7}),
        .DI({1'b0,\col_cnt_reg_n_0_[12] ,fifo_wr_i_i_3_n_0,fifo_wr_i_i_4_n_0,\col_cnt_reg_n_0_[7] ,fifo_wr_i_i_5_n_0,fifo_wr_i_i_6_n_0,\col_cnt_reg_n_0_[1] }),
        .O(NLW_fifo_wr_i_reg_i_2_O_UNCONNECTED[7:0]),
        .S({1'b0,fifo_wr_i_i_7_n_0,fifo_wr_i_i_8_n_0,fifo_wr_i_i_9_n_0,fifo_wr_i_i_10_n_0,fifo_wr_i_i_11_n_0,fifo_wr_i_i_12_n_0,fifo_wr_i_i_13_n_0}));
  CARRY8 geqOp_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_geqOp_carry_CO_UNCONNECTED[7],geqOp,geqOp_carry_n_2,geqOp_carry_n_3,NLW_geqOp_carry_CO_UNCONNECTED[3],geqOp_carry_n_5,geqOp_carry_n_6,geqOp_carry_n_7}),
        .DI({1'b0,geqOp_carry_i_1_n_0,geqOp_carry_i_2_n_0,geqOp_carry_i_3_n_0,geqOp_carry_i_4_n_0,geqOp_carry_i_5_n_0,geqOp_carry_i_6_n_0,geqOp_carry_i_7_n_0}),
        .O(NLW_geqOp_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,geqOp_carry_i_8_n_0,geqOp_carry_i_9_n_0,geqOp_carry_i_10_n_0,geqOp_carry_i_11_n_0,geqOp_carry_i_12_n_0,geqOp_carry_i_13_n_0,geqOp_carry_i_14_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    geqOp_carry_i_1
       (.I0(\col_cnt_reg_n_0_[12] ),
        .I1(total_cols[12]),
        .O(geqOp_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    geqOp_carry_i_10
       (.I0(total_cols[8]),
        .I1(\col_cnt_reg_n_0_[8] ),
        .I2(total_cols[9]),
        .I3(\col_cnt_reg_n_0_[9] ),
        .O(geqOp_carry_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    geqOp_carry_i_11
       (.I0(total_cols[6]),
        .I1(\col_cnt_reg_n_0_[6] ),
        .I2(total_cols[7]),
        .I3(\col_cnt_reg_n_0_[7] ),
        .O(geqOp_carry_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    geqOp_carry_i_12
       (.I0(total_cols[4]),
        .I1(\col_cnt_reg_n_0_[4] ),
        .I2(total_cols[5]),
        .I3(\col_cnt_reg_n_0_[5] ),
        .O(geqOp_carry_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    geqOp_carry_i_13
       (.I0(total_cols[2]),
        .I1(\col_cnt_reg_n_0_[2] ),
        .I2(total_cols[3]),
        .I3(\col_cnt_reg_n_0_[3] ),
        .O(geqOp_carry_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    geqOp_carry_i_14
       (.I0(total_cols[0]),
        .I1(\col_cnt_reg_n_0_[0] ),
        .I2(total_cols[1]),
        .I3(\col_cnt_reg_n_0_[1] ),
        .O(geqOp_carry_i_14_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    geqOp_carry_i_2
       (.I0(\col_cnt_reg_n_0_[10] ),
        .I1(total_cols[10]),
        .I2(\col_cnt_reg_n_0_[11] ),
        .I3(total_cols[11]),
        .O(geqOp_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    geqOp_carry_i_3
       (.I0(\col_cnt_reg_n_0_[8] ),
        .I1(total_cols[8]),
        .I2(\col_cnt_reg_n_0_[9] ),
        .I3(total_cols[9]),
        .O(geqOp_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    geqOp_carry_i_4
       (.I0(\col_cnt_reg_n_0_[6] ),
        .I1(total_cols[6]),
        .I2(\col_cnt_reg_n_0_[7] ),
        .I3(total_cols[7]),
        .O(geqOp_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    geqOp_carry_i_5
       (.I0(\col_cnt_reg_n_0_[4] ),
        .I1(total_cols[4]),
        .I2(\col_cnt_reg_n_0_[5] ),
        .I3(total_cols[5]),
        .O(geqOp_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    geqOp_carry_i_6
       (.I0(\col_cnt_reg_n_0_[2] ),
        .I1(total_cols[2]),
        .I2(\col_cnt_reg_n_0_[3] ),
        .I3(total_cols[3]),
        .O(geqOp_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    geqOp_carry_i_7
       (.I0(\col_cnt_reg_n_0_[0] ),
        .I1(total_cols[0]),
        .I2(\col_cnt_reg_n_0_[1] ),
        .I3(total_cols[1]),
        .O(geqOp_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    geqOp_carry_i_8
       (.I0(total_cols[12]),
        .I1(\col_cnt_reg_n_0_[12] ),
        .O(geqOp_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    geqOp_carry_i_9
       (.I0(total_cols[10]),
        .I1(\col_cnt_reg_n_0_[10] ),
        .I2(total_cols[11]),
        .I3(\col_cnt_reg_n_0_[11] ),
        .O(geqOp_carry_i_9_n_0));
  CARRY8 gtOp_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_gtOp_carry_CO_UNCONNECTED[7],gtOp23_in,gtOp_carry_n_2,gtOp_carry_n_3,NLW_gtOp_carry_CO_UNCONNECTED[3],gtOp_carry_n_5,gtOp_carry_n_6,gtOp_carry_n_7}),
        .DI({1'b0,gtOp_carry_i_1_n_0,gtOp_carry_i_2_n_0,gtOp_carry_i_3_n_0,gtOp_carry_i_4_n_0,gtOp_carry_i_5_n_0,gtOp_carry_i_6_n_0,gtOp_carry_i_7_n_0}),
        .O(NLW_gtOp_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,gtOp_carry_i_8_n_0,gtOp_carry_i_9_n_0,gtOp_carry_i_10_n_0,gtOp_carry_i_11_n_0,gtOp_carry_i_12_n_0,gtOp_carry_i_13_n_0,gtOp_carry_i_14_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    gtOp_carry_i_1
       (.I0(\col_cnt_reg_n_0_[12] ),
        .I1(\time_control_regs[0] [12]),
        .O(gtOp_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_10
       (.I0(\col_cnt_reg_n_0_[8] ),
        .I1(\time_control_regs[0] [8]),
        .I2(\col_cnt_reg_n_0_[9] ),
        .I3(\time_control_regs[0] [9]),
        .O(gtOp_carry_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_11
       (.I0(\col_cnt_reg_n_0_[6] ),
        .I1(\time_control_regs[0] [6]),
        .I2(\col_cnt_reg_n_0_[7] ),
        .I3(\time_control_regs[0] [7]),
        .O(gtOp_carry_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_12
       (.I0(\col_cnt_reg_n_0_[4] ),
        .I1(\time_control_regs[0] [4]),
        .I2(\col_cnt_reg_n_0_[5] ),
        .I3(\time_control_regs[0] [5]),
        .O(gtOp_carry_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_13
       (.I0(\col_cnt_reg_n_0_[2] ),
        .I1(\time_control_regs[0] [2]),
        .I2(\col_cnt_reg_n_0_[3] ),
        .I3(\time_control_regs[0] [3]),
        .O(gtOp_carry_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_14
       (.I0(\col_cnt_reg_n_0_[0] ),
        .I1(\time_control_regs[0] [0]),
        .I2(\col_cnt_reg_n_0_[1] ),
        .I3(\time_control_regs[0] [1]),
        .O(gtOp_carry_i_14_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    gtOp_carry_i_2
       (.I0(\col_cnt_reg_n_0_[10] ),
        .I1(\time_control_regs[0] [10]),
        .I2(\col_cnt_reg_n_0_[11] ),
        .I3(\time_control_regs[0] [11]),
        .O(gtOp_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    gtOp_carry_i_3
       (.I0(\col_cnt_reg_n_0_[8] ),
        .I1(\time_control_regs[0] [8]),
        .I2(\col_cnt_reg_n_0_[9] ),
        .I3(\time_control_regs[0] [9]),
        .O(gtOp_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    gtOp_carry_i_4
       (.I0(\col_cnt_reg_n_0_[6] ),
        .I1(\time_control_regs[0] [6]),
        .I2(\col_cnt_reg_n_0_[7] ),
        .I3(\time_control_regs[0] [7]),
        .O(gtOp_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    gtOp_carry_i_5
       (.I0(\col_cnt_reg_n_0_[4] ),
        .I1(\time_control_regs[0] [4]),
        .I2(\col_cnt_reg_n_0_[5] ),
        .I3(\time_control_regs[0] [5]),
        .O(gtOp_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    gtOp_carry_i_6
       (.I0(\col_cnt_reg_n_0_[2] ),
        .I1(\time_control_regs[0] [2]),
        .I2(\col_cnt_reg_n_0_[3] ),
        .I3(\time_control_regs[0] [3]),
        .O(gtOp_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    gtOp_carry_i_7
       (.I0(\col_cnt_reg_n_0_[0] ),
        .I1(\time_control_regs[0] [0]),
        .I2(\col_cnt_reg_n_0_[1] ),
        .I3(\time_control_regs[0] [1]),
        .O(gtOp_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    gtOp_carry_i_8
       (.I0(\time_control_regs[0] [12]),
        .I1(\col_cnt_reg_n_0_[12] ),
        .O(gtOp_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_9
       (.I0(\col_cnt_reg_n_0_[10] ),
        .I1(\time_control_regs[0] [10]),
        .I2(\col_cnt_reg_n_0_[11] ),
        .I3(\time_control_regs[0] [11]),
        .O(gtOp_carry_i_9_n_0));
  CARRY8 \gtOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_gtOp_inferred__0/i__carry_CO_UNCONNECTED [7],gtOp22_in,\gtOp_inferred__0/i__carry_n_2 ,\gtOp_inferred__0/i__carry_n_3 ,\NLW_gtOp_inferred__0/i__carry_CO_UNCONNECTED [3],\gtOp_inferred__0/i__carry_n_5 ,\gtOp_inferred__0/i__carry_n_6 ,\gtOp_inferred__0/i__carry_n_7 }),
        .DI({1'b0,i__carry_i_1__20_n_0,i__carry_i_2__15_n_0,i__carry_i_3__15_n_0,i__carry_i_4__15_n_0,i__carry_i_5__15_n_0,i__carry_i_6__15_n_0,i__carry_i_7__15_n_0}),
        .O(\NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({1'b0,i__carry_i_8__16_n_0,i__carry_i_9__10_n_0,i__carry_i_10__10_n_0,i__carry_i_11__6_n_0,i__carry_i_12__6_n_0,i__carry_i_13__4_n_0,i__carry_i_14__4_n_0}));
  CARRY8 \gtOp_inferred__2/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_gtOp_inferred__2/i__carry_CO_UNCONNECTED [7],gtOp19_in,\gtOp_inferred__2/i__carry_n_2 ,\gtOp_inferred__2/i__carry_n_3 ,\NLW_gtOp_inferred__2/i__carry_CO_UNCONNECTED [3],\gtOp_inferred__2/i__carry_n_5 ,\gtOp_inferred__2/i__carry_n_6 ,\gtOp_inferred__2/i__carry_n_7 }),
        .DI({1'b0,row_cnt_reg__0[12],i__carry_i_1__17_n_0,i__carry_i_2__12_n_0,i__carry_i_3__12_n_0,i__carry_i_4__12_n_0,row_cnt_reg__0[3],i__carry_i_5__12_n_0}),
        .O(\NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED [7:0]),
        .S({1'b0,i__carry_i_6__12_n_0,i__carry_i_7__12_n_0,i__carry_i_8__13_n_0,i__carry_i_9__11_n_0,i__carry_i_10__11_n_0,i__carry_i_11__1_n_0,i__carry_i_12__1_n_0}));
  CARRY8 \gtOp_inferred__3/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_gtOp_inferred__3/i__carry_CO_UNCONNECTED [7],gtOp,\gtOp_inferred__3/i__carry_n_2 ,\gtOp_inferred__3/i__carry_n_3 ,\NLW_gtOp_inferred__3/i__carry_CO_UNCONNECTED [3],\gtOp_inferred__3/i__carry_n_5 ,\gtOp_inferred__3/i__carry_n_6 ,\gtOp_inferred__3/i__carry_n_7 }),
        .DI({1'b0,\col_cnt_reg_n_0_[12] ,i__carry_i_1__18_n_0,i__carry_i_2__13_n_0,i__carry_i_3__13_n_0,i__carry_i_4__13_n_0,i__carry_i_5__13_n_0,\col_cnt_reg_n_0_[1] }),
        .O(\NLW_gtOp_inferred__3/i__carry_O_UNCONNECTED [7:0]),
        .S({1'b0,i__carry_i_6__13_n_0,i__carry_i_7__13_n_0,i__carry_i_8__14_n_0,i__carry_i_9__7_n_0,i__carry_i_10__6_n_0,i__carry_i_11__2_n_0,i__carry_i_12__2_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__10
       (.I0(\time_control_regs[0] [21]),
        .I1(row_cnt_reg__0[8]),
        .I2(\time_control_regs[0] [22]),
        .I3(row_cnt_reg__0[9]),
        .O(i__carry_i_10__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_10__11
       (.I0(row_cnt_reg__0[4]),
        .I1(row_cnt_reg__0[5]),
        .O(i__carry_i_10__11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_10__6
       (.I0(\col_cnt_reg_n_0_[5] ),
        .I1(\col_cnt_reg_n_0_[4] ),
        .O(i__carry_i_10__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__7
       (.I0(\time_control_regs[0] [21]),
        .I1(row_cnt_reg__0[8]),
        .I2(\time_control_regs[0] [22]),
        .I3(row_cnt_reg__0[9]),
        .O(i__carry_i_10__7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__8
       (.I0(active_cols_1[9]),
        .I1(\col_cnt_reg_n_0_[9] ),
        .I2(active_cols_1[8]),
        .I3(\col_cnt_reg_n_0_[8] ),
        .O(i__carry_i_10__8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__9
       (.I0(total_cols[8]),
        .I1(\col_cnt_reg_n_0_[8] ),
        .I2(total_cols[9]),
        .I3(\col_cnt_reg_n_0_[9] ),
        .O(i__carry_i_10__9_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_11__1
       (.I0(row_cnt_reg__0[2]),
        .I1(row_cnt_reg__0[3]),
        .O(i__carry_i_11__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_11__2
       (.I0(\col_cnt_reg_n_0_[3] ),
        .I1(\col_cnt_reg_n_0_[2] ),
        .O(i__carry_i_11__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11__3
       (.I0(\time_control_regs[0] [19]),
        .I1(row_cnt_reg__0[6]),
        .I2(\time_control_regs[0] [20]),
        .I3(row_cnt_reg__0[7]),
        .O(i__carry_i_11__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11__4
       (.I0(active_cols_1[7]),
        .I1(\col_cnt_reg_n_0_[7] ),
        .I2(active_cols_1[6]),
        .I3(\col_cnt_reg_n_0_[6] ),
        .O(i__carry_i_11__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11__5
       (.I0(total_cols[6]),
        .I1(\col_cnt_reg_n_0_[6] ),
        .I2(total_cols[7]),
        .I3(\col_cnt_reg_n_0_[7] ),
        .O(i__carry_i_11__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11__6
       (.I0(\time_control_regs[0] [19]),
        .I1(row_cnt_reg__0[6]),
        .I2(\time_control_regs[0] [20]),
        .I3(row_cnt_reg__0[7]),
        .O(i__carry_i_11__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_12__1
       (.I0(row_cnt_reg__0[0]),
        .I1(row_cnt_reg__0[1]),
        .O(i__carry_i_12__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_12__2
       (.I0(\col_cnt_reg_n_0_[0] ),
        .I1(\col_cnt_reg_n_0_[1] ),
        .O(i__carry_i_12__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12__3
       (.I0(\time_control_regs[0] [17]),
        .I1(row_cnt_reg__0[4]),
        .I2(\time_control_regs[0] [18]),
        .I3(row_cnt_reg__0[5]),
        .O(i__carry_i_12__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12__4
       (.I0(active_cols_1[5]),
        .I1(\col_cnt_reg_n_0_[5] ),
        .I2(active_cols_1[4]),
        .I3(\col_cnt_reg_n_0_[4] ),
        .O(i__carry_i_12__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12__5
       (.I0(total_cols[4]),
        .I1(\col_cnt_reg_n_0_[4] ),
        .I2(total_cols[5]),
        .I3(\col_cnt_reg_n_0_[5] ),
        .O(i__carry_i_12__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12__6
       (.I0(\time_control_regs[0] [17]),
        .I1(row_cnt_reg__0[4]),
        .I2(\time_control_regs[0] [18]),
        .I3(row_cnt_reg__0[5]),
        .O(i__carry_i_12__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13__1
       (.I0(\time_control_regs[0] [15]),
        .I1(row_cnt_reg__0[2]),
        .I2(\time_control_regs[0] [16]),
        .I3(row_cnt_reg__0[3]),
        .O(i__carry_i_13__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13__2
       (.I0(active_cols_1[3]),
        .I1(\col_cnt_reg_n_0_[3] ),
        .I2(active_cols_1[2]),
        .I3(\col_cnt_reg_n_0_[2] ),
        .O(i__carry_i_13__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13__3
       (.I0(total_cols[2]),
        .I1(\col_cnt_reg_n_0_[2] ),
        .I2(total_cols[3]),
        .I3(\col_cnt_reg_n_0_[3] ),
        .O(i__carry_i_13__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13__4
       (.I0(\time_control_regs[0] [15]),
        .I1(row_cnt_reg__0[2]),
        .I2(\time_control_regs[0] [16]),
        .I3(row_cnt_reg__0[3]),
        .O(i__carry_i_13__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14__1
       (.I0(\time_control_regs[0] [13]),
        .I1(row_cnt_reg__0[0]),
        .I2(\time_control_regs[0] [14]),
        .I3(row_cnt_reg__0[1]),
        .O(i__carry_i_14__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14__2
       (.I0(active_cols_1[1]),
        .I1(\col_cnt_reg_n_0_[1] ),
        .I2(active_cols_1[0]),
        .I3(\col_cnt_reg_n_0_[0] ),
        .O(i__carry_i_14__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14__3
       (.I0(total_cols[0]),
        .I1(\col_cnt_reg_n_0_[0] ),
        .I2(total_cols[1]),
        .I3(\col_cnt_reg_n_0_[1] ),
        .O(i__carry_i_14__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14__4
       (.I0(\time_control_regs[0] [13]),
        .I1(row_cnt_reg__0[0]),
        .I2(\time_control_regs[0] [14]),
        .I3(row_cnt_reg__0[1]),
        .O(i__carry_i_14__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_1__17
       (.I0(row_cnt_reg__0[11]),
        .I1(row_cnt_reg__0[10]),
        .O(i__carry_i_1__17_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_1__18
       (.I0(\col_cnt_reg_n_0_[10] ),
        .I1(\col_cnt_reg_n_0_[11] ),
        .O(i__carry_i_1__18_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1__19
       (.I0(total_cols[12]),
        .I1(\col_cnt_reg_n_0_[12] ),
        .O(i__carry_i_1__19_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1__20
       (.I0(row_cnt_reg__0[12]),
        .I1(\time_control_regs[0] [25]),
        .O(i__carry_i_1__20_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1__21
       (.I0(\time_control_regs[0] [25]),
        .I1(row_cnt_reg__0[12]),
        .O(i__carry_i_1__21_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1__22
       (.I0(active_cols_1[12]),
        .I1(\col_cnt_reg_n_0_[12] ),
        .O(i__carry_i_1__22_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_2__11
       (.I0(total_cols[10]),
        .I1(\col_cnt_reg_n_0_[10] ),
        .I2(total_cols[11]),
        .I3(\col_cnt_reg_n_0_[11] ),
        .O(i__carry_i_2__11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__12
       (.I0(row_cnt_reg__0[9]),
        .I1(row_cnt_reg__0[8]),
        .O(i__carry_i_2__12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__13
       (.I0(\col_cnt_reg_n_0_[8] ),
        .I1(\col_cnt_reg_n_0_[9] ),
        .O(i__carry_i_2__13_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_2__14
       (.I0(\time_control_regs[0] [23]),
        .I1(row_cnt_reg__0[10]),
        .I2(\time_control_regs[0] [24]),
        .I3(row_cnt_reg__0[11]),
        .O(i__carry_i_2__14_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_2__15
       (.I0(row_cnt_reg__0[10]),
        .I1(\time_control_regs[0] [23]),
        .I2(row_cnt_reg__0[11]),
        .I3(\time_control_regs[0] [24]),
        .O(i__carry_i_2__15_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_2__16
       (.I0(\col_cnt_reg_n_0_[11] ),
        .I1(active_cols_1[11]),
        .I2(active_cols_1[10]),
        .I3(\col_cnt_reg_n_0_[10] ),
        .O(i__carry_i_2__16_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_3__11
       (.I0(total_cols[8]),
        .I1(\col_cnt_reg_n_0_[8] ),
        .I2(total_cols[9]),
        .I3(\col_cnt_reg_n_0_[9] ),
        .O(i__carry_i_3__11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_3__12
       (.I0(row_cnt_reg__0[7]),
        .I1(row_cnt_reg__0[6]),
        .O(i__carry_i_3__12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_3__13
       (.I0(\col_cnt_reg_n_0_[6] ),
        .I1(\col_cnt_reg_n_0_[7] ),
        .O(i__carry_i_3__13_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_3__14
       (.I0(\time_control_regs[0] [21]),
        .I1(row_cnt_reg__0[8]),
        .I2(\time_control_regs[0] [22]),
        .I3(row_cnt_reg__0[9]),
        .O(i__carry_i_3__14_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_3__15
       (.I0(row_cnt_reg__0[8]),
        .I1(\time_control_regs[0] [21]),
        .I2(row_cnt_reg__0[9]),
        .I3(\time_control_regs[0] [22]),
        .O(i__carry_i_3__15_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_3__16
       (.I0(\col_cnt_reg_n_0_[9] ),
        .I1(active_cols_1[9]),
        .I2(active_cols_1[8]),
        .I3(\col_cnt_reg_n_0_[8] ),
        .O(i__carry_i_3__16_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_4__11
       (.I0(total_cols[6]),
        .I1(\col_cnt_reg_n_0_[6] ),
        .I2(total_cols[7]),
        .I3(\col_cnt_reg_n_0_[7] ),
        .O(i__carry_i_4__11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_4__12
       (.I0(row_cnt_reg__0[5]),
        .I1(row_cnt_reg__0[4]),
        .O(i__carry_i_4__12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_4__13
       (.I0(\col_cnt_reg_n_0_[4] ),
        .I1(\col_cnt_reg_n_0_[5] ),
        .O(i__carry_i_4__13_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_4__14
       (.I0(\time_control_regs[0] [19]),
        .I1(row_cnt_reg__0[6]),
        .I2(\time_control_regs[0] [20]),
        .I3(row_cnt_reg__0[7]),
        .O(i__carry_i_4__14_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_4__15
       (.I0(row_cnt_reg__0[6]),
        .I1(\time_control_regs[0] [19]),
        .I2(row_cnt_reg__0[7]),
        .I3(\time_control_regs[0] [20]),
        .O(i__carry_i_4__15_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_4__16
       (.I0(\col_cnt_reg_n_0_[7] ),
        .I1(active_cols_1[7]),
        .I2(active_cols_1[6]),
        .I3(\col_cnt_reg_n_0_[6] ),
        .O(i__carry_i_4__16_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_5__11
       (.I0(total_cols[4]),
        .I1(\col_cnt_reg_n_0_[4] ),
        .I2(total_cols[5]),
        .I3(\col_cnt_reg_n_0_[5] ),
        .O(i__carry_i_5__11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_5__12
       (.I0(row_cnt_reg__0[1]),
        .I1(row_cnt_reg__0[0]),
        .O(i__carry_i_5__12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_5__13
       (.I0(\col_cnt_reg_n_0_[2] ),
        .I1(\col_cnt_reg_n_0_[3] ),
        .O(i__carry_i_5__13_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_5__14
       (.I0(\time_control_regs[0] [17]),
        .I1(row_cnt_reg__0[4]),
        .I2(\time_control_regs[0] [18]),
        .I3(row_cnt_reg__0[5]),
        .O(i__carry_i_5__14_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_5__15
       (.I0(row_cnt_reg__0[4]),
        .I1(\time_control_regs[0] [17]),
        .I2(row_cnt_reg__0[5]),
        .I3(\time_control_regs[0] [18]),
        .O(i__carry_i_5__15_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_5__16
       (.I0(\col_cnt_reg_n_0_[5] ),
        .I1(active_cols_1[5]),
        .I2(active_cols_1[4]),
        .I3(\col_cnt_reg_n_0_[4] ),
        .O(i__carry_i_5__16_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_6__11
       (.I0(total_cols[2]),
        .I1(\col_cnt_reg_n_0_[2] ),
        .I2(total_cols[3]),
        .I3(\col_cnt_reg_n_0_[3] ),
        .O(i__carry_i_6__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_6__12
       (.I0(row_cnt_reg__0[12]),
        .O(i__carry_i_6__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_6__13
       (.I0(\col_cnt_reg_n_0_[12] ),
        .O(i__carry_i_6__13_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_6__14
       (.I0(\time_control_regs[0] [15]),
        .I1(row_cnt_reg__0[2]),
        .I2(\time_control_regs[0] [16]),
        .I3(row_cnt_reg__0[3]),
        .O(i__carry_i_6__14_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_6__15
       (.I0(row_cnt_reg__0[2]),
        .I1(\time_control_regs[0] [15]),
        .I2(row_cnt_reg__0[3]),
        .I3(\time_control_regs[0] [16]),
        .O(i__carry_i_6__15_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_6__16
       (.I0(\col_cnt_reg_n_0_[3] ),
        .I1(active_cols_1[3]),
        .I2(active_cols_1[2]),
        .I3(\col_cnt_reg_n_0_[2] ),
        .O(i__carry_i_6__16_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_7__11
       (.I0(total_cols[0]),
        .I1(\col_cnt_reg_n_0_[0] ),
        .I2(total_cols[1]),
        .I3(\col_cnt_reg_n_0_[1] ),
        .O(i__carry_i_7__11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7__12
       (.I0(row_cnt_reg__0[10]),
        .I1(row_cnt_reg__0[11]),
        .O(i__carry_i_7__12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7__13
       (.I0(\col_cnt_reg_n_0_[11] ),
        .I1(\col_cnt_reg_n_0_[10] ),
        .O(i__carry_i_7__13_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_7__14
       (.I0(\time_control_regs[0] [13]),
        .I1(row_cnt_reg__0[0]),
        .I2(\time_control_regs[0] [14]),
        .I3(row_cnt_reg__0[1]),
        .O(i__carry_i_7__14_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_7__15
       (.I0(row_cnt_reg__0[0]),
        .I1(\time_control_regs[0] [13]),
        .I2(row_cnt_reg__0[1]),
        .I3(\time_control_regs[0] [14]),
        .O(i__carry_i_7__15_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_7__16
       (.I0(\col_cnt_reg_n_0_[1] ),
        .I1(active_cols_1[1]),
        .I2(active_cols_1[0]),
        .I3(\col_cnt_reg_n_0_[0] ),
        .O(i__carry_i_7__16_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_8__13
       (.I0(row_cnt_reg__0[8]),
        .I1(row_cnt_reg__0[9]),
        .O(i__carry_i_8__13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_8__14
       (.I0(\col_cnt_reg_n_0_[9] ),
        .I1(\col_cnt_reg_n_0_[8] ),
        .O(i__carry_i_8__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__15
       (.I0(\col_cnt_reg_n_0_[12] ),
        .I1(total_cols[12]),
        .O(i__carry_i_8__15_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__16
       (.I0(\time_control_regs[0] [25]),
        .I1(row_cnt_reg__0[12]),
        .O(i__carry_i_8__16_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__17
       (.I0(row_cnt_reg__0[12]),
        .I1(\time_control_regs[0] [25]),
        .O(i__carry_i_8__17_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__18
       (.I0(\col_cnt_reg_n_0_[12] ),
        .I1(active_cols_1[12]),
        .O(i__carry_i_8__18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__10
       (.I0(\time_control_regs[0] [23]),
        .I1(row_cnt_reg__0[10]),
        .I2(\time_control_regs[0] [24]),
        .I3(row_cnt_reg__0[11]),
        .O(i__carry_i_9__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_9__11
       (.I0(row_cnt_reg__0[6]),
        .I1(row_cnt_reg__0[7]),
        .O(i__carry_i_9__11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__6
       (.I0(total_cols[10]),
        .I1(\col_cnt_reg_n_0_[10] ),
        .I2(total_cols[11]),
        .I3(\col_cnt_reg_n_0_[11] ),
        .O(i__carry_i_9__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_9__7
       (.I0(\col_cnt_reg_n_0_[7] ),
        .I1(\col_cnt_reg_n_0_[6] ),
        .O(i__carry_i_9__7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__8
       (.I0(\time_control_regs[0] [23]),
        .I1(row_cnt_reg__0[10]),
        .I2(\time_control_regs[0] [24]),
        .I3(row_cnt_reg__0[11]),
        .O(i__carry_i_9__8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__9
       (.I0(active_cols_1[11]),
        .I1(\col_cnt_reg_n_0_[11] ),
        .I2(active_cols_1[10]),
        .I3(\col_cnt_reg_n_0_[10] ),
        .O(i__carry_i_9__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'hB)) 
    in_fifo_reset_i_1
       (.I0(in_fifo_reset),
        .I1(in_fifo_reset_reg_0),
        .O(in_fifo_reset0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF555D)) 
    in_fifo_reset_i_2
       (.I0(fifo_rd_i),
        .I1(\GenerateDoutWriteFirstB.t_qb_reg[8] ),
        .I2(\genr_control_regs[0] [1]),
        .I3(eol_expected_d),
        .I4(aclken_0),
        .I5(in_fifo_reset_i_3_n_0),
        .O(in_fifo_reset_reg_0));
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    in_fifo_reset_i_3
       (.I0(intc_if[8]),
        .I1(t_qb[0]),
        .I2(in_fifo_reset),
        .I3(eol_expected_d),
        .I4(intc_if[6]),
        .O(in_fifo_reset_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    in_fifo_reset_reg
       (.C(aclk),
        .CE(master_en),
        .D(in_fifo_reset0),
        .Q(in_fifo_reset),
        .R(sclr));
  LUT4 #(
    .INIT(16'h0080)) 
    \intc_if[0]_INST_0 
       (.I0(core_en_i),
        .I1(\genr_control_regs[0] [0]),
        .I2(aclken),
        .I3(intc_if[6]),
        .O(intc_if[0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \intc_if[4]_INST_0 
       (.I0(intc_if[8]),
        .I1(intc_if[6]),
        .I2(intc_if[5]),
        .I3(intc_if[7]),
        .O(intc_if[4]));
  CARRY8 leqOp_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_leqOp_carry_CO_UNCONNECTED[7],CO,leqOp_carry_n_2,leqOp_carry_n_3,NLW_leqOp_carry_CO_UNCONNECTED[3],leqOp_carry_n_5,leqOp_carry_n_6,leqOp_carry_n_7}),
        .DI({1'b0,leqOp_carry_i_1_n_0,leqOp_carry_i_2_n_0,leqOp_carry_i_3_n_0,leqOp_carry_i_4_n_0,leqOp_carry_i_5_n_0,leqOp_carry_i_6_n_0,leqOp_carry_i_7_n_0}),
        .O(NLW_leqOp_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,leqOp_carry_i_8_n_0,leqOp_carry_i_9_n_0,leqOp_carry_i_10_n_0,leqOp_carry_i_11_n_0,leqOp_carry_i_12_n_0,leqOp_carry_i_13_n_0,leqOp_carry_i_14_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    leqOp_carry_i_1
       (.I0(\time_control_regs[0] [12]),
        .I1(\col_cnt_reg_n_0_[12] ),
        .O(leqOp_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    leqOp_carry_i_10
       (.I0(\col_cnt_reg_n_0_[8] ),
        .I1(\time_control_regs[0] [8]),
        .I2(\col_cnt_reg_n_0_[9] ),
        .I3(\time_control_regs[0] [9]),
        .O(leqOp_carry_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    leqOp_carry_i_11
       (.I0(\col_cnt_reg_n_0_[6] ),
        .I1(\time_control_regs[0] [6]),
        .I2(\col_cnt_reg_n_0_[7] ),
        .I3(\time_control_regs[0] [7]),
        .O(leqOp_carry_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    leqOp_carry_i_12
       (.I0(\col_cnt_reg_n_0_[4] ),
        .I1(\time_control_regs[0] [4]),
        .I2(\col_cnt_reg_n_0_[5] ),
        .I3(\time_control_regs[0] [5]),
        .O(leqOp_carry_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    leqOp_carry_i_13
       (.I0(\col_cnt_reg_n_0_[2] ),
        .I1(\time_control_regs[0] [2]),
        .I2(\col_cnt_reg_n_0_[3] ),
        .I3(\time_control_regs[0] [3]),
        .O(leqOp_carry_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    leqOp_carry_i_14
       (.I0(\col_cnt_reg_n_0_[0] ),
        .I1(\time_control_regs[0] [0]),
        .I2(\col_cnt_reg_n_0_[1] ),
        .I3(\time_control_regs[0] [1]),
        .O(leqOp_carry_i_14_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    leqOp_carry_i_2
       (.I0(\time_control_regs[0] [10]),
        .I1(\col_cnt_reg_n_0_[10] ),
        .I2(\time_control_regs[0] [11]),
        .I3(\col_cnt_reg_n_0_[11] ),
        .O(leqOp_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    leqOp_carry_i_3
       (.I0(\time_control_regs[0] [8]),
        .I1(\col_cnt_reg_n_0_[8] ),
        .I2(\time_control_regs[0] [9]),
        .I3(\col_cnt_reg_n_0_[9] ),
        .O(leqOp_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    leqOp_carry_i_4
       (.I0(\time_control_regs[0] [6]),
        .I1(\col_cnt_reg_n_0_[6] ),
        .I2(\time_control_regs[0] [7]),
        .I3(\col_cnt_reg_n_0_[7] ),
        .O(leqOp_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    leqOp_carry_i_5
       (.I0(\time_control_regs[0] [4]),
        .I1(\col_cnt_reg_n_0_[4] ),
        .I2(\time_control_regs[0] [5]),
        .I3(\col_cnt_reg_n_0_[5] ),
        .O(leqOp_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    leqOp_carry_i_6
       (.I0(\time_control_regs[0] [2]),
        .I1(\col_cnt_reg_n_0_[2] ),
        .I2(\time_control_regs[0] [3]),
        .I3(\col_cnt_reg_n_0_[3] ),
        .O(leqOp_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    leqOp_carry_i_7
       (.I0(\time_control_regs[0] [0]),
        .I1(\col_cnt_reg_n_0_[0] ),
        .I2(\time_control_regs[0] [1]),
        .I3(\col_cnt_reg_n_0_[1] ),
        .O(leqOp_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    leqOp_carry_i_8
       (.I0(\col_cnt_reg_n_0_[12] ),
        .I1(\time_control_regs[0] [12]),
        .O(leqOp_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    leqOp_carry_i_9
       (.I0(\col_cnt_reg_n_0_[10] ),
        .I1(\time_control_regs[0] [10]),
        .I2(\col_cnt_reg_n_0_[11] ),
        .I3(\time_control_regs[0] [11]),
        .O(leqOp_carry_i_9_n_0));
  CARRY8 \leqOp_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_leqOp_inferred__0/i__carry_CO_UNCONNECTED [7],leqOp24_in,\leqOp_inferred__0/i__carry_n_2 ,\leqOp_inferred__0/i__carry_n_3 ,\NLW_leqOp_inferred__0/i__carry_CO_UNCONNECTED [3],\leqOp_inferred__0/i__carry_n_5 ,\leqOp_inferred__0/i__carry_n_6 ,\leqOp_inferred__0/i__carry_n_7 }),
        .DI({1'b0,i__carry_i_1__19_n_0,i__carry_i_2__11_n_0,i__carry_i_3__11_n_0,i__carry_i_4__11_n_0,i__carry_i_5__11_n_0,i__carry_i_6__11_n_0,i__carry_i_7__11_n_0}),
        .O(\NLW_leqOp_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({1'b0,i__carry_i_8__15_n_0,i__carry_i_9__6_n_0,i__carry_i_10__9_n_0,i__carry_i_11__5_n_0,i__carry_i_12__5_n_0,i__carry_i_13__3_n_0,i__carry_i_14__3_n_0}));
  CARRY8 \leqOp_inferred__1/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_leqOp_inferred__1/i__carry_CO_UNCONNECTED [7],leqOp17_in,\leqOp_inferred__1/i__carry_n_2 ,\leqOp_inferred__1/i__carry_n_3 ,\NLW_leqOp_inferred__1/i__carry_CO_UNCONNECTED [3],\leqOp_inferred__1/i__carry_n_5 ,\leqOp_inferred__1/i__carry_n_6 ,\leqOp_inferred__1/i__carry_n_7 }),
        .DI({1'b0,i__carry_i_1__21_n_0,i__carry_i_2__14_n_0,i__carry_i_3__14_n_0,i__carry_i_4__14_n_0,i__carry_i_5__14_n_0,i__carry_i_6__14_n_0,i__carry_i_7__14_n_0}),
        .O(\NLW_leqOp_inferred__1/i__carry_O_UNCONNECTED [7:0]),
        .S({1'b0,i__carry_i_8__17_n_0,i__carry_i_9__8_n_0,i__carry_i_10__7_n_0,i__carry_i_11__3_n_0,i__carry_i_12__3_n_0,i__carry_i_13__1_n_0,i__carry_i_14__1_n_0}));
  CARRY8 \leqOp_inferred__2/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_leqOp_inferred__2/i__carry_CO_UNCONNECTED [7],leqOp16_in,\leqOp_inferred__2/i__carry_n_2 ,\leqOp_inferred__2/i__carry_n_3 ,\NLW_leqOp_inferred__2/i__carry_CO_UNCONNECTED [3],\leqOp_inferred__2/i__carry_n_5 ,\leqOp_inferred__2/i__carry_n_6 ,\leqOp_inferred__2/i__carry_n_7 }),
        .DI({1'b0,i__carry_i_1__22_n_0,i__carry_i_2__16_n_0,i__carry_i_3__16_n_0,i__carry_i_4__16_n_0,i__carry_i_5__16_n_0,i__carry_i_6__16_n_0,i__carry_i_7__16_n_0}),
        .O(\NLW_leqOp_inferred__2/i__carry_O_UNCONNECTED [7:0]),
        .S({1'b0,i__carry_i_8__18_n_0,i__carry_i_9__9_n_0,i__carry_i_10__8_n_0,i__carry_i_11__4_n_0,i__carry_i_12__4_n_0,i__carry_i_13__2_n_0,i__carry_i_14__2_n_0}));
  LUT5 #(
    .INIT(32'h20000000)) 
    line_cnt_tc_i_2
       (.I0(line_cnt_tc_i_4_n_0),
        .I1(line_cnt_tc_i_5_n_0),
        .I2(row_cnt_reg__0[6]),
        .I3(row_cnt_reg__0[5]),
        .I4(row_cnt_reg__0[3]),
        .O(line_cnt_tc_i_2_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    line_cnt_tc_i_4
       (.I0(row_cnt_reg__0[0]),
        .I1(row_cnt_reg__0[12]),
        .I2(row_cnt_reg__0[2]),
        .I3(row_cnt_reg__0[11]),
        .I4(row_cnt_reg__0[9]),
        .I5(row_cnt_reg__0[4]),
        .O(line_cnt_tc_i_4_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    line_cnt_tc_i_5
       (.I0(row_cnt_reg__0[10]),
        .I1(row_cnt_reg__0[1]),
        .I2(row_cnt_reg__0[7]),
        .I3(row_cnt_reg__0[8]),
        .O(line_cnt_tc_i_5_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    line_cnt_tc_i_6
       (.I0(gtOp22_in),
        .I1(gtOp23_in),
        .I2(leqOp24_in),
        .O(fifo_rd_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    line_cnt_tc_reg
       (.C(aclk),
        .CE(\write_ptr_int_reg[2] ),
        .D(line_cnt_tc_i_2_n_0),
        .Q(intc_if[3]),
        .R(1'b0));
  CARRY8 ltOp_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_ltOp_carry_CO_UNCONNECTED[7],ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3,NLW_ltOp_carry_CO_UNCONNECTED[3],ltOp_carry_n_5,ltOp_carry_n_6,ltOp_carry_n_7}),
        .DI({1'b0,ltOp_carry_i_1_n_0,ltOp_carry_i_2__1_n_0,ltOp_carry_i_3__1_n_0,ltOp_carry_i_4__1_n_0,ltOp_carry_i_5__1_n_0,ltOp_carry_i_6__1_n_0,ltOp_carry_i_7__1_n_0}),
        .O(NLW_ltOp_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,ltOp_carry_i_8__1_n_0,ltOp_carry_i_9__1_n_0,ltOp_carry_i_10__1_n_0,ltOp_carry_i_11__0_n_0,ltOp_carry_i_12__0_n_0,ltOp_carry_i_13_n_0,ltOp_carry_i_14_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    ltOp_carry_i_1
       (.I0(total_rows[12]),
        .I1(row_cnt_reg__0[12]),
        .O(ltOp_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_10__1
       (.I0(total_rows[9]),
        .I1(row_cnt_reg__0[9]),
        .I2(total_rows[8]),
        .I3(row_cnt_reg__0[8]),
        .O(ltOp_carry_i_10__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_11__0
       (.I0(total_rows[7]),
        .I1(row_cnt_reg__0[7]),
        .I2(total_rows[6]),
        .I3(row_cnt_reg__0[6]),
        .O(ltOp_carry_i_11__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_12__0
       (.I0(total_rows[5]),
        .I1(row_cnt_reg__0[5]),
        .I2(total_rows[4]),
        .I3(row_cnt_reg__0[4]),
        .O(ltOp_carry_i_12__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_13
       (.I0(total_rows[3]),
        .I1(row_cnt_reg__0[3]),
        .I2(total_rows[2]),
        .I3(row_cnt_reg__0[2]),
        .O(ltOp_carry_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_14
       (.I0(total_rows[1]),
        .I1(row_cnt_reg__0[1]),
        .I2(total_rows[0]),
        .I3(row_cnt_reg__0[0]),
        .O(ltOp_carry_i_14_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    ltOp_carry_i_2__1
       (.I0(row_cnt_reg__0[11]),
        .I1(total_rows[11]),
        .I2(total_rows[10]),
        .I3(row_cnt_reg__0[10]),
        .O(ltOp_carry_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    ltOp_carry_i_3__1
       (.I0(row_cnt_reg__0[9]),
        .I1(total_rows[9]),
        .I2(total_rows[8]),
        .I3(row_cnt_reg__0[8]),
        .O(ltOp_carry_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    ltOp_carry_i_4__1
       (.I0(row_cnt_reg__0[7]),
        .I1(total_rows[7]),
        .I2(total_rows[6]),
        .I3(row_cnt_reg__0[6]),
        .O(ltOp_carry_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    ltOp_carry_i_5__1
       (.I0(row_cnt_reg__0[5]),
        .I1(total_rows[5]),
        .I2(total_rows[4]),
        .I3(row_cnt_reg__0[4]),
        .O(ltOp_carry_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    ltOp_carry_i_6__1
       (.I0(row_cnt_reg__0[3]),
        .I1(total_rows[3]),
        .I2(total_rows[2]),
        .I3(row_cnt_reg__0[2]),
        .O(ltOp_carry_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    ltOp_carry_i_7__1
       (.I0(row_cnt_reg__0[1]),
        .I1(total_rows[1]),
        .I2(total_rows[0]),
        .I3(row_cnt_reg__0[0]),
        .O(ltOp_carry_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ltOp_carry_i_8__1
       (.I0(row_cnt_reg__0[12]),
        .I1(total_rows[12]),
        .O(ltOp_carry_i_8__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_9__1
       (.I0(total_rows[11]),
        .I1(row_cnt_reg__0[11]),
        .I2(total_rows[10]),
        .I3(row_cnt_reg__0[10]),
        .O(ltOp_carry_i_9__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \needs_delay.shift_register_reg[3][3]_srl3_i_1 
       (.I0(intc_if[0]),
        .I1(\row_reg[0] ),
        .O(rb_select_ce));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \needs_delay.shift_register_reg[4][7]_srl4_i_1 
       (.I0(intc_if[0]),
        .I1(\row_reg[0] ),
        .O(g_select_ce));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    out_fifo_eol_i_1
       (.I0(out_fifo_eol_i_2_n_0),
        .I1(out_fifo_eol_i_3_n_0),
        .I2(out_fifo_eol_i_4_n_0),
        .I3(out_fifo_eol_i_5_n_0),
        .I4(out_fifo_eol_i_6_n_0),
        .I5(out_fifo_eol_i_7_n_0),
        .O(eqOp1_out));
  LUT4 #(
    .INIT(16'h9009)) 
    out_fifo_eol_i_2
       (.I0(total_cols[8]),
        .I1(\col_cnt_reg_n_0_[8] ),
        .I2(total_cols[9]),
        .I3(\col_cnt_reg_n_0_[9] ),
        .O(out_fifo_eol_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    out_fifo_eol_i_3
       (.I0(total_cols[4]),
        .I1(\col_cnt_reg_n_0_[4] ),
        .I2(total_cols[5]),
        .I3(\col_cnt_reg_n_0_[5] ),
        .O(out_fifo_eol_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    out_fifo_eol_i_4
       (.I0(total_cols[6]),
        .I1(\col_cnt_reg_n_0_[6] ),
        .I2(total_cols[7]),
        .I3(\col_cnt_reg_n_0_[7] ),
        .O(out_fifo_eol_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    out_fifo_eol_i_5
       (.I0(total_cols[2]),
        .I1(\col_cnt_reg_n_0_[2] ),
        .I2(total_cols[3]),
        .I3(\col_cnt_reg_n_0_[3] ),
        .O(out_fifo_eol_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    out_fifo_eol_i_6
       (.I0(total_cols[0]),
        .I1(\col_cnt_reg_n_0_[0] ),
        .I2(total_cols[1]),
        .I3(\col_cnt_reg_n_0_[1] ),
        .O(out_fifo_eol_i_6_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    out_fifo_eol_i_7
       (.I0(\col_cnt_reg_n_0_[12] ),
        .I1(total_cols[12]),
        .I2(\col_cnt_reg_n_0_[11] ),
        .I3(total_cols[11]),
        .I4(\col_cnt_reg_n_0_[10] ),
        .I5(total_cols[10]),
        .O(out_fifo_eol_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_fifo_eol_reg
       (.C(aclk),
        .CE(master_en),
        .D(eqOp1_out),
        .Q(da[0]),
        .R(sclr));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    out_fifo_sof_i_1
       (.I0(sof_expected_i_2_n_0),
        .I1(\col_cnt_reg_n_0_[8] ),
        .I2(\col_cnt_reg_n_0_[5] ),
        .I3(row_cnt_reg__0[1]),
        .I4(out_fifo_sof_i_2_n_0),
        .I5(sof_expected_i_4_n_0),
        .O(out_fifo_sof0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    out_fifo_sof_i_2
       (.I0(\col_cnt_reg_n_0_[4] ),
        .I1(\col_cnt_reg_n_0_[3] ),
        .I2(\col_cnt_reg_n_0_[6] ),
        .I3(\col_cnt_reg_n_0_[7] ),
        .I4(row_cnt_reg__0[2]),
        .O(out_fifo_sof_i_2_n_0));
  FDSE #(
    .INIT(1'b0)) 
    out_fifo_sof_reg
       (.C(aclk),
        .CE(master_en),
        .D(out_fifo_sof0),
        .Q(da[1]),
        .S(sclr));
  LUT3 #(
    .INIT(8'h40)) 
    pixel_cnt_tc_i_1
       (.I0(pixel_cnt_tc_i_2_n_0),
        .I1(\col_cnt_reg_n_0_[11] ),
        .I2(\col_cnt_reg_n_0_[12] ),
        .O(pixel_cnt_tc_i_1_n_0));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    pixel_cnt_tc_i_2
       (.I0(\col_cnt_reg_n_0_[9] ),
        .I1(\col_cnt_reg_n_0_[7] ),
        .I2(\col_cnt[6]_i_2_n_0 ),
        .I3(\col_cnt_reg_n_0_[6] ),
        .I4(\col_cnt_reg_n_0_[8] ),
        .I5(\col_cnt_reg_n_0_[10] ),
        .O(pixel_cnt_tc_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pixel_cnt_tc_reg
       (.C(aclk),
        .CE(\write_ptr_int_reg[2] ),
        .D(pixel_cnt_tc_i_1_n_0),
        .Q(intc_if[2]),
        .R(1'b0));
  CARRY8 plusOp_carry
       (.CI(row_cnt_reg__0[0]),
        .CI_TOP(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3,NLW_plusOp_carry_CO_UNCONNECTED[3],plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp__1[8:1]),
        .S(row_cnt_reg__0[8:1]));
  CARRY8 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_plusOp_carry__0_CO_UNCONNECTED[7:3],plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__0_O_UNCONNECTED[7:4],plusOp__1[12:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,row_cnt_reg__0[12:9]}));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \q[7]_i_1__0 
       (.I0(intc_if[0]),
        .I1(resetn_out),
        .I2(Q),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q[7]_i_2 
       (.I0(intc_if[0]),
        .I1(resetn_out),
        .O(\q_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rb_orig_a_d2[7]_i_1 
       (.I0(intc_if[0]),
        .I1(resetn_out),
        .I2(\row_reg[0] ),
        .O(\rb_orig_a_d2_reg[7] ));
  LUT2 #(
    .INIT(4'h8)) 
    \row[12]_i_1 
       (.I0(intc_if[0]),
        .I1(eqOp),
        .O(\row_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \row[12]_i_1__0 
       (.I0(intc_if[0]),
        .I1(eqOp_0),
        .O(\row_reg[12]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_cnt[0]_i_1 
       (.I0(row_cnt_reg__0[0]),
        .O(\row_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55750000FFFFFFFF)) 
    \row_cnt[12]_i_1 
       (.I0(\col_cnt[12]_i_4_n_0 ),
        .I1(ltOp_carry_n_1),
        .I2(geqOp),
        .I3(eol_late_i3_out),
        .I4(col_cnt),
        .I5(resetn_out),
        .O(\row_cnt[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \row_cnt[12]_i_2 
       (.I0(col_cnt),
        .I1(eol_late_i3_out),
        .I2(geqOp),
        .O(row_cnt));
  FDSE #(
    .INIT(1'b1)) 
    \row_cnt_reg[0] 
       (.C(aclk),
        .CE(row_cnt),
        .D(\row_cnt[0]_i_1_n_0 ),
        .Q(row_cnt_reg__0[0]),
        .S(\row_cnt[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \row_cnt_reg[10] 
       (.C(aclk),
        .CE(row_cnt),
        .D(plusOp__1[10]),
        .Q(row_cnt_reg__0[10]),
        .R(\row_cnt[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \row_cnt_reg[11] 
       (.C(aclk),
        .CE(row_cnt),
        .D(plusOp__1[11]),
        .Q(row_cnt_reg__0[11]),
        .R(\row_cnt[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \row_cnt_reg[12] 
       (.C(aclk),
        .CE(row_cnt),
        .D(plusOp__1[12]),
        .Q(row_cnt_reg__0[12]),
        .R(\row_cnt[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \row_cnt_reg[1] 
       (.C(aclk),
        .CE(row_cnt),
        .D(plusOp__1[1]),
        .Q(row_cnt_reg__0[1]),
        .R(\row_cnt[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \row_cnt_reg[2] 
       (.C(aclk),
        .CE(row_cnt),
        .D(plusOp__1[2]),
        .Q(row_cnt_reg__0[2]),
        .R(\row_cnt[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \row_cnt_reg[3] 
       (.C(aclk),
        .CE(row_cnt),
        .D(plusOp__1[3]),
        .Q(row_cnt_reg__0[3]),
        .R(\row_cnt[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \row_cnt_reg[4] 
       (.C(aclk),
        .CE(row_cnt),
        .D(plusOp__1[4]),
        .Q(row_cnt_reg__0[4]),
        .R(\row_cnt[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \row_cnt_reg[5] 
       (.C(aclk),
        .CE(row_cnt),
        .D(plusOp__1[5]),
        .Q(row_cnt_reg__0[5]),
        .R(\row_cnt[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \row_cnt_reg[6] 
       (.C(aclk),
        .CE(row_cnt),
        .D(plusOp__1[6]),
        .Q(row_cnt_reg__0[6]),
        .R(\row_cnt[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \row_cnt_reg[7] 
       (.C(aclk),
        .CE(row_cnt),
        .D(plusOp__1[7]),
        .Q(row_cnt_reg__0[7]),
        .R(\row_cnt[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \row_cnt_reg[8] 
       (.C(aclk),
        .CE(row_cnt),
        .D(plusOp__1[8]),
        .Q(row_cnt_reg__0[8]),
        .R(\row_cnt[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \row_cnt_reg[9] 
       (.C(aclk),
        .CE(row_cnt),
        .D(plusOp__1[9]),
        .Q(row_cnt_reg__0[9]),
        .R(\row_cnt[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    sof_early_i_i_1
       (.I0(t_qb[1]),
        .I1(in_fifo_reset),
        .I2(sof_expected),
        .I3(intc_if[8]),
        .I4(fifo_rd_d),
        .I5(intc_if[7]),
        .O(sof_early_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sof_early_i_reg
       (.C(aclk),
        .CE(master_en),
        .D(sof_early_i_i_1_n_0),
        .Q(intc_if[7]),
        .R(sclr));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sof_expected_i_1
       (.I0(sof_expected_i_2_n_0),
        .I1(\col_cnt_reg_n_0_[8] ),
        .I2(\col_cnt_reg_n_0_[5] ),
        .I3(row_cnt_reg__0[1]),
        .I4(sof_expected_i_3_n_0),
        .I5(sof_expected_i_4_n_0),
        .O(sof_expected0));
  LUT5 #(
    .INIT(32'h00000004)) 
    sof_expected_i_2
       (.I0(\col_cnt_reg_n_0_[9] ),
        .I1(\col_cnt_reg_n_0_[1] ),
        .I2(row_cnt_reg__0[9]),
        .I3(row_cnt_reg__0[12]),
        .I4(sof_expected_i_5_n_0),
        .O(sof_expected_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sof_expected_i_3
       (.I0(\col_cnt_reg_n_0_[3] ),
        .I1(\col_cnt_reg_n_0_[4] ),
        .I2(row_cnt_reg__0[2]),
        .I3(\col_cnt_reg_n_0_[6] ),
        .I4(\col_cnt_reg_n_0_[7] ),
        .O(sof_expected_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    sof_expected_i_4
       (.I0(\col_cnt_reg_n_0_[0] ),
        .I1(row_cnt_reg__0[8]),
        .I2(\col_cnt_reg_n_0_[2] ),
        .I3(row_cnt_reg__0[3]),
        .I4(sof_expected_i_6_n_0),
        .I5(sof_expected_i_7_n_0),
        .O(sof_expected_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    sof_expected_i_5
       (.I0(row_cnt_reg__0[0]),
        .I1(\col_cnt_reg_n_0_[12] ),
        .I2(\col_cnt_reg_n_0_[11] ),
        .I3(\col_cnt_reg_n_0_[10] ),
        .I4(row_cnt_reg__0[11]),
        .I5(row_cnt_reg__0[10]),
        .O(sof_expected_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sof_expected_i_6
       (.I0(row_cnt_reg__0[4]),
        .I1(row_cnt_reg__0[5]),
        .O(sof_expected_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sof_expected_i_7
       (.I0(row_cnt_reg__0[6]),
        .I1(row_cnt_reg__0[7]),
        .O(sof_expected_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sof_expected_reg
       (.C(aclk),
        .CE(master_en),
        .D(sof_expected0),
        .Q(sof_expected),
        .R(sclr));
  LUT2 #(
    .INIT(4'h8)) 
    sof_late_i_i_2
       (.I0(aclken),
        .I1(\genr_control_regs[0] [0]),
        .O(master_en));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h3F3F2A00)) 
    sof_late_i_i_3
       (.I0(sof_expected),
        .I1(in_fifo_reset),
        .I2(t_qb[1]),
        .I3(fifo_rd_d),
        .I4(intc_if[8]),
        .O(sof_late_i2_out));
  FDRE #(
    .INIT(1'b0)) 
    sof_late_i_reg
       (.C(aclk),
        .CE(master_en),
        .D(sof_late_i2_out),
        .Q(intc_if[8]),
        .R(sclr));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    sync_active_i_1
       (.I0(intc_if[0]),
        .I1(resetn_out),
        .I2(t_qb[1]),
        .I3(sync_active_reg_0),
        .O(sync_active_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \total_cols[8]_i_2 
       (.I0(\time_control_regs[0] [6]),
        .O(\total_cols[8]_i_2_n_0 ));
  FDRE \total_cols_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D),
        .Q(total_cols[0]),
        .R(1'b0));
  FDRE \total_cols_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[10]),
        .Q(total_cols[10]),
        .R(1'b0));
  FDRE \total_cols_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[11]),
        .Q(total_cols[11]),
        .R(1'b0));
  FDRE \total_cols_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[12]),
        .Q(total_cols[12]),
        .R(1'b0));
  CARRY8 \total_cols_reg[12]_i_1 
       (.CI(\total_cols_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_total_cols_reg[12]_i_1_CO_UNCONNECTED [7:3],\total_cols_reg[12]_i_1_n_5 ,\total_cols_reg[12]_i_1_n_6 ,\total_cols_reg[12]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_total_cols_reg[12]_i_1_O_UNCONNECTED [7:4],plusOp[12:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,\time_control_regs[0] [12:9]}));
  FDRE \total_cols_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(total_cols[1]),
        .R(1'b0));
  FDRE \total_cols_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(total_cols[2]),
        .R(1'b0));
  FDRE \total_cols_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(total_cols[3]),
        .R(1'b0));
  FDRE \total_cols_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[4]),
        .Q(total_cols[4]),
        .R(1'b0));
  FDRE \total_cols_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[5]),
        .Q(total_cols[5]),
        .R(1'b0));
  FDRE \total_cols_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[6]),
        .Q(total_cols[6]),
        .R(1'b0));
  FDRE \total_cols_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[7]),
        .Q(total_cols[7]),
        .R(1'b0));
  FDRE \total_cols_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[8]),
        .Q(total_cols[8]),
        .R(1'b0));
  CARRY8 \total_cols_reg[8]_i_1 
       (.CI(\time_control_regs[0] [0]),
        .CI_TOP(1'b0),
        .CO({\total_cols_reg[8]_i_1_n_0 ,\total_cols_reg[8]_i_1_n_1 ,\total_cols_reg[8]_i_1_n_2 ,\total_cols_reg[8]_i_1_n_3 ,\NLW_total_cols_reg[8]_i_1_CO_UNCONNECTED [3],\total_cols_reg[8]_i_1_n_5 ,\total_cols_reg[8]_i_1_n_6 ,\total_cols_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,\time_control_regs[0] [6],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:1]),
        .S({\time_control_regs[0] [8:7],\total_cols[8]_i_2_n_0 ,\time_control_regs[0] [5:1]}));
  FDRE \total_cols_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[9]),
        .Q(total_cols[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \total_rows[8]_i_2 
       (.I0(\time_control_regs[0] [15]),
        .O(\total_rows[8]_i_2_n_0 ));
  FDRE \total_rows_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\time_control_regs[0] [13]),
        .Q(total_rows[0]),
        .R(1'b0));
  FDRE \total_rows_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\total_rows_reg[12]_i_1_n_14 ),
        .Q(total_rows[10]),
        .R(1'b0));
  FDRE \total_rows_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\total_rows_reg[12]_i_1_n_13 ),
        .Q(total_rows[11]),
        .R(1'b0));
  FDRE \total_rows_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\total_rows_reg[12]_i_1_n_12 ),
        .Q(total_rows[12]),
        .R(1'b0));
  CARRY8 \total_rows_reg[12]_i_1 
       (.CI(\total_rows_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_total_rows_reg[12]_i_1_CO_UNCONNECTED [7:3],\total_rows_reg[12]_i_1_n_5 ,\total_rows_reg[12]_i_1_n_6 ,\total_rows_reg[12]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_total_rows_reg[12]_i_1_O_UNCONNECTED [7:4],\total_rows_reg[12]_i_1_n_12 ,\total_rows_reg[12]_i_1_n_13 ,\total_rows_reg[12]_i_1_n_14 ,\total_rows_reg[12]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,\time_control_regs[0] [25:22]}));
  FDRE \total_rows_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\total_rows_reg[8]_i_1_n_15 ),
        .Q(total_rows[1]),
        .R(1'b0));
  FDRE \total_rows_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\total_rows_reg[8]_i_1_n_14 ),
        .Q(total_rows[2]),
        .R(1'b0));
  FDRE \total_rows_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\total_rows_reg[8]_i_1_n_13 ),
        .Q(total_rows[3]),
        .R(1'b0));
  FDRE \total_rows_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\total_rows_reg[8]_i_1_n_12 ),
        .Q(total_rows[4]),
        .R(1'b0));
  FDRE \total_rows_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\total_rows_reg[8]_i_1_n_11 ),
        .Q(total_rows[5]),
        .R(1'b0));
  FDRE \total_rows_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\total_rows_reg[8]_i_1_n_10 ),
        .Q(total_rows[6]),
        .R(1'b0));
  FDRE \total_rows_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\total_rows_reg[8]_i_1_n_9 ),
        .Q(total_rows[7]),
        .R(1'b0));
  FDRE \total_rows_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\total_rows_reg[8]_i_1_n_8 ),
        .Q(total_rows[8]),
        .R(1'b0));
  CARRY8 \total_rows_reg[8]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\total_rows_reg[8]_i_1_n_0 ,\total_rows_reg[8]_i_1_n_1 ,\total_rows_reg[8]_i_1_n_2 ,\total_rows_reg[8]_i_1_n_3 ,\NLW_total_rows_reg[8]_i_1_CO_UNCONNECTED [3],\total_rows_reg[8]_i_1_n_5 ,\total_rows_reg[8]_i_1_n_6 ,\total_rows_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\time_control_regs[0] [15],1'b0}),
        .O({\total_rows_reg[8]_i_1_n_8 ,\total_rows_reg[8]_i_1_n_9 ,\total_rows_reg[8]_i_1_n_10 ,\total_rows_reg[8]_i_1_n_11 ,\total_rows_reg[8]_i_1_n_12 ,\total_rows_reg[8]_i_1_n_13 ,\total_rows_reg[8]_i_1_n_14 ,\total_rows_reg[8]_i_1_n_15 }),
        .S({\time_control_regs[0] [21:16],\total_rows[8]_i_2_n_0 ,\time_control_regs[0] [14]}));
  FDRE \total_rows_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\total_rows_reg[12]_i_1_n_15 ),
        .Q(total_rows[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \valid_dm[3]_i_1 
       (.I0(intc_if[0]),
        .I1(resetn_out),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \var_min_cols[9]_i_1 
       (.I0(intc_if[0]),
        .I1(sync_active_to_G),
        .O(\var_min_cols_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \video_data_out_p[23]_i_1 
       (.I0(intc_if[0]),
        .I1(active_outmux),
        .O(\video_data_out_p_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    we_inferred_i_1
       (.I0(intc_if[0]),
        .I1(ce_rb_pix_mat),
        .O(we));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h2)) 
    we_inferred_i_1__0
       (.I0(intc_if[0]),
        .I1(green_g_pix_mat),
        .O(ram_reg_bram_0));
endmodule

(* ORIG_REF_NAME = "axis_input_buffer" *) 
module design_1_v_cfa_0_0_axis_input_buffer
   (s_axis_video_tready,
    vid_empty,
    empty_match_reg,
    \col_cnt_reg[12] ,
    \word_count_reg[4] ,
    eol_late_i_reg,
    Q,
    reg_update,
    sclr,
    master_en,
    aclk,
    fifo_rd_i_reg,
    resetn_out,
    s_axis_video_tvalid,
    aclken,
    \genr_control_regs[0] ,
    in_fifo_reset,
    da);
  output s_axis_video_tready;
  output vid_empty;
  output empty_match_reg;
  output \col_cnt_reg[12] ;
  output \word_count_reg[4] ;
  output eol_late_i_reg;
  output [9:0]Q;
  output reg_update;
  input sclr;
  input master_en;
  input aclk;
  input fifo_rd_i_reg;
  input resetn_out;
  input s_axis_video_tvalid;
  input aclken;
  input [1:0]\genr_control_regs[0] ;
  input in_fifo_reset;
  input [9:0]da;

  wire [9:0]Q;
  wire U_AXIS_SYNC_FIFO_n_2;
  wire aclk;
  wire aclken;
  wire \col_cnt_reg[12] ;
  wire [9:0]da;
  wire empty_match_reg;
  wire eol_late_i_reg;
  wire fifo_rd_i_reg;
  wire [1:0]\genr_control_regs[0] ;
  wire in_fifo_reset;
  wire master_en;
  wire reg_update;
  wire resetn_out;
  wire s_axis_video_tready;
  wire s_axis_video_tvalid;
  wire sclr;
  wire vid_empty;
  wire \word_count_reg[4] ;

  design_1_v_cfa_0_0_synch_fifo U_AXIS_SYNC_FIFO
       (.Q(Q),
        .aclk(aclk),
        .aclken(aclken),
        .\col_cnt_reg[12] (\col_cnt_reg[12] ),
        .da(da),
        .empty_match_reg_0(vid_empty),
        .empty_match_reg_1(empty_match_reg),
        .eol_late_i_reg(eol_late_i_reg),
        .fifo_rd_i_reg(fifo_rd_i_reg),
        .\genr_control_regs[0] (\genr_control_regs[0] ),
        .in_fifo_reset(in_fifo_reset),
        .reg_update(reg_update),
        .resetn_out(resetn_out),
        .s_axis_tready_int_reg(U_AXIS_SYNC_FIFO_n_2),
        .s_axis_tready_int_reg_0(s_axis_video_tready),
        .s_axis_video_tvalid(s_axis_video_tvalid),
        .sclr(sclr),
        .\word_count_reg[4]_0 (\word_count_reg[4] ));
  FDRE s_axis_tready_int_reg
       (.C(aclk),
        .CE(master_en),
        .D(U_AXIS_SYNC_FIFO_n_2),
        .Q(s_axis_video_tready),
        .R(sclr));
endmodule

(* ORIG_REF_NAME = "axis_output_buffer" *) 
module design_1_v_cfa_0_0_axis_output_buffer
   (\write_ptr_int_reg[0] ,
    pixel_cnt_tc_reg,
    fifo_rd_i_reg,
    active_delay_i,
    col_cnt,
    m_axis_video_tvalid,
    O52,
    sclr,
    aclk,
    wen,
    aclken,
    \genr_control_regs[0] ,
    m_axis_video_tready,
    resetn_out,
    aclken_0,
    empty_match_reg,
    empty_match_reg_0,
    \col_cnt_reg[7] ,
    \row_cnt_reg[12] ,
    CO,
    fifo_wr_i,
    core_d_out,
    intc_if,
    da);
  output \write_ptr_int_reg[0] ;
  output pixel_cnt_tc_reg;
  output fifo_rd_i_reg;
  output active_delay_i;
  output col_cnt;
  output m_axis_video_tvalid;
  output [25:0]O52;
  input sclr;
  input aclk;
  input wen;
  input aclken;
  input [0:0]\genr_control_regs[0] ;
  input m_axis_video_tready;
  input resetn_out;
  input aclken_0;
  input empty_match_reg;
  input empty_match_reg_0;
  input [0:0]\col_cnt_reg[7] ;
  input \row_cnt_reg[12] ;
  input [0:0]CO;
  input fifo_wr_i;
  input core_d_out;
  input [0:0]intc_if;
  input [25:0]da;

  wire [0:0]CO;
  wire [25:0]O52;
  wire aclk;
  wire aclken;
  wire aclken_0;
  wire active_delay_i;
  wire col_cnt;
  wire [0:0]\col_cnt_reg[7] ;
  wire core_d_out;
  wire [25:0]da;
  wire empty_match_reg;
  wire empty_match_reg_0;
  wire fifo_rd_i_reg;
  wire fifo_wr_i;
  wire [0:0]\genr_control_regs[0] ;
  wire [0:0]intc_if;
  wire m_axis_video_tready;
  wire m_axis_video_tvalid;
  wire pixel_cnt_tc_reg;
  wire resetn_out;
  wire \row_cnt_reg[12] ;
  wire sclr;
  wire wen;
  wire \write_ptr_int_reg[0] ;

  design_1_v_cfa_0_0_synch_fifo_fallthru UOSD_AXIS_SYNC_FIFO
       (.CO(CO),
        .O52(O52),
        .aclk(aclk),
        .aclken(aclken),
        .aclken_0(aclken_0),
        .active_delay_i(active_delay_i),
        .col_cnt(col_cnt),
        .\col_cnt_reg[7] (\col_cnt_reg[7] ),
        .core_d_out(core_d_out),
        .da(da),
        .empty_match_reg(empty_match_reg),
        .empty_match_reg_0(empty_match_reg_0),
        .fifo_rd_i_reg(fifo_rd_i_reg),
        .fifo_wr_i(fifo_wr_i),
        .\genr_control_regs[0] (\genr_control_regs[0] ),
        .intc_if(intc_if),
        .m_axis_video_tready(m_axis_video_tready),
        .m_axis_video_tvalid(m_axis_video_tvalid),
        .pixel_cnt_tc_reg(pixel_cnt_tc_reg),
        .resetn_out(resetn_out),
        .\row_cnt_reg[12] (\row_cnt_reg[12] ),
        .sclr(sclr),
        .wen(wen),
        .\write_ptr_int_reg[0]_0 (\write_ptr_int_reg[0] ));
endmodule

(* ORIG_REF_NAME = "bilinear_G" *) 
module design_1_v_cfa_0_0_bilinear_G
   (Q,
    SR,
    intc_if,
    \needs_delay.shift_register_reg[1][23] ,
    aclk,
    D);
  output [7:0]Q;
  input [0:0]SR;
  input [0:0]intc_if;
  input [7:0]\needs_delay.shift_register_reg[1][23] ;
  input aclk;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire [7:0]i_a;
  wire [7:0]i_b;
  wire [0:0]intc_if;
  wire [7:0]\needs_delay.shift_register_reg[1][23] ;
  wire [7:0]p_0_in;
  wire \q[3]_i_2_n_0 ;
  wire \q[5]_i_2_n_0 ;
  wire \q[7]_i_2_n_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \i_a_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[0]),
        .Q(i_a[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_a_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[1]),
        .Q(i_a[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_a_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[2]),
        .Q(i_a[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_a_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[3]),
        .Q(i_a[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_a_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[4]),
        .Q(i_a[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_a_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[5]),
        .Q(i_a[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_a_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[6]),
        .Q(i_a[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_a_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[7]),
        .Q(i_a[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_b_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23] [0]),
        .Q(i_b[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_b_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23] [1]),
        .Q(i_b[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_b_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23] [2]),
        .Q(i_b[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_b_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23] [3]),
        .Q(i_b[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_b_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23] [4]),
        .Q(i_b[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_b_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23] [5]),
        .Q(i_b[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_b_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23] [6]),
        .Q(i_b[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_b_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][23] [7]),
        .Q(i_b[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'h8778)) 
    \q[0]_i_1 
       (.I0(i_a[0]),
        .I1(i_b[0]),
        .I2(i_b[1]),
        .I3(i_a[1]),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \q[1]_i_1 
       (.I0(i_b[0]),
        .I1(i_a[0]),
        .I2(i_a[1]),
        .I3(i_b[1]),
        .I4(i_b[2]),
        .I5(i_a[2]),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h96)) 
    \q[2]_i_1 
       (.I0(\q[3]_i_2_n_0 ),
        .I1(i_b[3]),
        .I2(i_a[3]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \q[3]_i_1 
       (.I0(\q[3]_i_2_n_0 ),
        .I1(i_a[3]),
        .I2(i_b[3]),
        .I3(i_b[4]),
        .I4(i_a[4]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \q[3]_i_2 
       (.I0(i_b[2]),
        .I1(i_a[2]),
        .I2(i_b[0]),
        .I3(i_a[0]),
        .I4(i_a[1]),
        .I5(i_b[1]),
        .O(\q[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \q[4]_i_1 
       (.I0(\q[5]_i_2_n_0 ),
        .I1(i_b[5]),
        .I2(i_a[5]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \q[5]_i_1 
       (.I0(\q[5]_i_2_n_0 ),
        .I1(i_a[5]),
        .I2(i_b[5]),
        .I3(i_b[6]),
        .I4(i_a[6]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \q[5]_i_2 
       (.I0(i_b[4]),
        .I1(i_a[4]),
        .I2(\q[3]_i_2_n_0 ),
        .I3(i_a[3]),
        .I4(i_b[3]),
        .O(\q[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \q[6]_i_1 
       (.I0(\q[7]_i_2_n_0 ),
        .I1(i_b[7]),
        .I2(i_a[7]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \q[7]_i_1 
       (.I0(i_b[7]),
        .I1(i_a[7]),
        .I2(\q[7]_i_2_n_0 ),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \q[7]_i_2 
       (.I0(i_b[6]),
        .I1(i_a[6]),
        .I2(\q[5]_i_2_n_0 ),
        .I3(i_a[5]),
        .I4(i_b[5]),
        .O(\q[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(p_0_in[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(p_0_in[7]),
        .Q(Q[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "bilinear_cross" *) 
module design_1_v_cfa_0_0_bilinear_cross
   (ram_reg_bram_0,
    intc_if,
    aclk,
    Q,
    resetn_out,
    aresetn,
    D,
    \needs_delay.shift_register_reg[5][2] ,
    \needs_delay.shift_register_reg[28][7] ,
    \needs_delay.shift_register_reg[5][3] ,
    core_en_i_reg,
    \needs_delay.shift_register_reg[1][7] ,
    \needs_delay.shift_register_reg[5][3]_0 ,
    \needs_delay.shift_register_reg[1][7]_0 ,
    \needs_delay.shift_register_reg[28][7]_0 );
  output [7:0]ram_reg_bram_0;
  input [0:0]intc_if;
  input aclk;
  input [7:0]Q;
  input resetn_out;
  input aresetn;
  input [7:0]D;
  input [7:0]\needs_delay.shift_register_reg[5][2] ;
  input [7:0]\needs_delay.shift_register_reg[28][7] ;
  input [7:0]\needs_delay.shift_register_reg[5][3] ;
  input [0:0]core_en_i_reg;
  input [7:0]\needs_delay.shift_register_reg[1][7] ;
  input [7:0]\needs_delay.shift_register_reg[5][3]_0 ;
  input [7:0]\needs_delay.shift_register_reg[1][7]_0 ;
  input [7:0]\needs_delay.shift_register_reg[28][7]_0 ;

  wire [8:1]ABS;
  wire [7:0]D;
  wire [7:0]Q;
  wire aclk;
  wire [8:0]agdiff0;
  wire \agdiff0[1]_i_1_n_0 ;
  wire \agdiff0[2]_i_1_n_0 ;
  wire \agdiff0[3]_i_1_n_0 ;
  wire \agdiff0[4]_i_1_n_0 ;
  wire \agdiff0[5]_i_1_n_0 ;
  wire \agdiff0[6]_i_1_n_0 ;
  wire \agdiff0[7]_i_1_n_0 ;
  wire \agdiff0[8]_i_1_n_0 ;
  wire \agdiff0[8]_i_2_n_0 ;
  wire [8:0]agdiff1;
  wire \agdiff1[8]_i_2_n_0 ;
  wire [8:0]agdiff2;
  wire \agdiff2[1]_i_1_n_0 ;
  wire \agdiff2[2]_i_1_n_0 ;
  wire \agdiff2[3]_i_1_n_0 ;
  wire \agdiff2[4]_i_1_n_0 ;
  wire \agdiff2[5]_i_1_n_0 ;
  wire \agdiff2[6]_i_1_n_0 ;
  wire \agdiff2[7]_i_1_n_0 ;
  wire \agdiff2[8]_i_1_n_0 ;
  wire \agdiff2[8]_i_2_n_0 ;
  wire [8:0]agdiff3;
  wire \agdiff3[1]_i_1_n_0 ;
  wire \agdiff3[2]_i_1_n_0 ;
  wire \agdiff3[3]_i_1_n_0 ;
  wire \agdiff3[4]_i_1_n_0 ;
  wire \agdiff3[5]_i_1_n_0 ;
  wire \agdiff3[6]_i_1_n_0 ;
  wire \agdiff3[7]_i_1_n_0 ;
  wire \agdiff3[8]_i_1_n_0 ;
  wire \agdiff3[8]_i_2_n_0 ;
  wire aresetn;
  wire [0:0]core_en_i_reg;
  wire delay_g_c_n_0;
  wire delay_g_c_n_1;
  wire delay_g_c_n_10;
  wire delay_g_c_n_11;
  wire delay_g_c_n_12;
  wire delay_g_c_n_13;
  wire delay_g_c_n_14;
  wire delay_g_c_n_15;
  wire delay_g_c_n_16;
  wire delay_g_c_n_2;
  wire delay_g_c_n_3;
  wire delay_g_c_n_4;
  wire delay_g_c_n_5;
  wire delay_g_c_n_6;
  wire delay_g_c_n_7;
  wire delay_g_c_n_8;
  wire delay_g_c_n_9;
  wire delay_i_al2_n_0;
  wire delay_i_al2_n_1;
  wire delay_i_al2_n_2;
  wire delay_i_al2_n_3;
  wire delay_i_al2_n_4;
  wire delay_i_al_n_0;
  wire delay_i_al_n_1;
  wire delay_i_al_n_10;
  wire delay_i_al_n_11;
  wire delay_i_al_n_12;
  wire delay_i_al_n_13;
  wire delay_i_al_n_14;
  wire delay_i_al_n_15;
  wire delay_i_al_n_2;
  wire delay_i_al_n_3;
  wire delay_i_al_n_4;
  wire delay_i_al_n_5;
  wire delay_i_al_n_6;
  wire delay_i_al_n_7;
  wire delay_i_al_n_8;
  wire delay_i_al_n_9;
  wire delay_i_ar2_n_0;
  wire delay_i_ar2_n_1;
  wire delay_i_ar2_n_12;
  wire delay_i_ar2_n_13;
  wire delay_i_ar2_n_14;
  wire delay_i_ar2_n_15;
  wire delay_i_ar2_n_16;
  wire delay_i_ar2_n_17;
  wire delay_i_ar2_n_18;
  wire delay_i_ar2_n_19;
  wire delay_i_ar2_n_2;
  wire delay_i_ar2_n_20;
  wire delay_i_ar2_n_3;
  wire delay_i_ar2_n_4;
  wire delay_i_ar2_n_5;
  wire delay_i_ar2_n_6;
  wire delay_i_ar2_n_7;
  wire delay_i_ar_n_0;
  wire delay_i_ar_n_1;
  wire delay_i_ar_n_10;
  wire delay_i_ar_n_11;
  wire delay_i_ar_n_12;
  wire delay_i_ar_n_13;
  wire delay_i_ar_n_14;
  wire delay_i_ar_n_15;
  wire delay_i_ar_n_2;
  wire delay_i_ar_n_3;
  wire delay_i_ar_n_4;
  wire delay_i_ar_n_5;
  wire delay_i_ar_n_6;
  wire delay_i_ar_n_7;
  wire delay_i_ar_n_8;
  wire delay_i_ar_n_9;
  wire delay_i_bl2_n_0;
  wire delay_i_bl2_n_1;
  wire delay_i_bl2_n_2;
  wire delay_i_bl2_n_3;
  wire delay_i_bl2_n_4;
  wire delay_i_bl2_n_5;
  wire delay_i_bl2_n_6;
  wire delay_i_bl2_n_7;
  wire delay_i_bl_n_0;
  wire delay_i_bl_n_1;
  wire delay_i_bl_n_10;
  wire delay_i_bl_n_11;
  wire delay_i_bl_n_12;
  wire delay_i_bl_n_13;
  wire delay_i_bl_n_14;
  wire delay_i_bl_n_15;
  wire delay_i_bl_n_2;
  wire delay_i_bl_n_3;
  wire delay_i_bl_n_4;
  wire delay_i_bl_n_5;
  wire delay_i_bl_n_6;
  wire delay_i_bl_n_7;
  wire delay_i_bl_n_8;
  wire delay_i_bl_n_9;
  wire delay_i_br2_n_0;
  wire delay_i_br2_n_1;
  wire delay_i_br2_n_2;
  wire delay_i_br2_n_3;
  wire delay_i_br2_n_4;
  wire delay_i_br2_n_5;
  wire delay_i_br2_n_6;
  wire delay_i_br2_n_7;
  wire delay_i_br_n_0;
  wire delay_i_br_n_1;
  wire delay_i_br_n_10;
  wire delay_i_br_n_11;
  wire delay_i_br_n_12;
  wire delay_i_br_n_13;
  wire delay_i_br_n_14;
  wire delay_i_br_n_15;
  wire delay_i_br_n_2;
  wire delay_i_br_n_3;
  wire delay_i_br_n_4;
  wire delay_i_br_n_5;
  wire delay_i_br_n_6;
  wire delay_i_br_n_7;
  wire delay_i_br_n_8;
  wire delay_i_br_n_9;
  wire delay_m_al_n_0;
  wire delay_m_al_n_1;
  wire delay_m_al_n_2;
  wire delay_m_al_n_3;
  wire delay_m_al_n_4;
  wire delay_m_ar_n_0;
  wire delay_m_ar_n_1;
  wire delay_m_ar_n_2;
  wire delay_m_ar_n_3;
  wire delay_m_ar_n_4;
  wire delay_m_ar_n_5;
  wire delay_m_ar_n_6;
  wire delay_m_ar_n_7;
  wire delay_m_bl_n_0;
  wire delay_m_bl_n_1;
  wire delay_m_bl_n_2;
  wire delay_m_bl_n_3;
  wire delay_m_bl_n_4;
  wire delay_m_bl_n_5;
  wire delay_m_bl_n_6;
  wire delay_m_bl_n_7;
  wire delay_m_br_n_0;
  wire delay_m_br_n_1;
  wire delay_m_br_n_2;
  wire delay_m_br_n_3;
  wire delay_m_br_n_4;
  wire delay_m_br_n_5;
  wire delay_m_br_n_6;
  wire delay_m_br_n_7;
  wire [5:0]enable;
  wire [8:0]gc_m_ial;
  wire [8:0]gc_m_iar;
  wire [8:0]gc_m_ibl;
  wire [8:0]gc_m_ibr;
  wire [8:0]i;
  wire \i[7]_i_10_n_0 ;
  wire \i[7]_i_11_n_0 ;
  wire \i[7]_i_12_n_0 ;
  wire \i[7]_i_13_n_0 ;
  wire \i[7]_i_14_n_0 ;
  wire \i[7]_i_15_n_0 ;
  wire \i[7]_i_16_n_0 ;
  wire \i[7]_i_17_n_0 ;
  wire i__carry__0_i_1__22_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry_i_10__0_n_0;
  wire i__carry_i_10__1_n_0;
  wire i__carry_i_10__2_n_0;
  wire i__carry_i_10__3_n_0;
  wire i__carry_i_10_n_0;
  wire i__carry_i_1__50_n_0;
  wire i__carry_i_1__51_n_0;
  wire i__carry_i_1__52_n_0;
  wire i__carry_i_1__53_n_0;
  wire i__carry_i_1__54_n_0;
  wire i__carry_i_1__55_n_0;
  wire i__carry_i_2__10_n_0;
  wire i__carry_i_2__55_n_0;
  wire i__carry_i_2__6_n_0;
  wire i__carry_i_2__7_n_0;
  wire i__carry_i_2__8_n_0;
  wire i__carry_i_2__9_n_0;
  wire i__carry_i_3__10_n_0;
  wire i__carry_i_3__55_n_0;
  wire i__carry_i_3__6_n_0;
  wire i__carry_i_3__7_n_0;
  wire i__carry_i_3__8_n_0;
  wire i__carry_i_3__9_n_0;
  wire i__carry_i_4__10_n_0;
  wire i__carry_i_4__55_n_0;
  wire i__carry_i_4__6_n_0;
  wire i__carry_i_4__7_n_0;
  wire i__carry_i_4__8_n_0;
  wire i__carry_i_4__9_n_0;
  wire i__carry_i_5__10_n_0;
  wire i__carry_i_5__55_n_0;
  wire i__carry_i_5__6_n_0;
  wire i__carry_i_5__7_n_0;
  wire i__carry_i_5__8_n_0;
  wire i__carry_i_5__9_n_0;
  wire i__carry_i_6__10_n_0;
  wire i__carry_i_6__55_n_0;
  wire i__carry_i_6__6_n_0;
  wire i__carry_i_6__7_n_0;
  wire i__carry_i_6__8_n_0;
  wire i__carry_i_6__9_n_0;
  wire i__carry_i_7__10_n_0;
  wire i__carry_i_7__55_n_0;
  wire i__carry_i_7__6_n_0;
  wire i__carry_i_7__7_n_0;
  wire i__carry_i_7__8_n_0;
  wire i__carry_i_7__9_n_0;
  wire i__carry_i_8__10_n_0;
  wire i__carry_i_8__57_n_0;
  wire i__carry_i_8__6_n_0;
  wire i__carry_i_8__7_n_0;
  wire i__carry_i_8__8_n_0;
  wire i__carry_i_8__9_n_0;
  wire i__carry_i_9__0_n_0;
  wire i__carry_i_9__1_n_0;
  wire i__carry_i_9__2_n_0;
  wire i__carry_i_9__3_n_0;
  wire i__carry_i_9_n_0;
  wire [7:0]i_addend1;
  wire [7:0]i_al;
  wire [7:0]i_ar;
  wire [7:0]i_bl;
  wire [7:0]i_br;
  wire [9:1]i_minus_m;
  wire [0:0]intc_if;
  wire ltOp;
  wire ltOp_carry_i_10_n_0;
  wire ltOp_carry_i_1__0_n_0;
  wire ltOp_carry_i_2_n_0;
  wire ltOp_carry_i_3_n_0;
  wire ltOp_carry_i_4_n_0;
  wire ltOp_carry_i_5_n_0;
  wire ltOp_carry_i_6_n_0;
  wire ltOp_carry_i_7_n_0;
  wire ltOp_carry_i_8_n_0;
  wire ltOp_carry_i_9_n_0;
  wire ltOp_carry_n_3;
  wire ltOp_carry_n_5;
  wire ltOp_carry_n_6;
  wire ltOp_carry_n_7;
  wire \ltOp_inferred__0/i__carry_n_3 ;
  wire \ltOp_inferred__0/i__carry_n_5 ;
  wire \ltOp_inferred__0/i__carry_n_6 ;
  wire \ltOp_inferred__0/i__carry_n_7 ;
  wire \ltOp_inferred__1/i__carry_n_3 ;
  wire \ltOp_inferred__1/i__carry_n_5 ;
  wire \ltOp_inferred__1/i__carry_n_6 ;
  wire \ltOp_inferred__1/i__carry_n_7 ;
  wire \ltOp_inferred__2/i__carry_n_3 ;
  wire \ltOp_inferred__2/i__carry_n_5 ;
  wire \ltOp_inferred__2/i__carry_n_6 ;
  wire \ltOp_inferred__2/i__carry_n_7 ;
  wire \ltOp_inferred__3/i__carry_n_3 ;
  wire \ltOp_inferred__3/i__carry_n_5 ;
  wire \ltOp_inferred__3/i__carry_n_6 ;
  wire \ltOp_inferred__3/i__carry_n_7 ;
  wire \ltOp_inferred__4/i__carry_n_5 ;
  wire \ltOp_inferred__4/i__carry_n_6 ;
  wire \ltOp_inferred__4/i__carry_n_7 ;
  wire [8:0]m;
  wire \m[7]_i_10_n_0 ;
  wire \m[7]_i_11_n_0 ;
  wire \m[7]_i_12_n_0 ;
  wire \m[7]_i_13_n_0 ;
  wire \m[7]_i_14_n_0 ;
  wire \m[7]_i_15_n_0 ;
  wire \m[7]_i_16_n_0 ;
  wire \m[7]_i_17_n_0 ;
  wire \m[7]_i_18_n_0 ;
  wire \m[7]_i_19_n_0 ;
  wire \m[7]_i_20_n_0 ;
  wire \m[7]_i_21_n_0 ;
  wire [7:0]m_addend1;
  wire \m_al_reg_n_0_[0] ;
  wire \m_al_reg_n_0_[1] ;
  wire \m_al_reg_n_0_[2] ;
  wire \m_al_reg_n_0_[3] ;
  wire \m_al_reg_n_0_[4] ;
  wire \m_al_reg_n_0_[5] ;
  wire \m_al_reg_n_0_[6] ;
  wire \m_al_reg_n_0_[7] ;
  wire \m_ar_reg_n_0_[0] ;
  wire \m_ar_reg_n_0_[1] ;
  wire \m_ar_reg_n_0_[2] ;
  wire \m_ar_reg_n_0_[3] ;
  wire \m_ar_reg_n_0_[4] ;
  wire \m_ar_reg_n_0_[5] ;
  wire \m_ar_reg_n_0_[6] ;
  wire \m_ar_reg_n_0_[7] ;
  wire \m_bl_reg_n_0_[0] ;
  wire \m_bl_reg_n_0_[1] ;
  wire \m_bl_reg_n_0_[2] ;
  wire \m_bl_reg_n_0_[3] ;
  wire \m_bl_reg_n_0_[4] ;
  wire \m_bl_reg_n_0_[5] ;
  wire \m_bl_reg_n_0_[6] ;
  wire \m_bl_reg_n_0_[7] ;
  wire \m_br_reg_n_0_[0] ;
  wire \m_br_reg_n_0_[1] ;
  wire \m_br_reg_n_0_[2] ;
  wire \m_br_reg_n_0_[3] ;
  wire \m_br_reg_n_0_[4] ;
  wire \m_br_reg_n_0_[5] ;
  wire \m_br_reg_n_0_[6] ;
  wire \m_br_reg_n_0_[7] ;
  wire [8:0]minusOp;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire minusOp_carry_n_5;
  wire minusOp_carry_n_6;
  wire minusOp_carry_n_7;
  wire \minusOp_inferred__0/i__carry__0_n_15 ;
  wire \minusOp_inferred__0/i__carry_n_0 ;
  wire \minusOp_inferred__0/i__carry_n_1 ;
  wire \minusOp_inferred__0/i__carry_n_10 ;
  wire \minusOp_inferred__0/i__carry_n_11 ;
  wire \minusOp_inferred__0/i__carry_n_12 ;
  wire \minusOp_inferred__0/i__carry_n_13 ;
  wire \minusOp_inferred__0/i__carry_n_14 ;
  wire \minusOp_inferred__0/i__carry_n_15 ;
  wire \minusOp_inferred__0/i__carry_n_2 ;
  wire \minusOp_inferred__0/i__carry_n_3 ;
  wire \minusOp_inferred__0/i__carry_n_5 ;
  wire \minusOp_inferred__0/i__carry_n_6 ;
  wire \minusOp_inferred__0/i__carry_n_7 ;
  wire \minusOp_inferred__0/i__carry_n_8 ;
  wire \minusOp_inferred__0/i__carry_n_9 ;
  wire \minusOp_inferred__1/i__carry__0_n_15 ;
  wire \minusOp_inferred__1/i__carry_n_0 ;
  wire \minusOp_inferred__1/i__carry_n_1 ;
  wire \minusOp_inferred__1/i__carry_n_10 ;
  wire \minusOp_inferred__1/i__carry_n_11 ;
  wire \minusOp_inferred__1/i__carry_n_12 ;
  wire \minusOp_inferred__1/i__carry_n_13 ;
  wire \minusOp_inferred__1/i__carry_n_14 ;
  wire \minusOp_inferred__1/i__carry_n_15 ;
  wire \minusOp_inferred__1/i__carry_n_2 ;
  wire \minusOp_inferred__1/i__carry_n_3 ;
  wire \minusOp_inferred__1/i__carry_n_5 ;
  wire \minusOp_inferred__1/i__carry_n_6 ;
  wire \minusOp_inferred__1/i__carry_n_7 ;
  wire \minusOp_inferred__1/i__carry_n_8 ;
  wire \minusOp_inferred__1/i__carry_n_9 ;
  wire \minusOp_inferred__2/i__carry__0_n_15 ;
  wire \minusOp_inferred__2/i__carry_n_0 ;
  wire \minusOp_inferred__2/i__carry_n_1 ;
  wire \minusOp_inferred__2/i__carry_n_10 ;
  wire \minusOp_inferred__2/i__carry_n_11 ;
  wire \minusOp_inferred__2/i__carry_n_12 ;
  wire \minusOp_inferred__2/i__carry_n_13 ;
  wire \minusOp_inferred__2/i__carry_n_14 ;
  wire \minusOp_inferred__2/i__carry_n_15 ;
  wire \minusOp_inferred__2/i__carry_n_2 ;
  wire \minusOp_inferred__2/i__carry_n_3 ;
  wire \minusOp_inferred__2/i__carry_n_5 ;
  wire \minusOp_inferred__2/i__carry_n_6 ;
  wire \minusOp_inferred__2/i__carry_n_7 ;
  wire \minusOp_inferred__2/i__carry_n_8 ;
  wire \minusOp_inferred__2/i__carry_n_9 ;
  wire \minusOp_inferred__3/i__carry__0_n_14 ;
  wire \minusOp_inferred__3/i__carry__0_n_15 ;
  wire \minusOp_inferred__3/i__carry__0_n_7 ;
  wire \minusOp_inferred__3/i__carry_n_0 ;
  wire \minusOp_inferred__3/i__carry_n_1 ;
  wire \minusOp_inferred__3/i__carry_n_10 ;
  wire \minusOp_inferred__3/i__carry_n_11 ;
  wire \minusOp_inferred__3/i__carry_n_12 ;
  wire \minusOp_inferred__3/i__carry_n_13 ;
  wire \minusOp_inferred__3/i__carry_n_14 ;
  wire \minusOp_inferred__3/i__carry_n_2 ;
  wire \minusOp_inferred__3/i__carry_n_3 ;
  wire \minusOp_inferred__3/i__carry_n_5 ;
  wire \minusOp_inferred__3/i__carry_n_6 ;
  wire \minusOp_inferred__3/i__carry_n_7 ;
  wire \minusOp_inferred__3/i__carry_n_8 ;
  wire \minusOp_inferred__3/i__carry_n_9 ;
  wire \minusOp_inferred__4/i__carry__0_n_14 ;
  wire \minusOp_inferred__4/i__carry__0_n_15 ;
  wire \minusOp_inferred__4/i__carry__0_n_7 ;
  wire \minusOp_inferred__4/i__carry_n_0 ;
  wire \minusOp_inferred__4/i__carry_n_1 ;
  wire \minusOp_inferred__4/i__carry_n_10 ;
  wire \minusOp_inferred__4/i__carry_n_11 ;
  wire \minusOp_inferred__4/i__carry_n_12 ;
  wire \minusOp_inferred__4/i__carry_n_13 ;
  wire \minusOp_inferred__4/i__carry_n_14 ;
  wire \minusOp_inferred__4/i__carry_n_15 ;
  wire \minusOp_inferred__4/i__carry_n_2 ;
  wire \minusOp_inferred__4/i__carry_n_3 ;
  wire \minusOp_inferred__4/i__carry_n_5 ;
  wire \minusOp_inferred__4/i__carry_n_6 ;
  wire \minusOp_inferred__4/i__carry_n_7 ;
  wire \minusOp_inferred__4/i__carry_n_8 ;
  wire \minusOp_inferred__4/i__carry_n_9 ;
  wire [7:0]\needs_delay.shift_register_reg[1][7] ;
  wire [7:0]\needs_delay.shift_register_reg[1][7]_0 ;
  wire [7:0]\needs_delay.shift_register_reg[28][7] ;
  wire [7:0]\needs_delay.shift_register_reg[28][7]_0 ;
  wire [7:0]\needs_delay.shift_register_reg[5][2] ;
  wire [7:0]\needs_delay.shift_register_reg[5][3] ;
  wire [7:0]\needs_delay.shift_register_reg[5][3]_0 ;
  wire p_0_in;
  wire [7:0]p_1_in__0;
  wire [8:0]plusOp;
  wire \q[0]_i_1_n_0 ;
  wire \q[1]_i_1_n_0 ;
  wire \q[2]_i_1_n_0 ;
  wire \q[3]_i_1_n_0 ;
  wire \q[4]_i_1_n_0 ;
  wire \q[5]_i_1_n_0 ;
  wire \q[6]_i_1_n_0 ;
  wire \q[7]_i_1_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire [7:0]ram_reg_bram_0;
  wire \raw_reg_n_0_[9] ;
  wire resetn_out;
  wire [7:3]NLW_ltOp_carry_CO_UNCONNECTED;
  wire [7:0]NLW_ltOp_carry_O_UNCONNECTED;
  wire [7:3]\NLW_ltOp_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:3]\NLW_ltOp_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_ltOp_inferred__1/i__carry_O_UNCONNECTED ;
  wire [7:3]\NLW_ltOp_inferred__2/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_ltOp_inferred__2/i__carry_O_UNCONNECTED ;
  wire [7:3]\NLW_ltOp_inferred__3/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_ltOp_inferred__3/i__carry_O_UNCONNECTED ;
  wire [7:3]\NLW_ltOp_inferred__4/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_ltOp_inferred__4/i__carry_O_UNCONNECTED ;
  wire [3:3]NLW_minusOp_carry_CO_UNCONNECTED;
  wire [7:0]NLW_minusOp_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_minusOp_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_minusOp_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_minusOp_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_minusOp_inferred__1/i__carry__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__2/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_minusOp_inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__2/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__3/i__carry_CO_UNCONNECTED ;
  wire [0:0]\NLW_minusOp_inferred__3/i__carry_O_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__3/i__carry__0_CO_UNCONNECTED ;
  wire [7:2]\NLW_minusOp_inferred__3/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__4/i__carry_CO_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__4/i__carry__0_CO_UNCONNECTED ;
  wire [7:2]\NLW_minusOp_inferred__4/i__carry__0_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h78)) 
    \agdiff0[1]_i_1 
       (.I0(gc_m_ial[0]),
        .I1(gc_m_ial[8]),
        .I2(gc_m_ial[1]),
        .O(\agdiff0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \agdiff0[2]_i_1 
       (.I0(gc_m_ial[1]),
        .I1(gc_m_ial[0]),
        .I2(gc_m_ial[8]),
        .I3(gc_m_ial[2]),
        .O(\agdiff0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \agdiff0[3]_i_1 
       (.I0(gc_m_ial[2]),
        .I1(gc_m_ial[0]),
        .I2(gc_m_ial[1]),
        .I3(gc_m_ial[8]),
        .I4(gc_m_ial[3]),
        .O(\agdiff0[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \agdiff0[4]_i_1 
       (.I0(gc_m_ial[3]),
        .I1(gc_m_ial[1]),
        .I2(gc_m_ial[0]),
        .I3(gc_m_ial[2]),
        .I4(gc_m_ial[8]),
        .I5(gc_m_ial[4]),
        .O(\agdiff0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \agdiff0[5]_i_1 
       (.I0(\agdiff0[8]_i_2_n_0 ),
        .I1(gc_m_ial[8]),
        .I2(gc_m_ial[5]),
        .O(\agdiff0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \agdiff0[6]_i_1 
       (.I0(gc_m_ial[5]),
        .I1(\agdiff0[8]_i_2_n_0 ),
        .I2(gc_m_ial[8]),
        .I3(gc_m_ial[6]),
        .O(\agdiff0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \agdiff0[7]_i_1 
       (.I0(\agdiff0[8]_i_2_n_0 ),
        .I1(gc_m_ial[5]),
        .I2(gc_m_ial[6]),
        .I3(gc_m_ial[8]),
        .I4(gc_m_ial[7]),
        .O(\agdiff0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \agdiff0[8]_i_1 
       (.I0(gc_m_ial[5]),
        .I1(gc_m_ial[6]),
        .I2(gc_m_ial[7]),
        .I3(\agdiff0[8]_i_2_n_0 ),
        .I4(gc_m_ial[8]),
        .O(\agdiff0[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \agdiff0[8]_i_2 
       (.I0(gc_m_ial[3]),
        .I1(gc_m_ial[1]),
        .I2(gc_m_ial[0]),
        .I3(gc_m_ial[2]),
        .I4(gc_m_ial[4]),
        .O(\agdiff0[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff0_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(gc_m_ial[0]),
        .Q(agdiff0[0]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff0_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\agdiff0[1]_i_1_n_0 ),
        .Q(agdiff0[1]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff0_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\agdiff0[2]_i_1_n_0 ),
        .Q(agdiff0[2]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff0_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\agdiff0[3]_i_1_n_0 ),
        .Q(agdiff0[3]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff0_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\agdiff0[4]_i_1_n_0 ),
        .Q(agdiff0[4]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff0_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\agdiff0[5]_i_1_n_0 ),
        .Q(agdiff0[5]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff0_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\agdiff0[6]_i_1_n_0 ),
        .Q(agdiff0[6]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff0_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\agdiff0[7]_i_1_n_0 ),
        .Q(agdiff0[7]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff0_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\agdiff0[8]_i_1_n_0 ),
        .Q(agdiff0[8]),
        .R(aresetn));
  LUT3 #(
    .INIT(8'h78)) 
    \agdiff1[1]_i_1 
       (.I0(gc_m_ibl[0]),
        .I1(gc_m_ibl[8]),
        .I2(gc_m_ibl[1]),
        .O(ABS[1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \agdiff1[2]_i_1 
       (.I0(gc_m_ibl[1]),
        .I1(gc_m_ibl[0]),
        .I2(gc_m_ibl[8]),
        .I3(gc_m_ibl[2]),
        .O(ABS[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \agdiff1[3]_i_1 
       (.I0(gc_m_ibl[2]),
        .I1(gc_m_ibl[0]),
        .I2(gc_m_ibl[1]),
        .I3(gc_m_ibl[8]),
        .I4(gc_m_ibl[3]),
        .O(ABS[3]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \agdiff1[4]_i_1 
       (.I0(gc_m_ibl[3]),
        .I1(gc_m_ibl[1]),
        .I2(gc_m_ibl[0]),
        .I3(gc_m_ibl[2]),
        .I4(gc_m_ibl[8]),
        .I5(gc_m_ibl[4]),
        .O(ABS[4]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \agdiff1[5]_i_1 
       (.I0(\agdiff1[8]_i_2_n_0 ),
        .I1(gc_m_ibl[8]),
        .I2(gc_m_ibl[5]),
        .O(ABS[5]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \agdiff1[6]_i_1 
       (.I0(gc_m_ibl[5]),
        .I1(\agdiff1[8]_i_2_n_0 ),
        .I2(gc_m_ibl[8]),
        .I3(gc_m_ibl[6]),
        .O(ABS[6]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \agdiff1[7]_i_1 
       (.I0(\agdiff1[8]_i_2_n_0 ),
        .I1(gc_m_ibl[5]),
        .I2(gc_m_ibl[6]),
        .I3(gc_m_ibl[8]),
        .I4(gc_m_ibl[7]),
        .O(ABS[7]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \agdiff1[8]_i_1 
       (.I0(gc_m_ibl[5]),
        .I1(gc_m_ibl[6]),
        .I2(gc_m_ibl[7]),
        .I3(\agdiff1[8]_i_2_n_0 ),
        .I4(gc_m_ibl[8]),
        .O(ABS[8]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \agdiff1[8]_i_2 
       (.I0(gc_m_ibl[3]),
        .I1(gc_m_ibl[1]),
        .I2(gc_m_ibl[0]),
        .I3(gc_m_ibl[2]),
        .I4(gc_m_ibl[4]),
        .O(\agdiff1[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff1_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(gc_m_ibl[0]),
        .Q(agdiff1[0]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff1_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(ABS[1]),
        .Q(agdiff1[1]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff1_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(ABS[2]),
        .Q(agdiff1[2]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff1_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(ABS[3]),
        .Q(agdiff1[3]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff1_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(ABS[4]),
        .Q(agdiff1[4]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff1_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(ABS[5]),
        .Q(agdiff1[5]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff1_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(ABS[6]),
        .Q(agdiff1[6]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff1_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(ABS[7]),
        .Q(agdiff1[7]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff1_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(ABS[8]),
        .Q(agdiff1[8]),
        .R(aresetn));
  LUT3 #(
    .INIT(8'h78)) 
    \agdiff2[1]_i_1 
       (.I0(gc_m_iar[0]),
        .I1(gc_m_iar[8]),
        .I2(gc_m_iar[1]),
        .O(\agdiff2[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \agdiff2[2]_i_1 
       (.I0(gc_m_iar[1]),
        .I1(gc_m_iar[0]),
        .I2(gc_m_iar[8]),
        .I3(gc_m_iar[2]),
        .O(\agdiff2[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \agdiff2[3]_i_1 
       (.I0(gc_m_iar[2]),
        .I1(gc_m_iar[0]),
        .I2(gc_m_iar[1]),
        .I3(gc_m_iar[8]),
        .I4(gc_m_iar[3]),
        .O(\agdiff2[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \agdiff2[4]_i_1 
       (.I0(gc_m_iar[3]),
        .I1(gc_m_iar[1]),
        .I2(gc_m_iar[0]),
        .I3(gc_m_iar[2]),
        .I4(gc_m_iar[8]),
        .I5(gc_m_iar[4]),
        .O(\agdiff2[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \agdiff2[5]_i_1 
       (.I0(\agdiff2[8]_i_2_n_0 ),
        .I1(gc_m_iar[8]),
        .I2(gc_m_iar[5]),
        .O(\agdiff2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \agdiff2[6]_i_1 
       (.I0(gc_m_iar[5]),
        .I1(\agdiff2[8]_i_2_n_0 ),
        .I2(gc_m_iar[8]),
        .I3(gc_m_iar[6]),
        .O(\agdiff2[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \agdiff2[7]_i_1 
       (.I0(\agdiff2[8]_i_2_n_0 ),
        .I1(gc_m_iar[5]),
        .I2(gc_m_iar[6]),
        .I3(gc_m_iar[8]),
        .I4(gc_m_iar[7]),
        .O(\agdiff2[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \agdiff2[8]_i_1 
       (.I0(gc_m_iar[5]),
        .I1(gc_m_iar[6]),
        .I2(gc_m_iar[7]),
        .I3(\agdiff2[8]_i_2_n_0 ),
        .I4(gc_m_iar[8]),
        .O(\agdiff2[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \agdiff2[8]_i_2 
       (.I0(gc_m_iar[3]),
        .I1(gc_m_iar[1]),
        .I2(gc_m_iar[0]),
        .I3(gc_m_iar[2]),
        .I4(gc_m_iar[4]),
        .O(\agdiff2[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff2_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(gc_m_iar[0]),
        .Q(agdiff2[0]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff2_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\agdiff2[1]_i_1_n_0 ),
        .Q(agdiff2[1]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff2_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\agdiff2[2]_i_1_n_0 ),
        .Q(agdiff2[2]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff2_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\agdiff2[3]_i_1_n_0 ),
        .Q(agdiff2[3]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff2_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\agdiff2[4]_i_1_n_0 ),
        .Q(agdiff2[4]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff2_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\agdiff2[5]_i_1_n_0 ),
        .Q(agdiff2[5]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff2_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\agdiff2[6]_i_1_n_0 ),
        .Q(agdiff2[6]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff2_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\agdiff2[7]_i_1_n_0 ),
        .Q(agdiff2[7]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff2_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\agdiff2[8]_i_1_n_0 ),
        .Q(agdiff2[8]),
        .R(aresetn));
  LUT3 #(
    .INIT(8'h78)) 
    \agdiff3[1]_i_1 
       (.I0(gc_m_ibr[0]),
        .I1(gc_m_ibr[8]),
        .I2(gc_m_ibr[1]),
        .O(\agdiff3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \agdiff3[2]_i_1 
       (.I0(gc_m_ibr[1]),
        .I1(gc_m_ibr[0]),
        .I2(gc_m_ibr[8]),
        .I3(gc_m_ibr[2]),
        .O(\agdiff3[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \agdiff3[3]_i_1 
       (.I0(gc_m_ibr[2]),
        .I1(gc_m_ibr[0]),
        .I2(gc_m_ibr[1]),
        .I3(gc_m_ibr[8]),
        .I4(gc_m_ibr[3]),
        .O(\agdiff3[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \agdiff3[4]_i_1 
       (.I0(gc_m_ibr[3]),
        .I1(gc_m_ibr[1]),
        .I2(gc_m_ibr[0]),
        .I3(gc_m_ibr[2]),
        .I4(gc_m_ibr[8]),
        .I5(gc_m_ibr[4]),
        .O(\agdiff3[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \agdiff3[5]_i_1 
       (.I0(\agdiff3[8]_i_2_n_0 ),
        .I1(gc_m_ibr[8]),
        .I2(gc_m_ibr[5]),
        .O(\agdiff3[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \agdiff3[6]_i_1 
       (.I0(gc_m_ibr[5]),
        .I1(\agdiff3[8]_i_2_n_0 ),
        .I2(gc_m_ibr[8]),
        .I3(gc_m_ibr[6]),
        .O(\agdiff3[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \agdiff3[7]_i_1 
       (.I0(\agdiff3[8]_i_2_n_0 ),
        .I1(gc_m_ibr[5]),
        .I2(gc_m_ibr[6]),
        .I3(gc_m_ibr[8]),
        .I4(gc_m_ibr[7]),
        .O(\agdiff3[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \agdiff3[8]_i_1 
       (.I0(gc_m_ibr[5]),
        .I1(gc_m_ibr[6]),
        .I2(gc_m_ibr[7]),
        .I3(\agdiff3[8]_i_2_n_0 ),
        .I4(gc_m_ibr[8]),
        .O(\agdiff3[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \agdiff3[8]_i_2 
       (.I0(gc_m_ibr[3]),
        .I1(gc_m_ibr[1]),
        .I2(gc_m_ibr[0]),
        .I3(gc_m_ibr[2]),
        .I4(gc_m_ibr[4]),
        .O(\agdiff3[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff3_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(gc_m_ibr[0]),
        .Q(agdiff3[0]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff3_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\agdiff3[1]_i_1_n_0 ),
        .Q(agdiff3[1]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff3_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\agdiff3[2]_i_1_n_0 ),
        .Q(agdiff3[2]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff3_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\agdiff3[3]_i_1_n_0 ),
        .Q(agdiff3[3]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff3_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\agdiff3[4]_i_1_n_0 ),
        .Q(agdiff3[4]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff3_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\agdiff3[5]_i_1_n_0 ),
        .Q(agdiff3[5]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff3_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\agdiff3[6]_i_1_n_0 ),
        .Q(agdiff3[6]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff3_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\agdiff3[7]_i_1_n_0 ),
        .Q(agdiff3[7]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \agdiff3_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\agdiff3[8]_i_1_n_0 ),
        .Q(agdiff3[8]),
        .R(aresetn));
  design_1_v_cfa_0_0_DELAY__parameterized17_28 delay_g_c
       (.DI({delay_g_c_n_8,delay_g_c_n_9,delay_g_c_n_10,delay_g_c_n_11,delay_g_c_n_12,delay_g_c_n_13,delay_g_c_n_14}),
        .Q(Q),
        .S({delay_g_c_n_0,delay_g_c_n_1,delay_g_c_n_2,delay_g_c_n_3,delay_g_c_n_4,delay_g_c_n_5,delay_g_c_n_6,delay_g_c_n_7}),
        .aclk(aclk),
        .\i_minus_m_reg[9] (i_minus_m),
        .intc_if(intc_if),
        .\raw_reg[10] (delay_g_c_n_15),
        .\raw_reg[10]_0 (delay_g_c_n_16));
  design_1_v_cfa_0_0_DELAY__parameterized20 delay_i_al
       (.Q(i_al),
        .S({delay_i_al_n_8,delay_i_al_n_9,delay_i_al_n_10,delay_i_al_n_11,delay_i_al_n_12,delay_i_al_n_13,delay_i_al_n_14,delay_i_al_n_15}),
        .aclk(aclk),
        .\g_d3_reg[7] (Q),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[3][0]__0_0 (delay_i_al_n_7),
        .\needs_delay.shift_register_reg[3][1]__0_0 (delay_i_al_n_6),
        .\needs_delay.shift_register_reg[3][2]__0_0 (delay_i_al_n_5),
        .\needs_delay.shift_register_reg[3][3]__0_0 (delay_i_al_n_4),
        .\needs_delay.shift_register_reg[3][4]__0_0 (delay_i_al_n_3),
        .\needs_delay.shift_register_reg[3][5]__0_0 (delay_i_al_n_2),
        .\needs_delay.shift_register_reg[3][6]__0_0 (delay_i_al_n_1),
        .\needs_delay.shift_register_reg[3][7]__0_0 (delay_i_al_n_0));
  design_1_v_cfa_0_0_DELAY__parameterized20_29 delay_i_al2
       (.DI({i_addend1[6],i_addend1[2],i_addend1[0]}),
        .aclk(aclk),
        .\enable_reg[0] (\m[7]_i_19_n_0 ),
        .\enable_reg[5] (\m[7]_i_18_n_0 ),
        .\i_reg[7] (delay_i_al2_n_0),
        .\i_reg[7]_0 (delay_i_al2_n_1),
        .\i_reg[7]_1 (delay_i_al2_n_2),
        .\i_reg[7]_2 (delay_i_al2_n_3),
        .\i_reg[7]_3 (delay_i_al2_n_4),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[3][0]__0_0 (delay_i_al_n_7),
        .\needs_delay.shift_register_reg[3][0]__0_1 (delay_i_bl2_n_7),
        .\needs_delay.shift_register_reg[3][0]__0_2 (delay_i_ar2_n_7),
        .\needs_delay.shift_register_reg[3][1]__0_0 (delay_i_al_n_6),
        .\needs_delay.shift_register_reg[3][2]__0_0 (delay_i_al_n_5),
        .\needs_delay.shift_register_reg[3][2]__0_1 (delay_i_bl2_n_5),
        .\needs_delay.shift_register_reg[3][2]__0_2 (delay_i_ar2_n_5),
        .\needs_delay.shift_register_reg[3][3]__0_0 (delay_i_al_n_4),
        .\needs_delay.shift_register_reg[3][4]__0_0 (delay_i_al_n_3),
        .\needs_delay.shift_register_reg[3][5]__0_0 (delay_i_al_n_2),
        .\needs_delay.shift_register_reg[3][6]__0_0 (delay_i_al_n_1),
        .\needs_delay.shift_register_reg[3][6]__0_1 (delay_i_ar2_n_1),
        .\needs_delay.shift_register_reg[3][6]__0_2 (delay_i_bl2_n_1),
        .\needs_delay.shift_register_reg[3][7]__0_0 (delay_i_al_n_0));
  design_1_v_cfa_0_0_DELAY__parameterized20_30 delay_i_ar
       (.Q(i_ar),
        .S({delay_i_ar_n_8,delay_i_ar_n_9,delay_i_ar_n_10,delay_i_ar_n_11,delay_i_ar_n_12,delay_i_ar_n_13,delay_i_ar_n_14,delay_i_ar_n_15}),
        .aclk(aclk),
        .\g_d3_reg[7] (Q),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[3][0]__0_0 (delay_i_ar_n_7),
        .\needs_delay.shift_register_reg[3][1]__0_0 (delay_i_ar_n_6),
        .\needs_delay.shift_register_reg[3][2]__0_0 (delay_i_ar_n_5),
        .\needs_delay.shift_register_reg[3][3]__0_0 (delay_i_ar_n_4),
        .\needs_delay.shift_register_reg[3][4]__0_0 (delay_i_ar_n_3),
        .\needs_delay.shift_register_reg[3][5]__0_0 (delay_i_ar_n_2),
        .\needs_delay.shift_register_reg[3][6]__0_0 (delay_i_ar_n_1),
        .\needs_delay.shift_register_reg[3][7]__0_0 (delay_i_ar_n_0));
  design_1_v_cfa_0_0_DELAY__parameterized20_31 delay_i_ar2
       (.D({delay_i_ar2_n_12,delay_i_ar2_n_13,delay_i_ar2_n_14,delay_i_ar2_n_15,delay_i_ar2_n_16,delay_i_ar2_n_17,delay_i_ar2_n_18,delay_i_ar2_n_19,delay_i_ar2_n_20}),
        .DI({i_addend1[7],i_addend1[5],i_addend1[3],i_addend1[1]}),
        .S({\i[7]_i_10_n_0 ,\i[7]_i_11_n_0 ,\i[7]_i_12_n_0 ,\i[7]_i_13_n_0 ,\i[7]_i_14_n_0 ,\i[7]_i_15_n_0 ,\i[7]_i_16_n_0 ,\i[7]_i_17_n_0 }),
        .aclk(aclk),
        .\enable_reg[0] (\m[7]_i_19_n_0 ),
        .\enable_reg[5] (\m[7]_i_18_n_0 ),
        .\i_reg[7] (delay_i_ar2_n_0),
        .\i_reg[7]_0 (delay_i_ar2_n_1),
        .\i_reg[7]_1 (delay_i_ar2_n_2),
        .\i_reg[7]_2 (delay_i_ar2_n_3),
        .\i_reg[7]_3 (delay_i_ar2_n_4),
        .\i_reg[7]_4 (delay_i_ar2_n_5),
        .\i_reg[7]_5 (delay_i_ar2_n_6),
        .\i_reg[7]_6 (delay_i_ar2_n_7),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[3][0]__0_0 (delay_i_ar_n_7),
        .\needs_delay.shift_register_reg[3][1]__0_0 (delay_i_ar_n_6),
        .\needs_delay.shift_register_reg[3][1]__0_1 (delay_i_al2_n_4),
        .\needs_delay.shift_register_reg[3][1]__0_2 (delay_i_bl2_n_6),
        .\needs_delay.shift_register_reg[3][2]__0_0 (delay_i_ar_n_5),
        .\needs_delay.shift_register_reg[3][3]__0_0 (delay_i_ar_n_4),
        .\needs_delay.shift_register_reg[3][3]__0_1 (delay_i_al2_n_3),
        .\needs_delay.shift_register_reg[3][3]__0_2 (delay_i_bl2_n_4),
        .\needs_delay.shift_register_reg[3][4]__0_0 (delay_i_ar_n_3),
        .\needs_delay.shift_register_reg[3][5]__0_0 (delay_i_ar_n_2),
        .\needs_delay.shift_register_reg[3][5]__0_1 (delay_i_al2_n_1),
        .\needs_delay.shift_register_reg[3][5]__0_2 (delay_i_bl2_n_2),
        .\needs_delay.shift_register_reg[3][6]__0_0 (delay_i_ar_n_1),
        .\needs_delay.shift_register_reg[3][6]__0_1 ({i_addend1[6],i_addend1[4],i_addend1[2],i_addend1[0]}),
        .\needs_delay.shift_register_reg[3][7]__0_0 (delay_i_ar_n_0),
        .\needs_delay.shift_register_reg[3][7]__0_1 (delay_i_al2_n_0),
        .\needs_delay.shift_register_reg[3][7]__0_2 (delay_i_bl2_n_0));
  design_1_v_cfa_0_0_DELAY__parameterized20_32 delay_i_bl
       (.Q(i_bl),
        .S({delay_i_bl_n_8,delay_i_bl_n_9,delay_i_bl_n_10,delay_i_bl_n_11,delay_i_bl_n_12,delay_i_bl_n_13,delay_i_bl_n_14,delay_i_bl_n_15}),
        .aclk(aclk),
        .\g_d3_reg[7] (Q),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[3][0]__0_0 (delay_i_bl_n_7),
        .\needs_delay.shift_register_reg[3][1]__0_0 (delay_i_bl_n_6),
        .\needs_delay.shift_register_reg[3][2]__0_0 (delay_i_bl_n_5),
        .\needs_delay.shift_register_reg[3][3]__0_0 (delay_i_bl_n_4),
        .\needs_delay.shift_register_reg[3][4]__0_0 (delay_i_bl_n_3),
        .\needs_delay.shift_register_reg[3][5]__0_0 (delay_i_bl_n_2),
        .\needs_delay.shift_register_reg[3][6]__0_0 (delay_i_bl_n_1),
        .\needs_delay.shift_register_reg[3][7]__0_0 (delay_i_bl_n_0));
  design_1_v_cfa_0_0_DELAY__parameterized20_33 delay_i_bl2
       (.aclk(aclk),
        .\enable_reg[0] (\m[7]_i_19_n_0 ),
        .\enable_reg[5] (\m[7]_i_18_n_0 ),
        .\i_reg[7] (delay_i_bl2_n_0),
        .\i_reg[7]_0 (delay_i_bl2_n_1),
        .\i_reg[7]_1 (delay_i_bl2_n_2),
        .\i_reg[7]_2 (delay_i_bl2_n_3),
        .\i_reg[7]_3 (delay_i_bl2_n_4),
        .\i_reg[7]_4 (delay_i_bl2_n_5),
        .\i_reg[7]_5 (delay_i_bl2_n_6),
        .\i_reg[7]_6 (delay_i_bl2_n_7),
        .\i_reg[7]_7 (i_addend1[4]),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[3][0]__0_0 (delay_i_bl_n_7),
        .\needs_delay.shift_register_reg[3][1]__0_0 (delay_i_bl_n_6),
        .\needs_delay.shift_register_reg[3][2]__0_0 (delay_i_bl_n_5),
        .\needs_delay.shift_register_reg[3][3]__0_0 (delay_i_bl_n_4),
        .\needs_delay.shift_register_reg[3][4]__0_0 (delay_i_bl_n_3),
        .\needs_delay.shift_register_reg[3][4]__0_1 (delay_i_ar2_n_3),
        .\needs_delay.shift_register_reg[3][4]__0_2 (delay_i_al2_n_2),
        .\needs_delay.shift_register_reg[3][5]__0_0 (delay_i_bl_n_2),
        .\needs_delay.shift_register_reg[3][6]__0_0 (delay_i_bl_n_1),
        .\needs_delay.shift_register_reg[3][7]__0_0 (delay_i_bl_n_0));
  design_1_v_cfa_0_0_DELAY__parameterized20_34 delay_i_br
       (.Q(i_br),
        .S({delay_i_br_n_8,delay_i_br_n_9,delay_i_br_n_10,delay_i_br_n_11,delay_i_br_n_12,delay_i_br_n_13,delay_i_br_n_14,delay_i_br_n_15}),
        .aclk(aclk),
        .\g_d3_reg[7] (Q),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[3][0]__0_0 (delay_i_br_n_7),
        .\needs_delay.shift_register_reg[3][1]__0_0 (delay_i_br_n_6),
        .\needs_delay.shift_register_reg[3][2]__0_0 (delay_i_br_n_5),
        .\needs_delay.shift_register_reg[3][3]__0_0 (delay_i_br_n_4),
        .\needs_delay.shift_register_reg[3][4]__0_0 (delay_i_br_n_3),
        .\needs_delay.shift_register_reg[3][5]__0_0 (delay_i_br_n_2),
        .\needs_delay.shift_register_reg[3][6]__0_0 (delay_i_br_n_1),
        .\needs_delay.shift_register_reg[3][7]__0_0 (delay_i_br_n_0));
  design_1_v_cfa_0_0_DELAY__parameterized20_35 delay_i_br2
       (.aclk(aclk),
        .\i_reg[7] (delay_i_br2_n_0),
        .\i_reg[7]_0 (delay_i_br2_n_1),
        .\i_reg[7]_1 (delay_i_br2_n_2),
        .\i_reg[7]_2 (delay_i_br2_n_3),
        .\i_reg[7]_3 (delay_i_br2_n_4),
        .\i_reg[7]_4 (delay_i_br2_n_5),
        .\i_reg[7]_5 (delay_i_br2_n_6),
        .\i_reg[7]_6 (delay_i_br2_n_7),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[3][0]__0_0 (delay_i_br_n_7),
        .\needs_delay.shift_register_reg[3][1]__0_0 (delay_i_br_n_6),
        .\needs_delay.shift_register_reg[3][2]__0_0 (delay_i_br_n_5),
        .\needs_delay.shift_register_reg[3][3]__0_0 (delay_i_br_n_4),
        .\needs_delay.shift_register_reg[3][4]__0_0 (delay_i_br_n_3),
        .\needs_delay.shift_register_reg[3][5]__0_0 (delay_i_br_n_2),
        .\needs_delay.shift_register_reg[3][6]__0_0 (delay_i_br_n_1),
        .\needs_delay.shift_register_reg[3][7]__0_0 (delay_i_br_n_0));
  design_1_v_cfa_0_0_DELAY__parameterized21_36 delay_m_al
       (.DI({m_addend1[6],m_addend1[2],m_addend1[0]}),
        .Q({\m_al_reg_n_0_[7] ,\m_al_reg_n_0_[6] ,\m_al_reg_n_0_[5] ,\m_al_reg_n_0_[4] ,\m_al_reg_n_0_[3] ,\m_al_reg_n_0_[2] ,\m_al_reg_n_0_[1] ,\m_al_reg_n_0_[0] }),
        .aclk(aclk),
        .\enable_reg[0] (\m[7]_i_19_n_0 ),
        .\enable_reg[5] (\m[7]_i_18_n_0 ),
        .intc_if(intc_if),
        .\m_reg[7] (delay_m_al_n_0),
        .\m_reg[7]_0 (delay_m_al_n_1),
        .\m_reg[7]_1 (delay_m_al_n_2),
        .\m_reg[7]_2 (delay_m_al_n_3),
        .\m_reg[7]_3 (delay_m_al_n_4),
        .\needs_delay.shift_register_reg[6][0]__0_0 (delay_m_bl_n_7),
        .\needs_delay.shift_register_reg[6][0]__0_1 (delay_m_ar_n_7),
        .\needs_delay.shift_register_reg[6][2]__0_0 (delay_m_bl_n_5),
        .\needs_delay.shift_register_reg[6][2]__0_1 (delay_m_ar_n_5),
        .\needs_delay.shift_register_reg[6][6]__0_0 (delay_m_ar_n_1),
        .\needs_delay.shift_register_reg[6][6]__0_1 (delay_m_bl_n_1));
  design_1_v_cfa_0_0_DELAY__parameterized21_37 delay_m_ar
       (.D(plusOp),
        .DI({m_addend1[7],m_addend1[5],m_addend1[3],m_addend1[1]}),
        .Q({\m_ar_reg_n_0_[7] ,\m_ar_reg_n_0_[6] ,\m_ar_reg_n_0_[5] ,\m_ar_reg_n_0_[4] ,\m_ar_reg_n_0_[3] ,\m_ar_reg_n_0_[2] ,\m_ar_reg_n_0_[1] ,\m_ar_reg_n_0_[0] }),
        .S({\m[7]_i_10_n_0 ,\m[7]_i_11_n_0 ,\m[7]_i_12_n_0 ,\m[7]_i_13_n_0 ,\m[7]_i_14_n_0 ,\m[7]_i_15_n_0 ,\m[7]_i_16_n_0 ,\m[7]_i_17_n_0 }),
        .aclk(aclk),
        .\enable_reg[0] (\m[7]_i_19_n_0 ),
        .\enable_reg[5] (\m[7]_i_18_n_0 ),
        .intc_if(intc_if),
        .\m_reg[7] (delay_m_ar_n_0),
        .\m_reg[7]_0 (delay_m_ar_n_1),
        .\m_reg[7]_1 (delay_m_ar_n_2),
        .\m_reg[7]_2 (delay_m_ar_n_3),
        .\m_reg[7]_3 (delay_m_ar_n_4),
        .\m_reg[7]_4 (delay_m_ar_n_5),
        .\m_reg[7]_5 (delay_m_ar_n_6),
        .\m_reg[7]_6 (delay_m_ar_n_7),
        .\needs_delay.shift_register_reg[6][1]__0_0 (delay_m_al_n_4),
        .\needs_delay.shift_register_reg[6][1]__0_1 (delay_m_bl_n_6),
        .\needs_delay.shift_register_reg[6][3]__0_0 (delay_m_al_n_3),
        .\needs_delay.shift_register_reg[6][3]__0_1 (delay_m_bl_n_4),
        .\needs_delay.shift_register_reg[6][5]__0_0 (delay_m_al_n_1),
        .\needs_delay.shift_register_reg[6][5]__0_1 (delay_m_bl_n_2),
        .\needs_delay.shift_register_reg[6][6]__0_0 ({m_addend1[6],m_addend1[4],m_addend1[2],m_addend1[0]}),
        .\needs_delay.shift_register_reg[6][7]__0_0 (delay_m_al_n_0),
        .\needs_delay.shift_register_reg[6][7]__0_1 (delay_m_bl_n_0));
  design_1_v_cfa_0_0_DELAY__parameterized21_38 delay_m_bl
       (.Q({\m_bl_reg_n_0_[7] ,\m_bl_reg_n_0_[6] ,\m_bl_reg_n_0_[5] ,\m_bl_reg_n_0_[4] ,\m_bl_reg_n_0_[3] ,\m_bl_reg_n_0_[2] ,\m_bl_reg_n_0_[1] ,\m_bl_reg_n_0_[0] }),
        .aclk(aclk),
        .\enable_reg[0] (\m[7]_i_19_n_0 ),
        .\enable_reg[5] (\m[7]_i_18_n_0 ),
        .intc_if(intc_if),
        .\m_reg[7] (delay_m_bl_n_0),
        .\m_reg[7]_0 (delay_m_bl_n_1),
        .\m_reg[7]_1 (delay_m_bl_n_2),
        .\m_reg[7]_2 (delay_m_bl_n_3),
        .\m_reg[7]_3 (delay_m_bl_n_4),
        .\m_reg[7]_4 (delay_m_bl_n_5),
        .\m_reg[7]_5 (delay_m_bl_n_6),
        .\m_reg[7]_6 (delay_m_bl_n_7),
        .\m_reg[7]_7 (m_addend1[4]),
        .\needs_delay.shift_register_reg[6][4]__0_0 (delay_m_ar_n_3),
        .\needs_delay.shift_register_reg[6][4]__0_1 (delay_m_al_n_2));
  design_1_v_cfa_0_0_DELAY__parameterized21_39 delay_m_br
       (.Q({\m_br_reg_n_0_[7] ,\m_br_reg_n_0_[6] ,\m_br_reg_n_0_[5] ,\m_br_reg_n_0_[4] ,\m_br_reg_n_0_[3] ,\m_br_reg_n_0_[2] ,\m_br_reg_n_0_[1] ,\m_br_reg_n_0_[0] }),
        .aclk(aclk),
        .intc_if(intc_if),
        .\m_reg[7] (delay_m_br_n_0),
        .\m_reg[7]_0 (delay_m_br_n_1),
        .\m_reg[7]_1 (delay_m_br_n_2),
        .\m_reg[7]_2 (delay_m_br_n_3),
        .\m_reg[7]_3 (delay_m_br_n_4),
        .\m_reg[7]_4 (delay_m_br_n_5),
        .\m_reg[7]_5 (delay_m_br_n_6),
        .\m_reg[7]_6 (delay_m_br_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \enable_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(ltOp_carry_n_3),
        .Q(enable[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \enable_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\ltOp_inferred__0/i__carry_n_3 ),
        .Q(enable[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \enable_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\ltOp_inferred__1/i__carry_n_3 ),
        .Q(enable[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \enable_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\ltOp_inferred__2/i__carry_n_3 ),
        .Q(enable[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \enable_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\ltOp_inferred__3/i__carry_n_3 ),
        .Q(enable[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \enable_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(ltOp),
        .Q(enable[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ial_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__0/i__carry_n_15 ),
        .Q(gc_m_ial[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ial_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__0/i__carry_n_14 ),
        .Q(gc_m_ial[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ial_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__0/i__carry_n_13 ),
        .Q(gc_m_ial[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ial_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__0/i__carry_n_12 ),
        .Q(gc_m_ial[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ial_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__0/i__carry_n_11 ),
        .Q(gc_m_ial[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ial_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__0/i__carry_n_10 ),
        .Q(gc_m_ial[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ial_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__0/i__carry_n_9 ),
        .Q(gc_m_ial[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ial_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__0/i__carry_n_8 ),
        .Q(gc_m_ial[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ial_reg[8] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__0/i__carry__0_n_15 ),
        .Q(gc_m_ial[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_iar_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__1/i__carry_n_15 ),
        .Q(gc_m_iar[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_iar_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__1/i__carry_n_14 ),
        .Q(gc_m_iar[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_iar_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__1/i__carry_n_13 ),
        .Q(gc_m_iar[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_iar_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__1/i__carry_n_12 ),
        .Q(gc_m_iar[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_iar_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__1/i__carry_n_11 ),
        .Q(gc_m_iar[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_iar_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__1/i__carry_n_10 ),
        .Q(gc_m_iar[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_iar_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__1/i__carry_n_9 ),
        .Q(gc_m_iar[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_iar_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__1/i__carry_n_8 ),
        .Q(gc_m_iar[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_iar_reg[8] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__1/i__carry__0_n_15 ),
        .Q(gc_m_iar[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ibl_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(minusOp[0]),
        .Q(gc_m_ibl[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ibl_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(minusOp[1]),
        .Q(gc_m_ibl[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ibl_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(minusOp[2]),
        .Q(gc_m_ibl[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ibl_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(minusOp[3]),
        .Q(gc_m_ibl[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ibl_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(minusOp[4]),
        .Q(gc_m_ibl[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ibl_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(minusOp[5]),
        .Q(gc_m_ibl[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ibl_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(minusOp[6]),
        .Q(gc_m_ibl[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ibl_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(minusOp[7]),
        .Q(gc_m_ibl[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ibl_reg[8] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(minusOp[8]),
        .Q(gc_m_ibl[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ibr_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__2/i__carry_n_15 ),
        .Q(gc_m_ibr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ibr_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__2/i__carry_n_14 ),
        .Q(gc_m_ibr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ibr_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__2/i__carry_n_13 ),
        .Q(gc_m_ibr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ibr_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__2/i__carry_n_12 ),
        .Q(gc_m_ibr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ibr_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__2/i__carry_n_11 ),
        .Q(gc_m_ibr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ibr_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__2/i__carry_n_10 ),
        .Q(gc_m_ibr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ibr_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__2/i__carry_n_9 ),
        .Q(gc_m_ibr[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ibr_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__2/i__carry_n_8 ),
        .Q(gc_m_ibr[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc_m_ibr_reg[8] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\minusOp_inferred__2/i__carry__0_n_15 ),
        .Q(gc_m_ibr[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h595559996A556AAA)) 
    \i[7]_i_10 
       (.I0(i_addend1[7]),
        .I1(\m[7]_i_21_n_0 ),
        .I2(delay_i_br2_n_0),
        .I3(\m[7]_i_20_n_0 ),
        .I4(delay_i_ar2_n_0),
        .I5(delay_i_bl2_n_0),
        .O(\i[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h595559996A556AAA)) 
    \i[7]_i_11 
       (.I0(i_addend1[6]),
        .I1(\m[7]_i_21_n_0 ),
        .I2(delay_i_br2_n_1),
        .I3(\m[7]_i_20_n_0 ),
        .I4(delay_i_ar2_n_1),
        .I5(delay_i_bl2_n_1),
        .O(\i[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h595559996A556AAA)) 
    \i[7]_i_12 
       (.I0(i_addend1[5]),
        .I1(\m[7]_i_21_n_0 ),
        .I2(delay_i_br2_n_2),
        .I3(\m[7]_i_20_n_0 ),
        .I4(delay_i_ar2_n_2),
        .I5(delay_i_bl2_n_2),
        .O(\i[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h595559996A556AAA)) 
    \i[7]_i_13 
       (.I0(i_addend1[4]),
        .I1(\m[7]_i_21_n_0 ),
        .I2(delay_i_br2_n_3),
        .I3(\m[7]_i_20_n_0 ),
        .I4(delay_i_ar2_n_3),
        .I5(delay_i_bl2_n_3),
        .O(\i[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h5655569A9A559A9A)) 
    \i[7]_i_14 
       (.I0(i_addend1[3]),
        .I1(\m[7]_i_20_n_0 ),
        .I2(delay_i_ar2_n_4),
        .I3(\m[7]_i_21_n_0 ),
        .I4(delay_i_bl2_n_4),
        .I5(delay_i_br2_n_4),
        .O(\i[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h595559996A556AAA)) 
    \i[7]_i_15 
       (.I0(i_addend1[2]),
        .I1(\m[7]_i_21_n_0 ),
        .I2(delay_i_br2_n_5),
        .I3(\m[7]_i_20_n_0 ),
        .I4(delay_i_ar2_n_5),
        .I5(delay_i_bl2_n_5),
        .O(\i[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h5655A65556A6A6A6)) 
    \i[7]_i_16 
       (.I0(i_addend1[1]),
        .I1(delay_i_ar2_n_6),
        .I2(\m[7]_i_20_n_0 ),
        .I3(\m[7]_i_21_n_0 ),
        .I4(delay_i_br2_n_6),
        .I5(delay_i_bl2_n_6),
        .O(\i[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h595559996A556AAA)) 
    \i[7]_i_17 
       (.I0(i_addend1[0]),
        .I1(\m[7]_i_21_n_0 ),
        .I2(delay_i_br2_n_7),
        .I3(\m[7]_i_20_n_0 ),
        .I4(delay_i_ar2_n_7),
        .I5(delay_i_bl2_n_7),
        .O(\i[7]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__22
       (.I0(i[8]),
        .I1(m[8]),
        .O(i__carry__0_i_1__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(i_minus_m[9]),
        .O(i__carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10
       (.I0(agdiff2[0]),
        .I1(agdiff0[0]),
        .I2(agdiff2[1]),
        .I3(agdiff0[1]),
        .O(i__carry_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__0
       (.I0(agdiff3[0]),
        .I1(agdiff0[0]),
        .I2(agdiff3[1]),
        .I3(agdiff0[1]),
        .O(i__carry_i_10__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__1
       (.I0(agdiff2[0]),
        .I1(agdiff1[0]),
        .I2(agdiff2[1]),
        .I3(agdiff1[1]),
        .O(i__carry_i_10__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__2
       (.I0(agdiff3[0]),
        .I1(agdiff1[0]),
        .I2(agdiff3[1]),
        .I3(agdiff1[1]),
        .O(i__carry_i_10__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__3
       (.I0(agdiff3[0]),
        .I1(agdiff2[0]),
        .I2(agdiff3[1]),
        .I3(agdiff2[1]),
        .O(i__carry_i_10__3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1__50
       (.I0(agdiff3[8]),
        .I1(agdiff2[8]),
        .O(i__carry_i_1__50_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1__51
       (.I0(agdiff3[8]),
        .I1(agdiff0[8]),
        .O(i__carry_i_1__51_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1__52
       (.I0(agdiff2[8]),
        .I1(agdiff0[8]),
        .O(i__carry_i_1__52_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1__53
       (.I0(agdiff2[8]),
        .I1(agdiff1[8]),
        .O(i__carry_i_1__53_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1__54
       (.I0(agdiff3[8]),
        .I1(agdiff1[8]),
        .O(i__carry_i_1__54_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__55
       (.I0(i[7]),
        .I1(m[7]),
        .O(i__carry_i_1__55_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__10
       (.I0(agdiff3[6]),
        .I1(agdiff2[6]),
        .I2(agdiff2[7]),
        .I3(agdiff3[7]),
        .O(i__carry_i_2__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__55
       (.I0(i[6]),
        .I1(m[6]),
        .O(i__carry_i_2__55_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__6
       (.I0(agdiff2[6]),
        .I1(agdiff0[6]),
        .I2(agdiff0[7]),
        .I3(agdiff2[7]),
        .O(i__carry_i_2__6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__7
       (.I0(agdiff3[6]),
        .I1(agdiff0[6]),
        .I2(agdiff0[7]),
        .I3(agdiff3[7]),
        .O(i__carry_i_2__7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__8
       (.I0(agdiff2[6]),
        .I1(agdiff1[6]),
        .I2(agdiff1[7]),
        .I3(agdiff2[7]),
        .O(i__carry_i_2__8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__9
       (.I0(agdiff3[6]),
        .I1(agdiff1[6]),
        .I2(agdiff1[7]),
        .I3(agdiff3[7]),
        .O(i__carry_i_2__9_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__10
       (.I0(agdiff3[4]),
        .I1(agdiff2[4]),
        .I2(agdiff2[5]),
        .I3(agdiff3[5]),
        .O(i__carry_i_3__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__55
       (.I0(i[5]),
        .I1(m[5]),
        .O(i__carry_i_3__55_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__6
       (.I0(agdiff2[4]),
        .I1(agdiff0[4]),
        .I2(agdiff0[5]),
        .I3(agdiff2[5]),
        .O(i__carry_i_3__6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__7
       (.I0(agdiff3[4]),
        .I1(agdiff0[4]),
        .I2(agdiff0[5]),
        .I3(agdiff3[5]),
        .O(i__carry_i_3__7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__8
       (.I0(agdiff2[4]),
        .I1(agdiff1[4]),
        .I2(agdiff1[5]),
        .I3(agdiff2[5]),
        .O(i__carry_i_3__8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__9
       (.I0(agdiff3[4]),
        .I1(agdiff1[4]),
        .I2(agdiff1[5]),
        .I3(agdiff3[5]),
        .O(i__carry_i_3__9_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__10
       (.I0(agdiff3[2]),
        .I1(agdiff2[2]),
        .I2(agdiff2[3]),
        .I3(agdiff3[3]),
        .O(i__carry_i_4__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__55
       (.I0(i[4]),
        .I1(m[4]),
        .O(i__carry_i_4__55_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__6
       (.I0(agdiff2[2]),
        .I1(agdiff0[2]),
        .I2(agdiff0[3]),
        .I3(agdiff2[3]),
        .O(i__carry_i_4__6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__7
       (.I0(agdiff3[2]),
        .I1(agdiff0[2]),
        .I2(agdiff0[3]),
        .I3(agdiff3[3]),
        .O(i__carry_i_4__7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__8
       (.I0(agdiff2[2]),
        .I1(agdiff1[2]),
        .I2(agdiff1[3]),
        .I3(agdiff2[3]),
        .O(i__carry_i_4__8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__9
       (.I0(agdiff3[2]),
        .I1(agdiff1[2]),
        .I2(agdiff1[3]),
        .I3(agdiff3[3]),
        .O(i__carry_i_4__9_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_5__10
       (.I0(agdiff3[0]),
        .I1(agdiff2[0]),
        .I2(agdiff2[1]),
        .I3(agdiff3[1]),
        .O(i__carry_i_5__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__55
       (.I0(i[3]),
        .I1(m[3]),
        .O(i__carry_i_5__55_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_5__6
       (.I0(agdiff2[0]),
        .I1(agdiff0[0]),
        .I2(agdiff0[1]),
        .I3(agdiff2[1]),
        .O(i__carry_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_5__7
       (.I0(agdiff3[0]),
        .I1(agdiff0[0]),
        .I2(agdiff0[1]),
        .I3(agdiff3[1]),
        .O(i__carry_i_5__7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_5__8
       (.I0(agdiff2[0]),
        .I1(agdiff1[0]),
        .I2(agdiff1[1]),
        .I3(agdiff2[1]),
        .O(i__carry_i_5__8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_5__9
       (.I0(agdiff3[0]),
        .I1(agdiff1[0]),
        .I2(agdiff1[1]),
        .I3(agdiff3[1]),
        .O(i__carry_i_5__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__10
       (.I0(agdiff2[8]),
        .I1(agdiff3[8]),
        .O(i__carry_i_6__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__55
       (.I0(i[2]),
        .I1(m[2]),
        .O(i__carry_i_6__55_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__6
       (.I0(agdiff0[8]),
        .I1(agdiff2[8]),
        .O(i__carry_i_6__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__7
       (.I0(agdiff0[8]),
        .I1(agdiff3[8]),
        .O(i__carry_i_6__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__8
       (.I0(agdiff1[8]),
        .I1(agdiff2[8]),
        .O(i__carry_i_6__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__9
       (.I0(agdiff1[8]),
        .I1(agdiff3[8]),
        .O(i__carry_i_6__9_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__10
       (.I0(agdiff3[6]),
        .I1(agdiff2[6]),
        .I2(agdiff3[7]),
        .I3(agdiff2[7]),
        .O(i__carry_i_7__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__55
       (.I0(i[1]),
        .I1(m[1]),
        .O(i__carry_i_7__55_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__6
       (.I0(agdiff2[6]),
        .I1(agdiff0[6]),
        .I2(agdiff2[7]),
        .I3(agdiff0[7]),
        .O(i__carry_i_7__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__7
       (.I0(agdiff3[6]),
        .I1(agdiff0[6]),
        .I2(agdiff3[7]),
        .I3(agdiff0[7]),
        .O(i__carry_i_7__7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__8
       (.I0(agdiff2[6]),
        .I1(agdiff1[6]),
        .I2(agdiff2[7]),
        .I3(agdiff1[7]),
        .O(i__carry_i_7__8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__9
       (.I0(agdiff3[6]),
        .I1(agdiff1[6]),
        .I2(agdiff3[7]),
        .I3(agdiff1[7]),
        .O(i__carry_i_7__9_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__10
       (.I0(agdiff3[4]),
        .I1(agdiff2[4]),
        .I2(agdiff3[5]),
        .I3(agdiff2[5]),
        .O(i__carry_i_8__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__57
       (.I0(i[0]),
        .I1(m[0]),
        .O(i__carry_i_8__57_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__6
       (.I0(agdiff2[4]),
        .I1(agdiff0[4]),
        .I2(agdiff2[5]),
        .I3(agdiff0[5]),
        .O(i__carry_i_8__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__7
       (.I0(agdiff3[4]),
        .I1(agdiff0[4]),
        .I2(agdiff3[5]),
        .I3(agdiff0[5]),
        .O(i__carry_i_8__7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__8
       (.I0(agdiff2[4]),
        .I1(agdiff1[4]),
        .I2(agdiff2[5]),
        .I3(agdiff1[5]),
        .O(i__carry_i_8__8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__9
       (.I0(agdiff3[4]),
        .I1(agdiff1[4]),
        .I2(agdiff3[5]),
        .I3(agdiff1[5]),
        .O(i__carry_i_8__9_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9
       (.I0(agdiff2[2]),
        .I1(agdiff0[2]),
        .I2(agdiff2[3]),
        .I3(agdiff0[3]),
        .O(i__carry_i_9_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__0
       (.I0(agdiff3[2]),
        .I1(agdiff0[2]),
        .I2(agdiff3[3]),
        .I3(agdiff0[3]),
        .O(i__carry_i_9__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__1
       (.I0(agdiff2[2]),
        .I1(agdiff1[2]),
        .I2(agdiff2[3]),
        .I3(agdiff1[3]),
        .O(i__carry_i_9__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__2
       (.I0(agdiff3[2]),
        .I1(agdiff1[2]),
        .I2(agdiff3[3]),
        .I3(agdiff1[3]),
        .O(i__carry_i_9__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__3
       (.I0(agdiff3[2]),
        .I1(agdiff2[2]),
        .I2(agdiff3[3]),
        .I3(agdiff2[3]),
        .O(i__carry_i_9__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \i_al_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7] [0]),
        .Q(i_al[0]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_al_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7] [1]),
        .Q(i_al[1]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_al_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7] [2]),
        .Q(i_al[2]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_al_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7] [3]),
        .Q(i_al[3]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_al_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7] [4]),
        .Q(i_al[4]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_al_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7] [5]),
        .Q(i_al[5]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_al_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7] [6]),
        .Q(i_al[6]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_al_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7] [7]),
        .Q(i_al[7]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_ar_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][3]_0 [0]),
        .Q(i_ar[0]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_ar_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][3]_0 [1]),
        .Q(i_ar[1]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_ar_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][3]_0 [2]),
        .Q(i_ar[2]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_ar_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][3]_0 [3]),
        .Q(i_ar[3]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_ar_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][3]_0 [4]),
        .Q(i_ar[4]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_ar_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][3]_0 [5]),
        .Q(i_ar[5]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_ar_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][3]_0 [6]),
        .Q(i_ar[6]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_ar_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][3]_0 [7]),
        .Q(i_ar[7]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_bl_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][3] [0]),
        .Q(i_bl[0]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_bl_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][3] [1]),
        .Q(i_bl[1]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_bl_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][3] [2]),
        .Q(i_bl[2]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_bl_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][3] [3]),
        .Q(i_bl[3]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_bl_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][3] [4]),
        .Q(i_bl[4]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_bl_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][3] [5]),
        .Q(i_bl[5]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_bl_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][3] [6]),
        .Q(i_bl[6]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_bl_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][3] [7]),
        .Q(i_bl[7]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_br_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_0 [0]),
        .Q(i_br[0]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_br_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_0 [1]),
        .Q(i_br[1]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_br_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_0 [2]),
        .Q(i_br[2]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_br_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_0 [3]),
        .Q(i_br[3]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_br_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_0 [4]),
        .Q(i_br[4]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_br_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_0 [5]),
        .Q(i_br[5]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_br_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_0 [6]),
        .Q(i_br[6]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_br_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_0 [7]),
        .Q(i_br[7]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_minus_m_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry_n_14 ),
        .Q(i_minus_m[1]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_minus_m_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry_n_13 ),
        .Q(i_minus_m[2]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_minus_m_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry_n_12 ),
        .Q(i_minus_m[3]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_minus_m_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry_n_11 ),
        .Q(i_minus_m[4]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_minus_m_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry_n_10 ),
        .Q(i_minus_m[5]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_minus_m_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry_n_9 ),
        .Q(i_minus_m[6]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_minus_m_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry_n_8 ),
        .Q(i_minus_m[7]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_minus_m_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry__0_n_15 ),
        .Q(i_minus_m[8]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_minus_m_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry__0_n_14 ),
        .Q(i_minus_m[9]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(delay_i_ar2_n_20),
        .Q(i[0]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(delay_i_ar2_n_19),
        .Q(i[1]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(delay_i_ar2_n_18),
        .Q(i[2]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(delay_i_ar2_n_17),
        .Q(i[3]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(delay_i_ar2_n_16),
        .Q(i[4]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(delay_i_ar2_n_15),
        .Q(i[5]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(delay_i_ar2_n_14),
        .Q(i[6]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(delay_i_ar2_n_13),
        .Q(i[7]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(delay_i_ar2_n_12),
        .Q(i[8]),
        .R(aresetn));
  CARRY8 ltOp_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_ltOp_carry_CO_UNCONNECTED[7:5],ltOp_carry_n_3,NLW_ltOp_carry_CO_UNCONNECTED[3],ltOp_carry_n_5,ltOp_carry_n_6,ltOp_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,ltOp_carry_i_1__0_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0,ltOp_carry_i_5_n_0}),
        .O(NLW_ltOp_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0,ltOp_carry_i_9_n_0,ltOp_carry_i_10_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_10
       (.I0(agdiff1[0]),
        .I1(agdiff0[0]),
        .I2(agdiff1[1]),
        .I3(agdiff0[1]),
        .O(ltOp_carry_i_10_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ltOp_carry_i_1__0
       (.I0(agdiff1[8]),
        .I1(agdiff0[8]),
        .O(ltOp_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_2
       (.I0(agdiff1[6]),
        .I1(agdiff0[6]),
        .I2(agdiff0[7]),
        .I3(agdiff1[7]),
        .O(ltOp_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_3
       (.I0(agdiff1[4]),
        .I1(agdiff0[4]),
        .I2(agdiff0[5]),
        .I3(agdiff1[5]),
        .O(ltOp_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_4
       (.I0(agdiff1[2]),
        .I1(agdiff0[2]),
        .I2(agdiff0[3]),
        .I3(agdiff1[3]),
        .O(ltOp_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_5
       (.I0(agdiff1[0]),
        .I1(agdiff0[0]),
        .I2(agdiff0[1]),
        .I3(agdiff1[1]),
        .O(ltOp_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ltOp_carry_i_6
       (.I0(agdiff0[8]),
        .I1(agdiff1[8]),
        .O(ltOp_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_7
       (.I0(agdiff1[6]),
        .I1(agdiff0[6]),
        .I2(agdiff1[7]),
        .I3(agdiff0[7]),
        .O(ltOp_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_8
       (.I0(agdiff1[4]),
        .I1(agdiff0[4]),
        .I2(agdiff1[5]),
        .I3(agdiff0[5]),
        .O(ltOp_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_9
       (.I0(agdiff1[2]),
        .I1(agdiff0[2]),
        .I2(agdiff1[3]),
        .I3(agdiff0[3]),
        .O(ltOp_carry_i_9_n_0));
  CARRY8 \ltOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_ltOp_inferred__0/i__carry_CO_UNCONNECTED [7:5],\ltOp_inferred__0/i__carry_n_3 ,\NLW_ltOp_inferred__0/i__carry_CO_UNCONNECTED [3],\ltOp_inferred__0/i__carry_n_5 ,\ltOp_inferred__0/i__carry_n_6 ,\ltOp_inferred__0/i__carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__52_n_0,i__carry_i_2__6_n_0,i__carry_i_3__6_n_0,i__carry_i_4__6_n_0,i__carry_i_5__6_n_0}),
        .O(\NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,i__carry_i_6__6_n_0,i__carry_i_7__6_n_0,i__carry_i_8__6_n_0,i__carry_i_9_n_0,i__carry_i_10_n_0}));
  CARRY8 \ltOp_inferred__1/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_ltOp_inferred__1/i__carry_CO_UNCONNECTED [7:5],\ltOp_inferred__1/i__carry_n_3 ,\NLW_ltOp_inferred__1/i__carry_CO_UNCONNECTED [3],\ltOp_inferred__1/i__carry_n_5 ,\ltOp_inferred__1/i__carry_n_6 ,\ltOp_inferred__1/i__carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__51_n_0,i__carry_i_2__7_n_0,i__carry_i_3__7_n_0,i__carry_i_4__7_n_0,i__carry_i_5__7_n_0}),
        .O(\NLW_ltOp_inferred__1/i__carry_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,i__carry_i_6__7_n_0,i__carry_i_7__7_n_0,i__carry_i_8__7_n_0,i__carry_i_9__0_n_0,i__carry_i_10__0_n_0}));
  CARRY8 \ltOp_inferred__2/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_ltOp_inferred__2/i__carry_CO_UNCONNECTED [7:5],\ltOp_inferred__2/i__carry_n_3 ,\NLW_ltOp_inferred__2/i__carry_CO_UNCONNECTED [3],\ltOp_inferred__2/i__carry_n_5 ,\ltOp_inferred__2/i__carry_n_6 ,\ltOp_inferred__2/i__carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__53_n_0,i__carry_i_2__8_n_0,i__carry_i_3__8_n_0,i__carry_i_4__8_n_0,i__carry_i_5__8_n_0}),
        .O(\NLW_ltOp_inferred__2/i__carry_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,i__carry_i_6__8_n_0,i__carry_i_7__8_n_0,i__carry_i_8__8_n_0,i__carry_i_9__1_n_0,i__carry_i_10__1_n_0}));
  CARRY8 \ltOp_inferred__3/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_ltOp_inferred__3/i__carry_CO_UNCONNECTED [7:5],\ltOp_inferred__3/i__carry_n_3 ,\NLW_ltOp_inferred__3/i__carry_CO_UNCONNECTED [3],\ltOp_inferred__3/i__carry_n_5 ,\ltOp_inferred__3/i__carry_n_6 ,\ltOp_inferred__3/i__carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__54_n_0,i__carry_i_2__9_n_0,i__carry_i_3__9_n_0,i__carry_i_4__9_n_0,i__carry_i_5__9_n_0}),
        .O(\NLW_ltOp_inferred__3/i__carry_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,i__carry_i_6__9_n_0,i__carry_i_7__9_n_0,i__carry_i_8__9_n_0,i__carry_i_9__2_n_0,i__carry_i_10__2_n_0}));
  CARRY8 \ltOp_inferred__4/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_ltOp_inferred__4/i__carry_CO_UNCONNECTED [7:5],ltOp,\NLW_ltOp_inferred__4/i__carry_CO_UNCONNECTED [3],\ltOp_inferred__4/i__carry_n_5 ,\ltOp_inferred__4/i__carry_n_6 ,\ltOp_inferred__4/i__carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__50_n_0,i__carry_i_2__10_n_0,i__carry_i_3__10_n_0,i__carry_i_4__10_n_0,i__carry_i_5__10_n_0}),
        .O(\NLW_ltOp_inferred__4/i__carry_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,i__carry_i_6__10_n_0,i__carry_i_7__10_n_0,i__carry_i_8__10_n_0,i__carry_i_9__3_n_0,i__carry_i_10__3_n_0}));
  LUT6 #(
    .INIT(64'h5655569A9A559A9A)) 
    \m[7]_i_10 
       (.I0(m_addend1[7]),
        .I1(\m[7]_i_20_n_0 ),
        .I2(delay_m_ar_n_0),
        .I3(\m[7]_i_21_n_0 ),
        .I4(delay_m_bl_n_0),
        .I5(delay_m_br_n_0),
        .O(\m[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h595559996A556AAA)) 
    \m[7]_i_11 
       (.I0(m_addend1[6]),
        .I1(\m[7]_i_21_n_0 ),
        .I2(delay_m_br_n_1),
        .I3(\m[7]_i_20_n_0 ),
        .I4(delay_m_ar_n_1),
        .I5(delay_m_bl_n_1),
        .O(\m[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h5655A65556A6A6A6)) 
    \m[7]_i_12 
       (.I0(m_addend1[5]),
        .I1(delay_m_ar_n_2),
        .I2(\m[7]_i_20_n_0 ),
        .I3(\m[7]_i_21_n_0 ),
        .I4(delay_m_br_n_2),
        .I5(delay_m_bl_n_2),
        .O(\m[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h5655A65556A6A6A6)) 
    \m[7]_i_13 
       (.I0(m_addend1[4]),
        .I1(delay_m_ar_n_3),
        .I2(\m[7]_i_20_n_0 ),
        .I3(\m[7]_i_21_n_0 ),
        .I4(delay_m_br_n_3),
        .I5(delay_m_bl_n_3),
        .O(\m[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h5655569A9A559A9A)) 
    \m[7]_i_14 
       (.I0(m_addend1[3]),
        .I1(\m[7]_i_20_n_0 ),
        .I2(delay_m_ar_n_4),
        .I3(\m[7]_i_21_n_0 ),
        .I4(delay_m_bl_n_4),
        .I5(delay_m_br_n_4),
        .O(\m[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h595559996A556AAA)) 
    \m[7]_i_15 
       (.I0(m_addend1[2]),
        .I1(\m[7]_i_21_n_0 ),
        .I2(delay_m_br_n_5),
        .I3(\m[7]_i_20_n_0 ),
        .I4(delay_m_ar_n_5),
        .I5(delay_m_bl_n_5),
        .O(\m[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h5655569A9A559A9A)) 
    \m[7]_i_16 
       (.I0(m_addend1[1]),
        .I1(\m[7]_i_20_n_0 ),
        .I2(delay_m_ar_n_6),
        .I3(\m[7]_i_21_n_0 ),
        .I4(delay_m_bl_n_6),
        .I5(delay_m_br_n_6),
        .O(\m[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h595559996A556AAA)) 
    \m[7]_i_17 
       (.I0(m_addend1[0]),
        .I1(\m[7]_i_21_n_0 ),
        .I2(delay_m_br_n_7),
        .I3(\m[7]_i_20_n_0 ),
        .I4(delay_m_ar_n_7),
        .I5(delay_m_bl_n_7),
        .O(\m[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h2F3F45FFEFFFEFFF)) 
    \m[7]_i_18 
       (.I0(enable[5]),
        .I1(enable[4]),
        .I2(enable[1]),
        .I3(enable[0]),
        .I4(enable[3]),
        .I5(enable[2]),
        .O(\m[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFAAEFFFEFFFEF)) 
    \m[7]_i_19 
       (.I0(enable[0]),
        .I1(enable[2]),
        .I2(enable[3]),
        .I3(enable[5]),
        .I4(enable[1]),
        .I5(enable[4]),
        .O(\m[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF55DFFFDFFFDF)) 
    \m[7]_i_20 
       (.I0(enable[5]),
        .I1(enable[1]),
        .I2(enable[4]),
        .I3(enable[0]),
        .I4(enable[3]),
        .I5(enable[2]),
        .O(\m[7]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \m[7]_i_21 
       (.I0(enable[3]),
        .I1(enable[1]),
        .I2(enable[4]),
        .I3(enable[2]),
        .O(\m[7]_i_21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_al_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[28][7]_0 [0]),
        .Q(\m_al_reg_n_0_[0] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_al_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[28][7]_0 [1]),
        .Q(\m_al_reg_n_0_[1] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_al_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[28][7]_0 [2]),
        .Q(\m_al_reg_n_0_[2] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_al_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[28][7]_0 [3]),
        .Q(\m_al_reg_n_0_[3] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_al_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[28][7]_0 [4]),
        .Q(\m_al_reg_n_0_[4] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_al_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[28][7]_0 [5]),
        .Q(\m_al_reg_n_0_[5] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_al_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[28][7]_0 [6]),
        .Q(\m_al_reg_n_0_[6] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_al_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[28][7]_0 [7]),
        .Q(\m_al_reg_n_0_[7] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_ar_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][2] [0]),
        .Q(\m_ar_reg_n_0_[0] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_ar_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][2] [1]),
        .Q(\m_ar_reg_n_0_[1] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_ar_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][2] [2]),
        .Q(\m_ar_reg_n_0_[2] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_ar_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][2] [3]),
        .Q(\m_ar_reg_n_0_[3] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_ar_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][2] [4]),
        .Q(\m_ar_reg_n_0_[4] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_ar_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][2] [5]),
        .Q(\m_ar_reg_n_0_[5] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_ar_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][2] [6]),
        .Q(\m_ar_reg_n_0_[6] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_ar_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[5][2] [7]),
        .Q(\m_ar_reg_n_0_[7] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_bl_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[0]),
        .Q(\m_bl_reg_n_0_[0] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_bl_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[1]),
        .Q(\m_bl_reg_n_0_[1] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_bl_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[2]),
        .Q(\m_bl_reg_n_0_[2] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_bl_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[3]),
        .Q(\m_bl_reg_n_0_[3] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_bl_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[4]),
        .Q(\m_bl_reg_n_0_[4] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_bl_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[5]),
        .Q(\m_bl_reg_n_0_[5] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_bl_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[6]),
        .Q(\m_bl_reg_n_0_[6] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_bl_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[7]),
        .Q(\m_bl_reg_n_0_[7] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_br_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[28][7] [0]),
        .Q(\m_br_reg_n_0_[0] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_br_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[28][7] [1]),
        .Q(\m_br_reg_n_0_[1] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_br_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[28][7] [2]),
        .Q(\m_br_reg_n_0_[2] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_br_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[28][7] [3]),
        .Q(\m_br_reg_n_0_[3] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_br_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[28][7] [4]),
        .Q(\m_br_reg_n_0_[4] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_br_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[28][7] [5]),
        .Q(\m_br_reg_n_0_[5] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_br_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[28][7] [6]),
        .Q(\m_br_reg_n_0_[6] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_br_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[28][7] [7]),
        .Q(\m_br_reg_n_0_[7] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[0]),
        .Q(m[0]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[1]),
        .Q(m[1]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[2]),
        .Q(m[2]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[3]),
        .Q(m[3]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[4]),
        .Q(m[4]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[5]),
        .Q(m[5]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[6]),
        .Q(m[6]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[7]),
        .Q(m[7]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[8]),
        .Q(m[8]),
        .R(aresetn));
  CARRY8 minusOp_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3,NLW_minusOp_carry_CO_UNCONNECTED[3],minusOp_carry_n_5,minusOp_carry_n_6,minusOp_carry_n_7}),
        .DI(Q),
        .O(minusOp[7:0]),
        .S({delay_i_bl_n_8,delay_i_bl_n_9,delay_i_bl_n_10,delay_i_bl_n_11,delay_i_bl_n_12,delay_i_bl_n_13,delay_i_bl_n_14,delay_i_bl_n_15}));
  CARRY8 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_minusOp_carry__0_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_minusOp_carry__0_O_UNCONNECTED[7:1],minusOp[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \minusOp_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__0/i__carry_n_0 ,\minusOp_inferred__0/i__carry_n_1 ,\minusOp_inferred__0/i__carry_n_2 ,\minusOp_inferred__0/i__carry_n_3 ,\NLW_minusOp_inferred__0/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__0/i__carry_n_5 ,\minusOp_inferred__0/i__carry_n_6 ,\minusOp_inferred__0/i__carry_n_7 }),
        .DI(Q),
        .O({\minusOp_inferred__0/i__carry_n_8 ,\minusOp_inferred__0/i__carry_n_9 ,\minusOp_inferred__0/i__carry_n_10 ,\minusOp_inferred__0/i__carry_n_11 ,\minusOp_inferred__0/i__carry_n_12 ,\minusOp_inferred__0/i__carry_n_13 ,\minusOp_inferred__0/i__carry_n_14 ,\minusOp_inferred__0/i__carry_n_15 }),
        .S({delay_i_al_n_8,delay_i_al_n_9,delay_i_al_n_10,delay_i_al_n_11,delay_i_al_n_12,delay_i_al_n_13,delay_i_al_n_14,delay_i_al_n_15}));
  CARRY8 \minusOp_inferred__0/i__carry__0 
       (.CI(\minusOp_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_minusOp_inferred__0/i__carry__0_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_minusOp_inferred__0/i__carry__0_O_UNCONNECTED [7:1],\minusOp_inferred__0/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \minusOp_inferred__1/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__1/i__carry_n_0 ,\minusOp_inferred__1/i__carry_n_1 ,\minusOp_inferred__1/i__carry_n_2 ,\minusOp_inferred__1/i__carry_n_3 ,\NLW_minusOp_inferred__1/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__1/i__carry_n_5 ,\minusOp_inferred__1/i__carry_n_6 ,\minusOp_inferred__1/i__carry_n_7 }),
        .DI(Q),
        .O({\minusOp_inferred__1/i__carry_n_8 ,\minusOp_inferred__1/i__carry_n_9 ,\minusOp_inferred__1/i__carry_n_10 ,\minusOp_inferred__1/i__carry_n_11 ,\minusOp_inferred__1/i__carry_n_12 ,\minusOp_inferred__1/i__carry_n_13 ,\minusOp_inferred__1/i__carry_n_14 ,\minusOp_inferred__1/i__carry_n_15 }),
        .S({delay_i_ar_n_8,delay_i_ar_n_9,delay_i_ar_n_10,delay_i_ar_n_11,delay_i_ar_n_12,delay_i_ar_n_13,delay_i_ar_n_14,delay_i_ar_n_15}));
  CARRY8 \minusOp_inferred__1/i__carry__0 
       (.CI(\minusOp_inferred__1/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_minusOp_inferred__1/i__carry__0_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_minusOp_inferred__1/i__carry__0_O_UNCONNECTED [7:1],\minusOp_inferred__1/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \minusOp_inferred__2/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__2/i__carry_n_0 ,\minusOp_inferred__2/i__carry_n_1 ,\minusOp_inferred__2/i__carry_n_2 ,\minusOp_inferred__2/i__carry_n_3 ,\NLW_minusOp_inferred__2/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__2/i__carry_n_5 ,\minusOp_inferred__2/i__carry_n_6 ,\minusOp_inferred__2/i__carry_n_7 }),
        .DI(Q),
        .O({\minusOp_inferred__2/i__carry_n_8 ,\minusOp_inferred__2/i__carry_n_9 ,\minusOp_inferred__2/i__carry_n_10 ,\minusOp_inferred__2/i__carry_n_11 ,\minusOp_inferred__2/i__carry_n_12 ,\minusOp_inferred__2/i__carry_n_13 ,\minusOp_inferred__2/i__carry_n_14 ,\minusOp_inferred__2/i__carry_n_15 }),
        .S({delay_i_br_n_8,delay_i_br_n_9,delay_i_br_n_10,delay_i_br_n_11,delay_i_br_n_12,delay_i_br_n_13,delay_i_br_n_14,delay_i_br_n_15}));
  CARRY8 \minusOp_inferred__2/i__carry__0 
       (.CI(\minusOp_inferred__2/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_minusOp_inferred__2/i__carry__0_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_minusOp_inferred__2/i__carry__0_O_UNCONNECTED [7:1],\minusOp_inferred__2/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \minusOp_inferred__3/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__3/i__carry_n_0 ,\minusOp_inferred__3/i__carry_n_1 ,\minusOp_inferred__3/i__carry_n_2 ,\minusOp_inferred__3/i__carry_n_3 ,\NLW_minusOp_inferred__3/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__3/i__carry_n_5 ,\minusOp_inferred__3/i__carry_n_6 ,\minusOp_inferred__3/i__carry_n_7 }),
        .DI(i[7:0]),
        .O({\minusOp_inferred__3/i__carry_n_8 ,\minusOp_inferred__3/i__carry_n_9 ,\minusOp_inferred__3/i__carry_n_10 ,\minusOp_inferred__3/i__carry_n_11 ,\minusOp_inferred__3/i__carry_n_12 ,\minusOp_inferred__3/i__carry_n_13 ,\minusOp_inferred__3/i__carry_n_14 ,\NLW_minusOp_inferred__3/i__carry_O_UNCONNECTED [0]}),
        .S({i__carry_i_1__55_n_0,i__carry_i_2__55_n_0,i__carry_i_3__55_n_0,i__carry_i_4__55_n_0,i__carry_i_5__55_n_0,i__carry_i_6__55_n_0,i__carry_i_7__55_n_0,i__carry_i_8__57_n_0}));
  CARRY8 \minusOp_inferred__3/i__carry__0 
       (.CI(\minusOp_inferred__3/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_minusOp_inferred__3/i__carry__0_CO_UNCONNECTED [7:1],\minusOp_inferred__3/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i[8]}),
        .O({\NLW_minusOp_inferred__3/i__carry__0_O_UNCONNECTED [7:2],\minusOp_inferred__3/i__carry__0_n_14 ,\minusOp_inferred__3/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,i__carry__0_i_1__22_n_0}));
  CARRY8 \minusOp_inferred__4/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__4/i__carry_n_0 ,\minusOp_inferred__4/i__carry_n_1 ,\minusOp_inferred__4/i__carry_n_2 ,\minusOp_inferred__4/i__carry_n_3 ,\NLW_minusOp_inferred__4/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__4/i__carry_n_5 ,\minusOp_inferred__4/i__carry_n_6 ,\minusOp_inferred__4/i__carry_n_7 }),
        .DI({delay_g_c_n_8,delay_g_c_n_9,delay_g_c_n_10,delay_g_c_n_11,delay_g_c_n_12,delay_g_c_n_13,delay_g_c_n_14,1'b0}),
        .O({\minusOp_inferred__4/i__carry_n_8 ,\minusOp_inferred__4/i__carry_n_9 ,\minusOp_inferred__4/i__carry_n_10 ,\minusOp_inferred__4/i__carry_n_11 ,\minusOp_inferred__4/i__carry_n_12 ,\minusOp_inferred__4/i__carry_n_13 ,\minusOp_inferred__4/i__carry_n_14 ,\minusOp_inferred__4/i__carry_n_15 }),
        .S({delay_g_c_n_0,delay_g_c_n_1,delay_g_c_n_2,delay_g_c_n_3,delay_g_c_n_4,delay_g_c_n_5,delay_g_c_n_6,delay_g_c_n_7}));
  CARRY8 \minusOp_inferred__4/i__carry__0 
       (.CI(\minusOp_inferred__4/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_minusOp_inferred__4/i__carry__0_CO_UNCONNECTED [7:1],\minusOp_inferred__4/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_g_c_n_16}),
        .O({\NLW_minusOp_inferred__4/i__carry__0_O_UNCONNECTED [7:2],\minusOp_inferred__4/i__carry__0_n_14 ,\minusOp_inferred__4/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_2_n_0,delay_g_c_n_15}));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q[0]_i_1 
       (.I0(p_1_in__0[0]),
        .I1(\raw_reg_n_0_[9] ),
        .O(\q[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q[1]_i_1 
       (.I0(p_1_in__0[1]),
        .I1(\raw_reg_n_0_[9] ),
        .O(\q[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q[2]_i_1 
       (.I0(p_1_in__0[2]),
        .I1(\raw_reg_n_0_[9] ),
        .O(\q[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q[3]_i_1 
       (.I0(p_1_in__0[3]),
        .I1(\raw_reg_n_0_[9] ),
        .O(\q[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q[4]_i_1 
       (.I0(p_1_in__0[4]),
        .I1(\raw_reg_n_0_[9] ),
        .O(\q[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q[5]_i_1 
       (.I0(p_1_in__0[5]),
        .I1(\raw_reg_n_0_[9] ),
        .O(\q[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q[6]_i_1 
       (.I0(p_1_in__0[6]),
        .I1(\raw_reg_n_0_[9] ),
        .O(\q[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \q[7]_i_1 
       (.I0(p_0_in),
        .I1(intc_if),
        .I2(resetn_out),
        .O(\q[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q[7]_i_2 
       (.I0(p_1_in__0[7]),
        .I1(\raw_reg_n_0_[9] ),
        .O(\q[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\q[0]_i_1_n_0 ),
        .Q(ram_reg_bram_0[0]),
        .R(\q[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\q[1]_i_1_n_0 ),
        .Q(ram_reg_bram_0[1]),
        .R(\q[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\q[2]_i_1_n_0 ),
        .Q(ram_reg_bram_0[2]),
        .R(\q[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\q[3]_i_1_n_0 ),
        .Q(ram_reg_bram_0[3]),
        .R(\q[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\q[4]_i_1_n_0 ),
        .Q(ram_reg_bram_0[4]),
        .R(\q[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\q[5]_i_1_n_0 ),
        .Q(ram_reg_bram_0[5]),
        .R(\q[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\q[6]_i_1_n_0 ),
        .Q(ram_reg_bram_0[6]),
        .R(\q[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\q[7]_i_2_n_0 ),
        .Q(ram_reg_bram_0[7]),
        .R(\q[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raw_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry__0_n_14 ),
        .Q(p_0_in),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \raw_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry_n_15 ),
        .Q(p_1_in__0[0]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \raw_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry_n_14 ),
        .Q(p_1_in__0[1]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \raw_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry_n_13 ),
        .Q(p_1_in__0[2]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \raw_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry_n_12 ),
        .Q(p_1_in__0[3]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \raw_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry_n_11 ),
        .Q(p_1_in__0[4]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \raw_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry_n_10 ),
        .Q(p_1_in__0[5]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \raw_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry_n_9 ),
        .Q(p_1_in__0[6]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \raw_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry_n_8 ),
        .Q(p_1_in__0[7]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \raw_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry__0_n_15 ),
        .Q(\raw_reg_n_0_[9] ),
        .R(aresetn));
endmodule

(* ORIG_REF_NAME = "bilinear_join_ed" *) 
module design_1_v_cfa_0_0_bilinear_join_ed
   (\q_reg[0]_0 ,
    \needs_delay.shift_register_reg[5][7]__0 ,
    intc_if,
    Q,
    aclk,
    SR,
    \raw_reg[10]_0 ,
    core_en_i_reg,
    \muxed_br_b_reg[7] ,
    \muxed_br_a_reg[7] ,
    \valid_dm_reg[3] ,
    \muxed_g_b_reg[7] ,
    \muxed_g_a_reg[7] ,
    \muxed_rb_b_reg[7] ,
    \muxed_rb_a_reg[7] ,
    \muxed_br_r_reg[7] ,
    \muxed_br_l_reg[7] ,
    \muxed_g_r_reg[7] ,
    \muxed_g_l_reg[7] ,
    \muxed_rb_r_reg[7] ,
    \muxed_rb_l_reg[7] );
  output [0:0]\q_reg[0]_0 ;
  output [7:0]\needs_delay.shift_register_reg[5][7]__0 ;
  input [0:0]intc_if;
  input [7:0]Q;
  input aclk;
  input [0:0]SR;
  input [0:0]\raw_reg[10]_0 ;
  input core_en_i_reg;
  input [7:0]\muxed_br_b_reg[7] ;
  input [7:0]\muxed_br_a_reg[7] ;
  input [3:0]\valid_dm_reg[3] ;
  input [7:0]\muxed_g_b_reg[7] ;
  input [7:0]\muxed_g_a_reg[7] ;
  input [7:0]\muxed_rb_b_reg[7] ;
  input [7:0]\muxed_rb_a_reg[7] ;
  input [7:0]\muxed_br_r_reg[7] ;
  input [7:0]\muxed_br_l_reg[7] ;
  input [7:0]\muxed_g_r_reg[7] ;
  input [7:0]\muxed_g_l_reg[7] ;
  input [7:0]\muxed_rb_r_reg[7] ;
  input [7:0]\muxed_rb_l_reg[7] ;

  wire [8:1]ABS;
  wire \DBRh[1]_i_1_n_0 ;
  wire \DBRh[2]_i_1_n_0 ;
  wire \DBRh[3]_i_1_n_0 ;
  wire \DBRh[4]_i_1_n_0 ;
  wire \DBRh[5]_i_1_n_0 ;
  wire \DBRh[6]_i_1_n_0 ;
  wire \DBRh[7]_i_1_n_0 ;
  wire \DBRh[8]_i_1_n_0 ;
  wire \DBRh[8]_i_2_n_0 ;
  wire \DBRh_reg_n_0_[0] ;
  wire \DBRh_reg_n_0_[1] ;
  wire \DBRh_reg_n_0_[2] ;
  wire \DBRh_reg_n_0_[3] ;
  wire \DBRh_reg_n_0_[4] ;
  wire \DBRh_reg_n_0_[5] ;
  wire \DBRh_reg_n_0_[6] ;
  wire \DBRh_reg_n_0_[7] ;
  wire \DBRh_reg_n_0_[8] ;
  wire \DBRv[8]_i_2_n_0 ;
  wire [8:0]DGh;
  wire \DGh[1]_i_1_n_0 ;
  wire \DGh[2]_i_1_n_0 ;
  wire \DGh[3]_i_1_n_0 ;
  wire \DGh[4]_i_1_n_0 ;
  wire \DGh[5]_i_1_n_0 ;
  wire \DGh[6]_i_1_n_0 ;
  wire \DGh[7]_i_1_n_0 ;
  wire \DGh[8]_i_1_n_0 ;
  wire \DGh[8]_i_2_n_0 ;
  wire [8:0]DGv;
  wire \DGv[1]_i_1_n_0 ;
  wire \DGv[2]_i_1_n_0 ;
  wire \DGv[3]_i_1_n_0 ;
  wire \DGv[4]_i_1_n_0 ;
  wire \DGv[5]_i_1_n_0 ;
  wire \DGv[6]_i_1_n_0 ;
  wire \DGv[7]_i_1_n_0 ;
  wire \DGv[8]_i_1_n_0 ;
  wire \DGv[8]_i_2_n_0 ;
  wire [8:0]DRBh;
  wire \DRBh[1]_i_1_n_0 ;
  wire \DRBh[2]_i_1_n_0 ;
  wire \DRBh[3]_i_1_n_0 ;
  wire \DRBh[4]_i_1_n_0 ;
  wire \DRBh[5]_i_1_n_0 ;
  wire \DRBh[6]_i_1_n_0 ;
  wire \DRBh[7]_i_1_n_0 ;
  wire \DRBh[8]_i_1_n_0 ;
  wire \DRBh[8]_i_2_n_0 ;
  wire [8:0]DRBv;
  wire \DRBv[1]_i_1_n_0 ;
  wire \DRBv[2]_i_1_n_0 ;
  wire \DRBv[3]_i_1_n_0 ;
  wire \DRBv[4]_i_1_n_0 ;
  wire \DRBv[5]_i_1_n_0 ;
  wire \DRBv[6]_i_1_n_0 ;
  wire \DRBv[7]_i_1_n_0 ;
  wire \DRBv[8]_i_1_n_0 ;
  wire \DRBv[8]_i_2_n_0 ;
  wire [10:0]HTotal;
  wire \HTotal[10]_i_2_n_0 ;
  wire \HTotal[10]_i_3_n_0 ;
  wire \HTotal[10]_i_4_n_0 ;
  wire \HTotal[10]_i_5_n_0 ;
  wire \HTotal[7]_i_10_n_0 ;
  wire \HTotal[7]_i_11_n_0 ;
  wire \HTotal[7]_i_12_n_0 ;
  wire \HTotal[7]_i_13_n_0 ;
  wire \HTotal[7]_i_14_n_0 ;
  wire \HTotal[7]_i_15_n_0 ;
  wire \HTotal[7]_i_16_n_0 ;
  wire \HTotal[7]_i_2_n_0 ;
  wire \HTotal[7]_i_3_n_0 ;
  wire \HTotal[7]_i_4_n_0 ;
  wire \HTotal[7]_i_5_n_0 ;
  wire \HTotal[7]_i_6_n_0 ;
  wire \HTotal[7]_i_7_n_0 ;
  wire \HTotal[7]_i_8_n_0 ;
  wire \HTotal[7]_i_9_n_0 ;
  wire \HTotal_reg[10]_i_1_n_14 ;
  wire \HTotal_reg[10]_i_1_n_15 ;
  wire \HTotal_reg[10]_i_1_n_5 ;
  wire \HTotal_reg[10]_i_1_n_7 ;
  wire \HTotal_reg[7]_i_1_n_0 ;
  wire \HTotal_reg[7]_i_1_n_1 ;
  wire \HTotal_reg[7]_i_1_n_10 ;
  wire \HTotal_reg[7]_i_1_n_11 ;
  wire \HTotal_reg[7]_i_1_n_12 ;
  wire \HTotal_reg[7]_i_1_n_13 ;
  wire \HTotal_reg[7]_i_1_n_14 ;
  wire \HTotal_reg[7]_i_1_n_15 ;
  wire \HTotal_reg[7]_i_1_n_2 ;
  wire \HTotal_reg[7]_i_1_n_3 ;
  wire \HTotal_reg[7]_i_1_n_5 ;
  wire \HTotal_reg[7]_i_1_n_6 ;
  wire \HTotal_reg[7]_i_1_n_7 ;
  wire \HTotal_reg[7]_i_1_n_8 ;
  wire \HTotal_reg[7]_i_1_n_9 ;
  wire [7:0]Q;
  wire [8:0]R;
  wire [0:0]SR;
  wire [10:0]VTotal;
  wire \VTotal[10]_i_2_n_0 ;
  wire \VTotal[10]_i_3_n_0 ;
  wire \VTotal[10]_i_4_n_0 ;
  wire \VTotal[10]_i_5_n_0 ;
  wire \VTotal[7]_i_10_n_0 ;
  wire \VTotal[7]_i_11_n_0 ;
  wire \VTotal[7]_i_12_n_0 ;
  wire \VTotal[7]_i_13_n_0 ;
  wire \VTotal[7]_i_14_n_0 ;
  wire \VTotal[7]_i_15_n_0 ;
  wire \VTotal[7]_i_16_n_0 ;
  wire \VTotal[7]_i_2_n_0 ;
  wire \VTotal[7]_i_3_n_0 ;
  wire \VTotal[7]_i_4_n_0 ;
  wire \VTotal[7]_i_5_n_0 ;
  wire \VTotal[7]_i_6_n_0 ;
  wire \VTotal[7]_i_7_n_0 ;
  wire \VTotal[7]_i_8_n_0 ;
  wire \VTotal[7]_i_9_n_0 ;
  wire \VTotal_reg[10]_i_1_n_7 ;
  wire \VTotal_reg[7]_i_1_n_0 ;
  wire \VTotal_reg[7]_i_1_n_1 ;
  wire \VTotal_reg[7]_i_1_n_2 ;
  wire \VTotal_reg[7]_i_1_n_3 ;
  wire \VTotal_reg[7]_i_1_n_5 ;
  wire \VTotal_reg[7]_i_1_n_6 ;
  wire \VTotal_reg[7]_i_1_n_7 ;
  wire aclk;
  wire [8:0]bra_m_brb;
  wire [8:0]brl_m_brr;
  wire core_en_i_reg;
  wire delay_g_c_n_0;
  wire delay_g_c_n_1;
  wire delay_g_c_n_10;
  wire delay_g_c_n_11;
  wire delay_g_c_n_12;
  wire delay_g_c_n_13;
  wire delay_g_c_n_14;
  wire delay_g_c_n_15;
  wire delay_g_c_n_16;
  wire delay_g_c_n_2;
  wire delay_g_c_n_3;
  wire delay_g_c_n_4;
  wire delay_g_c_n_5;
  wire delay_g_c_n_6;
  wire delay_g_c_n_7;
  wire delay_g_c_n_8;
  wire delay_g_c_n_9;
  wire delay_i_a_plus_b_n_0;
  wire delay_i_a_plus_b_n_1;
  wire delay_i_a_plus_b_n_2;
  wire delay_i_a_plus_b_n_3;
  wire delay_i_a_plus_b_n_4;
  wire delay_i_a_plus_b_n_5;
  wire delay_i_a_plus_b_n_6;
  wire delay_i_a_plus_b_n_7;
  wire delay_i_a_plus_b_n_8;
  wire delay_i_l_plus_r_n_0;
  wire delay_i_l_plus_r_n_1;
  wire delay_i_l_plus_r_n_2;
  wire delay_i_l_plus_r_n_3;
  wire delay_i_l_plus_r_n_4;
  wire delay_i_l_plus_r_n_5;
  wire delay_i_l_plus_r_n_6;
  wire delay_i_l_plus_r_n_7;
  wire delay_i_l_plus_r_n_8;
  wire delay_m_a_plus_b_n_0;
  wire delay_m_a_plus_b_n_1;
  wire delay_m_a_plus_b_n_2;
  wire delay_m_a_plus_b_n_3;
  wire delay_m_a_plus_b_n_4;
  wire delay_m_a_plus_b_n_5;
  wire delay_m_a_plus_b_n_6;
  wire delay_m_a_plus_b_n_7;
  wire delay_m_a_plus_b_n_8;
  wire delay_m_l_plus_r_n_0;
  wire delay_m_l_plus_r_n_1;
  wire delay_m_l_plus_r_n_2;
  wire delay_m_l_plus_r_n_3;
  wire delay_m_l_plus_r_n_4;
  wire delay_m_l_plus_r_n_5;
  wire delay_m_l_plus_r_n_6;
  wire delay_m_l_plus_r_n_7;
  wire delay_m_l_plus_r_n_8;
  wire [8:0]i;
  wire \i[0]_i_1_n_0 ;
  wire \i[1]_i_1_n_0 ;
  wire \i[2]_i_1_n_0 ;
  wire \i[3]_i_1_n_0 ;
  wire \i[4]_i_1_n_0 ;
  wire \i[5]_i_1_n_0 ;
  wire \i[6]_i_1_n_0 ;
  wire \i[7]_i_1_n_0 ;
  wire \i[8]_i_1_n_0 ;
  wire i__carry__0_i_1__24_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry_i_1__23_n_0;
  wire i__carry_i_1__24_n_0;
  wire i__carry_i_1__25_n_0;
  wire i__carry_i_1__26_n_0;
  wire i__carry_i_1__57_n_0;
  wire i__carry_i_1__58_n_0;
  wire i__carry_i_2__17_n_0;
  wire i__carry_i_2__18_n_0;
  wire i__carry_i_2__19_n_0;
  wire i__carry_i_2__20_n_0;
  wire i__carry_i_2__57_n_0;
  wire i__carry_i_2__58_n_0;
  wire i__carry_i_3__17_n_0;
  wire i__carry_i_3__18_n_0;
  wire i__carry_i_3__19_n_0;
  wire i__carry_i_3__20_n_0;
  wire i__carry_i_3__57_n_0;
  wire i__carry_i_3__58_n_0;
  wire i__carry_i_4__17_n_0;
  wire i__carry_i_4__18_n_0;
  wire i__carry_i_4__19_n_0;
  wire i__carry_i_4__20_n_0;
  wire i__carry_i_4__57_n_0;
  wire i__carry_i_4__58_n_0;
  wire i__carry_i_5__17_n_0;
  wire i__carry_i_5__18_n_0;
  wire i__carry_i_5__19_n_0;
  wire i__carry_i_5__20_n_0;
  wire i__carry_i_5__57_n_0;
  wire i__carry_i_5__58_n_0;
  wire i__carry_i_6__17_n_0;
  wire i__carry_i_6__18_n_0;
  wire i__carry_i_6__19_n_0;
  wire i__carry_i_6__20_n_0;
  wire i__carry_i_6__57_n_0;
  wire i__carry_i_6__58_n_0;
  wire i__carry_i_7__17_n_0;
  wire i__carry_i_7__18_n_0;
  wire i__carry_i_7__19_n_0;
  wire i__carry_i_7__20_n_0;
  wire i__carry_i_7__57_n_0;
  wire i__carry_i_7__58_n_0;
  wire i__carry_i_8__19_n_0;
  wire i__carry_i_8__20_n_0;
  wire i__carry_i_8__21_n_0;
  wire i__carry_i_8__22_n_0;
  wire i__carry_i_8__58_n_0;
  wire i__carry_i_8__59_n_0;
  wire [7:0]i_a;
  wire \i_a[0]_i_1_n_0 ;
  wire \i_a[1]_i_1_n_0 ;
  wire \i_a[2]_i_1_n_0 ;
  wire \i_a[3]_i_1_n_0 ;
  wire \i_a[4]_i_1_n_0 ;
  wire \i_a[5]_i_1_n_0 ;
  wire \i_a[6]_i_1_n_0 ;
  wire \i_a[7]_i_1_n_0 ;
  wire [8:0]i_a_plus_b;
  wire \i_a_plus_b[7]_i_2_n_0 ;
  wire \i_a_plus_b[7]_i_3_n_0 ;
  wire \i_a_plus_b[7]_i_4_n_0 ;
  wire \i_a_plus_b[7]_i_5_n_0 ;
  wire \i_a_plus_b[7]_i_6_n_0 ;
  wire \i_a_plus_b[7]_i_7_n_0 ;
  wire \i_a_plus_b[7]_i_8_n_0 ;
  wire \i_a_plus_b[7]_i_9_n_0 ;
  wire \i_a_plus_b_reg[7]_i_1_n_0 ;
  wire \i_a_plus_b_reg[7]_i_1_n_1 ;
  wire \i_a_plus_b_reg[7]_i_1_n_10 ;
  wire \i_a_plus_b_reg[7]_i_1_n_11 ;
  wire \i_a_plus_b_reg[7]_i_1_n_12 ;
  wire \i_a_plus_b_reg[7]_i_1_n_13 ;
  wire \i_a_plus_b_reg[7]_i_1_n_14 ;
  wire \i_a_plus_b_reg[7]_i_1_n_15 ;
  wire \i_a_plus_b_reg[7]_i_1_n_2 ;
  wire \i_a_plus_b_reg[7]_i_1_n_3 ;
  wire \i_a_plus_b_reg[7]_i_1_n_5 ;
  wire \i_a_plus_b_reg[7]_i_1_n_6 ;
  wire \i_a_plus_b_reg[7]_i_1_n_7 ;
  wire \i_a_plus_b_reg[7]_i_1_n_8 ;
  wire \i_a_plus_b_reg[7]_i_1_n_9 ;
  wire \i_a_plus_b_reg[8]_i_1_n_7 ;
  wire [7:0]i_b;
  wire \i_b[0]_i_1_n_0 ;
  wire \i_b[1]_i_1_n_0 ;
  wire \i_b[2]_i_1_n_0 ;
  wire \i_b[3]_i_1_n_0 ;
  wire \i_b[4]_i_1_n_0 ;
  wire \i_b[5]_i_1_n_0 ;
  wire \i_b[6]_i_1_n_0 ;
  wire \i_b[7]_i_1_n_0 ;
  wire [7:0]i_l;
  wire \i_l[0]_i_1_n_0 ;
  wire \i_l[1]_i_1_n_0 ;
  wire \i_l[2]_i_1_n_0 ;
  wire \i_l[3]_i_1_n_0 ;
  wire \i_l[4]_i_1_n_0 ;
  wire \i_l[5]_i_1_n_0 ;
  wire \i_l[6]_i_1_n_0 ;
  wire \i_l[7]_i_1_n_0 ;
  wire [8:0]i_l_plus_r;
  wire \i_l_plus_r[7]_i_2_n_0 ;
  wire \i_l_plus_r[7]_i_3_n_0 ;
  wire \i_l_plus_r[7]_i_4_n_0 ;
  wire \i_l_plus_r[7]_i_5_n_0 ;
  wire \i_l_plus_r[7]_i_6_n_0 ;
  wire \i_l_plus_r[7]_i_7_n_0 ;
  wire \i_l_plus_r[7]_i_8_n_0 ;
  wire \i_l_plus_r[7]_i_9_n_0 ;
  wire \i_l_plus_r_reg[7]_i_1_n_0 ;
  wire \i_l_plus_r_reg[7]_i_1_n_1 ;
  wire \i_l_plus_r_reg[7]_i_1_n_10 ;
  wire \i_l_plus_r_reg[7]_i_1_n_11 ;
  wire \i_l_plus_r_reg[7]_i_1_n_12 ;
  wire \i_l_plus_r_reg[7]_i_1_n_13 ;
  wire \i_l_plus_r_reg[7]_i_1_n_14 ;
  wire \i_l_plus_r_reg[7]_i_1_n_15 ;
  wire \i_l_plus_r_reg[7]_i_1_n_2 ;
  wire \i_l_plus_r_reg[7]_i_1_n_3 ;
  wire \i_l_plus_r_reg[7]_i_1_n_5 ;
  wire \i_l_plus_r_reg[7]_i_1_n_6 ;
  wire \i_l_plus_r_reg[7]_i_1_n_7 ;
  wire \i_l_plus_r_reg[7]_i_1_n_8 ;
  wire \i_l_plus_r_reg[7]_i_1_n_9 ;
  wire \i_l_plus_r_reg[8]_i_1_n_7 ;
  wire [9:1]i_minus_m;
  wire [7:0]i_r;
  wire \i_r[0]_i_1_n_0 ;
  wire \i_r[1]_i_1_n_0 ;
  wire \i_r[2]_i_1_n_0 ;
  wire \i_r[3]_i_1_n_0 ;
  wire \i_r[4]_i_1_n_0 ;
  wire \i_r[5]_i_1_n_0 ;
  wire \i_r[6]_i_1_n_0 ;
  wire \i_r[7]_i_1_n_0 ;
  wire [8:0]ia_m_ib;
  wire [8:0]il_m_ir;
  wire [0:0]intc_if;
  wire ltOp;
  wire ltOp_carry_i_10__0_n_0;
  wire ltOp_carry_i_11_n_0;
  wire ltOp_carry_i_12_n_0;
  wire ltOp_carry_i_1__1_n_0;
  wire ltOp_carry_i_2__0_n_0;
  wire ltOp_carry_i_3__0_n_0;
  wire ltOp_carry_i_4__0_n_0;
  wire ltOp_carry_i_5__0_n_0;
  wire ltOp_carry_i_6__0_n_0;
  wire ltOp_carry_i_7__0_n_0;
  wire ltOp_carry_i_8__0_n_0;
  wire ltOp_carry_i_9__0_n_0;
  wire ltOp_carry_n_3;
  wire ltOp_carry_n_5;
  wire ltOp_carry_n_6;
  wire ltOp_carry_n_7;
  wire [8:0]m;
  wire \m[0]_i_1_n_0 ;
  wire \m[1]_i_1_n_0 ;
  wire \m[2]_i_1_n_0 ;
  wire \m[3]_i_1_n_0 ;
  wire \m[4]_i_1_n_0 ;
  wire \m[5]_i_1_n_0 ;
  wire \m[6]_i_1_n_0 ;
  wire \m[7]_i_1_n_0 ;
  wire \m[8]_i_1_n_0 ;
  wire [8:0]m_a_plus_b;
  wire \m_a_plus_b[7]_i_2_n_0 ;
  wire \m_a_plus_b[7]_i_3_n_0 ;
  wire \m_a_plus_b[7]_i_4_n_0 ;
  wire \m_a_plus_b[7]_i_5_n_0 ;
  wire \m_a_plus_b[7]_i_6_n_0 ;
  wire \m_a_plus_b[7]_i_7_n_0 ;
  wire \m_a_plus_b[7]_i_8_n_0 ;
  wire \m_a_plus_b[7]_i_9_n_0 ;
  wire \m_a_plus_b_reg[7]_i_1_n_0 ;
  wire \m_a_plus_b_reg[7]_i_1_n_1 ;
  wire \m_a_plus_b_reg[7]_i_1_n_10 ;
  wire \m_a_plus_b_reg[7]_i_1_n_11 ;
  wire \m_a_plus_b_reg[7]_i_1_n_12 ;
  wire \m_a_plus_b_reg[7]_i_1_n_13 ;
  wire \m_a_plus_b_reg[7]_i_1_n_14 ;
  wire \m_a_plus_b_reg[7]_i_1_n_15 ;
  wire \m_a_plus_b_reg[7]_i_1_n_2 ;
  wire \m_a_plus_b_reg[7]_i_1_n_3 ;
  wire \m_a_plus_b_reg[7]_i_1_n_5 ;
  wire \m_a_plus_b_reg[7]_i_1_n_6 ;
  wire \m_a_plus_b_reg[7]_i_1_n_7 ;
  wire \m_a_plus_b_reg[7]_i_1_n_8 ;
  wire \m_a_plus_b_reg[7]_i_1_n_9 ;
  wire \m_a_plus_b_reg[8]_i_1_n_7 ;
  wire [8:0]m_l_plus_r;
  wire \m_l_plus_r[7]_i_2_n_0 ;
  wire \m_l_plus_r[7]_i_3_n_0 ;
  wire \m_l_plus_r[7]_i_4_n_0 ;
  wire \m_l_plus_r[7]_i_5_n_0 ;
  wire \m_l_plus_r[7]_i_6_n_0 ;
  wire \m_l_plus_r[7]_i_7_n_0 ;
  wire \m_l_plus_r[7]_i_8_n_0 ;
  wire \m_l_plus_r[7]_i_9_n_0 ;
  wire \m_l_plus_r_reg[7]_i_1_n_0 ;
  wire \m_l_plus_r_reg[7]_i_1_n_1 ;
  wire \m_l_plus_r_reg[7]_i_1_n_10 ;
  wire \m_l_plus_r_reg[7]_i_1_n_11 ;
  wire \m_l_plus_r_reg[7]_i_1_n_12 ;
  wire \m_l_plus_r_reg[7]_i_1_n_13 ;
  wire \m_l_plus_r_reg[7]_i_1_n_14 ;
  wire \m_l_plus_r_reg[7]_i_1_n_15 ;
  wire \m_l_plus_r_reg[7]_i_1_n_2 ;
  wire \m_l_plus_r_reg[7]_i_1_n_3 ;
  wire \m_l_plus_r_reg[7]_i_1_n_5 ;
  wire \m_l_plus_r_reg[7]_i_1_n_6 ;
  wire \m_l_plus_r_reg[7]_i_1_n_7 ;
  wire \m_l_plus_r_reg[7]_i_1_n_8 ;
  wire \m_l_plus_r_reg[7]_i_1_n_9 ;
  wire \m_l_plus_r_reg[8]_i_1_n_7 ;
  wire [7:0]mbr_a;
  wire \mbr_a[0]_i_1_n_0 ;
  wire \mbr_a[1]_i_1_n_0 ;
  wire \mbr_a[2]_i_1_n_0 ;
  wire \mbr_a[3]_i_1_n_0 ;
  wire \mbr_a[4]_i_1_n_0 ;
  wire \mbr_a[5]_i_1_n_0 ;
  wire \mbr_a[6]_i_1_n_0 ;
  wire \mbr_a[7]_i_1_n_0 ;
  wire [7:0]mbr_b;
  wire [7:0]mbr_l;
  wire \mbr_l[0]_i_1_n_0 ;
  wire \mbr_l[1]_i_1_n_0 ;
  wire \mbr_l[2]_i_1_n_0 ;
  wire \mbr_l[3]_i_1_n_0 ;
  wire \mbr_l[4]_i_1_n_0 ;
  wire \mbr_l[5]_i_1_n_0 ;
  wire \mbr_l[6]_i_1_n_0 ;
  wire \mbr_l[7]_i_1_n_0 ;
  wire [7:0]mbr_r;
  wire \mbr_r[0]_i_1_n_0 ;
  wire \mbr_r[1]_i_1_n_0 ;
  wire \mbr_r[2]_i_1_n_0 ;
  wire \mbr_r[3]_i_1_n_0 ;
  wire \mbr_r[4]_i_1_n_0 ;
  wire \mbr_r[5]_i_1_n_0 ;
  wire \mbr_r[6]_i_1_n_0 ;
  wire \mbr_r[7]_i_1_n_0 ;
  wire [8:0]minusOp;
  wire minusOp_carry_i_1__1_n_0;
  wire minusOp_carry_i_2__1_n_0;
  wire minusOp_carry_i_3__1_n_0;
  wire minusOp_carry_i_4__1_n_0;
  wire minusOp_carry_i_5__1_n_0;
  wire minusOp_carry_i_6__1_n_0;
  wire minusOp_carry_i_7__1_n_0;
  wire minusOp_carry_i_8__1_n_0;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire minusOp_carry_n_5;
  wire minusOp_carry_n_6;
  wire minusOp_carry_n_7;
  wire \minusOp_inferred__0/i__carry__0_n_15 ;
  wire \minusOp_inferred__0/i__carry_n_0 ;
  wire \minusOp_inferred__0/i__carry_n_1 ;
  wire \minusOp_inferred__0/i__carry_n_10 ;
  wire \minusOp_inferred__0/i__carry_n_11 ;
  wire \minusOp_inferred__0/i__carry_n_12 ;
  wire \minusOp_inferred__0/i__carry_n_13 ;
  wire \minusOp_inferred__0/i__carry_n_14 ;
  wire \minusOp_inferred__0/i__carry_n_15 ;
  wire \minusOp_inferred__0/i__carry_n_2 ;
  wire \minusOp_inferred__0/i__carry_n_3 ;
  wire \minusOp_inferred__0/i__carry_n_5 ;
  wire \minusOp_inferred__0/i__carry_n_6 ;
  wire \minusOp_inferred__0/i__carry_n_7 ;
  wire \minusOp_inferred__0/i__carry_n_8 ;
  wire \minusOp_inferred__0/i__carry_n_9 ;
  wire \minusOp_inferred__1/i__carry__0_n_15 ;
  wire \minusOp_inferred__1/i__carry_n_0 ;
  wire \minusOp_inferred__1/i__carry_n_1 ;
  wire \minusOp_inferred__1/i__carry_n_10 ;
  wire \minusOp_inferred__1/i__carry_n_11 ;
  wire \minusOp_inferred__1/i__carry_n_12 ;
  wire \minusOp_inferred__1/i__carry_n_13 ;
  wire \minusOp_inferred__1/i__carry_n_14 ;
  wire \minusOp_inferred__1/i__carry_n_15 ;
  wire \minusOp_inferred__1/i__carry_n_2 ;
  wire \minusOp_inferred__1/i__carry_n_3 ;
  wire \minusOp_inferred__1/i__carry_n_5 ;
  wire \minusOp_inferred__1/i__carry_n_6 ;
  wire \minusOp_inferred__1/i__carry_n_7 ;
  wire \minusOp_inferred__1/i__carry_n_8 ;
  wire \minusOp_inferred__1/i__carry_n_9 ;
  wire \minusOp_inferred__2/i__carry__0_n_15 ;
  wire \minusOp_inferred__2/i__carry_n_0 ;
  wire \minusOp_inferred__2/i__carry_n_1 ;
  wire \minusOp_inferred__2/i__carry_n_10 ;
  wire \minusOp_inferred__2/i__carry_n_11 ;
  wire \minusOp_inferred__2/i__carry_n_12 ;
  wire \minusOp_inferred__2/i__carry_n_13 ;
  wire \minusOp_inferred__2/i__carry_n_14 ;
  wire \minusOp_inferred__2/i__carry_n_15 ;
  wire \minusOp_inferred__2/i__carry_n_2 ;
  wire \minusOp_inferred__2/i__carry_n_3 ;
  wire \minusOp_inferred__2/i__carry_n_5 ;
  wire \minusOp_inferred__2/i__carry_n_6 ;
  wire \minusOp_inferred__2/i__carry_n_7 ;
  wire \minusOp_inferred__2/i__carry_n_8 ;
  wire \minusOp_inferred__2/i__carry_n_9 ;
  wire \minusOp_inferred__3/i__carry__0_n_15 ;
  wire \minusOp_inferred__3/i__carry_n_0 ;
  wire \minusOp_inferred__3/i__carry_n_1 ;
  wire \minusOp_inferred__3/i__carry_n_10 ;
  wire \minusOp_inferred__3/i__carry_n_11 ;
  wire \minusOp_inferred__3/i__carry_n_12 ;
  wire \minusOp_inferred__3/i__carry_n_13 ;
  wire \minusOp_inferred__3/i__carry_n_14 ;
  wire \minusOp_inferred__3/i__carry_n_15 ;
  wire \minusOp_inferred__3/i__carry_n_2 ;
  wire \minusOp_inferred__3/i__carry_n_3 ;
  wire \minusOp_inferred__3/i__carry_n_5 ;
  wire \minusOp_inferred__3/i__carry_n_6 ;
  wire \minusOp_inferred__3/i__carry_n_7 ;
  wire \minusOp_inferred__3/i__carry_n_8 ;
  wire \minusOp_inferred__3/i__carry_n_9 ;
  wire \minusOp_inferred__4/i__carry__0_n_15 ;
  wire \minusOp_inferred__4/i__carry_n_0 ;
  wire \minusOp_inferred__4/i__carry_n_1 ;
  wire \minusOp_inferred__4/i__carry_n_10 ;
  wire \minusOp_inferred__4/i__carry_n_11 ;
  wire \minusOp_inferred__4/i__carry_n_12 ;
  wire \minusOp_inferred__4/i__carry_n_13 ;
  wire \minusOp_inferred__4/i__carry_n_14 ;
  wire \minusOp_inferred__4/i__carry_n_15 ;
  wire \minusOp_inferred__4/i__carry_n_2 ;
  wire \minusOp_inferred__4/i__carry_n_3 ;
  wire \minusOp_inferred__4/i__carry_n_5 ;
  wire \minusOp_inferred__4/i__carry_n_6 ;
  wire \minusOp_inferred__4/i__carry_n_7 ;
  wire \minusOp_inferred__4/i__carry_n_8 ;
  wire \minusOp_inferred__4/i__carry_n_9 ;
  wire \minusOp_inferred__5/i__carry__0_n_14 ;
  wire \minusOp_inferred__5/i__carry__0_n_15 ;
  wire \minusOp_inferred__5/i__carry__0_n_7 ;
  wire \minusOp_inferred__5/i__carry_n_0 ;
  wire \minusOp_inferred__5/i__carry_n_1 ;
  wire \minusOp_inferred__5/i__carry_n_10 ;
  wire \minusOp_inferred__5/i__carry_n_11 ;
  wire \minusOp_inferred__5/i__carry_n_12 ;
  wire \minusOp_inferred__5/i__carry_n_13 ;
  wire \minusOp_inferred__5/i__carry_n_14 ;
  wire \minusOp_inferred__5/i__carry_n_2 ;
  wire \minusOp_inferred__5/i__carry_n_3 ;
  wire \minusOp_inferred__5/i__carry_n_5 ;
  wire \minusOp_inferred__5/i__carry_n_6 ;
  wire \minusOp_inferred__5/i__carry_n_7 ;
  wire \minusOp_inferred__5/i__carry_n_8 ;
  wire \minusOp_inferred__5/i__carry_n_9 ;
  wire \minusOp_inferred__6/i__carry__0_n_14 ;
  wire \minusOp_inferred__6/i__carry__0_n_15 ;
  wire \minusOp_inferred__6/i__carry__0_n_7 ;
  wire \minusOp_inferred__6/i__carry_n_0 ;
  wire \minusOp_inferred__6/i__carry_n_1 ;
  wire \minusOp_inferred__6/i__carry_n_10 ;
  wire \minusOp_inferred__6/i__carry_n_11 ;
  wire \minusOp_inferred__6/i__carry_n_12 ;
  wire \minusOp_inferred__6/i__carry_n_13 ;
  wire \minusOp_inferred__6/i__carry_n_14 ;
  wire \minusOp_inferred__6/i__carry_n_15 ;
  wire \minusOp_inferred__6/i__carry_n_2 ;
  wire \minusOp_inferred__6/i__carry_n_3 ;
  wire \minusOp_inferred__6/i__carry_n_5 ;
  wire \minusOp_inferred__6/i__carry_n_6 ;
  wire \minusOp_inferred__6/i__carry_n_7 ;
  wire \minusOp_inferred__6/i__carry_n_8 ;
  wire \minusOp_inferred__6/i__carry_n_9 ;
  wire [7:0]mrb_a;
  wire \mrb_a[0]_i_1_n_0 ;
  wire \mrb_a[1]_i_1_n_0 ;
  wire \mrb_a[2]_i_1_n_0 ;
  wire \mrb_a[3]_i_1_n_0 ;
  wire \mrb_a[4]_i_1_n_0 ;
  wire \mrb_a[5]_i_1_n_0 ;
  wire \mrb_a[6]_i_1_n_0 ;
  wire \mrb_a[7]_i_1_n_0 ;
  wire [7:0]mrb_b;
  wire \mrb_b[0]_i_1_n_0 ;
  wire \mrb_b[1]_i_1_n_0 ;
  wire \mrb_b[2]_i_1_n_0 ;
  wire \mrb_b[3]_i_1_n_0 ;
  wire \mrb_b[4]_i_1_n_0 ;
  wire \mrb_b[5]_i_1_n_0 ;
  wire \mrb_b[6]_i_1_n_0 ;
  wire \mrb_b[7]_i_1_n_0 ;
  wire [7:0]mrb_l;
  wire \mrb_l[0]_i_1_n_0 ;
  wire \mrb_l[1]_i_1_n_0 ;
  wire \mrb_l[2]_i_1_n_0 ;
  wire \mrb_l[3]_i_1_n_0 ;
  wire \mrb_l[4]_i_1_n_0 ;
  wire \mrb_l[5]_i_1_n_0 ;
  wire \mrb_l[6]_i_1_n_0 ;
  wire \mrb_l[7]_i_1_n_0 ;
  wire [7:0]mrb_r;
  wire \mrb_r[0]_i_1_n_0 ;
  wire \mrb_r[1]_i_1_n_0 ;
  wire \mrb_r[2]_i_1_n_0 ;
  wire \mrb_r[3]_i_1_n_0 ;
  wire \mrb_r[4]_i_1_n_0 ;
  wire \mrb_r[5]_i_1_n_0 ;
  wire \mrb_r[6]_i_1_n_0 ;
  wire \mrb_r[7]_i_1_n_0 ;
  wire [7:0]\muxed_br_a_reg[7] ;
  wire [7:0]\muxed_br_b_reg[7] ;
  wire [7:0]\muxed_br_l_reg[7] ;
  wire [7:0]\muxed_br_r_reg[7] ;
  wire [7:0]\muxed_g_a_reg[7] ;
  wire [7:0]\muxed_g_b_reg[7] ;
  wire [7:0]\muxed_g_l_reg[7] ;
  wire [7:0]\muxed_g_r_reg[7] ;
  wire [7:0]\muxed_rb_a_reg[7] ;
  wire [7:0]\muxed_rb_b_reg[7] ;
  wire [7:0]\muxed_rb_l_reg[7] ;
  wire [7:0]\muxed_rb_r_reg[7] ;
  wire [7:0]\needs_delay.shift_register_reg[5][7]__0 ;
  wire [7:0]p_0_in;
  wire [7:0]p_2_in;
  wire [10:0]plusOp;
  wire \q[0]_i_1__0_n_0 ;
  wire \q[1]_i_1__0_n_0 ;
  wire \q[2]_i_1__0_n_0 ;
  wire \q[3]_i_1__0_n_0 ;
  wire \q[4]_i_1__0_n_0 ;
  wire \q[5]_i_1__0_n_0 ;
  wire \q[6]_i_1__0_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire [0:0]\q_reg[0]_0 ;
  wire [0:0]\raw_reg[10]_0 ;
  wire \raw_reg_n_0_[9] ;
  wire [8:0]rba_m_rbb;
  wire [8:0]rbl_m_rbr;
  wire [3:0]\valid_dm_reg[3] ;
  wire [7:1]\NLW_HTotal_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_HTotal_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_HTotal_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_VTotal_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_VTotal_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_VTotal_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_a_plus_b_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_i_a_plus_b_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_i_a_plus_b_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_i_l_plus_r_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_i_l_plus_r_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_i_l_plus_r_reg[8]_i_1_O_UNCONNECTED ;
  wire [7:3]NLW_ltOp_carry_CO_UNCONNECTED;
  wire [7:0]NLW_ltOp_carry_O_UNCONNECTED;
  wire [3:3]\NLW_m_a_plus_b_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_m_a_plus_b_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_m_a_plus_b_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_m_l_plus_r_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_m_l_plus_r_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_m_l_plus_r_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:3]NLW_minusOp_carry_CO_UNCONNECTED;
  wire [7:0]NLW_minusOp_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_minusOp_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_minusOp_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_minusOp_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_minusOp_inferred__1/i__carry__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__2/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_minusOp_inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__2/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__3/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_minusOp_inferred__3/i__carry__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__3/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__4/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_minusOp_inferred__4/i__carry__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__4/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__5/i__carry_CO_UNCONNECTED ;
  wire [0:0]\NLW_minusOp_inferred__5/i__carry_O_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__5/i__carry__0_CO_UNCONNECTED ;
  wire [7:2]\NLW_minusOp_inferred__5/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__6/i__carry_CO_UNCONNECTED ;
  wire [7:1]\NLW_minusOp_inferred__6/i__carry__0_CO_UNCONNECTED ;
  wire [7:2]\NLW_minusOp_inferred__6/i__carry__0_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h78)) 
    \DBRh[1]_i_1 
       (.I0(rba_m_rbb[0]),
        .I1(rba_m_rbb[8]),
        .I2(rba_m_rbb[1]),
        .O(\DBRh[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \DBRh[2]_i_1 
       (.I0(rba_m_rbb[1]),
        .I1(rba_m_rbb[0]),
        .I2(rba_m_rbb[8]),
        .I3(rba_m_rbb[2]),
        .O(\DBRh[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \DBRh[3]_i_1 
       (.I0(rba_m_rbb[2]),
        .I1(rba_m_rbb[0]),
        .I2(rba_m_rbb[1]),
        .I3(rba_m_rbb[8]),
        .I4(rba_m_rbb[3]),
        .O(\DBRh[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \DBRh[4]_i_1 
       (.I0(rba_m_rbb[3]),
        .I1(rba_m_rbb[1]),
        .I2(rba_m_rbb[0]),
        .I3(rba_m_rbb[2]),
        .I4(rba_m_rbb[8]),
        .I5(rba_m_rbb[4]),
        .O(\DBRh[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \DBRh[5]_i_1 
       (.I0(\DBRh[8]_i_2_n_0 ),
        .I1(rba_m_rbb[8]),
        .I2(rba_m_rbb[5]),
        .O(\DBRh[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \DBRh[6]_i_1 
       (.I0(rba_m_rbb[5]),
        .I1(\DBRh[8]_i_2_n_0 ),
        .I2(rba_m_rbb[8]),
        .I3(rba_m_rbb[6]),
        .O(\DBRh[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \DBRh[7]_i_1 
       (.I0(\DBRh[8]_i_2_n_0 ),
        .I1(rba_m_rbb[5]),
        .I2(rba_m_rbb[6]),
        .I3(rba_m_rbb[8]),
        .I4(rba_m_rbb[7]),
        .O(\DBRh[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \DBRh[8]_i_1 
       (.I0(rba_m_rbb[5]),
        .I1(rba_m_rbb[6]),
        .I2(rba_m_rbb[7]),
        .I3(\DBRh[8]_i_2_n_0 ),
        .I4(rba_m_rbb[8]),
        .O(\DBRh[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \DBRh[8]_i_2 
       (.I0(rba_m_rbb[3]),
        .I1(rba_m_rbb[1]),
        .I2(rba_m_rbb[0]),
        .I3(rba_m_rbb[2]),
        .I4(rba_m_rbb[4]),
        .O(\DBRh[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DBRh_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(rba_m_rbb[0]),
        .Q(\DBRh_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DBRh_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DBRh[1]_i_1_n_0 ),
        .Q(\DBRh_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DBRh_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DBRh[2]_i_1_n_0 ),
        .Q(\DBRh_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DBRh_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DBRh[3]_i_1_n_0 ),
        .Q(\DBRh_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DBRh_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DBRh[4]_i_1_n_0 ),
        .Q(\DBRh_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DBRh_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DBRh[5]_i_1_n_0 ),
        .Q(\DBRh_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DBRh_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DBRh[6]_i_1_n_0 ),
        .Q(\DBRh_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DBRh_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DBRh[7]_i_1_n_0 ),
        .Q(\DBRh_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DBRh_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DBRh[8]_i_1_n_0 ),
        .Q(\DBRh_reg_n_0_[8] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    \DBRv[1]_i_1 
       (.I0(bra_m_brb[0]),
        .I1(bra_m_brb[8]),
        .I2(bra_m_brb[1]),
        .O(ABS[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \DBRv[2]_i_1 
       (.I0(bra_m_brb[1]),
        .I1(bra_m_brb[0]),
        .I2(bra_m_brb[8]),
        .I3(bra_m_brb[2]),
        .O(ABS[2]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \DBRv[3]_i_1 
       (.I0(bra_m_brb[2]),
        .I1(bra_m_brb[0]),
        .I2(bra_m_brb[1]),
        .I3(bra_m_brb[8]),
        .I4(bra_m_brb[3]),
        .O(ABS[3]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \DBRv[4]_i_1 
       (.I0(bra_m_brb[3]),
        .I1(bra_m_brb[1]),
        .I2(bra_m_brb[0]),
        .I3(bra_m_brb[2]),
        .I4(bra_m_brb[8]),
        .I5(bra_m_brb[4]),
        .O(ABS[4]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \DBRv[5]_i_1 
       (.I0(\DBRv[8]_i_2_n_0 ),
        .I1(bra_m_brb[8]),
        .I2(bra_m_brb[5]),
        .O(ABS[5]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \DBRv[6]_i_1 
       (.I0(bra_m_brb[5]),
        .I1(\DBRv[8]_i_2_n_0 ),
        .I2(bra_m_brb[8]),
        .I3(bra_m_brb[6]),
        .O(ABS[6]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \DBRv[7]_i_1 
       (.I0(\DBRv[8]_i_2_n_0 ),
        .I1(bra_m_brb[5]),
        .I2(bra_m_brb[6]),
        .I3(bra_m_brb[8]),
        .I4(bra_m_brb[7]),
        .O(ABS[7]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \DBRv[8]_i_1 
       (.I0(bra_m_brb[5]),
        .I1(bra_m_brb[6]),
        .I2(bra_m_brb[7]),
        .I3(\DBRv[8]_i_2_n_0 ),
        .I4(bra_m_brb[8]),
        .O(ABS[8]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \DBRv[8]_i_2 
       (.I0(bra_m_brb[3]),
        .I1(bra_m_brb[1]),
        .I2(bra_m_brb[0]),
        .I3(bra_m_brb[2]),
        .I4(bra_m_brb[4]),
        .O(\DBRv[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DBRv_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(bra_m_brb[0]),
        .Q(R[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DBRv_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(ABS[1]),
        .Q(R[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DBRv_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(ABS[2]),
        .Q(R[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DBRv_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(ABS[3]),
        .Q(R[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DBRv_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(ABS[4]),
        .Q(R[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DBRv_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(ABS[5]),
        .Q(R[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DBRv_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(ABS[6]),
        .Q(R[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DBRv_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(ABS[7]),
        .Q(R[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DBRv_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(ABS[8]),
        .Q(R[8]),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    \DGh[1]_i_1 
       (.I0(il_m_ir[0]),
        .I1(il_m_ir[8]),
        .I2(il_m_ir[1]),
        .O(\DGh[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \DGh[2]_i_1 
       (.I0(il_m_ir[1]),
        .I1(il_m_ir[0]),
        .I2(il_m_ir[8]),
        .I3(il_m_ir[2]),
        .O(\DGh[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \DGh[3]_i_1 
       (.I0(il_m_ir[2]),
        .I1(il_m_ir[0]),
        .I2(il_m_ir[1]),
        .I3(il_m_ir[8]),
        .I4(il_m_ir[3]),
        .O(\DGh[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \DGh[4]_i_1 
       (.I0(il_m_ir[3]),
        .I1(il_m_ir[1]),
        .I2(il_m_ir[0]),
        .I3(il_m_ir[2]),
        .I4(il_m_ir[8]),
        .I5(il_m_ir[4]),
        .O(\DGh[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \DGh[5]_i_1 
       (.I0(\DGh[8]_i_2_n_0 ),
        .I1(il_m_ir[8]),
        .I2(il_m_ir[5]),
        .O(\DGh[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \DGh[6]_i_1 
       (.I0(il_m_ir[5]),
        .I1(\DGh[8]_i_2_n_0 ),
        .I2(il_m_ir[8]),
        .I3(il_m_ir[6]),
        .O(\DGh[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \DGh[7]_i_1 
       (.I0(\DGh[8]_i_2_n_0 ),
        .I1(il_m_ir[5]),
        .I2(il_m_ir[6]),
        .I3(il_m_ir[8]),
        .I4(il_m_ir[7]),
        .O(\DGh[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \DGh[8]_i_1 
       (.I0(il_m_ir[5]),
        .I1(il_m_ir[6]),
        .I2(il_m_ir[7]),
        .I3(\DGh[8]_i_2_n_0 ),
        .I4(il_m_ir[8]),
        .O(\DGh[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \DGh[8]_i_2 
       (.I0(il_m_ir[3]),
        .I1(il_m_ir[1]),
        .I2(il_m_ir[0]),
        .I3(il_m_ir[2]),
        .I4(il_m_ir[4]),
        .O(\DGh[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DGh_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(il_m_ir[0]),
        .Q(DGh[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DGh_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DGh[1]_i_1_n_0 ),
        .Q(DGh[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DGh_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DGh[2]_i_1_n_0 ),
        .Q(DGh[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DGh_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DGh[3]_i_1_n_0 ),
        .Q(DGh[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DGh_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DGh[4]_i_1_n_0 ),
        .Q(DGh[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DGh_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DGh[5]_i_1_n_0 ),
        .Q(DGh[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DGh_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DGh[6]_i_1_n_0 ),
        .Q(DGh[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DGh_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DGh[7]_i_1_n_0 ),
        .Q(DGh[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DGh_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DGh[8]_i_1_n_0 ),
        .Q(DGh[8]),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    \DGv[1]_i_1 
       (.I0(ia_m_ib[0]),
        .I1(ia_m_ib[8]),
        .I2(ia_m_ib[1]),
        .O(\DGv[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \DGv[2]_i_1 
       (.I0(ia_m_ib[1]),
        .I1(ia_m_ib[0]),
        .I2(ia_m_ib[8]),
        .I3(ia_m_ib[2]),
        .O(\DGv[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \DGv[3]_i_1 
       (.I0(ia_m_ib[2]),
        .I1(ia_m_ib[0]),
        .I2(ia_m_ib[1]),
        .I3(ia_m_ib[8]),
        .I4(ia_m_ib[3]),
        .O(\DGv[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \DGv[4]_i_1 
       (.I0(ia_m_ib[3]),
        .I1(ia_m_ib[1]),
        .I2(ia_m_ib[0]),
        .I3(ia_m_ib[2]),
        .I4(ia_m_ib[8]),
        .I5(ia_m_ib[4]),
        .O(\DGv[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \DGv[5]_i_1 
       (.I0(\DGv[8]_i_2_n_0 ),
        .I1(ia_m_ib[8]),
        .I2(ia_m_ib[5]),
        .O(\DGv[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \DGv[6]_i_1 
       (.I0(ia_m_ib[5]),
        .I1(\DGv[8]_i_2_n_0 ),
        .I2(ia_m_ib[8]),
        .I3(ia_m_ib[6]),
        .O(\DGv[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \DGv[7]_i_1 
       (.I0(\DGv[8]_i_2_n_0 ),
        .I1(ia_m_ib[5]),
        .I2(ia_m_ib[6]),
        .I3(ia_m_ib[8]),
        .I4(ia_m_ib[7]),
        .O(\DGv[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \DGv[8]_i_1 
       (.I0(ia_m_ib[5]),
        .I1(ia_m_ib[6]),
        .I2(ia_m_ib[7]),
        .I3(\DGv[8]_i_2_n_0 ),
        .I4(ia_m_ib[8]),
        .O(\DGv[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \DGv[8]_i_2 
       (.I0(ia_m_ib[3]),
        .I1(ia_m_ib[1]),
        .I2(ia_m_ib[0]),
        .I3(ia_m_ib[2]),
        .I4(ia_m_ib[4]),
        .O(\DGv[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DGv_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(ia_m_ib[0]),
        .Q(DGv[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DGv_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DGv[1]_i_1_n_0 ),
        .Q(DGv[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DGv_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DGv[2]_i_1_n_0 ),
        .Q(DGv[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DGv_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DGv[3]_i_1_n_0 ),
        .Q(DGv[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DGv_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DGv[4]_i_1_n_0 ),
        .Q(DGv[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DGv_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DGv[5]_i_1_n_0 ),
        .Q(DGv[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DGv_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DGv[6]_i_1_n_0 ),
        .Q(DGv[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DGv_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DGv[7]_i_1_n_0 ),
        .Q(DGv[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DGv_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DGv[8]_i_1_n_0 ),
        .Q(DGv[8]),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    \DRBh[1]_i_1 
       (.I0(rbl_m_rbr[0]),
        .I1(rbl_m_rbr[8]),
        .I2(rbl_m_rbr[1]),
        .O(\DRBh[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \DRBh[2]_i_1 
       (.I0(rbl_m_rbr[1]),
        .I1(rbl_m_rbr[0]),
        .I2(rbl_m_rbr[8]),
        .I3(rbl_m_rbr[2]),
        .O(\DRBh[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \DRBh[3]_i_1 
       (.I0(rbl_m_rbr[2]),
        .I1(rbl_m_rbr[0]),
        .I2(rbl_m_rbr[1]),
        .I3(rbl_m_rbr[8]),
        .I4(rbl_m_rbr[3]),
        .O(\DRBh[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \DRBh[4]_i_1 
       (.I0(rbl_m_rbr[3]),
        .I1(rbl_m_rbr[1]),
        .I2(rbl_m_rbr[0]),
        .I3(rbl_m_rbr[2]),
        .I4(rbl_m_rbr[8]),
        .I5(rbl_m_rbr[4]),
        .O(\DRBh[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \DRBh[5]_i_1 
       (.I0(\DRBh[8]_i_2_n_0 ),
        .I1(rbl_m_rbr[8]),
        .I2(rbl_m_rbr[5]),
        .O(\DRBh[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \DRBh[6]_i_1 
       (.I0(rbl_m_rbr[5]),
        .I1(\DRBh[8]_i_2_n_0 ),
        .I2(rbl_m_rbr[8]),
        .I3(rbl_m_rbr[6]),
        .O(\DRBh[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \DRBh[7]_i_1 
       (.I0(\DRBh[8]_i_2_n_0 ),
        .I1(rbl_m_rbr[5]),
        .I2(rbl_m_rbr[6]),
        .I3(rbl_m_rbr[8]),
        .I4(rbl_m_rbr[7]),
        .O(\DRBh[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \DRBh[8]_i_1 
       (.I0(rbl_m_rbr[5]),
        .I1(rbl_m_rbr[6]),
        .I2(rbl_m_rbr[7]),
        .I3(\DRBh[8]_i_2_n_0 ),
        .I4(rbl_m_rbr[8]),
        .O(\DRBh[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \DRBh[8]_i_2 
       (.I0(rbl_m_rbr[3]),
        .I1(rbl_m_rbr[1]),
        .I2(rbl_m_rbr[0]),
        .I3(rbl_m_rbr[2]),
        .I4(rbl_m_rbr[4]),
        .O(\DRBh[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DRBh_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(rbl_m_rbr[0]),
        .Q(DRBh[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DRBh_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DRBh[1]_i_1_n_0 ),
        .Q(DRBh[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DRBh_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DRBh[2]_i_1_n_0 ),
        .Q(DRBh[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DRBh_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DRBh[3]_i_1_n_0 ),
        .Q(DRBh[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DRBh_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DRBh[4]_i_1_n_0 ),
        .Q(DRBh[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DRBh_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DRBh[5]_i_1_n_0 ),
        .Q(DRBh[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DRBh_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DRBh[6]_i_1_n_0 ),
        .Q(DRBh[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DRBh_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DRBh[7]_i_1_n_0 ),
        .Q(DRBh[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DRBh_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DRBh[8]_i_1_n_0 ),
        .Q(DRBh[8]),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    \DRBv[1]_i_1 
       (.I0(brl_m_brr[0]),
        .I1(brl_m_brr[8]),
        .I2(brl_m_brr[1]),
        .O(\DRBv[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \DRBv[2]_i_1 
       (.I0(brl_m_brr[1]),
        .I1(brl_m_brr[0]),
        .I2(brl_m_brr[8]),
        .I3(brl_m_brr[2]),
        .O(\DRBv[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \DRBv[3]_i_1 
       (.I0(brl_m_brr[2]),
        .I1(brl_m_brr[0]),
        .I2(brl_m_brr[1]),
        .I3(brl_m_brr[8]),
        .I4(brl_m_brr[3]),
        .O(\DRBv[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \DRBv[4]_i_1 
       (.I0(brl_m_brr[3]),
        .I1(brl_m_brr[1]),
        .I2(brl_m_brr[0]),
        .I3(brl_m_brr[2]),
        .I4(brl_m_brr[8]),
        .I5(brl_m_brr[4]),
        .O(\DRBv[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \DRBv[5]_i_1 
       (.I0(\DRBv[8]_i_2_n_0 ),
        .I1(brl_m_brr[8]),
        .I2(brl_m_brr[5]),
        .O(\DRBv[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \DRBv[6]_i_1 
       (.I0(brl_m_brr[5]),
        .I1(\DRBv[8]_i_2_n_0 ),
        .I2(brl_m_brr[8]),
        .I3(brl_m_brr[6]),
        .O(\DRBv[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \DRBv[7]_i_1 
       (.I0(\DRBv[8]_i_2_n_0 ),
        .I1(brl_m_brr[5]),
        .I2(brl_m_brr[6]),
        .I3(brl_m_brr[8]),
        .I4(brl_m_brr[7]),
        .O(\DRBv[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \DRBv[8]_i_1 
       (.I0(brl_m_brr[5]),
        .I1(brl_m_brr[6]),
        .I2(brl_m_brr[7]),
        .I3(\DRBv[8]_i_2_n_0 ),
        .I4(brl_m_brr[8]),
        .O(\DRBv[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \DRBv[8]_i_2 
       (.I0(brl_m_brr[3]),
        .I1(brl_m_brr[1]),
        .I2(brl_m_brr[0]),
        .I3(brl_m_brr[2]),
        .I4(brl_m_brr[4]),
        .O(\DRBv[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DRBv_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(brl_m_brr[0]),
        .Q(DRBv[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DRBv_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DRBv[1]_i_1_n_0 ),
        .Q(DRBv[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DRBv_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DRBv[2]_i_1_n_0 ),
        .Q(DRBv[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DRBv_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DRBv[3]_i_1_n_0 ),
        .Q(DRBv[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DRBv_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DRBv[4]_i_1_n_0 ),
        .Q(DRBv[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DRBv_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DRBv[5]_i_1_n_0 ),
        .Q(DRBv[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DRBv_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DRBv[6]_i_1_n_0 ),
        .Q(DRBv[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DRBv_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DRBv[7]_i_1_n_0 ),
        .Q(DRBv[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DRBv_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\DRBv[8]_i_1_n_0 ),
        .Q(DRBv[8]),
        .R(SR));
  LUT3 #(
    .INIT(8'hE8)) 
    \HTotal[10]_i_2 
       (.I0(\DBRh_reg_n_0_[8] ),
        .I1(DGh[8]),
        .I2(DRBh[8]),
        .O(\HTotal[10]_i_2_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \HTotal[10]_i_3 
       (.I0(\DBRh_reg_n_0_[7] ),
        .I1(DGh[7]),
        .I2(DRBh[7]),
        .O(\HTotal[10]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \HTotal[10]_i_4 
       (.I0(\DBRh_reg_n_0_[8] ),
        .I1(DGh[8]),
        .I2(DRBh[8]),
        .O(\HTotal[10]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \HTotal[10]_i_5 
       (.I0(\HTotal[10]_i_3_n_0 ),
        .I1(DGh[8]),
        .I2(\DBRh_reg_n_0_[8] ),
        .I3(DRBh[8]),
        .O(\HTotal[10]_i_5_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \HTotal[7]_i_10 
       (.I0(\DBRh_reg_n_0_[6] ),
        .I1(DGh[6]),
        .I2(DRBh[6]),
        .I3(\HTotal[7]_i_3_n_0 ),
        .O(\HTotal[7]_i_10_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \HTotal[7]_i_11 
       (.I0(\DBRh_reg_n_0_[5] ),
        .I1(DGh[5]),
        .I2(DRBh[5]),
        .I3(\HTotal[7]_i_4_n_0 ),
        .O(\HTotal[7]_i_11_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \HTotal[7]_i_12 
       (.I0(\DBRh_reg_n_0_[4] ),
        .I1(DGh[4]),
        .I2(DRBh[4]),
        .I3(\HTotal[7]_i_5_n_0 ),
        .O(\HTotal[7]_i_12_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \HTotal[7]_i_13 
       (.I0(\DBRh_reg_n_0_[3] ),
        .I1(DGh[3]),
        .I2(DRBh[3]),
        .I3(\HTotal[7]_i_6_n_0 ),
        .O(\HTotal[7]_i_13_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \HTotal[7]_i_14 
       (.I0(\DBRh_reg_n_0_[2] ),
        .I1(DGh[2]),
        .I2(DRBh[2]),
        .I3(\HTotal[7]_i_7_n_0 ),
        .O(\HTotal[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \HTotal[7]_i_15 
       (.I0(\DBRh_reg_n_0_[1] ),
        .I1(DGh[1]),
        .I2(DRBh[1]),
        .I3(\HTotal[7]_i_8_n_0 ),
        .O(\HTotal[7]_i_15_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \HTotal[7]_i_16 
       (.I0(\DBRh_reg_n_0_[0] ),
        .I1(DGh[0]),
        .I2(DRBh[0]),
        .O(\HTotal[7]_i_16_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \HTotal[7]_i_2 
       (.I0(\DBRh_reg_n_0_[6] ),
        .I1(DGh[6]),
        .I2(DRBh[6]),
        .O(\HTotal[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \HTotal[7]_i_3 
       (.I0(\DBRh_reg_n_0_[5] ),
        .I1(DGh[5]),
        .I2(DRBh[5]),
        .O(\HTotal[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \HTotal[7]_i_4 
       (.I0(\DBRh_reg_n_0_[4] ),
        .I1(DGh[4]),
        .I2(DRBh[4]),
        .O(\HTotal[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \HTotal[7]_i_5 
       (.I0(\DBRh_reg_n_0_[3] ),
        .I1(DGh[3]),
        .I2(DRBh[3]),
        .O(\HTotal[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \HTotal[7]_i_6 
       (.I0(\DBRh_reg_n_0_[2] ),
        .I1(DGh[2]),
        .I2(DRBh[2]),
        .O(\HTotal[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \HTotal[7]_i_7 
       (.I0(\DBRh_reg_n_0_[1] ),
        .I1(DGh[1]),
        .I2(DRBh[1]),
        .O(\HTotal[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \HTotal[7]_i_8 
       (.I0(\DBRh_reg_n_0_[0] ),
        .I1(DGh[0]),
        .I2(DRBh[0]),
        .O(\HTotal[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \HTotal[7]_i_9 
       (.I0(\DBRh_reg_n_0_[7] ),
        .I1(DGh[7]),
        .I2(DRBh[7]),
        .I3(\HTotal[7]_i_2_n_0 ),
        .O(\HTotal[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \HTotal_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\HTotal_reg[7]_i_1_n_15 ),
        .Q(HTotal[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \HTotal_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\HTotal_reg[10]_i_1_n_5 ),
        .Q(HTotal[10]),
        .R(SR));
  CARRY8 \HTotal_reg[10]_i_1 
       (.CI(\HTotal_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_HTotal_reg[10]_i_1_CO_UNCONNECTED [7:3],\HTotal_reg[10]_i_1_n_5 ,\NLW_HTotal_reg[10]_i_1_CO_UNCONNECTED [1],\HTotal_reg[10]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\HTotal[10]_i_2_n_0 ,\HTotal[10]_i_3_n_0 }),
        .O({\NLW_HTotal_reg[10]_i_1_O_UNCONNECTED [7:2],\HTotal_reg[10]_i_1_n_14 ,\HTotal_reg[10]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\HTotal[10]_i_4_n_0 ,\HTotal[10]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \HTotal_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\HTotal_reg[7]_i_1_n_14 ),
        .Q(HTotal[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \HTotal_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\HTotal_reg[7]_i_1_n_13 ),
        .Q(HTotal[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \HTotal_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\HTotal_reg[7]_i_1_n_12 ),
        .Q(HTotal[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \HTotal_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\HTotal_reg[7]_i_1_n_11 ),
        .Q(HTotal[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \HTotal_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\HTotal_reg[7]_i_1_n_10 ),
        .Q(HTotal[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \HTotal_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\HTotal_reg[7]_i_1_n_9 ),
        .Q(HTotal[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \HTotal_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\HTotal_reg[7]_i_1_n_8 ),
        .Q(HTotal[7]),
        .R(SR));
  CARRY8 \HTotal_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\HTotal_reg[7]_i_1_n_0 ,\HTotal_reg[7]_i_1_n_1 ,\HTotal_reg[7]_i_1_n_2 ,\HTotal_reg[7]_i_1_n_3 ,\NLW_HTotal_reg[7]_i_1_CO_UNCONNECTED [3],\HTotal_reg[7]_i_1_n_5 ,\HTotal_reg[7]_i_1_n_6 ,\HTotal_reg[7]_i_1_n_7 }),
        .DI({\HTotal[7]_i_2_n_0 ,\HTotal[7]_i_3_n_0 ,\HTotal[7]_i_4_n_0 ,\HTotal[7]_i_5_n_0 ,\HTotal[7]_i_6_n_0 ,\HTotal[7]_i_7_n_0 ,\HTotal[7]_i_8_n_0 ,1'b0}),
        .O({\HTotal_reg[7]_i_1_n_8 ,\HTotal_reg[7]_i_1_n_9 ,\HTotal_reg[7]_i_1_n_10 ,\HTotal_reg[7]_i_1_n_11 ,\HTotal_reg[7]_i_1_n_12 ,\HTotal_reg[7]_i_1_n_13 ,\HTotal_reg[7]_i_1_n_14 ,\HTotal_reg[7]_i_1_n_15 }),
        .S({\HTotal[7]_i_9_n_0 ,\HTotal[7]_i_10_n_0 ,\HTotal[7]_i_11_n_0 ,\HTotal[7]_i_12_n_0 ,\HTotal[7]_i_13_n_0 ,\HTotal[7]_i_14_n_0 ,\HTotal[7]_i_15_n_0 ,\HTotal[7]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \HTotal_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\HTotal_reg[10]_i_1_n_15 ),
        .Q(HTotal[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \HTotal_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\HTotal_reg[10]_i_1_n_14 ),
        .Q(HTotal[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hE8)) 
    \VTotal[10]_i_2 
       (.I0(R[8]),
        .I1(DGv[8]),
        .I2(DRBv[8]),
        .O(\VTotal[10]_i_2_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \VTotal[10]_i_3 
       (.I0(R[7]),
        .I1(DGv[7]),
        .I2(DRBv[7]),
        .O(\VTotal[10]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \VTotal[10]_i_4 
       (.I0(R[8]),
        .I1(DGv[8]),
        .I2(DRBv[8]),
        .O(\VTotal[10]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \VTotal[10]_i_5 
       (.I0(\VTotal[10]_i_3_n_0 ),
        .I1(DGv[8]),
        .I2(R[8]),
        .I3(DRBv[8]),
        .O(\VTotal[10]_i_5_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \VTotal[7]_i_10 
       (.I0(R[6]),
        .I1(DGv[6]),
        .I2(DRBv[6]),
        .I3(\VTotal[7]_i_3_n_0 ),
        .O(\VTotal[7]_i_10_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \VTotal[7]_i_11 
       (.I0(R[5]),
        .I1(DGv[5]),
        .I2(DRBv[5]),
        .I3(\VTotal[7]_i_4_n_0 ),
        .O(\VTotal[7]_i_11_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \VTotal[7]_i_12 
       (.I0(R[4]),
        .I1(DGv[4]),
        .I2(DRBv[4]),
        .I3(\VTotal[7]_i_5_n_0 ),
        .O(\VTotal[7]_i_12_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \VTotal[7]_i_13 
       (.I0(R[3]),
        .I1(DGv[3]),
        .I2(DRBv[3]),
        .I3(\VTotal[7]_i_6_n_0 ),
        .O(\VTotal[7]_i_13_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \VTotal[7]_i_14 
       (.I0(R[2]),
        .I1(DGv[2]),
        .I2(DRBv[2]),
        .I3(\VTotal[7]_i_7_n_0 ),
        .O(\VTotal[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \VTotal[7]_i_15 
       (.I0(R[1]),
        .I1(DGv[1]),
        .I2(DRBv[1]),
        .I3(\VTotal[7]_i_8_n_0 ),
        .O(\VTotal[7]_i_15_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \VTotal[7]_i_16 
       (.I0(R[0]),
        .I1(DGv[0]),
        .I2(DRBv[0]),
        .O(\VTotal[7]_i_16_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \VTotal[7]_i_2 
       (.I0(R[6]),
        .I1(DGv[6]),
        .I2(DRBv[6]),
        .O(\VTotal[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \VTotal[7]_i_3 
       (.I0(R[5]),
        .I1(DGv[5]),
        .I2(DRBv[5]),
        .O(\VTotal[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \VTotal[7]_i_4 
       (.I0(R[4]),
        .I1(DGv[4]),
        .I2(DRBv[4]),
        .O(\VTotal[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \VTotal[7]_i_5 
       (.I0(R[3]),
        .I1(DGv[3]),
        .I2(DRBv[3]),
        .O(\VTotal[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \VTotal[7]_i_6 
       (.I0(R[2]),
        .I1(DGv[2]),
        .I2(DRBv[2]),
        .O(\VTotal[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \VTotal[7]_i_7 
       (.I0(R[1]),
        .I1(DGv[1]),
        .I2(DRBv[1]),
        .O(\VTotal[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \VTotal[7]_i_8 
       (.I0(R[0]),
        .I1(DGv[0]),
        .I2(DRBv[0]),
        .O(\VTotal[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \VTotal[7]_i_9 
       (.I0(R[7]),
        .I1(DGv[7]),
        .I2(DRBv[7]),
        .I3(\VTotal[7]_i_2_n_0 ),
        .O(\VTotal[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \VTotal_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[0]),
        .Q(VTotal[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VTotal_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[10]),
        .Q(VTotal[10]),
        .R(SR));
  CARRY8 \VTotal_reg[10]_i_1 
       (.CI(\VTotal_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_VTotal_reg[10]_i_1_CO_UNCONNECTED [7:3],plusOp[10],\NLW_VTotal_reg[10]_i_1_CO_UNCONNECTED [1],\VTotal_reg[10]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\VTotal[10]_i_2_n_0 ,\VTotal[10]_i_3_n_0 }),
        .O({\NLW_VTotal_reg[10]_i_1_O_UNCONNECTED [7:2],plusOp[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\VTotal[10]_i_4_n_0 ,\VTotal[10]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VTotal_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[1]),
        .Q(VTotal[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VTotal_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[2]),
        .Q(VTotal[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VTotal_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[3]),
        .Q(VTotal[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VTotal_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[4]),
        .Q(VTotal[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VTotal_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[5]),
        .Q(VTotal[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VTotal_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[6]),
        .Q(VTotal[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VTotal_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[7]),
        .Q(VTotal[7]),
        .R(SR));
  CARRY8 \VTotal_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\VTotal_reg[7]_i_1_n_0 ,\VTotal_reg[7]_i_1_n_1 ,\VTotal_reg[7]_i_1_n_2 ,\VTotal_reg[7]_i_1_n_3 ,\NLW_VTotal_reg[7]_i_1_CO_UNCONNECTED [3],\VTotal_reg[7]_i_1_n_5 ,\VTotal_reg[7]_i_1_n_6 ,\VTotal_reg[7]_i_1_n_7 }),
        .DI({\VTotal[7]_i_2_n_0 ,\VTotal[7]_i_3_n_0 ,\VTotal[7]_i_4_n_0 ,\VTotal[7]_i_5_n_0 ,\VTotal[7]_i_6_n_0 ,\VTotal[7]_i_7_n_0 ,\VTotal[7]_i_8_n_0 ,1'b0}),
        .O(plusOp[7:0]),
        .S({\VTotal[7]_i_9_n_0 ,\VTotal[7]_i_10_n_0 ,\VTotal[7]_i_11_n_0 ,\VTotal[7]_i_12_n_0 ,\VTotal[7]_i_13_n_0 ,\VTotal[7]_i_14_n_0 ,\VTotal[7]_i_15_n_0 ,\VTotal[7]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VTotal_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[8]),
        .Q(VTotal[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VTotal_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[9]),
        .Q(VTotal[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bra_m_brb_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(minusOp[0]),
        .Q(bra_m_brb[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bra_m_brb_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(minusOp[1]),
        .Q(bra_m_brb[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bra_m_brb_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(minusOp[2]),
        .Q(bra_m_brb[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bra_m_brb_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(minusOp[3]),
        .Q(bra_m_brb[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bra_m_brb_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(minusOp[4]),
        .Q(bra_m_brb[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bra_m_brb_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(minusOp[5]),
        .Q(bra_m_brb[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bra_m_brb_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(minusOp[6]),
        .Q(bra_m_brb[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bra_m_brb_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(minusOp[7]),
        .Q(bra_m_brb[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bra_m_brb_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(minusOp[8]),
        .Q(bra_m_brb[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \brl_m_brr_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__1/i__carry_n_15 ),
        .Q(brl_m_brr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \brl_m_brr_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__1/i__carry_n_14 ),
        .Q(brl_m_brr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \brl_m_brr_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__1/i__carry_n_13 ),
        .Q(brl_m_brr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \brl_m_brr_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__1/i__carry_n_12 ),
        .Q(brl_m_brr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \brl_m_brr_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__1/i__carry_n_11 ),
        .Q(brl_m_brr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \brl_m_brr_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__1/i__carry_n_10 ),
        .Q(brl_m_brr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \brl_m_brr_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__1/i__carry_n_9 ),
        .Q(brl_m_brr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \brl_m_brr_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__1/i__carry_n_8 ),
        .Q(brl_m_brr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \brl_m_brr_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__1/i__carry__0_n_15 ),
        .Q(brl_m_brr[8]),
        .R(SR));
  design_1_v_cfa_0_0_DELAY__parameterized21 delay_g_c
       (.DI({delay_g_c_n_8,delay_g_c_n_9,delay_g_c_n_10,delay_g_c_n_11,delay_g_c_n_12,delay_g_c_n_13,delay_g_c_n_14}),
        .Q(Q),
        .S({delay_g_c_n_0,delay_g_c_n_1,delay_g_c_n_2,delay_g_c_n_3,delay_g_c_n_4,delay_g_c_n_5,delay_g_c_n_6,delay_g_c_n_7}),
        .aclk(aclk),
        .\i_minus_m_reg[9] (i_minus_m),
        .intc_if(intc_if),
        .\raw_reg[10] (delay_g_c_n_15),
        .\raw_reg[10]_0 (delay_g_c_n_16));
  design_1_v_cfa_0_0_DELAY__parameterized25 delay_i_a_plus_b
       (.Q(i_a_plus_b),
        .aclk(aclk),
        .\i_reg[8] ({delay_i_a_plus_b_n_0,delay_i_a_plus_b_n_1,delay_i_a_plus_b_n_2,delay_i_a_plus_b_n_3,delay_i_a_plus_b_n_4,delay_i_a_plus_b_n_5,delay_i_a_plus_b_n_6,delay_i_a_plus_b_n_7,delay_i_a_plus_b_n_8}),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized25_23 delay_i_l_plus_r
       (.Q(i_l_plus_r),
        .aclk(aclk),
        .\i_reg[8] ({delay_i_l_plus_r_n_0,delay_i_l_plus_r_n_1,delay_i_l_plus_r_n_2,delay_i_l_plus_r_n_3,delay_i_l_plus_r_n_4,delay_i_l_plus_r_n_5,delay_i_l_plus_r_n_6,delay_i_l_plus_r_n_7,delay_i_l_plus_r_n_8}),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized25_24 delay_m_a_plus_b
       (.Q(m_a_plus_b),
        .aclk(aclk),
        .intc_if(intc_if),
        .\m_reg[8] ({delay_m_a_plus_b_n_0,delay_m_a_plus_b_n_1,delay_m_a_plus_b_n_2,delay_m_a_plus_b_n_3,delay_m_a_plus_b_n_4,delay_m_a_plus_b_n_5,delay_m_a_plus_b_n_6,delay_m_a_plus_b_n_7,delay_m_a_plus_b_n_8}));
  design_1_v_cfa_0_0_DELAY__parameterized25_25 delay_m_l_plus_r
       (.Q(m_l_plus_r),
        .aclk(aclk),
        .intc_if(intc_if),
        .\m_reg[8] ({delay_m_l_plus_r_n_0,delay_m_l_plus_r_n_1,delay_m_l_plus_r_n_2,delay_m_l_plus_r_n_3,delay_m_l_plus_r_n_4,delay_m_l_plus_r_n_5,delay_m_l_plus_r_n_6,delay_m_l_plus_r_n_7,delay_m_l_plus_r_n_8}));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i[0]_i_1 
       (.I0(delay_i_l_plus_r_n_8),
        .I1(delay_i_a_plus_b_n_8),
        .I2(ltOp),
        .O(\i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i[1]_i_1 
       (.I0(delay_i_l_plus_r_n_7),
        .I1(delay_i_a_plus_b_n_7),
        .I2(ltOp),
        .O(\i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i[2]_i_1 
       (.I0(delay_i_l_plus_r_n_6),
        .I1(delay_i_a_plus_b_n_6),
        .I2(ltOp),
        .O(\i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i[3]_i_1 
       (.I0(delay_i_l_plus_r_n_5),
        .I1(delay_i_a_plus_b_n_5),
        .I2(ltOp),
        .O(\i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i[4]_i_1 
       (.I0(delay_i_l_plus_r_n_4),
        .I1(delay_i_a_plus_b_n_4),
        .I2(ltOp),
        .O(\i[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i[5]_i_1 
       (.I0(delay_i_l_plus_r_n_3),
        .I1(delay_i_a_plus_b_n_3),
        .I2(ltOp),
        .O(\i[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i[6]_i_1 
       (.I0(delay_i_l_plus_r_n_2),
        .I1(delay_i_a_plus_b_n_2),
        .I2(ltOp),
        .O(\i[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i[7]_i_1 
       (.I0(delay_i_l_plus_r_n_1),
        .I1(delay_i_a_plus_b_n_1),
        .I2(ltOp),
        .O(\i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i[8]_i_1 
       (.I0(delay_i_l_plus_r_n_0),
        .I1(delay_i_a_plus_b_n_0),
        .I2(ltOp),
        .O(\i[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__24
       (.I0(i[8]),
        .I1(m[8]),
        .O(i__carry__0_i_1__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__0
       (.I0(i_minus_m[9]),
        .O(i__carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__23
       (.I0(i_b[7]),
        .I1(i_a[7]),
        .O(i__carry_i_1__23_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__24
       (.I0(mrb_b[7]),
        .I1(mrb_a[7]),
        .O(i__carry_i_1__24_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__25
       (.I0(i_r[7]),
        .I1(i_l[7]),
        .O(i__carry_i_1__25_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__26
       (.I0(mrb_r[7]),
        .I1(mrb_l[7]),
        .O(i__carry_i_1__26_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__57
       (.I0(mbr_l[7]),
        .I1(mbr_r[7]),
        .O(i__carry_i_1__57_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__58
       (.I0(i[7]),
        .I1(m[7]),
        .O(i__carry_i_1__58_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__17
       (.I0(i_b[6]),
        .I1(i_a[6]),
        .O(i__carry_i_2__17_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__18
       (.I0(mrb_b[6]),
        .I1(mrb_a[6]),
        .O(i__carry_i_2__18_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__19
       (.I0(i_r[6]),
        .I1(i_l[6]),
        .O(i__carry_i_2__19_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__20
       (.I0(mrb_r[6]),
        .I1(mrb_l[6]),
        .O(i__carry_i_2__20_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__57
       (.I0(mbr_l[6]),
        .I1(mbr_r[6]),
        .O(i__carry_i_2__57_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__58
       (.I0(i[6]),
        .I1(m[6]),
        .O(i__carry_i_2__58_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__17
       (.I0(i_b[5]),
        .I1(i_a[5]),
        .O(i__carry_i_3__17_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__18
       (.I0(mrb_b[5]),
        .I1(mrb_a[5]),
        .O(i__carry_i_3__18_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__19
       (.I0(i_r[5]),
        .I1(i_l[5]),
        .O(i__carry_i_3__19_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__20
       (.I0(mrb_r[5]),
        .I1(mrb_l[5]),
        .O(i__carry_i_3__20_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__57
       (.I0(mbr_l[5]),
        .I1(mbr_r[5]),
        .O(i__carry_i_3__57_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__58
       (.I0(i[5]),
        .I1(m[5]),
        .O(i__carry_i_3__58_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__17
       (.I0(i_b[4]),
        .I1(i_a[4]),
        .O(i__carry_i_4__17_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__18
       (.I0(mrb_b[4]),
        .I1(mrb_a[4]),
        .O(i__carry_i_4__18_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__19
       (.I0(i_r[4]),
        .I1(i_l[4]),
        .O(i__carry_i_4__19_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__20
       (.I0(mrb_r[4]),
        .I1(mrb_l[4]),
        .O(i__carry_i_4__20_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__57
       (.I0(mbr_l[4]),
        .I1(mbr_r[4]),
        .O(i__carry_i_4__57_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__58
       (.I0(i[4]),
        .I1(m[4]),
        .O(i__carry_i_4__58_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__17
       (.I0(i_b[3]),
        .I1(i_a[3]),
        .O(i__carry_i_5__17_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__18
       (.I0(mrb_b[3]),
        .I1(mrb_a[3]),
        .O(i__carry_i_5__18_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__19
       (.I0(i_r[3]),
        .I1(i_l[3]),
        .O(i__carry_i_5__19_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__20
       (.I0(mrb_r[3]),
        .I1(mrb_l[3]),
        .O(i__carry_i_5__20_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__57
       (.I0(mbr_l[3]),
        .I1(mbr_r[3]),
        .O(i__carry_i_5__57_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__58
       (.I0(i[3]),
        .I1(m[3]),
        .O(i__carry_i_5__58_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__17
       (.I0(i_b[2]),
        .I1(i_a[2]),
        .O(i__carry_i_6__17_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__18
       (.I0(mrb_b[2]),
        .I1(mrb_a[2]),
        .O(i__carry_i_6__18_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__19
       (.I0(i_r[2]),
        .I1(i_l[2]),
        .O(i__carry_i_6__19_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__20
       (.I0(mrb_r[2]),
        .I1(mrb_l[2]),
        .O(i__carry_i_6__20_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__57
       (.I0(mbr_l[2]),
        .I1(mbr_r[2]),
        .O(i__carry_i_6__57_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__58
       (.I0(i[2]),
        .I1(m[2]),
        .O(i__carry_i_6__58_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__17
       (.I0(i_b[1]),
        .I1(i_a[1]),
        .O(i__carry_i_7__17_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__18
       (.I0(mrb_b[1]),
        .I1(mrb_a[1]),
        .O(i__carry_i_7__18_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__19
       (.I0(i_r[1]),
        .I1(i_l[1]),
        .O(i__carry_i_7__19_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__20
       (.I0(mrb_r[1]),
        .I1(mrb_l[1]),
        .O(i__carry_i_7__20_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__57
       (.I0(mbr_l[1]),
        .I1(mbr_r[1]),
        .O(i__carry_i_7__57_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__58
       (.I0(i[1]),
        .I1(m[1]),
        .O(i__carry_i_7__58_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__19
       (.I0(i_b[0]),
        .I1(i_a[0]),
        .O(i__carry_i_8__19_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__20
       (.I0(mrb_b[0]),
        .I1(mrb_a[0]),
        .O(i__carry_i_8__20_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__21
       (.I0(i_r[0]),
        .I1(i_l[0]),
        .O(i__carry_i_8__21_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__22
       (.I0(mrb_r[0]),
        .I1(mrb_l[0]),
        .O(i__carry_i_8__22_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__58
       (.I0(mbr_l[0]),
        .I1(mbr_r[0]),
        .O(i__carry_i_8__58_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__59
       (.I0(i[0]),
        .I1(m[0]),
        .O(i__carry_i_8__59_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_a[0]_i_1 
       (.I0(\muxed_g_a_reg[7] [0]),
        .I1(\muxed_g_b_reg[7] [0]),
        .I2(\valid_dm_reg[3] [3]),
        .O(\i_a[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_a[1]_i_1 
       (.I0(\muxed_g_a_reg[7] [1]),
        .I1(\muxed_g_b_reg[7] [1]),
        .I2(\valid_dm_reg[3] [3]),
        .O(\i_a[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_a[2]_i_1 
       (.I0(\muxed_g_a_reg[7] [2]),
        .I1(\muxed_g_b_reg[7] [2]),
        .I2(\valid_dm_reg[3] [3]),
        .O(\i_a[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_a[3]_i_1 
       (.I0(\muxed_g_a_reg[7] [3]),
        .I1(\muxed_g_b_reg[7] [3]),
        .I2(\valid_dm_reg[3] [3]),
        .O(\i_a[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_a[4]_i_1 
       (.I0(\muxed_g_a_reg[7] [4]),
        .I1(\muxed_g_b_reg[7] [4]),
        .I2(\valid_dm_reg[3] [3]),
        .O(\i_a[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_a[5]_i_1 
       (.I0(\muxed_g_a_reg[7] [5]),
        .I1(\muxed_g_b_reg[7] [5]),
        .I2(\valid_dm_reg[3] [3]),
        .O(\i_a[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_a[6]_i_1 
       (.I0(\muxed_g_a_reg[7] [6]),
        .I1(\muxed_g_b_reg[7] [6]),
        .I2(\valid_dm_reg[3] [3]),
        .O(\i_a[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_a[7]_i_1 
       (.I0(\muxed_g_a_reg[7] [7]),
        .I1(\muxed_g_b_reg[7] [7]),
        .I2(\valid_dm_reg[3] [3]),
        .O(\i_a[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_a_plus_b[7]_i_2 
       (.I0(i_a[7]),
        .I1(i_b[7]),
        .O(\i_a_plus_b[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_a_plus_b[7]_i_3 
       (.I0(i_a[6]),
        .I1(i_b[6]),
        .O(\i_a_plus_b[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_a_plus_b[7]_i_4 
       (.I0(i_a[5]),
        .I1(i_b[5]),
        .O(\i_a_plus_b[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_a_plus_b[7]_i_5 
       (.I0(i_a[4]),
        .I1(i_b[4]),
        .O(\i_a_plus_b[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_a_plus_b[7]_i_6 
       (.I0(i_a[3]),
        .I1(i_b[3]),
        .O(\i_a_plus_b[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_a_plus_b[7]_i_7 
       (.I0(i_a[2]),
        .I1(i_b[2]),
        .O(\i_a_plus_b[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_a_plus_b[7]_i_8 
       (.I0(i_a[1]),
        .I1(i_b[1]),
        .O(\i_a_plus_b[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_a_plus_b[7]_i_9 
       (.I0(i_a[0]),
        .I1(i_b[0]),
        .O(\i_a_plus_b[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_a_plus_b_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_a_plus_b_reg[7]_i_1_n_15 ),
        .Q(i_a_plus_b[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_a_plus_b_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_a_plus_b_reg[7]_i_1_n_14 ),
        .Q(i_a_plus_b[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_a_plus_b_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_a_plus_b_reg[7]_i_1_n_13 ),
        .Q(i_a_plus_b[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_a_plus_b_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_a_plus_b_reg[7]_i_1_n_12 ),
        .Q(i_a_plus_b[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_a_plus_b_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_a_plus_b_reg[7]_i_1_n_11 ),
        .Q(i_a_plus_b[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_a_plus_b_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_a_plus_b_reg[7]_i_1_n_10 ),
        .Q(i_a_plus_b[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_a_plus_b_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_a_plus_b_reg[7]_i_1_n_9 ),
        .Q(i_a_plus_b[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_a_plus_b_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_a_plus_b_reg[7]_i_1_n_8 ),
        .Q(i_a_plus_b[7]),
        .R(SR));
  CARRY8 \i_a_plus_b_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\i_a_plus_b_reg[7]_i_1_n_0 ,\i_a_plus_b_reg[7]_i_1_n_1 ,\i_a_plus_b_reg[7]_i_1_n_2 ,\i_a_plus_b_reg[7]_i_1_n_3 ,\NLW_i_a_plus_b_reg[7]_i_1_CO_UNCONNECTED [3],\i_a_plus_b_reg[7]_i_1_n_5 ,\i_a_plus_b_reg[7]_i_1_n_6 ,\i_a_plus_b_reg[7]_i_1_n_7 }),
        .DI(i_a),
        .O({\i_a_plus_b_reg[7]_i_1_n_8 ,\i_a_plus_b_reg[7]_i_1_n_9 ,\i_a_plus_b_reg[7]_i_1_n_10 ,\i_a_plus_b_reg[7]_i_1_n_11 ,\i_a_plus_b_reg[7]_i_1_n_12 ,\i_a_plus_b_reg[7]_i_1_n_13 ,\i_a_plus_b_reg[7]_i_1_n_14 ,\i_a_plus_b_reg[7]_i_1_n_15 }),
        .S({\i_a_plus_b[7]_i_2_n_0 ,\i_a_plus_b[7]_i_3_n_0 ,\i_a_plus_b[7]_i_4_n_0 ,\i_a_plus_b[7]_i_5_n_0 ,\i_a_plus_b[7]_i_6_n_0 ,\i_a_plus_b[7]_i_7_n_0 ,\i_a_plus_b[7]_i_8_n_0 ,\i_a_plus_b[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \i_a_plus_b_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_a_plus_b_reg[8]_i_1_n_7 ),
        .Q(i_a_plus_b[8]),
        .R(SR));
  CARRY8 \i_a_plus_b_reg[8]_i_1 
       (.CI(\i_a_plus_b_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_a_plus_b_reg[8]_i_1_CO_UNCONNECTED [7:1],\i_a_plus_b_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_i_a_plus_b_reg[8]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \i_a_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_a[0]_i_1_n_0 ),
        .Q(i_a[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_a_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_a[1]_i_1_n_0 ),
        .Q(i_a[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_a_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_a[2]_i_1_n_0 ),
        .Q(i_a[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_a_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_a[3]_i_1_n_0 ),
        .Q(i_a[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_a_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_a[4]_i_1_n_0 ),
        .Q(i_a[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_a_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_a[5]_i_1_n_0 ),
        .Q(i_a[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_a_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_a[6]_i_1_n_0 ),
        .Q(i_a[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_a_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_a[7]_i_1_n_0 ),
        .Q(i_a[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_b[0]_i_1 
       (.I0(\muxed_g_b_reg[7] [0]),
        .I1(\muxed_g_a_reg[7] [0]),
        .I2(\valid_dm_reg[3] [2]),
        .O(\i_b[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_b[1]_i_1 
       (.I0(\muxed_g_b_reg[7] [1]),
        .I1(\muxed_g_a_reg[7] [1]),
        .I2(\valid_dm_reg[3] [2]),
        .O(\i_b[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_b[2]_i_1 
       (.I0(\muxed_g_b_reg[7] [2]),
        .I1(\muxed_g_a_reg[7] [2]),
        .I2(\valid_dm_reg[3] [2]),
        .O(\i_b[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_b[3]_i_1 
       (.I0(\muxed_g_b_reg[7] [3]),
        .I1(\muxed_g_a_reg[7] [3]),
        .I2(\valid_dm_reg[3] [2]),
        .O(\i_b[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_b[4]_i_1 
       (.I0(\muxed_g_b_reg[7] [4]),
        .I1(\muxed_g_a_reg[7] [4]),
        .I2(\valid_dm_reg[3] [2]),
        .O(\i_b[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_b[5]_i_1 
       (.I0(\muxed_g_b_reg[7] [5]),
        .I1(\muxed_g_a_reg[7] [5]),
        .I2(\valid_dm_reg[3] [2]),
        .O(\i_b[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_b[6]_i_1 
       (.I0(\muxed_g_b_reg[7] [6]),
        .I1(\muxed_g_a_reg[7] [6]),
        .I2(\valid_dm_reg[3] [2]),
        .O(\i_b[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_b[7]_i_1 
       (.I0(\muxed_g_b_reg[7] [7]),
        .I1(\muxed_g_a_reg[7] [7]),
        .I2(\valid_dm_reg[3] [2]),
        .O(\i_b[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_b_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_b[0]_i_1_n_0 ),
        .Q(i_b[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_b_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_b[1]_i_1_n_0 ),
        .Q(i_b[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_b_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_b[2]_i_1_n_0 ),
        .Q(i_b[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_b_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_b[3]_i_1_n_0 ),
        .Q(i_b[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_b_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_b[4]_i_1_n_0 ),
        .Q(i_b[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_b_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_b[5]_i_1_n_0 ),
        .Q(i_b[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_b_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_b[6]_i_1_n_0 ),
        .Q(i_b[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_b_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_b[7]_i_1_n_0 ),
        .Q(i_b[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_l[0]_i_1 
       (.I0(\muxed_g_l_reg[7] [0]),
        .I1(\muxed_g_r_reg[7] [0]),
        .I2(\valid_dm_reg[3] [1]),
        .O(\i_l[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_l[1]_i_1 
       (.I0(\muxed_g_l_reg[7] [1]),
        .I1(\muxed_g_r_reg[7] [1]),
        .I2(\valid_dm_reg[3] [1]),
        .O(\i_l[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_l[2]_i_1 
       (.I0(\muxed_g_l_reg[7] [2]),
        .I1(\muxed_g_r_reg[7] [2]),
        .I2(\valid_dm_reg[3] [1]),
        .O(\i_l[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_l[3]_i_1 
       (.I0(\muxed_g_l_reg[7] [3]),
        .I1(\muxed_g_r_reg[7] [3]),
        .I2(\valid_dm_reg[3] [1]),
        .O(\i_l[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_l[4]_i_1 
       (.I0(\muxed_g_l_reg[7] [4]),
        .I1(\muxed_g_r_reg[7] [4]),
        .I2(\valid_dm_reg[3] [1]),
        .O(\i_l[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_l[5]_i_1 
       (.I0(\muxed_g_l_reg[7] [5]),
        .I1(\muxed_g_r_reg[7] [5]),
        .I2(\valid_dm_reg[3] [1]),
        .O(\i_l[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_l[6]_i_1 
       (.I0(\muxed_g_l_reg[7] [6]),
        .I1(\muxed_g_r_reg[7] [6]),
        .I2(\valid_dm_reg[3] [1]),
        .O(\i_l[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_l[7]_i_1 
       (.I0(\muxed_g_l_reg[7] [7]),
        .I1(\muxed_g_r_reg[7] [7]),
        .I2(\valid_dm_reg[3] [1]),
        .O(\i_l[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_l_plus_r[7]_i_2 
       (.I0(i_l[7]),
        .I1(i_r[7]),
        .O(\i_l_plus_r[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_l_plus_r[7]_i_3 
       (.I0(i_l[6]),
        .I1(i_r[6]),
        .O(\i_l_plus_r[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_l_plus_r[7]_i_4 
       (.I0(i_l[5]),
        .I1(i_r[5]),
        .O(\i_l_plus_r[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_l_plus_r[7]_i_5 
       (.I0(i_l[4]),
        .I1(i_r[4]),
        .O(\i_l_plus_r[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_l_plus_r[7]_i_6 
       (.I0(i_l[3]),
        .I1(i_r[3]),
        .O(\i_l_plus_r[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_l_plus_r[7]_i_7 
       (.I0(i_l[2]),
        .I1(i_r[2]),
        .O(\i_l_plus_r[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_l_plus_r[7]_i_8 
       (.I0(i_l[1]),
        .I1(i_r[1]),
        .O(\i_l_plus_r[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_l_plus_r[7]_i_9 
       (.I0(i_l[0]),
        .I1(i_r[0]),
        .O(\i_l_plus_r[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_l_plus_r_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_l_plus_r_reg[7]_i_1_n_15 ),
        .Q(i_l_plus_r[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_l_plus_r_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_l_plus_r_reg[7]_i_1_n_14 ),
        .Q(i_l_plus_r[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_l_plus_r_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_l_plus_r_reg[7]_i_1_n_13 ),
        .Q(i_l_plus_r[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_l_plus_r_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_l_plus_r_reg[7]_i_1_n_12 ),
        .Q(i_l_plus_r[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_l_plus_r_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_l_plus_r_reg[7]_i_1_n_11 ),
        .Q(i_l_plus_r[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_l_plus_r_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_l_plus_r_reg[7]_i_1_n_10 ),
        .Q(i_l_plus_r[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_l_plus_r_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_l_plus_r_reg[7]_i_1_n_9 ),
        .Q(i_l_plus_r[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_l_plus_r_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_l_plus_r_reg[7]_i_1_n_8 ),
        .Q(i_l_plus_r[7]),
        .R(SR));
  CARRY8 \i_l_plus_r_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\i_l_plus_r_reg[7]_i_1_n_0 ,\i_l_plus_r_reg[7]_i_1_n_1 ,\i_l_plus_r_reg[7]_i_1_n_2 ,\i_l_plus_r_reg[7]_i_1_n_3 ,\NLW_i_l_plus_r_reg[7]_i_1_CO_UNCONNECTED [3],\i_l_plus_r_reg[7]_i_1_n_5 ,\i_l_plus_r_reg[7]_i_1_n_6 ,\i_l_plus_r_reg[7]_i_1_n_7 }),
        .DI(i_l),
        .O({\i_l_plus_r_reg[7]_i_1_n_8 ,\i_l_plus_r_reg[7]_i_1_n_9 ,\i_l_plus_r_reg[7]_i_1_n_10 ,\i_l_plus_r_reg[7]_i_1_n_11 ,\i_l_plus_r_reg[7]_i_1_n_12 ,\i_l_plus_r_reg[7]_i_1_n_13 ,\i_l_plus_r_reg[7]_i_1_n_14 ,\i_l_plus_r_reg[7]_i_1_n_15 }),
        .S({\i_l_plus_r[7]_i_2_n_0 ,\i_l_plus_r[7]_i_3_n_0 ,\i_l_plus_r[7]_i_4_n_0 ,\i_l_plus_r[7]_i_5_n_0 ,\i_l_plus_r[7]_i_6_n_0 ,\i_l_plus_r[7]_i_7_n_0 ,\i_l_plus_r[7]_i_8_n_0 ,\i_l_plus_r[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \i_l_plus_r_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_l_plus_r_reg[8]_i_1_n_7 ),
        .Q(i_l_plus_r[8]),
        .R(SR));
  CARRY8 \i_l_plus_r_reg[8]_i_1 
       (.CI(\i_l_plus_r_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_l_plus_r_reg[8]_i_1_CO_UNCONNECTED [7:1],\i_l_plus_r_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_i_l_plus_r_reg[8]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \i_l_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_l[0]_i_1_n_0 ),
        .Q(i_l[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_l_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_l[1]_i_1_n_0 ),
        .Q(i_l[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_l_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_l[2]_i_1_n_0 ),
        .Q(i_l[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_l_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_l[3]_i_1_n_0 ),
        .Q(i_l[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_l_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_l[4]_i_1_n_0 ),
        .Q(i_l[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_l_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_l[5]_i_1_n_0 ),
        .Q(i_l[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_l_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_l[6]_i_1_n_0 ),
        .Q(i_l[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_l_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_l[7]_i_1_n_0 ),
        .Q(i_l[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_minus_m_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__5/i__carry_n_14 ),
        .Q(i_minus_m[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_minus_m_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__5/i__carry_n_13 ),
        .Q(i_minus_m[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_minus_m_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__5/i__carry_n_12 ),
        .Q(i_minus_m[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_minus_m_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__5/i__carry_n_11 ),
        .Q(i_minus_m[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_minus_m_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__5/i__carry_n_10 ),
        .Q(i_minus_m[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_minus_m_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__5/i__carry_n_9 ),
        .Q(i_minus_m[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_minus_m_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__5/i__carry_n_8 ),
        .Q(i_minus_m[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_minus_m_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__5/i__carry__0_n_15 ),
        .Q(i_minus_m[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_minus_m_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__5/i__carry__0_n_14 ),
        .Q(i_minus_m[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_r[0]_i_1 
       (.I0(\muxed_g_r_reg[7] [0]),
        .I1(\muxed_g_l_reg[7] [0]),
        .I2(\valid_dm_reg[3] [0]),
        .O(\i_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_r[1]_i_1 
       (.I0(\muxed_g_r_reg[7] [1]),
        .I1(\muxed_g_l_reg[7] [1]),
        .I2(\valid_dm_reg[3] [0]),
        .O(\i_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_r[2]_i_1 
       (.I0(\muxed_g_r_reg[7] [2]),
        .I1(\muxed_g_l_reg[7] [2]),
        .I2(\valid_dm_reg[3] [0]),
        .O(\i_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_r[3]_i_1 
       (.I0(\muxed_g_r_reg[7] [3]),
        .I1(\muxed_g_l_reg[7] [3]),
        .I2(\valid_dm_reg[3] [0]),
        .O(\i_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_r[4]_i_1 
       (.I0(\muxed_g_r_reg[7] [4]),
        .I1(\muxed_g_l_reg[7] [4]),
        .I2(\valid_dm_reg[3] [0]),
        .O(\i_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_r[5]_i_1 
       (.I0(\muxed_g_r_reg[7] [5]),
        .I1(\muxed_g_l_reg[7] [5]),
        .I2(\valid_dm_reg[3] [0]),
        .O(\i_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_r[6]_i_1 
       (.I0(\muxed_g_r_reg[7] [6]),
        .I1(\muxed_g_l_reg[7] [6]),
        .I2(\valid_dm_reg[3] [0]),
        .O(\i_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_r[7]_i_1 
       (.I0(\muxed_g_r_reg[7] [7]),
        .I1(\muxed_g_l_reg[7] [7]),
        .I2(\valid_dm_reg[3] [0]),
        .O(\i_r[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_r_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_r[0]_i_1_n_0 ),
        .Q(i_r[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_r_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_r[1]_i_1_n_0 ),
        .Q(i_r[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_r_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_r[2]_i_1_n_0 ),
        .Q(i_r[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_r_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_r[3]_i_1_n_0 ),
        .Q(i_r[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_r_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_r[4]_i_1_n_0 ),
        .Q(i_r[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_r_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_r[5]_i_1_n_0 ),
        .Q(i_r[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_r_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_r[6]_i_1_n_0 ),
        .Q(i_r[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_r_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_r[7]_i_1_n_0 ),
        .Q(i_r[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i[0]_i_1_n_0 ),
        .Q(i[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i[1]_i_1_n_0 ),
        .Q(i[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i[2]_i_1_n_0 ),
        .Q(i[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i[3]_i_1_n_0 ),
        .Q(i[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i[4]_i_1_n_0 ),
        .Q(i[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i[5]_i_1_n_0 ),
        .Q(i[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i[6]_i_1_n_0 ),
        .Q(i[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i[7]_i_1_n_0 ),
        .Q(i[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i[8]_i_1_n_0 ),
        .Q(i[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ia_m_ib_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__0/i__carry_n_15 ),
        .Q(ia_m_ib[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ia_m_ib_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__0/i__carry_n_14 ),
        .Q(ia_m_ib[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ia_m_ib_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__0/i__carry_n_13 ),
        .Q(ia_m_ib[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ia_m_ib_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__0/i__carry_n_12 ),
        .Q(ia_m_ib[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ia_m_ib_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__0/i__carry_n_11 ),
        .Q(ia_m_ib[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ia_m_ib_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__0/i__carry_n_10 ),
        .Q(ia_m_ib[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ia_m_ib_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__0/i__carry_n_9 ),
        .Q(ia_m_ib[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ia_m_ib_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__0/i__carry_n_8 ),
        .Q(ia_m_ib[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ia_m_ib_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__0/i__carry__0_n_15 ),
        .Q(ia_m_ib[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \il_m_ir_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry_n_15 ),
        .Q(il_m_ir[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \il_m_ir_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry_n_14 ),
        .Q(il_m_ir[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \il_m_ir_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry_n_13 ),
        .Q(il_m_ir[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \il_m_ir_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry_n_12 ),
        .Q(il_m_ir[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \il_m_ir_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry_n_11 ),
        .Q(il_m_ir[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \il_m_ir_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry_n_10 ),
        .Q(il_m_ir[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \il_m_ir_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry_n_9 ),
        .Q(il_m_ir[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \il_m_ir_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry_n_8 ),
        .Q(il_m_ir[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \il_m_ir_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__3/i__carry__0_n_15 ),
        .Q(il_m_ir[8]),
        .R(SR));
  CARRY8 ltOp_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_ltOp_carry_CO_UNCONNECTED[7:6],ltOp,ltOp_carry_n_3,NLW_ltOp_carry_CO_UNCONNECTED[3],ltOp_carry_n_5,ltOp_carry_n_6,ltOp_carry_n_7}),
        .DI({1'b0,1'b0,ltOp_carry_i_1__1_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0,ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0}),
        .O(NLW_ltOp_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0,ltOp_carry_i_9__0_n_0,ltOp_carry_i_10__0_n_0,ltOp_carry_i_11_n_0,ltOp_carry_i_12_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_10__0
       (.I0(VTotal[4]),
        .I1(HTotal[4]),
        .I2(VTotal[5]),
        .I3(HTotal[5]),
        .O(ltOp_carry_i_10__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_11
       (.I0(VTotal[2]),
        .I1(HTotal[2]),
        .I2(VTotal[3]),
        .I3(HTotal[3]),
        .O(ltOp_carry_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_12
       (.I0(VTotal[0]),
        .I1(HTotal[0]),
        .I2(VTotal[1]),
        .I3(HTotal[1]),
        .O(ltOp_carry_i_12_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ltOp_carry_i_1__1
       (.I0(VTotal[10]),
        .I1(HTotal[10]),
        .O(ltOp_carry_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_2__0
       (.I0(VTotal[8]),
        .I1(HTotal[8]),
        .I2(HTotal[9]),
        .I3(VTotal[9]),
        .O(ltOp_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_3__0
       (.I0(VTotal[6]),
        .I1(HTotal[6]),
        .I2(HTotal[7]),
        .I3(VTotal[7]),
        .O(ltOp_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_4__0
       (.I0(VTotal[4]),
        .I1(HTotal[4]),
        .I2(HTotal[5]),
        .I3(VTotal[5]),
        .O(ltOp_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_5__0
       (.I0(VTotal[2]),
        .I1(HTotal[2]),
        .I2(HTotal[3]),
        .I3(VTotal[3]),
        .O(ltOp_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_6__0
       (.I0(VTotal[0]),
        .I1(HTotal[0]),
        .I2(HTotal[1]),
        .I3(VTotal[1]),
        .O(ltOp_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ltOp_carry_i_7__0
       (.I0(HTotal[10]),
        .I1(VTotal[10]),
        .O(ltOp_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_8__0
       (.I0(VTotal[8]),
        .I1(HTotal[8]),
        .I2(VTotal[9]),
        .I3(HTotal[9]),
        .O(ltOp_carry_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_9__0
       (.I0(VTotal[6]),
        .I1(HTotal[6]),
        .I2(VTotal[7]),
        .I3(HTotal[7]),
        .O(ltOp_carry_i_9__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m[0]_i_1 
       (.I0(delay_m_l_plus_r_n_8),
        .I1(delay_m_a_plus_b_n_8),
        .I2(ltOp),
        .O(\m[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m[1]_i_1 
       (.I0(delay_m_l_plus_r_n_7),
        .I1(delay_m_a_plus_b_n_7),
        .I2(ltOp),
        .O(\m[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m[2]_i_1 
       (.I0(delay_m_l_plus_r_n_6),
        .I1(delay_m_a_plus_b_n_6),
        .I2(ltOp),
        .O(\m[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m[3]_i_1 
       (.I0(delay_m_l_plus_r_n_5),
        .I1(delay_m_a_plus_b_n_5),
        .I2(ltOp),
        .O(\m[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m[4]_i_1 
       (.I0(delay_m_l_plus_r_n_4),
        .I1(delay_m_a_plus_b_n_4),
        .I2(ltOp),
        .O(\m[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m[5]_i_1 
       (.I0(delay_m_l_plus_r_n_3),
        .I1(delay_m_a_plus_b_n_3),
        .I2(ltOp),
        .O(\m[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m[6]_i_1 
       (.I0(delay_m_l_plus_r_n_2),
        .I1(delay_m_a_plus_b_n_2),
        .I2(ltOp),
        .O(\m[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m[7]_i_1 
       (.I0(delay_m_l_plus_r_n_1),
        .I1(delay_m_a_plus_b_n_1),
        .I2(ltOp),
        .O(\m[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m[8]_i_1 
       (.I0(delay_m_l_plus_r_n_0),
        .I1(delay_m_a_plus_b_n_0),
        .I2(ltOp),
        .O(\m[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_a_plus_b[7]_i_2 
       (.I0(mrb_a[7]),
        .I1(mrb_b[7]),
        .O(\m_a_plus_b[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_a_plus_b[7]_i_3 
       (.I0(mrb_a[6]),
        .I1(mrb_b[6]),
        .O(\m_a_plus_b[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_a_plus_b[7]_i_4 
       (.I0(mrb_a[5]),
        .I1(mrb_b[5]),
        .O(\m_a_plus_b[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_a_plus_b[7]_i_5 
       (.I0(mrb_a[4]),
        .I1(mrb_b[4]),
        .O(\m_a_plus_b[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_a_plus_b[7]_i_6 
       (.I0(mrb_a[3]),
        .I1(mrb_b[3]),
        .O(\m_a_plus_b[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_a_plus_b[7]_i_7 
       (.I0(mrb_a[2]),
        .I1(mrb_b[2]),
        .O(\m_a_plus_b[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_a_plus_b[7]_i_8 
       (.I0(mrb_a[1]),
        .I1(mrb_b[1]),
        .O(\m_a_plus_b[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_a_plus_b[7]_i_9 
       (.I0(mrb_a[0]),
        .I1(mrb_b[0]),
        .O(\m_a_plus_b[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_a_plus_b_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m_a_plus_b_reg[7]_i_1_n_15 ),
        .Q(m_a_plus_b[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_a_plus_b_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m_a_plus_b_reg[7]_i_1_n_14 ),
        .Q(m_a_plus_b[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_a_plus_b_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m_a_plus_b_reg[7]_i_1_n_13 ),
        .Q(m_a_plus_b[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_a_plus_b_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m_a_plus_b_reg[7]_i_1_n_12 ),
        .Q(m_a_plus_b[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_a_plus_b_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m_a_plus_b_reg[7]_i_1_n_11 ),
        .Q(m_a_plus_b[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_a_plus_b_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m_a_plus_b_reg[7]_i_1_n_10 ),
        .Q(m_a_plus_b[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_a_plus_b_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m_a_plus_b_reg[7]_i_1_n_9 ),
        .Q(m_a_plus_b[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_a_plus_b_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m_a_plus_b_reg[7]_i_1_n_8 ),
        .Q(m_a_plus_b[7]),
        .R(SR));
  CARRY8 \m_a_plus_b_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\m_a_plus_b_reg[7]_i_1_n_0 ,\m_a_plus_b_reg[7]_i_1_n_1 ,\m_a_plus_b_reg[7]_i_1_n_2 ,\m_a_plus_b_reg[7]_i_1_n_3 ,\NLW_m_a_plus_b_reg[7]_i_1_CO_UNCONNECTED [3],\m_a_plus_b_reg[7]_i_1_n_5 ,\m_a_plus_b_reg[7]_i_1_n_6 ,\m_a_plus_b_reg[7]_i_1_n_7 }),
        .DI(mrb_a),
        .O({\m_a_plus_b_reg[7]_i_1_n_8 ,\m_a_plus_b_reg[7]_i_1_n_9 ,\m_a_plus_b_reg[7]_i_1_n_10 ,\m_a_plus_b_reg[7]_i_1_n_11 ,\m_a_plus_b_reg[7]_i_1_n_12 ,\m_a_plus_b_reg[7]_i_1_n_13 ,\m_a_plus_b_reg[7]_i_1_n_14 ,\m_a_plus_b_reg[7]_i_1_n_15 }),
        .S({\m_a_plus_b[7]_i_2_n_0 ,\m_a_plus_b[7]_i_3_n_0 ,\m_a_plus_b[7]_i_4_n_0 ,\m_a_plus_b[7]_i_5_n_0 ,\m_a_plus_b[7]_i_6_n_0 ,\m_a_plus_b[7]_i_7_n_0 ,\m_a_plus_b[7]_i_8_n_0 ,\m_a_plus_b[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m_a_plus_b_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m_a_plus_b_reg[8]_i_1_n_7 ),
        .Q(m_a_plus_b[8]),
        .R(SR));
  CARRY8 \m_a_plus_b_reg[8]_i_1 
       (.CI(\m_a_plus_b_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_m_a_plus_b_reg[8]_i_1_CO_UNCONNECTED [7:1],\m_a_plus_b_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_m_a_plus_b_reg[8]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    \m_l_plus_r[7]_i_2 
       (.I0(mrb_l[7]),
        .I1(mrb_r[7]),
        .O(\m_l_plus_r[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_l_plus_r[7]_i_3 
       (.I0(mrb_l[6]),
        .I1(mrb_r[6]),
        .O(\m_l_plus_r[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_l_plus_r[7]_i_4 
       (.I0(mrb_l[5]),
        .I1(mrb_r[5]),
        .O(\m_l_plus_r[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_l_plus_r[7]_i_5 
       (.I0(mrb_l[4]),
        .I1(mrb_r[4]),
        .O(\m_l_plus_r[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_l_plus_r[7]_i_6 
       (.I0(mrb_l[3]),
        .I1(mrb_r[3]),
        .O(\m_l_plus_r[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_l_plus_r[7]_i_7 
       (.I0(mrb_l[2]),
        .I1(mrb_r[2]),
        .O(\m_l_plus_r[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_l_plus_r[7]_i_8 
       (.I0(mrb_l[1]),
        .I1(mrb_r[1]),
        .O(\m_l_plus_r[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_l_plus_r[7]_i_9 
       (.I0(mrb_l[0]),
        .I1(mrb_r[0]),
        .O(\m_l_plus_r[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_l_plus_r_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m_l_plus_r_reg[7]_i_1_n_15 ),
        .Q(m_l_plus_r[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_l_plus_r_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m_l_plus_r_reg[7]_i_1_n_14 ),
        .Q(m_l_plus_r[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_l_plus_r_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m_l_plus_r_reg[7]_i_1_n_13 ),
        .Q(m_l_plus_r[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_l_plus_r_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m_l_plus_r_reg[7]_i_1_n_12 ),
        .Q(m_l_plus_r[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_l_plus_r_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m_l_plus_r_reg[7]_i_1_n_11 ),
        .Q(m_l_plus_r[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_l_plus_r_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m_l_plus_r_reg[7]_i_1_n_10 ),
        .Q(m_l_plus_r[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_l_plus_r_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m_l_plus_r_reg[7]_i_1_n_9 ),
        .Q(m_l_plus_r[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_l_plus_r_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m_l_plus_r_reg[7]_i_1_n_8 ),
        .Q(m_l_plus_r[7]),
        .R(SR));
  CARRY8 \m_l_plus_r_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\m_l_plus_r_reg[7]_i_1_n_0 ,\m_l_plus_r_reg[7]_i_1_n_1 ,\m_l_plus_r_reg[7]_i_1_n_2 ,\m_l_plus_r_reg[7]_i_1_n_3 ,\NLW_m_l_plus_r_reg[7]_i_1_CO_UNCONNECTED [3],\m_l_plus_r_reg[7]_i_1_n_5 ,\m_l_plus_r_reg[7]_i_1_n_6 ,\m_l_plus_r_reg[7]_i_1_n_7 }),
        .DI(mrb_l),
        .O({\m_l_plus_r_reg[7]_i_1_n_8 ,\m_l_plus_r_reg[7]_i_1_n_9 ,\m_l_plus_r_reg[7]_i_1_n_10 ,\m_l_plus_r_reg[7]_i_1_n_11 ,\m_l_plus_r_reg[7]_i_1_n_12 ,\m_l_plus_r_reg[7]_i_1_n_13 ,\m_l_plus_r_reg[7]_i_1_n_14 ,\m_l_plus_r_reg[7]_i_1_n_15 }),
        .S({\m_l_plus_r[7]_i_2_n_0 ,\m_l_plus_r[7]_i_3_n_0 ,\m_l_plus_r[7]_i_4_n_0 ,\m_l_plus_r[7]_i_5_n_0 ,\m_l_plus_r[7]_i_6_n_0 ,\m_l_plus_r[7]_i_7_n_0 ,\m_l_plus_r[7]_i_8_n_0 ,\m_l_plus_r[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \m_l_plus_r_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m_l_plus_r_reg[8]_i_1_n_7 ),
        .Q(m_l_plus_r[8]),
        .R(SR));
  CARRY8 \m_l_plus_r_reg[8]_i_1 
       (.CI(\m_l_plus_r_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_m_l_plus_r_reg[8]_i_1_CO_UNCONNECTED [7:1],\m_l_plus_r_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_m_l_plus_r_reg[8]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m[0]_i_1_n_0 ),
        .Q(m[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m[1]_i_1_n_0 ),
        .Q(m[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m[2]_i_1_n_0 ),
        .Q(m[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m[3]_i_1_n_0 ),
        .Q(m[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m[4]_i_1_n_0 ),
        .Q(m[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m[5]_i_1_n_0 ),
        .Q(m[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m[6]_i_1_n_0 ),
        .Q(m[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m[7]_i_1_n_0 ),
        .Q(m[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\m[8]_i_1_n_0 ),
        .Q(m[8]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_a[0]_i_1 
       (.I0(\muxed_br_a_reg[7] [0]),
        .I1(\muxed_br_b_reg[7] [0]),
        .I2(\valid_dm_reg[3] [3]),
        .O(\mbr_a[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_a[1]_i_1 
       (.I0(\muxed_br_a_reg[7] [1]),
        .I1(\muxed_br_b_reg[7] [1]),
        .I2(\valid_dm_reg[3] [3]),
        .O(\mbr_a[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_a[2]_i_1 
       (.I0(\muxed_br_a_reg[7] [2]),
        .I1(\muxed_br_b_reg[7] [2]),
        .I2(\valid_dm_reg[3] [3]),
        .O(\mbr_a[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_a[3]_i_1 
       (.I0(\muxed_br_a_reg[7] [3]),
        .I1(\muxed_br_b_reg[7] [3]),
        .I2(\valid_dm_reg[3] [3]),
        .O(\mbr_a[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_a[4]_i_1 
       (.I0(\muxed_br_a_reg[7] [4]),
        .I1(\muxed_br_b_reg[7] [4]),
        .I2(\valid_dm_reg[3] [3]),
        .O(\mbr_a[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_a[5]_i_1 
       (.I0(\muxed_br_a_reg[7] [5]),
        .I1(\muxed_br_b_reg[7] [5]),
        .I2(\valid_dm_reg[3] [3]),
        .O(\mbr_a[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_a[6]_i_1 
       (.I0(\muxed_br_a_reg[7] [6]),
        .I1(\muxed_br_b_reg[7] [6]),
        .I2(\valid_dm_reg[3] [3]),
        .O(\mbr_a[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_a[7]_i_1 
       (.I0(\muxed_br_a_reg[7] [7]),
        .I1(\muxed_br_b_reg[7] [7]),
        .I2(\valid_dm_reg[3] [3]),
        .O(\mbr_a[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_a_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mbr_a[0]_i_1_n_0 ),
        .Q(mbr_a[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_a_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mbr_a[1]_i_1_n_0 ),
        .Q(mbr_a[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_a_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mbr_a[2]_i_1_n_0 ),
        .Q(mbr_a[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_a_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mbr_a[3]_i_1_n_0 ),
        .Q(mbr_a[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_a_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mbr_a[4]_i_1_n_0 ),
        .Q(mbr_a[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_a_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mbr_a[5]_i_1_n_0 ),
        .Q(mbr_a[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_a_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mbr_a[6]_i_1_n_0 ),
        .Q(mbr_a[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_a_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mbr_a[7]_i_1_n_0 ),
        .Q(mbr_a[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_b[0]_i_1 
       (.I0(\muxed_br_b_reg[7] [0]),
        .I1(\muxed_br_a_reg[7] [0]),
        .I2(\valid_dm_reg[3] [2]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_b[1]_i_1 
       (.I0(\muxed_br_b_reg[7] [1]),
        .I1(\muxed_br_a_reg[7] [1]),
        .I2(\valid_dm_reg[3] [2]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_b[2]_i_1 
       (.I0(\muxed_br_b_reg[7] [2]),
        .I1(\muxed_br_a_reg[7] [2]),
        .I2(\valid_dm_reg[3] [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_b[3]_i_1 
       (.I0(\muxed_br_b_reg[7] [3]),
        .I1(\muxed_br_a_reg[7] [3]),
        .I2(\valid_dm_reg[3] [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_b[4]_i_1 
       (.I0(\muxed_br_b_reg[7] [4]),
        .I1(\muxed_br_a_reg[7] [4]),
        .I2(\valid_dm_reg[3] [2]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_b[5]_i_1 
       (.I0(\muxed_br_b_reg[7] [5]),
        .I1(\muxed_br_a_reg[7] [5]),
        .I2(\valid_dm_reg[3] [2]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_b[6]_i_1 
       (.I0(\muxed_br_b_reg[7] [6]),
        .I1(\muxed_br_a_reg[7] [6]),
        .I2(\valid_dm_reg[3] [2]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_b[7]_i_1 
       (.I0(\muxed_br_b_reg[7] [7]),
        .I1(\muxed_br_a_reg[7] [7]),
        .I2(\valid_dm_reg[3] [2]),
        .O(p_0_in[7]));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_b_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(p_0_in[0]),
        .Q(mbr_b[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_b_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(p_0_in[1]),
        .Q(mbr_b[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_b_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(p_0_in[2]),
        .Q(mbr_b[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_b_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(p_0_in[3]),
        .Q(mbr_b[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_b_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(p_0_in[4]),
        .Q(mbr_b[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_b_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(p_0_in[5]),
        .Q(mbr_b[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_b_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(p_0_in[6]),
        .Q(mbr_b[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_b_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(p_0_in[7]),
        .Q(mbr_b[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_l[0]_i_1 
       (.I0(\muxed_br_l_reg[7] [0]),
        .I1(\muxed_br_r_reg[7] [0]),
        .I2(\valid_dm_reg[3] [1]),
        .O(\mbr_l[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_l[1]_i_1 
       (.I0(\muxed_br_l_reg[7] [1]),
        .I1(\muxed_br_r_reg[7] [1]),
        .I2(\valid_dm_reg[3] [1]),
        .O(\mbr_l[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_l[2]_i_1 
       (.I0(\muxed_br_l_reg[7] [2]),
        .I1(\muxed_br_r_reg[7] [2]),
        .I2(\valid_dm_reg[3] [1]),
        .O(\mbr_l[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_l[3]_i_1 
       (.I0(\muxed_br_l_reg[7] [3]),
        .I1(\muxed_br_r_reg[7] [3]),
        .I2(\valid_dm_reg[3] [1]),
        .O(\mbr_l[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_l[4]_i_1 
       (.I0(\muxed_br_l_reg[7] [4]),
        .I1(\muxed_br_r_reg[7] [4]),
        .I2(\valid_dm_reg[3] [1]),
        .O(\mbr_l[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_l[5]_i_1 
       (.I0(\muxed_br_l_reg[7] [5]),
        .I1(\muxed_br_r_reg[7] [5]),
        .I2(\valid_dm_reg[3] [1]),
        .O(\mbr_l[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_l[6]_i_1 
       (.I0(\muxed_br_l_reg[7] [6]),
        .I1(\muxed_br_r_reg[7] [6]),
        .I2(\valid_dm_reg[3] [1]),
        .O(\mbr_l[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_l[7]_i_1 
       (.I0(\muxed_br_l_reg[7] [7]),
        .I1(\muxed_br_r_reg[7] [7]),
        .I2(\valid_dm_reg[3] [1]),
        .O(\mbr_l[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_l_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mbr_l[0]_i_1_n_0 ),
        .Q(mbr_l[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_l_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mbr_l[1]_i_1_n_0 ),
        .Q(mbr_l[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_l_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mbr_l[2]_i_1_n_0 ),
        .Q(mbr_l[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_l_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mbr_l[3]_i_1_n_0 ),
        .Q(mbr_l[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_l_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mbr_l[4]_i_1_n_0 ),
        .Q(mbr_l[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_l_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mbr_l[5]_i_1_n_0 ),
        .Q(mbr_l[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_l_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mbr_l[6]_i_1_n_0 ),
        .Q(mbr_l[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_l_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mbr_l[7]_i_1_n_0 ),
        .Q(mbr_l[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_r[0]_i_1 
       (.I0(\muxed_br_r_reg[7] [0]),
        .I1(\muxed_br_l_reg[7] [0]),
        .I2(\valid_dm_reg[3] [0]),
        .O(\mbr_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_r[1]_i_1 
       (.I0(\muxed_br_r_reg[7] [1]),
        .I1(\muxed_br_l_reg[7] [1]),
        .I2(\valid_dm_reg[3] [0]),
        .O(\mbr_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_r[2]_i_1 
       (.I0(\muxed_br_r_reg[7] [2]),
        .I1(\muxed_br_l_reg[7] [2]),
        .I2(\valid_dm_reg[3] [0]),
        .O(\mbr_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_r[3]_i_1 
       (.I0(\muxed_br_r_reg[7] [3]),
        .I1(\muxed_br_l_reg[7] [3]),
        .I2(\valid_dm_reg[3] [0]),
        .O(\mbr_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_r[4]_i_1 
       (.I0(\muxed_br_r_reg[7] [4]),
        .I1(\muxed_br_l_reg[7] [4]),
        .I2(\valid_dm_reg[3] [0]),
        .O(\mbr_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_r[5]_i_1 
       (.I0(\muxed_br_r_reg[7] [5]),
        .I1(\muxed_br_l_reg[7] [5]),
        .I2(\valid_dm_reg[3] [0]),
        .O(\mbr_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_r[6]_i_1 
       (.I0(\muxed_br_r_reg[7] [6]),
        .I1(\muxed_br_l_reg[7] [6]),
        .I2(\valid_dm_reg[3] [0]),
        .O(\mbr_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mbr_r[7]_i_1 
       (.I0(\muxed_br_r_reg[7] [7]),
        .I1(\muxed_br_l_reg[7] [7]),
        .I2(\valid_dm_reg[3] [0]),
        .O(\mbr_r[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_r_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mbr_r[0]_i_1_n_0 ),
        .Q(mbr_r[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_r_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mbr_r[1]_i_1_n_0 ),
        .Q(mbr_r[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_r_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mbr_r[2]_i_1_n_0 ),
        .Q(mbr_r[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_r_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mbr_r[3]_i_1_n_0 ),
        .Q(mbr_r[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_r_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mbr_r[4]_i_1_n_0 ),
        .Q(mbr_r[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_r_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mbr_r[5]_i_1_n_0 ),
        .Q(mbr_r[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_r_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mbr_r[6]_i_1_n_0 ),
        .Q(mbr_r[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mbr_r_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mbr_r[7]_i_1_n_0 ),
        .Q(mbr_r[7]),
        .R(SR));
  CARRY8 minusOp_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3,NLW_minusOp_carry_CO_UNCONNECTED[3],minusOp_carry_n_5,minusOp_carry_n_6,minusOp_carry_n_7}),
        .DI(mbr_a),
        .O(minusOp[7:0]),
        .S({minusOp_carry_i_1__1_n_0,minusOp_carry_i_2__1_n_0,minusOp_carry_i_3__1_n_0,minusOp_carry_i_4__1_n_0,minusOp_carry_i_5__1_n_0,minusOp_carry_i_6__1_n_0,minusOp_carry_i_7__1_n_0,minusOp_carry_i_8__1_n_0}));
  CARRY8 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_minusOp_carry__0_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_minusOp_carry__0_O_UNCONNECTED[7:1],minusOp[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_1__1
       (.I0(mbr_a[7]),
        .I1(mbr_b[7]),
        .O(minusOp_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_2__1
       (.I0(mbr_a[6]),
        .I1(mbr_b[6]),
        .O(minusOp_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_3__1
       (.I0(mbr_a[5]),
        .I1(mbr_b[5]),
        .O(minusOp_carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_4__1
       (.I0(mbr_a[4]),
        .I1(mbr_b[4]),
        .O(minusOp_carry_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_5__1
       (.I0(mbr_a[3]),
        .I1(mbr_b[3]),
        .O(minusOp_carry_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_6__1
       (.I0(mbr_a[2]),
        .I1(mbr_b[2]),
        .O(minusOp_carry_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_7__1
       (.I0(mbr_a[1]),
        .I1(mbr_b[1]),
        .O(minusOp_carry_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_8__1
       (.I0(mbr_a[0]),
        .I1(mbr_b[0]),
        .O(minusOp_carry_i_8__1_n_0));
  CARRY8 \minusOp_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__0/i__carry_n_0 ,\minusOp_inferred__0/i__carry_n_1 ,\minusOp_inferred__0/i__carry_n_2 ,\minusOp_inferred__0/i__carry_n_3 ,\NLW_minusOp_inferred__0/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__0/i__carry_n_5 ,\minusOp_inferred__0/i__carry_n_6 ,\minusOp_inferred__0/i__carry_n_7 }),
        .DI(i_a),
        .O({\minusOp_inferred__0/i__carry_n_8 ,\minusOp_inferred__0/i__carry_n_9 ,\minusOp_inferred__0/i__carry_n_10 ,\minusOp_inferred__0/i__carry_n_11 ,\minusOp_inferred__0/i__carry_n_12 ,\minusOp_inferred__0/i__carry_n_13 ,\minusOp_inferred__0/i__carry_n_14 ,\minusOp_inferred__0/i__carry_n_15 }),
        .S({i__carry_i_1__23_n_0,i__carry_i_2__17_n_0,i__carry_i_3__17_n_0,i__carry_i_4__17_n_0,i__carry_i_5__17_n_0,i__carry_i_6__17_n_0,i__carry_i_7__17_n_0,i__carry_i_8__19_n_0}));
  CARRY8 \minusOp_inferred__0/i__carry__0 
       (.CI(\minusOp_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_minusOp_inferred__0/i__carry__0_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_minusOp_inferred__0/i__carry__0_O_UNCONNECTED [7:1],\minusOp_inferred__0/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \minusOp_inferred__1/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__1/i__carry_n_0 ,\minusOp_inferred__1/i__carry_n_1 ,\minusOp_inferred__1/i__carry_n_2 ,\minusOp_inferred__1/i__carry_n_3 ,\NLW_minusOp_inferred__1/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__1/i__carry_n_5 ,\minusOp_inferred__1/i__carry_n_6 ,\minusOp_inferred__1/i__carry_n_7 }),
        .DI(mrb_a),
        .O({\minusOp_inferred__1/i__carry_n_8 ,\minusOp_inferred__1/i__carry_n_9 ,\minusOp_inferred__1/i__carry_n_10 ,\minusOp_inferred__1/i__carry_n_11 ,\minusOp_inferred__1/i__carry_n_12 ,\minusOp_inferred__1/i__carry_n_13 ,\minusOp_inferred__1/i__carry_n_14 ,\minusOp_inferred__1/i__carry_n_15 }),
        .S({i__carry_i_1__24_n_0,i__carry_i_2__18_n_0,i__carry_i_3__18_n_0,i__carry_i_4__18_n_0,i__carry_i_5__18_n_0,i__carry_i_6__18_n_0,i__carry_i_7__18_n_0,i__carry_i_8__20_n_0}));
  CARRY8 \minusOp_inferred__1/i__carry__0 
       (.CI(\minusOp_inferred__1/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_minusOp_inferred__1/i__carry__0_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_minusOp_inferred__1/i__carry__0_O_UNCONNECTED [7:1],\minusOp_inferred__1/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \minusOp_inferred__2/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__2/i__carry_n_0 ,\minusOp_inferred__2/i__carry_n_1 ,\minusOp_inferred__2/i__carry_n_2 ,\minusOp_inferred__2/i__carry_n_3 ,\NLW_minusOp_inferred__2/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__2/i__carry_n_5 ,\minusOp_inferred__2/i__carry_n_6 ,\minusOp_inferred__2/i__carry_n_7 }),
        .DI(mbr_l),
        .O({\minusOp_inferred__2/i__carry_n_8 ,\minusOp_inferred__2/i__carry_n_9 ,\minusOp_inferred__2/i__carry_n_10 ,\minusOp_inferred__2/i__carry_n_11 ,\minusOp_inferred__2/i__carry_n_12 ,\minusOp_inferred__2/i__carry_n_13 ,\minusOp_inferred__2/i__carry_n_14 ,\minusOp_inferred__2/i__carry_n_15 }),
        .S({i__carry_i_1__57_n_0,i__carry_i_2__57_n_0,i__carry_i_3__57_n_0,i__carry_i_4__57_n_0,i__carry_i_5__57_n_0,i__carry_i_6__57_n_0,i__carry_i_7__57_n_0,i__carry_i_8__58_n_0}));
  CARRY8 \minusOp_inferred__2/i__carry__0 
       (.CI(\minusOp_inferred__2/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_minusOp_inferred__2/i__carry__0_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_minusOp_inferred__2/i__carry__0_O_UNCONNECTED [7:1],\minusOp_inferred__2/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \minusOp_inferred__3/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__3/i__carry_n_0 ,\minusOp_inferred__3/i__carry_n_1 ,\minusOp_inferred__3/i__carry_n_2 ,\minusOp_inferred__3/i__carry_n_3 ,\NLW_minusOp_inferred__3/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__3/i__carry_n_5 ,\minusOp_inferred__3/i__carry_n_6 ,\minusOp_inferred__3/i__carry_n_7 }),
        .DI(i_l),
        .O({\minusOp_inferred__3/i__carry_n_8 ,\minusOp_inferred__3/i__carry_n_9 ,\minusOp_inferred__3/i__carry_n_10 ,\minusOp_inferred__3/i__carry_n_11 ,\minusOp_inferred__3/i__carry_n_12 ,\minusOp_inferred__3/i__carry_n_13 ,\minusOp_inferred__3/i__carry_n_14 ,\minusOp_inferred__3/i__carry_n_15 }),
        .S({i__carry_i_1__25_n_0,i__carry_i_2__19_n_0,i__carry_i_3__19_n_0,i__carry_i_4__19_n_0,i__carry_i_5__19_n_0,i__carry_i_6__19_n_0,i__carry_i_7__19_n_0,i__carry_i_8__21_n_0}));
  CARRY8 \minusOp_inferred__3/i__carry__0 
       (.CI(\minusOp_inferred__3/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_minusOp_inferred__3/i__carry__0_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_minusOp_inferred__3/i__carry__0_O_UNCONNECTED [7:1],\minusOp_inferred__3/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \minusOp_inferred__4/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__4/i__carry_n_0 ,\minusOp_inferred__4/i__carry_n_1 ,\minusOp_inferred__4/i__carry_n_2 ,\minusOp_inferred__4/i__carry_n_3 ,\NLW_minusOp_inferred__4/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__4/i__carry_n_5 ,\minusOp_inferred__4/i__carry_n_6 ,\minusOp_inferred__4/i__carry_n_7 }),
        .DI(mrb_l),
        .O({\minusOp_inferred__4/i__carry_n_8 ,\minusOp_inferred__4/i__carry_n_9 ,\minusOp_inferred__4/i__carry_n_10 ,\minusOp_inferred__4/i__carry_n_11 ,\minusOp_inferred__4/i__carry_n_12 ,\minusOp_inferred__4/i__carry_n_13 ,\minusOp_inferred__4/i__carry_n_14 ,\minusOp_inferred__4/i__carry_n_15 }),
        .S({i__carry_i_1__26_n_0,i__carry_i_2__20_n_0,i__carry_i_3__20_n_0,i__carry_i_4__20_n_0,i__carry_i_5__20_n_0,i__carry_i_6__20_n_0,i__carry_i_7__20_n_0,i__carry_i_8__22_n_0}));
  CARRY8 \minusOp_inferred__4/i__carry__0 
       (.CI(\minusOp_inferred__4/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_minusOp_inferred__4/i__carry__0_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_minusOp_inferred__4/i__carry__0_O_UNCONNECTED [7:1],\minusOp_inferred__4/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \minusOp_inferred__5/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__5/i__carry_n_0 ,\minusOp_inferred__5/i__carry_n_1 ,\minusOp_inferred__5/i__carry_n_2 ,\minusOp_inferred__5/i__carry_n_3 ,\NLW_minusOp_inferred__5/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__5/i__carry_n_5 ,\minusOp_inferred__5/i__carry_n_6 ,\minusOp_inferred__5/i__carry_n_7 }),
        .DI(i[7:0]),
        .O({\minusOp_inferred__5/i__carry_n_8 ,\minusOp_inferred__5/i__carry_n_9 ,\minusOp_inferred__5/i__carry_n_10 ,\minusOp_inferred__5/i__carry_n_11 ,\minusOp_inferred__5/i__carry_n_12 ,\minusOp_inferred__5/i__carry_n_13 ,\minusOp_inferred__5/i__carry_n_14 ,\NLW_minusOp_inferred__5/i__carry_O_UNCONNECTED [0]}),
        .S({i__carry_i_1__58_n_0,i__carry_i_2__58_n_0,i__carry_i_3__58_n_0,i__carry_i_4__58_n_0,i__carry_i_5__58_n_0,i__carry_i_6__58_n_0,i__carry_i_7__58_n_0,i__carry_i_8__59_n_0}));
  CARRY8 \minusOp_inferred__5/i__carry__0 
       (.CI(\minusOp_inferred__5/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_minusOp_inferred__5/i__carry__0_CO_UNCONNECTED [7:1],\minusOp_inferred__5/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i[8]}),
        .O({\NLW_minusOp_inferred__5/i__carry__0_O_UNCONNECTED [7:2],\minusOp_inferred__5/i__carry__0_n_14 ,\minusOp_inferred__5/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,i__carry__0_i_1__24_n_0}));
  CARRY8 \minusOp_inferred__6/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\minusOp_inferred__6/i__carry_n_0 ,\minusOp_inferred__6/i__carry_n_1 ,\minusOp_inferred__6/i__carry_n_2 ,\minusOp_inferred__6/i__carry_n_3 ,\NLW_minusOp_inferred__6/i__carry_CO_UNCONNECTED [3],\minusOp_inferred__6/i__carry_n_5 ,\minusOp_inferred__6/i__carry_n_6 ,\minusOp_inferred__6/i__carry_n_7 }),
        .DI({delay_g_c_n_8,delay_g_c_n_9,delay_g_c_n_10,delay_g_c_n_11,delay_g_c_n_12,delay_g_c_n_13,delay_g_c_n_14,1'b0}),
        .O({\minusOp_inferred__6/i__carry_n_8 ,\minusOp_inferred__6/i__carry_n_9 ,\minusOp_inferred__6/i__carry_n_10 ,\minusOp_inferred__6/i__carry_n_11 ,\minusOp_inferred__6/i__carry_n_12 ,\minusOp_inferred__6/i__carry_n_13 ,\minusOp_inferred__6/i__carry_n_14 ,\minusOp_inferred__6/i__carry_n_15 }),
        .S({delay_g_c_n_0,delay_g_c_n_1,delay_g_c_n_2,delay_g_c_n_3,delay_g_c_n_4,delay_g_c_n_5,delay_g_c_n_6,delay_g_c_n_7}));
  CARRY8 \minusOp_inferred__6/i__carry__0 
       (.CI(\minusOp_inferred__6/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_minusOp_inferred__6/i__carry__0_CO_UNCONNECTED [7:1],\minusOp_inferred__6/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_g_c_n_16}),
        .O({\NLW_minusOp_inferred__6/i__carry__0_O_UNCONNECTED [7:2],\minusOp_inferred__6/i__carry__0_n_14 ,\minusOp_inferred__6/i__carry__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_2__0_n_0,delay_g_c_n_15}));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_a[0]_i_1 
       (.I0(\muxed_rb_a_reg[7] [0]),
        .I1(\muxed_rb_b_reg[7] [0]),
        .I2(\valid_dm_reg[3] [3]),
        .O(\mrb_a[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_a[1]_i_1 
       (.I0(\muxed_rb_a_reg[7] [1]),
        .I1(\muxed_rb_b_reg[7] [1]),
        .I2(\valid_dm_reg[3] [3]),
        .O(\mrb_a[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_a[2]_i_1 
       (.I0(\muxed_rb_a_reg[7] [2]),
        .I1(\muxed_rb_b_reg[7] [2]),
        .I2(\valid_dm_reg[3] [3]),
        .O(\mrb_a[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_a[3]_i_1 
       (.I0(\muxed_rb_a_reg[7] [3]),
        .I1(\muxed_rb_b_reg[7] [3]),
        .I2(\valid_dm_reg[3] [3]),
        .O(\mrb_a[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_a[4]_i_1 
       (.I0(\muxed_rb_a_reg[7] [4]),
        .I1(\muxed_rb_b_reg[7] [4]),
        .I2(\valid_dm_reg[3] [3]),
        .O(\mrb_a[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_a[5]_i_1 
       (.I0(\muxed_rb_a_reg[7] [5]),
        .I1(\muxed_rb_b_reg[7] [5]),
        .I2(\valid_dm_reg[3] [3]),
        .O(\mrb_a[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_a[6]_i_1 
       (.I0(\muxed_rb_a_reg[7] [6]),
        .I1(\muxed_rb_b_reg[7] [6]),
        .I2(\valid_dm_reg[3] [3]),
        .O(\mrb_a[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_a[7]_i_1 
       (.I0(\muxed_rb_a_reg[7] [7]),
        .I1(\muxed_rb_b_reg[7] [7]),
        .I2(\valid_dm_reg[3] [3]),
        .O(\mrb_a[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_a_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_a[0]_i_1_n_0 ),
        .Q(mrb_a[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_a_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_a[1]_i_1_n_0 ),
        .Q(mrb_a[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_a_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_a[2]_i_1_n_0 ),
        .Q(mrb_a[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_a_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_a[3]_i_1_n_0 ),
        .Q(mrb_a[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_a_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_a[4]_i_1_n_0 ),
        .Q(mrb_a[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_a_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_a[5]_i_1_n_0 ),
        .Q(mrb_a[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_a_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_a[6]_i_1_n_0 ),
        .Q(mrb_a[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_a_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_a[7]_i_1_n_0 ),
        .Q(mrb_a[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_b[0]_i_1 
       (.I0(\muxed_rb_b_reg[7] [0]),
        .I1(\muxed_rb_a_reg[7] [0]),
        .I2(\valid_dm_reg[3] [2]),
        .O(\mrb_b[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_b[1]_i_1 
       (.I0(\muxed_rb_b_reg[7] [1]),
        .I1(\muxed_rb_a_reg[7] [1]),
        .I2(\valid_dm_reg[3] [2]),
        .O(\mrb_b[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_b[2]_i_1 
       (.I0(\muxed_rb_b_reg[7] [2]),
        .I1(\muxed_rb_a_reg[7] [2]),
        .I2(\valid_dm_reg[3] [2]),
        .O(\mrb_b[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_b[3]_i_1 
       (.I0(\muxed_rb_b_reg[7] [3]),
        .I1(\muxed_rb_a_reg[7] [3]),
        .I2(\valid_dm_reg[3] [2]),
        .O(\mrb_b[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_b[4]_i_1 
       (.I0(\muxed_rb_b_reg[7] [4]),
        .I1(\muxed_rb_a_reg[7] [4]),
        .I2(\valid_dm_reg[3] [2]),
        .O(\mrb_b[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_b[5]_i_1 
       (.I0(\muxed_rb_b_reg[7] [5]),
        .I1(\muxed_rb_a_reg[7] [5]),
        .I2(\valid_dm_reg[3] [2]),
        .O(\mrb_b[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_b[6]_i_1 
       (.I0(\muxed_rb_b_reg[7] [6]),
        .I1(\muxed_rb_a_reg[7] [6]),
        .I2(\valid_dm_reg[3] [2]),
        .O(\mrb_b[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_b[7]_i_1 
       (.I0(\muxed_rb_b_reg[7] [7]),
        .I1(\muxed_rb_a_reg[7] [7]),
        .I2(\valid_dm_reg[3] [2]),
        .O(\mrb_b[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_b_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_b[0]_i_1_n_0 ),
        .Q(mrb_b[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_b_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_b[1]_i_1_n_0 ),
        .Q(mrb_b[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_b_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_b[2]_i_1_n_0 ),
        .Q(mrb_b[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_b_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_b[3]_i_1_n_0 ),
        .Q(mrb_b[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_b_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_b[4]_i_1_n_0 ),
        .Q(mrb_b[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_b_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_b[5]_i_1_n_0 ),
        .Q(mrb_b[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_b_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_b[6]_i_1_n_0 ),
        .Q(mrb_b[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_b_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_b[7]_i_1_n_0 ),
        .Q(mrb_b[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_l[0]_i_1 
       (.I0(\muxed_rb_l_reg[7] [0]),
        .I1(\muxed_rb_r_reg[7] [0]),
        .I2(\valid_dm_reg[3] [1]),
        .O(\mrb_l[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_l[1]_i_1 
       (.I0(\muxed_rb_l_reg[7] [1]),
        .I1(\muxed_rb_r_reg[7] [1]),
        .I2(\valid_dm_reg[3] [1]),
        .O(\mrb_l[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_l[2]_i_1 
       (.I0(\muxed_rb_l_reg[7] [2]),
        .I1(\muxed_rb_r_reg[7] [2]),
        .I2(\valid_dm_reg[3] [1]),
        .O(\mrb_l[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_l[3]_i_1 
       (.I0(\muxed_rb_l_reg[7] [3]),
        .I1(\muxed_rb_r_reg[7] [3]),
        .I2(\valid_dm_reg[3] [1]),
        .O(\mrb_l[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_l[4]_i_1 
       (.I0(\muxed_rb_l_reg[7] [4]),
        .I1(\muxed_rb_r_reg[7] [4]),
        .I2(\valid_dm_reg[3] [1]),
        .O(\mrb_l[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_l[5]_i_1 
       (.I0(\muxed_rb_l_reg[7] [5]),
        .I1(\muxed_rb_r_reg[7] [5]),
        .I2(\valid_dm_reg[3] [1]),
        .O(\mrb_l[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_l[6]_i_1 
       (.I0(\muxed_rb_l_reg[7] [6]),
        .I1(\muxed_rb_r_reg[7] [6]),
        .I2(\valid_dm_reg[3] [1]),
        .O(\mrb_l[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_l[7]_i_1 
       (.I0(\muxed_rb_l_reg[7] [7]),
        .I1(\muxed_rb_r_reg[7] [7]),
        .I2(\valid_dm_reg[3] [1]),
        .O(\mrb_l[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_l_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_l[0]_i_1_n_0 ),
        .Q(mrb_l[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_l_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_l[1]_i_1_n_0 ),
        .Q(mrb_l[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_l_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_l[2]_i_1_n_0 ),
        .Q(mrb_l[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_l_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_l[3]_i_1_n_0 ),
        .Q(mrb_l[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_l_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_l[4]_i_1_n_0 ),
        .Q(mrb_l[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_l_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_l[5]_i_1_n_0 ),
        .Q(mrb_l[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_l_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_l[6]_i_1_n_0 ),
        .Q(mrb_l[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_l_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_l[7]_i_1_n_0 ),
        .Q(mrb_l[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_r[0]_i_1 
       (.I0(\muxed_rb_r_reg[7] [0]),
        .I1(\muxed_rb_l_reg[7] [0]),
        .I2(\valid_dm_reg[3] [0]),
        .O(\mrb_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_r[1]_i_1 
       (.I0(\muxed_rb_r_reg[7] [1]),
        .I1(\muxed_rb_l_reg[7] [1]),
        .I2(\valid_dm_reg[3] [0]),
        .O(\mrb_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_r[2]_i_1 
       (.I0(\muxed_rb_r_reg[7] [2]),
        .I1(\muxed_rb_l_reg[7] [2]),
        .I2(\valid_dm_reg[3] [0]),
        .O(\mrb_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_r[3]_i_1 
       (.I0(\muxed_rb_r_reg[7] [3]),
        .I1(\muxed_rb_l_reg[7] [3]),
        .I2(\valid_dm_reg[3] [0]),
        .O(\mrb_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_r[4]_i_1 
       (.I0(\muxed_rb_r_reg[7] [4]),
        .I1(\muxed_rb_l_reg[7] [4]),
        .I2(\valid_dm_reg[3] [0]),
        .O(\mrb_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_r[5]_i_1 
       (.I0(\muxed_rb_r_reg[7] [5]),
        .I1(\muxed_rb_l_reg[7] [5]),
        .I2(\valid_dm_reg[3] [0]),
        .O(\mrb_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_r[6]_i_1 
       (.I0(\muxed_rb_r_reg[7] [6]),
        .I1(\muxed_rb_l_reg[7] [6]),
        .I2(\valid_dm_reg[3] [0]),
        .O(\mrb_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mrb_r[7]_i_1 
       (.I0(\muxed_rb_r_reg[7] [7]),
        .I1(\muxed_rb_l_reg[7] [7]),
        .I2(\valid_dm_reg[3] [0]),
        .O(\mrb_r[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_r_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_r[0]_i_1_n_0 ),
        .Q(mrb_r[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_r_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_r[1]_i_1_n_0 ),
        .Q(mrb_r[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_r_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_r[2]_i_1_n_0 ),
        .Q(mrb_r[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_r_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_r[3]_i_1_n_0 ),
        .Q(mrb_r[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_r_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_r[4]_i_1_n_0 ),
        .Q(mrb_r[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_r_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_r[5]_i_1_n_0 ),
        .Q(mrb_r[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_r_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_r[6]_i_1_n_0 ),
        .Q(mrb_r[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mrb_r_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\mrb_r[7]_i_1_n_0 ),
        .Q(mrb_r[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q[0]_i_1__0 
       (.I0(p_2_in[0]),
        .I1(\raw_reg_n_0_[9] ),
        .O(\q[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q[1]_i_1__0 
       (.I0(p_2_in[1]),
        .I1(\raw_reg_n_0_[9] ),
        .O(\q[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q[2]_i_1__0 
       (.I0(p_2_in[2]),
        .I1(\raw_reg_n_0_[9] ),
        .O(\q[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q[3]_i_1__0 
       (.I0(p_2_in[3]),
        .I1(\raw_reg_n_0_[9] ),
        .O(\q[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q[4]_i_1__0 
       (.I0(p_2_in[4]),
        .I1(\raw_reg_n_0_[9] ),
        .O(\q[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q[5]_i_1__0 
       (.I0(p_2_in[5]),
        .I1(\raw_reg_n_0_[9] ),
        .O(\q[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q[6]_i_1__0 
       (.I0(p_2_in[6]),
        .I1(\raw_reg_n_0_[9] ),
        .O(\q[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q[7]_i_3 
       (.I0(p_2_in[7]),
        .I1(\raw_reg_n_0_[9] ),
        .O(\q[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\q[0]_i_1__0_n_0 ),
        .Q(\needs_delay.shift_register_reg[5][7]__0 [0]),
        .R(\raw_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\q[1]_i_1__0_n_0 ),
        .Q(\needs_delay.shift_register_reg[5][7]__0 [1]),
        .R(\raw_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\q[2]_i_1__0_n_0 ),
        .Q(\needs_delay.shift_register_reg[5][7]__0 [2]),
        .R(\raw_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\q[3]_i_1__0_n_0 ),
        .Q(\needs_delay.shift_register_reg[5][7]__0 [3]),
        .R(\raw_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\q[4]_i_1__0_n_0 ),
        .Q(\needs_delay.shift_register_reg[5][7]__0 [4]),
        .R(\raw_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\q[5]_i_1__0_n_0 ),
        .Q(\needs_delay.shift_register_reg[5][7]__0 [5]),
        .R(\raw_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\q[6]_i_1__0_n_0 ),
        .Q(\needs_delay.shift_register_reg[5][7]__0 [6]),
        .R(\raw_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\q[7]_i_3_n_0 ),
        .Q(\needs_delay.shift_register_reg[5][7]__0 [7]),
        .R(\raw_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raw_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__6/i__carry__0_n_14 ),
        .Q(\q_reg[0]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raw_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__6/i__carry_n_15 ),
        .Q(p_2_in[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raw_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__6/i__carry_n_14 ),
        .Q(p_2_in[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raw_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__6/i__carry_n_13 ),
        .Q(p_2_in[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raw_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__6/i__carry_n_12 ),
        .Q(p_2_in[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raw_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__6/i__carry_n_11 ),
        .Q(p_2_in[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raw_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__6/i__carry_n_10 ),
        .Q(p_2_in[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raw_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__6/i__carry_n_9 ),
        .Q(p_2_in[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raw_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__6/i__carry_n_8 ),
        .Q(p_2_in[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raw_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__6/i__carry__0_n_15 ),
        .Q(\raw_reg_n_0_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rba_m_rbb_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__2/i__carry_n_15 ),
        .Q(rba_m_rbb[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rba_m_rbb_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__2/i__carry_n_14 ),
        .Q(rba_m_rbb[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rba_m_rbb_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__2/i__carry_n_13 ),
        .Q(rba_m_rbb[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rba_m_rbb_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__2/i__carry_n_12 ),
        .Q(rba_m_rbb[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rba_m_rbb_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__2/i__carry_n_11 ),
        .Q(rba_m_rbb[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rba_m_rbb_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__2/i__carry_n_10 ),
        .Q(rba_m_rbb[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rba_m_rbb_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__2/i__carry_n_9 ),
        .Q(rba_m_rbb[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rba_m_rbb_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__2/i__carry_n_8 ),
        .Q(rba_m_rbb[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rba_m_rbb_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__2/i__carry__0_n_15 ),
        .Q(rba_m_rbb[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rbl_m_rbr_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry_n_15 ),
        .Q(rbl_m_rbr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rbl_m_rbr_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry_n_14 ),
        .Q(rbl_m_rbr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rbl_m_rbr_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry_n_13 ),
        .Q(rbl_m_rbr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rbl_m_rbr_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry_n_12 ),
        .Q(rbl_m_rbr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rbl_m_rbr_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry_n_11 ),
        .Q(rbl_m_rbr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rbl_m_rbr_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry_n_10 ),
        .Q(rbl_m_rbr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rbl_m_rbr_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry_n_9 ),
        .Q(rbl_m_rbr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rbl_m_rbr_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry_n_8 ),
        .Q(rbl_m_rbr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rbl_m_rbr_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\minusOp_inferred__4/i__carry__0_n_15 ),
        .Q(rbl_m_rbr[8]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "cfa_core" *) 
module design_1_v_cfa_0_0_cfa_core
   (valid_d,
    ce_rb_pix_mat,
    green_g_pix_mat,
    sclr,
    active_video_prev,
    ram_reg_bram_0,
    sync_out_reg,
    sync_active_to_G,
    eqOp,
    eqOp_0,
    row_g_int0,
    \muxed_br_b_reg[7] ,
    D,
    Q,
    active_outmux,
    \GenerateDoutWriteFirstB.t_qb_reg[15] ,
    intc_if,
    aclk,
    g_select_ce,
    rb_select_ce,
    active_video,
    \time_control_regs[0] ,
    \GenerateDoutWriteFirstB.t_qb_reg[9] ,
    resetn_out,
    \core_control_regs[0] ,
    active_video_i_reg,
    E,
    \needs_delay.shift_register_reg[27][1]__0 ,
    sync_out_reg_0,
    core_en_i_reg,
    core_en_i_reg_0,
    core_en_i_reg_1,
    core_en_i_reg_2,
    core_en_i_reg_3,
    SR,
    core_en_i_reg_4,
    \GenerateDoutWriteFirstB.t_qb_reg[7] ,
    active_outmux_reg,
    we,
    SS,
    \needs_delay.shift_register_reg[17][0]__0 );
  output [0:0]valid_d;
  output ce_rb_pix_mat;
  output green_g_pix_mat;
  output sclr;
  output active_video_prev;
  output ram_reg_bram_0;
  output sync_out_reg;
  output sync_active_to_G;
  output eqOp;
  output eqOp_0;
  output row_g_int0;
  output \muxed_br_b_reg[7] ;
  output [0:0]D;
  output [0:0]Q;
  output active_outmux;
  output [23:0]\GenerateDoutWriteFirstB.t_qb_reg[15] ;
  input [0:0]intc_if;
  input aclk;
  input g_select_ce;
  input rb_select_ce;
  input active_video;
  input [22:0]\time_control_regs[0] ;
  input \GenerateDoutWriteFirstB.t_qb_reg[9] ;
  input resetn_out;
  input [1:0]\core_control_regs[0] ;
  input active_video_i_reg;
  input [0:0]E;
  input [0:0]\needs_delay.shift_register_reg[27][1]__0 ;
  input [0:0]sync_out_reg_0;
  input [0:0]core_en_i_reg;
  input [0:0]core_en_i_reg_0;
  input [0:0]core_en_i_reg_1;
  input [0:0]core_en_i_reg_2;
  input [0:0]core_en_i_reg_3;
  input [0:0]SR;
  input core_en_i_reg_4;
  input [7:0]\GenerateDoutWriteFirstB.t_qb_reg[7] ;
  input [0:0]active_outmux_reg;
  input we;
  input [0:0]SS;
  input \needs_delay.shift_register_reg[17][0]__0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [23:0]\GenerateDoutWriteFirstB.t_qb_reg[15] ;
  wire [7:0]\GenerateDoutWriteFirstB.t_qb_reg[7] ;
  wire \GenerateDoutWriteFirstB.t_qb_reg[9] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire aclk;
  wire active_outmux;
  wire [0:0]active_outmux_reg;
  wire active_video;
  wire active_video_i_reg;
  wire active_video_prev;
  wire ce_rb_pix_mat;
  wire [1:0]\core_control_regs[0] ;
  wire [0:0]core_en_i_reg;
  wire [0:0]core_en_i_reg_0;
  wire [0:0]core_en_i_reg_1;
  wire [0:0]core_en_i_reg_2;
  wire [0:0]core_en_i_reg_3;
  wire core_en_i_reg_4;
  wire eqOp;
  wire eqOp_0;
  wire g_select_ce;
  wire green_g_pix_mat;
  wire [0:0]intc_if;
  wire \line_len_1[9]_i_2_n_0 ;
  wire \muxed_br_b_reg[7] ;
  wire \needs_delay.shift_register_reg[17][0]__0 ;
  wire [0:0]\needs_delay.shift_register_reg[27][1]__0 ;
  wire ram_reg_bram_0;
  wire rb_select_ce;
  wire resetn_out;
  wire row_g_int0;
  wire sclr;
  wire sync_active_to_G;
  wire sync_out_reg;
  wire [0:0]sync_out_reg_0;
  wire [22:0]\time_control_regs[0] ;
  wire [0:0]valid_d;
  wire \var_min_cols[9]_i_3_n_0 ;
  wire we;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \line_len_1[9]_i_2 
       (.I0(\time_control_regs[0] [4]),
        .I1(\time_control_regs[0] [2]),
        .I2(\time_control_regs[0] [0]),
        .I3(\time_control_regs[0] [1]),
        .I4(\time_control_regs[0] [3]),
        .I5(\time_control_regs[0] [5]),
        .O(\line_len_1[9]_i_2_n_0 ));
  design_1_v_cfa_0_0_var_min_cfa var_min_cfa_instance
       (.D(D),
        .E(E),
        .\GenerateDoutWriteFirstB.t_qb_reg[15] (\GenerateDoutWriteFirstB.t_qb_reg[15] ),
        .\GenerateDoutWriteFirstB.t_qb_reg[7] (\GenerateDoutWriteFirstB.t_qb_reg[7] ),
        .\GenerateDoutWriteFirstB.t_qb_reg[9] (\GenerateDoutWriteFirstB.t_qb_reg[9] ),
        .Q(Q),
        .SR(sclr),
        .SS(SS),
        .aclk(aclk),
        .active_outmux(active_outmux),
        .active_outmux_reg_0(active_outmux_reg),
        .active_video(active_video),
        .active_video_i_reg(active_video_i_reg),
        .active_video_prev(active_video_prev),
        .\addr_rd_reg[9] (ce_rb_pix_mat),
        .\addr_rd_reg[9]_0 (green_g_pix_mat),
        .\core_control_regs[0] (\core_control_regs[0] ),
        .core_en_i_reg(core_en_i_reg),
        .core_en_i_reg_0(core_en_i_reg_0),
        .core_en_i_reg_1(core_en_i_reg_1),
        .core_en_i_reg_2(core_en_i_reg_2),
        .core_en_i_reg_3(core_en_i_reg_3),
        .core_en_i_reg_4(core_en_i_reg_4),
        .eqOp_0(eqOp_0),
        .g_select_ce(g_select_ce),
        .intc_if(intc_if),
        .\line_len_1[9]_i_2 (\line_len_1[9]_i_2_n_0 ),
        .\muxed_br_b_reg[7] (\muxed_br_b_reg[7] ),
        .\needs_delay.shift_register_reg[17][0]__0 (\needs_delay.shift_register_reg[17][0]__0 ),
        .\needs_delay.shift_register_reg[27][1]__0 (\needs_delay.shift_register_reg[27][1]__0 ),
        .ram_reg_bram_0(ram_reg_bram_0),
        .\raw_reg[10] (SR),
        .rb_select_ce(rb_select_ce),
        .resetn_out(resetn_out),
        .row_g_int0(row_g_int0),
        .sync_out_reg(sync_out_reg),
        .sync_out_reg_0(sync_active_to_G),
        .sync_out_reg_1(sync_out_reg_0),
        .\time_control_regs[0] (\time_control_regs[0] ),
        .\valid_ablr_reg[1] (eqOp),
        .valid_d(valid_d),
        .\var_min_cols[9]_i_3 (\var_min_cols[9]_i_3_n_0 ),
        .we(we));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \var_min_cols[9]_i_3 
       (.I0(\time_control_regs[0] [5]),
        .I1(\time_control_regs[0] [3]),
        .I2(\time_control_regs[0] [1]),
        .I3(\time_control_regs[0] [2]),
        .I4(\time_control_regs[0] [4]),
        .I5(\time_control_regs[0] [6]),
        .O(\var_min_cols[9]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "cfa_top" *) 
module design_1_v_cfa_0_0_cfa_top
   (s_axis_video_tready,
    intc_if,
    O52,
    reg_update,
    m_axis_video_tvalid,
    aclk,
    resetn_out,
    \time_control_regs[0] ,
    aclken,
    \genr_control_regs[0] ,
    m_axis_video_tready,
    da,
    core_d_out,
    s_axis_video_tvalid,
    \core_control_regs[0] );
  output s_axis_video_tready;
  output [8:0]intc_if;
  output [25:0]O52;
  output reg_update;
  output m_axis_video_tvalid;
  input aclk;
  input resetn_out;
  input [25:0]\time_control_regs[0] ;
  input aclken;
  input [2:0]\genr_control_regs[0] ;
  input m_axis_video_tready;
  input [9:0]da;
  input core_d_out;
  input s_axis_video_tvalid;
  input [1:0]\core_control_regs[0] ;

  wire [25:0]O52;
  wire \UOSD_AXIS_SYNC_FIFO/wen ;
  wire aclk;
  wire aclken;
  wire active_delay_i;
  wire active_video;
  wire axi_control_n_15;
  wire axi_control_n_16;
  wire axi_control_n_17;
  wire axi_control_n_18;
  wire axi_control_n_19;
  wire axi_control_n_20;
  wire axi_control_n_24;
  wire axi_control_n_25;
  wire axi_control_n_26;
  wire axi_control_n_38;
  wire axi_in_fifo_n_2;
  wire axi_in_fifo_n_3;
  wire axi_in_fifo_n_4;
  wire axi_in_fifo_n_5;
  wire axi_out_fifo_n_0;
  wire axi_out_fifo_n_1;
  wire axi_out_fifo_n_2;
  wire col_cnt;
  wire [1:0]\core_control_regs[0] ;
  wire core_d_out;
  wire [9:0]da;
  wire fifo_wr_i;
  wire [2:0]\genr_control_regs[0] ;
  wire in_fifo_reset;
  wire [8:0]intc_if;
  wire [23:0]intcore_data_out;
  wire intcore_n_11;
  wire intcore_n_5;
  wire intcore_n_6;
  wire leqOp21_in;
  wire ltOp;
  wire m_axis_video_tready;
  wire m_axis_video_tvalid;
  wire master_en;
  wire out_fifo_eol;
  wire out_fifo_sof;
  wire reg_update;
  wire resetn_out;
  wire s_axis_video_tready;
  wire s_axis_video_tvalid;
  wire sclr;
  wire [25:0]\time_control_regs[0] ;
  wire \var_min_cfa_instance/active_outmux ;
  wire \var_min_cfa_instance/active_video_prev ;
  wire \var_min_cfa_instance/ce_g_pix_mat ;
  wire \var_min_cfa_instance/ce_rb_pix_mat ;
  wire \var_min_cfa_instance/en_RB_pix_mat ;
  wire \var_min_cfa_instance/get_G/G130 ;
  wire \var_min_cfa_instance/get_G/eqOp ;
  wire \var_min_cfa_instance/get_G/max_cols ;
  wire \var_min_cfa_instance/get_G/row ;
  wire [1:1]\var_min_cfa_instance/get_G/valid_d ;
  wire \var_min_cfa_instance/get_RB_at_BR/eqOp ;
  wire \var_min_cfa_instance/get_RB_at_BR/row ;
  wire \var_min_cfa_instance/get_RB_at_G/g_select_ce ;
  wire \var_min_cfa_instance/get_RB_at_G/get_RB/p_0_in ;
  wire \var_min_cfa_instance/get_RB_at_G/rb_orig_a_d2 ;
  wire \var_min_cfa_instance/get_RB_at_G/rb_select_ce ;
  wire \var_min_cfa_instance/green_g_pix_mat ;
  wire \var_min_cfa_instance/pix_matrix_orig/addr_rd ;
  wire [1:1]\var_min_cfa_instance/rb_g_corr ;
  wire \var_min_cfa_instance/row_g_int0 ;
  wire \var_min_cfa_instance/sync_active_to_G ;
  wire \var_min_cfa_instance/video_data_out_p ;
  wire [7:0]vid_data_in;
  wire vid_empty;
  wire vid_eol_in;
  wire vid_sof_in;

  design_1_v_cfa_0_0_axi4s_control axi_control
       (.CO(leqOp21_in),
        .D(\var_min_cfa_instance/rb_g_corr ),
        .E(axi_control_n_15),
        .\G13_reg[7] (\var_min_cfa_instance/get_G/G130 ),
        .\GenerateDoutWriteFirstB.t_qb_reg[8] (axi_in_fifo_n_5),
        .Q(\var_min_cfa_instance/get_RB_at_G/get_RB/p_0_in ),
        .SR(axi_control_n_20),
        .SS(axi_control_n_17),
        .aclk(aclk),
        .aclken(aclken),
        .aclken_0(axi_in_fifo_n_4),
        .active_delay_i(active_delay_i),
        .active_input_reg(axi_control_n_38),
        .active_input_reg_0(intcore_n_5),
        .active_outmux(\var_min_cfa_instance/active_outmux ),
        .active_video(active_video),
        .active_video_prev(\var_min_cfa_instance/active_video_prev ),
        .\addr_rd_reg[9] (\var_min_cfa_instance/pix_matrix_orig/addr_rd ),
        .ce_rb_pix_mat(\var_min_cfa_instance/ce_rb_pix_mat ),
        .col_cnt(col_cnt),
        .\col_cnt_reg[12]_0 (ltOp),
        .\col_cnt_reg[12]_1 (axi_control_n_25),
        .core_d_out(core_d_out),
        .da({out_fifo_sof,out_fifo_eol}),
        .\enable_reg[0] (axi_control_n_16),
        .eqOp(\var_min_cfa_instance/get_G/eqOp ),
        .eqOp_0(\var_min_cfa_instance/get_RB_at_BR/eqOp ),
        .fifo_rd_i_reg_0(axi_control_n_26),
        .fifo_wr_i(fifo_wr_i),
        .full_int_reg(axi_out_fifo_n_0),
        .g_select_ce(\var_min_cfa_instance/get_RB_at_G/g_select_ce ),
        .\genr_control_regs[0] ({\genr_control_regs[0] [2],\genr_control_regs[0] [0]}),
        .green_g_pix_mat(\var_min_cfa_instance/green_g_pix_mat ),
        .in_fifo_reset(in_fifo_reset),
        .in_fifo_reset_reg_0(axi_control_n_24),
        .intc_if(intc_if),
        .master_en(master_en),
        .\q_reg[0] (axi_control_n_18),
        .ram_reg_bram_0(\var_min_cfa_instance/ce_g_pix_mat ),
        .\rb_orig_a_d2_reg[7] (\var_min_cfa_instance/get_RB_at_G/rb_orig_a_d2 ),
        .rb_select_ce(\var_min_cfa_instance/get_RB_at_G/rb_select_ce ),
        .resetn_out(resetn_out),
        .row_g_int0(\var_min_cfa_instance/row_g_int0 ),
        .\row_reg[0] (intcore_n_11),
        .\row_reg[12] (\var_min_cfa_instance/get_G/row ),
        .\row_reg[12]_0 (\var_min_cfa_instance/get_RB_at_BR/row ),
        .sclr(sclr),
        .sync_active_reg(axi_control_n_19),
        .sync_active_reg_0(intcore_n_6),
        .sync_active_to_G(\var_min_cfa_instance/sync_active_to_G ),
        .t_qb({vid_sof_in,vid_eol_in}),
        .\time_control_regs[0] (\time_control_regs[0] ),
        .valid_d(\var_min_cfa_instance/get_G/valid_d ),
        .\var_min_cols_reg[9] (\var_min_cfa_instance/get_G/max_cols ),
        .vid_empty(vid_empty),
        .\video_data_out_p_reg[0] (\var_min_cfa_instance/video_data_out_p ),
        .we(\var_min_cfa_instance/en_RB_pix_mat ),
        .wen(\UOSD_AXIS_SYNC_FIFO/wen ),
        .\word_count_reg[2] (axi_in_fifo_n_2),
        .\write_ptr_int_reg[2] (axi_out_fifo_n_1),
        .\write_ptr_int_reg[2]_0 (axi_out_fifo_n_2));
  design_1_v_cfa_0_0_axis_input_buffer axi_in_fifo
       (.Q({vid_sof_in,vid_eol_in,vid_data_in}),
        .aclk(aclk),
        .aclken(aclken),
        .\col_cnt_reg[12] (axi_in_fifo_n_3),
        .da(da),
        .empty_match_reg(axi_in_fifo_n_2),
        .eol_late_i_reg(axi_in_fifo_n_5),
        .fifo_rd_i_reg(axi_control_n_24),
        .\genr_control_regs[0] (\genr_control_regs[0] [1:0]),
        .in_fifo_reset(in_fifo_reset),
        .master_en(master_en),
        .reg_update(reg_update),
        .resetn_out(resetn_out),
        .s_axis_video_tready(s_axis_video_tready),
        .s_axis_video_tvalid(s_axis_video_tvalid),
        .sclr(sclr),
        .vid_empty(vid_empty),
        .\word_count_reg[4] (axi_in_fifo_n_4));
  design_1_v_cfa_0_0_axis_output_buffer axi_out_fifo
       (.CO(leqOp21_in),
        .O52(O52),
        .aclk(aclk),
        .aclken(aclken),
        .aclken_0(axi_in_fifo_n_4),
        .active_delay_i(active_delay_i),
        .col_cnt(col_cnt),
        .\col_cnt_reg[7] (ltOp),
        .core_d_out(core_d_out),
        .da({out_fifo_sof,out_fifo_eol,intcore_data_out}),
        .empty_match_reg(axi_control_n_25),
        .empty_match_reg_0(axi_in_fifo_n_3),
        .fifo_rd_i_reg(axi_out_fifo_n_2),
        .fifo_wr_i(fifo_wr_i),
        .\genr_control_regs[0] (\genr_control_regs[0] [0]),
        .intc_if(intc_if[6]),
        .m_axis_video_tready(m_axis_video_tready),
        .m_axis_video_tvalid(m_axis_video_tvalid),
        .pixel_cnt_tc_reg(axi_out_fifo_n_1),
        .resetn_out(resetn_out),
        .\row_cnt_reg[12] (axi_control_n_26),
        .sclr(sclr),
        .wen(\UOSD_AXIS_SYNC_FIFO/wen ),
        .\write_ptr_int_reg[0] (axi_out_fifo_n_0));
  design_1_v_cfa_0_0_cfa_core intcore
       (.D(\var_min_cfa_instance/rb_g_corr ),
        .E(\var_min_cfa_instance/pix_matrix_orig/addr_rd ),
        .\GenerateDoutWriteFirstB.t_qb_reg[15] (intcore_data_out),
        .\GenerateDoutWriteFirstB.t_qb_reg[7] (vid_data_in),
        .\GenerateDoutWriteFirstB.t_qb_reg[9] (axi_control_n_19),
        .Q(\var_min_cfa_instance/get_RB_at_G/get_RB/p_0_in ),
        .SR(axi_control_n_20),
        .SS(axi_control_n_17),
        .aclk(aclk),
        .active_outmux(\var_min_cfa_instance/active_outmux ),
        .active_outmux_reg(\var_min_cfa_instance/video_data_out_p ),
        .active_video(active_video),
        .active_video_i_reg(axi_control_n_38),
        .active_video_prev(\var_min_cfa_instance/active_video_prev ),
        .ce_rb_pix_mat(\var_min_cfa_instance/ce_rb_pix_mat ),
        .\core_control_regs[0] (\core_control_regs[0] ),
        .core_en_i_reg(\var_min_cfa_instance/get_G/row ),
        .core_en_i_reg_0(axi_control_n_16),
        .core_en_i_reg_1(\var_min_cfa_instance/get_RB_at_BR/row ),
        .core_en_i_reg_2(axi_control_n_15),
        .core_en_i_reg_3(\var_min_cfa_instance/get_RB_at_G/rb_orig_a_d2 ),
        .core_en_i_reg_4(axi_control_n_18),
        .eqOp(\var_min_cfa_instance/get_G/eqOp ),
        .eqOp_0(\var_min_cfa_instance/get_RB_at_BR/eqOp ),
        .g_select_ce(\var_min_cfa_instance/get_RB_at_G/g_select_ce ),
        .green_g_pix_mat(\var_min_cfa_instance/green_g_pix_mat ),
        .intc_if(intc_if[0]),
        .\muxed_br_b_reg[7] (intcore_n_11),
        .\needs_delay.shift_register_reg[17][0]__0 (\var_min_cfa_instance/en_RB_pix_mat ),
        .\needs_delay.shift_register_reg[27][1]__0 (\var_min_cfa_instance/get_G/G130 ),
        .ram_reg_bram_0(intcore_n_5),
        .rb_select_ce(\var_min_cfa_instance/get_RB_at_G/rb_select_ce ),
        .resetn_out(resetn_out),
        .row_g_int0(\var_min_cfa_instance/row_g_int0 ),
        .sclr(sclr),
        .sync_active_to_G(\var_min_cfa_instance/sync_active_to_G ),
        .sync_out_reg(intcore_n_6),
        .sync_out_reg_0(\var_min_cfa_instance/get_G/max_cols ),
        .\time_control_regs[0] ({\time_control_regs[0] [25:13],\time_control_regs[0] [9:0]}),
        .valid_d(\var_min_cfa_instance/get_G/valid_d ),
        .we(\var_min_cfa_instance/ce_g_pix_mat ));
endmodule

(* ORIG_REF_NAME = "delay_sclr" *) 
module design_1_v_cfa_0_0_delay_sclr
   (D,
    Q,
    \i_b_reg[7] ,
    nhood,
    \needs_delay.shift_register_reg[1][7] ,
    SR,
    intc_if,
    \valid_ablr_reg[3] ,
    aclk);
  output [7:0]D;
  output [1:0]Q;
  output \i_b_reg[7] ;
  input [15:0]nhood;
  input [7:0]\needs_delay.shift_register_reg[1][7] ;
  input [0:0]SR;
  input [0:0]intc_if;
  input [3:0]\valid_ablr_reg[3] ;
  input aclk;

  wire [7:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire \i_b_reg[7] ;
  wire [0:0]intc_if;
  wire [7:0]\needs_delay.shift_register_reg[1][7] ;
  wire [3:0]\needs_delay.shift_register_reg[1]_7 ;
  wire [3:0]\needs_delay.shift_register_reg[2]_8 ;
  wire [15:0]nhood;
  wire [1:0]valid_ablr_d;
  wire [3:0]\valid_ablr_reg[3] ;

  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \i_a[0]_i_1 
       (.I0(valid_ablr_d[1]),
        .I1(nhood[0]),
        .I2(\needs_delay.shift_register_reg[1][7] [0]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(nhood[8]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \i_a[1]_i_1 
       (.I0(valid_ablr_d[1]),
        .I1(nhood[1]),
        .I2(\needs_delay.shift_register_reg[1][7] [1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(nhood[9]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \i_a[2]_i_1 
       (.I0(valid_ablr_d[1]),
        .I1(nhood[2]),
        .I2(\needs_delay.shift_register_reg[1][7] [2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(nhood[10]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \i_a[3]_i_1 
       (.I0(valid_ablr_d[1]),
        .I1(nhood[3]),
        .I2(\needs_delay.shift_register_reg[1][7] [3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(nhood[11]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \i_a[4]_i_1 
       (.I0(valid_ablr_d[1]),
        .I1(nhood[4]),
        .I2(\needs_delay.shift_register_reg[1][7] [4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(nhood[12]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \i_a[5]_i_1 
       (.I0(valid_ablr_d[1]),
        .I1(nhood[5]),
        .I2(\needs_delay.shift_register_reg[1][7] [5]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(nhood[13]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \i_a[6]_i_1 
       (.I0(valid_ablr_d[1]),
        .I1(nhood[6]),
        .I2(\needs_delay.shift_register_reg[1][7] [6]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(nhood[14]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \i_a[7]_i_1 
       (.I0(valid_ablr_d[1]),
        .I1(nhood[7]),
        .I2(\needs_delay.shift_register_reg[1][7] [7]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(nhood[15]),
        .O(D[7]));
  LUT2 #(
    .INIT(4'h7)) 
    \i_b[7]_i_2 
       (.I0(valid_ablr_d[0]),
        .I1(valid_ablr_d[1]),
        .O(\i_b_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\valid_ablr_reg[3] [0]),
        .Q(\needs_delay.shift_register_reg[1]_7 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\valid_ablr_reg[3] [1]),
        .Q(\needs_delay.shift_register_reg[1]_7 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\valid_ablr_reg[3] [2]),
        .Q(\needs_delay.shift_register_reg[1]_7 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\valid_ablr_reg[3] [3]),
        .Q(\needs_delay.shift_register_reg[1]_7 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1]_7 [0]),
        .Q(\needs_delay.shift_register_reg[2]_8 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1]_7 [1]),
        .Q(\needs_delay.shift_register_reg[2]_8 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1]_7 [2]),
        .Q(\needs_delay.shift_register_reg[2]_8 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1]_7 [3]),
        .Q(\needs_delay.shift_register_reg[2]_8 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2]_8 [0]),
        .Q(valid_ablr_d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2]_8 [1]),
        .Q(valid_ablr_d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2]_8 [2]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[2]_8 [3]),
        .Q(Q[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "delay_sclr" *) 
module design_1_v_cfa_0_0_delay_sclr__parameterized0
   (Q,
    SR,
    intc_if,
    plusOp,
    aclk);
  output [9:0]Q;
  input [0:0]SR;
  input [0:0]intc_if;
  input [9:0]plusOp;
  input aclk;

  wire [9:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire [0:0]intc_if;
  wire [9:0]plusOp;

  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[9]),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "delay_sclr" *) 
module design_1_v_cfa_0_0_delay_sclr__parameterized0_46
   (Q,
    SR,
    intc_if,
    plusOp,
    aclk);
  output [9:0]Q;
  input [0:0]SR;
  input [0:0]intc_if;
  input [9:0]plusOp;
  input aclk;

  wire [9:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire [0:0]intc_if;
  wire [9:0]plusOp;

  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[9]),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "delay_sclr" *) 
module design_1_v_cfa_0_0_delay_sclr__parameterized1
   (Q,
    SR,
    intc_if,
    plusOp,
    aclk);
  output [10:0]Q;
  input [0:0]SR;
  input [0:0]intc_if;
  input [10:0]plusOp;
  input aclk;

  wire [10:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire [0:0]intc_if;
  wire [10:0]plusOp;

  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][10] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[9]),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "delay_sclr" *) 
module design_1_v_cfa_0_0_delay_sclr__parameterized2
   (Q,
    SR,
    intc_if,
    D,
    aclk);
  output [17:0]Q;
  input [0:0]SR;
  input [0:0]intc_if;
  input [17:0]D;
  input aclk;

  wire [17:0]D;
  wire [17:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire [0:0]intc_if;

  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][10] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][11] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][12] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][13] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][14] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][15] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][16] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][17] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "delay_sclr" *) 
module design_1_v_cfa_0_0_delay_sclr__parameterized2_45
   (Q,
    SR,
    intc_if,
    D,
    aclk);
  output [17:0]Q;
  input [0:0]SR;
  input [0:0]intc_if;
  input [17:0]D;
  input aclk;

  wire [17:0]D;
  wire [17:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire [0:0]intc_if;

  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][10] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][11] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][12] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][13] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][14] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][15] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][16] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][17] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(intc_if),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "delay_sclr" *) 
module design_1_v_cfa_0_0_delay_sclr__parameterized3
   (D,
    Q,
    \g_d2_reg[7] ,
    \core_control_regs[0] ,
    \row_reg[0] ,
    \time_control_regs[0] ,
    aresetn,
    intc_if,
    \needs_delay.shift_register_reg[1][7]_0 ,
    aclk);
  output [7:0]D;
  output [7:0]Q;
  input [7:0]\g_d2_reg[7] ;
  input [1:0]\core_control_regs[0] ;
  input [0:0]\row_reg[0] ;
  input [0:0]\time_control_regs[0] ;
  input aresetn;
  input [0:0]intc_if;
  input [7:0]\needs_delay.shift_register_reg[1][7]_0 ;
  input aclk;

  wire [7:0]D;
  wire [7:0]Q;
  wire aclk;
  wire aresetn;
  wire [1:0]\core_control_regs[0] ;
  wire [7:0]\g_d2_reg[7] ;
  wire [0:0]intc_if;
  wire [7:0]\needs_delay.shift_register_reg[1][7]_0 ;
  wire \needs_delay.shift_register_reg_n_0_[1][0] ;
  wire \needs_delay.shift_register_reg_n_0_[1][1] ;
  wire \needs_delay.shift_register_reg_n_0_[1][2] ;
  wire \needs_delay.shift_register_reg_n_0_[1][3] ;
  wire \needs_delay.shift_register_reg_n_0_[1][4] ;
  wire \needs_delay.shift_register_reg_n_0_[1][5] ;
  wire \needs_delay.shift_register_reg_n_0_[1][6] ;
  wire \needs_delay.shift_register_reg_n_0_[1][7] ;
  wire [0:0]\row_reg[0] ;
  wire [0:0]\time_control_regs[0] ;

  LUT6 #(
    .INIT(64'hCCCCCCCCACCACAAC)) 
    \g_d3[0]_i_1 
       (.I0(Q[0]),
        .I1(\g_d2_reg[7] [0]),
        .I2(\core_control_regs[0] [0]),
        .I3(\core_control_regs[0] [1]),
        .I4(\row_reg[0] ),
        .I5(\time_control_regs[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hCCCCCCCCACCACAAC)) 
    \g_d3[1]_i_1 
       (.I0(Q[1]),
        .I1(\g_d2_reg[7] [1]),
        .I2(\core_control_regs[0] [0]),
        .I3(\core_control_regs[0] [1]),
        .I4(\row_reg[0] ),
        .I5(\time_control_regs[0] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hCCCCCCCCACCACAAC)) 
    \g_d3[2]_i_1 
       (.I0(Q[2]),
        .I1(\g_d2_reg[7] [2]),
        .I2(\core_control_regs[0] [0]),
        .I3(\core_control_regs[0] [1]),
        .I4(\row_reg[0] ),
        .I5(\time_control_regs[0] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hCCCCCCCCACCACAAC)) 
    \g_d3[3]_i_1 
       (.I0(Q[3]),
        .I1(\g_d2_reg[7] [3]),
        .I2(\core_control_regs[0] [0]),
        .I3(\core_control_regs[0] [1]),
        .I4(\row_reg[0] ),
        .I5(\time_control_regs[0] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hCCCCCCCCACCACAAC)) 
    \g_d3[4]_i_1 
       (.I0(Q[4]),
        .I1(\g_d2_reg[7] [4]),
        .I2(\core_control_regs[0] [0]),
        .I3(\core_control_regs[0] [1]),
        .I4(\row_reg[0] ),
        .I5(\time_control_regs[0] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hCCCCCCCCACCACAAC)) 
    \g_d3[5]_i_1 
       (.I0(Q[5]),
        .I1(\g_d2_reg[7] [5]),
        .I2(\core_control_regs[0] [0]),
        .I3(\core_control_regs[0] [1]),
        .I4(\row_reg[0] ),
        .I5(\time_control_regs[0] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hCCCCCCCCACCACAAC)) 
    \g_d3[6]_i_1 
       (.I0(Q[6]),
        .I1(\g_d2_reg[7] [6]),
        .I2(\core_control_regs[0] [0]),
        .I3(\core_control_regs[0] [1]),
        .I4(\row_reg[0] ),
        .I5(\time_control_regs[0] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hCCCCCCCCACCACAAC)) 
    \g_d3[7]_i_1 
       (.I0(Q[7]),
        .I1(\g_d2_reg[7] [7]),
        .I2(\core_control_regs[0] [0]),
        .I3(\core_control_regs[0] [1]),
        .I4(\row_reg[0] ),
        .I5(\time_control_regs[0] ),
        .O(D[7]));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_0 [0]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_0 [1]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_0 [2]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_0 [3]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_0 [4]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_0 [5]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_0 [6]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[1][7]_0 [7]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][0] ),
        .Q(Q[0]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][1] ),
        .Q(Q[1]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][2] ),
        .Q(Q[2]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][3] ),
        .Q(Q[3]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][4] ),
        .Q(Q[4]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][5] ),
        .Q(Q[5]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][6] ),
        .Q(Q[6]),
        .R(aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[2][7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_n_0_[1][7] ),
        .Q(Q[7]),
        .R(aresetn));
endmodule

(* ORIG_REF_NAME = "delay_sclr" *) 
module design_1_v_cfa_0_0_delay_sclr__parameterized4
   (D,
    \i_br_reg[7] ,
    \m_al_reg[7] ,
    \i_al_reg[7] ,
    \i_bl_reg[7] ,
    \i_ar_reg[7] ,
    \m_bl_reg[7] ,
    \m_ar_reg[7] ,
    aresetn,
    intc_if,
    aclk,
    valid,
    Q,
    \needs_delay.shift_register_reg[28][7]__0 ,
    \needs_delay.shift_register_reg[28][7] ,
    \needs_delay.shift_register_reg[26][7]__0 ,
    \needs_delay.shift_register_reg[28][6]__0 ,
    \needs_delay.shift_register_reg[28][6] ,
    \needs_delay.shift_register_reg[26][6]__0 ,
    \needs_delay.shift_register_reg[28][5]__0 ,
    \needs_delay.shift_register_reg[28][5] ,
    \needs_delay.shift_register_reg[26][5]__0 ,
    \needs_delay.shift_register_reg[28][4]__0 ,
    \needs_delay.shift_register_reg[28][4] ,
    \needs_delay.shift_register_reg[26][4]__0 ,
    \needs_delay.shift_register_reg[28][3]__0 ,
    \needs_delay.shift_register_reg[28][3] ,
    \needs_delay.shift_register_reg[26][3]__0 ,
    \needs_delay.shift_register_reg[28][2]__0 ,
    \needs_delay.shift_register_reg[28][2] ,
    \needs_delay.shift_register_reg[26][2]__0 ,
    \needs_delay.shift_register_reg[28][1]__0 ,
    \needs_delay.shift_register_reg[28][1] ,
    \needs_delay.shift_register_reg[26][1]__0 ,
    \needs_delay.shift_register_reg[28][0]__0 ,
    \needs_delay.shift_register_reg[28][0] ,
    \needs_delay.shift_register_reg[26][0]__0 ,
    RB_BR_g_bl,
    G_nhood,
    RB_BR_g_al,
    RB_BR_g_ar,
    \needs_delay.shift_register_reg[1][7] ,
    \time_control_regs[0] );
  output [7:0]D;
  output [7:0]\i_br_reg[7] ;
  output [7:0]\m_al_reg[7] ;
  output [7:0]\i_al_reg[7] ;
  output [7:0]\i_bl_reg[7] ;
  output [7:0]\i_ar_reg[7] ;
  output [7:0]\m_bl_reg[7] ;
  output [7:0]\m_ar_reg[7] ;
  input aresetn;
  input [0:0]intc_if;
  input aclk;
  input [3:0]valid;
  input [7:0]Q;
  input \needs_delay.shift_register_reg[28][7]__0 ;
  input \needs_delay.shift_register_reg[28][7] ;
  input \needs_delay.shift_register_reg[26][7]__0 ;
  input \needs_delay.shift_register_reg[28][6]__0 ;
  input \needs_delay.shift_register_reg[28][6] ;
  input \needs_delay.shift_register_reg[26][6]__0 ;
  input \needs_delay.shift_register_reg[28][5]__0 ;
  input \needs_delay.shift_register_reg[28][5] ;
  input \needs_delay.shift_register_reg[26][5]__0 ;
  input \needs_delay.shift_register_reg[28][4]__0 ;
  input \needs_delay.shift_register_reg[28][4] ;
  input \needs_delay.shift_register_reg[26][4]__0 ;
  input \needs_delay.shift_register_reg[28][3]__0 ;
  input \needs_delay.shift_register_reg[28][3] ;
  input \needs_delay.shift_register_reg[26][3]__0 ;
  input \needs_delay.shift_register_reg[28][2]__0 ;
  input \needs_delay.shift_register_reg[28][2] ;
  input \needs_delay.shift_register_reg[26][2]__0 ;
  input \needs_delay.shift_register_reg[28][1]__0 ;
  input \needs_delay.shift_register_reg[28][1] ;
  input \needs_delay.shift_register_reg[26][1]__0 ;
  input \needs_delay.shift_register_reg[28][0]__0 ;
  input \needs_delay.shift_register_reg[28][0] ;
  input \needs_delay.shift_register_reg[26][0]__0 ;
  input [7:0]RB_BR_g_bl;
  input [15:0]G_nhood;
  input [7:0]RB_BR_g_al;
  input [7:0]RB_BR_g_ar;
  input [7:0]\needs_delay.shift_register_reg[1][7] ;
  input [0:0]\time_control_regs[0] ;

  wire [7:0]D;
  wire [15:0]G_nhood;
  wire [7:0]Q;
  wire [7:0]RB_BR_g_al;
  wire [7:0]RB_BR_g_ar;
  wire [7:0]RB_BR_g_bl;
  wire aclk;
  wire aresetn;
  wire \i_al[7]_i_4_n_0 ;
  wire \i_al[7]_i_5_n_0 ;
  wire [7:0]\i_al_reg[7] ;
  wire \i_ar[0]_i_2_n_0 ;
  wire \i_ar[0]_i_3_n_0 ;
  wire \i_ar[1]_i_2_n_0 ;
  wire \i_ar[1]_i_3_n_0 ;
  wire \i_ar[2]_i_2_n_0 ;
  wire \i_ar[2]_i_3_n_0 ;
  wire \i_ar[3]_i_2_n_0 ;
  wire \i_ar[3]_i_3_n_0 ;
  wire \i_ar[4]_i_2_n_0 ;
  wire \i_ar[4]_i_3_n_0 ;
  wire \i_ar[5]_i_2_n_0 ;
  wire \i_ar[5]_i_3_n_0 ;
  wire \i_ar[6]_i_2_n_0 ;
  wire \i_ar[6]_i_3_n_0 ;
  wire \i_ar[7]_i_2_n_0 ;
  wire \i_ar[7]_i_3_n_0 ;
  wire [7:0]\i_ar_reg[7] ;
  wire \i_bl[0]_i_2_n_0 ;
  wire \i_bl[0]_i_3_n_0 ;
  wire \i_bl[1]_i_2_n_0 ;
  wire \i_bl[1]_i_3_n_0 ;
  wire \i_bl[2]_i_2_n_0 ;
  wire \i_bl[2]_i_3_n_0 ;
  wire \i_bl[3]_i_2_n_0 ;
  wire \i_bl[3]_i_3_n_0 ;
  wire \i_bl[4]_i_2_n_0 ;
  wire \i_bl[4]_i_3_n_0 ;
  wire \i_bl[5]_i_2_n_0 ;
  wire \i_bl[5]_i_3_n_0 ;
  wire \i_bl[6]_i_2_n_0 ;
  wire \i_bl[6]_i_3_n_0 ;
  wire \i_bl[7]_i_2_n_0 ;
  wire \i_bl[7]_i_3_n_0 ;
  wire [7:0]\i_bl_reg[7] ;
  wire [7:0]\i_br_reg[7] ;
  wire [0:0]intc_if;
  wire [7:0]\m_al_reg[7] ;
  wire \m_ar[0]_i_2_n_0 ;
  wire \m_ar[1]_i_2_n_0 ;
  wire \m_ar[2]_i_2_n_0 ;
  wire \m_ar[3]_i_2_n_0 ;
  wire \m_ar[4]_i_2_n_0 ;
  wire \m_ar[5]_i_2_n_0 ;
  wire \m_ar[6]_i_2_n_0 ;
  wire \m_ar[7]_i_2_n_0 ;
  wire [7:0]\m_ar_reg[7] ;
  wire \m_bl[0]_i_2_n_0 ;
  wire \m_bl[1]_i_2_n_0 ;
  wire \m_bl[2]_i_2_n_0 ;
  wire \m_bl[3]_i_2_n_0 ;
  wire \m_bl[4]_i_2_n_0 ;
  wire \m_bl[5]_i_2_n_0 ;
  wire \m_bl[6]_i_2_n_0 ;
  wire \m_bl[7]_i_2_n_0 ;
  wire [7:0]\m_bl_reg[7] ;
  wire \m_br[7]_i_2_n_0 ;
  wire \m_br[7]_i_3_n_0 ;
  wire [7:0]\needs_delay.shift_register_reg[1][7] ;
  wire \needs_delay.shift_register_reg[26][0]__0 ;
  wire \needs_delay.shift_register_reg[26][1]__0 ;
  wire \needs_delay.shift_register_reg[26][2]__0 ;
  wire \needs_delay.shift_register_reg[26][3]__0 ;
  wire \needs_delay.shift_register_reg[26][4]__0 ;
  wire \needs_delay.shift_register_reg[26][5]__0 ;
  wire \needs_delay.shift_register_reg[26][6]__0 ;
  wire \needs_delay.shift_register_reg[26][7]__0 ;
  wire \needs_delay.shift_register_reg[28][0] ;
  wire \needs_delay.shift_register_reg[28][0]__0 ;
  wire \needs_delay.shift_register_reg[28][1] ;
  wire \needs_delay.shift_register_reg[28][1]__0 ;
  wire \needs_delay.shift_register_reg[28][2] ;
  wire \needs_delay.shift_register_reg[28][2]__0 ;
  wire \needs_delay.shift_register_reg[28][3] ;
  wire \needs_delay.shift_register_reg[28][3]__0 ;
  wire \needs_delay.shift_register_reg[28][4] ;
  wire \needs_delay.shift_register_reg[28][4]__0 ;
  wire \needs_delay.shift_register_reg[28][5] ;
  wire \needs_delay.shift_register_reg[28][5]__0 ;
  wire \needs_delay.shift_register_reg[28][6] ;
  wire \needs_delay.shift_register_reg[28][6]__0 ;
  wire \needs_delay.shift_register_reg[28][7] ;
  wire \needs_delay.shift_register_reg[28][7]__0 ;
  wire \needs_delay.shift_register_reg[3][0]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_n_0 ;
  wire \needs_delay.shift_register_reg[3][1]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_n_0 ;
  wire \needs_delay.shift_register_reg[3][2]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_n_0 ;
  wire \needs_delay.shift_register_reg[3][3]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_n_0 ;
  wire \needs_delay.shift_register_reg[4][0]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2_n_0 ;
  wire \needs_delay.shift_register_reg[4][1]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2_n_0 ;
  wire \needs_delay.shift_register_reg[4][2]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2_n_0 ;
  wire \needs_delay.shift_register_reg[4][3]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2_n_0 ;
  wire \needs_delay.shift_register_reg_gate__0_n_0 ;
  wire \needs_delay.shift_register_reg_gate__1_n_0 ;
  wire \needs_delay.shift_register_reg_gate__2_n_0 ;
  wire \needs_delay.shift_register_reg_gate_n_0 ;
  wire \needs_delay.shift_register_reg_n_0_[5][0] ;
  wire \needs_delay.shift_register_reg_n_0_[5][1] ;
  wire \needs_delay.shift_register_reg_n_0_[5][2] ;
  wire \needs_delay.shift_register_reg_n_0_[5][3] ;
  wire \needs_delay.shift_register_reg_r_0_n_0 ;
  wire \needs_delay.shift_register_reg_r_1_n_0 ;
  wire \needs_delay.shift_register_reg_r_2_n_0 ;
  wire \needs_delay.shift_register_reg_r_n_0 ;
  wire [0:0]\time_control_regs[0] ;
  wire [3:0]valid;

  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \i_al[0]_i_1 
       (.I0(RB_BR_g_bl[0]),
        .I1(G_nhood[0]),
        .I2(RB_BR_g_al[0]),
        .I3(\i_al[7]_i_4_n_0 ),
        .I4(\i_al[7]_i_5_n_0 ),
        .I5(RB_BR_g_ar[0]),
        .O(\i_al_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \i_al[1]_i_1 
       (.I0(RB_BR_g_bl[1]),
        .I1(G_nhood[1]),
        .I2(RB_BR_g_al[1]),
        .I3(\i_al[7]_i_4_n_0 ),
        .I4(\i_al[7]_i_5_n_0 ),
        .I5(RB_BR_g_ar[1]),
        .O(\i_al_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \i_al[2]_i_1 
       (.I0(RB_BR_g_bl[2]),
        .I1(G_nhood[2]),
        .I2(RB_BR_g_al[2]),
        .I3(\i_al[7]_i_4_n_0 ),
        .I4(\i_al[7]_i_5_n_0 ),
        .I5(RB_BR_g_ar[2]),
        .O(\i_al_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \i_al[3]_i_1 
       (.I0(RB_BR_g_bl[3]),
        .I1(G_nhood[3]),
        .I2(RB_BR_g_al[3]),
        .I3(\i_al[7]_i_4_n_0 ),
        .I4(\i_al[7]_i_5_n_0 ),
        .I5(RB_BR_g_ar[3]),
        .O(\i_al_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \i_al[4]_i_1 
       (.I0(RB_BR_g_bl[4]),
        .I1(G_nhood[4]),
        .I2(RB_BR_g_al[4]),
        .I3(\i_al[7]_i_4_n_0 ),
        .I4(\i_al[7]_i_5_n_0 ),
        .I5(RB_BR_g_ar[4]),
        .O(\i_al_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \i_al[5]_i_1 
       (.I0(RB_BR_g_bl[5]),
        .I1(G_nhood[5]),
        .I2(RB_BR_g_al[5]),
        .I3(\i_al[7]_i_4_n_0 ),
        .I4(\i_al[7]_i_5_n_0 ),
        .I5(RB_BR_g_ar[5]),
        .O(\i_al_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \i_al[6]_i_1 
       (.I0(RB_BR_g_bl[6]),
        .I1(G_nhood[6]),
        .I2(RB_BR_g_al[6]),
        .I3(\i_al[7]_i_4_n_0 ),
        .I4(\i_al[7]_i_5_n_0 ),
        .I5(RB_BR_g_ar[6]),
        .O(\i_al_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \i_al[7]_i_1 
       (.I0(RB_BR_g_bl[7]),
        .I1(G_nhood[7]),
        .I2(RB_BR_g_al[7]),
        .I3(\i_al[7]_i_4_n_0 ),
        .I4(\i_al[7]_i_5_n_0 ),
        .I5(RB_BR_g_ar[7]),
        .O(\i_al_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \i_al[7]_i_4 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][3] ),
        .O(\i_al[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \i_al[7]_i_5 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][3] ),
        .I3(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .O(\i_al[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAEFEF55004040)) 
    \i_ar[0]_i_2 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(RB_BR_g_bl[0]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(G_nhood[0]),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(RB_BR_g_ar[0]),
        .O(\i_ar[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDC8CDCDC8C8)) 
    \i_ar[0]_i_3 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(RB_BR_g_ar[0]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[1][7] [0]),
        .I4(G_nhood[8]),
        .I5(\time_control_regs[0] ),
        .O(\i_ar[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAEFEF55004040)) 
    \i_ar[1]_i_2 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(RB_BR_g_bl[1]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(G_nhood[1]),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(RB_BR_g_ar[1]),
        .O(\i_ar[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDC8CDCDC8C8)) 
    \i_ar[1]_i_3 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(RB_BR_g_ar[1]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[1][7] [1]),
        .I4(G_nhood[9]),
        .I5(\time_control_regs[0] ),
        .O(\i_ar[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAEFEF55004040)) 
    \i_ar[2]_i_2 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(RB_BR_g_bl[2]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(G_nhood[2]),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(RB_BR_g_ar[2]),
        .O(\i_ar[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDC8CDCDC8C8)) 
    \i_ar[2]_i_3 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(RB_BR_g_ar[2]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[1][7] [2]),
        .I4(G_nhood[10]),
        .I5(\time_control_regs[0] ),
        .O(\i_ar[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAEFEF55004040)) 
    \i_ar[3]_i_2 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(RB_BR_g_bl[3]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(G_nhood[3]),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(RB_BR_g_ar[3]),
        .O(\i_ar[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDC8CDCDC8C8)) 
    \i_ar[3]_i_3 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(RB_BR_g_ar[3]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[1][7] [3]),
        .I4(G_nhood[11]),
        .I5(\time_control_regs[0] ),
        .O(\i_ar[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAEFEF55004040)) 
    \i_ar[4]_i_2 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(RB_BR_g_bl[4]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(G_nhood[4]),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(RB_BR_g_ar[4]),
        .O(\i_ar[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDC8CDCDC8C8)) 
    \i_ar[4]_i_3 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(RB_BR_g_ar[4]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[1][7] [4]),
        .I4(G_nhood[12]),
        .I5(\time_control_regs[0] ),
        .O(\i_ar[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAEFEF55004040)) 
    \i_ar[5]_i_2 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(RB_BR_g_bl[5]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(G_nhood[5]),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(RB_BR_g_ar[5]),
        .O(\i_ar[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDC8CDCDC8C8)) 
    \i_ar[5]_i_3 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(RB_BR_g_ar[5]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[1][7] [5]),
        .I4(G_nhood[13]),
        .I5(\time_control_regs[0] ),
        .O(\i_ar[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAEFEF55004040)) 
    \i_ar[6]_i_2 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(RB_BR_g_bl[6]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(G_nhood[6]),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(RB_BR_g_ar[6]),
        .O(\i_ar[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDC8CDCDC8C8)) 
    \i_ar[6]_i_3 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(RB_BR_g_ar[6]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[1][7] [6]),
        .I4(G_nhood[14]),
        .I5(\time_control_regs[0] ),
        .O(\i_ar[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAEFEF55004040)) 
    \i_ar[7]_i_2 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(RB_BR_g_bl[7]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(G_nhood[7]),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(RB_BR_g_ar[7]),
        .O(\i_ar[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDC8CDCDC8C8)) 
    \i_ar[7]_i_3 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(RB_BR_g_ar[7]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[1][7] [7]),
        .I4(G_nhood[15]),
        .I5(\time_control_regs[0] ),
        .O(\i_ar[7]_i_3_n_0 ));
  MUXF7 \i_ar_reg[0]_i_1 
       (.I0(\i_ar[0]_i_2_n_0 ),
        .I1(\i_ar[0]_i_3_n_0 ),
        .O(\i_ar_reg[7] [0]),
        .S(\needs_delay.shift_register_reg_n_0_[5][3] ));
  MUXF7 \i_ar_reg[1]_i_1 
       (.I0(\i_ar[1]_i_2_n_0 ),
        .I1(\i_ar[1]_i_3_n_0 ),
        .O(\i_ar_reg[7] [1]),
        .S(\needs_delay.shift_register_reg_n_0_[5][3] ));
  MUXF7 \i_ar_reg[2]_i_1 
       (.I0(\i_ar[2]_i_2_n_0 ),
        .I1(\i_ar[2]_i_3_n_0 ),
        .O(\i_ar_reg[7] [2]),
        .S(\needs_delay.shift_register_reg_n_0_[5][3] ));
  MUXF7 \i_ar_reg[3]_i_1 
       (.I0(\i_ar[3]_i_2_n_0 ),
        .I1(\i_ar[3]_i_3_n_0 ),
        .O(\i_ar_reg[7] [3]),
        .S(\needs_delay.shift_register_reg_n_0_[5][3] ));
  MUXF7 \i_ar_reg[4]_i_1 
       (.I0(\i_ar[4]_i_2_n_0 ),
        .I1(\i_ar[4]_i_3_n_0 ),
        .O(\i_ar_reg[7] [4]),
        .S(\needs_delay.shift_register_reg_n_0_[5][3] ));
  MUXF7 \i_ar_reg[5]_i_1 
       (.I0(\i_ar[5]_i_2_n_0 ),
        .I1(\i_ar[5]_i_3_n_0 ),
        .O(\i_ar_reg[7] [5]),
        .S(\needs_delay.shift_register_reg_n_0_[5][3] ));
  MUXF7 \i_ar_reg[6]_i_1 
       (.I0(\i_ar[6]_i_2_n_0 ),
        .I1(\i_ar[6]_i_3_n_0 ),
        .O(\i_ar_reg[7] [6]),
        .S(\needs_delay.shift_register_reg_n_0_[5][3] ));
  MUXF7 \i_ar_reg[7]_i_1 
       (.I0(\i_ar[7]_i_2_n_0 ),
        .I1(\i_ar[7]_i_3_n_0 ),
        .O(\i_ar_reg[7] [7]),
        .S(\needs_delay.shift_register_reg_n_0_[5][3] ));
  LUT6 #(
    .INIT(64'hFFF0FBFB0F000808)) 
    \i_bl[0]_i_2 
       (.I0(RB_BR_g_ar[0]),
        .I1(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(G_nhood[0]),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(RB_BR_g_bl[0]),
        .O(\i_bl[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDC8CDCDC8C8)) 
    \i_bl[0]_i_3 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I1(RB_BR_g_bl[0]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[1][7] [0]),
        .I4(G_nhood[8]),
        .I5(\time_control_regs[0] ),
        .O(\i_bl[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FBFB0F000808)) 
    \i_bl[1]_i_2 
       (.I0(RB_BR_g_ar[1]),
        .I1(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(G_nhood[1]),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(RB_BR_g_bl[1]),
        .O(\i_bl[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDC8CDCDC8C8)) 
    \i_bl[1]_i_3 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I1(RB_BR_g_bl[1]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[1][7] [1]),
        .I4(G_nhood[9]),
        .I5(\time_control_regs[0] ),
        .O(\i_bl[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FBFB0F000808)) 
    \i_bl[2]_i_2 
       (.I0(RB_BR_g_ar[2]),
        .I1(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(G_nhood[2]),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(RB_BR_g_bl[2]),
        .O(\i_bl[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDC8CDCDC8C8)) 
    \i_bl[2]_i_3 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I1(RB_BR_g_bl[2]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[1][7] [2]),
        .I4(G_nhood[10]),
        .I5(\time_control_regs[0] ),
        .O(\i_bl[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FBFB0F000808)) 
    \i_bl[3]_i_2 
       (.I0(RB_BR_g_ar[3]),
        .I1(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(G_nhood[3]),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(RB_BR_g_bl[3]),
        .O(\i_bl[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDC8CDCDC8C8)) 
    \i_bl[3]_i_3 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I1(RB_BR_g_bl[3]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[1][7] [3]),
        .I4(G_nhood[11]),
        .I5(\time_control_regs[0] ),
        .O(\i_bl[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FBFB0F000808)) 
    \i_bl[4]_i_2 
       (.I0(RB_BR_g_ar[4]),
        .I1(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(G_nhood[4]),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(RB_BR_g_bl[4]),
        .O(\i_bl[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDC8CDCDC8C8)) 
    \i_bl[4]_i_3 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I1(RB_BR_g_bl[4]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[1][7] [4]),
        .I4(G_nhood[12]),
        .I5(\time_control_regs[0] ),
        .O(\i_bl[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FBFB0F000808)) 
    \i_bl[5]_i_2 
       (.I0(RB_BR_g_ar[5]),
        .I1(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(G_nhood[5]),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(RB_BR_g_bl[5]),
        .O(\i_bl[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDC8CDCDC8C8)) 
    \i_bl[5]_i_3 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I1(RB_BR_g_bl[5]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[1][7] [5]),
        .I4(G_nhood[13]),
        .I5(\time_control_regs[0] ),
        .O(\i_bl[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FBFB0F000808)) 
    \i_bl[6]_i_2 
       (.I0(RB_BR_g_ar[6]),
        .I1(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(G_nhood[6]),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(RB_BR_g_bl[6]),
        .O(\i_bl[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDC8CDCDC8C8)) 
    \i_bl[6]_i_3 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I1(RB_BR_g_bl[6]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[1][7] [6]),
        .I4(G_nhood[14]),
        .I5(\time_control_regs[0] ),
        .O(\i_bl[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FBFB0F000808)) 
    \i_bl[7]_i_2 
       (.I0(RB_BR_g_ar[7]),
        .I1(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(G_nhood[7]),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(RB_BR_g_bl[7]),
        .O(\i_bl[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDC8CDCDC8C8)) 
    \i_bl[7]_i_3 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I1(RB_BR_g_bl[7]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[1][7] [7]),
        .I4(G_nhood[15]),
        .I5(\time_control_regs[0] ),
        .O(\i_bl[7]_i_3_n_0 ));
  MUXF7 \i_bl_reg[0]_i_1 
       (.I0(\i_bl[0]_i_2_n_0 ),
        .I1(\i_bl[0]_i_3_n_0 ),
        .O(\i_bl_reg[7] [0]),
        .S(\needs_delay.shift_register_reg_n_0_[5][3] ));
  MUXF7 \i_bl_reg[1]_i_1 
       (.I0(\i_bl[1]_i_2_n_0 ),
        .I1(\i_bl[1]_i_3_n_0 ),
        .O(\i_bl_reg[7] [1]),
        .S(\needs_delay.shift_register_reg_n_0_[5][3] ));
  MUXF7 \i_bl_reg[2]_i_1 
       (.I0(\i_bl[2]_i_2_n_0 ),
        .I1(\i_bl[2]_i_3_n_0 ),
        .O(\i_bl_reg[7] [2]),
        .S(\needs_delay.shift_register_reg_n_0_[5][3] ));
  MUXF7 \i_bl_reg[3]_i_1 
       (.I0(\i_bl[3]_i_2_n_0 ),
        .I1(\i_bl[3]_i_3_n_0 ),
        .O(\i_bl_reg[7] [3]),
        .S(\needs_delay.shift_register_reg_n_0_[5][3] ));
  MUXF7 \i_bl_reg[4]_i_1 
       (.I0(\i_bl[4]_i_2_n_0 ),
        .I1(\i_bl[4]_i_3_n_0 ),
        .O(\i_bl_reg[7] [4]),
        .S(\needs_delay.shift_register_reg_n_0_[5][3] ));
  MUXF7 \i_bl_reg[5]_i_1 
       (.I0(\i_bl[5]_i_2_n_0 ),
        .I1(\i_bl[5]_i_3_n_0 ),
        .O(\i_bl_reg[7] [5]),
        .S(\needs_delay.shift_register_reg_n_0_[5][3] ));
  MUXF7 \i_bl_reg[6]_i_1 
       (.I0(\i_bl[6]_i_2_n_0 ),
        .I1(\i_bl[6]_i_3_n_0 ),
        .O(\i_bl_reg[7] [6]),
        .S(\needs_delay.shift_register_reg_n_0_[5][3] ));
  MUXF7 \i_bl_reg[7]_i_1 
       (.I0(\i_bl[7]_i_2_n_0 ),
        .I1(\i_bl[7]_i_3_n_0 ),
        .O(\i_bl_reg[7] [7]),
        .S(\needs_delay.shift_register_reg_n_0_[5][3] ));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \i_br[0]_i_1 
       (.I0(RB_BR_g_bl[0]),
        .I1(G_nhood[0]),
        .I2(RB_BR_g_al[0]),
        .I3(\m_br[7]_i_2_n_0 ),
        .I4(\m_br[7]_i_3_n_0 ),
        .I5(RB_BR_g_ar[0]),
        .O(\i_br_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \i_br[1]_i_1 
       (.I0(RB_BR_g_bl[1]),
        .I1(G_nhood[1]),
        .I2(RB_BR_g_al[1]),
        .I3(\m_br[7]_i_2_n_0 ),
        .I4(\m_br[7]_i_3_n_0 ),
        .I5(RB_BR_g_ar[1]),
        .O(\i_br_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \i_br[2]_i_1 
       (.I0(RB_BR_g_bl[2]),
        .I1(G_nhood[2]),
        .I2(RB_BR_g_al[2]),
        .I3(\m_br[7]_i_2_n_0 ),
        .I4(\m_br[7]_i_3_n_0 ),
        .I5(RB_BR_g_ar[2]),
        .O(\i_br_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \i_br[3]_i_1 
       (.I0(RB_BR_g_bl[3]),
        .I1(G_nhood[3]),
        .I2(RB_BR_g_al[3]),
        .I3(\m_br[7]_i_2_n_0 ),
        .I4(\m_br[7]_i_3_n_0 ),
        .I5(RB_BR_g_ar[3]),
        .O(\i_br_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \i_br[4]_i_1 
       (.I0(RB_BR_g_bl[4]),
        .I1(G_nhood[4]),
        .I2(RB_BR_g_al[4]),
        .I3(\m_br[7]_i_2_n_0 ),
        .I4(\m_br[7]_i_3_n_0 ),
        .I5(RB_BR_g_ar[4]),
        .O(\i_br_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \i_br[5]_i_1 
       (.I0(RB_BR_g_bl[5]),
        .I1(G_nhood[5]),
        .I2(RB_BR_g_al[5]),
        .I3(\m_br[7]_i_2_n_0 ),
        .I4(\m_br[7]_i_3_n_0 ),
        .I5(RB_BR_g_ar[5]),
        .O(\i_br_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \i_br[6]_i_1 
       (.I0(RB_BR_g_bl[6]),
        .I1(G_nhood[6]),
        .I2(RB_BR_g_al[6]),
        .I3(\m_br[7]_i_2_n_0 ),
        .I4(\m_br[7]_i_3_n_0 ),
        .I5(RB_BR_g_ar[6]),
        .O(\i_br_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \i_br[7]_i_1 
       (.I0(RB_BR_g_bl[7]),
        .I1(G_nhood[7]),
        .I2(RB_BR_g_al[7]),
        .I3(\m_br[7]_i_2_n_0 ),
        .I4(\m_br[7]_i_3_n_0 ),
        .I5(RB_BR_g_ar[7]),
        .O(\i_br_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \m_al[0]_i_1 
       (.I0(Q[0]),
        .I1(\needs_delay.shift_register_reg[28][0]__0 ),
        .I2(\needs_delay.shift_register_reg[28][0] ),
        .I3(\i_al[7]_i_4_n_0 ),
        .I4(\i_al[7]_i_5_n_0 ),
        .I5(\needs_delay.shift_register_reg[26][0]__0 ),
        .O(\m_al_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \m_al[1]_i_1 
       (.I0(Q[1]),
        .I1(\needs_delay.shift_register_reg[28][1]__0 ),
        .I2(\needs_delay.shift_register_reg[28][1] ),
        .I3(\i_al[7]_i_4_n_0 ),
        .I4(\i_al[7]_i_5_n_0 ),
        .I5(\needs_delay.shift_register_reg[26][1]__0 ),
        .O(\m_al_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \m_al[2]_i_1 
       (.I0(Q[2]),
        .I1(\needs_delay.shift_register_reg[28][2]__0 ),
        .I2(\needs_delay.shift_register_reg[28][2] ),
        .I3(\i_al[7]_i_4_n_0 ),
        .I4(\i_al[7]_i_5_n_0 ),
        .I5(\needs_delay.shift_register_reg[26][2]__0 ),
        .O(\m_al_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \m_al[3]_i_1 
       (.I0(Q[3]),
        .I1(\needs_delay.shift_register_reg[28][3]__0 ),
        .I2(\needs_delay.shift_register_reg[28][3] ),
        .I3(\i_al[7]_i_4_n_0 ),
        .I4(\i_al[7]_i_5_n_0 ),
        .I5(\needs_delay.shift_register_reg[26][3]__0 ),
        .O(\m_al_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \m_al[4]_i_1 
       (.I0(Q[4]),
        .I1(\needs_delay.shift_register_reg[28][4]__0 ),
        .I2(\needs_delay.shift_register_reg[28][4] ),
        .I3(\i_al[7]_i_4_n_0 ),
        .I4(\i_al[7]_i_5_n_0 ),
        .I5(\needs_delay.shift_register_reg[26][4]__0 ),
        .O(\m_al_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \m_al[5]_i_1 
       (.I0(Q[5]),
        .I1(\needs_delay.shift_register_reg[28][5]__0 ),
        .I2(\needs_delay.shift_register_reg[28][5] ),
        .I3(\i_al[7]_i_4_n_0 ),
        .I4(\i_al[7]_i_5_n_0 ),
        .I5(\needs_delay.shift_register_reg[26][5]__0 ),
        .O(\m_al_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \m_al[6]_i_1 
       (.I0(Q[6]),
        .I1(\needs_delay.shift_register_reg[28][6]__0 ),
        .I2(\needs_delay.shift_register_reg[28][6] ),
        .I3(\i_al[7]_i_4_n_0 ),
        .I4(\i_al[7]_i_5_n_0 ),
        .I5(\needs_delay.shift_register_reg[26][6]__0 ),
        .O(\m_al_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \m_al[7]_i_1 
       (.I0(Q[7]),
        .I1(\needs_delay.shift_register_reg[28][7]__0 ),
        .I2(\needs_delay.shift_register_reg[28][7] ),
        .I3(\i_al[7]_i_4_n_0 ),
        .I4(\i_al[7]_i_5_n_0 ),
        .I5(\needs_delay.shift_register_reg[26][7]__0 ),
        .O(\m_al_reg[7] [7]));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \m_ar[0]_i_1 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(\needs_delay.shift_register_reg[26][0]__0 ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[28][0] ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][3] ),
        .I5(\m_ar[0]_i_2_n_0 ),
        .O(\m_ar_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFAAEFEF55004040)) 
    \m_ar[0]_i_2 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(Q[0]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(\needs_delay.shift_register_reg[28][0]__0 ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(\needs_delay.shift_register_reg[26][0]__0 ),
        .O(\m_ar[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \m_ar[1]_i_1 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(\needs_delay.shift_register_reg[26][1]__0 ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[28][1] ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][3] ),
        .I5(\m_ar[1]_i_2_n_0 ),
        .O(\m_ar_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFAAEFEF55004040)) 
    \m_ar[1]_i_2 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(Q[1]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(\needs_delay.shift_register_reg[28][1]__0 ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(\needs_delay.shift_register_reg[26][1]__0 ),
        .O(\m_ar[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \m_ar[2]_i_1 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(\needs_delay.shift_register_reg[26][2]__0 ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[28][2] ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][3] ),
        .I5(\m_ar[2]_i_2_n_0 ),
        .O(\m_ar_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFAAEFEF55004040)) 
    \m_ar[2]_i_2 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(Q[2]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(\needs_delay.shift_register_reg[28][2]__0 ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(\needs_delay.shift_register_reg[26][2]__0 ),
        .O(\m_ar[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \m_ar[3]_i_1 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(\needs_delay.shift_register_reg[26][3]__0 ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[28][3] ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][3] ),
        .I5(\m_ar[3]_i_2_n_0 ),
        .O(\m_ar_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFAAEFEF55004040)) 
    \m_ar[3]_i_2 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(Q[3]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(\needs_delay.shift_register_reg[28][3]__0 ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(\needs_delay.shift_register_reg[26][3]__0 ),
        .O(\m_ar[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \m_ar[4]_i_1 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(\needs_delay.shift_register_reg[26][4]__0 ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[28][4] ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][3] ),
        .I5(\m_ar[4]_i_2_n_0 ),
        .O(\m_ar_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFAAEFEF55004040)) 
    \m_ar[4]_i_2 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(Q[4]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(\needs_delay.shift_register_reg[28][4]__0 ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(\needs_delay.shift_register_reg[26][4]__0 ),
        .O(\m_ar[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \m_ar[5]_i_1 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(\needs_delay.shift_register_reg[26][5]__0 ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[28][5] ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][3] ),
        .I5(\m_ar[5]_i_2_n_0 ),
        .O(\m_ar_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFAAEFEF55004040)) 
    \m_ar[5]_i_2 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(Q[5]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(\needs_delay.shift_register_reg[28][5]__0 ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(\needs_delay.shift_register_reg[26][5]__0 ),
        .O(\m_ar[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \m_ar[6]_i_1 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(\needs_delay.shift_register_reg[26][6]__0 ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[28][6] ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][3] ),
        .I5(\m_ar[6]_i_2_n_0 ),
        .O(\m_ar_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFAAEFEF55004040)) 
    \m_ar[6]_i_2 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(Q[6]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(\needs_delay.shift_register_reg[28][6]__0 ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(\needs_delay.shift_register_reg[26][6]__0 ),
        .O(\m_ar[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \m_ar[7]_i_1 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(\needs_delay.shift_register_reg[26][7]__0 ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[28][7] ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][3] ),
        .I5(\m_ar[7]_i_2_n_0 ),
        .O(\m_ar_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFFAAEFEF55004040)) 
    \m_ar[7]_i_2 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(Q[7]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(\needs_delay.shift_register_reg[28][7]__0 ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(\needs_delay.shift_register_reg[26][7]__0 ),
        .O(\m_ar[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \m_bl[0]_i_1 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I1(Q[0]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[28][0] ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][3] ),
        .I5(\m_bl[0]_i_2_n_0 ),
        .O(\m_bl_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFF0FBFB0F000808)) 
    \m_bl[0]_i_2 
       (.I0(\needs_delay.shift_register_reg[26][0]__0 ),
        .I1(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(\needs_delay.shift_register_reg[28][0]__0 ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(Q[0]),
        .O(\m_bl[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \m_bl[1]_i_1 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I1(Q[1]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[28][1] ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][3] ),
        .I5(\m_bl[1]_i_2_n_0 ),
        .O(\m_bl_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFF0FBFB0F000808)) 
    \m_bl[1]_i_2 
       (.I0(\needs_delay.shift_register_reg[26][1]__0 ),
        .I1(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(\needs_delay.shift_register_reg[28][1]__0 ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(Q[1]),
        .O(\m_bl[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \m_bl[2]_i_1 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I1(Q[2]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[28][2] ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][3] ),
        .I5(\m_bl[2]_i_2_n_0 ),
        .O(\m_bl_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFF0FBFB0F000808)) 
    \m_bl[2]_i_2 
       (.I0(\needs_delay.shift_register_reg[26][2]__0 ),
        .I1(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(\needs_delay.shift_register_reg[28][2]__0 ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(Q[2]),
        .O(\m_bl[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \m_bl[3]_i_1 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I1(Q[3]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[28][3] ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][3] ),
        .I5(\m_bl[3]_i_2_n_0 ),
        .O(\m_bl_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFF0FBFB0F000808)) 
    \m_bl[3]_i_2 
       (.I0(\needs_delay.shift_register_reg[26][3]__0 ),
        .I1(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(\needs_delay.shift_register_reg[28][3]__0 ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(Q[3]),
        .O(\m_bl[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \m_bl[4]_i_1 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I1(Q[4]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[28][4] ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][3] ),
        .I5(\m_bl[4]_i_2_n_0 ),
        .O(\m_bl_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFF0FBFB0F000808)) 
    \m_bl[4]_i_2 
       (.I0(\needs_delay.shift_register_reg[26][4]__0 ),
        .I1(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(\needs_delay.shift_register_reg[28][4]__0 ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(Q[4]),
        .O(\m_bl[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \m_bl[5]_i_1 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I1(Q[5]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[28][5] ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][3] ),
        .I5(\m_bl[5]_i_2_n_0 ),
        .O(\m_bl_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFF0FBFB0F000808)) 
    \m_bl[5]_i_2 
       (.I0(\needs_delay.shift_register_reg[26][5]__0 ),
        .I1(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(\needs_delay.shift_register_reg[28][5]__0 ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(Q[5]),
        .O(\m_bl[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \m_bl[6]_i_1 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I1(Q[6]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[28][6] ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][3] ),
        .I5(\m_bl[6]_i_2_n_0 ),
        .O(\m_bl_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFF0FBFB0F000808)) 
    \m_bl[6]_i_2 
       (.I0(\needs_delay.shift_register_reg[26][6]__0 ),
        .I1(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(\needs_delay.shift_register_reg[28][6]__0 ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(Q[6]),
        .O(\m_bl[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \m_bl[7]_i_1 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I1(Q[7]),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I3(\needs_delay.shift_register_reg[28][7] ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][3] ),
        .I5(\m_bl[7]_i_2_n_0 ),
        .O(\m_bl_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFFF0FBFB0F000808)) 
    \m_bl[7]_i_2 
       (.I0(\needs_delay.shift_register_reg[26][7]__0 ),
        .I1(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I3(\needs_delay.shift_register_reg[28][7]__0 ),
        .I4(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I5(Q[7]),
        .O(\m_bl[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \m_br[0]_i_1 
       (.I0(Q[0]),
        .I1(\needs_delay.shift_register_reg[28][0]__0 ),
        .I2(\needs_delay.shift_register_reg[28][0] ),
        .I3(\m_br[7]_i_2_n_0 ),
        .I4(\m_br[7]_i_3_n_0 ),
        .I5(\needs_delay.shift_register_reg[26][0]__0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \m_br[1]_i_1 
       (.I0(Q[1]),
        .I1(\needs_delay.shift_register_reg[28][1]__0 ),
        .I2(\needs_delay.shift_register_reg[28][1] ),
        .I3(\m_br[7]_i_2_n_0 ),
        .I4(\m_br[7]_i_3_n_0 ),
        .I5(\needs_delay.shift_register_reg[26][1]__0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \m_br[2]_i_1 
       (.I0(Q[2]),
        .I1(\needs_delay.shift_register_reg[28][2]__0 ),
        .I2(\needs_delay.shift_register_reg[28][2] ),
        .I3(\m_br[7]_i_2_n_0 ),
        .I4(\m_br[7]_i_3_n_0 ),
        .I5(\needs_delay.shift_register_reg[26][2]__0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \m_br[3]_i_1 
       (.I0(Q[3]),
        .I1(\needs_delay.shift_register_reg[28][3]__0 ),
        .I2(\needs_delay.shift_register_reg[28][3] ),
        .I3(\m_br[7]_i_2_n_0 ),
        .I4(\m_br[7]_i_3_n_0 ),
        .I5(\needs_delay.shift_register_reg[26][3]__0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \m_br[4]_i_1 
       (.I0(Q[4]),
        .I1(\needs_delay.shift_register_reg[28][4]__0 ),
        .I2(\needs_delay.shift_register_reg[28][4] ),
        .I3(\m_br[7]_i_2_n_0 ),
        .I4(\m_br[7]_i_3_n_0 ),
        .I5(\needs_delay.shift_register_reg[26][4]__0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \m_br[5]_i_1 
       (.I0(Q[5]),
        .I1(\needs_delay.shift_register_reg[28][5]__0 ),
        .I2(\needs_delay.shift_register_reg[28][5] ),
        .I3(\m_br[7]_i_2_n_0 ),
        .I4(\m_br[7]_i_3_n_0 ),
        .I5(\needs_delay.shift_register_reg[26][5]__0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \m_br[6]_i_1 
       (.I0(Q[6]),
        .I1(\needs_delay.shift_register_reg[28][6]__0 ),
        .I2(\needs_delay.shift_register_reg[28][6] ),
        .I3(\m_br[7]_i_2_n_0 ),
        .I4(\m_br[7]_i_3_n_0 ),
        .I5(\needs_delay.shift_register_reg[26][6]__0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \m_br[7]_i_1 
       (.I0(Q[7]),
        .I1(\needs_delay.shift_register_reg[28][7]__0 ),
        .I2(\needs_delay.shift_register_reg[28][7] ),
        .I3(\m_br[7]_i_2_n_0 ),
        .I4(\m_br[7]_i_3_n_0 ),
        .I5(\needs_delay.shift_register_reg[26][7]__0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \m_br[7]_i_2 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .I1(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .O(\m_br[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hFFAB)) 
    \m_br[7]_i_3 
       (.I0(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .I1(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .I2(\needs_delay.shift_register_reg_n_0_[5][3] ),
        .I3(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .O(\m_br[7]_i_3_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_valid/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_valid/needs_delay.shift_register_reg[3][0]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][0]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(valid[0]),
        .Q(\needs_delay.shift_register_reg[3][0]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_valid/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_valid/needs_delay.shift_register_reg[3][1]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][1]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(valid[1]),
        .Q(\needs_delay.shift_register_reg[3][1]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_valid/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_valid/needs_delay.shift_register_reg[3][2]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][2]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(valid[2]),
        .Q(\needs_delay.shift_register_reg[3][2]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_n_0 ));
  (* srl_bus_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_valid/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_valid/needs_delay.shift_register_reg[3][3]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][3]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intc_if),
        .CLK(aclk),
        .D(valid[3]),
        .Q(\needs_delay.shift_register_reg[3][3]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_n_0 ));
  FDRE \needs_delay.shift_register_reg[4][0]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][0]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_n_0 ),
        .Q(\needs_delay.shift_register_reg[4][0]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE \needs_delay.shift_register_reg[4][1]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][1]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_n_0 ),
        .Q(\needs_delay.shift_register_reg[4][1]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE \needs_delay.shift_register_reg[4][2]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][2]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_n_0 ),
        .Q(\needs_delay.shift_register_reg[4][2]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE \needs_delay.shift_register_reg[4][3]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg[3][3]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_n_0 ),
        .Q(\needs_delay.shift_register_reg[4][3]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE \needs_delay.shift_register_reg[5][0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_gate__2_n_0 ),
        .Q(\needs_delay.shift_register_reg_n_0_[5][0] ),
        .R(aresetn));
  FDRE \needs_delay.shift_register_reg[5][1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_gate__1_n_0 ),
        .Q(\needs_delay.shift_register_reg_n_0_[5][1] ),
        .R(aresetn));
  FDRE \needs_delay.shift_register_reg[5][2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_gate__0_n_0 ),
        .Q(\needs_delay.shift_register_reg_n_0_[5][2] ),
        .R(aresetn));
  FDRE \needs_delay.shift_register_reg[5][3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_gate_n_0 ),
        .Q(\needs_delay.shift_register_reg_n_0_[5][3] ),
        .R(aresetn));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \needs_delay.shift_register_reg_gate 
       (.I0(\needs_delay.shift_register_reg[4][3]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2_n_0 ),
        .I1(\needs_delay.shift_register_reg_r_2_n_0 ),
        .O(\needs_delay.shift_register_reg_gate_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \needs_delay.shift_register_reg_gate__0 
       (.I0(\needs_delay.shift_register_reg[4][2]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2_n_0 ),
        .I1(\needs_delay.shift_register_reg_r_2_n_0 ),
        .O(\needs_delay.shift_register_reg_gate__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \needs_delay.shift_register_reg_gate__1 
       (.I0(\needs_delay.shift_register_reg[4][1]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2_n_0 ),
        .I1(\needs_delay.shift_register_reg_r_2_n_0 ),
        .O(\needs_delay.shift_register_reg_gate__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \needs_delay.shift_register_reg_gate__2 
       (.I0(\needs_delay.shift_register_reg[4][0]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2_n_0 ),
        .I1(\needs_delay.shift_register_reg_r_2_n_0 ),
        .O(\needs_delay.shift_register_reg_gate__2_n_0 ));
  FDRE \needs_delay.shift_register_reg_r 
       (.C(aclk),
        .CE(intc_if),
        .D(1'b1),
        .Q(\needs_delay.shift_register_reg_r_n_0 ),
        .R(aresetn));
  FDRE \needs_delay.shift_register_reg_r_0 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_r_n_0 ),
        .Q(\needs_delay.shift_register_reg_r_0_n_0 ),
        .R(aresetn));
  FDRE \needs_delay.shift_register_reg_r_1 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_r_0_n_0 ),
        .Q(\needs_delay.shift_register_reg_r_1_n_0 ),
        .R(aresetn));
  FDRE \needs_delay.shift_register_reg_r_2 
       (.C(aclk),
        .CE(intc_if),
        .D(\needs_delay.shift_register_reg_r_1_n_0 ),
        .Q(\needs_delay.shift_register_reg_r_2_n_0 ),
        .R(aresetn));
endmodule

(* ORIG_REF_NAME = "dp_ram" *) 
module design_1_v_cfa_0_0_dp_ram
   (D,
    \read_ptr_reg[0] ,
    E,
    \word_count_reg[4] ,
    eol_late_i_reg,
    sof_late_i_reg,
    reg_update,
    Q,
    empty_match_reg,
    fifo_rd_i_reg,
    depth_match_reg,
    resetn_out,
    aclken,
    \genr_control_regs[0] ,
    s_axis_tready_int_reg,
    s_axis_video_tvalid,
    in_fifo_reset,
    aclk,
    da,
    \write_ptr_reg[3] );
  output [3:0]D;
  output \read_ptr_reg[0] ;
  output [0:0]E;
  output \word_count_reg[4] ;
  output eol_late_i_reg;
  output [9:0]sof_late_i_reg;
  output reg_update;
  input [3:0]Q;
  input empty_match_reg;
  input fifo_rd_i_reg;
  input depth_match_reg;
  input resetn_out;
  input aclken;
  input [1:0]\genr_control_regs[0] ;
  input s_axis_tready_int_reg;
  input s_axis_video_tvalid;
  input in_fifo_reset;
  input aclk;
  input [9:0]da;
  input [3:0]\write_ptr_reg[3] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire aclken;
  wire [9:0]da;
  wire depth_match_reg;
  wire empty_match_reg;
  wire eol_late_i_reg;
  wire fifo_rd_i_reg;
  wire [1:0]\genr_control_regs[0] ;
  wire in_fifo_reset;
  wire [9:0]p_2_out;
  wire \read_ptr_reg[0] ;
  wire reg_update;
  wire resetn_out;
  wire s_axis_tready_int_reg;
  wire s_axis_video_tvalid;
  wire [9:0]sof_late_i_reg;
  wire \word_count_reg[4] ;
  wire [3:0]\write_ptr_reg[3] ;
  wire [1:0]\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_0_5_DOF_UNCONNECTED ;
  wire [1:0]\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_0_5_DOG_UNCONNECTED ;
  wire [1:0]\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_0_5_DOH_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5 
       (.ADDRA({1'b0,D}),
        .ADDRB({1'b0,D}),
        .ADDRC({1'b0,D}),
        .ADDRD({1'b0,D}),
        .ADDRE({1'b0,D}),
        .ADDRF({1'b0,D}),
        .ADDRG({1'b0,D}),
        .ADDRH({1'b0,\write_ptr_reg[3] }),
        .DIA(da[1:0]),
        .DIB(da[3:2]),
        .DIC(da[5:4]),
        .DID(da[7:6]),
        .DIE(da[9:8]),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(p_2_out[1:0]),
        .DOB(p_2_out[3:2]),
        .DOC(p_2_out[5:4]),
        .DOD(p_2_out[7:6]),
        .DOE(p_2_out[9:8]),
        .DOF(\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_0_5_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_0_5_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_0_5_DOH_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(E));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_1__0 
       (.I0(depth_match_reg),
        .I1(resetn_out),
        .I2(aclken),
        .I3(\genr_control_regs[0] [0]),
        .I4(s_axis_tready_int_reg),
        .I5(s_axis_video_tvalid),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_2__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\read_ptr_reg[0] ),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_3__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\read_ptr_reg[0] ),
        .I3(Q[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_4__0 
       (.I0(Q[1]),
        .I1(\read_ptr_reg[0] ),
        .I2(Q[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_5__0 
       (.I0(Q[0]),
        .I1(\read_ptr_reg[0] ),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_6 
       (.I0(empty_match_reg),
        .I1(fifo_rd_i_reg),
        .O(\read_ptr_reg[0] ));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[0]),
        .Q(sof_late_i_reg[0]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[1]),
        .Q(sof_late_i_reg[1]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[2]),
        .Q(sof_late_i_reg[2]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[3]),
        .Q(sof_late_i_reg[3]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[4]),
        .Q(sof_late_i_reg[4]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[5]),
        .Q(sof_late_i_reg[5]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[6]),
        .Q(sof_late_i_reg[6]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[7]),
        .Q(sof_late_i_reg[7]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[8]),
        .Q(sof_late_i_reg[8]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[9]),
        .Q(sof_late_i_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    eol_early_i_i_3
       (.I0(\genr_control_regs[0] [0]),
        .I1(aclken),
        .O(\word_count_reg[4] ));
  LUT2 #(
    .INIT(4'h8)) 
    eol_late_i_i_2
       (.I0(sof_late_i_reg[8]),
        .I1(in_fifo_reset),
        .O(eol_late_i_reg));
  LUT2 #(
    .INIT(4'h8)) 
    video_cntrl_i_1
       (.I0(sof_late_i_reg[9]),
        .I1(\genr_control_regs[0] [1]),
        .O(reg_update));
endmodule

(* ORIG_REF_NAME = "dp_ram" *) 
module design_1_v_cfa_0_0_dp_ram__parameterized0
   (\read_ptr_int_reg[3] ,
    ADDRA,
    O52,
    Q,
    aclken,
    \genr_control_regs[0] ,
    m_axis_video_tready,
    axi_fifo_empty,
    aclken_0,
    aclk,
    wen,
    da,
    \write_ptr_int_reg[3] );
  output \read_ptr_int_reg[3] ;
  output [3:0]ADDRA;
  output [25:0]O52;
  input [3:0]Q;
  input aclken;
  input [0:0]\genr_control_regs[0] ;
  input m_axis_video_tready;
  input axi_fifo_empty;
  input aclken_0;
  input aclk;
  input wen;
  input [25:0]da;
  input [3:0]\write_ptr_int_reg[3] ;

  wire [3:0]ADDRA;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_0 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_1 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_10 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_11 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_12 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_13 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_2 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_3 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_4 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_5 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_6 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_7 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_8 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_9 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_0 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_1 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_10 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_11 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_2 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_3 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_4 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_5 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_6 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_7 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_8 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_9 ;
  wire [25:0]O52;
  wire [3:0]Q;
  wire aclk;
  wire aclken;
  wire aclken_0;
  wire axi_fifo_empty;
  wire [25:0]da;
  wire [0:0]\genr_control_regs[0] ;
  wire m_axis_video_tready;
  wire \read_ptr_int_reg[3] ;
  wire wen;
  wire [3:0]\write_ptr_int_reg[3] ;
  wire [1:0]\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_0_5_DOH_UNCONNECTED ;
  wire [1:0]\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_6_11_DOG_UNCONNECTED ;
  wire [1:0]\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_6_11_DOH_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5 
       (.ADDRA({1'b0,ADDRA}),
        .ADDRB({1'b0,ADDRA}),
        .ADDRC({1'b0,ADDRA}),
        .ADDRD({1'b0,ADDRA}),
        .ADDRE({1'b0,ADDRA}),
        .ADDRF({1'b0,ADDRA}),
        .ADDRG({1'b0,ADDRA}),
        .ADDRH({1'b0,\write_ptr_int_reg[3] }),
        .DIA(da[1:0]),
        .DIB(da[3:2]),
        .DIC(da[5:4]),
        .DID(da[7:6]),
        .DIE(da[9:8]),
        .DIF(da[11:10]),
        .DIG(da[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA({\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_0 ,\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_1 }),
        .DOB({\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_2 ,\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_3 }),
        .DOC({\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_4 ,\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_5 }),
        .DOD({\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_6 ,\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_7 }),
        .DOE({\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_8 ,\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_9 }),
        .DOF({\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_10 ,\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_11 }),
        .DOG({\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_12 ,\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_13 }),
        .DOH(\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_0_5_DOH_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(wen));
  LUT3 #(
    .INIT(8'h6A)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_2 
       (.I0(Q[3]),
        .I1(\read_ptr_int_reg[3] ),
        .I2(Q[2]),
        .O(ADDRA[3]));
  LUT6 #(
    .INIT(64'hAAAAA6AAAAAAAAAA)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(axi_fifo_empty),
        .I3(m_axis_video_tready),
        .I4(aclken_0),
        .I5(Q[0]),
        .O(ADDRA[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAA6AAAAAAA)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(aclken),
        .I3(\genr_control_regs[0] ),
        .I4(m_axis_video_tready),
        .I5(axi_fifo_empty),
        .O(ADDRA[1]));
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_5 
       (.I0(Q[0]),
        .I1(axi_fifo_empty),
        .I2(m_axis_video_tready),
        .I3(\genr_control_regs[0] ),
        .I4(aclken),
        .O(ADDRA[0]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_6__0 
       (.I0(Q[0]),
        .I1(aclken),
        .I2(\genr_control_regs[0] ),
        .I3(m_axis_video_tready),
        .I4(axi_fifo_empty),
        .I5(Q[1]),
        .O(\read_ptr_int_reg[3] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_6_11 
       (.ADDRA({1'b0,ADDRA}),
        .ADDRB({1'b0,ADDRA}),
        .ADDRC({1'b0,ADDRA}),
        .ADDRD({1'b0,ADDRA}),
        .ADDRE({1'b0,ADDRA}),
        .ADDRF({1'b0,ADDRA}),
        .ADDRG({1'b0,ADDRA}),
        .ADDRH({1'b0,\write_ptr_int_reg[3] }),
        .DIA(da[15:14]),
        .DIB(da[17:16]),
        .DIC(da[19:18]),
        .DID(da[21:20]),
        .DIE(da[23:22]),
        .DIF(da[25:24]),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA({\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_0 ,\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_1 }),
        .DOB({\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_2 ,\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_3 }),
        .DOC({\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_4 ,\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_5 }),
        .DOD({\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_6 ,\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_7 }),
        .DOE({\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_8 ,\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_9 }),
        .DOF({\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_10 ,\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_11 }),
        .DOG(\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_6_11_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_6_11_DOH_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(wen));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_1 ),
        .Q(O52[0]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_11 ),
        .Q(O52[10]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_10 ),
        .Q(O52[11]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_13 ),
        .Q(O52[12]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_12 ),
        .Q(O52[13]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_1 ),
        .Q(O52[14]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_0 ),
        .Q(O52[15]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_3 ),
        .Q(O52[16]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[17] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_2 ),
        .Q(O52[17]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[18] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_5 ),
        .Q(O52[18]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[19] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_4 ),
        .Q(O52[19]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_0 ),
        .Q(O52[1]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[20] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_7 ),
        .Q(O52[20]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[21] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_6 ),
        .Q(O52[21]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[22] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_9 ),
        .Q(O52[22]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[23] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_8 ),
        .Q(O52[23]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_11 ),
        .Q(O52[24]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[25] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_10 ),
        .Q(O52[25]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_3 ),
        .Q(O52[2]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_2 ),
        .Q(O52[3]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_5 ),
        .Q(O52[4]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_4 ),
        .Q(O52[5]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_7 ),
        .Q(O52[6]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_6 ),
        .Q(O52[7]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_9 ),
        .Q(O52[8]),
        .R(1'b0));
  FDRE \GenerateDoutWriteFirstB.t_qb_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_8 ),
        .Q(O52[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dpram" *) 
module design_1_v_cfa_0_0_dpram
   (data_out_b,
    active_input_reg,
    intc_if,
    aclk,
    Q,
    addr_b,
    wr_data);
  output [39:0]data_out_b;
  input active_input_reg;
  input [0:0]intc_if;
  input aclk;
  input [9:0]Q;
  input [9:0]addr_b;
  input [7:0]wr_data;

  wire [9:0]Q;
  wire aclk;
  wire active_ce;
  wire active_input_reg;
  wire [9:0]addr_b;
  wire [39:0]data_out_b;
  (* RAM_STYLE = "block" *) (* RTL_KEEP = "true" *) wire [0:0]intc_if;
  wire [7:0]wr_data;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:4]NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30080" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addr_b,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({data_out_b[23:0],wr_data}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(data_out_b[27:24]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(data_out_b[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(data_out_b[35:32]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(active_ce),
        .ENBWREN(active_ce),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(active_ce),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({intc_if,intc_if,intc_if,intc_if}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_1
       (.I0(active_input_reg),
        .I1(intc_if),
        .O(active_ce));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30080" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "36" *) 
  (* bram_slice_end = "39" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_1
       (.ADDRARDADDR({Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addr_b,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,data_out_b[31:28]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:4],data_out_b[39:36]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(active_ce),
        .ENBWREN(active_ce),
        .REGCEAREGCE(1'b0),
        .REGCEB(active_ce),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({intc_if,intc_if}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "dpram" *) 
module design_1_v_cfa_0_0_dpram__parameterized0
   (data_out_b,
    we,
    aclk,
    en,
    Q,
    addr_b,
    wr_data);
  output [23:0]data_out_b;
  input we;
  input aclk;
  input en;
  input [9:0]Q;
  input [9:0]addr_b;
  input [7:0]wr_data;

  wire [9:0]Q;
  wire aclk;
  wire [9:0]addr_b;
  wire [23:0]data_out_b;
  wire en;
  wire ram_reg_bram_0_n_76;
  wire ram_reg_bram_0_n_77;
  wire ram_reg_bram_0_n_78;
  wire ram_reg_bram_0_n_79;
  wire ram_reg_bram_0_n_80;
  wire ram_reg_bram_0_n_81;
  wire ram_reg_bram_0_n_82;
  wire ram_reg_bram_0_n_83;
  wire ram_reg_bram_0_n_84;
  wire ram_reg_bram_0_n_85;
  wire ram_reg_bram_0_n_86;
  wire ram_reg_bram_0_n_87;
  wire ram_reg_bram_0_n_88;
  wire ram_reg_bram_0_n_89;
  wire ram_reg_bram_0_n_90;
  wire ram_reg_bram_0_n_91;
  wire ram_reg_bram_0_n_92;
  wire ram_reg_bram_0_n_93;
  wire ram_reg_bram_0_n_94;
  wire ram_reg_bram_0_n_95;
  wire ram_reg_bram_0_n_96;
  wire ram_reg_bram_0_n_97;
  wire ram_reg_bram_0_n_98;
  wire ram_reg_bram_0_n_99;
  (* RAM_STYLE = "block" *) (* RTL_KEEP = "true" *) wire we;
  wire [7:0]wr_data;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:24]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:24]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "18048" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addr_b,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,data_out_b[15:0],wr_data}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:24],ram_reg_bram_0_n_76,ram_reg_bram_0_n_77,ram_reg_bram_0_n_78,ram_reg_bram_0_n_79,ram_reg_bram_0_n_80,ram_reg_bram_0_n_81,ram_reg_bram_0_n_82,ram_reg_bram_0_n_83,ram_reg_bram_0_n_84,ram_reg_bram_0_n_85,ram_reg_bram_0_n_86,ram_reg_bram_0_n_87,ram_reg_bram_0_n_88,ram_reg_bram_0_n_89,ram_reg_bram_0_n_90,ram_reg_bram_0_n_91,ram_reg_bram_0_n_92,ram_reg_bram_0_n_93,ram_reg_bram_0_n_94,ram_reg_bram_0_n_95,ram_reg_bram_0_n_96,ram_reg_bram_0_n_97,ram_reg_bram_0_n_98,ram_reg_bram_0_n_99}),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:24],data_out_b}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(en),
        .ENBWREN(en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(en),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({we,we,we,we}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "dpram" *) 
module design_1_v_cfa_0_0_dpram__parameterized1
   (data_out_b,
    \needs_delay.shift_register_reg[17][0]__0 ,
    aclk,
    en,
    Q,
    addr_b,
    wr_data);
  output [15:0]data_out_b;
  input \needs_delay.shift_register_reg[17][0]__0 ;
  input aclk;
  input en;
  input [9:0]Q;
  input [9:0]addr_b;
  input [7:0]wr_data;

  wire [9:0]Q;
  wire aclk;
  wire [9:0]addr_b;
  wire [15:0]data_out_b;
  wire en;
  (* RAM_STYLE = "block" *) (* RTL_KEEP = "true" *) wire \needs_delay.shift_register_reg[17][0]__0 ;
  wire ram_reg_bram_0_n_32;
  wire ram_reg_bram_0_n_33;
  wire ram_reg_bram_0_n_34;
  wire ram_reg_bram_0_n_35;
  wire ram_reg_bram_0_n_36;
  wire ram_reg_bram_0_n_37;
  wire ram_reg_bram_0_n_38;
  wire ram_reg_bram_0_n_39;
  wire ram_reg_bram_0_n_40;
  wire ram_reg_bram_0_n_41;
  wire ram_reg_bram_0_n_42;
  wire ram_reg_bram_0_n_43;
  wire ram_reg_bram_0_n_44;
  wire ram_reg_bram_0_n_45;
  wire ram_reg_bram_0_n_46;
  wire ram_reg_bram_0_n_47;
  wire [7:0]wr_data;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "12032" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addr_b,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DINADIN({data_out_b[7:0],wr_data}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({ram_reg_bram_0_n_32,ram_reg_bram_0_n_33,ram_reg_bram_0_n_34,ram_reg_bram_0_n_35,ram_reg_bram_0_n_36,ram_reg_bram_0_n_37,ram_reg_bram_0_n_38,ram_reg_bram_0_n_39,ram_reg_bram_0_n_40,ram_reg_bram_0_n_41,ram_reg_bram_0_n_42,ram_reg_bram_0_n_43,ram_reg_bram_0_n_44,ram_reg_bram_0_n_45,ram_reg_bram_0_n_46,ram_reg_bram_0_n_47}),
        .DOUTBDOUT(data_out_b),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(en),
        .ENBWREN(en),
        .REGCEAREGCE(1'b0),
        .REGCEB(en),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({\needs_delay.shift_register_reg[17][0]__0 ,\needs_delay.shift_register_reg[17][0]__0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "interpolate_G" *) 
module design_1_v_cfa_0_0_interpolate_G
   (valid_d,
    \a1314_reg[0] ,
    \D0305_reg[7] ,
    \D0305_reg[7]_0 ,
    \D0305_reg[7]_1 ,
    \D0305_reg[7]_2 ,
    \D0305_reg[7]_3 ,
    \D0305_reg[7]_4 ,
    \D0305_reg[7]_5 ,
    \D0305_reg[7]_6 ,
    \valid_ablr_reg[1]_0 ,
    D,
    \max_cols_reg[9]_0 ,
    \i_a_reg[7] ,
    \i_b_reg[7] ,
    ram_reg_bram_0,
    intc_if,
    aclk,
    c,
    nhood,
    S,
    \needs_delay.shift_register_reg[1][39] ,
    \needs_delay.shift_register_reg[1][23] ,
    resetn_out,
    \time_control_regs[0] ,
    \var_min_cols[9]_i_3 ,
    \line_len_1[9]_i_2 ,
    Q,
    \needs_delay.shift_register_reg[1][23]_0 ,
    SR,
    \needs_delay.shift_register_reg[27][1]__0 ,
    sync_out_reg,
    \var_min_cols[1]_i_1 ,
    SS,
    sync_out_reg_0,
    core_en_i_reg,
    \needs_delay.shift_register_reg[1][23]_1 ,
    \needs_delay.shift_register_reg[1][23]_2 ,
    \needs_delay.shift_register_reg[1][39]_0 ,
    \needs_delay.shift_register_reg[1][39]_1 ,
    core_en_i_reg_0,
    \needs_delay.shift_register_reg[1][39]_2 ,
    \needs_delay.shift_register_reg[1][23]_3 ,
    \needs_delay.shift_register_reg[1][39]_3 ,
    \needs_delay.shift_register_reg[2][6] ,
    \needs_delay.shift_register_reg[1][7] ,
    \needs_delay.shift_register_reg[1][7]_0 ,
    \needs_delay.shift_register_reg[1][39]_4 ,
    \needs_delay.shift_register_reg[1][23]_4 );
  output [0:0]valid_d;
  output \a1314_reg[0] ;
  output \D0305_reg[7] ;
  output \D0305_reg[7]_0 ;
  output \D0305_reg[7]_1 ;
  output \D0305_reg[7]_2 ;
  output \D0305_reg[7]_3 ;
  output \D0305_reg[7]_4 ;
  output \D0305_reg[7]_5 ;
  output \D0305_reg[7]_6 ;
  output \valid_ablr_reg[1]_0 ;
  output [7:0]D;
  output [9:0]\max_cols_reg[9]_0 ;
  output [1:0]\i_a_reg[7] ;
  output \i_b_reg[7] ;
  output [7:0]ram_reg_bram_0;
  input [0:0]intc_if;
  input aclk;
  input [7:0]c;
  input [104:0]nhood;
  input [7:0]S;
  input [7:0]\needs_delay.shift_register_reg[1][39] ;
  input [7:0]\needs_delay.shift_register_reg[1][23] ;
  input resetn_out;
  input [22:0]\time_control_regs[0] ;
  input \var_min_cols[9]_i_3 ;
  input \line_len_1[9]_i_2 ;
  input [9:0]Q;
  input [7:0]\needs_delay.shift_register_reg[1][23]_0 ;
  input [0:0]SR;
  input [0:0]\needs_delay.shift_register_reg[27][1]__0 ;
  input [0:0]sync_out_reg;
  input [0:0]\var_min_cols[1]_i_1 ;
  input [0:0]SS;
  input sync_out_reg_0;
  input [0:0]core_en_i_reg;
  input [7:0]\needs_delay.shift_register_reg[1][23]_1 ;
  input [8:0]\needs_delay.shift_register_reg[1][23]_2 ;
  input [8:0]\needs_delay.shift_register_reg[1][39]_0 ;
  input [8:0]\needs_delay.shift_register_reg[1][39]_1 ;
  input [0:0]core_en_i_reg_0;
  input [8:0]\needs_delay.shift_register_reg[1][39]_2 ;
  input [8:0]\needs_delay.shift_register_reg[1][23]_3 ;
  input [8:0]\needs_delay.shift_register_reg[1][39]_3 ;
  input [6:0]\needs_delay.shift_register_reg[2][6] ;
  input [8:0]\needs_delay.shift_register_reg[1][7] ;
  input [8:0]\needs_delay.shift_register_reg[1][7]_0 ;
  input [8:0]\needs_delay.shift_register_reg[1][39]_4 ;
  input [8:0]\needs_delay.shift_register_reg[1][23]_4 ;

  wire [7:0]D;
  wire \D0305_reg[7] ;
  wire \D0305_reg[7]_0 ;
  wire \D0305_reg[7]_1 ;
  wire \D0305_reg[7]_2 ;
  wire \D0305_reg[7]_3 ;
  wire \D0305_reg[7]_4 ;
  wire \D0305_reg[7]_5 ;
  wire \D0305_reg[7]_6 ;
  wire \G13[0]_i_1_n_0 ;
  wire \G13[1]_i_1_n_0 ;
  wire \G13[2]_i_1_n_0 ;
  wire \G13[3]_i_1_n_0 ;
  wire \G13[4]_i_1_n_0 ;
  wire \G13[5]_i_1_n_0 ;
  wire \G13[6]_i_1_n_0 ;
  wire \G13[7]_i_2_n_0 ;
  wire [9:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \a1314_reg[0] ;
  wire aclk;
  wire [7:0]bilin_interpolated;
  wire [7:0]c;
  wire \col[0]_i_1_n_0 ;
  wire \col[9]_i_2_n_0 ;
  wire [9:0]col_reg__0;
  wire [0:0]core_en_i_reg;
  wire [0:0]core_en_i_reg_0;
  wire delay_match_ablr_n_0;
  wire delay_match_ablr_n_1;
  wire delay_match_ablr_n_2;
  wire delay_match_ablr_n_3;
  wire delay_match_ablr_n_4;
  wire delay_match_ablr_n_5;
  wire delay_match_ablr_n_6;
  wire delay_match_ablr_n_7;
  wire delay_match_bilin_n_0;
  wire delay_match_bilin_n_1;
  wire delay_match_bilin_n_2;
  wire delay_match_bilin_n_3;
  wire delay_match_bilin_n_4;
  wire delay_match_bilin_n_5;
  wire delay_match_bilin_n_6;
  wire delay_match_bilin_n_7;
  wire gtOp;
  wire gtOp0_in;
  wire [1:0]\i_a_reg[7] ;
  wire \i_b_reg[7] ;
  wire [0:0]intc_if;
  wire leqOp;
  wire leqOp1_in;
  wire leqOp2_in;
  wire leqOp3_in;
  wire \line_len_1[9]_i_2 ;
  wire [9:0]\max_cols_reg[9]_0 ;
  wire \max_cols_reg_n_0_[0] ;
  wire \max_cols_reg_n_0_[1] ;
  wire \max_cols_reg_n_0_[2] ;
  wire \max_cols_reg_n_0_[3] ;
  wire \max_cols_reg_n_0_[4] ;
  wire \max_cols_reg_n_0_[5] ;
  wire \max_cols_reg_n_0_[6] ;
  wire \max_cols_reg_n_0_[7] ;
  wire \max_cols_reg_n_0_[8] ;
  wire \max_cols_reg_n_0_[9] ;
  wire [7:0]\needs_delay.shift_register_reg[1][23] ;
  wire [7:0]\needs_delay.shift_register_reg[1][23]_0 ;
  wire [7:0]\needs_delay.shift_register_reg[1][23]_1 ;
  wire [8:0]\needs_delay.shift_register_reg[1][23]_2 ;
  wire [8:0]\needs_delay.shift_register_reg[1][23]_3 ;
  wire [8:0]\needs_delay.shift_register_reg[1][23]_4 ;
  wire [7:0]\needs_delay.shift_register_reg[1][39] ;
  wire [8:0]\needs_delay.shift_register_reg[1][39]_0 ;
  wire [8:0]\needs_delay.shift_register_reg[1][39]_1 ;
  wire [8:0]\needs_delay.shift_register_reg[1][39]_2 ;
  wire [8:0]\needs_delay.shift_register_reg[1][39]_3 ;
  wire [8:0]\needs_delay.shift_register_reg[1][39]_4 ;
  wire [8:0]\needs_delay.shift_register_reg[1][7] ;
  wire [8:0]\needs_delay.shift_register_reg[1][7]_0 ;
  wire [0:0]\needs_delay.shift_register_reg[27][1]__0 ;
  wire [0:0]\needs_delay.shift_register_reg[27]_1 ;
  wire [6:0]\needs_delay.shift_register_reg[2][6] ;
  wire [104:0]nhood;
  wire [0:0]p_0_in;
  wire [7:0]p_0_out;
  wire [1:0]p_4_out;
  wire [9:1]plusOp;
  wire [12:1]plusOp__0;
  wire [7:0]ram_reg_bram_0;
  wire resetn_out;
  wire \robust_chrominance.get_var_min_G_n_1 ;
  wire \robust_chrominance.get_var_min_G_n_2 ;
  wire \robust_chrominance.get_var_min_G_n_3 ;
  wire \robust_chrominance.get_var_min_G_n_4 ;
  wire \robust_chrominance.get_var_min_G_n_5 ;
  wire \robust_chrominance.get_var_min_G_n_6 ;
  wire \robust_chrominance.get_var_min_G_n_7 ;
  wire \robust_chrominance.get_var_min_G_n_8 ;
  wire \row[0]_i_1_n_0 ;
  wire \row_reg[12]_i_2_n_5 ;
  wire \row_reg[12]_i_2_n_6 ;
  wire \row_reg[12]_i_2_n_7 ;
  wire \row_reg[8]_i_1_n_0 ;
  wire \row_reg[8]_i_1_n_1 ;
  wire \row_reg[8]_i_1_n_2 ;
  wire \row_reg[8]_i_1_n_3 ;
  wire \row_reg[8]_i_1_n_5 ;
  wire \row_reg[8]_i_1_n_6 ;
  wire \row_reg[8]_i_1_n_7 ;
  wire [12:0]row_reg__0;
  wire [0:0]sync_out_reg;
  wire sync_out_reg_0;
  wire [22:0]\time_control_regs[0] ;
  wire \valid[0]_i_10_n_0 ;
  wire \valid[0]_i_11_n_0 ;
  wire \valid[0]_i_12_n_0 ;
  wire \valid[0]_i_13_n_0 ;
  wire \valid[0]_i_14_n_0 ;
  wire \valid[0]_i_15_n_0 ;
  wire \valid[0]_i_16_n_0 ;
  wire \valid[0]_i_17_n_0 ;
  wire \valid[0]_i_18_n_0 ;
  wire \valid[0]_i_19_n_0 ;
  wire \valid[0]_i_20_n_0 ;
  wire \valid[0]_i_21_n_0 ;
  wire \valid[0]_i_22_n_0 ;
  wire \valid[0]_i_23_n_0 ;
  wire \valid[0]_i_24_n_0 ;
  wire \valid[0]_i_25_n_0 ;
  wire \valid[0]_i_26_n_0 ;
  wire \valid[0]_i_27_n_0 ;
  wire \valid[0]_i_28_n_0 ;
  wire \valid[0]_i_29_n_0 ;
  wire \valid[0]_i_30_n_0 ;
  wire \valid[0]_i_31_n_0 ;
  wire \valid[0]_i_32_n_0 ;
  wire \valid[0]_i_6_n_0 ;
  wire \valid[0]_i_7_n_0 ;
  wire \valid[0]_i_8_n_0 ;
  wire \valid[0]_i_9_n_0 ;
  wire \valid[1]_i_10_n_0 ;
  wire \valid[1]_i_11_n_0 ;
  wire \valid[1]_i_12_n_0 ;
  wire \valid[1]_i_13_n_0 ;
  wire \valid[1]_i_14_n_0 ;
  wire \valid[1]_i_15_n_0 ;
  wire \valid[1]_i_16_n_0 ;
  wire \valid[1]_i_17_n_0 ;
  wire \valid[1]_i_18_n_0 ;
  wire \valid[1]_i_19_n_0 ;
  wire \valid[1]_i_20_n_0 ;
  wire \valid[1]_i_21_n_0 ;
  wire \valid[1]_i_22_n_0 ;
  wire \valid[1]_i_23_n_0 ;
  wire \valid[1]_i_24_n_0 ;
  wire \valid[1]_i_25_n_0 ;
  wire \valid[1]_i_26_n_0 ;
  wire \valid[1]_i_27_n_0 ;
  wire \valid[1]_i_28_n_0 ;
  wire \valid[1]_i_5_n_0 ;
  wire \valid[1]_i_6_n_0 ;
  wire \valid[1]_i_7_n_0 ;
  wire \valid[1]_i_8_n_0 ;
  wire \valid[1]_i_9_n_0 ;
  wire \valid_ablr[0]_i_10_n_0 ;
  wire \valid_ablr[0]_i_11_n_0 ;
  wire \valid_ablr[0]_i_12_n_0 ;
  wire \valid_ablr[0]_i_13_n_0 ;
  wire \valid_ablr[0]_i_14_n_0 ;
  wire \valid_ablr[0]_i_15_n_0 ;
  wire \valid_ablr[0]_i_16_n_0 ;
  wire \valid_ablr[0]_i_17_n_0 ;
  wire \valid_ablr[0]_i_2__1_n_0 ;
  wire \valid_ablr[0]_i_5_n_0 ;
  wire \valid_ablr[0]_i_6_n_0 ;
  wire \valid_ablr[0]_i_7_n_0 ;
  wire \valid_ablr[0]_i_8_n_0 ;
  wire \valid_ablr[0]_i_9_n_0 ;
  wire \valid_ablr[1]_i_1_n_0 ;
  wire \valid_ablr[2]_i_1_n_0 ;
  wire \valid_ablr[3]_i_1_n_0 ;
  wire \valid_ablr_reg[0]_i_4_n_5 ;
  wire \valid_ablr_reg[0]_i_4_n_6 ;
  wire \valid_ablr_reg[0]_i_4_n_7 ;
  wire \valid_ablr_reg[1]_0 ;
  wire \valid_ablr_reg_n_0_[0] ;
  wire \valid_ablr_reg_n_0_[1] ;
  wire \valid_ablr_reg_n_0_[2] ;
  wire \valid_ablr_reg_n_0_[3] ;
  wire [0:0]valid_d;
  wire \valid_reg[0]_i_3_n_2 ;
  wire \valid_reg[0]_i_3_n_3 ;
  wire \valid_reg[0]_i_3_n_5 ;
  wire \valid_reg[0]_i_3_n_6 ;
  wire \valid_reg[0]_i_3_n_7 ;
  wire \valid_reg[0]_i_5_n_5 ;
  wire \valid_reg[0]_i_5_n_6 ;
  wire \valid_reg[0]_i_5_n_7 ;
  wire \valid_reg[1]_i_3_n_2 ;
  wire \valid_reg[1]_i_3_n_3 ;
  wire \valid_reg[1]_i_3_n_5 ;
  wire \valid_reg[1]_i_3_n_6 ;
  wire \valid_reg[1]_i_3_n_7 ;
  wire \valid_reg[1]_i_4_n_5 ;
  wire \valid_reg[1]_i_4_n_6 ;
  wire \valid_reg[1]_i_4_n_7 ;
  wire \valid_reg_n_0_[0] ;
  wire \valid_reg_n_0_[1] ;
  wire [9:0]var_min_cols;
  wire [0:0]\var_min_cols[1]_i_1 ;
  wire \var_min_cols[9]_i_3 ;
  wire [12:0]var_min_rows;
  wire \var_min_rows[12]_i_2_n_0 ;
  wire \var_min_rows[12]_i_3_n_0 ;
  wire \var_min_rows[12]_i_4_n_0 ;
  wire \var_min_rows[12]_i_5_n_0 ;
  wire \var_min_rows[12]_i_6_n_0 ;
  wire \var_min_rows[7]_i_2_n_0 ;
  wire \var_min_rows[7]_i_3_n_0 ;
  wire \var_min_rows[7]_i_4_n_0 ;
  wire \var_min_rows[7]_i_5_n_0 ;
  wire \var_min_rows[7]_i_6_n_0 ;
  wire \var_min_rows[7]_i_7_n_0 ;
  wire \var_min_rows[7]_i_8_n_0 ;
  wire \var_min_rows_reg[12]_i_1_n_11 ;
  wire \var_min_rows_reg[12]_i_1_n_12 ;
  wire \var_min_rows_reg[12]_i_1_n_13 ;
  wire \var_min_rows_reg[12]_i_1_n_14 ;
  wire \var_min_rows_reg[12]_i_1_n_15 ;
  wire \var_min_rows_reg[12]_i_1_n_5 ;
  wire \var_min_rows_reg[12]_i_1_n_6 ;
  wire \var_min_rows_reg[12]_i_1_n_7 ;
  wire \var_min_rows_reg[7]_i_1_n_0 ;
  wire \var_min_rows_reg[7]_i_1_n_1 ;
  wire \var_min_rows_reg[7]_i_1_n_10 ;
  wire \var_min_rows_reg[7]_i_1_n_11 ;
  wire \var_min_rows_reg[7]_i_1_n_12 ;
  wire \var_min_rows_reg[7]_i_1_n_13 ;
  wire \var_min_rows_reg[7]_i_1_n_14 ;
  wire \var_min_rows_reg[7]_i_1_n_15 ;
  wire \var_min_rows_reg[7]_i_1_n_2 ;
  wire \var_min_rows_reg[7]_i_1_n_3 ;
  wire \var_min_rows_reg[7]_i_1_n_5 ;
  wire \var_min_rows_reg[7]_i_1_n_6 ;
  wire \var_min_rows_reg[7]_i_1_n_7 ;
  wire \var_min_rows_reg[7]_i_1_n_8 ;
  wire \var_min_rows_reg[7]_i_1_n_9 ;
  wire [7:3]\NLW_row_reg[12]_i_2_CO_UNCONNECTED ;
  wire [7:4]\NLW_row_reg[12]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_row_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_valid_ablr_reg[0]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_valid_ablr_reg[0]_i_4_O_UNCONNECTED ;
  wire [7:3]\NLW_valid_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_valid_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:3]\NLW_valid_reg[0]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_valid_reg[0]_i_5_O_UNCONNECTED ;
  wire [7:3]\NLW_valid_reg[1]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_valid_reg[1]_i_3_O_UNCONNECTED ;
  wire [7:3]\NLW_valid_reg[1]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_valid_reg[1]_i_4_O_UNCONNECTED ;
  wire [7:3]\NLW_var_min_rows_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_var_min_rows_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_var_min_rows_reg[7]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \G13[0]_i_1 
       (.I0(p_0_out[0]),
        .I1(delay_match_bilin_n_7),
        .I2(\needs_delay.shift_register_reg[27]_1 ),
        .O(\G13[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \G13[1]_i_1 
       (.I0(p_0_out[1]),
        .I1(delay_match_bilin_n_6),
        .I2(\needs_delay.shift_register_reg[27]_1 ),
        .O(\G13[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \G13[2]_i_1 
       (.I0(p_0_out[2]),
        .I1(delay_match_bilin_n_5),
        .I2(\needs_delay.shift_register_reg[27]_1 ),
        .O(\G13[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \G13[3]_i_1 
       (.I0(p_0_out[3]),
        .I1(delay_match_bilin_n_4),
        .I2(\needs_delay.shift_register_reg[27]_1 ),
        .O(\G13[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \G13[4]_i_1 
       (.I0(p_0_out[4]),
        .I1(delay_match_bilin_n_3),
        .I2(\needs_delay.shift_register_reg[27]_1 ),
        .O(\G13[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \G13[5]_i_1 
       (.I0(p_0_out[5]),
        .I1(delay_match_bilin_n_2),
        .I2(\needs_delay.shift_register_reg[27]_1 ),
        .O(\G13[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \G13[6]_i_1 
       (.I0(p_0_out[6]),
        .I1(delay_match_bilin_n_1),
        .I2(\needs_delay.shift_register_reg[27]_1 ),
        .O(\G13[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \G13[7]_i_2 
       (.I0(p_0_out[7]),
        .I1(delay_match_bilin_n_0),
        .I2(\needs_delay.shift_register_reg[27]_1 ),
        .O(\G13[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \G13_reg[0] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[27][1]__0 ),
        .D(\G13[0]_i_1_n_0 ),
        .Q(ram_reg_bram_0[0]),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \G13_reg[1] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[27][1]__0 ),
        .D(\G13[1]_i_1_n_0 ),
        .Q(ram_reg_bram_0[1]),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \G13_reg[2] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[27][1]__0 ),
        .D(\G13[2]_i_1_n_0 ),
        .Q(ram_reg_bram_0[2]),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \G13_reg[3] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[27][1]__0 ),
        .D(\G13[3]_i_1_n_0 ),
        .Q(ram_reg_bram_0[3]),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \G13_reg[4] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[27][1]__0 ),
        .D(\G13[4]_i_1_n_0 ),
        .Q(ram_reg_bram_0[4]),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \G13_reg[5] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[27][1]__0 ),
        .D(\G13[5]_i_1_n_0 ),
        .Q(ram_reg_bram_0[5]),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \G13_reg[6] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[27][1]__0 ),
        .D(\G13[6]_i_1_n_0 ),
        .Q(ram_reg_bram_0[6]),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \G13_reg[7] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[27][1]__0 ),
        .D(\G13[7]_i_2_n_0 ),
        .Q(ram_reg_bram_0[7]),
        .R(\a1314_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \col[0]_i_1 
       (.I0(col_reg__0[0]),
        .O(\col[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \col[1]_i_1 
       (.I0(col_reg__0[0]),
        .I1(col_reg__0[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col[2]_i_1 
       (.I0(col_reg__0[0]),
        .I1(col_reg__0[1]),
        .I2(col_reg__0[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \col[3]_i_1 
       (.I0(col_reg__0[1]),
        .I1(col_reg__0[0]),
        .I2(col_reg__0[2]),
        .I3(col_reg__0[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col[4]_i_1 
       (.I0(col_reg__0[2]),
        .I1(col_reg__0[0]),
        .I2(col_reg__0[1]),
        .I3(col_reg__0[3]),
        .I4(col_reg__0[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \col[5]_i_1 
       (.I0(col_reg__0[3]),
        .I1(col_reg__0[1]),
        .I2(col_reg__0[0]),
        .I3(col_reg__0[2]),
        .I4(col_reg__0[4]),
        .I5(col_reg__0[5]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col[6]_i_1 
       (.I0(\col[9]_i_2_n_0 ),
        .I1(col_reg__0[6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col[7]_i_1 
       (.I0(\col[9]_i_2_n_0 ),
        .I1(col_reg__0[6]),
        .I2(col_reg__0[7]),
        .O(plusOp[7]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \col[8]_i_1 
       (.I0(col_reg__0[6]),
        .I1(\col[9]_i_2_n_0 ),
        .I2(col_reg__0[7]),
        .I3(col_reg__0[8]),
        .O(plusOp[8]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col[9]_i_1 
       (.I0(col_reg__0[7]),
        .I1(\col[9]_i_2_n_0 ),
        .I2(col_reg__0[6]),
        .I3(col_reg__0[8]),
        .I4(col_reg__0[9]),
        .O(plusOp[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \col[9]_i_2 
       (.I0(col_reg__0[5]),
        .I1(col_reg__0[3]),
        .I2(col_reg__0[1]),
        .I3(col_reg__0[0]),
        .I4(col_reg__0[2]),
        .I5(col_reg__0[4]),
        .O(\col[9]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \col_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\col[0]_i_1_n_0 ),
        .Q(col_reg__0[0]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[1]),
        .Q(col_reg__0[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[2]),
        .Q(col_reg__0[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[3]),
        .Q(col_reg__0[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[4]),
        .Q(col_reg__0[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[5]),
        .Q(col_reg__0[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[6]),
        .Q(col_reg__0[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[7]),
        .Q(col_reg__0[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[8]),
        .Q(col_reg__0[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[9]),
        .Q(col_reg__0[9]),
        .R(SS));
  design_1_v_cfa_0_0_delay_sclr delay_match_ablr
       (.D({delay_match_ablr_n_0,delay_match_ablr_n_1,delay_match_ablr_n_2,delay_match_ablr_n_3,delay_match_ablr_n_4,delay_match_ablr_n_5,delay_match_ablr_n_6,delay_match_ablr_n_7}),
        .Q(\i_a_reg[7] ),
        .SR(\a1314_reg[0] ),
        .aclk(aclk),
        .\i_b_reg[7] (\i_b_reg[7] ),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[1][7] ({\robust_chrominance.get_var_min_G_n_1 ,\robust_chrominance.get_var_min_G_n_2 ,\robust_chrominance.get_var_min_G_n_3 ,\robust_chrominance.get_var_min_G_n_4 ,\robust_chrominance.get_var_min_G_n_5 ,\robust_chrominance.get_var_min_G_n_6 ,\robust_chrominance.get_var_min_G_n_7 ,\robust_chrominance.get_var_min_G_n_8 }),
        .nhood({nhood[63:56],nhood[31:24]}),
        .\valid_ablr_reg[3] ({\valid_ablr_reg_n_0_[3] ,\valid_ablr_reg_n_0_[2] ,\valid_ablr_reg_n_0_[1] ,\valid_ablr_reg_n_0_[0] }));
  design_1_v_cfa_0_0_DELAY__parameterized14 delay_match_bilin
       (.\G13_reg[0] (delay_match_bilin_n_7),
        .\G13_reg[1] (delay_match_bilin_n_6),
        .\G13_reg[2] (delay_match_bilin_n_5),
        .\G13_reg[3] (delay_match_bilin_n_4),
        .\G13_reg[4] (delay_match_bilin_n_3),
        .\G13_reg[5] (delay_match_bilin_n_2),
        .\G13_reg[6] (delay_match_bilin_n_1),
        .\G13_reg[7] (delay_match_bilin_n_0),
        .Q(bilin_interpolated),
        .aclk(aclk),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized3 delay_match_valid
       (.Q({\valid_reg_n_0_[1] ,\valid_reg_n_0_[0] }),
        .aclk(aclk),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[27]_1 (\needs_delay.shift_register_reg[27]_1 ),
        .valid_d(valid_d));
  design_1_v_cfa_0_0_bilinear_G get_bilin_G
       (.D({delay_match_ablr_n_0,delay_match_ablr_n_1,delay_match_ablr_n_2,delay_match_ablr_n_3,delay_match_ablr_n_4,delay_match_ablr_n_5,delay_match_ablr_n_6,delay_match_ablr_n_7}),
        .Q(bilin_interpolated),
        .SR(\a1314_reg[0] ),
        .aclk(aclk),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[1][23] (\needs_delay.shift_register_reg[1][23]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \line_len_1[0]_i_1 
       (.I0(\time_control_regs[0] [0]),
        .O(\max_cols_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \line_len_1[1]_i_1 
       (.I0(\time_control_regs[0] [0]),
        .I1(\time_control_regs[0] [1]),
        .O(\max_cols_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \line_len_1[2]_i_1 
       (.I0(\time_control_regs[0] [1]),
        .I1(\time_control_regs[0] [0]),
        .I2(\time_control_regs[0] [2]),
        .O(\max_cols_reg[9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \line_len_1[3]_i_1 
       (.I0(\time_control_regs[0] [2]),
        .I1(\time_control_regs[0] [0]),
        .I2(\time_control_regs[0] [1]),
        .I3(\time_control_regs[0] [3]),
        .O(\max_cols_reg[9]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \line_len_1[4]_i_1 
       (.I0(\time_control_regs[0] [3]),
        .I1(\time_control_regs[0] [1]),
        .I2(\time_control_regs[0] [0]),
        .I3(\time_control_regs[0] [2]),
        .I4(\time_control_regs[0] [4]),
        .O(\max_cols_reg[9]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \line_len_1[5]_i_1 
       (.I0(\time_control_regs[0] [4]),
        .I1(\time_control_regs[0] [2]),
        .I2(\time_control_regs[0] [0]),
        .I3(\time_control_regs[0] [1]),
        .I4(\time_control_regs[0] [3]),
        .I5(\time_control_regs[0] [5]),
        .O(\max_cols_reg[9]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \line_len_1[6]_i_1 
       (.I0(\line_len_1[9]_i_2 ),
        .I1(\time_control_regs[0] [6]),
        .O(\max_cols_reg[9]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \line_len_1[7]_i_1 
       (.I0(\time_control_regs[0] [6]),
        .I1(\line_len_1[9]_i_2 ),
        .I2(\time_control_regs[0] [7]),
        .O(\max_cols_reg[9]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \line_len_1[8]_i_1 
       (.I0(\time_control_regs[0] [7]),
        .I1(\line_len_1[9]_i_2 ),
        .I2(\time_control_regs[0] [6]),
        .I3(\time_control_regs[0] [8]),
        .O(\max_cols_reg[9]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \line_len_1[9]_i_1__0 
       (.I0(\time_control_regs[0] [8]),
        .I1(\time_control_regs[0] [6]),
        .I2(\line_len_1[9]_i_2 ),
        .I3(\time_control_regs[0] [7]),
        .I4(\time_control_regs[0] [9]),
        .O(\max_cols_reg[9]_0 [9]));
  FDRE #(
    .INIT(1'b0)) 
    \max_cols_reg[0] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(\max_cols_reg[9]_0 [0]),
        .Q(\max_cols_reg_n_0_[0] ),
        .R(\a1314_reg[0] ));
  FDSE #(
    .INIT(1'b1)) 
    \max_cols_reg[1] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(\max_cols_reg[9]_0 [1]),
        .Q(\max_cols_reg_n_0_[1] ),
        .S(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \max_cols_reg[2] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(\max_cols_reg[9]_0 [2]),
        .Q(\max_cols_reg_n_0_[2] ),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \max_cols_reg[3] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(\max_cols_reg[9]_0 [3]),
        .Q(\max_cols_reg_n_0_[3] ),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \max_cols_reg[4] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(\max_cols_reg[9]_0 [4]),
        .Q(\max_cols_reg_n_0_[4] ),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \max_cols_reg[5] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(\max_cols_reg[9]_0 [5]),
        .Q(\max_cols_reg_n_0_[5] ),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \max_cols_reg[6] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(\max_cols_reg[9]_0 [6]),
        .Q(\max_cols_reg_n_0_[6] ),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \max_cols_reg[7] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(\max_cols_reg[9]_0 [7]),
        .Q(\max_cols_reg_n_0_[7] ),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \max_cols_reg[8] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(\max_cols_reg[9]_0 [8]),
        .Q(\max_cols_reg_n_0_[8] ),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \max_cols_reg[9] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(\max_cols_reg[9]_0 [9]),
        .Q(\max_cols_reg_n_0_[9] ),
        .R(\a1314_reg[0] ));
  design_1_v_cfa_0_0_var_min_interpolate_G \robust_chrominance.get_var_min_G 
       (.D({\robust_chrominance.get_var_min_G_n_1 ,\robust_chrominance.get_var_min_G_n_2 ,\robust_chrominance.get_var_min_G_n_3 ,\robust_chrominance.get_var_min_G_n_4 ,\robust_chrominance.get_var_min_G_n_5 ,\robust_chrominance.get_var_min_G_n_6 ,\robust_chrominance.get_var_min_G_n_7 ,\robust_chrominance.get_var_min_G_n_8 }),
        .DI({\D0305_reg[7]_6 ,\D0305_reg[7]_5 ,\D0305_reg[7]_4 ,\D0305_reg[7]_3 ,\D0305_reg[7]_2 ,\D0305_reg[7]_1 ,\D0305_reg[7]_0 ,\D0305_reg[7] }),
        .Q(p_0_out),
        .S(S),
        .SR(\a1314_reg[0] ),
        .aclk(aclk),
        .c(c),
        .core_en_i_reg(core_en_i_reg_0),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[1][23] (\needs_delay.shift_register_reg[1][23] ),
        .\needs_delay.shift_register_reg[1][23]_0 (\needs_delay.shift_register_reg[1][23]_0 ),
        .\needs_delay.shift_register_reg[1][23]_1 (\needs_delay.shift_register_reg[1][23]_2 ),
        .\needs_delay.shift_register_reg[1][23]_2 (\needs_delay.shift_register_reg[1][23]_3 ),
        .\needs_delay.shift_register_reg[1][23]_3 (\needs_delay.shift_register_reg[1][23]_4 ),
        .\needs_delay.shift_register_reg[1][39] (\needs_delay.shift_register_reg[1][39] ),
        .\needs_delay.shift_register_reg[1][39]_0 (\needs_delay.shift_register_reg[1][39]_0 ),
        .\needs_delay.shift_register_reg[1][39]_1 (\needs_delay.shift_register_reg[1][39]_1 ),
        .\needs_delay.shift_register_reg[1][39]_2 (\needs_delay.shift_register_reg[1][39]_2 ),
        .\needs_delay.shift_register_reg[1][39]_3 (\needs_delay.shift_register_reg[1][39]_3 ),
        .\needs_delay.shift_register_reg[1][39]_4 (\needs_delay.shift_register_reg[1][39]_4 ),
        .\needs_delay.shift_register_reg[1][7] (\needs_delay.shift_register_reg[1][7] ),
        .\needs_delay.shift_register_reg[1][7]_0 (\needs_delay.shift_register_reg[1][7]_0 ),
        .\needs_delay.shift_register_reg[2][6] (\needs_delay.shift_register_reg[2][6] ),
        .nhood(nhood),
        .resetn_out(resetn_out));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \row[0]_i_1 
       (.I0(row_reg__0[0]),
        .O(\row[0]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \row_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\row[0]_i_1_n_0 ),
        .Q(row_reg__0[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[10] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(plusOp__0[10]),
        .Q(row_reg__0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[11] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(plusOp__0[11]),
        .Q(row_reg__0[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[12] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(plusOp__0[12]),
        .Q(row_reg__0[12]),
        .R(SR));
  CARRY8 \row_reg[12]_i_2 
       (.CI(\row_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_row_reg[12]_i_2_CO_UNCONNECTED [7:3],\row_reg[12]_i_2_n_5 ,\row_reg[12]_i_2_n_6 ,\row_reg[12]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_reg[12]_i_2_O_UNCONNECTED [7:4],plusOp__0[12:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,row_reg__0[12:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(plusOp__0[1]),
        .Q(row_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(plusOp__0[2]),
        .Q(row_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(plusOp__0[3]),
        .Q(row_reg__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(plusOp__0[4]),
        .Q(row_reg__0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(plusOp__0[5]),
        .Q(row_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(plusOp__0[6]),
        .Q(row_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(plusOp__0[7]),
        .Q(row_reg__0[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[8] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(plusOp__0[8]),
        .Q(row_reg__0[8]),
        .R(SR));
  CARRY8 \row_reg[8]_i_1 
       (.CI(row_reg__0[0]),
        .CI_TOP(1'b0),
        .CO({\row_reg[8]_i_1_n_0 ,\row_reg[8]_i_1_n_1 ,\row_reg[8]_i_1_n_2 ,\row_reg[8]_i_1_n_3 ,\NLW_row_reg[8]_i_1_CO_UNCONNECTED [3],\row_reg[8]_i_1_n_5 ,\row_reg[8]_i_1_n_6 ,\row_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp__0[8:1]),
        .S(row_reg__0[8:1]));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[9] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(plusOp__0[9]),
        .Q(row_reg__0[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'h8000)) 
    \valid[0]_i_1 
       (.I0(gtOp0_in),
        .I1(leqOp1_in),
        .I2(gtOp),
        .I3(leqOp),
        .O(p_4_out[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid[0]_i_10 
       (.I0(var_min_rows[6]),
        .I1(row_reg__0[6]),
        .I2(row_reg__0[7]),
        .I3(var_min_rows[7]),
        .O(\valid[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid[0]_i_11 
       (.I0(var_min_rows[4]),
        .I1(row_reg__0[4]),
        .I2(row_reg__0[5]),
        .I3(var_min_rows[5]),
        .O(\valid[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid[0]_i_12 
       (.I0(var_min_rows[2]),
        .I1(row_reg__0[2]),
        .I2(row_reg__0[3]),
        .I3(var_min_rows[3]),
        .O(\valid[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid[0]_i_13 
       (.I0(var_min_rows[0]),
        .I1(row_reg__0[0]),
        .I2(row_reg__0[1]),
        .I3(var_min_rows[1]),
        .O(\valid[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \valid[0]_i_14 
       (.I0(row_reg__0[12]),
        .I1(var_min_rows[12]),
        .O(\valid[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid[0]_i_15 
       (.I0(var_min_rows[10]),
        .I1(row_reg__0[10]),
        .I2(var_min_rows[11]),
        .I3(row_reg__0[11]),
        .O(\valid[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid[0]_i_16 
       (.I0(var_min_rows[8]),
        .I1(row_reg__0[8]),
        .I2(var_min_rows[9]),
        .I3(row_reg__0[9]),
        .O(\valid[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid[0]_i_17 
       (.I0(var_min_rows[6]),
        .I1(row_reg__0[6]),
        .I2(var_min_rows[7]),
        .I3(row_reg__0[7]),
        .O(\valid[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid[0]_i_18 
       (.I0(var_min_rows[4]),
        .I1(row_reg__0[4]),
        .I2(var_min_rows[5]),
        .I3(row_reg__0[5]),
        .O(\valid[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid[0]_i_19 
       (.I0(var_min_rows[2]),
        .I1(row_reg__0[2]),
        .I2(var_min_rows[3]),
        .I3(row_reg__0[3]),
        .O(\valid[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \valid[0]_i_2 
       (.I0(col_reg__0[9]),
        .I1(\valid[0]_i_6_n_0 ),
        .I2(col_reg__0[7]),
        .I3(col_reg__0[8]),
        .I4(col_reg__0[5]),
        .I5(col_reg__0[6]),
        .O(gtOp0_in));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid[0]_i_20 
       (.I0(var_min_rows[0]),
        .I1(row_reg__0[0]),
        .I2(var_min_rows[1]),
        .I3(row_reg__0[1]),
        .O(\valid[0]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \valid[0]_i_21 
       (.I0(row_reg__0[3]),
        .I1(row_reg__0[4]),
        .I2(row_reg__0[0]),
        .I3(row_reg__0[1]),
        .I4(row_reg__0[2]),
        .O(\valid[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \valid[0]_i_22 
       (.I0(row_reg__0[7]),
        .I1(row_reg__0[8]),
        .I2(row_reg__0[5]),
        .I3(row_reg__0[6]),
        .O(\valid[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid[0]_i_23 
       (.I0(var_min_cols[8]),
        .I1(col_reg__0[8]),
        .I2(col_reg__0[9]),
        .I3(var_min_cols[9]),
        .O(\valid[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid[0]_i_24 
       (.I0(var_min_cols[6]),
        .I1(col_reg__0[6]),
        .I2(col_reg__0[7]),
        .I3(var_min_cols[7]),
        .O(\valid[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid[0]_i_25 
       (.I0(var_min_cols[4]),
        .I1(col_reg__0[4]),
        .I2(col_reg__0[5]),
        .I3(var_min_cols[5]),
        .O(\valid[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid[0]_i_26 
       (.I0(var_min_cols[2]),
        .I1(col_reg__0[2]),
        .I2(col_reg__0[3]),
        .I3(var_min_cols[3]),
        .O(\valid[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid[0]_i_27 
       (.I0(var_min_cols[0]),
        .I1(col_reg__0[0]),
        .I2(col_reg__0[1]),
        .I3(var_min_cols[1]),
        .O(\valid[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid[0]_i_28 
       (.I0(var_min_cols[8]),
        .I1(col_reg__0[8]),
        .I2(var_min_cols[9]),
        .I3(col_reg__0[9]),
        .O(\valid[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid[0]_i_29 
       (.I0(var_min_cols[6]),
        .I1(col_reg__0[6]),
        .I2(var_min_cols[7]),
        .I3(col_reg__0[7]),
        .O(\valid[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid[0]_i_30 
       (.I0(var_min_cols[4]),
        .I1(col_reg__0[4]),
        .I2(var_min_cols[5]),
        .I3(col_reg__0[5]),
        .O(\valid[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid[0]_i_31 
       (.I0(var_min_cols[2]),
        .I1(col_reg__0[2]),
        .I2(var_min_cols[3]),
        .I3(col_reg__0[3]),
        .O(\valid[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid[0]_i_32 
       (.I0(var_min_cols[0]),
        .I1(col_reg__0[0]),
        .I2(var_min_cols[1]),
        .I3(col_reg__0[1]),
        .O(\valid[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \valid[0]_i_4 
       (.I0(row_reg__0[10]),
        .I1(row_reg__0[9]),
        .I2(row_reg__0[12]),
        .I3(row_reg__0[11]),
        .I4(\valid[0]_i_21_n_0 ),
        .I5(\valid[0]_i_22_n_0 ),
        .O(gtOp));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \valid[0]_i_6 
       (.I0(col_reg__0[3]),
        .I1(col_reg__0[4]),
        .I2(col_reg__0[0]),
        .I3(col_reg__0[1]),
        .I4(col_reg__0[2]),
        .O(\valid[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \valid[0]_i_7 
       (.I0(var_min_rows[12]),
        .I1(row_reg__0[12]),
        .O(\valid[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid[0]_i_8 
       (.I0(var_min_rows[10]),
        .I1(row_reg__0[10]),
        .I2(row_reg__0[11]),
        .I3(var_min_rows[11]),
        .O(\valid[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid[0]_i_9 
       (.I0(var_min_rows[8]),
        .I1(row_reg__0[8]),
        .I2(row_reg__0[9]),
        .I3(var_min_rows[9]),
        .O(\valid[0]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid[1]_i_10 
       (.I0(\time_control_regs[0] [12]),
        .I1(row_reg__0[2]),
        .I2(row_reg__0[3]),
        .I3(\time_control_regs[0] [13]),
        .O(\valid[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid[1]_i_11 
       (.I0(\time_control_regs[0] [10]),
        .I1(row_reg__0[0]),
        .I2(row_reg__0[1]),
        .I3(\time_control_regs[0] [11]),
        .O(\valid[1]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \valid[1]_i_12 
       (.I0(row_reg__0[12]),
        .I1(\time_control_regs[0] [22]),
        .O(\valid[1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid[1]_i_13 
       (.I0(\time_control_regs[0] [20]),
        .I1(row_reg__0[10]),
        .I2(\time_control_regs[0] [21]),
        .I3(row_reg__0[11]),
        .O(\valid[1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid[1]_i_14 
       (.I0(\time_control_regs[0] [18]),
        .I1(row_reg__0[8]),
        .I2(\time_control_regs[0] [19]),
        .I3(row_reg__0[9]),
        .O(\valid[1]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid[1]_i_15 
       (.I0(\time_control_regs[0] [16]),
        .I1(row_reg__0[6]),
        .I2(\time_control_regs[0] [17]),
        .I3(row_reg__0[7]),
        .O(\valid[1]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid[1]_i_16 
       (.I0(\time_control_regs[0] [14]),
        .I1(row_reg__0[4]),
        .I2(\time_control_regs[0] [15]),
        .I3(row_reg__0[5]),
        .O(\valid[1]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid[1]_i_17 
       (.I0(\time_control_regs[0] [12]),
        .I1(row_reg__0[2]),
        .I2(\time_control_regs[0] [13]),
        .I3(row_reg__0[3]),
        .O(\valid[1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid[1]_i_18 
       (.I0(\time_control_regs[0] [10]),
        .I1(row_reg__0[0]),
        .I2(\time_control_regs[0] [11]),
        .I3(row_reg__0[1]),
        .O(\valid[1]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid[1]_i_19 
       (.I0(\time_control_regs[0] [8]),
        .I1(col_reg__0[8]),
        .I2(col_reg__0[9]),
        .I3(\time_control_regs[0] [9]),
        .O(\valid[1]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \valid[1]_i_2 
       (.I0(leqOp3_in),
        .I1(leqOp2_in),
        .O(p_4_out[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid[1]_i_20 
       (.I0(\time_control_regs[0] [6]),
        .I1(col_reg__0[6]),
        .I2(col_reg__0[7]),
        .I3(\time_control_regs[0] [7]),
        .O(\valid[1]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid[1]_i_21 
       (.I0(\time_control_regs[0] [4]),
        .I1(col_reg__0[4]),
        .I2(col_reg__0[5]),
        .I3(\time_control_regs[0] [5]),
        .O(\valid[1]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid[1]_i_22 
       (.I0(\time_control_regs[0] [2]),
        .I1(col_reg__0[2]),
        .I2(col_reg__0[3]),
        .I3(\time_control_regs[0] [3]),
        .O(\valid[1]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid[1]_i_23 
       (.I0(\time_control_regs[0] [0]),
        .I1(col_reg__0[0]),
        .I2(col_reg__0[1]),
        .I3(\time_control_regs[0] [1]),
        .O(\valid[1]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid[1]_i_24 
       (.I0(\time_control_regs[0] [8]),
        .I1(col_reg__0[8]),
        .I2(\time_control_regs[0] [9]),
        .I3(col_reg__0[9]),
        .O(\valid[1]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid[1]_i_25 
       (.I0(\time_control_regs[0] [6]),
        .I1(col_reg__0[6]),
        .I2(\time_control_regs[0] [7]),
        .I3(col_reg__0[7]),
        .O(\valid[1]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid[1]_i_26 
       (.I0(\time_control_regs[0] [4]),
        .I1(col_reg__0[4]),
        .I2(\time_control_regs[0] [5]),
        .I3(col_reg__0[5]),
        .O(\valid[1]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid[1]_i_27 
       (.I0(\time_control_regs[0] [2]),
        .I1(col_reg__0[2]),
        .I2(\time_control_regs[0] [3]),
        .I3(col_reg__0[3]),
        .O(\valid[1]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid[1]_i_28 
       (.I0(\time_control_regs[0] [0]),
        .I1(col_reg__0[0]),
        .I2(\time_control_regs[0] [1]),
        .I3(col_reg__0[1]),
        .O(\valid[1]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \valid[1]_i_5 
       (.I0(\time_control_regs[0] [22]),
        .I1(row_reg__0[12]),
        .O(\valid[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid[1]_i_6 
       (.I0(\time_control_regs[0] [20]),
        .I1(row_reg__0[10]),
        .I2(row_reg__0[11]),
        .I3(\time_control_regs[0] [21]),
        .O(\valid[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid[1]_i_7 
       (.I0(\time_control_regs[0] [18]),
        .I1(row_reg__0[8]),
        .I2(row_reg__0[9]),
        .I3(\time_control_regs[0] [19]),
        .O(\valid[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid[1]_i_8 
       (.I0(\time_control_regs[0] [16]),
        .I1(row_reg__0[6]),
        .I2(row_reg__0[7]),
        .I3(\time_control_regs[0] [17]),
        .O(\valid[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid[1]_i_9 
       (.I0(\time_control_regs[0] [14]),
        .I1(row_reg__0[4]),
        .I2(row_reg__0[5]),
        .I3(\time_control_regs[0] [15]),
        .O(\valid[1]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid_ablr[0]_i_10 
       (.I0(\max_cols_reg_n_0_[4] ),
        .I1(col_reg__0[4]),
        .I2(col_reg__0[5]),
        .I3(\max_cols_reg_n_0_[5] ),
        .O(\valid_ablr[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid_ablr[0]_i_11 
       (.I0(\max_cols_reg_n_0_[2] ),
        .I1(col_reg__0[2]),
        .I2(col_reg__0[3]),
        .I3(\max_cols_reg_n_0_[3] ),
        .O(\valid_ablr[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid_ablr[0]_i_12 
       (.I0(\max_cols_reg_n_0_[0] ),
        .I1(col_reg__0[0]),
        .I2(col_reg__0[1]),
        .I3(\max_cols_reg_n_0_[1] ),
        .O(\valid_ablr[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[0]_i_13 
       (.I0(\max_cols_reg_n_0_[8] ),
        .I1(col_reg__0[8]),
        .I2(\max_cols_reg_n_0_[9] ),
        .I3(col_reg__0[9]),
        .O(\valid_ablr[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[0]_i_14 
       (.I0(\max_cols_reg_n_0_[6] ),
        .I1(col_reg__0[6]),
        .I2(\max_cols_reg_n_0_[7] ),
        .I3(col_reg__0[7]),
        .O(\valid_ablr[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[0]_i_15 
       (.I0(\max_cols_reg_n_0_[4] ),
        .I1(col_reg__0[4]),
        .I2(\max_cols_reg_n_0_[5] ),
        .I3(col_reg__0[5]),
        .O(\valid_ablr[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[0]_i_16 
       (.I0(\max_cols_reg_n_0_[2] ),
        .I1(col_reg__0[2]),
        .I2(\max_cols_reg_n_0_[3] ),
        .I3(col_reg__0[3]),
        .O(\valid_ablr[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[0]_i_17 
       (.I0(\max_cols_reg_n_0_[0] ),
        .I1(col_reg__0[0]),
        .I2(\max_cols_reg_n_0_[1] ),
        .I3(col_reg__0[1]),
        .O(\valid_ablr[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \valid_ablr[0]_i_2__1 
       (.I0(p_0_in),
        .I1(\valid_ablr_reg[1]_0 ),
        .O(\valid_ablr[0]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h82000000)) 
    \valid_ablr[0]_i_3 
       (.I0(\valid_ablr[0]_i_5_n_0 ),
        .I1(Q[9]),
        .I2(col_reg__0[9]),
        .I3(\valid_ablr[0]_i_6_n_0 ),
        .I4(\valid_ablr[0]_i_7_n_0 ),
        .O(\valid_ablr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valid_ablr[0]_i_5 
       (.I0(col_reg__0[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(col_reg__0[2]),
        .I4(Q[1]),
        .I5(col_reg__0[1]),
        .O(\valid_ablr[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valid_ablr[0]_i_6 
       (.I0(col_reg__0[6]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(col_reg__0[8]),
        .I4(Q[7]),
        .I5(col_reg__0[7]),
        .O(\valid_ablr[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valid_ablr[0]_i_7 
       (.I0(col_reg__0[3]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(col_reg__0[5]),
        .I4(Q[4]),
        .I5(col_reg__0[4]),
        .O(\valid_ablr[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid_ablr[0]_i_8 
       (.I0(\max_cols_reg_n_0_[8] ),
        .I1(col_reg__0[8]),
        .I2(col_reg__0[9]),
        .I3(\max_cols_reg_n_0_[9] ),
        .O(\valid_ablr[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid_ablr[0]_i_9 
       (.I0(\max_cols_reg_n_0_[6] ),
        .I1(col_reg__0[6]),
        .I2(col_reg__0[7]),
        .I3(\max_cols_reg_n_0_[7] ),
        .O(\valid_ablr[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h080808C8)) 
    \valid_ablr[1]_i_1 
       (.I0(\valid_ablr_reg_n_0_[1] ),
        .I1(resetn_out),
        .I2(intc_if),
        .I3(\valid_ablr_reg[1]_0 ),
        .I4(sync_out_reg_0),
        .O(\valid_ablr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \valid_ablr[2]_i_1 
       (.I0(leqOp1_in),
        .I1(\valid_ablr_reg[1]_0 ),
        .I2(intc_if),
        .I3(\valid_ablr_reg_n_0_[2] ),
        .O(\valid_ablr[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \valid_ablr[3]_i_1 
       (.I0(intc_if),
        .I1(\valid_ablr_reg[1]_0 ),
        .I2(\valid_ablr_reg_n_0_[3] ),
        .O(\valid_ablr[3]_i_1_n_0 ));
  FDSE \valid_ablr_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\valid_ablr[0]_i_2__1_n_0 ),
        .Q(\valid_ablr_reg_n_0_[0] ),
        .S(SS));
  CARRY8 \valid_ablr_reg[0]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_valid_ablr_reg[0]_i_4_CO_UNCONNECTED [7:5],p_0_in,\NLW_valid_ablr_reg[0]_i_4_CO_UNCONNECTED [3],\valid_ablr_reg[0]_i_4_n_5 ,\valid_ablr_reg[0]_i_4_n_6 ,\valid_ablr_reg[0]_i_4_n_7 }),
        .DI({1'b0,1'b0,1'b0,\valid_ablr[0]_i_8_n_0 ,\valid_ablr[0]_i_9_n_0 ,\valid_ablr[0]_i_10_n_0 ,\valid_ablr[0]_i_11_n_0 ,\valid_ablr[0]_i_12_n_0 }),
        .O(\NLW_valid_ablr_reg[0]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\valid_ablr[0]_i_13_n_0 ,\valid_ablr[0]_i_14_n_0 ,\valid_ablr[0]_i_15_n_0 ,\valid_ablr[0]_i_16_n_0 ,\valid_ablr[0]_i_17_n_0 }));
  FDRE \valid_ablr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\valid_ablr[1]_i_1_n_0 ),
        .Q(\valid_ablr_reg_n_0_[1] ),
        .R(1'b0));
  FDSE \valid_ablr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\valid_ablr[2]_i_1_n_0 ),
        .Q(\valid_ablr_reg_n_0_[2] ),
        .S(SR));
  FDRE \valid_ablr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\valid_ablr[3]_i_1_n_0 ),
        .Q(\valid_ablr_reg_n_0_[3] ),
        .R(SR));
  FDRE \valid_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(p_4_out[0]),
        .Q(\valid_reg_n_0_[0] ),
        .R(SR));
  CARRY8 \valid_reg[0]_i_3 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_valid_reg[0]_i_3_CO_UNCONNECTED [7],leqOp1_in,\valid_reg[0]_i_3_n_2 ,\valid_reg[0]_i_3_n_3 ,\NLW_valid_reg[0]_i_3_CO_UNCONNECTED [3],\valid_reg[0]_i_3_n_5 ,\valid_reg[0]_i_3_n_6 ,\valid_reg[0]_i_3_n_7 }),
        .DI({1'b0,\valid[0]_i_7_n_0 ,\valid[0]_i_8_n_0 ,\valid[0]_i_9_n_0 ,\valid[0]_i_10_n_0 ,\valid[0]_i_11_n_0 ,\valid[0]_i_12_n_0 ,\valid[0]_i_13_n_0 }),
        .O(\NLW_valid_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,\valid[0]_i_14_n_0 ,\valid[0]_i_15_n_0 ,\valid[0]_i_16_n_0 ,\valid[0]_i_17_n_0 ,\valid[0]_i_18_n_0 ,\valid[0]_i_19_n_0 ,\valid[0]_i_20_n_0 }));
  CARRY8 \valid_reg[0]_i_5 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_valid_reg[0]_i_5_CO_UNCONNECTED [7:5],leqOp,\NLW_valid_reg[0]_i_5_CO_UNCONNECTED [3],\valid_reg[0]_i_5_n_5 ,\valid_reg[0]_i_5_n_6 ,\valid_reg[0]_i_5_n_7 }),
        .DI({1'b0,1'b0,1'b0,\valid[0]_i_23_n_0 ,\valid[0]_i_24_n_0 ,\valid[0]_i_25_n_0 ,\valid[0]_i_26_n_0 ,\valid[0]_i_27_n_0 }),
        .O(\NLW_valid_reg[0]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\valid[0]_i_28_n_0 ,\valid[0]_i_29_n_0 ,\valid[0]_i_30_n_0 ,\valid[0]_i_31_n_0 ,\valid[0]_i_32_n_0 }));
  FDRE \valid_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(p_4_out[1]),
        .Q(\valid_reg_n_0_[1] ),
        .R(SR));
  CARRY8 \valid_reg[1]_i_3 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_valid_reg[1]_i_3_CO_UNCONNECTED [7],leqOp3_in,\valid_reg[1]_i_3_n_2 ,\valid_reg[1]_i_3_n_3 ,\NLW_valid_reg[1]_i_3_CO_UNCONNECTED [3],\valid_reg[1]_i_3_n_5 ,\valid_reg[1]_i_3_n_6 ,\valid_reg[1]_i_3_n_7 }),
        .DI({1'b0,\valid[1]_i_5_n_0 ,\valid[1]_i_6_n_0 ,\valid[1]_i_7_n_0 ,\valid[1]_i_8_n_0 ,\valid[1]_i_9_n_0 ,\valid[1]_i_10_n_0 ,\valid[1]_i_11_n_0 }),
        .O(\NLW_valid_reg[1]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,\valid[1]_i_12_n_0 ,\valid[1]_i_13_n_0 ,\valid[1]_i_14_n_0 ,\valid[1]_i_15_n_0 ,\valid[1]_i_16_n_0 ,\valid[1]_i_17_n_0 ,\valid[1]_i_18_n_0 }));
  CARRY8 \valid_reg[1]_i_4 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_valid_reg[1]_i_4_CO_UNCONNECTED [7:5],leqOp2_in,\NLW_valid_reg[1]_i_4_CO_UNCONNECTED [3],\valid_reg[1]_i_4_n_5 ,\valid_reg[1]_i_4_n_6 ,\valid_reg[1]_i_4_n_7 }),
        .DI({1'b0,1'b0,1'b0,\valid[1]_i_19_n_0 ,\valid[1]_i_20_n_0 ,\valid[1]_i_21_n_0 ,\valid[1]_i_22_n_0 ,\valid[1]_i_23_n_0 }),
        .O(\NLW_valid_reg[1]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\valid[1]_i_24_n_0 ,\valid[1]_i_25_n_0 ,\valid[1]_i_26_n_0 ,\valid[1]_i_27_n_0 ,\valid[1]_i_28_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \var_min_cols[2]_i_1 
       (.I0(\time_control_regs[0] [1]),
        .I1(\time_control_regs[0] [2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \var_min_cols[3]_i_1 
       (.I0(\time_control_regs[0] [2]),
        .I1(\time_control_regs[0] [1]),
        .I2(\time_control_regs[0] [3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \var_min_cols[4]_i_1 
       (.I0(\time_control_regs[0] [3]),
        .I1(\time_control_regs[0] [1]),
        .I2(\time_control_regs[0] [2]),
        .I3(\time_control_regs[0] [4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \var_min_cols[5]_i_1 
       (.I0(\time_control_regs[0] [4]),
        .I1(\time_control_regs[0] [2]),
        .I2(\time_control_regs[0] [1]),
        .I3(\time_control_regs[0] [3]),
        .I4(\time_control_regs[0] [5]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \var_min_cols[6]_i_1 
       (.I0(\time_control_regs[0] [5]),
        .I1(\time_control_regs[0] [3]),
        .I2(\time_control_regs[0] [1]),
        .I3(\time_control_regs[0] [2]),
        .I4(\time_control_regs[0] [4]),
        .I5(\time_control_regs[0] [6]),
        .O(D[4]));
  LUT2 #(
    .INIT(4'h9)) 
    \var_min_cols[7]_i_1 
       (.I0(\var_min_cols[9]_i_3 ),
        .I1(\time_control_regs[0] [7]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \var_min_cols[8]_i_1 
       (.I0(\time_control_regs[0] [7]),
        .I1(\var_min_cols[9]_i_3 ),
        .I2(\time_control_regs[0] [8]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \var_min_cols[9]_i_2 
       (.I0(\time_control_regs[0] [8]),
        .I1(\var_min_cols[9]_i_3 ),
        .I2(\time_control_regs[0] [7]),
        .I3(\time_control_regs[0] [9]),
        .O(D[7]));
  FDRE #(
    .INIT(1'b0)) 
    \var_min_cols_reg[0] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(\time_control_regs[0] [0]),
        .Q(var_min_cols[0]),
        .R(\a1314_reg[0] ));
  FDSE #(
    .INIT(1'b1)) 
    \var_min_cols_reg[1] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(\var_min_cols[1]_i_1 ),
        .Q(var_min_cols[1]),
        .S(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \var_min_cols_reg[2] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(D[0]),
        .Q(var_min_cols[2]),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \var_min_cols_reg[3] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(D[1]),
        .Q(var_min_cols[3]),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \var_min_cols_reg[4] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(D[2]),
        .Q(var_min_cols[4]),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \var_min_cols_reg[5] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(D[3]),
        .Q(var_min_cols[5]),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \var_min_cols_reg[6] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(D[4]),
        .Q(var_min_cols[6]),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \var_min_cols_reg[7] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(D[5]),
        .Q(var_min_cols[7]),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \var_min_cols_reg[8] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(D[6]),
        .Q(var_min_cols[8]),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \var_min_cols_reg[9] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(D[7]),
        .Q(var_min_cols[9]),
        .R(\a1314_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \var_min_rows[12]_i_2 
       (.I0(\time_control_regs[0] [22]),
        .O(\var_min_rows[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \var_min_rows[12]_i_3 
       (.I0(\time_control_regs[0] [21]),
        .O(\var_min_rows[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \var_min_rows[12]_i_4 
       (.I0(\time_control_regs[0] [20]),
        .O(\var_min_rows[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \var_min_rows[12]_i_5 
       (.I0(\time_control_regs[0] [19]),
        .O(\var_min_rows[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \var_min_rows[12]_i_6 
       (.I0(\time_control_regs[0] [18]),
        .O(\var_min_rows[12]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \var_min_rows[7]_i_2 
       (.I0(\time_control_regs[0] [17]),
        .O(\var_min_rows[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \var_min_rows[7]_i_3 
       (.I0(\time_control_regs[0] [16]),
        .O(\var_min_rows[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \var_min_rows[7]_i_4 
       (.I0(\time_control_regs[0] [15]),
        .O(\var_min_rows[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \var_min_rows[7]_i_5 
       (.I0(\time_control_regs[0] [14]),
        .O(\var_min_rows[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \var_min_rows[7]_i_6 
       (.I0(\time_control_regs[0] [13]),
        .O(\var_min_rows[7]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \var_min_rows[7]_i_7 
       (.I0(\time_control_regs[0] [12]),
        .O(\var_min_rows[7]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \var_min_rows[7]_i_8 
       (.I0(\time_control_regs[0] [11]),
        .O(\var_min_rows[7]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \var_min_rows_reg[0] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(\var_min_rows_reg[7]_i_1_n_15 ),
        .Q(var_min_rows[0]),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \var_min_rows_reg[10] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(\var_min_rows_reg[12]_i_1_n_13 ),
        .Q(var_min_rows[10]),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \var_min_rows_reg[11] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(\var_min_rows_reg[12]_i_1_n_12 ),
        .Q(var_min_rows[11]),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \var_min_rows_reg[12] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(\var_min_rows_reg[12]_i_1_n_11 ),
        .Q(var_min_rows[12]),
        .R(\a1314_reg[0] ));
  CARRY8 \var_min_rows_reg[12]_i_1 
       (.CI(\var_min_rows_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_var_min_rows_reg[12]_i_1_CO_UNCONNECTED [7:3],\var_min_rows_reg[12]_i_1_n_5 ,\var_min_rows_reg[12]_i_1_n_6 ,\var_min_rows_reg[12]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\time_control_regs[0] [21:18]}),
        .O({\NLW_var_min_rows_reg[12]_i_1_O_UNCONNECTED [7:5],\var_min_rows_reg[12]_i_1_n_11 ,\var_min_rows_reg[12]_i_1_n_12 ,\var_min_rows_reg[12]_i_1_n_13 ,\var_min_rows_reg[12]_i_1_n_14 ,\var_min_rows_reg[12]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,\var_min_rows[12]_i_2_n_0 ,\var_min_rows[12]_i_3_n_0 ,\var_min_rows[12]_i_4_n_0 ,\var_min_rows[12]_i_5_n_0 ,\var_min_rows[12]_i_6_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \var_min_rows_reg[1] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(\var_min_rows_reg[7]_i_1_n_14 ),
        .Q(var_min_rows[1]),
        .S(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \var_min_rows_reg[2] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(\var_min_rows_reg[7]_i_1_n_13 ),
        .Q(var_min_rows[2]),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \var_min_rows_reg[3] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(\var_min_rows_reg[7]_i_1_n_12 ),
        .Q(var_min_rows[3]),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \var_min_rows_reg[4] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(\var_min_rows_reg[7]_i_1_n_11 ),
        .Q(var_min_rows[4]),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \var_min_rows_reg[5] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(\var_min_rows_reg[7]_i_1_n_10 ),
        .Q(var_min_rows[5]),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \var_min_rows_reg[6] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(\var_min_rows_reg[7]_i_1_n_9 ),
        .Q(var_min_rows[6]),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \var_min_rows_reg[7] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(\var_min_rows_reg[7]_i_1_n_8 ),
        .Q(var_min_rows[7]),
        .R(\a1314_reg[0] ));
  CARRY8 \var_min_rows_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\var_min_rows_reg[7]_i_1_n_0 ,\var_min_rows_reg[7]_i_1_n_1 ,\var_min_rows_reg[7]_i_1_n_2 ,\var_min_rows_reg[7]_i_1_n_3 ,\NLW_var_min_rows_reg[7]_i_1_CO_UNCONNECTED [3],\var_min_rows_reg[7]_i_1_n_5 ,\var_min_rows_reg[7]_i_1_n_6 ,\var_min_rows_reg[7]_i_1_n_7 }),
        .DI({\time_control_regs[0] [17:11],1'b0}),
        .O({\var_min_rows_reg[7]_i_1_n_8 ,\var_min_rows_reg[7]_i_1_n_9 ,\var_min_rows_reg[7]_i_1_n_10 ,\var_min_rows_reg[7]_i_1_n_11 ,\var_min_rows_reg[7]_i_1_n_12 ,\var_min_rows_reg[7]_i_1_n_13 ,\var_min_rows_reg[7]_i_1_n_14 ,\var_min_rows_reg[7]_i_1_n_15 }),
        .S({\var_min_rows[7]_i_2_n_0 ,\var_min_rows[7]_i_3_n_0 ,\var_min_rows[7]_i_4_n_0 ,\var_min_rows[7]_i_5_n_0 ,\var_min_rows[7]_i_6_n_0 ,\var_min_rows[7]_i_7_n_0 ,\var_min_rows[7]_i_8_n_0 ,\time_control_regs[0] [10]}));
  FDRE #(
    .INIT(1'b0)) 
    \var_min_rows_reg[8] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(\var_min_rows_reg[12]_i_1_n_15 ),
        .Q(var_min_rows[8]),
        .R(\a1314_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \var_min_rows_reg[9] 
       (.C(aclk),
        .CE(sync_out_reg),
        .D(\var_min_rows_reg[12]_i_1_n_14 ),
        .Q(var_min_rows[9]),
        .R(\a1314_reg[0] ));
endmodule

(* ORIG_REF_NAME = "interpolate_RB_at_BR" *) 
module design_1_v_cfa_0_0_interpolate_RB_at_BR
   (\addr_rd_reg[9] ,
    active_rb_pix_mat,
    c,
    eqOp_0,
    SR,
    E,
    en,
    ram_reg_bram_0,
    intc_if,
    aclk,
    \needs_delay.shift_register_reg[2][0] ,
    \needs_delay.shift_register_reg[2][1] ,
    \needs_delay.shift_register_reg[2][2] ,
    \needs_delay.shift_register_reg[2][3] ,
    \needs_delay.shift_register_reg[2][4] ,
    \needs_delay.shift_register_reg[2][5] ,
    \needs_delay.shift_register_reg[2][6] ,
    \needs_delay.shift_register_reg[2][7] ,
    aresetn,
    resetn_out,
    \time_control_regs[0] ,
    sync_active_to_RB_at_BR,
    eqOp0_out,
    line_len_changed,
    \core_control_regs[0] ,
    Q,
    D,
    core_en_i_reg,
    SS,
    core_en_i_reg_0,
    \needs_delay.shift_register_reg[28][7] ,
    \needs_delay.shift_register_reg[26][7]__0 ,
    \needs_delay.shift_register_reg[28][6] ,
    \needs_delay.shift_register_reg[26][6]__0 ,
    \needs_delay.shift_register_reg[28][5] ,
    \needs_delay.shift_register_reg[26][5]__0 ,
    \needs_delay.shift_register_reg[28][4] ,
    \needs_delay.shift_register_reg[26][4]__0 ,
    \needs_delay.shift_register_reg[28][3] ,
    \needs_delay.shift_register_reg[26][3]__0 ,
    \needs_delay.shift_register_reg[28][2] ,
    \needs_delay.shift_register_reg[26][2]__0 ,
    \needs_delay.shift_register_reg[28][1] ,
    \needs_delay.shift_register_reg[26][1]__0 ,
    \needs_delay.shift_register_reg[28][0] ,
    \needs_delay.shift_register_reg[26][0]__0 ,
    RB_BR_g_bl,
    G_nhood,
    RB_BR_g_al,
    RB_BR_g_ar,
    \needs_delay.shift_register_reg[1][7] );
  output \addr_rd_reg[9] ;
  output active_rb_pix_mat;
  output [7:0]c;
  output eqOp_0;
  output [0:0]SR;
  output [0:0]E;
  output en;
  output [7:0]ram_reg_bram_0;
  input [0:0]intc_if;
  input aclk;
  input \needs_delay.shift_register_reg[2][0] ;
  input \needs_delay.shift_register_reg[2][1] ;
  input \needs_delay.shift_register_reg[2][2] ;
  input \needs_delay.shift_register_reg[2][3] ;
  input \needs_delay.shift_register_reg[2][4] ;
  input \needs_delay.shift_register_reg[2][5] ;
  input \needs_delay.shift_register_reg[2][6] ;
  input \needs_delay.shift_register_reg[2][7] ;
  input aresetn;
  input resetn_out;
  input [22:0]\time_control_regs[0] ;
  input sync_active_to_RB_at_BR;
  input eqOp0_out;
  input line_len_changed;
  input [1:0]\core_control_regs[0] ;
  input [9:0]Q;
  input [7:0]D;
  input [0:0]core_en_i_reg;
  input [0:0]SS;
  input [0:0]core_en_i_reg_0;
  input \needs_delay.shift_register_reg[28][7] ;
  input \needs_delay.shift_register_reg[26][7]__0 ;
  input \needs_delay.shift_register_reg[28][6] ;
  input \needs_delay.shift_register_reg[26][6]__0 ;
  input \needs_delay.shift_register_reg[28][5] ;
  input \needs_delay.shift_register_reg[26][5]__0 ;
  input \needs_delay.shift_register_reg[28][4] ;
  input \needs_delay.shift_register_reg[26][4]__0 ;
  input \needs_delay.shift_register_reg[28][3] ;
  input \needs_delay.shift_register_reg[26][3]__0 ;
  input \needs_delay.shift_register_reg[28][2] ;
  input \needs_delay.shift_register_reg[26][2]__0 ;
  input \needs_delay.shift_register_reg[28][1] ;
  input \needs_delay.shift_register_reg[26][1]__0 ;
  input \needs_delay.shift_register_reg[28][0] ;
  input \needs_delay.shift_register_reg[26][0]__0 ;
  input [7:0]RB_BR_g_bl;
  input [15:0]G_nhood;
  input [7:0]RB_BR_g_al;
  input [7:0]RB_BR_g_ar;
  input [7:0]\needs_delay.shift_register_reg[1][7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [15:0]G_nhood;
  wire [9:0]Q;
  wire [7:0]RB_BR_g_al;
  wire [7:0]RB_BR_g_ar;
  wire [7:0]RB_BR_g_bl;
  wire [0:0]SR;
  wire [0:0]SS;
  wire aclk;
  wire active_rb;
  wire active_rb_i_10_n_0;
  wire active_rb_i_11_n_0;
  wire active_rb_i_12_n_0;
  wire active_rb_i_13_n_0;
  wire active_rb_i_14_n_0;
  wire active_rb_i_15_n_0;
  wire active_rb_i_16_n_0;
  wire active_rb_i_1_n_0;
  wire active_rb_i_4_n_0;
  wire active_rb_i_5_n_0;
  wire active_rb_i_6_n_0;
  wire active_rb_i_7_n_0;
  wire active_rb_i_8_n_0;
  wire active_rb_i_9_n_0;
  wire active_rb_pix_mat;
  wire active_rb_reg_i_3_n_5;
  wire active_rb_reg_i_3_n_6;
  wire active_rb_reg_i_3_n_7;
  wire \addr_rd_reg[9] ;
  wire aresetn;
  wire [7:0]c;
  wire \col[9]_i_1__1_n_0 ;
  wire \col[9]_i_3_n_0 ;
  wire [0:0]col_reg;
  wire [9:1]col_reg__0__0;
  wire [1:0]\core_control_regs[0] ;
  wire [0:0]core_en_i_reg;
  wire [0:0]core_en_i_reg_0;
  wire delay_match_g_center_n_0;
  wire delay_match_g_center_n_1;
  wire delay_match_g_center_n_10;
  wire delay_match_g_center_n_11;
  wire delay_match_g_center_n_12;
  wire delay_match_g_center_n_13;
  wire delay_match_g_center_n_14;
  wire delay_match_g_center_n_15;
  wire delay_match_g_center_n_2;
  wire delay_match_g_center_n_3;
  wire delay_match_g_center_n_4;
  wire delay_match_g_center_n_5;
  wire delay_match_g_center_n_6;
  wire delay_match_g_center_n_7;
  wire delay_match_g_center_n_8;
  wire delay_match_g_center_n_9;
  wire delay_match_m_bl_n_10;
  wire delay_match_m_bl_n_11;
  wire delay_match_m_bl_n_12;
  wire delay_match_m_bl_n_13;
  wire delay_match_m_bl_n_14;
  wire delay_match_m_bl_n_15;
  wire delay_match_m_bl_n_8;
  wire delay_match_m_bl_n_9;
  wire delay_match_m_br_n_0;
  wire delay_match_m_br_n_1;
  wire delay_match_m_br_n_2;
  wire delay_match_m_br_n_3;
  wire delay_match_m_br_n_4;
  wire delay_match_m_br_n_5;
  wire delay_match_m_br_n_6;
  wire delay_match_m_br_n_7;
  wire en;
  wire eqOp0_out;
  wire eqOp_0;
  wire [7:0]g_d2;
  wire [7:0]g_d3;
  wire gtOp;
  wire [7:0]i_al;
  wire [7:0]i_ar;
  wire [7:0]i_bl;
  wire [7:0]i_br;
  wire [0:0]intc_if;
  wire leqOp;
  wire line_len_changed;
  wire [7:0]m_al;
  wire [7:0]m_ar;
  wire [7:0]m_bl;
  wire [7:0]m_br;
  wire [7:0]\needs_delay.shift_register_reg[1][7] ;
  wire \needs_delay.shift_register_reg[26][0]__0 ;
  wire \needs_delay.shift_register_reg[26][1]__0 ;
  wire \needs_delay.shift_register_reg[26][2]__0 ;
  wire \needs_delay.shift_register_reg[26][3]__0 ;
  wire \needs_delay.shift_register_reg[26][4]__0 ;
  wire \needs_delay.shift_register_reg[26][5]__0 ;
  wire \needs_delay.shift_register_reg[26][6]__0 ;
  wire \needs_delay.shift_register_reg[26][7]__0 ;
  wire \needs_delay.shift_register_reg[28][0] ;
  wire \needs_delay.shift_register_reg[28][1] ;
  wire \needs_delay.shift_register_reg[28][2] ;
  wire \needs_delay.shift_register_reg[28][3] ;
  wire \needs_delay.shift_register_reg[28][4] ;
  wire \needs_delay.shift_register_reg[28][5] ;
  wire \needs_delay.shift_register_reg[28][6] ;
  wire \needs_delay.shift_register_reg[28][7] ;
  wire \needs_delay.shift_register_reg[2][0] ;
  wire \needs_delay.shift_register_reg[2][1] ;
  wire \needs_delay.shift_register_reg[2][2] ;
  wire \needs_delay.shift_register_reg[2][3] ;
  wire \needs_delay.shift_register_reg[2][4] ;
  wire \needs_delay.shift_register_reg[2][5] ;
  wire \needs_delay.shift_register_reg[2][6] ;
  wire \needs_delay.shift_register_reg[2][7] ;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in;
  wire [9:0]plusOp__0;
  wire [12:0]plusOp__1;
  wire [7:0]ram_reg_bram_0;
  wire resetn_out;
  wire [0:0]row_reg;
  wire \row_reg[12]_i_2__0_n_5 ;
  wire \row_reg[12]_i_2__0_n_6 ;
  wire \row_reg[12]_i_2__0_n_7 ;
  wire \row_reg[8]_i_1__0_n_0 ;
  wire \row_reg[8]_i_1__0_n_1 ;
  wire \row_reg[8]_i_1__0_n_2 ;
  wire \row_reg[8]_i_1__0_n_3 ;
  wire \row_reg[8]_i_1__0_n_5 ;
  wire \row_reg[8]_i_1__0_n_6 ;
  wire \row_reg[8]_i_1__0_n_7 ;
  wire [12:1]row_reg__0__0;
  wire sync_active_to_RB_at_BR;
  wire [22:0]\time_control_regs[0] ;
  wire [3:0]valid;
  wire \valid_ablr[0]_i_10__0_n_0 ;
  wire \valid_ablr[0]_i_11__0_n_0 ;
  wire \valid_ablr[0]_i_2_n_0 ;
  wire \valid_ablr[0]_i_3__0_n_0 ;
  wire \valid_ablr[0]_i_4_n_0 ;
  wire \valid_ablr[0]_i_5__0_n_0 ;
  wire \valid_ablr[0]_i_6__0_n_0 ;
  wire \valid_ablr[0]_i_7__0_n_0 ;
  wire \valid_ablr[0]_i_8__0_n_0 ;
  wire \valid_ablr[0]_i_9__0_n_0 ;
  wire \valid_ablr[1]_i_1__0_n_0 ;
  wire \valid_ablr[1]_i_2_n_0 ;
  wire \valid_ablr[2]_i_10_n_0 ;
  wire \valid_ablr[2]_i_11_n_0 ;
  wire \valid_ablr[2]_i_12_n_0 ;
  wire \valid_ablr[2]_i_13_n_0 ;
  wire \valid_ablr[2]_i_14_n_0 ;
  wire \valid_ablr[2]_i_15_n_0 ;
  wire \valid_ablr[2]_i_2__0_n_0 ;
  wire \valid_ablr[2]_i_3_n_0 ;
  wire \valid_ablr[2]_i_4_n_0 ;
  wire \valid_ablr[2]_i_5_n_0 ;
  wire \valid_ablr[2]_i_6_n_0 ;
  wire \valid_ablr[2]_i_7_n_0 ;
  wire \valid_ablr[2]_i_8_n_0 ;
  wire \valid_ablr[2]_i_9_n_0 ;
  wire \valid_ablr[3]_i_3_n_0 ;
  wire \valid_ablr[3]_i_4_n_0 ;
  wire \valid_ablr_reg[0]_i_1_n_3 ;
  wire \valid_ablr_reg[0]_i_1_n_5 ;
  wire \valid_ablr_reg[0]_i_1_n_6 ;
  wire \valid_ablr_reg[0]_i_1_n_7 ;
  wire \valid_ablr_reg[2]_i_1_n_1 ;
  wire \valid_ablr_reg[2]_i_1_n_2 ;
  wire \valid_ablr_reg[2]_i_1_n_3 ;
  wire \valid_ablr_reg[2]_i_1_n_5 ;
  wire \valid_ablr_reg[2]_i_1_n_6 ;
  wire \valid_ablr_reg[2]_i_1_n_7 ;
  wire \valid_ablr_reg_n_0_[0] ;
  wire [7:3]NLW_active_rb_reg_i_3_CO_UNCONNECTED;
  wire [7:0]NLW_active_rb_reg_i_3_O_UNCONNECTED;
  wire [7:3]\NLW_row_reg[12]_i_2__0_CO_UNCONNECTED ;
  wire [7:4]\NLW_row_reg[12]_i_2__0_O_UNCONNECTED ;
  wire [3:3]\NLW_row_reg[8]_i_1__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_valid_ablr_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_valid_ablr_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:3]\NLW_valid_ablr_reg[2]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_valid_ablr_reg[2]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFFDAAA8)) 
    active_rb_i_1
       (.I0(intc_if),
        .I1(eqOp_0),
        .I2(sync_active_to_RB_at_BR),
        .I3(leqOp),
        .I4(active_rb),
        .O(active_rb_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    active_rb_i_10
       (.I0(\time_control_regs[0] [2]),
        .I1(col_reg__0__0[2]),
        .I2(col_reg__0__0[3]),
        .I3(\time_control_regs[0] [3]),
        .O(active_rb_i_10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    active_rb_i_11
       (.I0(\time_control_regs[0] [0]),
        .I1(col_reg),
        .I2(col_reg__0__0[1]),
        .I3(\time_control_regs[0] [1]),
        .O(active_rb_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    active_rb_i_12
       (.I0(\time_control_regs[0] [8]),
        .I1(col_reg__0__0[8]),
        .I2(\time_control_regs[0] [9]),
        .I3(col_reg__0__0[9]),
        .O(active_rb_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    active_rb_i_13
       (.I0(\time_control_regs[0] [6]),
        .I1(col_reg__0__0[6]),
        .I2(\time_control_regs[0] [7]),
        .I3(col_reg__0__0[7]),
        .O(active_rb_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    active_rb_i_14
       (.I0(\time_control_regs[0] [4]),
        .I1(col_reg__0__0[4]),
        .I2(\time_control_regs[0] [5]),
        .I3(col_reg__0__0[5]),
        .O(active_rb_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    active_rb_i_15
       (.I0(\time_control_regs[0] [2]),
        .I1(col_reg__0__0[2]),
        .I2(\time_control_regs[0] [3]),
        .I3(col_reg__0__0[3]),
        .O(active_rb_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    active_rb_i_16
       (.I0(\time_control_regs[0] [0]),
        .I1(col_reg),
        .I2(\time_control_regs[0] [1]),
        .I3(col_reg__0__0[1]),
        .O(active_rb_i_16_n_0));
  LUT5 #(
    .INIT(32'h82000000)) 
    active_rb_i_2
       (.I0(active_rb_i_4_n_0),
        .I1(Q[9]),
        .I2(col_reg__0__0[9]),
        .I3(active_rb_i_5_n_0),
        .I4(active_rb_i_6_n_0),
        .O(eqOp_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    active_rb_i_4
       (.I0(col_reg),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(col_reg__0__0[2]),
        .I4(Q[1]),
        .I5(col_reg__0__0[1]),
        .O(active_rb_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    active_rb_i_5
       (.I0(col_reg__0__0[6]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(col_reg__0__0[8]),
        .I4(Q[7]),
        .I5(col_reg__0__0[7]),
        .O(active_rb_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    active_rb_i_6
       (.I0(col_reg__0__0[3]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(col_reg__0__0[5]),
        .I4(Q[4]),
        .I5(col_reg__0__0[4]),
        .O(active_rb_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    active_rb_i_7
       (.I0(\time_control_regs[0] [8]),
        .I1(col_reg__0__0[8]),
        .I2(col_reg__0__0[9]),
        .I3(\time_control_regs[0] [9]),
        .O(active_rb_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    active_rb_i_8
       (.I0(\time_control_regs[0] [6]),
        .I1(col_reg__0__0[6]),
        .I2(col_reg__0__0[7]),
        .I3(\time_control_regs[0] [7]),
        .O(active_rb_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    active_rb_i_9
       (.I0(\time_control_regs[0] [4]),
        .I1(col_reg__0__0[4]),
        .I2(col_reg__0__0[5]),
        .I3(\time_control_regs[0] [5]),
        .O(active_rb_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    active_rb_reg
       (.C(aclk),
        .CE(1'b1),
        .D(active_rb_i_1_n_0),
        .Q(active_rb),
        .R(aresetn));
  CARRY8 active_rb_reg_i_3
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_active_rb_reg_i_3_CO_UNCONNECTED[7:5],leqOp,NLW_active_rb_reg_i_3_CO_UNCONNECTED[3],active_rb_reg_i_3_n_5,active_rb_reg_i_3_n_6,active_rb_reg_i_3_n_7}),
        .DI({1'b0,1'b0,1'b0,active_rb_i_7_n_0,active_rb_i_8_n_0,active_rb_i_9_n_0,active_rb_i_10_n_0,active_rb_i_11_n_0}),
        .O(NLW_active_rb_reg_i_3_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,active_rb_i_12_n_0,active_rb_i_13_n_0,active_rb_i_14_n_0,active_rb_i_15_n_0,active_rb_i_16_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    \col[0]_i_1__0 
       (.I0(col_reg),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col[1]_i_1__0 
       (.I0(col_reg),
        .I1(col_reg__0__0[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col[2]_i_1__0 
       (.I0(col_reg),
        .I1(col_reg__0__0[1]),
        .I2(col_reg__0__0[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \col[3]_i_1__0 
       (.I0(col_reg__0__0[1]),
        .I1(col_reg),
        .I2(col_reg__0__0[2]),
        .I3(col_reg__0__0[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col[4]_i_1__0 
       (.I0(col_reg__0__0[2]),
        .I1(col_reg),
        .I2(col_reg__0__0[1]),
        .I3(col_reg__0__0[3]),
        .I4(col_reg__0__0[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \col[5]_i_1__0 
       (.I0(col_reg__0__0[3]),
        .I1(col_reg__0__0[1]),
        .I2(col_reg),
        .I3(col_reg__0__0[2]),
        .I4(col_reg__0__0[4]),
        .I5(col_reg__0__0[5]),
        .O(plusOp__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col[6]_i_1__0 
       (.I0(\col[9]_i_3_n_0 ),
        .I1(col_reg__0__0[6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col[7]_i_1__0 
       (.I0(\col[9]_i_3_n_0 ),
        .I1(col_reg__0__0[6]),
        .I2(col_reg__0__0[7]),
        .O(plusOp__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \col[8]_i_1__0 
       (.I0(col_reg__0__0[6]),
        .I1(\col[9]_i_3_n_0 ),
        .I2(col_reg__0__0[7]),
        .I3(col_reg__0__0[8]),
        .O(plusOp__0[8]));
  LUT4 #(
    .INIT(16'hA8FF)) 
    \col[9]_i_1__1 
       (.I0(intc_if),
        .I1(eqOp_0),
        .I2(sync_active_to_RB_at_BR),
        .I3(resetn_out),
        .O(\col[9]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col[9]_i_2__0 
       (.I0(col_reg__0__0[7]),
        .I1(\col[9]_i_3_n_0 ),
        .I2(col_reg__0__0[6]),
        .I3(col_reg__0__0[8]),
        .I4(col_reg__0__0[9]),
        .O(plusOp__0[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \col[9]_i_3 
       (.I0(col_reg__0__0[5]),
        .I1(col_reg__0__0[3]),
        .I2(col_reg__0__0[1]),
        .I3(col_reg),
        .I4(col_reg__0__0[2]),
        .I5(col_reg__0__0[4]),
        .O(\col[9]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \col_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[0]),
        .Q(col_reg),
        .S(\col[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[1]),
        .Q(col_reg__0__0[1]),
        .R(\col[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[2]),
        .Q(col_reg__0__0[2]),
        .R(\col[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[3]),
        .Q(col_reg__0__0[3]),
        .R(\col[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[4]),
        .Q(col_reg__0__0[4]),
        .R(\col[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[5]),
        .Q(col_reg__0__0[5]),
        .R(\col[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[6]),
        .Q(col_reg__0__0[6]),
        .R(\col[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[7]),
        .Q(col_reg__0__0[7]),
        .R(\col[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[8]),
        .Q(col_reg__0__0[8]),
        .R(\col[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[9]),
        .Q(col_reg__0__0[9]),
        .R(\col[9]_i_1__1_n_0 ));
  design_1_v_cfa_0_0_DELAY__parameterized19 delay_active_rb
       (.SR(SR),
        .aclk(aclk),
        .active_rb(active_rb),
        .\addr_rd_reg[9] (active_rb_pix_mat),
        .en(en),
        .eqOp0_out(eqOp0_out),
        .intc_if(intc_if),
        .line_len_changed(line_len_changed),
        .\needs_delay.shift_register_reg[17][0]__0_0 (\addr_rd_reg[9] ),
        .resetn_out(resetn_out));
  design_1_v_cfa_0_0_DELAY__parameterized19_26 delay_ce_rb
       (.E(E),
        .Q(row_reg),
        .aclk(aclk),
        .active_rb_pix_mat(active_rb_pix_mat),
        .\addr_rd_reg[9] (\addr_rd_reg[9] ),
        .\col_reg[0] (col_reg),
        .\core_control_regs[0] (\core_control_regs[0] ),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_delay_sclr__parameterized3 delay_match_g_center
       (.D({delay_match_g_center_n_0,delay_match_g_center_n_1,delay_match_g_center_n_2,delay_match_g_center_n_3,delay_match_g_center_n_4,delay_match_g_center_n_5,delay_match_g_center_n_6,delay_match_g_center_n_7}),
        .Q({delay_match_g_center_n_8,delay_match_g_center_n_9,delay_match_g_center_n_10,delay_match_g_center_n_11,delay_match_g_center_n_12,delay_match_g_center_n_13,delay_match_g_center_n_14,delay_match_g_center_n_15}),
        .aclk(aclk),
        .aresetn(aresetn),
        .\core_control_regs[0] (\core_control_regs[0] ),
        .\g_d2_reg[7] (g_d2),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[1][7]_0 (D),
        .\row_reg[0] (row_reg),
        .\time_control_regs[0] (\time_control_regs[0] [0]));
  design_1_v_cfa_0_0_DELAY__parameterized18 delay_match_m_bl
       (.Q({delay_match_m_bl_n_8,delay_match_m_bl_n_9,delay_match_m_bl_n_10,delay_match_m_bl_n_11,delay_match_m_bl_n_12,delay_match_m_bl_n_13,delay_match_m_bl_n_14,delay_match_m_bl_n_15}),
        .aclk(aclk),
        .c(c),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[28][0]__0 (delay_match_m_br_n_0),
        .\needs_delay.shift_register_reg[28][1]__0 (delay_match_m_br_n_1),
        .\needs_delay.shift_register_reg[28][2]__0 (delay_match_m_br_n_2),
        .\needs_delay.shift_register_reg[28][3]__0 (delay_match_m_br_n_3),
        .\needs_delay.shift_register_reg[28][4]__0 (delay_match_m_br_n_4),
        .\needs_delay.shift_register_reg[28][5]__0 (delay_match_m_br_n_5),
        .\needs_delay.shift_register_reg[28][6]__0 (delay_match_m_br_n_6),
        .\needs_delay.shift_register_reg[28][7]__0 (delay_match_m_br_n_7),
        .\needs_delay.shift_register_reg[2][0] (\needs_delay.shift_register_reg[2][0] ),
        .\needs_delay.shift_register_reg[2][1] (\needs_delay.shift_register_reg[2][1] ),
        .\needs_delay.shift_register_reg[2][2] (\needs_delay.shift_register_reg[2][2] ),
        .\needs_delay.shift_register_reg[2][3] (\needs_delay.shift_register_reg[2][3] ),
        .\needs_delay.shift_register_reg[2][4] (\needs_delay.shift_register_reg[2][4] ),
        .\needs_delay.shift_register_reg[2][5] (\needs_delay.shift_register_reg[2][5] ),
        .\needs_delay.shift_register_reg[2][6] (\needs_delay.shift_register_reg[2][6] ),
        .\needs_delay.shift_register_reg[2][7] (\needs_delay.shift_register_reg[2][7] ));
  design_1_v_cfa_0_0_DELAY__parameterized18_27 delay_match_m_br
       (.aclk(aclk),
        .c(c),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[27][0] (delay_match_m_br_n_0),
        .\needs_delay.shift_register_reg[27][1] (delay_match_m_br_n_1),
        .\needs_delay.shift_register_reg[27][2] (delay_match_m_br_n_2),
        .\needs_delay.shift_register_reg[27][3] (delay_match_m_br_n_3),
        .\needs_delay.shift_register_reg[27][4] (delay_match_m_br_n_4),
        .\needs_delay.shift_register_reg[27][5] (delay_match_m_br_n_5),
        .\needs_delay.shift_register_reg[27][6] (delay_match_m_br_n_6),
        .\needs_delay.shift_register_reg[27][7] (delay_match_m_br_n_7));
  design_1_v_cfa_0_0_delay_sclr__parameterized4 delay_match_valid
       (.D(m_br),
        .G_nhood(G_nhood),
        .Q({delay_match_m_bl_n_8,delay_match_m_bl_n_9,delay_match_m_bl_n_10,delay_match_m_bl_n_11,delay_match_m_bl_n_12,delay_match_m_bl_n_13,delay_match_m_bl_n_14,delay_match_m_bl_n_15}),
        .RB_BR_g_al(RB_BR_g_al),
        .RB_BR_g_ar(RB_BR_g_ar),
        .RB_BR_g_bl(RB_BR_g_bl),
        .aclk(aclk),
        .aresetn(aresetn),
        .\i_al_reg[7] (i_al),
        .\i_ar_reg[7] (i_ar),
        .\i_bl_reg[7] (i_bl),
        .\i_br_reg[7] (i_br),
        .intc_if(intc_if),
        .\m_al_reg[7] (m_al),
        .\m_ar_reg[7] (m_ar),
        .\m_bl_reg[7] (m_bl),
        .\needs_delay.shift_register_reg[1][7] (\needs_delay.shift_register_reg[1][7] ),
        .\needs_delay.shift_register_reg[26][0]__0 (\needs_delay.shift_register_reg[26][0]__0 ),
        .\needs_delay.shift_register_reg[26][1]__0 (\needs_delay.shift_register_reg[26][1]__0 ),
        .\needs_delay.shift_register_reg[26][2]__0 (\needs_delay.shift_register_reg[26][2]__0 ),
        .\needs_delay.shift_register_reg[26][3]__0 (\needs_delay.shift_register_reg[26][3]__0 ),
        .\needs_delay.shift_register_reg[26][4]__0 (\needs_delay.shift_register_reg[26][4]__0 ),
        .\needs_delay.shift_register_reg[26][5]__0 (\needs_delay.shift_register_reg[26][5]__0 ),
        .\needs_delay.shift_register_reg[26][6]__0 (\needs_delay.shift_register_reg[26][6]__0 ),
        .\needs_delay.shift_register_reg[26][7]__0 (\needs_delay.shift_register_reg[26][7]__0 ),
        .\needs_delay.shift_register_reg[28][0] (\needs_delay.shift_register_reg[28][0] ),
        .\needs_delay.shift_register_reg[28][0]__0 (delay_match_m_br_n_0),
        .\needs_delay.shift_register_reg[28][1] (\needs_delay.shift_register_reg[28][1] ),
        .\needs_delay.shift_register_reg[28][1]__0 (delay_match_m_br_n_1),
        .\needs_delay.shift_register_reg[28][2] (\needs_delay.shift_register_reg[28][2] ),
        .\needs_delay.shift_register_reg[28][2]__0 (delay_match_m_br_n_2),
        .\needs_delay.shift_register_reg[28][3] (\needs_delay.shift_register_reg[28][3] ),
        .\needs_delay.shift_register_reg[28][3]__0 (delay_match_m_br_n_3),
        .\needs_delay.shift_register_reg[28][4] (\needs_delay.shift_register_reg[28][4] ),
        .\needs_delay.shift_register_reg[28][4]__0 (delay_match_m_br_n_4),
        .\needs_delay.shift_register_reg[28][5] (\needs_delay.shift_register_reg[28][5] ),
        .\needs_delay.shift_register_reg[28][5]__0 (delay_match_m_br_n_5),
        .\needs_delay.shift_register_reg[28][6] (\needs_delay.shift_register_reg[28][6] ),
        .\needs_delay.shift_register_reg[28][6]__0 (delay_match_m_br_n_6),
        .\needs_delay.shift_register_reg[28][7] (\needs_delay.shift_register_reg[28][7] ),
        .\needs_delay.shift_register_reg[28][7]__0 (delay_match_m_br_n_7),
        .\time_control_regs[0] (\time_control_regs[0] [0]),
        .valid(valid));
  FDRE \g_d2_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(delay_match_g_center_n_15),
        .Q(g_d2[0]),
        .R(aresetn));
  FDRE \g_d2_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(delay_match_g_center_n_14),
        .Q(g_d2[1]),
        .R(aresetn));
  FDRE \g_d2_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(delay_match_g_center_n_13),
        .Q(g_d2[2]),
        .R(aresetn));
  FDRE \g_d2_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(delay_match_g_center_n_12),
        .Q(g_d2[3]),
        .R(aresetn));
  FDRE \g_d2_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(delay_match_g_center_n_11),
        .Q(g_d2[4]),
        .R(aresetn));
  FDRE \g_d2_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(delay_match_g_center_n_10),
        .Q(g_d2[5]),
        .R(aresetn));
  FDRE \g_d2_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(delay_match_g_center_n_9),
        .Q(g_d2[6]),
        .R(aresetn));
  FDRE \g_d2_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(delay_match_g_center_n_8),
        .Q(g_d2[7]),
        .R(aresetn));
  FDRE \g_d3_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(delay_match_g_center_n_7),
        .Q(g_d3[0]),
        .R(aresetn));
  FDRE \g_d3_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(delay_match_g_center_n_6),
        .Q(g_d3[1]),
        .R(aresetn));
  FDRE \g_d3_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(delay_match_g_center_n_5),
        .Q(g_d3[2]),
        .R(aresetn));
  FDRE \g_d3_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(delay_match_g_center_n_4),
        .Q(g_d3[3]),
        .R(aresetn));
  FDRE \g_d3_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(delay_match_g_center_n_3),
        .Q(g_d3[4]),
        .R(aresetn));
  FDRE \g_d3_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(delay_match_g_center_n_2),
        .Q(g_d3[5]),
        .R(aresetn));
  FDRE \g_d3_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(delay_match_g_center_n_1),
        .Q(g_d3[6]),
        .R(aresetn));
  FDRE \g_d3_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(delay_match_g_center_n_0),
        .Q(g_d3[7]),
        .R(aresetn));
  design_1_v_cfa_0_0_bilinear_cross get_RB
       (.D(m_bl),
        .Q(g_d3),
        .aclk(aclk),
        .aresetn(aresetn),
        .core_en_i_reg(core_en_i_reg),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[1][7] (i_al),
        .\needs_delay.shift_register_reg[1][7]_0 (i_br),
        .\needs_delay.shift_register_reg[28][7] (m_br),
        .\needs_delay.shift_register_reg[28][7]_0 (m_al),
        .\needs_delay.shift_register_reg[5][2] (m_ar),
        .\needs_delay.shift_register_reg[5][3] (i_bl),
        .\needs_delay.shift_register_reg[5][3]_0 (i_ar),
        .ram_reg_bram_0(ram_reg_bram_0),
        .resetn_out(resetn_out));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \needs_delay.shift_register_reg[3][0]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_i_1 
       (.I0(p_1_in),
        .I1(\valid_ablr_reg_n_0_[0] ),
        .O(valid[0]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \needs_delay.shift_register_reg[3][1]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_i_1 
       (.I0(p_1_in),
        .I1(p_2_in),
        .O(valid[1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \needs_delay.shift_register_reg[3][2]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_i_1 
       (.I0(p_3_in),
        .I1(\valid_ablr_reg_n_0_[0] ),
        .O(valid[2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \needs_delay.shift_register_reg[3][3]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_i_1 
       (.I0(p_3_in),
        .I1(p_2_in),
        .O(valid[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \row[0]_i_1__0 
       (.I0(row_reg),
        .O(plusOp__1[0]));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(plusOp__1[0]),
        .Q(row_reg),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[10] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(plusOp__1[10]),
        .Q(row_reg__0__0[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[11] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(plusOp__1[11]),
        .Q(row_reg__0__0[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[12] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(plusOp__1[12]),
        .Q(row_reg__0__0[12]),
        .R(SS));
  CARRY8 \row_reg[12]_i_2__0 
       (.CI(\row_reg[8]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_row_reg[12]_i_2__0_CO_UNCONNECTED [7:3],\row_reg[12]_i_2__0_n_5 ,\row_reg[12]_i_2__0_n_6 ,\row_reg[12]_i_2__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_reg[12]_i_2__0_O_UNCONNECTED [7:4],plusOp__1[12:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,row_reg__0__0[12:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(plusOp__1[1]),
        .Q(row_reg__0__0[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(plusOp__1[2]),
        .Q(row_reg__0__0[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(plusOp__1[3]),
        .Q(row_reg__0__0[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(plusOp__1[4]),
        .Q(row_reg__0__0[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(plusOp__1[5]),
        .Q(row_reg__0__0[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(plusOp__1[6]),
        .Q(row_reg__0__0[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(plusOp__1[7]),
        .Q(row_reg__0__0[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[8] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(plusOp__1[8]),
        .Q(row_reg__0__0[8]),
        .R(SS));
  CARRY8 \row_reg[8]_i_1__0 
       (.CI(row_reg),
        .CI_TOP(1'b0),
        .CO({\row_reg[8]_i_1__0_n_0 ,\row_reg[8]_i_1__0_n_1 ,\row_reg[8]_i_1__0_n_2 ,\row_reg[8]_i_1__0_n_3 ,\NLW_row_reg[8]_i_1__0_CO_UNCONNECTED [3],\row_reg[8]_i_1__0_n_5 ,\row_reg[8]_i_1__0_n_6 ,\row_reg[8]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp__1[8:1]),
        .S(row_reg__0__0[8:1]));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[9] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(plusOp__1[9]),
        .Q(row_reg__0__0[9]),
        .R(SS));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[0]_i_10__0 
       (.I0(\time_control_regs[0] [2]),
        .I1(col_reg__0__0[2]),
        .I2(\time_control_regs[0] [3]),
        .I3(col_reg__0__0[3]),
        .O(\valid_ablr[0]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[0]_i_11__0 
       (.I0(\time_control_regs[0] [0]),
        .I1(col_reg),
        .I2(\time_control_regs[0] [1]),
        .I3(col_reg__0__0[1]),
        .O(\valid_ablr[0]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid_ablr[0]_i_2 
       (.I0(\time_control_regs[0] [8]),
        .I1(col_reg__0__0[8]),
        .I2(col_reg__0__0[9]),
        .I3(\time_control_regs[0] [9]),
        .O(\valid_ablr[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid_ablr[0]_i_3__0 
       (.I0(\time_control_regs[0] [6]),
        .I1(col_reg__0__0[6]),
        .I2(col_reg__0__0[7]),
        .I3(\time_control_regs[0] [7]),
        .O(\valid_ablr[0]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid_ablr[0]_i_4 
       (.I0(\time_control_regs[0] [4]),
        .I1(col_reg__0__0[4]),
        .I2(col_reg__0__0[5]),
        .I3(\time_control_regs[0] [5]),
        .O(\valid_ablr[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid_ablr[0]_i_5__0 
       (.I0(\time_control_regs[0] [2]),
        .I1(col_reg__0__0[2]),
        .I2(col_reg__0__0[3]),
        .I3(\time_control_regs[0] [3]),
        .O(\valid_ablr[0]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid_ablr[0]_i_6__0 
       (.I0(\time_control_regs[0] [0]),
        .I1(col_reg),
        .I2(col_reg__0__0[1]),
        .I3(\time_control_regs[0] [1]),
        .O(\valid_ablr[0]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[0]_i_7__0 
       (.I0(\time_control_regs[0] [8]),
        .I1(col_reg__0__0[8]),
        .I2(\time_control_regs[0] [9]),
        .I3(col_reg__0__0[9]),
        .O(\valid_ablr[0]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[0]_i_8__0 
       (.I0(\time_control_regs[0] [6]),
        .I1(col_reg__0__0[6]),
        .I2(\time_control_regs[0] [7]),
        .I3(col_reg__0__0[7]),
        .O(\valid_ablr[0]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[0]_i_9__0 
       (.I0(\time_control_regs[0] [4]),
        .I1(col_reg__0__0[4]),
        .I2(\time_control_regs[0] [5]),
        .I3(col_reg__0__0[5]),
        .O(\valid_ablr[0]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \valid_ablr[1]_i_1__0 
       (.I0(\valid_ablr[1]_i_2_n_0 ),
        .I1(col_reg__0__0[6]),
        .I2(col_reg__0__0[7]),
        .I3(col_reg__0__0[9]),
        .I4(col_reg__0__0[8]),
        .O(\valid_ablr[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \valid_ablr[1]_i_2 
       (.I0(col_reg__0__0[5]),
        .I1(col_reg__0__0[4]),
        .I2(col_reg__0__0[1]),
        .I3(col_reg__0__0[2]),
        .I4(col_reg__0__0[3]),
        .O(\valid_ablr[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[2]_i_10 
       (.I0(\time_control_regs[0] [20]),
        .I1(row_reg__0__0[10]),
        .I2(\time_control_regs[0] [21]),
        .I3(row_reg__0__0[11]),
        .O(\valid_ablr[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[2]_i_11 
       (.I0(\time_control_regs[0] [18]),
        .I1(row_reg__0__0[8]),
        .I2(\time_control_regs[0] [19]),
        .I3(row_reg__0__0[9]),
        .O(\valid_ablr[2]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[2]_i_12 
       (.I0(\time_control_regs[0] [16]),
        .I1(row_reg__0__0[6]),
        .I2(\time_control_regs[0] [17]),
        .I3(row_reg__0__0[7]),
        .O(\valid_ablr[2]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[2]_i_13 
       (.I0(\time_control_regs[0] [14]),
        .I1(row_reg__0__0[4]),
        .I2(\time_control_regs[0] [15]),
        .I3(row_reg__0__0[5]),
        .O(\valid_ablr[2]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[2]_i_14 
       (.I0(\time_control_regs[0] [12]),
        .I1(row_reg__0__0[2]),
        .I2(\time_control_regs[0] [13]),
        .I3(row_reg__0__0[3]),
        .O(\valid_ablr[2]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[2]_i_15 
       (.I0(\time_control_regs[0] [10]),
        .I1(row_reg),
        .I2(\time_control_regs[0] [11]),
        .I3(row_reg__0__0[1]),
        .O(\valid_ablr[2]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \valid_ablr[2]_i_2__0 
       (.I0(\time_control_regs[0] [22]),
        .I1(row_reg__0__0[12]),
        .O(\valid_ablr[2]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid_ablr[2]_i_3 
       (.I0(\time_control_regs[0] [20]),
        .I1(row_reg__0__0[10]),
        .I2(row_reg__0__0[11]),
        .I3(\time_control_regs[0] [21]),
        .O(\valid_ablr[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid_ablr[2]_i_4 
       (.I0(\time_control_regs[0] [18]),
        .I1(row_reg__0__0[8]),
        .I2(row_reg__0__0[9]),
        .I3(\time_control_regs[0] [19]),
        .O(\valid_ablr[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid_ablr[2]_i_5 
       (.I0(\time_control_regs[0] [16]),
        .I1(row_reg__0__0[6]),
        .I2(row_reg__0__0[7]),
        .I3(\time_control_regs[0] [17]),
        .O(\valid_ablr[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid_ablr[2]_i_6 
       (.I0(\time_control_regs[0] [14]),
        .I1(row_reg__0__0[4]),
        .I2(row_reg__0__0[5]),
        .I3(\time_control_regs[0] [15]),
        .O(\valid_ablr[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid_ablr[2]_i_7 
       (.I0(\time_control_regs[0] [12]),
        .I1(row_reg__0__0[2]),
        .I2(row_reg__0__0[3]),
        .I3(\time_control_regs[0] [13]),
        .O(\valid_ablr[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \valid_ablr[2]_i_8 
       (.I0(\time_control_regs[0] [10]),
        .I1(row_reg),
        .I2(row_reg__0__0[1]),
        .I3(\time_control_regs[0] [11]),
        .O(\valid_ablr[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \valid_ablr[2]_i_9 
       (.I0(row_reg__0__0[12]),
        .I1(\time_control_regs[0] [22]),
        .O(\valid_ablr[2]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \valid_ablr[3]_i_2 
       (.I0(\valid_ablr[3]_i_3_n_0 ),
        .I1(\valid_ablr[3]_i_4_n_0 ),
        .O(gtOp));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \valid_ablr[3]_i_3 
       (.I0(row_reg__0__0[6]),
        .I1(row_reg__0__0[4]),
        .I2(row_reg__0__0[5]),
        .I3(row_reg__0__0[1]),
        .I4(row_reg__0__0[2]),
        .I5(row_reg__0__0[3]),
        .O(\valid_ablr[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \valid_ablr[3]_i_4 
       (.I0(row_reg__0__0[11]),
        .I1(row_reg__0__0[10]),
        .I2(row_reg__0__0[12]),
        .I3(row_reg__0__0[7]),
        .I4(row_reg__0__0[8]),
        .I5(row_reg__0__0[9]),
        .O(\valid_ablr[3]_i_4_n_0 ));
  FDSE \valid_ablr_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\valid_ablr_reg[0]_i_1_n_3 ),
        .Q(\valid_ablr_reg_n_0_[0] ),
        .S(SS));
  CARRY8 \valid_ablr_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_valid_ablr_reg[0]_i_1_CO_UNCONNECTED [7:5],\valid_ablr_reg[0]_i_1_n_3 ,\NLW_valid_ablr_reg[0]_i_1_CO_UNCONNECTED [3],\valid_ablr_reg[0]_i_1_n_5 ,\valid_ablr_reg[0]_i_1_n_6 ,\valid_ablr_reg[0]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,\valid_ablr[0]_i_2_n_0 ,\valid_ablr[0]_i_3__0_n_0 ,\valid_ablr[0]_i_4_n_0 ,\valid_ablr[0]_i_5__0_n_0 ,\valid_ablr[0]_i_6__0_n_0 }),
        .O(\NLW_valid_ablr_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\valid_ablr[0]_i_7__0_n_0 ,\valid_ablr[0]_i_8__0_n_0 ,\valid_ablr[0]_i_9__0_n_0 ,\valid_ablr[0]_i_10__0_n_0 ,\valid_ablr[0]_i_11__0_n_0 }));
  FDRE \valid_ablr_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\valid_ablr[1]_i_1__0_n_0 ),
        .Q(p_2_in),
        .R(SS));
  FDSE \valid_ablr_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\valid_ablr_reg[2]_i_1_n_1 ),
        .Q(p_1_in),
        .S(SS));
  CARRY8 \valid_ablr_reg[2]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_valid_ablr_reg[2]_i_1_CO_UNCONNECTED [7],\valid_ablr_reg[2]_i_1_n_1 ,\valid_ablr_reg[2]_i_1_n_2 ,\valid_ablr_reg[2]_i_1_n_3 ,\NLW_valid_ablr_reg[2]_i_1_CO_UNCONNECTED [3],\valid_ablr_reg[2]_i_1_n_5 ,\valid_ablr_reg[2]_i_1_n_6 ,\valid_ablr_reg[2]_i_1_n_7 }),
        .DI({1'b0,\valid_ablr[2]_i_2__0_n_0 ,\valid_ablr[2]_i_3_n_0 ,\valid_ablr[2]_i_4_n_0 ,\valid_ablr[2]_i_5_n_0 ,\valid_ablr[2]_i_6_n_0 ,\valid_ablr[2]_i_7_n_0 ,\valid_ablr[2]_i_8_n_0 }),
        .O(\NLW_valid_ablr_reg[2]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,\valid_ablr[2]_i_9_n_0 ,\valid_ablr[2]_i_10_n_0 ,\valid_ablr[2]_i_11_n_0 ,\valid_ablr[2]_i_12_n_0 ,\valid_ablr[2]_i_13_n_0 ,\valid_ablr[2]_i_14_n_0 ,\valid_ablr[2]_i_15_n_0 }));
  FDRE \valid_ablr_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(gtOp),
        .Q(p_3_in),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "interpolate_RB_at_G" *) 
module design_1_v_cfa_0_0_interpolate_RB_at_G
   (\needs_delay.shift_register_reg[1][38] ,
    \muxed_br_b_reg[7]_0 ,
    \valid_dm_reg[3]_0 ,
    \q_reg[0] ,
    \needs_delay.shift_register_reg[5][7]__0 ,
    intc_if,
    \needs_delay.shift_register_reg[1][47]__0 ,
    aclk,
    \needs_delay.shift_register_reg[1][46]__0 ,
    \needs_delay.shift_register_reg[1][45]__0 ,
    \needs_delay.shift_register_reg[1][44]__0 ,
    \needs_delay.shift_register_reg[1][43]__0 ,
    \needs_delay.shift_register_reg[1][42]__0 ,
    \needs_delay.shift_register_reg[1][41]__0 ,
    \needs_delay.shift_register_reg[1][40]__0 ,
    nhood,
    g_select_ce,
    G_r4c2_d,
    RB_G_g_intp_b_d,
    RB_G_g_intp_l_d,
    G_r3c1_d,
    rb_select_ce,
    resetn_out,
    sync_active_to_RB_at_G,
    Q,
    RB_nhood,
    \time_control_regs[0] ,
    \needs_delay.shift_register_reg[1][15] ,
    \needs_delay.shift_register_reg[1][14] ,
    \needs_delay.shift_register_reg[1][12] ,
    \needs_delay.shift_register_reg[1][10] ,
    \needs_delay.shift_register_reg[1][8] ,
    \needs_delay.shift_register_reg[1][10]_0 ,
    \needs_delay.shift_register_reg[1][8]_0 ,
    \core_control_regs[0] ,
    core_en_i_reg,
    core_en_i_reg_0,
    SR,
    D,
    \needs_delay.shift_register_reg[37][7]__0 ,
    \needs_delay.shift_register_reg[38][7] ,
    \raw_reg[10] ,
    core_en_i_reg_1,
    SS);
  output [6:0]\needs_delay.shift_register_reg[1][38] ;
  output \muxed_br_b_reg[7]_0 ;
  output [0:0]\valid_dm_reg[3]_0 ;
  output [0:0]\q_reg[0] ;
  output [7:0]\needs_delay.shift_register_reg[5][7]__0 ;
  input [0:0]intc_if;
  input \needs_delay.shift_register_reg[1][47]__0 ;
  input aclk;
  input \needs_delay.shift_register_reg[1][46]__0 ;
  input \needs_delay.shift_register_reg[1][45]__0 ;
  input \needs_delay.shift_register_reg[1][44]__0 ;
  input \needs_delay.shift_register_reg[1][43]__0 ;
  input \needs_delay.shift_register_reg[1][42]__0 ;
  input \needs_delay.shift_register_reg[1][41]__0 ;
  input \needs_delay.shift_register_reg[1][40]__0 ;
  input [14:0]nhood;
  input g_select_ce;
  input [7:0]G_r4c2_d;
  input [7:0]RB_G_g_intp_b_d;
  input [7:0]RB_G_g_intp_l_d;
  input [7:0]G_r3c1_d;
  input rb_select_ce;
  input resetn_out;
  input sync_active_to_RB_at_G;
  input [9:0]Q;
  input [31:0]RB_nhood;
  input [22:0]\time_control_regs[0] ;
  input \needs_delay.shift_register_reg[1][15] ;
  input \needs_delay.shift_register_reg[1][14] ;
  input \needs_delay.shift_register_reg[1][12] ;
  input \needs_delay.shift_register_reg[1][10] ;
  input \needs_delay.shift_register_reg[1][8] ;
  input \needs_delay.shift_register_reg[1][10]_0 ;
  input \needs_delay.shift_register_reg[1][8]_0 ;
  input [1:0]\core_control_regs[0] ;
  input [0:0]core_en_i_reg;
  input [0:0]core_en_i_reg_0;
  input [0:0]SR;
  input [7:0]D;
  input [7:0]\needs_delay.shift_register_reg[37][7]__0 ;
  input [7:0]\needs_delay.shift_register_reg[38][7] ;
  input [0:0]\raw_reg[10] ;
  input core_en_i_reg_1;
  input [0:0]SS;

  wire [7:0]D;
  wire [7:0]G_r3c1_d;
  wire [7:0]G_r4c2_d;
  wire [9:0]Q;
  wire [7:0]RB_G_g_intp_b_d;
  wire [7:0]RB_G_g_intp_l_d;
  wire [31:0]RB_nhood;
  wire [0:0]SR;
  wire [0:0]SS;
  wire aclk;
  wire \col[9]_i_1__0_n_0 ;
  wire \col[9]_i_3__0_n_0 ;
  wire [0:0]col_reg;
  wire [9:1]col_reg__0;
  wire [1:0]\core_control_regs[0] ;
  wire [0:0]core_en_i_reg;
  wire [0:0]core_en_i_reg_0;
  wire core_en_i_reg_1;
  wire delay_match_g_intp_b_n_0;
  wire delay_match_g_intp_b_n_1;
  wire delay_match_g_intp_b_n_2;
  wire delay_match_g_intp_b_n_3;
  wire delay_match_g_intp_b_n_4;
  wire delay_match_g_intp_b_n_5;
  wire delay_match_g_intp_b_n_6;
  wire delay_match_g_intp_b_n_7;
  wire delay_match_g_intp_l_n_0;
  wire delay_match_g_intp_l_n_1;
  wire delay_match_g_intp_l_n_2;
  wire delay_match_g_intp_l_n_3;
  wire delay_match_g_intp_l_n_4;
  wire delay_match_g_intp_l_n_5;
  wire delay_match_g_intp_l_n_6;
  wire delay_match_g_intp_l_n_7;
  wire delay_match_g_intp_r_n_0;
  wire delay_match_g_intp_r_n_1;
  wire delay_match_g_intp_r_n_2;
  wire delay_match_g_intp_r_n_3;
  wire delay_match_g_intp_r_n_4;
  wire delay_match_g_intp_r_n_5;
  wire delay_match_g_intp_r_n_6;
  wire delay_match_g_intp_r_n_7;
  wire delay_match_rb_orig_b_n_0;
  wire delay_match_rb_orig_b_n_1;
  wire delay_match_rb_orig_b_n_2;
  wire delay_match_rb_orig_b_n_3;
  wire delay_match_rb_orig_b_n_4;
  wire delay_match_rb_orig_b_n_5;
  wire delay_match_rb_orig_b_n_6;
  wire delay_match_rb_orig_b_n_7;
  wire delay_valid_n_5;
  wire delay_valid_n_6;
  wire delay_valid_n_7;
  wire delay_valid_n_8;
  wire [7:0]g_intp_a_d2;
  wire [7:0]g_intp_a_d3;
  wire [7:0]g_intp_b_d2;
  wire [7:0]g_intp_l_d2;
  wire [7:0]g_intp_l_d3;
  wire [7:0]g_intp_r_d2;
  wire [7:0]g_intp_r_d3;
  wire [7:0]g_orig_c_d2;
  wire [7:0]g_orig_c_d3;
  wire g_select_ce;
  wire gtOp;
  wire [0:0]intc_if;
  wire [7:0]muxed_br_a;
  wire \muxed_br_a[0]_i_1_n_0 ;
  wire \muxed_br_a[0]_i_2_n_0 ;
  wire \muxed_br_a[1]_i_1_n_0 ;
  wire \muxed_br_a[1]_i_2_n_0 ;
  wire \muxed_br_a[2]_i_1_n_0 ;
  wire \muxed_br_a[2]_i_2_n_0 ;
  wire \muxed_br_a[3]_i_1_n_0 ;
  wire \muxed_br_a[3]_i_2_n_0 ;
  wire \muxed_br_a[4]_i_1_n_0 ;
  wire \muxed_br_a[4]_i_2_n_0 ;
  wire \muxed_br_a[5]_i_1_n_0 ;
  wire \muxed_br_a[5]_i_2_n_0 ;
  wire \muxed_br_a[6]_i_1_n_0 ;
  wire \muxed_br_a[6]_i_2_n_0 ;
  wire \muxed_br_a[6]_i_3_n_0 ;
  wire \muxed_br_a[7]_i_1_n_0 ;
  wire \muxed_br_a[7]_i_2_n_0 ;
  wire \muxed_br_a[7]_i_3_n_0 ;
  wire [7:0]muxed_br_b;
  wire \muxed_br_b[0]_i_1_n_0 ;
  wire \muxed_br_b[1]_i_1_n_0 ;
  wire \muxed_br_b[2]_i_1_n_0 ;
  wire \muxed_br_b[3]_i_1_n_0 ;
  wire \muxed_br_b[4]_i_1_n_0 ;
  wire \muxed_br_b[5]_i_1_n_0 ;
  wire \muxed_br_b[6]_i_1_n_0 ;
  wire \muxed_br_b[7]_i_1_n_0 ;
  wire \muxed_br_b_reg[7]_0 ;
  wire [7:0]muxed_br_l;
  wire \muxed_br_l[0]_i_1_n_0 ;
  wire \muxed_br_l[0]_i_2_n_0 ;
  wire \muxed_br_l[1]_i_1_n_0 ;
  wire \muxed_br_l[1]_i_2_n_0 ;
  wire \muxed_br_l[2]_i_1_n_0 ;
  wire \muxed_br_l[2]_i_2_n_0 ;
  wire \muxed_br_l[3]_i_1_n_0 ;
  wire \muxed_br_l[3]_i_2_n_0 ;
  wire \muxed_br_l[4]_i_1_n_0 ;
  wire \muxed_br_l[4]_i_2_n_0 ;
  wire \muxed_br_l[5]_i_1_n_0 ;
  wire \muxed_br_l[5]_i_2_n_0 ;
  wire \muxed_br_l[6]_i_1_n_0 ;
  wire \muxed_br_l[6]_i_2_n_0 ;
  wire \muxed_br_l[7]_i_1_n_0 ;
  wire \muxed_br_l[7]_i_2_n_0 ;
  wire [7:0]muxed_br_r;
  wire \muxed_br_r[0]_i_1_n_0 ;
  wire \muxed_br_r[0]_i_2_n_0 ;
  wire \muxed_br_r[1]_i_1_n_0 ;
  wire \muxed_br_r[1]_i_2_n_0 ;
  wire \muxed_br_r[2]_i_1_n_0 ;
  wire \muxed_br_r[2]_i_2_n_0 ;
  wire \muxed_br_r[3]_i_1_n_0 ;
  wire \muxed_br_r[3]_i_2_n_0 ;
  wire \muxed_br_r[4]_i_1_n_0 ;
  wire \muxed_br_r[4]_i_2_n_0 ;
  wire \muxed_br_r[5]_i_1_n_0 ;
  wire \muxed_br_r[5]_i_2_n_0 ;
  wire \muxed_br_r[6]_i_1_n_0 ;
  wire \muxed_br_r[6]_i_2_n_0 ;
  wire \muxed_br_r[7]_i_1_n_0 ;
  wire \muxed_br_r[7]_i_2_n_0 ;
  wire [7:0]muxed_g_a;
  wire \muxed_g_a[0]_i_1_n_0 ;
  wire \muxed_g_a[1]_i_1_n_0 ;
  wire \muxed_g_a[2]_i_1_n_0 ;
  wire \muxed_g_a[3]_i_1_n_0 ;
  wire \muxed_g_a[4]_i_1_n_0 ;
  wire \muxed_g_a[5]_i_1_n_0 ;
  wire \muxed_g_a[6]_i_1_n_0 ;
  wire \muxed_g_a[7]_i_1_n_0 ;
  wire [7:0]muxed_g_b;
  wire [7:0]muxed_g_c;
  wire \muxed_g_c[0]_i_1_n_0 ;
  wire \muxed_g_c[1]_i_1_n_0 ;
  wire \muxed_g_c[2]_i_1_n_0 ;
  wire \muxed_g_c[3]_i_1_n_0 ;
  wire \muxed_g_c[4]_i_1_n_0 ;
  wire \muxed_g_c[5]_i_1_n_0 ;
  wire \muxed_g_c[6]_i_1_n_0 ;
  wire \muxed_g_c[7]_i_1_n_0 ;
  wire [7:0]muxed_g_l;
  wire \muxed_g_l[0]_i_1_n_0 ;
  wire \muxed_g_l[1]_i_1_n_0 ;
  wire \muxed_g_l[2]_i_1_n_0 ;
  wire \muxed_g_l[3]_i_1_n_0 ;
  wire \muxed_g_l[4]_i_1_n_0 ;
  wire \muxed_g_l[5]_i_1_n_0 ;
  wire \muxed_g_l[6]_i_1_n_0 ;
  wire \muxed_g_l[7]_i_1_n_0 ;
  wire [7:0]muxed_g_r;
  wire \muxed_g_r[0]_i_1_n_0 ;
  wire \muxed_g_r[1]_i_1_n_0 ;
  wire \muxed_g_r[2]_i_1_n_0 ;
  wire \muxed_g_r[3]_i_1_n_0 ;
  wire \muxed_g_r[4]_i_1_n_0 ;
  wire \muxed_g_r[5]_i_1_n_0 ;
  wire \muxed_g_r[6]_i_1_n_0 ;
  wire \muxed_g_r[7]_i_1_n_0 ;
  wire [7:0]muxed_rb_a;
  wire \muxed_rb_a[0]_i_1_n_0 ;
  wire \muxed_rb_a[0]_i_2_n_0 ;
  wire \muxed_rb_a[1]_i_1_n_0 ;
  wire \muxed_rb_a[1]_i_2_n_0 ;
  wire \muxed_rb_a[2]_i_1_n_0 ;
  wire \muxed_rb_a[2]_i_2_n_0 ;
  wire \muxed_rb_a[3]_i_1_n_0 ;
  wire \muxed_rb_a[3]_i_2_n_0 ;
  wire \muxed_rb_a[4]_i_1_n_0 ;
  wire \muxed_rb_a[4]_i_2_n_0 ;
  wire \muxed_rb_a[5]_i_1_n_0 ;
  wire \muxed_rb_a[5]_i_2_n_0 ;
  wire \muxed_rb_a[6]_i_1_n_0 ;
  wire \muxed_rb_a[6]_i_2_n_0 ;
  wire \muxed_rb_a[7]_i_1_n_0 ;
  wire \muxed_rb_a[7]_i_2_n_0 ;
  wire [7:0]muxed_rb_b;
  wire \muxed_rb_b[0]_i_1_n_0 ;
  wire \muxed_rb_b[0]_i_2_n_0 ;
  wire \muxed_rb_b[1]_i_1_n_0 ;
  wire \muxed_rb_b[1]_i_2_n_0 ;
  wire \muxed_rb_b[2]_i_1_n_0 ;
  wire \muxed_rb_b[2]_i_2_n_0 ;
  wire \muxed_rb_b[3]_i_1_n_0 ;
  wire \muxed_rb_b[3]_i_2_n_0 ;
  wire \muxed_rb_b[4]_i_1_n_0 ;
  wire \muxed_rb_b[4]_i_2_n_0 ;
  wire \muxed_rb_b[5]_i_1_n_0 ;
  wire \muxed_rb_b[5]_i_2_n_0 ;
  wire \muxed_rb_b[6]_i_1_n_0 ;
  wire \muxed_rb_b[6]_i_2_n_0 ;
  wire \muxed_rb_b[7]_i_1_n_0 ;
  wire \muxed_rb_b[7]_i_2_n_0 ;
  wire [7:0]muxed_rb_l;
  wire \muxed_rb_l[0]_i_1_n_0 ;
  wire \muxed_rb_l[0]_i_2_n_0 ;
  wire \muxed_rb_l[1]_i_1_n_0 ;
  wire \muxed_rb_l[1]_i_2_n_0 ;
  wire \muxed_rb_l[2]_i_1_n_0 ;
  wire \muxed_rb_l[2]_i_2_n_0 ;
  wire \muxed_rb_l[3]_i_1_n_0 ;
  wire \muxed_rb_l[3]_i_2_n_0 ;
  wire \muxed_rb_l[4]_i_1_n_0 ;
  wire \muxed_rb_l[4]_i_2_n_0 ;
  wire \muxed_rb_l[5]_i_1_n_0 ;
  wire \muxed_rb_l[5]_i_2_n_0 ;
  wire \muxed_rb_l[6]_i_1_n_0 ;
  wire \muxed_rb_l[6]_i_2_n_0 ;
  wire \muxed_rb_l[7]_i_1_n_0 ;
  wire \muxed_rb_l[7]_i_2_n_0 ;
  wire [7:0]muxed_rb_r;
  wire \muxed_rb_r[0]_i_1_n_0 ;
  wire \muxed_rb_r[0]_i_2_n_0 ;
  wire \muxed_rb_r[1]_i_1_n_0 ;
  wire \muxed_rb_r[1]_i_2_n_0 ;
  wire \muxed_rb_r[2]_i_1_n_0 ;
  wire \muxed_rb_r[2]_i_2_n_0 ;
  wire \muxed_rb_r[3]_i_1_n_0 ;
  wire \muxed_rb_r[3]_i_2_n_0 ;
  wire \muxed_rb_r[4]_i_1_n_0 ;
  wire \muxed_rb_r[4]_i_2_n_0 ;
  wire \muxed_rb_r[5]_i_1_n_0 ;
  wire \muxed_rb_r[5]_i_2_n_0 ;
  wire \muxed_rb_r[6]_i_1_n_0 ;
  wire \muxed_rb_r[6]_i_2_n_0 ;
  wire \muxed_rb_r[7]_i_1_n_0 ;
  wire \needs_delay.shift_register_reg[1][10] ;
  wire \needs_delay.shift_register_reg[1][10]_0 ;
  wire \needs_delay.shift_register_reg[1][12] ;
  wire \needs_delay.shift_register_reg[1][14] ;
  wire \needs_delay.shift_register_reg[1][15] ;
  wire [6:0]\needs_delay.shift_register_reg[1][38] ;
  wire \needs_delay.shift_register_reg[1][40]__0 ;
  wire \needs_delay.shift_register_reg[1][41]__0 ;
  wire \needs_delay.shift_register_reg[1][42]__0 ;
  wire \needs_delay.shift_register_reg[1][43]__0 ;
  wire \needs_delay.shift_register_reg[1][44]__0 ;
  wire \needs_delay.shift_register_reg[1][45]__0 ;
  wire \needs_delay.shift_register_reg[1][46]__0 ;
  wire \needs_delay.shift_register_reg[1][47]__0 ;
  wire \needs_delay.shift_register_reg[1][8] ;
  wire \needs_delay.shift_register_reg[1][8]_0 ;
  wire [7:0]\needs_delay.shift_register_reg[37][7]__0 ;
  wire [7:0]\needs_delay.shift_register_reg[38][7] ;
  wire [7:0]\needs_delay.shift_register_reg[41]_2 ;
  wire [7:0]\needs_delay.shift_register_reg[4]_3 ;
  wire [7:0]\needs_delay.shift_register_reg[5][7]__0 ;
  wire [14:0]nhood;
  wire [9:0]plusOp__0;
  wire [12:0]plusOp__1;
  wire [0:0]\q_reg[0] ;
  wire [0:0]\raw_reg[10] ;
  wire \rb_intp_a_d2_reg_n_0_[0] ;
  wire \rb_intp_a_d2_reg_n_0_[1] ;
  wire \rb_intp_a_d2_reg_n_0_[2] ;
  wire \rb_intp_a_d2_reg_n_0_[3] ;
  wire \rb_intp_a_d2_reg_n_0_[4] ;
  wire \rb_intp_a_d2_reg_n_0_[5] ;
  wire \rb_intp_a_d2_reg_n_0_[6] ;
  wire \rb_intp_a_d2_reg_n_0_[7] ;
  wire [7:0]rb_intp_a_d3;
  wire [7:0]rb_intp_b_d2;
  wire [7:0]rb_intp_b_d3;
  wire [7:0]rb_intp_l_d2;
  wire [7:0]rb_intp_l_d3;
  wire [7:0]rb_intp_r_d2;
  wire [7:0]rb_intp_r_d3;
  wire \rb_orig_a_d2_reg_n_0_[0] ;
  wire \rb_orig_a_d2_reg_n_0_[1] ;
  wire \rb_orig_a_d2_reg_n_0_[2] ;
  wire \rb_orig_a_d2_reg_n_0_[3] ;
  wire \rb_orig_a_d2_reg_n_0_[4] ;
  wire \rb_orig_a_d2_reg_n_0_[5] ;
  wire \rb_orig_a_d2_reg_n_0_[6] ;
  wire \rb_orig_a_d2_reg_n_0_[7] ;
  wire [7:0]rb_orig_a_d3;
  wire [7:0]rb_orig_b_d2;
  wire [7:0]rb_orig_b_d3;
  wire [7:0]rb_orig_l_d2;
  wire [7:0]rb_orig_l_d3;
  wire [7:0]rb_orig_r_d2;
  wire [7:0]rb_orig_r_d3;
  wire rb_select_ce;
  wire resetn_out;
  wire row;
  wire \row[12]_i_3_n_0 ;
  wire \row[12]_i_4_n_0 ;
  wire \row[12]_i_5_n_0 ;
  wire \row_reg[12]_i_2__1_n_5 ;
  wire \row_reg[12]_i_2__1_n_6 ;
  wire \row_reg[12]_i_2__1_n_7 ;
  wire \row_reg[8]_i_1__1_n_0 ;
  wire \row_reg[8]_i_1__1_n_1 ;
  wire \row_reg[8]_i_1__1_n_2 ;
  wire \row_reg[8]_i_1__1_n_3 ;
  wire \row_reg[8]_i_1__1_n_5 ;
  wire \row_reg[8]_i_1__1_n_6 ;
  wire \row_reg[8]_i_1__1_n_7 ;
  wire [12:1]row_reg__0;
  wire sync_active_to_RB_at_G;
  wire [22:0]\time_control_regs[0] ;
  wire v_a;
  wire v_b;
  wire v_l;
  wire \valid_ablr[0]_i_10__1_n_0 ;
  wire \valid_ablr[0]_i_11__1_n_0 ;
  wire \valid_ablr[0]_i_2__0_n_0 ;
  wire \valid_ablr[0]_i_3__1_n_0 ;
  wire \valid_ablr[0]_i_4__0_n_0 ;
  wire \valid_ablr[0]_i_5__1_n_0 ;
  wire \valid_ablr[0]_i_6__1_n_0 ;
  wire \valid_ablr[0]_i_7__1_n_0 ;
  wire \valid_ablr[0]_i_8__1_n_0 ;
  wire \valid_ablr[0]_i_9__1_n_0 ;
  wire \valid_ablr[1]_i_1__1_n_0 ;
  wire \valid_ablr[1]_i_2__0_n_0 ;
  wire \valid_ablr[2]_i_10__0_n_0 ;
  wire \valid_ablr[2]_i_11__0_n_0 ;
  wire \valid_ablr[2]_i_12__0_n_0 ;
  wire \valid_ablr[2]_i_13__0_n_0 ;
  wire \valid_ablr[2]_i_14__0_n_0 ;
  wire \valid_ablr[2]_i_15__0_n_0 ;
  wire \valid_ablr[2]_i_2_n_0 ;
  wire \valid_ablr[2]_i_3__0_n_0 ;
  wire \valid_ablr[2]_i_4__0_n_0 ;
  wire \valid_ablr[2]_i_5__0_n_0 ;
  wire \valid_ablr[2]_i_6__0_n_0 ;
  wire \valid_ablr[2]_i_7__0_n_0 ;
  wire \valid_ablr[2]_i_8__0_n_0 ;
  wire \valid_ablr[2]_i_9__0_n_0 ;
  wire \valid_ablr[3]_i_3__0_n_0 ;
  wire \valid_ablr[3]_i_4__0_n_0 ;
  wire \valid_ablr_reg[0]_i_1__0_n_3 ;
  wire \valid_ablr_reg[0]_i_1__0_n_5 ;
  wire \valid_ablr_reg[0]_i_1__0_n_6 ;
  wire \valid_ablr_reg[0]_i_1__0_n_7 ;
  wire \valid_ablr_reg[2]_i_1__0_n_1 ;
  wire \valid_ablr_reg[2]_i_1__0_n_2 ;
  wire \valid_ablr_reg[2]_i_1__0_n_3 ;
  wire \valid_ablr_reg[2]_i_1__0_n_5 ;
  wire \valid_ablr_reg[2]_i_1__0_n_6 ;
  wire \valid_ablr_reg[2]_i_1__0_n_7 ;
  wire \valid_ablr_reg_n_0_[0] ;
  wire \valid_ablr_reg_n_0_[1] ;
  wire \valid_ablr_reg_n_0_[2] ;
  wire \valid_ablr_reg_n_0_[3] ;
  wire [3:0]valid_d;
  wire [3:0]valid_d2;
  wire [0:0]\valid_dm_reg[3]_0 ;
  wire \valid_dm_reg_n_0_[0] ;
  wire [7:3]\NLW_row_reg[12]_i_2__1_CO_UNCONNECTED ;
  wire [7:4]\NLW_row_reg[12]_i_2__1_O_UNCONNECTED ;
  wire [3:3]\NLW_row_reg[8]_i_1__1_CO_UNCONNECTED ;
  wire [7:3]\NLW_valid_ablr_reg[0]_i_1__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_valid_ablr_reg[0]_i_1__0_O_UNCONNECTED ;
  wire [7:3]\NLW_valid_ablr_reg[2]_i_1__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_valid_ablr_reg[2]_i_1__0_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \col[0]_i_1__1 
       (.I0(col_reg),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \col[1]_i_1__1 
       (.I0(col_reg__0[1]),
        .I1(col_reg),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \col[2]_i_1__1 
       (.I0(col_reg__0[2]),
        .I1(col_reg__0[1]),
        .I2(col_reg),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \col[3]_i_1__1 
       (.I0(col_reg__0[3]),
        .I1(col_reg),
        .I2(col_reg__0[1]),
        .I3(col_reg__0[2]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col[4]_i_1__1 
       (.I0(col_reg__0[2]),
        .I1(col_reg__0[1]),
        .I2(col_reg),
        .I3(col_reg__0[3]),
        .I4(col_reg__0[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \col[5]_i_1__1 
       (.I0(col_reg__0[5]),
        .I1(col_reg__0[2]),
        .I2(col_reg__0[1]),
        .I3(col_reg),
        .I4(col_reg__0[3]),
        .I5(col_reg__0[4]),
        .O(plusOp__0[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \col[6]_i_1__1 
       (.I0(col_reg__0[6]),
        .I1(\col[9]_i_3__0_n_0 ),
        .I2(col_reg__0[5]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \col[7]_i_1__1 
       (.I0(col_reg__0[7]),
        .I1(col_reg__0[5]),
        .I2(\col[9]_i_3__0_n_0 ),
        .I3(col_reg__0[6]),
        .O(plusOp__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \col[8]_i_1__1 
       (.I0(col_reg__0[8]),
        .I1(col_reg__0[6]),
        .I2(\col[9]_i_3__0_n_0 ),
        .I3(col_reg__0[5]),
        .I4(col_reg__0[7]),
        .O(plusOp__0[8]));
  LUT4 #(
    .INIT(16'hFBBB)) 
    \col[9]_i_1__0 
       (.I0(row),
        .I1(resetn_out),
        .I2(intc_if),
        .I3(sync_active_to_RB_at_G),
        .O(\col[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \col[9]_i_2__1 
       (.I0(col_reg__0[9]),
        .I1(col_reg__0[7]),
        .I2(col_reg__0[5]),
        .I3(\col[9]_i_3__0_n_0 ),
        .I4(col_reg__0[6]),
        .I5(col_reg__0[8]),
        .O(plusOp__0[9]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \col[9]_i_3__0 
       (.I0(col_reg__0[4]),
        .I1(col_reg__0[3]),
        .I2(col_reg),
        .I3(col_reg__0[1]),
        .I4(col_reg__0[2]),
        .O(\col[9]_i_3__0_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \col_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[0]),
        .Q(col_reg),
        .S(\col[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[1]),
        .Q(col_reg__0[1]),
        .R(\col[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[2]),
        .Q(col_reg__0[2]),
        .R(\col[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[3]),
        .Q(col_reg__0[3]),
        .R(\col[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[4]),
        .Q(col_reg__0[4]),
        .R(\col[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[5]),
        .Q(col_reg__0[5]),
        .R(\col[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[6]),
        .Q(col_reg__0[6]),
        .R(\col[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[7]),
        .Q(col_reg__0[7]),
        .R(\col[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[8]),
        .Q(col_reg__0[8]),
        .R(\col[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[9]),
        .Q(col_reg__0[9]),
        .R(\col[9]_i_1__0_n_0 ));
  design_1_v_cfa_0_0_DELAY__parameterized16_17 delay_match_g_intp_a
       (.D(\needs_delay.shift_register_reg[4]_3 ),
        .G_r4c2_d(G_r4c2_d),
        .aclk(aclk),
        .g_select_ce(g_select_ce));
  design_1_v_cfa_0_0_DELAY__parameterized16_18 delay_match_g_intp_b
       (.D({delay_match_g_intp_b_n_0,delay_match_g_intp_b_n_1,delay_match_g_intp_b_n_2,delay_match_g_intp_b_n_3,delay_match_g_intp_b_n_4,delay_match_g_intp_b_n_5,delay_match_g_intp_b_n_6,delay_match_g_intp_b_n_7}),
        .RB_G_g_intp_b_d(RB_G_g_intp_b_d),
        .aclk(aclk),
        .g_select_ce(g_select_ce));
  design_1_v_cfa_0_0_DELAY__parameterized16_19 delay_match_g_intp_l
       (.D({delay_match_g_intp_l_n_0,delay_match_g_intp_l_n_1,delay_match_g_intp_l_n_2,delay_match_g_intp_l_n_3,delay_match_g_intp_l_n_4,delay_match_g_intp_l_n_5,delay_match_g_intp_l_n_6,delay_match_g_intp_l_n_7}),
        .RB_G_g_intp_l_d(RB_G_g_intp_l_d),
        .aclk(aclk),
        .g_select_ce(g_select_ce));
  design_1_v_cfa_0_0_DELAY__parameterized16_20 delay_match_g_intp_r
       (.D({delay_match_g_intp_r_n_0,delay_match_g_intp_r_n_1,delay_match_g_intp_r_n_2,delay_match_g_intp_r_n_3,delay_match_g_intp_r_n_4,delay_match_g_intp_r_n_5,delay_match_g_intp_r_n_6,delay_match_g_intp_r_n_7}),
        .G_r3c1_d(G_r3c1_d),
        .aclk(aclk),
        .g_select_ce(g_select_ce));
  design_1_v_cfa_0_0_DELAY__parameterized23 delay_match_g_orig_c
       (.aclk(aclk),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[1][38] (\needs_delay.shift_register_reg[1][38] ),
        .nhood(nhood[6:0]));
  design_1_v_cfa_0_0_DELAY__parameterized23_21 delay_match_rb_orig_a
       (.D(\needs_delay.shift_register_reg[41]_2 ),
        .aclk(aclk),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[1][40]__0 (\needs_delay.shift_register_reg[1][40]__0 ),
        .\needs_delay.shift_register_reg[1][41]__0 (\needs_delay.shift_register_reg[1][41]__0 ),
        .\needs_delay.shift_register_reg[1][42]__0 (\needs_delay.shift_register_reg[1][42]__0 ),
        .\needs_delay.shift_register_reg[1][43]__0 (\needs_delay.shift_register_reg[1][43]__0 ),
        .\needs_delay.shift_register_reg[1][44]__0 (\needs_delay.shift_register_reg[1][44]__0 ),
        .\needs_delay.shift_register_reg[1][45]__0 (\needs_delay.shift_register_reg[1][45]__0 ),
        .\needs_delay.shift_register_reg[1][46]__0 (\needs_delay.shift_register_reg[1][46]__0 ),
        .\needs_delay.shift_register_reg[1][47]__0 (\needs_delay.shift_register_reg[1][47]__0 ));
  design_1_v_cfa_0_0_DELAY__parameterized23_22 delay_match_rb_orig_b
       (.D({delay_match_rb_orig_b_n_0,delay_match_rb_orig_b_n_1,delay_match_rb_orig_b_n_2,delay_match_rb_orig_b_n_3,delay_match_rb_orig_b_n_4,delay_match_rb_orig_b_n_5,delay_match_rb_orig_b_n_6,delay_match_rb_orig_b_n_7}),
        .aclk(aclk),
        .intc_if(intc_if),
        .nhood(nhood[14:7]));
  design_1_v_cfa_0_0_DELAY__parameterized24 delay_valid
       (.D(valid_d),
        .Q({\valid_ablr_reg_n_0_[3] ,\valid_ablr_reg_n_0_[2] ,\valid_ablr_reg_n_0_[1] ,\valid_ablr_reg_n_0_[0] }),
        .aclk(aclk),
        .\col_reg[0] (col_reg),
        .\core_control_regs[0] (\core_control_regs[0] ),
        .\muxed_br_b_reg[7] (\muxed_br_b_reg[7]_0 ),
        .rb_select_ce(rb_select_ce),
        .\row_reg[0] (\valid_dm_reg[3]_0 ),
        .\time_control_regs[0] (\time_control_regs[0] [0]),
        .\valid_d2_reg[3] (valid_d2),
        .\valid_dm_reg[3] ({delay_valid_n_5,delay_valid_n_6,delay_valid_n_7,delay_valid_n_8}));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_a_d2_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[4]_3 [0]),
        .Q(g_intp_a_d2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_a_d2_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[4]_3 [1]),
        .Q(g_intp_a_d2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_a_d2_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[4]_3 [2]),
        .Q(g_intp_a_d2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_a_d2_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[4]_3 [3]),
        .Q(g_intp_a_d2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_a_d2_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[4]_3 [4]),
        .Q(g_intp_a_d2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_a_d2_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[4]_3 [5]),
        .Q(g_intp_a_d2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_a_d2_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[4]_3 [6]),
        .Q(g_intp_a_d2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_a_d2_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[4]_3 [7]),
        .Q(g_intp_a_d2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_a_d3_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_intp_a_d2[0]),
        .Q(g_intp_a_d3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_a_d3_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_intp_a_d2[1]),
        .Q(g_intp_a_d3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_a_d3_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_intp_a_d2[2]),
        .Q(g_intp_a_d3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_a_d3_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_intp_a_d2[3]),
        .Q(g_intp_a_d3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_a_d3_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_intp_a_d2[4]),
        .Q(g_intp_a_d3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_a_d3_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_intp_a_d2[5]),
        .Q(g_intp_a_d3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_a_d3_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_intp_a_d2[6]),
        .Q(g_intp_a_d3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_a_d3_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_intp_a_d2[7]),
        .Q(g_intp_a_d3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_b_d2_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_g_intp_b_n_7),
        .Q(g_intp_b_d2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_b_d2_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_g_intp_b_n_6),
        .Q(g_intp_b_d2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_b_d2_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_g_intp_b_n_5),
        .Q(g_intp_b_d2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_b_d2_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_g_intp_b_n_4),
        .Q(g_intp_b_d2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_b_d2_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_g_intp_b_n_3),
        .Q(g_intp_b_d2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_b_d2_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_g_intp_b_n_2),
        .Q(g_intp_b_d2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_b_d2_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_g_intp_b_n_1),
        .Q(g_intp_b_d2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_b_d2_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_g_intp_b_n_0),
        .Q(g_intp_b_d2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_l_d2_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_g_intp_l_n_7),
        .Q(g_intp_l_d2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_l_d2_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_g_intp_l_n_6),
        .Q(g_intp_l_d2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_l_d2_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_g_intp_l_n_5),
        .Q(g_intp_l_d2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_l_d2_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_g_intp_l_n_4),
        .Q(g_intp_l_d2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_l_d2_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_g_intp_l_n_3),
        .Q(g_intp_l_d2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_l_d2_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_g_intp_l_n_2),
        .Q(g_intp_l_d2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_l_d2_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_g_intp_l_n_1),
        .Q(g_intp_l_d2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_l_d2_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_g_intp_l_n_0),
        .Q(g_intp_l_d2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_l_d3_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_intp_l_d2[0]),
        .Q(g_intp_l_d3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_l_d3_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_intp_l_d2[1]),
        .Q(g_intp_l_d3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_l_d3_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_intp_l_d2[2]),
        .Q(g_intp_l_d3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_l_d3_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_intp_l_d2[3]),
        .Q(g_intp_l_d3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_l_d3_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_intp_l_d2[4]),
        .Q(g_intp_l_d3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_l_d3_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_intp_l_d2[5]),
        .Q(g_intp_l_d3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_l_d3_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_intp_l_d2[6]),
        .Q(g_intp_l_d3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_l_d3_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_intp_l_d2[7]),
        .Q(g_intp_l_d3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_r_d2_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_g_intp_r_n_7),
        .Q(g_intp_r_d2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_r_d2_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_g_intp_r_n_6),
        .Q(g_intp_r_d2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_r_d2_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_g_intp_r_n_5),
        .Q(g_intp_r_d2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_r_d2_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_g_intp_r_n_4),
        .Q(g_intp_r_d2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_r_d2_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_g_intp_r_n_3),
        .Q(g_intp_r_d2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_r_d2_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_g_intp_r_n_2),
        .Q(g_intp_r_d2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_r_d2_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_g_intp_r_n_1),
        .Q(g_intp_r_d2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_r_d2_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_g_intp_r_n_0),
        .Q(g_intp_r_d2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_r_d3_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_intp_r_d2[0]),
        .Q(g_intp_r_d3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_r_d3_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_intp_r_d2[1]),
        .Q(g_intp_r_d3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_r_d3_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_intp_r_d2[2]),
        .Q(g_intp_r_d3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_r_d3_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_intp_r_d2[3]),
        .Q(g_intp_r_d3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_r_d3_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_intp_r_d2[4]),
        .Q(g_intp_r_d3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_r_d3_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_intp_r_d2[5]),
        .Q(g_intp_r_d3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_r_d3_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_intp_r_d2[6]),
        .Q(g_intp_r_d3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_intp_r_d3_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_intp_r_d2[7]),
        .Q(g_intp_r_d3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_orig_c_d2_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[38][7] [0]),
        .Q(g_orig_c_d2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_orig_c_d2_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[38][7] [1]),
        .Q(g_orig_c_d2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_orig_c_d2_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[38][7] [2]),
        .Q(g_orig_c_d2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_orig_c_d2_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[38][7] [3]),
        .Q(g_orig_c_d2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_orig_c_d2_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[38][7] [4]),
        .Q(g_orig_c_d2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_orig_c_d2_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[38][7] [5]),
        .Q(g_orig_c_d2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_orig_c_d2_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[38][7] [6]),
        .Q(g_orig_c_d2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_orig_c_d2_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[38][7] [7]),
        .Q(g_orig_c_d2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_orig_c_d3_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_orig_c_d2[0]),
        .Q(g_orig_c_d3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_orig_c_d3_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_orig_c_d2[1]),
        .Q(g_orig_c_d3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_orig_c_d3_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_orig_c_d2[2]),
        .Q(g_orig_c_d3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_orig_c_d3_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_orig_c_d2[3]),
        .Q(g_orig_c_d3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_orig_c_d3_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_orig_c_d2[4]),
        .Q(g_orig_c_d3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_orig_c_d3_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_orig_c_d2[5]),
        .Q(g_orig_c_d3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_orig_c_d3_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_orig_c_d2[6]),
        .Q(g_orig_c_d3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_orig_c_d3_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(g_orig_c_d2[7]),
        .Q(g_orig_c_d3[7]),
        .R(1'b0));
  design_1_v_cfa_0_0_bilinear_join_ed get_RB
       (.Q(muxed_g_c),
        .SR(SR),
        .aclk(aclk),
        .core_en_i_reg(core_en_i_reg_1),
        .intc_if(intc_if),
        .\muxed_br_a_reg[7] (muxed_br_a),
        .\muxed_br_b_reg[7] (muxed_br_b),
        .\muxed_br_l_reg[7] (muxed_br_l),
        .\muxed_br_r_reg[7] (muxed_br_r),
        .\muxed_g_a_reg[7] (muxed_g_a),
        .\muxed_g_b_reg[7] (muxed_g_b),
        .\muxed_g_l_reg[7] (muxed_g_l),
        .\muxed_g_r_reg[7] (muxed_g_r),
        .\muxed_rb_a_reg[7] (muxed_rb_a),
        .\muxed_rb_b_reg[7] (muxed_rb_b),
        .\muxed_rb_l_reg[7] (muxed_rb_l),
        .\muxed_rb_r_reg[7] (muxed_rb_r),
        .\needs_delay.shift_register_reg[5][7]__0 (\needs_delay.shift_register_reg[5][7]__0 ),
        .\q_reg[0]_0 (\q_reg[0] ),
        .\raw_reg[10]_0 (\raw_reg[10] ),
        .\valid_dm_reg[3] ({v_a,v_b,v_l,\valid_dm_reg_n_0_[0] }));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \muxed_br_a[0]_i_1 
       (.I0(\muxed_br_a[7]_i_3_n_0 ),
        .I1(rb_intp_a_d3[0]),
        .I2(\muxed_br_b_reg[7]_0 ),
        .I3(rb_orig_a_d3[0]),
        .I4(\muxed_br_a[0]_i_2_n_0 ),
        .O(\muxed_br_a[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF00088CC8800)) 
    \muxed_br_a[0]_i_2 
       (.I0(RB_nhood[24]),
        .I1(\muxed_br_a[6]_i_2_n_0 ),
        .I2(rb_intp_a_d3[0]),
        .I3(\muxed_br_b_reg[7]_0 ),
        .I4(\rb_orig_a_d2_reg_n_0_[0] ),
        .I5(\time_control_regs[0] [0]),
        .O(\muxed_br_a[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \muxed_br_a[1]_i_1 
       (.I0(rb_intp_a_d3[1]),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(\rb_orig_a_d2_reg_n_0_[1] ),
        .I3(\time_control_regs[0] [0]),
        .I4(\muxed_br_a[1]_i_2_n_0 ),
        .O(\muxed_br_a[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \muxed_br_a[1]_i_2 
       (.I0(RB_nhood[25]),
        .I1(\rb_orig_a_d2_reg_n_0_[1] ),
        .I2(\muxed_br_a[6]_i_2_n_0 ),
        .I3(rb_intp_a_d3[1]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(rb_orig_a_d3[1]),
        .O(\muxed_br_a[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \muxed_br_a[2]_i_1 
       (.I0(\muxed_br_a[7]_i_3_n_0 ),
        .I1(rb_intp_a_d3[2]),
        .I2(\muxed_br_b_reg[7]_0 ),
        .I3(rb_orig_a_d3[2]),
        .I4(\muxed_br_a[2]_i_2_n_0 ),
        .O(\muxed_br_a[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF00088CC8800)) 
    \muxed_br_a[2]_i_2 
       (.I0(RB_nhood[26]),
        .I1(\muxed_br_a[6]_i_2_n_0 ),
        .I2(rb_intp_a_d3[2]),
        .I3(\muxed_br_b_reg[7]_0 ),
        .I4(\rb_orig_a_d2_reg_n_0_[2] ),
        .I5(\time_control_regs[0] [0]),
        .O(\muxed_br_a[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \muxed_br_a[3]_i_1 
       (.I0(\muxed_br_a[7]_i_3_n_0 ),
        .I1(rb_intp_a_d3[3]),
        .I2(\muxed_br_b_reg[7]_0 ),
        .I3(rb_orig_a_d3[3]),
        .I4(\muxed_br_a[3]_i_2_n_0 ),
        .O(\muxed_br_a[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF00088CC8800)) 
    \muxed_br_a[3]_i_2 
       (.I0(RB_nhood[27]),
        .I1(\muxed_br_a[6]_i_2_n_0 ),
        .I2(rb_intp_a_d3[3]),
        .I3(\muxed_br_b_reg[7]_0 ),
        .I4(\rb_orig_a_d2_reg_n_0_[3] ),
        .I5(\time_control_regs[0] [0]),
        .O(\muxed_br_a[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \muxed_br_a[4]_i_1 
       (.I0(rb_intp_a_d3[4]),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(\rb_orig_a_d2_reg_n_0_[4] ),
        .I3(\time_control_regs[0] [0]),
        .I4(\muxed_br_a[4]_i_2_n_0 ),
        .O(\muxed_br_a[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \muxed_br_a[4]_i_2 
       (.I0(RB_nhood[28]),
        .I1(\rb_orig_a_d2_reg_n_0_[4] ),
        .I2(\muxed_br_a[6]_i_2_n_0 ),
        .I3(rb_intp_a_d3[4]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(rb_orig_a_d3[4]),
        .O(\muxed_br_a[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
    \muxed_br_a[5]_i_1 
       (.I0(RB_nhood[29]),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(\rb_orig_a_d2_reg_n_0_[5] ),
        .I3(\muxed_br_a[6]_i_2_n_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(\muxed_br_a[5]_i_2_n_0 ),
        .O(\muxed_br_a[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF04450445044)) 
    \muxed_br_a[5]_i_2 
       (.I0(\muxed_br_a[7]_i_3_n_0 ),
        .I1(rb_orig_a_d3[5]),
        .I2(rb_intp_a_d3[5]),
        .I3(\muxed_br_b_reg[7]_0 ),
        .I4(\rb_orig_a_d2_reg_n_0_[5] ),
        .I5(\time_control_regs[0] [0]),
        .O(\muxed_br_a[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
    \muxed_br_a[6]_i_1 
       (.I0(RB_nhood[30]),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(\rb_orig_a_d2_reg_n_0_[6] ),
        .I3(\muxed_br_a[6]_i_2_n_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(\muxed_br_a[6]_i_3_n_0 ),
        .O(\muxed_br_a[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \muxed_br_a[6]_i_2 
       (.I0(\valid_dm_reg[3]_0 ),
        .I1(\core_control_regs[0] [1]),
        .I2(\core_control_regs[0] [0]),
        .O(\muxed_br_a[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCF008F8FCF008888)) 
    \muxed_br_a[6]_i_3 
       (.I0(\rb_orig_a_d2_reg_n_0_[6] ),
        .I1(\time_control_regs[0] [0]),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(rb_intp_a_d3[6]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(rb_orig_a_d3[6]),
        .O(\muxed_br_a[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAA88A88)) 
    \muxed_br_a[7]_i_1 
       (.I0(\muxed_br_a[7]_i_2_n_0 ),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(rb_orig_a_d3[7]),
        .I4(\rb_orig_a_d2_reg_n_0_[7] ),
        .O(\muxed_br_a[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBF3BBBB)) 
    \muxed_br_a[7]_i_2 
       (.I0(rb_intp_a_d3[7]),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(RB_nhood[31]),
        .I3(\time_control_regs[0] [0]),
        .I4(\muxed_br_a[6]_i_2_n_0 ),
        .O(\muxed_br_a[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hEBBE)) 
    \muxed_br_a[7]_i_3 
       (.I0(\time_control_regs[0] [0]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\valid_dm_reg[3]_0 ),
        .O(\muxed_br_a[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_a_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_a[0]_i_1_n_0 ),
        .Q(muxed_br_a[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_a_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_a[1]_i_1_n_0 ),
        .Q(muxed_br_a[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_a_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_a[2]_i_1_n_0 ),
        .Q(muxed_br_a[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_a_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_a[3]_i_1_n_0 ),
        .Q(muxed_br_a[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_a_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_a[4]_i_1_n_0 ),
        .Q(muxed_br_a[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_a_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_a[5]_i_1_n_0 ),
        .Q(muxed_br_a[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_a_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_a[6]_i_1_n_0 ),
        .Q(muxed_br_a[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_a_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_a[7]_i_1_n_0 ),
        .Q(muxed_br_a[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \muxed_br_b[0]_i_1 
       (.I0(rb_orig_b_d3[0]),
        .I1(rb_intp_b_d3[0]),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(rb_orig_b_d2[0]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(RB_nhood[0]),
        .O(\muxed_br_b[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \muxed_br_b[1]_i_1 
       (.I0(rb_orig_b_d3[1]),
        .I1(rb_intp_b_d3[1]),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(rb_orig_b_d2[1]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(RB_nhood[1]),
        .O(\muxed_br_b[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \muxed_br_b[2]_i_1 
       (.I0(rb_orig_b_d3[2]),
        .I1(rb_intp_b_d3[2]),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(rb_orig_b_d2[2]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(RB_nhood[2]),
        .O(\muxed_br_b[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \muxed_br_b[3]_i_1 
       (.I0(rb_orig_b_d3[3]),
        .I1(rb_intp_b_d3[3]),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(rb_orig_b_d2[3]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(RB_nhood[3]),
        .O(\muxed_br_b[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \muxed_br_b[4]_i_1 
       (.I0(rb_orig_b_d3[4]),
        .I1(rb_intp_b_d3[4]),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(rb_orig_b_d2[4]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(RB_nhood[4]),
        .O(\muxed_br_b[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \muxed_br_b[5]_i_1 
       (.I0(rb_orig_b_d3[5]),
        .I1(rb_intp_b_d3[5]),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(rb_orig_b_d2[5]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(RB_nhood[5]),
        .O(\muxed_br_b[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \muxed_br_b[6]_i_1 
       (.I0(rb_orig_b_d3[6]),
        .I1(rb_intp_b_d3[6]),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(rb_orig_b_d2[6]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(RB_nhood[6]),
        .O(\muxed_br_b[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \muxed_br_b[7]_i_1 
       (.I0(rb_orig_b_d3[7]),
        .I1(rb_intp_b_d3[7]),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(rb_orig_b_d2[7]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(RB_nhood[7]),
        .O(\muxed_br_b[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_b_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_b[0]_i_1_n_0 ),
        .Q(muxed_br_b[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_b_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_b[1]_i_1_n_0 ),
        .Q(muxed_br_b[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_b_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_b[2]_i_1_n_0 ),
        .Q(muxed_br_b[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_b_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_b[3]_i_1_n_0 ),
        .Q(muxed_br_b[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_b_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_b[4]_i_1_n_0 ),
        .Q(muxed_br_b[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_b_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_b[5]_i_1_n_0 ),
        .Q(muxed_br_b[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_b_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_b[6]_i_1_n_0 ),
        .Q(muxed_br_b[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_b_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_b[7]_i_1_n_0 ),
        .Q(muxed_br_b[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF0FEEEEF000EEEE)) 
    \muxed_br_l[0]_i_1 
       (.I0(\muxed_br_l[0]_i_2_n_0 ),
        .I1(\needs_delay.shift_register_reg[1][8] ),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(rb_orig_l_d2[0]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(rb_orig_l_d3[0]),
        .O(\muxed_br_l[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h2882)) 
    \muxed_br_l[0]_i_2 
       (.I0(rb_intp_l_d3[0]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\valid_dm_reg[3]_0 ),
        .O(\muxed_br_l[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \muxed_br_l[1]_i_1 
       (.I0(rb_orig_l_d2[1]),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(RB_nhood[17]),
        .I3(\muxed_br_a[6]_i_2_n_0 ),
        .I4(\muxed_br_l[1]_i_2_n_0 ),
        .O(\muxed_br_l[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACFCAC0C)) 
    \muxed_br_l[1]_i_2 
       (.I0(rb_orig_l_d2[1]),
        .I1(rb_intp_l_d3[1]),
        .I2(\muxed_br_b_reg[7]_0 ),
        .I3(\time_control_regs[0] [0]),
        .I4(rb_orig_l_d3[1]),
        .O(\muxed_br_l[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FEEEEF000EEEE)) 
    \muxed_br_l[2]_i_1 
       (.I0(\muxed_br_l[2]_i_2_n_0 ),
        .I1(\needs_delay.shift_register_reg[1][10] ),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(rb_orig_l_d2[2]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(rb_orig_l_d3[2]),
        .O(\muxed_br_l[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2882)) 
    \muxed_br_l[2]_i_2 
       (.I0(rb_intp_l_d3[2]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\valid_dm_reg[3]_0 ),
        .O(\muxed_br_l[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h74777444)) 
    \muxed_br_l[3]_i_1 
       (.I0(\muxed_br_l[3]_i_2_n_0 ),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(RB_nhood[19]),
        .I3(\muxed_br_a[6]_i_2_n_0 ),
        .I4(rb_intp_l_d3[3]),
        .O(\muxed_br_l[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555541147DD7)) 
    \muxed_br_l[3]_i_2 
       (.I0(rb_orig_l_d2[3]),
        .I1(\valid_dm_reg[3]_0 ),
        .I2(\core_control_regs[0] [1]),
        .I3(\core_control_regs[0] [0]),
        .I4(rb_orig_l_d3[3]),
        .I5(\time_control_regs[0] [0]),
        .O(\muxed_br_l[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FEEEEF000EEEE)) 
    \muxed_br_l[4]_i_1 
       (.I0(\muxed_br_l[4]_i_2_n_0 ),
        .I1(\needs_delay.shift_register_reg[1][12] ),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(rb_orig_l_d2[4]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(rb_orig_l_d3[4]),
        .O(\muxed_br_l[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h2882)) 
    \muxed_br_l[4]_i_2 
       (.I0(rb_intp_l_d3[4]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\valid_dm_reg[3]_0 ),
        .O(\muxed_br_l[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5410)) 
    \muxed_br_l[5]_i_1 
       (.I0(\muxed_br_b_reg[7]_0 ),
        .I1(\muxed_br_a[6]_i_2_n_0 ),
        .I2(rb_intp_l_d3[5]),
        .I3(RB_nhood[21]),
        .I4(\muxed_br_l[5]_i_2_n_0 ),
        .O(\muxed_br_l[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888F888088808880)) 
    \muxed_br_l[5]_i_2 
       (.I0(rb_orig_l_d2[5]),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(\muxed_br_a[6]_i_2_n_0 ),
        .I3(\time_control_regs[0] [0]),
        .I4(rb_orig_l_d3[5]),
        .I5(col_reg),
        .O(\muxed_br_l[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FEEEEF000EEEE)) 
    \muxed_br_l[6]_i_1 
       (.I0(\muxed_br_l[6]_i_2_n_0 ),
        .I1(\needs_delay.shift_register_reg[1][14] ),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(rb_orig_l_d2[6]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(rb_orig_l_d3[6]),
        .O(\muxed_br_l[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h2882)) 
    \muxed_br_l[6]_i_2 
       (.I0(rb_intp_l_d3[6]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\valid_dm_reg[3]_0 ),
        .O(\muxed_br_l[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FEEEEF000EEEE)) 
    \muxed_br_l[7]_i_1 
       (.I0(\muxed_br_l[7]_i_2_n_0 ),
        .I1(\needs_delay.shift_register_reg[1][15] ),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(rb_orig_l_d2[7]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(rb_orig_l_d3[7]),
        .O(\muxed_br_l[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h2882)) 
    \muxed_br_l[7]_i_2 
       (.I0(rb_intp_l_d3[7]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\valid_dm_reg[3]_0 ),
        .O(\muxed_br_l[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_l_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_l[0]_i_1_n_0 ),
        .Q(muxed_br_l[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_l_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_l[1]_i_1_n_0 ),
        .Q(muxed_br_l[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_l_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_l[2]_i_1_n_0 ),
        .Q(muxed_br_l[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_l_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_l[3]_i_1_n_0 ),
        .Q(muxed_br_l[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_l_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_l[4]_i_1_n_0 ),
        .Q(muxed_br_l[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_l_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_l[5]_i_1_n_0 ),
        .Q(muxed_br_l[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_l_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_l[6]_i_1_n_0 ),
        .Q(muxed_br_l[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_l_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_l[7]_i_1_n_0 ),
        .Q(muxed_br_l[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF0FEEEEF000EEEE)) 
    \muxed_br_r[0]_i_1 
       (.I0(\muxed_br_r[0]_i_2_n_0 ),
        .I1(\needs_delay.shift_register_reg[1][8]_0 ),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(rb_orig_r_d2[0]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(rb_orig_r_d3[0]),
        .O(\muxed_br_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h2882)) 
    \muxed_br_r[0]_i_2 
       (.I0(rb_intp_r_d3[0]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\valid_dm_reg[3]_0 ),
        .O(\muxed_br_r[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \muxed_br_r[1]_i_1 
       (.I0(rb_orig_r_d2[1]),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(RB_nhood[9]),
        .I3(\muxed_br_a[6]_i_2_n_0 ),
        .I4(\muxed_br_r[1]_i_2_n_0 ),
        .O(\muxed_br_r[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACFCAC0C)) 
    \muxed_br_r[1]_i_2 
       (.I0(rb_orig_r_d2[1]),
        .I1(rb_intp_r_d3[1]),
        .I2(\muxed_br_b_reg[7]_0 ),
        .I3(\time_control_regs[0] [0]),
        .I4(rb_orig_r_d3[1]),
        .O(\muxed_br_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FEEEEF000EEEE)) 
    \muxed_br_r[2]_i_1 
       (.I0(\muxed_br_r[2]_i_2_n_0 ),
        .I1(\needs_delay.shift_register_reg[1][10]_0 ),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(rb_orig_r_d2[2]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(rb_orig_r_d3[2]),
        .O(\muxed_br_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h2882)) 
    \muxed_br_r[2]_i_2 
       (.I0(rb_intp_r_d3[2]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\valid_dm_reg[3]_0 ),
        .O(\muxed_br_r[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h74777444)) 
    \muxed_br_r[3]_i_1 
       (.I0(\muxed_br_r[3]_i_2_n_0 ),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(RB_nhood[11]),
        .I3(\muxed_br_a[6]_i_2_n_0 ),
        .I4(rb_intp_r_d3[3]),
        .O(\muxed_br_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555541147DD7)) 
    \muxed_br_r[3]_i_2 
       (.I0(rb_orig_r_d2[3]),
        .I1(\valid_dm_reg[3]_0 ),
        .I2(\core_control_regs[0] [1]),
        .I3(\core_control_regs[0] [0]),
        .I4(rb_orig_r_d3[3]),
        .I5(\time_control_regs[0] [0]),
        .O(\muxed_br_r[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \muxed_br_r[4]_i_1 
       (.I0(rb_orig_r_d2[4]),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(RB_nhood[12]),
        .I3(\muxed_br_a[6]_i_2_n_0 ),
        .I4(\muxed_br_r[4]_i_2_n_0 ),
        .O(\muxed_br_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hACFCAC0C)) 
    \muxed_br_r[4]_i_2 
       (.I0(rb_orig_r_d2[4]),
        .I1(rb_intp_r_d3[4]),
        .I2(\muxed_br_b_reg[7]_0 ),
        .I3(\time_control_regs[0] [0]),
        .I4(rb_orig_r_d3[4]),
        .O(\muxed_br_r[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5410)) 
    \muxed_br_r[5]_i_1 
       (.I0(\muxed_br_b_reg[7]_0 ),
        .I1(\muxed_br_a[6]_i_2_n_0 ),
        .I2(rb_intp_r_d3[5]),
        .I3(RB_nhood[13]),
        .I4(\muxed_br_r[5]_i_2_n_0 ),
        .O(\muxed_br_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888F888088808880)) 
    \muxed_br_r[5]_i_2 
       (.I0(rb_orig_r_d2[5]),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(\muxed_br_a[6]_i_2_n_0 ),
        .I3(\time_control_regs[0] [0]),
        .I4(rb_orig_r_d3[5]),
        .I5(col_reg),
        .O(\muxed_br_r[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5410)) 
    \muxed_br_r[6]_i_1 
       (.I0(\muxed_br_b_reg[7]_0 ),
        .I1(\muxed_br_a[6]_i_2_n_0 ),
        .I2(rb_intp_r_d3[6]),
        .I3(RB_nhood[14]),
        .I4(\muxed_br_r[6]_i_2_n_0 ),
        .O(\muxed_br_r[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888F888088808880)) 
    \muxed_br_r[6]_i_2 
       (.I0(rb_orig_r_d2[6]),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(\muxed_br_a[6]_i_2_n_0 ),
        .I3(\time_control_regs[0] [0]),
        .I4(rb_orig_r_d3[6]),
        .I5(col_reg),
        .O(\muxed_br_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF088F800F088F8)) 
    \muxed_br_r[7]_i_1 
       (.I0(rb_orig_r_d3[7]),
        .I1(col_reg),
        .I2(\muxed_br_r[7]_i_2_n_0 ),
        .I3(\muxed_br_b_reg[7]_0 ),
        .I4(\muxed_br_a[7]_i_3_n_0 ),
        .I5(rb_orig_r_d2[7]),
        .O(\muxed_br_r[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBEEB8228)) 
    \muxed_br_r[7]_i_2 
       (.I0(RB_nhood[15]),
        .I1(\valid_dm_reg[3]_0 ),
        .I2(\core_control_regs[0] [1]),
        .I3(\core_control_regs[0] [0]),
        .I4(rb_intp_r_d3[7]),
        .O(\muxed_br_r[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_r_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_r[0]_i_1_n_0 ),
        .Q(muxed_br_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_r_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_r[1]_i_1_n_0 ),
        .Q(muxed_br_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_r_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_r[2]_i_1_n_0 ),
        .Q(muxed_br_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_r_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_r[3]_i_1_n_0 ),
        .Q(muxed_br_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_r_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_r[4]_i_1_n_0 ),
        .Q(muxed_br_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_r_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_r[5]_i_1_n_0 ),
        .Q(muxed_br_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_r_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_r[6]_i_1_n_0 ),
        .Q(muxed_br_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_br_r_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_br_r[7]_i_1_n_0 ),
        .Q(muxed_br_r[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \muxed_g_a[0]_i_1 
       (.I0(g_intp_a_d3[0]),
        .I1(\time_control_regs[0] [0]),
        .I2(g_intp_a_d2[0]),
        .O(\muxed_g_a[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \muxed_g_a[1]_i_1 
       (.I0(g_intp_a_d3[1]),
        .I1(\time_control_regs[0] [0]),
        .I2(g_intp_a_d2[1]),
        .O(\muxed_g_a[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \muxed_g_a[2]_i_1 
       (.I0(g_intp_a_d3[2]),
        .I1(\time_control_regs[0] [0]),
        .I2(g_intp_a_d2[2]),
        .O(\muxed_g_a[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \muxed_g_a[3]_i_1 
       (.I0(g_intp_a_d3[3]),
        .I1(\time_control_regs[0] [0]),
        .I2(g_intp_a_d2[3]),
        .O(\muxed_g_a[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \muxed_g_a[4]_i_1 
       (.I0(g_intp_a_d3[4]),
        .I1(\time_control_regs[0] [0]),
        .I2(g_intp_a_d2[4]),
        .O(\muxed_g_a[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \muxed_g_a[5]_i_1 
       (.I0(g_intp_a_d3[5]),
        .I1(\time_control_regs[0] [0]),
        .I2(g_intp_a_d2[5]),
        .O(\muxed_g_a[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \muxed_g_a[6]_i_1 
       (.I0(g_intp_a_d3[6]),
        .I1(\time_control_regs[0] [0]),
        .I2(g_intp_a_d2[6]),
        .O(\muxed_g_a[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \muxed_g_a[7]_i_1 
       (.I0(g_intp_a_d3[7]),
        .I1(\time_control_regs[0] [0]),
        .I2(g_intp_a_d2[7]),
        .O(\muxed_g_a[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_a_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_a[0]_i_1_n_0 ),
        .Q(muxed_g_a[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_a_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_a[1]_i_1_n_0 ),
        .Q(muxed_g_a[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_a_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_a[2]_i_1_n_0 ),
        .Q(muxed_g_a[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_a_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_a[3]_i_1_n_0 ),
        .Q(muxed_g_a[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_a_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_a[4]_i_1_n_0 ),
        .Q(muxed_g_a[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_a_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_a[5]_i_1_n_0 ),
        .Q(muxed_g_a[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_a_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_a[6]_i_1_n_0 ),
        .Q(muxed_g_a[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_a_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_a[7]_i_1_n_0 ),
        .Q(muxed_g_a[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_b_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(g_intp_b_d2[0]),
        .Q(muxed_g_b[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_b_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(g_intp_b_d2[1]),
        .Q(muxed_g_b[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_b_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(g_intp_b_d2[2]),
        .Q(muxed_g_b[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_b_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(g_intp_b_d2[3]),
        .Q(muxed_g_b[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_b_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(g_intp_b_d2[4]),
        .Q(muxed_g_b[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_b_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(g_intp_b_d2[5]),
        .Q(muxed_g_b[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_b_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(g_intp_b_d2[6]),
        .Q(muxed_g_b[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_b_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(g_intp_b_d2[7]),
        .Q(muxed_g_b[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hABBABAABA88A8AA8)) 
    \muxed_g_c[0]_i_1 
       (.I0(g_orig_c_d2[0]),
        .I1(\time_control_regs[0] [0]),
        .I2(\core_control_regs[0] [0]),
        .I3(\core_control_regs[0] [1]),
        .I4(\valid_dm_reg[3]_0 ),
        .I5(g_orig_c_d3[0]),
        .O(\muxed_g_c[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABBABAABA88A8AA8)) 
    \muxed_g_c[1]_i_1 
       (.I0(g_orig_c_d2[1]),
        .I1(\time_control_regs[0] [0]),
        .I2(\core_control_regs[0] [0]),
        .I3(\core_control_regs[0] [1]),
        .I4(\valid_dm_reg[3]_0 ),
        .I5(g_orig_c_d3[1]),
        .O(\muxed_g_c[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABBABAABA88A8AA8)) 
    \muxed_g_c[2]_i_1 
       (.I0(g_orig_c_d2[2]),
        .I1(\time_control_regs[0] [0]),
        .I2(\core_control_regs[0] [0]),
        .I3(\core_control_regs[0] [1]),
        .I4(\valid_dm_reg[3]_0 ),
        .I5(g_orig_c_d3[2]),
        .O(\muxed_g_c[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABBABAABA88A8AA8)) 
    \muxed_g_c[3]_i_1 
       (.I0(g_orig_c_d2[3]),
        .I1(\time_control_regs[0] [0]),
        .I2(\core_control_regs[0] [0]),
        .I3(\core_control_regs[0] [1]),
        .I4(\valid_dm_reg[3]_0 ),
        .I5(g_orig_c_d3[3]),
        .O(\muxed_g_c[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABBABAABA88A8AA8)) 
    \muxed_g_c[4]_i_1 
       (.I0(g_orig_c_d2[4]),
        .I1(\time_control_regs[0] [0]),
        .I2(\core_control_regs[0] [0]),
        .I3(\core_control_regs[0] [1]),
        .I4(\valid_dm_reg[3]_0 ),
        .I5(g_orig_c_d3[4]),
        .O(\muxed_g_c[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABBABAABA88A8AA8)) 
    \muxed_g_c[5]_i_1 
       (.I0(g_orig_c_d2[5]),
        .I1(\time_control_regs[0] [0]),
        .I2(\core_control_regs[0] [0]),
        .I3(\core_control_regs[0] [1]),
        .I4(\valid_dm_reg[3]_0 ),
        .I5(g_orig_c_d3[5]),
        .O(\muxed_g_c[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABBABAABA88A8AA8)) 
    \muxed_g_c[6]_i_1 
       (.I0(g_orig_c_d2[6]),
        .I1(\time_control_regs[0] [0]),
        .I2(\core_control_regs[0] [0]),
        .I3(\core_control_regs[0] [1]),
        .I4(\valid_dm_reg[3]_0 ),
        .I5(g_orig_c_d3[6]),
        .O(\muxed_g_c[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABBABAABA88A8AA8)) 
    \muxed_g_c[7]_i_1 
       (.I0(g_orig_c_d2[7]),
        .I1(\time_control_regs[0] [0]),
        .I2(\core_control_regs[0] [0]),
        .I3(\core_control_regs[0] [1]),
        .I4(\valid_dm_reg[3]_0 ),
        .I5(g_orig_c_d3[7]),
        .O(\muxed_g_c[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_c_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_c[0]_i_1_n_0 ),
        .Q(muxed_g_c[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_c_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_c[1]_i_1_n_0 ),
        .Q(muxed_g_c[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_c_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_c[2]_i_1_n_0 ),
        .Q(muxed_g_c[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_c_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_c[3]_i_1_n_0 ),
        .Q(muxed_g_c[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_c_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_c[4]_i_1_n_0 ),
        .Q(muxed_g_c[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_c_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_c[5]_i_1_n_0 ),
        .Q(muxed_g_c[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_c_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_c[6]_i_1_n_0 ),
        .Q(muxed_g_c[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_c_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_c[7]_i_1_n_0 ),
        .Q(muxed_g_c[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBEEB00008228)) 
    \muxed_g_l[0]_i_1 
       (.I0(g_intp_l_d2[0]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\valid_dm_reg[3]_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(g_intp_l_d3[0]),
        .O(\muxed_g_l[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBEEB00008228)) 
    \muxed_g_l[1]_i_1 
       (.I0(g_intp_l_d2[1]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\valid_dm_reg[3]_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(g_intp_l_d3[1]),
        .O(\muxed_g_l[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBEEB00008228)) 
    \muxed_g_l[2]_i_1 
       (.I0(g_intp_l_d2[2]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\valid_dm_reg[3]_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(g_intp_l_d3[2]),
        .O(\muxed_g_l[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBEEB00008228)) 
    \muxed_g_l[3]_i_1 
       (.I0(g_intp_l_d2[3]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\valid_dm_reg[3]_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(g_intp_l_d3[3]),
        .O(\muxed_g_l[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBEEB00008228)) 
    \muxed_g_l[4]_i_1 
       (.I0(g_intp_l_d2[4]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\valid_dm_reg[3]_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(g_intp_l_d3[4]),
        .O(\muxed_g_l[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBEEB00008228)) 
    \muxed_g_l[5]_i_1 
       (.I0(g_intp_l_d2[5]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\valid_dm_reg[3]_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(g_intp_l_d3[5]),
        .O(\muxed_g_l[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBEEB00008228)) 
    \muxed_g_l[6]_i_1 
       (.I0(g_intp_l_d2[6]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\valid_dm_reg[3]_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(g_intp_l_d3[6]),
        .O(\muxed_g_l[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBEEB00008228)) 
    \muxed_g_l[7]_i_1 
       (.I0(g_intp_l_d2[7]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\valid_dm_reg[3]_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(g_intp_l_d3[7]),
        .O(\muxed_g_l[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_l_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_l[0]_i_1_n_0 ),
        .Q(muxed_g_l[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_l_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_l[1]_i_1_n_0 ),
        .Q(muxed_g_l[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_l_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_l[2]_i_1_n_0 ),
        .Q(muxed_g_l[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_l_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_l[3]_i_1_n_0 ),
        .Q(muxed_g_l[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_l_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_l[4]_i_1_n_0 ),
        .Q(muxed_g_l[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_l_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_l[5]_i_1_n_0 ),
        .Q(muxed_g_l[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_l_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_l[6]_i_1_n_0 ),
        .Q(muxed_g_l[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_l_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_l[7]_i_1_n_0 ),
        .Q(muxed_g_l[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBEEB00008228)) 
    \muxed_g_r[0]_i_1 
       (.I0(g_intp_r_d2[0]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\valid_dm_reg[3]_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(g_intp_r_d3[0]),
        .O(\muxed_g_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBEEB00008228)) 
    \muxed_g_r[1]_i_1 
       (.I0(g_intp_r_d2[1]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\valid_dm_reg[3]_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(g_intp_r_d3[1]),
        .O(\muxed_g_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBEEB00008228)) 
    \muxed_g_r[2]_i_1 
       (.I0(g_intp_r_d2[2]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\valid_dm_reg[3]_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(g_intp_r_d3[2]),
        .O(\muxed_g_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBEEB00008228)) 
    \muxed_g_r[3]_i_1 
       (.I0(g_intp_r_d2[3]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\valid_dm_reg[3]_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(g_intp_r_d3[3]),
        .O(\muxed_g_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBEEB00008228)) 
    \muxed_g_r[4]_i_1 
       (.I0(g_intp_r_d2[4]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\valid_dm_reg[3]_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(g_intp_r_d3[4]),
        .O(\muxed_g_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBEEB00008228)) 
    \muxed_g_r[5]_i_1 
       (.I0(g_intp_r_d2[5]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\valid_dm_reg[3]_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(g_intp_r_d3[5]),
        .O(\muxed_g_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBEEB00008228)) 
    \muxed_g_r[6]_i_1 
       (.I0(g_intp_r_d2[6]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\valid_dm_reg[3]_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(g_intp_r_d3[6]),
        .O(\muxed_g_r[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBEEB00008228)) 
    \muxed_g_r[7]_i_1 
       (.I0(g_intp_r_d2[7]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\valid_dm_reg[3]_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(g_intp_r_d3[7]),
        .O(\muxed_g_r[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_r_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_r[0]_i_1_n_0 ),
        .Q(muxed_g_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_r_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_r[1]_i_1_n_0 ),
        .Q(muxed_g_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_r_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_r[2]_i_1_n_0 ),
        .Q(muxed_g_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_r_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_r[3]_i_1_n_0 ),
        .Q(muxed_g_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_r_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_r[4]_i_1_n_0 ),
        .Q(muxed_g_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_r_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_r[5]_i_1_n_0 ),
        .Q(muxed_g_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_r_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_r[6]_i_1_n_0 ),
        .Q(muxed_g_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_g_r_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_g_r[7]_i_1_n_0 ),
        .Q(muxed_g_r[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
    \muxed_rb_a[0]_i_1 
       (.I0(\rb_orig_a_d2_reg_n_0_[0] ),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(RB_nhood[24]),
        .I3(\muxed_br_a[6]_i_2_n_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(\muxed_rb_a[0]_i_2_n_0 ),
        .O(\muxed_rb_a[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F88CFCF8F880000)) 
    \muxed_rb_a[0]_i_2 
       (.I0(\rb_orig_a_d2_reg_n_0_[0] ),
        .I1(\time_control_regs[0] [0]),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(rb_orig_a_d3[0]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(rb_intp_a_d3[0]),
        .O(\muxed_rb_a[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \muxed_rb_a[1]_i_1 
       (.I0(\rb_orig_a_d2_reg_n_0_[1] ),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(rb_intp_a_d3[1]),
        .I3(\time_control_regs[0] [0]),
        .I4(\muxed_rb_a[1]_i_2_n_0 ),
        .O(\muxed_rb_a[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \muxed_rb_a[1]_i_2 
       (.I0(\rb_orig_a_d2_reg_n_0_[1] ),
        .I1(RB_nhood[25]),
        .I2(\muxed_br_a[6]_i_2_n_0 ),
        .I3(rb_orig_a_d3[1]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(rb_intp_a_d3[1]),
        .O(\muxed_rb_a[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
    \muxed_rb_a[2]_i_1 
       (.I0(\rb_orig_a_d2_reg_n_0_[2] ),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(RB_nhood[26]),
        .I3(\muxed_br_a[6]_i_2_n_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(\muxed_rb_a[2]_i_2_n_0 ),
        .O(\muxed_rb_a[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF40044554400)) 
    \muxed_rb_a[2]_i_2 
       (.I0(\muxed_br_a[7]_i_3_n_0 ),
        .I1(rb_orig_a_d3[2]),
        .I2(\rb_orig_a_d2_reg_n_0_[2] ),
        .I3(\muxed_br_b_reg[7]_0 ),
        .I4(rb_intp_a_d3[2]),
        .I5(\time_control_regs[0] [0]),
        .O(\muxed_rb_a[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \muxed_rb_a[3]_i_1 
       (.I0(\muxed_br_a[7]_i_3_n_0 ),
        .I1(rb_orig_a_d3[3]),
        .I2(\muxed_br_b_reg[7]_0 ),
        .I3(rb_intp_a_d3[3]),
        .I4(\muxed_rb_a[3]_i_2_n_0 ),
        .O(\muxed_rb_a[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCACACACACFC00000)) 
    \muxed_rb_a[3]_i_2 
       (.I0(rb_intp_a_d3[3]),
        .I1(\rb_orig_a_d2_reg_n_0_[3] ),
        .I2(\muxed_br_b_reg[7]_0 ),
        .I3(RB_nhood[27]),
        .I4(\muxed_br_a[6]_i_2_n_0 ),
        .I5(\time_control_regs[0] [0]),
        .O(\muxed_rb_a[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \muxed_rb_a[4]_i_1 
       (.I0(\rb_orig_a_d2_reg_n_0_[4] ),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(rb_intp_a_d3[4]),
        .I3(\time_control_regs[0] [0]),
        .I4(\muxed_rb_a[4]_i_2_n_0 ),
        .O(\muxed_rb_a[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \muxed_rb_a[4]_i_2 
       (.I0(\rb_orig_a_d2_reg_n_0_[4] ),
        .I1(RB_nhood[28]),
        .I2(\muxed_br_a[6]_i_2_n_0 ),
        .I3(rb_orig_a_d3[4]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(rb_intp_a_d3[4]),
        .O(\muxed_rb_a[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \muxed_rb_a[5]_i_1 
       (.I0(\muxed_br_a[7]_i_3_n_0 ),
        .I1(rb_orig_a_d3[5]),
        .I2(\muxed_br_b_reg[7]_0 ),
        .I3(rb_intp_a_d3[5]),
        .I4(\muxed_rb_a[5]_i_2_n_0 ),
        .O(\muxed_rb_a[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCACACACACFC00000)) 
    \muxed_rb_a[5]_i_2 
       (.I0(rb_intp_a_d3[5]),
        .I1(\rb_orig_a_d2_reg_n_0_[5] ),
        .I2(\muxed_br_b_reg[7]_0 ),
        .I3(RB_nhood[29]),
        .I4(\muxed_br_a[6]_i_2_n_0 ),
        .I5(\time_control_regs[0] [0]),
        .O(\muxed_rb_a[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
    \muxed_rb_a[6]_i_1 
       (.I0(\rb_orig_a_d2_reg_n_0_[6] ),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(RB_nhood[30]),
        .I3(\muxed_br_a[6]_i_2_n_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(\muxed_rb_a[6]_i_2_n_0 ),
        .O(\muxed_rb_a[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF40044554400)) 
    \muxed_rb_a[6]_i_2 
       (.I0(\muxed_br_a[7]_i_3_n_0 ),
        .I1(rb_orig_a_d3[6]),
        .I2(\rb_orig_a_d2_reg_n_0_[6] ),
        .I3(\muxed_br_b_reg[7]_0 ),
        .I4(rb_intp_a_d3[6]),
        .I5(\time_control_regs[0] [0]),
        .O(\muxed_rb_a[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
    \muxed_rb_a[7]_i_1 
       (.I0(\rb_orig_a_d2_reg_n_0_[7] ),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(RB_nhood[31]),
        .I3(\muxed_br_a[6]_i_2_n_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(\muxed_rb_a[7]_i_2_n_0 ),
        .O(\muxed_rb_a[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AACCF000F0F0)) 
    \muxed_rb_a[7]_i_2 
       (.I0(\rb_orig_a_d2_reg_n_0_[7] ),
        .I1(rb_orig_a_d3[7]),
        .I2(rb_intp_a_d3[7]),
        .I3(\time_control_regs[0] [0]),
        .I4(\muxed_br_a[6]_i_2_n_0 ),
        .I5(\muxed_br_b_reg[7]_0 ),
        .O(\muxed_rb_a[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_a_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_a[0]_i_1_n_0 ),
        .Q(muxed_rb_a[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_a_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_a[1]_i_1_n_0 ),
        .Q(muxed_rb_a[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_a_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_a[2]_i_1_n_0 ),
        .Q(muxed_rb_a[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_a_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_a[3]_i_1_n_0 ),
        .Q(muxed_rb_a[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_a_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_a[4]_i_1_n_0 ),
        .Q(muxed_rb_a[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_a_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_a[5]_i_1_n_0 ),
        .Q(muxed_rb_a[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_a_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_a[6]_i_1_n_0 ),
        .Q(muxed_rb_a[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_a_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_a[7]_i_1_n_0 ),
        .Q(muxed_rb_a[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF5F5FD0D0505FD0D)) 
    \muxed_rb_b[0]_i_1 
       (.I0(\muxed_rb_b[0]_i_2_n_0 ),
        .I1(rb_intp_b_d3[0]),
        .I2(\muxed_br_b_reg[7]_0 ),
        .I3(rb_orig_b_d3[0]),
        .I4(\muxed_br_a[7]_i_3_n_0 ),
        .I5(rb_orig_b_d2[0]),
        .O(\muxed_rb_b[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h41147DD77DD77DD7)) 
    \muxed_rb_b[0]_i_2 
       (.I0(RB_nhood[0]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\valid_dm_reg[3]_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(rb_intp_b_d2[0]),
        .O(\muxed_rb_b[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000DFD5)) 
    \muxed_rb_b[1]_i_1 
       (.I0(\muxed_br_b_reg[7]_0 ),
        .I1(rb_orig_b_d2[1]),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(rb_orig_b_d3[1]),
        .I4(\muxed_rb_b[1]_i_2_n_0 ),
        .O(\muxed_rb_b[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0131013100300333)) 
    \muxed_rb_b[1]_i_2 
       (.I0(rb_intp_b_d2[1]),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(\muxed_br_a[6]_i_2_n_0 ),
        .I3(RB_nhood[1]),
        .I4(rb_intp_b_d3[1]),
        .I5(\time_control_regs[0] [0]),
        .O(\muxed_rb_b[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCEEF000CCEE)) 
    \muxed_rb_b[2]_i_1 
       (.I0(rb_intp_b_d3[2]),
        .I1(\muxed_rb_b[2]_i_2_n_0 ),
        .I2(rb_orig_b_d2[2]),
        .I3(\muxed_br_a[7]_i_3_n_0 ),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(rb_orig_b_d3[2]),
        .O(\muxed_rb_b[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF88F8FF808808008)) 
    \muxed_rb_b[2]_i_2 
       (.I0(\time_control_regs[0] [0]),
        .I1(rb_intp_b_d2[2]),
        .I2(\valid_dm_reg[3]_0 ),
        .I3(\core_control_regs[0] [1]),
        .I4(\core_control_regs[0] [0]),
        .I5(RB_nhood[2]),
        .O(\muxed_rb_b[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000DFD5)) 
    \muxed_rb_b[3]_i_1 
       (.I0(\muxed_br_b_reg[7]_0 ),
        .I1(rb_orig_b_d2[3]),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(rb_orig_b_d3[3]),
        .I4(\muxed_rb_b[3]_i_2_n_0 ),
        .O(\muxed_rb_b[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0131013100300333)) 
    \muxed_rb_b[3]_i_2 
       (.I0(rb_intp_b_d2[3]),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(\muxed_br_a[6]_i_2_n_0 ),
        .I3(RB_nhood[3]),
        .I4(rb_intp_b_d3[3]),
        .I5(\time_control_regs[0] [0]),
        .O(\muxed_rb_b[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000DFD5)) 
    \muxed_rb_b[4]_i_1 
       (.I0(\muxed_br_b_reg[7]_0 ),
        .I1(rb_orig_b_d2[4]),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(rb_orig_b_d3[4]),
        .I4(\muxed_rb_b[4]_i_2_n_0 ),
        .O(\muxed_rb_b[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0131013100300333)) 
    \muxed_rb_b[4]_i_2 
       (.I0(rb_intp_b_d2[4]),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(\muxed_br_a[6]_i_2_n_0 ),
        .I3(RB_nhood[4]),
        .I4(rb_intp_b_d3[4]),
        .I5(\time_control_regs[0] [0]),
        .O(\muxed_rb_b[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCF55C055)) 
    \muxed_rb_b[5]_i_1 
       (.I0(\muxed_rb_b[5]_i_2_n_0 ),
        .I1(rb_orig_b_d2[5]),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(\muxed_br_b_reg[7]_0 ),
        .I4(rb_orig_b_d3[5]),
        .O(\muxed_rb_b[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h3535303F)) 
    \muxed_rb_b[5]_i_2 
       (.I0(rb_intp_b_d2[5]),
        .I1(RB_nhood[5]),
        .I2(\muxed_br_a[6]_i_2_n_0 ),
        .I3(rb_intp_b_d3[5]),
        .I4(\time_control_regs[0] [0]),
        .O(\muxed_rb_b[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF5F5FD0D0505FD0D)) 
    \muxed_rb_b[6]_i_1 
       (.I0(\muxed_rb_b[6]_i_2_n_0 ),
        .I1(rb_intp_b_d3[6]),
        .I2(\muxed_br_b_reg[7]_0 ),
        .I3(rb_orig_b_d3[6]),
        .I4(\muxed_br_a[7]_i_3_n_0 ),
        .I5(rb_orig_b_d2[6]),
        .O(\muxed_rb_b[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h41147DD77DD77DD7)) 
    \muxed_rb_b[6]_i_2 
       (.I0(RB_nhood[6]),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\valid_dm_reg[3]_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(rb_intp_b_d2[6]),
        .O(\muxed_rb_b[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000DFD5)) 
    \muxed_rb_b[7]_i_1 
       (.I0(\muxed_br_b_reg[7]_0 ),
        .I1(rb_orig_b_d2[7]),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(rb_orig_b_d3[7]),
        .I4(\muxed_rb_b[7]_i_2_n_0 ),
        .O(\muxed_rb_b[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0030033301310131)) 
    \muxed_rb_b[7]_i_2 
       (.I0(rb_intp_b_d3[7]),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(\muxed_br_a[6]_i_2_n_0 ),
        .I3(RB_nhood[7]),
        .I4(rb_intp_b_d2[7]),
        .I5(\time_control_regs[0] [0]),
        .O(\muxed_rb_b[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_b_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_b[0]_i_1_n_0 ),
        .Q(muxed_rb_b[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_b_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_b[1]_i_1_n_0 ),
        .Q(muxed_rb_b[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_b_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_b[2]_i_1_n_0 ),
        .Q(muxed_rb_b[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_b_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_b[3]_i_1_n_0 ),
        .Q(muxed_rb_b[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_b_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_b[4]_i_1_n_0 ),
        .Q(muxed_rb_b[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_b_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_b[5]_i_1_n_0 ),
        .Q(muxed_rb_b[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_b_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_b[6]_i_1_n_0 ),
        .Q(muxed_rb_b[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_b_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_b[7]_i_1_n_0 ),
        .Q(muxed_rb_b[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF40)) 
    \muxed_rb_l[0]_i_1 
       (.I0(\muxed_br_b_reg[7]_0 ),
        .I1(rb_orig_l_d2[0]),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(\muxed_rb_l[0]_i_2_n_0 ),
        .O(\muxed_rb_l[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE200E233E200E200)) 
    \muxed_rb_l[0]_i_2 
       (.I0(rb_intp_l_d3[0]),
        .I1(\muxed_br_a[6]_i_2_n_0 ),
        .I2(RB_nhood[16]),
        .I3(\muxed_br_b_reg[7]_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(rb_orig_l_d3[0]),
        .O(\muxed_rb_l[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB888888B88)) 
    \muxed_rb_l[1]_i_1 
       (.I0(\muxed_rb_l[1]_i_2_n_0 ),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(\muxed_br_a[6]_i_2_n_0 ),
        .I3(rb_orig_l_d3[1]),
        .I4(\time_control_regs[0] [0]),
        .I5(rb_orig_l_d2[1]),
        .O(\muxed_rb_l[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBEEB8228)) 
    \muxed_rb_l[1]_i_2 
       (.I0(RB_nhood[17]),
        .I1(\valid_dm_reg[3]_0 ),
        .I2(\core_control_regs[0] [1]),
        .I3(\core_control_regs[0] [0]),
        .I4(rb_intp_l_d3[1]),
        .O(\muxed_rb_l[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \muxed_rb_l[2]_i_1 
       (.I0(\muxed_br_b_reg[7]_0 ),
        .I1(rb_orig_l_d2[2]),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(\muxed_rb_l[2]_i_2_n_0 ),
        .O(\muxed_rb_l[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE200E233E200E200)) 
    \muxed_rb_l[2]_i_2 
       (.I0(rb_intp_l_d3[2]),
        .I1(\muxed_br_a[6]_i_2_n_0 ),
        .I2(RB_nhood[18]),
        .I3(\muxed_br_b_reg[7]_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(rb_orig_l_d3[2]),
        .O(\muxed_rb_l[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFE0C0C0CFE0C)) 
    \muxed_rb_l[3]_i_1 
       (.I0(\time_control_regs[0] [0]),
        .I1(\muxed_rb_l[3]_i_2_n_0 ),
        .I2(\muxed_br_a[6]_i_2_n_0 ),
        .I3(rb_orig_l_d2[3]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(RB_nhood[19]),
        .O(\muxed_rb_l[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \muxed_rb_l[3]_i_2 
       (.I0(rb_intp_l_d3[3]),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(rb_orig_l_d3[3]),
        .I3(\time_control_regs[0] [0]),
        .O(\muxed_rb_l[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \muxed_rb_l[4]_i_1 
       (.I0(\muxed_br_b_reg[7]_0 ),
        .I1(rb_orig_l_d2[4]),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(\muxed_rb_l[4]_i_2_n_0 ),
        .O(\muxed_rb_l[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE200E233E200E200)) 
    \muxed_rb_l[4]_i_2 
       (.I0(rb_intp_l_d3[4]),
        .I1(\muxed_br_a[6]_i_2_n_0 ),
        .I2(RB_nhood[20]),
        .I3(\muxed_br_b_reg[7]_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(rb_orig_l_d3[4]),
        .O(\muxed_rb_l[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFE0C0C0CFE0C)) 
    \muxed_rb_l[5]_i_1 
       (.I0(\time_control_regs[0] [0]),
        .I1(\muxed_rb_l[5]_i_2_n_0 ),
        .I2(\muxed_br_a[6]_i_2_n_0 ),
        .I3(rb_orig_l_d2[5]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(RB_nhood[21]),
        .O(\muxed_rb_l[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \muxed_rb_l[5]_i_2 
       (.I0(rb_intp_l_d3[5]),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(rb_orig_l_d3[5]),
        .I3(\time_control_regs[0] [0]),
        .O(\muxed_rb_l[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \muxed_rb_l[6]_i_1 
       (.I0(\muxed_br_b_reg[7]_0 ),
        .I1(rb_orig_l_d2[6]),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(\muxed_rb_l[6]_i_2_n_0 ),
        .O(\muxed_rb_l[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE200E233E200E200)) 
    \muxed_rb_l[6]_i_2 
       (.I0(rb_intp_l_d3[6]),
        .I1(\muxed_br_a[6]_i_2_n_0 ),
        .I2(RB_nhood[22]),
        .I3(\muxed_br_b_reg[7]_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(rb_orig_l_d3[6]),
        .O(\muxed_rb_l[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \muxed_rb_l[7]_i_1 
       (.I0(\muxed_br_b_reg[7]_0 ),
        .I1(rb_orig_l_d2[7]),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(\muxed_rb_l[7]_i_2_n_0 ),
        .O(\muxed_rb_l[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE200E233E200E200)) 
    \muxed_rb_l[7]_i_2 
       (.I0(rb_intp_l_d3[7]),
        .I1(\muxed_br_a[6]_i_2_n_0 ),
        .I2(RB_nhood[23]),
        .I3(\muxed_br_b_reg[7]_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(rb_orig_l_d3[7]),
        .O(\muxed_rb_l[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_l_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_l[0]_i_1_n_0 ),
        .Q(muxed_rb_l[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_l_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_l[1]_i_1_n_0 ),
        .Q(muxed_rb_l[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_l_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_l[2]_i_1_n_0 ),
        .Q(muxed_rb_l[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_l_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_l[3]_i_1_n_0 ),
        .Q(muxed_rb_l[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_l_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_l[4]_i_1_n_0 ),
        .Q(muxed_rb_l[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_l_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_l[5]_i_1_n_0 ),
        .Q(muxed_rb_l[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_l_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_l[6]_i_1_n_0 ),
        .Q(muxed_rb_l[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_l_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_l[7]_i_1_n_0 ),
        .Q(muxed_rb_l[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF40)) 
    \muxed_rb_r[0]_i_1 
       (.I0(\muxed_br_b_reg[7]_0 ),
        .I1(rb_orig_r_d2[0]),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(\muxed_rb_r[0]_i_2_n_0 ),
        .O(\muxed_rb_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE200E233E200E200)) 
    \muxed_rb_r[0]_i_2 
       (.I0(rb_intp_r_d3[0]),
        .I1(\muxed_br_a[6]_i_2_n_0 ),
        .I2(RB_nhood[8]),
        .I3(\muxed_br_b_reg[7]_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(rb_orig_r_d3[0]),
        .O(\muxed_rb_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB888888B88)) 
    \muxed_rb_r[1]_i_1 
       (.I0(\muxed_rb_r[1]_i_2_n_0 ),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(\muxed_br_a[6]_i_2_n_0 ),
        .I3(rb_orig_r_d3[1]),
        .I4(\time_control_regs[0] [0]),
        .I5(rb_orig_r_d2[1]),
        .O(\muxed_rb_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hBEEB8228)) 
    \muxed_rb_r[1]_i_2 
       (.I0(RB_nhood[9]),
        .I1(\valid_dm_reg[3]_0 ),
        .I2(\core_control_regs[0] [1]),
        .I3(\core_control_regs[0] [0]),
        .I4(rb_intp_r_d3[1]),
        .O(\muxed_rb_r[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \muxed_rb_r[2]_i_1 
       (.I0(\muxed_br_b_reg[7]_0 ),
        .I1(rb_orig_r_d2[2]),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(\muxed_rb_r[2]_i_2_n_0 ),
        .O(\muxed_rb_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE200E233E200E200)) 
    \muxed_rb_r[2]_i_2 
       (.I0(rb_intp_r_d3[2]),
        .I1(\muxed_br_a[6]_i_2_n_0 ),
        .I2(RB_nhood[10]),
        .I3(\muxed_br_b_reg[7]_0 ),
        .I4(\time_control_regs[0] [0]),
        .I5(rb_orig_r_d3[2]),
        .O(\muxed_rb_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFE0C0C0CFE0C)) 
    \muxed_rb_r[3]_i_1 
       (.I0(\time_control_regs[0] [0]),
        .I1(\muxed_rb_r[3]_i_2_n_0 ),
        .I2(\muxed_br_a[6]_i_2_n_0 ),
        .I3(rb_orig_r_d2[3]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(RB_nhood[11]),
        .O(\muxed_rb_r[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \muxed_rb_r[3]_i_2 
       (.I0(rb_intp_r_d3[3]),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(rb_orig_r_d3[3]),
        .I3(\time_control_regs[0] [0]),
        .O(\muxed_rb_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFE0C0C0CFE0C)) 
    \muxed_rb_r[4]_i_1 
       (.I0(\time_control_regs[0] [0]),
        .I1(\muxed_rb_r[4]_i_2_n_0 ),
        .I2(\muxed_br_a[6]_i_2_n_0 ),
        .I3(rb_orig_r_d2[4]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(RB_nhood[12]),
        .O(\muxed_rb_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \muxed_rb_r[4]_i_2 
       (.I0(rb_intp_r_d3[4]),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(rb_orig_r_d3[4]),
        .I3(\time_control_regs[0] [0]),
        .O(\muxed_rb_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFE0C0C0CFE0C)) 
    \muxed_rb_r[5]_i_1 
       (.I0(\time_control_regs[0] [0]),
        .I1(\muxed_rb_r[5]_i_2_n_0 ),
        .I2(\muxed_br_a[6]_i_2_n_0 ),
        .I3(rb_orig_r_d2[5]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(RB_nhood[13]),
        .O(\muxed_rb_r[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \muxed_rb_r[5]_i_2 
       (.I0(rb_intp_r_d3[5]),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(rb_orig_r_d3[5]),
        .I3(\time_control_regs[0] [0]),
        .O(\muxed_rb_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFE0C0C0CFE0C)) 
    \muxed_rb_r[6]_i_1 
       (.I0(\time_control_regs[0] [0]),
        .I1(\muxed_rb_r[6]_i_2_n_0 ),
        .I2(\muxed_br_a[6]_i_2_n_0 ),
        .I3(rb_orig_r_d2[6]),
        .I4(\muxed_br_b_reg[7]_0 ),
        .I5(RB_nhood[14]),
        .O(\muxed_rb_r[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \muxed_rb_r[6]_i_2 
       (.I0(rb_intp_r_d3[6]),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(rb_orig_r_d3[6]),
        .I3(\time_control_regs[0] [0]),
        .O(\muxed_rb_r[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBB8BB888)) 
    \muxed_rb_r[7]_i_1 
       (.I0(\muxed_br_r[7]_i_2_n_0 ),
        .I1(\muxed_br_b_reg[7]_0 ),
        .I2(\muxed_br_a[7]_i_3_n_0 ),
        .I3(rb_orig_r_d2[7]),
        .I4(rb_orig_r_d3[7]),
        .O(\muxed_rb_r[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_r_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_r[0]_i_1_n_0 ),
        .Q(muxed_rb_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_r_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_r[1]_i_1_n_0 ),
        .Q(muxed_rb_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_r_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_r[2]_i_1_n_0 ),
        .Q(muxed_rb_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_r_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_r[3]_i_1_n_0 ),
        .Q(muxed_rb_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_r_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_r[4]_i_1_n_0 ),
        .Q(muxed_rb_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_r_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_r[5]_i_1_n_0 ),
        .Q(muxed_rb_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_r_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_r[6]_i_1_n_0 ),
        .Q(muxed_rb_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \muxed_rb_r_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\muxed_rb_r[7]_i_1_n_0 ),
        .Q(muxed_rb_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_a_d2_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[24]),
        .Q(\rb_intp_a_d2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_a_d2_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[25]),
        .Q(\rb_intp_a_d2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_a_d2_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[26]),
        .Q(\rb_intp_a_d2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_a_d2_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[27]),
        .Q(\rb_intp_a_d2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_a_d2_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[28]),
        .Q(\rb_intp_a_d2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_a_d2_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[29]),
        .Q(\rb_intp_a_d2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_a_d2_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[30]),
        .Q(\rb_intp_a_d2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_a_d2_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[31]),
        .Q(\rb_intp_a_d2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_a_d3_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\rb_intp_a_d2_reg_n_0_[0] ),
        .Q(rb_intp_a_d3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_a_d3_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\rb_intp_a_d2_reg_n_0_[1] ),
        .Q(rb_intp_a_d3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_a_d3_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\rb_intp_a_d2_reg_n_0_[2] ),
        .Q(rb_intp_a_d3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_a_d3_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\rb_intp_a_d2_reg_n_0_[3] ),
        .Q(rb_intp_a_d3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_a_d3_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\rb_intp_a_d2_reg_n_0_[4] ),
        .Q(rb_intp_a_d3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_a_d3_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\rb_intp_a_d2_reg_n_0_[5] ),
        .Q(rb_intp_a_d3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_a_d3_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\rb_intp_a_d2_reg_n_0_[6] ),
        .Q(rb_intp_a_d3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_a_d3_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(\rb_intp_a_d2_reg_n_0_[7] ),
        .Q(rb_intp_a_d3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_b_d2_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[0]),
        .Q(rb_intp_b_d2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_b_d2_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[1]),
        .Q(rb_intp_b_d2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_b_d2_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[2]),
        .Q(rb_intp_b_d2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_b_d2_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[3]),
        .Q(rb_intp_b_d2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_b_d2_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[4]),
        .Q(rb_intp_b_d2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_b_d2_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[5]),
        .Q(rb_intp_b_d2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_b_d2_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[6]),
        .Q(rb_intp_b_d2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_b_d2_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[7]),
        .Q(rb_intp_b_d2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_b_d3_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(rb_intp_b_d2[0]),
        .Q(rb_intp_b_d3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_b_d3_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(rb_intp_b_d2[1]),
        .Q(rb_intp_b_d3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_b_d3_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(rb_intp_b_d2[2]),
        .Q(rb_intp_b_d3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_b_d3_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(rb_intp_b_d2[3]),
        .Q(rb_intp_b_d3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_b_d3_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(rb_intp_b_d2[4]),
        .Q(rb_intp_b_d3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_b_d3_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(rb_intp_b_d2[5]),
        .Q(rb_intp_b_d3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_b_d3_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(rb_intp_b_d2[6]),
        .Q(rb_intp_b_d3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_b_d3_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(rb_intp_b_d2[7]),
        .Q(rb_intp_b_d3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_l_d2_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[16]),
        .Q(rb_intp_l_d2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_l_d2_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[17]),
        .Q(rb_intp_l_d2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_l_d2_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[18]),
        .Q(rb_intp_l_d2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_l_d2_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[19]),
        .Q(rb_intp_l_d2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_l_d2_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[20]),
        .Q(rb_intp_l_d2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_l_d2_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[21]),
        .Q(rb_intp_l_d2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_l_d2_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[22]),
        .Q(rb_intp_l_d2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_l_d2_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[23]),
        .Q(rb_intp_l_d2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_l_d3_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(rb_intp_l_d2[0]),
        .Q(rb_intp_l_d3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_l_d3_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(rb_intp_l_d2[1]),
        .Q(rb_intp_l_d3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_l_d3_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(rb_intp_l_d2[2]),
        .Q(rb_intp_l_d3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_l_d3_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(rb_intp_l_d2[3]),
        .Q(rb_intp_l_d3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_l_d3_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(rb_intp_l_d2[4]),
        .Q(rb_intp_l_d3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_l_d3_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(rb_intp_l_d2[5]),
        .Q(rb_intp_l_d3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_l_d3_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(rb_intp_l_d2[6]),
        .Q(rb_intp_l_d3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_l_d3_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(rb_intp_l_d2[7]),
        .Q(rb_intp_l_d3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_r_d2_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[8]),
        .Q(rb_intp_r_d2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_r_d2_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[9]),
        .Q(rb_intp_r_d2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_r_d2_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[10]),
        .Q(rb_intp_r_d2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_r_d2_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[11]),
        .Q(rb_intp_r_d2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_r_d2_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[12]),
        .Q(rb_intp_r_d2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_r_d2_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[13]),
        .Q(rb_intp_r_d2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_r_d2_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[14]),
        .Q(rb_intp_r_d2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_r_d2_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(RB_nhood[15]),
        .Q(rb_intp_r_d2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_r_d3_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(rb_intp_r_d2[0]),
        .Q(rb_intp_r_d3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_r_d3_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(rb_intp_r_d2[1]),
        .Q(rb_intp_r_d3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_r_d3_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(rb_intp_r_d2[2]),
        .Q(rb_intp_r_d3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_r_d3_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(rb_intp_r_d2[3]),
        .Q(rb_intp_r_d3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_r_d3_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(rb_intp_r_d2[4]),
        .Q(rb_intp_r_d3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_r_d3_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(rb_intp_r_d2[5]),
        .Q(rb_intp_r_d3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_r_d3_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(rb_intp_r_d2[6]),
        .Q(rb_intp_r_d3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_intp_r_d3_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(rb_intp_r_d2[7]),
        .Q(rb_intp_r_d3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_a_d2_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[41]_2 [0]),
        .Q(\rb_orig_a_d2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_a_d2_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[41]_2 [1]),
        .Q(\rb_orig_a_d2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_a_d2_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[41]_2 [2]),
        .Q(\rb_orig_a_d2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_a_d2_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[41]_2 [3]),
        .Q(\rb_orig_a_d2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_a_d2_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[41]_2 [4]),
        .Q(\rb_orig_a_d2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_a_d2_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[41]_2 [5]),
        .Q(\rb_orig_a_d2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_a_d2_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[41]_2 [6]),
        .Q(\rb_orig_a_d2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_a_d2_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[41]_2 [7]),
        .Q(\rb_orig_a_d2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_a_d3_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\rb_orig_a_d2_reg_n_0_[0] ),
        .Q(rb_orig_a_d3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_a_d3_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\rb_orig_a_d2_reg_n_0_[1] ),
        .Q(rb_orig_a_d3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_a_d3_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\rb_orig_a_d2_reg_n_0_[2] ),
        .Q(rb_orig_a_d3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_a_d3_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\rb_orig_a_d2_reg_n_0_[3] ),
        .Q(rb_orig_a_d3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_a_d3_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\rb_orig_a_d2_reg_n_0_[4] ),
        .Q(rb_orig_a_d3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_a_d3_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\rb_orig_a_d2_reg_n_0_[5] ),
        .Q(rb_orig_a_d3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_a_d3_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\rb_orig_a_d2_reg_n_0_[6] ),
        .Q(rb_orig_a_d3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_a_d3_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\rb_orig_a_d2_reg_n_0_[7] ),
        .Q(rb_orig_a_d3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_b_d2_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_rb_orig_b_n_7),
        .Q(rb_orig_b_d2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_b_d2_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_rb_orig_b_n_6),
        .Q(rb_orig_b_d2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_b_d2_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_rb_orig_b_n_5),
        .Q(rb_orig_b_d2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_b_d2_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_rb_orig_b_n_4),
        .Q(rb_orig_b_d2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_b_d2_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_rb_orig_b_n_3),
        .Q(rb_orig_b_d2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_b_d2_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_rb_orig_b_n_2),
        .Q(rb_orig_b_d2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_b_d2_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_rb_orig_b_n_1),
        .Q(rb_orig_b_d2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_b_d2_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_rb_orig_b_n_0),
        .Q(rb_orig_b_d2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_b_d3_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_orig_b_d2[0]),
        .Q(rb_orig_b_d3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_b_d3_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_orig_b_d2[1]),
        .Q(rb_orig_b_d3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_b_d3_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_orig_b_d2[2]),
        .Q(rb_orig_b_d3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_b_d3_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_orig_b_d2[3]),
        .Q(rb_orig_b_d3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_b_d3_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_orig_b_d2[4]),
        .Q(rb_orig_b_d3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_b_d3_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_orig_b_d2[5]),
        .Q(rb_orig_b_d3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_b_d3_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_orig_b_d2[6]),
        .Q(rb_orig_b_d3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_b_d3_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_orig_b_d2[7]),
        .Q(rb_orig_b_d3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_l_d2_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(D[0]),
        .Q(rb_orig_l_d2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_l_d2_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(D[1]),
        .Q(rb_orig_l_d2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_l_d2_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(D[2]),
        .Q(rb_orig_l_d2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_l_d2_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(D[3]),
        .Q(rb_orig_l_d2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_l_d2_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(D[4]),
        .Q(rb_orig_l_d2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_l_d2_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(D[5]),
        .Q(rb_orig_l_d2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_l_d2_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(D[6]),
        .Q(rb_orig_l_d2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_l_d2_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(D[7]),
        .Q(rb_orig_l_d2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_l_d3_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_orig_l_d2[0]),
        .Q(rb_orig_l_d3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_l_d3_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_orig_l_d2[1]),
        .Q(rb_orig_l_d3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_l_d3_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_orig_l_d2[2]),
        .Q(rb_orig_l_d3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_l_d3_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_orig_l_d2[3]),
        .Q(rb_orig_l_d3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_l_d3_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_orig_l_d2[4]),
        .Q(rb_orig_l_d3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_l_d3_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_orig_l_d2[5]),
        .Q(rb_orig_l_d3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_l_d3_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_orig_l_d2[6]),
        .Q(rb_orig_l_d3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_l_d3_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_orig_l_d2[7]),
        .Q(rb_orig_l_d3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_r_d2_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[37][7]__0 [0]),
        .Q(rb_orig_r_d2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_r_d2_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[37][7]__0 [1]),
        .Q(rb_orig_r_d2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_r_d2_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[37][7]__0 [2]),
        .Q(rb_orig_r_d2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_r_d2_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[37][7]__0 [3]),
        .Q(rb_orig_r_d2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_r_d2_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[37][7]__0 [4]),
        .Q(rb_orig_r_d2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_r_d2_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[37][7]__0 [5]),
        .Q(rb_orig_r_d2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_r_d2_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[37][7]__0 [6]),
        .Q(rb_orig_r_d2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_r_d2_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\needs_delay.shift_register_reg[37][7]__0 [7]),
        .Q(rb_orig_r_d2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_r_d3_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_orig_r_d2[0]),
        .Q(rb_orig_r_d3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_r_d3_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_orig_r_d2[1]),
        .Q(rb_orig_r_d3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_r_d3_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_orig_r_d2[2]),
        .Q(rb_orig_r_d3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_r_d3_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_orig_r_d2[3]),
        .Q(rb_orig_r_d3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_r_d3_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_orig_r_d2[4]),
        .Q(rb_orig_r_d3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_r_d3_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_orig_r_d2[5]),
        .Q(rb_orig_r_d3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_r_d3_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_orig_r_d2[6]),
        .Q(rb_orig_r_d3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_orig_r_d3_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_orig_r_d2[7]),
        .Q(rb_orig_r_d3[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \row[0]_i_1__1 
       (.I0(\valid_dm_reg[3]_0 ),
        .O(plusOp__1[0]));
  LUT6 #(
    .INIT(64'h0000000000000082)) 
    \row[12]_i_1__1 
       (.I0(intc_if),
        .I1(Q[9]),
        .I2(col_reg__0[9]),
        .I3(\row[12]_i_3_n_0 ),
        .I4(\row[12]_i_4_n_0 ),
        .I5(\row[12]_i_5_n_0 ),
        .O(row));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \row[12]_i_3 
       (.I0(Q[0]),
        .I1(col_reg),
        .I2(col_reg__0[2]),
        .I3(Q[2]),
        .I4(col_reg__0[1]),
        .I5(Q[1]),
        .O(\row[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \row[12]_i_4 
       (.I0(Q[6]),
        .I1(col_reg__0[6]),
        .I2(col_reg__0[7]),
        .I3(Q[7]),
        .I4(col_reg__0[8]),
        .I5(Q[8]),
        .O(\row[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \row[12]_i_5 
       (.I0(Q[3]),
        .I1(col_reg__0[3]),
        .I2(col_reg__0[4]),
        .I3(Q[4]),
        .I4(col_reg__0[5]),
        .I5(Q[5]),
        .O(\row[12]_i_5_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \row_reg[0] 
       (.C(aclk),
        .CE(row),
        .D(plusOp__1[0]),
        .Q(\valid_dm_reg[3]_0 ),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[10] 
       (.C(aclk),
        .CE(row),
        .D(plusOp__1[10]),
        .Q(row_reg__0[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[11] 
       (.C(aclk),
        .CE(row),
        .D(plusOp__1[11]),
        .Q(row_reg__0[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[12] 
       (.C(aclk),
        .CE(row),
        .D(plusOp__1[12]),
        .Q(row_reg__0[12]),
        .R(SS));
  CARRY8 \row_reg[12]_i_2__1 
       (.CI(\row_reg[8]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_row_reg[12]_i_2__1_CO_UNCONNECTED [7:3],\row_reg[12]_i_2__1_n_5 ,\row_reg[12]_i_2__1_n_6 ,\row_reg[12]_i_2__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_reg[12]_i_2__1_O_UNCONNECTED [7:4],plusOp__1[12:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,row_reg__0[12:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[1] 
       (.C(aclk),
        .CE(row),
        .D(plusOp__1[1]),
        .Q(row_reg__0[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[2] 
       (.C(aclk),
        .CE(row),
        .D(plusOp__1[2]),
        .Q(row_reg__0[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[3] 
       (.C(aclk),
        .CE(row),
        .D(plusOp__1[3]),
        .Q(row_reg__0[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[4] 
       (.C(aclk),
        .CE(row),
        .D(plusOp__1[4]),
        .Q(row_reg__0[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[5] 
       (.C(aclk),
        .CE(row),
        .D(plusOp__1[5]),
        .Q(row_reg__0[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[6] 
       (.C(aclk),
        .CE(row),
        .D(plusOp__1[6]),
        .Q(row_reg__0[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[7] 
       (.C(aclk),
        .CE(row),
        .D(plusOp__1[7]),
        .Q(row_reg__0[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[8] 
       (.C(aclk),
        .CE(row),
        .D(plusOp__1[8]),
        .Q(row_reg__0[8]),
        .R(SS));
  CARRY8 \row_reg[8]_i_1__1 
       (.CI(\valid_dm_reg[3]_0 ),
        .CI_TOP(1'b0),
        .CO({\row_reg[8]_i_1__1_n_0 ,\row_reg[8]_i_1__1_n_1 ,\row_reg[8]_i_1__1_n_2 ,\row_reg[8]_i_1__1_n_3 ,\NLW_row_reg[8]_i_1__1_CO_UNCONNECTED [3],\row_reg[8]_i_1__1_n_5 ,\row_reg[8]_i_1__1_n_6 ,\row_reg[8]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp__1[8:1]),
        .S(row_reg__0[8:1]));
  FDRE #(
    .INIT(1'b0)) 
    \row_reg[9] 
       (.C(aclk),
        .CE(row),
        .D(plusOp__1[9]),
        .Q(row_reg__0[9]),
        .R(SS));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[0]_i_10__1 
       (.I0(\time_control_regs[0] [3]),
        .I1(col_reg__0[3]),
        .I2(\time_control_regs[0] [2]),
        .I3(col_reg__0[2]),
        .O(\valid_ablr[0]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[0]_i_11__1 
       (.I0(\time_control_regs[0] [1]),
        .I1(col_reg__0[1]),
        .I2(\time_control_regs[0] [0]),
        .I3(col_reg),
        .O(\valid_ablr[0]_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \valid_ablr[0]_i_2__0 
       (.I0(col_reg__0[9]),
        .I1(\time_control_regs[0] [9]),
        .I2(\time_control_regs[0] [8]),
        .I3(col_reg__0[8]),
        .O(\valid_ablr[0]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \valid_ablr[0]_i_3__1 
       (.I0(col_reg__0[7]),
        .I1(\time_control_regs[0] [7]),
        .I2(\time_control_regs[0] [6]),
        .I3(col_reg__0[6]),
        .O(\valid_ablr[0]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \valid_ablr[0]_i_4__0 
       (.I0(col_reg__0[5]),
        .I1(\time_control_regs[0] [5]),
        .I2(\time_control_regs[0] [4]),
        .I3(col_reg__0[4]),
        .O(\valid_ablr[0]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \valid_ablr[0]_i_5__1 
       (.I0(col_reg__0[3]),
        .I1(\time_control_regs[0] [3]),
        .I2(\time_control_regs[0] [2]),
        .I3(col_reg__0[2]),
        .O(\valid_ablr[0]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \valid_ablr[0]_i_6__1 
       (.I0(col_reg__0[1]),
        .I1(\time_control_regs[0] [1]),
        .I2(\time_control_regs[0] [0]),
        .I3(col_reg),
        .O(\valid_ablr[0]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[0]_i_7__1 
       (.I0(\time_control_regs[0] [9]),
        .I1(col_reg__0[9]),
        .I2(\time_control_regs[0] [8]),
        .I3(col_reg__0[8]),
        .O(\valid_ablr[0]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[0]_i_8__1 
       (.I0(\time_control_regs[0] [7]),
        .I1(col_reg__0[7]),
        .I2(\time_control_regs[0] [6]),
        .I3(col_reg__0[6]),
        .O(\valid_ablr[0]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[0]_i_9__1 
       (.I0(\time_control_regs[0] [5]),
        .I1(col_reg__0[5]),
        .I2(\time_control_regs[0] [4]),
        .I3(col_reg__0[4]),
        .O(\valid_ablr[0]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \valid_ablr[1]_i_1__1 
       (.I0(col_reg__0[5]),
        .I1(col_reg__0[9]),
        .I2(col_reg__0[2]),
        .I3(\valid_ablr[1]_i_2__0_n_0 ),
        .O(\valid_ablr[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \valid_ablr[1]_i_2__0 
       (.I0(col_reg__0[8]),
        .I1(col_reg__0[1]),
        .I2(col_reg__0[3]),
        .I3(col_reg__0[6]),
        .I4(col_reg__0[4]),
        .I5(col_reg__0[7]),
        .O(\valid_ablr[1]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[2]_i_10__0 
       (.I0(row_reg__0[11]),
        .I1(\time_control_regs[0] [21]),
        .I2(row_reg__0[10]),
        .I3(\time_control_regs[0] [20]),
        .O(\valid_ablr[2]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[2]_i_11__0 
       (.I0(row_reg__0[9]),
        .I1(\time_control_regs[0] [19]),
        .I2(row_reg__0[8]),
        .I3(\time_control_regs[0] [18]),
        .O(\valid_ablr[2]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[2]_i_12__0 
       (.I0(row_reg__0[7]),
        .I1(\time_control_regs[0] [17]),
        .I2(row_reg__0[6]),
        .I3(\time_control_regs[0] [16]),
        .O(\valid_ablr[2]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[2]_i_13__0 
       (.I0(row_reg__0[5]),
        .I1(\time_control_regs[0] [15]),
        .I2(row_reg__0[4]),
        .I3(\time_control_regs[0] [14]),
        .O(\valid_ablr[2]_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[2]_i_14__0 
       (.I0(row_reg__0[3]),
        .I1(\time_control_regs[0] [13]),
        .I2(row_reg__0[2]),
        .I3(\time_control_regs[0] [12]),
        .O(\valid_ablr[2]_i_14__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \valid_ablr[2]_i_15__0 
       (.I0(row_reg__0[1]),
        .I1(\time_control_regs[0] [11]),
        .I2(\valid_dm_reg[3]_0 ),
        .I3(\time_control_regs[0] [10]),
        .O(\valid_ablr[2]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \valid_ablr[2]_i_2 
       (.I0(\time_control_regs[0] [22]),
        .I1(row_reg__0[12]),
        .O(\valid_ablr[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \valid_ablr[2]_i_3__0 
       (.I0(\time_control_regs[0] [21]),
        .I1(row_reg__0[11]),
        .I2(\time_control_regs[0] [20]),
        .I3(row_reg__0[10]),
        .O(\valid_ablr[2]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \valid_ablr[2]_i_4__0 
       (.I0(\time_control_regs[0] [19]),
        .I1(row_reg__0[9]),
        .I2(\time_control_regs[0] [18]),
        .I3(row_reg__0[8]),
        .O(\valid_ablr[2]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \valid_ablr[2]_i_5__0 
       (.I0(\time_control_regs[0] [17]),
        .I1(row_reg__0[7]),
        .I2(\time_control_regs[0] [16]),
        .I3(row_reg__0[6]),
        .O(\valid_ablr[2]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \valid_ablr[2]_i_6__0 
       (.I0(\time_control_regs[0] [15]),
        .I1(row_reg__0[5]),
        .I2(\time_control_regs[0] [14]),
        .I3(row_reg__0[4]),
        .O(\valid_ablr[2]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \valid_ablr[2]_i_7__0 
       (.I0(\time_control_regs[0] [13]),
        .I1(row_reg__0[3]),
        .I2(\time_control_regs[0] [12]),
        .I3(row_reg__0[2]),
        .O(\valid_ablr[2]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \valid_ablr[2]_i_8__0 
       (.I0(\time_control_regs[0] [11]),
        .I1(row_reg__0[1]),
        .I2(\time_control_regs[0] [10]),
        .I3(\valid_dm_reg[3]_0 ),
        .O(\valid_ablr[2]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \valid_ablr[2]_i_9__0 
       (.I0(row_reg__0[12]),
        .I1(\time_control_regs[0] [22]),
        .O(\valid_ablr[2]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \valid_ablr[3]_i_2__0 
       (.I0(row_reg__0[1]),
        .I1(row_reg__0[6]),
        .I2(row_reg__0[4]),
        .I3(row_reg__0[5]),
        .I4(\valid_ablr[3]_i_3__0_n_0 ),
        .I5(\valid_ablr[3]_i_4__0_n_0 ),
        .O(gtOp));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \valid_ablr[3]_i_3__0 
       (.I0(row_reg__0[12]),
        .I1(row_reg__0[10]),
        .I2(row_reg__0[9]),
        .I3(row_reg__0[3]),
        .O(\valid_ablr[3]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \valid_ablr[3]_i_4__0 
       (.I0(row_reg__0[8]),
        .I1(row_reg__0[7]),
        .I2(row_reg__0[11]),
        .I3(row_reg__0[2]),
        .O(\valid_ablr[3]_i_4__0_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \valid_ablr_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\valid_ablr_reg[0]_i_1__0_n_3 ),
        .Q(\valid_ablr_reg_n_0_[0] ),
        .S(SS));
  CARRY8 \valid_ablr_reg[0]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_valid_ablr_reg[0]_i_1__0_CO_UNCONNECTED [7:5],\valid_ablr_reg[0]_i_1__0_n_3 ,\NLW_valid_ablr_reg[0]_i_1__0_CO_UNCONNECTED [3],\valid_ablr_reg[0]_i_1__0_n_5 ,\valid_ablr_reg[0]_i_1__0_n_6 ,\valid_ablr_reg[0]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,\valid_ablr[0]_i_2__0_n_0 ,\valid_ablr[0]_i_3__1_n_0 ,\valid_ablr[0]_i_4__0_n_0 ,\valid_ablr[0]_i_5__1_n_0 ,\valid_ablr[0]_i_6__1_n_0 }),
        .O(\NLW_valid_ablr_reg[0]_i_1__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\valid_ablr[0]_i_7__1_n_0 ,\valid_ablr[0]_i_8__1_n_0 ,\valid_ablr[0]_i_9__1_n_0 ,\valid_ablr[0]_i_10__1_n_0 ,\valid_ablr[0]_i_11__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \valid_ablr_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\valid_ablr[1]_i_1__1_n_0 ),
        .Q(\valid_ablr_reg_n_0_[1] ),
        .R(SS));
  FDSE #(
    .INIT(1'b0)) 
    \valid_ablr_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\valid_ablr_reg[2]_i_1__0_n_1 ),
        .Q(\valid_ablr_reg_n_0_[2] ),
        .S(SS));
  CARRY8 \valid_ablr_reg[2]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_valid_ablr_reg[2]_i_1__0_CO_UNCONNECTED [7],\valid_ablr_reg[2]_i_1__0_n_1 ,\valid_ablr_reg[2]_i_1__0_n_2 ,\valid_ablr_reg[2]_i_1__0_n_3 ,\NLW_valid_ablr_reg[2]_i_1__0_CO_UNCONNECTED [3],\valid_ablr_reg[2]_i_1__0_n_5 ,\valid_ablr_reg[2]_i_1__0_n_6 ,\valid_ablr_reg[2]_i_1__0_n_7 }),
        .DI({1'b0,\valid_ablr[2]_i_2_n_0 ,\valid_ablr[2]_i_3__0_n_0 ,\valid_ablr[2]_i_4__0_n_0 ,\valid_ablr[2]_i_5__0_n_0 ,\valid_ablr[2]_i_6__0_n_0 ,\valid_ablr[2]_i_7__0_n_0 ,\valid_ablr[2]_i_8__0_n_0 }),
        .O(\NLW_valid_ablr_reg[2]_i_1__0_O_UNCONNECTED [7:0]),
        .S({1'b0,\valid_ablr[2]_i_9__0_n_0 ,\valid_ablr[2]_i_10__0_n_0 ,\valid_ablr[2]_i_11__0_n_0 ,\valid_ablr[2]_i_12__0_n_0 ,\valid_ablr[2]_i_13__0_n_0 ,\valid_ablr[2]_i_14__0_n_0 ,\valid_ablr[2]_i_15__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \valid_ablr_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(gtOp),
        .Q(\valid_ablr_reg_n_0_[3] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \valid_d2_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(valid_d[0]),
        .Q(valid_d2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_d2_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(valid_d[1]),
        .Q(valid_d2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_d2_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(valid_d[2]),
        .Q(valid_d2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_d2_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(valid_d[3]),
        .Q(valid_d2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_dm_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(delay_valid_n_8),
        .Q(\valid_dm_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_dm_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(delay_valid_n_7),
        .Q(v_l),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_dm_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(delay_valid_n_6),
        .Q(v_b),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_dm_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg),
        .D(delay_valid_n_5),
        .Q(v_a),
        .R(1'b0));
endmodule

(* CREG = "1" *) (* HAS_C = "1" *) (* IWIDTHA = "10" *) 
(* IWIDTHB = "18" *) (* ORIG_REF_NAME = "mac" *) (* OWIDTH = "28" *) 
(* ROUND_MODE = "0" *) (* mult_style = "pipe_block" *) (* register_balancing = "yes" *) 
(* use_dsp = "yes" *) 
module design_1_v_cfa_0_0_mac
   (a,
    b,
    c,
    p,
    clk,
    ce,
    sclr);
  input [9:0]a;
  input [17:0]b;
  input [27:0]c;
  output [27:0]p;
  input clk;
  input ce;
  input sclr;

  wire [9:0]a;
  wire [17:0]b;
  wire [27:0]c;
  wire ce;
  wire clk;
  wire [27:0]p;
  wire sclr;
  wire NLW_mac_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mac_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mac_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mac_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mac_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mac_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mac_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mac_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mac_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_mac_reg_P_UNCONNECTED;
  wire [47:0]NLW_mac_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mac_reg_XOROUT_UNCONNECTED;

  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mac_reg
       (.A({b[17],b[17],b[17],b[17],b[17],b[17],b[17],b[17],b[17],b[17],b[17],b[17],b}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mac_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a[9],a[9],a[9],a[9],a[9],a[9],a[9],a[9],a}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mac_reg_BCOUT_UNCONNECTED[17:0]),
        .C({c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mac_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mac_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ce),
        .CEC(ce),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ce),
        .CEP(ce),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mac_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mac_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mac_reg_P_UNCONNECTED[47:28],p}),
        .PATTERNBDETECT(NLW_mac_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mac_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mac_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(sclr),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(sclr),
        .RSTC(sclr),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(sclr),
        .RSTP(sclr),
        .UNDERFLOW(NLW_mac_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mac_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* CREG = "1" *) (* HAS_C = "1" *) (* IWIDTHA = "10" *) 
(* IWIDTHB = "18" *) (* ORIG_REF_NAME = "mac" *) (* OWIDTH = "28" *) 
(* ROUND_MODE = "0" *) (* mult_style = "pipe_block" *) (* register_balancing = "yes" *) 
(* use_dsp = "yes" *) 
module design_1_v_cfa_0_0_mac__1
   (a,
    b,
    c,
    p,
    clk,
    ce,
    sclr);
  input [9:0]a;
  input [17:0]b;
  input [27:0]c;
  output [27:0]p;
  input clk;
  input ce;
  input sclr;

  wire [9:0]a;
  wire [17:0]b;
  wire [27:0]c;
  wire ce;
  wire clk;
  wire [27:0]p;
  wire sclr;
  wire NLW_mac_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mac_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mac_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mac_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mac_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mac_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mac_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mac_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mac_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_mac_reg_P_UNCONNECTED;
  wire [47:0]NLW_mac_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mac_reg_XOROUT_UNCONNECTED;

  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mac_reg
       (.A({b[17],b[17],b[17],b[17],b[17],b[17],b[17],b[17],b[17],b[17],b[17],b[17],b}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mac_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a[9],a[9],a[9],a[9],a[9],a[9],a[9],a[9],a}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mac_reg_BCOUT_UNCONNECTED[17:0]),
        .C({c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mac_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mac_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ce),
        .CEC(ce),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ce),
        .CEP(ce),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mac_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mac_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mac_reg_P_UNCONNECTED[47:28],p}),
        .PATTERNBDETECT(NLW_mac_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mac_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mac_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(sclr),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(sclr),
        .RSTC(sclr),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(sclr),
        .RSTP(sclr),
        .UNDERFLOW(NLW_mac_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mac_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* CREG = "1" *) (* HAS_C = "1" *) (* IWIDTHA = "10" *) 
(* IWIDTHB = "18" *) (* ORIG_REF_NAME = "mac" *) (* OWIDTH = "28" *) 
(* ROUND_MODE = "0" *) (* mult_style = "pipe_block" *) (* register_balancing = "yes" *) 
(* use_dsp = "yes" *) 
module design_1_v_cfa_0_0_mac__2
   (a,
    b,
    c,
    p,
    clk,
    ce,
    sclr);
  input [9:0]a;
  input [17:0]b;
  input [27:0]c;
  output [27:0]p;
  input clk;
  input ce;
  input sclr;

  wire [9:0]a;
  wire [17:0]b;
  wire [27:0]c;
  wire ce;
  wire clk;
  wire [27:0]p;
  wire sclr;
  wire NLW_mac_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mac_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mac_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mac_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mac_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mac_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mac_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mac_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mac_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_mac_reg_P_UNCONNECTED;
  wire [47:0]NLW_mac_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mac_reg_XOROUT_UNCONNECTED;

  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mac_reg
       (.A({b[17],b[17],b[17],b[17],b[17],b[17],b[17],b[17],b[17],b[17],b[17],b[17],b}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mac_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a[9],a[9],a[9],a[9],a[9],a[9],a[9],a[9],a}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mac_reg_BCOUT_UNCONNECTED[17:0]),
        .C({c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mac_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mac_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ce),
        .CEC(ce),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ce),
        .CEP(ce),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mac_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mac_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mac_reg_P_UNCONNECTED[47:28],p}),
        .PATTERNBDETECT(NLW_mac_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mac_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mac_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(sclr),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(sclr),
        .RSTC(sclr),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(sclr),
        .RSTP(sclr),
        .UNDERFLOW(NLW_mac_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mac_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* CREG = "1" *) (* HAS_C = "1" *) (* IWIDTHA = "10" *) 
(* IWIDTHB = "18" *) (* ORIG_REF_NAME = "mac" *) (* OWIDTH = "28" *) 
(* ROUND_MODE = "0" *) (* mult_style = "pipe_block" *) (* register_balancing = "yes" *) 
(* use_dsp = "yes" *) 
module design_1_v_cfa_0_0_mac__3
   (a,
    b,
    c,
    p,
    clk,
    ce,
    sclr);
  input [9:0]a;
  input [17:0]b;
  input [27:0]c;
  output [27:0]p;
  input clk;
  input ce;
  input sclr;

  wire [9:0]a;
  wire [17:0]b;
  wire [27:0]c;
  wire ce;
  wire clk;
  wire [27:0]p;
  wire sclr;
  wire NLW_mac_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mac_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mac_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mac_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mac_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mac_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mac_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mac_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mac_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_mac_reg_P_UNCONNECTED;
  wire [47:0]NLW_mac_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mac_reg_XOROUT_UNCONNECTED;

  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mac_reg
       (.A({b[17],b[17],b[17],b[17],b[17],b[17],b[17],b[17],b[17],b[17],b[17],b[17],b}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mac_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a[9],a[9],a[9],a[9],a[9],a[9],a[9],a[9],a}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mac_reg_BCOUT_UNCONNECTED[17:0]),
        .C({c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c[27],c}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mac_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mac_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ce),
        .CEC(ce),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ce),
        .CEP(ce),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mac_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mac_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mac_reg_P_UNCONNECTED[47:28],p}),
        .PATTERNBDETECT(NLW_mac_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mac_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mac_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(sclr),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(sclr),
        .RSTC(sclr),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(sclr),
        .RSTP(sclr),
        .UNDERFLOW(NLW_mac_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mac_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* CREG = "1" *) (* HAS_C = "1" *) (* IWIDTHA = "12" *) 
(* IWIDTHB = "11" *) (* ORIG_REF_NAME = "mac" *) (* OWIDTH = "23" *) 
(* ROUND_MODE = "0" *) (* mult_style = "pipe_block" *) (* register_balancing = "yes" *) 
(* use_dsp = "yes" *) 
module design_1_v_cfa_0_0_mac__parameterized0
   (a,
    b,
    c,
    p,
    clk,
    ce,
    sclr);
  input [11:0]a;
  input [10:0]b;
  input [22:0]c;
  output [22:0]p;
  input clk;
  input ce;
  input sclr;

  wire [11:0]a;
  wire [10:0]b;
  wire [22:0]c;
  wire ce;
  wire clk;
  wire [22:0]p;
  wire plusOp_n_58;
  wire plusOp_n_59;
  wire plusOp_n_60;
  wire plusOp_n_61;
  wire plusOp_n_62;
  wire plusOp_n_63;
  wire plusOp_n_64;
  wire plusOp_n_65;
  wire plusOp_n_66;
  wire plusOp_n_67;
  wire plusOp_n_68;
  wire plusOp_n_69;
  wire plusOp_n_70;
  wire plusOp_n_71;
  wire plusOp_n_72;
  wire plusOp_n_73;
  wire plusOp_n_74;
  wire plusOp_n_75;
  wire plusOp_n_76;
  wire plusOp_n_77;
  wire plusOp_n_78;
  wire plusOp_n_79;
  wire plusOp_n_80;
  wire plusOp_n_81;
  wire plusOp_n_82;
  wire sclr;
  wire NLW_plusOp_CARRYCASCOUT_UNCONNECTED;
  wire NLW_plusOp_MULTSIGNOUT_UNCONNECTED;
  wire NLW_plusOp_OVERFLOW_UNCONNECTED;
  wire NLW_plusOp_PATTERNBDETECT_UNCONNECTED;
  wire NLW_plusOp_PATTERNDETECT_UNCONNECTED;
  wire NLW_plusOp_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_plusOp_ACOUT_UNCONNECTED;
  wire [17:0]NLW_plusOp_BCOUT_UNCONNECTED;
  wire [3:0]NLW_plusOp_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_plusOp_PCOUT_UNCONNECTED;
  wire [7:0]NLW_plusOp_XOROUT_UNCONNECTED;

  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    plusOp
       (.A({a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_plusOp_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({b[10],b[10],b[10],b[10],b[10],b[10],b[10],b}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_plusOp_BCOUT_UNCONNECTED[17:0]),
        .C({c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_plusOp_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_plusOp_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ce),
        .CEC(ce),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ce),
        .CEP(ce),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_plusOp_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_plusOp_OVERFLOW_UNCONNECTED),
        .P({plusOp_n_58,plusOp_n_59,plusOp_n_60,plusOp_n_61,plusOp_n_62,plusOp_n_63,plusOp_n_64,plusOp_n_65,plusOp_n_66,plusOp_n_67,plusOp_n_68,plusOp_n_69,plusOp_n_70,plusOp_n_71,plusOp_n_72,plusOp_n_73,plusOp_n_74,plusOp_n_75,plusOp_n_76,plusOp_n_77,plusOp_n_78,plusOp_n_79,plusOp_n_80,plusOp_n_81,plusOp_n_82,p}),
        .PATTERNBDETECT(NLW_plusOp_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_plusOp_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_plusOp_PCOUT_UNCONNECTED[47:0]),
        .RSTA(sclr),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(sclr),
        .RSTC(sclr),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(sclr),
        .RSTP(sclr),
        .UNDERFLOW(NLW_plusOp_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_plusOp_XOROUT_UNCONNECTED[7:0]));
endmodule

(* CREG = "0" *) (* HAS_C = "1" *) (* IWIDTHA = "12" *) 
(* IWIDTHB = "11" *) (* ORIG_REF_NAME = "mac" *) (* OWIDTH = "23" *) 
(* ROUND_MODE = "0" *) (* mult_style = "pipe_block" *) (* register_balancing = "yes" *) 
(* use_dsp = "yes" *) 
module design_1_v_cfa_0_0_mac__parameterized1
   (a,
    b,
    c,
    p,
    clk,
    ce,
    sclr);
  input [11:0]a;
  input [10:0]b;
  input [22:0]c;
  output [22:0]p;
  input clk;
  input ce;
  input sclr;

  wire [11:0]a;
  wire [10:0]b;
  wire [22:0]c;
  wire ce;
  wire clk;
  wire [22:0]p;
  wire sclr;
  wire NLW_mac_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mac_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mac_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mac_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mac_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mac_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mac_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mac_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mac_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_mac_reg_P_UNCONNECTED;
  wire [47:0]NLW_mac_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mac_reg_XOROUT_UNCONNECTED;

  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mac_reg
       (.A({a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mac_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({b[10],b[10],b[10],b[10],b[10],b[10],b[10],b}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mac_reg_BCOUT_UNCONNECTED[17:0]),
        .C({c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mac_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mac_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ce),
        .CEP(ce),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mac_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mac_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mac_reg_P_UNCONNECTED[47:23],p}),
        .PATTERNBDETECT(NLW_mac_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mac_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mac_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(sclr),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(sclr),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(sclr),
        .RSTP(sclr),
        .UNDERFLOW(NLW_mac_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mac_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* CREG = "0" *) (* HAS_C = "1" *) (* IWIDTHA = "12" *) 
(* IWIDTHB = "11" *) (* ORIG_REF_NAME = "mac" *) (* OWIDTH = "23" *) 
(* ROUND_MODE = "0" *) (* mult_style = "pipe_block" *) (* register_balancing = "yes" *) 
(* use_dsp = "yes" *) 
module design_1_v_cfa_0_0_mac__parameterized1__1
   (a,
    b,
    c,
    p,
    clk,
    ce,
    sclr);
  input [11:0]a;
  input [10:0]b;
  input [22:0]c;
  output [22:0]p;
  input clk;
  input ce;
  input sclr;

  wire [11:0]a;
  wire [10:0]b;
  wire [22:0]c;
  wire ce;
  wire clk;
  wire [22:0]p;
  wire sclr;
  wire NLW_mac_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mac_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mac_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mac_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mac_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mac_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mac_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mac_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mac_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_mac_reg_P_UNCONNECTED;
  wire [47:0]NLW_mac_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mac_reg_XOROUT_UNCONNECTED;

  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mac_reg
       (.A({a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mac_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({b[10],b[10],b[10],b[10],b[10],b[10],b[10],b}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mac_reg_BCOUT_UNCONNECTED[17:0]),
        .C({c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mac_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mac_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ce),
        .CEP(ce),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mac_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mac_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mac_reg_P_UNCONNECTED[47:23],p}),
        .PATTERNBDETECT(NLW_mac_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mac_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mac_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(sclr),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(sclr),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(sclr),
        .RSTP(sclr),
        .UNDERFLOW(NLW_mac_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mac_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* CREG = "0" *) (* HAS_C = "1" *) (* IWIDTHA = "12" *) 
(* IWIDTHB = "11" *) (* ORIG_REF_NAME = "mac" *) (* OWIDTH = "23" *) 
(* ROUND_MODE = "0" *) (* mult_style = "pipe_block" *) (* register_balancing = "yes" *) 
(* use_dsp = "yes" *) 
module design_1_v_cfa_0_0_mac__parameterized1__2
   (a,
    b,
    c,
    p,
    clk,
    ce,
    sclr);
  input [11:0]a;
  input [10:0]b;
  input [22:0]c;
  output [22:0]p;
  input clk;
  input ce;
  input sclr;

  wire [11:0]a;
  wire [10:0]b;
  wire [22:0]c;
  wire ce;
  wire clk;
  wire [22:0]p;
  wire sclr;
  wire NLW_mac_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mac_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mac_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mac_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mac_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mac_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mac_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mac_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mac_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_mac_reg_P_UNCONNECTED;
  wire [47:0]NLW_mac_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mac_reg_XOROUT_UNCONNECTED;

  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mac_reg
       (.A({a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a[11],a}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mac_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({b[10],b[10],b[10],b[10],b[10],b[10],b[10],b}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mac_reg_BCOUT_UNCONNECTED[17:0]),
        .C({c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c[22],c}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mac_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mac_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ce),
        .CEP(ce),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mac_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mac_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mac_reg_P_UNCONNECTED[47:23],p}),
        .PATTERNBDETECT(NLW_mac_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mac_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mac_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(sclr),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(sclr),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(sclr),
        .RSTP(sclr),
        .UNDERFLOW(NLW_mac_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mac_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "normalize_weights" *) 
module design_1_v_cfa_0_0_normalize_weights
   (p,
    D,
    \needs_delay.shift_register_reg[1][9] ,
    \needs_delay.shift_register_reg[3][9]__0 ,
    intc_if,
    a,
    aclk,
    DOUTBDOUT,
    \block_ram.data_o_reg ,
    \block_ram.data_o_reg_0 ,
    SR);
  output [9:0]p;
  output [9:0]D;
  output [9:0]\needs_delay.shift_register_reg[1][9] ;
  output [9:0]\needs_delay.shift_register_reg[3][9]__0 ;
  input [0:0]intc_if;
  input [8:0]a;
  input aclk;
  input [7:0]DOUTBDOUT;
  input [7:0]\block_ram.data_o_reg ;
  input [8:0]\block_ram.data_o_reg_0 ;
  input [0:0]SR;

  wire [9:0]D;
  wire [7:0]DOUTBDOUT;
  wire [0:0]SR;
  wire [8:0]a;
  wire aclk;
  wire [7:0]\block_ram.data_o_reg ;
  wire [8:0]\block_ram.data_o_reg_0 ;
  wire [0:0]intc_if;
  wire mac1_n_20;
  wire mac1_n_21;
  wire mac1_n_22;
  wire mac1_n_23;
  wire mac1_n_24;
  wire mac1_n_25;
  wire mac1_n_26;
  wire mac1_n_27;
  wire mac2_n_20;
  wire mac2_n_21;
  wire mac2_n_22;
  wire mac2_n_23;
  wire mac2_n_24;
  wire mac2_n_25;
  wire mac2_n_26;
  wire mac2_n_27;
  wire mac3_n_20;
  wire mac3_n_21;
  wire mac3_n_22;
  wire mac3_n_23;
  wire mac3_n_24;
  wire mac3_n_25;
  wire mac3_n_26;
  wire mac3_n_27;
  wire mac4_n_20;
  wire mac4_n_21;
  wire mac4_n_22;
  wire mac4_n_23;
  wire mac4_n_24;
  wire mac4_n_25;
  wire mac4_n_26;
  wire mac4_n_27;
  wire [9:0]\needs_delay.shift_register_reg[1][9] ;
  wire [9:0]\needs_delay.shift_register_reg[3][9]__0 ;
  wire [17:0]norm;
  (* RTL_KEEP = "true" *) wire [17:0]norm_asy;
  wire [9:0]p;
  wire [9:0]w12;
  (* RTL_KEEP = "true" *) wire [10:0]w1234;
  wire [8:0]w1_d;
  wire [7:0]w2_d;
  wire [9:0]w34;
  wire [7:0]w3_d;
  wire [8:0]w4_d;
  wire [27:18]NLW_mac1_p_UNCONNECTED;
  wire [27:18]NLW_mac2_p_UNCONNECTED;
  wire [27:18]NLW_mac3_p_UNCONNECTED;
  wire [27:18]NLW_mac4_p_UNCONNECTED;

  design_1_v_cfa_0_0_radd_sub_sclr_no__parameterized0 add_w1234
       (.SR(SR),
        .aclk(aclk),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[1][9] (w34),
        .\needs_delay.shift_register_reg[1][9]_0 (w12),
        .s(w1234));
  design_1_v_cfa_0_0_radd_sub_sclr_no add_w1_w2
       (.DOUTBDOUT(DOUTBDOUT),
        .SR(SR),
        .a(a),
        .aclk(aclk),
        .intc_if(intc_if),
        .s(w12));
  design_1_v_cfa_0_0_radd_sub_sclr_no_41 add_w3_w4
       (.SR(SR),
        .aclk(aclk),
        .\block_ram.data_o_reg (\block_ram.data_o_reg_0 ),
        .\block_ram.data_o_reg_0 (\block_ram.data_o_reg ),
        .intc_if(intc_if),
        .s(w34));
  (* CREG = "1" *) 
  (* HAS_C = "1" *) 
  (* IWIDTHA = "10" *) 
  (* IWIDTHB = "18" *) 
  (* OWIDTH = "28" *) 
  (* ROUND_MODE = "0" *) 
  (* USE_DSP = "yes" *) 
  (* mult_style = "pipe_block" *) 
  (* register_balancing = "yes" *) 
  design_1_v_cfa_0_0_mac__1 mac1
       (.a({1'b0,w1_d}),
        .b(norm),
        .c({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ce(intc_if),
        .clk(aclk),
        .p({NLW_mac1_p_UNCONNECTED[27:18],p,mac1_n_20,mac1_n_21,mac1_n_22,mac1_n_23,mac1_n_24,mac1_n_25,mac1_n_26,mac1_n_27}),
        .sclr(SR));
  (* CREG = "1" *) 
  (* HAS_C = "1" *) 
  (* IWIDTHA = "10" *) 
  (* IWIDTHB = "18" *) 
  (* OWIDTH = "28" *) 
  (* ROUND_MODE = "0" *) 
  (* USE_DSP = "yes" *) 
  (* mult_style = "pipe_block" *) 
  (* register_balancing = "yes" *) 
  design_1_v_cfa_0_0_mac__2 mac2
       (.a({1'b0,1'b0,w2_d}),
        .b(norm),
        .c({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ce(intc_if),
        .clk(aclk),
        .p({NLW_mac2_p_UNCONNECTED[27:18],D,mac2_n_20,mac2_n_21,mac2_n_22,mac2_n_23,mac2_n_24,mac2_n_25,mac2_n_26,mac2_n_27}),
        .sclr(SR));
  (* CREG = "1" *) 
  (* HAS_C = "1" *) 
  (* IWIDTHA = "10" *) 
  (* IWIDTHB = "18" *) 
  (* OWIDTH = "28" *) 
  (* ROUND_MODE = "0" *) 
  (* USE_DSP = "yes" *) 
  (* mult_style = "pipe_block" *) 
  (* register_balancing = "yes" *) 
  design_1_v_cfa_0_0_mac__3 mac3
       (.a({1'b0,1'b0,w3_d}),
        .b(norm),
        .c({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ce(intc_if),
        .clk(aclk),
        .p({NLW_mac3_p_UNCONNECTED[27:18],\needs_delay.shift_register_reg[1][9] ,mac3_n_20,mac3_n_21,mac3_n_22,mac3_n_23,mac3_n_24,mac3_n_25,mac3_n_26,mac3_n_27}),
        .sclr(SR));
  (* CREG = "1" *) 
  (* HAS_C = "1" *) 
  (* IWIDTHA = "10" *) 
  (* IWIDTHB = "18" *) 
  (* OWIDTH = "28" *) 
  (* ROUND_MODE = "0" *) 
  (* USE_DSP = "yes" *) 
  (* mult_style = "pipe_block" *) 
  (* register_balancing = "yes" *) 
  design_1_v_cfa_0_0_mac mac4
       (.a({1'b0,w4_d}),
        .b(norm),
        .c({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ce(intc_if),
        .clk(aclk),
        .p({NLW_mac4_p_UNCONNECTED[27:18],\needs_delay.shift_register_reg[3][9]__0 ,mac4_n_20,mac4_n_21,mac4_n_22,mac4_n_23,mac4_n_24,mac4_n_25,mac4_n_26,mac4_n_27}),
        .sclr(SR));
  design_1_v_cfa_0_0_reciprocal__parameterized0 one_over
       (.Q(norm_asy),
        .SR(SR),
        .aclk(aclk),
        .intc_if(intc_if),
        .out(w1234));
  design_1_v_cfa_0_0_delay_sclr__parameterized2 reg_normb
       (.D(norm_asy),
        .Q(norm),
        .SR(SR),
        .aclk(aclk),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized5 reg_w1d
       (.\G13_reg[7] (w1_d),
        .a(a),
        .aclk(aclk),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized5_42 reg_w2d
       (.DOUTBDOUT(DOUTBDOUT),
        .a(w2_d),
        .aclk(aclk),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized5_43 reg_w3d
       (.a(w3_d),
        .aclk(aclk),
        .\block_ram.data_o_reg (\block_ram.data_o_reg ),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized5_44 reg_w4d
       (.a(w4_d),
        .aclk(aclk),
        .\block_ram.data_o_reg (\block_ram.data_o_reg_0 ),
        .intc_if(intc_if));
endmodule

(* ORIG_REF_NAME = "pix_matrix" *) 
module design_1_v_cfa_0_0_pix_matrix
   (\rb_orig_a_d2_reg[7] ,
    \rb_orig_a_d2_reg[6] ,
    \rb_orig_a_d2_reg[5] ,
    \rb_orig_a_d2_reg[4] ,
    \rb_orig_a_d2_reg[3] ,
    \rb_orig_a_d2_reg[2] ,
    \rb_orig_a_d2_reg[1] ,
    \rb_orig_a_d2_reg[0] ,
    \D0103_reg[7] ,
    S,
    \D0313_reg[7] ,
    \d1113_reg[7] ,
    \d1323_reg[7] ,
    \i_b_reg[7] ,
    \D1315_reg[8] ,
    \D0103_reg[8] ,
    \D1113_reg[8] ,
    \D1121_reg[8] ,
    \D1323_reg[8] ,
    \D0111_reg[8] ,
    \D1525_reg[8] ,
    \D0515_reg[8] ,
    \D2123_reg[8] ,
    \D2325_reg[8] ,
    intc_if,
    aclk,
    \needs_delay.shift_register_reg[2][6] ,
    \needs_delay.shift_register_reg[2][0] ,
    \needs_delay.shift_register_reg[2][1] ,
    \needs_delay.shift_register_reg[2][2] ,
    \needs_delay.shift_register_reg[2][3] ,
    \needs_delay.shift_register_reg[2][4] ,
    \needs_delay.shift_register_reg[2][5] ,
    \needs_delay.shift_register_reg[2][6]_0 ,
    \needs_delay.shift_register_reg[2][7] ,
    resetn_out,
    \time_control_regs[0] ,
    active_input_reg,
    \needs_delay.shift_register_reg[3][0] ,
    \needs_delay.shift_register_reg[3][3] ,
    wr_data,
    D,
    E);
  output \rb_orig_a_d2_reg[7] ;
  output \rb_orig_a_d2_reg[6] ;
  output \rb_orig_a_d2_reg[5] ;
  output \rb_orig_a_d2_reg[4] ;
  output \rb_orig_a_d2_reg[3] ;
  output \rb_orig_a_d2_reg[2] ;
  output \rb_orig_a_d2_reg[1] ;
  output \rb_orig_a_d2_reg[0] ;
  output [112:0]\D0103_reg[7] ;
  output [7:0]S;
  output [7:0]\D0313_reg[7] ;
  output [7:0]\d1113_reg[7] ;
  output [7:0]\d1323_reg[7] ;
  output [7:0]\i_b_reg[7] ;
  output [8:0]\D1315_reg[8] ;
  output [8:0]\D0103_reg[8] ;
  output [8:0]\D1113_reg[8] ;
  output [8:0]\D1121_reg[8] ;
  output [8:0]\D1323_reg[8] ;
  output [8:0]\D0111_reg[8] ;
  output [8:0]\D1525_reg[8] ;
  output [8:0]\D0515_reg[8] ;
  output [8:0]\D2123_reg[8] ;
  output [8:0]\D2325_reg[8] ;
  input [0:0]intc_if;
  input aclk;
  input [6:0]\needs_delay.shift_register_reg[2][6] ;
  input \needs_delay.shift_register_reg[2][0] ;
  input \needs_delay.shift_register_reg[2][1] ;
  input \needs_delay.shift_register_reg[2][2] ;
  input \needs_delay.shift_register_reg[2][3] ;
  input \needs_delay.shift_register_reg[2][4] ;
  input \needs_delay.shift_register_reg[2][5] ;
  input \needs_delay.shift_register_reg[2][6]_0 ;
  input \needs_delay.shift_register_reg[2][7] ;
  input resetn_out;
  input [9:0]\time_control_regs[0] ;
  input active_input_reg;
  input \needs_delay.shift_register_reg[3][0] ;
  input [1:0]\needs_delay.shift_register_reg[3][3] ;
  input [7:0]wr_data;
  input [9:0]D;
  input [0:0]E;

  wire [9:0]D;
  wire [112:0]\D0103_reg[7] ;
  wire [8:0]\D0103_reg[8] ;
  wire [8:0]\D0111_reg[8] ;
  wire [7:0]\D0313_reg[7] ;
  wire [8:0]\D0515_reg[8] ;
  wire [8:0]\D1113_reg[8] ;
  wire [8:0]\D1121_reg[8] ;
  wire [8:0]\D1315_reg[8] ;
  wire [8:0]\D1323_reg[8] ;
  wire [8:0]\D1525_reg[8] ;
  wire [8:0]\D2123_reg[8] ;
  wire [8:0]\D2325_reg[8] ;
  wire [0:0]E;
  wire [7:0]S;
  wire aclk;
  wire active_input_reg;
  wire [9:9]addr_rd0_in;
  wire \addr_rd[1]_i_1__1_n_0 ;
  wire \addr_rd[1]_i_2_n_0 ;
  wire \addr_rd[9]_i_4_n_0 ;
  wire \addr_rd[9]_i_5_n_0 ;
  wire \addr_rd[9]_i_6_n_0 ;
  wire \addr_rd[9]_i_7_n_0 ;
  wire \addr_rd[9]_i_8_n_0 ;
  wire \addr_rd[9]_i_9_n_0 ;
  wire \addr_rd_reg_n_0_[0] ;
  wire \addr_rd_reg_n_0_[1] ;
  wire \addr_rd_reg_n_0_[2] ;
  wire \addr_rd_reg_n_0_[3] ;
  wire \addr_rd_reg_n_0_[4] ;
  wire \addr_rd_reg_n_0_[5] ;
  wire \addr_rd_reg_n_0_[6] ;
  wire \addr_rd_reg_n_0_[7] ;
  wire \addr_rd_reg_n_0_[8] ;
  wire \addr_rd_reg_n_0_[9] ;
  wire \addr_wr[9]_i_1_n_0 ;
  wire \addr_wr[9]_i_3_n_0 ;
  wire \addr_wr[9]_i_4_n_0 ;
  wire \addr_wr[9]_i_5_n_0 ;
  wire \addr_wr[9]_i_6_n_0 ;
  wire \addr_wr[9]_i_7_n_0 ;
  wire [9:0]addr_wr_reg__0;
  wire [7:0]\d1113_reg[7] ;
  wire [7:0]\d1323_reg[7] ;
  wire \flops[1].reg_nw2_n_10 ;
  wire \flops[1].reg_nw2_n_11 ;
  wire \flops[1].reg_nw2_n_12 ;
  wire \flops[1].reg_nw2_n_13 ;
  wire \flops[1].reg_nw2_n_14 ;
  wire \flops[1].reg_nw2_n_15 ;
  wire \flops[1].reg_nw2_n_8 ;
  wire \flops[1].reg_nw2_n_9 ;
  wire \flops[2].reg_nw2_n_32 ;
  wire \flops[2].reg_nw2_n_33 ;
  wire \flops[2].reg_nw2_n_34 ;
  wire \flops[2].reg_nw2_n_35 ;
  wire \flops[2].reg_nw2_n_36 ;
  wire \flops[2].reg_nw2_n_37 ;
  wire \flops[2].reg_nw2_n_38 ;
  wire \flops[2].reg_nw2_n_39 ;
  wire \flops[4].reg_nw2_n_10 ;
  wire \flops[4].reg_nw2_n_11 ;
  wire \flops[4].reg_nw2_n_12 ;
  wire \flops[4].reg_nw2_n_13 ;
  wire \flops[4].reg_nw2_n_14 ;
  wire \flops[4].reg_nw2_n_15 ;
  wire \flops[4].reg_nw2_n_16 ;
  wire \flops[4].reg_nw2_n_17 ;
  wire \flops[4].reg_nw2_n_18 ;
  wire \flops[4].reg_nw2_n_19 ;
  wire \flops[4].reg_nw2_n_20 ;
  wire \flops[4].reg_nw2_n_21 ;
  wire \flops[4].reg_nw2_n_22 ;
  wire \flops[4].reg_nw2_n_23 ;
  wire \flops[4].reg_nw2_n_24 ;
  wire \flops[4].reg_nw2_n_9 ;
  wire [7:0]\i_b_reg[7] ;
  wire [0:0]intc_if;
  wire line_len_1;
  wire \line_len_1_reg_n_0_[0] ;
  wire \line_len_1_reg_n_0_[1] ;
  wire \line_len_1_reg_n_0_[2] ;
  wire \line_len_1_reg_n_0_[3] ;
  wire \line_len_1_reg_n_0_[4] ;
  wire \line_len_1_reg_n_0_[5] ;
  wire \line_len_1_reg_n_0_[6] ;
  wire \line_len_1_reg_n_0_[7] ;
  wire \line_len_1_reg_n_0_[8] ;
  wire \line_len_1_reg_n_0_[9] ;
  wire line_len_changed;
  wire line_len_changed_i_1__1_n_0;
  wire line_len_changed_i_2_n_0;
  wire line_len_changed_i_3_n_0;
  wire line_len_changed_i_4_n_0;
  wire [9:0]line_len_d;
  wire \needs_delay.shift_register_reg[2][0] ;
  wire \needs_delay.shift_register_reg[2][1] ;
  wire \needs_delay.shift_register_reg[2][2] ;
  wire \needs_delay.shift_register_reg[2][3] ;
  wire \needs_delay.shift_register_reg[2][4] ;
  wire \needs_delay.shift_register_reg[2][5] ;
  wire [6:0]\needs_delay.shift_register_reg[2][6] ;
  wire \needs_delay.shift_register_reg[2][6]_0 ;
  wire \needs_delay.shift_register_reg[2][7] ;
  wire \needs_delay.shift_register_reg[3][0] ;
  wire [1:0]\needs_delay.shift_register_reg[3][3] ;
  wire [103:0]nhood;
  wire [9:0]plusOp;
  wire [9:0]plusOp__0;
  wire [39:0]ram_out;
  wire \rb_orig_a_d2_reg[0] ;
  wire \rb_orig_a_d2_reg[1] ;
  wire \rb_orig_a_d2_reg[2] ;
  wire \rb_orig_a_d2_reg[3] ;
  wire \rb_orig_a_d2_reg[4] ;
  wire \rb_orig_a_d2_reg[5] ;
  wire \rb_orig_a_d2_reg[6] ;
  wire \rb_orig_a_d2_reg[7] ;
  wire resetn_out;
  wire [9:0]\time_control_regs[0] ;
  wire [7:0]wr_data;

  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \addr_rd[0]_i_1 
       (.I0(\addr_rd_reg_n_0_[0] ),
        .O(plusOp[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \addr_rd[1]_i_1__1 
       (.I0(line_len_changed),
        .I1(resetn_out),
        .O(\addr_rd[1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \addr_rd[1]_i_2 
       (.I0(\addr_rd_reg_n_0_[0] ),
        .I1(active_input_reg),
        .I2(intc_if),
        .I3(\addr_rd[9]_i_4_n_0 ),
        .I4(\addr_rd_reg_n_0_[1] ),
        .O(\addr_rd[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \addr_rd[2]_i_1 
       (.I0(\addr_rd_reg_n_0_[0] ),
        .I1(\addr_rd_reg_n_0_[1] ),
        .I2(\addr_rd_reg_n_0_[2] ),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_rd[3]_i_1 
       (.I0(\addr_rd_reg_n_0_[1] ),
        .I1(\addr_rd_reg_n_0_[0] ),
        .I2(\addr_rd_reg_n_0_[2] ),
        .I3(\addr_rd_reg_n_0_[3] ),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \addr_rd[4]_i_1 
       (.I0(\addr_rd_reg_n_0_[2] ),
        .I1(\addr_rd_reg_n_0_[0] ),
        .I2(\addr_rd_reg_n_0_[1] ),
        .I3(\addr_rd_reg_n_0_[3] ),
        .I4(\addr_rd_reg_n_0_[4] ),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \addr_rd[5]_i_1 
       (.I0(\addr_rd_reg_n_0_[3] ),
        .I1(\addr_rd_reg_n_0_[1] ),
        .I2(\addr_rd_reg_n_0_[0] ),
        .I3(\addr_rd_reg_n_0_[2] ),
        .I4(\addr_rd_reg_n_0_[4] ),
        .I5(\addr_rd_reg_n_0_[5] ),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr_rd[6]_i_1 
       (.I0(\addr_rd[9]_i_5_n_0 ),
        .I1(\addr_rd_reg_n_0_[6] ),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \addr_rd[7]_i_1 
       (.I0(\addr_rd[9]_i_5_n_0 ),
        .I1(\addr_rd_reg_n_0_[6] ),
        .I2(\addr_rd_reg_n_0_[7] ),
        .O(plusOp[7]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_rd[8]_i_1 
       (.I0(\addr_rd_reg_n_0_[6] ),
        .I1(\addr_rd[9]_i_5_n_0 ),
        .I2(\addr_rd_reg_n_0_[7] ),
        .I3(\addr_rd_reg_n_0_[8] ),
        .O(plusOp[8]));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr_rd[9]_i_1 
       (.I0(resetn_out),
        .I1(line_len_changed),
        .I2(\addr_rd[9]_i_4_n_0 ),
        .O(addr_rd0_in));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \addr_rd[9]_i_3 
       (.I0(\addr_rd_reg_n_0_[7] ),
        .I1(\addr_rd[9]_i_5_n_0 ),
        .I2(\addr_rd_reg_n_0_[6] ),
        .I3(\addr_rd_reg_n_0_[8] ),
        .I4(\addr_rd_reg_n_0_[9] ),
        .O(plusOp[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \addr_rd[9]_i_4 
       (.I0(active_input_reg),
        .I1(\addr_rd[9]_i_6_n_0 ),
        .I2(\addr_rd[9]_i_7_n_0 ),
        .I3(\addr_rd[9]_i_8_n_0 ),
        .I4(\addr_rd[9]_i_9_n_0 ),
        .I5(intc_if),
        .O(\addr_rd[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \addr_rd[9]_i_5 
       (.I0(\addr_rd_reg_n_0_[5] ),
        .I1(\addr_rd_reg_n_0_[3] ),
        .I2(\addr_rd_reg_n_0_[1] ),
        .I3(\addr_rd_reg_n_0_[0] ),
        .I4(\addr_rd_reg_n_0_[2] ),
        .I5(\addr_rd_reg_n_0_[4] ),
        .O(\addr_rd[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \addr_rd[9]_i_6 
       (.I0(\addr_rd_reg_n_0_[0] ),
        .I1(\line_len_1_reg_n_0_[0] ),
        .I2(\line_len_1_reg_n_0_[2] ),
        .I3(\addr_rd_reg_n_0_[2] ),
        .I4(\line_len_1_reg_n_0_[1] ),
        .I5(\addr_rd_reg_n_0_[1] ),
        .O(\addr_rd[9]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_rd[9]_i_7 
       (.I0(\line_len_1_reg_n_0_[9] ),
        .I1(\addr_rd_reg_n_0_[9] ),
        .O(\addr_rd[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \addr_rd[9]_i_8 
       (.I0(\addr_rd_reg_n_0_[6] ),
        .I1(\line_len_1_reg_n_0_[6] ),
        .I2(\line_len_1_reg_n_0_[8] ),
        .I3(\addr_rd_reg_n_0_[8] ),
        .I4(\line_len_1_reg_n_0_[7] ),
        .I5(\addr_rd_reg_n_0_[7] ),
        .O(\addr_rd[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \addr_rd[9]_i_9 
       (.I0(\addr_rd_reg_n_0_[3] ),
        .I1(\line_len_1_reg_n_0_[3] ),
        .I2(\line_len_1_reg_n_0_[5] ),
        .I3(\addr_rd_reg_n_0_[5] ),
        .I4(\line_len_1_reg_n_0_[4] ),
        .I5(\addr_rd_reg_n_0_[4] ),
        .O(\addr_rd[9]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(\addr_rd_reg_n_0_[0] ),
        .R(addr_rd0_in));
  FDSE #(
    .INIT(1'b0)) 
    \addr_rd_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\addr_rd[1]_i_2_n_0 ),
        .Q(\addr_rd_reg_n_0_[1] ),
        .S(\addr_rd[1]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(\addr_rd_reg_n_0_[2] ),
        .R(addr_rd0_in));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[3]),
        .Q(\addr_rd_reg_n_0_[3] ),
        .R(addr_rd0_in));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[4]),
        .Q(\addr_rd_reg_n_0_[4] ),
        .R(addr_rd0_in));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[5]),
        .Q(\addr_rd_reg_n_0_[5] ),
        .R(addr_rd0_in));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[6]),
        .Q(\addr_rd_reg_n_0_[6] ),
        .R(addr_rd0_in));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[7]),
        .Q(\addr_rd_reg_n_0_[7] ),
        .R(addr_rd0_in));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[8]),
        .Q(\addr_rd_reg_n_0_[8] ),
        .R(addr_rd0_in));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[9]),
        .Q(\addr_rd_reg_n_0_[9] ),
        .R(addr_rd0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_wr[0]_i_1 
       (.I0(addr_wr_reg__0[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr_wr[1]_i_1 
       (.I0(addr_wr_reg__0[0]),
        .I1(addr_wr_reg__0[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \addr_wr[2]_i_1 
       (.I0(addr_wr_reg__0[0]),
        .I1(addr_wr_reg__0[1]),
        .I2(addr_wr_reg__0[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_wr[3]_i_1 
       (.I0(addr_wr_reg__0[1]),
        .I1(addr_wr_reg__0[0]),
        .I2(addr_wr_reg__0[2]),
        .I3(addr_wr_reg__0[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \addr_wr[4]_i_1 
       (.I0(addr_wr_reg__0[2]),
        .I1(addr_wr_reg__0[0]),
        .I2(addr_wr_reg__0[1]),
        .I3(addr_wr_reg__0[3]),
        .I4(addr_wr_reg__0[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \addr_wr[5]_i_1 
       (.I0(addr_wr_reg__0[3]),
        .I1(addr_wr_reg__0[1]),
        .I2(addr_wr_reg__0[0]),
        .I3(addr_wr_reg__0[2]),
        .I4(addr_wr_reg__0[4]),
        .I5(addr_wr_reg__0[5]),
        .O(plusOp__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr_wr[6]_i_1 
       (.I0(\addr_wr[9]_i_4_n_0 ),
        .I1(addr_wr_reg__0[6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \addr_wr[7]_i_1 
       (.I0(\addr_wr[9]_i_4_n_0 ),
        .I1(addr_wr_reg__0[6]),
        .I2(addr_wr_reg__0[7]),
        .O(plusOp__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_wr[8]_i_1 
       (.I0(addr_wr_reg__0[6]),
        .I1(\addr_wr[9]_i_4_n_0 ),
        .I2(addr_wr_reg__0[7]),
        .I3(addr_wr_reg__0[8]),
        .O(plusOp__0[8]));
  LUT4 #(
    .INIT(16'hFDDD)) 
    \addr_wr[9]_i_1 
       (.I0(resetn_out),
        .I1(line_len_changed),
        .I2(\addr_wr[9]_i_3_n_0 ),
        .I3(intc_if),
        .O(\addr_wr[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \addr_wr[9]_i_2 
       (.I0(addr_wr_reg__0[7]),
        .I1(\addr_wr[9]_i_4_n_0 ),
        .I2(addr_wr_reg__0[6]),
        .I3(addr_wr_reg__0[8]),
        .I4(addr_wr_reg__0[9]),
        .O(plusOp__0[9]));
  LUT6 #(
    .INIT(64'h8000008000000000)) 
    \addr_wr[9]_i_3 
       (.I0(active_input_reg),
        .I1(\addr_wr[9]_i_5_n_0 ),
        .I2(\addr_wr[9]_i_6_n_0 ),
        .I3(addr_wr_reg__0[9]),
        .I4(\line_len_1_reg_n_0_[9] ),
        .I5(\addr_wr[9]_i_7_n_0 ),
        .O(\addr_wr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \addr_wr[9]_i_4 
       (.I0(addr_wr_reg__0[5]),
        .I1(addr_wr_reg__0[3]),
        .I2(addr_wr_reg__0[1]),
        .I3(addr_wr_reg__0[0]),
        .I4(addr_wr_reg__0[2]),
        .I5(addr_wr_reg__0[4]),
        .O(\addr_wr[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \addr_wr[9]_i_5 
       (.I0(addr_wr_reg__0[3]),
        .I1(\line_len_1_reg_n_0_[3] ),
        .I2(\line_len_1_reg_n_0_[5] ),
        .I3(addr_wr_reg__0[5]),
        .I4(\line_len_1_reg_n_0_[4] ),
        .I5(addr_wr_reg__0[4]),
        .O(\addr_wr[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \addr_wr[9]_i_6 
       (.I0(addr_wr_reg__0[6]),
        .I1(\line_len_1_reg_n_0_[6] ),
        .I2(\line_len_1_reg_n_0_[8] ),
        .I3(addr_wr_reg__0[8]),
        .I4(\line_len_1_reg_n_0_[7] ),
        .I5(addr_wr_reg__0[7]),
        .O(\addr_wr[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \addr_wr[9]_i_7 
       (.I0(addr_wr_reg__0[0]),
        .I1(\line_len_1_reg_n_0_[0] ),
        .I2(\line_len_1_reg_n_0_[2] ),
        .I3(addr_wr_reg__0[2]),
        .I4(\line_len_1_reg_n_0_[1] ),
        .I5(addr_wr_reg__0[1]),
        .O(\addr_wr[9]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \addr_wr_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(addr_wr_reg__0[0]),
        .R(\addr_wr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_wr_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(addr_wr_reg__0[1]),
        .R(\addr_wr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \addr_wr_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(addr_wr_reg__0[2]),
        .R(\addr_wr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \addr_wr_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(addr_wr_reg__0[3]),
        .R(\addr_wr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_wr_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[4]),
        .Q(addr_wr_reg__0[4]),
        .R(\addr_wr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \addr_wr_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[5]),
        .Q(addr_wr_reg__0[5]),
        .R(\addr_wr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \addr_wr_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[6]),
        .Q(addr_wr_reg__0[6]),
        .R(\addr_wr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \addr_wr_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[7]),
        .Q(addr_wr_reg__0[7]),
        .R(\addr_wr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_wr_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[8]),
        .Q(addr_wr_reg__0[8]),
        .R(\addr_wr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \addr_wr_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[9]),
        .Q(addr_wr_reg__0[9]),
        .R(\addr_wr[9]_i_1_n_0 ));
  design_1_v_cfa_0_0_DELAY__parameterized2 \flops[1].reg_nw2 
       (.\D2123_reg[8] (\D2123_reg[8] ),
        .\D2325_reg[8] (\D2325_reg[8] ),
        .Q({nhood[39:32],\D0103_reg[7] [15:8],nhood[23:16],\D0103_reg[7] [7:0],nhood[7:0]}),
        .S({\flops[1].reg_nw2_n_8 ,\flops[1].reg_nw2_n_9 ,\flops[1].reg_nw2_n_10 ,\flops[1].reg_nw2_n_11 ,\flops[1].reg_nw2_n_12 ,\flops[1].reg_nw2_n_13 ,\flops[1].reg_nw2_n_14 ,\flops[1].reg_nw2_n_15 }),
        .aclk(aclk),
        .data_out_b_reg(ram_out),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[1][23]_0 (\D0103_reg[7] [55:48]),
        .\rb_orig_a_d2_reg[0] (\rb_orig_a_d2_reg[0] ),
        .\rb_orig_a_d2_reg[1] (\rb_orig_a_d2_reg[1] ),
        .\rb_orig_a_d2_reg[2] (\rb_orig_a_d2_reg[2] ),
        .\rb_orig_a_d2_reg[3] (\rb_orig_a_d2_reg[3] ),
        .\rb_orig_a_d2_reg[4] (\rb_orig_a_d2_reg[4] ),
        .\rb_orig_a_d2_reg[5] (\rb_orig_a_d2_reg[5] ),
        .\rb_orig_a_d2_reg[6] (\rb_orig_a_d2_reg[6] ),
        .\rb_orig_a_d2_reg[7] (\rb_orig_a_d2_reg[7] ),
        .wr_data(wr_data));
  design_1_v_cfa_0_0_DELAY__parameterized2_11 \flops[2].reg_nw2 
       (.Q({nhood[39:32],\D0103_reg[7] [15:8],nhood[23:16],\D0103_reg[7] [7:0],nhood[7:0]}),
        .aclk(aclk),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[1][31]_0 ({nhood[79:72],\flops[2].reg_nw2_n_32 ,\flops[2].reg_nw2_n_33 ,\flops[2].reg_nw2_n_34 ,\flops[2].reg_nw2_n_35 ,\flops[2].reg_nw2_n_36 ,\flops[2].reg_nw2_n_37 ,\flops[2].reg_nw2_n_38 ,\flops[2].reg_nw2_n_39 }),
        .\needs_delay.shift_register_reg[1][39]_0 (\D0103_reg[7] [39:16]));
  design_1_v_cfa_0_0_DELAY__parameterized2_12 \flops[3].reg_nw2 
       (.D({\flops[2].reg_nw2_n_32 ,\flops[2].reg_nw2_n_33 ,\flops[2].reg_nw2_n_34 ,\flops[2].reg_nw2_n_35 ,\flops[2].reg_nw2_n_36 ,\flops[2].reg_nw2_n_37 ,\flops[2].reg_nw2_n_38 ,\flops[2].reg_nw2_n_39 }),
        .\D0313_reg[7] (\D0313_reg[7] ),
        .\D1113_reg[8] (\D1113_reg[8] ),
        .\D1121_reg[8] (\D1121_reg[8] ),
        .\D1315_reg[8] (\D1315_reg[8] ),
        .\D1323_reg[8] (\D1323_reg[8] ),
        .\D1525_reg[8] (\D1525_reg[8] ),
        .Q(nhood[103:96]),
        .S(S),
        .aclk(aclk),
        .\d1113_reg[7] (\d1113_reg[7] ),
        .\d1323_reg[7] (\d1323_reg[7] ),
        .\i_b_reg[7] (\i_b_reg[7] ),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[1][23]_0 ({\flops[1].reg_nw2_n_8 ,\flops[1].reg_nw2_n_9 ,\flops[1].reg_nw2_n_10 ,\flops[1].reg_nw2_n_11 ,\flops[1].reg_nw2_n_12 ,\flops[1].reg_nw2_n_13 ,\flops[1].reg_nw2_n_14 ,\flops[1].reg_nw2_n_15 }),
        .\needs_delay.shift_register_reg[1][39]_0 (\D0103_reg[7] [71:40]),
        .\needs_delay.shift_register_reg[1][39]_1 (\D0103_reg[7] [39:16]),
        .\needs_delay.shift_register_reg[2][0] (\needs_delay.shift_register_reg[2][0] ),
        .\needs_delay.shift_register_reg[2][1] (\needs_delay.shift_register_reg[2][1] ),
        .\needs_delay.shift_register_reg[2][2] (\needs_delay.shift_register_reg[2][2] ),
        .\needs_delay.shift_register_reg[2][3] (\needs_delay.shift_register_reg[2][3] ),
        .\needs_delay.shift_register_reg[2][4] (\needs_delay.shift_register_reg[2][4] ),
        .\needs_delay.shift_register_reg[2][5] (\needs_delay.shift_register_reg[2][5] ),
        .\needs_delay.shift_register_reg[2][6] (\needs_delay.shift_register_reg[2][6]_0 ),
        .\needs_delay.shift_register_reg[2][7] (\needs_delay.shift_register_reg[2][7] ),
        .\needs_delay.shift_register_reg[3][0] (\needs_delay.shift_register_reg[3][0] ),
        .\needs_delay.shift_register_reg[3][3] (\needs_delay.shift_register_reg[3][3] ),
        .nhood({nhood[79:72],nhood[39:32],nhood[23:16],nhood[7:0]}));
  design_1_v_cfa_0_0_DELAY__parameterized2_13 \flops[4].reg_nw2 
       (.D(nhood[103:96]),
        .Q({\flops[4].reg_nw2_n_17 ,\flops[4].reg_nw2_n_18 ,\flops[4].reg_nw2_n_19 ,\flops[4].reg_nw2_n_20 ,\flops[4].reg_nw2_n_21 ,\flops[4].reg_nw2_n_22 ,\flops[4].reg_nw2_n_23 ,\flops[4].reg_nw2_n_24 }),
        .aclk(aclk),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[1][24]_0 (\flops[4].reg_nw2_n_9 ),
        .\needs_delay.shift_register_reg[1][25]_0 (\flops[4].reg_nw2_n_10 ),
        .\needs_delay.shift_register_reg[1][26]_0 (\flops[4].reg_nw2_n_11 ),
        .\needs_delay.shift_register_reg[1][27]_0 (\flops[4].reg_nw2_n_12 ),
        .\needs_delay.shift_register_reg[1][28]_0 (\flops[4].reg_nw2_n_13 ),
        .\needs_delay.shift_register_reg[1][29]_0 (\flops[4].reg_nw2_n_14 ),
        .\needs_delay.shift_register_reg[1][30]_0 (\flops[4].reg_nw2_n_15 ),
        .\needs_delay.shift_register_reg[1][31]_0 (\flops[4].reg_nw2_n_16 ),
        .\needs_delay.shift_register_reg[1][39]_0 (\D0103_reg[7] [80:72]),
        .\needs_delay.shift_register_reg[1][39]_1 ({\D0103_reg[7] [71],\D0103_reg[7] [63:56],\D0103_reg[7] [47:40]}));
  design_1_v_cfa_0_0_DELAY__parameterized2_14 \flops[5].reg_nw2 
       (.D({\flops[4].reg_nw2_n_17 ,\flops[4].reg_nw2_n_18 ,\flops[4].reg_nw2_n_19 ,\flops[4].reg_nw2_n_20 ,\flops[4].reg_nw2_n_21 ,\flops[4].reg_nw2_n_22 ,\flops[4].reg_nw2_n_23 ,\flops[4].reg_nw2_n_24 }),
        .\D0103_reg[8] (\D0103_reg[8] ),
        .\D0111_reg[8] (\D0111_reg[8] ),
        .\D0515_reg[8] (\D0515_reg[8] ),
        .DI(\D0103_reg[7] [112:105]),
        .\P2d_reg[7] (\D0103_reg[7] [104:81]),
        .Q(nhood[103:96]),
        .aclk(aclk),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[1][24]_0 (\flops[4].reg_nw2_n_9 ),
        .\needs_delay.shift_register_reg[1][25]_0 (\flops[4].reg_nw2_n_10 ),
        .\needs_delay.shift_register_reg[1][26]_0 (\flops[4].reg_nw2_n_11 ),
        .\needs_delay.shift_register_reg[1][27]_0 (\flops[4].reg_nw2_n_12 ),
        .\needs_delay.shift_register_reg[1][28]_0 (\flops[4].reg_nw2_n_13 ),
        .\needs_delay.shift_register_reg[1][29]_0 (\flops[4].reg_nw2_n_14 ),
        .\needs_delay.shift_register_reg[1][30]_0 (\flops[4].reg_nw2_n_15 ),
        .\needs_delay.shift_register_reg[1][31]_0 (\flops[4].reg_nw2_n_16 ),
        .\needs_delay.shift_register_reg[1][39]_0 (\D0103_reg[7] [80:64]),
        .\needs_delay.shift_register_reg[2][0] (\needs_delay.shift_register_reg[2][0] ),
        .\needs_delay.shift_register_reg[2][1] (\needs_delay.shift_register_reg[2][1] ),
        .\needs_delay.shift_register_reg[2][2] (\needs_delay.shift_register_reg[2][2] ),
        .\needs_delay.shift_register_reg[2][3] (\needs_delay.shift_register_reg[2][3] ),
        .\needs_delay.shift_register_reg[2][4] (\needs_delay.shift_register_reg[2][4] ),
        .\needs_delay.shift_register_reg[2][5] (\needs_delay.shift_register_reg[2][5] ),
        .\needs_delay.shift_register_reg[2][6] (\needs_delay.shift_register_reg[2][6] ),
        .\needs_delay.shift_register_reg[2][6]_0 (\needs_delay.shift_register_reg[2][6]_0 ),
        .\needs_delay.shift_register_reg[2][7] (\needs_delay.shift_register_reg[2][7] ));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[0] 
       (.C(aclk),
        .CE(line_len_1),
        .D(D[0]),
        .Q(\line_len_1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[1] 
       (.C(aclk),
        .CE(line_len_1),
        .D(D[1]),
        .Q(\line_len_1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[2] 
       (.C(aclk),
        .CE(line_len_1),
        .D(D[2]),
        .Q(\line_len_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[3] 
       (.C(aclk),
        .CE(line_len_1),
        .D(D[3]),
        .Q(\line_len_1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[4] 
       (.C(aclk),
        .CE(line_len_1),
        .D(D[4]),
        .Q(\line_len_1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[5] 
       (.C(aclk),
        .CE(line_len_1),
        .D(D[5]),
        .Q(\line_len_1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[6] 
       (.C(aclk),
        .CE(line_len_1),
        .D(D[6]),
        .Q(\line_len_1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[7] 
       (.C(aclk),
        .CE(line_len_1),
        .D(D[7]),
        .Q(\line_len_1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[8] 
       (.C(aclk),
        .CE(line_len_1),
        .D(D[8]),
        .Q(\line_len_1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[9] 
       (.C(aclk),
        .CE(line_len_1),
        .D(D[9]),
        .Q(\line_len_1_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFF600000000)) 
    line_len_changed_i_1__1
       (.I0(\time_control_regs[0] [9]),
        .I1(line_len_d[9]),
        .I2(line_len_changed_i_2_n_0),
        .I3(line_len_changed_i_3_n_0),
        .I4(line_len_changed_i_4_n_0),
        .I5(intc_if),
        .O(line_len_changed_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    line_len_changed_i_2
       (.I0(line_len_d[0]),
        .I1(\time_control_regs[0] [0]),
        .I2(\time_control_regs[0] [2]),
        .I3(line_len_d[2]),
        .I4(\time_control_regs[0] [1]),
        .I5(line_len_d[1]),
        .O(line_len_changed_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    line_len_changed_i_3
       (.I0(line_len_d[6]),
        .I1(\time_control_regs[0] [6]),
        .I2(\time_control_regs[0] [8]),
        .I3(line_len_d[8]),
        .I4(\time_control_regs[0] [7]),
        .I5(line_len_d[7]),
        .O(line_len_changed_i_3_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    line_len_changed_i_4
       (.I0(line_len_d[3]),
        .I1(\time_control_regs[0] [3]),
        .I2(\time_control_regs[0] [5]),
        .I3(line_len_d[5]),
        .I4(\time_control_regs[0] [4]),
        .I5(line_len_d[4]),
        .O(line_len_changed_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    line_len_changed_reg
       (.C(aclk),
        .CE(1'b1),
        .D(line_len_changed_i_1__1_n_0),
        .Q(line_len_changed),
        .R(\addr_rd[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \line_len_d[9]_i_1 
       (.I0(resetn_out),
        .I1(line_len_changed),
        .I2(intc_if),
        .O(line_len_1));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[0] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [0]),
        .Q(line_len_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[1] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [1]),
        .Q(line_len_d[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[2] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [2]),
        .Q(line_len_d[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[3] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [3]),
        .Q(line_len_d[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[4] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [4]),
        .Q(line_len_d[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[5] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [5]),
        .Q(line_len_d[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[6] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [6]),
        .Q(line_len_d[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[7] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [7]),
        .Q(line_len_d[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[8] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [8]),
        .Q(line_len_d[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[9] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [9]),
        .Q(line_len_d[9]),
        .R(1'b0));
  design_1_v_cfa_0_0_dpram mem_block
       (.Q(addr_wr_reg__0),
        .aclk(aclk),
        .active_input_reg(active_input_reg),
        .addr_b({\addr_rd_reg_n_0_[9] ,\addr_rd_reg_n_0_[8] ,\addr_rd_reg_n_0_[7] ,\addr_rd_reg_n_0_[6] ,\addr_rd_reg_n_0_[5] ,\addr_rd_reg_n_0_[4] ,\addr_rd_reg_n_0_[3] ,\addr_rd_reg_n_0_[2] ,\addr_rd_reg_n_0_[1] ,\addr_rd_reg_n_0_[0] }),
        .data_out_b(ram_out),
        .intc_if(intc_if),
        .wr_data(wr_data));
endmodule

(* ORIG_REF_NAME = "pix_matrix" *) 
module design_1_v_cfa_0_0_pix_matrix__parameterized0
   (line_len_changed,
    D,
    eqOp0_out,
    G_nhood,
    addr_rd1,
    aclk,
    \time_control_regs[0] ,
    \var_min_cols[9]_i_3 ,
    sync_out_reg,
    resetn_out,
    \needs_delay.shift_register_reg[29][0]__0 ,
    intc_if,
    \needs_delay.shift_register_reg[29][0]__0_0 ,
    active_g_pix_mat,
    we,
    en,
    wr_data,
    E,
    \var_min_cols[9]_i_3_0 ,
    \needs_delay.shift_register_reg[29][0]__0_1 );
  output line_len_changed;
  output [0:0]D;
  output eqOp0_out;
  output [55:0]G_nhood;
  input addr_rd1;
  input aclk;
  input [8:0]\time_control_regs[0] ;
  input \var_min_cols[9]_i_3 ;
  input sync_out_reg;
  input resetn_out;
  input \needs_delay.shift_register_reg[29][0]__0 ;
  input [0:0]intc_if;
  input \needs_delay.shift_register_reg[29][0]__0_0 ;
  input active_g_pix_mat;
  input we;
  input en;
  input [7:0]wr_data;
  input [0:0]E;
  input [8:0]\var_min_cols[9]_i_3_0 ;
  input [0:0]\needs_delay.shift_register_reg[29][0]__0_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [55:0]G_nhood;
  wire aclk;
  wire active_g_pix_mat;
  wire [9:9]addr_rd0_in;
  wire addr_rd1;
  wire \addr_rd[1]_i_2__0_n_0 ;
  wire \addr_rd[9]_i_5__0_n_0 ;
  wire \addr_rd[9]_i_7__0_n_0 ;
  wire \addr_rd[9]_i_8__0_n_0 ;
  wire \addr_rd[9]_i_9__0_n_0 ;
  wire \addr_rd_reg_n_0_[0] ;
  wire \addr_rd_reg_n_0_[1] ;
  wire \addr_rd_reg_n_0_[2] ;
  wire \addr_rd_reg_n_0_[3] ;
  wire \addr_rd_reg_n_0_[4] ;
  wire \addr_rd_reg_n_0_[5] ;
  wire \addr_rd_reg_n_0_[6] ;
  wire \addr_rd_reg_n_0_[7] ;
  wire \addr_rd_reg_n_0_[8] ;
  wire \addr_rd_reg_n_0_[9] ;
  wire \addr_wr[9]_i_1__0_n_0 ;
  wire \addr_wr[9]_i_3__0_n_0 ;
  wire \addr_wr[9]_i_4__0_n_0 ;
  wire \addr_wr[9]_i_5__0_n_0 ;
  wire \addr_wr[9]_i_6__0_n_0 ;
  wire \addr_wr[9]_i_7__0_n_0 ;
  wire [9:0]addr_wr_reg;
  wire en;
  wire eqOp0_out;
  wire \flops[1].reg_nw2_n_0 ;
  wire \flops[1].reg_nw2_n_1 ;
  wire \flops[1].reg_nw2_n_2 ;
  wire \flops[1].reg_nw2_n_3 ;
  wire \flops[1].reg_nw2_n_4 ;
  wire \flops[1].reg_nw2_n_5 ;
  wire \flops[1].reg_nw2_n_6 ;
  wire \flops[1].reg_nw2_n_7 ;
  wire [0:0]intc_if;
  wire line_len_1;
  wire \line_len_1_reg_n_0_[0] ;
  wire \line_len_1_reg_n_0_[1] ;
  wire \line_len_1_reg_n_0_[2] ;
  wire \line_len_1_reg_n_0_[3] ;
  wire \line_len_1_reg_n_0_[4] ;
  wire \line_len_1_reg_n_0_[5] ;
  wire \line_len_1_reg_n_0_[6] ;
  wire \line_len_1_reg_n_0_[7] ;
  wire \line_len_1_reg_n_0_[8] ;
  wire \line_len_1_reg_n_0_[9] ;
  wire line_len_changed;
  wire line_len_changed_i_1_n_0;
  wire line_len_changed_i_2__0_n_0;
  wire line_len_changed_i_3__0_n_0;
  wire line_len_changed_i_4__0_n_0;
  wire [8:0]line_len_d;
  wire \needs_delay.shift_register_reg[29][0]__0 ;
  wire \needs_delay.shift_register_reg[29][0]__0_0 ;
  wire [0:0]\needs_delay.shift_register_reg[29][0]__0_1 ;
  wire [9:0]plusOp;
  wire [9:0]plusOp__0;
  wire [23:0]ram_out;
  wire resetn_out;
  wire sync_out_reg;
  wire [8:0]\time_control_regs[0] ;
  wire \var_min_cols[9]_i_3 ;
  wire [8:0]\var_min_cols[9]_i_3_0 ;
  wire we;
  wire [7:0]wr_data;

  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \addr_rd[0]_i_1__0 
       (.I0(\addr_rd_reg_n_0_[0] ),
        .O(plusOp[0]));
  LUT6 #(
    .INIT(64'h0000FF7F00000080)) 
    \addr_rd[1]_i_2__0 
       (.I0(\addr_rd_reg_n_0_[0] ),
        .I1(active_g_pix_mat),
        .I2(intc_if),
        .I3(\needs_delay.shift_register_reg[29][0]__0 ),
        .I4(\needs_delay.shift_register_reg[29][0]__0_0 ),
        .I5(\addr_rd_reg_n_0_[1] ),
        .O(\addr_rd[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \addr_rd[2]_i_1__0 
       (.I0(\addr_rd_reg_n_0_[0] ),
        .I1(\addr_rd_reg_n_0_[1] ),
        .I2(\addr_rd_reg_n_0_[2] ),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_rd[3]_i_1__0 
       (.I0(\addr_rd_reg_n_0_[1] ),
        .I1(\addr_rd_reg_n_0_[0] ),
        .I2(\addr_rd_reg_n_0_[2] ),
        .I3(\addr_rd_reg_n_0_[3] ),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \addr_rd[4]_i_1__0 
       (.I0(\addr_rd_reg_n_0_[2] ),
        .I1(\addr_rd_reg_n_0_[0] ),
        .I2(\addr_rd_reg_n_0_[1] ),
        .I3(\addr_rd_reg_n_0_[3] ),
        .I4(\addr_rd_reg_n_0_[4] ),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \addr_rd[5]_i_1__0 
       (.I0(\addr_rd_reg_n_0_[3] ),
        .I1(\addr_rd_reg_n_0_[1] ),
        .I2(\addr_rd_reg_n_0_[0] ),
        .I3(\addr_rd_reg_n_0_[2] ),
        .I4(\addr_rd_reg_n_0_[4] ),
        .I5(\addr_rd_reg_n_0_[5] ),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr_rd[6]_i_1__0 
       (.I0(\addr_rd[9]_i_5__0_n_0 ),
        .I1(\addr_rd_reg_n_0_[6] ),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \addr_rd[7]_i_1__0 
       (.I0(\addr_rd[9]_i_5__0_n_0 ),
        .I1(\addr_rd_reg_n_0_[6] ),
        .I2(\addr_rd_reg_n_0_[7] ),
        .O(plusOp[7]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_rd[8]_i_1__0 
       (.I0(\addr_rd_reg_n_0_[6] ),
        .I1(\addr_rd[9]_i_5__0_n_0 ),
        .I2(\addr_rd_reg_n_0_[7] ),
        .I3(\addr_rd_reg_n_0_[8] ),
        .O(plusOp[8]));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \addr_rd[9]_i_1__0 
       (.I0(line_len_changed),
        .I1(sync_out_reg),
        .I2(resetn_out),
        .I3(\needs_delay.shift_register_reg[29][0]__0_0 ),
        .O(addr_rd0_in));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \addr_rd[9]_i_3__0 
       (.I0(\addr_rd_reg_n_0_[7] ),
        .I1(\addr_rd[9]_i_5__0_n_0 ),
        .I2(\addr_rd_reg_n_0_[6] ),
        .I3(\addr_rd_reg_n_0_[8] ),
        .I4(\addr_rd_reg_n_0_[9] ),
        .O(plusOp[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \addr_rd[9]_i_5__0 
       (.I0(\addr_rd_reg_n_0_[5] ),
        .I1(\addr_rd_reg_n_0_[3] ),
        .I2(\addr_rd_reg_n_0_[1] ),
        .I3(\addr_rd_reg_n_0_[0] ),
        .I4(\addr_rd_reg_n_0_[2] ),
        .I5(\addr_rd_reg_n_0_[4] ),
        .O(\addr_rd[9]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h82000000)) 
    \addr_rd[9]_i_6__0 
       (.I0(\addr_rd[9]_i_7__0_n_0 ),
        .I1(\line_len_1_reg_n_0_[9] ),
        .I2(\addr_rd_reg_n_0_[9] ),
        .I3(\addr_rd[9]_i_8__0_n_0 ),
        .I4(\addr_rd[9]_i_9__0_n_0 ),
        .O(eqOp0_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \addr_rd[9]_i_7__0 
       (.I0(\addr_rd_reg_n_0_[0] ),
        .I1(\line_len_1_reg_n_0_[0] ),
        .I2(\line_len_1_reg_n_0_[2] ),
        .I3(\addr_rd_reg_n_0_[2] ),
        .I4(\line_len_1_reg_n_0_[1] ),
        .I5(\addr_rd_reg_n_0_[1] ),
        .O(\addr_rd[9]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \addr_rd[9]_i_8__0 
       (.I0(\addr_rd_reg_n_0_[6] ),
        .I1(\line_len_1_reg_n_0_[6] ),
        .I2(\line_len_1_reg_n_0_[8] ),
        .I3(\addr_rd_reg_n_0_[8] ),
        .I4(\line_len_1_reg_n_0_[7] ),
        .I5(\addr_rd_reg_n_0_[7] ),
        .O(\addr_rd[9]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \addr_rd[9]_i_9__0 
       (.I0(\addr_rd_reg_n_0_[3] ),
        .I1(\line_len_1_reg_n_0_[3] ),
        .I2(\line_len_1_reg_n_0_[5] ),
        .I3(\addr_rd_reg_n_0_[5] ),
        .I4(\line_len_1_reg_n_0_[4] ),
        .I5(\addr_rd_reg_n_0_[4] ),
        .O(\addr_rd[9]_i_9__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[0] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[29][0]__0_1 ),
        .D(plusOp[0]),
        .Q(\addr_rd_reg_n_0_[0] ),
        .R(addr_rd0_in));
  FDSE #(
    .INIT(1'b0)) 
    \addr_rd_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\addr_rd[1]_i_2__0_n_0 ),
        .Q(\addr_rd_reg_n_0_[1] ),
        .S(addr_rd1));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[2] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[29][0]__0_1 ),
        .D(plusOp[2]),
        .Q(\addr_rd_reg_n_0_[2] ),
        .R(addr_rd0_in));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[3] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[29][0]__0_1 ),
        .D(plusOp[3]),
        .Q(\addr_rd_reg_n_0_[3] ),
        .R(addr_rd0_in));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[4] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[29][0]__0_1 ),
        .D(plusOp[4]),
        .Q(\addr_rd_reg_n_0_[4] ),
        .R(addr_rd0_in));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[5] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[29][0]__0_1 ),
        .D(plusOp[5]),
        .Q(\addr_rd_reg_n_0_[5] ),
        .R(addr_rd0_in));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[6] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[29][0]__0_1 ),
        .D(plusOp[6]),
        .Q(\addr_rd_reg_n_0_[6] ),
        .R(addr_rd0_in));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[7] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[29][0]__0_1 ),
        .D(plusOp[7]),
        .Q(\addr_rd_reg_n_0_[7] ),
        .R(addr_rd0_in));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[8] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[29][0]__0_1 ),
        .D(plusOp[8]),
        .Q(\addr_rd_reg_n_0_[8] ),
        .R(addr_rd0_in));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[9] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[29][0]__0_1 ),
        .D(plusOp[9]),
        .Q(\addr_rd_reg_n_0_[9] ),
        .R(addr_rd0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_wr[0]_i_1__0 
       (.I0(addr_wr_reg[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr_wr[1]_i_1__0 
       (.I0(addr_wr_reg[0]),
        .I1(addr_wr_reg[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \addr_wr[2]_i_1__0 
       (.I0(addr_wr_reg[0]),
        .I1(addr_wr_reg[1]),
        .I2(addr_wr_reg[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_wr[3]_i_1__0 
       (.I0(addr_wr_reg[1]),
        .I1(addr_wr_reg[0]),
        .I2(addr_wr_reg[2]),
        .I3(addr_wr_reg[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \addr_wr[4]_i_1__0 
       (.I0(addr_wr_reg[2]),
        .I1(addr_wr_reg[0]),
        .I2(addr_wr_reg[1]),
        .I3(addr_wr_reg[3]),
        .I4(addr_wr_reg[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \addr_wr[5]_i_1__0 
       (.I0(addr_wr_reg[3]),
        .I1(addr_wr_reg[1]),
        .I2(addr_wr_reg[0]),
        .I3(addr_wr_reg[2]),
        .I4(addr_wr_reg[4]),
        .I5(addr_wr_reg[5]),
        .O(plusOp__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr_wr[6]_i_1__0 
       (.I0(\addr_wr[9]_i_4__0_n_0 ),
        .I1(addr_wr_reg[6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \addr_wr[7]_i_1__0 
       (.I0(\addr_wr[9]_i_4__0_n_0 ),
        .I1(addr_wr_reg[6]),
        .I2(addr_wr_reg[7]),
        .O(plusOp__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_wr[8]_i_1__0 
       (.I0(addr_wr_reg[6]),
        .I1(\addr_wr[9]_i_4__0_n_0 ),
        .I2(addr_wr_reg[7]),
        .I3(addr_wr_reg[8]),
        .O(plusOp__0[8]));
  LUT6 #(
    .INIT(64'hEFEFEFEFFFEFEFEF)) 
    \addr_wr[9]_i_1__0 
       (.I0(line_len_changed),
        .I1(sync_out_reg),
        .I2(resetn_out),
        .I3(\addr_wr[9]_i_3__0_n_0 ),
        .I4(intc_if),
        .I5(\needs_delay.shift_register_reg[29][0]__0 ),
        .O(\addr_wr[9]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \addr_wr[9]_i_2__0 
       (.I0(addr_wr_reg[7]),
        .I1(\addr_wr[9]_i_4__0_n_0 ),
        .I2(addr_wr_reg[6]),
        .I3(addr_wr_reg[8]),
        .I4(addr_wr_reg[9]),
        .O(plusOp__0[9]));
  LUT6 #(
    .INIT(64'h8000008000000000)) 
    \addr_wr[9]_i_3__0 
       (.I0(active_g_pix_mat),
        .I1(\addr_wr[9]_i_5__0_n_0 ),
        .I2(\addr_wr[9]_i_6__0_n_0 ),
        .I3(addr_wr_reg[9]),
        .I4(\line_len_1_reg_n_0_[9] ),
        .I5(\addr_wr[9]_i_7__0_n_0 ),
        .O(\addr_wr[9]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \addr_wr[9]_i_4__0 
       (.I0(addr_wr_reg[5]),
        .I1(addr_wr_reg[3]),
        .I2(addr_wr_reg[1]),
        .I3(addr_wr_reg[0]),
        .I4(addr_wr_reg[2]),
        .I5(addr_wr_reg[4]),
        .O(\addr_wr[9]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \addr_wr[9]_i_5__0 
       (.I0(addr_wr_reg[3]),
        .I1(\line_len_1_reg_n_0_[3] ),
        .I2(\line_len_1_reg_n_0_[5] ),
        .I3(addr_wr_reg[5]),
        .I4(\line_len_1_reg_n_0_[4] ),
        .I5(addr_wr_reg[4]),
        .O(\addr_wr[9]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \addr_wr[9]_i_6__0 
       (.I0(addr_wr_reg[6]),
        .I1(\line_len_1_reg_n_0_[6] ),
        .I2(\line_len_1_reg_n_0_[8] ),
        .I3(addr_wr_reg[8]),
        .I4(\line_len_1_reg_n_0_[7] ),
        .I5(addr_wr_reg[7]),
        .O(\addr_wr[9]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \addr_wr[9]_i_7__0 
       (.I0(addr_wr_reg[0]),
        .I1(\line_len_1_reg_n_0_[0] ),
        .I2(\line_len_1_reg_n_0_[2] ),
        .I3(addr_wr_reg[2]),
        .I4(\line_len_1_reg_n_0_[1] ),
        .I5(addr_wr_reg[1]),
        .O(\addr_wr[9]_i_7__0_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \addr_wr_reg[0] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[29][0]__0_1 ),
        .D(plusOp__0[0]),
        .Q(addr_wr_reg[0]),
        .R(\addr_wr[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_wr_reg[1] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[29][0]__0_1 ),
        .D(plusOp__0[1]),
        .Q(addr_wr_reg[1]),
        .R(\addr_wr[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \addr_wr_reg[2] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[29][0]__0_1 ),
        .D(plusOp__0[2]),
        .Q(addr_wr_reg[2]),
        .R(\addr_wr[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \addr_wr_reg[3] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[29][0]__0_1 ),
        .D(plusOp__0[3]),
        .Q(addr_wr_reg[3]),
        .R(\addr_wr[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_wr_reg[4] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[29][0]__0_1 ),
        .D(plusOp__0[4]),
        .Q(addr_wr_reg[4]),
        .R(\addr_wr[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \addr_wr_reg[5] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[29][0]__0_1 ),
        .D(plusOp__0[5]),
        .Q(addr_wr_reg[5]),
        .R(\addr_wr[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \addr_wr_reg[6] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[29][0]__0_1 ),
        .D(plusOp__0[6]),
        .Q(addr_wr_reg[6]),
        .R(\addr_wr[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \addr_wr_reg[7] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[29][0]__0_1 ),
        .D(plusOp__0[7]),
        .Q(addr_wr_reg[7]),
        .R(\addr_wr[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_wr_reg[8] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[29][0]__0_1 ),
        .D(plusOp__0[8]),
        .Q(addr_wr_reg[8]),
        .R(\addr_wr[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \addr_wr_reg[9] 
       (.C(aclk),
        .CE(\needs_delay.shift_register_reg[29][0]__0_1 ),
        .D(plusOp__0[9]),
        .Q(addr_wr_reg[9]),
        .R(\addr_wr[9]_i_1__0_n_0 ));
  design_1_v_cfa_0_0_DELAY__parameterized15 \flops[1].reg_nw2 
       (.D({ram_out,wr_data}),
        .E(E),
        .Q({\flops[1].reg_nw2_n_0 ,\flops[1].reg_nw2_n_1 ,\flops[1].reg_nw2_n_2 ,\flops[1].reg_nw2_n_3 ,\flops[1].reg_nw2_n_4 ,\flops[1].reg_nw2_n_5 ,\flops[1].reg_nw2_n_6 ,\flops[1].reg_nw2_n_7 ,G_nhood[23:0]}),
        .aclk(aclk));
  design_1_v_cfa_0_0_DELAY__parameterized15_16 \flops[2].reg_nw2 
       (.D({\flops[1].reg_nw2_n_0 ,\flops[1].reg_nw2_n_1 ,\flops[1].reg_nw2_n_2 ,\flops[1].reg_nw2_n_3 ,\flops[1].reg_nw2_n_4 ,\flops[1].reg_nw2_n_5 ,\flops[1].reg_nw2_n_6 ,\flops[1].reg_nw2_n_7 ,G_nhood[23:0]}),
        .E(E),
        .G_nhood(G_nhood[55:24]),
        .aclk(aclk));
  LUT4 #(
    .INIT(16'h0001)) 
    \line_len_1[9]_i_1 
       (.I0(\time_control_regs[0] [7]),
        .I1(\var_min_cols[9]_i_3 ),
        .I2(\time_control_regs[0] [6]),
        .I3(\time_control_regs[0] [8]),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[0] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\var_min_cols[9]_i_3_0 [0]),
        .Q(\line_len_1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[1] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\var_min_cols[9]_i_3_0 [1]),
        .Q(\line_len_1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[2] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\var_min_cols[9]_i_3_0 [2]),
        .Q(\line_len_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[3] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\var_min_cols[9]_i_3_0 [3]),
        .Q(\line_len_1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[4] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\var_min_cols[9]_i_3_0 [4]),
        .Q(\line_len_1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[5] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\var_min_cols[9]_i_3_0 [5]),
        .Q(\line_len_1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[6] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\var_min_cols[9]_i_3_0 [6]),
        .Q(\line_len_1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[7] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\var_min_cols[9]_i_3_0 [7]),
        .Q(\line_len_1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[8] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\var_min_cols[9]_i_3_0 [8]),
        .Q(\line_len_1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[9] 
       (.C(aclk),
        .CE(line_len_1),
        .D(D),
        .Q(\line_len_1_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    line_len_changed_i_1
       (.I0(line_len_changed_i_2__0_n_0),
        .I1(line_len_changed_i_3__0_n_0),
        .I2(line_len_changed_i_4__0_n_0),
        .I3(intc_if),
        .I4(\needs_delay.shift_register_reg[29][0]__0 ),
        .O(line_len_changed_i_1_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    line_len_changed_i_2__0
       (.I0(line_len_d[0]),
        .I1(\time_control_regs[0] [0]),
        .I2(\time_control_regs[0] [2]),
        .I3(line_len_d[2]),
        .I4(\time_control_regs[0] [1]),
        .I5(line_len_d[1]),
        .O(line_len_changed_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    line_len_changed_i_3__0
       (.I0(line_len_d[6]),
        .I1(\time_control_regs[0] [6]),
        .I2(\time_control_regs[0] [8]),
        .I3(line_len_d[8]),
        .I4(\time_control_regs[0] [7]),
        .I5(line_len_d[7]),
        .O(line_len_changed_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    line_len_changed_i_4__0
       (.I0(line_len_d[3]),
        .I1(\time_control_regs[0] [3]),
        .I2(\time_control_regs[0] [5]),
        .I3(line_len_d[5]),
        .I4(\time_control_regs[0] [4]),
        .I5(line_len_d[4]),
        .O(line_len_changed_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    line_len_changed_reg
       (.C(aclk),
        .CE(1'b1),
        .D(line_len_changed_i_1_n_0),
        .Q(line_len_changed),
        .R(addr_rd1));
  LUT5 #(
    .INIT(32'hEFFFEFEF)) 
    \line_len_d[8]_i_1 
       (.I0(line_len_changed),
        .I1(sync_out_reg),
        .I2(resetn_out),
        .I3(\needs_delay.shift_register_reg[29][0]__0 ),
        .I4(intc_if),
        .O(line_len_1));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[0] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [0]),
        .Q(line_len_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[1] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [1]),
        .Q(line_len_d[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[2] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [2]),
        .Q(line_len_d[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[3] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [3]),
        .Q(line_len_d[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[4] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [4]),
        .Q(line_len_d[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[5] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [5]),
        .Q(line_len_d[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[6] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [6]),
        .Q(line_len_d[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[7] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [7]),
        .Q(line_len_d[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[8] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [8]),
        .Q(line_len_d[8]),
        .R(1'b0));
  design_1_v_cfa_0_0_dpram__parameterized0 mem_block
       (.Q(addr_wr_reg),
        .aclk(aclk),
        .addr_b({\addr_rd_reg_n_0_[9] ,\addr_rd_reg_n_0_[8] ,\addr_rd_reg_n_0_[7] ,\addr_rd_reg_n_0_[6] ,\addr_rd_reg_n_0_[5] ,\addr_rd_reg_n_0_[4] ,\addr_rd_reg_n_0_[3] ,\addr_rd_reg_n_0_[2] ,\addr_rd_reg_n_0_[1] ,\addr_rd_reg_n_0_[0] }),
        .data_out_b(ram_out),
        .en(en),
        .we(we),
        .wr_data(wr_data));
endmodule

(* ORIG_REF_NAME = "pix_matrix" *) 
module design_1_v_cfa_0_0_pix_matrix__parameterized1
   (line_len_changed,
    eqOp0_out,
    D,
    \muxed_br_r_reg[0] ,
    RB_nhood,
    \muxed_br_r_reg[2] ,
    \muxed_br_l_reg[0] ,
    \muxed_br_l_reg[2] ,
    \muxed_br_l_reg[4] ,
    \muxed_br_l_reg[6] ,
    \muxed_br_l_reg[7] ,
    aclk,
    resetn_out,
    active_rb_pix_mat,
    intc_if,
    \needs_delay.shift_register_reg[17][0]__0 ,
    \time_control_regs[0] ,
    \core_control_regs[0] ,
    \row_reg[0] ,
    \needs_delay.shift_register_reg[17][0]__0_0 ,
    en,
    wr_data,
    \var_min_cols[9]_i_3 ,
    SR,
    E);
  output line_len_changed;
  output eqOp0_out;
  output [0:0]D;
  output \muxed_br_r_reg[0] ;
  output [31:0]RB_nhood;
  output \muxed_br_r_reg[2] ;
  output \muxed_br_l_reg[0] ;
  output \muxed_br_l_reg[2] ;
  output \muxed_br_l_reg[4] ;
  output \muxed_br_l_reg[6] ;
  output \muxed_br_l_reg[7] ;
  input aclk;
  input resetn_out;
  input active_rb_pix_mat;
  input [0:0]intc_if;
  input \needs_delay.shift_register_reg[17][0]__0 ;
  input [8:0]\time_control_regs[0] ;
  input [1:0]\core_control_regs[0] ;
  input [0:0]\row_reg[0] ;
  input \needs_delay.shift_register_reg[17][0]__0_0 ;
  input en;
  input [7:0]wr_data;
  input [8:0]\var_min_cols[9]_i_3 ;
  input [0:0]SR;
  input [0:0]E;

  wire [0:0]D;
  wire [0:0]E;
  wire [31:0]RB_nhood;
  wire [0:0]SR;
  wire aclk;
  wire active_rb_pix_mat;
  wire \addr_rd[1]_i_1__0_n_0 ;
  wire \addr_rd[1]_i_2__1_n_0 ;
  wire \addr_rd[9]_i_5__1_n_0 ;
  wire \addr_rd[9]_i_6__1_n_0 ;
  wire \addr_rd[9]_i_7__1_n_0 ;
  wire \addr_rd[9]_i_8__1_n_0 ;
  wire \addr_rd_reg_n_0_[0] ;
  wire \addr_rd_reg_n_0_[1] ;
  wire \addr_rd_reg_n_0_[2] ;
  wire \addr_rd_reg_n_0_[3] ;
  wire \addr_rd_reg_n_0_[4] ;
  wire \addr_rd_reg_n_0_[5] ;
  wire \addr_rd_reg_n_0_[6] ;
  wire \addr_rd_reg_n_0_[7] ;
  wire \addr_rd_reg_n_0_[8] ;
  wire \addr_rd_reg_n_0_[9] ;
  wire \addr_wr[9]_i_1__1_n_0 ;
  wire \addr_wr[9]_i_3__1_n_0 ;
  wire \addr_wr[9]_i_4__1_n_0 ;
  wire \addr_wr[9]_i_5__1_n_0 ;
  wire \addr_wr[9]_i_6__1_n_0 ;
  wire \addr_wr[9]_i_7__1_n_0 ;
  wire [9:0]addr_wr_reg;
  wire [1:0]\core_control_regs[0] ;
  wire en;
  wire eqOp0_out;
  wire \flops[1].reg_nw2_n_1 ;
  wire \flops[1].reg_nw2_n_2 ;
  wire \flops[1].reg_nw2_n_3 ;
  wire \flops[1].reg_nw2_n_4 ;
  wire \flops[1].reg_nw2_n_5 ;
  wire \flops[1].reg_nw2_n_6 ;
  wire \flops[1].reg_nw2_n_7 ;
  wire \flops[1].reg_nw2_n_8 ;
  wire [0:0]intc_if;
  wire line_len_1;
  wire \line_len_1_reg_n_0_[0] ;
  wire \line_len_1_reg_n_0_[1] ;
  wire \line_len_1_reg_n_0_[2] ;
  wire \line_len_1_reg_n_0_[3] ;
  wire \line_len_1_reg_n_0_[4] ;
  wire \line_len_1_reg_n_0_[5] ;
  wire \line_len_1_reg_n_0_[6] ;
  wire \line_len_1_reg_n_0_[7] ;
  wire \line_len_1_reg_n_0_[8] ;
  wire \line_len_1_reg_n_0_[9] ;
  wire line_len_changed;
  wire line_len_changed_i_1__0_n_0;
  wire line_len_changed_i_2__1_n_0;
  wire line_len_changed_i_3__1_n_0;
  wire line_len_changed_i_4__1_n_0;
  wire [8:0]line_len_d;
  wire \muxed_br_l_reg[0] ;
  wire \muxed_br_l_reg[2] ;
  wire \muxed_br_l_reg[4] ;
  wire \muxed_br_l_reg[6] ;
  wire \muxed_br_l_reg[7] ;
  wire \muxed_br_r_reg[0] ;
  wire \muxed_br_r_reg[2] ;
  wire \needs_delay.shift_register_reg[17][0]__0 ;
  wire \needs_delay.shift_register_reg[17][0]__0_0 ;
  wire [9:0]plusOp;
  wire [9:0]plusOp__0;
  wire [15:0]ram_out;
  wire resetn_out;
  wire [0:0]\row_reg[0] ;
  wire [8:0]\time_control_regs[0] ;
  wire [8:0]\var_min_cols[9]_i_3 ;
  wire [7:0]wr_data;

  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \addr_rd[0]_i_1__1 
       (.I0(\addr_rd_reg_n_0_[0] ),
        .O(plusOp[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \addr_rd[1]_i_1__0 
       (.I0(line_len_changed),
        .I1(resetn_out),
        .O(\addr_rd[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5FFF7FFF20000000)) 
    \addr_rd[1]_i_2__1 
       (.I0(active_rb_pix_mat),
        .I1(eqOp0_out),
        .I2(intc_if),
        .I3(\needs_delay.shift_register_reg[17][0]__0 ),
        .I4(\addr_rd_reg_n_0_[0] ),
        .I5(\addr_rd_reg_n_0_[1] ),
        .O(\addr_rd[1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \addr_rd[2]_i_1__1 
       (.I0(\addr_rd_reg_n_0_[0] ),
        .I1(\addr_rd_reg_n_0_[1] ),
        .I2(\addr_rd_reg_n_0_[2] ),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_rd[3]_i_1__1 
       (.I0(\addr_rd_reg_n_0_[1] ),
        .I1(\addr_rd_reg_n_0_[0] ),
        .I2(\addr_rd_reg_n_0_[2] ),
        .I3(\addr_rd_reg_n_0_[3] ),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \addr_rd[4]_i_1__1 
       (.I0(\addr_rd_reg_n_0_[2] ),
        .I1(\addr_rd_reg_n_0_[0] ),
        .I2(\addr_rd_reg_n_0_[1] ),
        .I3(\addr_rd_reg_n_0_[3] ),
        .I4(\addr_rd_reg_n_0_[4] ),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \addr_rd[5]_i_1__1 
       (.I0(\addr_rd_reg_n_0_[3] ),
        .I1(\addr_rd_reg_n_0_[1] ),
        .I2(\addr_rd_reg_n_0_[0] ),
        .I3(\addr_rd_reg_n_0_[2] ),
        .I4(\addr_rd_reg_n_0_[4] ),
        .I5(\addr_rd_reg_n_0_[5] ),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr_rd[6]_i_1__1 
       (.I0(\addr_rd[9]_i_5__1_n_0 ),
        .I1(\addr_rd_reg_n_0_[6] ),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \addr_rd[7]_i_1__1 
       (.I0(\addr_rd[9]_i_5__1_n_0 ),
        .I1(\addr_rd_reg_n_0_[6] ),
        .I2(\addr_rd_reg_n_0_[7] ),
        .O(plusOp[7]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_rd[8]_i_1__1 
       (.I0(\addr_rd_reg_n_0_[6] ),
        .I1(\addr_rd[9]_i_5__1_n_0 ),
        .I2(\addr_rd_reg_n_0_[7] ),
        .I3(\addr_rd_reg_n_0_[8] ),
        .O(plusOp[8]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \addr_rd[9]_i_3__1 
       (.I0(\addr_rd_reg_n_0_[7] ),
        .I1(\addr_rd[9]_i_5__1_n_0 ),
        .I2(\addr_rd_reg_n_0_[6] ),
        .I3(\addr_rd_reg_n_0_[8] ),
        .I4(\addr_rd_reg_n_0_[9] ),
        .O(plusOp[9]));
  LUT5 #(
    .INIT(32'h82000000)) 
    \addr_rd[9]_i_4__1 
       (.I0(\addr_rd[9]_i_6__1_n_0 ),
        .I1(\line_len_1_reg_n_0_[9] ),
        .I2(\addr_rd_reg_n_0_[9] ),
        .I3(\addr_rd[9]_i_7__1_n_0 ),
        .I4(\addr_rd[9]_i_8__1_n_0 ),
        .O(eqOp0_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \addr_rd[9]_i_5__1 
       (.I0(\addr_rd_reg_n_0_[5] ),
        .I1(\addr_rd_reg_n_0_[3] ),
        .I2(\addr_rd_reg_n_0_[1] ),
        .I3(\addr_rd_reg_n_0_[0] ),
        .I4(\addr_rd_reg_n_0_[2] ),
        .I5(\addr_rd_reg_n_0_[4] ),
        .O(\addr_rd[9]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \addr_rd[9]_i_6__1 
       (.I0(\addr_rd_reg_n_0_[0] ),
        .I1(\line_len_1_reg_n_0_[0] ),
        .I2(\line_len_1_reg_n_0_[2] ),
        .I3(\addr_rd_reg_n_0_[2] ),
        .I4(\line_len_1_reg_n_0_[1] ),
        .I5(\addr_rd_reg_n_0_[1] ),
        .O(\addr_rd[9]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \addr_rd[9]_i_7__1 
       (.I0(\addr_rd_reg_n_0_[6] ),
        .I1(\line_len_1_reg_n_0_[6] ),
        .I2(\line_len_1_reg_n_0_[8] ),
        .I3(\addr_rd_reg_n_0_[8] ),
        .I4(\line_len_1_reg_n_0_[7] ),
        .I5(\addr_rd_reg_n_0_[7] ),
        .O(\addr_rd[9]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \addr_rd[9]_i_8__1 
       (.I0(\addr_rd_reg_n_0_[3] ),
        .I1(\line_len_1_reg_n_0_[3] ),
        .I2(\line_len_1_reg_n_0_[5] ),
        .I3(\addr_rd_reg_n_0_[5] ),
        .I4(\line_len_1_reg_n_0_[4] ),
        .I5(\addr_rd_reg_n_0_[4] ),
        .O(\addr_rd[9]_i_8__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(\addr_rd_reg_n_0_[0] ),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \addr_rd_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\addr_rd[1]_i_2__1_n_0 ),
        .Q(\addr_rd_reg_n_0_[1] ),
        .S(\addr_rd[1]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(\addr_rd_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[3]),
        .Q(\addr_rd_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[4]),
        .Q(\addr_rd_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[5]),
        .Q(\addr_rd_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[6]),
        .Q(\addr_rd_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[7]),
        .Q(\addr_rd_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[8]),
        .Q(\addr_rd_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_rd_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[9]),
        .Q(\addr_rd_reg_n_0_[9] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_wr[0]_i_1__1 
       (.I0(addr_wr_reg[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr_wr[1]_i_1__1 
       (.I0(addr_wr_reg[0]),
        .I1(addr_wr_reg[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \addr_wr[2]_i_1__1 
       (.I0(addr_wr_reg[0]),
        .I1(addr_wr_reg[1]),
        .I2(addr_wr_reg[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_wr[3]_i_1__1 
       (.I0(addr_wr_reg[1]),
        .I1(addr_wr_reg[0]),
        .I2(addr_wr_reg[2]),
        .I3(addr_wr_reg[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \addr_wr[4]_i_1__1 
       (.I0(addr_wr_reg[2]),
        .I1(addr_wr_reg[0]),
        .I2(addr_wr_reg[1]),
        .I3(addr_wr_reg[3]),
        .I4(addr_wr_reg[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \addr_wr[5]_i_1__1 
       (.I0(addr_wr_reg[3]),
        .I1(addr_wr_reg[1]),
        .I2(addr_wr_reg[0]),
        .I3(addr_wr_reg[2]),
        .I4(addr_wr_reg[4]),
        .I5(addr_wr_reg[5]),
        .O(plusOp__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr_wr[6]_i_1__1 
       (.I0(\addr_wr[9]_i_4__1_n_0 ),
        .I1(addr_wr_reg[6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \addr_wr[7]_i_1__1 
       (.I0(\addr_wr[9]_i_4__1_n_0 ),
        .I1(addr_wr_reg[6]),
        .I2(addr_wr_reg[7]),
        .O(plusOp__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_wr[8]_i_1__1 
       (.I0(addr_wr_reg[6]),
        .I1(\addr_wr[9]_i_4__1_n_0 ),
        .I2(addr_wr_reg[7]),
        .I3(addr_wr_reg[8]),
        .O(plusOp__0[8]));
  LUT5 #(
    .INIT(32'hFDDDDDDD)) 
    \addr_wr[9]_i_1__1 
       (.I0(resetn_out),
        .I1(line_len_changed),
        .I2(\addr_wr[9]_i_3__1_n_0 ),
        .I3(intc_if),
        .I4(\needs_delay.shift_register_reg[17][0]__0 ),
        .O(\addr_wr[9]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \addr_wr[9]_i_2__1 
       (.I0(addr_wr_reg[7]),
        .I1(\addr_wr[9]_i_4__1_n_0 ),
        .I2(addr_wr_reg[6]),
        .I3(addr_wr_reg[8]),
        .I4(addr_wr_reg[9]),
        .O(plusOp__0[9]));
  LUT6 #(
    .INIT(64'h8000008000000000)) 
    \addr_wr[9]_i_3__1 
       (.I0(active_rb_pix_mat),
        .I1(\addr_wr[9]_i_5__1_n_0 ),
        .I2(\addr_wr[9]_i_6__1_n_0 ),
        .I3(addr_wr_reg[9]),
        .I4(\line_len_1_reg_n_0_[9] ),
        .I5(\addr_wr[9]_i_7__1_n_0 ),
        .O(\addr_wr[9]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \addr_wr[9]_i_4__1 
       (.I0(addr_wr_reg[5]),
        .I1(addr_wr_reg[3]),
        .I2(addr_wr_reg[1]),
        .I3(addr_wr_reg[0]),
        .I4(addr_wr_reg[2]),
        .I5(addr_wr_reg[4]),
        .O(\addr_wr[9]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \addr_wr[9]_i_5__1 
       (.I0(addr_wr_reg[3]),
        .I1(\line_len_1_reg_n_0_[3] ),
        .I2(\line_len_1_reg_n_0_[5] ),
        .I3(addr_wr_reg[5]),
        .I4(\line_len_1_reg_n_0_[4] ),
        .I5(addr_wr_reg[4]),
        .O(\addr_wr[9]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \addr_wr[9]_i_6__1 
       (.I0(addr_wr_reg[6]),
        .I1(\line_len_1_reg_n_0_[6] ),
        .I2(\line_len_1_reg_n_0_[8] ),
        .I3(addr_wr_reg[8]),
        .I4(\line_len_1_reg_n_0_[7] ),
        .I5(addr_wr_reg[7]),
        .O(\addr_wr[9]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \addr_wr[9]_i_7__1 
       (.I0(addr_wr_reg[0]),
        .I1(\line_len_1_reg_n_0_[0] ),
        .I2(\line_len_1_reg_n_0_[2] ),
        .I3(addr_wr_reg[2]),
        .I4(\line_len_1_reg_n_0_[1] ),
        .I5(addr_wr_reg[1]),
        .O(\addr_wr[9]_i_7__1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \addr_wr_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(addr_wr_reg[0]),
        .R(\addr_wr[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_wr_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(addr_wr_reg[1]),
        .R(\addr_wr[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \addr_wr_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(addr_wr_reg[2]),
        .R(\addr_wr[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \addr_wr_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(addr_wr_reg[3]),
        .R(\addr_wr[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_wr_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[4]),
        .Q(addr_wr_reg[4]),
        .R(\addr_wr[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \addr_wr_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[5]),
        .Q(addr_wr_reg[5]),
        .R(\addr_wr[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \addr_wr_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[6]),
        .Q(addr_wr_reg[6]),
        .R(\addr_wr[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \addr_wr_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[7]),
        .Q(addr_wr_reg[7]),
        .R(\addr_wr[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_wr_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[8]),
        .Q(addr_wr_reg[8]),
        .R(\addr_wr[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \addr_wr_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[9]),
        .Q(addr_wr_reg[9]),
        .R(\addr_wr[9]_i_1__1_n_0 ));
  design_1_v_cfa_0_0_DELAY__parameterized22 \flops[1].reg_nw2 
       (.D({ram_out,wr_data}),
        .Q({\flops[1].reg_nw2_n_1 ,\flops[1].reg_nw2_n_2 ,\flops[1].reg_nw2_n_3 ,\flops[1].reg_nw2_n_4 ,\flops[1].reg_nw2_n_5 ,\flops[1].reg_nw2_n_6 ,\flops[1].reg_nw2_n_7 ,\flops[1].reg_nw2_n_8 ,RB_nhood[15:0]}),
        .aclk(aclk),
        .\core_control_regs[0] (\core_control_regs[0] ),
        .en(en),
        .\muxed_br_r_reg[0] (\muxed_br_r_reg[0] ),
        .\muxed_br_r_reg[2] (\muxed_br_r_reg[2] ),
        .\row_reg[0] (\row_reg[0] ));
  design_1_v_cfa_0_0_DELAY__parameterized22_15 \flops[2].reg_nw2 
       (.D({\flops[1].reg_nw2_n_1 ,\flops[1].reg_nw2_n_2 ,\flops[1].reg_nw2_n_3 ,\flops[1].reg_nw2_n_4 ,\flops[1].reg_nw2_n_5 ,\flops[1].reg_nw2_n_6 ,\flops[1].reg_nw2_n_7 ,\flops[1].reg_nw2_n_8 ,RB_nhood[15:8]}),
        .RB_nhood(RB_nhood[31:16]),
        .aclk(aclk),
        .\core_control_regs[0] (\core_control_regs[0] ),
        .en(en),
        .\muxed_br_l_reg[0] (\muxed_br_l_reg[0] ),
        .\muxed_br_l_reg[2] (\muxed_br_l_reg[2] ),
        .\muxed_br_l_reg[4] (\muxed_br_l_reg[4] ),
        .\muxed_br_l_reg[6] (\muxed_br_l_reg[6] ),
        .\muxed_br_l_reg[7] (\muxed_br_l_reg[7] ),
        .\row_reg[0] (\row_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[0] 
       (.C(aclk),
        .CE(line_len_1),
        .D(D),
        .Q(\line_len_1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[1] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\var_min_cols[9]_i_3 [0]),
        .Q(\line_len_1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[2] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\var_min_cols[9]_i_3 [1]),
        .Q(\line_len_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[3] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\var_min_cols[9]_i_3 [2]),
        .Q(\line_len_1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[4] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\var_min_cols[9]_i_3 [3]),
        .Q(\line_len_1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[5] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\var_min_cols[9]_i_3 [4]),
        .Q(\line_len_1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[6] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\var_min_cols[9]_i_3 [5]),
        .Q(\line_len_1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[7] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\var_min_cols[9]_i_3 [6]),
        .Q(\line_len_1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[8] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\var_min_cols[9]_i_3 [7]),
        .Q(\line_len_1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_1_reg[9] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\var_min_cols[9]_i_3 [8]),
        .Q(\line_len_1_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFE000000)) 
    line_len_changed_i_1__0
       (.I0(line_len_changed_i_2__1_n_0),
        .I1(line_len_changed_i_3__1_n_0),
        .I2(line_len_changed_i_4__1_n_0),
        .I3(intc_if),
        .I4(\needs_delay.shift_register_reg[17][0]__0 ),
        .O(line_len_changed_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    line_len_changed_i_2__1
       (.I0(line_len_d[0]),
        .I1(\time_control_regs[0] [0]),
        .I2(\time_control_regs[0] [2]),
        .I3(line_len_d[2]),
        .I4(\time_control_regs[0] [1]),
        .I5(line_len_d[1]),
        .O(line_len_changed_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    line_len_changed_i_3__1
       (.I0(line_len_d[6]),
        .I1(\time_control_regs[0] [6]),
        .I2(\time_control_regs[0] [8]),
        .I3(line_len_d[8]),
        .I4(\time_control_regs[0] [7]),
        .I5(line_len_d[7]),
        .O(line_len_changed_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    line_len_changed_i_4__1
       (.I0(line_len_d[3]),
        .I1(\time_control_regs[0] [3]),
        .I2(\time_control_regs[0] [5]),
        .I3(line_len_d[5]),
        .I4(\time_control_regs[0] [4]),
        .I5(line_len_d[4]),
        .O(line_len_changed_i_4__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    line_len_changed_reg
       (.C(aclk),
        .CE(1'b1),
        .D(line_len_changed_i_1__0_n_0),
        .Q(line_len_changed),
        .R(\addr_rd[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFDDD)) 
    \line_len_d[8]_i_1__0 
       (.I0(resetn_out),
        .I1(line_len_changed),
        .I2(\needs_delay.shift_register_reg[17][0]__0 ),
        .I3(intc_if),
        .O(line_len_1));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[0] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [0]),
        .Q(line_len_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[1] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [1]),
        .Q(line_len_d[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[2] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [2]),
        .Q(line_len_d[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[3] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [3]),
        .Q(line_len_d[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[4] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [4]),
        .Q(line_len_d[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[5] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [5]),
        .Q(line_len_d[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[6] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [6]),
        .Q(line_len_d[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[7] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [7]),
        .Q(line_len_d[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_len_d_reg[8] 
       (.C(aclk),
        .CE(line_len_1),
        .D(\time_control_regs[0] [8]),
        .Q(line_len_d[8]),
        .R(1'b0));
  design_1_v_cfa_0_0_dpram__parameterized1 mem_block
       (.Q(addr_wr_reg),
        .aclk(aclk),
        .addr_b({\addr_rd_reg_n_0_[9] ,\addr_rd_reg_n_0_[8] ,\addr_rd_reg_n_0_[7] ,\addr_rd_reg_n_0_[6] ,\addr_rd_reg_n_0_[5] ,\addr_rd_reg_n_0_[4] ,\addr_rd_reg_n_0_[3] ,\addr_rd_reg_n_0_[2] ,\addr_rd_reg_n_0_[1] ,\addr_rd_reg_n_0_[0] }),
        .data_out_b(ram_out),
        .en(en),
        .\needs_delay.shift_register_reg[17][0]__0 (\needs_delay.shift_register_reg[17][0]__0_0 ),
        .wr_data(wr_data));
  LUT1 #(
    .INIT(2'h1)) 
    \var_min_cols[1]_i_1 
       (.I0(\time_control_regs[0] [0]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "radd_sub_sclr_no" *) 
module design_1_v_cfa_0_0_radd_sub_sclr_no
   (s,
    SR,
    intc_if,
    aclk,
    DOUTBDOUT,
    a);
  output [9:0]s;
  input [0:0]SR;
  input [0:0]intc_if;
  input aclk;
  input [7:0]DOUTBDOUT;
  input [8:0]a;

  wire [7:0]DOUTBDOUT;
  wire [0:0]SR;
  wire [8:0]a;
  wire aclk;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register[1][7]_i_2_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_3_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_4_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_5_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_6_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_7_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_8_n_0 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_0 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_1 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_2 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_3 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_5 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_6 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_7 ;
  (* RTL_KEEP = "true" *) (* USE_DSP = "no" *) wire [9:0]out_s;
  wire [9:0]plusOp;
  wire [3:3]\NLW_needs_delay.shift_register_reg[1][7]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_needs_delay.shift_register_reg[1][9]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_needs_delay.shift_register_reg[1][9]_i_1_O_UNCONNECTED ;

  assign s[9:0] = out_s;
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_2 
       (.I0(a[7]),
        .I1(DOUTBDOUT[7]),
        .O(\needs_delay.shift_register[1][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_3 
       (.I0(a[6]),
        .I1(DOUTBDOUT[6]),
        .O(\needs_delay.shift_register[1][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_4 
       (.I0(a[5]),
        .I1(DOUTBDOUT[5]),
        .O(\needs_delay.shift_register[1][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_5 
       (.I0(a[4]),
        .I1(DOUTBDOUT[4]),
        .O(\needs_delay.shift_register[1][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_6 
       (.I0(a[3]),
        .I1(DOUTBDOUT[3]),
        .O(\needs_delay.shift_register[1][7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_7 
       (.I0(a[2]),
        .I1(DOUTBDOUT[2]),
        .O(\needs_delay.shift_register[1][7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_8 
       (.I0(a[1]),
        .I1(DOUTBDOUT[1]),
        .O(\needs_delay.shift_register[1][7]_i_8_n_0 ));
  CARRY8 \needs_delay.shift_register_reg[1][7]_i_1 
       (.CI(DOUTBDOUT[0]),
        .CI_TOP(1'b0),
        .CO({\needs_delay.shift_register_reg[1][7]_i_1_n_0 ,\needs_delay.shift_register_reg[1][7]_i_1_n_1 ,\needs_delay.shift_register_reg[1][7]_i_1_n_2 ,\needs_delay.shift_register_reg[1][7]_i_1_n_3 ,\NLW_needs_delay.shift_register_reg[1][7]_i_1_CO_UNCONNECTED [3],\needs_delay.shift_register_reg[1][7]_i_1_n_5 ,\needs_delay.shift_register_reg[1][7]_i_1_n_6 ,\needs_delay.shift_register_reg[1][7]_i_1_n_7 }),
        .DI(a[7:0]),
        .O(plusOp[7:0]),
        .S({\needs_delay.shift_register[1][7]_i_2_n_0 ,\needs_delay.shift_register[1][7]_i_3_n_0 ,\needs_delay.shift_register[1][7]_i_4_n_0 ,\needs_delay.shift_register[1][7]_i_5_n_0 ,\needs_delay.shift_register[1][7]_i_6_n_0 ,\needs_delay.shift_register[1][7]_i_7_n_0 ,\needs_delay.shift_register[1][7]_i_8_n_0 ,a[0]}));
  CARRY8 \needs_delay.shift_register_reg[1][9]_i_1 
       (.CI(\needs_delay.shift_register_reg[1][7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_needs_delay.shift_register_reg[1][9]_i_1_CO_UNCONNECTED [7:2],plusOp[9],\NLW_needs_delay.shift_register_reg[1][9]_i_1_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a[8]}),
        .O({\NLW_needs_delay.shift_register_reg[1][9]_i_1_O_UNCONNECTED [7:1],plusOp[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,a[8]}));
  design_1_v_cfa_0_0_delay_sclr__parameterized0_46 \reg 
       (.Q(out_s),
        .SR(SR),
        .aclk(aclk),
        .intc_if(intc_if),
        .plusOp(plusOp));
endmodule

(* ORIG_REF_NAME = "radd_sub_sclr_no" *) 
module design_1_v_cfa_0_0_radd_sub_sclr_no_41
   (s,
    SR,
    intc_if,
    aclk,
    \block_ram.data_o_reg ,
    \block_ram.data_o_reg_0 );
  output [9:0]s;
  input [0:0]SR;
  input [0:0]intc_if;
  input aclk;
  input [8:0]\block_ram.data_o_reg ;
  input [7:0]\block_ram.data_o_reg_0 ;

  wire [0:0]SR;
  wire aclk;
  wire [8:0]\block_ram.data_o_reg ;
  wire [7:0]\block_ram.data_o_reg_0 ;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register[1][7]_i_2_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_3_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_4_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_5_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_6_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_7_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_8_n_0 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_0 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_1 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_2 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_3 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_5 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_6 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_7 ;
  (* RTL_KEEP = "true" *) (* USE_DSP = "no" *) wire [9:0]out_s;
  wire [9:0]plusOp;
  wire [3:3]\NLW_needs_delay.shift_register_reg[1][7]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_needs_delay.shift_register_reg[1][9]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_needs_delay.shift_register_reg[1][9]_i_1_O_UNCONNECTED ;

  assign s[9:0] = out_s;
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_2 
       (.I0(\block_ram.data_o_reg_0 [7]),
        .I1(\block_ram.data_o_reg [7]),
        .O(\needs_delay.shift_register[1][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_3 
       (.I0(\block_ram.data_o_reg_0 [6]),
        .I1(\block_ram.data_o_reg [6]),
        .O(\needs_delay.shift_register[1][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_4 
       (.I0(\block_ram.data_o_reg_0 [5]),
        .I1(\block_ram.data_o_reg [5]),
        .O(\needs_delay.shift_register[1][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_5 
       (.I0(\block_ram.data_o_reg_0 [4]),
        .I1(\block_ram.data_o_reg [4]),
        .O(\needs_delay.shift_register[1][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_6 
       (.I0(\block_ram.data_o_reg_0 [3]),
        .I1(\block_ram.data_o_reg [3]),
        .O(\needs_delay.shift_register[1][7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_7 
       (.I0(\block_ram.data_o_reg_0 [2]),
        .I1(\block_ram.data_o_reg [2]),
        .O(\needs_delay.shift_register[1][7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_8 
       (.I0(\block_ram.data_o_reg_0 [1]),
        .I1(\block_ram.data_o_reg [1]),
        .O(\needs_delay.shift_register[1][7]_i_8_n_0 ));
  CARRY8 \needs_delay.shift_register_reg[1][7]_i_1 
       (.CI(\block_ram.data_o_reg [0]),
        .CI_TOP(1'b0),
        .CO({\needs_delay.shift_register_reg[1][7]_i_1_n_0 ,\needs_delay.shift_register_reg[1][7]_i_1_n_1 ,\needs_delay.shift_register_reg[1][7]_i_1_n_2 ,\needs_delay.shift_register_reg[1][7]_i_1_n_3 ,\NLW_needs_delay.shift_register_reg[1][7]_i_1_CO_UNCONNECTED [3],\needs_delay.shift_register_reg[1][7]_i_1_n_5 ,\needs_delay.shift_register_reg[1][7]_i_1_n_6 ,\needs_delay.shift_register_reg[1][7]_i_1_n_7 }),
        .DI(\block_ram.data_o_reg_0 ),
        .O(plusOp[7:0]),
        .S({\needs_delay.shift_register[1][7]_i_2_n_0 ,\needs_delay.shift_register[1][7]_i_3_n_0 ,\needs_delay.shift_register[1][7]_i_4_n_0 ,\needs_delay.shift_register[1][7]_i_5_n_0 ,\needs_delay.shift_register[1][7]_i_6_n_0 ,\needs_delay.shift_register[1][7]_i_7_n_0 ,\needs_delay.shift_register[1][7]_i_8_n_0 ,\block_ram.data_o_reg_0 [0]}));
  CARRY8 \needs_delay.shift_register_reg[1][9]_i_1 
       (.CI(\needs_delay.shift_register_reg[1][7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_needs_delay.shift_register_reg[1][9]_i_1_CO_UNCONNECTED [7:2],plusOp[9],\NLW_needs_delay.shift_register_reg[1][9]_i_1_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_needs_delay.shift_register_reg[1][9]_i_1_O_UNCONNECTED [7:1],plusOp[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\block_ram.data_o_reg [8]}));
  design_1_v_cfa_0_0_delay_sclr__parameterized0 \reg 
       (.Q(out_s),
        .SR(SR),
        .aclk(aclk),
        .intc_if(intc_if),
        .plusOp(plusOp));
endmodule

(* ORIG_REF_NAME = "radd_sub_sclr_no" *) 
module design_1_v_cfa_0_0_radd_sub_sclr_no__parameterized0
   (s,
    \needs_delay.shift_register_reg[1][9] ,
    \needs_delay.shift_register_reg[1][9]_0 ,
    SR,
    intc_if,
    aclk);
  output [10:0]s;
  input [9:0]\needs_delay.shift_register_reg[1][9] ;
  input [9:0]\needs_delay.shift_register_reg[1][9]_0 ;
  input [0:0]SR;
  input [0:0]intc_if;
  input aclk;

  wire [0:0]SR;
  wire aclk;
  wire [0:0]intc_if;
  wire \needs_delay.shift_register[1][10]_i_2_n_0 ;
  wire \needs_delay.shift_register[1][10]_i_3_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_2_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_3_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_4_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_5_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_6_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_7_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_8_n_0 ;
  wire \needs_delay.shift_register_reg[1][10]_i_1_n_7 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_0 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_1 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_2 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_3 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_5 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_6 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_7 ;
  wire [9:0]\needs_delay.shift_register_reg[1][9] ;
  wire [9:0]\needs_delay.shift_register_reg[1][9]_0 ;
  (* RTL_KEEP = "true" *) (* USE_DSP = "no" *) wire [10:0]out_s;
  wire [10:0]plusOp;
  wire [7:1]\NLW_needs_delay.shift_register_reg[1][10]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_needs_delay.shift_register_reg[1][10]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_needs_delay.shift_register_reg[1][7]_i_1_CO_UNCONNECTED ;

  assign s[10:0] = out_s;
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][10]_i_2 
       (.I0(\needs_delay.shift_register_reg[1][9]_0 [9]),
        .I1(\needs_delay.shift_register_reg[1][9] [9]),
        .O(\needs_delay.shift_register[1][10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][10]_i_3 
       (.I0(\needs_delay.shift_register_reg[1][9]_0 [8]),
        .I1(\needs_delay.shift_register_reg[1][9] [8]),
        .O(\needs_delay.shift_register[1][10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_2 
       (.I0(\needs_delay.shift_register_reg[1][9]_0 [7]),
        .I1(\needs_delay.shift_register_reg[1][9] [7]),
        .O(\needs_delay.shift_register[1][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_3 
       (.I0(\needs_delay.shift_register_reg[1][9]_0 [6]),
        .I1(\needs_delay.shift_register_reg[1][9] [6]),
        .O(\needs_delay.shift_register[1][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_4 
       (.I0(\needs_delay.shift_register_reg[1][9]_0 [5]),
        .I1(\needs_delay.shift_register_reg[1][9] [5]),
        .O(\needs_delay.shift_register[1][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_5 
       (.I0(\needs_delay.shift_register_reg[1][9]_0 [4]),
        .I1(\needs_delay.shift_register_reg[1][9] [4]),
        .O(\needs_delay.shift_register[1][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_6 
       (.I0(\needs_delay.shift_register_reg[1][9]_0 [3]),
        .I1(\needs_delay.shift_register_reg[1][9] [3]),
        .O(\needs_delay.shift_register[1][7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_7 
       (.I0(\needs_delay.shift_register_reg[1][9]_0 [2]),
        .I1(\needs_delay.shift_register_reg[1][9] [2]),
        .O(\needs_delay.shift_register[1][7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_8 
       (.I0(\needs_delay.shift_register_reg[1][9]_0 [1]),
        .I1(\needs_delay.shift_register_reg[1][9] [1]),
        .O(\needs_delay.shift_register[1][7]_i_8_n_0 ));
  CARRY8 \needs_delay.shift_register_reg[1][10]_i_1 
       (.CI(\needs_delay.shift_register_reg[1][7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_needs_delay.shift_register_reg[1][10]_i_1_CO_UNCONNECTED [7:3],plusOp[10],\NLW_needs_delay.shift_register_reg[1][10]_i_1_CO_UNCONNECTED [1],\needs_delay.shift_register_reg[1][10]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\needs_delay.shift_register_reg[1][9]_0 [9:8]}),
        .O({\NLW_needs_delay.shift_register_reg[1][10]_i_1_O_UNCONNECTED [7:2],plusOp[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\needs_delay.shift_register[1][10]_i_2_n_0 ,\needs_delay.shift_register[1][10]_i_3_n_0 }));
  CARRY8 \needs_delay.shift_register_reg[1][7]_i_1 
       (.CI(\needs_delay.shift_register_reg[1][9] [0]),
        .CI_TOP(1'b0),
        .CO({\needs_delay.shift_register_reg[1][7]_i_1_n_0 ,\needs_delay.shift_register_reg[1][7]_i_1_n_1 ,\needs_delay.shift_register_reg[1][7]_i_1_n_2 ,\needs_delay.shift_register_reg[1][7]_i_1_n_3 ,\NLW_needs_delay.shift_register_reg[1][7]_i_1_CO_UNCONNECTED [3],\needs_delay.shift_register_reg[1][7]_i_1_n_5 ,\needs_delay.shift_register_reg[1][7]_i_1_n_6 ,\needs_delay.shift_register_reg[1][7]_i_1_n_7 }),
        .DI(\needs_delay.shift_register_reg[1][9]_0 [7:0]),
        .O(plusOp[7:0]),
        .S({\needs_delay.shift_register[1][7]_i_2_n_0 ,\needs_delay.shift_register[1][7]_i_3_n_0 ,\needs_delay.shift_register[1][7]_i_4_n_0 ,\needs_delay.shift_register[1][7]_i_5_n_0 ,\needs_delay.shift_register[1][7]_i_6_n_0 ,\needs_delay.shift_register[1][7]_i_7_n_0 ,\needs_delay.shift_register[1][7]_i_8_n_0 ,\needs_delay.shift_register_reg[1][9]_0 [0]}));
  design_1_v_cfa_0_0_delay_sclr__parameterized1 \reg 
       (.Q(out_s),
        .SR(SR),
        .aclk(aclk),
        .intc_if(intc_if),
        .plusOp(plusOp));
endmodule

(* ORIG_REF_NAME = "reciprocal" *) 
module design_1_v_cfa_0_0_reciprocal
   (a,
    DOUTBDOUT,
    aclk,
    intc_if,
    Q,
    \den2_reg[10] );
  output [8:0]a;
  output [7:0]DOUTBDOUT;
  input aclk;
  input [0:0]intc_if;
  input [9:0]Q;
  input [9:0]\den2_reg[10] ;

  wire [7:0]DOUTBDOUT;
  wire [9:0]Q;
  wire [8:0]a;
  wire aclk;
  wire \block_ram.data_o_reg_n_47 ;
  wire [9:0]\den2_reg[10] ;
  wire [0:0]intc_if;
  wire [15:0]\NLW_block_ram.data_o_reg_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_block_ram.data_o_reg_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_block_ram.data_o_reg_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_block_ram.data_o_reg_CASDOUTPB_UNCONNECTED ;
  wire [15:10]\NLW_block_ram.data_o_reg_DOUTADOUT_UNCONNECTED ;
  wire [15:0]\NLW_block_ram.data_o_reg_DOUTBDOUT_UNCONNECTED ;
  wire [1:0]\NLW_block_ram.data_o_reg_DOUTPADOUTP_UNCONNECTED ;
  wire [1:0]\NLW_block_ram.data_o_reg_DOUTPBDOUTP_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "block_ram.data_o" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "9" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00440049004E0055005D00660071007F009200AA00CC00FF015501FF03FF03FF),
    .INIT_01(256'h0021002200230024002500270028002A002C002E0030003300350038003C003F),
    .INIT_02(256'h00150016001600170017001800180019001A001A001B001C001D001E001F001F),
    .INIT_03(256'h0010001000100011001100110011001200120012001300130014001400140015),
    .INIT_04(256'h000C000D000D000D000D000D000E000E000E000E000E000F000F000F000F000F),
    .INIT_05(256'h000A000A000B000B000B000B000B000B000B000B000C000C000C000C000C000C),
    .INIT_06(256'h000900090009000900090009000900090009000A000A000A000A000A000A000A),
    .INIT_07(256'h0008000800080008000800080008000800080008000800080008000800090009),
    .INIT_08(256'h0007000700070007000700070007000700070007000700070007000700070007),
    .INIT_09(256'h0006000600060006000600060006000600060006000600060006000700070007),
    .INIT_0A(256'h0005000500050005000500060006000600060006000600060006000600060006),
    .INIT_0B(256'h0005000500050005000500050005000500050005000500050005000500050005),
    .INIT_0C(256'h0004000400040005000500050005000500050005000500050005000500050005),
    .INIT_0D(256'h0004000400040004000400040004000400040004000400040004000400040004),
    .INIT_0E(256'h0004000400040004000400040004000400040004000400040004000400040004),
    .INIT_0F(256'h0004000400040004000400040004000400040004000400040004000400040004),
    .INIT_10(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_11(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_12(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_13(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_14(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_15(256'h0002000200020002000200020002000200020002000300030003000300030003),
    .INIT_16(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_17(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_18(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_19(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1A(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1B(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1C(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1D(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1E(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1F(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_20(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_21(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_22(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_23(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_24(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_25(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_26(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_27(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_28(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_29(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2A(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2B(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2C(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2D(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2E(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2F(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_30(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_31(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_32(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_33(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_34(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_35(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_36(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_37(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_38(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_39(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3A(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3B(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3C(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3D(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3E(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3F(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_A(18'h003FF),
    .INIT_B(18'h003FF),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \block_ram.data_o_reg 
       (.ADDRARDADDR({Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\den2_reg[10] ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_block_ram.data_o_reg_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_block_ram.data_o_reg_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_block_ram.data_o_reg_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_block_ram.data_o_reg_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({\NLW_block_ram.data_o_reg_DOUTADOUT_UNCONNECTED [15:10],a,\block_ram.data_o_reg_n_47 }),
        .DOUTBDOUT({\NLW_block_ram.data_o_reg_DOUTBDOUT_UNCONNECTED [15:10],DOUTBDOUT,\NLW_block_ram.data_o_reg_DOUTBDOUT_UNCONNECTED [1:0]}),
        .DOUTPADOUTP(\NLW_block_ram.data_o_reg_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP(\NLW_block_ram.data_o_reg_DOUTPBDOUTP_UNCONNECTED [1:0]),
        .ENARDEN(intc_if),
        .ENBWREN(intc_if),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "reciprocal" *) 
module design_1_v_cfa_0_0_reciprocal_40
   (a,
    DOUTBDOUT,
    aclk,
    intc_if,
    Q,
    \den4_reg[10] );
  output [7:0]a;
  output [8:0]DOUTBDOUT;
  input aclk;
  input [0:0]intc_if;
  input [9:0]Q;
  input [9:0]\den4_reg[10] ;

  wire [8:0]DOUTBDOUT;
  wire [9:0]Q;
  wire [7:0]a;
  wire aclk;
  wire \block_ram.data_o_reg_n_46 ;
  wire \block_ram.data_o_reg_n_47 ;
  wire [9:0]\den4_reg[10] ;
  wire [0:0]intc_if;
  wire [15:0]\NLW_block_ram.data_o_reg_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_block_ram.data_o_reg_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_block_ram.data_o_reg_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_block_ram.data_o_reg_CASDOUTPB_UNCONNECTED ;
  wire [15:10]\NLW_block_ram.data_o_reg_DOUTADOUT_UNCONNECTED ;
  wire [15:0]\NLW_block_ram.data_o_reg_DOUTBDOUT_UNCONNECTED ;
  wire [1:0]\NLW_block_ram.data_o_reg_DOUTPADOUTP_UNCONNECTED ;
  wire [1:0]\NLW_block_ram.data_o_reg_DOUTPBDOUTP_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "block_ram.data_o" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "9" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00440049004E0055005D00660071007F009200AA00CC00FF015501FF03FF03FF),
    .INIT_01(256'h0021002200230024002500270028002A002C002E0030003300350038003C003F),
    .INIT_02(256'h00150016001600170017001800180019001A001A001B001C001D001E001F001F),
    .INIT_03(256'h0010001000100011001100110011001200120012001300130014001400140015),
    .INIT_04(256'h000C000D000D000D000D000D000E000E000E000E000E000F000F000F000F000F),
    .INIT_05(256'h000A000A000B000B000B000B000B000B000B000B000C000C000C000C000C000C),
    .INIT_06(256'h000900090009000900090009000900090009000A000A000A000A000A000A000A),
    .INIT_07(256'h0008000800080008000800080008000800080008000800080008000800090009),
    .INIT_08(256'h0007000700070007000700070007000700070007000700070007000700070007),
    .INIT_09(256'h0006000600060006000600060006000600060006000600060006000700070007),
    .INIT_0A(256'h0005000500050005000500060006000600060006000600060006000600060006),
    .INIT_0B(256'h0005000500050005000500050005000500050005000500050005000500050005),
    .INIT_0C(256'h0004000400040005000500050005000500050005000500050005000500050005),
    .INIT_0D(256'h0004000400040004000400040004000400040004000400040004000400040004),
    .INIT_0E(256'h0004000400040004000400040004000400040004000400040004000400040004),
    .INIT_0F(256'h0004000400040004000400040004000400040004000400040004000400040004),
    .INIT_10(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_11(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_12(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_13(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_14(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_15(256'h0002000200020002000200020002000200020002000300030003000300030003),
    .INIT_16(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_17(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_18(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_19(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1A(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1B(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1C(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1D(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1E(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1F(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_20(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_21(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_22(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_23(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_24(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_25(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_26(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_27(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_28(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_29(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2A(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2B(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2C(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2D(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2E(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2F(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_30(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_31(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_32(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_33(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_34(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_35(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_36(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_37(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_38(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_39(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3A(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3B(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3C(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3D(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3E(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3F(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_A(18'h003FF),
    .INIT_B(18'h003FF),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \block_ram.data_o_reg 
       (.ADDRARDADDR({Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\den4_reg[10] ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_block_ram.data_o_reg_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_block_ram.data_o_reg_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_block_ram.data_o_reg_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_block_ram.data_o_reg_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({\NLW_block_ram.data_o_reg_DOUTADOUT_UNCONNECTED [15:10],a,\block_ram.data_o_reg_n_46 ,\block_ram.data_o_reg_n_47 }),
        .DOUTBDOUT({\NLW_block_ram.data_o_reg_DOUTBDOUT_UNCONNECTED [15:10],DOUTBDOUT,\NLW_block_ram.data_o_reg_DOUTBDOUT_UNCONNECTED [0]}),
        .DOUTPADOUTP(\NLW_block_ram.data_o_reg_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP(\NLW_block_ram.data_o_reg_DOUTPBDOUTP_UNCONNECTED [1:0]),
        .ENARDEN(intc_if),
        .ENBWREN(intc_if),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "reciprocal" *) 
module design_1_v_cfa_0_0_reciprocal__parameterized0
   (Q,
    aclk,
    intc_if,
    out,
    SR);
  output [17:0]Q;
  input aclk;
  input [0:0]intc_if;
  input [10:0]out;
  input [0:0]SR;

  wire [17:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire [17:0]\block_ram.data_o_reg__0 ;
  wire [0:0]intc_if;
  wire [10:0]out;
  wire \NLW_block_ram.data_o_reg_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_block_ram.data_o_reg_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_block_ram.data_o_reg_DBITERR_UNCONNECTED ;
  wire \NLW_block_ram.data_o_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_block_ram.data_o_reg_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_block_ram.data_o_reg_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_block_ram.data_o_reg_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_block_ram.data_o_reg_CASDOUTPB_UNCONNECTED ;
  wire [31:16]\NLW_block_ram.data_o_reg_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_block_ram.data_o_reg_DOUTBDOUT_UNCONNECTED ;
  wire [3:2]\NLW_block_ram.data_o_reg_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_block_ram.data_o_reg_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_block_ram.data_o_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_block_ram.data_o_reg_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "36864" *) 
  (* RTL_RAM_NAME = "block_ram.data_o" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h000000000000000000000000000000000000000000000000000000000000005F),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h444449244EC455555D17666671C77FFF9249AAAACCCCFFFF5555FFFFFFFFFFFF),
    .INIT_01(256'h21082222234F249225ED276228F52AAA2C852E8B30C3333335E538E33C3C3FFF),
    .INIT_02(256'h15C9164216C1174517D0186118F919991A411AF21BAC1C711D411E1E1F071FFF),
    .INIT_03(256'h1041108410C91111115B11A711F71249129E12F6135213B11414147A14E51555),
    .INIT_04(256'h0CF60D200D4C0D790DA70DD60E070E380E6C0EA00ED70F0F0F480F830FC00FFF),
    .INIT_05(256'h0AC70AE40B020B210B400B600B810BA20BC50BE80C0C0C300C560C7C0CA40CCC),
    .INIT_06(256'h0939094F0964097B099109A909C009D809F10A0A0A230A3D0A570A720A8E0AAA),
    .INIT_07(256'h08100820083108420853086408760888089A08AD08C008D308E708FB090F0924),
    .INIT_08(256'h0729073607430750075D076B07790787079507A407B307C107D107E007F007FF),
    .INIT_09(256'h0670067B06850690069B06A606B106BC06C806D306DF06EB06F70703070F071C),
    .INIT_0A(256'h05D905E205EB05F405FD0606060F06180621062B0634063E06480652065C0666),
    .INIT_0B(256'h055C0563056B05720579058105880590059805A005A805B005B805C005C905D1),
    .INIT_0C(256'h04F204F804FE0505050B05110518051E0525052B0532053905400547054E0555),
    .INIT_0D(256'h0497049C04A204A704AD04B204B804BD04C304C804CE04D404DA04E004E604EC),
    .INIT_0E(256'h0448044D04520456045B046004650469046E04730478047D04820487048D0492),
    .INIT_0F(256'h04040408040C041004140418041C042104250429042D04320436043B043F0444),
    .INIT_10(256'h03C703CA03CE03D203D503D903DD03E003E403E803EC03F003F403F803FC03FF),
    .INIT_11(256'h039103940397039B039E03A103A403A803AB03AE03B203B503B903BC03C003C3),
    .INIT_12(256'h0361036403660369036C036F037203750378037B037E038103840387038B038E),
    .INIT_13(256'h03350338033A033D0340034203450348034A034D0350035303550358035B035E),
    .INIT_14(256'h030E0310031303150317031A031C031F0321032403260329032B032E03300333),
    .INIT_15(256'h02EA02EC02EF02F102F302F502F702FA02FC02FE03000303030503070309030C),
    .INIT_16(256'h02CA02CC02CE02D002D202D402D602D802DA02DC02DE02E002E202E402E602E8),
    .INIT_17(256'h02AC02AE02B002B102B302B502B702B902BB02BC02BE02C002C202C402C602C8),
    .INIT_18(256'h029102920294029502970299029B029C029E02A002A102A302A502A702A802AA),
    .INIT_19(256'h02770279027A027C027D027F028002820284028502870288028A028C028D028F),
    .INIT_1A(256'h0260026102630264026502670268026A026B026D026E02700271027302740276),
    .INIT_1B(256'h024A024B024D024E024F0251025202530255025602570259025A025C025D025E),
    .INIT_1C(256'h0236023702380239023B023C023D023E02400241024202430245024602470249),
    .INIT_1D(256'h022302240225022602270229022A022B022C022D022E02300231023202330234),
    .INIT_1E(256'h02110212021302140215021602180219021A021B021C021D021E021F02200222),
    .INIT_1F(256'h020102020203020402050206020702080209020A020B020C020D020E020F0210),
    .INIT_20(256'h01F101F201F301F401F501F601F701F801F901FA01FB01FC01FD01FE01FF01FF),
    .INIT_21(256'h01E201E301E401E501E601E701E801E901E901EA01EB01EC01ED01EE01EF01F0),
    .INIT_22(256'h01D401D501D601D701D801D901DA01DA01DB01DC01DD01DE01DF01E001E001E1),
    .INIT_23(256'h01C701C801C901CA01CB01CB01CC01CD01CE01CF01CF01D001D101D201D301D4),
    .INIT_24(256'h01BB01BC01BD01BD01BE01BF01C001C001C101C201C301C301C401C501C601C7),
    .INIT_25(256'h01AF01B001B101B201B201B301B401B401B501B601B701B701B801B901BA01BA),
    .INIT_26(256'h01A401A501A601A601A701A801A801A901AA01AA01AB01AC01AD01AD01AE01AF),
    .INIT_27(256'h019A019A019B019C019C019D019E019E019F01A001A001A101A201A201A301A4),
    .INIT_28(256'h0190019001910192019201930193019401950195019601970197019801980199),
    .INIT_29(256'h018601870187018801890189018A018A018B018B018C018D018D018E018F018F),
    .INIT_2A(256'h017D017E017E017F017F01800180018101820182018301830184018401850186),
    .INIT_2B(256'h0174017501750176017701770178017801790179017A017A017B017B017C017D),
    .INIT_2C(256'h016C016D016D016E016E016F016F017001700171017101720172017301730174),
    .INIT_2D(256'h01640165016501660166016701670168016801690169016A016A016B016B016C),
    .INIT_2E(256'h015D015D015D015E015E015F015F016001600161016101620162016301630164),
    .INIT_2F(256'h0155015601560157015701580158015801590159015A015A015B015B015C015C),
    .INIT_30(256'h014E014F014F0150015001500151015101520152015301530154015401540155),
    .INIT_31(256'h01480148014801490149014A014A014A014B014B014C014C014D014D014D014E),
    .INIT_32(256'h0141014201420142014301430144014401440145014501460146014601470147),
    .INIT_33(256'h013B013B013C013C013C013D013D013E013E013E013F013F0140014001400141),
    .INIT_34(256'h0135013501360136013601370137013801380138013901390139013A013A013B),
    .INIT_35(256'h012F013001300130013101310131013201320132013301330134013401340135),
    .INIT_36(256'h012A012A012A012B012B012B012C012C012C012D012D012E012E012E012F012F),
    .INIT_37(256'h0124012501250125012601260126012701270127012801280128012901290129),
    .INIT_38(256'h011F012001200120012101210121012101220122012201230123012301240124),
    .INIT_39(256'h011A011B011B011B011C011C011C011C011D011D011D011E011E011E011F011F),
    .INIT_3A(256'h01150116011601160117011701170118011801180118011901190119011A011A),
    .INIT_3B(256'h0111011101110112011201120113011301130113011401140114011501150115),
    .INIT_3C(256'h010C010D010D010D010D010E010E010E010F010F010F010F0110011001100111),
    .INIT_3D(256'h010801080109010901090109010A010A010A010A010B010B010B010C010C010C),
    .INIT_3E(256'h0104010401040105010501050105010601060106010601070107010701070108),
    .INIT_3F(256'h0100010001000101010101010101010201020102010201030103010301030104),
    .INIT_40(256'h00FC00FC00FC00FD00FD00FD00FD00FE00FE00FE00FE00FF00FF00FF00FF00FF),
    .INIT_41(256'h00F800F800F800F900F900F900F900FA00FA00FA00FA00FB00FB00FB00FB00FC),
    .INIT_42(256'h00F400F400F500F500F500F500F600F600F600F600F700F700F700F700F800F8),
    .INIT_43(256'h00F100F100F100F100F200F200F200F200F200F300F300F300F300F400F400F4),
    .INIT_44(256'h00ED00ED00EE00EE00EE00EE00EE00EF00EF00EF00EF00F000F000F000F000F0),
    .INIT_45(256'h00EA00EA00EA00EA00EB00EB00EB00EB00EB00EC00EC00EC00EC00ED00ED00ED),
    .INIT_46(256'h00E600E700E700E700E700E700E800E800E800E800E900E900E900E900E900EA),
    .INIT_47(256'h00E300E300E400E400E400E400E400E500E500E500E500E500E600E600E600E6),
    .INIT_48(256'h00E000E000E100E100E100E100E100E100E200E200E200E200E200E300E300E3),
    .INIT_49(256'h00DD00DD00DD00DE00DE00DE00DE00DE00DF00DF00DF00DF00DF00E000E000E0),
    .INIT_4A(256'h00DA00DA00DB00DB00DB00DB00DB00DB00DC00DC00DC00DC00DC00DD00DD00DD),
    .INIT_4B(256'h00D700D700D800D800D800D800D800D900D900D900D900D900D900DA00DA00DA),
    .INIT_4C(256'h00D400D500D500D500D500D500D500D600D600D600D600D600D700D700D700D7),
    .INIT_4D(256'h00D200D200D200D200D200D300D300D300D300D300D300D400D400D400D400D4),
    .INIT_4E(256'h00CF00CF00CF00D000D000D000D000D000D000D100D100D100D100D100D100D2),
    .INIT_4F(256'h00CC00CD00CD00CD00CD00CD00CD00CE00CE00CE00CE00CE00CE00CF00CF00CF),
    .INIT_50(256'h00CA00CA00CA00CA00CB00CB00CB00CB00CB00CB00CC00CC00CC00CC00CC00CC),
    .INIT_51(256'h00C700C800C800C800C800C800C800C900C900C900C900C900C900C900CA00CA),
    .INIT_52(256'h00C500C500C500C500C600C600C600C600C600C600C700C700C700C700C700C7),
    .INIT_53(256'h00C300C300C300C300C300C300C400C400C400C400C400C400C400C500C500C5),
    .INIT_54(256'h00C000C100C100C100C100C100C100C100C200C200C200C200C200C200C200C3),
    .INIT_55(256'h00BE00BE00BE00BF00BF00BF00BF00BF00BF00BF00C000C000C000C000C000C0),
    .INIT_56(256'h00BC00BC00BC00BC00BD00BD00BD00BD00BD00BD00BD00BD00BE00BE00BE00BE),
    .INIT_57(256'h00BA00BA00BA00BA00BA00BA00BB00BB00BB00BB00BB00BB00BB00BC00BC00BC),
    .INIT_58(256'h00B800B800B800B800B800B800B800B900B900B900B900B900B900B900BA00BA),
    .INIT_59(256'h00B600B600B600B600B600B600B600B700B700B700B700B700B700B700B700B8),
    .INIT_5A(256'h00B400B400B400B400B400B400B400B500B500B500B500B500B500B500B500B6),
    .INIT_5B(256'h00B200B200B200B200B200B200B200B300B300B300B300B300B300B300B300B4),
    .INIT_5C(256'h00B000B000B000B000B000B000B100B100B100B100B100B100B100B100B100B2),
    .INIT_5D(256'h00AE00AE00AE00AE00AE00AE00AF00AF00AF00AF00AF00AF00AF00AF00B000B0),
    .INIT_5E(256'h00AC00AC00AC00AC00AD00AD00AD00AD00AD00AD00AD00AD00AD00AE00AE00AE),
    .INIT_5F(256'h00AA00AA00AB00AB00AB00AB00AB00AB00AB00AB00AB00AC00AC00AC00AC00AC),
    .INIT_60(256'h00A900A900A900A900A900A900A900A900A900AA00AA00AA00AA00AA00AA00AA),
    .INIT_61(256'h00A700A700A700A700A700A700A700A800A800A800A800A800A800A800A800A8),
    .INIT_62(256'h00A500A500A500A500A600A600A600A600A600A600A600A600A600A600A700A7),
    .INIT_63(256'h00A300A400A400A400A400A400A400A400A400A400A400A500A500A500A500A5),
    .INIT_64(256'h00A200A200A200A200A200A200A200A300A300A300A300A300A300A300A300A3),
    .INIT_65(256'h00A000A000A000A100A100A100A100A100A100A100A100A100A100A200A200A2),
    .INIT_66(256'h009F009F009F009F009F009F009F009F009F00A000A000A000A000A000A000A0),
    .INIT_67(256'h009D009D009D009D009E009E009E009E009E009E009E009E009E009E009E009F),
    .INIT_68(256'h009C009C009C009C009C009C009C009C009C009C009D009D009D009D009D009D),
    .INIT_69(256'h009A009A009A009A009B009B009B009B009B009B009B009B009B009B009B009C),
    .INIT_6A(256'h009900990099009900990099009900990099009A009A009A009A009A009A009A),
    .INIT_6B(256'h0097009700970098009800980098009800980098009800980098009800990099),
    .INIT_6C(256'h0096009600960096009600960096009700970097009700970097009700970097),
    .INIT_6D(256'h0095009500950095009500950095009500950095009500950096009600960096),
    .INIT_6E(256'h0093009300930093009400940094009400940094009400940094009400940094),
    .INIT_6F(256'h0092009200920092009200920092009200930093009300930093009300930093),
    .INIT_70(256'h0091009100910091009100910091009100910091009100910092009200920092),
    .INIT_71(256'h008F008F008F0090009000900090009000900090009000900090009000900090),
    .INIT_72(256'h008E008E008E008E008E008E008F008F008F008F008F008F008F008F008F008F),
    .INIT_73(256'h008D008D008D008D008D008D008D008D008D008E008E008E008E008E008E008E),
    .INIT_74(256'h008C008C008C008C008C008C008C008C008C008C008C008C008D008D008D008D),
    .INIT_75(256'h008A008A008B008B008B008B008B008B008B008B008B008B008B008B008B008C),
    .INIT_76(256'h0089008900890089008A008A008A008A008A008A008A008A008A008A008A008A),
    .INIT_77(256'h0088008800880088008800880089008900890089008900890089008900890089),
    .INIT_78(256'h0087008700870087008700870087008700880088008800880088008800880088),
    .INIT_79(256'h0086008600860086008600860086008600860086008700870087008700870087),
    .INIT_7A(256'h0085008500850085008500850085008500850085008500860086008600860086),
    .INIT_7B(256'h0084008400840084008400840084008400840084008400840085008500850085),
    .INIT_7C(256'h0083008300830083008300830083008300830083008300830083008300840084),
    .INIT_7D(256'h0082008200820082008200820082008200820082008200820082008200830083),
    .INIT_7E(256'h0081008100810081008100810081008100810081008100810081008100810082),
    .INIT_7F(256'h0080008000800080008000800080008000800080008000800080008000800081),
    .INIT_A(36'h00003FFFF),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \block_ram.data_o_reg 
       (.ADDRARDADDR({out,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_block_ram.data_o_reg_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_block_ram.data_o_reg_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_block_ram.data_o_reg_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_block_ram.data_o_reg_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_block_ram.data_o_reg_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_block_ram.data_o_reg_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_block_ram.data_o_reg_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({\NLW_block_ram.data_o_reg_DOUTADOUT_UNCONNECTED [31:16],\block_ram.data_o_reg__0 [15:0]}),
        .DOUTBDOUT(\NLW_block_ram.data_o_reg_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP({\NLW_block_ram.data_o_reg_DOUTPADOUTP_UNCONNECTED [3:2],\block_ram.data_o_reg__0 [17:16]}),
        .DOUTPBDOUTP(\NLW_block_ram.data_o_reg_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_block_ram.data_o_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(intc_if),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_block_ram.data_o_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_block_ram.data_o_reg_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  design_1_v_cfa_0_0_delay_sclr__parameterized2_45 \need_delay.reg_a 
       (.D(\block_ram.data_o_reg__0 ),
        .Q(Q),
        .SR(SR),
        .aclk(aclk),
        .intc_if(intc_if));
endmodule

(* ORIG_REF_NAME = "synch_fifo" *) 
module design_1_v_cfa_0_0_synch_fifo
   (empty_match_reg_0,
    empty_match_reg_1,
    s_axis_tready_int_reg,
    \col_cnt_reg[12] ,
    \word_count_reg[4]_0 ,
    eol_late_i_reg,
    Q,
    reg_update,
    aclk,
    sclr,
    fifo_rd_i_reg,
    resetn_out,
    s_axis_video_tvalid,
    s_axis_tready_int_reg_0,
    aclken,
    \genr_control_regs[0] ,
    in_fifo_reset,
    da);
  output empty_match_reg_0;
  output empty_match_reg_1;
  output s_axis_tready_int_reg;
  output \col_cnt_reg[12] ;
  output \word_count_reg[4]_0 ;
  output eol_late_i_reg;
  output [9:0]Q;
  output reg_update;
  input aclk;
  input sclr;
  input fifo_rd_i_reg;
  input resetn_out;
  input s_axis_video_tvalid;
  input s_axis_tready_int_reg_0;
  input aclken;
  input [1:0]\genr_control_regs[0] ;
  input in_fifo_reset;
  input [9:0]da;

  wire [9:0]Q;
  wire aclk;
  wire aclken;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire \col_cnt_reg[12] ;
  wire [9:0]da;
  wire depth_match_i_1_n_0;
  wire depth_match_i_2_n_0;
  wire depth_match_i_3_n_0;
  wire depth_match_reg_n_0;
  wire empty_match_i_1_n_0;
  wire empty_match_reg_0;
  wire empty_match_reg_1;
  wire eol_late_i_reg;
  wire fifo_rd_i_reg;
  wire [1:0]\genr_control_regs[0] ;
  wire in_fifo_reset;
  wire mem1_n_4;
  wire [3:0]plusOp__0;
  wire [3:0]read_ptr_reg__0;
  wire reg_update;
  wire resetn_out;
  wire s_axis_tready_int_reg;
  wire s_axis_tready_int_reg_0;
  wire s_axis_video_tvalid;
  wire sclr;
  wire wen;
  wire \word_count[0]_i_1_n_0 ;
  wire \word_count[1]_i_1_n_0 ;
  wire \word_count[2]_i_1_n_0 ;
  wire \word_count[3]_i_1_n_0 ;
  wire \word_count[4]_i_1_n_0 ;
  wire \word_count[4]_i_2_n_0 ;
  wire \word_count[4]_i_3_n_0 ;
  wire \word_count_reg[4]_0 ;
  wire \word_count_reg_n_0_[0] ;
  wire \word_count_reg_n_0_[1] ;
  wire \word_count_reg_n_0_[2] ;
  wire \word_count_reg_n_0_[3] ;
  wire \word_count_reg_n_0_[4] ;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \col_cnt[12]_i_8 
       (.I0(empty_match_reg_0),
        .I1(\word_count_reg_n_0_[2] ),
        .I2(\word_count_reg_n_0_[3] ),
        .I3(\word_count_reg_n_0_[1] ),
        .I4(\word_count_reg_n_0_[4] ),
        .I5(fifo_rd_i_reg),
        .O(\col_cnt_reg[12] ));
  LUT6 #(
    .INIT(64'hFFAF010000000000)) 
    depth_match_i_1
       (.I0(depth_match_i_2_n_0),
        .I1(depth_match_i_3_n_0),
        .I2(\word_count_reg_n_0_[0] ),
        .I3(fifo_rd_i_reg),
        .I4(depth_match_reg_n_0),
        .I5(resetn_out),
        .O(depth_match_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    depth_match_i_2
       (.I0(\word_count_reg_n_0_[4] ),
        .I1(\word_count_reg_n_0_[1] ),
        .I2(\word_count_reg_n_0_[3] ),
        .I3(\word_count_reg_n_0_[2] ),
        .O(depth_match_i_2_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    depth_match_i_3
       (.I0(s_axis_video_tvalid),
        .I1(s_axis_tready_int_reg_0),
        .I2(\genr_control_regs[0] [0]),
        .I3(aclken),
        .I4(resetn_out),
        .O(depth_match_i_3_n_0));
  FDRE depth_match_reg
       (.C(aclk),
        .CE(1'b1),
        .D(depth_match_i_1_n_0),
        .Q(depth_match_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEE0008)) 
    empty_match_i_1
       (.I0(\word_count_reg_n_0_[0] ),
        .I1(depth_match_i_3_n_0),
        .I2(fifo_rd_i_reg),
        .I3(empty_match_reg_1),
        .I4(empty_match_reg_0),
        .O(empty_match_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_match_i_2
       (.I0(\word_count_reg_n_0_[2] ),
        .I1(\word_count_reg_n_0_[3] ),
        .I2(\word_count_reg_n_0_[1] ),
        .I3(\word_count_reg_n_0_[4] ),
        .O(empty_match_reg_1));
  FDSE empty_match_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_match_i_1_n_0),
        .Q(empty_match_reg_0),
        .S(sclr));
  design_1_v_cfa_0_0_dp_ram mem1
       (.D(addrb),
        .E(wen),
        .Q(read_ptr_reg__0),
        .aclk(aclk),
        .aclken(aclken),
        .da(da),
        .depth_match_reg(depth_match_reg_n_0),
        .empty_match_reg(empty_match_reg_0),
        .eol_late_i_reg(eol_late_i_reg),
        .fifo_rd_i_reg(fifo_rd_i_reg),
        .\genr_control_regs[0] (\genr_control_regs[0] ),
        .in_fifo_reset(in_fifo_reset),
        .\read_ptr_reg[0] (mem1_n_4),
        .reg_update(reg_update),
        .resetn_out(resetn_out),
        .s_axis_tready_int_reg(s_axis_tready_int_reg_0),
        .s_axis_video_tvalid(s_axis_video_tvalid),
        .sof_late_i_reg(Q),
        .\word_count_reg[4] (\word_count_reg[4]_0 ),
        .\write_ptr_reg[3] (addra));
  FDSE \read_ptr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(addrb[0]),
        .Q(read_ptr_reg__0[0]),
        .S(sclr));
  FDSE \read_ptr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(addrb[1]),
        .Q(read_ptr_reg__0[1]),
        .S(sclr));
  FDSE \read_ptr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(addrb[2]),
        .Q(read_ptr_reg__0[2]),
        .S(sclr));
  FDSE \read_ptr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(addrb[3]),
        .Q(read_ptr_reg__0[3]),
        .S(sclr));
  LUT4 #(
    .INIT(16'h1555)) 
    s_axis_tready_int_i_1
       (.I0(\word_count_reg_n_0_[4] ),
        .I1(\word_count_reg_n_0_[1] ),
        .I2(\word_count_reg_n_0_[3] ),
        .I3(\word_count_reg_n_0_[2] ),
        .O(s_axis_tready_int_reg));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \word_count[0]_i_1 
       (.I0(\word_count_reg_n_0_[0] ),
        .O(\word_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \word_count[1]_i_1 
       (.I0(\word_count_reg_n_0_[0] ),
        .I1(\word_count[4]_i_3_n_0 ),
        .I2(\word_count_reg_n_0_[1] ),
        .O(\word_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \word_count[2]_i_1 
       (.I0(\word_count[4]_i_3_n_0 ),
        .I1(\word_count_reg_n_0_[0] ),
        .I2(\word_count_reg_n_0_[1] ),
        .I3(\word_count_reg_n_0_[2] ),
        .O(\word_count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \word_count[3]_i_1 
       (.I0(\word_count_reg_n_0_[0] ),
        .I1(\word_count_reg_n_0_[1] ),
        .I2(\word_count[4]_i_3_n_0 ),
        .I3(\word_count_reg_n_0_[2] ),
        .I4(\word_count_reg_n_0_[3] ),
        .O(\word_count[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70008)) 
    \word_count[4]_i_1 
       (.I0(s_axis_video_tvalid),
        .I1(s_axis_tready_int_reg_0),
        .I2(\word_count_reg[4]_0 ),
        .I3(depth_match_reg_n_0),
        .I4(mem1_n_4),
        .O(\word_count[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \word_count[4]_i_2 
       (.I0(\word_count_reg_n_0_[4] ),
        .I1(\word_count_reg_n_0_[3] ),
        .I2(\word_count_reg_n_0_[0] ),
        .I3(\word_count_reg_n_0_[1] ),
        .I4(\word_count[4]_i_3_n_0 ),
        .I5(\word_count_reg_n_0_[2] ),
        .O(\word_count[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \word_count[4]_i_3 
       (.I0(s_axis_video_tvalid),
        .I1(s_axis_tready_int_reg_0),
        .I2(\word_count_reg[4]_0 ),
        .I3(resetn_out),
        .I4(depth_match_reg_n_0),
        .I5(mem1_n_4),
        .O(\word_count[4]_i_3_n_0 ));
  FDRE \word_count_reg[0] 
       (.C(aclk),
        .CE(\word_count[4]_i_1_n_0 ),
        .D(\word_count[0]_i_1_n_0 ),
        .Q(\word_count_reg_n_0_[0] ),
        .R(sclr));
  FDRE \word_count_reg[1] 
       (.C(aclk),
        .CE(\word_count[4]_i_1_n_0 ),
        .D(\word_count[1]_i_1_n_0 ),
        .Q(\word_count_reg_n_0_[1] ),
        .R(sclr));
  FDRE \word_count_reg[2] 
       (.C(aclk),
        .CE(\word_count[4]_i_1_n_0 ),
        .D(\word_count[2]_i_1_n_0 ),
        .Q(\word_count_reg_n_0_[2] ),
        .R(sclr));
  FDRE \word_count_reg[3] 
       (.C(aclk),
        .CE(\word_count[4]_i_1_n_0 ),
        .D(\word_count[3]_i_1_n_0 ),
        .Q(\word_count_reg_n_0_[3] ),
        .R(sclr));
  FDRE \word_count_reg[4] 
       (.C(aclk),
        .CE(\word_count[4]_i_1_n_0 ),
        .D(\word_count[4]_i_2_n_0 ),
        .Q(\word_count_reg_n_0_[4] ),
        .R(sclr));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1 
       (.I0(addra[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1 
       (.I0(addra[1]),
        .I1(addra[0]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \write_ptr[2]_i_1 
       (.I0(addra[2]),
        .I1(addra[0]),
        .I2(addra[1]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \write_ptr[3]_i_1 
       (.I0(addra[3]),
        .I1(addra[1]),
        .I2(addra[0]),
        .I3(addra[2]),
        .O(plusOp__0[3]));
  FDRE \write_ptr_reg[0] 
       (.C(aclk),
        .CE(wen),
        .D(plusOp__0[0]),
        .Q(addra[0]),
        .R(sclr));
  FDRE \write_ptr_reg[1] 
       (.C(aclk),
        .CE(wen),
        .D(plusOp__0[1]),
        .Q(addra[1]),
        .R(sclr));
  FDRE \write_ptr_reg[2] 
       (.C(aclk),
        .CE(wen),
        .D(plusOp__0[2]),
        .Q(addra[2]),
        .R(sclr));
  FDRE \write_ptr_reg[3] 
       (.C(aclk),
        .CE(wen),
        .D(plusOp__0[3]),
        .Q(addra[3]),
        .R(sclr));
endmodule

(* ORIG_REF_NAME = "synch_fifo_fallthru" *) 
module design_1_v_cfa_0_0_synch_fifo_fallthru
   (\write_ptr_int_reg[0]_0 ,
    pixel_cnt_tc_reg,
    fifo_rd_i_reg,
    active_delay_i,
    col_cnt,
    m_axis_video_tvalid,
    O52,
    sclr,
    aclk,
    wen,
    aclken,
    \genr_control_regs[0] ,
    m_axis_video_tready,
    resetn_out,
    aclken_0,
    empty_match_reg,
    empty_match_reg_0,
    \col_cnt_reg[7] ,
    \row_cnt_reg[12] ,
    CO,
    fifo_wr_i,
    core_d_out,
    intc_if,
    da);
  output \write_ptr_int_reg[0]_0 ;
  output pixel_cnt_tc_reg;
  output fifo_rd_i_reg;
  output active_delay_i;
  output col_cnt;
  output m_axis_video_tvalid;
  output [25:0]O52;
  input sclr;
  input aclk;
  input wen;
  input aclken;
  input [0:0]\genr_control_regs[0] ;
  input m_axis_video_tready;
  input resetn_out;
  input aclken_0;
  input empty_match_reg;
  input empty_match_reg_0;
  input [0:0]\col_cnt_reg[7] ;
  input \row_cnt_reg[12] ;
  input [0:0]CO;
  input fifo_wr_i;
  input core_d_out;
  input [0:0]intc_if;
  input [25:0]da;

  wire [0:0]CO;
  wire [1:4]L;
  wire [25:0]O52;
  wire aclk;
  wire aclken;
  wire aclken_0;
  wire active_delay_i;
  wire axi_fifo_empty;
  wire col_cnt;
  wire \col_cnt[12]_i_11_n_0 ;
  wire \col_cnt[12]_i_12_n_0 ;
  wire \col_cnt[12]_i_14_n_0 ;
  wire \col_cnt[12]_i_5_n_0 ;
  wire \col_cnt[12]_i_7_n_0 ;
  wire [0:0]\col_cnt_reg[7] ;
  wire core_d_out;
  wire [25:0]da;
  wire empty_int_i_1_n_0;
  wire empty_int_i_2_n_0;
  wire empty_int_i_3_n_0;
  wire empty_int_i_4_n_0;
  wire empty_match_reg;
  wire empty_match_reg_0;
  wire eqOp0_out;
  wire fifo_rd_i_reg;
  wire fifo_wr_i;
  wire full_int_i_2_n_0;
  wire full_int_i_3_n_0;
  wire full_int_i_4_n_0;
  wire [0:0]\genr_control_regs[0] ;
  wire [0:0]intc_if;
  wire m_axis_video_tready;
  wire m_axis_video_tvalid;
  wire mem1_n_0;
  wire mem1_n_1;
  wire mem1_n_2;
  wire mem1_n_3;
  wire mem1_n_4;
  wire p_0_in;
  wire p_0_in0_in;
  wire p_1_in;
  wire p_1_in1_in;
  wire pixel_cnt_tc_reg;
  wire \read_ptr_int_reg_n_0_[0] ;
  wire \read_ptr_int_reg_n_0_[1] ;
  wire \read_ptr_int_reg_n_0_[2] ;
  wire \read_ptr_int_reg_n_0_[3] ;
  wire resetn_out;
  wire \row_cnt_reg[12] ;
  wire sclr;
  wire wen;
  wire \write_ptr_int[0]_i_1_n_0 ;
  wire \write_ptr_int[1]_i_1_n_0 ;
  wire \write_ptr_int[2]_i_1_n_0 ;
  wire \write_ptr_int[3]_i_1_n_0 ;
  wire \write_ptr_int_reg[0]_0 ;

  LUT6 #(
    .INIT(64'h00400000FDFF40FD)) 
    \col_cnt[12]_i_11 
       (.I0(\read_ptr_int_reg_n_0_[0] ),
        .I1(wen),
        .I2(L[4]),
        .I3(\read_ptr_int_reg_n_0_[1] ),
        .I4(L[3]),
        .I5(full_int_i_4_n_0),
        .O(\col_cnt[12]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_cnt[12]_i_12 
       (.I0(p_0_in),
        .I1(p_1_in1_in),
        .O(\col_cnt[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFEAB7FEA57FED57F)) 
    \col_cnt[12]_i_14 
       (.I0(full_int_i_4_n_0),
        .I1(L[4]),
        .I2(wen),
        .I3(L[3]),
        .I4(\read_ptr_int_reg_n_0_[0] ),
        .I5(\read_ptr_int_reg_n_0_[1] ),
        .O(\col_cnt[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0004555500040004)) 
    \col_cnt[12]_i_2 
       (.I0(aclken_0),
        .I1(\col_cnt[12]_i_5_n_0 ),
        .I2(empty_match_reg),
        .I3(\col_cnt[12]_i_7_n_0 ),
        .I4(empty_match_reg_0),
        .I5(\col_cnt_reg[7] ),
        .O(col_cnt));
  LUT6 #(
    .INIT(64'h45BA20DFDF2045BA)) 
    \col_cnt[12]_i_5 
       (.I0(\col_cnt[12]_i_11_n_0 ),
        .I1(\read_ptr_int_reg_n_0_[2] ),
        .I2(L[2]),
        .I3(\col_cnt[12]_i_12_n_0 ),
        .I4(\read_ptr_int_reg_n_0_[3] ),
        .I5(L[1]),
        .O(\col_cnt[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000002DD2D22D)) 
    \col_cnt[12]_i_7 
       (.I0(L[2]),
        .I1(\read_ptr_int_reg_n_0_[2] ),
        .I2(L[1]),
        .I3(\read_ptr_int_reg_n_0_[3] ),
        .I4(\col_cnt[12]_i_11_n_0 ),
        .I5(\col_cnt[12]_i_14_n_0 ),
        .O(\col_cnt[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0221100010000221)) 
    empty_int_i_1
       (.I0(L[1]),
        .I1(empty_int_i_2_n_0),
        .I2(\read_ptr_int_reg_n_0_[3] ),
        .I3(empty_int_i_3_n_0),
        .I4(p_0_in),
        .I5(p_1_in1_in),
        .O(empty_int_i_1_n_0));
  LUT6 #(
    .INIT(64'hFF7DBEFFBEFFFFBE)) 
    empty_int_i_2
       (.I0(full_int_i_4_n_0),
        .I1(L[4]),
        .I2(mem1_n_4),
        .I3(L[3]),
        .I4(\read_ptr_int_reg_n_0_[1] ),
        .I5(empty_int_i_4_n_0),
        .O(empty_int_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    empty_int_i_3
       (.I0(\read_ptr_int_reg_n_0_[2] ),
        .I1(\read_ptr_int_reg_n_0_[1] ),
        .I2(axi_fifo_empty),
        .I3(m_axis_video_tready),
        .I4(aclken_0),
        .I5(\read_ptr_int_reg_n_0_[0] ),
        .O(empty_int_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    empty_int_i_4
       (.I0(axi_fifo_empty),
        .I1(m_axis_video_tready),
        .I2(\genr_control_regs[0] ),
        .I3(aclken),
        .I4(\read_ptr_int_reg_n_0_[0] ),
        .O(empty_int_i_4_n_0));
  FDSE empty_int_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_int_i_1_n_0),
        .Q(axi_fifo_empty),
        .S(sclr));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hD555)) 
    fifo_rd_i_i_1
       (.I0(resetn_out),
        .I1(fifo_rd_i_reg),
        .I2(\genr_control_regs[0] ),
        .I3(aclken),
        .O(active_delay_i));
  LUT6 #(
    .INIT(64'h0006090006000006)) 
    full_int_i_1
       (.I0(p_0_in),
        .I1(p_1_in1_in),
        .I2(full_int_i_2_n_0),
        .I3(L[1]),
        .I4(\read_ptr_int_reg_n_0_[3] ),
        .I5(full_int_i_3_n_0),
        .O(eqOp0_out));
  LUT6 #(
    .INIT(64'hEFFFFFFFF77BBDDE)) 
    full_int_i_2
       (.I0(\read_ptr_int_reg_n_0_[0] ),
        .I1(\read_ptr_int_reg_n_0_[1] ),
        .I2(L[4]),
        .I3(wen),
        .I4(L[3]),
        .I5(full_int_i_4_n_0),
        .O(full_int_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    full_int_i_3
       (.I0(L[2]),
        .I1(L[4]),
        .I2(wen),
        .I3(L[3]),
        .O(full_int_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    full_int_i_4
       (.I0(\read_ptr_int_reg_n_0_[2] ),
        .I1(L[2]),
        .O(full_int_i_4_n_0));
  FDRE full_int_reg
       (.C(aclk),
        .CE(1'b1),
        .D(eqOp0_out),
        .Q(\write_ptr_int_reg[0]_0 ),
        .R(sclr));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    line_cnt_tc_i_1
       (.I0(\genr_control_regs[0] ),
        .I1(aclken),
        .I2(resetn_out),
        .I3(fifo_rd_i_reg),
        .O(pixel_cnt_tc_reg));
  LUT6 #(
    .INIT(64'hCF44CF45FF55FF55)) 
    line_cnt_tc_i_3
       (.I0(\col_cnt_reg[7] ),
        .I1(\col_cnt[12]_i_7_n_0 ),
        .I2(\row_cnt_reg[12] ),
        .I3(empty_match_reg_0),
        .I4(CO),
        .I5(\col_cnt[12]_i_5_n_0 ),
        .O(fifo_rd_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT1 #(
    .INIT(2'h1)) 
    m_axis_video_tvalid_INST_0
       (.I0(axi_fifo_empty),
        .O(m_axis_video_tvalid));
  design_1_v_cfa_0_0_dp_ram__parameterized0 mem1
       (.ADDRA({mem1_n_1,mem1_n_2,mem1_n_3,mem1_n_4}),
        .O52(O52),
        .Q({\read_ptr_int_reg_n_0_[3] ,\read_ptr_int_reg_n_0_[2] ,\read_ptr_int_reg_n_0_[1] ,\read_ptr_int_reg_n_0_[0] }),
        .aclk(aclk),
        .aclken(aclken),
        .aclken_0(aclken_0),
        .axi_fifo_empty(axi_fifo_empty),
        .da(da),
        .\genr_control_regs[0] (\genr_control_regs[0] ),
        .m_axis_video_tready(m_axis_video_tready),
        .\read_ptr_int_reg[3] (mem1_n_0),
        .wen(wen),
        .\write_ptr_int_reg[3] ({L[1],L[2],L[3],L[4]}));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \read_ptr_int[4]_i_1 
       (.I0(p_0_in),
        .I1(\read_ptr_int_reg_n_0_[2] ),
        .I2(mem1_n_0),
        .I3(\read_ptr_int_reg_n_0_[3] ),
        .O(p_0_in0_in));
  FDRE \read_ptr_int_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(mem1_n_4),
        .Q(\read_ptr_int_reg_n_0_[0] ),
        .R(sclr));
  FDRE \read_ptr_int_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(mem1_n_3),
        .Q(\read_ptr_int_reg_n_0_[1] ),
        .R(sclr));
  FDRE \read_ptr_int_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(mem1_n_2),
        .Q(\read_ptr_int_reg_n_0_[2] ),
        .R(sclr));
  FDRE \read_ptr_int_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(mem1_n_1),
        .Q(\read_ptr_int_reg_n_0_[3] ),
        .R(sclr));
  FDRE \read_ptr_int_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in0_in),
        .Q(p_0_in),
        .R(sclr));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA6)) 
    \write_ptr_int[0]_i_1 
       (.I0(L[4]),
        .I1(fifo_wr_i),
        .I2(\write_ptr_int_reg[0]_0 ),
        .I3(core_d_out),
        .I4(intc_if),
        .I5(aclken_0),
        .O(\write_ptr_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \write_ptr_int[1]_i_1 
       (.I0(L[3]),
        .I1(wen),
        .I2(L[4]),
        .O(\write_ptr_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \write_ptr_int[2]_i_1 
       (.I0(L[2]),
        .I1(L[4]),
        .I2(wen),
        .I3(L[3]),
        .O(\write_ptr_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \write_ptr_int[3]_i_1 
       (.I0(L[1]),
        .I1(L[3]),
        .I2(wen),
        .I3(L[4]),
        .I4(L[2]),
        .O(\write_ptr_int[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \write_ptr_int[4]_i_1 
       (.I0(p_1_in1_in),
        .I1(L[2]),
        .I2(L[4]),
        .I3(wen),
        .I4(L[3]),
        .I5(L[1]),
        .O(p_1_in));
  FDRE \write_ptr_int_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\write_ptr_int[0]_i_1_n_0 ),
        .Q(L[4]),
        .R(sclr));
  FDRE \write_ptr_int_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\write_ptr_int[1]_i_1_n_0 ),
        .Q(L[3]),
        .R(sclr));
  FDRE \write_ptr_int_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\write_ptr_int[2]_i_1_n_0 ),
        .Q(L[2]),
        .R(sclr));
  FDRE \write_ptr_int_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\write_ptr_int[3]_i_1_n_0 ),
        .Q(L[1]),
        .R(sclr));
  FDRE \write_ptr_int_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(p_1_in1_in),
        .R(sclr));
endmodule

(* ORIG_REF_NAME = "timing_delay" *) 
module design_1_v_cfa_0_0_timing_delay
   (SR,
    sync_out_reg_0,
    SS,
    active_g_int_reg,
    row_g_int0,
    row_g_int_reg_0_sp_1,
    addr_rd1,
    sync_active_reg,
    intc_if,
    resetn_out,
    \total_cols_reg[9] ,
    CO,
    active_g_int_reg_0,
    row_g_int_reg,
    \col_g_int_reg[3] ,
    \col_g_int_reg[6] ,
    Q,
    \total_cols_reg[9]_0 ,
    \col_g_int_reg[0] ,
    line_len_changed,
    aresetn,
    aclk,
    \active_to_G_delay_reg[11]_inv ,
    delay);
  output [0:0]SR;
  output sync_out_reg_0;
  output [0:0]SS;
  output active_g_int_reg;
  output row_g_int0;
  output row_g_int_reg_0_sp_1;
  output addr_rd1;
  input sync_active_reg;
  input [0:0]intc_if;
  input resetn_out;
  input \total_cols_reg[9] ;
  input [0:0]CO;
  input active_g_int_reg_0;
  input [0:0]row_g_int_reg;
  input \col_g_int_reg[3] ;
  input \col_g_int_reg[6] ;
  input [0:0]Q;
  input [0:0]\total_cols_reg[9]_0 ;
  input \col_g_int_reg[0] ;
  input line_len_changed;
  input aresetn;
  input aclk;
  input [9:0]\active_to_G_delay_reg[11]_inv ;
  input [0:0]delay;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire aclk;
  wire active_g_int_reg;
  wire active_g_int_reg_0;
  wire [9:0]\active_to_G_delay_reg[11]_inv ;
  wire addr_rd1;
  wire aresetn;
  wire \col_g_int_reg[0] ;
  wire \col_g_int_reg[3] ;
  wire \col_g_int_reg[6] ;
  wire [0:0]delay;
  wire [11:1]delay_5;
  wire \delay_5[11]_i_2_n_0 ;
  wire \delay_5[9]_i_2_n_0 ;
  wire \delay_5[9]_i_3_n_0 ;
  wire \delay_5[9]_i_4_n_0 ;
  wire \delay_5[9]_i_5_n_0 ;
  wire \delay_5[9]_i_6_n_0 ;
  wire \delay_5[9]_i_7_n_0 ;
  wire \delay_5[9]_i_8_n_0 ;
  wire \delay_5_reg[11]_i_1_n_7 ;
  wire \delay_5_reg[9]_i_1_n_0 ;
  wire \delay_5_reg[9]_i_1_n_1 ;
  wire \delay_5_reg[9]_i_1_n_2 ;
  wire \delay_5_reg[9]_i_1_n_3 ;
  wire \delay_5_reg[9]_i_1_n_5 ;
  wire \delay_5_reg[9]_i_1_n_6 ;
  wire \delay_5_reg[9]_i_1_n_7 ;
  wire \i[0]_i_1_n_0 ;
  wire \i[0]_i_3_n_0 ;
  wire [12:0]i_reg;
  wire \i_reg[0]_i_2_n_0 ;
  wire \i_reg[0]_i_2_n_1 ;
  wire \i_reg[0]_i_2_n_10 ;
  wire \i_reg[0]_i_2_n_11 ;
  wire \i_reg[0]_i_2_n_12 ;
  wire \i_reg[0]_i_2_n_13 ;
  wire \i_reg[0]_i_2_n_14 ;
  wire \i_reg[0]_i_2_n_15 ;
  wire \i_reg[0]_i_2_n_2 ;
  wire \i_reg[0]_i_2_n_3 ;
  wire \i_reg[0]_i_2_n_5 ;
  wire \i_reg[0]_i_2_n_6 ;
  wire \i_reg[0]_i_2_n_7 ;
  wire \i_reg[0]_i_2_n_8 ;
  wire \i_reg[0]_i_2_n_9 ;
  wire \i_reg[8]_i_1_n_11 ;
  wire \i_reg[8]_i_1_n_12 ;
  wire \i_reg[8]_i_1_n_13 ;
  wire \i_reg[8]_i_1_n_14 ;
  wire \i_reg[8]_i_1_n_15 ;
  wire \i_reg[8]_i_1_n_5 ;
  wire \i_reg[8]_i_1_n_6 ;
  wire \i_reg[8]_i_1_n_7 ;
  wire [0:0]intc_if;
  wire line_len_changed;
  wire [11:1]minusOp;
  wire reset_i_1_n_0;
  wire reset_i_2_n_0;
  wire reset_i_3_n_0;
  wire reset_i_4_n_0;
  wire reset_i_5_n_0;
  wire reset_i_6_n_0;
  wire reset_reg_n_0;
  wire resetn_out;
  wire row_g_int0;
  wire [0:0]row_g_int_reg;
  wire row_g_int_reg_0_sn_1;
  wire sync_active_reg;
  wire sync_out_i_1_n_0;
  wire sync_out_reg_0;
  wire \total_cols_reg[9] ;
  wire [0:0]\total_cols_reg[9]_0 ;
  wire [7:1]\NLW_delay_5_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_delay_5_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_delay_5_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_i_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_i_reg[8]_i_1_O_UNCONNECTED ;

  assign row_g_int_reg_0_sp_1 = row_g_int_reg_0_sn_1;
  LUT4 #(
    .INIT(16'hFDA8)) 
    active_g_int_i_1
       (.I0(intc_if),
        .I1(row_g_int0),
        .I2(CO),
        .I3(active_g_int_reg_0),
        .O(active_g_int_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF80080000)) 
    active_g_int_i_2
       (.I0(\col_g_int_reg[3] ),
        .I1(\col_g_int_reg[6] ),
        .I2(Q),
        .I3(\total_cols_reg[9]_0 ),
        .I4(\col_g_int_reg[0] ),
        .I5(sync_out_reg_0),
        .O(row_g_int0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \addr_rd[1]_i_1 
       (.I0(resetn_out),
        .I1(sync_out_reg_0),
        .I2(line_len_changed),
        .O(addr_rd1));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[11]_i_2 
       (.I0(\active_to_G_delay_reg[11]_inv [8]),
        .O(\delay_5[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[1]_i_1 
       (.I0(\active_to_G_delay_reg[11]_inv [0]),
        .O(minusOp[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[9]_i_2 
       (.I0(\active_to_G_delay_reg[11]_inv [7]),
        .O(\delay_5[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[9]_i_3 
       (.I0(\active_to_G_delay_reg[11]_inv [6]),
        .O(\delay_5[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[9]_i_4 
       (.I0(\active_to_G_delay_reg[11]_inv [5]),
        .O(\delay_5[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[9]_i_5 
       (.I0(\active_to_G_delay_reg[11]_inv [4]),
        .O(\delay_5[9]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[9]_i_6 
       (.I0(\active_to_G_delay_reg[11]_inv [3]),
        .O(\delay_5[9]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[9]_i_7 
       (.I0(\active_to_G_delay_reg[11]_inv [2]),
        .O(\delay_5[9]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[9]_i_8 
       (.I0(\active_to_G_delay_reg[11]_inv [1]),
        .O(\delay_5[9]_i_8_n_0 ));
  FDRE \delay_5_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[10]),
        .Q(delay_5[10]),
        .R(1'b0));
  FDRE \delay_5_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[11]),
        .Q(delay_5[11]),
        .R(1'b0));
  CARRY8 \delay_5_reg[11]_i_1 
       (.CI(\delay_5_reg[9]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_delay_5_reg[11]_i_1_CO_UNCONNECTED [7:1],\delay_5_reg[11]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\active_to_G_delay_reg[11]_inv [8]}),
        .O({\NLW_delay_5_reg[11]_i_1_O_UNCONNECTED [7:2],minusOp[11:10]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\active_to_G_delay_reg[11]_inv [9],\delay_5[11]_i_2_n_0 }));
  FDRE \delay_5_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[1]),
        .Q(delay_5[1]),
        .R(1'b0));
  FDRE \delay_5_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[2]),
        .Q(delay_5[2]),
        .R(1'b0));
  FDRE \delay_5_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[3]),
        .Q(delay_5[3]),
        .R(1'b0));
  FDRE \delay_5_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[4]),
        .Q(delay_5[4]),
        .R(1'b0));
  FDRE \delay_5_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[5]),
        .Q(delay_5[5]),
        .R(1'b0));
  FDRE \delay_5_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[6]),
        .Q(delay_5[6]),
        .R(1'b0));
  FDRE \delay_5_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[7]),
        .Q(delay_5[7]),
        .R(1'b0));
  FDRE \delay_5_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[8]),
        .Q(delay_5[8]),
        .R(1'b0));
  FDRE \delay_5_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[9]),
        .Q(delay_5[9]),
        .R(1'b0));
  CARRY8 \delay_5_reg[9]_i_1 
       (.CI(\active_to_G_delay_reg[11]_inv [0]),
        .CI_TOP(1'b0),
        .CO({\delay_5_reg[9]_i_1_n_0 ,\delay_5_reg[9]_i_1_n_1 ,\delay_5_reg[9]_i_1_n_2 ,\delay_5_reg[9]_i_1_n_3 ,\NLW_delay_5_reg[9]_i_1_CO_UNCONNECTED [3],\delay_5_reg[9]_i_1_n_5 ,\delay_5_reg[9]_i_1_n_6 ,\delay_5_reg[9]_i_1_n_7 }),
        .DI({\active_to_G_delay_reg[11]_inv [7:1],1'b0}),
        .O(minusOp[9:2]),
        .S({\delay_5[9]_i_2_n_0 ,\delay_5[9]_i_3_n_0 ,\delay_5[9]_i_4_n_0 ,\delay_5[9]_i_5_n_0 ,\delay_5[9]_i_6_n_0 ,\delay_5[9]_i_7_n_0 ,\delay_5[9]_i_8_n_0 ,delay}));
  LUT4 #(
    .INIT(16'hE0FF)) 
    \i[0]_i_1 
       (.I0(reset_reg_n_0),
        .I1(sync_active_reg),
        .I2(intc_if),
        .I3(resetn_out),
        .O(\i[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i[0]_i_3 
       (.I0(i_reg[0]),
        .O(\i[0]_i_3_n_0 ));
  FDRE \i_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2_n_15 ),
        .Q(i_reg[0]),
        .R(\i[0]_i_1_n_0 ));
  CARRY8 \i_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\i_reg[0]_i_2_n_0 ,\i_reg[0]_i_2_n_1 ,\i_reg[0]_i_2_n_2 ,\i_reg[0]_i_2_n_3 ,\NLW_i_reg[0]_i_2_CO_UNCONNECTED [3],\i_reg[0]_i_2_n_5 ,\i_reg[0]_i_2_n_6 ,\i_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg[0]_i_2_n_8 ,\i_reg[0]_i_2_n_9 ,\i_reg[0]_i_2_n_10 ,\i_reg[0]_i_2_n_11 ,\i_reg[0]_i_2_n_12 ,\i_reg[0]_i_2_n_13 ,\i_reg[0]_i_2_n_14 ,\i_reg[0]_i_2_n_15 }),
        .S({i_reg[7:1],\i[0]_i_3_n_0 }));
  FDRE \i_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[8]_i_1_n_13 ),
        .Q(i_reg[10]),
        .R(\i[0]_i_1_n_0 ));
  FDRE \i_reg[11] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[8]_i_1_n_12 ),
        .Q(i_reg[11]),
        .R(\i[0]_i_1_n_0 ));
  FDRE \i_reg[12] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[8]_i_1_n_11 ),
        .Q(i_reg[12]),
        .R(\i[0]_i_1_n_0 ));
  FDRE \i_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2_n_14 ),
        .Q(i_reg[1]),
        .R(\i[0]_i_1_n_0 ));
  FDRE \i_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2_n_13 ),
        .Q(i_reg[2]),
        .R(\i[0]_i_1_n_0 ));
  FDRE \i_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2_n_12 ),
        .Q(i_reg[3]),
        .R(\i[0]_i_1_n_0 ));
  FDRE \i_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2_n_11 ),
        .Q(i_reg[4]),
        .R(\i[0]_i_1_n_0 ));
  FDRE \i_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2_n_10 ),
        .Q(i_reg[5]),
        .R(\i[0]_i_1_n_0 ));
  FDRE \i_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2_n_9 ),
        .Q(i_reg[6]),
        .R(\i[0]_i_1_n_0 ));
  FDRE \i_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2_n_8 ),
        .Q(i_reg[7]),
        .R(\i[0]_i_1_n_0 ));
  FDRE \i_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[8]_i_1_n_15 ),
        .Q(i_reg[8]),
        .R(\i[0]_i_1_n_0 ));
  CARRY8 \i_reg[8]_i_1 
       (.CI(\i_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_reg[8]_i_1_CO_UNCONNECTED [7:3],\i_reg[8]_i_1_n_5 ,\i_reg[8]_i_1_n_6 ,\i_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg[8]_i_1_O_UNCONNECTED [7:5],\i_reg[8]_i_1_n_11 ,\i_reg[8]_i_1_n_12 ,\i_reg[8]_i_1_n_13 ,\i_reg[8]_i_1_n_14 ,\i_reg[8]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,i_reg[12:8]}));
  FDRE \i_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[8]_i_1_n_14 ),
        .Q(i_reg[9]),
        .R(\i[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h32F2)) 
    reset_i_1
       (.I0(reset_i_2_n_0),
        .I1(sync_active_reg),
        .I2(reset_reg_n_0),
        .I3(intc_if),
        .O(reset_i_1_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    reset_i_2
       (.I0(i_reg[12]),
        .I1(reset_i_3_n_0),
        .I2(reset_i_4_n_0),
        .I3(reset_i_5_n_0),
        .I4(reset_i_6_n_0),
        .I5(intc_if),
        .O(reset_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_i_3
       (.I0(i_reg[3]),
        .I1(delay_5[3]),
        .I2(delay_5[5]),
        .I3(i_reg[5]),
        .I4(delay_5[4]),
        .I5(i_reg[4]),
        .O(reset_i_3_n_0));
  LUT5 #(
    .INIT(32'h82000082)) 
    reset_i_4
       (.I0(i_reg[0]),
        .I1(delay_5[2]),
        .I2(i_reg[2]),
        .I3(delay_5[1]),
        .I4(i_reg[1]),
        .O(reset_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_i_5
       (.I0(i_reg[9]),
        .I1(delay_5[9]),
        .I2(delay_5[11]),
        .I3(i_reg[11]),
        .I4(delay_5[10]),
        .I5(i_reg[10]),
        .O(reset_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_i_6
       (.I0(i_reg[6]),
        .I1(delay_5[6]),
        .I2(delay_5[8]),
        .I3(i_reg[8]),
        .I4(delay_5[7]),
        .I5(i_reg[7]),
        .O(reset_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    reset_reg
       (.C(aclk),
        .CE(1'b1),
        .D(reset_i_1_n_0),
        .Q(reset_reg_n_0),
        .R(aresetn));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h08488888)) 
    \row_g_int[0]_i_1 
       (.I0(row_g_int_reg),
        .I1(resetn_out),
        .I2(intc_if),
        .I3(sync_out_reg_0),
        .I4(row_g_int0),
        .O(row_g_int_reg_0_sn_1));
  LUT6 #(
    .INIT(64'h00E000E000E0E0E0)) 
    sync_out_i_1
       (.I0(sync_out_reg_0),
        .I1(reset_i_2_n_0),
        .I2(resetn_out),
        .I3(intc_if),
        .I4(sync_active_reg),
        .I5(reset_reg_n_0),
        .O(sync_out_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sync_out_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sync_out_i_1_n_0),
        .Q(sync_out_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \valid[1]_i_1 
       (.I0(sync_out_reg_0),
        .I1(intc_if),
        .I2(resetn_out),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'hE0FF)) 
    \valid_ablr[0]_i_1 
       (.I0(sync_out_reg_0),
        .I1(\total_cols_reg[9] ),
        .I2(intc_if),
        .I3(resetn_out),
        .O(SS));
endmodule

(* ORIG_REF_NAME = "timing_delay" *) 
module design_1_v_cfa_0_0_timing_delay_10
   (SS,
    sync_active_to_RB_at_G,
    sync_active_reg,
    intc_if,
    resetn_out,
    aresetn,
    aclk,
    delay,
    Q);
  output [0:0]SS;
  output sync_active_to_RB_at_G;
  input sync_active_reg;
  input [0:0]intc_if;
  input resetn_out;
  input aresetn;
  input aclk;
  input [9:0]delay;
  input [0:0]Q;

  wire [0:0]Q;
  wire [0:0]SS;
  wire aclk;
  wire aresetn;
  wire [9:0]delay;
  wire [11:1]delay_5;
  wire \delay_5[11]_i_2_n_0 ;
  wire \delay_5[9]_i_2_n_0 ;
  wire \delay_5[9]_i_3_n_0 ;
  wire \delay_5[9]_i_4_n_0 ;
  wire \delay_5[9]_i_5_n_0 ;
  wire \delay_5[9]_i_6_n_0 ;
  wire \delay_5[9]_i_7_n_0 ;
  wire \delay_5[9]_i_8_n_0 ;
  wire \delay_5_reg[11]_i_1_n_7 ;
  wire \delay_5_reg[9]_i_1_n_0 ;
  wire \delay_5_reg[9]_i_1_n_1 ;
  wire \delay_5_reg[9]_i_1_n_2 ;
  wire \delay_5_reg[9]_i_1_n_3 ;
  wire \delay_5_reg[9]_i_1_n_5 ;
  wire \delay_5_reg[9]_i_1_n_6 ;
  wire \delay_5_reg[9]_i_1_n_7 ;
  wire \i[0]_i_1__1_n_0 ;
  wire \i[0]_i_3__1_n_0 ;
  wire [12:0]i_reg;
  wire \i_reg[0]_i_2__1_n_0 ;
  wire \i_reg[0]_i_2__1_n_1 ;
  wire \i_reg[0]_i_2__1_n_10 ;
  wire \i_reg[0]_i_2__1_n_11 ;
  wire \i_reg[0]_i_2__1_n_12 ;
  wire \i_reg[0]_i_2__1_n_13 ;
  wire \i_reg[0]_i_2__1_n_14 ;
  wire \i_reg[0]_i_2__1_n_15 ;
  wire \i_reg[0]_i_2__1_n_2 ;
  wire \i_reg[0]_i_2__1_n_3 ;
  wire \i_reg[0]_i_2__1_n_5 ;
  wire \i_reg[0]_i_2__1_n_6 ;
  wire \i_reg[0]_i_2__1_n_7 ;
  wire \i_reg[0]_i_2__1_n_8 ;
  wire \i_reg[0]_i_2__1_n_9 ;
  wire \i_reg[8]_i_1__1_n_11 ;
  wire \i_reg[8]_i_1__1_n_12 ;
  wire \i_reg[8]_i_1__1_n_13 ;
  wire \i_reg[8]_i_1__1_n_14 ;
  wire \i_reg[8]_i_1__1_n_15 ;
  wire \i_reg[8]_i_1__1_n_5 ;
  wire \i_reg[8]_i_1__1_n_6 ;
  wire \i_reg[8]_i_1__1_n_7 ;
  wire [0:0]intc_if;
  wire [11:1]minusOp;
  wire reset_i_1__1_n_0;
  wire reset_i_2__1_n_0;
  wire reset_i_3__1_n_0;
  wire reset_i_4__1_n_0;
  wire reset_i_5__1_n_0;
  wire reset_i_6__1_n_0;
  wire reset_reg_n_0;
  wire resetn_out;
  wire sync_active_reg;
  wire sync_active_to_RB_at_G;
  wire sync_out_i_1__1_n_0;
  wire [7:1]\NLW_delay_5_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_delay_5_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_delay_5_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_reg[0]_i_2__1_CO_UNCONNECTED ;
  wire [7:3]\NLW_i_reg[8]_i_1__1_CO_UNCONNECTED ;
  wire [7:5]\NLW_i_reg[8]_i_1__1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[11]_i_2 
       (.I0(delay[9]),
        .O(\delay_5[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[1]_i_1 
       (.I0(delay[0]),
        .O(minusOp[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[9]_i_2 
       (.I0(delay[8]),
        .O(\delay_5[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[9]_i_3 
       (.I0(delay[7]),
        .O(\delay_5[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[9]_i_4 
       (.I0(delay[6]),
        .O(\delay_5[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[9]_i_5 
       (.I0(delay[5]),
        .O(\delay_5[9]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[9]_i_6 
       (.I0(delay[4]),
        .O(\delay_5[9]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[9]_i_7 
       (.I0(delay[3]),
        .O(\delay_5[9]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[9]_i_8 
       (.I0(delay[2]),
        .O(\delay_5[9]_i_8_n_0 ));
  FDRE \delay_5_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[10]),
        .Q(delay_5[10]),
        .R(1'b0));
  FDRE \delay_5_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[11]),
        .Q(delay_5[11]),
        .R(1'b0));
  CARRY8 \delay_5_reg[11]_i_1 
       (.CI(\delay_5_reg[9]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_delay_5_reg[11]_i_1_CO_UNCONNECTED [7:1],\delay_5_reg[11]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay[9]}),
        .O({\NLW_delay_5_reg[11]_i_1_O_UNCONNECTED [7:2],minusOp[11:10]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q,\delay_5[11]_i_2_n_0 }));
  FDRE \delay_5_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[1]),
        .Q(delay_5[1]),
        .R(1'b0));
  FDRE \delay_5_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[2]),
        .Q(delay_5[2]),
        .R(1'b0));
  FDRE \delay_5_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[3]),
        .Q(delay_5[3]),
        .R(1'b0));
  FDRE \delay_5_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[4]),
        .Q(delay_5[4]),
        .R(1'b0));
  FDRE \delay_5_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[5]),
        .Q(delay_5[5]),
        .R(1'b0));
  FDRE \delay_5_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[6]),
        .Q(delay_5[6]),
        .R(1'b0));
  FDRE \delay_5_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[7]),
        .Q(delay_5[7]),
        .R(1'b0));
  FDRE \delay_5_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[8]),
        .Q(delay_5[8]),
        .R(1'b0));
  FDRE \delay_5_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[9]),
        .Q(delay_5[9]),
        .R(1'b0));
  CARRY8 \delay_5_reg[9]_i_1 
       (.CI(delay[0]),
        .CI_TOP(1'b0),
        .CO({\delay_5_reg[9]_i_1_n_0 ,\delay_5_reg[9]_i_1_n_1 ,\delay_5_reg[9]_i_1_n_2 ,\delay_5_reg[9]_i_1_n_3 ,\NLW_delay_5_reg[9]_i_1_CO_UNCONNECTED [3],\delay_5_reg[9]_i_1_n_5 ,\delay_5_reg[9]_i_1_n_6 ,\delay_5_reg[9]_i_1_n_7 }),
        .DI({delay[8:2],1'b0}),
        .O(minusOp[9:2]),
        .S({\delay_5[9]_i_2_n_0 ,\delay_5[9]_i_3_n_0 ,\delay_5[9]_i_4_n_0 ,\delay_5[9]_i_5_n_0 ,\delay_5[9]_i_6_n_0 ,\delay_5[9]_i_7_n_0 ,\delay_5[9]_i_8_n_0 ,delay[1]}));
  LUT4 #(
    .INIT(16'hE0FF)) 
    \i[0]_i_1__1 
       (.I0(reset_reg_n_0),
        .I1(sync_active_reg),
        .I2(intc_if),
        .I3(resetn_out),
        .O(\i[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i[0]_i_3__1 
       (.I0(i_reg[0]),
        .O(\i[0]_i_3__1_n_0 ));
  FDRE \i_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2__1_n_15 ),
        .Q(i_reg[0]),
        .R(\i[0]_i_1__1_n_0 ));
  CARRY8 \i_reg[0]_i_2__1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\i_reg[0]_i_2__1_n_0 ,\i_reg[0]_i_2__1_n_1 ,\i_reg[0]_i_2__1_n_2 ,\i_reg[0]_i_2__1_n_3 ,\NLW_i_reg[0]_i_2__1_CO_UNCONNECTED [3],\i_reg[0]_i_2__1_n_5 ,\i_reg[0]_i_2__1_n_6 ,\i_reg[0]_i_2__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg[0]_i_2__1_n_8 ,\i_reg[0]_i_2__1_n_9 ,\i_reg[0]_i_2__1_n_10 ,\i_reg[0]_i_2__1_n_11 ,\i_reg[0]_i_2__1_n_12 ,\i_reg[0]_i_2__1_n_13 ,\i_reg[0]_i_2__1_n_14 ,\i_reg[0]_i_2__1_n_15 }),
        .S({i_reg[7:1],\i[0]_i_3__1_n_0 }));
  FDRE \i_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[8]_i_1__1_n_13 ),
        .Q(i_reg[10]),
        .R(\i[0]_i_1__1_n_0 ));
  FDRE \i_reg[11] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[8]_i_1__1_n_12 ),
        .Q(i_reg[11]),
        .R(\i[0]_i_1__1_n_0 ));
  FDRE \i_reg[12] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[8]_i_1__1_n_11 ),
        .Q(i_reg[12]),
        .R(\i[0]_i_1__1_n_0 ));
  FDRE \i_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2__1_n_14 ),
        .Q(i_reg[1]),
        .R(\i[0]_i_1__1_n_0 ));
  FDRE \i_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2__1_n_13 ),
        .Q(i_reg[2]),
        .R(\i[0]_i_1__1_n_0 ));
  FDRE \i_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2__1_n_12 ),
        .Q(i_reg[3]),
        .R(\i[0]_i_1__1_n_0 ));
  FDRE \i_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2__1_n_11 ),
        .Q(i_reg[4]),
        .R(\i[0]_i_1__1_n_0 ));
  FDRE \i_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2__1_n_10 ),
        .Q(i_reg[5]),
        .R(\i[0]_i_1__1_n_0 ));
  FDRE \i_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2__1_n_9 ),
        .Q(i_reg[6]),
        .R(\i[0]_i_1__1_n_0 ));
  FDRE \i_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2__1_n_8 ),
        .Q(i_reg[7]),
        .R(\i[0]_i_1__1_n_0 ));
  FDRE \i_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[8]_i_1__1_n_15 ),
        .Q(i_reg[8]),
        .R(\i[0]_i_1__1_n_0 ));
  CARRY8 \i_reg[8]_i_1__1 
       (.CI(\i_reg[0]_i_2__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_reg[8]_i_1__1_CO_UNCONNECTED [7:3],\i_reg[8]_i_1__1_n_5 ,\i_reg[8]_i_1__1_n_6 ,\i_reg[8]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg[8]_i_1__1_O_UNCONNECTED [7:5],\i_reg[8]_i_1__1_n_11 ,\i_reg[8]_i_1__1_n_12 ,\i_reg[8]_i_1__1_n_13 ,\i_reg[8]_i_1__1_n_14 ,\i_reg[8]_i_1__1_n_15 }),
        .S({1'b0,1'b0,1'b0,i_reg[12:8]}));
  FDRE \i_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[8]_i_1__1_n_14 ),
        .Q(i_reg[9]),
        .R(\i[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h32F2)) 
    reset_i_1__1
       (.I0(reset_i_2__1_n_0),
        .I1(sync_active_reg),
        .I2(reset_reg_n_0),
        .I3(intc_if),
        .O(reset_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    reset_i_2__1
       (.I0(i_reg[12]),
        .I1(reset_i_3__1_n_0),
        .I2(reset_i_4__1_n_0),
        .I3(reset_i_5__1_n_0),
        .I4(reset_i_6__1_n_0),
        .I5(intc_if),
        .O(reset_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_i_3__1
       (.I0(i_reg[3]),
        .I1(delay_5[3]),
        .I2(delay_5[5]),
        .I3(i_reg[5]),
        .I4(delay_5[4]),
        .I5(i_reg[4]),
        .O(reset_i_3__1_n_0));
  LUT5 #(
    .INIT(32'h82000082)) 
    reset_i_4__1
       (.I0(i_reg[0]),
        .I1(delay_5[2]),
        .I2(i_reg[2]),
        .I3(delay_5[1]),
        .I4(i_reg[1]),
        .O(reset_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_i_5__1
       (.I0(i_reg[9]),
        .I1(delay_5[9]),
        .I2(delay_5[11]),
        .I3(i_reg[11]),
        .I4(delay_5[10]),
        .I5(i_reg[10]),
        .O(reset_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_i_6__1
       (.I0(i_reg[6]),
        .I1(delay_5[6]),
        .I2(delay_5[8]),
        .I3(i_reg[8]),
        .I4(delay_5[7]),
        .I5(i_reg[7]),
        .O(reset_i_6__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    reset_reg
       (.C(aclk),
        .CE(1'b1),
        .D(reset_i_1__1_n_0),
        .Q(reset_reg_n_0),
        .R(aresetn));
  LUT6 #(
    .INIT(64'h00E000E000E0E0E0)) 
    sync_out_i_1__1
       (.I0(sync_active_to_RB_at_G),
        .I1(reset_i_2__1_n_0),
        .I2(resetn_out),
        .I3(intc_if),
        .I4(sync_active_reg),
        .I5(reset_reg_n_0),
        .O(sync_out_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sync_out_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sync_out_i_1__1_n_0),
        .Q(sync_active_to_RB_at_G),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8F)) 
    \valid_ablr[3]_i_1__1 
       (.I0(sync_active_to_RB_at_G),
        .I1(intc_if),
        .I2(resetn_out),
        .O(SS));
endmodule

(* ORIG_REF_NAME = "timing_delay" *) 
module design_1_v_cfa_0_0_timing_delay_8
   (SS,
    row_outmux_reg_0_sp_1,
    activate_outmux_reg,
    active_outmux_reg,
    sync_active_reg,
    intc_if,
    resetn_out,
    row_outmux_reg,
    \col_outmux_reg[3] ,
    \col_outmux_reg[6] ,
    Q,
    \total_cols_reg[9] ,
    \col_outmux_reg[0] ,
    activate_outmux_reg_0,
    CO,
    active_outmux,
    aresetn,
    aclk,
    delay,
    \active_to_OutMux_delay_reg[11]_inv );
  output [0:0]SS;
  output row_outmux_reg_0_sp_1;
  output activate_outmux_reg;
  output active_outmux_reg;
  input sync_active_reg;
  input [0:0]intc_if;
  input resetn_out;
  input [0:0]row_outmux_reg;
  input \col_outmux_reg[3] ;
  input \col_outmux_reg[6] ;
  input [0:0]Q;
  input [0:0]\total_cols_reg[9] ;
  input \col_outmux_reg[0] ;
  input activate_outmux_reg_0;
  input [0:0]CO;
  input active_outmux;
  input aresetn;
  input aclk;
  input [9:0]delay;
  input [0:0]\active_to_OutMux_delay_reg[11]_inv ;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire aclk;
  wire activate_outmux_reg;
  wire activate_outmux_reg_0;
  wire active_outmux;
  wire active_outmux_reg;
  wire [0:0]\active_to_OutMux_delay_reg[11]_inv ;
  wire aresetn;
  wire \col_outmux_reg[0] ;
  wire \col_outmux_reg[3] ;
  wire \col_outmux_reg[6] ;
  wire [9:0]delay;
  wire [11:0]delay_5;
  wire \delay_5[10]_i_2_n_0 ;
  wire \delay_5[10]_i_3_n_0 ;
  wire \delay_5[10]_i_4_n_0 ;
  wire \delay_5[10]_i_5_n_0 ;
  wire \delay_5[10]_i_6_n_0 ;
  wire \delay_5[10]_i_7_n_0 ;
  wire \delay_5[10]_i_8_n_0 ;
  wire \delay_5[10]_i_9_n_0 ;
  wire \delay_5_reg[10]_i_1_n_0 ;
  wire \delay_5_reg[10]_i_1_n_1 ;
  wire \delay_5_reg[10]_i_1_n_2 ;
  wire \delay_5_reg[10]_i_1_n_3 ;
  wire \delay_5_reg[10]_i_1_n_5 ;
  wire \delay_5_reg[10]_i_1_n_6 ;
  wire \delay_5_reg[10]_i_1_n_7 ;
  wire \i[0]_i_1__2_n_0 ;
  wire \i[0]_i_3__2_n_0 ;
  wire [12:0]i_reg;
  wire \i_reg[0]_i_2__2_n_0 ;
  wire \i_reg[0]_i_2__2_n_1 ;
  wire \i_reg[0]_i_2__2_n_10 ;
  wire \i_reg[0]_i_2__2_n_11 ;
  wire \i_reg[0]_i_2__2_n_12 ;
  wire \i_reg[0]_i_2__2_n_13 ;
  wire \i_reg[0]_i_2__2_n_14 ;
  wire \i_reg[0]_i_2__2_n_15 ;
  wire \i_reg[0]_i_2__2_n_2 ;
  wire \i_reg[0]_i_2__2_n_3 ;
  wire \i_reg[0]_i_2__2_n_5 ;
  wire \i_reg[0]_i_2__2_n_6 ;
  wire \i_reg[0]_i_2__2_n_7 ;
  wire \i_reg[0]_i_2__2_n_8 ;
  wire \i_reg[0]_i_2__2_n_9 ;
  wire \i_reg[8]_i_1__2_n_11 ;
  wire \i_reg[8]_i_1__2_n_12 ;
  wire \i_reg[8]_i_1__2_n_13 ;
  wire \i_reg[8]_i_1__2_n_14 ;
  wire \i_reg[8]_i_1__2_n_15 ;
  wire \i_reg[8]_i_1__2_n_5 ;
  wire \i_reg[8]_i_1__2_n_6 ;
  wire \i_reg[8]_i_1__2_n_7 ;
  wire [0:0]intc_if;
  wire [11:0]minusOp;
  wire reset_i_1__2_n_0;
  wire reset_i_2__2_n_0;
  wire reset_i_3__2_n_0;
  wire reset_i_4__2_n_0;
  wire reset_i_5__2_n_0;
  wire reset_i_6__2_n_0;
  wire reset_reg_n_0;
  wire resetn_out;
  wire row_outmux0;
  wire [0:0]row_outmux_reg;
  wire row_outmux_reg_0_sn_1;
  wire sync_active_reg;
  wire sync_out_i_1__2_n_0;
  wire sync_out_reg_n_0;
  wire [0:0]\total_cols_reg[9] ;
  wire [3:3]\NLW_delay_5_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_delay_5_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_delay_5_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_i_reg[0]_i_2__2_CO_UNCONNECTED ;
  wire [7:3]\NLW_i_reg[8]_i_1__2_CO_UNCONNECTED ;
  wire [7:5]\NLW_i_reg[8]_i_1__2_O_UNCONNECTED ;

  assign row_outmux_reg_0_sp_1 = row_outmux_reg_0_sn_1;
  LUT3 #(
    .INIT(8'hF8)) 
    activate_outmux_i_1
       (.I0(sync_out_reg_n_0),
        .I1(intc_if),
        .I2(activate_outmux_reg_0),
        .O(activate_outmux_reg));
  LUT6 #(
    .INIT(64'hFFA0FFFFFCA00000)) 
    active_outmux_i_1
       (.I0(CO),
        .I1(sync_out_reg_n_0),
        .I2(activate_outmux_reg_0),
        .I3(row_outmux0),
        .I4(intc_if),
        .I5(active_outmux),
        .O(active_outmux_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF80080000)) 
    active_outmux_i_3
       (.I0(\col_outmux_reg[3] ),
        .I1(\col_outmux_reg[6] ),
        .I2(Q),
        .I3(\total_cols_reg[9] ),
        .I4(\col_outmux_reg[0] ),
        .I5(sync_out_reg_n_0),
        .O(row_outmux0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \col_outmux[9]_i_1 
       (.I0(row_outmux0),
        .I1(intc_if),
        .I2(resetn_out),
        .O(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[0]_i_1 
       (.I0(delay[0]),
        .O(minusOp[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[10]_i_2 
       (.I0(delay[9]),
        .O(\delay_5[10]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[10]_i_3 
       (.I0(delay[8]),
        .O(\delay_5[10]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[10]_i_4 
       (.I0(delay[7]),
        .O(\delay_5[10]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[10]_i_5 
       (.I0(delay[6]),
        .O(\delay_5[10]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[10]_i_6 
       (.I0(delay[5]),
        .O(\delay_5[10]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[10]_i_7 
       (.I0(delay[4]),
        .O(\delay_5[10]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[10]_i_8 
       (.I0(delay[3]),
        .O(\delay_5[10]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[10]_i_9 
       (.I0(delay[2]),
        .O(\delay_5[10]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[2]_i_1 
       (.I0(delay[1]),
        .O(minusOp[2]));
  FDRE \delay_5_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[0]),
        .Q(delay_5[0]),
        .R(1'b0));
  FDRE \delay_5_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[10]),
        .Q(delay_5[10]),
        .R(1'b0));
  CARRY8 \delay_5_reg[10]_i_1 
       (.CI(delay[1]),
        .CI_TOP(1'b0),
        .CO({\delay_5_reg[10]_i_1_n_0 ,\delay_5_reg[10]_i_1_n_1 ,\delay_5_reg[10]_i_1_n_2 ,\delay_5_reg[10]_i_1_n_3 ,\NLW_delay_5_reg[10]_i_1_CO_UNCONNECTED [3],\delay_5_reg[10]_i_1_n_5 ,\delay_5_reg[10]_i_1_n_6 ,\delay_5_reg[10]_i_1_n_7 }),
        .DI(delay[9:2]),
        .O(minusOp[10:3]),
        .S({\delay_5[10]_i_2_n_0 ,\delay_5[10]_i_3_n_0 ,\delay_5[10]_i_4_n_0 ,\delay_5[10]_i_5_n_0 ,\delay_5[10]_i_6_n_0 ,\delay_5[10]_i_7_n_0 ,\delay_5[10]_i_8_n_0 ,\delay_5[10]_i_9_n_0 }));
  FDRE \delay_5_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[11]),
        .Q(delay_5[11]),
        .R(1'b0));
  CARRY8 \delay_5_reg[11]_i_1 
       (.CI(\delay_5_reg[10]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_delay_5_reg[11]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_delay_5_reg[11]_i_1_O_UNCONNECTED [7:1],minusOp[11]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\active_to_OutMux_delay_reg[11]_inv }));
  FDRE \delay_5_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(delay[0]),
        .Q(delay_5[1]),
        .R(1'b0));
  FDRE \delay_5_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[2]),
        .Q(delay_5[2]),
        .R(1'b0));
  FDRE \delay_5_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[3]),
        .Q(delay_5[3]),
        .R(1'b0));
  FDRE \delay_5_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[4]),
        .Q(delay_5[4]),
        .R(1'b0));
  FDRE \delay_5_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[5]),
        .Q(delay_5[5]),
        .R(1'b0));
  FDRE \delay_5_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[6]),
        .Q(delay_5[6]),
        .R(1'b0));
  FDRE \delay_5_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[7]),
        .Q(delay_5[7]),
        .R(1'b0));
  FDRE \delay_5_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[8]),
        .Q(delay_5[8]),
        .R(1'b0));
  FDRE \delay_5_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[9]),
        .Q(delay_5[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hE0FF)) 
    \i[0]_i_1__2 
       (.I0(reset_reg_n_0),
        .I1(sync_active_reg),
        .I2(intc_if),
        .I3(resetn_out),
        .O(\i[0]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i[0]_i_3__2 
       (.I0(i_reg[0]),
        .O(\i[0]_i_3__2_n_0 ));
  FDRE \i_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2__2_n_15 ),
        .Q(i_reg[0]),
        .R(\i[0]_i_1__2_n_0 ));
  CARRY8 \i_reg[0]_i_2__2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\i_reg[0]_i_2__2_n_0 ,\i_reg[0]_i_2__2_n_1 ,\i_reg[0]_i_2__2_n_2 ,\i_reg[0]_i_2__2_n_3 ,\NLW_i_reg[0]_i_2__2_CO_UNCONNECTED [3],\i_reg[0]_i_2__2_n_5 ,\i_reg[0]_i_2__2_n_6 ,\i_reg[0]_i_2__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg[0]_i_2__2_n_8 ,\i_reg[0]_i_2__2_n_9 ,\i_reg[0]_i_2__2_n_10 ,\i_reg[0]_i_2__2_n_11 ,\i_reg[0]_i_2__2_n_12 ,\i_reg[0]_i_2__2_n_13 ,\i_reg[0]_i_2__2_n_14 ,\i_reg[0]_i_2__2_n_15 }),
        .S({i_reg[7:1],\i[0]_i_3__2_n_0 }));
  FDRE \i_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[8]_i_1__2_n_13 ),
        .Q(i_reg[10]),
        .R(\i[0]_i_1__2_n_0 ));
  FDRE \i_reg[11] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[8]_i_1__2_n_12 ),
        .Q(i_reg[11]),
        .R(\i[0]_i_1__2_n_0 ));
  FDRE \i_reg[12] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[8]_i_1__2_n_11 ),
        .Q(i_reg[12]),
        .R(\i[0]_i_1__2_n_0 ));
  FDRE \i_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2__2_n_14 ),
        .Q(i_reg[1]),
        .R(\i[0]_i_1__2_n_0 ));
  FDRE \i_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2__2_n_13 ),
        .Q(i_reg[2]),
        .R(\i[0]_i_1__2_n_0 ));
  FDRE \i_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2__2_n_12 ),
        .Q(i_reg[3]),
        .R(\i[0]_i_1__2_n_0 ));
  FDRE \i_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2__2_n_11 ),
        .Q(i_reg[4]),
        .R(\i[0]_i_1__2_n_0 ));
  FDRE \i_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2__2_n_10 ),
        .Q(i_reg[5]),
        .R(\i[0]_i_1__2_n_0 ));
  FDRE \i_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2__2_n_9 ),
        .Q(i_reg[6]),
        .R(\i[0]_i_1__2_n_0 ));
  FDRE \i_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2__2_n_8 ),
        .Q(i_reg[7]),
        .R(\i[0]_i_1__2_n_0 ));
  FDRE \i_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[8]_i_1__2_n_15 ),
        .Q(i_reg[8]),
        .R(\i[0]_i_1__2_n_0 ));
  CARRY8 \i_reg[8]_i_1__2 
       (.CI(\i_reg[0]_i_2__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_reg[8]_i_1__2_CO_UNCONNECTED [7:3],\i_reg[8]_i_1__2_n_5 ,\i_reg[8]_i_1__2_n_6 ,\i_reg[8]_i_1__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg[8]_i_1__2_O_UNCONNECTED [7:5],\i_reg[8]_i_1__2_n_11 ,\i_reg[8]_i_1__2_n_12 ,\i_reg[8]_i_1__2_n_13 ,\i_reg[8]_i_1__2_n_14 ,\i_reg[8]_i_1__2_n_15 }),
        .S({1'b0,1'b0,1'b0,i_reg[12:8]}));
  FDRE \i_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[8]_i_1__2_n_14 ),
        .Q(i_reg[9]),
        .R(\i[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h32F2)) 
    reset_i_1__2
       (.I0(reset_i_2__2_n_0),
        .I1(sync_active_reg),
        .I2(reset_reg_n_0),
        .I3(intc_if),
        .O(reset_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    reset_i_2__2
       (.I0(i_reg[12]),
        .I1(reset_i_3__2_n_0),
        .I2(reset_i_4__2_n_0),
        .I3(reset_i_5__2_n_0),
        .I4(reset_i_6__2_n_0),
        .I5(intc_if),
        .O(reset_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_i_3__2
       (.I0(i_reg[3]),
        .I1(delay_5[3]),
        .I2(delay_5[5]),
        .I3(i_reg[5]),
        .I4(delay_5[4]),
        .I5(i_reg[4]),
        .O(reset_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_i_4__2
       (.I0(i_reg[0]),
        .I1(delay_5[0]),
        .I2(delay_5[2]),
        .I3(i_reg[2]),
        .I4(delay_5[1]),
        .I5(i_reg[1]),
        .O(reset_i_4__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_i_5__2
       (.I0(i_reg[9]),
        .I1(delay_5[9]),
        .I2(delay_5[11]),
        .I3(i_reg[11]),
        .I4(delay_5[10]),
        .I5(i_reg[10]),
        .O(reset_i_5__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_i_6__2
       (.I0(i_reg[6]),
        .I1(delay_5[6]),
        .I2(delay_5[8]),
        .I3(i_reg[8]),
        .I4(delay_5[7]),
        .I5(i_reg[7]),
        .O(reset_i_6__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    reset_reg
       (.C(aclk),
        .CE(1'b1),
        .D(reset_i_1__2_n_0),
        .Q(reset_reg_n_0),
        .R(aresetn));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h08488888)) 
    \row_outmux[0]_i_1 
       (.I0(row_outmux_reg),
        .I1(resetn_out),
        .I2(intc_if),
        .I3(sync_out_reg_n_0),
        .I4(row_outmux0),
        .O(row_outmux_reg_0_sn_1));
  LUT6 #(
    .INIT(64'h00E000E000E0E0E0)) 
    sync_out_i_1__2
       (.I0(sync_out_reg_n_0),
        .I1(reset_i_2__2_n_0),
        .I2(resetn_out),
        .I3(intc_if),
        .I4(sync_active_reg),
        .I5(reset_reg_n_0),
        .O(sync_out_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sync_out_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sync_out_i_1__2_n_0),
        .Q(sync_out_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "timing_delay" *) 
module design_1_v_cfa_0_0_timing_delay_9
   (SS,
    sync_active_to_RB_at_BR,
    sync_active_reg,
    intc_if,
    resetn_out,
    aresetn,
    aclk,
    Q);
  output [0:0]SS;
  output sync_active_to_RB_at_BR;
  input sync_active_reg;
  input [0:0]intc_if;
  input resetn_out;
  input aresetn;
  input aclk;
  input [10:0]Q;

  wire [10:0]Q;
  wire [0:0]SS;
  wire aclk;
  wire aresetn;
  wire [11:1]delay_5;
  wire \delay_5[11]_i_2_n_0 ;
  wire \delay_5[9]_i_2_n_0 ;
  wire \delay_5[9]_i_3_n_0 ;
  wire \delay_5[9]_i_4_n_0 ;
  wire \delay_5[9]_i_5_n_0 ;
  wire \delay_5[9]_i_6_n_0 ;
  wire \delay_5[9]_i_7_n_0 ;
  wire \delay_5[9]_i_8_n_0 ;
  wire \delay_5_reg[11]_i_1_n_7 ;
  wire \delay_5_reg[9]_i_1_n_0 ;
  wire \delay_5_reg[9]_i_1_n_1 ;
  wire \delay_5_reg[9]_i_1_n_2 ;
  wire \delay_5_reg[9]_i_1_n_3 ;
  wire \delay_5_reg[9]_i_1_n_5 ;
  wire \delay_5_reg[9]_i_1_n_6 ;
  wire \delay_5_reg[9]_i_1_n_7 ;
  wire \i[0]_i_1__0_n_0 ;
  wire \i[0]_i_3__0_n_0 ;
  wire [12:0]i_reg;
  wire \i_reg[0]_i_2__0_n_0 ;
  wire \i_reg[0]_i_2__0_n_1 ;
  wire \i_reg[0]_i_2__0_n_10 ;
  wire \i_reg[0]_i_2__0_n_11 ;
  wire \i_reg[0]_i_2__0_n_12 ;
  wire \i_reg[0]_i_2__0_n_13 ;
  wire \i_reg[0]_i_2__0_n_14 ;
  wire \i_reg[0]_i_2__0_n_15 ;
  wire \i_reg[0]_i_2__0_n_2 ;
  wire \i_reg[0]_i_2__0_n_3 ;
  wire \i_reg[0]_i_2__0_n_5 ;
  wire \i_reg[0]_i_2__0_n_6 ;
  wire \i_reg[0]_i_2__0_n_7 ;
  wire \i_reg[0]_i_2__0_n_8 ;
  wire \i_reg[0]_i_2__0_n_9 ;
  wire \i_reg[8]_i_1__0_n_11 ;
  wire \i_reg[8]_i_1__0_n_12 ;
  wire \i_reg[8]_i_1__0_n_13 ;
  wire \i_reg[8]_i_1__0_n_14 ;
  wire \i_reg[8]_i_1__0_n_15 ;
  wire \i_reg[8]_i_1__0_n_5 ;
  wire \i_reg[8]_i_1__0_n_6 ;
  wire \i_reg[8]_i_1__0_n_7 ;
  wire [0:0]intc_if;
  wire [11:1]minusOp;
  wire reset_i_1__0_n_0;
  wire reset_i_2__0_n_0;
  wire reset_i_3__0_n_0;
  wire reset_i_4__0_n_0;
  wire reset_i_5__0_n_0;
  wire reset_i_6__0_n_0;
  wire reset_reg_n_0;
  wire resetn_out;
  wire sync_active_reg;
  wire sync_active_to_RB_at_BR;
  wire sync_out_i_1__0_n_0;
  wire [7:1]\NLW_delay_5_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_delay_5_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_delay_5_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_reg[0]_i_2__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_i_reg[8]_i_1__0_CO_UNCONNECTED ;
  wire [7:5]\NLW_i_reg[8]_i_1__0_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[11]_i_2 
       (.I0(Q[9]),
        .O(\delay_5[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[1]_i_1 
       (.I0(Q[0]),
        .O(minusOp[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[9]_i_2 
       (.I0(Q[8]),
        .O(\delay_5[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[9]_i_3 
       (.I0(Q[7]),
        .O(\delay_5[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[9]_i_4 
       (.I0(Q[6]),
        .O(\delay_5[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[9]_i_5 
       (.I0(Q[5]),
        .O(\delay_5[9]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[9]_i_6 
       (.I0(Q[4]),
        .O(\delay_5[9]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[9]_i_7 
       (.I0(Q[3]),
        .O(\delay_5[9]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_5[9]_i_8 
       (.I0(Q[2]),
        .O(\delay_5[9]_i_8_n_0 ));
  FDRE \delay_5_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[10]),
        .Q(delay_5[10]),
        .R(1'b0));
  FDRE \delay_5_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[11]),
        .Q(delay_5[11]),
        .R(1'b0));
  CARRY8 \delay_5_reg[11]_i_1 
       (.CI(\delay_5_reg[9]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_delay_5_reg[11]_i_1_CO_UNCONNECTED [7:1],\delay_5_reg[11]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[9]}),
        .O({\NLW_delay_5_reg[11]_i_1_O_UNCONNECTED [7:2],minusOp[11:10]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[10],\delay_5[11]_i_2_n_0 }));
  FDRE \delay_5_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[1]),
        .Q(delay_5[1]),
        .R(1'b0));
  FDRE \delay_5_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[2]),
        .Q(delay_5[2]),
        .R(1'b0));
  FDRE \delay_5_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[3]),
        .Q(delay_5[3]),
        .R(1'b0));
  FDRE \delay_5_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[4]),
        .Q(delay_5[4]),
        .R(1'b0));
  FDRE \delay_5_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[5]),
        .Q(delay_5[5]),
        .R(1'b0));
  FDRE \delay_5_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[6]),
        .Q(delay_5[6]),
        .R(1'b0));
  FDRE \delay_5_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[7]),
        .Q(delay_5[7]),
        .R(1'b0));
  FDRE \delay_5_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[8]),
        .Q(delay_5[8]),
        .R(1'b0));
  FDRE \delay_5_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(minusOp[9]),
        .Q(delay_5[9]),
        .R(1'b0));
  CARRY8 \delay_5_reg[9]_i_1 
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({\delay_5_reg[9]_i_1_n_0 ,\delay_5_reg[9]_i_1_n_1 ,\delay_5_reg[9]_i_1_n_2 ,\delay_5_reg[9]_i_1_n_3 ,\NLW_delay_5_reg[9]_i_1_CO_UNCONNECTED [3],\delay_5_reg[9]_i_1_n_5 ,\delay_5_reg[9]_i_1_n_6 ,\delay_5_reg[9]_i_1_n_7 }),
        .DI({Q[8:2],1'b0}),
        .O(minusOp[9:2]),
        .S({\delay_5[9]_i_2_n_0 ,\delay_5[9]_i_3_n_0 ,\delay_5[9]_i_4_n_0 ,\delay_5[9]_i_5_n_0 ,\delay_5[9]_i_6_n_0 ,\delay_5[9]_i_7_n_0 ,\delay_5[9]_i_8_n_0 ,Q[1]}));
  LUT4 #(
    .INIT(16'hE0FF)) 
    \i[0]_i_1__0 
       (.I0(reset_reg_n_0),
        .I1(sync_active_reg),
        .I2(intc_if),
        .I3(resetn_out),
        .O(\i[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i[0]_i_3__0 
       (.I0(i_reg[0]),
        .O(\i[0]_i_3__0_n_0 ));
  FDRE \i_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2__0_n_15 ),
        .Q(i_reg[0]),
        .R(\i[0]_i_1__0_n_0 ));
  CARRY8 \i_reg[0]_i_2__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\i_reg[0]_i_2__0_n_0 ,\i_reg[0]_i_2__0_n_1 ,\i_reg[0]_i_2__0_n_2 ,\i_reg[0]_i_2__0_n_3 ,\NLW_i_reg[0]_i_2__0_CO_UNCONNECTED [3],\i_reg[0]_i_2__0_n_5 ,\i_reg[0]_i_2__0_n_6 ,\i_reg[0]_i_2__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg[0]_i_2__0_n_8 ,\i_reg[0]_i_2__0_n_9 ,\i_reg[0]_i_2__0_n_10 ,\i_reg[0]_i_2__0_n_11 ,\i_reg[0]_i_2__0_n_12 ,\i_reg[0]_i_2__0_n_13 ,\i_reg[0]_i_2__0_n_14 ,\i_reg[0]_i_2__0_n_15 }),
        .S({i_reg[7:1],\i[0]_i_3__0_n_0 }));
  FDRE \i_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[8]_i_1__0_n_13 ),
        .Q(i_reg[10]),
        .R(\i[0]_i_1__0_n_0 ));
  FDRE \i_reg[11] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[8]_i_1__0_n_12 ),
        .Q(i_reg[11]),
        .R(\i[0]_i_1__0_n_0 ));
  FDRE \i_reg[12] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[8]_i_1__0_n_11 ),
        .Q(i_reg[12]),
        .R(\i[0]_i_1__0_n_0 ));
  FDRE \i_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2__0_n_14 ),
        .Q(i_reg[1]),
        .R(\i[0]_i_1__0_n_0 ));
  FDRE \i_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2__0_n_13 ),
        .Q(i_reg[2]),
        .R(\i[0]_i_1__0_n_0 ));
  FDRE \i_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2__0_n_12 ),
        .Q(i_reg[3]),
        .R(\i[0]_i_1__0_n_0 ));
  FDRE \i_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2__0_n_11 ),
        .Q(i_reg[4]),
        .R(\i[0]_i_1__0_n_0 ));
  FDRE \i_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2__0_n_10 ),
        .Q(i_reg[5]),
        .R(\i[0]_i_1__0_n_0 ));
  FDRE \i_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2__0_n_9 ),
        .Q(i_reg[6]),
        .R(\i[0]_i_1__0_n_0 ));
  FDRE \i_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[0]_i_2__0_n_8 ),
        .Q(i_reg[7]),
        .R(\i[0]_i_1__0_n_0 ));
  FDRE \i_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[8]_i_1__0_n_15 ),
        .Q(i_reg[8]),
        .R(\i[0]_i_1__0_n_0 ));
  CARRY8 \i_reg[8]_i_1__0 
       (.CI(\i_reg[0]_i_2__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_reg[8]_i_1__0_CO_UNCONNECTED [7:3],\i_reg[8]_i_1__0_n_5 ,\i_reg[8]_i_1__0_n_6 ,\i_reg[8]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg[8]_i_1__0_O_UNCONNECTED [7:5],\i_reg[8]_i_1__0_n_11 ,\i_reg[8]_i_1__0_n_12 ,\i_reg[8]_i_1__0_n_13 ,\i_reg[8]_i_1__0_n_14 ,\i_reg[8]_i_1__0_n_15 }),
        .S({1'b0,1'b0,1'b0,i_reg[12:8]}));
  FDRE \i_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\i_reg[8]_i_1__0_n_14 ),
        .Q(i_reg[9]),
        .R(\i[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h32F2)) 
    reset_i_1__0
       (.I0(reset_i_2__0_n_0),
        .I1(sync_active_reg),
        .I2(reset_reg_n_0),
        .I3(intc_if),
        .O(reset_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    reset_i_2__0
       (.I0(i_reg[12]),
        .I1(reset_i_3__0_n_0),
        .I2(reset_i_4__0_n_0),
        .I3(reset_i_5__0_n_0),
        .I4(reset_i_6__0_n_0),
        .I5(intc_if),
        .O(reset_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_i_3__0
       (.I0(i_reg[3]),
        .I1(delay_5[3]),
        .I2(delay_5[5]),
        .I3(i_reg[5]),
        .I4(delay_5[4]),
        .I5(i_reg[4]),
        .O(reset_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h82000082)) 
    reset_i_4__0
       (.I0(i_reg[0]),
        .I1(delay_5[2]),
        .I2(i_reg[2]),
        .I3(delay_5[1]),
        .I4(i_reg[1]),
        .O(reset_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_i_5__0
       (.I0(i_reg[9]),
        .I1(delay_5[9]),
        .I2(delay_5[11]),
        .I3(i_reg[11]),
        .I4(delay_5[10]),
        .I5(i_reg[10]),
        .O(reset_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_i_6__0
       (.I0(i_reg[6]),
        .I1(delay_5[6]),
        .I2(delay_5[8]),
        .I3(i_reg[8]),
        .I4(delay_5[7]),
        .I5(i_reg[7]),
        .O(reset_i_6__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    reset_reg
       (.C(aclk),
        .CE(1'b1),
        .D(reset_i_1__0_n_0),
        .Q(reset_reg_n_0),
        .R(aresetn));
  LUT6 #(
    .INIT(64'h00E000E000E0E0E0)) 
    sync_out_i_1__0
       (.I0(sync_active_to_RB_at_BR),
        .I1(reset_i_2__0_n_0),
        .I2(resetn_out),
        .I3(intc_if),
        .I4(sync_active_reg),
        .I5(reset_reg_n_0),
        .O(sync_out_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sync_out_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sync_out_i_1__0_n_0),
        .Q(sync_active_to_RB_at_BR),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8F)) 
    \valid_ablr[3]_i_1__0 
       (.I0(sync_active_to_RB_at_BR),
        .I1(intc_if),
        .I2(resetn_out),
        .O(SS));
endmodule

(* ORIG_REF_NAME = "var_min_cfa" *) 
module design_1_v_cfa_0_0_var_min_cfa
   (valid_d,
    \addr_rd_reg[9] ,
    \addr_rd_reg[9]_0 ,
    SR,
    active_video_prev,
    ram_reg_bram_0,
    sync_out_reg,
    sync_out_reg_0,
    \valid_ablr_reg[1] ,
    eqOp_0,
    row_g_int0,
    \muxed_br_b_reg[7] ,
    D,
    Q,
    active_outmux,
    \GenerateDoutWriteFirstB.t_qb_reg[15] ,
    intc_if,
    aclk,
    g_select_ce,
    rb_select_ce,
    active_video,
    \GenerateDoutWriteFirstB.t_qb_reg[9] ,
    resetn_out,
    \time_control_regs[0] ,
    \var_min_cols[9]_i_3 ,
    \line_len_1[9]_i_2 ,
    \core_control_regs[0] ,
    active_video_i_reg,
    E,
    \needs_delay.shift_register_reg[27][1]__0 ,
    sync_out_reg_1,
    core_en_i_reg,
    core_en_i_reg_0,
    core_en_i_reg_1,
    core_en_i_reg_2,
    core_en_i_reg_3,
    \raw_reg[10] ,
    core_en_i_reg_4,
    \GenerateDoutWriteFirstB.t_qb_reg[7] ,
    active_outmux_reg_0,
    we,
    SS,
    \needs_delay.shift_register_reg[17][0]__0 );
  output [0:0]valid_d;
  output \addr_rd_reg[9] ;
  output \addr_rd_reg[9]_0 ;
  output [0:0]SR;
  output active_video_prev;
  output ram_reg_bram_0;
  output sync_out_reg;
  output sync_out_reg_0;
  output \valid_ablr_reg[1] ;
  output eqOp_0;
  output row_g_int0;
  output \muxed_br_b_reg[7] ;
  output [0:0]D;
  output [0:0]Q;
  output active_outmux;
  output [23:0]\GenerateDoutWriteFirstB.t_qb_reg[15] ;
  input [0:0]intc_if;
  input aclk;
  input g_select_ce;
  input rb_select_ce;
  input active_video;
  input \GenerateDoutWriteFirstB.t_qb_reg[9] ;
  input resetn_out;
  input [22:0]\time_control_regs[0] ;
  input \var_min_cols[9]_i_3 ;
  input \line_len_1[9]_i_2 ;
  input [1:0]\core_control_regs[0] ;
  input active_video_i_reg;
  input [0:0]E;
  input [0:0]\needs_delay.shift_register_reg[27][1]__0 ;
  input [0:0]sync_out_reg_1;
  input [0:0]core_en_i_reg;
  input [0:0]core_en_i_reg_0;
  input [0:0]core_en_i_reg_1;
  input [0:0]core_en_i_reg_2;
  input [0:0]core_en_i_reg_3;
  input [0:0]\raw_reg[10] ;
  input core_en_i_reg_4;
  input [7:0]\GenerateDoutWriteFirstB.t_qb_reg[7] ;
  input [0:0]active_outmux_reg_0;
  input we;
  input [0:0]SS;
  input \needs_delay.shift_register_reg[17][0]__0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [63:0]G_nhood;
  wire [7:0]G_r3c1_d;
  wire [7:0]G_r4c2_d;
  wire [23:0]\GenerateDoutWriteFirstB.t_qb_reg[15] ;
  wire [7:0]\GenerateDoutWriteFirstB.t_qb_reg[7] ;
  wire \GenerateDoutWriteFirstB.t_qb_reg[9] ;
  wire [10:1]L;
  wire [0:0]Q;
  wire [7:0]RB_BR_g_al;
  wire [7:0]RB_BR_g_ar;
  wire [7:0]RB_BR_g_bl;
  wire [7:0]RB_BR_g_c;
  wire [7:0]RB_G_g_intp_b_d;
  wire [7:0]RB_G_g_intp_l;
  wire [7:0]RB_G_g_intp_l_d;
  wire [47:0]RB_nhood;
  wire [0:0]SR;
  wire [0:0]SS;
  wire aclk;
  wire activate_outmux_reg_n_0;
  wire active_ce;
  wire active_g_int_i_10_n_0;
  wire active_g_int_i_11_n_0;
  wire active_g_int_i_12_n_0;
  wire active_g_int_i_13_n_0;
  wire active_g_int_i_14_n_0;
  wire active_g_int_i_15_n_0;
  wire active_g_int_i_16_n_0;
  wire active_g_int_i_4_n_0;
  wire active_g_int_i_5_n_0;
  wire active_g_int_i_6_n_0;
  wire active_g_int_i_7_n_0;
  wire active_g_int_i_8_n_0;
  wire active_g_int_i_9_n_0;
  wire active_g_int_reg_i_3_n_3;
  wire active_g_int_reg_i_3_n_5;
  wire active_g_int_reg_i_3_n_6;
  wire active_g_int_reg_i_3_n_7;
  wire active_g_int_reg_n_0;
  wire active_g_pix_mat;
  wire active_input_i_10_n_0;
  wire active_input_i_11_n_0;
  wire active_input_i_12_n_0;
  wire active_input_i_13_n_0;
  wire active_input_i_14_n_0;
  wire active_input_i_15_n_0;
  wire active_input_i_16_n_0;
  wire active_input_i_17_n_0;
  wire active_input_i_1_n_0;
  wire active_input_i_4_n_0;
  wire active_input_i_5_n_0;
  wire active_input_i_6_n_0;
  wire active_input_i_8_n_0;
  wire active_input_i_9_n_0;
  wire active_input_reg_i_3_n_5;
  wire active_input_reg_i_3_n_6;
  wire active_input_reg_i_3_n_7;
  wire active_outmux;
  wire active_outmux_i_10_n_0;
  wire active_outmux_i_11_n_0;
  wire active_outmux_i_12_n_0;
  wire active_outmux_i_13_n_0;
  wire active_outmux_i_14_n_0;
  wire active_outmux_i_15_n_0;
  wire active_outmux_i_16_n_0;
  wire active_outmux_i_4_n_0;
  wire active_outmux_i_5_n_0;
  wire active_outmux_i_6_n_0;
  wire active_outmux_i_7_n_0;
  wire active_outmux_i_8_n_0;
  wire active_outmux_i_9_n_0;
  wire [0:0]active_outmux_reg_0;
  wire active_outmux_reg_i_2_n_3;
  wire active_outmux_reg_i_2_n_5;
  wire active_outmux_reg_i_2_n_6;
  wire active_outmux_reg_i_2_n_7;
  wire active_rb_pix_mat;
  wire [10:1]active_to_G_delay;
  wire \active_to_G_delay[10]_i_1_n_0 ;
  wire \active_to_G_delay[11]_inv_i_1_n_0 ;
  wire \active_to_G_delay[11]_inv_i_2_n_0 ;
  wire \active_to_G_delay[1]_i_1_n_0 ;
  wire \active_to_G_delay[4]_i_1_n_0 ;
  wire \active_to_G_delay[5]_i_1_n_0 ;
  wire \active_to_G_delay[6]_i_1_n_0 ;
  wire \active_to_G_delay[7]_i_1_n_0 ;
  wire \active_to_G_delay[8]_i_1_n_0 ;
  wire \active_to_G_delay[9]_i_1_n_0 ;
  wire \active_to_G_delay_reg[11]_inv_n_0 ;
  wire [10:0]active_to_OutMux_delay;
  wire \active_to_OutMux_delay[10]_i_1_n_0 ;
  wire \active_to_OutMux_delay[11]_inv_i_1_n_0 ;
  wire \active_to_OutMux_delay[11]_inv_i_2_n_0 ;
  wire \active_to_OutMux_delay[3]_i_1_n_0 ;
  wire \active_to_OutMux_delay[4]_i_1_n_0 ;
  wire \active_to_OutMux_delay[5]_i_1_n_0 ;
  wire \active_to_OutMux_delay[6]_i_1_n_0 ;
  wire \active_to_OutMux_delay[7]_i_1_n_0 ;
  wire \active_to_OutMux_delay[8]_i_1_n_0 ;
  wire \active_to_OutMux_delay[9]_i_1_n_0 ;
  wire \active_to_OutMux_delay_reg[11]_inv_n_0 ;
  wire [10:1]active_to_RB_BR_delay;
  wire \active_to_RB_BR_delay[10]_i_1_n_0 ;
  wire \active_to_RB_BR_delay[11]_inv_i_1_n_0 ;
  wire \active_to_RB_BR_delay[11]_inv_i_2_n_0 ;
  wire \active_to_RB_BR_delay[2]_i_1_n_0 ;
  wire \active_to_RB_BR_delay[3]_i_1_n_0 ;
  wire \active_to_RB_BR_delay[4]_i_1_n_0 ;
  wire \active_to_RB_BR_delay[5]_i_1_n_0 ;
  wire \active_to_RB_BR_delay[6]_i_1_n_0 ;
  wire \active_to_RB_BR_delay[7]_i_1_n_0 ;
  wire \active_to_RB_BR_delay[8]_i_1_n_0 ;
  wire \active_to_RB_BR_delay[9]_i_1_n_0 ;
  wire \active_to_RB_BR_delay_reg[11]_inv_n_0 ;
  wire [10:1]active_to_RB_G_delay;
  wire \active_to_RB_G_delay[10]_i_1_n_0 ;
  wire \active_to_RB_G_delay[11]_inv_i_1_n_0 ;
  wire \active_to_RB_G_delay[11]_inv_i_2_n_0 ;
  wire \active_to_RB_G_delay[3]_i_1_n_0 ;
  wire \active_to_RB_G_delay[4]_i_1_n_0 ;
  wire \active_to_RB_G_delay[5]_i_1_n_0 ;
  wire \active_to_RB_G_delay[6]_i_1_n_0 ;
  wire \active_to_RB_G_delay[7]_i_1_n_0 ;
  wire \active_to_RB_G_delay[8]_i_1_n_0 ;
  wire \active_to_RB_G_delay[9]_i_1_n_0 ;
  wire \active_to_RB_G_delay[9]_i_2_n_0 ;
  wire \active_to_RB_G_delay_reg[11]_inv_n_0 ;
  wire active_video;
  wire active_video_i_reg;
  wire active_video_prev;
  wire addr_rd;
  wire [9:9]addr_rd0_in;
  wire addr_rd1;
  wire addr_rd_1;
  wire \addr_rd_reg[9] ;
  wire \addr_rd_reg[9]_0 ;
  wire \col_g_int[9]_i_3_n_0 ;
  wire [0:0]col_g_int_reg__0;
  wire [9:1]col_g_int_reg__0__0;
  wire col_input0;
  wire \col_input[0]_i_1_n_0 ;
  wire \col_input[9]_i_1_n_0 ;
  wire \col_input[9]_i_3_n_0 ;
  wire [9:0]col_input_reg__0;
  wire \col_outmux[0]_i_1_n_0 ;
  wire \col_outmux[9]_i_3_n_0 ;
  wire [9:1]col_outmux_reg__0;
  wire [0:0]col_outmux_reg__1;
  wire [1:0]\core_control_regs[0] ;
  wire [0:0]core_en_i_reg;
  wire [0:0]core_en_i_reg_0;
  wire [0:0]core_en_i_reg_1;
  wire [0:0]core_en_i_reg_2;
  wire [0:0]core_en_i_reg_3;
  wire core_en_i_reg_4;
  wire delay_G_r3c1_n_10;
  wire delay_G_r3c1_n_11;
  wire delay_G_r3c1_n_12;
  wire delay_G_r3c1_n_13;
  wire delay_G_r3c1_n_14;
  wire delay_G_r3c1_n_15;
  wire delay_G_r3c1_n_8;
  wire delay_G_r3c1_n_9;
  wire delay_G_r3c2_n_10;
  wire delay_G_r3c2_n_11;
  wire delay_G_r3c2_n_12;
  wire delay_G_r3c2_n_13;
  wire delay_G_r3c2_n_14;
  wire delay_G_r3c2_n_15;
  wire delay_G_r3c2_n_8;
  wire delay_G_r3c2_n_9;
  wire delay_active_g_int_n_2;
  wire delay_match_green_input_n_10;
  wire delay_match_green_input_n_11;
  wire delay_match_green_input_n_12;
  wire delay_match_green_input_n_13;
  wire delay_match_green_input_n_14;
  wire delay_match_green_input_n_15;
  wire delay_match_green_input_n_16;
  wire delay_match_green_input_n_25;
  wire delay_match_green_input_n_26;
  wire delay_match_green_input_n_27;
  wire delay_match_green_input_n_28;
  wire delay_match_green_input_n_29;
  wire delay_match_green_input_n_30;
  wire delay_match_green_input_n_31;
  wire delay_match_green_input_n_8;
  wire delay_match_green_input_n_9;
  wire delay_match_green_intpol_n_0;
  wire delay_match_green_intpol_n_1;
  wire delay_match_green_intpol_n_2;
  wire delay_match_green_intpol_n_3;
  wire delay_match_green_intpol_n_4;
  wire delay_match_green_intpol_n_5;
  wire delay_match_green_intpol_n_6;
  wire delay_match_green_intpol_n_7;
  wire delay_match_rb_intpol_n_0;
  wire delay_match_rb_intpol_n_1;
  wire delay_match_rb_intpol_n_2;
  wire delay_match_rb_intpol_n_3;
  wire delay_match_rb_intpol_n_4;
  wire delay_match_rb_intpol_n_5;
  wire delay_match_rb_intpol_n_6;
  wire delay_match_rb_intpol_n_7;
  wire delay_rb_at_g_n_0;
  wire delay_rb_at_g_n_1;
  wire delay_rb_at_g_n_10;
  wire delay_rb_at_g_n_11;
  wire delay_rb_at_g_n_12;
  wire delay_rb_at_g_n_13;
  wire delay_rb_at_g_n_14;
  wire delay_rb_at_g_n_15;
  wire delay_rb_at_g_n_16;
  wire delay_rb_at_g_n_17;
  wire delay_rb_at_g_n_18;
  wire delay_rb_at_g_n_19;
  wire delay_rb_at_g_n_2;
  wire delay_rb_at_g_n_20;
  wire delay_rb_at_g_n_21;
  wire delay_rb_at_g_n_22;
  wire delay_rb_at_g_n_23;
  wire delay_rb_at_g_n_3;
  wire delay_rb_at_g_n_4;
  wire delay_rb_at_g_n_5;
  wire delay_rb_at_g_n_6;
  wire delay_rb_at_g_n_7;
  wire delay_rb_at_g_n_8;
  wire delay_rb_at_g_n_9;
  wire eqOp0_out;
  wire eqOp0_out_2;
  wire eqOp_0;
  wire flop_ce;
  wire flop_ce_0;
  wire [7:0]g_int;
  wire g_select_ce;
  wire get_G_n_11;
  wire get_G_n_12;
  wire get_G_n_13;
  wire get_G_n_14;
  wire get_G_n_15;
  wire get_G_n_16;
  wire get_G_n_17;
  wire get_G_n_18;
  wire get_G_n_19;
  wire get_G_n_2;
  wire get_G_n_20;
  wire get_G_n_21;
  wire get_G_n_22;
  wire get_G_n_23;
  wire get_G_n_24;
  wire get_G_n_25;
  wire get_G_n_26;
  wire get_G_n_27;
  wire get_G_n_3;
  wire get_G_n_31;
  wire get_G_n_4;
  wire get_G_n_5;
  wire get_G_n_6;
  wire get_G_n_7;
  wire get_G_n_8;
  wire get_G_n_9;
  wire get_RB_at_BR_n_2;
  wire get_RB_at_BR_n_3;
  wire get_RB_at_BR_n_4;
  wire get_RB_at_BR_n_5;
  wire get_RB_at_BR_n_6;
  wire get_RB_at_BR_n_7;
  wire get_RB_at_BR_n_8;
  wire get_RB_at_BR_n_9;
  wire get_RB_at_G_n_0;
  wire get_RB_at_G_n_1;
  wire get_RB_at_G_n_2;
  wire get_RB_at_G_n_3;
  wire get_RB_at_G_n_4;
  wire get_RB_at_G_n_5;
  wire get_RB_at_G_n_6;
  wire [7:0]green_int_d1;
  wire [7:0]green_int_d2;
  wire [7:0]green_int_d3;
  wire [0:0]intc_if;
  wire \line_len_1[9]_i_2 ;
  wire line_len_changed;
  wire line_len_changed_3;
  wire ltOp;
  wire [0:0]minusOp;
  wire \muxed_br_b_reg[7] ;
  wire \needs_delay.shift_register_reg[17][0]__0 ;
  wire [0:0]\needs_delay.shift_register_reg[27][1]__0 ;
  wire [7:0]\needs_delay.shift_register_reg[37]_5 ;
  wire [7:0]\needs_delay.shift_register_reg[38]_9 ;
  wire [7:0]\needs_delay.shift_register_reg[39]_10 ;
  wire [231:8]nhood;
  wire [7:0]p_0_in;
  wire [15:0]p_1_in;
  wire [23:0]p_6_out;
  wire pix_matrix_G_n_1;
  wire pix_matrix_RB_n_3;
  wire pix_matrix_RB_n_36;
  wire pix_matrix_RB_n_37;
  wire pix_matrix_RB_n_38;
  wire pix_matrix_RB_n_39;
  wire pix_matrix_RB_n_40;
  wire pix_matrix_RB_n_41;
  wire pix_matrix_orig_n_0;
  wire pix_matrix_orig_n_1;
  wire pix_matrix_orig_n_121;
  wire pix_matrix_orig_n_122;
  wire pix_matrix_orig_n_123;
  wire pix_matrix_orig_n_124;
  wire pix_matrix_orig_n_125;
  wire pix_matrix_orig_n_126;
  wire pix_matrix_orig_n_127;
  wire pix_matrix_orig_n_128;
  wire pix_matrix_orig_n_129;
  wire pix_matrix_orig_n_130;
  wire pix_matrix_orig_n_131;
  wire pix_matrix_orig_n_132;
  wire pix_matrix_orig_n_133;
  wire pix_matrix_orig_n_134;
  wire pix_matrix_orig_n_135;
  wire pix_matrix_orig_n_136;
  wire pix_matrix_orig_n_137;
  wire pix_matrix_orig_n_138;
  wire pix_matrix_orig_n_139;
  wire pix_matrix_orig_n_140;
  wire pix_matrix_orig_n_141;
  wire pix_matrix_orig_n_142;
  wire pix_matrix_orig_n_143;
  wire pix_matrix_orig_n_144;
  wire pix_matrix_orig_n_145;
  wire pix_matrix_orig_n_146;
  wire pix_matrix_orig_n_147;
  wire pix_matrix_orig_n_148;
  wire pix_matrix_orig_n_149;
  wire pix_matrix_orig_n_150;
  wire pix_matrix_orig_n_151;
  wire pix_matrix_orig_n_152;
  wire pix_matrix_orig_n_153;
  wire pix_matrix_orig_n_154;
  wire pix_matrix_orig_n_155;
  wire pix_matrix_orig_n_156;
  wire pix_matrix_orig_n_157;
  wire pix_matrix_orig_n_158;
  wire pix_matrix_orig_n_159;
  wire pix_matrix_orig_n_160;
  wire pix_matrix_orig_n_170;
  wire pix_matrix_orig_n_171;
  wire pix_matrix_orig_n_172;
  wire pix_matrix_orig_n_173;
  wire pix_matrix_orig_n_174;
  wire pix_matrix_orig_n_175;
  wire pix_matrix_orig_n_176;
  wire pix_matrix_orig_n_177;
  wire pix_matrix_orig_n_178;
  wire pix_matrix_orig_n_179;
  wire pix_matrix_orig_n_180;
  wire pix_matrix_orig_n_181;
  wire pix_matrix_orig_n_182;
  wire pix_matrix_orig_n_183;
  wire pix_matrix_orig_n_184;
  wire pix_matrix_orig_n_185;
  wire pix_matrix_orig_n_186;
  wire pix_matrix_orig_n_187;
  wire pix_matrix_orig_n_188;
  wire pix_matrix_orig_n_189;
  wire pix_matrix_orig_n_190;
  wire pix_matrix_orig_n_191;
  wire pix_matrix_orig_n_192;
  wire pix_matrix_orig_n_193;
  wire pix_matrix_orig_n_194;
  wire pix_matrix_orig_n_195;
  wire pix_matrix_orig_n_196;
  wire pix_matrix_orig_n_197;
  wire pix_matrix_orig_n_198;
  wire pix_matrix_orig_n_199;
  wire pix_matrix_orig_n_2;
  wire pix_matrix_orig_n_200;
  wire pix_matrix_orig_n_201;
  wire pix_matrix_orig_n_202;
  wire pix_matrix_orig_n_203;
  wire pix_matrix_orig_n_204;
  wire pix_matrix_orig_n_205;
  wire pix_matrix_orig_n_206;
  wire pix_matrix_orig_n_207;
  wire pix_matrix_orig_n_208;
  wire pix_matrix_orig_n_209;
  wire pix_matrix_orig_n_210;
  wire pix_matrix_orig_n_211;
  wire pix_matrix_orig_n_212;
  wire pix_matrix_orig_n_213;
  wire pix_matrix_orig_n_214;
  wire pix_matrix_orig_n_215;
  wire pix_matrix_orig_n_216;
  wire pix_matrix_orig_n_217;
  wire pix_matrix_orig_n_218;
  wire pix_matrix_orig_n_219;
  wire pix_matrix_orig_n_220;
  wire pix_matrix_orig_n_221;
  wire pix_matrix_orig_n_222;
  wire pix_matrix_orig_n_223;
  wire pix_matrix_orig_n_224;
  wire pix_matrix_orig_n_225;
  wire pix_matrix_orig_n_226;
  wire pix_matrix_orig_n_227;
  wire pix_matrix_orig_n_228;
  wire pix_matrix_orig_n_229;
  wire pix_matrix_orig_n_230;
  wire pix_matrix_orig_n_231;
  wire pix_matrix_orig_n_232;
  wire pix_matrix_orig_n_233;
  wire pix_matrix_orig_n_234;
  wire pix_matrix_orig_n_235;
  wire pix_matrix_orig_n_236;
  wire pix_matrix_orig_n_237;
  wire pix_matrix_orig_n_238;
  wire pix_matrix_orig_n_239;
  wire pix_matrix_orig_n_240;
  wire pix_matrix_orig_n_241;
  wire pix_matrix_orig_n_242;
  wire pix_matrix_orig_n_243;
  wire pix_matrix_orig_n_244;
  wire pix_matrix_orig_n_245;
  wire pix_matrix_orig_n_246;
  wire pix_matrix_orig_n_247;
  wire pix_matrix_orig_n_248;
  wire pix_matrix_orig_n_249;
  wire pix_matrix_orig_n_250;
  wire pix_matrix_orig_n_3;
  wire pix_matrix_orig_n_4;
  wire pix_matrix_orig_n_5;
  wire pix_matrix_orig_n_6;
  wire pix_matrix_orig_n_7;
  wire [9:6]plusOp;
  wire [9:1]plusOp__0;
  wire [9:1]plusOp__1;
  wire [9:0]plusOp__2;
  wire ram_reg_bram_0;
  wire [0:0]\raw_reg[10] ;
  wire [7:0]rb_at_br_int;
  wire [7:0]rb_at_g;
  wire [7:0]rb_at_g_d1;
  wire [7:0]rb_int;
  wire \rb_int[0]_i_2_n_0 ;
  wire \rb_int[1]_i_2_n_0 ;
  wire \rb_int[2]_i_2_n_0 ;
  wire \rb_int[3]_i_2_n_0 ;
  wire \rb_int[4]_i_2_n_0 ;
  wire \rb_int[5]_i_2_n_0 ;
  wire \rb_int[6]_i_2_n_0 ;
  wire \rb_int[7]_i_2_n_0 ;
  wire \rb_int_d1_reg_n_0_[0] ;
  wire \rb_int_d1_reg_n_0_[1] ;
  wire \rb_int_d1_reg_n_0_[2] ;
  wire \rb_int_d1_reg_n_0_[3] ;
  wire \rb_int_d1_reg_n_0_[4] ;
  wire \rb_int_d1_reg_n_0_[5] ;
  wire \rb_int_d1_reg_n_0_[6] ;
  wire \rb_int_d1_reg_n_0_[7] ;
  wire [7:0]rb_int_d2;
  wire [7:0]rb_int_d3;
  wire \rb_int_reg_n_0_[0] ;
  wire \rb_int_reg_n_0_[1] ;
  wire \rb_int_reg_n_0_[2] ;
  wire \rb_int_reg_n_0_[3] ;
  wire \rb_int_reg_n_0_[4] ;
  wire \rb_int_reg_n_0_[5] ;
  wire \rb_int_reg_n_0_[6] ;
  wire \rb_int_reg_n_0_[7] ;
  wire rb_select_ce;
  wire resetn_out;
  wire [8:0]\robust_chrominance.get_var_min_G/plusOp ;
  wire row_g_int0;
  wire [0:0]row_g_int_reg;
  wire [0:0]row_outmux_reg;
  wire [0:0]row_reg;
  wire sync_active_to_RB_at_BR;
  wire sync_active_to_RB_at_G;
  wire sync_del_G_n_0;
  wire sync_del_G_n_2;
  wire sync_del_G_n_3;
  wire sync_del_G_n_5;
  wire sync_del_Out_Mux_n_0;
  wire sync_del_Out_Mux_n_1;
  wire sync_del_Out_Mux_n_2;
  wire sync_del_Out_Mux_n_3;
  wire sync_del_RB_at_BR_n_0;
  wire sync_del_RB_at_G_n_0;
  wire sync_out_reg;
  wire sync_out_reg_0;
  wire [0:0]sync_out_reg_1;
  wire [22:0]\time_control_regs[0] ;
  wire [3:2]valid_ablr_d;
  wire \valid_ablr_reg[1] ;
  wire [0:0]valid_d;
  wire \var_min_cols[9]_i_3 ;
  wire [7:0]video_data_in_d;
  wire video_data_out_p12_out;
  wire \video_data_out_p_reg_n_0_[0] ;
  wire \video_data_out_p_reg_n_0_[10] ;
  wire \video_data_out_p_reg_n_0_[11] ;
  wire \video_data_out_p_reg_n_0_[12] ;
  wire \video_data_out_p_reg_n_0_[13] ;
  wire \video_data_out_p_reg_n_0_[14] ;
  wire \video_data_out_p_reg_n_0_[15] ;
  wire \video_data_out_p_reg_n_0_[16] ;
  wire \video_data_out_p_reg_n_0_[17] ;
  wire \video_data_out_p_reg_n_0_[18] ;
  wire \video_data_out_p_reg_n_0_[19] ;
  wire \video_data_out_p_reg_n_0_[1] ;
  wire \video_data_out_p_reg_n_0_[20] ;
  wire \video_data_out_p_reg_n_0_[21] ;
  wire \video_data_out_p_reg_n_0_[22] ;
  wire \video_data_out_p_reg_n_0_[23] ;
  wire \video_data_out_p_reg_n_0_[2] ;
  wire \video_data_out_p_reg_n_0_[3] ;
  wire \video_data_out_p_reg_n_0_[4] ;
  wire \video_data_out_p_reg_n_0_[5] ;
  wire \video_data_out_p_reg_n_0_[6] ;
  wire \video_data_out_p_reg_n_0_[7] ;
  wire \video_data_out_p_reg_n_0_[8] ;
  wire \video_data_out_p_reg_n_0_[9] ;
  wire we;
  wire [7:3]NLW_active_g_int_reg_i_3_CO_UNCONNECTED;
  wire [7:0]NLW_active_g_int_reg_i_3_O_UNCONNECTED;
  wire [7:3]NLW_active_input_reg_i_3_CO_UNCONNECTED;
  wire [7:0]NLW_active_input_reg_i_3_O_UNCONNECTED;
  wire [7:3]NLW_active_outmux_reg_i_2_CO_UNCONNECTED;
  wire [7:0]NLW_active_outmux_reg_i_2_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    activate_outmux_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sync_del_Out_Mux_n_2),
        .Q(activate_outmux_reg_n_0),
        .R(SR));
  LUT4 #(
    .INIT(16'h2F02)) 
    active_g_int_i_10
       (.I0(\time_control_regs[0] [2]),
        .I1(col_g_int_reg__0__0[2]),
        .I2(col_g_int_reg__0__0[3]),
        .I3(\time_control_regs[0] [3]),
        .O(active_g_int_i_10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    active_g_int_i_11
       (.I0(\time_control_regs[0] [0]),
        .I1(col_g_int_reg__0),
        .I2(col_g_int_reg__0__0[1]),
        .I3(\time_control_regs[0] [1]),
        .O(active_g_int_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    active_g_int_i_12
       (.I0(\time_control_regs[0] [8]),
        .I1(col_g_int_reg__0__0[8]),
        .I2(\time_control_regs[0] [9]),
        .I3(col_g_int_reg__0__0[9]),
        .O(active_g_int_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    active_g_int_i_13
       (.I0(\time_control_regs[0] [6]),
        .I1(col_g_int_reg__0__0[6]),
        .I2(\time_control_regs[0] [7]),
        .I3(col_g_int_reg__0__0[7]),
        .O(active_g_int_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    active_g_int_i_14
       (.I0(\time_control_regs[0] [4]),
        .I1(col_g_int_reg__0__0[4]),
        .I2(\time_control_regs[0] [5]),
        .I3(col_g_int_reg__0__0[5]),
        .O(active_g_int_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    active_g_int_i_15
       (.I0(\time_control_regs[0] [2]),
        .I1(col_g_int_reg__0__0[2]),
        .I2(\time_control_regs[0] [3]),
        .I3(col_g_int_reg__0__0[3]),
        .O(active_g_int_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    active_g_int_i_16
       (.I0(\time_control_regs[0] [0]),
        .I1(col_g_int_reg__0),
        .I2(\time_control_regs[0] [1]),
        .I3(col_g_int_reg__0__0[1]),
        .O(active_g_int_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    active_g_int_i_4
       (.I0(col_g_int_reg__0__0[3]),
        .I1(L[4]),
        .I2(L[6]),
        .I3(col_g_int_reg__0__0[5]),
        .I4(L[5]),
        .I5(col_g_int_reg__0__0[4]),
        .O(active_g_int_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    active_g_int_i_5
       (.I0(col_g_int_reg__0__0[6]),
        .I1(L[7]),
        .I2(L[9]),
        .I3(col_g_int_reg__0__0[8]),
        .I4(L[8]),
        .I5(col_g_int_reg__0__0[7]),
        .O(active_g_int_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    active_g_int_i_6
       (.I0(col_g_int_reg__0),
        .I1(L[1]),
        .I2(L[3]),
        .I3(col_g_int_reg__0__0[2]),
        .I4(L[2]),
        .I5(col_g_int_reg__0__0[1]),
        .O(active_g_int_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    active_g_int_i_7
       (.I0(\time_control_regs[0] [8]),
        .I1(col_g_int_reg__0__0[8]),
        .I2(col_g_int_reg__0__0[9]),
        .I3(\time_control_regs[0] [9]),
        .O(active_g_int_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    active_g_int_i_8
       (.I0(\time_control_regs[0] [6]),
        .I1(col_g_int_reg__0__0[6]),
        .I2(col_g_int_reg__0__0[7]),
        .I3(\time_control_regs[0] [7]),
        .O(active_g_int_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    active_g_int_i_9
       (.I0(\time_control_regs[0] [4]),
        .I1(col_g_int_reg__0__0[4]),
        .I2(col_g_int_reg__0__0[5]),
        .I3(\time_control_regs[0] [5]),
        .O(active_g_int_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    active_g_int_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sync_del_G_n_3),
        .Q(active_g_int_reg_n_0),
        .R(SR));
  CARRY8 active_g_int_reg_i_3
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_active_g_int_reg_i_3_CO_UNCONNECTED[7:5],active_g_int_reg_i_3_n_3,NLW_active_g_int_reg_i_3_CO_UNCONNECTED[3],active_g_int_reg_i_3_n_5,active_g_int_reg_i_3_n_6,active_g_int_reg_i_3_n_7}),
        .DI({1'b0,1'b0,1'b0,active_g_int_i_7_n_0,active_g_int_i_8_n_0,active_g_int_i_9_n_0,active_g_int_i_10_n_0,active_g_int_i_11_n_0}),
        .O(NLW_active_g_int_reg_i_3_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,active_g_int_i_12_n_0,active_g_int_i_13_n_0,active_g_int_i_14_n_0,active_g_int_i_15_n_0,active_g_int_i_16_n_0}));
  LUT4 #(
    .INIT(16'hFBC8)) 
    active_input_i_1
       (.I0(col_input0),
        .I1(intc_if),
        .I2(ltOp),
        .I3(ram_reg_bram_0),
        .O(active_input_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    active_input_i_10
       (.I0(\time_control_regs[0] [4]),
        .I1(col_input_reg__0[4]),
        .I2(col_input_reg__0[5]),
        .I3(\time_control_regs[0] [5]),
        .O(active_input_i_10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    active_input_i_11
       (.I0(\time_control_regs[0] [2]),
        .I1(col_input_reg__0[2]),
        .I2(col_input_reg__0[3]),
        .I3(\time_control_regs[0] [3]),
        .O(active_input_i_11_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    active_input_i_12
       (.I0(\time_control_regs[0] [0]),
        .I1(col_input_reg__0[0]),
        .I2(col_input_reg__0[1]),
        .I3(\time_control_regs[0] [1]),
        .O(active_input_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    active_input_i_13
       (.I0(\time_control_regs[0] [8]),
        .I1(col_input_reg__0[8]),
        .I2(\time_control_regs[0] [9]),
        .I3(col_input_reg__0[9]),
        .O(active_input_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    active_input_i_14
       (.I0(\time_control_regs[0] [6]),
        .I1(col_input_reg__0[6]),
        .I2(\time_control_regs[0] [7]),
        .I3(col_input_reg__0[7]),
        .O(active_input_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    active_input_i_15
       (.I0(\time_control_regs[0] [4]),
        .I1(col_input_reg__0[4]),
        .I2(\time_control_regs[0] [5]),
        .I3(col_input_reg__0[5]),
        .O(active_input_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    active_input_i_16
       (.I0(\time_control_regs[0] [2]),
        .I1(col_input_reg__0[2]),
        .I2(\time_control_regs[0] [3]),
        .I3(col_input_reg__0[3]),
        .O(active_input_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    active_input_i_17
       (.I0(\time_control_regs[0] [0]),
        .I1(col_input_reg__0[0]),
        .I2(\time_control_regs[0] [1]),
        .I3(col_input_reg__0[1]),
        .O(active_input_i_17_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80080000)) 
    active_input_i_2
       (.I0(active_input_i_4_n_0),
        .I1(active_input_i_5_n_0),
        .I2(col_input_reg__0[9]),
        .I3(L[10]),
        .I4(active_input_i_6_n_0),
        .I5(active_video_i_reg),
        .O(col_input0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    active_input_i_4
       (.I0(col_input_reg__0[3]),
        .I1(L[4]),
        .I2(L[6]),
        .I3(col_input_reg__0[5]),
        .I4(L[5]),
        .I5(col_input_reg__0[4]),
        .O(active_input_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    active_input_i_5
       (.I0(col_input_reg__0[6]),
        .I1(L[7]),
        .I2(L[9]),
        .I3(col_input_reg__0[8]),
        .I4(L[8]),
        .I5(col_input_reg__0[7]),
        .O(active_input_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    active_input_i_6
       (.I0(col_input_reg__0[0]),
        .I1(L[1]),
        .I2(L[3]),
        .I3(col_input_reg__0[2]),
        .I4(L[2]),
        .I5(col_input_reg__0[1]),
        .O(active_input_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    active_input_i_8
       (.I0(\time_control_regs[0] [8]),
        .I1(col_input_reg__0[8]),
        .I2(col_input_reg__0[9]),
        .I3(\time_control_regs[0] [9]),
        .O(active_input_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    active_input_i_9
       (.I0(\time_control_regs[0] [6]),
        .I1(col_input_reg__0[6]),
        .I2(col_input_reg__0[7]),
        .I3(\time_control_regs[0] [7]),
        .O(active_input_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    active_input_reg
       (.C(aclk),
        .CE(1'b1),
        .D(active_input_i_1_n_0),
        .Q(ram_reg_bram_0),
        .R(SR));
  CARRY8 active_input_reg_i_3
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_active_input_reg_i_3_CO_UNCONNECTED[7:5],ltOp,NLW_active_input_reg_i_3_CO_UNCONNECTED[3],active_input_reg_i_3_n_5,active_input_reg_i_3_n_6,active_input_reg_i_3_n_7}),
        .DI({1'b0,1'b0,1'b0,active_input_i_8_n_0,active_input_i_9_n_0,active_input_i_10_n_0,active_input_i_11_n_0,active_input_i_12_n_0}),
        .O(NLW_active_input_reg_i_3_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,active_input_i_13_n_0,active_input_i_14_n_0,active_input_i_15_n_0,active_input_i_16_n_0,active_input_i_17_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    active_outmux_i_10
       (.I0(\time_control_regs[0] [6]),
        .I1(col_outmux_reg__0[6]),
        .I2(\time_control_regs[0] [7]),
        .I3(col_outmux_reg__0[7]),
        .O(active_outmux_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    active_outmux_i_11
       (.I0(\time_control_regs[0] [4]),
        .I1(col_outmux_reg__0[4]),
        .I2(\time_control_regs[0] [5]),
        .I3(col_outmux_reg__0[5]),
        .O(active_outmux_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    active_outmux_i_12
       (.I0(\time_control_regs[0] [2]),
        .I1(col_outmux_reg__0[2]),
        .I2(\time_control_regs[0] [3]),
        .I3(col_outmux_reg__0[3]),
        .O(active_outmux_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    active_outmux_i_13
       (.I0(\time_control_regs[0] [0]),
        .I1(col_outmux_reg__1),
        .I2(\time_control_regs[0] [1]),
        .I3(col_outmux_reg__0[1]),
        .O(active_outmux_i_13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    active_outmux_i_14
       (.I0(col_outmux_reg__0[3]),
        .I1(L[4]),
        .I2(L[6]),
        .I3(col_outmux_reg__0[5]),
        .I4(L[5]),
        .I5(col_outmux_reg__0[4]),
        .O(active_outmux_i_14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    active_outmux_i_15
       (.I0(col_outmux_reg__0[6]),
        .I1(L[7]),
        .I2(L[9]),
        .I3(col_outmux_reg__0[8]),
        .I4(L[8]),
        .I5(col_outmux_reg__0[7]),
        .O(active_outmux_i_15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    active_outmux_i_16
       (.I0(col_outmux_reg__1),
        .I1(L[1]),
        .I2(L[3]),
        .I3(col_outmux_reg__0[2]),
        .I4(L[2]),
        .I5(col_outmux_reg__0[1]),
        .O(active_outmux_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    active_outmux_i_4
       (.I0(\time_control_regs[0] [8]),
        .I1(col_outmux_reg__0[8]),
        .I2(col_outmux_reg__0[9]),
        .I3(\time_control_regs[0] [9]),
        .O(active_outmux_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    active_outmux_i_5
       (.I0(\time_control_regs[0] [6]),
        .I1(col_outmux_reg__0[6]),
        .I2(col_outmux_reg__0[7]),
        .I3(\time_control_regs[0] [7]),
        .O(active_outmux_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    active_outmux_i_6
       (.I0(\time_control_regs[0] [4]),
        .I1(col_outmux_reg__0[4]),
        .I2(col_outmux_reg__0[5]),
        .I3(\time_control_regs[0] [5]),
        .O(active_outmux_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    active_outmux_i_7
       (.I0(\time_control_regs[0] [2]),
        .I1(col_outmux_reg__0[2]),
        .I2(col_outmux_reg__0[3]),
        .I3(\time_control_regs[0] [3]),
        .O(active_outmux_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    active_outmux_i_8
       (.I0(\time_control_regs[0] [0]),
        .I1(col_outmux_reg__1),
        .I2(col_outmux_reg__0[1]),
        .I3(\time_control_regs[0] [1]),
        .O(active_outmux_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    active_outmux_i_9
       (.I0(\time_control_regs[0] [8]),
        .I1(col_outmux_reg__0[8]),
        .I2(\time_control_regs[0] [9]),
        .I3(col_outmux_reg__0[9]),
        .O(active_outmux_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    active_outmux_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sync_del_Out_Mux_n_3),
        .Q(active_outmux),
        .R(SR));
  CARRY8 active_outmux_reg_i_2
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_active_outmux_reg_i_2_CO_UNCONNECTED[7:5],active_outmux_reg_i_2_n_3,NLW_active_outmux_reg_i_2_CO_UNCONNECTED[3],active_outmux_reg_i_2_n_5,active_outmux_reg_i_2_n_6,active_outmux_reg_i_2_n_7}),
        .DI({1'b0,1'b0,1'b0,active_outmux_i_4_n_0,active_outmux_i_5_n_0,active_outmux_i_6_n_0,active_outmux_i_7_n_0,active_outmux_i_8_n_0}),
        .O(NLW_active_outmux_reg_i_2_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,active_outmux_i_9_n_0,active_outmux_i_10_n_0,active_outmux_i_11_n_0,active_outmux_i_12_n_0,active_outmux_i_13_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \active_to_G_delay[10]_i_1 
       (.I0(L[8]),
        .I1(\active_to_G_delay[11]_inv_i_2_n_0 ),
        .I2(L[7]),
        .I3(L[9]),
        .I4(L[10]),
        .O(\active_to_G_delay[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \active_to_G_delay[11]_inv_i_1 
       (.I0(L[10]),
        .I1(L[8]),
        .I2(\active_to_G_delay[11]_inv_i_2_n_0 ),
        .I3(L[7]),
        .I4(L[9]),
        .O(\active_to_G_delay[11]_inv_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \active_to_G_delay[11]_inv_i_2 
       (.I0(L[6]),
        .I1(L[4]),
        .I2(L[2]),
        .I3(L[1]),
        .I4(L[3]),
        .I5(L[5]),
        .O(\active_to_G_delay[11]_inv_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \active_to_G_delay[1]_i_1 
       (.I0(L[1]),
        .O(\active_to_G_delay[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \active_to_G_delay[4]_i_1 
       (.I0(L[2]),
        .I1(L[1]),
        .I2(L[3]),
        .I3(L[4]),
        .O(\active_to_G_delay[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \active_to_G_delay[5]_i_1 
       (.I0(L[3]),
        .I1(L[1]),
        .I2(L[2]),
        .I3(L[4]),
        .I4(L[5]),
        .O(\active_to_G_delay[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \active_to_G_delay[6]_i_1 
       (.I0(L[4]),
        .I1(L[2]),
        .I2(L[1]),
        .I3(L[3]),
        .I4(L[5]),
        .I5(L[6]),
        .O(\active_to_G_delay[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \active_to_G_delay[7]_i_1 
       (.I0(L[5]),
        .I1(\active_to_RB_G_delay[9]_i_2_n_0 ),
        .I2(L[4]),
        .I3(L[6]),
        .I4(L[7]),
        .O(\active_to_G_delay[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \active_to_G_delay[8]_i_1 
       (.I0(L[6]),
        .I1(L[4]),
        .I2(\active_to_RB_G_delay[9]_i_2_n_0 ),
        .I3(L[5]),
        .I4(L[7]),
        .I5(L[8]),
        .O(\active_to_G_delay[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \active_to_G_delay[9]_i_1 
       (.I0(L[7]),
        .I1(\active_to_G_delay[11]_inv_i_2_n_0 ),
        .I2(L[8]),
        .I3(L[9]),
        .O(\active_to_G_delay[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_G_delay_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_G_delay[10]_i_1_n_0 ),
        .Q(active_to_G_delay[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \active_to_G_delay_reg[11]_inv 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_G_delay[11]_inv_i_1_n_0 ),
        .Q(\active_to_G_delay_reg[11]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \active_to_G_delay_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_G_delay[1]_i_1_n_0 ),
        .Q(active_to_G_delay[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_G_delay_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_RB_G_delay[4]_i_1_n_0 ),
        .Q(active_to_G_delay[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \active_to_G_delay_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_G_delay[4]_i_1_n_0 ),
        .Q(active_to_G_delay[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \active_to_G_delay_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_G_delay[5]_i_1_n_0 ),
        .Q(active_to_G_delay[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_G_delay_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_G_delay[6]_i_1_n_0 ),
        .Q(active_to_G_delay[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_G_delay_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_G_delay[7]_i_1_n_0 ),
        .Q(active_to_G_delay[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_G_delay_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_G_delay[8]_i_1_n_0 ),
        .Q(active_to_G_delay[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_G_delay_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_G_delay[9]_i_1_n_0 ),
        .Q(active_to_G_delay[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \active_to_OutMux_delay[10]_i_1 
       (.I0(L[7]),
        .I1(\active_to_OutMux_delay[11]_inv_i_2_n_0 ),
        .I2(L[8]),
        .I3(L[9]),
        .O(\active_to_OutMux_delay[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h80007FFF)) 
    \active_to_OutMux_delay[11]_inv_i_1 
       (.I0(L[8]),
        .I1(\active_to_OutMux_delay[11]_inv_i_2_n_0 ),
        .I2(L[7]),
        .I3(L[9]),
        .I4(L[10]),
        .O(\active_to_OutMux_delay[11]_inv_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA800000000)) 
    \active_to_OutMux_delay[11]_inv_i_2 
       (.I0(L[6]),
        .I1(L[3]),
        .I2(L[1]),
        .I3(L[2]),
        .I4(L[4]),
        .I5(L[5]),
        .O(\active_to_OutMux_delay[11]_inv_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \active_to_OutMux_delay[3]_i_1 
       (.I0(L[2]),
        .I1(L[1]),
        .O(\active_to_OutMux_delay[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \active_to_OutMux_delay[4]_i_1 
       (.I0(L[2]),
        .I1(L[1]),
        .I2(L[3]),
        .O(\active_to_OutMux_delay[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \active_to_OutMux_delay[5]_i_1 
       (.I0(L[3]),
        .I1(L[1]),
        .I2(L[2]),
        .I3(L[4]),
        .O(\active_to_OutMux_delay[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \active_to_OutMux_delay[6]_i_1 
       (.I0(L[4]),
        .I1(L[2]),
        .I2(L[1]),
        .I3(L[3]),
        .I4(L[5]),
        .O(\active_to_OutMux_delay[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \active_to_OutMux_delay[7]_i_1 
       (.I0(L[3]),
        .I1(L[1]),
        .I2(L[2]),
        .I3(L[4]),
        .I4(L[5]),
        .I5(L[6]),
        .O(\active_to_OutMux_delay[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \active_to_OutMux_delay[8]_i_1 
       (.I0(\active_to_OutMux_delay[11]_inv_i_2_n_0 ),
        .I1(L[7]),
        .O(\active_to_OutMux_delay[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \active_to_OutMux_delay[9]_i_1 
       (.I0(\active_to_OutMux_delay[11]_inv_i_2_n_0 ),
        .I1(L[7]),
        .I2(L[8]),
        .O(\active_to_OutMux_delay[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_OutMux_delay_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(1'b1),
        .Q(active_to_OutMux_delay[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_OutMux_delay_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_OutMux_delay[10]_i_1_n_0 ),
        .Q(active_to_OutMux_delay[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \active_to_OutMux_delay_reg[11]_inv 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_OutMux_delay[11]_inv_i_1_n_0 ),
        .Q(\active_to_OutMux_delay_reg[11]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_OutMux_delay_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_G_delay[1]_i_1_n_0 ),
        .Q(active_to_OutMux_delay[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_OutMux_delay_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_OutMux_delay[3]_i_1_n_0 ),
        .Q(active_to_OutMux_delay[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \active_to_OutMux_delay_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_OutMux_delay[4]_i_1_n_0 ),
        .Q(active_to_OutMux_delay[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \active_to_OutMux_delay_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_OutMux_delay[5]_i_1_n_0 ),
        .Q(active_to_OutMux_delay[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_OutMux_delay_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_OutMux_delay[6]_i_1_n_0 ),
        .Q(active_to_OutMux_delay[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_OutMux_delay_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_OutMux_delay[7]_i_1_n_0 ),
        .Q(active_to_OutMux_delay[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_OutMux_delay_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_OutMux_delay[8]_i_1_n_0 ),
        .Q(active_to_OutMux_delay[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_OutMux_delay_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_OutMux_delay[9]_i_1_n_0 ),
        .Q(active_to_OutMux_delay[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \active_to_RB_BR_delay[10]_i_1 
       (.I0(L[8]),
        .I1(\active_to_RB_BR_delay[11]_inv_i_2_n_0 ),
        .I2(L[9]),
        .I3(L[10]),
        .O(\active_to_RB_BR_delay[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \active_to_RB_BR_delay[11]_inv_i_1 
       (.I0(L[10]),
        .I1(L[8]),
        .I2(\active_to_RB_BR_delay[11]_inv_i_2_n_0 ),
        .I3(L[9]),
        .O(\active_to_RB_BR_delay[11]_inv_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888000000000)) 
    \active_to_RB_BR_delay[11]_inv_i_2 
       (.I0(L[7]),
        .I1(L[5]),
        .I2(L[4]),
        .I3(L[2]),
        .I4(L[3]),
        .I5(L[6]),
        .O(\active_to_RB_BR_delay[11]_inv_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \active_to_RB_BR_delay[2]_i_1 
       (.I0(L[2]),
        .O(\active_to_RB_BR_delay[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \active_to_RB_BR_delay[3]_i_1 
       (.I0(L[2]),
        .I1(L[3]),
        .O(\active_to_RB_BR_delay[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \active_to_RB_BR_delay[4]_i_1 
       (.I0(L[3]),
        .I1(L[2]),
        .I2(L[4]),
        .O(\active_to_RB_BR_delay[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \active_to_RB_BR_delay[5]_i_1 
       (.I0(L[4]),
        .I1(L[2]),
        .I2(L[3]),
        .I3(L[5]),
        .O(\active_to_RB_BR_delay[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \active_to_RB_BR_delay[6]_i_1 
       (.I0(L[3]),
        .I1(L[2]),
        .I2(L[4]),
        .I3(L[5]),
        .I4(L[6]),
        .O(\active_to_RB_BR_delay[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5557FFFFAAA80000)) 
    \active_to_RB_BR_delay[7]_i_1 
       (.I0(L[5]),
        .I1(L[4]),
        .I2(L[2]),
        .I3(L[3]),
        .I4(L[6]),
        .I5(L[7]),
        .O(\active_to_RB_BR_delay[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \active_to_RB_BR_delay[8]_i_1 
       (.I0(\active_to_RB_BR_delay[11]_inv_i_2_n_0 ),
        .I1(L[8]),
        .O(\active_to_RB_BR_delay[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \active_to_RB_BR_delay[9]_i_1 
       (.I0(\active_to_RB_BR_delay[11]_inv_i_2_n_0 ),
        .I1(L[8]),
        .I2(L[9]),
        .O(\active_to_RB_BR_delay[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_RB_BR_delay_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_RB_BR_delay[10]_i_1_n_0 ),
        .Q(active_to_RB_BR_delay[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \active_to_RB_BR_delay_reg[11]_inv 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_RB_BR_delay[11]_inv_i_1_n_0 ),
        .Q(\active_to_RB_BR_delay_reg[11]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \active_to_RB_BR_delay_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(L[1]),
        .Q(active_to_RB_BR_delay[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_RB_BR_delay_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_RB_BR_delay[2]_i_1_n_0 ),
        .Q(active_to_RB_BR_delay[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_RB_BR_delay_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_RB_BR_delay[3]_i_1_n_0 ),
        .Q(active_to_RB_BR_delay[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \active_to_RB_BR_delay_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_RB_BR_delay[4]_i_1_n_0 ),
        .Q(active_to_RB_BR_delay[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \active_to_RB_BR_delay_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_RB_BR_delay[5]_i_1_n_0 ),
        .Q(active_to_RB_BR_delay[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_RB_BR_delay_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_RB_BR_delay[6]_i_1_n_0 ),
        .Q(active_to_RB_BR_delay[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_RB_BR_delay_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_RB_BR_delay[7]_i_1_n_0 ),
        .Q(active_to_RB_BR_delay[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_RB_BR_delay_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_RB_BR_delay[8]_i_1_n_0 ),
        .Q(active_to_RB_BR_delay[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_RB_BR_delay_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_RB_BR_delay[9]_i_1_n_0 ),
        .Q(active_to_RB_BR_delay[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \active_to_RB_G_delay[10]_i_1 
       (.I0(L[7]),
        .I1(\active_to_RB_G_delay[11]_inv_i_2_n_0 ),
        .I2(L[8]),
        .I3(L[9]),
        .O(\active_to_RB_G_delay[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h80007FFF)) 
    \active_to_RB_G_delay[11]_inv_i_1 
       (.I0(L[8]),
        .I1(\active_to_RB_G_delay[11]_inv_i_2_n_0 ),
        .I2(L[7]),
        .I3(L[9]),
        .I4(L[10]),
        .O(\active_to_RB_G_delay[11]_inv_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA800000000000)) 
    \active_to_RB_G_delay[11]_inv_i_2 
       (.I0(L[6]),
        .I1(L[2]),
        .I2(L[1]),
        .I3(L[3]),
        .I4(L[4]),
        .I5(L[5]),
        .O(\active_to_RB_G_delay[11]_inv_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \active_to_RB_G_delay[3]_i_1 
       (.I0(L[1]),
        .I1(L[2]),
        .O(\active_to_RB_G_delay[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \active_to_RB_G_delay[4]_i_1 
       (.I0(L[1]),
        .I1(L[2]),
        .I2(L[3]),
        .O(\active_to_RB_G_delay[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \active_to_RB_G_delay[5]_i_1 
       (.I0(L[4]),
        .I1(L[3]),
        .I2(L[1]),
        .I3(L[2]),
        .O(\active_to_RB_G_delay[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h1555EAAA)) 
    \active_to_RB_G_delay[6]_i_1 
       (.I0(L[4]),
        .I1(L[3]),
        .I2(L[1]),
        .I3(L[2]),
        .I4(L[5]),
        .O(\active_to_RB_G_delay[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h007FFFFFFF800000)) 
    \active_to_RB_G_delay[7]_i_1 
       (.I0(L[2]),
        .I1(L[1]),
        .I2(L[3]),
        .I3(L[4]),
        .I4(L[5]),
        .I5(L[6]),
        .O(\active_to_RB_G_delay[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h57FFA800)) 
    \active_to_RB_G_delay[8]_i_1 
       (.I0(L[5]),
        .I1(L[4]),
        .I2(\active_to_RB_G_delay[9]_i_2_n_0 ),
        .I3(L[6]),
        .I4(L[7]),
        .O(\active_to_RB_G_delay[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h57FFFFFFA8000000)) 
    \active_to_RB_G_delay[9]_i_1 
       (.I0(L[6]),
        .I1(\active_to_RB_G_delay[9]_i_2_n_0 ),
        .I2(L[4]),
        .I3(L[5]),
        .I4(L[7]),
        .I5(L[8]),
        .O(\active_to_RB_G_delay[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \active_to_RB_G_delay[9]_i_2 
       (.I0(L[3]),
        .I1(L[1]),
        .I2(L[2]),
        .O(\active_to_RB_G_delay[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_RB_G_delay_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_RB_G_delay[10]_i_1_n_0 ),
        .Q(active_to_RB_G_delay[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \active_to_RB_G_delay_reg[11]_inv 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_RB_G_delay[11]_inv_i_1_n_0 ),
        .Q(\active_to_RB_G_delay_reg[11]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \active_to_RB_G_delay_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(D),
        .Q(active_to_RB_G_delay[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_RB_G_delay_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_RB_G_delay[3]_i_1_n_0 ),
        .Q(active_to_RB_G_delay[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \active_to_RB_G_delay_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_RB_G_delay[4]_i_1_n_0 ),
        .Q(active_to_RB_G_delay[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \active_to_RB_G_delay_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_RB_G_delay[5]_i_1_n_0 ),
        .Q(active_to_RB_G_delay[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_RB_G_delay_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_RB_G_delay[6]_i_1_n_0 ),
        .Q(active_to_RB_G_delay[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_RB_G_delay_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_RB_G_delay[7]_i_1_n_0 ),
        .Q(active_to_RB_G_delay[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_RB_G_delay_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_RB_G_delay[8]_i_1_n_0 ),
        .Q(active_to_RB_G_delay[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_to_RB_G_delay_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\active_to_RB_G_delay[9]_i_1_n_0 ),
        .Q(active_to_RB_G_delay[9]),
        .R(1'b0));
  FDRE active_video_prev_reg
       (.C(aclk),
        .CE(intc_if),
        .D(active_video),
        .Q(active_video_prev),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \col_g_int[0]_i_1 
       (.I0(col_g_int_reg__0),
        .O(plusOp__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_g_int[1]_i_1 
       (.I0(col_g_int_reg__0),
        .I1(col_g_int_reg__0__0[1]),
        .O(plusOp__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col_g_int[2]_i_1 
       (.I0(col_g_int_reg__0),
        .I1(col_g_int_reg__0__0[1]),
        .I2(col_g_int_reg__0__0[2]),
        .O(plusOp__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \col_g_int[3]_i_1 
       (.I0(col_g_int_reg__0__0[1]),
        .I1(col_g_int_reg__0),
        .I2(col_g_int_reg__0__0[2]),
        .I3(col_g_int_reg__0__0[3]),
        .O(plusOp__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col_g_int[4]_i_1 
       (.I0(col_g_int_reg__0__0[2]),
        .I1(col_g_int_reg__0),
        .I2(col_g_int_reg__0__0[1]),
        .I3(col_g_int_reg__0__0[3]),
        .I4(col_g_int_reg__0__0[4]),
        .O(plusOp__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \col_g_int[5]_i_1 
       (.I0(col_g_int_reg__0__0[3]),
        .I1(col_g_int_reg__0__0[1]),
        .I2(col_g_int_reg__0),
        .I3(col_g_int_reg__0__0[2]),
        .I4(col_g_int_reg__0__0[4]),
        .I5(col_g_int_reg__0__0[5]),
        .O(plusOp__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_g_int[6]_i_1 
       (.I0(\col_g_int[9]_i_3_n_0 ),
        .I1(col_g_int_reg__0__0[6]),
        .O(plusOp__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col_g_int[7]_i_1 
       (.I0(\col_g_int[9]_i_3_n_0 ),
        .I1(col_g_int_reg__0__0[6]),
        .I2(col_g_int_reg__0__0[7]),
        .O(plusOp__2[7]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \col_g_int[8]_i_1 
       (.I0(col_g_int_reg__0__0[6]),
        .I1(\col_g_int[9]_i_3_n_0 ),
        .I2(col_g_int_reg__0__0[7]),
        .I3(col_g_int_reg__0__0[8]),
        .O(plusOp__2[8]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col_g_int[9]_i_2 
       (.I0(col_g_int_reg__0__0[7]),
        .I1(\col_g_int[9]_i_3_n_0 ),
        .I2(col_g_int_reg__0__0[6]),
        .I3(col_g_int_reg__0__0[8]),
        .I4(col_g_int_reg__0__0[9]),
        .O(plusOp__2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \col_g_int[9]_i_3 
       (.I0(col_g_int_reg__0__0[5]),
        .I1(col_g_int_reg__0__0[3]),
        .I2(col_g_int_reg__0__0[1]),
        .I3(col_g_int_reg__0),
        .I4(col_g_int_reg__0__0[2]),
        .I5(col_g_int_reg__0__0[4]),
        .O(\col_g_int[9]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \col_g_int_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__2[0]),
        .Q(col_g_int_reg__0),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \col_g_int_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__2[1]),
        .Q(col_g_int_reg__0__0[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \col_g_int_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__2[2]),
        .Q(col_g_int_reg__0__0[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \col_g_int_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__2[3]),
        .Q(col_g_int_reg__0__0[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \col_g_int_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__2[4]),
        .Q(col_g_int_reg__0__0[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \col_g_int_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__2[5]),
        .Q(col_g_int_reg__0__0[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \col_g_int_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__2[6]),
        .Q(col_g_int_reg__0__0[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \col_g_int_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__2[7]),
        .Q(col_g_int_reg__0__0[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \col_g_int_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__2[8]),
        .Q(col_g_int_reg__0__0[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \col_g_int_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__2[9]),
        .Q(col_g_int_reg__0__0[9]),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \col_input[0]_i_1 
       (.I0(col_input_reg__0[0]),
        .O(\col_input[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_input[1]_i_1 
       (.I0(col_input_reg__0[0]),
        .I1(col_input_reg__0[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col_input[2]_i_1 
       (.I0(col_input_reg__0[0]),
        .I1(col_input_reg__0[1]),
        .I2(col_input_reg__0[2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \col_input[3]_i_1 
       (.I0(col_input_reg__0[1]),
        .I1(col_input_reg__0[0]),
        .I2(col_input_reg__0[2]),
        .I3(col_input_reg__0[3]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col_input[4]_i_1 
       (.I0(col_input_reg__0[2]),
        .I1(col_input_reg__0[0]),
        .I2(col_input_reg__0[1]),
        .I3(col_input_reg__0[3]),
        .I4(col_input_reg__0[4]),
        .O(plusOp__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \col_input[5]_i_1 
       (.I0(col_input_reg__0[3]),
        .I1(col_input_reg__0[1]),
        .I2(col_input_reg__0[0]),
        .I3(col_input_reg__0[2]),
        .I4(col_input_reg__0[4]),
        .I5(col_input_reg__0[5]),
        .O(plusOp__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_input[6]_i_1 
       (.I0(\col_input[9]_i_3_n_0 ),
        .I1(col_input_reg__0[6]),
        .O(plusOp__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col_input[7]_i_1 
       (.I0(\col_input[9]_i_3_n_0 ),
        .I1(col_input_reg__0[6]),
        .I2(col_input_reg__0[7]),
        .O(plusOp__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \col_input[8]_i_1 
       (.I0(col_input_reg__0[6]),
        .I1(\col_input[9]_i_3_n_0 ),
        .I2(col_input_reg__0[7]),
        .I3(col_input_reg__0[8]),
        .O(plusOp__1[8]));
  LUT3 #(
    .INIT(8'h8F)) 
    \col_input[9]_i_1 
       (.I0(col_input0),
        .I1(intc_if),
        .I2(resetn_out),
        .O(\col_input[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col_input[9]_i_2 
       (.I0(col_input_reg__0[7]),
        .I1(\col_input[9]_i_3_n_0 ),
        .I2(col_input_reg__0[6]),
        .I3(col_input_reg__0[8]),
        .I4(col_input_reg__0[9]),
        .O(plusOp__1[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \col_input[9]_i_3 
       (.I0(col_input_reg__0[5]),
        .I1(col_input_reg__0[3]),
        .I2(col_input_reg__0[1]),
        .I3(col_input_reg__0[0]),
        .I4(col_input_reg__0[2]),
        .I5(col_input_reg__0[4]),
        .O(\col_input[9]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \col_input_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\col_input[0]_i_1_n_0 ),
        .Q(col_input_reg__0[0]),
        .S(\col_input[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_input_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__1[1]),
        .Q(col_input_reg__0[1]),
        .R(\col_input[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_input_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__1[2]),
        .Q(col_input_reg__0[2]),
        .R(\col_input[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_input_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__1[3]),
        .Q(col_input_reg__0[3]),
        .R(\col_input[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_input_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__1[4]),
        .Q(col_input_reg__0[4]),
        .R(\col_input[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_input_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__1[5]),
        .Q(col_input_reg__0[5]),
        .R(\col_input[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_input_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__1[6]),
        .Q(col_input_reg__0[6]),
        .R(\col_input[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_input_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__1[7]),
        .Q(col_input_reg__0[7]),
        .R(\col_input[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_input_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__1[8]),
        .Q(col_input_reg__0[8]),
        .R(\col_input[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_input_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__1[9]),
        .Q(col_input_reg__0[9]),
        .R(\col_input[9]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \col_outmux[0]_i_1 
       (.I0(col_outmux_reg__1),
        .O(\col_outmux[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_outmux[1]_i_1 
       (.I0(col_outmux_reg__1),
        .I1(col_outmux_reg__0[1]),
        .O(plusOp__0[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \col_outmux[2]_i_1 
       (.I0(col_outmux_reg__1),
        .I1(col_outmux_reg__0[1]),
        .I2(col_outmux_reg__0[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \col_outmux[3]_i_1 
       (.I0(col_outmux_reg__0[1]),
        .I1(col_outmux_reg__1),
        .I2(col_outmux_reg__0[2]),
        .I3(col_outmux_reg__0[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col_outmux[4]_i_1 
       (.I0(col_outmux_reg__0[2]),
        .I1(col_outmux_reg__1),
        .I2(col_outmux_reg__0[1]),
        .I3(col_outmux_reg__0[3]),
        .I4(col_outmux_reg__0[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \col_outmux[5]_i_1 
       (.I0(col_outmux_reg__0[3]),
        .I1(col_outmux_reg__0[1]),
        .I2(col_outmux_reg__1),
        .I3(col_outmux_reg__0[2]),
        .I4(col_outmux_reg__0[4]),
        .I5(col_outmux_reg__0[5]),
        .O(plusOp__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_outmux[6]_i_1 
       (.I0(\col_outmux[9]_i_3_n_0 ),
        .I1(col_outmux_reg__0[6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col_outmux[7]_i_1 
       (.I0(\col_outmux[9]_i_3_n_0 ),
        .I1(col_outmux_reg__0[6]),
        .I2(col_outmux_reg__0[7]),
        .O(plusOp__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \col_outmux[8]_i_1 
       (.I0(col_outmux_reg__0[6]),
        .I1(\col_outmux[9]_i_3_n_0 ),
        .I2(col_outmux_reg__0[7]),
        .I3(col_outmux_reg__0[8]),
        .O(plusOp__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col_outmux[9]_i_2 
       (.I0(col_outmux_reg__0[7]),
        .I1(\col_outmux[9]_i_3_n_0 ),
        .I2(col_outmux_reg__0[6]),
        .I3(col_outmux_reg__0[8]),
        .I4(col_outmux_reg__0[9]),
        .O(plusOp__0[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \col_outmux[9]_i_3 
       (.I0(col_outmux_reg__0[5]),
        .I1(col_outmux_reg__0[3]),
        .I2(col_outmux_reg__0[1]),
        .I3(col_outmux_reg__1),
        .I4(col_outmux_reg__0[2]),
        .I5(col_outmux_reg__0[4]),
        .O(\col_outmux[9]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \col_outmux_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\col_outmux[0]_i_1_n_0 ),
        .Q(col_outmux_reg__1),
        .S(sync_del_Out_Mux_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \col_outmux_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[1]),
        .Q(col_outmux_reg__0[1]),
        .R(sync_del_Out_Mux_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \col_outmux_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[2]),
        .Q(col_outmux_reg__0[2]),
        .R(sync_del_Out_Mux_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \col_outmux_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[3]),
        .Q(col_outmux_reg__0[3]),
        .R(sync_del_Out_Mux_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \col_outmux_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[4]),
        .Q(col_outmux_reg__0[4]),
        .R(sync_del_Out_Mux_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \col_outmux_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[5]),
        .Q(col_outmux_reg__0[5]),
        .R(sync_del_Out_Mux_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \col_outmux_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[6]),
        .Q(col_outmux_reg__0[6]),
        .R(sync_del_Out_Mux_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \col_outmux_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[7]),
        .Q(col_outmux_reg__0[7]),
        .R(sync_del_Out_Mux_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \col_outmux_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[8]),
        .Q(col_outmux_reg__0[8]),
        .R(sync_del_Out_Mux_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \col_outmux_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp__0[9]),
        .Q(col_outmux_reg__0[9]),
        .R(sync_del_Out_Mux_n_0));
  design_1_v_cfa_0_0_DELAY__parameterized1 delay_G_r1c1
       (.RB_BR_g_bl(RB_BR_g_bl),
        .aclk(aclk),
        .q({G_nhood[39:32],G_nhood[7:0]}),
        .\time_control_regs[0] (\time_control_regs[0] [0]),
        .we(we));
  design_1_v_cfa_0_0_DELAY__parameterized1_0 delay_G_r2c1
       (.D(RB_BR_g_c),
        .aclk(aclk),
        .q({G_nhood[47:40],G_nhood[15:8]}),
        .\time_control_regs[0] (\time_control_regs[0] [0]),
        .we(we));
  design_1_v_cfa_0_0_DELAY__parameterized1_1 delay_G_r3c1
       (.Q({delay_G_r3c1_n_8,delay_G_r3c1_n_9,delay_G_r3c1_n_10,delay_G_r3c1_n_11,delay_G_r3c1_n_12,delay_G_r3c1_n_13,delay_G_r3c1_n_14,delay_G_r3c1_n_15}),
        .RB_BR_g_ar(RB_BR_g_ar),
        .RB_G_g_intp_l(RB_G_g_intp_l),
        .aclk(aclk),
        .q({G_nhood[55:48],G_nhood[23:16]}),
        .\time_control_regs[0] (\time_control_regs[0] [0]),
        .we(we));
  design_1_v_cfa_0_0_DELAY__parameterized16 delay_G_r3c1_d
       (.G_r3c1_d(G_r3c1_d),
        .aclk(aclk),
        .intc_if(intc_if),
        .q(G_nhood[23:16]));
  design_1_v_cfa_0_0_DELAY__parameterized1_2 delay_G_r3c2
       (.D({delay_G_r3c1_n_8,delay_G_r3c1_n_9,delay_G_r3c1_n_10,delay_G_r3c1_n_11,delay_G_r3c1_n_12,delay_G_r3c1_n_13,delay_G_r3c1_n_14,delay_G_r3c1_n_15}),
        .Q({delay_G_r3c2_n_8,delay_G_r3c2_n_9,delay_G_r3c2_n_10,delay_G_r3c2_n_11,delay_G_r3c2_n_12,delay_G_r3c2_n_13,delay_G_r3c2_n_14,delay_G_r3c2_n_15}),
        .RB_BR_g_al(RB_BR_g_al),
        .aclk(aclk),
        .q(G_nhood[55:48]),
        .\time_control_regs[0] (\time_control_regs[0] [0]),
        .we(we));
  design_1_v_cfa_0_0_DELAY__parameterized16_3 delay_G_r4c2_d
       (.G_r4c2_d(G_r4c2_d),
        .aclk(aclk),
        .intc_if(intc_if),
        .q(G_nhood[63:56]));
  design_1_v_cfa_0_0_DELAY__parameterized16_4 delay_RB_G_g_intp_b_d
       (.D(RB_BR_g_c),
        .RB_G_g_intp_b_d(RB_G_g_intp_b_d),
        .aclk(aclk),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized16_5 delay_RB_G_g_intp_l_d
       (.RB_G_g_intp_l(RB_G_g_intp_l),
        .RB_G_g_intp_l_d(RB_G_g_intp_l_d),
        .aclk(aclk),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized0 delay_active_g_int
       (.E(flop_ce),
        .aclk(aclk),
        .active_g_int_reg(active_g_int_reg_n_0),
        .active_g_pix_mat(active_g_pix_mat),
        .\addr_rd_reg[1] (delay_active_g_int_n_2),
        .en(active_ce),
        .eqOp0_out(eqOp0_out),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[29][0]__0_0 (\addr_rd_reg[9]_0 ),
        .\time_control_regs[0] (\time_control_regs[0] [0]));
  design_1_v_cfa_0_0_DELAY__parameterized1_6 delay_d
       (.\GenerateDoutWriteFirstB.t_qb_reg[7] (\GenerateDoutWriteFirstB.t_qb_reg[7] ),
        .Q(video_data_in_d),
        .aclk(aclk),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized0_7 delay_green_g_int
       (.E(addr_rd),
        .Q(col_g_int_reg__0),
        .aclk(aclk),
        .active_g_pix_mat(active_g_pix_mat),
        .\addr_rd_reg[9] (\addr_rd_reg[9]_0 ),
        .\core_control_regs[0] (\core_control_regs[0] ),
        .intc_if(intc_if),
        .row_g_int_reg(row_g_int_reg));
  design_1_v_cfa_0_0_DELAY__parameterized26 delay_match_green_input
       (.D(\needs_delay.shift_register_reg[39]_10 ),
        .Q({\rb_int_reg_n_0_[7] ,\rb_int_reg_n_0_[6] ,\rb_int_reg_n_0_[5] ,\rb_int_reg_n_0_[4] ,\rb_int_reg_n_0_[3] ,\rb_int_reg_n_0_[2] ,\rb_int_reg_n_0_[1] ,\rb_int_reg_n_0_[0] }),
        .aclk(aclk),
        .\col_outmux_reg[0] (col_outmux_reg__1),
        .\core_control_regs[0] (\core_control_regs[0] ),
        .\green_int_d3_reg[7] (green_int_d3),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[27][0]_0 (delay_match_green_input_n_8),
        .\needs_delay.shift_register_reg[27][1]_0 (delay_match_green_input_n_9),
        .\needs_delay.shift_register_reg[27][2]_0 (delay_match_green_input_n_10),
        .\needs_delay.shift_register_reg[27][3]_0 (delay_match_green_input_n_11),
        .\needs_delay.shift_register_reg[27][4]_0 (delay_match_green_input_n_12),
        .\needs_delay.shift_register_reg[27][5]_0 (delay_match_green_input_n_13),
        .\needs_delay.shift_register_reg[27][6]_0 (delay_match_green_input_n_14),
        .\needs_delay.shift_register_reg[27][7]_0 (delay_match_green_input_n_15),
        .\needs_delay.shift_register_reg[37][0]__0_0 (delay_match_green_input_n_16),
        .\needs_delay.shift_register_reg[37][1]__0_0 (delay_match_green_input_n_25),
        .\needs_delay.shift_register_reg[37][2]__0_0 (delay_match_green_input_n_26),
        .\needs_delay.shift_register_reg[37][3]__0_0 (delay_match_green_input_n_27),
        .\needs_delay.shift_register_reg[37][4]__0_0 (delay_match_green_input_n_28),
        .\needs_delay.shift_register_reg[37][5]__0_0 (delay_match_green_input_n_29),
        .\needs_delay.shift_register_reg[37][6]__0_0 (delay_match_green_input_n_30),
        .\needs_delay.shift_register_reg[37][7]__0_0 (delay_match_green_input_n_31),
        .\needs_delay.shift_register_reg[38][7]_0 (\needs_delay.shift_register_reg[37]_5 ),
        .\needs_delay.shift_register_reg[39][7]_0 (\needs_delay.shift_register_reg[38]_9 ),
        .nhood(nhood[231:224]),
        .\rb_at_g_d2_reg[0] (delay_rb_at_g_n_23),
        .\rb_at_g_d2_reg[1] (delay_rb_at_g_n_22),
        .\rb_at_g_d2_reg[2] (delay_rb_at_g_n_21),
        .\rb_at_g_d2_reg[3] (delay_rb_at_g_n_20),
        .\rb_at_g_d2_reg[4] (delay_rb_at_g_n_19),
        .\rb_at_g_d2_reg[5] (delay_rb_at_g_n_18),
        .\rb_at_g_d2_reg[6] (delay_rb_at_g_n_17),
        .\rb_at_g_d2_reg[7] (delay_rb_at_g_n_16),
        .\rb_at_g_d3_reg[0] (delay_rb_at_g_n_15),
        .\rb_at_g_d3_reg[1] (delay_rb_at_g_n_14),
        .\rb_at_g_d3_reg[2] (delay_rb_at_g_n_13),
        .\rb_at_g_d3_reg[3] (delay_rb_at_g_n_12),
        .\rb_at_g_d3_reg[4] (delay_rb_at_g_n_11),
        .\rb_at_g_d3_reg[5] (delay_rb_at_g_n_10),
        .\rb_at_g_d3_reg[6] (delay_rb_at_g_n_9),
        .\rb_at_g_d3_reg[7] (delay_rb_at_g_n_8),
        .row_outmux_reg(row_outmux_reg),
        .video_data_out_p12_out(video_data_out_p12_out),
        .\video_data_out_p_reg[23] (p_6_out));
  design_1_v_cfa_0_0_DELAY__parameterized27 delay_match_green_intpol
       (.D({delay_match_green_intpol_n_0,delay_match_green_intpol_n_1,delay_match_green_intpol_n_2,delay_match_green_intpol_n_3,delay_match_green_intpol_n_4,delay_match_green_intpol_n_5,delay_match_green_intpol_n_6,delay_match_green_intpol_n_7}),
        .G_r3c1_d(G_r3c1_d),
        .Q(green_int_d2),
        .aclk(aclk),
        .\green_int_d3_reg[7] (p_0_in),
        .intc_if(intc_if),
        .\time_control_regs[0] (\time_control_regs[0] [0]));
  design_1_v_cfa_0_0_DELAY__parameterized28 delay_match_rb_intpol
       (.D({delay_match_rb_intpol_n_0,delay_match_rb_intpol_n_1,delay_match_rb_intpol_n_2,delay_match_rb_intpol_n_3,delay_match_rb_intpol_n_4,delay_match_rb_intpol_n_5,delay_match_rb_intpol_n_6,delay_match_rb_intpol_n_7}),
        .aclk(aclk),
        .intc_if(intc_if),
        .q(RB_nhood[15:8]),
        .\rb_int_d3_reg[0] (\rb_int[0]_i_2_n_0 ),
        .\rb_int_d3_reg[1] (\rb_int[1]_i_2_n_0 ),
        .\rb_int_d3_reg[2] (\rb_int[2]_i_2_n_0 ),
        .\rb_int_d3_reg[3] (\rb_int[3]_i_2_n_0 ),
        .\rb_int_d3_reg[4] (\rb_int[4]_i_2_n_0 ),
        .\rb_int_d3_reg[5] (\rb_int[5]_i_2_n_0 ),
        .\rb_int_d3_reg[6] (\rb_int[6]_i_2_n_0 ),
        .\rb_int_d3_reg[7] (\rb_int[7]_i_2_n_0 ),
        .\rb_int_reg[7] (rb_int),
        .\time_control_regs[0] (\time_control_regs[0] [0]));
  design_1_v_cfa_0_0_DELAY__parameterized17 delay_rb_at_g
       (.D({delay_rb_at_g_n_0,delay_rb_at_g_n_1,delay_rb_at_g_n_2,delay_rb_at_g_n_3,delay_rb_at_g_n_4,delay_rb_at_g_n_5,delay_rb_at_g_n_6,delay_rb_at_g_n_7}),
        .Q(rb_at_g),
        .aclk(aclk),
        .\col_outmux_reg[0] (col_outmux_reg__1),
        .\core_control_regs[0] (\core_control_regs[0] [0]),
        .intc_if(intc_if),
        .p_1_in(p_1_in),
        .\rb_at_g_d1_reg[7] (rb_at_g_d1),
        .\time_control_regs[0] (\time_control_regs[0] [0]),
        .\video_data_out_p_reg[10] (delay_rb_at_g_n_21),
        .\video_data_out_p_reg[11] (delay_rb_at_g_n_20),
        .\video_data_out_p_reg[12] (delay_rb_at_g_n_19),
        .\video_data_out_p_reg[13] (delay_rb_at_g_n_18),
        .\video_data_out_p_reg[14] (delay_rb_at_g_n_17),
        .\video_data_out_p_reg[15] (delay_rb_at_g_n_16),
        .\video_data_out_p_reg[16] (delay_rb_at_g_n_15),
        .\video_data_out_p_reg[17] (delay_rb_at_g_n_14),
        .\video_data_out_p_reg[18] (delay_rb_at_g_n_13),
        .\video_data_out_p_reg[19] (delay_rb_at_g_n_12),
        .\video_data_out_p_reg[20] (delay_rb_at_g_n_11),
        .\video_data_out_p_reg[21] (delay_rb_at_g_n_10),
        .\video_data_out_p_reg[22] (delay_rb_at_g_n_9),
        .\video_data_out_p_reg[23] (delay_rb_at_g_n_8),
        .\video_data_out_p_reg[8] (delay_rb_at_g_n_23),
        .\video_data_out_p_reg[9] (delay_rb_at_g_n_22));
  design_1_v_cfa_0_0_interpolate_G get_G
       (.D({get_G_n_11,get_G_n_12,get_G_n_13,get_G_n_14,get_G_n_15,get_G_n_16,get_G_n_17,get_G_n_18}),
        .\D0305_reg[7] (get_G_n_2),
        .\D0305_reg[7]_0 (get_G_n_3),
        .\D0305_reg[7]_1 (get_G_n_4),
        .\D0305_reg[7]_2 (get_G_n_5),
        .\D0305_reg[7]_3 (get_G_n_6),
        .\D0305_reg[7]_4 (get_G_n_7),
        .\D0305_reg[7]_5 (get_G_n_8),
        .\D0305_reg[7]_6 (get_G_n_9),
        .Q(L),
        .S({pix_matrix_orig_n_121,pix_matrix_orig_n_122,pix_matrix_orig_n_123,pix_matrix_orig_n_124,pix_matrix_orig_n_125,pix_matrix_orig_n_126,pix_matrix_orig_n_127,pix_matrix_orig_n_128}),
        .SR(sync_del_G_n_0),
        .SS(sync_del_G_n_2),
        .\a1314_reg[0] (SR),
        .aclk(aclk),
        .c({get_RB_at_BR_n_2,get_RB_at_BR_n_3,get_RB_at_BR_n_4,get_RB_at_BR_n_5,get_RB_at_BR_n_6,get_RB_at_BR_n_7,get_RB_at_BR_n_8,get_RB_at_BR_n_9}),
        .core_en_i_reg(core_en_i_reg),
        .core_en_i_reg_0(core_en_i_reg_0),
        .\i_a_reg[7] (valid_ablr_d),
        .\i_b_reg[7] (get_G_n_31),
        .intc_if(intc_if),
        .\line_len_1[9]_i_2 (\line_len_1[9]_i_2 ),
        .\max_cols_reg[9]_0 ({get_G_n_19,get_G_n_20,get_G_n_21,get_G_n_22,get_G_n_23,get_G_n_24,get_G_n_25,get_G_n_26,get_G_n_27,D}),
        .\needs_delay.shift_register_reg[1][23] ({pix_matrix_orig_n_145,pix_matrix_orig_n_146,pix_matrix_orig_n_147,pix_matrix_orig_n_148,pix_matrix_orig_n_149,pix_matrix_orig_n_150,pix_matrix_orig_n_151,pix_matrix_orig_n_152}),
        .\needs_delay.shift_register_reg[1][23]_0 ({pix_matrix_orig_n_129,pix_matrix_orig_n_130,pix_matrix_orig_n_131,pix_matrix_orig_n_132,pix_matrix_orig_n_133,pix_matrix_orig_n_134,pix_matrix_orig_n_135,pix_matrix_orig_n_136}),
        .\needs_delay.shift_register_reg[1][23]_1 ({pix_matrix_orig_n_153,pix_matrix_orig_n_154,pix_matrix_orig_n_155,pix_matrix_orig_n_156,pix_matrix_orig_n_157,pix_matrix_orig_n_158,pix_matrix_orig_n_159,pix_matrix_orig_n_160}),
        .\needs_delay.shift_register_reg[1][23]_2 (\robust_chrominance.get_var_min_G/plusOp ),
        .\needs_delay.shift_register_reg[1][23]_3 ({pix_matrix_orig_n_197,pix_matrix_orig_n_198,pix_matrix_orig_n_199,pix_matrix_orig_n_200,pix_matrix_orig_n_201,pix_matrix_orig_n_202,pix_matrix_orig_n_203,pix_matrix_orig_n_204,pix_matrix_orig_n_205}),
        .\needs_delay.shift_register_reg[1][23]_4 ({pix_matrix_orig_n_242,pix_matrix_orig_n_243,pix_matrix_orig_n_244,pix_matrix_orig_n_245,pix_matrix_orig_n_246,pix_matrix_orig_n_247,pix_matrix_orig_n_248,pix_matrix_orig_n_249,pix_matrix_orig_n_250}),
        .\needs_delay.shift_register_reg[1][39] ({pix_matrix_orig_n_137,pix_matrix_orig_n_138,pix_matrix_orig_n_139,pix_matrix_orig_n_140,pix_matrix_orig_n_141,pix_matrix_orig_n_142,pix_matrix_orig_n_143,pix_matrix_orig_n_144}),
        .\needs_delay.shift_register_reg[1][39]_0 ({pix_matrix_orig_n_170,pix_matrix_orig_n_171,pix_matrix_orig_n_172,pix_matrix_orig_n_173,pix_matrix_orig_n_174,pix_matrix_orig_n_175,pix_matrix_orig_n_176,pix_matrix_orig_n_177,pix_matrix_orig_n_178}),
        .\needs_delay.shift_register_reg[1][39]_1 ({pix_matrix_orig_n_179,pix_matrix_orig_n_180,pix_matrix_orig_n_181,pix_matrix_orig_n_182,pix_matrix_orig_n_183,pix_matrix_orig_n_184,pix_matrix_orig_n_185,pix_matrix_orig_n_186,pix_matrix_orig_n_187}),
        .\needs_delay.shift_register_reg[1][39]_2 ({pix_matrix_orig_n_188,pix_matrix_orig_n_189,pix_matrix_orig_n_190,pix_matrix_orig_n_191,pix_matrix_orig_n_192,pix_matrix_orig_n_193,pix_matrix_orig_n_194,pix_matrix_orig_n_195,pix_matrix_orig_n_196}),
        .\needs_delay.shift_register_reg[1][39]_3 ({pix_matrix_orig_n_206,pix_matrix_orig_n_207,pix_matrix_orig_n_208,pix_matrix_orig_n_209,pix_matrix_orig_n_210,pix_matrix_orig_n_211,pix_matrix_orig_n_212,pix_matrix_orig_n_213,pix_matrix_orig_n_214}),
        .\needs_delay.shift_register_reg[1][39]_4 ({pix_matrix_orig_n_233,pix_matrix_orig_n_234,pix_matrix_orig_n_235,pix_matrix_orig_n_236,pix_matrix_orig_n_237,pix_matrix_orig_n_238,pix_matrix_orig_n_239,pix_matrix_orig_n_240,pix_matrix_orig_n_241}),
        .\needs_delay.shift_register_reg[1][7] ({pix_matrix_orig_n_215,pix_matrix_orig_n_216,pix_matrix_orig_n_217,pix_matrix_orig_n_218,pix_matrix_orig_n_219,pix_matrix_orig_n_220,pix_matrix_orig_n_221,pix_matrix_orig_n_222,pix_matrix_orig_n_223}),
        .\needs_delay.shift_register_reg[1][7]_0 ({pix_matrix_orig_n_224,pix_matrix_orig_n_225,pix_matrix_orig_n_226,pix_matrix_orig_n_227,pix_matrix_orig_n_228,pix_matrix_orig_n_229,pix_matrix_orig_n_230,pix_matrix_orig_n_231,pix_matrix_orig_n_232}),
        .\needs_delay.shift_register_reg[27][1]__0 (\needs_delay.shift_register_reg[27][1]__0 ),
        .\needs_delay.shift_register_reg[2][6] ({get_RB_at_G_n_0,get_RB_at_G_n_1,get_RB_at_G_n_2,get_RB_at_G_n_3,get_RB_at_G_n_4,get_RB_at_G_n_5,get_RB_at_G_n_6}),
        .nhood({nhood[223:216],nhood[207:192],nhood[183],nhood[151:144],nhood[135:104],nhood[87:80],nhood[71:64],nhood[55:48],nhood[31:24],nhood[15:8]}),
        .ram_reg_bram_0(g_int),
        .resetn_out(resetn_out),
        .sync_out_reg(sync_out_reg_1),
        .sync_out_reg_0(sync_out_reg_0),
        .\time_control_regs[0] (\time_control_regs[0] ),
        .\valid_ablr_reg[1]_0 (\valid_ablr_reg[1] ),
        .valid_d(valid_d),
        .\var_min_cols[1]_i_1 (minusOp),
        .\var_min_cols[9]_i_3 (\var_min_cols[9]_i_3 ));
  design_1_v_cfa_0_0_interpolate_RB_at_BR get_RB_at_BR
       (.D(RB_BR_g_c),
        .E(addr_rd_1),
        .G_nhood({G_nhood[55:48],G_nhood[7:0]}),
        .Q(L),
        .RB_BR_g_al(RB_BR_g_al),
        .RB_BR_g_ar(RB_BR_g_ar),
        .RB_BR_g_bl(RB_BR_g_bl),
        .SR(addr_rd0_in),
        .SS(sync_del_RB_at_BR_n_0),
        .aclk(aclk),
        .active_rb_pix_mat(active_rb_pix_mat),
        .\addr_rd_reg[9] (\addr_rd_reg[9] ),
        .aresetn(SR),
        .c({get_RB_at_BR_n_2,get_RB_at_BR_n_3,get_RB_at_BR_n_4,get_RB_at_BR_n_5,get_RB_at_BR_n_6,get_RB_at_BR_n_7,get_RB_at_BR_n_8,get_RB_at_BR_n_9}),
        .\core_control_regs[0] (\core_control_regs[0] ),
        .core_en_i_reg(core_en_i_reg_0),
        .core_en_i_reg_0(core_en_i_reg_1),
        .en(flop_ce_0),
        .eqOp0_out(eqOp0_out_2),
        .eqOp_0(eqOp_0),
        .intc_if(intc_if),
        .line_len_changed(line_len_changed_3),
        .\needs_delay.shift_register_reg[1][7] ({delay_G_r3c2_n_8,delay_G_r3c2_n_9,delay_G_r3c2_n_10,delay_G_r3c2_n_11,delay_G_r3c2_n_12,delay_G_r3c2_n_13,delay_G_r3c2_n_14,delay_G_r3c2_n_15}),
        .\needs_delay.shift_register_reg[26][0]__0 (delay_match_green_input_n_8),
        .\needs_delay.shift_register_reg[26][1]__0 (delay_match_green_input_n_9),
        .\needs_delay.shift_register_reg[26][2]__0 (delay_match_green_input_n_10),
        .\needs_delay.shift_register_reg[26][3]__0 (delay_match_green_input_n_11),
        .\needs_delay.shift_register_reg[26][4]__0 (delay_match_green_input_n_12),
        .\needs_delay.shift_register_reg[26][5]__0 (delay_match_green_input_n_13),
        .\needs_delay.shift_register_reg[26][6]__0 (delay_match_green_input_n_14),
        .\needs_delay.shift_register_reg[26][7]__0 (delay_match_green_input_n_15),
        .\needs_delay.shift_register_reg[28][0] (delay_match_green_input_n_16),
        .\needs_delay.shift_register_reg[28][1] (delay_match_green_input_n_25),
        .\needs_delay.shift_register_reg[28][2] (delay_match_green_input_n_26),
        .\needs_delay.shift_register_reg[28][3] (delay_match_green_input_n_27),
        .\needs_delay.shift_register_reg[28][4] (delay_match_green_input_n_28),
        .\needs_delay.shift_register_reg[28][5] (delay_match_green_input_n_29),
        .\needs_delay.shift_register_reg[28][6] (delay_match_green_input_n_30),
        .\needs_delay.shift_register_reg[28][7] (delay_match_green_input_n_31),
        .\needs_delay.shift_register_reg[2][0] (get_G_n_2),
        .\needs_delay.shift_register_reg[2][1] (get_G_n_3),
        .\needs_delay.shift_register_reg[2][2] (get_G_n_4),
        .\needs_delay.shift_register_reg[2][3] (get_G_n_5),
        .\needs_delay.shift_register_reg[2][4] (get_G_n_6),
        .\needs_delay.shift_register_reg[2][5] (get_G_n_7),
        .\needs_delay.shift_register_reg[2][6] (get_G_n_8),
        .\needs_delay.shift_register_reg[2][7] (get_G_n_9),
        .ram_reg_bram_0(rb_at_br_int),
        .resetn_out(resetn_out),
        .sync_active_to_RB_at_BR(sync_active_to_RB_at_BR),
        .\time_control_regs[0] (\time_control_regs[0] ));
  design_1_v_cfa_0_0_interpolate_RB_at_G get_RB_at_G
       (.D(\needs_delay.shift_register_reg[39]_10 ),
        .G_r3c1_d(G_r3c1_d),
        .G_r4c2_d(G_r4c2_d),
        .Q(L),
        .RB_G_g_intp_b_d(RB_G_g_intp_b_d),
        .RB_G_g_intp_l_d(RB_G_g_intp_l_d),
        .RB_nhood({RB_nhood[47:32],RB_nhood[15:0]}),
        .SR(SR),
        .SS(sync_del_RB_at_G_n_0),
        .aclk(aclk),
        .\core_control_regs[0] (\core_control_regs[0] ),
        .core_en_i_reg(core_en_i_reg_2),
        .core_en_i_reg_0(core_en_i_reg_3),
        .core_en_i_reg_1(core_en_i_reg_4),
        .g_select_ce(g_select_ce),
        .intc_if(intc_if),
        .\muxed_br_b_reg[7]_0 (\muxed_br_b_reg[7] ),
        .\needs_delay.shift_register_reg[1][10] (pix_matrix_RB_n_38),
        .\needs_delay.shift_register_reg[1][10]_0 (pix_matrix_RB_n_36),
        .\needs_delay.shift_register_reg[1][12] (pix_matrix_RB_n_39),
        .\needs_delay.shift_register_reg[1][14] (pix_matrix_RB_n_40),
        .\needs_delay.shift_register_reg[1][15] (pix_matrix_RB_n_41),
        .\needs_delay.shift_register_reg[1][38] ({get_RB_at_G_n_0,get_RB_at_G_n_1,get_RB_at_G_n_2,get_RB_at_G_n_3,get_RB_at_G_n_4,get_RB_at_G_n_5,get_RB_at_G_n_6}),
        .\needs_delay.shift_register_reg[1][40]__0 (pix_matrix_orig_n_7),
        .\needs_delay.shift_register_reg[1][41]__0 (pix_matrix_orig_n_6),
        .\needs_delay.shift_register_reg[1][42]__0 (pix_matrix_orig_n_5),
        .\needs_delay.shift_register_reg[1][43]__0 (pix_matrix_orig_n_4),
        .\needs_delay.shift_register_reg[1][44]__0 (pix_matrix_orig_n_3),
        .\needs_delay.shift_register_reg[1][45]__0 (pix_matrix_orig_n_2),
        .\needs_delay.shift_register_reg[1][46]__0 (pix_matrix_orig_n_1),
        .\needs_delay.shift_register_reg[1][47]__0 (pix_matrix_orig_n_0),
        .\needs_delay.shift_register_reg[1][8] (pix_matrix_RB_n_37),
        .\needs_delay.shift_register_reg[1][8]_0 (pix_matrix_RB_n_3),
        .\needs_delay.shift_register_reg[37][7]__0 (\needs_delay.shift_register_reg[37]_5 ),
        .\needs_delay.shift_register_reg[38][7] (\needs_delay.shift_register_reg[38]_9 ),
        .\needs_delay.shift_register_reg[5][7]__0 (rb_at_g),
        .nhood({nhood[223:216],nhood[134:128]}),
        .\q_reg[0] (Q),
        .\raw_reg[10] (\raw_reg[10] ),
        .rb_select_ce(rb_select_ce),
        .resetn_out(resetn_out),
        .sync_active_to_RB_at_G(sync_active_to_RB_at_G),
        .\time_control_regs[0] (\time_control_regs[0] ),
        .\valid_dm_reg[3]_0 (row_reg));
  FDRE \green_int_d1_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_green_intpol_n_7),
        .Q(green_int_d1[0]),
        .R(1'b0));
  FDRE \green_int_d1_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_green_intpol_n_6),
        .Q(green_int_d1[1]),
        .R(1'b0));
  FDRE \green_int_d1_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_green_intpol_n_5),
        .Q(green_int_d1[2]),
        .R(1'b0));
  FDRE \green_int_d1_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_green_intpol_n_4),
        .Q(green_int_d1[3]),
        .R(1'b0));
  FDRE \green_int_d1_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_green_intpol_n_3),
        .Q(green_int_d1[4]),
        .R(1'b0));
  FDRE \green_int_d1_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_green_intpol_n_2),
        .Q(green_int_d1[5]),
        .R(1'b0));
  FDRE \green_int_d1_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_green_intpol_n_1),
        .Q(green_int_d1[6]),
        .R(1'b0));
  FDRE \green_int_d1_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_green_intpol_n_0),
        .Q(green_int_d1[7]),
        .R(1'b0));
  FDRE \green_int_d2_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(green_int_d1[0]),
        .Q(green_int_d2[0]),
        .R(1'b0));
  FDRE \green_int_d2_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(green_int_d1[1]),
        .Q(green_int_d2[1]),
        .R(1'b0));
  FDRE \green_int_d2_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(green_int_d1[2]),
        .Q(green_int_d2[2]),
        .R(1'b0));
  FDRE \green_int_d2_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(green_int_d1[3]),
        .Q(green_int_d2[3]),
        .R(1'b0));
  FDRE \green_int_d2_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(green_int_d1[4]),
        .Q(green_int_d2[4]),
        .R(1'b0));
  FDRE \green_int_d2_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(green_int_d1[5]),
        .Q(green_int_d2[5]),
        .R(1'b0));
  FDRE \green_int_d2_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(green_int_d1[6]),
        .Q(green_int_d2[6]),
        .R(1'b0));
  FDRE \green_int_d2_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(green_int_d1[7]),
        .Q(green_int_d2[7]),
        .R(1'b0));
  FDRE \green_int_d3_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(p_0_in[0]),
        .Q(green_int_d3[0]),
        .R(1'b0));
  FDRE \green_int_d3_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(p_0_in[1]),
        .Q(green_int_d3[1]),
        .R(1'b0));
  FDRE \green_int_d3_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(p_0_in[2]),
        .Q(green_int_d3[2]),
        .R(1'b0));
  FDRE \green_int_d3_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(p_0_in[3]),
        .Q(green_int_d3[3]),
        .R(1'b0));
  FDRE \green_int_d3_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(p_0_in[4]),
        .Q(green_int_d3[4]),
        .R(1'b0));
  FDRE \green_int_d3_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(p_0_in[5]),
        .Q(green_int_d3[5]),
        .R(1'b0));
  FDRE \green_int_d3_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(p_0_in[6]),
        .Q(green_int_d3[6]),
        .R(1'b0));
  FDRE \green_int_d3_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(p_0_in[7]),
        .Q(green_int_d3[7]),
        .R(1'b0));
  design_1_v_cfa_0_0_pix_matrix__parameterized0 pix_matrix_G
       (.D(pix_matrix_G_n_1),
        .E(flop_ce),
        .G_nhood({G_nhood[63:32],G_nhood[23:0]}),
        .aclk(aclk),
        .active_g_pix_mat(active_g_pix_mat),
        .addr_rd1(addr_rd1),
        .en(active_ce),
        .eqOp0_out(eqOp0_out),
        .intc_if(intc_if),
        .line_len_changed(line_len_changed),
        .\needs_delay.shift_register_reg[29][0]__0 (\addr_rd_reg[9]_0 ),
        .\needs_delay.shift_register_reg[29][0]__0_0 (delay_active_g_int_n_2),
        .\needs_delay.shift_register_reg[29][0]__0_1 (addr_rd),
        .resetn_out(resetn_out),
        .sync_out_reg(sync_out_reg_0),
        .\time_control_regs[0] (\time_control_regs[0] [9:1]),
        .\var_min_cols[9]_i_3 (\var_min_cols[9]_i_3 ),
        .\var_min_cols[9]_i_3_0 ({get_G_n_11,get_G_n_12,get_G_n_13,get_G_n_14,get_G_n_15,get_G_n_16,get_G_n_17,get_G_n_18,minusOp}),
        .we(we),
        .wr_data(g_int));
  design_1_v_cfa_0_0_pix_matrix__parameterized1 pix_matrix_RB
       (.D(minusOp),
        .E(addr_rd_1),
        .RB_nhood({RB_nhood[47:32],RB_nhood[15:0]}),
        .SR(addr_rd0_in),
        .aclk(aclk),
        .active_rb_pix_mat(active_rb_pix_mat),
        .\core_control_regs[0] (\core_control_regs[0] ),
        .en(flop_ce_0),
        .eqOp0_out(eqOp0_out_2),
        .intc_if(intc_if),
        .line_len_changed(line_len_changed_3),
        .\muxed_br_l_reg[0] (pix_matrix_RB_n_37),
        .\muxed_br_l_reg[2] (pix_matrix_RB_n_38),
        .\muxed_br_l_reg[4] (pix_matrix_RB_n_39),
        .\muxed_br_l_reg[6] (pix_matrix_RB_n_40),
        .\muxed_br_l_reg[7] (pix_matrix_RB_n_41),
        .\muxed_br_r_reg[0] (pix_matrix_RB_n_3),
        .\muxed_br_r_reg[2] (pix_matrix_RB_n_36),
        .\needs_delay.shift_register_reg[17][0]__0 (\addr_rd_reg[9] ),
        .\needs_delay.shift_register_reg[17][0]__0_0 (\needs_delay.shift_register_reg[17][0]__0 ),
        .resetn_out(resetn_out),
        .\row_reg[0] (row_reg),
        .\time_control_regs[0] (\time_control_regs[0] [9:1]),
        .\var_min_cols[9]_i_3 ({pix_matrix_G_n_1,get_G_n_11,get_G_n_12,get_G_n_13,get_G_n_14,get_G_n_15,get_G_n_16,get_G_n_17,get_G_n_18}),
        .wr_data(rb_at_br_int));
  design_1_v_cfa_0_0_pix_matrix pix_matrix_orig
       (.D({get_G_n_19,get_G_n_20,get_G_n_21,get_G_n_22,get_G_n_23,get_G_n_24,get_G_n_25,get_G_n_26,get_G_n_27,D}),
        .\D0103_reg[7] ({nhood[231:216],nhood[207:192],nhood[183],nhood[151:144],nhood[135:104],nhood[87:80],nhood[71:64],nhood[55:48],nhood[31:24],nhood[15:8]}),
        .\D0103_reg[8] ({pix_matrix_orig_n_170,pix_matrix_orig_n_171,pix_matrix_orig_n_172,pix_matrix_orig_n_173,pix_matrix_orig_n_174,pix_matrix_orig_n_175,pix_matrix_orig_n_176,pix_matrix_orig_n_177,pix_matrix_orig_n_178}),
        .\D0111_reg[8] ({pix_matrix_orig_n_206,pix_matrix_orig_n_207,pix_matrix_orig_n_208,pix_matrix_orig_n_209,pix_matrix_orig_n_210,pix_matrix_orig_n_211,pix_matrix_orig_n_212,pix_matrix_orig_n_213,pix_matrix_orig_n_214}),
        .\D0313_reg[7] ({pix_matrix_orig_n_129,pix_matrix_orig_n_130,pix_matrix_orig_n_131,pix_matrix_orig_n_132,pix_matrix_orig_n_133,pix_matrix_orig_n_134,pix_matrix_orig_n_135,pix_matrix_orig_n_136}),
        .\D0515_reg[8] ({pix_matrix_orig_n_224,pix_matrix_orig_n_225,pix_matrix_orig_n_226,pix_matrix_orig_n_227,pix_matrix_orig_n_228,pix_matrix_orig_n_229,pix_matrix_orig_n_230,pix_matrix_orig_n_231,pix_matrix_orig_n_232}),
        .\D1113_reg[8] ({pix_matrix_orig_n_179,pix_matrix_orig_n_180,pix_matrix_orig_n_181,pix_matrix_orig_n_182,pix_matrix_orig_n_183,pix_matrix_orig_n_184,pix_matrix_orig_n_185,pix_matrix_orig_n_186,pix_matrix_orig_n_187}),
        .\D1121_reg[8] ({pix_matrix_orig_n_188,pix_matrix_orig_n_189,pix_matrix_orig_n_190,pix_matrix_orig_n_191,pix_matrix_orig_n_192,pix_matrix_orig_n_193,pix_matrix_orig_n_194,pix_matrix_orig_n_195,pix_matrix_orig_n_196}),
        .\D1315_reg[8] (\robust_chrominance.get_var_min_G/plusOp ),
        .\D1323_reg[8] ({pix_matrix_orig_n_197,pix_matrix_orig_n_198,pix_matrix_orig_n_199,pix_matrix_orig_n_200,pix_matrix_orig_n_201,pix_matrix_orig_n_202,pix_matrix_orig_n_203,pix_matrix_orig_n_204,pix_matrix_orig_n_205}),
        .\D1525_reg[8] ({pix_matrix_orig_n_215,pix_matrix_orig_n_216,pix_matrix_orig_n_217,pix_matrix_orig_n_218,pix_matrix_orig_n_219,pix_matrix_orig_n_220,pix_matrix_orig_n_221,pix_matrix_orig_n_222,pix_matrix_orig_n_223}),
        .\D2123_reg[8] ({pix_matrix_orig_n_233,pix_matrix_orig_n_234,pix_matrix_orig_n_235,pix_matrix_orig_n_236,pix_matrix_orig_n_237,pix_matrix_orig_n_238,pix_matrix_orig_n_239,pix_matrix_orig_n_240,pix_matrix_orig_n_241}),
        .\D2325_reg[8] ({pix_matrix_orig_n_242,pix_matrix_orig_n_243,pix_matrix_orig_n_244,pix_matrix_orig_n_245,pix_matrix_orig_n_246,pix_matrix_orig_n_247,pix_matrix_orig_n_248,pix_matrix_orig_n_249,pix_matrix_orig_n_250}),
        .E(E),
        .S({pix_matrix_orig_n_121,pix_matrix_orig_n_122,pix_matrix_orig_n_123,pix_matrix_orig_n_124,pix_matrix_orig_n_125,pix_matrix_orig_n_126,pix_matrix_orig_n_127,pix_matrix_orig_n_128}),
        .aclk(aclk),
        .active_input_reg(ram_reg_bram_0),
        .\d1113_reg[7] ({pix_matrix_orig_n_137,pix_matrix_orig_n_138,pix_matrix_orig_n_139,pix_matrix_orig_n_140,pix_matrix_orig_n_141,pix_matrix_orig_n_142,pix_matrix_orig_n_143,pix_matrix_orig_n_144}),
        .\d1323_reg[7] ({pix_matrix_orig_n_145,pix_matrix_orig_n_146,pix_matrix_orig_n_147,pix_matrix_orig_n_148,pix_matrix_orig_n_149,pix_matrix_orig_n_150,pix_matrix_orig_n_151,pix_matrix_orig_n_152}),
        .\i_b_reg[7] ({pix_matrix_orig_n_153,pix_matrix_orig_n_154,pix_matrix_orig_n_155,pix_matrix_orig_n_156,pix_matrix_orig_n_157,pix_matrix_orig_n_158,pix_matrix_orig_n_159,pix_matrix_orig_n_160}),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[2][0] (get_G_n_2),
        .\needs_delay.shift_register_reg[2][1] (get_G_n_3),
        .\needs_delay.shift_register_reg[2][2] (get_G_n_4),
        .\needs_delay.shift_register_reg[2][3] (get_G_n_5),
        .\needs_delay.shift_register_reg[2][4] (get_G_n_6),
        .\needs_delay.shift_register_reg[2][5] (get_G_n_7),
        .\needs_delay.shift_register_reg[2][6] ({get_RB_at_G_n_0,get_RB_at_G_n_1,get_RB_at_G_n_2,get_RB_at_G_n_3,get_RB_at_G_n_4,get_RB_at_G_n_5,get_RB_at_G_n_6}),
        .\needs_delay.shift_register_reg[2][6]_0 (get_G_n_8),
        .\needs_delay.shift_register_reg[2][7] (get_G_n_9),
        .\needs_delay.shift_register_reg[3][0] (get_G_n_31),
        .\needs_delay.shift_register_reg[3][3] (valid_ablr_d),
        .\rb_orig_a_d2_reg[0] (pix_matrix_orig_n_7),
        .\rb_orig_a_d2_reg[1] (pix_matrix_orig_n_6),
        .\rb_orig_a_d2_reg[2] (pix_matrix_orig_n_5),
        .\rb_orig_a_d2_reg[3] (pix_matrix_orig_n_4),
        .\rb_orig_a_d2_reg[4] (pix_matrix_orig_n_3),
        .\rb_orig_a_d2_reg[5] (pix_matrix_orig_n_2),
        .\rb_orig_a_d2_reg[6] (pix_matrix_orig_n_1),
        .\rb_orig_a_d2_reg[7] (pix_matrix_orig_n_0),
        .resetn_out(resetn_out),
        .\time_control_regs[0] (\time_control_regs[0] [9:0]),
        .wr_data(video_data_in_d));
  FDRE #(
    .INIT(1'b0)) 
    \rb_at_g_d1_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_rb_at_g_n_7),
        .Q(rb_at_g_d1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_at_g_d1_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_rb_at_g_n_6),
        .Q(rb_at_g_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_at_g_d1_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_rb_at_g_n_5),
        .Q(rb_at_g_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_at_g_d1_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_rb_at_g_n_4),
        .Q(rb_at_g_d1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_at_g_d1_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_rb_at_g_n_3),
        .Q(rb_at_g_d1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_at_g_d1_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_rb_at_g_n_2),
        .Q(rb_at_g_d1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_at_g_d1_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_rb_at_g_n_1),
        .Q(rb_at_g_d1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_at_g_d1_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_rb_at_g_n_0),
        .Q(rb_at_g_d1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_at_g_d2_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_at_g_d1[0]),
        .Q(p_1_in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_at_g_d2_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_at_g_d1[1]),
        .Q(p_1_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_at_g_d2_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_at_g_d1[2]),
        .Q(p_1_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_at_g_d2_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_at_g_d1[3]),
        .Q(p_1_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_at_g_d2_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_at_g_d1[4]),
        .Q(p_1_in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_at_g_d2_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_at_g_d1[5]),
        .Q(p_1_in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_at_g_d2_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_at_g_d1[6]),
        .Q(p_1_in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_at_g_d2_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_at_g_d1[7]),
        .Q(p_1_in[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_at_g_d3_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(p_1_in[8]),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_at_g_d3_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(p_1_in[9]),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_at_g_d3_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(p_1_in[10]),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_at_g_d3_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(p_1_in[11]),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_at_g_d3_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(p_1_in[12]),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_at_g_d3_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(p_1_in[13]),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_at_g_d3_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(p_1_in[14]),
        .Q(p_1_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_at_g_d3_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(p_1_in[15]),
        .Q(p_1_in[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF5AEDEDA5004848)) 
    \rb_int[0]_i_2 
       (.I0(\core_control_regs[0] [1]),
        .I1(rb_int_d3[0]),
        .I2(\core_control_regs[0] [0]),
        .I3(rb_int_d2[0]),
        .I4(row_outmux_reg),
        .I5(\rb_int_d1_reg_n_0_[0] ),
        .O(\rb_int[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF5AEDEDA5004848)) 
    \rb_int[1]_i_2 
       (.I0(\core_control_regs[0] [1]),
        .I1(rb_int_d3[1]),
        .I2(\core_control_regs[0] [0]),
        .I3(rb_int_d2[1]),
        .I4(row_outmux_reg),
        .I5(\rb_int_d1_reg_n_0_[1] ),
        .O(\rb_int[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF5AEDEDA5004848)) 
    \rb_int[2]_i_2 
       (.I0(\core_control_regs[0] [1]),
        .I1(rb_int_d3[2]),
        .I2(\core_control_regs[0] [0]),
        .I3(rb_int_d2[2]),
        .I4(row_outmux_reg),
        .I5(\rb_int_d1_reg_n_0_[2] ),
        .O(\rb_int[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF5AEDEDA5004848)) 
    \rb_int[3]_i_2 
       (.I0(\core_control_regs[0] [1]),
        .I1(rb_int_d3[3]),
        .I2(\core_control_regs[0] [0]),
        .I3(rb_int_d2[3]),
        .I4(row_outmux_reg),
        .I5(\rb_int_d1_reg_n_0_[3] ),
        .O(\rb_int[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF5AEDEDA5004848)) 
    \rb_int[4]_i_2 
       (.I0(\core_control_regs[0] [1]),
        .I1(rb_int_d3[4]),
        .I2(\core_control_regs[0] [0]),
        .I3(rb_int_d2[4]),
        .I4(row_outmux_reg),
        .I5(\rb_int_d1_reg_n_0_[4] ),
        .O(\rb_int[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF5AEDEDA5004848)) 
    \rb_int[5]_i_2 
       (.I0(\core_control_regs[0] [1]),
        .I1(rb_int_d3[5]),
        .I2(\core_control_regs[0] [0]),
        .I3(rb_int_d2[5]),
        .I4(row_outmux_reg),
        .I5(\rb_int_d1_reg_n_0_[5] ),
        .O(\rb_int[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF5AEDEDA5004848)) 
    \rb_int[6]_i_2 
       (.I0(\core_control_regs[0] [1]),
        .I1(rb_int_d3[6]),
        .I2(\core_control_regs[0] [0]),
        .I3(rb_int_d2[6]),
        .I4(row_outmux_reg),
        .I5(\rb_int_d1_reg_n_0_[6] ),
        .O(\rb_int[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF5AEDEDA5004848)) 
    \rb_int[7]_i_2 
       (.I0(\core_control_regs[0] [1]),
        .I1(rb_int_d3[7]),
        .I2(\core_control_regs[0] [0]),
        .I3(rb_int_d2[7]),
        .I4(row_outmux_reg),
        .I5(\rb_int_d1_reg_n_0_[7] ),
        .O(\rb_int[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_d1_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_rb_intpol_n_7),
        .Q(\rb_int_d1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_d1_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_rb_intpol_n_6),
        .Q(\rb_int_d1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_d1_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_rb_intpol_n_5),
        .Q(\rb_int_d1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_d1_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_rb_intpol_n_4),
        .Q(\rb_int_d1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_d1_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_rb_intpol_n_3),
        .Q(\rb_int_d1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_d1_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_rb_intpol_n_2),
        .Q(\rb_int_d1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_d1_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_rb_intpol_n_1),
        .Q(\rb_int_d1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_d1_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(delay_match_rb_intpol_n_0),
        .Q(\rb_int_d1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_d2_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\rb_int_d1_reg_n_0_[0] ),
        .Q(rb_int_d2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_d2_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\rb_int_d1_reg_n_0_[1] ),
        .Q(rb_int_d2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_d2_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\rb_int_d1_reg_n_0_[2] ),
        .Q(rb_int_d2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_d2_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\rb_int_d1_reg_n_0_[3] ),
        .Q(rb_int_d2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_d2_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\rb_int_d1_reg_n_0_[4] ),
        .Q(rb_int_d2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_d2_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\rb_int_d1_reg_n_0_[5] ),
        .Q(rb_int_d2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_d2_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\rb_int_d1_reg_n_0_[6] ),
        .Q(rb_int_d2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_d2_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(\rb_int_d1_reg_n_0_[7] ),
        .Q(rb_int_d2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_d3_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_int_d2[0]),
        .Q(rb_int_d3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_d3_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_int_d2[1]),
        .Q(rb_int_d3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_d3_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_int_d2[2]),
        .Q(rb_int_d3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_d3_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_int_d2[3]),
        .Q(rb_int_d3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_d3_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_int_d2[4]),
        .Q(rb_int_d3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_d3_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_int_d2[5]),
        .Q(rb_int_d3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_d3_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_int_d2[6]),
        .Q(rb_int_d3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_d3_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_int_d2[7]),
        .Q(rb_int_d3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_reg[0] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_int[0]),
        .Q(\rb_int_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_reg[1] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_int[1]),
        .Q(\rb_int_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_reg[2] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_int[2]),
        .Q(\rb_int_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_reg[3] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_int[3]),
        .Q(\rb_int_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_reg[4] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_int[4]),
        .Q(\rb_int_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_reg[5] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_int[5]),
        .Q(\rb_int_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_reg[6] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_int[6]),
        .Q(\rb_int_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_int_reg[7] 
       (.C(aclk),
        .CE(core_en_i_reg_0),
        .D(rb_int[7]),
        .Q(\rb_int_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \row_g_int_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(sync_del_G_n_5),
        .Q(row_g_int_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \row_outmux_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(sync_del_Out_Mux_n_1),
        .Q(row_outmux_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sync_active_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstB.t_qb_reg[9] ),
        .Q(sync_out_reg),
        .R(1'b0));
  design_1_v_cfa_0_0_timing_delay sync_del_G
       (.CO(active_g_int_reg_i_3_n_3),
        .Q(col_g_int_reg__0__0[9]),
        .SR(sync_del_G_n_0),
        .SS(sync_del_G_n_2),
        .aclk(aclk),
        .active_g_int_reg(sync_del_G_n_3),
        .active_g_int_reg_0(active_g_int_reg_n_0),
        .\active_to_G_delay_reg[11]_inv ({\active_to_G_delay_reg[11]_inv_n_0 ,active_to_G_delay[10:3],active_to_G_delay[1]}),
        .addr_rd1(addr_rd1),
        .aresetn(SR),
        .\col_g_int_reg[0] (active_g_int_i_6_n_0),
        .\col_g_int_reg[3] (active_g_int_i_4_n_0),
        .\col_g_int_reg[6] (active_g_int_i_5_n_0),
        .delay(active_to_RB_G_delay[3]),
        .intc_if(intc_if),
        .line_len_changed(line_len_changed),
        .resetn_out(resetn_out),
        .row_g_int0(row_g_int0),
        .row_g_int_reg(row_g_int_reg),
        .row_g_int_reg_0_sp_1(sync_del_G_n_5),
        .sync_active_reg(sync_out_reg),
        .sync_out_reg_0(sync_out_reg_0),
        .\total_cols_reg[9] (\valid_ablr_reg[1] ),
        .\total_cols_reg[9]_0 (L[10]));
  design_1_v_cfa_0_0_timing_delay_8 sync_del_Out_Mux
       (.CO(active_outmux_reg_i_2_n_3),
        .Q(col_outmux_reg__0[9]),
        .SS(sync_del_Out_Mux_n_0),
        .aclk(aclk),
        .activate_outmux_reg(sync_del_Out_Mux_n_2),
        .activate_outmux_reg_0(activate_outmux_reg_n_0),
        .active_outmux(active_outmux),
        .active_outmux_reg(sync_del_Out_Mux_n_3),
        .\active_to_OutMux_delay_reg[11]_inv (\active_to_OutMux_delay_reg[11]_inv_n_0 ),
        .aresetn(SR),
        .\col_outmux_reg[0] (active_outmux_i_16_n_0),
        .\col_outmux_reg[3] (active_outmux_i_14_n_0),
        .\col_outmux_reg[6] (active_outmux_i_15_n_0),
        .delay({active_to_OutMux_delay[10:2],active_to_OutMux_delay[0]}),
        .intc_if(intc_if),
        .resetn_out(resetn_out),
        .row_outmux_reg(row_outmux_reg),
        .row_outmux_reg_0_sp_1(sync_del_Out_Mux_n_1),
        .sync_active_reg(sync_out_reg),
        .\total_cols_reg[9] (L[10]));
  design_1_v_cfa_0_0_timing_delay_9 sync_del_RB_at_BR
       (.Q({\active_to_RB_BR_delay_reg[11]_inv_n_0 ,active_to_RB_BR_delay}),
        .SS(sync_del_RB_at_BR_n_0),
        .aclk(aclk),
        .aresetn(SR),
        .intc_if(intc_if),
        .resetn_out(resetn_out),
        .sync_active_reg(sync_out_reg),
        .sync_active_to_RB_at_BR(sync_active_to_RB_at_BR));
  design_1_v_cfa_0_0_timing_delay_10 sync_del_RB_at_G
       (.Q(\active_to_RB_G_delay_reg[11]_inv_n_0 ),
        .SS(sync_del_RB_at_G_n_0),
        .aclk(aclk),
        .aresetn(SR),
        .delay({active_to_RB_G_delay[10:3],active_to_OutMux_delay[2],active_to_RB_G_delay[1]}),
        .intc_if(intc_if),
        .resetn_out(resetn_out),
        .sync_active_reg(sync_out_reg),
        .sync_active_to_RB_at_G(sync_active_to_RB_at_G));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \total_cols[6]_i_1 
       (.I0(\time_control_regs[0] [6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \total_cols[7]_i_1 
       (.I0(\time_control_regs[0] [6]),
        .I1(\time_control_regs[0] [7]),
        .O(plusOp[7]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \total_cols[8]_i_1 
       (.I0(\time_control_regs[0] [6]),
        .I1(\time_control_regs[0] [7]),
        .I2(\time_control_regs[0] [8]),
        .O(plusOp[8]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \total_cols[9]_i_1 
       (.I0(\time_control_regs[0] [7]),
        .I1(\time_control_regs[0] [6]),
        .I2(\time_control_regs[0] [8]),
        .I3(\time_control_regs[0] [9]),
        .O(plusOp[9]));
  FDRE #(
    .INIT(1'b0)) 
    \total_cols_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\time_control_regs[0] [0]),
        .Q(L[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \total_cols_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\time_control_regs[0] [1]),
        .Q(L[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \total_cols_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\time_control_regs[0] [2]),
        .Q(L[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \total_cols_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\time_control_regs[0] [3]),
        .Q(L[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \total_cols_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\time_control_regs[0] [4]),
        .Q(L[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \total_cols_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\time_control_regs[0] [5]),
        .Q(L[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \total_cols_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[6]),
        .Q(L[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \total_cols_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[7]),
        .Q(L[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \total_cols_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[8]),
        .Q(L[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \total_cols_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(plusOp[9]),
        .Q(L[10]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \video_data_out_p[23]_i_3 
       (.I0(col_outmux_reg__1),
        .I1(row_outmux_reg),
        .I2(\core_control_regs[0] [0]),
        .I3(\core_control_regs[0] [1]),
        .O(video_data_out_p12_out));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_p_reg[0] 
       (.C(aclk),
        .CE(active_outmux_reg_0),
        .D(p_6_out[0]),
        .Q(\video_data_out_p_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_p_reg[10] 
       (.C(aclk),
        .CE(active_outmux_reg_0),
        .D(p_6_out[10]),
        .Q(\video_data_out_p_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_p_reg[11] 
       (.C(aclk),
        .CE(active_outmux_reg_0),
        .D(p_6_out[11]),
        .Q(\video_data_out_p_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_p_reg[12] 
       (.C(aclk),
        .CE(active_outmux_reg_0),
        .D(p_6_out[12]),
        .Q(\video_data_out_p_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_p_reg[13] 
       (.C(aclk),
        .CE(active_outmux_reg_0),
        .D(p_6_out[13]),
        .Q(\video_data_out_p_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_p_reg[14] 
       (.C(aclk),
        .CE(active_outmux_reg_0),
        .D(p_6_out[14]),
        .Q(\video_data_out_p_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_p_reg[15] 
       (.C(aclk),
        .CE(active_outmux_reg_0),
        .D(p_6_out[15]),
        .Q(\video_data_out_p_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_p_reg[16] 
       (.C(aclk),
        .CE(active_outmux_reg_0),
        .D(p_6_out[16]),
        .Q(\video_data_out_p_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_p_reg[17] 
       (.C(aclk),
        .CE(active_outmux_reg_0),
        .D(p_6_out[17]),
        .Q(\video_data_out_p_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_p_reg[18] 
       (.C(aclk),
        .CE(active_outmux_reg_0),
        .D(p_6_out[18]),
        .Q(\video_data_out_p_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_p_reg[19] 
       (.C(aclk),
        .CE(active_outmux_reg_0),
        .D(p_6_out[19]),
        .Q(\video_data_out_p_reg_n_0_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_p_reg[1] 
       (.C(aclk),
        .CE(active_outmux_reg_0),
        .D(p_6_out[1]),
        .Q(\video_data_out_p_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_p_reg[20] 
       (.C(aclk),
        .CE(active_outmux_reg_0),
        .D(p_6_out[20]),
        .Q(\video_data_out_p_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_p_reg[21] 
       (.C(aclk),
        .CE(active_outmux_reg_0),
        .D(p_6_out[21]),
        .Q(\video_data_out_p_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_p_reg[22] 
       (.C(aclk),
        .CE(active_outmux_reg_0),
        .D(p_6_out[22]),
        .Q(\video_data_out_p_reg_n_0_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_p_reg[23] 
       (.C(aclk),
        .CE(active_outmux_reg_0),
        .D(p_6_out[23]),
        .Q(\video_data_out_p_reg_n_0_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_p_reg[2] 
       (.C(aclk),
        .CE(active_outmux_reg_0),
        .D(p_6_out[2]),
        .Q(\video_data_out_p_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_p_reg[3] 
       (.C(aclk),
        .CE(active_outmux_reg_0),
        .D(p_6_out[3]),
        .Q(\video_data_out_p_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_p_reg[4] 
       (.C(aclk),
        .CE(active_outmux_reg_0),
        .D(p_6_out[4]),
        .Q(\video_data_out_p_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_p_reg[5] 
       (.C(aclk),
        .CE(active_outmux_reg_0),
        .D(p_6_out[5]),
        .Q(\video_data_out_p_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_p_reg[6] 
       (.C(aclk),
        .CE(active_outmux_reg_0),
        .D(p_6_out[6]),
        .Q(\video_data_out_p_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_p_reg[7] 
       (.C(aclk),
        .CE(active_outmux_reg_0),
        .D(p_6_out[7]),
        .Q(\video_data_out_p_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_p_reg[8] 
       (.C(aclk),
        .CE(active_outmux_reg_0),
        .D(p_6_out[8]),
        .Q(\video_data_out_p_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_p_reg[9] 
       (.C(aclk),
        .CE(active_outmux_reg_0),
        .D(p_6_out[9]),
        .Q(\video_data_out_p_reg_n_0_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\video_data_out_p_reg_n_0_[0] ),
        .Q(\GenerateDoutWriteFirstB.t_qb_reg[15] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(\video_data_out_p_reg_n_0_[10] ),
        .Q(\GenerateDoutWriteFirstB.t_qb_reg[15] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_reg[11] 
       (.C(aclk),
        .CE(intc_if),
        .D(\video_data_out_p_reg_n_0_[11] ),
        .Q(\GenerateDoutWriteFirstB.t_qb_reg[15] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_reg[12] 
       (.C(aclk),
        .CE(intc_if),
        .D(\video_data_out_p_reg_n_0_[12] ),
        .Q(\GenerateDoutWriteFirstB.t_qb_reg[15] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_reg[13] 
       (.C(aclk),
        .CE(intc_if),
        .D(\video_data_out_p_reg_n_0_[13] ),
        .Q(\GenerateDoutWriteFirstB.t_qb_reg[15] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_reg[14] 
       (.C(aclk),
        .CE(intc_if),
        .D(\video_data_out_p_reg_n_0_[14] ),
        .Q(\GenerateDoutWriteFirstB.t_qb_reg[15] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_reg[15] 
       (.C(aclk),
        .CE(intc_if),
        .D(\video_data_out_p_reg_n_0_[15] ),
        .Q(\GenerateDoutWriteFirstB.t_qb_reg[15] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_reg[16] 
       (.C(aclk),
        .CE(intc_if),
        .D(\video_data_out_p_reg_n_0_[16] ),
        .Q(\GenerateDoutWriteFirstB.t_qb_reg[15] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_reg[17] 
       (.C(aclk),
        .CE(intc_if),
        .D(\video_data_out_p_reg_n_0_[17] ),
        .Q(\GenerateDoutWriteFirstB.t_qb_reg[15] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_reg[18] 
       (.C(aclk),
        .CE(intc_if),
        .D(\video_data_out_p_reg_n_0_[18] ),
        .Q(\GenerateDoutWriteFirstB.t_qb_reg[15] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_reg[19] 
       (.C(aclk),
        .CE(intc_if),
        .D(\video_data_out_p_reg_n_0_[19] ),
        .Q(\GenerateDoutWriteFirstB.t_qb_reg[15] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\video_data_out_p_reg_n_0_[1] ),
        .Q(\GenerateDoutWriteFirstB.t_qb_reg[15] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_reg[20] 
       (.C(aclk),
        .CE(intc_if),
        .D(\video_data_out_p_reg_n_0_[20] ),
        .Q(\GenerateDoutWriteFirstB.t_qb_reg[15] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_reg[21] 
       (.C(aclk),
        .CE(intc_if),
        .D(\video_data_out_p_reg_n_0_[21] ),
        .Q(\GenerateDoutWriteFirstB.t_qb_reg[15] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_reg[22] 
       (.C(aclk),
        .CE(intc_if),
        .D(\video_data_out_p_reg_n_0_[22] ),
        .Q(\GenerateDoutWriteFirstB.t_qb_reg[15] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_reg[23] 
       (.C(aclk),
        .CE(intc_if),
        .D(\video_data_out_p_reg_n_0_[23] ),
        .Q(\GenerateDoutWriteFirstB.t_qb_reg[15] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\video_data_out_p_reg_n_0_[2] ),
        .Q(\GenerateDoutWriteFirstB.t_qb_reg[15] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\video_data_out_p_reg_n_0_[3] ),
        .Q(\GenerateDoutWriteFirstB.t_qb_reg[15] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\video_data_out_p_reg_n_0_[4] ),
        .Q(\GenerateDoutWriteFirstB.t_qb_reg[15] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\video_data_out_p_reg_n_0_[5] ),
        .Q(\GenerateDoutWriteFirstB.t_qb_reg[15] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\video_data_out_p_reg_n_0_[6] ),
        .Q(\GenerateDoutWriteFirstB.t_qb_reg[15] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\video_data_out_p_reg_n_0_[7] ),
        .Q(\GenerateDoutWriteFirstB.t_qb_reg[15] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(\video_data_out_p_reg_n_0_[8] ),
        .Q(\GenerateDoutWriteFirstB.t_qb_reg[15] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \video_data_out_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(\video_data_out_p_reg_n_0_[9] ),
        .Q(\GenerateDoutWriteFirstB.t_qb_reg[15] [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "var_min_interpolate_G" *) 
module design_1_v_cfa_0_0_var_min_interpolate_G
   (SR,
    D,
    DI,
    Q,
    intc_if,
    aclk,
    c,
    nhood,
    S,
    \needs_delay.shift_register_reg[1][39] ,
    \needs_delay.shift_register_reg[1][23] ,
    resetn_out,
    \needs_delay.shift_register_reg[1][23]_0 ,
    \needs_delay.shift_register_reg[1][23]_1 ,
    \needs_delay.shift_register_reg[1][39]_0 ,
    \needs_delay.shift_register_reg[1][39]_1 ,
    core_en_i_reg,
    \needs_delay.shift_register_reg[1][39]_2 ,
    \needs_delay.shift_register_reg[1][23]_2 ,
    \needs_delay.shift_register_reg[1][39]_3 ,
    \needs_delay.shift_register_reg[2][6] ,
    \needs_delay.shift_register_reg[1][7] ,
    \needs_delay.shift_register_reg[1][7]_0 ,
    \needs_delay.shift_register_reg[1][39]_4 ,
    \needs_delay.shift_register_reg[1][23]_3 );
  output [0:0]SR;
  output [7:0]D;
  output [7:0]DI;
  output [7:0]Q;
  input [0:0]intc_if;
  input aclk;
  input [7:0]c;
  input [104:0]nhood;
  input [7:0]S;
  input [7:0]\needs_delay.shift_register_reg[1][39] ;
  input [7:0]\needs_delay.shift_register_reg[1][23] ;
  input resetn_out;
  input [7:0]\needs_delay.shift_register_reg[1][23]_0 ;
  input [8:0]\needs_delay.shift_register_reg[1][23]_1 ;
  input [8:0]\needs_delay.shift_register_reg[1][39]_0 ;
  input [8:0]\needs_delay.shift_register_reg[1][39]_1 ;
  input [0:0]core_en_i_reg;
  input [8:0]\needs_delay.shift_register_reg[1][39]_2 ;
  input [8:0]\needs_delay.shift_register_reg[1][23]_2 ;
  input [8:0]\needs_delay.shift_register_reg[1][39]_3 ;
  input [6:0]\needs_delay.shift_register_reg[2][6] ;
  input [8:0]\needs_delay.shift_register_reg[1][7] ;
  input [8:0]\needs_delay.shift_register_reg[1][7]_0 ;
  input [8:0]\needs_delay.shift_register_reg[1][39]_4 ;
  input [8:0]\needs_delay.shift_register_reg[1][23]_3 ;

  wire [7:0]D;
  wire [7:0]DI;
  wire \G13[0]_i_1__0_n_0 ;
  wire \G13[1]_i_1__0_n_0 ;
  wire \G13[2]_i_1__0_n_0 ;
  wire \G13[3]_i_1__0_n_0 ;
  wire \G13[4]_i_1__0_n_0 ;
  wire \G13[5]_i_1__0_n_0 ;
  wire \G13[6]_i_1__0_n_0 ;
  wire \G13[7]_i_1__0_n_0 ;
  wire \G13[7]_i_2__0_n_0 ;
  wire [7:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire aclk;
  wire [11:0]ave1d;
  wire [11:0]ave2d;
  wire [11:0]ave3d;
  wire [11:0]ave4d;
  wire [11:0]ave_1;
  wire [11:0]ave_2;
  wire [11:0]ave_3;
  wire [11:0]ave_4;
  wire [7:0]c;
  wire [0:0]core_en_i_reg;
  wire [10:1]den1;
  wire \den1[10]_i_2_n_0 ;
  wire \den1[7]_i_2_n_0 ;
  wire \den1[7]_i_3_n_0 ;
  wire \den1[7]_i_4_n_0 ;
  wire \den1[7]_i_5_n_0 ;
  wire \den1[7]_i_6_n_0 ;
  wire \den1[7]_i_7_n_0 ;
  wire \den1[7]_i_8_n_0 ;
  wire \den1[7]_i_9_n_0 ;
  wire [10:1]den2;
  wire \den2[10]_i_2_n_0 ;
  wire \den2[7]_i_2_n_0 ;
  wire \den2[7]_i_3_n_0 ;
  wire \den2[7]_i_4_n_0 ;
  wire \den2[7]_i_5_n_0 ;
  wire \den2[7]_i_6_n_0 ;
  wire \den2[7]_i_7_n_0 ;
  wire \den2[7]_i_8_n_0 ;
  wire \den2[7]_i_9_n_0 ;
  wire [10:1]den3;
  wire \den3[10]_i_2_n_0 ;
  wire \den3[7]_i_2_n_0 ;
  wire \den3[7]_i_3_n_0 ;
  wire \den3[7]_i_4_n_0 ;
  wire \den3[7]_i_5_n_0 ;
  wire \den3[7]_i_6_n_0 ;
  wire \den3[7]_i_7_n_0 ;
  wire \den3[7]_i_8_n_0 ;
  wire \den3[7]_i_9_n_0 ;
  wire [10:1]den4;
  wire \den4[10]_i_2_n_0 ;
  wire \den4[7]_i_2_n_0 ;
  wire \den4[7]_i_3_n_0 ;
  wire \den4[7]_i_4_n_0 ;
  wire \den4[7]_i_5_n_0 ;
  wire \den4[7]_i_6_n_0 ;
  wire \den4[7]_i_7_n_0 ;
  wire \den4[7]_i_8_n_0 ;
  wire \den4[7]_i_9_n_0 ;
  wire get_ave_var_SDs_n_0;
  wire get_ave_var_SDs_n_1;
  wire get_ave_var_SDs_n_105;
  wire get_ave_var_SDs_n_106;
  wire get_ave_var_SDs_n_107;
  wire get_ave_var_SDs_n_108;
  wire get_ave_var_SDs_n_109;
  wire get_ave_var_SDs_n_110;
  wire get_ave_var_SDs_n_111;
  wire get_ave_var_SDs_n_112;
  wire get_ave_var_SDs_n_113;
  wire get_ave_var_SDs_n_114;
  wire get_ave_var_SDs_n_124;
  wire get_ave_var_SDs_n_125;
  wire get_ave_var_SDs_n_126;
  wire get_ave_var_SDs_n_127;
  wire get_ave_var_SDs_n_128;
  wire get_ave_var_SDs_n_129;
  wire get_ave_var_SDs_n_130;
  wire get_ave_var_SDs_n_131;
  wire get_ave_var_SDs_n_132;
  wire get_ave_var_SDs_n_133;
  wire get_ave_var_SDs_n_143;
  wire get_ave_var_SDs_n_144;
  wire get_ave_var_SDs_n_145;
  wire get_ave_var_SDs_n_146;
  wire get_ave_var_SDs_n_147;
  wire get_ave_var_SDs_n_148;
  wire get_ave_var_SDs_n_149;
  wire get_ave_var_SDs_n_150;
  wire get_ave_var_SDs_n_2;
  wire get_ave_var_SDs_n_3;
  wire get_ave_var_SDs_n_4;
  wire get_ave_var_SDs_n_5;
  wire get_ave_var_SDs_n_6;
  wire get_ave_var_SDs_n_67;
  wire get_ave_var_SDs_n_68;
  wire get_ave_var_SDs_n_69;
  wire get_ave_var_SDs_n_7;
  wire get_ave_var_SDs_n_70;
  wire get_ave_var_SDs_n_71;
  wire get_ave_var_SDs_n_72;
  wire get_ave_var_SDs_n_73;
  wire get_ave_var_SDs_n_74;
  wire get_ave_var_SDs_n_75;
  wire get_ave_var_SDs_n_76;
  wire get_ave_var_SDs_n_8;
  wire get_ave_var_SDs_n_86;
  wire get_ave_var_SDs_n_87;
  wire get_ave_var_SDs_n_88;
  wire get_ave_var_SDs_n_89;
  wire get_ave_var_SDs_n_90;
  wire get_ave_var_SDs_n_91;
  wire get_ave_var_SDs_n_92;
  wire get_ave_var_SDs_n_93;
  wire get_ave_var_SDs_n_94;
  wire get_ave_var_SDs_n_95;
  wire [0:0]intc_if;
  wire [22:0]mac1_pcout;
  wire [22:0]mac2_pcout;
  wire [22:0]mac3_pcout;
  wire mac4_n_10;
  wire mac4_n_11;
  wire mac4_n_12;
  wire mac4_n_13;
  wire mac4_n_14;
  wire mac4_n_15;
  wire mac4_n_16;
  wire mac4_n_17;
  wire mac4_n_18;
  wire mac4_n_19;
  wire mac4_n_20;
  wire mac4_n_21;
  wire mac4_n_22;
  wire [22:13]mac4_pcout;
  wire [7:0]\needs_delay.shift_register_reg[1][23] ;
  wire [7:0]\needs_delay.shift_register_reg[1][23]_0 ;
  wire [8:0]\needs_delay.shift_register_reg[1][23]_1 ;
  wire [8:0]\needs_delay.shift_register_reg[1][23]_2 ;
  wire [8:0]\needs_delay.shift_register_reg[1][23]_3 ;
  wire [7:0]\needs_delay.shift_register_reg[1][39] ;
  wire [8:0]\needs_delay.shift_register_reg[1][39]_0 ;
  wire [8:0]\needs_delay.shift_register_reg[1][39]_1 ;
  wire [8:0]\needs_delay.shift_register_reg[1][39]_2 ;
  wire [8:0]\needs_delay.shift_register_reg[1][39]_3 ;
  wire [8:0]\needs_delay.shift_register_reg[1][39]_4 ;
  wire [8:0]\needs_delay.shift_register_reg[1][7] ;
  wire [8:0]\needs_delay.shift_register_reg[1][7]_0 ;
  wire [6:0]\needs_delay.shift_register_reg[2][6] ;
  wire [8:0]\needs_delay.shift_register_reg[5]_0 ;
  wire [104:0]nhood;
  wire [9:0]nw1;
  wire [9:0]nw2;
  wire [9:0]nw2d;
  wire [9:0]nw3;
  wire [9:0]nw3d;
  wire [9:0]nw4;
  wire [9:0]nw4d;
  wire reg_center_pix_n_16;
  wire reg_center_pix_n_17;
  wire reg_center_pix_n_18;
  wire reg_center_pix_n_19;
  wire reg_center_pix_n_20;
  wire reg_center_pix_n_21;
  wire reg_center_pix_n_22;
  wire reg_center_pix_n_23;
  wire reg_center_pix_n_24;
  wire reg_center_pix_n_25;
  wire reg_center_pix_n_26;
  wire reg_center_pix_n_27;
  wire reg_center_pix_n_28;
  wire reg_center_pix_n_29;
  wire reg_center_pix_n_30;
  wire reg_center_pix_n_31;
  wire reg_center_pix_n_32;
  wire reg_center_pix_n_33;
  wire reg_center_pix_n_34;
  wire reg_center_pix_n_35;
  wire reg_center_pix_n_36;
  wire reg_center_pix_n_37;
  wire reg_center_pix_n_38;
  wire reg_center_pix_n_39;
  wire reg_center_pix_n_40;
  wire reg_center_pix_n_41;
  wire resetn_out;
  wire [8:0]var1;
  wire [8:0]var2;
  wire [8:0]var3;
  wire [8:0]var4;
  wire [9:1]w1p;
  wire [9:2]w2p;
  wire [9:2]w3p;
  wire [9:1]w4p;

  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \G13[0]_i_1__0 
       (.I0(mac4_pcout[13]),
        .I1(mac4_pcout[21]),
        .O(\G13[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \G13[1]_i_1__0 
       (.I0(mac4_pcout[14]),
        .I1(mac4_pcout[21]),
        .O(\G13[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \G13[2]_i_1__0 
       (.I0(mac4_pcout[15]),
        .I1(mac4_pcout[21]),
        .O(\G13[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \G13[3]_i_1__0 
       (.I0(mac4_pcout[16]),
        .I1(mac4_pcout[21]),
        .O(\G13[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \G13[4]_i_1__0 
       (.I0(mac4_pcout[17]),
        .I1(mac4_pcout[21]),
        .O(\G13[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \G13[5]_i_1__0 
       (.I0(mac4_pcout[18]),
        .I1(mac4_pcout[21]),
        .O(\G13[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \G13[6]_i_1__0 
       (.I0(mac4_pcout[19]),
        .I1(mac4_pcout[21]),
        .O(\G13[6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \G13[7]_i_1__0 
       (.I0(mac4_pcout[22]),
        .I1(intc_if),
        .I2(resetn_out),
        .O(\G13[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \G13[7]_i_2__0 
       (.I0(mac4_pcout[20]),
        .I1(mac4_pcout[21]),
        .O(\G13[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \G13_reg[0] 
       (.C(aclk),
        .CE(intc_if),
        .D(\G13[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(\G13[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \G13_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(\G13[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\G13[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \G13_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(\G13[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\G13[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \G13_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(\G13[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\G13[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \G13_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(\G13[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\G13[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \G13_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(\G13[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\G13[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \G13_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(\G13[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\G13[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \G13_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(\G13[7]_i_2__0_n_0 ),
        .Q(Q[7]),
        .R(\G13[7]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den1[10]_i_2 
       (.I0(get_ave_var_SDs_n_0),
        .I1(var1[8]),
        .O(\den1[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den1[7]_i_2 
       (.I0(get_ave_var_SDs_n_1),
        .I1(var1[7]),
        .O(\den1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den1[7]_i_3 
       (.I0(get_ave_var_SDs_n_2),
        .I1(var1[6]),
        .O(\den1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den1[7]_i_4 
       (.I0(get_ave_var_SDs_n_3),
        .I1(var1[5]),
        .O(\den1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den1[7]_i_5 
       (.I0(get_ave_var_SDs_n_4),
        .I1(var1[4]),
        .O(\den1[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den1[7]_i_6 
       (.I0(get_ave_var_SDs_n_5),
        .I1(var1[3]),
        .O(\den1[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den1[7]_i_7 
       (.I0(get_ave_var_SDs_n_6),
        .I1(var1[2]),
        .O(\den1[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den1[7]_i_8 
       (.I0(get_ave_var_SDs_n_7),
        .I1(var1[1]),
        .O(\den1[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den1[7]_i_9 
       (.I0(get_ave_var_SDs_n_8),
        .I1(var1[0]),
        .O(\den1[7]_i_9_n_0 ));
  FDRE \den1_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_67),
        .Q(den1[10]),
        .R(SR));
  FDRE \den1_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_76),
        .Q(den1[1]),
        .R(SR));
  FDRE \den1_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_75),
        .Q(den1[2]),
        .R(SR));
  FDRE \den1_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_74),
        .Q(den1[3]),
        .R(SR));
  FDRE \den1_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_73),
        .Q(den1[4]),
        .R(SR));
  FDRE \den1_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_72),
        .Q(den1[5]),
        .R(SR));
  FDRE \den1_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_71),
        .Q(den1[6]),
        .R(SR));
  FDRE \den1_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_70),
        .Q(den1[7]),
        .R(SR));
  FDRE \den1_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_69),
        .Q(den1[8]),
        .R(SR));
  FDRE \den1_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_68),
        .Q(den1[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \den2[10]_i_2 
       (.I0(\needs_delay.shift_register_reg[5]_0 [8]),
        .I1(var2[8]),
        .O(\den2[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den2[7]_i_2 
       (.I0(\needs_delay.shift_register_reg[5]_0 [7]),
        .I1(var2[7]),
        .O(\den2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den2[7]_i_3 
       (.I0(\needs_delay.shift_register_reg[5]_0 [6]),
        .I1(var2[6]),
        .O(\den2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den2[7]_i_4 
       (.I0(\needs_delay.shift_register_reg[5]_0 [5]),
        .I1(var2[5]),
        .O(\den2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den2[7]_i_5 
       (.I0(\needs_delay.shift_register_reg[5]_0 [4]),
        .I1(var2[4]),
        .O(\den2[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den2[7]_i_6 
       (.I0(\needs_delay.shift_register_reg[5]_0 [3]),
        .I1(var2[3]),
        .O(\den2[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den2[7]_i_7 
       (.I0(\needs_delay.shift_register_reg[5]_0 [2]),
        .I1(var2[2]),
        .O(\den2[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den2[7]_i_8 
       (.I0(\needs_delay.shift_register_reg[5]_0 [1]),
        .I1(var2[1]),
        .O(\den2[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den2[7]_i_9 
       (.I0(\needs_delay.shift_register_reg[5]_0 [0]),
        .I1(var2[0]),
        .O(\den2[7]_i_9_n_0 ));
  FDRE \den2_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_105),
        .Q(den2[10]),
        .R(SR));
  FDRE \den2_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_114),
        .Q(den2[1]),
        .R(SR));
  FDRE \den2_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_113),
        .Q(den2[2]),
        .R(SR));
  FDRE \den2_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_112),
        .Q(den2[3]),
        .R(SR));
  FDRE \den2_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_111),
        .Q(den2[4]),
        .R(SR));
  FDRE \den2_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_110),
        .Q(den2[5]),
        .R(SR));
  FDRE \den2_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_109),
        .Q(den2[6]),
        .R(SR));
  FDRE \den2_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_108),
        .Q(den2[7]),
        .R(SR));
  FDRE \den2_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_107),
        .Q(den2[8]),
        .R(SR));
  FDRE \den2_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_106),
        .Q(den2[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \den3[10]_i_2 
       (.I0(\needs_delay.shift_register_reg[5]_0 [8]),
        .I1(var3[8]),
        .O(\den3[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den3[7]_i_2 
       (.I0(\needs_delay.shift_register_reg[5]_0 [7]),
        .I1(var3[7]),
        .O(\den3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den3[7]_i_3 
       (.I0(\needs_delay.shift_register_reg[5]_0 [6]),
        .I1(var3[6]),
        .O(\den3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den3[7]_i_4 
       (.I0(\needs_delay.shift_register_reg[5]_0 [5]),
        .I1(var3[5]),
        .O(\den3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den3[7]_i_5 
       (.I0(\needs_delay.shift_register_reg[5]_0 [4]),
        .I1(var3[4]),
        .O(\den3[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den3[7]_i_6 
       (.I0(\needs_delay.shift_register_reg[5]_0 [3]),
        .I1(var3[3]),
        .O(\den3[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den3[7]_i_7 
       (.I0(\needs_delay.shift_register_reg[5]_0 [2]),
        .I1(var3[2]),
        .O(\den3[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den3[7]_i_8 
       (.I0(\needs_delay.shift_register_reg[5]_0 [1]),
        .I1(var3[1]),
        .O(\den3[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den3[7]_i_9 
       (.I0(\needs_delay.shift_register_reg[5]_0 [0]),
        .I1(var3[0]),
        .O(\den3[7]_i_9_n_0 ));
  FDRE \den3_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_124),
        .Q(den3[10]),
        .R(SR));
  FDRE \den3_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_133),
        .Q(den3[1]),
        .R(SR));
  FDRE \den3_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_132),
        .Q(den3[2]),
        .R(SR));
  FDRE \den3_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_131),
        .Q(den3[3]),
        .R(SR));
  FDRE \den3_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_130),
        .Q(den3[4]),
        .R(SR));
  FDRE \den3_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_129),
        .Q(den3[5]),
        .R(SR));
  FDRE \den3_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_128),
        .Q(den3[6]),
        .R(SR));
  FDRE \den3_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_127),
        .Q(den3[7]),
        .R(SR));
  FDRE \den3_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_126),
        .Q(den3[8]),
        .R(SR));
  FDRE \den3_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_125),
        .Q(den3[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \den4[10]_i_2 
       (.I0(get_ave_var_SDs_n_0),
        .I1(var4[8]),
        .O(\den4[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den4[7]_i_2 
       (.I0(get_ave_var_SDs_n_1),
        .I1(var4[7]),
        .O(\den4[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den4[7]_i_3 
       (.I0(get_ave_var_SDs_n_2),
        .I1(var4[6]),
        .O(\den4[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den4[7]_i_4 
       (.I0(get_ave_var_SDs_n_3),
        .I1(var4[5]),
        .O(\den4[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den4[7]_i_5 
       (.I0(get_ave_var_SDs_n_4),
        .I1(var4[4]),
        .O(\den4[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den4[7]_i_6 
       (.I0(get_ave_var_SDs_n_5),
        .I1(var4[3]),
        .O(\den4[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den4[7]_i_7 
       (.I0(get_ave_var_SDs_n_6),
        .I1(var4[2]),
        .O(\den4[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den4[7]_i_8 
       (.I0(get_ave_var_SDs_n_7),
        .I1(var4[1]),
        .O(\den4[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \den4[7]_i_9 
       (.I0(get_ave_var_SDs_n_8),
        .I1(var4[0]),
        .O(\den4[7]_i_9_n_0 ));
  FDRE \den4_reg[10] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_86),
        .Q(den4[10]),
        .R(SR));
  FDRE \den4_reg[1] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_95),
        .Q(den4[1]),
        .R(SR));
  FDRE \den4_reg[2] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_94),
        .Q(den4[2]),
        .R(SR));
  FDRE \den4_reg[3] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_93),
        .Q(den4[3]),
        .R(SR));
  FDRE \den4_reg[4] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_92),
        .Q(den4[4]),
        .R(SR));
  FDRE \den4_reg[5] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_91),
        .Q(den4[5]),
        .R(SR));
  FDRE \den4_reg[6] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_90),
        .Q(den4[6]),
        .R(SR));
  FDRE \den4_reg[7] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_89),
        .Q(den4[7]),
        .R(SR));
  FDRE \den4_reg[8] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_88),
        .Q(den4[8]),
        .R(SR));
  FDRE \den4_reg[9] 
       (.C(aclk),
        .CE(intc_if),
        .D(get_ave_var_SDs_n_87),
        .Q(den4[9]),
        .R(SR));
  design_1_v_cfa_0_0_ave_var_sd get_ave_var_SDs
       (.D({get_ave_var_SDs_n_67,get_ave_var_SDs_n_68,get_ave_var_SDs_n_69,get_ave_var_SDs_n_70,get_ave_var_SDs_n_71,get_ave_var_SDs_n_72,get_ave_var_SDs_n_73,get_ave_var_SDs_n_74,get_ave_var_SDs_n_75,get_ave_var_SDs_n_76}),
        .\D0305_reg[7]_0 ({get_ave_var_SDs_n_143,get_ave_var_SDs_n_144,get_ave_var_SDs_n_145,get_ave_var_SDs_n_146,get_ave_var_SDs_n_147,get_ave_var_SDs_n_148,get_ave_var_SDs_n_149,get_ave_var_SDs_n_150}),
        .DI(get_ave_var_SDs_n_0),
        .Q(ave_1),
        .S(S),
        .SR(SR),
        .\abs_13_reg[10]_0 (ave_4),
        .\abs_5_reg[10]_0 (ave_2),
        .\abs_9_reg[10]_0 (ave_3),
        .aclk(aclk),
        .core_en_i_reg(core_en_i_reg),
        .\den1_reg[10] (var1),
        .\den2_reg[10] ({get_ave_var_SDs_n_105,get_ave_var_SDs_n_106,get_ave_var_SDs_n_107,get_ave_var_SDs_n_108,get_ave_var_SDs_n_109,get_ave_var_SDs_n_110,get_ave_var_SDs_n_111,get_ave_var_SDs_n_112,get_ave_var_SDs_n_113,get_ave_var_SDs_n_114}),
        .\den2_reg[10]_0 (var2),
        .\den3_reg[10] ({get_ave_var_SDs_n_124,get_ave_var_SDs_n_125,get_ave_var_SDs_n_126,get_ave_var_SDs_n_127,get_ave_var_SDs_n_128,get_ave_var_SDs_n_129,get_ave_var_SDs_n_130,get_ave_var_SDs_n_131,get_ave_var_SDs_n_132,get_ave_var_SDs_n_133}),
        .\den3_reg[10]_0 (var3),
        .\den4_reg[10] ({get_ave_var_SDs_n_86,get_ave_var_SDs_n_87,get_ave_var_SDs_n_88,get_ave_var_SDs_n_89,get_ave_var_SDs_n_90,get_ave_var_SDs_n_91,get_ave_var_SDs_n_92,get_ave_var_SDs_n_93,get_ave_var_SDs_n_94,get_ave_var_SDs_n_95}),
        .\den4_reg[10]_0 (var4),
        .\den4_reg[7] ({get_ave_var_SDs_n_1,get_ave_var_SDs_n_2,get_ave_var_SDs_n_3,get_ave_var_SDs_n_4,get_ave_var_SDs_n_5,get_ave_var_SDs_n_6,get_ave_var_SDs_n_7,get_ave_var_SDs_n_8}),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[1][23] (\needs_delay.shift_register_reg[1][23] ),
        .\needs_delay.shift_register_reg[1][23]_0 (\needs_delay.shift_register_reg[1][23]_1 ),
        .\needs_delay.shift_register_reg[1][23]_1 (\needs_delay.shift_register_reg[1][23]_2 ),
        .\needs_delay.shift_register_reg[1][23]_2 (\needs_delay.shift_register_reg[1][23]_3 ),
        .\needs_delay.shift_register_reg[1][39] (\needs_delay.shift_register_reg[1][39] ),
        .\needs_delay.shift_register_reg[1][39]_0 (\needs_delay.shift_register_reg[1][39]_0 ),
        .\needs_delay.shift_register_reg[1][39]_1 (\needs_delay.shift_register_reg[1][39]_1 ),
        .\needs_delay.shift_register_reg[1][39]_2 (\needs_delay.shift_register_reg[1][39]_2 ),
        .\needs_delay.shift_register_reg[1][39]_3 (\needs_delay.shift_register_reg[1][39]_3 ),
        .\needs_delay.shift_register_reg[1][39]_4 (\needs_delay.shift_register_reg[1][39]_4 ),
        .\needs_delay.shift_register_reg[1][7] (D),
        .\needs_delay.shift_register_reg[1][7]_0 (\needs_delay.shift_register_reg[1][7] ),
        .\needs_delay.shift_register_reg[1][7]_1 (\needs_delay.shift_register_reg[1][7]_0 ),
        .\needs_delay.shift_register_reg[2][6] (\needs_delay.shift_register_reg[2][6] ),
        .\needs_delay.shift_register_reg[2][7] (DI),
        .\needs_delay.shift_register_reg[2][7]_0 ({reg_center_pix_n_16,reg_center_pix_n_17,reg_center_pix_n_18,reg_center_pix_n_19,reg_center_pix_n_20,reg_center_pix_n_21,reg_center_pix_n_22,reg_center_pix_n_23}),
        .\needs_delay.shift_register_reg[2][7]_1 ({reg_center_pix_n_24,reg_center_pix_n_25,reg_center_pix_n_26,reg_center_pix_n_27,reg_center_pix_n_28,reg_center_pix_n_29,reg_center_pix_n_30,reg_center_pix_n_31,reg_center_pix_n_32}),
        .\needs_delay.shift_register_reg[2][7]_2 ({reg_center_pix_n_33,reg_center_pix_n_34,reg_center_pix_n_35,reg_center_pix_n_36,reg_center_pix_n_37,reg_center_pix_n_38,reg_center_pix_n_39,reg_center_pix_n_40,reg_center_pix_n_41}),
        .\needs_delay.shift_register_reg[5][7]__0 ({\den1[7]_i_2_n_0 ,\den1[7]_i_3_n_0 ,\den1[7]_i_4_n_0 ,\den1[7]_i_5_n_0 ,\den1[7]_i_6_n_0 ,\den1[7]_i_7_n_0 ,\den1[7]_i_8_n_0 ,\den1[7]_i_9_n_0 }),
        .\needs_delay.shift_register_reg[5][7]__0_0 ({\den4[7]_i_2_n_0 ,\den4[7]_i_3_n_0 ,\den4[7]_i_4_n_0 ,\den4[7]_i_5_n_0 ,\den4[7]_i_6_n_0 ,\den4[7]_i_7_n_0 ,\den4[7]_i_8_n_0 ,\den4[7]_i_9_n_0 }),
        .\needs_delay.shift_register_reg[5][7]__0_1 ({\den2[7]_i_2_n_0 ,\den2[7]_i_3_n_0 ,\den2[7]_i_4_n_0 ,\den2[7]_i_5_n_0 ,\den2[7]_i_6_n_0 ,\den2[7]_i_7_n_0 ,\den2[7]_i_8_n_0 ,\den2[7]_i_9_n_0 }),
        .\needs_delay.shift_register_reg[5][7]__0_2 ({\den3[7]_i_2_n_0 ,\den3[7]_i_3_n_0 ,\den3[7]_i_4_n_0 ,\den3[7]_i_5_n_0 ,\den3[7]_i_6_n_0 ,\den3[7]_i_7_n_0 ,\den3[7]_i_8_n_0 ,\den3[7]_i_9_n_0 }),
        .\needs_delay.shift_register_reg[5][8]__0 (\den1[10]_i_2_n_0 ),
        .\needs_delay.shift_register_reg[5][8]__0_0 (\den4[10]_i_2_n_0 ),
        .\needs_delay.shift_register_reg[5][8]__0_1 (\den2[10]_i_2_n_0 ),
        .\needs_delay.shift_register_reg[5][8]__0_2 (\den3[10]_i_2_n_0 ),
        .\needs_delay.shift_register_reg[5]_0 (\needs_delay.shift_register_reg[5]_0 ),
        .nhood(nhood),
        .resetn_out(resetn_out));
  design_1_v_cfa_0_0_reciprocal get_w1
       (.DOUTBDOUT(w2p),
        .Q(den1),
        .a(w1p),
        .aclk(aclk),
        .\den2_reg[10] (den2),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_reciprocal_40 get_w3
       (.DOUTBDOUT(w4p),
        .Q(den3),
        .a(w3p),
        .aclk(aclk),
        .\den4_reg[10] (den4),
        .intc_if(intc_if));
  (* CREG = "1" *) 
  (* HAS_C = "1" *) 
  (* IWIDTHA = "12" *) 
  (* IWIDTHB = "11" *) 
  (* OWIDTH = "23" *) 
  (* ROUND_MODE = "0" *) 
  (* USE_DSP = "yes" *) 
  (* mult_style = "pipe_block" *) 
  (* register_balancing = "yes" *) 
  design_1_v_cfa_0_0_mac__parameterized0 mac1
       (.a(ave1d),
        .b({1'b0,nw1}),
        .c({1'b0,1'b0,c,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ce(intc_if),
        .clk(aclk),
        .p(mac1_pcout),
        .sclr(SR));
  (* CREG = "0" *) 
  (* HAS_C = "1" *) 
  (* IWIDTHA = "12" *) 
  (* IWIDTHB = "11" *) 
  (* OWIDTH = "23" *) 
  (* ROUND_MODE = "0" *) 
  (* USE_DSP = "yes" *) 
  (* mult_style = "pipe_block" *) 
  (* register_balancing = "yes" *) 
  design_1_v_cfa_0_0_mac__parameterized1__1 mac2
       (.a(ave2d),
        .b({1'b0,nw2d}),
        .c(mac1_pcout),
        .ce(intc_if),
        .clk(aclk),
        .p(mac2_pcout),
        .sclr(SR));
  (* CREG = "0" *) 
  (* HAS_C = "1" *) 
  (* IWIDTHA = "12" *) 
  (* IWIDTHB = "11" *) 
  (* OWIDTH = "23" *) 
  (* ROUND_MODE = "0" *) 
  (* USE_DSP = "yes" *) 
  (* mult_style = "pipe_block" *) 
  (* register_balancing = "yes" *) 
  design_1_v_cfa_0_0_mac__parameterized1__2 mac3
       (.a(ave3d),
        .b({1'b0,nw3d}),
        .c(mac2_pcout),
        .ce(intc_if),
        .clk(aclk),
        .p(mac3_pcout),
        .sclr(SR));
  (* CREG = "0" *) 
  (* HAS_C = "1" *) 
  (* IWIDTHA = "12" *) 
  (* IWIDTHB = "11" *) 
  (* OWIDTH = "23" *) 
  (* ROUND_MODE = "0" *) 
  (* USE_DSP = "yes" *) 
  (* mult_style = "pipe_block" *) 
  (* register_balancing = "yes" *) 
  design_1_v_cfa_0_0_mac__parameterized1 mac4
       (.a(ave4d),
        .b({1'b0,nw4d}),
        .c(mac3_pcout),
        .ce(intc_if),
        .clk(aclk),
        .p({mac4_pcout,mac4_n_10,mac4_n_11,mac4_n_12,mac4_n_13,mac4_n_14,mac4_n_15,mac4_n_16,mac4_n_17,mac4_n_18,mac4_n_19,mac4_n_20,mac4_n_21,mac4_n_22}),
        .sclr(SR));
  design_1_v_cfa_0_0_normalize_weights normalize
       (.D(nw2),
        .DOUTBDOUT(w2p),
        .SR(SR),
        .a(w1p),
        .aclk(aclk),
        .\block_ram.data_o_reg (w3p),
        .\block_ram.data_o_reg_0 (w4p),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[1][9] (nw3),
        .\needs_delay.shift_register_reg[3][9]__0 (nw4),
        .p(nw1));
  design_1_v_cfa_0_0_DELAY__parameterized10 reg_ave1
       (.Q(ave_1),
        .a(ave1d),
        .aclk(aclk),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized11 reg_ave2
       (.a(ave2d),
        .aclk(aclk),
        .\ave_2_reg[11] (ave_2),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized12 reg_ave3
       (.a(ave3d),
        .aclk(aclk),
        .\ave_3_reg[11] (ave_3),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized13 reg_ave4
       (.a(ave4d),
        .aclk(aclk),
        .\ave_4_reg[11] (ave_4),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized9 reg_center_pix
       (.D(D),
        .\D0305_reg[7] (DI),
        .\D0305_reg[8] ({reg_center_pix_n_24,reg_center_pix_n_25,reg_center_pix_n_26,reg_center_pix_n_27,reg_center_pix_n_28,reg_center_pix_n_29,reg_center_pix_n_30,reg_center_pix_n_31,reg_center_pix_n_32}),
        .\D0313_reg[8] ({reg_center_pix_n_33,reg_center_pix_n_34,reg_center_pix_n_35,reg_center_pix_n_36,reg_center_pix_n_37,reg_center_pix_n_38,reg_center_pix_n_39,reg_center_pix_n_40,reg_center_pix_n_41}),
        .aclk(aclk),
        .\d0313_reg[7] ({reg_center_pix_n_16,reg_center_pix_n_17,reg_center_pix_n_18,reg_center_pix_n_19,reg_center_pix_n_20,reg_center_pix_n_21,reg_center_pix_n_22,reg_center_pix_n_23}),
        .intc_if(intc_if),
        .\needs_delay.shift_register_reg[1][23] (\needs_delay.shift_register_reg[1][23]_0 ),
        .\needs_delay.shift_register_reg[2][7]_0 ({get_ave_var_SDs_n_143,get_ave_var_SDs_n_144,get_ave_var_SDs_n_145,get_ave_var_SDs_n_146,get_ave_var_SDs_n_147,get_ave_var_SDs_n_148,get_ave_var_SDs_n_149,get_ave_var_SDs_n_150}),
        .nhood(nhood[55:48]));
  design_1_v_cfa_0_0_DELAY__parameterized7 reg_nw2
       (.D(nw2),
        .Q(nw2d),
        .aclk(aclk),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized4 reg_nw3
       (.D(nw3),
        .Q(nw3d),
        .aclk(aclk),
        .intc_if(intc_if));
  design_1_v_cfa_0_0_DELAY__parameterized8 reg_nw4
       (.aclk(aclk),
        .b(nw4d),
        .core_en_i_reg(nw4),
        .intc_if(intc_if));
endmodule

(* C_COREGEN_PATCH = "0" *) (* C_CORE_AXI_WRITE = "64'b0000000000000000000000000000001100000000000000000000000000000000" *) (* C_CORE_DBUFFER = "64'b0000000000000000000000000000001100000000000000000000000000000000" *) 
(* C_CORE_DEFAULT = "64'b0000000000000000000000000000001100000000000000000000000000000000" *) (* C_CORE_NUM_REGS = "2" *) (* C_FAMILY = "virtex7" *) 
(* C_GENR_AXI_WRITE = "256'b1100000000000000000000000011111100000000000000010000000000001111000000000000000000000000000011110000000000000001000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_GENR_DBUFFER = "256'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_GENR_DEFAULT = "256'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_GENR_NUM_REGS = "8" *) (* C_GENR_SELFCLR = "256'b0000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_HAS_AXI4_LITE = "0" *) 
(* C_HAS_IRQ = "1" *) (* C_IS_EVAL = "FALSE" *) (* C_REVISION_NUMBER = "0" *) 
(* C_SRESET_LENGTH = "32" *) (* C_S_AXI_ADDR_WIDTH = "9" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_TIMEOUT_HOURS = "8" *) (* C_TIMEOUT_MINS = "0" *) (* C_TIME_AXI_WRITE = "64'b0001111111111111000111111111111100000000000000000000000000000000" *) 
(* C_TIME_DBUFFER = "64'b0001111111111111000111111111111100000000000000000000000000000000" *) (* C_TIME_DEFAULT = "64'b0000000111100000000000101111000000000000000000000000000000000000" *) (* C_TIME_NUM_REGS = "2" *) 
(* C_VERSION_MAJOR = "7" *) (* C_VERSION_MINOR = "0" *) (* C_VERSION_REVISION = "0" *) 
(* ORIG_REF_NAME = "video_ctrl" *) (* downgradeipidentifiedwarnings = "yes" *) 
module design_1_v_cfa_0_0_video_ctrl
   (aclk,
    aclk_en,
    aresetn,
    vid_aclk,
    vid_aclk_en,
    vid_aresetn,
    reg_update,
    irq,
    resetn_out,
    core_d_out,
    ipif_addr_out,
    ipif_rnw_out,
    ipif_cs_out,
    ipif_data_out,
    \genr_control_regs[0] ,
    \genr_control_regs[1] ,
    \genr_control_regs[2] ,
    \genr_control_regs[3] ,
    \genr_control_regs[4] ,
    \genr_control_regs[5] ,
    \genr_control_regs[6] ,
    \genr_control_regs[7] ,
    \genr_status_regs[0] ,
    \genr_status_regs[1] ,
    \genr_status_regs[2] ,
    \genr_status_regs[3] ,
    \genr_status_regs[4] ,
    \genr_status_regs[5] ,
    \genr_status_regs[6] ,
    \genr_status_regs[7] ,
    \time_control_regs[0] ,
    \time_control_regs[1] ,
    \time_status_regs[0] ,
    \time_status_regs[1] ,
    \core_control_regs[0] ,
    \core_control_regs[1] ,
    \core_status_regs[0] ,
    \core_status_regs[1] ,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready);
  input aclk;
  input aclk_en;
  input aresetn;
  input vid_aclk;
  input vid_aclk_en;
  input vid_aresetn;
  input reg_update;
  output irq;
  output resetn_out;
  output core_d_out;
  output [8:0]ipif_addr_out;
  output ipif_rnw_out;
  output ipif_cs_out;
  output [31:0]ipif_data_out;
  output [31:0]\genr_control_regs[0] ;
  output [31:0]\genr_control_regs[1] ;
  output [31:0]\genr_control_regs[2] ;
  output [31:0]\genr_control_regs[3] ;
  output [31:0]\genr_control_regs[4] ;
  output [31:0]\genr_control_regs[5] ;
  output [31:0]\genr_control_regs[6] ;
  output [31:0]\genr_control_regs[7] ;
  input [31:0]\genr_status_regs[0] ;
  input [31:0]\genr_status_regs[1] ;
  input [31:0]\genr_status_regs[2] ;
  input [31:0]\genr_status_regs[3] ;
  input [31:0]\genr_status_regs[4] ;
  input [31:0]\genr_status_regs[5] ;
  input [31:0]\genr_status_regs[6] ;
  input [31:0]\genr_status_regs[7] ;
  output [31:0]\time_control_regs[0] ;
  output [31:0]\time_control_regs[1] ;
  input [31:0]\time_status_regs[0] ;
  input [31:0]\time_status_regs[1] ;
  output [31:0]\core_control_regs[0] ;
  output [31:0]\core_control_regs[1] ;
  input [31:0]\core_status_regs[0] ;
  input [31:0]\core_status_regs[1] ;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;

  wire \<const0> ;
  wire \<const1> ;
  (* MAX_FANOUT = "128" *) (* RTL_MAX_FANOUT = "found" *) wire [8:0]ipif_addr_out;
  wire vid_aresetn;

  assign \core_control_regs[0] [31] = \<const0> ;
  assign \core_control_regs[0] [30] = \<const0> ;
  assign \core_control_regs[0] [29] = \<const0> ;
  assign \core_control_regs[0] [28] = \<const0> ;
  assign \core_control_regs[0] [27] = \<const0> ;
  assign \core_control_regs[0] [26] = \<const0> ;
  assign \core_control_regs[0] [25] = \<const0> ;
  assign \core_control_regs[0] [24] = \<const0> ;
  assign \core_control_regs[0] [23] = \<const0> ;
  assign \core_control_regs[0] [22] = \<const0> ;
  assign \core_control_regs[0] [21] = \<const0> ;
  assign \core_control_regs[0] [20] = \<const0> ;
  assign \core_control_regs[0] [19] = \<const0> ;
  assign \core_control_regs[0] [18] = \<const0> ;
  assign \core_control_regs[0] [17] = \<const0> ;
  assign \core_control_regs[0] [16] = \<const0> ;
  assign \core_control_regs[0] [15] = \<const0> ;
  assign \core_control_regs[0] [14] = \<const0> ;
  assign \core_control_regs[0] [13] = \<const0> ;
  assign \core_control_regs[0] [12] = \<const0> ;
  assign \core_control_regs[0] [11] = \<const0> ;
  assign \core_control_regs[0] [10] = \<const0> ;
  assign \core_control_regs[0] [9] = \<const0> ;
  assign \core_control_regs[0] [8] = \<const0> ;
  assign \core_control_regs[0] [7] = \<const0> ;
  assign \core_control_regs[0] [6] = \<const0> ;
  assign \core_control_regs[0] [5] = \<const0> ;
  assign \core_control_regs[0] [4] = \<const0> ;
  assign \core_control_regs[0] [3] = \<const0> ;
  assign \core_control_regs[0] [2] = \<const0> ;
  assign \core_control_regs[0] [1] = \<const1> ;
  assign \core_control_regs[0] [0] = \<const1> ;
  assign \core_control_regs[1] [31] = \<const0> ;
  assign \core_control_regs[1] [30] = \<const0> ;
  assign \core_control_regs[1] [29] = \<const0> ;
  assign \core_control_regs[1] [28] = \<const0> ;
  assign \core_control_regs[1] [27] = \<const0> ;
  assign \core_control_regs[1] [26] = \<const0> ;
  assign \core_control_regs[1] [25] = \<const0> ;
  assign \core_control_regs[1] [24] = \<const0> ;
  assign \core_control_regs[1] [23] = \<const0> ;
  assign \core_control_regs[1] [22] = \<const0> ;
  assign \core_control_regs[1] [21] = \<const0> ;
  assign \core_control_regs[1] [20] = \<const0> ;
  assign \core_control_regs[1] [19] = \<const0> ;
  assign \core_control_regs[1] [18] = \<const0> ;
  assign \core_control_regs[1] [17] = \<const0> ;
  assign \core_control_regs[1] [16] = \<const0> ;
  assign \core_control_regs[1] [15] = \<const0> ;
  assign \core_control_regs[1] [14] = \<const0> ;
  assign \core_control_regs[1] [13] = \<const0> ;
  assign \core_control_regs[1] [12] = \<const0> ;
  assign \core_control_regs[1] [11] = \<const0> ;
  assign \core_control_regs[1] [10] = \<const0> ;
  assign \core_control_regs[1] [9] = \<const0> ;
  assign \core_control_regs[1] [8] = \<const0> ;
  assign \core_control_regs[1] [7] = \<const0> ;
  assign \core_control_regs[1] [6] = \<const0> ;
  assign \core_control_regs[1] [5] = \<const0> ;
  assign \core_control_regs[1] [4] = \<const0> ;
  assign \core_control_regs[1] [3] = \<const0> ;
  assign \core_control_regs[1] [2] = \<const0> ;
  assign \core_control_regs[1] [1] = \<const0> ;
  assign \core_control_regs[1] [0] = \<const0> ;
  assign core_d_out = \<const0> ;
  assign \genr_control_regs[0] [31] = \<const0> ;
  assign \genr_control_regs[0] [30] = \<const0> ;
  assign \genr_control_regs[0] [29] = \<const0> ;
  assign \genr_control_regs[0] [28] = \<const0> ;
  assign \genr_control_regs[0] [27] = \<const0> ;
  assign \genr_control_regs[0] [26] = \<const0> ;
  assign \genr_control_regs[0] [25] = \<const0> ;
  assign \genr_control_regs[0] [24] = \<const0> ;
  assign \genr_control_regs[0] [23] = \<const0> ;
  assign \genr_control_regs[0] [22] = \<const0> ;
  assign \genr_control_regs[0] [21] = \<const0> ;
  assign \genr_control_regs[0] [20] = \<const0> ;
  assign \genr_control_regs[0] [19] = \<const0> ;
  assign \genr_control_regs[0] [18] = \<const0> ;
  assign \genr_control_regs[0] [17] = \<const0> ;
  assign \genr_control_regs[0] [16] = \<const0> ;
  assign \genr_control_regs[0] [15] = \<const0> ;
  assign \genr_control_regs[0] [14] = \<const0> ;
  assign \genr_control_regs[0] [13] = \<const0> ;
  assign \genr_control_regs[0] [12] = \<const0> ;
  assign \genr_control_regs[0] [11] = \<const0> ;
  assign \genr_control_regs[0] [10] = \<const0> ;
  assign \genr_control_regs[0] [9] = \<const0> ;
  assign \genr_control_regs[0] [8] = \<const0> ;
  assign \genr_control_regs[0] [7] = \<const0> ;
  assign \genr_control_regs[0] [6] = \<const0> ;
  assign \genr_control_regs[0] [5] = \<const0> ;
  assign \genr_control_regs[0] [4] = \<const0> ;
  assign \genr_control_regs[0] [3] = \<const0> ;
  assign \genr_control_regs[0] [2] = \<const0> ;
  assign \genr_control_regs[0] [1] = \<const0> ;
  assign \genr_control_regs[0] [0] = \<const1> ;
  assign \genr_control_regs[1] [31] = \<const0> ;
  assign \genr_control_regs[1] [30] = \<const0> ;
  assign \genr_control_regs[1] [29] = \<const0> ;
  assign \genr_control_regs[1] [28] = \<const0> ;
  assign \genr_control_regs[1] [27] = \<const0> ;
  assign \genr_control_regs[1] [26] = \<const0> ;
  assign \genr_control_regs[1] [25] = \<const0> ;
  assign \genr_control_regs[1] [24] = \<const0> ;
  assign \genr_control_regs[1] [23] = \<const0> ;
  assign \genr_control_regs[1] [22] = \<const0> ;
  assign \genr_control_regs[1] [21] = \<const0> ;
  assign \genr_control_regs[1] [20] = \<const0> ;
  assign \genr_control_regs[1] [19] = \<const0> ;
  assign \genr_control_regs[1] [18] = \<const0> ;
  assign \genr_control_regs[1] [17] = \<const0> ;
  assign \genr_control_regs[1] [16] = \<const0> ;
  assign \genr_control_regs[1] [15] = \<const0> ;
  assign \genr_control_regs[1] [14] = \<const0> ;
  assign \genr_control_regs[1] [13] = \<const0> ;
  assign \genr_control_regs[1] [12] = \<const0> ;
  assign \genr_control_regs[1] [11] = \<const0> ;
  assign \genr_control_regs[1] [10] = \<const0> ;
  assign \genr_control_regs[1] [9] = \<const0> ;
  assign \genr_control_regs[1] [8] = \<const0> ;
  assign \genr_control_regs[1] [7] = \<const0> ;
  assign \genr_control_regs[1] [6] = \<const0> ;
  assign \genr_control_regs[1] [5] = \<const0> ;
  assign \genr_control_regs[1] [4] = \<const0> ;
  assign \genr_control_regs[1] [3] = \<const0> ;
  assign \genr_control_regs[1] [2] = \<const0> ;
  assign \genr_control_regs[1] [1] = \<const0> ;
  assign \genr_control_regs[1] [0] = \<const0> ;
  assign \genr_control_regs[2] [31] = \<const0> ;
  assign \genr_control_regs[2] [30] = \<const0> ;
  assign \genr_control_regs[2] [29] = \<const0> ;
  assign \genr_control_regs[2] [28] = \<const0> ;
  assign \genr_control_regs[2] [27] = \<const0> ;
  assign \genr_control_regs[2] [26] = \<const0> ;
  assign \genr_control_regs[2] [25] = \<const0> ;
  assign \genr_control_regs[2] [24] = \<const0> ;
  assign \genr_control_regs[2] [23] = \<const0> ;
  assign \genr_control_regs[2] [22] = \<const0> ;
  assign \genr_control_regs[2] [21] = \<const0> ;
  assign \genr_control_regs[2] [20] = \<const0> ;
  assign \genr_control_regs[2] [19] = \<const0> ;
  assign \genr_control_regs[2] [18] = \<const0> ;
  assign \genr_control_regs[2] [17] = \<const0> ;
  assign \genr_control_regs[2] [16] = \<const0> ;
  assign \genr_control_regs[2] [15] = \<const0> ;
  assign \genr_control_regs[2] [14] = \<const0> ;
  assign \genr_control_regs[2] [13] = \<const0> ;
  assign \genr_control_regs[2] [12] = \<const0> ;
  assign \genr_control_regs[2] [11] = \<const0> ;
  assign \genr_control_regs[2] [10] = \<const0> ;
  assign \genr_control_regs[2] [9] = \<const0> ;
  assign \genr_control_regs[2] [8] = \<const0> ;
  assign \genr_control_regs[2] [7] = \<const0> ;
  assign \genr_control_regs[2] [6] = \<const0> ;
  assign \genr_control_regs[2] [5] = \<const0> ;
  assign \genr_control_regs[2] [4] = \<const0> ;
  assign \genr_control_regs[2] [3] = \<const0> ;
  assign \genr_control_regs[2] [2] = \<const0> ;
  assign \genr_control_regs[2] [1] = \<const0> ;
  assign \genr_control_regs[2] [0] = \<const0> ;
  assign \genr_control_regs[3] [31] = \<const0> ;
  assign \genr_control_regs[3] [30] = \<const0> ;
  assign \genr_control_regs[3] [29] = \<const0> ;
  assign \genr_control_regs[3] [28] = \<const0> ;
  assign \genr_control_regs[3] [27] = \<const0> ;
  assign \genr_control_regs[3] [26] = \<const0> ;
  assign \genr_control_regs[3] [25] = \<const0> ;
  assign \genr_control_regs[3] [24] = \<const0> ;
  assign \genr_control_regs[3] [23] = \<const0> ;
  assign \genr_control_regs[3] [22] = \<const0> ;
  assign \genr_control_regs[3] [21] = \<const0> ;
  assign \genr_control_regs[3] [20] = \<const0> ;
  assign \genr_control_regs[3] [19] = \<const0> ;
  assign \genr_control_regs[3] [18] = \<const0> ;
  assign \genr_control_regs[3] [17] = \<const0> ;
  assign \genr_control_regs[3] [16] = \<const0> ;
  assign \genr_control_regs[3] [15] = \<const0> ;
  assign \genr_control_regs[3] [14] = \<const0> ;
  assign \genr_control_regs[3] [13] = \<const0> ;
  assign \genr_control_regs[3] [12] = \<const0> ;
  assign \genr_control_regs[3] [11] = \<const0> ;
  assign \genr_control_regs[3] [10] = \<const0> ;
  assign \genr_control_regs[3] [9] = \<const0> ;
  assign \genr_control_regs[3] [8] = \<const0> ;
  assign \genr_control_regs[3] [7] = \<const0> ;
  assign \genr_control_regs[3] [6] = \<const0> ;
  assign \genr_control_regs[3] [5] = \<const0> ;
  assign \genr_control_regs[3] [4] = \<const0> ;
  assign \genr_control_regs[3] [3] = \<const0> ;
  assign \genr_control_regs[3] [2] = \<const0> ;
  assign \genr_control_regs[3] [1] = \<const0> ;
  assign \genr_control_regs[3] [0] = \<const0> ;
  assign \genr_control_regs[4] [31] = \<const0> ;
  assign \genr_control_regs[4] [30] = \<const0> ;
  assign \genr_control_regs[4] [29] = \<const0> ;
  assign \genr_control_regs[4] [28] = \<const0> ;
  assign \genr_control_regs[4] [27] = \<const0> ;
  assign \genr_control_regs[4] [26] = \<const0> ;
  assign \genr_control_regs[4] [25] = \<const0> ;
  assign \genr_control_regs[4] [24] = \<const0> ;
  assign \genr_control_regs[4] [23] = \<const0> ;
  assign \genr_control_regs[4] [22] = \<const0> ;
  assign \genr_control_regs[4] [21] = \<const0> ;
  assign \genr_control_regs[4] [20] = \<const0> ;
  assign \genr_control_regs[4] [19] = \<const0> ;
  assign \genr_control_regs[4] [18] = \<const0> ;
  assign \genr_control_regs[4] [17] = \<const0> ;
  assign \genr_control_regs[4] [16] = \<const0> ;
  assign \genr_control_regs[4] [15] = \<const0> ;
  assign \genr_control_regs[4] [14] = \<const0> ;
  assign \genr_control_regs[4] [13] = \<const0> ;
  assign \genr_control_regs[4] [12] = \<const0> ;
  assign \genr_control_regs[4] [11] = \<const0> ;
  assign \genr_control_regs[4] [10] = \<const0> ;
  assign \genr_control_regs[4] [9] = \<const0> ;
  assign \genr_control_regs[4] [8] = \<const0> ;
  assign \genr_control_regs[4] [7] = \<const0> ;
  assign \genr_control_regs[4] [6] = \<const0> ;
  assign \genr_control_regs[4] [5] = \<const0> ;
  assign \genr_control_regs[4] [4] = \<const0> ;
  assign \genr_control_regs[4] [3] = \<const0> ;
  assign \genr_control_regs[4] [2] = \<const0> ;
  assign \genr_control_regs[4] [1] = \<const0> ;
  assign \genr_control_regs[4] [0] = \<const0> ;
  assign \genr_control_regs[5] [31] = \<const0> ;
  assign \genr_control_regs[5] [30] = \<const0> ;
  assign \genr_control_regs[5] [29] = \<const0> ;
  assign \genr_control_regs[5] [28] = \<const0> ;
  assign \genr_control_regs[5] [27] = \<const0> ;
  assign \genr_control_regs[5] [26] = \<const0> ;
  assign \genr_control_regs[5] [25] = \<const0> ;
  assign \genr_control_regs[5] [24] = \<const0> ;
  assign \genr_control_regs[5] [23] = \<const0> ;
  assign \genr_control_regs[5] [22] = \<const0> ;
  assign \genr_control_regs[5] [21] = \<const0> ;
  assign \genr_control_regs[5] [20] = \<const0> ;
  assign \genr_control_regs[5] [19] = \<const0> ;
  assign \genr_control_regs[5] [18] = \<const0> ;
  assign \genr_control_regs[5] [17] = \<const0> ;
  assign \genr_control_regs[5] [16] = \<const0> ;
  assign \genr_control_regs[5] [15] = \<const0> ;
  assign \genr_control_regs[5] [14] = \<const0> ;
  assign \genr_control_regs[5] [13] = \<const0> ;
  assign \genr_control_regs[5] [12] = \<const0> ;
  assign \genr_control_regs[5] [11] = \<const0> ;
  assign \genr_control_regs[5] [10] = \<const0> ;
  assign \genr_control_regs[5] [9] = \<const0> ;
  assign \genr_control_regs[5] [8] = \<const0> ;
  assign \genr_control_regs[5] [7] = \<const0> ;
  assign \genr_control_regs[5] [6] = \<const0> ;
  assign \genr_control_regs[5] [5] = \<const0> ;
  assign \genr_control_regs[5] [4] = \<const0> ;
  assign \genr_control_regs[5] [3] = \<const0> ;
  assign \genr_control_regs[5] [2] = \<const0> ;
  assign \genr_control_regs[5] [1] = \<const0> ;
  assign \genr_control_regs[5] [0] = \<const0> ;
  assign \genr_control_regs[6] [31] = \<const0> ;
  assign \genr_control_regs[6] [30] = \<const0> ;
  assign \genr_control_regs[6] [29] = \<const0> ;
  assign \genr_control_regs[6] [28] = \<const0> ;
  assign \genr_control_regs[6] [27] = \<const0> ;
  assign \genr_control_regs[6] [26] = \<const0> ;
  assign \genr_control_regs[6] [25] = \<const0> ;
  assign \genr_control_regs[6] [24] = \<const0> ;
  assign \genr_control_regs[6] [23] = \<const0> ;
  assign \genr_control_regs[6] [22] = \<const0> ;
  assign \genr_control_regs[6] [21] = \<const0> ;
  assign \genr_control_regs[6] [20] = \<const0> ;
  assign \genr_control_regs[6] [19] = \<const0> ;
  assign \genr_control_regs[6] [18] = \<const0> ;
  assign \genr_control_regs[6] [17] = \<const0> ;
  assign \genr_control_regs[6] [16] = \<const0> ;
  assign \genr_control_regs[6] [15] = \<const0> ;
  assign \genr_control_regs[6] [14] = \<const0> ;
  assign \genr_control_regs[6] [13] = \<const0> ;
  assign \genr_control_regs[6] [12] = \<const0> ;
  assign \genr_control_regs[6] [11] = \<const0> ;
  assign \genr_control_regs[6] [10] = \<const0> ;
  assign \genr_control_regs[6] [9] = \<const0> ;
  assign \genr_control_regs[6] [8] = \<const0> ;
  assign \genr_control_regs[6] [7] = \<const0> ;
  assign \genr_control_regs[6] [6] = \<const0> ;
  assign \genr_control_regs[6] [5] = \<const0> ;
  assign \genr_control_regs[6] [4] = \<const0> ;
  assign \genr_control_regs[6] [3] = \<const0> ;
  assign \genr_control_regs[6] [2] = \<const0> ;
  assign \genr_control_regs[6] [1] = \<const0> ;
  assign \genr_control_regs[6] [0] = \<const0> ;
  assign \genr_control_regs[7] [31] = \<const0> ;
  assign \genr_control_regs[7] [30] = \<const0> ;
  assign \genr_control_regs[7] [29] = \<const0> ;
  assign \genr_control_regs[7] [28] = \<const0> ;
  assign \genr_control_regs[7] [27] = \<const0> ;
  assign \genr_control_regs[7] [26] = \<const0> ;
  assign \genr_control_regs[7] [25] = \<const0> ;
  assign \genr_control_regs[7] [24] = \<const0> ;
  assign \genr_control_regs[7] [23] = \<const0> ;
  assign \genr_control_regs[7] [22] = \<const0> ;
  assign \genr_control_regs[7] [21] = \<const0> ;
  assign \genr_control_regs[7] [20] = \<const0> ;
  assign \genr_control_regs[7] [19] = \<const0> ;
  assign \genr_control_regs[7] [18] = \<const0> ;
  assign \genr_control_regs[7] [17] = \<const0> ;
  assign \genr_control_regs[7] [16] = \<const0> ;
  assign \genr_control_regs[7] [15] = \<const0> ;
  assign \genr_control_regs[7] [14] = \<const0> ;
  assign \genr_control_regs[7] [13] = \<const0> ;
  assign \genr_control_regs[7] [12] = \<const0> ;
  assign \genr_control_regs[7] [11] = \<const0> ;
  assign \genr_control_regs[7] [10] = \<const0> ;
  assign \genr_control_regs[7] [9] = \<const0> ;
  assign \genr_control_regs[7] [8] = \<const0> ;
  assign \genr_control_regs[7] [7] = \<const0> ;
  assign \genr_control_regs[7] [6] = \<const0> ;
  assign \genr_control_regs[7] [5] = \<const0> ;
  assign \genr_control_regs[7] [4] = \<const0> ;
  assign \genr_control_regs[7] [3] = \<const0> ;
  assign \genr_control_regs[7] [2] = \<const0> ;
  assign \genr_control_regs[7] [1] = \<const0> ;
  assign \genr_control_regs[7] [0] = \<const0> ;
  assign ipif_cs_out = \<const0> ;
  assign ipif_data_out[31] = \<const0> ;
  assign ipif_data_out[30] = \<const0> ;
  assign ipif_data_out[29] = \<const0> ;
  assign ipif_data_out[28] = \<const0> ;
  assign ipif_data_out[27] = \<const0> ;
  assign ipif_data_out[26] = \<const0> ;
  assign ipif_data_out[25] = \<const0> ;
  assign ipif_data_out[24] = \<const0> ;
  assign ipif_data_out[23] = \<const0> ;
  assign ipif_data_out[22] = \<const0> ;
  assign ipif_data_out[21] = \<const0> ;
  assign ipif_data_out[20] = \<const0> ;
  assign ipif_data_out[19] = \<const0> ;
  assign ipif_data_out[18] = \<const0> ;
  assign ipif_data_out[17] = \<const0> ;
  assign ipif_data_out[16] = \<const0> ;
  assign ipif_data_out[15] = \<const0> ;
  assign ipif_data_out[14] = \<const0> ;
  assign ipif_data_out[13] = \<const0> ;
  assign ipif_data_out[12] = \<const0> ;
  assign ipif_data_out[11] = \<const0> ;
  assign ipif_data_out[10] = \<const0> ;
  assign ipif_data_out[9] = \<const0> ;
  assign ipif_data_out[8] = \<const0> ;
  assign ipif_data_out[7] = \<const0> ;
  assign ipif_data_out[6] = \<const0> ;
  assign ipif_data_out[5] = \<const0> ;
  assign ipif_data_out[4] = \<const0> ;
  assign ipif_data_out[3] = \<const0> ;
  assign ipif_data_out[2] = \<const0> ;
  assign ipif_data_out[1] = \<const0> ;
  assign ipif_data_out[0] = \<const0> ;
  assign ipif_rnw_out = \<const1> ;
  assign irq = \<const0> ;
  assign resetn_out = vid_aresetn;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign \time_control_regs[0] [31] = \<const0> ;
  assign \time_control_regs[0] [30] = \<const0> ;
  assign \time_control_regs[0] [29] = \<const0> ;
  assign \time_control_regs[0] [28] = \<const0> ;
  assign \time_control_regs[0] [27] = \<const0> ;
  assign \time_control_regs[0] [26] = \<const0> ;
  assign \time_control_regs[0] [25] = \<const0> ;
  assign \time_control_regs[0] [24] = \<const1> ;
  assign \time_control_regs[0] [23] = \<const1> ;
  assign \time_control_regs[0] [22] = \<const1> ;
  assign \time_control_regs[0] [21] = \<const1> ;
  assign \time_control_regs[0] [20] = \<const0> ;
  assign \time_control_regs[0] [19] = \<const0> ;
  assign \time_control_regs[0] [18] = \<const0> ;
  assign \time_control_regs[0] [17] = \<const0> ;
  assign \time_control_regs[0] [16] = \<const0> ;
  assign \time_control_regs[0] [15] = \<const0> ;
  assign \time_control_regs[0] [14] = \<const0> ;
  assign \time_control_regs[0] [13] = \<const0> ;
  assign \time_control_regs[0] [12] = \<const0> ;
  assign \time_control_regs[0] [11] = \<const0> ;
  assign \time_control_regs[0] [10] = \<const0> ;
  assign \time_control_regs[0] [9] = \<const1> ;
  assign \time_control_regs[0] [8] = \<const0> ;
  assign \time_control_regs[0] [7] = \<const1> ;
  assign \time_control_regs[0] [6] = \<const1> ;
  assign \time_control_regs[0] [5] = \<const1> ;
  assign \time_control_regs[0] [4] = \<const1> ;
  assign \time_control_regs[0] [3] = \<const0> ;
  assign \time_control_regs[0] [2] = \<const0> ;
  assign \time_control_regs[0] [1] = \<const0> ;
  assign \time_control_regs[0] [0] = \<const0> ;
  assign \time_control_regs[1] [31] = \<const0> ;
  assign \time_control_regs[1] [30] = \<const0> ;
  assign \time_control_regs[1] [29] = \<const0> ;
  assign \time_control_regs[1] [28] = \<const0> ;
  assign \time_control_regs[1] [27] = \<const0> ;
  assign \time_control_regs[1] [26] = \<const0> ;
  assign \time_control_regs[1] [25] = \<const0> ;
  assign \time_control_regs[1] [24] = \<const0> ;
  assign \time_control_regs[1] [23] = \<const0> ;
  assign \time_control_regs[1] [22] = \<const0> ;
  assign \time_control_regs[1] [21] = \<const0> ;
  assign \time_control_regs[1] [20] = \<const0> ;
  assign \time_control_regs[1] [19] = \<const0> ;
  assign \time_control_regs[1] [18] = \<const0> ;
  assign \time_control_regs[1] [17] = \<const0> ;
  assign \time_control_regs[1] [16] = \<const0> ;
  assign \time_control_regs[1] [15] = \<const0> ;
  assign \time_control_regs[1] [14] = \<const0> ;
  assign \time_control_regs[1] [13] = \<const0> ;
  assign \time_control_regs[1] [12] = \<const0> ;
  assign \time_control_regs[1] [11] = \<const0> ;
  assign \time_control_regs[1] [10] = \<const0> ;
  assign \time_control_regs[1] [9] = \<const0> ;
  assign \time_control_regs[1] [8] = \<const0> ;
  assign \time_control_regs[1] [7] = \<const0> ;
  assign \time_control_regs[1] [6] = \<const0> ;
  assign \time_control_regs[1] [5] = \<const0> ;
  assign \time_control_regs[1] [4] = \<const0> ;
  assign \time_control_regs[1] [3] = \<const0> ;
  assign \time_control_regs[1] [2] = \<const0> ;
  assign \time_control_regs[1] [1] = \<const0> ;
  assign \time_control_regs[1] [0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ipif_addr_out[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ipif_addr_out[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(ipif_addr_out[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(ipif_addr_out[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(ipif_addr_out[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(ipif_addr_out[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(ipif_addr_out[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(ipif_addr_out[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(ipif_addr_out[0]));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
dJY2AJl5ur/uS9YaRBOnvY2dgJVYAWa+RgAEJgOr1f6K+HMjAzxYUCx/qoT+CtXK8648JxDfX3BA
sVqOg8ZyyA==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
BWAHfOey1ztKlD4Bh9YL807mKFhPVws3WIWncxQUrG5Fu8jAuXAk1CZelHpjXVhuZFh4iGHIAqf0
ym0lNX2/cjRMu2IqfGwRpY6oWEf/L8E0gQZqFG0TkgUaeCvX2RBfOvD7FLBJUB2AHvrJaHou70dW
KWIzHsXBtiRPqL7gyEg=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
jgIUJozRvr6FXgFV1hmq6TPg4puZkScqm9E/bbOtE22Aatn2n2saHbOaboVQNxH9WXeteNBBfO42
2cjHDfhwXPnxrdWckMY215wPD9eFWapPhK5vsbQq9wiS4F6SZjyGB+CmRIlEihlg6e7xT3G1Lrt3
51N5rLv1t/GKb5wBJAyCyujlOCa3gwVDgK856PuxBAF43Z8Rn7i7hb53kn+gecSS1j9p4Qw69RH9
8FS5Nz0vjooOQUJnu4pEOcG82RGrg+H1sxuTMbqabDP4k+QIxsd9KeQUowsKgiRq+6YGwIvdKmIf
84qCPKfNWIDayBVbBAZPVxJLgyNOkPybz7UtfQ==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
tz5AdFIzaDymzwUAPALVc+4L7Q+LMTnI+B5KAI45tI7eQS1wfTDFfs35UDr9bkvA0XSrYUnsg2E/
2ixieJq8meKXgB9S/lc+Lhhkx5/BCEtEGFjMC18QM8iedpqFgulqapHItAxv5GuCkX9BiIWEHC6b
8x0MN9bPW35/Ejx5/XLolA8F7dLe+5iCl7C+M/S6FjO7yrfrbRnsYTYxzLl6ddjz+KG/VXn6fysu
9mnH7FcPsBDwEDnMXrBC4vBoIwM+e+xzTEQpBRsgQo+Wxe++RvHNJzD7lJL8ZOgyjxqMY4/h3He7
gaMYMybODsuDHUPYcqtbJyT1Gjo5Fpkd19pouQ==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Dq7mf0ehCob372tCeosxKnoe8aOWsqeM0KFrPJL2Pqr+pVy8gdkyf5oR0q3rHmDu42Lf5QauTGrI
DiOrUTTZhhuErglpPStir1WcV/bPKKbNWCld4KEVRABhUGkUWbLGzg+LsmFpkEpgnFMnUb00YByP
WyLV9Z+vjljPiWji07G26pWOqVjh3wpDGj2mOBmv9qUA8H7pLwRZI0U3PSwPJsvddi172LbNfmjY
bl0d1FSufwk0nOrXEC92NEHkuyRkjDjN296n/mLLdGYjCPaPPqchlohx1oRLaC9u8zpkTowqzRgf
IzK8qx+W8UU3iSFHRh4swmkoeJNdPZ/gWKATqg==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
FTeTnjUyMFCDl2Q2GUf7kZYxePtHpLtg8P3y12CN3rWqbO3v7qBNDKPgQ5SMASH3I6FWmxSNDFAo
ByzY04647eGDk4wVo7xyxo+eLMoc5tX68lADFSt/DDE+sedgD04188UL3KECGsZMh2ZytazONFA1
hnf39BdYWRdheMqVf/4=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
IBM7rdA814z1BgyA3+f6cpd+7GvLKP0kOPd0UO3yxG67kkS/AJsERacobsqh6RRUzgDSjKGFc6J7
cv4hWsFiwUGL8LrYp0KHLoux+dqmcwP0ct83RV1BPvTI+rxkJpgiBQdb09VhHwE8rWW6yXURQLjg
Kr7CEaeg5UJOtoFQAbft+ZJ0NZ0/HNwDJKqLGgA7nXEF/s1Z3DJP8IVa57H3JIbEMhK7h5wOftLT
dOQgU3vaUh4CuMPlP/27qy2J/Urba4LJKj6LmvTczigL47ceeozMPFmao9YCbnoPNgRdXJ+KqtJG
Ev6kGxEH/6DJhWeI6ZL6qVd3vcPwOhOvQIiftA==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 12368)
`pragma protect data_block
XljblVqORkCqAvTJUW7V7UMLz018CRwSe3Sx5lI47WivAVbX3ce3u2MBhljf67ZrlJaLmV8Xb/Y1
9bSsY6ibkgGy+1c/g9qhAjv+OVUxfcXCgCIezJCp9wBvnbm6Q7BegbSB/2fDf5wL4UVJzlOyO9lo
HPf+GmMVZW8IBoqS4933VeQcY4yHnpGy7AHInQM71EvlqVHWzt9TmENfKLKjkqrUSh4iddEEMAfB
UFviMfw0LsSvhxp8dER2FD7rCbuu2q93Psw0uFKaPRoyixgCKrAwpQhdbnbW8MuHuLgtVOkC/XaB
oneDpj9fd65i+DNd52neLcmGATWRNkI72bFI2NUtaoP2eZf1Wa0RJ7RTOwyJPuTkN32/6/vmivYR
3geFK0Vi5IRVySzscKAfIUTHOa/530e0MmxHWJDBo5YPciU4uDiP0WxFgGpdDu3hnyTYjaJji2ca
umz9FwVakuImhwuXMZatDse9cLXLSOk7qJJz/D90kfkC7FuNq1Nb8Bbn01lDH0U/TZodT4a9G5dv
8Hc5alcDnrOanMf0GPxaQVwW2uxA8UEHzqdk7BRP+PkQSESWzZWGJp4K1Fwy8TAhrbi19GgND8Zm
NYvuaJQ+wpTT4ckLBKZTuR9Fun+VQTH3nMkbDMcP7+PHKltbtPIYB7HqQF788oCiJGKOckCvR+RS
0pFPgaAkwPGA12ZphfR3J11byMO5VgRjTff/xyd/xXrst1cly+ZCq0EjZhqJy0OCr8OG+BlPlLSJ
EOxEYNvW5KXygoHjfaTZoK2Yj9Xot+jaR4Fwu20r04JuIovbZGV9DSrQqkSffE9N7jQKzNYj4SES
ZWODqbFKx2Fi0r5XpntVjddsckRls03pcLP9kRO8S20/0/49rqPcfWwsQ3ehbDO+eVtWVZEe2VYO
bwxtan1z77J6nNkxkjyDEThkE+tfExrKYHP3Cv99MehTtMjQxhyL+yl4LiDZFu0zEnUzPMuMD6+K
GnlVNLWHfkOLV9SeG+u42vguJmtixJB4Wflf/bIe/Bcm82+gxz9nppM0moEoNaKKOOqi68ezcAJP
eohDbXmV1aRFntYDmfrwGDSXghcLr7HgvEbuNkCydyiJyip9FrfYLvYhfmUnzEFpdS+bDagC5TfY
YZY3801z0nOFyNoNcsQNgxrd2LPHp1q+sVyDIw/5scfmh+VMcAA/WnsI+j5CpoRBSdtHuA+c5/Z7
EFr7SbA1OJJyUxg8oBpn2xkc3QDxzDszs1kE5ttWnnhj+RohRrL5VthpzOrCMLRKhwEhBOiDZzEY
1sC5GEmA5v1IQSbQff/MPeSsQuTcNBB90zrKyIqzxA23ChNfsnCtc7iLYr49sO9t/WAixlv74x8Z
nW9HIVItprPKj5zdV/Zx61svFp4oCXBYroLpl3YvEaT6XuUdqJDf8uaGBi7iETLVSTZ/6p41RJpO
SsrHiQkS7dqPQM/y6LBL08v4IoUWk2c7oUopWntaHuCJEJlzEhhTVF5uMDsXgT7KGJSnUcLf+R5y
VmlnferM15tM0uFNFwEyKWZzaQoh3aJh8gBSbIuekl5DVdqxQhSbRzEIpUDtwGwMRkEw0a+0M8Vd
44FmM7XHGjv1iGdVW2rrybQ14AkBXT4MGkfkVO864hxLcTH2CuOtATAAS5fUxb3LQI8IwIfwiX96
SxyX6RyNmKFNGkcfTrz4PjJFVFND1pBqoRUHc7rs7c/tmPh8OdWRZx0JTApP/PBzkqOH1UatebWq
7KRA79HuS7bhXvMxrV+WDAyCfDRCeq80PqkJTwguP4f0Pr1KydK60+TEO9oFwZdh/F1oI/GiY60w
BfEkPGssOEHrH4fmYJ78V8moDJvQ8fyRlLUG4xGQvSnC5cv1yNMDsdZPTBiMVwsNg9BxNgdjl64O
uvMTzinaMppKO7Va9/lUoexn7Tl7Nb7wn0xcMmRh30AxDWXu8IYsHiu12h40Qj+cftkT7gvrTzSM
fSenhcS6QaesMUenR4r7Fk0epSMa0lG2xoe7Rr45/rtWxaNHvW+zErYTWHz9rbtTc2kAPO/bln4L
T/i9A7b8aq/b20/w6A4jOXYS575X8jzJrV/SAm9OrwLF07YaZdyVZr3+xv1MX0E21+vKIQRN8fGc
axFqy3XBIeP5/nA2S1PyxEHb6iaYHHbX7Tk5rFCPwHCvJnJjHp989faTOiI7tbLuv7PZt/NwnXHy
HwHTtXXy3+V7PhCmQbXjqh86OZbE7xZiBd4imw5AVs1hCJq6hwESph/3DIbv7N9Ruhrt/qQfjHI/
FKb8zqVqUAUdXV6jaZYGBM4RmscAXlTtVYtaVpefeY7uerazBI7ZizXhIk4SoOItjxrt9iu+L0pO
s81vizBD/ZJCtsVXDXsbRB+catHVeXaqmr67Caw6NXpbJKEQc7+PoqonusD8Jyl2CqNFBRgB53m4
jfEqLcxCxCdyZud+oY2dd685alNw4kXgngb3DrwwZKzLInFUijWEfOgLut3nUiYHuxpQWJh/4G/l
M7WEDcFIJ+7Bs0vsE8djNjTHUSrk/w6JCc+eYx6qVFNQUAIJNDTIA3QKv+g8oX2TyilrM2oWTG9h
D/JLRnhBvHoa0S+t5wP9yGhFkXgCHe5dwMeUwIFcU700iRjkGHAVc40UQV8GY83S+g8Ob5Kd+mBo
mHOVQCeE3zcIjvQTJisNxs71FOrYxdQGhey2VBZt8vCBrJvn9fRteMCvM45ni8Ww0cb+KuZFm8UN
ZnJBjXMsh9kK+zTcPVNPS3mWt+LafRuKcMEDI4MdrZJ787G4HSUGnjv1v0Q6I3h32ITUKNo1PUAr
NfyEcaSd6YsVRLA53z6wjaGfg9gnuMpa+Sfifo1UqQDAjCUVn3sdOe8QMkfgl4JN5WohIRaCjWvc
4HuTpAeLCeAMZHYoOdYuR2dhBbow01QmStaipzFOnRq1hXTb941wBrvlQUML9PY8zyff3rNVBm2v
MkfVVc6rDTtRfq0cKRy+6wi8PLAWRrwonLDk6bimN1F33FckXHaEH72/sx92X5Kt9H1j6Gb+Pp/a
F2Sl0o1Jb4Q5sX9t7TdA5jQbQ/SVGo4bOJH0l4/exVO2GC4g9AI9+iHohnof57IHwYnzQoefHZxF
ryJGm3YGwvWuAUETqjAWpmJ/tvx7y+yJ4CjTJaE3gI5DszSuZsHtLaLnXsIjy6bD9jYS1aHDpaAf
wyw4E7fWEzW0Q+KAaRQvctEKtV410oN+4W31cdc6Pfu/iKGMuo10IsrVjbjELdaICjKrOwmapLQO
Iy41NHMSVeyXGuLi34kSFZj1sAInbMJqHhMMK4AxT08/sSkCJ3hUJaWtYJg5Qtqzp/bNlvNQ0Ctk
St2DSl+CWJbTkpMf+c5Oi4gXIjF72aNiZVxLT71IPXE8QP9GemXmHNRMq1TapSvP6g4QyuDWk0CZ
HrGfk0zMHd7svmVJWTgbwWhnzxpWUWvy8d7reejcJOzQZMPUe3m0Vr56oG2AWLva+DeIg5kjEN0p
wyTKMQgepo59di/KAd9t1G5qKeXf4bdvL0gM5xNDyGQlQPQPmm+5MbImUOQ8pm2UjeWgaxXQSpiO
ugsM6fq3oshPRM6nPByO0S4klHrKLJeWEXb/IlxEyQRGqkD7PaLh/Si3XL6Wy3U0csqrV+AlwysU
6GliOlMp0qGhWI/RkFAFvO2mpB0Zz3v8QM+c2KVIWAEt82enzMyPnmpDbldxKjyFKWO3dB6C/6a+
5HgP5LYAC24hzOAYnH2B941wOKccZ+ROpl2vUMDwtHG6tU7hvfNr46MzWoi7fARdIuPz34foAjPe
bNwFB8EcuHKSJQs0CE7AKYkTsBYike5SFn0sQ2wnKw4xpYmAG66cGTJl15sGDQ4Q1TKdfHsGmEtA
pYpPJ4f20qEZooxHDETg+1pQW8W9UJOZ+mbMsHXCmb/4VPX7UytiyHg2v6try4STxNsGq91nEmBc
8+rQv8aLqzXeDDO/Bfr0IcXiV+NW9Ahv8DmT3RLVF3Yyt33G1Z2JhEEH6yz4edbwK+A/8V6IfeIU
KGBmpX9IwdlfywIXLKekI20v09Hth/DvnS10KZ01TQDuhpFnnxBcUdG2SmEVZ2eN6cFF5vhaPM9K
Q7br+Jx3ahbKP7h0IeoMbEhzRo9G2DbZq9TfxtzGCh+Wfs/qTeW01MFi7IA2nVlIx8HOntH8YHJq
flYdHDull+J0zOVECDbRotQ6QWAJWmtE52VMldApE9j3ZkFYPXBoUbjr7t3nqGs8pt/pC5PRrPW+
A7yvJ5n9Vx3oo/pKmhHEyHn1daJIHSfzduzXussjvyhPmyspzdg6uZJUlMQDrRJVgMd83L1XzFZr
aPaGKkHj+3BIbVHdD7g+cWgxcmO36SbtST0scwBbn3N+Il430BPktPSwMqyuAQGRYZIoScHCybqr
h7HlW+5S5u3KdOUswOCz8MsYf/YKDFKRE6Hwa4lNq4gkHrQ8xn0jiYVpGmOfo5Q0fUavKXfMRQm/
W4A6th/Lkz082EC84L8feWnfZAkY4RU9LViKCjYIYW3894NtnjhSZwhHFxNTuBPyD5U70hHY+IQO
59D+SnOMZVpsPQPiLYgaKlbJgyuWA/8eD5TIR/AAON+Yas4BkAvnG1wqfSkXsw+s3oRX+XlPmsz9
VM9AFSjv7lxTccGvHkHR1dnF0Av18i6AdyW/Ltab+SKDxl/tSwQhk4H/Pffxq971lYK7qj+RKGQS
3V1+luzcdjqGTfRhCl3LuT02OKXaWeEViF4jyALsi6nWd2E+SzP3Q0f4hsX6M/73hGpOw8ypfx6L
/9x/uBkYKxVbu2w+qEDmLV6J+26bd7e718oriecQpzGwbuih1tx9Z7qbBAQRLWHOp4obGoT4I8As
qKbx97RtY2DS7xODhoBxjRtseNciWq9Qr75tnlFPdnLHAT7nQvZ7PsoJNQiK2nlFx19SbBAVRIBJ
Wh7AnQTLdbQeH2+87Ks3fhOUs5OAa/jbEheaq54S938shd4qP611GMbD0xObIw5fEpzaKnR0muEO
JxDCfG2Ck8Lb9iLTsgRPC1qfoWtdYehff+Kh6Ubl8iMIRBqHInWVK516AMZFK/xMxmFfyxECGslx
jiy4jkGCX0BXgYsPQbnyENsUSDCpIXgNVTLzHlVHt1SdKkOfOREf4gJemPzbN+DtqN/cd6ttpVV9
hotvllwWZGZR6OxdrwhOdW6CoIaJyKNr559RsF1VcZz5QZELmodZTnFyezPNloFDZBweGR6GnVBM
oDYRBvByfqdEW594ZsbBURp5LJdfsqBzkypTfojNI3JYNosTyHsflPg+W0eddkqsWZZaqWRxQBp2
EiW7ItO0ldu62ShRbbEou29nwpzIJKgllmXMTnurDegvvonY4v07MB2w/7zjBFxxoH//Mhj/5qXz
X4490ii+SbPGAm5LGOBL71JEkTIw+wuo3p0l4BRIQ1Nvv3L0a1TlGr1dEECVyusb+HmE05lyduyS
JCkBhno2IdM9hhw1vEFVcLttA0Ocn1ArmG5WylayXzSOY8QaGdt0oOIXRaYJFZxcAlCZyNRbDe5w
P3Aw2m7W9F96VzYZrIbVfNOhPovUyIJaVEn5qUK5pnJd0tOf213V4Zw3CNYEat6jNcVQqgUsrxlg
UBe+/ZEhMn+u1REXN6UJf+Kf95i+fYNnrNn0vBviCN7aI7pslkCmXiOZSnC/u8ipgv4FItvdMIPo
7c1Jw+5M2wKZCMfGMdOfWXATt3ep2kXaX7F3q5bYklxu1lp3N5Occ+N/ZBEDmN/GdO9I/UGjbgey
9f0duL1/iP2ttTAwcPwF0MKDx7XxiWht0jZXstomLN0Npz4Lm3eddTfxJLjX5rJ1P2/kZ+1PF1zy
AnLLnKK5PhSWcJkQxQ4tX6OjhwWRadBVKQt6WXAkNBSAJ42+VU04PfFVdkFzhdhyLTjdZt+na3FL
owKu/2j8YAtNByPUdn+M+mO/Kqn6odWOthSnNS049iMvslxW0CEXOB1UaeogFXvKpP4WfK2huARp
J5p1FA4WZ2FGpi9jYXPKk8CDMmz6m2T4Nj5MNz74sONi2Yu3+GUFkCmqSUKnHbgYUbOVuI+6i77I
WLPGtOaquqd3m18aOeEiOwseZTE5Nuk5LETCw1xtBMmc4yh0RHDIEGlcasBjcr3XUwT0AVSJ8d29
ib04jcd+oY2w695KE5+342ZSSIo9jtaWLixE840I3y8W0o//A7NDJDRJYv5B7TcVDBmOjTSrXmu5
TPnwMfJVvU5M37rlckSvGlNeQXyy/t7LPYOMs8fKzCD7PHpT5kaEN6UqUBqxA3N/X697qJaRDWve
0ymzx4j8MhRE8dEHOLWrWUTieB0SnG6/4bnUYl4h6ejLr0lG9Rmt8EOEO66nfxQC1Ps5TERyH/93
Jezo+HGWr9jWThBPbKN5C4k9aaEiJgdPRH4Un1UsRIEnZYiDb8kxNH/4LPupkitSt5D6lCcrV3wQ
RAQpGodSsc/ipG6f9ICyQHlrlk+xQ334/YDWZADWE6lwvBgl1pj9knxXH+80rxErhMUkTNaJcPpe
buWARnSOUxbC//Dk73VWEMiBtMaGT4jpU4/nQ9jfutPk2sWunEAxgmTwVe6D4Hn5jUNgjHR+SVXG
auwHOHskAAuFDO8Fe35XOVlCLTI0FbU/83/jpZIgFw4+wP3tM588Sk2vQDYWU06Va5AjHmkMYhC2
I+lH+dKEospi2YShEwX+ZpJILxsuTaLRMUZ6StlPXoDRiJkYTv2Av69MNYMTwMT5vNURhGJIHV74
AKauI5tDsRBULs7vGp5Uxa9S70uvGmWJzac0QVMQ/oPcq/D9X1QZPWDcOccqfgbiZUD6Ss+im+hQ
YSO3KMPxxYgkl+I9VPAwLbjo3qicjcY+lv4bJvk7v9r2m1JG9PIru7fu/i4JDrW4fev15zhlM6R3
Hs1Jyr6cNgttRogGdUFg8Q7FicR7CEKSMXJgSmFMRC4guu4Ffj+jZyS4muHho3oMLxLawTJLZ3Du
fXh9nA+VnOoho4QDbPUBuonby+7j76dIBXDgHEpI1o/Xab8ZDWttRQFpeyOIgHMgDwdhsLzAxc9R
oradqxGPK6e0Bf2Y610w8c31Z4opWzXzFpuvNdPWUuZyYlzgB8IqoShbCOEd3DNWCqA2HRZATdHL
9h83u4zGkHohvTRUDEUVkT8BtRhRWCWY+sdUyoRL4KKjUBDtfJXuYa/pZnuvn5ZwkzIyKbzEaXKh
zd3nIrfsZ3E1EM6JFdEwjLGRRL2WIByPKAaUOMMaIEu6YXJQwjUj0aI7XT+HZYzmM0u3GQY3/dRt
+wxZ4Hn4YMaE9YX9r1Gba9znJO8Vo3wpJUUBiijlGd5VnFsfNvc3evFRBphOyOJs0NlJXctNv8H1
7NsLEqr4v1bMRHjVNAWwxk3EyAQhNmaIf5h0TtKgGon3hm4LLr6wZxAUrCTrSX4DtsuqKBKMRq1N
9soco7x+DuV04Q4mz/2MbYwyiO5scpF5sku4vXwYggt5qSmbork1dKROK2dXuWUuKe6U5KesRlcO
jWZc5V6bxixADfhD0VPcSVHhifWLdvZIrKuQMum1ZfnB842pGlP3Uf8uahr2FJ6JIEQ0+t2NNZi9
ICVYUgYme7dlGOstuZZKngLynlj08SHjFTdOdgSfgWxqsPshKikSHALVNmuvGjXmZXiAYqJbDHnD
12TbMVIxm/PLKQHhxVFztNz87amIAxmi/O6rRh7khX4jcPFBHTvGghyUzx9kfv0fITq1YFoPbOU8
gApqP6SULy2RwX6H8HlPWbF7vZasRht0zbnWgCfdIZXI8CgDMZ8wXcYXZm+m0/P0w2rvH78ZTLEL
bTia4R+hedZDXEw37ZsfxuQTRstL3L43tx96vz4oOp5HYHncyOgYAxiarXRH07eOqkTRxqQ5WaPy
YstldV4weAsSVm1tvLvIZJ4r/wwQTpQJ9flseLbQS8i/oXG/NX8WBmEj/fZkOykQq9ehGY2mcLZV
KLf/Zdn7E/7YOiYy503ggaz4vnEougWYOGzjF9JFpNH7ffGSQ9t8CbYDmNkjvFpQxpUG100MfsxJ
2G6z5ECprioghGjh3Av7YyRV11CKo0riCfefoPKvYA2JkPk0hQRNLxObtE+7UCjHoC2V/sfNjrML
o6Z6G4U/COubnfMJ7LGa45/z18AmNVR8pjNlZ7XndiqbPrFxc5CyKoJI7bM9MTswDPOyiv79Y60c
yu2LCplA3CVVXzR9/PVOcCIPaUSC4dcayGX8FxZEd0wGKa86SXIn4aKIkHnYQ593lwwiYapaVyNP
amMmDTmI8MTSmK33fPQ4hA/UMGptE6u/KU3nj6qwZ6rJdPzqdiq1i102hQxrPQIjN2sjS6W7vE7R
k5hJ+jIIydWmSb7tAwLN0iVQTECTPWpxYVUO0MpsAEiNAJQHThlFBUHmYWPK8tV0Jj3iWbJkyjJW
aVVpq65xjm4IhC34nBLmP9eRRny+KV9ZY22koTNLATzjYkU/ZBgwph+QC5qwr2A4X3IlCEL5Otn4
K2KdPVRhk3HXByXtt+N9ySff9dWiSAHhNOBagWkwpzjjPIiPxf3y9dk7mlNWfkIdhYkX9ZSeEWPg
JrpnKtyQHYvG/bpZpsIuB/OaErwDECKv9Hb59MagX5TU7HOM8n3VmmRByryy3x0NFIJtSkYGUQxp
RaFQME5GzlVtKCPq5DKOoF1A+O2X4DFRM4eesc9Zn8qnbCG4HYbH3iXwOca7iF1fVVbmEl7kvww6
nRls0+Wn5ZMQurPJ1Gd7yjQm5TqZoMHXhk42xeJkkHK3K2wZ7zt1smn/J/rysWUvwPcimwQb8q3v
7VI94MwVCI/kNmb3v7oYFgEZNtqsDZqjBk2F8Qewbdplc7cpAa2BI5xZRgzAICWb5DOn2y4TWSWx
ncSKyZgRl7nY87PsKzuryAckW7v7gHKP8mZFD1PGekr/kRcVoV1X0Smqea3PC/5wkd9NY63NaOwl
fmke6dO0vlKIbTT3GfEFJ7jSBMktiJcKgETjC9JcuvwMgmUvtHJ0HbqjrxrUkc6wqidjPzm6q6Sq
YEE7K9Q9pe39x6/MIMYJtg/UVCxHVZ6G5prbyaBJwzJo0ijjQrUfzH8wS+GinkrW8T+GsYN3sbdV
waHDTNjGay2ciDtCB2aLVNgQ54n4Csd6j8ynp9gU2hAH3CUNPgBXIe8lHI04oxo1O5tpjD42nAUR
Ypmmkq9ykl/ejoCThw/1vxoRj0jx2vSR2Q/e9vnd9NKQqnphaIhuVBvHYTssk5cblbLxXqekFhhy
NkiS5FAYin708q0v1uzQsT+FOuqKIxuvAlaDztX7qCAygi9m9DdEkW6UJATGNjCTb4kb+Sb9l80D
FzMkp+EhyElDpiUVcuQdWKdGIbhWWUrIiBApcmrAJe8kZpnSQJpQkrS+qHQqwbn9Zs5zuEdC8xy0
ecnVF5t8dsDW51H/kYC9kwpVX0LVyVgqAVHth9LQRySiNA4N29A4F02305lxQ4QBvLHDL2CCxLSM
0OsXlhh3LcEn6iilE+l/sw6jTEEXbtawvUt53Fxc2GXo9vop3yNjWao0e4lsEYKmFq11ul0dWbIs
r8TCSFFhBRdO23QCTV67C1n9jXP6cKkXLuNnSMAgk/vbnajI3g7ADrcbuXcDVHOHSJyI1Dx9MFVE
ky4rZpQhYClc1nH9VEz77Qdgq+oxmTkBVBELSfSEnbyIAbfOUk9w4itDcQaYd8JFZhFCZCkdNdWa
FCDPMUDth2HMr0YigLVv2jUZFfVT0QLZo5a6PNr3S5faOr6/F1b/1gL1L+gK6DniNR3iNRh0CGjP
dQZ9BSRDEwqTp6KqWL8A/WhQLuLFMPnxe2LJ/9fpIYC+vw4riNSIuG1x3bhd2rmRVERvwNmmDakq
83FrdFerX6DpmsJ34ntPwKqFIToXpf/FJh1vqPvezV5qinE9ktyBeySChIfrQis0aZGTz7un5HD0
Qh6wyvE1uLIP7iObX9cAqxLlkMCLQlgYcsoIcm8U0IPLcLH7pMyAUCynaal8+5nTPKY6vj5FhW2+
KMHjunMowO7RUvAdR3pcspIgRJvSZj8iolOhmQT7cyKjDeEv1Kz9rKfUpmQO19t5mQqZej+6lkc5
3W3czY6I7xJ//v6Qt5Xqsa3U0warz1daQulkM+BPUC1/lrNMMjYOOBHcxXDgDvCVWSKKXH3xI5Vd
6nf9m9a+piHuqP6M1mRcXGySUCjCdbXM5KSXYrNMRbqbWwYFUlXow7Vq73iYfyU9rk2fuH6Lhnj3
JZu3LMljD53x+E03ceD+0jHRa7VyzCwAqSnCpDjvMbJ8gC936TYkSJJN3b3XoU+IR5sxRYds6diS
/Y/ZoYGv18atND1FPlI+bY/MjiJWaivUEUgeuDKD+DT68ScMIu7+F6wVKajaqIeme5NcMlV3o9gC
D98t90u3lSa7j1P1B/1rHVnlIz3TI+Rl2hAYo6BGJOk0L91Y8OY960t0glVKmTeuwMRsLcoddbw0
3Y/rPIRViQEinpoemljLyD7KeJhfJMybchUhcDgWc91Yfh0IKpGd49mqw7dNSxiyFaBN1zFbBer3
FssJkwSWTSZBObUDlE/1HkEnPyMqVU1nS5QW3VXPWOHCif5a78EfYNFDIU9na/+e4RWhYvbgUWrG
GqlT+fmFj/Pn94XxTO0Q8iVqPZFYHbyCiMxb8m1O5kuO1jZY4YxsFWSldknwgAszgwzzwNC6rsiA
JLFFcgpuXGLFgFneM5uDR3Nkp9cMQSgxozBD9x+YjSpwVUh6MxxyvKDaJpVilobZEqGtriz76Vt2
O800pq2l5lofxfjom+rdFSHdMagN3Usj/z8TPhEmKNOjPISavHK1cqCfcgKd9NIZJCkXIUGalxEg
2QmFKtR8SqyWWT9MWPWvPdVw2eUONkTifWWJ7QLJ283IFRekFdt048gV828JAZQpHaMYUIKCaPHi
MS78ZaIXMYvUmd6NDe0Rb3pJDxhOjkGV5UXriD1aYh/pdSDkZdGbgFZkD6+nGy2DqRZQuBP1Dtqq
bJeavbcq3jtfCNxQSDpsbaA46olhEidHRpnrZCxjFaYhSi2qVte0KbrqCTPga+1twXdCyIi9SO+s
8vDNdGPetyHVpfcCZiNEy8mLgaiajiYGUOD+nu0wF7v17O2EJCeplHzDuOjVU0B1zxk7a6FSEFTd
BoUk8kJntVXbiLmlm1xhmRuqdBUlQ/NFVWQMbHP1nYKm34DUDmSw4u4lMFQeoKkB202XzqJoSYk3
7VPB/oso9xM2SaIL2oIfJrRV+u/QrPJ7e0Rkq14mB/Cjhcw5/MV6VXqSO359JvHIwdMqsetnpDme
E0lzuNSe9lfBsS+GbV+AYk6wub0IOvQxa/yTATP8GaDwhY2mpExo7Zpb9BUl9xUdlMTK4y4C4eNX
fMCo0wM3PPicjL+uo/bPt2RYT9HLwENBeR0foBAklt1TzxGlWXiDgnZikjrSCpUdooEgEYg4P36W
c2hNhR3QJ5WIjOZPFl8pI8E1cbS/UkdEbftBz87PHCnv5ky7SvmbYbu2GUXvuibGAPdMMHdxX3UE
DhRdahMrdQ/HakXUFiht1ZHlqp7EdakVrexmdDa3M+GM80Mv/bJ5u+QpnTqp52A4pLEJ9J7yNe3D
fGfujPuf+lqSAeojIutMe/1LYHwibQXub0NboR/Ul5jx9tCAy8zwizISvZDG1sAC/0dq8l80GWvw
NJBCGV4V/Wy7Afd18VQJIR0iAzkIWLLlGZlQU7DpNk77WNmzcRNPAmErRWho6TXsC67OWEfy4CYN
pUjxWtIDY+e/Ob8rVdmeXx6HYhSCscblltoUqo0Paa1DS7D/98Hi65o8zcrISVGRoEC8Y/bJxt20
6y6WihwwHEClfcMNX8ZNcvP9C/9gxKmOZEwvRbEJ6OdUJKFllCfK7bv1SRIOXyjgzjQfcObTJ9jd
4ZPeUi/crNdFijT/xHJZqa8eUpCaccOfxIBon7GJQMocEKEWYXGVRmxw2SKMIJbJnsRMAbL6kv6x
Rocg0U+RKAvFy4WkGzOJTOwdPpggxMzIdJhAqGjDSHQllBg5SSujiKWyFfZyEIKIpLzyOcMp93l7
BDUZpug2PNvsg8ZuKuwcJ2w7PcR+9avqnObWG3+TrUId4T9feOvVmI/UFv+Obbi4qZD+ZUPxaz3O
HtL5rKvOCjToApq+M1I3cHzVl3YVu/RKG291z8pTOOU4+MDidu2UvftxxcTdwOdfgb1nbdNFnWNH
TZn7++76bDYtsk+/OWkKC0DrNMKDEzad/UcZLHA/Xv+XiTpc4eTM89sVaNZsF4VpRr/Z2+T+6OtE
t61Ro/aZCooXY7kOfSNK836rT8UiwqiOsBcgi2w/olvOgmePzstNLMWQdLcPOT5+STl0eJ+/jCnN
mamZrGBzCKHGOVgLXkboWcQk3+JNUrMqMnfbc9RIh5bavHT8nWLFXCAAwmARGL/mQKN6Bbu7SCpA
ymRp83wtPnXMyOa7G9NaN32CwsngoMWklqFEKBDrZFQV5py2HFHEPGLDwG/lwrMeXNh//yFHZI/e
88kXlu7fNgXZar5PV4gy6NfIltT5pqoii0goWSqSYmFrcmOtjtcBj945ubgLuI/cTMD6ed4N4xhO
PqlGQYLy5KRf0AR4AzoAdq+cAyk7WDKlYl3A42jzoIVAE/+CF7oEON0V14l/doOe5BKPwLDiragb
Q5hatxZTbtaOR2VQXlgrNfAbDI4fnJphKbB8w9NlCsG5shH5J4sjm/pcaWTM+LBr0OUBPUeHYf8l
F3ALWSOfbBovV7dfaUWQLYlYLUlTjkzVl78odTWMTkj9Tc3GPIL4EO4otQq5TxKpBh4nXtvka4E9
70oc8nk2hfWC6D3SO/iPJJ1Ze7qGoCTpfQDUxqXzDGiJSJ4qp87OsUEiE5urvcdj8/gMv+NU+5cp
ZzhP8JlcYDYq5VgIFBz9c6aa2PEzzNzloVl3VKH3aP5vmMwaQk/V78egaoldghkCUBUE7T9iLMCm
tl0vv7WY6VLkEi2BzKFsyiCeA4dMTzfYVdlRBRdATe9b7TdtIvyzlCEVXCDbYakIXr0oTcIdhsDb
GG2DM5ahf9FzREB+tg7O0PUcRfQlR0z5VDZ12i8WgCMD3QOiguYBURi+bGVrcPOqUZcbEV31wGNF
lWLcN7jOPSi20xXY6g+4jeIl/RNbqiKO5Iy5mDuGBL6MT77j9jWmPAHsOQ37PXvEavMylgQgp22H
0HPfEVU/bby/p8a7s98y5SpRo5rM38V1MF0UHCinlL/JN0Ud+6NqFafAP/0eKpDoRDXCmD1qqYNX
6cOL4ARe2oTUuFUSI8eaF3VfFUhFnA8BbcA1hNlg2DAGiQJTaD7R7U7RBmvTzrcui4l5SeU+BHIa
lRxXbCA70QBAGBHyLQjHtcLGE7J4FFMqmKvLByrxVhRi7cNykxRjGAAL20BgAEHILTmbHdn+O/ub
LNZ9Vea1Y1XWd1Q/a3bJK1/Q66rQpBTHc3eZqFb63GfXk+jTFOjdYo6Q+esuSNhM7kNt4obGmvCl
Ymi1TU9BNIE3zgO7xWkJ4f3GIWVgRtqvvymDGn18UZzKEnCLnvaoszAfyci1KRC4MGKklvSmFz0V
EZXQ0M7TXwK67bjtblhrqSeg1/Ozzn47z5TBUhGS3maMTBEa8l/KhUfEl3SejHaXgYIa7aF9oJ7r
Fjpj3oo+WJBUPx8LH4E/CoIwzdSrHHdmwRx9KJrCrnsZeSPmE5EOPwc4wLOZbEoiu0Cucl0a7AGC
r+aGZ+4r6NTGWLkOLk5QjljiSm7jmjHDVjit+Oand+eNhmDrwATZSGVPGKT2GI61rZQC10fdbH7A
y8/25VqPR3zA1Pyn3We7ynftnBgZKPWYy0i13vV+yQuEuezuiZBeRv90iBfkrt6l48jV7tUkw+gj
zKq+ofiGtql1qdBSBVUK/lz6hZHBz8hEjsvkzy8yk6ur58LMXFMbzX1IGoeV9BIe0lJaKthcY+Ov
ybvT9w4AyFj7oSmoCYWMeZotPwCmEOlyBxu7Q28yJNeK3xbJ/N6SV00t4UJuEZdR/7yg6H/Sei+x
wsD2FlpxhYOjgndu+czsUKXniNtg93bWnOEUr5j8nDlUeCIT3EPhNWOYDm533ZUkNpfNY7kFBZjh
I6zemIvRF3d5Q13ldaeAyIIS/kN+hbPliwxvWJgRjG2n0k+t075aJuz+JbxPZXDsu/dJmCCUW3eO
3Jr/C9Sph9Ct7YOUGVBaOaag/u2xY4Vp2ZiAS6nL7Dt/X87hSstSTO5iY+ItAZobqNsp//t/KoI8
CYuZ4Zm8Lm7dzoWA4pssraglZf/oYJuSgXpB4pHSl93irUN7is0zueFD4Rvt9TCwqHsmRPvLffOV
VW79rujACweBz96c79xSB8XYtYeZJjvqunWBd9eY5lqwhzqxKdLFkZUZcXQ05Sh3lmSskxPmSlSl
6XuRwZ5sxVoZ+9ueFY61W4a6fK8n7BozOb2AGliZFn8iaRUpgU1h8c8ZwghixEBMw7S7usYrypsR
BY+GZ7mm0QHpMN9pRG8Jne3ylUvErvYKgDHpkGqRXRaA3QHeWtda6m1pFVaCgmW1HhEGzcEZuOcq
aH8ahieePuahC+CzwZnvPD5dL8d/iLS4olzDxbXe+/DlxDThAkNdHHFpicpNOPG9DxAUPz0773r6
xxrbft0ZwmzOGfFsGGy2Xk7F/C0k8XYUoFgkaeQWOqhAtl3b21H7zWyQTQHDUjcXZW86UOek8wXL
UQzf1hgyqqBC7tZXMYxmaG2DicQgkSNSV5nKKnVPGGKcrG23rhnfZ/okik4Vbb8LqUrZm9qnwZvi
GrTymGoT4M7mXr83SxiZwa/rZLJGIJaNDG6fzit8+iJfoPWlpsrQ+cPThXthTsVJFV3HPXzZhlIy
rV+5+6EM6ij9nQcz7/2ni4iCEPFUbXOYOMz8Sqe5ylXZogv1qIxqTnthWlYqwYG/8EvjpjQ3aXqM
d5h76ctIwJY4dpSwHtkbBOmT1FIytAKvB/F4o2ufGDENgEYWYu7p06fSZgOj5Z0noMsvEya83MQ6
WIaYnvt+bvCVd2IMO4ZmJJSc1o1NwmteBQd0/SYH4s+U6xKaal7hJbKI2ADksYM5AckCIM0ueYgx
sW/+P2pqBN8QNapDL+mDmMU5DLMfXx322hhEDApRq3fCMMvTof+amZrazYKl+FP85aJrzmRja0Wd
O5tgk+vdkZbWAwyVYeBDF0hW38aov1Ma4I7Y5AkX8yzG6f4EXF4gnV2TrPfgsrNWOqmaqvbKmxbi
+3ziEN3TYdWNxhAV73PFO6ULPK4dFUOkelQc7DSG8vAP4OaTtVTFFt/UjfSL4czDmFcz0I462MnZ
yMf/oid6Rx97W9Doa1sPXSsrduIlMc6fwJ+S7kZNsqO1+Qg6SGvSGNnhxb2ookw+bQ1jfKJlR2XK
b6N63zPA1LG/DrOKbena5vBoOHXNSBx0CcR7DDswWctGkROaqaci/cg1OCDjtrt8biTgBwNiQS19
XrOPcI6SiZKBMndypX3s4U0GbayDDnKqmA5gAoNbXTVKsIWaPAtb0UNOaGXob+er3cj7aBJsh93w
66a/txrTNmtqrxAodt0WZ9fk0/oJawHE62Qm1QbBfTcCqCxZZKBSTh+it3PCygh4eIlznZBeEDqm
GEu3FjK1RTppYYERXiS+lzj/N16f+7+RSYqHZkD+fEyf/Y/lpHSCieAsZMFWfar8Gkav/AG80oDx
y02wnkTRo8kHZITLhXWzloXin8F1OgNmdhC2O/2dSeBK0D3p4p1+gHJtnfRIXF2QhBIoVVbE/MN+
FM/NBHF9QznbKYQhvAEKS2IXq6YHgnFfI5uMmIoUfEcrTrVhRFh4k/GhyXwRGtHzj3h463iZ7ifr
PZpcn3Y2VYatfrmMHUDCYfN/JwRx8iP+LFm70kzJGt4WGpF+rRRjoPviAHr7XXUHaKRofujb1QLH
lzUm4R8BEnfaT4uwHMKJYxV2Dh1VNJUXSHTILgUYqY5lV0PReMdc9QPkZFKJO2MvZld7cbwB+Mh8
M3RM+vfQJPJomvJOQHbZv81qos5PoCblDojgMoI86CYRpJDqillmmwHabdM36hWYbWNSInnoWCA5
WV4oN3CDkAOM6/doyYrMzW4t3kdUjfYt58piUCw33yqTDB+cHHQB5PETD2A15+IgG5EG1GD9Pp/R
z91gOFAqc7lwoGCYaPc+ayzouy1P5fWyT6m97KflCmfXETN6bkeigO7Pcepm75106Aa8ujPgQzGm
Va4cj5ivRdNhIiOD4smc8rrUF+vM0xYe7q3pHLsMosEdBNM5MFkd+tbErEBLu5E1FOKq/vx1L7GS
satHhJsId+ljg+219zsSOqbpBNVzlzZBAoqFmUexfXfP9b/K1BS9a7XYCFi8jV/dnP21CaJ3HuQP
Zarj4FJ5VfHofiZa8I2gdEzSDvxltsy13NrSQ0XFCOWffLRC9kRgck2sGBCtejLxbE/DrV/bkvs=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
