
ExoMainBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004498  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08004670  08004670  00005670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080046ec  080046ec  00006060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080046ec  080046ec  000056ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080046f4  080046f4  00006060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080046f4  080046f4  000056f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080046f8  080046f8  000056f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080046fc  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000400  20000060  0800475c  00006060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000460  0800475c  00006460  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e27f  00000000  00000000  00006090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000221c  00000000  00000000  0001430f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab0  00000000  00000000  00016530  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000829  00000000  00000000  00016fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000259de  00000000  00000000  00017809  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000de00  00000000  00000000  0003d1e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ea5a7  00000000  00000000  0004afe7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013558e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d68  00000000  00000000  001355d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0013833c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000060 	.word	0x20000060
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08004658 	.word	0x08004658

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000064 	.word	0x20000064
 8000214:	08004658 	.word	0x08004658

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <rdg_buf_init>:
	rdg_struct->head = 0;
	rdg_struct->tail = 0;
}

// Initializes the reading buffer
rdg_buf_struct* rdg_buf_init(uint16_t size){
 8000544:	b580      	push	{r7, lr}
 8000546:	b084      	sub	sp, #16
 8000548:	af00      	add	r7, sp, #0
 800054a:	4603      	mov	r3, r0
 800054c:	80fb      	strh	r3, [r7, #6]
	rdg_buf_struct* rb = malloc(sizeof(rdg_buf_struct) + size);
 800054e:	88fb      	ldrh	r3, [r7, #6]
 8000550:	3308      	adds	r3, #8
 8000552:	4618      	mov	r0, r3
 8000554:	f003 ff86 	bl	8004464 <malloc>
 8000558:	4603      	mov	r3, r0
 800055a:	60fb      	str	r3, [r7, #12]
	rb->buf_size = size;
 800055c:	68fb      	ldr	r3, [r7, #12]
 800055e:	88fa      	ldrh	r2, [r7, #6]
 8000560:	801a      	strh	r2, [r3, #0]
	rb->head = 0;
 8000562:	68fb      	ldr	r3, [r7, #12]
 8000564:	2200      	movs	r2, #0
 8000566:	805a      	strh	r2, [r3, #2]
	rb->tail = 0;
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	2200      	movs	r2, #0
 800056c:	809a      	strh	r2, [r3, #4]
	rb->dma_head = 0;
 800056e:	68fb      	ldr	r3, [r7, #12]
 8000570:	2200      	movs	r2, #0
 8000572:	80da      	strh	r2, [r3, #6]
	return rb;
 8000574:	68fb      	ldr	r3, [r7, #12]
}
 8000576:	4618      	mov	r0, r3
 8000578:	3710      	adds	r7, #16
 800057a:	46bd      	mov	sp, r7
 800057c:	bd80      	pop	{r7, pc}
	...

08000580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000580:	b5b0      	push	{r4, r5, r7, lr}
 8000582:	b090      	sub	sp, #64	@ 0x40
 8000584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	// Initialize the buffers with a given size
	bt_rx_buffer = rb_init(1024); // unused
 8000586:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800058a:	f000 f9d3 	bl	8000934 <rb_init>
 800058e:	4603      	mov	r3, r0
 8000590:	4a34      	ldr	r2, [pc, #208]	@ (8000664 <main+0xe4>)
 8000592:	6013      	str	r3, [r2, #0]
	bt_dma_reader = rdg_buf_init(BT_RX_DMA_SIZE);
 8000594:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000598:	f7ff ffd4 	bl	8000544 <rdg_buf_init>
 800059c:	4603      	mov	r3, r0
 800059e:	4a32      	ldr	r2, [pc, #200]	@ (8000668 <main+0xe8>)
 80005a0:	6013      	str	r3, [r2, #0]
	volatile uint16_t bt_idx = 0;
 80005a2:	2300      	movs	r3, #0
 80005a4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a6:	f000 fbe4 	bl	8000d72 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005aa:	f000 f865 	bl	8000678 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ae:	f000 f973 	bl	8000898 <MX_GPIO_Init>
  MX_DMA_Init();
 80005b2:	f000 f947 	bl	8000844 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80005b6:	f000 f8ab 	bl	8000710 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80005ba:	f000 f8f7 	bl	80007ac <MX_USART2_UART_Init>

  // --- Enable Receiver Timeout (RTO) on USART1 ---
  // Choose a timeout value in bit-times / baud clocks.
  // For a start, pick something like "20 char times".
  // Exact scaling depends on the reference manual, but this shape is right:
  huart1.Instance->RTOR = 20;                 // timeout value (tune later)
 80005be:	4b2b      	ldr	r3, [pc, #172]	@ (800066c <main+0xec>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	2214      	movs	r2, #20
 80005c4:	615a      	str	r2, [r3, #20]
  SET_BIT(huart1.Instance->CR2, USART_CR2_RTOEN);   // enable RTO
 80005c6:	4b29      	ldr	r3, [pc, #164]	@ (800066c <main+0xec>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	685a      	ldr	r2, [r3, #4]
 80005cc:	4b27      	ldr	r3, [pc, #156]	@ (800066c <main+0xec>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80005d4:	605a      	str	r2, [r3, #4]
  SET_BIT(huart1.Instance->CR1, USART_CR1_RTOIE);   // enable RTO interrupt
 80005d6:	4b25      	ldr	r3, [pc, #148]	@ (800066c <main+0xec>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	681a      	ldr	r2, [r3, #0]
 80005dc:	4b23      	ldr	r3, [pc, #140]	@ (800066c <main+0xec>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80005e4:	601a      	str	r2, [r3, #0]


  // Start the UART of the BT RX line
  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, bt_rx_dma_buffer, BT_RX_DMA_SIZE);
 80005e6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80005ea:	4921      	ldr	r1, [pc, #132]	@ (8000670 <main+0xf0>)
 80005ec:	481f      	ldr	r0, [pc, #124]	@ (800066c <main+0xec>)
 80005ee:	f003 fe97 	bl	8004320 <HAL_UARTEx_ReceiveToIdle_DMA>
  // Turn OFF DMA half-transfer + transfer-complete interrupts
  __HAL_DMA_DISABLE_IT(huart1.hdmarx, DMA_IT_HT);
 80005f2:	4b1e      	ldr	r3, [pc, #120]	@ (800066c <main+0xec>)
 80005f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	681a      	ldr	r2, [r3, #0]
 80005fc:	4b1b      	ldr	r3, [pc, #108]	@ (800066c <main+0xec>)
 80005fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	f022 0204 	bic.w	r2, r2, #4
 8000608:	601a      	str	r2, [r3, #0]
  __HAL_DMA_DISABLE_IT(huart1.hdmarx, DMA_IT_TC);
 800060a:	4b18      	ldr	r3, [pc, #96]	@ (800066c <main+0xec>)
 800060c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	681a      	ldr	r2, [r3, #0]
 8000614:	4b15      	ldr	r3, [pc, #84]	@ (800066c <main+0xec>)
 8000616:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	f022 0202 	bic.w	r2, r2, #2
 8000620:	601a      	str	r2, [r3, #0]

  // Try receiver timeout interrupt on huart1
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_RTO);
 8000622:	4b12      	ldr	r3, [pc, #72]	@ (800066c <main+0xec>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	681a      	ldr	r2, [r3, #0]
 8000628:	4b10      	ldr	r3, [pc, #64]	@ (800066c <main+0xec>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8000630:	601a      	str	r2, [r3, #0]
  while (1)
  {
//	  uint8_t x = 48;
//	  x++;
//	  char tx_test = (char)x;
	  char tx_test[] = "one two three four five six seven eight nine ten eleven\r\n";
 8000632:	4b10      	ldr	r3, [pc, #64]	@ (8000674 <main+0xf4>)
 8000634:	1d3c      	adds	r4, r7, #4
 8000636:	461d      	mov	r5, r3
 8000638:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800063a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800063c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800063e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000640:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000642:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000644:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000648:	c403      	stmia	r4!, {r0, r1}
 800064a:	8022      	strh	r2, [r4, #0]
	  HAL_UART_Transmit(&huart1, (uint8_t*)tx_test, sizeof(tx_test), HAL_MAX_DELAY);
 800064c:	1d39      	adds	r1, r7, #4
 800064e:	f04f 33ff 	mov.w	r3, #4294967295
 8000652:	223a      	movs	r2, #58	@ 0x3a
 8000654:	4805      	ldr	r0, [pc, #20]	@ (800066c <main+0xec>)
 8000656:	f002 fa63 	bl	8002b20 <HAL_UART_Transmit>
	  HAL_Delay(100);
 800065a:	2064      	movs	r0, #100	@ 0x64
 800065c:	f000 fbfa 	bl	8000e54 <HAL_Delay>
  {
 8000660:	bf00      	nop
 8000662:	e7e6      	b.n	8000632 <main+0xb2>
 8000664:	20000208 	.word	0x20000208
 8000668:	2000020c 	.word	0x2000020c
 800066c:	2000007c 	.word	0x2000007c
 8000670:	20000210 	.word	0x20000210
 8000674:	08004670 	.word	0x08004670

08000678 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b094      	sub	sp, #80	@ 0x50
 800067c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800067e:	f107 0318 	add.w	r3, r7, #24
 8000682:	2238      	movs	r2, #56	@ 0x38
 8000684:	2100      	movs	r1, #0
 8000686:	4618      	mov	r0, r3
 8000688:	f003 ffa2 	bl	80045d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800068c:	1d3b      	adds	r3, r7, #4
 800068e:	2200      	movs	r2, #0
 8000690:	601a      	str	r2, [r3, #0]
 8000692:	605a      	str	r2, [r3, #4]
 8000694:	609a      	str	r2, [r3, #8]
 8000696:	60da      	str	r2, [r3, #12]
 8000698:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800069a:	2000      	movs	r0, #0
 800069c:	f001 f9c0 	bl	8001a20 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006a0:	2302      	movs	r3, #2
 80006a2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006a8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006aa:	2340      	movs	r3, #64	@ 0x40
 80006ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ae:	2302      	movs	r3, #2
 80006b0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006b2:	2302      	movs	r3, #2
 80006b4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80006b6:	2304      	movs	r3, #4
 80006b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80006ba:	2355      	movs	r3, #85	@ 0x55
 80006bc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006be:	2302      	movs	r3, #2
 80006c0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006c2:	2302      	movs	r3, #2
 80006c4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006c6:	2302      	movs	r3, #2
 80006c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ca:	f107 0318 	add.w	r3, r7, #24
 80006ce:	4618      	mov	r0, r3
 80006d0:	f001 fa5a 	bl	8001b88 <HAL_RCC_OscConfig>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <SystemClock_Config+0x66>
  {
    Error_Handler();
 80006da:	f000 f925 	bl	8000928 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006de:	230f      	movs	r3, #15
 80006e0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e2:	2303      	movs	r3, #3
 80006e4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e6:	2300      	movs	r3, #0
 80006e8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006ea:	2300      	movs	r3, #0
 80006ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006ee:	2300      	movs	r3, #0
 80006f0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006f2:	1d3b      	adds	r3, r7, #4
 80006f4:	2104      	movs	r1, #4
 80006f6:	4618      	mov	r0, r3
 80006f8:	f001 fd58 	bl	80021ac <HAL_RCC_ClockConfig>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000702:	f000 f911 	bl	8000928 <Error_Handler>
  }
}
 8000706:	bf00      	nop
 8000708:	3750      	adds	r7, #80	@ 0x50
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
	...

08000710 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000714:	4b23      	ldr	r3, [pc, #140]	@ (80007a4 <MX_USART1_UART_Init+0x94>)
 8000716:	4a24      	ldr	r2, [pc, #144]	@ (80007a8 <MX_USART1_UART_Init+0x98>)
 8000718:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800071a:	4b22      	ldr	r3, [pc, #136]	@ (80007a4 <MX_USART1_UART_Init+0x94>)
 800071c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000720:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000722:	4b20      	ldr	r3, [pc, #128]	@ (80007a4 <MX_USART1_UART_Init+0x94>)
 8000724:	2200      	movs	r2, #0
 8000726:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000728:	4b1e      	ldr	r3, [pc, #120]	@ (80007a4 <MX_USART1_UART_Init+0x94>)
 800072a:	2200      	movs	r2, #0
 800072c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800072e:	4b1d      	ldr	r3, [pc, #116]	@ (80007a4 <MX_USART1_UART_Init+0x94>)
 8000730:	2200      	movs	r2, #0
 8000732:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000734:	4b1b      	ldr	r3, [pc, #108]	@ (80007a4 <MX_USART1_UART_Init+0x94>)
 8000736:	220c      	movs	r2, #12
 8000738:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 800073a:	4b1a      	ldr	r3, [pc, #104]	@ (80007a4 <MX_USART1_UART_Init+0x94>)
 800073c:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000740:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000742:	4b18      	ldr	r3, [pc, #96]	@ (80007a4 <MX_USART1_UART_Init+0x94>)
 8000744:	2200      	movs	r2, #0
 8000746:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000748:	4b16      	ldr	r3, [pc, #88]	@ (80007a4 <MX_USART1_UART_Init+0x94>)
 800074a:	2200      	movs	r2, #0
 800074c:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800074e:	4b15      	ldr	r3, [pc, #84]	@ (80007a4 <MX_USART1_UART_Init+0x94>)
 8000750:	2200      	movs	r2, #0
 8000752:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000754:	4b13      	ldr	r3, [pc, #76]	@ (80007a4 <MX_USART1_UART_Init+0x94>)
 8000756:	2200      	movs	r2, #0
 8000758:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800075a:	4812      	ldr	r0, [pc, #72]	@ (80007a4 <MX_USART1_UART_Init+0x94>)
 800075c:	f002 f990 	bl	8002a80 <HAL_UART_Init>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8000766:	f000 f8df 	bl	8000928 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800076a:	2100      	movs	r1, #0
 800076c:	480d      	ldr	r0, [pc, #52]	@ (80007a4 <MX_USART1_UART_Init+0x94>)
 800076e:	f003 fd5b 	bl	8004228 <HAL_UARTEx_SetTxFifoThreshold>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8000778:	f000 f8d6 	bl	8000928 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800077c:	2100      	movs	r1, #0
 800077e:	4809      	ldr	r0, [pc, #36]	@ (80007a4 <MX_USART1_UART_Init+0x94>)
 8000780:	f003 fd90 	bl	80042a4 <HAL_UARTEx_SetRxFifoThreshold>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 800078a:	f000 f8cd 	bl	8000928 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800078e:	4805      	ldr	r0, [pc, #20]	@ (80007a4 <MX_USART1_UART_Init+0x94>)
 8000790:	f003 fd11 	bl	80041b6 <HAL_UARTEx_DisableFifoMode>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 800079a:	f000 f8c5 	bl	8000928 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800079e:	bf00      	nop
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	2000007c 	.word	0x2000007c
 80007a8:	40013800 	.word	0x40013800

080007ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007b0:	4b22      	ldr	r3, [pc, #136]	@ (800083c <MX_USART2_UART_Init+0x90>)
 80007b2:	4a23      	ldr	r2, [pc, #140]	@ (8000840 <MX_USART2_UART_Init+0x94>)
 80007b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007b6:	4b21      	ldr	r3, [pc, #132]	@ (800083c <MX_USART2_UART_Init+0x90>)
 80007b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007be:	4b1f      	ldr	r3, [pc, #124]	@ (800083c <MX_USART2_UART_Init+0x90>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007c4:	4b1d      	ldr	r3, [pc, #116]	@ (800083c <MX_USART2_UART_Init+0x90>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007ca:	4b1c      	ldr	r3, [pc, #112]	@ (800083c <MX_USART2_UART_Init+0x90>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007d0:	4b1a      	ldr	r3, [pc, #104]	@ (800083c <MX_USART2_UART_Init+0x90>)
 80007d2:	220c      	movs	r2, #12
 80007d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007d6:	4b19      	ldr	r3, [pc, #100]	@ (800083c <MX_USART2_UART_Init+0x90>)
 80007d8:	2200      	movs	r2, #0
 80007da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007dc:	4b17      	ldr	r3, [pc, #92]	@ (800083c <MX_USART2_UART_Init+0x90>)
 80007de:	2200      	movs	r2, #0
 80007e0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007e2:	4b16      	ldr	r3, [pc, #88]	@ (800083c <MX_USART2_UART_Init+0x90>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007e8:	4b14      	ldr	r3, [pc, #80]	@ (800083c <MX_USART2_UART_Init+0x90>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007ee:	4b13      	ldr	r3, [pc, #76]	@ (800083c <MX_USART2_UART_Init+0x90>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007f4:	4811      	ldr	r0, [pc, #68]	@ (800083c <MX_USART2_UART_Init+0x90>)
 80007f6:	f002 f943 	bl	8002a80 <HAL_UART_Init>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000800:	f000 f892 	bl	8000928 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000804:	2100      	movs	r1, #0
 8000806:	480d      	ldr	r0, [pc, #52]	@ (800083c <MX_USART2_UART_Init+0x90>)
 8000808:	f003 fd0e 	bl	8004228 <HAL_UARTEx_SetTxFifoThreshold>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000812:	f000 f889 	bl	8000928 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000816:	2100      	movs	r1, #0
 8000818:	4808      	ldr	r0, [pc, #32]	@ (800083c <MX_USART2_UART_Init+0x90>)
 800081a:	f003 fd43 	bl	80042a4 <HAL_UARTEx_SetRxFifoThreshold>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000824:	f000 f880 	bl	8000928 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000828:	4804      	ldr	r0, [pc, #16]	@ (800083c <MX_USART2_UART_Init+0x90>)
 800082a:	f003 fcc4 	bl	80041b6 <HAL_UARTEx_DisableFifoMode>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000834:	f000 f878 	bl	8000928 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000838:	bf00      	nop
 800083a:	bd80      	pop	{r7, pc}
 800083c:	20000110 	.word	0x20000110
 8000840:	40004400 	.word	0x40004400

08000844 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800084a:	4b12      	ldr	r3, [pc, #72]	@ (8000894 <MX_DMA_Init+0x50>)
 800084c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800084e:	4a11      	ldr	r2, [pc, #68]	@ (8000894 <MX_DMA_Init+0x50>)
 8000850:	f043 0304 	orr.w	r3, r3, #4
 8000854:	6493      	str	r3, [r2, #72]	@ 0x48
 8000856:	4b0f      	ldr	r3, [pc, #60]	@ (8000894 <MX_DMA_Init+0x50>)
 8000858:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800085a:	f003 0304 	and.w	r3, r3, #4
 800085e:	607b      	str	r3, [r7, #4]
 8000860:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000862:	4b0c      	ldr	r3, [pc, #48]	@ (8000894 <MX_DMA_Init+0x50>)
 8000864:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000866:	4a0b      	ldr	r2, [pc, #44]	@ (8000894 <MX_DMA_Init+0x50>)
 8000868:	f043 0301 	orr.w	r3, r3, #1
 800086c:	6493      	str	r3, [r2, #72]	@ 0x48
 800086e:	4b09      	ldr	r3, [pc, #36]	@ (8000894 <MX_DMA_Init+0x50>)
 8000870:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000872:	f003 0301 	and.w	r3, r3, #1
 8000876:	603b      	str	r3, [r7, #0]
 8000878:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800087a:	2200      	movs	r2, #0
 800087c:	2100      	movs	r1, #0
 800087e:	200b      	movs	r0, #11
 8000880:	f000 fbe5 	bl	800104e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000884:	200b      	movs	r0, #11
 8000886:	f000 fbfc 	bl	8001082 <HAL_NVIC_EnableIRQ>

}
 800088a:	bf00      	nop
 800088c:	3708      	adds	r7, #8
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	40021000 	.word	0x40021000

08000898 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000898:	b480      	push	{r7}
 800089a:	b085      	sub	sp, #20
 800089c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800089e:	4b1b      	ldr	r3, [pc, #108]	@ (800090c <MX_GPIO_Init+0x74>)
 80008a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008a2:	4a1a      	ldr	r2, [pc, #104]	@ (800090c <MX_GPIO_Init+0x74>)
 80008a4:	f043 0304 	orr.w	r3, r3, #4
 80008a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008aa:	4b18      	ldr	r3, [pc, #96]	@ (800090c <MX_GPIO_Init+0x74>)
 80008ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ae:	f003 0304 	and.w	r3, r3, #4
 80008b2:	60fb      	str	r3, [r7, #12]
 80008b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008b6:	4b15      	ldr	r3, [pc, #84]	@ (800090c <MX_GPIO_Init+0x74>)
 80008b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ba:	4a14      	ldr	r2, [pc, #80]	@ (800090c <MX_GPIO_Init+0x74>)
 80008bc:	f043 0320 	orr.w	r3, r3, #32
 80008c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008c2:	4b12      	ldr	r3, [pc, #72]	@ (800090c <MX_GPIO_Init+0x74>)
 80008c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008c6:	f003 0320 	and.w	r3, r3, #32
 80008ca:	60bb      	str	r3, [r7, #8]
 80008cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ce:	4b0f      	ldr	r3, [pc, #60]	@ (800090c <MX_GPIO_Init+0x74>)
 80008d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008d2:	4a0e      	ldr	r2, [pc, #56]	@ (800090c <MX_GPIO_Init+0x74>)
 80008d4:	f043 0301 	orr.w	r3, r3, #1
 80008d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008da:	4b0c      	ldr	r3, [pc, #48]	@ (800090c <MX_GPIO_Init+0x74>)
 80008dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008de:	f003 0301 	and.w	r3, r3, #1
 80008e2:	607b      	str	r3, [r7, #4]
 80008e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008e6:	4b09      	ldr	r3, [pc, #36]	@ (800090c <MX_GPIO_Init+0x74>)
 80008e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ea:	4a08      	ldr	r2, [pc, #32]	@ (800090c <MX_GPIO_Init+0x74>)
 80008ec:	f043 0302 	orr.w	r3, r3, #2
 80008f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008f2:	4b06      	ldr	r3, [pc, #24]	@ (800090c <MX_GPIO_Init+0x74>)
 80008f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008f6:	f003 0302 	and.w	r3, r3, #2
 80008fa:	603b      	str	r3, [r7, #0]
 80008fc:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008fe:	bf00      	nop
 8000900:	3714      	adds	r7, #20
 8000902:	46bd      	mov	sp, r7
 8000904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000908:	4770      	bx	lr
 800090a:	bf00      	nop
 800090c:	40021000 	.word	0x40021000

08000910 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */

// Interrupt handler for the bt_rx_dma_buffer
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size)
{
 8000910:	b480      	push	{r7}
 8000912:	b083      	sub	sp, #12
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
 8000918:	460b      	mov	r3, r1
 800091a:	807b      	strh	r3, [r7, #2]
        // Drop a flag to print that data
//    	got_bt_msg = true;
//    	bt_msg_size = size;
        }

}
 800091c:	bf00      	nop
 800091e:	370c      	adds	r7, #12
 8000920:	46bd      	mov	sp, r7
 8000922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000926:	4770      	bx	lr

08000928 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800092c:	b672      	cpsid	i
}
 800092e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000930:	bf00      	nop
 8000932:	e7fd      	b.n	8000930 <Error_Handler+0x8>

08000934 <rb_init>:
		dst[i] = buffer->rb_buffer[buffer->rb_tail++ % buffer->buf_size];
	}
	return 1;
}

rb_struct* rb_init(uint16_t size){
 8000934:	b580      	push	{r7, lr}
 8000936:	b084      	sub	sp, #16
 8000938:	af00      	add	r7, sp, #0
 800093a:	4603      	mov	r3, r0
 800093c:	80fb      	strh	r3, [r7, #6]
	rb_struct* rb = malloc(sizeof(rb_struct) + size);
 800093e:	88fb      	ldrh	r3, [r7, #6]
 8000940:	3306      	adds	r3, #6
 8000942:	4618      	mov	r0, r3
 8000944:	f003 fd8e 	bl	8004464 <malloc>
 8000948:	4603      	mov	r3, r0
 800094a:	60fb      	str	r3, [r7, #12]
	rb->buf_size = size;
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	88fa      	ldrh	r2, [r7, #6]
 8000950:	801a      	strh	r2, [r3, #0]
	rb->rb_head = 0;
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	2200      	movs	r2, #0
 8000956:	805a      	strh	r2, [r3, #2]
	rb->rb_tail = 0;
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	2200      	movs	r2, #0
 800095c:	809a      	strh	r2, [r3, #4]
	return rb;
 800095e:	68fb      	ldr	r3, [r7, #12]
}
 8000960:	4618      	mov	r0, r3
 8000962:	3710      	adds	r7, #16
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}

08000968 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800096e:	4b0f      	ldr	r3, [pc, #60]	@ (80009ac <HAL_MspInit+0x44>)
 8000970:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000972:	4a0e      	ldr	r2, [pc, #56]	@ (80009ac <HAL_MspInit+0x44>)
 8000974:	f043 0301 	orr.w	r3, r3, #1
 8000978:	6613      	str	r3, [r2, #96]	@ 0x60
 800097a:	4b0c      	ldr	r3, [pc, #48]	@ (80009ac <HAL_MspInit+0x44>)
 800097c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800097e:	f003 0301 	and.w	r3, r3, #1
 8000982:	607b      	str	r3, [r7, #4]
 8000984:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000986:	4b09      	ldr	r3, [pc, #36]	@ (80009ac <HAL_MspInit+0x44>)
 8000988:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800098a:	4a08      	ldr	r2, [pc, #32]	@ (80009ac <HAL_MspInit+0x44>)
 800098c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000990:	6593      	str	r3, [r2, #88]	@ 0x58
 8000992:	4b06      	ldr	r3, [pc, #24]	@ (80009ac <HAL_MspInit+0x44>)
 8000994:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000996:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800099a:	603b      	str	r3, [r7, #0]
 800099c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800099e:	f001 f8e3 	bl	8001b68 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009a2:	bf00      	nop
 80009a4:	3708      	adds	r7, #8
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	40021000 	.word	0x40021000

080009b0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b0a2      	sub	sp, #136	@ 0x88
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009b8:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]
 80009c0:	605a      	str	r2, [r3, #4]
 80009c2:	609a      	str	r2, [r3, #8]
 80009c4:	60da      	str	r2, [r3, #12]
 80009c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009c8:	f107 0320 	add.w	r3, r7, #32
 80009cc:	2254      	movs	r2, #84	@ 0x54
 80009ce:	2100      	movs	r1, #0
 80009d0:	4618      	mov	r0, r3
 80009d2:	f003 fdfd 	bl	80045d0 <memset>
  if(huart->Instance==USART1)
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	4a68      	ldr	r2, [pc, #416]	@ (8000b7c <HAL_UART_MspInit+0x1cc>)
 80009dc:	4293      	cmp	r3, r2
 80009de:	f040 808b 	bne.w	8000af8 <HAL_UART_MspInit+0x148>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80009e2:	2301      	movs	r3, #1
 80009e4:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80009e6:	2300      	movs	r3, #0
 80009e8:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009ea:	f107 0320 	add.w	r3, r7, #32
 80009ee:	4618      	mov	r0, r3
 80009f0:	f001 fdf8 	bl	80025e4 <HAL_RCCEx_PeriphCLKConfig>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80009fa:	f7ff ff95 	bl	8000928 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80009fe:	4b60      	ldr	r3, [pc, #384]	@ (8000b80 <HAL_UART_MspInit+0x1d0>)
 8000a00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a02:	4a5f      	ldr	r2, [pc, #380]	@ (8000b80 <HAL_UART_MspInit+0x1d0>)
 8000a04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a08:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a0a:	4b5d      	ldr	r3, [pc, #372]	@ (8000b80 <HAL_UART_MspInit+0x1d0>)
 8000a0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a12:	61fb      	str	r3, [r7, #28]
 8000a14:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a16:	4b5a      	ldr	r3, [pc, #360]	@ (8000b80 <HAL_UART_MspInit+0x1d0>)
 8000a18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a1a:	4a59      	ldr	r2, [pc, #356]	@ (8000b80 <HAL_UART_MspInit+0x1d0>)
 8000a1c:	f043 0304 	orr.w	r3, r3, #4
 8000a20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a22:	4b57      	ldr	r3, [pc, #348]	@ (8000b80 <HAL_UART_MspInit+0x1d0>)
 8000a24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a26:	f003 0304 	and.w	r3, r3, #4
 8000a2a:	61bb      	str	r3, [r7, #24]
 8000a2c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a2e:	4b54      	ldr	r3, [pc, #336]	@ (8000b80 <HAL_UART_MspInit+0x1d0>)
 8000a30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a32:	4a53      	ldr	r2, [pc, #332]	@ (8000b80 <HAL_UART_MspInit+0x1d0>)
 8000a34:	f043 0301 	orr.w	r3, r3, #1
 8000a38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a3a:	4b51      	ldr	r3, [pc, #324]	@ (8000b80 <HAL_UART_MspInit+0x1d0>)
 8000a3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a3e:	f003 0301 	and.w	r3, r3, #1
 8000a42:	617b      	str	r3, [r7, #20]
 8000a44:	697b      	ldr	r3, [r7, #20]
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    PA11     ------> USART1_CTS
    PA12     ------> USART1_RTS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000a46:	2330      	movs	r3, #48	@ 0x30
 8000a48:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a4a:	2302      	movs	r3, #2
 8000a4c:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a52:	2300      	movs	r3, #0
 8000a54:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000a58:	2307      	movs	r3, #7
 8000a5a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a5e:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000a62:	4619      	mov	r1, r3
 8000a64:	4847      	ldr	r0, [pc, #284]	@ (8000b84 <HAL_UART_MspInit+0x1d4>)
 8000a66:	f000 fe59 	bl	800171c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000a6a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000a6e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a70:	2302      	movs	r3, #2
 8000a72:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a74:	2300      	movs	r3, #0
 8000a76:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000a7e:	2307      	movs	r3, #7
 8000a80:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a84:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000a88:	4619      	mov	r1, r3
 8000a8a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a8e:	f000 fe45 	bl	800171c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8000a92:	4b3d      	ldr	r3, [pc, #244]	@ (8000b88 <HAL_UART_MspInit+0x1d8>)
 8000a94:	4a3d      	ldr	r2, [pc, #244]	@ (8000b8c <HAL_UART_MspInit+0x1dc>)
 8000a96:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8000a98:	4b3b      	ldr	r3, [pc, #236]	@ (8000b88 <HAL_UART_MspInit+0x1d8>)
 8000a9a:	2218      	movs	r2, #24
 8000a9c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a9e:	4b3a      	ldr	r3, [pc, #232]	@ (8000b88 <HAL_UART_MspInit+0x1d8>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000aa4:	4b38      	ldr	r3, [pc, #224]	@ (8000b88 <HAL_UART_MspInit+0x1d8>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000aaa:	4b37      	ldr	r3, [pc, #220]	@ (8000b88 <HAL_UART_MspInit+0x1d8>)
 8000aac:	2280      	movs	r2, #128	@ 0x80
 8000aae:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ab0:	4b35      	ldr	r3, [pc, #212]	@ (8000b88 <HAL_UART_MspInit+0x1d8>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ab6:	4b34      	ldr	r3, [pc, #208]	@ (8000b88 <HAL_UART_MspInit+0x1d8>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8000abc:	4b32      	ldr	r3, [pc, #200]	@ (8000b88 <HAL_UART_MspInit+0x1d8>)
 8000abe:	2220      	movs	r2, #32
 8000ac0:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000ac2:	4b31      	ldr	r3, [pc, #196]	@ (8000b88 <HAL_UART_MspInit+0x1d8>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000ac8:	482f      	ldr	r0, [pc, #188]	@ (8000b88 <HAL_UART_MspInit+0x1d8>)
 8000aca:	f000 faf5 	bl	80010b8 <HAL_DMA_Init>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d001      	beq.n	8000ad8 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 8000ad4:	f7ff ff28 	bl	8000928 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	4a2b      	ldr	r2, [pc, #172]	@ (8000b88 <HAL_UART_MspInit+0x1d8>)
 8000adc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000ae0:	4a29      	ldr	r2, [pc, #164]	@ (8000b88 <HAL_UART_MspInit+0x1d8>)
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	2100      	movs	r1, #0
 8000aea:	2025      	movs	r0, #37	@ 0x25
 8000aec:	f000 faaf 	bl	800104e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000af0:	2025      	movs	r0, #37	@ 0x25
 8000af2:	f000 fac6 	bl	8001082 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8000af6:	e03d      	b.n	8000b74 <HAL_UART_MspInit+0x1c4>
  else if(huart->Instance==USART2)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a24      	ldr	r2, [pc, #144]	@ (8000b90 <HAL_UART_MspInit+0x1e0>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d138      	bne.n	8000b74 <HAL_UART_MspInit+0x1c4>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b02:	2302      	movs	r3, #2
 8000b04:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b06:	2300      	movs	r3, #0
 8000b08:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b0a:	f107 0320 	add.w	r3, r7, #32
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f001 fd68 	bl	80025e4 <HAL_RCCEx_PeriphCLKConfig>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d001      	beq.n	8000b1e <HAL_UART_MspInit+0x16e>
      Error_Handler();
 8000b1a:	f7ff ff05 	bl	8000928 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b1e:	4b18      	ldr	r3, [pc, #96]	@ (8000b80 <HAL_UART_MspInit+0x1d0>)
 8000b20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b22:	4a17      	ldr	r2, [pc, #92]	@ (8000b80 <HAL_UART_MspInit+0x1d0>)
 8000b24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b28:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b2a:	4b15      	ldr	r3, [pc, #84]	@ (8000b80 <HAL_UART_MspInit+0x1d0>)
 8000b2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b32:	613b      	str	r3, [r7, #16]
 8000b34:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b36:	4b12      	ldr	r3, [pc, #72]	@ (8000b80 <HAL_UART_MspInit+0x1d0>)
 8000b38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b3a:	4a11      	ldr	r2, [pc, #68]	@ (8000b80 <HAL_UART_MspInit+0x1d0>)
 8000b3c:	f043 0301 	orr.w	r3, r3, #1
 8000b40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b42:	4b0f      	ldr	r3, [pc, #60]	@ (8000b80 <HAL_UART_MspInit+0x1d0>)
 8000b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b46:	f003 0301 	and.w	r3, r3, #1
 8000b4a:	60fb      	str	r3, [r7, #12]
 8000b4c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b4e:	230c      	movs	r3, #12
 8000b50:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b52:	2302      	movs	r3, #2
 8000b54:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b56:	2300      	movs	r3, #0
 8000b58:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b60:	2307      	movs	r3, #7
 8000b62:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b66:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b70:	f000 fdd4 	bl	800171c <HAL_GPIO_Init>
}
 8000b74:	bf00      	nop
 8000b76:	3788      	adds	r7, #136	@ 0x88
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	40013800 	.word	0x40013800
 8000b80:	40021000 	.word	0x40021000
 8000b84:	48000800 	.word	0x48000800
 8000b88:	200001a4 	.word	0x200001a4
 8000b8c:	40020008 	.word	0x40020008
 8000b90:	40004400 	.word	0x40004400

08000b94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b98:	bf00      	nop
 8000b9a:	e7fd      	b.n	8000b98 <NMI_Handler+0x4>

08000b9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ba0:	bf00      	nop
 8000ba2:	e7fd      	b.n	8000ba0 <HardFault_Handler+0x4>

08000ba4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ba8:	bf00      	nop
 8000baa:	e7fd      	b.n	8000ba8 <MemManage_Handler+0x4>

08000bac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bb0:	bf00      	nop
 8000bb2:	e7fd      	b.n	8000bb0 <BusFault_Handler+0x4>

08000bb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bb8:	bf00      	nop
 8000bba:	e7fd      	b.n	8000bb8 <UsageFault_Handler+0x4>

08000bbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bc0:	bf00      	nop
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr

08000bca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bca:	b480      	push	{r7}
 8000bcc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bce:	bf00      	nop
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd6:	4770      	bx	lr

08000bd8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bdc:	bf00      	nop
 8000bde:	46bd      	mov	sp, r7
 8000be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be4:	4770      	bx	lr

08000be6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000be6:	b580      	push	{r7, lr}
 8000be8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bea:	f000 f915 	bl	8000e18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bee:	bf00      	nop
 8000bf0:	bd80      	pop	{r7, pc}
	...

08000bf4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000bf8:	4802      	ldr	r0, [pc, #8]	@ (8000c04 <DMA1_Channel1_IRQHandler+0x10>)
 8000bfa:	f000 fc40 	bl	800147e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000bfe:	bf00      	nop
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	200001a4 	.word	0x200001a4

08000c08 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	// --- Receiver Timeout handling ---
	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_RTOF) &&
 8000c0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000c80 <USART1_IRQHandler+0x78>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	69db      	ldr	r3, [r3, #28]
 8000c14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000c18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000c1c:	d128      	bne.n	8000c70 <USART1_IRQHandler+0x68>
		__HAL_UART_GET_IT_SOURCE(&huart1, UART_IT_RTO))
 8000c1e:	4b18      	ldr	r3, [pc, #96]	@ (8000c80 <USART1_IRQHandler+0x78>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_RTOF) &&
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d021      	beq.n	8000c70 <USART1_IRQHandler+0x68>
	{
		// Clear the timeout flag
		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_RTOF);
 8000c2c:	4b14      	ldr	r3, [pc, #80]	@ (8000c80 <USART1_IRQHandler+0x78>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000c34:	621a      	str	r2, [r3, #32]

		// Get the count of the bytes
		static uint16_t rem_p = BT_RX_DMA_SIZE;

        uint16_t remaining = __HAL_DMA_GET_COUNTER(huart1.hdmarx);
 8000c36:	4b12      	ldr	r3, [pc, #72]	@ (8000c80 <USART1_IRQHandler+0x78>)
 8000c38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	80fb      	strh	r3, [r7, #6]
        uint16_t received  = (rem_p - remaining) % BT_RX_DMA_SIZE;
 8000c42:	4b10      	ldr	r3, [pc, #64]	@ (8000c84 <USART1_IRQHandler+0x7c>)
 8000c44:	881b      	ldrh	r3, [r3, #0]
 8000c46:	461a      	mov	r2, r3
 8000c48:	88fb      	ldrh	r3, [r7, #6]
 8000c4a:	1ad3      	subs	r3, r2, r3
 8000c4c:	425a      	negs	r2, r3
 8000c4e:	b2db      	uxtb	r3, r3
 8000c50:	b2d2      	uxtb	r2, r2
 8000c52:	bf58      	it	pl
 8000c54:	4253      	negpl	r3, r2
 8000c56:	80bb      	strh	r3, [r7, #4]
        received = received % BT_RX_DMA_SIZE;
 8000c58:	88bb      	ldrh	r3, [r7, #4]
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	80bb      	strh	r3, [r7, #4]
        rem_p = remaining;
 8000c5e:	4a09      	ldr	r2, [pc, #36]	@ (8000c84 <USART1_IRQHandler+0x7c>)
 8000c60:	88fb      	ldrh	r3, [r7, #6]
 8000c62:	8013      	strh	r3, [r2, #0]

        bt_msg_size = received;
 8000c64:	4a08      	ldr	r2, [pc, #32]	@ (8000c88 <USART1_IRQHandler+0x80>)
 8000c66:	88bb      	ldrh	r3, [r7, #4]
 8000c68:	8013      	strh	r3, [r2, #0]
        got_bt_msg = 1;
 8000c6a:	4b08      	ldr	r3, [pc, #32]	@ (8000c8c <USART1_IRQHandler+0x84>)
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	701a      	strb	r2, [r3, #0]
		// Optionally stop DMA here; we restart it in main after processing
		//HAL_UART_DMAStop(&huart1);
	}

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000c70:	4803      	ldr	r0, [pc, #12]	@ (8000c80 <USART1_IRQHandler+0x78>)
 8000c72:	f001 ffe3 	bl	8002c3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000c76:	bf00      	nop
 8000c78:	3708      	adds	r7, #8
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	2000007c 	.word	0x2000007c
 8000c84:	20000000 	.word	0x20000000
 8000c88:	20000206 	.word	0x20000206
 8000c8c:	20000204 	.word	0x20000204

08000c90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b086      	sub	sp, #24
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c98:	4a14      	ldr	r2, [pc, #80]	@ (8000cec <_sbrk+0x5c>)
 8000c9a:	4b15      	ldr	r3, [pc, #84]	@ (8000cf0 <_sbrk+0x60>)
 8000c9c:	1ad3      	subs	r3, r2, r3
 8000c9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ca4:	4b13      	ldr	r3, [pc, #76]	@ (8000cf4 <_sbrk+0x64>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d102      	bne.n	8000cb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cac:	4b11      	ldr	r3, [pc, #68]	@ (8000cf4 <_sbrk+0x64>)
 8000cae:	4a12      	ldr	r2, [pc, #72]	@ (8000cf8 <_sbrk+0x68>)
 8000cb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cb2:	4b10      	ldr	r3, [pc, #64]	@ (8000cf4 <_sbrk+0x64>)
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	4413      	add	r3, r2
 8000cba:	693a      	ldr	r2, [r7, #16]
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	d207      	bcs.n	8000cd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cc0:	f003 fc9e 	bl	8004600 <__errno>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	220c      	movs	r2, #12
 8000cc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cca:	f04f 33ff 	mov.w	r3, #4294967295
 8000cce:	e009      	b.n	8000ce4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cd0:	4b08      	ldr	r3, [pc, #32]	@ (8000cf4 <_sbrk+0x64>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cd6:	4b07      	ldr	r3, [pc, #28]	@ (8000cf4 <_sbrk+0x64>)
 8000cd8:	681a      	ldr	r2, [r3, #0]
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	4413      	add	r3, r2
 8000cde:	4a05      	ldr	r2, [pc, #20]	@ (8000cf4 <_sbrk+0x64>)
 8000ce0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ce2:	68fb      	ldr	r3, [r7, #12]
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3718      	adds	r7, #24
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	20020000 	.word	0x20020000
 8000cf0:	00000400 	.word	0x00000400
 8000cf4:	20000310 	.word	0x20000310
 8000cf8:	20000460 	.word	0x20000460

08000cfc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000d00:	4b06      	ldr	r3, [pc, #24]	@ (8000d1c <SystemInit+0x20>)
 8000d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d06:	4a05      	ldr	r2, [pc, #20]	@ (8000d1c <SystemInit+0x20>)
 8000d08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d10:	bf00      	nop
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	e000ed00 	.word	0xe000ed00

08000d20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d20:	480d      	ldr	r0, [pc, #52]	@ (8000d58 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d22:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d24:	f7ff ffea 	bl	8000cfc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d28:	480c      	ldr	r0, [pc, #48]	@ (8000d5c <LoopForever+0x6>)
  ldr r1, =_edata
 8000d2a:	490d      	ldr	r1, [pc, #52]	@ (8000d60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d2c:	4a0d      	ldr	r2, [pc, #52]	@ (8000d64 <LoopForever+0xe>)
  movs r3, #0
 8000d2e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000d30:	e002      	b.n	8000d38 <LoopCopyDataInit>

08000d32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d36:	3304      	adds	r3, #4

08000d38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d3c:	d3f9      	bcc.n	8000d32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d3e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d40:	4c0a      	ldr	r4, [pc, #40]	@ (8000d6c <LoopForever+0x16>)
  movs r3, #0
 8000d42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d44:	e001      	b.n	8000d4a <LoopFillZerobss>

08000d46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d48:	3204      	adds	r2, #4

08000d4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d4c:	d3fb      	bcc.n	8000d46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d4e:	f003 fc5d 	bl	800460c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d52:	f7ff fc15 	bl	8000580 <main>

08000d56 <LoopForever>:

LoopForever:
    b LoopForever
 8000d56:	e7fe      	b.n	8000d56 <LoopForever>
  ldr   r0, =_estack
 8000d58:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d60:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000d64:	080046fc 	.word	0x080046fc
  ldr r2, =_sbss
 8000d68:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000d6c:	20000460 	.word	0x20000460

08000d70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d70:	e7fe      	b.n	8000d70 <ADC1_2_IRQHandler>

08000d72 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d72:	b580      	push	{r7, lr}
 8000d74:	b082      	sub	sp, #8
 8000d76:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d7c:	2003      	movs	r0, #3
 8000d7e:	f000 f95b 	bl	8001038 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d82:	2000      	movs	r0, #0
 8000d84:	f000 f80e 	bl	8000da4 <HAL_InitTick>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d002      	beq.n	8000d94 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	71fb      	strb	r3, [r7, #7]
 8000d92:	e001      	b.n	8000d98 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d94:	f7ff fde8 	bl	8000968 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d98:	79fb      	ldrb	r3, [r7, #7]

}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3708      	adds	r7, #8
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
	...

08000da4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000dac:	2300      	movs	r3, #0
 8000dae:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000db0:	4b16      	ldr	r3, [pc, #88]	@ (8000e0c <HAL_InitTick+0x68>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d022      	beq.n	8000dfe <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000db8:	4b15      	ldr	r3, [pc, #84]	@ (8000e10 <HAL_InitTick+0x6c>)
 8000dba:	681a      	ldr	r2, [r3, #0]
 8000dbc:	4b13      	ldr	r3, [pc, #76]	@ (8000e0c <HAL_InitTick+0x68>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000dc4:	fbb1 f3f3 	udiv	r3, r1, r3
 8000dc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f000 f966 	bl	800109e <HAL_SYSTICK_Config>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d10f      	bne.n	8000df8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	2b0f      	cmp	r3, #15
 8000ddc:	d809      	bhi.n	8000df2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dde:	2200      	movs	r2, #0
 8000de0:	6879      	ldr	r1, [r7, #4]
 8000de2:	f04f 30ff 	mov.w	r0, #4294967295
 8000de6:	f000 f932 	bl	800104e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dea:	4a0a      	ldr	r2, [pc, #40]	@ (8000e14 <HAL_InitTick+0x70>)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	6013      	str	r3, [r2, #0]
 8000df0:	e007      	b.n	8000e02 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000df2:	2301      	movs	r3, #1
 8000df4:	73fb      	strb	r3, [r7, #15]
 8000df6:	e004      	b.n	8000e02 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000df8:	2301      	movs	r3, #1
 8000dfa:	73fb      	strb	r3, [r7, #15]
 8000dfc:	e001      	b.n	8000e02 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000dfe:	2301      	movs	r3, #1
 8000e00:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e02:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	3710      	adds	r7, #16
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	2000000c 	.word	0x2000000c
 8000e10:	20000004 	.word	0x20000004
 8000e14:	20000008 	.word	0x20000008

08000e18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e1c:	4b05      	ldr	r3, [pc, #20]	@ (8000e34 <HAL_IncTick+0x1c>)
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	4b05      	ldr	r3, [pc, #20]	@ (8000e38 <HAL_IncTick+0x20>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4413      	add	r3, r2
 8000e26:	4a03      	ldr	r2, [pc, #12]	@ (8000e34 <HAL_IncTick+0x1c>)
 8000e28:	6013      	str	r3, [r2, #0]
}
 8000e2a:	bf00      	nop
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e32:	4770      	bx	lr
 8000e34:	20000314 	.word	0x20000314
 8000e38:	2000000c 	.word	0x2000000c

08000e3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e40:	4b03      	ldr	r3, [pc, #12]	@ (8000e50 <HAL_GetTick+0x14>)
 8000e42:	681b      	ldr	r3, [r3, #0]
}
 8000e44:	4618      	mov	r0, r3
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	20000314 	.word	0x20000314

08000e54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b084      	sub	sp, #16
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e5c:	f7ff ffee 	bl	8000e3c <HAL_GetTick>
 8000e60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e6c:	d004      	beq.n	8000e78 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e6e:	4b09      	ldr	r3, [pc, #36]	@ (8000e94 <HAL_Delay+0x40>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	68fa      	ldr	r2, [r7, #12]
 8000e74:	4413      	add	r3, r2
 8000e76:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e78:	bf00      	nop
 8000e7a:	f7ff ffdf 	bl	8000e3c <HAL_GetTick>
 8000e7e:	4602      	mov	r2, r0
 8000e80:	68bb      	ldr	r3, [r7, #8]
 8000e82:	1ad3      	subs	r3, r2, r3
 8000e84:	68fa      	ldr	r2, [r7, #12]
 8000e86:	429a      	cmp	r2, r3
 8000e88:	d8f7      	bhi.n	8000e7a <HAL_Delay+0x26>
  {
  }
}
 8000e8a:	bf00      	nop
 8000e8c:	bf00      	nop
 8000e8e:	3710      	adds	r7, #16
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	2000000c 	.word	0x2000000c

08000e98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b085      	sub	sp, #20
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	f003 0307 	and.w	r3, r3, #7
 8000ea6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ea8:	4b0c      	ldr	r3, [pc, #48]	@ (8000edc <__NVIC_SetPriorityGrouping+0x44>)
 8000eaa:	68db      	ldr	r3, [r3, #12]
 8000eac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eae:	68ba      	ldr	r2, [r7, #8]
 8000eb0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000eb4:	4013      	ands	r3, r2
 8000eb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ebc:	68bb      	ldr	r3, [r7, #8]
 8000ebe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ec0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ec4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ec8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000eca:	4a04      	ldr	r2, [pc, #16]	@ (8000edc <__NVIC_SetPriorityGrouping+0x44>)
 8000ecc:	68bb      	ldr	r3, [r7, #8]
 8000ece:	60d3      	str	r3, [r2, #12]
}
 8000ed0:	bf00      	nop
 8000ed2:	3714      	adds	r7, #20
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr
 8000edc:	e000ed00 	.word	0xe000ed00

08000ee0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ee4:	4b04      	ldr	r3, [pc, #16]	@ (8000ef8 <__NVIC_GetPriorityGrouping+0x18>)
 8000ee6:	68db      	ldr	r3, [r3, #12]
 8000ee8:	0a1b      	lsrs	r3, r3, #8
 8000eea:	f003 0307 	and.w	r3, r3, #7
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr
 8000ef8:	e000ed00 	.word	0xe000ed00

08000efc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	4603      	mov	r3, r0
 8000f04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	db0b      	blt.n	8000f26 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
 8000f10:	f003 021f 	and.w	r2, r3, #31
 8000f14:	4907      	ldr	r1, [pc, #28]	@ (8000f34 <__NVIC_EnableIRQ+0x38>)
 8000f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f1a:	095b      	lsrs	r3, r3, #5
 8000f1c:	2001      	movs	r0, #1
 8000f1e:	fa00 f202 	lsl.w	r2, r0, r2
 8000f22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f26:	bf00      	nop
 8000f28:	370c      	adds	r7, #12
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop
 8000f34:	e000e100 	.word	0xe000e100

08000f38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4603      	mov	r3, r0
 8000f40:	6039      	str	r1, [r7, #0]
 8000f42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	db0a      	blt.n	8000f62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	b2da      	uxtb	r2, r3
 8000f50:	490c      	ldr	r1, [pc, #48]	@ (8000f84 <__NVIC_SetPriority+0x4c>)
 8000f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f56:	0112      	lsls	r2, r2, #4
 8000f58:	b2d2      	uxtb	r2, r2
 8000f5a:	440b      	add	r3, r1
 8000f5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f60:	e00a      	b.n	8000f78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	b2da      	uxtb	r2, r3
 8000f66:	4908      	ldr	r1, [pc, #32]	@ (8000f88 <__NVIC_SetPriority+0x50>)
 8000f68:	79fb      	ldrb	r3, [r7, #7]
 8000f6a:	f003 030f 	and.w	r3, r3, #15
 8000f6e:	3b04      	subs	r3, #4
 8000f70:	0112      	lsls	r2, r2, #4
 8000f72:	b2d2      	uxtb	r2, r2
 8000f74:	440b      	add	r3, r1
 8000f76:	761a      	strb	r2, [r3, #24]
}
 8000f78:	bf00      	nop
 8000f7a:	370c      	adds	r7, #12
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr
 8000f84:	e000e100 	.word	0xe000e100
 8000f88:	e000ed00 	.word	0xe000ed00

08000f8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b089      	sub	sp, #36	@ 0x24
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	60f8      	str	r0, [r7, #12]
 8000f94:	60b9      	str	r1, [r7, #8]
 8000f96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	f003 0307 	and.w	r3, r3, #7
 8000f9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fa0:	69fb      	ldr	r3, [r7, #28]
 8000fa2:	f1c3 0307 	rsb	r3, r3, #7
 8000fa6:	2b04      	cmp	r3, #4
 8000fa8:	bf28      	it	cs
 8000faa:	2304      	movcs	r3, #4
 8000fac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	3304      	adds	r3, #4
 8000fb2:	2b06      	cmp	r3, #6
 8000fb4:	d902      	bls.n	8000fbc <NVIC_EncodePriority+0x30>
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	3b03      	subs	r3, #3
 8000fba:	e000      	b.n	8000fbe <NVIC_EncodePriority+0x32>
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fc0:	f04f 32ff 	mov.w	r2, #4294967295
 8000fc4:	69bb      	ldr	r3, [r7, #24]
 8000fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fca:	43da      	mvns	r2, r3
 8000fcc:	68bb      	ldr	r3, [r7, #8]
 8000fce:	401a      	ands	r2, r3
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fd4:	f04f 31ff 	mov.w	r1, #4294967295
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	fa01 f303 	lsl.w	r3, r1, r3
 8000fde:	43d9      	mvns	r1, r3
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fe4:	4313      	orrs	r3, r2
         );
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	3724      	adds	r7, #36	@ 0x24
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr
	...

08000ff4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	3b01      	subs	r3, #1
 8001000:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001004:	d301      	bcc.n	800100a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001006:	2301      	movs	r3, #1
 8001008:	e00f      	b.n	800102a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800100a:	4a0a      	ldr	r2, [pc, #40]	@ (8001034 <SysTick_Config+0x40>)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	3b01      	subs	r3, #1
 8001010:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001012:	210f      	movs	r1, #15
 8001014:	f04f 30ff 	mov.w	r0, #4294967295
 8001018:	f7ff ff8e 	bl	8000f38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800101c:	4b05      	ldr	r3, [pc, #20]	@ (8001034 <SysTick_Config+0x40>)
 800101e:	2200      	movs	r2, #0
 8001020:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001022:	4b04      	ldr	r3, [pc, #16]	@ (8001034 <SysTick_Config+0x40>)
 8001024:	2207      	movs	r2, #7
 8001026:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001028:	2300      	movs	r3, #0
}
 800102a:	4618      	mov	r0, r3
 800102c:	3708      	adds	r7, #8
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	e000e010 	.word	0xe000e010

08001038 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	f7ff ff29 	bl	8000e98 <__NVIC_SetPriorityGrouping>
}
 8001046:	bf00      	nop
 8001048:	3708      	adds	r7, #8
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}

0800104e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800104e:	b580      	push	{r7, lr}
 8001050:	b086      	sub	sp, #24
 8001052:	af00      	add	r7, sp, #0
 8001054:	4603      	mov	r3, r0
 8001056:	60b9      	str	r1, [r7, #8]
 8001058:	607a      	str	r2, [r7, #4]
 800105a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800105c:	f7ff ff40 	bl	8000ee0 <__NVIC_GetPriorityGrouping>
 8001060:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001062:	687a      	ldr	r2, [r7, #4]
 8001064:	68b9      	ldr	r1, [r7, #8]
 8001066:	6978      	ldr	r0, [r7, #20]
 8001068:	f7ff ff90 	bl	8000f8c <NVIC_EncodePriority>
 800106c:	4602      	mov	r2, r0
 800106e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001072:	4611      	mov	r1, r2
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff ff5f 	bl	8000f38 <__NVIC_SetPriority>
}
 800107a:	bf00      	nop
 800107c:	3718      	adds	r7, #24
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}

08001082 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001082:	b580      	push	{r7, lr}
 8001084:	b082      	sub	sp, #8
 8001086:	af00      	add	r7, sp, #0
 8001088:	4603      	mov	r3, r0
 800108a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800108c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff ff33 	bl	8000efc <__NVIC_EnableIRQ>
}
 8001096:	bf00      	nop
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}

0800109e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800109e:	b580      	push	{r7, lr}
 80010a0:	b082      	sub	sp, #8
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010a6:	6878      	ldr	r0, [r7, #4]
 80010a8:	f7ff ffa4 	bl	8000ff4 <SysTick_Config>
 80010ac:	4603      	mov	r3, r0
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
	...

080010b8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d101      	bne.n	80010ca <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80010c6:	2301      	movs	r3, #1
 80010c8:	e08d      	b.n	80011e6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	461a      	mov	r2, r3
 80010d0:	4b47      	ldr	r3, [pc, #284]	@ (80011f0 <HAL_DMA_Init+0x138>)
 80010d2:	429a      	cmp	r2, r3
 80010d4:	d80f      	bhi.n	80010f6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	461a      	mov	r2, r3
 80010dc:	4b45      	ldr	r3, [pc, #276]	@ (80011f4 <HAL_DMA_Init+0x13c>)
 80010de:	4413      	add	r3, r2
 80010e0:	4a45      	ldr	r2, [pc, #276]	@ (80011f8 <HAL_DMA_Init+0x140>)
 80010e2:	fba2 2303 	umull	r2, r3, r2, r3
 80010e6:	091b      	lsrs	r3, r3, #4
 80010e8:	009a      	lsls	r2, r3, #2
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4a42      	ldr	r2, [pc, #264]	@ (80011fc <HAL_DMA_Init+0x144>)
 80010f2:	641a      	str	r2, [r3, #64]	@ 0x40
 80010f4:	e00e      	b.n	8001114 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	461a      	mov	r2, r3
 80010fc:	4b40      	ldr	r3, [pc, #256]	@ (8001200 <HAL_DMA_Init+0x148>)
 80010fe:	4413      	add	r3, r2
 8001100:	4a3d      	ldr	r2, [pc, #244]	@ (80011f8 <HAL_DMA_Init+0x140>)
 8001102:	fba2 2303 	umull	r2, r3, r2, r3
 8001106:	091b      	lsrs	r3, r3, #4
 8001108:	009a      	lsls	r2, r3, #2
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4a3c      	ldr	r2, [pc, #240]	@ (8001204 <HAL_DMA_Init+0x14c>)
 8001112:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2202      	movs	r2, #2
 8001118:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800112a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800112e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001138:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	691b      	ldr	r3, [r3, #16]
 800113e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001144:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	699b      	ldr	r3, [r3, #24]
 800114a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001150:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6a1b      	ldr	r3, [r3, #32]
 8001156:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001158:	68fa      	ldr	r2, [r7, #12]
 800115a:	4313      	orrs	r3, r2
 800115c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	68fa      	ldr	r2, [r7, #12]
 8001164:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f000 fa76 	bl	8001658 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001174:	d102      	bne.n	800117c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2200      	movs	r2, #0
 800117a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	685a      	ldr	r2, [r3, #4]
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001184:	b2d2      	uxtb	r2, r2
 8001186:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800118c:	687a      	ldr	r2, [r7, #4]
 800118e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001190:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d010      	beq.n	80011bc <HAL_DMA_Init+0x104>
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	2b04      	cmp	r3, #4
 80011a0:	d80c      	bhi.n	80011bc <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80011a2:	6878      	ldr	r0, [r7, #4]
 80011a4:	f000 fa96 	bl	80016d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011b4:	687a      	ldr	r2, [r7, #4]
 80011b6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80011b8:	605a      	str	r2, [r3, #4]
 80011ba:	e008      	b.n	80011ce <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2200      	movs	r2, #0
 80011c0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2200      	movs	r2, #0
 80011c6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2200      	movs	r2, #0
 80011cc:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2200      	movs	r2, #0
 80011d2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2201      	movs	r2, #1
 80011d8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2200      	movs	r2, #0
 80011e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80011e4:	2300      	movs	r3, #0
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3710      	adds	r7, #16
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	40020407 	.word	0x40020407
 80011f4:	bffdfff8 	.word	0xbffdfff8
 80011f8:	cccccccd 	.word	0xcccccccd
 80011fc:	40020000 	.word	0x40020000
 8001200:	bffdfbf8 	.word	0xbffdfbf8
 8001204:	40020400 	.word	0x40020400

08001208 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b086      	sub	sp, #24
 800120c:	af00      	add	r7, sp, #0
 800120e:	60f8      	str	r0, [r7, #12]
 8001210:	60b9      	str	r1, [r7, #8]
 8001212:	607a      	str	r2, [r7, #4]
 8001214:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001216:	2300      	movs	r3, #0
 8001218:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001220:	2b01      	cmp	r3, #1
 8001222:	d101      	bne.n	8001228 <HAL_DMA_Start_IT+0x20>
 8001224:	2302      	movs	r3, #2
 8001226:	e066      	b.n	80012f6 <HAL_DMA_Start_IT+0xee>
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	2201      	movs	r2, #1
 800122c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001236:	b2db      	uxtb	r3, r3
 8001238:	2b01      	cmp	r3, #1
 800123a:	d155      	bne.n	80012e8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	2202      	movs	r2, #2
 8001240:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	2200      	movs	r2, #0
 8001248:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	681a      	ldr	r2, [r3, #0]
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f022 0201 	bic.w	r2, r2, #1
 8001258:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	687a      	ldr	r2, [r7, #4]
 800125e:	68b9      	ldr	r1, [r7, #8]
 8001260:	68f8      	ldr	r0, [r7, #12]
 8001262:	f000 f9bb 	bl	80015dc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126a:	2b00      	cmp	r3, #0
 800126c:	d008      	beq.n	8001280 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	681a      	ldr	r2, [r3, #0]
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f042 020e 	orr.w	r2, r2, #14
 800127c:	601a      	str	r2, [r3, #0]
 800127e:	e00f      	b.n	80012a0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	681a      	ldr	r2, [r3, #0]
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f022 0204 	bic.w	r2, r2, #4
 800128e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f042 020a 	orr.w	r2, r2, #10
 800129e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d007      	beq.n	80012be <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80012bc:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d007      	beq.n	80012d6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80012d4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	681a      	ldr	r2, [r3, #0]
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f042 0201 	orr.w	r2, r2, #1
 80012e4:	601a      	str	r2, [r3, #0]
 80012e6:	e005      	b.n	80012f4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	2200      	movs	r2, #0
 80012ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80012f0:	2302      	movs	r3, #2
 80012f2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80012f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3718      	adds	r7, #24
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80012fe:	b480      	push	{r7}
 8001300:	b085      	sub	sp, #20
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001306:	2300      	movs	r3, #0
 8001308:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001310:	b2db      	uxtb	r3, r3
 8001312:	2b02      	cmp	r3, #2
 8001314:	d005      	beq.n	8001322 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2204      	movs	r2, #4
 800131a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800131c:	2301      	movs	r3, #1
 800131e:	73fb      	strb	r3, [r7, #15]
 8001320:	e037      	b.n	8001392 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f022 020e 	bic.w	r2, r2, #14
 8001330:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800133c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001340:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f022 0201 	bic.w	r2, r2, #1
 8001350:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001356:	f003 021f 	and.w	r2, r3, #31
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800135e:	2101      	movs	r1, #1
 8001360:	fa01 f202 	lsl.w	r2, r1, r2
 8001364:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136a:	687a      	ldr	r2, [r7, #4]
 800136c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800136e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001374:	2b00      	cmp	r3, #0
 8001376:	d00c      	beq.n	8001392 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001382:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001386:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800138c:	687a      	ldr	r2, [r7, #4]
 800138e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001390:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	2201      	movs	r2, #1
 8001396:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	2200      	movs	r2, #0
 800139e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80013a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	3714      	adds	r7, #20
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr

080013b0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013b8:	2300      	movs	r3, #0
 80013ba:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	2b02      	cmp	r3, #2
 80013c6:	d00d      	beq.n	80013e4 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2204      	movs	r2, #4
 80013cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2201      	movs	r2, #1
 80013d2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2200      	movs	r2, #0
 80013da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80013de:	2301      	movs	r3, #1
 80013e0:	73fb      	strb	r3, [r7, #15]
 80013e2:	e047      	b.n	8001474 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	681a      	ldr	r2, [r3, #0]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f022 020e 	bic.w	r2, r2, #14
 80013f2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	681a      	ldr	r2, [r3, #0]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f022 0201 	bic.w	r2, r2, #1
 8001402:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800140e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001412:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001418:	f003 021f 	and.w	r2, r3, #31
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001420:	2101      	movs	r1, #1
 8001422:	fa01 f202 	lsl.w	r2, r1, r2
 8001426:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800142c:	687a      	ldr	r2, [r7, #4]
 800142e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001430:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001436:	2b00      	cmp	r3, #0
 8001438:	d00c      	beq.n	8001454 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001444:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001448:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800144e:	687a      	ldr	r2, [r7, #4]
 8001450:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001452:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2201      	movs	r2, #1
 8001458:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2200      	movs	r2, #0
 8001460:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001468:	2b00      	cmp	r3, #0
 800146a:	d003      	beq.n	8001474 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	4798      	blx	r3
    }
  }
  return status;
 8001474:	7bfb      	ldrb	r3, [r7, #15]
}
 8001476:	4618      	mov	r0, r3
 8001478:	3710      	adds	r7, #16
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}

0800147e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800147e:	b580      	push	{r7, lr}
 8001480:	b084      	sub	sp, #16
 8001482:	af00      	add	r7, sp, #0
 8001484:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800149a:	f003 031f 	and.w	r3, r3, #31
 800149e:	2204      	movs	r2, #4
 80014a0:	409a      	lsls	r2, r3
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	4013      	ands	r3, r2
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d026      	beq.n	80014f8 <HAL_DMA_IRQHandler+0x7a>
 80014aa:	68bb      	ldr	r3, [r7, #8]
 80014ac:	f003 0304 	and.w	r3, r3, #4
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d021      	beq.n	80014f8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f003 0320 	and.w	r3, r3, #32
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d107      	bne.n	80014d2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f022 0204 	bic.w	r2, r2, #4
 80014d0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014d6:	f003 021f 	and.w	r2, r3, #31
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014de:	2104      	movs	r1, #4
 80014e0:	fa01 f202 	lsl.w	r2, r1, r2
 80014e4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d071      	beq.n	80015d2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80014f6:	e06c      	b.n	80015d2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014fc:	f003 031f 	and.w	r3, r3, #31
 8001500:	2202      	movs	r2, #2
 8001502:	409a      	lsls	r2, r3
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	4013      	ands	r3, r2
 8001508:	2b00      	cmp	r3, #0
 800150a:	d02e      	beq.n	800156a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800150c:	68bb      	ldr	r3, [r7, #8]
 800150e:	f003 0302 	and.w	r3, r3, #2
 8001512:	2b00      	cmp	r3, #0
 8001514:	d029      	beq.n	800156a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f003 0320 	and.w	r3, r3, #32
 8001520:	2b00      	cmp	r3, #0
 8001522:	d10b      	bne.n	800153c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f022 020a 	bic.w	r2, r2, #10
 8001532:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2201      	movs	r2, #1
 8001538:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001540:	f003 021f 	and.w	r2, r3, #31
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001548:	2102      	movs	r1, #2
 800154a:	fa01 f202 	lsl.w	r2, r1, r2
 800154e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2200      	movs	r2, #0
 8001554:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800155c:	2b00      	cmp	r3, #0
 800155e:	d038      	beq.n	80015d2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001568:	e033      	b.n	80015d2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800156e:	f003 031f 	and.w	r3, r3, #31
 8001572:	2208      	movs	r2, #8
 8001574:	409a      	lsls	r2, r3
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	4013      	ands	r3, r2
 800157a:	2b00      	cmp	r3, #0
 800157c:	d02a      	beq.n	80015d4 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800157e:	68bb      	ldr	r3, [r7, #8]
 8001580:	f003 0308 	and.w	r3, r3, #8
 8001584:	2b00      	cmp	r3, #0
 8001586:	d025      	beq.n	80015d4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f022 020e 	bic.w	r2, r2, #14
 8001596:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800159c:	f003 021f 	and.w	r2, r3, #31
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a4:	2101      	movs	r1, #1
 80015a6:	fa01 f202 	lsl.w	r2, r1, r2
 80015aa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2201      	movs	r2, #1
 80015b0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2201      	movs	r2, #1
 80015b6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2200      	movs	r2, #0
 80015be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d004      	beq.n	80015d4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015ce:	6878      	ldr	r0, [r7, #4]
 80015d0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80015d2:	bf00      	nop
 80015d4:	bf00      	nop
}
 80015d6:	3710      	adds	r7, #16
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}

080015dc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80015dc:	b480      	push	{r7}
 80015de:	b085      	sub	sp, #20
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	60f8      	str	r0, [r7, #12]
 80015e4:	60b9      	str	r1, [r7, #8]
 80015e6:	607a      	str	r2, [r7, #4]
 80015e8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ee:	68fa      	ldr	r2, [r7, #12]
 80015f0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80015f2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d004      	beq.n	8001606 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001600:	68fa      	ldr	r2, [r7, #12]
 8001602:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001604:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800160a:	f003 021f 	and.w	r2, r3, #31
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001612:	2101      	movs	r1, #1
 8001614:	fa01 f202 	lsl.w	r2, r1, r2
 8001618:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	683a      	ldr	r2, [r7, #0]
 8001620:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	2b10      	cmp	r3, #16
 8001628:	d108      	bne.n	800163c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	687a      	ldr	r2, [r7, #4]
 8001630:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	68ba      	ldr	r2, [r7, #8]
 8001638:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800163a:	e007      	b.n	800164c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	68ba      	ldr	r2, [r7, #8]
 8001642:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	687a      	ldr	r2, [r7, #4]
 800164a:	60da      	str	r2, [r3, #12]
}
 800164c:	bf00      	nop
 800164e:	3714      	adds	r7, #20
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr

08001658 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001658:	b480      	push	{r7}
 800165a:	b087      	sub	sp, #28
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	461a      	mov	r2, r3
 8001666:	4b16      	ldr	r3, [pc, #88]	@ (80016c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8001668:	429a      	cmp	r2, r3
 800166a:	d802      	bhi.n	8001672 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800166c:	4b15      	ldr	r3, [pc, #84]	@ (80016c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800166e:	617b      	str	r3, [r7, #20]
 8001670:	e001      	b.n	8001676 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8001672:	4b15      	ldr	r3, [pc, #84]	@ (80016c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001674:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	b2db      	uxtb	r3, r3
 8001680:	3b08      	subs	r3, #8
 8001682:	4a12      	ldr	r2, [pc, #72]	@ (80016cc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001684:	fba2 2303 	umull	r2, r3, r2, r3
 8001688:	091b      	lsrs	r3, r3, #4
 800168a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001690:	089b      	lsrs	r3, r3, #2
 8001692:	009a      	lsls	r2, r3, #2
 8001694:	693b      	ldr	r3, [r7, #16]
 8001696:	4413      	add	r3, r2
 8001698:	461a      	mov	r2, r3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	4a0b      	ldr	r2, [pc, #44]	@ (80016d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80016a2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	f003 031f 	and.w	r3, r3, #31
 80016aa:	2201      	movs	r2, #1
 80016ac:	409a      	lsls	r2, r3
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80016b2:	bf00      	nop
 80016b4:	371c      	adds	r7, #28
 80016b6:	46bd      	mov	sp, r7
 80016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop
 80016c0:	40020407 	.word	0x40020407
 80016c4:	40020800 	.word	0x40020800
 80016c8:	40020820 	.word	0x40020820
 80016cc:	cccccccd 	.word	0xcccccccd
 80016d0:	40020880 	.word	0x40020880

080016d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b085      	sub	sp, #20
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80016e4:	68fa      	ldr	r2, [r7, #12]
 80016e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001714 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80016e8:	4413      	add	r3, r2
 80016ea:	009b      	lsls	r3, r3, #2
 80016ec:	461a      	mov	r2, r3
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4a08      	ldr	r2, [pc, #32]	@ (8001718 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80016f6:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	3b01      	subs	r3, #1
 80016fc:	f003 031f 	and.w	r3, r3, #31
 8001700:	2201      	movs	r2, #1
 8001702:	409a      	lsls	r2, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8001708:	bf00      	nop
 800170a:	3714      	adds	r7, #20
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr
 8001714:	1000823f 	.word	0x1000823f
 8001718:	40020940 	.word	0x40020940

0800171c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800171c:	b480      	push	{r7}
 800171e:	b087      	sub	sp, #28
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
 8001724:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001726:	2300      	movs	r3, #0
 8001728:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800172a:	e15a      	b.n	80019e2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	2101      	movs	r1, #1
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	fa01 f303 	lsl.w	r3, r1, r3
 8001738:	4013      	ands	r3, r2
 800173a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	2b00      	cmp	r3, #0
 8001740:	f000 814c 	beq.w	80019dc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f003 0303 	and.w	r3, r3, #3
 800174c:	2b01      	cmp	r3, #1
 800174e:	d005      	beq.n	800175c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001758:	2b02      	cmp	r3, #2
 800175a:	d130      	bne.n	80017be <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	005b      	lsls	r3, r3, #1
 8001766:	2203      	movs	r2, #3
 8001768:	fa02 f303 	lsl.w	r3, r2, r3
 800176c:	43db      	mvns	r3, r3
 800176e:	693a      	ldr	r2, [r7, #16]
 8001770:	4013      	ands	r3, r2
 8001772:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	68da      	ldr	r2, [r3, #12]
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	005b      	lsls	r3, r3, #1
 800177c:	fa02 f303 	lsl.w	r3, r2, r3
 8001780:	693a      	ldr	r2, [r7, #16]
 8001782:	4313      	orrs	r3, r2
 8001784:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	693a      	ldr	r2, [r7, #16]
 800178a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001792:	2201      	movs	r2, #1
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	fa02 f303 	lsl.w	r3, r2, r3
 800179a:	43db      	mvns	r3, r3
 800179c:	693a      	ldr	r2, [r7, #16]
 800179e:	4013      	ands	r3, r2
 80017a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	091b      	lsrs	r3, r3, #4
 80017a8:	f003 0201 	and.w	r2, r3, #1
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	fa02 f303 	lsl.w	r3, r2, r3
 80017b2:	693a      	ldr	r2, [r7, #16]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	693a      	ldr	r2, [r7, #16]
 80017bc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f003 0303 	and.w	r3, r3, #3
 80017c6:	2b03      	cmp	r3, #3
 80017c8:	d017      	beq.n	80017fa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	68db      	ldr	r3, [r3, #12]
 80017ce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	005b      	lsls	r3, r3, #1
 80017d4:	2203      	movs	r2, #3
 80017d6:	fa02 f303 	lsl.w	r3, r2, r3
 80017da:	43db      	mvns	r3, r3
 80017dc:	693a      	ldr	r2, [r7, #16]
 80017de:	4013      	ands	r3, r2
 80017e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	689a      	ldr	r2, [r3, #8]
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	005b      	lsls	r3, r3, #1
 80017ea:	fa02 f303 	lsl.w	r3, r2, r3
 80017ee:	693a      	ldr	r2, [r7, #16]
 80017f0:	4313      	orrs	r3, r2
 80017f2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	693a      	ldr	r2, [r7, #16]
 80017f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	f003 0303 	and.w	r3, r3, #3
 8001802:	2b02      	cmp	r3, #2
 8001804:	d123      	bne.n	800184e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	08da      	lsrs	r2, r3, #3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	3208      	adds	r2, #8
 800180e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001812:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	f003 0307 	and.w	r3, r3, #7
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	220f      	movs	r2, #15
 800181e:	fa02 f303 	lsl.w	r3, r2, r3
 8001822:	43db      	mvns	r3, r3
 8001824:	693a      	ldr	r2, [r7, #16]
 8001826:	4013      	ands	r3, r2
 8001828:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	691a      	ldr	r2, [r3, #16]
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	f003 0307 	and.w	r3, r3, #7
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	fa02 f303 	lsl.w	r3, r2, r3
 800183a:	693a      	ldr	r2, [r7, #16]
 800183c:	4313      	orrs	r3, r2
 800183e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	08da      	lsrs	r2, r3, #3
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	3208      	adds	r2, #8
 8001848:	6939      	ldr	r1, [r7, #16]
 800184a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	005b      	lsls	r3, r3, #1
 8001858:	2203      	movs	r2, #3
 800185a:	fa02 f303 	lsl.w	r3, r2, r3
 800185e:	43db      	mvns	r3, r3
 8001860:	693a      	ldr	r2, [r7, #16]
 8001862:	4013      	ands	r3, r2
 8001864:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	f003 0203 	and.w	r2, r3, #3
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	fa02 f303 	lsl.w	r3, r2, r3
 8001876:	693a      	ldr	r2, [r7, #16]
 8001878:	4313      	orrs	r3, r2
 800187a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	693a      	ldr	r2, [r7, #16]
 8001880:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800188a:	2b00      	cmp	r3, #0
 800188c:	f000 80a6 	beq.w	80019dc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001890:	4b5b      	ldr	r3, [pc, #364]	@ (8001a00 <HAL_GPIO_Init+0x2e4>)
 8001892:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001894:	4a5a      	ldr	r2, [pc, #360]	@ (8001a00 <HAL_GPIO_Init+0x2e4>)
 8001896:	f043 0301 	orr.w	r3, r3, #1
 800189a:	6613      	str	r3, [r2, #96]	@ 0x60
 800189c:	4b58      	ldr	r3, [pc, #352]	@ (8001a00 <HAL_GPIO_Init+0x2e4>)
 800189e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018a0:	f003 0301 	and.w	r3, r3, #1
 80018a4:	60bb      	str	r3, [r7, #8]
 80018a6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80018a8:	4a56      	ldr	r2, [pc, #344]	@ (8001a04 <HAL_GPIO_Init+0x2e8>)
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	089b      	lsrs	r3, r3, #2
 80018ae:	3302      	adds	r3, #2
 80018b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	f003 0303 	and.w	r3, r3, #3
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	220f      	movs	r2, #15
 80018c0:	fa02 f303 	lsl.w	r3, r2, r3
 80018c4:	43db      	mvns	r3, r3
 80018c6:	693a      	ldr	r2, [r7, #16]
 80018c8:	4013      	ands	r3, r2
 80018ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80018d2:	d01f      	beq.n	8001914 <HAL_GPIO_Init+0x1f8>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	4a4c      	ldr	r2, [pc, #304]	@ (8001a08 <HAL_GPIO_Init+0x2ec>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d019      	beq.n	8001910 <HAL_GPIO_Init+0x1f4>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	4a4b      	ldr	r2, [pc, #300]	@ (8001a0c <HAL_GPIO_Init+0x2f0>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d013      	beq.n	800190c <HAL_GPIO_Init+0x1f0>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	4a4a      	ldr	r2, [pc, #296]	@ (8001a10 <HAL_GPIO_Init+0x2f4>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d00d      	beq.n	8001908 <HAL_GPIO_Init+0x1ec>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	4a49      	ldr	r2, [pc, #292]	@ (8001a14 <HAL_GPIO_Init+0x2f8>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d007      	beq.n	8001904 <HAL_GPIO_Init+0x1e8>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	4a48      	ldr	r2, [pc, #288]	@ (8001a18 <HAL_GPIO_Init+0x2fc>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d101      	bne.n	8001900 <HAL_GPIO_Init+0x1e4>
 80018fc:	2305      	movs	r3, #5
 80018fe:	e00a      	b.n	8001916 <HAL_GPIO_Init+0x1fa>
 8001900:	2306      	movs	r3, #6
 8001902:	e008      	b.n	8001916 <HAL_GPIO_Init+0x1fa>
 8001904:	2304      	movs	r3, #4
 8001906:	e006      	b.n	8001916 <HAL_GPIO_Init+0x1fa>
 8001908:	2303      	movs	r3, #3
 800190a:	e004      	b.n	8001916 <HAL_GPIO_Init+0x1fa>
 800190c:	2302      	movs	r3, #2
 800190e:	e002      	b.n	8001916 <HAL_GPIO_Init+0x1fa>
 8001910:	2301      	movs	r3, #1
 8001912:	e000      	b.n	8001916 <HAL_GPIO_Init+0x1fa>
 8001914:	2300      	movs	r3, #0
 8001916:	697a      	ldr	r2, [r7, #20]
 8001918:	f002 0203 	and.w	r2, r2, #3
 800191c:	0092      	lsls	r2, r2, #2
 800191e:	4093      	lsls	r3, r2
 8001920:	693a      	ldr	r2, [r7, #16]
 8001922:	4313      	orrs	r3, r2
 8001924:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001926:	4937      	ldr	r1, [pc, #220]	@ (8001a04 <HAL_GPIO_Init+0x2e8>)
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	089b      	lsrs	r3, r3, #2
 800192c:	3302      	adds	r3, #2
 800192e:	693a      	ldr	r2, [r7, #16]
 8001930:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001934:	4b39      	ldr	r3, [pc, #228]	@ (8001a1c <HAL_GPIO_Init+0x300>)
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	43db      	mvns	r3, r3
 800193e:	693a      	ldr	r2, [r7, #16]
 8001940:	4013      	ands	r3, r2
 8001942:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800194c:	2b00      	cmp	r3, #0
 800194e:	d003      	beq.n	8001958 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001950:	693a      	ldr	r2, [r7, #16]
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	4313      	orrs	r3, r2
 8001956:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001958:	4a30      	ldr	r2, [pc, #192]	@ (8001a1c <HAL_GPIO_Init+0x300>)
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800195e:	4b2f      	ldr	r3, [pc, #188]	@ (8001a1c <HAL_GPIO_Init+0x300>)
 8001960:	68db      	ldr	r3, [r3, #12]
 8001962:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	43db      	mvns	r3, r3
 8001968:	693a      	ldr	r2, [r7, #16]
 800196a:	4013      	ands	r3, r2
 800196c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001976:	2b00      	cmp	r3, #0
 8001978:	d003      	beq.n	8001982 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800197a:	693a      	ldr	r2, [r7, #16]
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	4313      	orrs	r3, r2
 8001980:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001982:	4a26      	ldr	r2, [pc, #152]	@ (8001a1c <HAL_GPIO_Init+0x300>)
 8001984:	693b      	ldr	r3, [r7, #16]
 8001986:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001988:	4b24      	ldr	r3, [pc, #144]	@ (8001a1c <HAL_GPIO_Init+0x300>)
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	43db      	mvns	r3, r3
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	4013      	ands	r3, r2
 8001996:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d003      	beq.n	80019ac <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80019a4:	693a      	ldr	r2, [r7, #16]
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	4313      	orrs	r3, r2
 80019aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80019ac:	4a1b      	ldr	r2, [pc, #108]	@ (8001a1c <HAL_GPIO_Init+0x300>)
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80019b2:	4b1a      	ldr	r3, [pc, #104]	@ (8001a1c <HAL_GPIO_Init+0x300>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	43db      	mvns	r3, r3
 80019bc:	693a      	ldr	r2, [r7, #16]
 80019be:	4013      	ands	r3, r2
 80019c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d003      	beq.n	80019d6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80019ce:	693a      	ldr	r2, [r7, #16]
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	4313      	orrs	r3, r2
 80019d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80019d6:	4a11      	ldr	r2, [pc, #68]	@ (8001a1c <HAL_GPIO_Init+0x300>)
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	3301      	adds	r3, #1
 80019e0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	fa22 f303 	lsr.w	r3, r2, r3
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	f47f ae9d 	bne.w	800172c <HAL_GPIO_Init+0x10>
  }
}
 80019f2:	bf00      	nop
 80019f4:	bf00      	nop
 80019f6:	371c      	adds	r7, #28
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr
 8001a00:	40021000 	.word	0x40021000
 8001a04:	40010000 	.word	0x40010000
 8001a08:	48000400 	.word	0x48000400
 8001a0c:	48000800 	.word	0x48000800
 8001a10:	48000c00 	.word	0x48000c00
 8001a14:	48001000 	.word	0x48001000
 8001a18:	48001400 	.word	0x48001400
 8001a1c:	40010400 	.word	0x40010400

08001a20 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b085      	sub	sp, #20
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d141      	bne.n	8001ab2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a2e:	4b4b      	ldr	r3, [pc, #300]	@ (8001b5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001a36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a3a:	d131      	bne.n	8001aa0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001a3c:	4b47      	ldr	r3, [pc, #284]	@ (8001b5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a42:	4a46      	ldr	r2, [pc, #280]	@ (8001b5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001a48:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a4c:	4b43      	ldr	r3, [pc, #268]	@ (8001b5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001a54:	4a41      	ldr	r2, [pc, #260]	@ (8001b5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a56:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a5a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001a5c:	4b40      	ldr	r3, [pc, #256]	@ (8001b60 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	2232      	movs	r2, #50	@ 0x32
 8001a62:	fb02 f303 	mul.w	r3, r2, r3
 8001a66:	4a3f      	ldr	r2, [pc, #252]	@ (8001b64 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001a68:	fba2 2303 	umull	r2, r3, r2, r3
 8001a6c:	0c9b      	lsrs	r3, r3, #18
 8001a6e:	3301      	adds	r3, #1
 8001a70:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a72:	e002      	b.n	8001a7a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	3b01      	subs	r3, #1
 8001a78:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a7a:	4b38      	ldr	r3, [pc, #224]	@ (8001b5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a7c:	695b      	ldr	r3, [r3, #20]
 8001a7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a86:	d102      	bne.n	8001a8e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d1f2      	bne.n	8001a74 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a8e:	4b33      	ldr	r3, [pc, #204]	@ (8001b5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a90:	695b      	ldr	r3, [r3, #20]
 8001a92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a9a:	d158      	bne.n	8001b4e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	e057      	b.n	8001b50 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001aa0:	4b2e      	ldr	r3, [pc, #184]	@ (8001b5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001aa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001aa6:	4a2d      	ldr	r2, [pc, #180]	@ (8001b5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001aa8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001aac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001ab0:	e04d      	b.n	8001b4e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ab8:	d141      	bne.n	8001b3e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001aba:	4b28      	ldr	r3, [pc, #160]	@ (8001b5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001ac2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ac6:	d131      	bne.n	8001b2c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001ac8:	4b24      	ldr	r3, [pc, #144]	@ (8001b5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001aca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ace:	4a23      	ldr	r2, [pc, #140]	@ (8001b5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ad0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ad4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ad8:	4b20      	ldr	r3, [pc, #128]	@ (8001b5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001ae0:	4a1e      	ldr	r2, [pc, #120]	@ (8001b5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ae2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ae6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001ae8:	4b1d      	ldr	r3, [pc, #116]	@ (8001b60 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	2232      	movs	r2, #50	@ 0x32
 8001aee:	fb02 f303 	mul.w	r3, r2, r3
 8001af2:	4a1c      	ldr	r2, [pc, #112]	@ (8001b64 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001af4:	fba2 2303 	umull	r2, r3, r2, r3
 8001af8:	0c9b      	lsrs	r3, r3, #18
 8001afa:	3301      	adds	r3, #1
 8001afc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001afe:	e002      	b.n	8001b06 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	3b01      	subs	r3, #1
 8001b04:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b06:	4b15      	ldr	r3, [pc, #84]	@ (8001b5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b08:	695b      	ldr	r3, [r3, #20]
 8001b0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b12:	d102      	bne.n	8001b1a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d1f2      	bne.n	8001b00 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001b1a:	4b10      	ldr	r3, [pc, #64]	@ (8001b5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b1c:	695b      	ldr	r3, [r3, #20]
 8001b1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b26:	d112      	bne.n	8001b4e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001b28:	2303      	movs	r3, #3
 8001b2a:	e011      	b.n	8001b50 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001b2c:	4b0b      	ldr	r3, [pc, #44]	@ (8001b5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b32:	4a0a      	ldr	r2, [pc, #40]	@ (8001b5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b38:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001b3c:	e007      	b.n	8001b4e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001b3e:	4b07      	ldr	r3, [pc, #28]	@ (8001b5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001b46:	4a05      	ldr	r2, [pc, #20]	@ (8001b5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b48:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b4c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001b4e:	2300      	movs	r3, #0
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3714      	adds	r7, #20
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr
 8001b5c:	40007000 	.word	0x40007000
 8001b60:	20000004 	.word	0x20000004
 8001b64:	431bde83 	.word	0x431bde83

08001b68 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001b6c:	4b05      	ldr	r3, [pc, #20]	@ (8001b84 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	4a04      	ldr	r2, [pc, #16]	@ (8001b84 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001b72:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b76:	6093      	str	r3, [r2, #8]
}
 8001b78:	bf00      	nop
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	40007000 	.word	0x40007000

08001b88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b088      	sub	sp, #32
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d101      	bne.n	8001b9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e2fe      	b.n	8002198 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 0301 	and.w	r3, r3, #1
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d075      	beq.n	8001c92 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ba6:	4b97      	ldr	r3, [pc, #604]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	f003 030c 	and.w	r3, r3, #12
 8001bae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001bb0:	4b94      	ldr	r3, [pc, #592]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001bb2:	68db      	ldr	r3, [r3, #12]
 8001bb4:	f003 0303 	and.w	r3, r3, #3
 8001bb8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001bba:	69bb      	ldr	r3, [r7, #24]
 8001bbc:	2b0c      	cmp	r3, #12
 8001bbe:	d102      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x3e>
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	2b03      	cmp	r3, #3
 8001bc4:	d002      	beq.n	8001bcc <HAL_RCC_OscConfig+0x44>
 8001bc6:	69bb      	ldr	r3, [r7, #24]
 8001bc8:	2b08      	cmp	r3, #8
 8001bca:	d10b      	bne.n	8001be4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bcc:	4b8d      	ldr	r3, [pc, #564]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d05b      	beq.n	8001c90 <HAL_RCC_OscConfig+0x108>
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d157      	bne.n	8001c90 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001be0:	2301      	movs	r3, #1
 8001be2:	e2d9      	b.n	8002198 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bec:	d106      	bne.n	8001bfc <HAL_RCC_OscConfig+0x74>
 8001bee:	4b85      	ldr	r3, [pc, #532]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a84      	ldr	r2, [pc, #528]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001bf4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bf8:	6013      	str	r3, [r2, #0]
 8001bfa:	e01d      	b.n	8001c38 <HAL_RCC_OscConfig+0xb0>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001c04:	d10c      	bne.n	8001c20 <HAL_RCC_OscConfig+0x98>
 8001c06:	4b7f      	ldr	r3, [pc, #508]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a7e      	ldr	r2, [pc, #504]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001c0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c10:	6013      	str	r3, [r2, #0]
 8001c12:	4b7c      	ldr	r3, [pc, #496]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a7b      	ldr	r2, [pc, #492]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001c18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c1c:	6013      	str	r3, [r2, #0]
 8001c1e:	e00b      	b.n	8001c38 <HAL_RCC_OscConfig+0xb0>
 8001c20:	4b78      	ldr	r3, [pc, #480]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a77      	ldr	r2, [pc, #476]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001c26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c2a:	6013      	str	r3, [r2, #0]
 8001c2c:	4b75      	ldr	r3, [pc, #468]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a74      	ldr	r2, [pc, #464]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001c32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d013      	beq.n	8001c68 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c40:	f7ff f8fc 	bl	8000e3c <HAL_GetTick>
 8001c44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c46:	e008      	b.n	8001c5a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c48:	f7ff f8f8 	bl	8000e3c <HAL_GetTick>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	2b64      	cmp	r3, #100	@ 0x64
 8001c54:	d901      	bls.n	8001c5a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001c56:	2303      	movs	r3, #3
 8001c58:	e29e      	b.n	8002198 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c5a:	4b6a      	ldr	r3, [pc, #424]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d0f0      	beq.n	8001c48 <HAL_RCC_OscConfig+0xc0>
 8001c66:	e014      	b.n	8001c92 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c68:	f7ff f8e8 	bl	8000e3c <HAL_GetTick>
 8001c6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c6e:	e008      	b.n	8001c82 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c70:	f7ff f8e4 	bl	8000e3c <HAL_GetTick>
 8001c74:	4602      	mov	r2, r0
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	1ad3      	subs	r3, r2, r3
 8001c7a:	2b64      	cmp	r3, #100	@ 0x64
 8001c7c:	d901      	bls.n	8001c82 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c7e:	2303      	movs	r3, #3
 8001c80:	e28a      	b.n	8002198 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c82:	4b60      	ldr	r3, [pc, #384]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d1f0      	bne.n	8001c70 <HAL_RCC_OscConfig+0xe8>
 8001c8e:	e000      	b.n	8001c92 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f003 0302 	and.w	r3, r3, #2
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d075      	beq.n	8001d8a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c9e:	4b59      	ldr	r3, [pc, #356]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	f003 030c 	and.w	r3, r3, #12
 8001ca6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ca8:	4b56      	ldr	r3, [pc, #344]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	f003 0303 	and.w	r3, r3, #3
 8001cb0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001cb2:	69bb      	ldr	r3, [r7, #24]
 8001cb4:	2b0c      	cmp	r3, #12
 8001cb6:	d102      	bne.n	8001cbe <HAL_RCC_OscConfig+0x136>
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	2b02      	cmp	r3, #2
 8001cbc:	d002      	beq.n	8001cc4 <HAL_RCC_OscConfig+0x13c>
 8001cbe:	69bb      	ldr	r3, [r7, #24]
 8001cc0:	2b04      	cmp	r3, #4
 8001cc2:	d11f      	bne.n	8001d04 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001cc4:	4b4f      	ldr	r3, [pc, #316]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d005      	beq.n	8001cdc <HAL_RCC_OscConfig+0x154>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d101      	bne.n	8001cdc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e25d      	b.n	8002198 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cdc:	4b49      	ldr	r3, [pc, #292]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	691b      	ldr	r3, [r3, #16]
 8001ce8:	061b      	lsls	r3, r3, #24
 8001cea:	4946      	ldr	r1, [pc, #280]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001cec:	4313      	orrs	r3, r2
 8001cee:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001cf0:	4b45      	ldr	r3, [pc, #276]	@ (8001e08 <HAL_RCC_OscConfig+0x280>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7ff f855 	bl	8000da4 <HAL_InitTick>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d043      	beq.n	8001d88 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	e249      	b.n	8002198 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d023      	beq.n	8001d54 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d0c:	4b3d      	ldr	r3, [pc, #244]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a3c      	ldr	r2, [pc, #240]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001d12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d18:	f7ff f890 	bl	8000e3c <HAL_GetTick>
 8001d1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d1e:	e008      	b.n	8001d32 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d20:	f7ff f88c 	bl	8000e3c <HAL_GetTick>
 8001d24:	4602      	mov	r2, r0
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	d901      	bls.n	8001d32 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e232      	b.n	8002198 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d32:	4b34      	ldr	r3, [pc, #208]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d0f0      	beq.n	8001d20 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d3e:	4b31      	ldr	r3, [pc, #196]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	691b      	ldr	r3, [r3, #16]
 8001d4a:	061b      	lsls	r3, r3, #24
 8001d4c:	492d      	ldr	r1, [pc, #180]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	604b      	str	r3, [r1, #4]
 8001d52:	e01a      	b.n	8001d8a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d54:	4b2b      	ldr	r3, [pc, #172]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a2a      	ldr	r2, [pc, #168]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001d5a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001d5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d60:	f7ff f86c 	bl	8000e3c <HAL_GetTick>
 8001d64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d66:	e008      	b.n	8001d7a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d68:	f7ff f868 	bl	8000e3c <HAL_GetTick>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	2b02      	cmp	r3, #2
 8001d74:	d901      	bls.n	8001d7a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001d76:	2303      	movs	r3, #3
 8001d78:	e20e      	b.n	8002198 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d7a:	4b22      	ldr	r3, [pc, #136]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d1f0      	bne.n	8001d68 <HAL_RCC_OscConfig+0x1e0>
 8001d86:	e000      	b.n	8001d8a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d88:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f003 0308 	and.w	r3, r3, #8
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d041      	beq.n	8001e1a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	695b      	ldr	r3, [r3, #20]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d01c      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d9e:	4b19      	ldr	r3, [pc, #100]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001da0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001da4:	4a17      	ldr	r2, [pc, #92]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001da6:	f043 0301 	orr.w	r3, r3, #1
 8001daa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dae:	f7ff f845 	bl	8000e3c <HAL_GetTick>
 8001db2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001db4:	e008      	b.n	8001dc8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001db6:	f7ff f841 	bl	8000e3c <HAL_GetTick>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	2b02      	cmp	r3, #2
 8001dc2:	d901      	bls.n	8001dc8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001dc4:	2303      	movs	r3, #3
 8001dc6:	e1e7      	b.n	8002198 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001dc8:	4b0e      	ldr	r3, [pc, #56]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001dca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001dce:	f003 0302 	and.w	r3, r3, #2
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d0ef      	beq.n	8001db6 <HAL_RCC_OscConfig+0x22e>
 8001dd6:	e020      	b.n	8001e1a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001dd8:	4b0a      	ldr	r3, [pc, #40]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001dda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001dde:	4a09      	ldr	r2, [pc, #36]	@ (8001e04 <HAL_RCC_OscConfig+0x27c>)
 8001de0:	f023 0301 	bic.w	r3, r3, #1
 8001de4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001de8:	f7ff f828 	bl	8000e3c <HAL_GetTick>
 8001dec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001dee:	e00d      	b.n	8001e0c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001df0:	f7ff f824 	bl	8000e3c <HAL_GetTick>
 8001df4:	4602      	mov	r2, r0
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	2b02      	cmp	r3, #2
 8001dfc:	d906      	bls.n	8001e0c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001dfe:	2303      	movs	r3, #3
 8001e00:	e1ca      	b.n	8002198 <HAL_RCC_OscConfig+0x610>
 8001e02:	bf00      	nop
 8001e04:	40021000 	.word	0x40021000
 8001e08:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e0c:	4b8c      	ldr	r3, [pc, #560]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8001e0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e12:	f003 0302 	and.w	r3, r3, #2
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d1ea      	bne.n	8001df0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 0304 	and.w	r3, r3, #4
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	f000 80a6 	beq.w	8001f74 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001e2c:	4b84      	ldr	r3, [pc, #528]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8001e2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d101      	bne.n	8001e3c <HAL_RCC_OscConfig+0x2b4>
 8001e38:	2301      	movs	r3, #1
 8001e3a:	e000      	b.n	8001e3e <HAL_RCC_OscConfig+0x2b6>
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d00d      	beq.n	8001e5e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e42:	4b7f      	ldr	r3, [pc, #508]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8001e44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e46:	4a7e      	ldr	r2, [pc, #504]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8001e48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e4e:	4b7c      	ldr	r3, [pc, #496]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8001e50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e56:	60fb      	str	r3, [r7, #12]
 8001e58:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e5e:	4b79      	ldr	r3, [pc, #484]	@ (8002044 <HAL_RCC_OscConfig+0x4bc>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d118      	bne.n	8001e9c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e6a:	4b76      	ldr	r3, [pc, #472]	@ (8002044 <HAL_RCC_OscConfig+0x4bc>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a75      	ldr	r2, [pc, #468]	@ (8002044 <HAL_RCC_OscConfig+0x4bc>)
 8001e70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e76:	f7fe ffe1 	bl	8000e3c <HAL_GetTick>
 8001e7a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e7c:	e008      	b.n	8001e90 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e7e:	f7fe ffdd 	bl	8000e3c <HAL_GetTick>
 8001e82:	4602      	mov	r2, r0
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	2b02      	cmp	r3, #2
 8001e8a:	d901      	bls.n	8001e90 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	e183      	b.n	8002198 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e90:	4b6c      	ldr	r3, [pc, #432]	@ (8002044 <HAL_RCC_OscConfig+0x4bc>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d0f0      	beq.n	8001e7e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d108      	bne.n	8001eb6 <HAL_RCC_OscConfig+0x32e>
 8001ea4:	4b66      	ldr	r3, [pc, #408]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8001ea6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001eaa:	4a65      	ldr	r2, [pc, #404]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8001eac:	f043 0301 	orr.w	r3, r3, #1
 8001eb0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001eb4:	e024      	b.n	8001f00 <HAL_RCC_OscConfig+0x378>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	689b      	ldr	r3, [r3, #8]
 8001eba:	2b05      	cmp	r3, #5
 8001ebc:	d110      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x358>
 8001ebe:	4b60      	ldr	r3, [pc, #384]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8001ec0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ec4:	4a5e      	ldr	r2, [pc, #376]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8001ec6:	f043 0304 	orr.w	r3, r3, #4
 8001eca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001ece:	4b5c      	ldr	r3, [pc, #368]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8001ed0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ed4:	4a5a      	ldr	r2, [pc, #360]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8001ed6:	f043 0301 	orr.w	r3, r3, #1
 8001eda:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001ede:	e00f      	b.n	8001f00 <HAL_RCC_OscConfig+0x378>
 8001ee0:	4b57      	ldr	r3, [pc, #348]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8001ee2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ee6:	4a56      	ldr	r2, [pc, #344]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8001ee8:	f023 0301 	bic.w	r3, r3, #1
 8001eec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001ef0:	4b53      	ldr	r3, [pc, #332]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8001ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ef6:	4a52      	ldr	r2, [pc, #328]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8001ef8:	f023 0304 	bic.w	r3, r3, #4
 8001efc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d016      	beq.n	8001f36 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f08:	f7fe ff98 	bl	8000e3c <HAL_GetTick>
 8001f0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f0e:	e00a      	b.n	8001f26 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f10:	f7fe ff94 	bl	8000e3c <HAL_GetTick>
 8001f14:	4602      	mov	r2, r0
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d901      	bls.n	8001f26 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001f22:	2303      	movs	r3, #3
 8001f24:	e138      	b.n	8002198 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f26:	4b46      	ldr	r3, [pc, #280]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8001f28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f2c:	f003 0302 	and.w	r3, r3, #2
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d0ed      	beq.n	8001f10 <HAL_RCC_OscConfig+0x388>
 8001f34:	e015      	b.n	8001f62 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f36:	f7fe ff81 	bl	8000e3c <HAL_GetTick>
 8001f3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f3c:	e00a      	b.n	8001f54 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f3e:	f7fe ff7d 	bl	8000e3c <HAL_GetTick>
 8001f42:	4602      	mov	r2, r0
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	1ad3      	subs	r3, r2, r3
 8001f48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d901      	bls.n	8001f54 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001f50:	2303      	movs	r3, #3
 8001f52:	e121      	b.n	8002198 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f54:	4b3a      	ldr	r3, [pc, #232]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8001f56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f5a:	f003 0302 	and.w	r3, r3, #2
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d1ed      	bne.n	8001f3e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001f62:	7ffb      	ldrb	r3, [r7, #31]
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d105      	bne.n	8001f74 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f68:	4b35      	ldr	r3, [pc, #212]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8001f6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f6c:	4a34      	ldr	r2, [pc, #208]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8001f6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f72:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 0320 	and.w	r3, r3, #32
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d03c      	beq.n	8001ffa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	699b      	ldr	r3, [r3, #24]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d01c      	beq.n	8001fc2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001f88:	4b2d      	ldr	r3, [pc, #180]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8001f8a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001f8e:	4a2c      	ldr	r2, [pc, #176]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8001f90:	f043 0301 	orr.w	r3, r3, #1
 8001f94:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f98:	f7fe ff50 	bl	8000e3c <HAL_GetTick>
 8001f9c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001f9e:	e008      	b.n	8001fb2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001fa0:	f7fe ff4c 	bl	8000e3c <HAL_GetTick>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	2b02      	cmp	r3, #2
 8001fac:	d901      	bls.n	8001fb2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	e0f2      	b.n	8002198 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001fb2:	4b23      	ldr	r3, [pc, #140]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8001fb4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001fb8:	f003 0302 	and.w	r3, r3, #2
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d0ef      	beq.n	8001fa0 <HAL_RCC_OscConfig+0x418>
 8001fc0:	e01b      	b.n	8001ffa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001fc2:	4b1f      	ldr	r3, [pc, #124]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8001fc4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001fc8:	4a1d      	ldr	r2, [pc, #116]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8001fca:	f023 0301 	bic.w	r3, r3, #1
 8001fce:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fd2:	f7fe ff33 	bl	8000e3c <HAL_GetTick>
 8001fd6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001fd8:	e008      	b.n	8001fec <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001fda:	f7fe ff2f 	bl	8000e3c <HAL_GetTick>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	2b02      	cmp	r3, #2
 8001fe6:	d901      	bls.n	8001fec <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001fe8:	2303      	movs	r3, #3
 8001fea:	e0d5      	b.n	8002198 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001fec:	4b14      	ldr	r3, [pc, #80]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8001fee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001ff2:	f003 0302 	and.w	r3, r3, #2
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d1ef      	bne.n	8001fda <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	69db      	ldr	r3, [r3, #28]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	f000 80c9 	beq.w	8002196 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002004:	4b0e      	ldr	r3, [pc, #56]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	f003 030c 	and.w	r3, r3, #12
 800200c:	2b0c      	cmp	r3, #12
 800200e:	f000 8083 	beq.w	8002118 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	69db      	ldr	r3, [r3, #28]
 8002016:	2b02      	cmp	r3, #2
 8002018:	d15e      	bne.n	80020d8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800201a:	4b09      	ldr	r3, [pc, #36]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a08      	ldr	r2, [pc, #32]	@ (8002040 <HAL_RCC_OscConfig+0x4b8>)
 8002020:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002024:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002026:	f7fe ff09 	bl	8000e3c <HAL_GetTick>
 800202a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800202c:	e00c      	b.n	8002048 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800202e:	f7fe ff05 	bl	8000e3c <HAL_GetTick>
 8002032:	4602      	mov	r2, r0
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	1ad3      	subs	r3, r2, r3
 8002038:	2b02      	cmp	r3, #2
 800203a:	d905      	bls.n	8002048 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800203c:	2303      	movs	r3, #3
 800203e:	e0ab      	b.n	8002198 <HAL_RCC_OscConfig+0x610>
 8002040:	40021000 	.word	0x40021000
 8002044:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002048:	4b55      	ldr	r3, [pc, #340]	@ (80021a0 <HAL_RCC_OscConfig+0x618>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002050:	2b00      	cmp	r3, #0
 8002052:	d1ec      	bne.n	800202e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002054:	4b52      	ldr	r3, [pc, #328]	@ (80021a0 <HAL_RCC_OscConfig+0x618>)
 8002056:	68da      	ldr	r2, [r3, #12]
 8002058:	4b52      	ldr	r3, [pc, #328]	@ (80021a4 <HAL_RCC_OscConfig+0x61c>)
 800205a:	4013      	ands	r3, r2
 800205c:	687a      	ldr	r2, [r7, #4]
 800205e:	6a11      	ldr	r1, [r2, #32]
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002064:	3a01      	subs	r2, #1
 8002066:	0112      	lsls	r2, r2, #4
 8002068:	4311      	orrs	r1, r2
 800206a:	687a      	ldr	r2, [r7, #4]
 800206c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800206e:	0212      	lsls	r2, r2, #8
 8002070:	4311      	orrs	r1, r2
 8002072:	687a      	ldr	r2, [r7, #4]
 8002074:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002076:	0852      	lsrs	r2, r2, #1
 8002078:	3a01      	subs	r2, #1
 800207a:	0552      	lsls	r2, r2, #21
 800207c:	4311      	orrs	r1, r2
 800207e:	687a      	ldr	r2, [r7, #4]
 8002080:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002082:	0852      	lsrs	r2, r2, #1
 8002084:	3a01      	subs	r2, #1
 8002086:	0652      	lsls	r2, r2, #25
 8002088:	4311      	orrs	r1, r2
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800208e:	06d2      	lsls	r2, r2, #27
 8002090:	430a      	orrs	r2, r1
 8002092:	4943      	ldr	r1, [pc, #268]	@ (80021a0 <HAL_RCC_OscConfig+0x618>)
 8002094:	4313      	orrs	r3, r2
 8002096:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002098:	4b41      	ldr	r3, [pc, #260]	@ (80021a0 <HAL_RCC_OscConfig+0x618>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a40      	ldr	r2, [pc, #256]	@ (80021a0 <HAL_RCC_OscConfig+0x618>)
 800209e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80020a2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80020a4:	4b3e      	ldr	r3, [pc, #248]	@ (80021a0 <HAL_RCC_OscConfig+0x618>)
 80020a6:	68db      	ldr	r3, [r3, #12]
 80020a8:	4a3d      	ldr	r2, [pc, #244]	@ (80021a0 <HAL_RCC_OscConfig+0x618>)
 80020aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80020ae:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020b0:	f7fe fec4 	bl	8000e3c <HAL_GetTick>
 80020b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020b6:	e008      	b.n	80020ca <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020b8:	f7fe fec0 	bl	8000e3c <HAL_GetTick>
 80020bc:	4602      	mov	r2, r0
 80020be:	693b      	ldr	r3, [r7, #16]
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	2b02      	cmp	r3, #2
 80020c4:	d901      	bls.n	80020ca <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80020c6:	2303      	movs	r3, #3
 80020c8:	e066      	b.n	8002198 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020ca:	4b35      	ldr	r3, [pc, #212]	@ (80021a0 <HAL_RCC_OscConfig+0x618>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d0f0      	beq.n	80020b8 <HAL_RCC_OscConfig+0x530>
 80020d6:	e05e      	b.n	8002196 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020d8:	4b31      	ldr	r3, [pc, #196]	@ (80021a0 <HAL_RCC_OscConfig+0x618>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a30      	ldr	r2, [pc, #192]	@ (80021a0 <HAL_RCC_OscConfig+0x618>)
 80020de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80020e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020e4:	f7fe feaa 	bl	8000e3c <HAL_GetTick>
 80020e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020ea:	e008      	b.n	80020fe <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020ec:	f7fe fea6 	bl	8000e3c <HAL_GetTick>
 80020f0:	4602      	mov	r2, r0
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	2b02      	cmp	r3, #2
 80020f8:	d901      	bls.n	80020fe <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80020fa:	2303      	movs	r3, #3
 80020fc:	e04c      	b.n	8002198 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020fe:	4b28      	ldr	r3, [pc, #160]	@ (80021a0 <HAL_RCC_OscConfig+0x618>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002106:	2b00      	cmp	r3, #0
 8002108:	d1f0      	bne.n	80020ec <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800210a:	4b25      	ldr	r3, [pc, #148]	@ (80021a0 <HAL_RCC_OscConfig+0x618>)
 800210c:	68da      	ldr	r2, [r3, #12]
 800210e:	4924      	ldr	r1, [pc, #144]	@ (80021a0 <HAL_RCC_OscConfig+0x618>)
 8002110:	4b25      	ldr	r3, [pc, #148]	@ (80021a8 <HAL_RCC_OscConfig+0x620>)
 8002112:	4013      	ands	r3, r2
 8002114:	60cb      	str	r3, [r1, #12]
 8002116:	e03e      	b.n	8002196 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	69db      	ldr	r3, [r3, #28]
 800211c:	2b01      	cmp	r3, #1
 800211e:	d101      	bne.n	8002124 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002120:	2301      	movs	r3, #1
 8002122:	e039      	b.n	8002198 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002124:	4b1e      	ldr	r3, [pc, #120]	@ (80021a0 <HAL_RCC_OscConfig+0x618>)
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	f003 0203 	and.w	r2, r3, #3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6a1b      	ldr	r3, [r3, #32]
 8002134:	429a      	cmp	r2, r3
 8002136:	d12c      	bne.n	8002192 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002142:	3b01      	subs	r3, #1
 8002144:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002146:	429a      	cmp	r2, r3
 8002148:	d123      	bne.n	8002192 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002154:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002156:	429a      	cmp	r2, r3
 8002158:	d11b      	bne.n	8002192 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002164:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002166:	429a      	cmp	r2, r3
 8002168:	d113      	bne.n	8002192 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002174:	085b      	lsrs	r3, r3, #1
 8002176:	3b01      	subs	r3, #1
 8002178:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800217a:	429a      	cmp	r2, r3
 800217c:	d109      	bne.n	8002192 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002188:	085b      	lsrs	r3, r3, #1
 800218a:	3b01      	subs	r3, #1
 800218c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800218e:	429a      	cmp	r2, r3
 8002190:	d001      	beq.n	8002196 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e000      	b.n	8002198 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002196:	2300      	movs	r3, #0
}
 8002198:	4618      	mov	r0, r3
 800219a:	3720      	adds	r7, #32
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	40021000 	.word	0x40021000
 80021a4:	019f800c 	.word	0x019f800c
 80021a8:	feeefffc 	.word	0xfeeefffc

080021ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b086      	sub	sp, #24
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80021b6:	2300      	movs	r3, #0
 80021b8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d101      	bne.n	80021c4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80021c0:	2301      	movs	r3, #1
 80021c2:	e11e      	b.n	8002402 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021c4:	4b91      	ldr	r3, [pc, #580]	@ (800240c <HAL_RCC_ClockConfig+0x260>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f003 030f 	and.w	r3, r3, #15
 80021cc:	683a      	ldr	r2, [r7, #0]
 80021ce:	429a      	cmp	r2, r3
 80021d0:	d910      	bls.n	80021f4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021d2:	4b8e      	ldr	r3, [pc, #568]	@ (800240c <HAL_RCC_ClockConfig+0x260>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f023 020f 	bic.w	r2, r3, #15
 80021da:	498c      	ldr	r1, [pc, #560]	@ (800240c <HAL_RCC_ClockConfig+0x260>)
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	4313      	orrs	r3, r2
 80021e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021e2:	4b8a      	ldr	r3, [pc, #552]	@ (800240c <HAL_RCC_ClockConfig+0x260>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 030f 	and.w	r3, r3, #15
 80021ea:	683a      	ldr	r2, [r7, #0]
 80021ec:	429a      	cmp	r2, r3
 80021ee:	d001      	beq.n	80021f4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	e106      	b.n	8002402 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f003 0301 	and.w	r3, r3, #1
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d073      	beq.n	80022e8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	2b03      	cmp	r3, #3
 8002206:	d129      	bne.n	800225c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002208:	4b81      	ldr	r3, [pc, #516]	@ (8002410 <HAL_RCC_ClockConfig+0x264>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002210:	2b00      	cmp	r3, #0
 8002212:	d101      	bne.n	8002218 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002214:	2301      	movs	r3, #1
 8002216:	e0f4      	b.n	8002402 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002218:	f000 f99e 	bl	8002558 <RCC_GetSysClockFreqFromPLLSource>
 800221c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	4a7c      	ldr	r2, [pc, #496]	@ (8002414 <HAL_RCC_ClockConfig+0x268>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d93f      	bls.n	80022a6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002226:	4b7a      	ldr	r3, [pc, #488]	@ (8002410 <HAL_RCC_ClockConfig+0x264>)
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d009      	beq.n	8002246 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800223a:	2b00      	cmp	r3, #0
 800223c:	d033      	beq.n	80022a6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002242:	2b00      	cmp	r3, #0
 8002244:	d12f      	bne.n	80022a6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002246:	4b72      	ldr	r3, [pc, #456]	@ (8002410 <HAL_RCC_ClockConfig+0x264>)
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800224e:	4a70      	ldr	r2, [pc, #448]	@ (8002410 <HAL_RCC_ClockConfig+0x264>)
 8002250:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002254:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002256:	2380      	movs	r3, #128	@ 0x80
 8002258:	617b      	str	r3, [r7, #20]
 800225a:	e024      	b.n	80022a6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	2b02      	cmp	r3, #2
 8002262:	d107      	bne.n	8002274 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002264:	4b6a      	ldr	r3, [pc, #424]	@ (8002410 <HAL_RCC_ClockConfig+0x264>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800226c:	2b00      	cmp	r3, #0
 800226e:	d109      	bne.n	8002284 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	e0c6      	b.n	8002402 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002274:	4b66      	ldr	r3, [pc, #408]	@ (8002410 <HAL_RCC_ClockConfig+0x264>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800227c:	2b00      	cmp	r3, #0
 800227e:	d101      	bne.n	8002284 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e0be      	b.n	8002402 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002284:	f000 f8ce 	bl	8002424 <HAL_RCC_GetSysClockFreq>
 8002288:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	4a61      	ldr	r2, [pc, #388]	@ (8002414 <HAL_RCC_ClockConfig+0x268>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d909      	bls.n	80022a6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002292:	4b5f      	ldr	r3, [pc, #380]	@ (8002410 <HAL_RCC_ClockConfig+0x264>)
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800229a:	4a5d      	ldr	r2, [pc, #372]	@ (8002410 <HAL_RCC_ClockConfig+0x264>)
 800229c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80022a0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80022a2:	2380      	movs	r3, #128	@ 0x80
 80022a4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80022a6:	4b5a      	ldr	r3, [pc, #360]	@ (8002410 <HAL_RCC_ClockConfig+0x264>)
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	f023 0203 	bic.w	r2, r3, #3
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	4957      	ldr	r1, [pc, #348]	@ (8002410 <HAL_RCC_ClockConfig+0x264>)
 80022b4:	4313      	orrs	r3, r2
 80022b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80022b8:	f7fe fdc0 	bl	8000e3c <HAL_GetTick>
 80022bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022be:	e00a      	b.n	80022d6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022c0:	f7fe fdbc 	bl	8000e3c <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d901      	bls.n	80022d6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80022d2:	2303      	movs	r3, #3
 80022d4:	e095      	b.n	8002402 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022d6:	4b4e      	ldr	r3, [pc, #312]	@ (8002410 <HAL_RCC_ClockConfig+0x264>)
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	f003 020c 	and.w	r2, r3, #12
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	009b      	lsls	r3, r3, #2
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d1eb      	bne.n	80022c0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f003 0302 	and.w	r3, r3, #2
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d023      	beq.n	800233c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f003 0304 	and.w	r3, r3, #4
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d005      	beq.n	800230c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002300:	4b43      	ldr	r3, [pc, #268]	@ (8002410 <HAL_RCC_ClockConfig+0x264>)
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	4a42      	ldr	r2, [pc, #264]	@ (8002410 <HAL_RCC_ClockConfig+0x264>)
 8002306:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800230a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f003 0308 	and.w	r3, r3, #8
 8002314:	2b00      	cmp	r3, #0
 8002316:	d007      	beq.n	8002328 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002318:	4b3d      	ldr	r3, [pc, #244]	@ (8002410 <HAL_RCC_ClockConfig+0x264>)
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002320:	4a3b      	ldr	r2, [pc, #236]	@ (8002410 <HAL_RCC_ClockConfig+0x264>)
 8002322:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002326:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002328:	4b39      	ldr	r3, [pc, #228]	@ (8002410 <HAL_RCC_ClockConfig+0x264>)
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	689b      	ldr	r3, [r3, #8]
 8002334:	4936      	ldr	r1, [pc, #216]	@ (8002410 <HAL_RCC_ClockConfig+0x264>)
 8002336:	4313      	orrs	r3, r2
 8002338:	608b      	str	r3, [r1, #8]
 800233a:	e008      	b.n	800234e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	2b80      	cmp	r3, #128	@ 0x80
 8002340:	d105      	bne.n	800234e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002342:	4b33      	ldr	r3, [pc, #204]	@ (8002410 <HAL_RCC_ClockConfig+0x264>)
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	4a32      	ldr	r2, [pc, #200]	@ (8002410 <HAL_RCC_ClockConfig+0x264>)
 8002348:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800234c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800234e:	4b2f      	ldr	r3, [pc, #188]	@ (800240c <HAL_RCC_ClockConfig+0x260>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 030f 	and.w	r3, r3, #15
 8002356:	683a      	ldr	r2, [r7, #0]
 8002358:	429a      	cmp	r2, r3
 800235a:	d21d      	bcs.n	8002398 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800235c:	4b2b      	ldr	r3, [pc, #172]	@ (800240c <HAL_RCC_ClockConfig+0x260>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f023 020f 	bic.w	r2, r3, #15
 8002364:	4929      	ldr	r1, [pc, #164]	@ (800240c <HAL_RCC_ClockConfig+0x260>)
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	4313      	orrs	r3, r2
 800236a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800236c:	f7fe fd66 	bl	8000e3c <HAL_GetTick>
 8002370:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002372:	e00a      	b.n	800238a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002374:	f7fe fd62 	bl	8000e3c <HAL_GetTick>
 8002378:	4602      	mov	r2, r0
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	1ad3      	subs	r3, r2, r3
 800237e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002382:	4293      	cmp	r3, r2
 8002384:	d901      	bls.n	800238a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002386:	2303      	movs	r3, #3
 8002388:	e03b      	b.n	8002402 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800238a:	4b20      	ldr	r3, [pc, #128]	@ (800240c <HAL_RCC_ClockConfig+0x260>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 030f 	and.w	r3, r3, #15
 8002392:	683a      	ldr	r2, [r7, #0]
 8002394:	429a      	cmp	r2, r3
 8002396:	d1ed      	bne.n	8002374 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0304 	and.w	r3, r3, #4
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d008      	beq.n	80023b6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002410 <HAL_RCC_ClockConfig+0x264>)
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	68db      	ldr	r3, [r3, #12]
 80023b0:	4917      	ldr	r1, [pc, #92]	@ (8002410 <HAL_RCC_ClockConfig+0x264>)
 80023b2:	4313      	orrs	r3, r2
 80023b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 0308 	and.w	r3, r3, #8
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d009      	beq.n	80023d6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80023c2:	4b13      	ldr	r3, [pc, #76]	@ (8002410 <HAL_RCC_ClockConfig+0x264>)
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	691b      	ldr	r3, [r3, #16]
 80023ce:	00db      	lsls	r3, r3, #3
 80023d0:	490f      	ldr	r1, [pc, #60]	@ (8002410 <HAL_RCC_ClockConfig+0x264>)
 80023d2:	4313      	orrs	r3, r2
 80023d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80023d6:	f000 f825 	bl	8002424 <HAL_RCC_GetSysClockFreq>
 80023da:	4602      	mov	r2, r0
 80023dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002410 <HAL_RCC_ClockConfig+0x264>)
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	091b      	lsrs	r3, r3, #4
 80023e2:	f003 030f 	and.w	r3, r3, #15
 80023e6:	490c      	ldr	r1, [pc, #48]	@ (8002418 <HAL_RCC_ClockConfig+0x26c>)
 80023e8:	5ccb      	ldrb	r3, [r1, r3]
 80023ea:	f003 031f 	and.w	r3, r3, #31
 80023ee:	fa22 f303 	lsr.w	r3, r2, r3
 80023f2:	4a0a      	ldr	r2, [pc, #40]	@ (800241c <HAL_RCC_ClockConfig+0x270>)
 80023f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80023f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002420 <HAL_RCC_ClockConfig+0x274>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7fe fcd2 	bl	8000da4 <HAL_InitTick>
 8002400:	4603      	mov	r3, r0
}
 8002402:	4618      	mov	r0, r3
 8002404:	3718      	adds	r7, #24
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	40022000 	.word	0x40022000
 8002410:	40021000 	.word	0x40021000
 8002414:	04c4b400 	.word	0x04c4b400
 8002418:	080046ac 	.word	0x080046ac
 800241c:	20000004 	.word	0x20000004
 8002420:	20000008 	.word	0x20000008

08002424 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002424:	b480      	push	{r7}
 8002426:	b087      	sub	sp, #28
 8002428:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800242a:	4b2c      	ldr	r3, [pc, #176]	@ (80024dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	f003 030c 	and.w	r3, r3, #12
 8002432:	2b04      	cmp	r3, #4
 8002434:	d102      	bne.n	800243c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002436:	4b2a      	ldr	r3, [pc, #168]	@ (80024e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002438:	613b      	str	r3, [r7, #16]
 800243a:	e047      	b.n	80024cc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800243c:	4b27      	ldr	r3, [pc, #156]	@ (80024dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	f003 030c 	and.w	r3, r3, #12
 8002444:	2b08      	cmp	r3, #8
 8002446:	d102      	bne.n	800244e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002448:	4b26      	ldr	r3, [pc, #152]	@ (80024e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800244a:	613b      	str	r3, [r7, #16]
 800244c:	e03e      	b.n	80024cc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800244e:	4b23      	ldr	r3, [pc, #140]	@ (80024dc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	f003 030c 	and.w	r3, r3, #12
 8002456:	2b0c      	cmp	r3, #12
 8002458:	d136      	bne.n	80024c8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800245a:	4b20      	ldr	r3, [pc, #128]	@ (80024dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800245c:	68db      	ldr	r3, [r3, #12]
 800245e:	f003 0303 	and.w	r3, r3, #3
 8002462:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002464:	4b1d      	ldr	r3, [pc, #116]	@ (80024dc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	091b      	lsrs	r3, r3, #4
 800246a:	f003 030f 	and.w	r3, r3, #15
 800246e:	3301      	adds	r3, #1
 8002470:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2b03      	cmp	r3, #3
 8002476:	d10c      	bne.n	8002492 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002478:	4a1a      	ldr	r2, [pc, #104]	@ (80024e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002480:	4a16      	ldr	r2, [pc, #88]	@ (80024dc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002482:	68d2      	ldr	r2, [r2, #12]
 8002484:	0a12      	lsrs	r2, r2, #8
 8002486:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800248a:	fb02 f303 	mul.w	r3, r2, r3
 800248e:	617b      	str	r3, [r7, #20]
      break;
 8002490:	e00c      	b.n	80024ac <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002492:	4a13      	ldr	r2, [pc, #76]	@ (80024e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	fbb2 f3f3 	udiv	r3, r2, r3
 800249a:	4a10      	ldr	r2, [pc, #64]	@ (80024dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800249c:	68d2      	ldr	r2, [r2, #12]
 800249e:	0a12      	lsrs	r2, r2, #8
 80024a0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80024a4:	fb02 f303 	mul.w	r3, r2, r3
 80024a8:	617b      	str	r3, [r7, #20]
      break;
 80024aa:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80024ac:	4b0b      	ldr	r3, [pc, #44]	@ (80024dc <HAL_RCC_GetSysClockFreq+0xb8>)
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	0e5b      	lsrs	r3, r3, #25
 80024b2:	f003 0303 	and.w	r3, r3, #3
 80024b6:	3301      	adds	r3, #1
 80024b8:	005b      	lsls	r3, r3, #1
 80024ba:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80024bc:	697a      	ldr	r2, [r7, #20]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80024c4:	613b      	str	r3, [r7, #16]
 80024c6:	e001      	b.n	80024cc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80024c8:	2300      	movs	r3, #0
 80024ca:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80024cc:	693b      	ldr	r3, [r7, #16]
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	371c      	adds	r7, #28
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr
 80024da:	bf00      	nop
 80024dc:	40021000 	.word	0x40021000
 80024e0:	00f42400 	.word	0x00f42400
 80024e4:	016e3600 	.word	0x016e3600

080024e8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024ec:	4b03      	ldr	r3, [pc, #12]	@ (80024fc <HAL_RCC_GetHCLKFreq+0x14>)
 80024ee:	681b      	ldr	r3, [r3, #0]
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	20000004 	.word	0x20000004

08002500 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002504:	f7ff fff0 	bl	80024e8 <HAL_RCC_GetHCLKFreq>
 8002508:	4602      	mov	r2, r0
 800250a:	4b06      	ldr	r3, [pc, #24]	@ (8002524 <HAL_RCC_GetPCLK1Freq+0x24>)
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	0a1b      	lsrs	r3, r3, #8
 8002510:	f003 0307 	and.w	r3, r3, #7
 8002514:	4904      	ldr	r1, [pc, #16]	@ (8002528 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002516:	5ccb      	ldrb	r3, [r1, r3]
 8002518:	f003 031f 	and.w	r3, r3, #31
 800251c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002520:	4618      	mov	r0, r3
 8002522:	bd80      	pop	{r7, pc}
 8002524:	40021000 	.word	0x40021000
 8002528:	080046bc 	.word	0x080046bc

0800252c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002530:	f7ff ffda 	bl	80024e8 <HAL_RCC_GetHCLKFreq>
 8002534:	4602      	mov	r2, r0
 8002536:	4b06      	ldr	r3, [pc, #24]	@ (8002550 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	0adb      	lsrs	r3, r3, #11
 800253c:	f003 0307 	and.w	r3, r3, #7
 8002540:	4904      	ldr	r1, [pc, #16]	@ (8002554 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002542:	5ccb      	ldrb	r3, [r1, r3]
 8002544:	f003 031f 	and.w	r3, r3, #31
 8002548:	fa22 f303 	lsr.w	r3, r2, r3
}
 800254c:	4618      	mov	r0, r3
 800254e:	bd80      	pop	{r7, pc}
 8002550:	40021000 	.word	0x40021000
 8002554:	080046bc 	.word	0x080046bc

08002558 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002558:	b480      	push	{r7}
 800255a:	b087      	sub	sp, #28
 800255c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800255e:	4b1e      	ldr	r3, [pc, #120]	@ (80025d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002560:	68db      	ldr	r3, [r3, #12]
 8002562:	f003 0303 	and.w	r3, r3, #3
 8002566:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002568:	4b1b      	ldr	r3, [pc, #108]	@ (80025d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800256a:	68db      	ldr	r3, [r3, #12]
 800256c:	091b      	lsrs	r3, r3, #4
 800256e:	f003 030f 	and.w	r3, r3, #15
 8002572:	3301      	adds	r3, #1
 8002574:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	2b03      	cmp	r3, #3
 800257a:	d10c      	bne.n	8002596 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800257c:	4a17      	ldr	r2, [pc, #92]	@ (80025dc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	fbb2 f3f3 	udiv	r3, r2, r3
 8002584:	4a14      	ldr	r2, [pc, #80]	@ (80025d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002586:	68d2      	ldr	r2, [r2, #12]
 8002588:	0a12      	lsrs	r2, r2, #8
 800258a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800258e:	fb02 f303 	mul.w	r3, r2, r3
 8002592:	617b      	str	r3, [r7, #20]
    break;
 8002594:	e00c      	b.n	80025b0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002596:	4a12      	ldr	r2, [pc, #72]	@ (80025e0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	fbb2 f3f3 	udiv	r3, r2, r3
 800259e:	4a0e      	ldr	r2, [pc, #56]	@ (80025d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80025a0:	68d2      	ldr	r2, [r2, #12]
 80025a2:	0a12      	lsrs	r2, r2, #8
 80025a4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80025a8:	fb02 f303 	mul.w	r3, r2, r3
 80025ac:	617b      	str	r3, [r7, #20]
    break;
 80025ae:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80025b0:	4b09      	ldr	r3, [pc, #36]	@ (80025d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	0e5b      	lsrs	r3, r3, #25
 80025b6:	f003 0303 	and.w	r3, r3, #3
 80025ba:	3301      	adds	r3, #1
 80025bc:	005b      	lsls	r3, r3, #1
 80025be:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80025c0:	697a      	ldr	r2, [r7, #20]
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80025c8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80025ca:	687b      	ldr	r3, [r7, #4]
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	371c      	adds	r7, #28
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr
 80025d8:	40021000 	.word	0x40021000
 80025dc:	016e3600 	.word	0x016e3600
 80025e0:	00f42400 	.word	0x00f42400

080025e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b086      	sub	sp, #24
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80025ec:	2300      	movs	r3, #0
 80025ee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80025f0:	2300      	movs	r3, #0
 80025f2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	f000 8098 	beq.w	8002732 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002602:	2300      	movs	r3, #0
 8002604:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002606:	4b43      	ldr	r3, [pc, #268]	@ (8002714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002608:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800260a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800260e:	2b00      	cmp	r3, #0
 8002610:	d10d      	bne.n	800262e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002612:	4b40      	ldr	r3, [pc, #256]	@ (8002714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002614:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002616:	4a3f      	ldr	r2, [pc, #252]	@ (8002714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002618:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800261c:	6593      	str	r3, [r2, #88]	@ 0x58
 800261e:	4b3d      	ldr	r3, [pc, #244]	@ (8002714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002620:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002622:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002626:	60bb      	str	r3, [r7, #8]
 8002628:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800262a:	2301      	movs	r3, #1
 800262c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800262e:	4b3a      	ldr	r3, [pc, #232]	@ (8002718 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a39      	ldr	r2, [pc, #228]	@ (8002718 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002634:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002638:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800263a:	f7fe fbff 	bl	8000e3c <HAL_GetTick>
 800263e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002640:	e009      	b.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002642:	f7fe fbfb 	bl	8000e3c <HAL_GetTick>
 8002646:	4602      	mov	r2, r0
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	1ad3      	subs	r3, r2, r3
 800264c:	2b02      	cmp	r3, #2
 800264e:	d902      	bls.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002650:	2303      	movs	r3, #3
 8002652:	74fb      	strb	r3, [r7, #19]
        break;
 8002654:	e005      	b.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002656:	4b30      	ldr	r3, [pc, #192]	@ (8002718 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800265e:	2b00      	cmp	r3, #0
 8002660:	d0ef      	beq.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002662:	7cfb      	ldrb	r3, [r7, #19]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d159      	bne.n	800271c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002668:	4b2a      	ldr	r3, [pc, #168]	@ (8002714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800266a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800266e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002672:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d01e      	beq.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800267e:	697a      	ldr	r2, [r7, #20]
 8002680:	429a      	cmp	r2, r3
 8002682:	d019      	beq.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002684:	4b23      	ldr	r3, [pc, #140]	@ (8002714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002686:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800268a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800268e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002690:	4b20      	ldr	r3, [pc, #128]	@ (8002714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002692:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002696:	4a1f      	ldr	r2, [pc, #124]	@ (8002714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002698:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800269c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80026a0:	4b1c      	ldr	r3, [pc, #112]	@ (8002714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026a6:	4a1b      	ldr	r2, [pc, #108]	@ (8002714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80026b0:	4a18      	ldr	r2, [pc, #96]	@ (8002714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	f003 0301 	and.w	r3, r3, #1
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d016      	beq.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c2:	f7fe fbbb 	bl	8000e3c <HAL_GetTick>
 80026c6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026c8:	e00b      	b.n	80026e2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026ca:	f7fe fbb7 	bl	8000e3c <HAL_GetTick>
 80026ce:	4602      	mov	r2, r0
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	1ad3      	subs	r3, r2, r3
 80026d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026d8:	4293      	cmp	r3, r2
 80026da:	d902      	bls.n	80026e2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80026dc:	2303      	movs	r3, #3
 80026de:	74fb      	strb	r3, [r7, #19]
            break;
 80026e0:	e006      	b.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026e2:	4b0c      	ldr	r3, [pc, #48]	@ (8002714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026e8:	f003 0302 	and.w	r3, r3, #2
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d0ec      	beq.n	80026ca <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80026f0:	7cfb      	ldrb	r3, [r7, #19]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d10b      	bne.n	800270e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80026f6:	4b07      	ldr	r3, [pc, #28]	@ (8002714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002704:	4903      	ldr	r1, [pc, #12]	@ (8002714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002706:	4313      	orrs	r3, r2
 8002708:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800270c:	e008      	b.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800270e:	7cfb      	ldrb	r3, [r7, #19]
 8002710:	74bb      	strb	r3, [r7, #18]
 8002712:	e005      	b.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002714:	40021000 	.word	0x40021000
 8002718:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800271c:	7cfb      	ldrb	r3, [r7, #19]
 800271e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002720:	7c7b      	ldrb	r3, [r7, #17]
 8002722:	2b01      	cmp	r3, #1
 8002724:	d105      	bne.n	8002732 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002726:	4ba7      	ldr	r3, [pc, #668]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002728:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800272a:	4aa6      	ldr	r2, [pc, #664]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800272c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002730:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 0301 	and.w	r3, r3, #1
 800273a:	2b00      	cmp	r3, #0
 800273c:	d00a      	beq.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800273e:	4ba1      	ldr	r3, [pc, #644]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002740:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002744:	f023 0203 	bic.w	r2, r3, #3
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	499d      	ldr	r1, [pc, #628]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800274e:	4313      	orrs	r3, r2
 8002750:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0302 	and.w	r3, r3, #2
 800275c:	2b00      	cmp	r3, #0
 800275e:	d00a      	beq.n	8002776 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002760:	4b98      	ldr	r3, [pc, #608]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002762:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002766:	f023 020c 	bic.w	r2, r3, #12
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	4995      	ldr	r1, [pc, #596]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002770:	4313      	orrs	r3, r2
 8002772:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 0304 	and.w	r3, r3, #4
 800277e:	2b00      	cmp	r3, #0
 8002780:	d00a      	beq.n	8002798 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002782:	4b90      	ldr	r3, [pc, #576]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002784:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002788:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	68db      	ldr	r3, [r3, #12]
 8002790:	498c      	ldr	r1, [pc, #560]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002792:	4313      	orrs	r3, r2
 8002794:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0308 	and.w	r3, r3, #8
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d00a      	beq.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80027a4:	4b87      	ldr	r3, [pc, #540]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027aa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	691b      	ldr	r3, [r3, #16]
 80027b2:	4984      	ldr	r1, [pc, #528]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027b4:	4313      	orrs	r3, r2
 80027b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0310 	and.w	r3, r3, #16
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d00a      	beq.n	80027dc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80027c6:	4b7f      	ldr	r3, [pc, #508]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	695b      	ldr	r3, [r3, #20]
 80027d4:	497b      	ldr	r1, [pc, #492]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027d6:	4313      	orrs	r3, r2
 80027d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 0320 	and.w	r3, r3, #32
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d00a      	beq.n	80027fe <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80027e8:	4b76      	ldr	r3, [pc, #472]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027ee:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	699b      	ldr	r3, [r3, #24]
 80027f6:	4973      	ldr	r1, [pc, #460]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027f8:	4313      	orrs	r3, r2
 80027fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002806:	2b00      	cmp	r3, #0
 8002808:	d00a      	beq.n	8002820 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800280a:	4b6e      	ldr	r3, [pc, #440]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800280c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002810:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	69db      	ldr	r3, [r3, #28]
 8002818:	496a      	ldr	r1, [pc, #424]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800281a:	4313      	orrs	r3, r2
 800281c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002828:	2b00      	cmp	r3, #0
 800282a:	d00a      	beq.n	8002842 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800282c:	4b65      	ldr	r3, [pc, #404]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800282e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002832:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6a1b      	ldr	r3, [r3, #32]
 800283a:	4962      	ldr	r1, [pc, #392]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800283c:	4313      	orrs	r3, r2
 800283e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800284a:	2b00      	cmp	r3, #0
 800284c:	d00a      	beq.n	8002864 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800284e:	4b5d      	ldr	r3, [pc, #372]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002850:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002854:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800285c:	4959      	ldr	r1, [pc, #356]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800285e:	4313      	orrs	r3, r2
 8002860:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800286c:	2b00      	cmp	r3, #0
 800286e:	d00a      	beq.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002870:	4b54      	ldr	r3, [pc, #336]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002872:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002876:	f023 0203 	bic.w	r2, r3, #3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800287e:	4951      	ldr	r1, [pc, #324]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002880:	4313      	orrs	r3, r2
 8002882:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800288e:	2b00      	cmp	r3, #0
 8002890:	d00a      	beq.n	80028a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002892:	4b4c      	ldr	r3, [pc, #304]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002894:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002898:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028a0:	4948      	ldr	r1, [pc, #288]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028a2:	4313      	orrs	r3, r2
 80028a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d015      	beq.n	80028e0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80028b4:	4b43      	ldr	r3, [pc, #268]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028ba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c2:	4940      	ldr	r1, [pc, #256]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028c4:	4313      	orrs	r3, r2
 80028c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80028d2:	d105      	bne.n	80028e0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028d4:	4b3b      	ldr	r3, [pc, #236]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028d6:	68db      	ldr	r3, [r3, #12]
 80028d8:	4a3a      	ldr	r2, [pc, #232]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80028de:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d015      	beq.n	8002918 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80028ec:	4b35      	ldr	r3, [pc, #212]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028f2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028fa:	4932      	ldr	r1, [pc, #200]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028fc:	4313      	orrs	r3, r2
 80028fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002906:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800290a:	d105      	bne.n	8002918 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800290c:	4b2d      	ldr	r3, [pc, #180]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800290e:	68db      	ldr	r3, [r3, #12]
 8002910:	4a2c      	ldr	r2, [pc, #176]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002912:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002916:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002920:	2b00      	cmp	r3, #0
 8002922:	d015      	beq.n	8002950 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002924:	4b27      	ldr	r3, [pc, #156]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002926:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800292a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002932:	4924      	ldr	r1, [pc, #144]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002934:	4313      	orrs	r3, r2
 8002936:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800293e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002942:	d105      	bne.n	8002950 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002944:	4b1f      	ldr	r3, [pc, #124]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	4a1e      	ldr	r2, [pc, #120]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800294a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800294e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002958:	2b00      	cmp	r3, #0
 800295a:	d015      	beq.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800295c:	4b19      	ldr	r3, [pc, #100]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800295e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002962:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800296a:	4916      	ldr	r1, [pc, #88]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800296c:	4313      	orrs	r3, r2
 800296e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002976:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800297a:	d105      	bne.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800297c:	4b11      	ldr	r3, [pc, #68]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	4a10      	ldr	r2, [pc, #64]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002982:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002986:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002990:	2b00      	cmp	r3, #0
 8002992:	d019      	beq.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002994:	4b0b      	ldr	r3, [pc, #44]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800299a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a2:	4908      	ldr	r1, [pc, #32]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029a4:	4313      	orrs	r3, r2
 80029a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80029b2:	d109      	bne.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80029b4:	4b03      	ldr	r3, [pc, #12]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	4a02      	ldr	r2, [pc, #8]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80029be:	60d3      	str	r3, [r2, #12]
 80029c0:	e002      	b.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80029c2:	bf00      	nop
 80029c4:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d015      	beq.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80029d4:	4b29      	ldr	r3, [pc, #164]	@ (8002a7c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80029d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029da:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029e2:	4926      	ldr	r1, [pc, #152]	@ (8002a7c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80029e4:	4313      	orrs	r3, r2
 80029e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80029f2:	d105      	bne.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80029f4:	4b21      	ldr	r3, [pc, #132]	@ (8002a7c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	4a20      	ldr	r2, [pc, #128]	@ (8002a7c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80029fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029fe:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d015      	beq.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8002a0c:	4b1b      	ldr	r3, [pc, #108]	@ (8002a7c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a12:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a1a:	4918      	ldr	r1, [pc, #96]	@ (8002a7c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a2a:	d105      	bne.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002a2c:	4b13      	ldr	r3, [pc, #76]	@ (8002a7c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	4a12      	ldr	r2, [pc, #72]	@ (8002a7c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002a32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a36:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d015      	beq.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002a44:	4b0d      	ldr	r3, [pc, #52]	@ (8002a7c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002a46:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002a4a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a52:	490a      	ldr	r1, [pc, #40]	@ (8002a7c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002a54:	4313      	orrs	r3, r2
 8002a56:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a5e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002a62:	d105      	bne.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a64:	4b05      	ldr	r3, [pc, #20]	@ (8002a7c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	4a04      	ldr	r2, [pc, #16]	@ (8002a7c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002a6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002a6e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002a70:	7cbb      	ldrb	r3, [r7, #18]
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3718      	adds	r7, #24
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	40021000 	.word	0x40021000

08002a80 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d101      	bne.n	8002a92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e042      	b.n	8002b18 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d106      	bne.n	8002aaa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	f7fd ff83 	bl	80009b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2224      	movs	r2, #36	@ 0x24
 8002aae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f022 0201 	bic.w	r2, r2, #1
 8002ac0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d002      	beq.n	8002ad0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f000 ff1c 	bl	8003908 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	f000 fc1d 	bl	8003310 <UART_SetConfig>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	d101      	bne.n	8002ae0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e01b      	b.n	8002b18 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	685a      	ldr	r2, [r3, #4]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002aee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	689a      	ldr	r2, [r3, #8]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002afe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f042 0201 	orr.w	r2, r2, #1
 8002b0e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f000 ff9b 	bl	8003a4c <UART_CheckIdleState>
 8002b16:	4603      	mov	r3, r0
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3708      	adds	r7, #8
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b08a      	sub	sp, #40	@ 0x28
 8002b24:	af02      	add	r7, sp, #8
 8002b26:	60f8      	str	r0, [r7, #12]
 8002b28:	60b9      	str	r1, [r7, #8]
 8002b2a:	603b      	str	r3, [r7, #0]
 8002b2c:	4613      	mov	r3, r2
 8002b2e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b36:	2b20      	cmp	r3, #32
 8002b38:	d17b      	bne.n	8002c32 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d002      	beq.n	8002b46 <HAL_UART_Transmit+0x26>
 8002b40:	88fb      	ldrh	r3, [r7, #6]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d101      	bne.n	8002b4a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e074      	b.n	8002c34 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2221      	movs	r2, #33	@ 0x21
 8002b56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b5a:	f7fe f96f 	bl	8000e3c <HAL_GetTick>
 8002b5e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	88fa      	ldrh	r2, [r7, #6]
 8002b64:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	88fa      	ldrh	r2, [r7, #6]
 8002b6c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b78:	d108      	bne.n	8002b8c <HAL_UART_Transmit+0x6c>
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	691b      	ldr	r3, [r3, #16]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d104      	bne.n	8002b8c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002b82:	2300      	movs	r3, #0
 8002b84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	61bb      	str	r3, [r7, #24]
 8002b8a:	e003      	b.n	8002b94 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b90:	2300      	movs	r3, #0
 8002b92:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002b94:	e030      	b.n	8002bf8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	9300      	str	r3, [sp, #0]
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	2180      	movs	r1, #128	@ 0x80
 8002ba0:	68f8      	ldr	r0, [r7, #12]
 8002ba2:	f000 fffd 	bl	8003ba0 <UART_WaitOnFlagUntilTimeout>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d005      	beq.n	8002bb8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2220      	movs	r2, #32
 8002bb0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8002bb4:	2303      	movs	r3, #3
 8002bb6:	e03d      	b.n	8002c34 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d10b      	bne.n	8002bd6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002bbe:	69bb      	ldr	r3, [r7, #24]
 8002bc0:	881b      	ldrh	r3, [r3, #0]
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002bcc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002bce:	69bb      	ldr	r3, [r7, #24]
 8002bd0:	3302      	adds	r3, #2
 8002bd2:	61bb      	str	r3, [r7, #24]
 8002bd4:	e007      	b.n	8002be6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002bd6:	69fb      	ldr	r3, [r7, #28]
 8002bd8:	781a      	ldrb	r2, [r3, #0]
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002be0:	69fb      	ldr	r3, [r7, #28]
 8002be2:	3301      	adds	r3, #1
 8002be4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002bec:	b29b      	uxth	r3, r3
 8002bee:	3b01      	subs	r3, #1
 8002bf0:	b29a      	uxth	r2, r3
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002bfe:	b29b      	uxth	r3, r3
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d1c8      	bne.n	8002b96 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	9300      	str	r3, [sp, #0]
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	2140      	movs	r1, #64	@ 0x40
 8002c0e:	68f8      	ldr	r0, [r7, #12]
 8002c10:	f000 ffc6 	bl	8003ba0 <UART_WaitOnFlagUntilTimeout>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d005      	beq.n	8002c26 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2220      	movs	r2, #32
 8002c1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8002c22:	2303      	movs	r3, #3
 8002c24:	e006      	b.n	8002c34 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2220      	movs	r2, #32
 8002c2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	e000      	b.n	8002c34 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8002c32:	2302      	movs	r3, #2
  }
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	3720      	adds	r7, #32
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}

08002c3c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b0ba      	sub	sp, #232	@ 0xe8
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	69db      	ldr	r3, [r3, #28]
 8002c4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002c62:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8002c66:	f640 030f 	movw	r3, #2063	@ 0x80f
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8002c70:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d11b      	bne.n	8002cb0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002c78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c7c:	f003 0320 	and.w	r3, r3, #32
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d015      	beq.n	8002cb0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002c84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c88:	f003 0320 	and.w	r3, r3, #32
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d105      	bne.n	8002c9c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002c90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d009      	beq.n	8002cb0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	f000 8300 	beq.w	80032a6 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	4798      	blx	r3
      }
      return;
 8002cae:	e2fa      	b.n	80032a6 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002cb0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	f000 8123 	beq.w	8002f00 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8002cba:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8002cbe:	4b8d      	ldr	r3, [pc, #564]	@ (8002ef4 <HAL_UART_IRQHandler+0x2b8>)
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d106      	bne.n	8002cd4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8002cc6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8002cca:	4b8b      	ldr	r3, [pc, #556]	@ (8002ef8 <HAL_UART_IRQHandler+0x2bc>)
 8002ccc:	4013      	ands	r3, r2
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	f000 8116 	beq.w	8002f00 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002cd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cd8:	f003 0301 	and.w	r3, r3, #1
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d011      	beq.n	8002d04 <HAL_UART_IRQHandler+0xc8>
 8002ce0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ce4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d00b      	beq.n	8002d04 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cfa:	f043 0201 	orr.w	r2, r3, #1
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002d04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d08:	f003 0302 	and.w	r3, r3, #2
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d011      	beq.n	8002d34 <HAL_UART_IRQHandler+0xf8>
 8002d10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d14:	f003 0301 	and.w	r3, r3, #1
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d00b      	beq.n	8002d34 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	2202      	movs	r2, #2
 8002d22:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d2a:	f043 0204 	orr.w	r2, r3, #4
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002d34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d38:	f003 0304 	and.w	r3, r3, #4
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d011      	beq.n	8002d64 <HAL_UART_IRQHandler+0x128>
 8002d40:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d44:	f003 0301 	and.w	r3, r3, #1
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d00b      	beq.n	8002d64 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	2204      	movs	r2, #4
 8002d52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d5a:	f043 0202 	orr.w	r2, r3, #2
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002d64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d68:	f003 0308 	and.w	r3, r3, #8
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d017      	beq.n	8002da0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002d70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d74:	f003 0320 	and.w	r3, r3, #32
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d105      	bne.n	8002d88 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8002d7c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8002d80:	4b5c      	ldr	r3, [pc, #368]	@ (8002ef4 <HAL_UART_IRQHandler+0x2b8>)
 8002d82:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d00b      	beq.n	8002da0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2208      	movs	r2, #8
 8002d8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d96:	f043 0208 	orr.w	r2, r3, #8
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002da0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002da4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d012      	beq.n	8002dd2 <HAL_UART_IRQHandler+0x196>
 8002dac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002db0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d00c      	beq.n	8002dd2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002dc0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dc8:	f043 0220 	orr.w	r2, r3, #32
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	f000 8266 	beq.w	80032aa <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002dde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002de2:	f003 0320 	and.w	r3, r3, #32
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d013      	beq.n	8002e12 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002dea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002dee:	f003 0320 	and.w	r3, r3, #32
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d105      	bne.n	8002e02 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002df6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002dfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d007      	beq.n	8002e12 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d003      	beq.n	8002e12 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e18:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e26:	2b40      	cmp	r3, #64	@ 0x40
 8002e28:	d005      	beq.n	8002e36 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002e2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e2e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d054      	beq.n	8002ee0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f001 f807 	bl	8003e4a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e46:	2b40      	cmp	r3, #64	@ 0x40
 8002e48:	d146      	bne.n	8002ed8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	3308      	adds	r3, #8
 8002e50:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e54:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002e58:	e853 3f00 	ldrex	r3, [r3]
 8002e5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002e60:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002e64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002e68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	3308      	adds	r3, #8
 8002e72:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002e76:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002e7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e7e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002e82:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002e86:	e841 2300 	strex	r3, r2, [r1]
 8002e8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002e8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d1d9      	bne.n	8002e4a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d017      	beq.n	8002ed0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ea6:	4a15      	ldr	r2, [pc, #84]	@ (8002efc <HAL_UART_IRQHandler+0x2c0>)
 8002ea8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f7fe fa7d 	bl	80013b0 <HAL_DMA_Abort_IT>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d019      	beq.n	8002ef0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ec2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ec4:	687a      	ldr	r2, [r7, #4]
 8002ec6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8002eca:	4610      	mov	r0, r2
 8002ecc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ece:	e00f      	b.n	8002ef0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002ed0:	6878      	ldr	r0, [r7, #4]
 8002ed2:	f000 fa13 	bl	80032fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ed6:	e00b      	b.n	8002ef0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	f000 fa0f 	bl	80032fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ede:	e007      	b.n	8002ef0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	f000 fa0b 	bl	80032fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8002eee:	e1dc      	b.n	80032aa <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ef0:	bf00      	nop
    return;
 8002ef2:	e1da      	b.n	80032aa <HAL_UART_IRQHandler+0x66e>
 8002ef4:	10000001 	.word	0x10000001
 8002ef8:	04000120 	.word	0x04000120
 8002efc:	08004101 	.word	0x08004101

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	f040 8170 	bne.w	80031ea <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f0e:	f003 0310 	and.w	r3, r3, #16
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	f000 8169 	beq.w	80031ea <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002f18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f1c:	f003 0310 	and.w	r3, r3, #16
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	f000 8162 	beq.w	80031ea <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	2210      	movs	r2, #16
 8002f2c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f38:	2b40      	cmp	r3, #64	@ 0x40
 8002f3a:	f040 80d8 	bne.w	80030ee <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002f4c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	f000 80af 	beq.w	80030b4 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8002f5c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002f60:	429a      	cmp	r2, r3
 8002f62:	f080 80a7 	bcs.w	80030b4 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002f6c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0320 	and.w	r3, r3, #32
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	f040 8087 	bne.w	8003092 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f8c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002f90:	e853 3f00 	ldrex	r3, [r3]
 8002f94:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002f98:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002f9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002fa0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	461a      	mov	r2, r3
 8002faa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002fae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002fb2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fb6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002fba:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002fbe:	e841 2300 	strex	r3, r2, [r1]
 8002fc2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002fc6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d1da      	bne.n	8002f84 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	3308      	adds	r3, #8
 8002fd4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fd6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002fd8:	e853 3f00 	ldrex	r3, [r3]
 8002fdc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002fde:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002fe0:	f023 0301 	bic.w	r3, r3, #1
 8002fe4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	3308      	adds	r3, #8
 8002fee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002ff2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002ff6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ff8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002ffa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002ffe:	e841 2300 	strex	r3, r2, [r1]
 8003002:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003004:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003006:	2b00      	cmp	r3, #0
 8003008:	d1e1      	bne.n	8002fce <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	3308      	adds	r3, #8
 8003010:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003012:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003014:	e853 3f00 	ldrex	r3, [r3]
 8003018:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800301a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800301c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003020:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	3308      	adds	r3, #8
 800302a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800302e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003030:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003032:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003034:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003036:	e841 2300 	strex	r3, r2, [r1]
 800303a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800303c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800303e:	2b00      	cmp	r3, #0
 8003040:	d1e3      	bne.n	800300a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2220      	movs	r2, #32
 8003046:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2200      	movs	r2, #0
 800304e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003056:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003058:	e853 3f00 	ldrex	r3, [r3]
 800305c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800305e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003060:	f023 0310 	bic.w	r3, r3, #16
 8003064:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	461a      	mov	r2, r3
 800306e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003072:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003074:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003076:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003078:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800307a:	e841 2300 	strex	r3, r2, [r1]
 800307e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003080:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003082:	2b00      	cmp	r3, #0
 8003084:	d1e4      	bne.n	8003050 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800308c:	4618      	mov	r0, r3
 800308e:	f7fe f936 	bl	80012fe <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2202      	movs	r2, #2
 8003096:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80030a4:	b29b      	uxth	r3, r3
 80030a6:	1ad3      	subs	r3, r2, r3
 80030a8:	b29b      	uxth	r3, r3
 80030aa:	4619      	mov	r1, r3
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f7fd fc2f 	bl	8000910 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80030b2:	e0fc      	b.n	80032ae <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80030ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80030be:	429a      	cmp	r2, r3
 80030c0:	f040 80f5 	bne.w	80032ae <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0320 	and.w	r3, r3, #32
 80030d2:	2b20      	cmp	r3, #32
 80030d4:	f040 80eb 	bne.w	80032ae <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2202      	movs	r2, #2
 80030dc:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80030e4:	4619      	mov	r1, r3
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f7fd fc12 	bl	8000910 <HAL_UARTEx_RxEventCallback>
      return;
 80030ec:	e0df      	b.n	80032ae <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80030fa:	b29b      	uxth	r3, r3
 80030fc:	1ad3      	subs	r3, r2, r3
 80030fe:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003108:	b29b      	uxth	r3, r3
 800310a:	2b00      	cmp	r3, #0
 800310c:	f000 80d1 	beq.w	80032b2 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8003110:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003114:	2b00      	cmp	r3, #0
 8003116:	f000 80cc 	beq.w	80032b2 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003120:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003122:	e853 3f00 	ldrex	r3, [r3]
 8003126:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003128:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800312a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800312e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	461a      	mov	r2, r3
 8003138:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800313c:	647b      	str	r3, [r7, #68]	@ 0x44
 800313e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003140:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003142:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003144:	e841 2300 	strex	r3, r2, [r1]
 8003148:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800314a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800314c:	2b00      	cmp	r3, #0
 800314e:	d1e4      	bne.n	800311a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	3308      	adds	r3, #8
 8003156:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800315a:	e853 3f00 	ldrex	r3, [r3]
 800315e:	623b      	str	r3, [r7, #32]
   return(result);
 8003160:	6a3b      	ldr	r3, [r7, #32]
 8003162:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003166:	f023 0301 	bic.w	r3, r3, #1
 800316a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	3308      	adds	r3, #8
 8003174:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003178:	633a      	str	r2, [r7, #48]	@ 0x30
 800317a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800317c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800317e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003180:	e841 2300 	strex	r3, r2, [r1]
 8003184:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003188:	2b00      	cmp	r3, #0
 800318a:	d1e1      	bne.n	8003150 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2220      	movs	r2, #32
 8003190:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2200      	movs	r2, #0
 8003198:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2200      	movs	r2, #0
 800319e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	e853 3f00 	ldrex	r3, [r3]
 80031ac:	60fb      	str	r3, [r7, #12]
   return(result);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	f023 0310 	bic.w	r3, r3, #16
 80031b4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	461a      	mov	r2, r3
 80031be:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80031c2:	61fb      	str	r3, [r7, #28]
 80031c4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031c6:	69b9      	ldr	r1, [r7, #24]
 80031c8:	69fa      	ldr	r2, [r7, #28]
 80031ca:	e841 2300 	strex	r3, r2, [r1]
 80031ce:	617b      	str	r3, [r7, #20]
   return(result);
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d1e4      	bne.n	80031a0 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2202      	movs	r2, #2
 80031da:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80031dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80031e0:	4619      	mov	r1, r3
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f7fd fb94 	bl	8000910 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80031e8:	e063      	b.n	80032b2 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80031ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d00e      	beq.n	8003214 <HAL_UART_IRQHandler+0x5d8>
 80031f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80031fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d008      	beq.n	8003214 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800320a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800320c:	6878      	ldr	r0, [r7, #4]
 800320e:	f000 ffb4 	bl	800417a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003212:	e051      	b.n	80032b8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003214:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003218:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800321c:	2b00      	cmp	r3, #0
 800321e:	d014      	beq.n	800324a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8003220:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003224:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003228:	2b00      	cmp	r3, #0
 800322a:	d105      	bne.n	8003238 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800322c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003230:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d008      	beq.n	800324a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800323c:	2b00      	cmp	r3, #0
 800323e:	d03a      	beq.n	80032b6 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	4798      	blx	r3
    }
    return;
 8003248:	e035      	b.n	80032b6 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800324a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800324e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003252:	2b00      	cmp	r3, #0
 8003254:	d009      	beq.n	800326a <HAL_UART_IRQHandler+0x62e>
 8003256:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800325a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800325e:	2b00      	cmp	r3, #0
 8003260:	d003      	beq.n	800326a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f000 ff5e 	bl	8004124 <UART_EndTransmit_IT>
    return;
 8003268:	e026      	b.n	80032b8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800326a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800326e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d009      	beq.n	800328a <HAL_UART_IRQHandler+0x64e>
 8003276:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800327a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d003      	beq.n	800328a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f000 ff8d 	bl	80041a2 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003288:	e016      	b.n	80032b8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800328a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800328e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003292:	2b00      	cmp	r3, #0
 8003294:	d010      	beq.n	80032b8 <HAL_UART_IRQHandler+0x67c>
 8003296:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800329a:	2b00      	cmp	r3, #0
 800329c:	da0c      	bge.n	80032b8 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f000 ff75 	bl	800418e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80032a4:	e008      	b.n	80032b8 <HAL_UART_IRQHandler+0x67c>
      return;
 80032a6:	bf00      	nop
 80032a8:	e006      	b.n	80032b8 <HAL_UART_IRQHandler+0x67c>
    return;
 80032aa:	bf00      	nop
 80032ac:	e004      	b.n	80032b8 <HAL_UART_IRQHandler+0x67c>
      return;
 80032ae:	bf00      	nop
 80032b0:	e002      	b.n	80032b8 <HAL_UART_IRQHandler+0x67c>
      return;
 80032b2:	bf00      	nop
 80032b4:	e000      	b.n	80032b8 <HAL_UART_IRQHandler+0x67c>
    return;
 80032b6:	bf00      	nop
  }
}
 80032b8:	37e8      	adds	r7, #232	@ 0xe8
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop

080032c0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80032c8:	bf00      	nop
 80032ca:	370c      	adds	r7, #12
 80032cc:	46bd      	mov	sp, r7
 80032ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d2:	4770      	bx	lr

080032d4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80032dc:	bf00      	nop
 80032de:	370c      	adds	r7, #12
 80032e0:	46bd      	mov	sp, r7
 80032e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e6:	4770      	bx	lr

080032e8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80032f0:	bf00      	nop
 80032f2:	370c      	adds	r7, #12
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr

080032fc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003304:	bf00      	nop
 8003306:	370c      	adds	r7, #12
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr

08003310 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003310:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003314:	b08c      	sub	sp, #48	@ 0x30
 8003316:	af00      	add	r7, sp, #0
 8003318:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800331a:	2300      	movs	r3, #0
 800331c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	689a      	ldr	r2, [r3, #8]
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	691b      	ldr	r3, [r3, #16]
 8003328:	431a      	orrs	r2, r3
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	695b      	ldr	r3, [r3, #20]
 800332e:	431a      	orrs	r2, r3
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	69db      	ldr	r3, [r3, #28]
 8003334:	4313      	orrs	r3, r2
 8003336:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	4baa      	ldr	r3, [pc, #680]	@ (80035e8 <UART_SetConfig+0x2d8>)
 8003340:	4013      	ands	r3, r2
 8003342:	697a      	ldr	r2, [r7, #20]
 8003344:	6812      	ldr	r2, [r2, #0]
 8003346:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003348:	430b      	orrs	r3, r1
 800334a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	68da      	ldr	r2, [r3, #12]
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	430a      	orrs	r2, r1
 8003360:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	699b      	ldr	r3, [r3, #24]
 8003366:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a9f      	ldr	r2, [pc, #636]	@ (80035ec <UART_SetConfig+0x2dc>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d004      	beq.n	800337c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	6a1b      	ldr	r3, [r3, #32]
 8003376:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003378:	4313      	orrs	r3, r2
 800337a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8003386:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800338a:	697a      	ldr	r2, [r7, #20]
 800338c:	6812      	ldr	r2, [r2, #0]
 800338e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003390:	430b      	orrs	r3, r1
 8003392:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800339a:	f023 010f 	bic.w	r1, r3, #15
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	430a      	orrs	r2, r1
 80033a8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a90      	ldr	r2, [pc, #576]	@ (80035f0 <UART_SetConfig+0x2e0>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d125      	bne.n	8003400 <UART_SetConfig+0xf0>
 80033b4:	4b8f      	ldr	r3, [pc, #572]	@ (80035f4 <UART_SetConfig+0x2e4>)
 80033b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033ba:	f003 0303 	and.w	r3, r3, #3
 80033be:	2b03      	cmp	r3, #3
 80033c0:	d81a      	bhi.n	80033f8 <UART_SetConfig+0xe8>
 80033c2:	a201      	add	r2, pc, #4	@ (adr r2, 80033c8 <UART_SetConfig+0xb8>)
 80033c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033c8:	080033d9 	.word	0x080033d9
 80033cc:	080033e9 	.word	0x080033e9
 80033d0:	080033e1 	.word	0x080033e1
 80033d4:	080033f1 	.word	0x080033f1
 80033d8:	2301      	movs	r3, #1
 80033da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80033de:	e116      	b.n	800360e <UART_SetConfig+0x2fe>
 80033e0:	2302      	movs	r3, #2
 80033e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80033e6:	e112      	b.n	800360e <UART_SetConfig+0x2fe>
 80033e8:	2304      	movs	r3, #4
 80033ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80033ee:	e10e      	b.n	800360e <UART_SetConfig+0x2fe>
 80033f0:	2308      	movs	r3, #8
 80033f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80033f6:	e10a      	b.n	800360e <UART_SetConfig+0x2fe>
 80033f8:	2310      	movs	r3, #16
 80033fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80033fe:	e106      	b.n	800360e <UART_SetConfig+0x2fe>
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a7c      	ldr	r2, [pc, #496]	@ (80035f8 <UART_SetConfig+0x2e8>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d138      	bne.n	800347c <UART_SetConfig+0x16c>
 800340a:	4b7a      	ldr	r3, [pc, #488]	@ (80035f4 <UART_SetConfig+0x2e4>)
 800340c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003410:	f003 030c 	and.w	r3, r3, #12
 8003414:	2b0c      	cmp	r3, #12
 8003416:	d82d      	bhi.n	8003474 <UART_SetConfig+0x164>
 8003418:	a201      	add	r2, pc, #4	@ (adr r2, 8003420 <UART_SetConfig+0x110>)
 800341a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800341e:	bf00      	nop
 8003420:	08003455 	.word	0x08003455
 8003424:	08003475 	.word	0x08003475
 8003428:	08003475 	.word	0x08003475
 800342c:	08003475 	.word	0x08003475
 8003430:	08003465 	.word	0x08003465
 8003434:	08003475 	.word	0x08003475
 8003438:	08003475 	.word	0x08003475
 800343c:	08003475 	.word	0x08003475
 8003440:	0800345d 	.word	0x0800345d
 8003444:	08003475 	.word	0x08003475
 8003448:	08003475 	.word	0x08003475
 800344c:	08003475 	.word	0x08003475
 8003450:	0800346d 	.word	0x0800346d
 8003454:	2300      	movs	r3, #0
 8003456:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800345a:	e0d8      	b.n	800360e <UART_SetConfig+0x2fe>
 800345c:	2302      	movs	r3, #2
 800345e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003462:	e0d4      	b.n	800360e <UART_SetConfig+0x2fe>
 8003464:	2304      	movs	r3, #4
 8003466:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800346a:	e0d0      	b.n	800360e <UART_SetConfig+0x2fe>
 800346c:	2308      	movs	r3, #8
 800346e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003472:	e0cc      	b.n	800360e <UART_SetConfig+0x2fe>
 8003474:	2310      	movs	r3, #16
 8003476:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800347a:	e0c8      	b.n	800360e <UART_SetConfig+0x2fe>
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a5e      	ldr	r2, [pc, #376]	@ (80035fc <UART_SetConfig+0x2ec>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d125      	bne.n	80034d2 <UART_SetConfig+0x1c2>
 8003486:	4b5b      	ldr	r3, [pc, #364]	@ (80035f4 <UART_SetConfig+0x2e4>)
 8003488:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800348c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003490:	2b30      	cmp	r3, #48	@ 0x30
 8003492:	d016      	beq.n	80034c2 <UART_SetConfig+0x1b2>
 8003494:	2b30      	cmp	r3, #48	@ 0x30
 8003496:	d818      	bhi.n	80034ca <UART_SetConfig+0x1ba>
 8003498:	2b20      	cmp	r3, #32
 800349a:	d00a      	beq.n	80034b2 <UART_SetConfig+0x1a2>
 800349c:	2b20      	cmp	r3, #32
 800349e:	d814      	bhi.n	80034ca <UART_SetConfig+0x1ba>
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d002      	beq.n	80034aa <UART_SetConfig+0x19a>
 80034a4:	2b10      	cmp	r3, #16
 80034a6:	d008      	beq.n	80034ba <UART_SetConfig+0x1aa>
 80034a8:	e00f      	b.n	80034ca <UART_SetConfig+0x1ba>
 80034aa:	2300      	movs	r3, #0
 80034ac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80034b0:	e0ad      	b.n	800360e <UART_SetConfig+0x2fe>
 80034b2:	2302      	movs	r3, #2
 80034b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80034b8:	e0a9      	b.n	800360e <UART_SetConfig+0x2fe>
 80034ba:	2304      	movs	r3, #4
 80034bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80034c0:	e0a5      	b.n	800360e <UART_SetConfig+0x2fe>
 80034c2:	2308      	movs	r3, #8
 80034c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80034c8:	e0a1      	b.n	800360e <UART_SetConfig+0x2fe>
 80034ca:	2310      	movs	r3, #16
 80034cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80034d0:	e09d      	b.n	800360e <UART_SetConfig+0x2fe>
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a4a      	ldr	r2, [pc, #296]	@ (8003600 <UART_SetConfig+0x2f0>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d125      	bne.n	8003528 <UART_SetConfig+0x218>
 80034dc:	4b45      	ldr	r3, [pc, #276]	@ (80035f4 <UART_SetConfig+0x2e4>)
 80034de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034e2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80034e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80034e8:	d016      	beq.n	8003518 <UART_SetConfig+0x208>
 80034ea:	2bc0      	cmp	r3, #192	@ 0xc0
 80034ec:	d818      	bhi.n	8003520 <UART_SetConfig+0x210>
 80034ee:	2b80      	cmp	r3, #128	@ 0x80
 80034f0:	d00a      	beq.n	8003508 <UART_SetConfig+0x1f8>
 80034f2:	2b80      	cmp	r3, #128	@ 0x80
 80034f4:	d814      	bhi.n	8003520 <UART_SetConfig+0x210>
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d002      	beq.n	8003500 <UART_SetConfig+0x1f0>
 80034fa:	2b40      	cmp	r3, #64	@ 0x40
 80034fc:	d008      	beq.n	8003510 <UART_SetConfig+0x200>
 80034fe:	e00f      	b.n	8003520 <UART_SetConfig+0x210>
 8003500:	2300      	movs	r3, #0
 8003502:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003506:	e082      	b.n	800360e <UART_SetConfig+0x2fe>
 8003508:	2302      	movs	r3, #2
 800350a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800350e:	e07e      	b.n	800360e <UART_SetConfig+0x2fe>
 8003510:	2304      	movs	r3, #4
 8003512:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003516:	e07a      	b.n	800360e <UART_SetConfig+0x2fe>
 8003518:	2308      	movs	r3, #8
 800351a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800351e:	e076      	b.n	800360e <UART_SetConfig+0x2fe>
 8003520:	2310      	movs	r3, #16
 8003522:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003526:	e072      	b.n	800360e <UART_SetConfig+0x2fe>
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a35      	ldr	r2, [pc, #212]	@ (8003604 <UART_SetConfig+0x2f4>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d12a      	bne.n	8003588 <UART_SetConfig+0x278>
 8003532:	4b30      	ldr	r3, [pc, #192]	@ (80035f4 <UART_SetConfig+0x2e4>)
 8003534:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003538:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800353c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003540:	d01a      	beq.n	8003578 <UART_SetConfig+0x268>
 8003542:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003546:	d81b      	bhi.n	8003580 <UART_SetConfig+0x270>
 8003548:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800354c:	d00c      	beq.n	8003568 <UART_SetConfig+0x258>
 800354e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003552:	d815      	bhi.n	8003580 <UART_SetConfig+0x270>
 8003554:	2b00      	cmp	r3, #0
 8003556:	d003      	beq.n	8003560 <UART_SetConfig+0x250>
 8003558:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800355c:	d008      	beq.n	8003570 <UART_SetConfig+0x260>
 800355e:	e00f      	b.n	8003580 <UART_SetConfig+0x270>
 8003560:	2300      	movs	r3, #0
 8003562:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003566:	e052      	b.n	800360e <UART_SetConfig+0x2fe>
 8003568:	2302      	movs	r3, #2
 800356a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800356e:	e04e      	b.n	800360e <UART_SetConfig+0x2fe>
 8003570:	2304      	movs	r3, #4
 8003572:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003576:	e04a      	b.n	800360e <UART_SetConfig+0x2fe>
 8003578:	2308      	movs	r3, #8
 800357a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800357e:	e046      	b.n	800360e <UART_SetConfig+0x2fe>
 8003580:	2310      	movs	r3, #16
 8003582:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003586:	e042      	b.n	800360e <UART_SetConfig+0x2fe>
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a17      	ldr	r2, [pc, #92]	@ (80035ec <UART_SetConfig+0x2dc>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d13a      	bne.n	8003608 <UART_SetConfig+0x2f8>
 8003592:	4b18      	ldr	r3, [pc, #96]	@ (80035f4 <UART_SetConfig+0x2e4>)
 8003594:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003598:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800359c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80035a0:	d01a      	beq.n	80035d8 <UART_SetConfig+0x2c8>
 80035a2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80035a6:	d81b      	bhi.n	80035e0 <UART_SetConfig+0x2d0>
 80035a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035ac:	d00c      	beq.n	80035c8 <UART_SetConfig+0x2b8>
 80035ae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035b2:	d815      	bhi.n	80035e0 <UART_SetConfig+0x2d0>
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d003      	beq.n	80035c0 <UART_SetConfig+0x2b0>
 80035b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035bc:	d008      	beq.n	80035d0 <UART_SetConfig+0x2c0>
 80035be:	e00f      	b.n	80035e0 <UART_SetConfig+0x2d0>
 80035c0:	2300      	movs	r3, #0
 80035c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80035c6:	e022      	b.n	800360e <UART_SetConfig+0x2fe>
 80035c8:	2302      	movs	r3, #2
 80035ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80035ce:	e01e      	b.n	800360e <UART_SetConfig+0x2fe>
 80035d0:	2304      	movs	r3, #4
 80035d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80035d6:	e01a      	b.n	800360e <UART_SetConfig+0x2fe>
 80035d8:	2308      	movs	r3, #8
 80035da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80035de:	e016      	b.n	800360e <UART_SetConfig+0x2fe>
 80035e0:	2310      	movs	r3, #16
 80035e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80035e6:	e012      	b.n	800360e <UART_SetConfig+0x2fe>
 80035e8:	cfff69f3 	.word	0xcfff69f3
 80035ec:	40008000 	.word	0x40008000
 80035f0:	40013800 	.word	0x40013800
 80035f4:	40021000 	.word	0x40021000
 80035f8:	40004400 	.word	0x40004400
 80035fc:	40004800 	.word	0x40004800
 8003600:	40004c00 	.word	0x40004c00
 8003604:	40005000 	.word	0x40005000
 8003608:	2310      	movs	r3, #16
 800360a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4aae      	ldr	r2, [pc, #696]	@ (80038cc <UART_SetConfig+0x5bc>)
 8003614:	4293      	cmp	r3, r2
 8003616:	f040 8097 	bne.w	8003748 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800361a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800361e:	2b08      	cmp	r3, #8
 8003620:	d823      	bhi.n	800366a <UART_SetConfig+0x35a>
 8003622:	a201      	add	r2, pc, #4	@ (adr r2, 8003628 <UART_SetConfig+0x318>)
 8003624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003628:	0800364d 	.word	0x0800364d
 800362c:	0800366b 	.word	0x0800366b
 8003630:	08003655 	.word	0x08003655
 8003634:	0800366b 	.word	0x0800366b
 8003638:	0800365b 	.word	0x0800365b
 800363c:	0800366b 	.word	0x0800366b
 8003640:	0800366b 	.word	0x0800366b
 8003644:	0800366b 	.word	0x0800366b
 8003648:	08003663 	.word	0x08003663
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800364c:	f7fe ff58 	bl	8002500 <HAL_RCC_GetPCLK1Freq>
 8003650:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003652:	e010      	b.n	8003676 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003654:	4b9e      	ldr	r3, [pc, #632]	@ (80038d0 <UART_SetConfig+0x5c0>)
 8003656:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003658:	e00d      	b.n	8003676 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800365a:	f7fe fee3 	bl	8002424 <HAL_RCC_GetSysClockFreq>
 800365e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003660:	e009      	b.n	8003676 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003662:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003666:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003668:	e005      	b.n	8003676 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800366a:	2300      	movs	r3, #0
 800366c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003674:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003678:	2b00      	cmp	r3, #0
 800367a:	f000 8130 	beq.w	80038de <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003682:	4a94      	ldr	r2, [pc, #592]	@ (80038d4 <UART_SetConfig+0x5c4>)
 8003684:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003688:	461a      	mov	r2, r3
 800368a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800368c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003690:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	685a      	ldr	r2, [r3, #4]
 8003696:	4613      	mov	r3, r2
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	4413      	add	r3, r2
 800369c:	69ba      	ldr	r2, [r7, #24]
 800369e:	429a      	cmp	r2, r3
 80036a0:	d305      	bcc.n	80036ae <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80036a8:	69ba      	ldr	r2, [r7, #24]
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d903      	bls.n	80036b6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80036b4:	e113      	b.n	80038de <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80036b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b8:	2200      	movs	r2, #0
 80036ba:	60bb      	str	r3, [r7, #8]
 80036bc:	60fa      	str	r2, [r7, #12]
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c2:	4a84      	ldr	r2, [pc, #528]	@ (80038d4 <UART_SetConfig+0x5c4>)
 80036c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80036c8:	b29b      	uxth	r3, r3
 80036ca:	2200      	movs	r2, #0
 80036cc:	603b      	str	r3, [r7, #0]
 80036ce:	607a      	str	r2, [r7, #4]
 80036d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80036d4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80036d8:	f7fc fd9e 	bl	8000218 <__aeabi_uldivmod>
 80036dc:	4602      	mov	r2, r0
 80036de:	460b      	mov	r3, r1
 80036e0:	4610      	mov	r0, r2
 80036e2:	4619      	mov	r1, r3
 80036e4:	f04f 0200 	mov.w	r2, #0
 80036e8:	f04f 0300 	mov.w	r3, #0
 80036ec:	020b      	lsls	r3, r1, #8
 80036ee:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80036f2:	0202      	lsls	r2, r0, #8
 80036f4:	6979      	ldr	r1, [r7, #20]
 80036f6:	6849      	ldr	r1, [r1, #4]
 80036f8:	0849      	lsrs	r1, r1, #1
 80036fa:	2000      	movs	r0, #0
 80036fc:	460c      	mov	r4, r1
 80036fe:	4605      	mov	r5, r0
 8003700:	eb12 0804 	adds.w	r8, r2, r4
 8003704:	eb43 0905 	adc.w	r9, r3, r5
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	2200      	movs	r2, #0
 800370e:	469a      	mov	sl, r3
 8003710:	4693      	mov	fp, r2
 8003712:	4652      	mov	r2, sl
 8003714:	465b      	mov	r3, fp
 8003716:	4640      	mov	r0, r8
 8003718:	4649      	mov	r1, r9
 800371a:	f7fc fd7d 	bl	8000218 <__aeabi_uldivmod>
 800371e:	4602      	mov	r2, r0
 8003720:	460b      	mov	r3, r1
 8003722:	4613      	mov	r3, r2
 8003724:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003726:	6a3b      	ldr	r3, [r7, #32]
 8003728:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800372c:	d308      	bcc.n	8003740 <UART_SetConfig+0x430>
 800372e:	6a3b      	ldr	r3, [r7, #32]
 8003730:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003734:	d204      	bcs.n	8003740 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	6a3a      	ldr	r2, [r7, #32]
 800373c:	60da      	str	r2, [r3, #12]
 800373e:	e0ce      	b.n	80038de <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003746:	e0ca      	b.n	80038de <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	69db      	ldr	r3, [r3, #28]
 800374c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003750:	d166      	bne.n	8003820 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8003752:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003756:	2b08      	cmp	r3, #8
 8003758:	d827      	bhi.n	80037aa <UART_SetConfig+0x49a>
 800375a:	a201      	add	r2, pc, #4	@ (adr r2, 8003760 <UART_SetConfig+0x450>)
 800375c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003760:	08003785 	.word	0x08003785
 8003764:	0800378d 	.word	0x0800378d
 8003768:	08003795 	.word	0x08003795
 800376c:	080037ab 	.word	0x080037ab
 8003770:	0800379b 	.word	0x0800379b
 8003774:	080037ab 	.word	0x080037ab
 8003778:	080037ab 	.word	0x080037ab
 800377c:	080037ab 	.word	0x080037ab
 8003780:	080037a3 	.word	0x080037a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003784:	f7fe febc 	bl	8002500 <HAL_RCC_GetPCLK1Freq>
 8003788:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800378a:	e014      	b.n	80037b6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800378c:	f7fe fece 	bl	800252c <HAL_RCC_GetPCLK2Freq>
 8003790:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003792:	e010      	b.n	80037b6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003794:	4b4e      	ldr	r3, [pc, #312]	@ (80038d0 <UART_SetConfig+0x5c0>)
 8003796:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003798:	e00d      	b.n	80037b6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800379a:	f7fe fe43 	bl	8002424 <HAL_RCC_GetSysClockFreq>
 800379e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80037a0:	e009      	b.n	80037b6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80037a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80037a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80037a8:	e005      	b.n	80037b6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80037aa:	2300      	movs	r3, #0
 80037ac:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80037b4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80037b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	f000 8090 	beq.w	80038de <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037c2:	4a44      	ldr	r2, [pc, #272]	@ (80038d4 <UART_SetConfig+0x5c4>)
 80037c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80037c8:	461a      	mov	r2, r3
 80037ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037cc:	fbb3 f3f2 	udiv	r3, r3, r2
 80037d0:	005a      	lsls	r2, r3, #1
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	085b      	lsrs	r3, r3, #1
 80037d8:	441a      	add	r2, r3
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	fbb2 f3f3 	udiv	r3, r2, r3
 80037e2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80037e4:	6a3b      	ldr	r3, [r7, #32]
 80037e6:	2b0f      	cmp	r3, #15
 80037e8:	d916      	bls.n	8003818 <UART_SetConfig+0x508>
 80037ea:	6a3b      	ldr	r3, [r7, #32]
 80037ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037f0:	d212      	bcs.n	8003818 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80037f2:	6a3b      	ldr	r3, [r7, #32]
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	f023 030f 	bic.w	r3, r3, #15
 80037fa:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80037fc:	6a3b      	ldr	r3, [r7, #32]
 80037fe:	085b      	lsrs	r3, r3, #1
 8003800:	b29b      	uxth	r3, r3
 8003802:	f003 0307 	and.w	r3, r3, #7
 8003806:	b29a      	uxth	r2, r3
 8003808:	8bfb      	ldrh	r3, [r7, #30]
 800380a:	4313      	orrs	r3, r2
 800380c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	8bfa      	ldrh	r2, [r7, #30]
 8003814:	60da      	str	r2, [r3, #12]
 8003816:	e062      	b.n	80038de <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800381e:	e05e      	b.n	80038de <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003820:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003824:	2b08      	cmp	r3, #8
 8003826:	d828      	bhi.n	800387a <UART_SetConfig+0x56a>
 8003828:	a201      	add	r2, pc, #4	@ (adr r2, 8003830 <UART_SetConfig+0x520>)
 800382a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800382e:	bf00      	nop
 8003830:	08003855 	.word	0x08003855
 8003834:	0800385d 	.word	0x0800385d
 8003838:	08003865 	.word	0x08003865
 800383c:	0800387b 	.word	0x0800387b
 8003840:	0800386b 	.word	0x0800386b
 8003844:	0800387b 	.word	0x0800387b
 8003848:	0800387b 	.word	0x0800387b
 800384c:	0800387b 	.word	0x0800387b
 8003850:	08003873 	.word	0x08003873
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003854:	f7fe fe54 	bl	8002500 <HAL_RCC_GetPCLK1Freq>
 8003858:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800385a:	e014      	b.n	8003886 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800385c:	f7fe fe66 	bl	800252c <HAL_RCC_GetPCLK2Freq>
 8003860:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003862:	e010      	b.n	8003886 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003864:	4b1a      	ldr	r3, [pc, #104]	@ (80038d0 <UART_SetConfig+0x5c0>)
 8003866:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003868:	e00d      	b.n	8003886 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800386a:	f7fe fddb 	bl	8002424 <HAL_RCC_GetSysClockFreq>
 800386e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003870:	e009      	b.n	8003886 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003872:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003876:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003878:	e005      	b.n	8003886 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800387a:	2300      	movs	r3, #0
 800387c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003884:	bf00      	nop
    }

    if (pclk != 0U)
 8003886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003888:	2b00      	cmp	r3, #0
 800388a:	d028      	beq.n	80038de <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003890:	4a10      	ldr	r2, [pc, #64]	@ (80038d4 <UART_SetConfig+0x5c4>)
 8003892:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003896:	461a      	mov	r2, r3
 8003898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800389a:	fbb3 f2f2 	udiv	r2, r3, r2
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	085b      	lsrs	r3, r3, #1
 80038a4:	441a      	add	r2, r3
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80038ae:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80038b0:	6a3b      	ldr	r3, [r7, #32]
 80038b2:	2b0f      	cmp	r3, #15
 80038b4:	d910      	bls.n	80038d8 <UART_SetConfig+0x5c8>
 80038b6:	6a3b      	ldr	r3, [r7, #32]
 80038b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038bc:	d20c      	bcs.n	80038d8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80038be:	6a3b      	ldr	r3, [r7, #32]
 80038c0:	b29a      	uxth	r2, r3
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	60da      	str	r2, [r3, #12]
 80038c8:	e009      	b.n	80038de <UART_SetConfig+0x5ce>
 80038ca:	bf00      	nop
 80038cc:	40008000 	.word	0x40008000
 80038d0:	00f42400 	.word	0x00f42400
 80038d4:	080046c4 	.word	0x080046c4
      }
      else
      {
        ret = HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	2201      	movs	r2, #1
 80038e2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	2201      	movs	r2, #1
 80038ea:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	2200      	movs	r2, #0
 80038f2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	2200      	movs	r2, #0
 80038f8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80038fa:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3730      	adds	r7, #48	@ 0x30
 8003902:	46bd      	mov	sp, r7
 8003904:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08003908 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003908:	b480      	push	{r7}
 800390a:	b083      	sub	sp, #12
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003914:	f003 0308 	and.w	r3, r3, #8
 8003918:	2b00      	cmp	r3, #0
 800391a:	d00a      	beq.n	8003932 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	430a      	orrs	r2, r1
 8003930:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003936:	f003 0301 	and.w	r3, r3, #1
 800393a:	2b00      	cmp	r3, #0
 800393c:	d00a      	beq.n	8003954 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	430a      	orrs	r2, r1
 8003952:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003958:	f003 0302 	and.w	r3, r3, #2
 800395c:	2b00      	cmp	r3, #0
 800395e:	d00a      	beq.n	8003976 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	430a      	orrs	r2, r1
 8003974:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800397a:	f003 0304 	and.w	r3, r3, #4
 800397e:	2b00      	cmp	r3, #0
 8003980:	d00a      	beq.n	8003998 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	430a      	orrs	r2, r1
 8003996:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800399c:	f003 0310 	and.w	r3, r3, #16
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d00a      	beq.n	80039ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	430a      	orrs	r2, r1
 80039b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039be:	f003 0320 	and.w	r3, r3, #32
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d00a      	beq.n	80039dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	430a      	orrs	r2, r1
 80039da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d01a      	beq.n	8003a1e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	430a      	orrs	r2, r1
 80039fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a06:	d10a      	bne.n	8003a1e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	430a      	orrs	r2, r1
 8003a1c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d00a      	beq.n	8003a40 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	430a      	orrs	r2, r1
 8003a3e:	605a      	str	r2, [r3, #4]
  }
}
 8003a40:	bf00      	nop
 8003a42:	370c      	adds	r7, #12
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr

08003a4c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b098      	sub	sp, #96	@ 0x60
 8003a50:	af02      	add	r7, sp, #8
 8003a52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2200      	movs	r2, #0
 8003a58:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003a5c:	f7fd f9ee 	bl	8000e3c <HAL_GetTick>
 8003a60:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 0308 	and.w	r3, r3, #8
 8003a6c:	2b08      	cmp	r3, #8
 8003a6e:	d12f      	bne.n	8003ad0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a70:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003a74:	9300      	str	r3, [sp, #0]
 8003a76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a78:	2200      	movs	r2, #0
 8003a7a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	f000 f88e 	bl	8003ba0 <UART_WaitOnFlagUntilTimeout>
 8003a84:	4603      	mov	r3, r0
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d022      	beq.n	8003ad0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a92:	e853 3f00 	ldrex	r3, [r3]
 8003a96:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003a98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a9e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003aa8:	647b      	str	r3, [r7, #68]	@ 0x44
 8003aaa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003aae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003ab0:	e841 2300 	strex	r3, r2, [r1]
 8003ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003ab6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d1e6      	bne.n	8003a8a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2220      	movs	r2, #32
 8003ac0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003acc:	2303      	movs	r3, #3
 8003ace:	e063      	b.n	8003b98 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 0304 	and.w	r3, r3, #4
 8003ada:	2b04      	cmp	r3, #4
 8003adc:	d149      	bne.n	8003b72 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ade:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003ae2:	9300      	str	r3, [sp, #0]
 8003ae4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	f000 f857 	bl	8003ba0 <UART_WaitOnFlagUntilTimeout>
 8003af2:	4603      	mov	r3, r0
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d03c      	beq.n	8003b72 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b00:	e853 3f00 	ldrex	r3, [r3]
 8003b04:	623b      	str	r3, [r7, #32]
   return(result);
 8003b06:	6a3b      	ldr	r3, [r7, #32]
 8003b08:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	461a      	mov	r2, r3
 8003b14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b16:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b18:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b1a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b1e:	e841 2300 	strex	r3, r2, [r1]
 8003b22:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d1e6      	bne.n	8003af8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	3308      	adds	r3, #8
 8003b30:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	e853 3f00 	ldrex	r3, [r3]
 8003b38:	60fb      	str	r3, [r7, #12]
   return(result);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	f023 0301 	bic.w	r3, r3, #1
 8003b40:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	3308      	adds	r3, #8
 8003b48:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b4a:	61fa      	str	r2, [r7, #28]
 8003b4c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b4e:	69b9      	ldr	r1, [r7, #24]
 8003b50:	69fa      	ldr	r2, [r7, #28]
 8003b52:	e841 2300 	strex	r3, r2, [r1]
 8003b56:	617b      	str	r3, [r7, #20]
   return(result);
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d1e5      	bne.n	8003b2a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2220      	movs	r2, #32
 8003b62:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e012      	b.n	8003b98 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2220      	movs	r2, #32
 8003b76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2220      	movs	r2, #32
 8003b7e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2200      	movs	r2, #0
 8003b92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003b96:	2300      	movs	r3, #0
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3758      	adds	r7, #88	@ 0x58
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}

08003ba0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b084      	sub	sp, #16
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	60f8      	str	r0, [r7, #12]
 8003ba8:	60b9      	str	r1, [r7, #8]
 8003baa:	603b      	str	r3, [r7, #0]
 8003bac:	4613      	mov	r3, r2
 8003bae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bb0:	e04f      	b.n	8003c52 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bb2:	69bb      	ldr	r3, [r7, #24]
 8003bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bb8:	d04b      	beq.n	8003c52 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bba:	f7fd f93f 	bl	8000e3c <HAL_GetTick>
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	1ad3      	subs	r3, r2, r3
 8003bc4:	69ba      	ldr	r2, [r7, #24]
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	d302      	bcc.n	8003bd0 <UART_WaitOnFlagUntilTimeout+0x30>
 8003bca:	69bb      	ldr	r3, [r7, #24]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d101      	bne.n	8003bd4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003bd0:	2303      	movs	r3, #3
 8003bd2:	e04e      	b.n	8003c72 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0304 	and.w	r3, r3, #4
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d037      	beq.n	8003c52 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	2b80      	cmp	r3, #128	@ 0x80
 8003be6:	d034      	beq.n	8003c52 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	2b40      	cmp	r3, #64	@ 0x40
 8003bec:	d031      	beq.n	8003c52 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	69db      	ldr	r3, [r3, #28]
 8003bf4:	f003 0308 	and.w	r3, r3, #8
 8003bf8:	2b08      	cmp	r3, #8
 8003bfa:	d110      	bne.n	8003c1e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	2208      	movs	r2, #8
 8003c02:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c04:	68f8      	ldr	r0, [r7, #12]
 8003c06:	f000 f920 	bl	8003e4a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2208      	movs	r2, #8
 8003c0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2200      	movs	r2, #0
 8003c16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e029      	b.n	8003c72 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	69db      	ldr	r3, [r3, #28]
 8003c24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c2c:	d111      	bne.n	8003c52 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003c36:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c38:	68f8      	ldr	r0, [r7, #12]
 8003c3a:	f000 f906 	bl	8003e4a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2220      	movs	r2, #32
 8003c42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	e00f      	b.n	8003c72 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	69da      	ldr	r2, [r3, #28]
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	4013      	ands	r3, r2
 8003c5c:	68ba      	ldr	r2, [r7, #8]
 8003c5e:	429a      	cmp	r2, r3
 8003c60:	bf0c      	ite	eq
 8003c62:	2301      	moveq	r3, #1
 8003c64:	2300      	movne	r3, #0
 8003c66:	b2db      	uxtb	r3, r3
 8003c68:	461a      	mov	r2, r3
 8003c6a:	79fb      	ldrb	r3, [r7, #7]
 8003c6c:	429a      	cmp	r2, r3
 8003c6e:	d0a0      	beq.n	8003bb2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c70:	2300      	movs	r3, #0
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	3710      	adds	r7, #16
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
	...

08003c7c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b096      	sub	sp, #88	@ 0x58
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	60f8      	str	r0, [r7, #12]
 8003c84:	60b9      	str	r1, [r7, #8]
 8003c86:	4613      	mov	r3, r2
 8003c88:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	68ba      	ldr	r2, [r7, #8]
 8003c8e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	88fa      	ldrh	r2, [r7, #6]
 8003c94:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2222      	movs	r2, #34	@ 0x22
 8003ca4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d02d      	beq.n	8003d0e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cb8:	4a40      	ldr	r2, [pc, #256]	@ (8003dbc <UART_Start_Receive_DMA+0x140>)
 8003cba:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cc2:	4a3f      	ldr	r2, [pc, #252]	@ (8003dc0 <UART_Start_Receive_DMA+0x144>)
 8003cc4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ccc:	4a3d      	ldr	r2, [pc, #244]	@ (8003dc4 <UART_Start_Receive_DMA+0x148>)
 8003cce:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	3324      	adds	r3, #36	@ 0x24
 8003ce6:	4619      	mov	r1, r3
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cec:	461a      	mov	r2, r3
 8003cee:	88fb      	ldrh	r3, [r7, #6]
 8003cf0:	f7fd fa8a 	bl	8001208 <HAL_DMA_Start_IT>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d009      	beq.n	8003d0e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2210      	movs	r2, #16
 8003cfe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2220      	movs	r2, #32
 8003d06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e051      	b.n	8003db2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	691b      	ldr	r3, [r3, #16]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d018      	beq.n	8003d48 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d1e:	e853 3f00 	ldrex	r3, [r3]
 8003d22:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003d24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d2a:	657b      	str	r3, [r7, #84]	@ 0x54
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	461a      	mov	r2, r3
 8003d32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d34:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d36:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d38:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003d3a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d3c:	e841 2300 	strex	r3, r2, [r1]
 8003d40:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8003d42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d1e6      	bne.n	8003d16 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	3308      	adds	r3, #8
 8003d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d52:	e853 3f00 	ldrex	r3, [r3]
 8003d56:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d5a:	f043 0301 	orr.w	r3, r3, #1
 8003d5e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	3308      	adds	r3, #8
 8003d66:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003d68:	637a      	str	r2, [r7, #52]	@ 0x34
 8003d6a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d6c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003d6e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003d70:	e841 2300 	strex	r3, r2, [r1]
 8003d74:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8003d76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d1e5      	bne.n	8003d48 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	3308      	adds	r3, #8
 8003d82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	e853 3f00 	ldrex	r3, [r3]
 8003d8a:	613b      	str	r3, [r7, #16]
   return(result);
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	3308      	adds	r3, #8
 8003d9a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003d9c:	623a      	str	r2, [r7, #32]
 8003d9e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003da0:	69f9      	ldr	r1, [r7, #28]
 8003da2:	6a3a      	ldr	r2, [r7, #32]
 8003da4:	e841 2300 	strex	r3, r2, [r1]
 8003da8:	61bb      	str	r3, [r7, #24]
   return(result);
 8003daa:	69bb      	ldr	r3, [r7, #24]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d1e5      	bne.n	8003d7c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8003db0:	2300      	movs	r3, #0
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3758      	adds	r7, #88	@ 0x58
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}
 8003dba:	bf00      	nop
 8003dbc:	08003f17 	.word	0x08003f17
 8003dc0:	08004043 	.word	0x08004043
 8003dc4:	08004081 	.word	0x08004081

08003dc8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b08f      	sub	sp, #60	@ 0x3c
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dd6:	6a3b      	ldr	r3, [r7, #32]
 8003dd8:	e853 3f00 	ldrex	r3, [r3]
 8003ddc:	61fb      	str	r3, [r7, #28]
   return(result);
 8003dde:	69fb      	ldr	r3, [r7, #28]
 8003de0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8003de4:	637b      	str	r3, [r7, #52]	@ 0x34
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	461a      	mov	r2, r3
 8003dec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003df0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003df2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003df4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003df6:	e841 2300 	strex	r3, r2, [r1]
 8003dfa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d1e6      	bne.n	8003dd0 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	3308      	adds	r3, #8
 8003e08:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	e853 3f00 	ldrex	r3, [r3]
 8003e10:	60bb      	str	r3, [r7, #8]
   return(result);
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003e18:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	3308      	adds	r3, #8
 8003e20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e22:	61ba      	str	r2, [r7, #24]
 8003e24:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e26:	6979      	ldr	r1, [r7, #20]
 8003e28:	69ba      	ldr	r2, [r7, #24]
 8003e2a:	e841 2300 	strex	r3, r2, [r1]
 8003e2e:	613b      	str	r3, [r7, #16]
   return(result);
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d1e5      	bne.n	8003e02 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2220      	movs	r2, #32
 8003e3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8003e3e:	bf00      	nop
 8003e40:	373c      	adds	r7, #60	@ 0x3c
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr

08003e4a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003e4a:	b480      	push	{r7}
 8003e4c:	b095      	sub	sp, #84	@ 0x54
 8003e4e:	af00      	add	r7, sp, #0
 8003e50:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e5a:	e853 3f00 	ldrex	r3, [r3]
 8003e5e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e62:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003e66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	461a      	mov	r2, r3
 8003e6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e70:	643b      	str	r3, [r7, #64]	@ 0x40
 8003e72:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e74:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003e76:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003e78:	e841 2300 	strex	r3, r2, [r1]
 8003e7c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003e7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d1e6      	bne.n	8003e52 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	3308      	adds	r3, #8
 8003e8a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e8c:	6a3b      	ldr	r3, [r7, #32]
 8003e8e:	e853 3f00 	ldrex	r3, [r3]
 8003e92:	61fb      	str	r3, [r7, #28]
   return(result);
 8003e94:	69fb      	ldr	r3, [r7, #28]
 8003e96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e9a:	f023 0301 	bic.w	r3, r3, #1
 8003e9e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	3308      	adds	r3, #8
 8003ea6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003ea8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003eaa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003eae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003eb0:	e841 2300 	strex	r3, r2, [r1]
 8003eb4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d1e3      	bne.n	8003e84 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ec0:	2b01      	cmp	r3, #1
 8003ec2:	d118      	bne.n	8003ef6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	e853 3f00 	ldrex	r3, [r3]
 8003ed0:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	f023 0310 	bic.w	r3, r3, #16
 8003ed8:	647b      	str	r3, [r7, #68]	@ 0x44
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	461a      	mov	r2, r3
 8003ee0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ee2:	61bb      	str	r3, [r7, #24]
 8003ee4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ee6:	6979      	ldr	r1, [r7, #20]
 8003ee8:	69ba      	ldr	r2, [r7, #24]
 8003eea:	e841 2300 	strex	r3, r2, [r1]
 8003eee:	613b      	str	r3, [r7, #16]
   return(result);
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d1e6      	bne.n	8003ec4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2220      	movs	r2, #32
 8003efa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2200      	movs	r2, #0
 8003f02:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2200      	movs	r2, #0
 8003f08:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003f0a:	bf00      	nop
 8003f0c:	3754      	adds	r7, #84	@ 0x54
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f14:	4770      	bx	lr

08003f16 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003f16:	b580      	push	{r7, lr}
 8003f18:	b09c      	sub	sp, #112	@ 0x70
 8003f1a:	af00      	add	r7, sp, #0
 8003f1c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f22:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 0320 	and.w	r3, r3, #32
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d171      	bne.n	8004016 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8003f32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f34:	2200      	movs	r2, #0
 8003f36:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003f3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f42:	e853 3f00 	ldrex	r3, [r3]
 8003f46:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003f48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f4a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f4e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003f50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	461a      	mov	r2, r3
 8003f56:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003f58:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003f5a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f5c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003f5e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003f60:	e841 2300 	strex	r3, r2, [r1]
 8003f64:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003f66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d1e6      	bne.n	8003f3a <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f6c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	3308      	adds	r3, #8
 8003f72:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f76:	e853 3f00 	ldrex	r3, [r3]
 8003f7a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003f7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f7e:	f023 0301 	bic.w	r3, r3, #1
 8003f82:	667b      	str	r3, [r7, #100]	@ 0x64
 8003f84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	3308      	adds	r3, #8
 8003f8a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003f8c:	647a      	str	r2, [r7, #68]	@ 0x44
 8003f8e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f90:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003f92:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003f94:	e841 2300 	strex	r3, r2, [r1]
 8003f98:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003f9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d1e5      	bne.n	8003f6c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003fa0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	3308      	adds	r3, #8
 8003fa6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003faa:	e853 3f00 	ldrex	r3, [r3]
 8003fae:	623b      	str	r3, [r7, #32]
   return(result);
 8003fb0:	6a3b      	ldr	r3, [r7, #32]
 8003fb2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003fb6:	663b      	str	r3, [r7, #96]	@ 0x60
 8003fb8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	3308      	adds	r3, #8
 8003fbe:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003fc0:	633a      	str	r2, [r7, #48]	@ 0x30
 8003fc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fc4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003fc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003fc8:	e841 2300 	strex	r3, r2, [r1]
 8003fcc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d1e5      	bne.n	8003fa0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003fd4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003fd6:	2220      	movs	r2, #32
 8003fd8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fdc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003fde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d118      	bne.n	8004016 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fe4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	e853 3f00 	ldrex	r3, [r3]
 8003ff0:	60fb      	str	r3, [r7, #12]
   return(result);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	f023 0310 	bic.w	r3, r3, #16
 8003ff8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003ffa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	461a      	mov	r2, r3
 8004000:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004002:	61fb      	str	r3, [r7, #28]
 8004004:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004006:	69b9      	ldr	r1, [r7, #24]
 8004008:	69fa      	ldr	r2, [r7, #28]
 800400a:	e841 2300 	strex	r3, r2, [r1]
 800400e:	617b      	str	r3, [r7, #20]
   return(result);
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d1e6      	bne.n	8003fe4 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004016:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004018:	2200      	movs	r2, #0
 800401a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800401c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800401e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004020:	2b01      	cmp	r3, #1
 8004022:	d107      	bne.n	8004034 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004024:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004026:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800402a:	4619      	mov	r1, r3
 800402c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800402e:	f7fc fc6f 	bl	8000910 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004032:	e002      	b.n	800403a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004034:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004036:	f7ff f94d 	bl	80032d4 <HAL_UART_RxCpltCallback>
}
 800403a:	bf00      	nop
 800403c:	3770      	adds	r7, #112	@ 0x70
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}

08004042 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004042:	b580      	push	{r7, lr}
 8004044:	b084      	sub	sp, #16
 8004046:	af00      	add	r7, sp, #0
 8004048:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800404e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2201      	movs	r2, #1
 8004054:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800405a:	2b01      	cmp	r3, #1
 800405c:	d109      	bne.n	8004072 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004064:	085b      	lsrs	r3, r3, #1
 8004066:	b29b      	uxth	r3, r3
 8004068:	4619      	mov	r1, r3
 800406a:	68f8      	ldr	r0, [r7, #12]
 800406c:	f7fc fc50 	bl	8000910 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004070:	e002      	b.n	8004078 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8004072:	68f8      	ldr	r0, [r7, #12]
 8004074:	f7ff f938 	bl	80032e8 <HAL_UART_RxHalfCpltCallback>
}
 8004078:	bf00      	nop
 800407a:	3710      	adds	r7, #16
 800407c:	46bd      	mov	sp, r7
 800407e:	bd80      	pop	{r7, pc}

08004080 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b086      	sub	sp, #24
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800408c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004094:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800409c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040a8:	2b80      	cmp	r3, #128	@ 0x80
 80040aa:	d109      	bne.n	80040c0 <UART_DMAError+0x40>
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	2b21      	cmp	r3, #33	@ 0x21
 80040b0:	d106      	bne.n	80040c0 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	2200      	movs	r2, #0
 80040b6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80040ba:	6978      	ldr	r0, [r7, #20]
 80040bc:	f7ff fe84 	bl	8003dc8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	689b      	ldr	r3, [r3, #8]
 80040c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040ca:	2b40      	cmp	r3, #64	@ 0x40
 80040cc:	d109      	bne.n	80040e2 <UART_DMAError+0x62>
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2b22      	cmp	r3, #34	@ 0x22
 80040d2:	d106      	bne.n	80040e2 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	2200      	movs	r2, #0
 80040d8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80040dc:	6978      	ldr	r0, [r7, #20]
 80040de:	f7ff feb4 	bl	8003e4a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040e8:	f043 0210 	orr.w	r2, r3, #16
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80040f2:	6978      	ldr	r0, [r7, #20]
 80040f4:	f7ff f902 	bl	80032fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80040f8:	bf00      	nop
 80040fa:	3718      	adds	r7, #24
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}

08004100 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b084      	sub	sp, #16
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800410c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2200      	movs	r2, #0
 8004112:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004116:	68f8      	ldr	r0, [r7, #12]
 8004118:	f7ff f8f0 	bl	80032fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800411c:	bf00      	nop
 800411e:	3710      	adds	r7, #16
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}

08004124 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b088      	sub	sp, #32
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	e853 3f00 	ldrex	r3, [r3]
 8004138:	60bb      	str	r3, [r7, #8]
   return(result);
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004140:	61fb      	str	r3, [r7, #28]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	461a      	mov	r2, r3
 8004148:	69fb      	ldr	r3, [r7, #28]
 800414a:	61bb      	str	r3, [r7, #24]
 800414c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800414e:	6979      	ldr	r1, [r7, #20]
 8004150:	69ba      	ldr	r2, [r7, #24]
 8004152:	e841 2300 	strex	r3, r2, [r1]
 8004156:	613b      	str	r3, [r7, #16]
   return(result);
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d1e6      	bne.n	800412c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2220      	movs	r2, #32
 8004162:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2200      	movs	r2, #0
 800416a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f7ff f8a7 	bl	80032c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004172:	bf00      	nop
 8004174:	3720      	adds	r7, #32
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}

0800417a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800417a:	b480      	push	{r7}
 800417c:	b083      	sub	sp, #12
 800417e:	af00      	add	r7, sp, #0
 8004180:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004182:	bf00      	nop
 8004184:	370c      	adds	r7, #12
 8004186:	46bd      	mov	sp, r7
 8004188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418c:	4770      	bx	lr

0800418e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800418e:	b480      	push	{r7}
 8004190:	b083      	sub	sp, #12
 8004192:	af00      	add	r7, sp, #0
 8004194:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8004196:	bf00      	nop
 8004198:	370c      	adds	r7, #12
 800419a:	46bd      	mov	sp, r7
 800419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a0:	4770      	bx	lr

080041a2 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80041a2:	b480      	push	{r7}
 80041a4:	b083      	sub	sp, #12
 80041a6:	af00      	add	r7, sp, #0
 80041a8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80041aa:	bf00      	nop
 80041ac:	370c      	adds	r7, #12
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr

080041b6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80041b6:	b480      	push	{r7}
 80041b8:	b085      	sub	sp, #20
 80041ba:	af00      	add	r7, sp, #0
 80041bc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80041c4:	2b01      	cmp	r3, #1
 80041c6:	d101      	bne.n	80041cc <HAL_UARTEx_DisableFifoMode+0x16>
 80041c8:	2302      	movs	r3, #2
 80041ca:	e027      	b.n	800421c <HAL_UARTEx_DisableFifoMode+0x66>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2201      	movs	r2, #1
 80041d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2224      	movs	r2, #36	@ 0x24
 80041d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f022 0201 	bic.w	r2, r2, #1
 80041f2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80041fa:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2200      	movs	r2, #0
 8004200:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	68fa      	ldr	r2, [r7, #12]
 8004208:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2220      	movs	r2, #32
 800420e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800421a:	2300      	movs	r3, #0
}
 800421c:	4618      	mov	r0, r3
 800421e:	3714      	adds	r7, #20
 8004220:	46bd      	mov	sp, r7
 8004222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004226:	4770      	bx	lr

08004228 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b084      	sub	sp, #16
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
 8004230:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004238:	2b01      	cmp	r3, #1
 800423a:	d101      	bne.n	8004240 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800423c:	2302      	movs	r3, #2
 800423e:	e02d      	b.n	800429c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2201      	movs	r2, #1
 8004244:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2224      	movs	r2, #36	@ 0x24
 800424c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f022 0201 	bic.w	r2, r2, #1
 8004266:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	683a      	ldr	r2, [r7, #0]
 8004278:	430a      	orrs	r2, r1
 800427a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f000 f8a3 	bl	80043c8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	68fa      	ldr	r2, [r7, #12]
 8004288:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2220      	movs	r2, #32
 800428e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2200      	movs	r2, #0
 8004296:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800429a:	2300      	movs	r3, #0
}
 800429c:	4618      	mov	r0, r3
 800429e:	3710      	adds	r7, #16
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}

080042a4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b084      	sub	sp, #16
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
 80042ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d101      	bne.n	80042bc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80042b8:	2302      	movs	r3, #2
 80042ba:	e02d      	b.n	8004318 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2201      	movs	r2, #1
 80042c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2224      	movs	r2, #36	@ 0x24
 80042c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f022 0201 	bic.w	r2, r2, #1
 80042e2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	683a      	ldr	r2, [r7, #0]
 80042f4:	430a      	orrs	r2, r1
 80042f6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	f000 f865 	bl	80043c8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	68fa      	ldr	r2, [r7, #12]
 8004304:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2220      	movs	r2, #32
 800430a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004316:	2300      	movs	r3, #0
}
 8004318:	4618      	mov	r0, r3
 800431a:	3710      	adds	r7, #16
 800431c:	46bd      	mov	sp, r7
 800431e:	bd80      	pop	{r7, pc}

08004320 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b08c      	sub	sp, #48	@ 0x30
 8004324:	af00      	add	r7, sp, #0
 8004326:	60f8      	str	r0, [r7, #12]
 8004328:	60b9      	str	r1, [r7, #8]
 800432a:	4613      	mov	r3, r2
 800432c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004334:	2b20      	cmp	r3, #32
 8004336:	d142      	bne.n	80043be <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d002      	beq.n	8004344 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800433e:	88fb      	ldrh	r3, [r7, #6]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d101      	bne.n	8004348 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	e03b      	b.n	80043c0 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2201      	movs	r2, #1
 800434c:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2200      	movs	r2, #0
 8004352:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8004354:	88fb      	ldrh	r3, [r7, #6]
 8004356:	461a      	mov	r2, r3
 8004358:	68b9      	ldr	r1, [r7, #8]
 800435a:	68f8      	ldr	r0, [r7, #12]
 800435c:	f7ff fc8e 	bl	8003c7c <UART_Start_Receive_DMA>
 8004360:	4603      	mov	r3, r0
 8004362:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8004366:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800436a:	2b00      	cmp	r3, #0
 800436c:	d124      	bne.n	80043b8 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004372:	2b01      	cmp	r3, #1
 8004374:	d11d      	bne.n	80043b2 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	2210      	movs	r2, #16
 800437c:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004384:	69bb      	ldr	r3, [r7, #24]
 8004386:	e853 3f00 	ldrex	r3, [r3]
 800438a:	617b      	str	r3, [r7, #20]
   return(result);
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	f043 0310 	orr.w	r3, r3, #16
 8004392:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	461a      	mov	r2, r3
 800439a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800439c:	627b      	str	r3, [r7, #36]	@ 0x24
 800439e:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043a0:	6a39      	ldr	r1, [r7, #32]
 80043a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043a4:	e841 2300 	strex	r3, r2, [r1]
 80043a8:	61fb      	str	r3, [r7, #28]
   return(result);
 80043aa:	69fb      	ldr	r3, [r7, #28]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d1e6      	bne.n	800437e <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 80043b0:	e002      	b.n	80043b8 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80043b8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80043bc:	e000      	b.n	80043c0 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80043be:	2302      	movs	r3, #2
  }
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	3730      	adds	r7, #48	@ 0x30
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}

080043c8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b085      	sub	sp, #20
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d108      	bne.n	80043ea <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2201      	movs	r2, #1
 80043dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80043e8:	e031      	b.n	800444e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80043ea:	2308      	movs	r3, #8
 80043ec:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80043ee:	2308      	movs	r3, #8
 80043f0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	0e5b      	lsrs	r3, r3, #25
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	f003 0307 	and.w	r3, r3, #7
 8004400:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	0f5b      	lsrs	r3, r3, #29
 800440a:	b2db      	uxtb	r3, r3
 800440c:	f003 0307 	and.w	r3, r3, #7
 8004410:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004412:	7bbb      	ldrb	r3, [r7, #14]
 8004414:	7b3a      	ldrb	r2, [r7, #12]
 8004416:	4911      	ldr	r1, [pc, #68]	@ (800445c <UARTEx_SetNbDataToProcess+0x94>)
 8004418:	5c8a      	ldrb	r2, [r1, r2]
 800441a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800441e:	7b3a      	ldrb	r2, [r7, #12]
 8004420:	490f      	ldr	r1, [pc, #60]	@ (8004460 <UARTEx_SetNbDataToProcess+0x98>)
 8004422:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004424:	fb93 f3f2 	sdiv	r3, r3, r2
 8004428:	b29a      	uxth	r2, r3
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004430:	7bfb      	ldrb	r3, [r7, #15]
 8004432:	7b7a      	ldrb	r2, [r7, #13]
 8004434:	4909      	ldr	r1, [pc, #36]	@ (800445c <UARTEx_SetNbDataToProcess+0x94>)
 8004436:	5c8a      	ldrb	r2, [r1, r2]
 8004438:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800443c:	7b7a      	ldrb	r2, [r7, #13]
 800443e:	4908      	ldr	r1, [pc, #32]	@ (8004460 <UARTEx_SetNbDataToProcess+0x98>)
 8004440:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004442:	fb93 f3f2 	sdiv	r3, r3, r2
 8004446:	b29a      	uxth	r2, r3
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800444e:	bf00      	nop
 8004450:	3714      	adds	r7, #20
 8004452:	46bd      	mov	sp, r7
 8004454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004458:	4770      	bx	lr
 800445a:	bf00      	nop
 800445c:	080046dc 	.word	0x080046dc
 8004460:	080046e4 	.word	0x080046e4

08004464 <malloc>:
 8004464:	4b02      	ldr	r3, [pc, #8]	@ (8004470 <malloc+0xc>)
 8004466:	4601      	mov	r1, r0
 8004468:	6818      	ldr	r0, [r3, #0]
 800446a:	f000 b825 	b.w	80044b8 <_malloc_r>
 800446e:	bf00      	nop
 8004470:	20000010 	.word	0x20000010

08004474 <sbrk_aligned>:
 8004474:	b570      	push	{r4, r5, r6, lr}
 8004476:	4e0f      	ldr	r6, [pc, #60]	@ (80044b4 <sbrk_aligned+0x40>)
 8004478:	460c      	mov	r4, r1
 800447a:	6831      	ldr	r1, [r6, #0]
 800447c:	4605      	mov	r5, r0
 800447e:	b911      	cbnz	r1, 8004486 <sbrk_aligned+0x12>
 8004480:	f000 f8ae 	bl	80045e0 <_sbrk_r>
 8004484:	6030      	str	r0, [r6, #0]
 8004486:	4621      	mov	r1, r4
 8004488:	4628      	mov	r0, r5
 800448a:	f000 f8a9 	bl	80045e0 <_sbrk_r>
 800448e:	1c43      	adds	r3, r0, #1
 8004490:	d103      	bne.n	800449a <sbrk_aligned+0x26>
 8004492:	f04f 34ff 	mov.w	r4, #4294967295
 8004496:	4620      	mov	r0, r4
 8004498:	bd70      	pop	{r4, r5, r6, pc}
 800449a:	1cc4      	adds	r4, r0, #3
 800449c:	f024 0403 	bic.w	r4, r4, #3
 80044a0:	42a0      	cmp	r0, r4
 80044a2:	d0f8      	beq.n	8004496 <sbrk_aligned+0x22>
 80044a4:	1a21      	subs	r1, r4, r0
 80044a6:	4628      	mov	r0, r5
 80044a8:	f000 f89a 	bl	80045e0 <_sbrk_r>
 80044ac:	3001      	adds	r0, #1
 80044ae:	d1f2      	bne.n	8004496 <sbrk_aligned+0x22>
 80044b0:	e7ef      	b.n	8004492 <sbrk_aligned+0x1e>
 80044b2:	bf00      	nop
 80044b4:	20000318 	.word	0x20000318

080044b8 <_malloc_r>:
 80044b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80044bc:	1ccd      	adds	r5, r1, #3
 80044be:	f025 0503 	bic.w	r5, r5, #3
 80044c2:	3508      	adds	r5, #8
 80044c4:	2d0c      	cmp	r5, #12
 80044c6:	bf38      	it	cc
 80044c8:	250c      	movcc	r5, #12
 80044ca:	2d00      	cmp	r5, #0
 80044cc:	4606      	mov	r6, r0
 80044ce:	db01      	blt.n	80044d4 <_malloc_r+0x1c>
 80044d0:	42a9      	cmp	r1, r5
 80044d2:	d904      	bls.n	80044de <_malloc_r+0x26>
 80044d4:	230c      	movs	r3, #12
 80044d6:	6033      	str	r3, [r6, #0]
 80044d8:	2000      	movs	r0, #0
 80044da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80044de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80045b4 <_malloc_r+0xfc>
 80044e2:	f000 f869 	bl	80045b8 <__malloc_lock>
 80044e6:	f8d8 3000 	ldr.w	r3, [r8]
 80044ea:	461c      	mov	r4, r3
 80044ec:	bb44      	cbnz	r4, 8004540 <_malloc_r+0x88>
 80044ee:	4629      	mov	r1, r5
 80044f0:	4630      	mov	r0, r6
 80044f2:	f7ff ffbf 	bl	8004474 <sbrk_aligned>
 80044f6:	1c43      	adds	r3, r0, #1
 80044f8:	4604      	mov	r4, r0
 80044fa:	d158      	bne.n	80045ae <_malloc_r+0xf6>
 80044fc:	f8d8 4000 	ldr.w	r4, [r8]
 8004500:	4627      	mov	r7, r4
 8004502:	2f00      	cmp	r7, #0
 8004504:	d143      	bne.n	800458e <_malloc_r+0xd6>
 8004506:	2c00      	cmp	r4, #0
 8004508:	d04b      	beq.n	80045a2 <_malloc_r+0xea>
 800450a:	6823      	ldr	r3, [r4, #0]
 800450c:	4639      	mov	r1, r7
 800450e:	4630      	mov	r0, r6
 8004510:	eb04 0903 	add.w	r9, r4, r3
 8004514:	f000 f864 	bl	80045e0 <_sbrk_r>
 8004518:	4581      	cmp	r9, r0
 800451a:	d142      	bne.n	80045a2 <_malloc_r+0xea>
 800451c:	6821      	ldr	r1, [r4, #0]
 800451e:	1a6d      	subs	r5, r5, r1
 8004520:	4629      	mov	r1, r5
 8004522:	4630      	mov	r0, r6
 8004524:	f7ff ffa6 	bl	8004474 <sbrk_aligned>
 8004528:	3001      	adds	r0, #1
 800452a:	d03a      	beq.n	80045a2 <_malloc_r+0xea>
 800452c:	6823      	ldr	r3, [r4, #0]
 800452e:	442b      	add	r3, r5
 8004530:	6023      	str	r3, [r4, #0]
 8004532:	f8d8 3000 	ldr.w	r3, [r8]
 8004536:	685a      	ldr	r2, [r3, #4]
 8004538:	bb62      	cbnz	r2, 8004594 <_malloc_r+0xdc>
 800453a:	f8c8 7000 	str.w	r7, [r8]
 800453e:	e00f      	b.n	8004560 <_malloc_r+0xa8>
 8004540:	6822      	ldr	r2, [r4, #0]
 8004542:	1b52      	subs	r2, r2, r5
 8004544:	d420      	bmi.n	8004588 <_malloc_r+0xd0>
 8004546:	2a0b      	cmp	r2, #11
 8004548:	d917      	bls.n	800457a <_malloc_r+0xc2>
 800454a:	1961      	adds	r1, r4, r5
 800454c:	42a3      	cmp	r3, r4
 800454e:	6025      	str	r5, [r4, #0]
 8004550:	bf18      	it	ne
 8004552:	6059      	strne	r1, [r3, #4]
 8004554:	6863      	ldr	r3, [r4, #4]
 8004556:	bf08      	it	eq
 8004558:	f8c8 1000 	streq.w	r1, [r8]
 800455c:	5162      	str	r2, [r4, r5]
 800455e:	604b      	str	r3, [r1, #4]
 8004560:	4630      	mov	r0, r6
 8004562:	f000 f82f 	bl	80045c4 <__malloc_unlock>
 8004566:	f104 000b 	add.w	r0, r4, #11
 800456a:	1d23      	adds	r3, r4, #4
 800456c:	f020 0007 	bic.w	r0, r0, #7
 8004570:	1ac2      	subs	r2, r0, r3
 8004572:	bf1c      	itt	ne
 8004574:	1a1b      	subne	r3, r3, r0
 8004576:	50a3      	strne	r3, [r4, r2]
 8004578:	e7af      	b.n	80044da <_malloc_r+0x22>
 800457a:	6862      	ldr	r2, [r4, #4]
 800457c:	42a3      	cmp	r3, r4
 800457e:	bf0c      	ite	eq
 8004580:	f8c8 2000 	streq.w	r2, [r8]
 8004584:	605a      	strne	r2, [r3, #4]
 8004586:	e7eb      	b.n	8004560 <_malloc_r+0xa8>
 8004588:	4623      	mov	r3, r4
 800458a:	6864      	ldr	r4, [r4, #4]
 800458c:	e7ae      	b.n	80044ec <_malloc_r+0x34>
 800458e:	463c      	mov	r4, r7
 8004590:	687f      	ldr	r7, [r7, #4]
 8004592:	e7b6      	b.n	8004502 <_malloc_r+0x4a>
 8004594:	461a      	mov	r2, r3
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	42a3      	cmp	r3, r4
 800459a:	d1fb      	bne.n	8004594 <_malloc_r+0xdc>
 800459c:	2300      	movs	r3, #0
 800459e:	6053      	str	r3, [r2, #4]
 80045a0:	e7de      	b.n	8004560 <_malloc_r+0xa8>
 80045a2:	230c      	movs	r3, #12
 80045a4:	6033      	str	r3, [r6, #0]
 80045a6:	4630      	mov	r0, r6
 80045a8:	f000 f80c 	bl	80045c4 <__malloc_unlock>
 80045ac:	e794      	b.n	80044d8 <_malloc_r+0x20>
 80045ae:	6005      	str	r5, [r0, #0]
 80045b0:	e7d6      	b.n	8004560 <_malloc_r+0xa8>
 80045b2:	bf00      	nop
 80045b4:	2000031c 	.word	0x2000031c

080045b8 <__malloc_lock>:
 80045b8:	4801      	ldr	r0, [pc, #4]	@ (80045c0 <__malloc_lock+0x8>)
 80045ba:	f000 b84b 	b.w	8004654 <__retarget_lock_acquire_recursive>
 80045be:	bf00      	nop
 80045c0:	2000045c 	.word	0x2000045c

080045c4 <__malloc_unlock>:
 80045c4:	4801      	ldr	r0, [pc, #4]	@ (80045cc <__malloc_unlock+0x8>)
 80045c6:	f000 b846 	b.w	8004656 <__retarget_lock_release_recursive>
 80045ca:	bf00      	nop
 80045cc:	2000045c 	.word	0x2000045c

080045d0 <memset>:
 80045d0:	4402      	add	r2, r0
 80045d2:	4603      	mov	r3, r0
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d100      	bne.n	80045da <memset+0xa>
 80045d8:	4770      	bx	lr
 80045da:	f803 1b01 	strb.w	r1, [r3], #1
 80045de:	e7f9      	b.n	80045d4 <memset+0x4>

080045e0 <_sbrk_r>:
 80045e0:	b538      	push	{r3, r4, r5, lr}
 80045e2:	4d06      	ldr	r5, [pc, #24]	@ (80045fc <_sbrk_r+0x1c>)
 80045e4:	2300      	movs	r3, #0
 80045e6:	4604      	mov	r4, r0
 80045e8:	4608      	mov	r0, r1
 80045ea:	602b      	str	r3, [r5, #0]
 80045ec:	f7fc fb50 	bl	8000c90 <_sbrk>
 80045f0:	1c43      	adds	r3, r0, #1
 80045f2:	d102      	bne.n	80045fa <_sbrk_r+0x1a>
 80045f4:	682b      	ldr	r3, [r5, #0]
 80045f6:	b103      	cbz	r3, 80045fa <_sbrk_r+0x1a>
 80045f8:	6023      	str	r3, [r4, #0]
 80045fa:	bd38      	pop	{r3, r4, r5, pc}
 80045fc:	20000458 	.word	0x20000458

08004600 <__errno>:
 8004600:	4b01      	ldr	r3, [pc, #4]	@ (8004608 <__errno+0x8>)
 8004602:	6818      	ldr	r0, [r3, #0]
 8004604:	4770      	bx	lr
 8004606:	bf00      	nop
 8004608:	20000010 	.word	0x20000010

0800460c <__libc_init_array>:
 800460c:	b570      	push	{r4, r5, r6, lr}
 800460e:	4d0d      	ldr	r5, [pc, #52]	@ (8004644 <__libc_init_array+0x38>)
 8004610:	4c0d      	ldr	r4, [pc, #52]	@ (8004648 <__libc_init_array+0x3c>)
 8004612:	1b64      	subs	r4, r4, r5
 8004614:	10a4      	asrs	r4, r4, #2
 8004616:	2600      	movs	r6, #0
 8004618:	42a6      	cmp	r6, r4
 800461a:	d109      	bne.n	8004630 <__libc_init_array+0x24>
 800461c:	4d0b      	ldr	r5, [pc, #44]	@ (800464c <__libc_init_array+0x40>)
 800461e:	4c0c      	ldr	r4, [pc, #48]	@ (8004650 <__libc_init_array+0x44>)
 8004620:	f000 f81a 	bl	8004658 <_init>
 8004624:	1b64      	subs	r4, r4, r5
 8004626:	10a4      	asrs	r4, r4, #2
 8004628:	2600      	movs	r6, #0
 800462a:	42a6      	cmp	r6, r4
 800462c:	d105      	bne.n	800463a <__libc_init_array+0x2e>
 800462e:	bd70      	pop	{r4, r5, r6, pc}
 8004630:	f855 3b04 	ldr.w	r3, [r5], #4
 8004634:	4798      	blx	r3
 8004636:	3601      	adds	r6, #1
 8004638:	e7ee      	b.n	8004618 <__libc_init_array+0xc>
 800463a:	f855 3b04 	ldr.w	r3, [r5], #4
 800463e:	4798      	blx	r3
 8004640:	3601      	adds	r6, #1
 8004642:	e7f2      	b.n	800462a <__libc_init_array+0x1e>
 8004644:	080046f4 	.word	0x080046f4
 8004648:	080046f4 	.word	0x080046f4
 800464c:	080046f4 	.word	0x080046f4
 8004650:	080046f8 	.word	0x080046f8

08004654 <__retarget_lock_acquire_recursive>:
 8004654:	4770      	bx	lr

08004656 <__retarget_lock_release_recursive>:
 8004656:	4770      	bx	lr

08004658 <_init>:
 8004658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800465a:	bf00      	nop
 800465c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800465e:	bc08      	pop	{r3}
 8004660:	469e      	mov	lr, r3
 8004662:	4770      	bx	lr

08004664 <_fini>:
 8004664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004666:	bf00      	nop
 8004668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800466a:	bc08      	pop	{r3}
 800466c:	469e      	mov	lr, r3
 800466e:	4770      	bx	lr
