GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fca26900000,65536
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-1.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 1
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fca55000000
-local mem base_addr = 0x00007fca53000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-1.traceg
launching kernel name: _Z4copyPfS_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 1: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 6008
gpu_sim_insn = 245760
gpu_ipc =      40.9055
gpu_tot_sim_cycle = 6008
gpu_tot_sim_insn = 245760
gpu_tot_ipc =      40.9055
gpu_tot_issued_cta = 64
gpu_occupancy = 22.3265% 
gpu_tot_occupancy = 22.3265% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6818
partiton_level_parallism_total  =       0.6818
partiton_level_parallism_util =      12.3003
partiton_level_parallism_util_total  =      12.3003
L2_BW  =      24.6960 GB/Sec
L2_BW_total  =      24.6960 GB/Sec
gpu_total_sim_rate=122880

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[40]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[42]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[44]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_total_cache_accesses = 4096
	L1D_total_cache_misses = 4096
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 381
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.048
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2048

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 380
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 245760
gpgpu_n_tot_w_icount = 7680
gpgpu_n_stall_shd_mem = 1024
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2048
gpgpu_n_mem_write_global = 2048
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1024
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1870	W0_Idle:48020	W0_Scoreboard:114766	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7680
single_issue_nums: WS0:1920	WS1:1920	WS2:1920	WS3:1920	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16384 {8:2048,}
maxmflatency = 643 
max_icnt2mem_latency = 126 
maxmrqlatency = 65 
max_icnt2sh_latency = 16 
averagemflatency = 404 
avg_icnt2mem_latency = 63 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 2 
mrq_lat_table:35 	8 	43 	246 	650 	1064 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2009 	90 	1997 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2629 	1467 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3481 	499 	114 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5540      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5542      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5544      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        571       577    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        571       567    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        578       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        573       569    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        571       567    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        568       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        566       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        562       567    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        565       571    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        561       567    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        570       566    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        567       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        577       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        565       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        573       580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        568       575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        631       635       261       242         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        632       630       245       256         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        637       637       261       242         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        633       625       245       253         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        632       621       268       253         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        630       628       252       249         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        623       626       268       249         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        620       623       250       249         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        626       625       266       256         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        619       634       247       272         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        628       625       267       255         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        629       626       245       261         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        642       637       256       245         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        633       634       249       249         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        639       643       258       244         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        633       636       245       245         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18576 n_nop=18446 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=562 dram_eff=0.911
bk0: 64a 18115i bk1: 64a 18100i bk2: 0a 18576i bk3: 0a 18576i bk4: 0a 18576i bk5: 0a 18576i bk6: 0a 18576i bk7: 0a 18576i bk8: 0a 18576i bk9: 0a 18576i bk10: 0a 18576i bk11: 0a 18576i bk12: 0a 18576i bk13: 0a 18576i bk14: 0a 18576i bk15: 0a 18576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.027562 
total_CMD = 18576 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 18032 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18576 
n_nop = 18446 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006891 
Either_Row_CoL_Bus_Util = 0.006998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.727821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.727821
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18576 n_nop=18446 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=560 dram_eff=0.9143
bk0: 64a 18107i bk1: 64a 18111i bk2: 0a 18574i bk3: 0a 18576i bk4: 0a 18576i bk5: 0a 18576i bk6: 0a 18576i bk7: 0a 18576i bk8: 0a 18576i bk9: 0a 18576i bk10: 0a 18576i bk11: 0a 18576i bk12: 0a 18576i bk13: 0a 18576i bk14: 0a 18576i bk15: 0a 18577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.027562 
total_CMD = 18576 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18034 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18576 
n_nop = 18446 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006891 
Either_Row_CoL_Bus_Util = 0.006998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.597007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.597007
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18576 n_nop=18446 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=560 dram_eff=0.9143
bk0: 64a 18102i bk1: 64a 18111i bk2: 0a 18574i bk3: 0a 18576i bk4: 0a 18576i bk5: 0a 18576i bk6: 0a 18576i bk7: 0a 18576i bk8: 0a 18576i bk9: 0a 18576i bk10: 0a 18576i bk11: 0a 18576i bk12: 0a 18576i bk13: 0a 18576i bk14: 0a 18576i bk15: 0a 18577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.027562 
total_CMD = 18576 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18034 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18576 
n_nop = 18446 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006891 
Either_Row_CoL_Bus_Util = 0.006998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.752799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.752799
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18576 n_nop=18446 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=560 dram_eff=0.9143
bk0: 64a 18111i bk1: 64a 18111i bk2: 0a 18574i bk3: 0a 18576i bk4: 0a 18576i bk5: 0a 18576i bk6: 0a 18576i bk7: 0a 18576i bk8: 0a 18576i bk9: 0a 18576i bk10: 0a 18576i bk11: 0a 18576i bk12: 0a 18576i bk13: 0a 18576i bk14: 0a 18576i bk15: 0a 18577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.962894
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.027562 
total_CMD = 18576 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18034 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18576 
n_nop = 18446 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006891 
Either_Row_CoL_Bus_Util = 0.006998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.647556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.647556
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18576 n_nop=18446 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=560 dram_eff=0.9143
bk0: 64a 18102i bk1: 64a 18111i bk2: 0a 18574i bk3: 0a 18576i bk4: 0a 18576i bk5: 0a 18576i bk6: 0a 18576i bk7: 0a 18576i bk8: 0a 18576i bk9: 0a 18576i bk10: 0a 18576i bk11: 0a 18576i bk12: 0a 18576i bk13: 0a 18576i bk14: 0a 18576i bk15: 0a 18577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.027562 
total_CMD = 18576 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18034 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18576 
n_nop = 18446 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006891 
Either_Row_CoL_Bus_Util = 0.006998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.679587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.679587
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18576 n_nop=18446 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=560 dram_eff=0.9143
bk0: 64a 18102i bk1: 64a 18111i bk2: 0a 18574i bk3: 0a 18576i bk4: 0a 18576i bk5: 0a 18576i bk6: 0a 18576i bk7: 0a 18576i bk8: 0a 18576i bk9: 0a 18576i bk10: 0a 18576i bk11: 0a 18576i bk12: 0a 18576i bk13: 0a 18576i bk14: 0a 18576i bk15: 0a 18577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.027562 
total_CMD = 18576 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18034 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18576 
n_nop = 18446 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006891 
Either_Row_CoL_Bus_Util = 0.006998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.573697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.573697
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18576 n_nop=18446 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=562 dram_eff=0.911
bk0: 64a 18115i bk1: 64a 18100i bk2: 0a 18576i bk3: 0a 18576i bk4: 0a 18576i bk5: 0a 18576i bk6: 0a 18576i bk7: 0a 18576i bk8: 0a 18576i bk9: 0a 18576i bk10: 0a 18576i bk11: 0a 18576i bk12: 0a 18576i bk13: 0a 18576i bk14: 0a 18576i bk15: 0a 18576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.027562 
total_CMD = 18576 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 18032 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18576 
n_nop = 18446 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006891 
Either_Row_CoL_Bus_Util = 0.006998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.697890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.69789
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18576 n_nop=18446 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=562 dram_eff=0.911
bk0: 64a 18115i bk1: 64a 18106i bk2: 0a 18576i bk3: 0a 18576i bk4: 0a 18576i bk5: 0a 18576i bk6: 0a 18576i bk7: 0a 18576i bk8: 0a 18576i bk9: 0a 18576i bk10: 0a 18576i bk11: 0a 18576i bk12: 0a 18576i bk13: 0a 18576i bk14: 0a 18576i bk15: 0a 18576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.957486
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.027562 
total_CMD = 18576 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 18032 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18576 
n_nop = 18446 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006891 
Either_Row_CoL_Bus_Util = 0.006998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.584356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.584356
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18576 n_nop=18446 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=562 dram_eff=0.911
bk0: 64a 18115i bk1: 64a 18100i bk2: 0a 18576i bk3: 0a 18576i bk4: 0a 18576i bk5: 0a 18576i bk6: 0a 18576i bk7: 0a 18576i bk8: 0a 18576i bk9: 0a 18576i bk10: 0a 18576i bk11: 0a 18576i bk12: 0a 18576i bk13: 0a 18576i bk14: 0a 18576i bk15: 0a 18576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.027562 
total_CMD = 18576 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 18032 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18576 
n_nop = 18446 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006891 
Either_Row_CoL_Bus_Util = 0.006998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.666559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.666559
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18576 n_nop=18446 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=562 dram_eff=0.911
bk0: 64a 18115i bk1: 64a 18100i bk2: 0a 18576i bk3: 0a 18576i bk4: 0a 18576i bk5: 0a 18576i bk6: 0a 18576i bk7: 0a 18576i bk8: 0a 18576i bk9: 0a 18576i bk10: 0a 18576i bk11: 0a 18576i bk12: 0a 18576i bk13: 0a 18576i bk14: 0a 18576i bk15: 0a 18576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.027562 
total_CMD = 18576 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 18032 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18576 
n_nop = 18446 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006891 
Either_Row_CoL_Bus_Util = 0.006998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.556363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.556363
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18576 n_nop=18446 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=560 dram_eff=0.9143
bk0: 64a 18102i bk1: 64a 18111i bk2: 0a 18574i bk3: 0a 18576i bk4: 0a 18576i bk5: 0a 18576i bk6: 0a 18576i bk7: 0a 18576i bk8: 0a 18576i bk9: 0a 18576i bk10: 0a 18576i bk11: 0a 18576i bk12: 0a 18576i bk13: 0a 18576i bk14: 0a 18576i bk15: 0a 18577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.027562 
total_CMD = 18576 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18034 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18576 
n_nop = 18446 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006891 
Either_Row_CoL_Bus_Util = 0.006998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.677003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.677003
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18576 n_nop=18446 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=560 dram_eff=0.9143
bk0: 64a 18108i bk1: 64a 18111i bk2: 0a 18574i bk3: 0a 18576i bk4: 0a 18576i bk5: 0a 18576i bk6: 0a 18576i bk7: 0a 18576i bk8: 0a 18576i bk9: 0a 18576i bk10: 0a 18576i bk11: 0a 18576i bk12: 0a 18576i bk13: 0a 18576i bk14: 0a 18576i bk15: 0a 18577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968460
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.027562 
total_CMD = 18576 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18034 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18576 
n_nop = 18446 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006891 
Either_Row_CoL_Bus_Util = 0.006998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.559862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.559862
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18576 n_nop=18446 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=560 dram_eff=0.9143
bk0: 64a 18102i bk1: 64a 18111i bk2: 0a 18574i bk3: 0a 18576i bk4: 0a 18576i bk5: 0a 18576i bk6: 0a 18576i bk7: 0a 18576i bk8: 0a 18576i bk9: 0a 18576i bk10: 0a 18576i bk11: 0a 18576i bk12: 0a 18576i bk13: 0a 18576i bk14: 0a 18576i bk15: 0a 18577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.027562 
total_CMD = 18576 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18034 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18576 
n_nop = 18446 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006891 
Either_Row_CoL_Bus_Util = 0.006998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.770403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.770403
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18576 n_nop=18446 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=562 dram_eff=0.911
bk0: 64a 18115i bk1: 64a 18105i bk2: 0a 18576i bk3: 0a 18576i bk4: 0a 18576i bk5: 0a 18576i bk6: 0a 18576i bk7: 0a 18576i bk8: 0a 18576i bk9: 0a 18576i bk10: 0a 18576i bk11: 0a 18576i bk12: 0a 18576i bk13: 0a 18576i bk14: 0a 18576i bk15: 0a 18576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.027562 
total_CMD = 18576 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 18032 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18576 
n_nop = 18446 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006891 
Either_Row_CoL_Bus_Util = 0.006998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.616871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.616871
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18576 n_nop=18446 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=562 dram_eff=0.911
bk0: 64a 18115i bk1: 64a 18100i bk2: 0a 18576i bk3: 0a 18576i bk4: 0a 18576i bk5: 0a 18576i bk6: 0a 18576i bk7: 0a 18576i bk8: 0a 18576i bk9: 0a 18576i bk10: 0a 18576i bk11: 0a 18576i bk12: 0a 18576i bk13: 0a 18576i bk14: 0a 18576i bk15: 0a 18576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.027562 
total_CMD = 18576 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 18032 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18576 
n_nop = 18446 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006891 
Either_Row_CoL_Bus_Util = 0.006998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.800226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.800226
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18576 n_nop=18446 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=562 dram_eff=0.911
bk0: 64a 18115i bk1: 64a 18108i bk2: 0a 18576i bk3: 0a 18576i bk4: 0a 18576i bk5: 0a 18576i bk6: 0a 18576i bk7: 0a 18576i bk8: 0a 18576i bk9: 0a 18576i bk10: 0a 18576i bk11: 0a 18576i bk12: 0a 18576i bk13: 0a 18576i bk14: 0a 18576i bk15: 0a 18576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.953789
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.027562 
total_CMD = 18576 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 18032 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18576 
n_nop = 18446 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006891 
Either_Row_CoL_Bus_Util = 0.006998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.658323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.658323

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4096
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2048
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=4096
icnt_total_pkts_simt_to_mem=4096
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4096
Req_Network_cycles = 6008
Req_Network_injected_packets_per_cycle =       0.6818 
Req_Network_conflicts_per_cycle =       0.4359
Req_Network_conflicts_per_cycle_util =       7.8649
Req_Bank_Level_Parallism =      12.3003
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2031
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0213

Reply_Network_injected_packets_num = 4096
Reply_Network_cycles = 6008
Reply_Network_injected_packets_per_cycle =        0.6818
Reply_Network_conflicts_per_cycle =        0.2427
Reply_Network_conflicts_per_cycle_util =       3.8470
Reply_Bank_Level_Parallism =      10.8074
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0156
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0148
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 122880 (inst/sec)
gpgpu_simulation_rate = 3004 (cycle/sec)
gpgpu_silicon_slowdown = 376830x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-2.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 2
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fca55000000
-local mem base_addr = 0x00007fca53000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-2.traceg
launching kernel name: _Z4copyPfS_ii uid: 2
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 2: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 5673
gpu_sim_insn = 245760
gpu_ipc =      43.3210
gpu_tot_sim_cycle = 11681
gpu_tot_sim_insn = 491520
gpu_tot_ipc =      42.0786
gpu_tot_issued_cta = 128
gpu_occupancy = 22.1224% 
gpu_tot_occupancy = 22.2454% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7220
partiton_level_parallism_total  =       0.7013
partiton_level_parallism_util =      15.1704
partiton_level_parallism_util_total  =      13.5854
L2_BW  =      26.1543 GB/Sec
L2_BW_total  =      25.4042 GB/Sec
gpu_total_sim_rate=122880

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[1]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[2]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[3]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[4]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[5]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[6]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[7]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[8]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[9]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[10]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[11]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[12]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[13]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[14]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[15]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[16]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[17]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[18]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[19]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[20]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[21]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[22]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[23]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[24]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[25]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[26]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[27]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[28]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[29]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[30]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[31]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[32]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[33]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[34]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[35]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[36]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[37]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[38]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[39]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[40]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[41]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[42]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[43]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[44]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[45]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_total_cache_accesses = 8192
	L1D_total_cache_misses = 8192
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 668
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4096

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 667
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 491520
gpgpu_n_tot_w_icount = 15360
gpgpu_n_stall_shd_mem = 2048
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4096
gpgpu_n_mem_write_global = 4096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 32768
gpgpu_n_store_insn = 32768
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2048
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3718	W0_Idle:95918	W0_Scoreboard:171184	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15360
single_issue_nums: WS0:3840	WS1:3840	WS2:3840	WS3:3840	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32768 {8:4096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32768 {8:4096,}
maxmflatency = 643 
max_icnt2mem_latency = 126 
maxmrqlatency = 65 
max_icnt2sh_latency = 35 
averagemflatency = 356 
avg_icnt2mem_latency = 80 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 4 
mrq_lat_table:35 	8 	43 	246 	650 	1064 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4814 	1381 	1997 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5419 	2773 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6574 	1190 	340 	80 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5540      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5542      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5544      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        834       843    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        832       827    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        842       839    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        835       829    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        837       834    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        831       827    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        832       838    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        826       833    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        832       832    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        828       833    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        837       826    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        830       825    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        837       833    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        822       836    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        833       840    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        824       839    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        631       635       261       251         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        632       630       264       256         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        637       637       261       250         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        633       625       257       254         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        632       621       268       253         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        630       628       252       249         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        623       626       268       250         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        620       623       250       249         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        626       625       266       256         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        619       634       251       272         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        628       625       267       255         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        629       626       248       261         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        642       637       256       257         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        633       634       249       249         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        639       643       258       251         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        633       636       248       254         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36119 n_nop=35989 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=562 dram_eff=0.911
bk0: 64a 35658i bk1: 64a 35643i bk2: 0a 36119i bk3: 0a 36119i bk4: 0a 36119i bk5: 0a 36119i bk6: 0a 36119i bk7: 0a 36119i bk8: 0a 36119i bk9: 0a 36119i bk10: 0a 36119i bk11: 0a 36119i bk12: 0a 36119i bk13: 0a 36119i bk14: 0a 36119i bk15: 0a 36119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.014175 
total_CMD = 36119 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 35575 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36119 
n_nop = 35989 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003544 
Either_Row_CoL_Bus_Util = 0.003599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.374318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.374318
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36119 n_nop=35989 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=560 dram_eff=0.9143
bk0: 64a 35650i bk1: 64a 35654i bk2: 0a 36117i bk3: 0a 36119i bk4: 0a 36119i bk5: 0a 36119i bk6: 0a 36119i bk7: 0a 36119i bk8: 0a 36119i bk9: 0a 36119i bk10: 0a 36119i bk11: 0a 36119i bk12: 0a 36119i bk13: 0a 36119i bk14: 0a 36119i bk15: 0a 36120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.014175 
total_CMD = 36119 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35577 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36119 
n_nop = 35989 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003544 
Either_Row_CoL_Bus_Util = 0.003599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.307041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.307041
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36119 n_nop=35989 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=560 dram_eff=0.9143
bk0: 64a 35645i bk1: 64a 35654i bk2: 0a 36117i bk3: 0a 36119i bk4: 0a 36119i bk5: 0a 36119i bk6: 0a 36119i bk7: 0a 36119i bk8: 0a 36119i bk9: 0a 36119i bk10: 0a 36119i bk11: 0a 36119i bk12: 0a 36119i bk13: 0a 36119i bk14: 0a 36119i bk15: 0a 36120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.014175 
total_CMD = 36119 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35577 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36119 
n_nop = 35989 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003544 
Either_Row_CoL_Bus_Util = 0.003599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.387165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.387165
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36119 n_nop=35989 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=560 dram_eff=0.9143
bk0: 64a 35654i bk1: 64a 35654i bk2: 0a 36117i bk3: 0a 36119i bk4: 0a 36119i bk5: 0a 36119i bk6: 0a 36119i bk7: 0a 36119i bk8: 0a 36119i bk9: 0a 36119i bk10: 0a 36119i bk11: 0a 36119i bk12: 0a 36119i bk13: 0a 36119i bk14: 0a 36119i bk15: 0a 36120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.962894
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.014175 
total_CMD = 36119 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35577 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36119 
n_nop = 35989 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003544 
Either_Row_CoL_Bus_Util = 0.003599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.333038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.333038
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36119 n_nop=35989 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=560 dram_eff=0.9143
bk0: 64a 35645i bk1: 64a 35654i bk2: 0a 36117i bk3: 0a 36119i bk4: 0a 36119i bk5: 0a 36119i bk6: 0a 36119i bk7: 0a 36119i bk8: 0a 36119i bk9: 0a 36119i bk10: 0a 36119i bk11: 0a 36119i bk12: 0a 36119i bk13: 0a 36119i bk14: 0a 36119i bk15: 0a 36120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.014175 
total_CMD = 36119 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35577 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36119 
n_nop = 35989 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003544 
Either_Row_CoL_Bus_Util = 0.003599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.349511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.349511
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36119 n_nop=35989 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=560 dram_eff=0.9143
bk0: 64a 35645i bk1: 64a 35654i bk2: 0a 36117i bk3: 0a 36119i bk4: 0a 36119i bk5: 0a 36119i bk6: 0a 36119i bk7: 0a 36119i bk8: 0a 36119i bk9: 0a 36119i bk10: 0a 36119i bk11: 0a 36119i bk12: 0a 36119i bk13: 0a 36119i bk14: 0a 36119i bk15: 0a 36120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.014175 
total_CMD = 36119 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35577 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36119 
n_nop = 35989 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003544 
Either_Row_CoL_Bus_Util = 0.003599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.295052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.295052
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36119 n_nop=35989 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=562 dram_eff=0.911
bk0: 64a 35658i bk1: 64a 35643i bk2: 0a 36119i bk3: 0a 36119i bk4: 0a 36119i bk5: 0a 36119i bk6: 0a 36119i bk7: 0a 36119i bk8: 0a 36119i bk9: 0a 36119i bk10: 0a 36119i bk11: 0a 36119i bk12: 0a 36119i bk13: 0a 36119i bk14: 0a 36119i bk15: 0a 36119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.014175 
total_CMD = 36119 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 35575 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36119 
n_nop = 35989 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003544 
Either_Row_CoL_Bus_Util = 0.003599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.358925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.358925
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36119 n_nop=35989 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=562 dram_eff=0.911
bk0: 64a 35658i bk1: 64a 35649i bk2: 0a 36119i bk3: 0a 36119i bk4: 0a 36119i bk5: 0a 36119i bk6: 0a 36119i bk7: 0a 36119i bk8: 0a 36119i bk9: 0a 36119i bk10: 0a 36119i bk11: 0a 36119i bk12: 0a 36119i bk13: 0a 36119i bk14: 0a 36119i bk15: 0a 36119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.957486
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.014175 
total_CMD = 36119 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 35575 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36119 
n_nop = 35989 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003544 
Either_Row_CoL_Bus_Util = 0.003599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.300534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.300534
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36119 n_nop=35989 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=562 dram_eff=0.911
bk0: 64a 35658i bk1: 64a 35643i bk2: 0a 36119i bk3: 0a 36119i bk4: 0a 36119i bk5: 0a 36119i bk6: 0a 36119i bk7: 0a 36119i bk8: 0a 36119i bk9: 0a 36119i bk10: 0a 36119i bk11: 0a 36119i bk12: 0a 36119i bk13: 0a 36119i bk14: 0a 36119i bk15: 0a 36119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.014175 
total_CMD = 36119 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 35575 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36119 
n_nop = 35989 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003544 
Either_Row_CoL_Bus_Util = 0.003599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.342811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.342811
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36119 n_nop=35989 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=562 dram_eff=0.911
bk0: 64a 35658i bk1: 64a 35643i bk2: 0a 36119i bk3: 0a 36119i bk4: 0a 36119i bk5: 0a 36119i bk6: 0a 36119i bk7: 0a 36119i bk8: 0a 36119i bk9: 0a 36119i bk10: 0a 36119i bk11: 0a 36119i bk12: 0a 36119i bk13: 0a 36119i bk14: 0a 36119i bk15: 0a 36119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.014175 
total_CMD = 36119 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 35575 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36119 
n_nop = 35989 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003544 
Either_Row_CoL_Bus_Util = 0.003599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.286137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.286137
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36119 n_nop=35989 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=560 dram_eff=0.9143
bk0: 64a 35645i bk1: 64a 35654i bk2: 0a 36117i bk3: 0a 36119i bk4: 0a 36119i bk5: 0a 36119i bk6: 0a 36119i bk7: 0a 36119i bk8: 0a 36119i bk9: 0a 36119i bk10: 0a 36119i bk11: 0a 36119i bk12: 0a 36119i bk13: 0a 36119i bk14: 0a 36119i bk15: 0a 36120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.014175 
total_CMD = 36119 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35577 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36119 
n_nop = 35989 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003544 
Either_Row_CoL_Bus_Util = 0.003599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.348182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.348182
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36119 n_nop=35989 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=560 dram_eff=0.9143
bk0: 64a 35651i bk1: 64a 35654i bk2: 0a 36117i bk3: 0a 36119i bk4: 0a 36119i bk5: 0a 36119i bk6: 0a 36119i bk7: 0a 36119i bk8: 0a 36119i bk9: 0a 36119i bk10: 0a 36119i bk11: 0a 36119i bk12: 0a 36119i bk13: 0a 36119i bk14: 0a 36119i bk15: 0a 36120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968460
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.014175 
total_CMD = 36119 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35577 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36119 
n_nop = 35989 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003544 
Either_Row_CoL_Bus_Util = 0.003599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.287937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.287937
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36119 n_nop=35989 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=560 dram_eff=0.9143
bk0: 64a 35645i bk1: 64a 35654i bk2: 0a 36117i bk3: 0a 36119i bk4: 0a 36119i bk5: 0a 36119i bk6: 0a 36119i bk7: 0a 36119i bk8: 0a 36119i bk9: 0a 36119i bk10: 0a 36119i bk11: 0a 36119i bk12: 0a 36119i bk13: 0a 36119i bk14: 0a 36119i bk15: 0a 36120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.014175 
total_CMD = 36119 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35577 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36119 
n_nop = 35989 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003544 
Either_Row_CoL_Bus_Util = 0.003599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.396218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.396218
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36119 n_nop=35989 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=562 dram_eff=0.911
bk0: 64a 35658i bk1: 64a 35648i bk2: 0a 36119i bk3: 0a 36119i bk4: 0a 36119i bk5: 0a 36119i bk6: 0a 36119i bk7: 0a 36119i bk8: 0a 36119i bk9: 0a 36119i bk10: 0a 36119i bk11: 0a 36119i bk12: 0a 36119i bk13: 0a 36119i bk14: 0a 36119i bk15: 0a 36119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.014175 
total_CMD = 36119 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 35575 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36119 
n_nop = 35989 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003544 
Either_Row_CoL_Bus_Util = 0.003599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.317257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.317257
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36119 n_nop=35989 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=562 dram_eff=0.911
bk0: 64a 35658i bk1: 64a 35643i bk2: 0a 36119i bk3: 0a 36119i bk4: 0a 36119i bk5: 0a 36119i bk6: 0a 36119i bk7: 0a 36119i bk8: 0a 36119i bk9: 0a 36119i bk10: 0a 36119i bk11: 0a 36119i bk12: 0a 36119i bk13: 0a 36119i bk14: 0a 36119i bk15: 0a 36119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.014175 
total_CMD = 36119 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 35575 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36119 
n_nop = 35989 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003544 
Either_Row_CoL_Bus_Util = 0.003599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.411556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.411556
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36119 n_nop=35989 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=562 dram_eff=0.911
bk0: 64a 35658i bk1: 64a 35651i bk2: 0a 36119i bk3: 0a 36119i bk4: 0a 36119i bk5: 0a 36119i bk6: 0a 36119i bk7: 0a 36119i bk8: 0a 36119i bk9: 0a 36119i bk10: 0a 36119i bk11: 0a 36119i bk12: 0a 36119i bk13: 0a 36119i bk14: 0a 36119i bk15: 0a 36119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.953789
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.014175 
total_CMD = 36119 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 35575 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36119 
n_nop = 35989 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003544 
Either_Row_CoL_Bus_Util = 0.003599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.338575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.338575

========= L2 cache stats =========
L2_cache_bank[0]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8192
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.5000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4096
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=8192
icnt_total_pkts_simt_to_mem=8192
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8192
Req_Network_cycles = 11681
Req_Network_injected_packets_per_cycle =       0.7013 
Req_Network_conflicts_per_cycle =       0.4691
Req_Network_conflicts_per_cycle_util =       9.0879
Req_Bank_Level_Parallism =      13.5854
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1843
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0219

Reply_Network_injected_packets_num = 8192
Reply_Network_cycles = 11681
Reply_Network_injected_packets_per_cycle =        0.7013
Reply_Network_conflicts_per_cycle =        0.2821
Reply_Network_conflicts_per_cycle_util =       4.9773
Reply_Bank_Level_Parallism =      12.3746
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0252
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0152
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 122880 (inst/sec)
gpgpu_simulation_rate = 2920 (cycle/sec)
gpgpu_silicon_slowdown = 387671x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-3.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 3
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fca55000000
-local mem base_addr = 0x00007fca53000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-3.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 3
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 3: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 5817
gpu_sim_insn = 425984
gpu_ipc =      73.2309
gpu_tot_sim_cycle = 17498
gpu_tot_sim_insn = 917504
gpu_tot_ipc =      52.4348
gpu_tot_issued_cta = 192
gpu_occupancy = 22.7459% 
gpu_tot_occupancy = 22.4038% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7041
partiton_level_parallism_total  =       0.7023
partiton_level_parallism_util =      12.8000
partiton_level_parallism_util_total  =      13.3131
L2_BW  =      25.5069 GB/Sec
L2_BW_total  =      25.4384 GB/Sec
gpu_total_sim_rate=152917

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[1]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[2]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36
	L1D_cache_core[3]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[4]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37
	L1D_cache_core[5]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[6]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43
	L1D_cache_core[7]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[8]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[9]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[10]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[11]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[12]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[13]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[14]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[15]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[16]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[17]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[18]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[19]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[20]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[21]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[22]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[23]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[24]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[25]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[26]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[27]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[28]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[29]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[30]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[31]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[32]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[33]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[34]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[35]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[36]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[37]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[38]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30
	L1D_cache_core[39]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[40]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[41]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[42]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[43]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30
	L1D_cache_core[44]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[45]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17
	L1D_total_cache_accesses = 12288
	L1D_total_cache_misses = 12288
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1071
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 758
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 313
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6144

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 758
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 313
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
58, 58, 58, 58, 58, 58, 58, 58, 43, 43, 43, 43, 43, 43, 43, 43, 
gpgpu_n_tot_thrd_icount = 950272
gpgpu_n_tot_w_icount = 29696
gpgpu_n_stall_shd_mem = 3072
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6144
gpgpu_n_mem_write_global = 6144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 49152
gpgpu_n_store_insn = 49152
gpgpu_n_shmem_insn = 32768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3072
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8021	W0_Idle:150950	W0_Scoreboard:231125	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28672
single_issue_nums: WS0:7424	WS1:7424	WS2:7424	WS3:7424	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49152 {8:6144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 245760 {40:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 245760 {40:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49152 {8:6144,}
maxmflatency = 643 
max_icnt2mem_latency = 126 
maxmrqlatency = 65 
max_icnt2sh_latency = 36 
averagemflatency = 313 
avg_icnt2mem_latency = 73 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 4 
mrq_lat_table:35 	8 	43 	246 	650 	1064 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7102 	3189 	1997 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	7794 	4494 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9178 	2045 	793 	248 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5540      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5542      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5544      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1094      1099    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1089      1082    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1103      1097    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1091      1083    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1093      1089    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1090      1084    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1088      1093    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1083      1088    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1092      1090    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1086      1088    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1096      1081    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1088      1079    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1093      1086    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1076      1089    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1088      1093    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1078      1092    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        631       635       300       297         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        632       630       284       293         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        637       637       284       282         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        633       625       286       293         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        632       621       297       296         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        630       628       302       310         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        623       626       287       290         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        620       623       303       310         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        626       625       303       308         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        619       634       280       291         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        628       625       299       304         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        629       626       280       287         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        642       637       288       292         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        633       634       287       287         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        639       643       283       286         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        633       636       276       284         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54107 n_nop=53977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009463
n_activity=562 dram_eff=0.911
bk0: 64a 53646i bk1: 64a 53631i bk2: 0a 54107i bk3: 0a 54107i bk4: 0a 54107i bk5: 0a 54107i bk6: 0a 54107i bk7: 0a 54107i bk8: 0a 54107i bk9: 0a 54107i bk10: 0a 54107i bk11: 0a 54107i bk12: 0a 54107i bk13: 0a 54107i bk14: 0a 54107i bk15: 0a 54107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.009463 
total_CMD = 54107 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 53563 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54107 
n_nop = 53977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002366 
Either_Row_CoL_Bus_Util = 0.002403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.249875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.249875
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54107 n_nop=53977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009463
n_activity=560 dram_eff=0.9143
bk0: 64a 53638i bk1: 64a 53642i bk2: 0a 54105i bk3: 0a 54107i bk4: 0a 54107i bk5: 0a 54107i bk6: 0a 54107i bk7: 0a 54107i bk8: 0a 54107i bk9: 0a 54107i bk10: 0a 54107i bk11: 0a 54107i bk12: 0a 54107i bk13: 0a 54107i bk14: 0a 54107i bk15: 0a 54108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.009463 
total_CMD = 54107 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 53565 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54107 
n_nop = 53977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002366 
Either_Row_CoL_Bus_Util = 0.002403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.204964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.204964
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54107 n_nop=53977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009463
n_activity=560 dram_eff=0.9143
bk0: 64a 53633i bk1: 64a 53642i bk2: 0a 54105i bk3: 0a 54107i bk4: 0a 54107i bk5: 0a 54107i bk6: 0a 54107i bk7: 0a 54107i bk8: 0a 54107i bk9: 0a 54107i bk10: 0a 54107i bk11: 0a 54107i bk12: 0a 54107i bk13: 0a 54107i bk14: 0a 54107i bk15: 0a 54108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.009463 
total_CMD = 54107 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 53565 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54107 
n_nop = 53977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002366 
Either_Row_CoL_Bus_Util = 0.002403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.258451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.258451
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54107 n_nop=53977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009463
n_activity=560 dram_eff=0.9143
bk0: 64a 53642i bk1: 64a 53642i bk2: 0a 54105i bk3: 0a 54107i bk4: 0a 54107i bk5: 0a 54107i bk6: 0a 54107i bk7: 0a 54107i bk8: 0a 54107i bk9: 0a 54107i bk10: 0a 54107i bk11: 0a 54107i bk12: 0a 54107i bk13: 0a 54107i bk14: 0a 54107i bk15: 0a 54108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.962894
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.009463 
total_CMD = 54107 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 53565 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54107 
n_nop = 53977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002366 
Either_Row_CoL_Bus_Util = 0.002403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.222319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.222319
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54107 n_nop=53977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009463
n_activity=560 dram_eff=0.9143
bk0: 64a 53633i bk1: 64a 53642i bk2: 0a 54105i bk3: 0a 54107i bk4: 0a 54107i bk5: 0a 54107i bk6: 0a 54107i bk7: 0a 54107i bk8: 0a 54107i bk9: 0a 54107i bk10: 0a 54107i bk11: 0a 54107i bk12: 0a 54107i bk13: 0a 54107i bk14: 0a 54107i bk15: 0a 54108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.009463 
total_CMD = 54107 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 53565 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54107 
n_nop = 53977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002366 
Either_Row_CoL_Bus_Util = 0.002403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.233315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.233315
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54107 n_nop=53977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009463
n_activity=560 dram_eff=0.9143
bk0: 64a 53633i bk1: 64a 53642i bk2: 0a 54105i bk3: 0a 54107i bk4: 0a 54107i bk5: 0a 54107i bk6: 0a 54107i bk7: 0a 54107i bk8: 0a 54107i bk9: 0a 54107i bk10: 0a 54107i bk11: 0a 54107i bk12: 0a 54107i bk13: 0a 54107i bk14: 0a 54107i bk15: 0a 54108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.009463 
total_CMD = 54107 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 53565 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54107 
n_nop = 53977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002366 
Either_Row_CoL_Bus_Util = 0.002403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.196962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.196962
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54107 n_nop=53977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009463
n_activity=562 dram_eff=0.911
bk0: 64a 53646i bk1: 64a 53631i bk2: 0a 54107i bk3: 0a 54107i bk4: 0a 54107i bk5: 0a 54107i bk6: 0a 54107i bk7: 0a 54107i bk8: 0a 54107i bk9: 0a 54107i bk10: 0a 54107i bk11: 0a 54107i bk12: 0a 54107i bk13: 0a 54107i bk14: 0a 54107i bk15: 0a 54107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.009463 
total_CMD = 54107 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 53563 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54107 
n_nop = 53977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002366 
Either_Row_CoL_Bus_Util = 0.002403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.239599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.239599
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54107 n_nop=53977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009463
n_activity=562 dram_eff=0.911
bk0: 64a 53646i bk1: 64a 53637i bk2: 0a 54107i bk3: 0a 54107i bk4: 0a 54107i bk5: 0a 54107i bk6: 0a 54107i bk7: 0a 54107i bk8: 0a 54107i bk9: 0a 54107i bk10: 0a 54107i bk11: 0a 54107i bk12: 0a 54107i bk13: 0a 54107i bk14: 0a 54107i bk15: 0a 54107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.957486
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.009463 
total_CMD = 54107 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 53563 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54107 
n_nop = 53977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002366 
Either_Row_CoL_Bus_Util = 0.002403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.200621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.200621
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54107 n_nop=53977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009463
n_activity=562 dram_eff=0.911
bk0: 64a 53646i bk1: 64a 53631i bk2: 0a 54107i bk3: 0a 54107i bk4: 0a 54107i bk5: 0a 54107i bk6: 0a 54107i bk7: 0a 54107i bk8: 0a 54107i bk9: 0a 54107i bk10: 0a 54107i bk11: 0a 54107i bk12: 0a 54107i bk13: 0a 54107i bk14: 0a 54107i bk15: 0a 54107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.009463 
total_CMD = 54107 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 53563 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54107 
n_nop = 53977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002366 
Either_Row_CoL_Bus_Util = 0.002403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.228843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.228843
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54107 n_nop=53977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009463
n_activity=562 dram_eff=0.911
bk0: 64a 53646i bk1: 64a 53631i bk2: 0a 54107i bk3: 0a 54107i bk4: 0a 54107i bk5: 0a 54107i bk6: 0a 54107i bk7: 0a 54107i bk8: 0a 54107i bk9: 0a 54107i bk10: 0a 54107i bk11: 0a 54107i bk12: 0a 54107i bk13: 0a 54107i bk14: 0a 54107i bk15: 0a 54107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.009463 
total_CMD = 54107 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 53563 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54107 
n_nop = 53977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002366 
Either_Row_CoL_Bus_Util = 0.002403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.191010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.19101
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54107 n_nop=53977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009463
n_activity=560 dram_eff=0.9143
bk0: 64a 53633i bk1: 64a 53642i bk2: 0a 54105i bk3: 0a 54107i bk4: 0a 54107i bk5: 0a 54107i bk6: 0a 54107i bk7: 0a 54107i bk8: 0a 54107i bk9: 0a 54107i bk10: 0a 54107i bk11: 0a 54107i bk12: 0a 54107i bk13: 0a 54107i bk14: 0a 54107i bk15: 0a 54108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.009463 
total_CMD = 54107 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 53565 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54107 
n_nop = 53977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002366 
Either_Row_CoL_Bus_Util = 0.002403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.232428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.232428
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54107 n_nop=53977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009463
n_activity=560 dram_eff=0.9143
bk0: 64a 53639i bk1: 64a 53642i bk2: 0a 54105i bk3: 0a 54107i bk4: 0a 54107i bk5: 0a 54107i bk6: 0a 54107i bk7: 0a 54107i bk8: 0a 54107i bk9: 0a 54107i bk10: 0a 54107i bk11: 0a 54107i bk12: 0a 54107i bk13: 0a 54107i bk14: 0a 54107i bk15: 0a 54108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968460
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.009463 
total_CMD = 54107 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 53565 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54107 
n_nop = 53977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002366 
Either_Row_CoL_Bus_Util = 0.002403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.192212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.192212
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54107 n_nop=53977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009463
n_activity=560 dram_eff=0.9143
bk0: 64a 53633i bk1: 64a 53642i bk2: 0a 54105i bk3: 0a 54107i bk4: 0a 54107i bk5: 0a 54107i bk6: 0a 54107i bk7: 0a 54107i bk8: 0a 54107i bk9: 0a 54107i bk10: 0a 54107i bk11: 0a 54107i bk12: 0a 54107i bk13: 0a 54107i bk14: 0a 54107i bk15: 0a 54108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.009463 
total_CMD = 54107 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 53565 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54107 
n_nop = 53977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002366 
Either_Row_CoL_Bus_Util = 0.002403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.264494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.264494
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54107 n_nop=53977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009463
n_activity=562 dram_eff=0.911
bk0: 64a 53646i bk1: 64a 53636i bk2: 0a 54107i bk3: 0a 54107i bk4: 0a 54107i bk5: 0a 54107i bk6: 0a 54107i bk7: 0a 54107i bk8: 0a 54107i bk9: 0a 54107i bk10: 0a 54107i bk11: 0a 54107i bk12: 0a 54107i bk13: 0a 54107i bk14: 0a 54107i bk15: 0a 54107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.009463 
total_CMD = 54107 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 53563 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54107 
n_nop = 53977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002366 
Either_Row_CoL_Bus_Util = 0.002403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.211784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.211784
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54107 n_nop=53977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009463
n_activity=562 dram_eff=0.911
bk0: 64a 53646i bk1: 64a 53631i bk2: 0a 54107i bk3: 0a 54107i bk4: 0a 54107i bk5: 0a 54107i bk6: 0a 54107i bk7: 0a 54107i bk8: 0a 54107i bk9: 0a 54107i bk10: 0a 54107i bk11: 0a 54107i bk12: 0a 54107i bk13: 0a 54107i bk14: 0a 54107i bk15: 0a 54107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.009463 
total_CMD = 54107 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 53563 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54107 
n_nop = 53977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002366 
Either_Row_CoL_Bus_Util = 0.002403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.274733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.274733
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54107 n_nop=53977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009463
n_activity=562 dram_eff=0.911
bk0: 64a 53646i bk1: 64a 53639i bk2: 0a 54107i bk3: 0a 54107i bk4: 0a 54107i bk5: 0a 54107i bk6: 0a 54107i bk7: 0a 54107i bk8: 0a 54107i bk9: 0a 54107i bk10: 0a 54107i bk11: 0a 54107i bk12: 0a 54107i bk13: 0a 54107i bk14: 0a 54107i bk15: 0a 54107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.953789
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.009463 
total_CMD = 54107 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 53563 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54107 
n_nop = 53977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002366 
Either_Row_CoL_Bus_Util = 0.002403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.226015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.226015

========= L2 cache stats =========
L2_cache_bank[0]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 12288
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.3333
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=12288
icnt_total_pkts_simt_to_mem=12288
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12288
Req_Network_cycles = 17498
Req_Network_injected_packets_per_cycle =       0.7023 
Req_Network_conflicts_per_cycle =       0.4456
Req_Network_conflicts_per_cycle_util =       8.4475
Req_Bank_Level_Parallism =      13.3131
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1769
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0219

Reply_Network_injected_packets_num = 12288
Reply_Network_cycles = 17498
Reply_Network_injected_packets_per_cycle =        0.7023
Reply_Network_conflicts_per_cycle =        0.3512
Reply_Network_conflicts_per_cycle_util =       6.0137
Reply_Bank_Level_Parallism =      12.0235
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0365
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0153
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 152917 (inst/sec)
gpgpu_simulation_rate = 2916 (cycle/sec)
gpgpu_silicon_slowdown = 388203x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-4.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 4
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fca55000000
-local mem base_addr = 0x00007fca53000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-4.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 4
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 4: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 5794
gpu_sim_insn = 425984
gpu_ipc =      73.5216
gpu_tot_sim_cycle = 23292
gpu_tot_sim_insn = 1343488
gpu_tot_ipc =      57.6802
gpu_tot_issued_cta = 256
gpu_occupancy = 22.8462% 
gpu_tot_occupancy = 22.5097% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7069
partiton_level_parallism_total  =       0.7034
partiton_level_parallism_util =      12.9620
partiton_level_parallism_util_total  =      13.2236
L2_BW  =      25.6081 GB/Sec
L2_BW_total  =      25.4806 GB/Sec
gpu_total_sim_rate=167936

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[1]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[2]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[3]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35
	L1D_cache_core[4]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[5]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43
	L1D_cache_core[6]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[7]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[8]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[9]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[10]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[11]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[12]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37
	L1D_cache_core[13]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37
	L1D_cache_core[14]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[15]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[16]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43
	L1D_cache_core[17]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[18]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35
	L1D_cache_core[19]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[20]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36
	L1D_cache_core[21]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34
	L1D_cache_core[22]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[23]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[24]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[25]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36
	L1D_cache_core[26]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[27]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[28]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[29]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[30]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[31]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[32]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[33]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[34]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[35]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[36]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[37]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[38]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[39]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[40]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[41]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[42]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[43]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31
	L1D_cache_core[44]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[45]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_total_cache_accesses = 16384
	L1D_total_cache_misses = 16384
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1463
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.060
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8192

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 856
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 607
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
86, 86, 86, 86, 86, 86, 86, 86, 43, 43, 43, 43, 43, 43, 43, 43, 
gpgpu_n_tot_thrd_icount = 1409024
gpgpu_n_tot_w_icount = 44032
gpgpu_n_stall_shd_mem = 4096
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 8192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 65536
gpgpu_n_store_insn = 65536
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4096
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12634	W0_Idle:204843	W0_Scoreboard:291007	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:41984
single_issue_nums: WS0:11008	WS1:11008	WS2:11008	WS3:11008	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 327680 {40:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 327680 {40:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
maxmflatency = 643 
max_icnt2mem_latency = 126 
maxmrqlatency = 65 
max_icnt2sh_latency = 36 
averagemflatency = 296 
avg_icnt2mem_latency = 69 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 4 
mrq_lat_table:35 	8 	43 	246 	650 	1064 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9420 	4967 	1997 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	10270 	6114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11743 	2915 	1222 	480 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5540      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5542      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5544      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1351      1352    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1345      1338    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1358      1348    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1345      1340    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1351      1343    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1344      1344    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1347      1348    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1338      1347    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1346      1340    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1344      1346    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1350      1332    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1347      1336    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1350      1342    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1335      1350    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1344      1349    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1335      1351    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        631       635       300       297         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        632       630       296       293         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        637       637       293       287         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        633       625       289       293         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        632       621       297       296         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        630       628       302       310         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        623       626       290       290         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        620       623       303       310         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        626       625       303       308         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        619       634       288       291         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        628       625       299       304         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        629       626       284       287         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        642       637       290       292         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        633       634       287       287         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        639       643       287       286         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        633       636       288       288         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72024 n_nop=71894 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007109
n_activity=562 dram_eff=0.911
bk0: 64a 71563i bk1: 64a 71548i bk2: 0a 72024i bk3: 0a 72024i bk4: 0a 72024i bk5: 0a 72024i bk6: 0a 72024i bk7: 0a 72024i bk8: 0a 72024i bk9: 0a 72024i bk10: 0a 72024i bk11: 0a 72024i bk12: 0a 72024i bk13: 0a 72024i bk14: 0a 72024i bk15: 0a 72024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.007109 
total_CMD = 72024 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 71480 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72024 
n_nop = 71894 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001777 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.187715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.187715
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72024 n_nop=71894 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007109
n_activity=560 dram_eff=0.9143
bk0: 64a 71555i bk1: 64a 71559i bk2: 0a 72022i bk3: 0a 72024i bk4: 0a 72024i bk5: 0a 72024i bk6: 0a 72024i bk7: 0a 72024i bk8: 0a 72024i bk9: 0a 72024i bk10: 0a 72024i bk11: 0a 72024i bk12: 0a 72024i bk13: 0a 72024i bk14: 0a 72024i bk15: 0a 72025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.007109 
total_CMD = 72024 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 71482 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72024 
n_nop = 71894 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001777 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.153976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.153976
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72024 n_nop=71894 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007109
n_activity=560 dram_eff=0.9143
bk0: 64a 71550i bk1: 64a 71559i bk2: 0a 72022i bk3: 0a 72024i bk4: 0a 72024i bk5: 0a 72024i bk6: 0a 72024i bk7: 0a 72024i bk8: 0a 72024i bk9: 0a 72024i bk10: 0a 72024i bk11: 0a 72024i bk12: 0a 72024i bk13: 0a 72024i bk14: 0a 72024i bk15: 0a 72025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.007109 
total_CMD = 72024 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 71482 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72024 
n_nop = 71894 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001777 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.194157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.194157
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72024 n_nop=71894 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007109
n_activity=560 dram_eff=0.9143
bk0: 64a 71559i bk1: 64a 71559i bk2: 0a 72022i bk3: 0a 72024i bk4: 0a 72024i bk5: 0a 72024i bk6: 0a 72024i bk7: 0a 72024i bk8: 0a 72024i bk9: 0a 72024i bk10: 0a 72024i bk11: 0a 72024i bk12: 0a 72024i bk13: 0a 72024i bk14: 0a 72024i bk15: 0a 72025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.962894
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.007109 
total_CMD = 72024 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 71482 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72024 
n_nop = 71894 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001777 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.167014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.167014
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72024 n_nop=71894 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007109
n_activity=560 dram_eff=0.9143
bk0: 64a 71550i bk1: 64a 71559i bk2: 0a 72022i bk3: 0a 72024i bk4: 0a 72024i bk5: 0a 72024i bk6: 0a 72024i bk7: 0a 72024i bk8: 0a 72024i bk9: 0a 72024i bk10: 0a 72024i bk11: 0a 72024i bk12: 0a 72024i bk13: 0a 72024i bk14: 0a 72024i bk15: 0a 72025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.007109 
total_CMD = 72024 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 71482 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72024 
n_nop = 71894 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001777 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.175275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.175275
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72024 n_nop=71894 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007109
n_activity=560 dram_eff=0.9143
bk0: 64a 71550i bk1: 64a 71559i bk2: 0a 72022i bk3: 0a 72024i bk4: 0a 72024i bk5: 0a 72024i bk6: 0a 72024i bk7: 0a 72024i bk8: 0a 72024i bk9: 0a 72024i bk10: 0a 72024i bk11: 0a 72024i bk12: 0a 72024i bk13: 0a 72024i bk14: 0a 72024i bk15: 0a 72025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.007109 
total_CMD = 72024 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 71482 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72024 
n_nop = 71894 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001777 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.147965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.147965
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72024 n_nop=71894 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007109
n_activity=562 dram_eff=0.911
bk0: 64a 71563i bk1: 64a 71548i bk2: 0a 72024i bk3: 0a 72024i bk4: 0a 72024i bk5: 0a 72024i bk6: 0a 72024i bk7: 0a 72024i bk8: 0a 72024i bk9: 0a 72024i bk10: 0a 72024i bk11: 0a 72024i bk12: 0a 72024i bk13: 0a 72024i bk14: 0a 72024i bk15: 0a 72024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.007109 
total_CMD = 72024 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 71480 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72024 
n_nop = 71894 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001777 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.179996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.179996
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72024 n_nop=71894 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007109
n_activity=562 dram_eff=0.911
bk0: 64a 71563i bk1: 64a 71554i bk2: 0a 72024i bk3: 0a 72024i bk4: 0a 72024i bk5: 0a 72024i bk6: 0a 72024i bk7: 0a 72024i bk8: 0a 72024i bk9: 0a 72024i bk10: 0a 72024i bk11: 0a 72024i bk12: 0a 72024i bk13: 0a 72024i bk14: 0a 72024i bk15: 0a 72024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.957486
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.007109 
total_CMD = 72024 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 71480 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72024 
n_nop = 71894 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001777 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.150714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.150714
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72024 n_nop=71894 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007109
n_activity=562 dram_eff=0.911
bk0: 64a 71563i bk1: 64a 71548i bk2: 0a 72024i bk3: 0a 72024i bk4: 0a 72024i bk5: 0a 72024i bk6: 0a 72024i bk7: 0a 72024i bk8: 0a 72024i bk9: 0a 72024i bk10: 0a 72024i bk11: 0a 72024i bk12: 0a 72024i bk13: 0a 72024i bk14: 0a 72024i bk15: 0a 72024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.007109 
total_CMD = 72024 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 71480 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72024 
n_nop = 71894 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001777 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.171915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.171915
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72024 n_nop=71894 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007109
n_activity=562 dram_eff=0.911
bk0: 64a 71563i bk1: 64a 71548i bk2: 0a 72024i bk3: 0a 72024i bk4: 0a 72024i bk5: 0a 72024i bk6: 0a 72024i bk7: 0a 72024i bk8: 0a 72024i bk9: 0a 72024i bk10: 0a 72024i bk11: 0a 72024i bk12: 0a 72024i bk13: 0a 72024i bk14: 0a 72024i bk15: 0a 72024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.007109 
total_CMD = 72024 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 71480 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72024 
n_nop = 71894 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001777 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.143494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.143494
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72024 n_nop=71894 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007109
n_activity=560 dram_eff=0.9143
bk0: 64a 71550i bk1: 64a 71559i bk2: 0a 72022i bk3: 0a 72024i bk4: 0a 72024i bk5: 0a 72024i bk6: 0a 72024i bk7: 0a 72024i bk8: 0a 72024i bk9: 0a 72024i bk10: 0a 72024i bk11: 0a 72024i bk12: 0a 72024i bk13: 0a 72024i bk14: 0a 72024i bk15: 0a 72025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.007109 
total_CMD = 72024 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 71482 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72024 
n_nop = 71894 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001777 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.174608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.174608
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72024 n_nop=71894 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007109
n_activity=560 dram_eff=0.9143
bk0: 64a 71556i bk1: 64a 71559i bk2: 0a 72022i bk3: 0a 72024i bk4: 0a 72024i bk5: 0a 72024i bk6: 0a 72024i bk7: 0a 72024i bk8: 0a 72024i bk9: 0a 72024i bk10: 0a 72024i bk11: 0a 72024i bk12: 0a 72024i bk13: 0a 72024i bk14: 0a 72024i bk15: 0a 72025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968460
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.007109 
total_CMD = 72024 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 71482 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72024 
n_nop = 71894 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001777 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.144396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.144396
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72024 n_nop=71894 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007109
n_activity=560 dram_eff=0.9143
bk0: 64a 71550i bk1: 64a 71559i bk2: 0a 72022i bk3: 0a 72024i bk4: 0a 72024i bk5: 0a 72024i bk6: 0a 72024i bk7: 0a 72024i bk8: 0a 72024i bk9: 0a 72024i bk10: 0a 72024i bk11: 0a 72024i bk12: 0a 72024i bk13: 0a 72024i bk14: 0a 72024i bk15: 0a 72025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.007109 
total_CMD = 72024 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 71482 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72024 
n_nop = 71894 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001777 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.198698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.198698
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72024 n_nop=71894 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007109
n_activity=562 dram_eff=0.911
bk0: 64a 71563i bk1: 64a 71553i bk2: 0a 72024i bk3: 0a 72024i bk4: 0a 72024i bk5: 0a 72024i bk6: 0a 72024i bk7: 0a 72024i bk8: 0a 72024i bk9: 0a 72024i bk10: 0a 72024i bk11: 0a 72024i bk12: 0a 72024i bk13: 0a 72024i bk14: 0a 72024i bk15: 0a 72024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.007109 
total_CMD = 72024 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 71480 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72024 
n_nop = 71894 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001777 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.159100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.1591
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72024 n_nop=71894 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007109
n_activity=562 dram_eff=0.911
bk0: 64a 71563i bk1: 64a 71548i bk2: 0a 72024i bk3: 0a 72024i bk4: 0a 72024i bk5: 0a 72024i bk6: 0a 72024i bk7: 0a 72024i bk8: 0a 72024i bk9: 0a 72024i bk10: 0a 72024i bk11: 0a 72024i bk12: 0a 72024i bk13: 0a 72024i bk14: 0a 72024i bk15: 0a 72024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.007109 
total_CMD = 72024 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 71480 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72024 
n_nop = 71894 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001777 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.206390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.20639
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72024 n_nop=71894 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007109
n_activity=562 dram_eff=0.911
bk0: 64a 71563i bk1: 64a 71556i bk2: 0a 72024i bk3: 0a 72024i bk4: 0a 72024i bk5: 0a 72024i bk6: 0a 72024i bk7: 0a 72024i bk8: 0a 72024i bk9: 0a 72024i bk10: 0a 72024i bk11: 0a 72024i bk12: 0a 72024i bk13: 0a 72024i bk14: 0a 72024i bk15: 0a 72024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.953789
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.007109 
total_CMD = 72024 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 71480 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72024 
n_nop = 71894 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001777 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.169791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.169791

========= L2 cache stats =========
L2_cache_bank[0]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16384
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.2500
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8192
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=16384
icnt_total_pkts_simt_to_mem=16384
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16384
Req_Network_cycles = 23292
Req_Network_injected_packets_per_cycle =       0.7034 
Req_Network_conflicts_per_cycle =       0.4245
Req_Network_conflicts_per_cycle_util =       7.9798
Req_Bank_Level_Parallism =      13.2236
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1703
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0220

Reply_Network_injected_packets_num = 16384
Reply_Network_cycles = 23292
Reply_Network_injected_packets_per_cycle =        0.7034
Reply_Network_conflicts_per_cycle =        0.3878
Reply_Network_conflicts_per_cycle_util =       6.6363
Reply_Bank_Level_Parallism =      12.0382
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0421
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0153
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 167936 (inst/sec)
gpgpu_simulation_rate = 2911 (cycle/sec)
gpgpu_silicon_slowdown = 388869x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-5.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 5
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fca55000000
-local mem base_addr = 0x00007fca53000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-5.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 5
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 5: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 5976
gpu_sim_insn = 262144
gpu_ipc =      43.8661
gpu_tot_sim_cycle = 29268
gpu_tot_sim_insn = 1605632
gpu_tot_ipc =      54.8596
gpu_tot_issued_cta = 320
gpu_occupancy = 20.5737% 
gpu_tot_occupancy = 22.1028% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.7135
partiton_level_parallism_total  =       0.9097
partiton_level_parallism_util =      21.1570
partiton_level_parallism_util_total  =      15.4521
L2_BW  =      62.0706 GB/Sec
L2_BW_total  =      32.9516 GB/Sec
gpu_total_sim_rate=145966

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[1]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[2]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[3]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 37
	L1D_cache_core[4]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[5]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 45
	L1D_cache_core[6]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[7]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[8]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[9]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 49
	L1D_cache_core[10]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[11]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[12]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[13]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[14]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[15]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[16]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 45
	L1D_cache_core[17]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[18]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 37
	L1D_cache_core[19]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[20]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[21]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 35
	L1D_cache_core[22]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[23]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[24]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[25]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[26]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 34
	L1D_cache_core[27]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 34
	L1D_cache_core[28]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 31
	L1D_cache_core[29]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[30]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 36
	L1D_cache_core[31]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 33
	L1D_cache_core[32]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 29
	L1D_cache_core[33]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 43
	L1D_cache_core[34]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 37
	L1D_cache_core[35]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 35
	L1D_cache_core[36]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[37]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[38]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[39]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[40]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[41]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[42]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 34
	L1D_cache_core[43]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[44]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[45]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 19
	L1D_total_cache_accesses = 26624
	L1D_total_cache_misses = 20480
	L1D_total_cache_miss_rate = 0.7692
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1778
	L1D_cache_data_port_util = 0.035
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16384

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1171
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 607
ctas_completed 320, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
102, 102, 102, 102, 102, 102, 102, 102, 43, 43, 43, 43, 43, 43, 43, 43, 
gpgpu_n_tot_thrd_icount = 1671168
gpgpu_n_tot_w_icount = 52224
gpgpu_n_stall_shd_mem = 12288
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10240
gpgpu_n_mem_write_global = 16384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 81920
gpgpu_n_store_insn = 81920
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12288
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15107	W0_Idle:284541	W0_Scoreboard:347108	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:50176
single_issue_nums: WS0:13056	WS1:13056	WS2:13056	WS3:13056	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 81920 {8:10240,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 655360 {40:16384,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 409600 {40:10240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 131072 {8:16384,}
maxmflatency = 643 
max_icnt2mem_latency = 156 
maxmrqlatency = 65 
max_icnt2sh_latency = 115 
averagemflatency = 288 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 9 
mrq_lat_table:35 	8 	43 	246 	650 	1064 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12538 	12089 	1997 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	13613 	12640 	371 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	16421 	5268 	2411 	1418 	797 	309 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5540      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5542      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5544      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1618      1614    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1613      1602    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1624      1610    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1612      1601    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1617      1606    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1608      1605    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1612      1609    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1602      1610    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1610      1601    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1606      1607    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1613      1592    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1610      1598    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1611      1601    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1597      1607    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1604      1608    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1597      1609    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        631       635       325       313         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        632       630       405       390         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        637       637       325       333         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        633       625       397       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        632       621       343       349         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        630       628       424       451         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        623       626       330       329         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        620       623       430       453         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        626       625       342       342         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        619       634       407       384         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        628       625       326       332         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        629       626       408       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        642       637       326       315         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        633       634       414       420         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        639       643       330       322         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        633       636       418       445         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90503 n_nop=90373 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005657
n_activity=562 dram_eff=0.911
bk0: 64a 90042i bk1: 64a 90027i bk2: 0a 90503i bk3: 0a 90503i bk4: 0a 90503i bk5: 0a 90503i bk6: 0a 90503i bk7: 0a 90503i bk8: 0a 90503i bk9: 0a 90503i bk10: 0a 90503i bk11: 0a 90503i bk12: 0a 90503i bk13: 0a 90503i bk14: 0a 90503i bk15: 0a 90503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.005657 
total_CMD = 90503 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 89959 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90503 
n_nop = 90373 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001414 
Either_Row_CoL_Bus_Util = 0.001436 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.149387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.149387
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90503 n_nop=90373 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005657
n_activity=560 dram_eff=0.9143
bk0: 64a 90034i bk1: 64a 90038i bk2: 0a 90501i bk3: 0a 90503i bk4: 0a 90503i bk5: 0a 90503i bk6: 0a 90503i bk7: 0a 90503i bk8: 0a 90503i bk9: 0a 90503i bk10: 0a 90503i bk11: 0a 90503i bk12: 0a 90503i bk13: 0a 90503i bk14: 0a 90503i bk15: 0a 90504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.005657 
total_CMD = 90503 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 89961 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90503 
n_nop = 90373 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001414 
Either_Row_CoL_Bus_Util = 0.001436 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.122537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.122537
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90503 n_nop=90373 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005657
n_activity=560 dram_eff=0.9143
bk0: 64a 90029i bk1: 64a 90038i bk2: 0a 90501i bk3: 0a 90503i bk4: 0a 90503i bk5: 0a 90503i bk6: 0a 90503i bk7: 0a 90503i bk8: 0a 90503i bk9: 0a 90503i bk10: 0a 90503i bk11: 0a 90503i bk12: 0a 90503i bk13: 0a 90503i bk14: 0a 90503i bk15: 0a 90504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.005657 
total_CMD = 90503 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 89961 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90503 
n_nop = 90373 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001414 
Either_Row_CoL_Bus_Util = 0.001436 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.154514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.154514
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90503 n_nop=90373 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005657
n_activity=560 dram_eff=0.9143
bk0: 64a 90038i bk1: 64a 90038i bk2: 0a 90501i bk3: 0a 90503i bk4: 0a 90503i bk5: 0a 90503i bk6: 0a 90503i bk7: 0a 90503i bk8: 0a 90503i bk9: 0a 90503i bk10: 0a 90503i bk11: 0a 90503i bk12: 0a 90503i bk13: 0a 90503i bk14: 0a 90503i bk15: 0a 90504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.962894
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.005657 
total_CMD = 90503 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 89961 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90503 
n_nop = 90373 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001414 
Either_Row_CoL_Bus_Util = 0.001436 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.132913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.132913
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90503 n_nop=90373 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005657
n_activity=560 dram_eff=0.9143
bk0: 64a 90029i bk1: 64a 90038i bk2: 0a 90501i bk3: 0a 90503i bk4: 0a 90503i bk5: 0a 90503i bk6: 0a 90503i bk7: 0a 90503i bk8: 0a 90503i bk9: 0a 90503i bk10: 0a 90503i bk11: 0a 90503i bk12: 0a 90503i bk13: 0a 90503i bk14: 0a 90503i bk15: 0a 90504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.005657 
total_CMD = 90503 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 89961 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90503 
n_nop = 90373 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001414 
Either_Row_CoL_Bus_Util = 0.001436 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.139487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.139487
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90503 n_nop=90373 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005657
n_activity=560 dram_eff=0.9143
bk0: 64a 90029i bk1: 64a 90038i bk2: 0a 90501i bk3: 0a 90503i bk4: 0a 90503i bk5: 0a 90503i bk6: 0a 90503i bk7: 0a 90503i bk8: 0a 90503i bk9: 0a 90503i bk10: 0a 90503i bk11: 0a 90503i bk12: 0a 90503i bk13: 0a 90503i bk14: 0a 90503i bk15: 0a 90504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.005657 
total_CMD = 90503 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 89961 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90503 
n_nop = 90373 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001414 
Either_Row_CoL_Bus_Util = 0.001436 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.117753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.117753
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90503 n_nop=90373 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005657
n_activity=562 dram_eff=0.911
bk0: 64a 90042i bk1: 64a 90027i bk2: 0a 90503i bk3: 0a 90503i bk4: 0a 90503i bk5: 0a 90503i bk6: 0a 90503i bk7: 0a 90503i bk8: 0a 90503i bk9: 0a 90503i bk10: 0a 90503i bk11: 0a 90503i bk12: 0a 90503i bk13: 0a 90503i bk14: 0a 90503i bk15: 0a 90503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.005657 
total_CMD = 90503 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 89959 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90503 
n_nop = 90373 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001414 
Either_Row_CoL_Bus_Util = 0.001436 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.143244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.143244
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90503 n_nop=90373 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005657
n_activity=562 dram_eff=0.911
bk0: 64a 90042i bk1: 64a 90033i bk2: 0a 90503i bk3: 0a 90503i bk4: 0a 90503i bk5: 0a 90503i bk6: 0a 90503i bk7: 0a 90503i bk8: 0a 90503i bk9: 0a 90503i bk10: 0a 90503i bk11: 0a 90503i bk12: 0a 90503i bk13: 0a 90503i bk14: 0a 90503i bk15: 0a 90503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.957486
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.005657 
total_CMD = 90503 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 89959 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90503 
n_nop = 90373 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001414 
Either_Row_CoL_Bus_Util = 0.001436 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.119941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.119941
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90503 n_nop=90373 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005657
n_activity=562 dram_eff=0.911
bk0: 64a 90042i bk1: 64a 90027i bk2: 0a 90503i bk3: 0a 90503i bk4: 0a 90503i bk5: 0a 90503i bk6: 0a 90503i bk7: 0a 90503i bk8: 0a 90503i bk9: 0a 90503i bk10: 0a 90503i bk11: 0a 90503i bk12: 0a 90503i bk13: 0a 90503i bk14: 0a 90503i bk15: 0a 90503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.005657 
total_CMD = 90503 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 89959 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90503 
n_nop = 90373 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001414 
Either_Row_CoL_Bus_Util = 0.001436 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.136813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.136813
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90503 n_nop=90373 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005657
n_activity=562 dram_eff=0.911
bk0: 64a 90042i bk1: 64a 90027i bk2: 0a 90503i bk3: 0a 90503i bk4: 0a 90503i bk5: 0a 90503i bk6: 0a 90503i bk7: 0a 90503i bk8: 0a 90503i bk9: 0a 90503i bk10: 0a 90503i bk11: 0a 90503i bk12: 0a 90503i bk13: 0a 90503i bk14: 0a 90503i bk15: 0a 90503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.005657 
total_CMD = 90503 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 89959 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90503 
n_nop = 90373 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001414 
Either_Row_CoL_Bus_Util = 0.001436 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.114195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.114195
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90503 n_nop=90373 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005657
n_activity=560 dram_eff=0.9143
bk0: 64a 90029i bk1: 64a 90038i bk2: 0a 90501i bk3: 0a 90503i bk4: 0a 90503i bk5: 0a 90503i bk6: 0a 90503i bk7: 0a 90503i bk8: 0a 90503i bk9: 0a 90503i bk10: 0a 90503i bk11: 0a 90503i bk12: 0a 90503i bk13: 0a 90503i bk14: 0a 90503i bk15: 0a 90504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.005657 
total_CMD = 90503 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 89961 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90503 
n_nop = 90373 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001414 
Either_Row_CoL_Bus_Util = 0.001436 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.138957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.138957
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90503 n_nop=90373 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005657
n_activity=560 dram_eff=0.9143
bk0: 64a 90035i bk1: 64a 90038i bk2: 0a 90501i bk3: 0a 90503i bk4: 0a 90503i bk5: 0a 90503i bk6: 0a 90503i bk7: 0a 90503i bk8: 0a 90503i bk9: 0a 90503i bk10: 0a 90503i bk11: 0a 90503i bk12: 0a 90503i bk13: 0a 90503i bk14: 0a 90503i bk15: 0a 90504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968460
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.005657 
total_CMD = 90503 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 89961 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90503 
n_nop = 90373 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001414 
Either_Row_CoL_Bus_Util = 0.001436 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.114913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.114913
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90503 n_nop=90373 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005657
n_activity=560 dram_eff=0.9143
bk0: 64a 90029i bk1: 64a 90038i bk2: 0a 90501i bk3: 0a 90503i bk4: 0a 90503i bk5: 0a 90503i bk6: 0a 90503i bk7: 0a 90503i bk8: 0a 90503i bk9: 0a 90503i bk10: 0a 90503i bk11: 0a 90503i bk12: 0a 90503i bk13: 0a 90503i bk14: 0a 90503i bk15: 0a 90504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.005657 
total_CMD = 90503 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 89961 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90503 
n_nop = 90373 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001414 
Either_Row_CoL_Bus_Util = 0.001436 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.158127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.158127
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90503 n_nop=90373 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005657
n_activity=562 dram_eff=0.911
bk0: 64a 90042i bk1: 64a 90032i bk2: 0a 90503i bk3: 0a 90503i bk4: 0a 90503i bk5: 0a 90503i bk6: 0a 90503i bk7: 0a 90503i bk8: 0a 90503i bk9: 0a 90503i bk10: 0a 90503i bk11: 0a 90503i bk12: 0a 90503i bk13: 0a 90503i bk14: 0a 90503i bk15: 0a 90503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.005657 
total_CMD = 90503 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 89959 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90503 
n_nop = 90373 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001414 
Either_Row_CoL_Bus_Util = 0.001436 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.126615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.126615
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90503 n_nop=90373 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005657
n_activity=562 dram_eff=0.911
bk0: 64a 90042i bk1: 64a 90027i bk2: 0a 90503i bk3: 0a 90503i bk4: 0a 90503i bk5: 0a 90503i bk6: 0a 90503i bk7: 0a 90503i bk8: 0a 90503i bk9: 0a 90503i bk10: 0a 90503i bk11: 0a 90503i bk12: 0a 90503i bk13: 0a 90503i bk14: 0a 90503i bk15: 0a 90503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.005657 
total_CMD = 90503 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 89959 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90503 
n_nop = 90373 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001414 
Either_Row_CoL_Bus_Util = 0.001436 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.164249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.164249
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90503 n_nop=90373 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005657
n_activity=562 dram_eff=0.911
bk0: 64a 90042i bk1: 64a 90035i bk2: 0a 90503i bk3: 0a 90503i bk4: 0a 90503i bk5: 0a 90503i bk6: 0a 90503i bk7: 0a 90503i bk8: 0a 90503i bk9: 0a 90503i bk10: 0a 90503i bk11: 0a 90503i bk12: 0a 90503i bk13: 0a 90503i bk14: 0a 90503i bk15: 0a 90503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.953789
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.005657 
total_CMD = 90503 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 89959 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90503 
n_nop = 90373 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001414 
Either_Row_CoL_Bus_Util = 0.001436 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.135123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.135123

========= L2 cache stats =========
L2_cache_bank[0]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 26624
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.1538
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16384
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=26624
icnt_total_pkts_simt_to_mem=26624
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 26624
Req_Network_cycles = 29268
Req_Network_injected_packets_per_cycle =       0.9097 
Req_Network_conflicts_per_cycle =       0.5227
Req_Network_conflicts_per_cycle_util =       8.8781
Req_Bank_Level_Parallism =      15.4521
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3855
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0284

Reply_Network_injected_packets_num = 26624
Reply_Network_cycles = 29268
Reply_Network_injected_packets_per_cycle =        0.9097
Reply_Network_conflicts_per_cycle =        0.5372
Reply_Network_conflicts_per_cycle_util =       8.0667
Reply_Bank_Level_Parallism =      13.6603
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1375
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0198
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 145966 (inst/sec)
gpgpu_simulation_rate = 2660 (cycle/sec)
gpgpu_silicon_slowdown = 425563x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-6.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 6
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fca55000000
-local mem base_addr = 0x00007fca53000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-6.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 6
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 6: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 5977
gpu_sim_insn = 262144
gpu_ipc =      43.8588
gpu_tot_sim_cycle = 35245
gpu_tot_sim_insn = 1867776
gpu_tot_ipc =      52.9941
gpu_tot_issued_cta = 384
gpu_occupancy = 20.5099% 
gpu_tot_occupancy = 21.8234% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.7132
partiton_level_parallism_total  =       1.0459
partiton_level_parallism_util =      21.0267
partiton_level_parallism_util_total  =      16.6805
L2_BW  =      62.0602 GB/Sec
L2_BW_total  =      37.8880 GB/Sec
gpu_total_sim_rate=143675

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[1]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[2]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[3]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[4]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[5]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 63
	L1D_cache_core[6]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 63
	L1D_cache_core[7]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[8]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 68
	L1D_cache_core[9]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 67
	L1D_cache_core[10]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 68
	L1D_cache_core[11]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[12]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[13]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[14]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[15]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 64
	L1D_cache_core[16]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[17]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[18]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[19]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 43
	L1D_cache_core[20]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[21]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 37
	L1D_cache_core[22]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[23]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 27
	L1D_cache_core[24]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[25]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[26]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 36
	L1D_cache_core[27]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 36
	L1D_cache_core[28]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 31
	L1D_cache_core[29]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[30]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[31]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 35
	L1D_cache_core[32]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 31
	L1D_cache_core[33]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 45
	L1D_cache_core[34]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[35]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 37
	L1D_cache_core[36]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 34
	L1D_cache_core[37]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[38]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[39]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 43
	L1D_cache_core[40]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[41]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[42]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 36
	L1D_cache_core[43]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 49
	L1D_cache_core[44]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[45]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 37
	L1D_total_cache_accesses = 36864
	L1D_total_cache_misses = 24576
	L1D_total_cache_miss_rate = 0.6667
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2128
	L1D_cache_data_port_util = 0.058
	L1D_cache_fill_port_util = 0.058
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24576

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1521
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 607
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
118, 118, 118, 118, 118, 118, 118, 118, 59, 59, 59, 59, 59, 59, 59, 59, 
gpgpu_n_tot_thrd_icount = 1933312
gpgpu_n_tot_w_icount = 60416
gpgpu_n_stall_shd_mem = 20480
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12288
gpgpu_n_mem_write_global = 24576
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 98304
gpgpu_n_store_insn = 98304
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20480
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18100	W0_Idle:365746	W0_Scoreboard:402930	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:58368
single_issue_nums: WS0:15104	WS1:15104	WS2:15104	WS3:15104	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 98304 {8:12288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 983040 {40:24576,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 196608 {8:24576,}
maxmflatency = 643 
max_icnt2mem_latency = 156 
maxmrqlatency = 65 
max_icnt2sh_latency = 115 
averagemflatency = 284 
avg_icnt2mem_latency = 89 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 11 
mrq_lat_table:35 	8 	43 	246 	650 	1064 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15760 	19107 	1997 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	17269 	18961 	634 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20858 	7436 	3666 	2380 	1519 	1005 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5540      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5542      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5544      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1884      1877    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1878      1868    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1888      1872    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1878      1869    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1877      1860    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1881      1878    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1871      1863    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1875      1882    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1866      1859    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1877      1874    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1870      1851    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1880      1863    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1873      1860    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1856      1872    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1865      1865    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1859      1876    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        631       635       325       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        632       630       423       448         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        637       637       363       396         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        633       625       408       431         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        632       621       343       349         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        630       628       424       451         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        623       626       354       378         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        620       623       430       453         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        626       625       372       401         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        619       634       407       384         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        628       625       373       405         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        629       626       408       414         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        642       637       359       386         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        633       634       414       420         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        639       643       359       391         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        633       636       418       445         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108986 n_nop=108856 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004698
n_activity=562 dram_eff=0.911
bk0: 64a 108525i bk1: 64a 108510i bk2: 0a 108986i bk3: 0a 108986i bk4: 0a 108986i bk5: 0a 108986i bk6: 0a 108986i bk7: 0a 108986i bk8: 0a 108986i bk9: 0a 108986i bk10: 0a 108986i bk11: 0a 108986i bk12: 0a 108986i bk13: 0a 108986i bk14: 0a 108986i bk15: 0a 108986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004698 
total_CMD = 108986 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 108442 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108986 
n_nop = 108856 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001174 
Either_Row_CoL_Bus_Util = 0.001193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.124053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.124053
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108986 n_nop=108856 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004698
n_activity=560 dram_eff=0.9143
bk0: 64a 108517i bk1: 64a 108521i bk2: 0a 108984i bk3: 0a 108986i bk4: 0a 108986i bk5: 0a 108986i bk6: 0a 108986i bk7: 0a 108986i bk8: 0a 108986i bk9: 0a 108986i bk10: 0a 108986i bk11: 0a 108986i bk12: 0a 108986i bk13: 0a 108986i bk14: 0a 108986i bk15: 0a 108987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004698 
total_CMD = 108986 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 108444 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108986 
n_nop = 108856 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001174 
Either_Row_CoL_Bus_Util = 0.001193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.101756
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108986 n_nop=108856 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004698
n_activity=560 dram_eff=0.9143
bk0: 64a 108512i bk1: 64a 108521i bk2: 0a 108984i bk3: 0a 108986i bk4: 0a 108986i bk5: 0a 108986i bk6: 0a 108986i bk7: 0a 108986i bk8: 0a 108986i bk9: 0a 108986i bk10: 0a 108986i bk11: 0a 108986i bk12: 0a 108986i bk13: 0a 108986i bk14: 0a 108986i bk15: 0a 108987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004698 
total_CMD = 108986 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 108444 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108986 
n_nop = 108856 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001174 
Either_Row_CoL_Bus_Util = 0.001193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.128310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.12831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108986 n_nop=108856 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004698
n_activity=560 dram_eff=0.9143
bk0: 64a 108521i bk1: 64a 108521i bk2: 0a 108984i bk3: 0a 108986i bk4: 0a 108986i bk5: 0a 108986i bk6: 0a 108986i bk7: 0a 108986i bk8: 0a 108986i bk9: 0a 108986i bk10: 0a 108986i bk11: 0a 108986i bk12: 0a 108986i bk13: 0a 108986i bk14: 0a 108986i bk15: 0a 108987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.962894
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004698 
total_CMD = 108986 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 108444 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108986 
n_nop = 108856 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001174 
Either_Row_CoL_Bus_Util = 0.001193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.110372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.110372
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108986 n_nop=108856 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004698
n_activity=560 dram_eff=0.9143
bk0: 64a 108512i bk1: 64a 108521i bk2: 0a 108984i bk3: 0a 108986i bk4: 0a 108986i bk5: 0a 108986i bk6: 0a 108986i bk7: 0a 108986i bk8: 0a 108986i bk9: 0a 108986i bk10: 0a 108986i bk11: 0a 108986i bk12: 0a 108986i bk13: 0a 108986i bk14: 0a 108986i bk15: 0a 108987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004698 
total_CMD = 108986 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 108444 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108986 
n_nop = 108856 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001174 
Either_Row_CoL_Bus_Util = 0.001193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.115831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.115831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108986 n_nop=108856 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004698
n_activity=560 dram_eff=0.9143
bk0: 64a 108512i bk1: 64a 108521i bk2: 0a 108984i bk3: 0a 108986i bk4: 0a 108986i bk5: 0a 108986i bk6: 0a 108986i bk7: 0a 108986i bk8: 0a 108986i bk9: 0a 108986i bk10: 0a 108986i bk11: 0a 108986i bk12: 0a 108986i bk13: 0a 108986i bk14: 0a 108986i bk15: 0a 108987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004698 
total_CMD = 108986 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 108444 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108986 
n_nop = 108856 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001174 
Either_Row_CoL_Bus_Util = 0.001193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0977832
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108986 n_nop=108856 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004698
n_activity=562 dram_eff=0.911
bk0: 64a 108525i bk1: 64a 108510i bk2: 0a 108986i bk3: 0a 108986i bk4: 0a 108986i bk5: 0a 108986i bk6: 0a 108986i bk7: 0a 108986i bk8: 0a 108986i bk9: 0a 108986i bk10: 0a 108986i bk11: 0a 108986i bk12: 0a 108986i bk13: 0a 108986i bk14: 0a 108986i bk15: 0a 108986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004698 
total_CMD = 108986 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 108442 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108986 
n_nop = 108856 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001174 
Either_Row_CoL_Bus_Util = 0.001193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.118951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.118951
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108986 n_nop=108856 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004698
n_activity=562 dram_eff=0.911
bk0: 64a 108525i bk1: 64a 108516i bk2: 0a 108986i bk3: 0a 108986i bk4: 0a 108986i bk5: 0a 108986i bk6: 0a 108986i bk7: 0a 108986i bk8: 0a 108986i bk9: 0a 108986i bk10: 0a 108986i bk11: 0a 108986i bk12: 0a 108986i bk13: 0a 108986i bk14: 0a 108986i bk15: 0a 108986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.957486
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004698 
total_CMD = 108986 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 108442 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108986 
n_nop = 108856 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001174 
Either_Row_CoL_Bus_Util = 0.001193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.099600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0996
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108986 n_nop=108856 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004698
n_activity=562 dram_eff=0.911
bk0: 64a 108525i bk1: 64a 108510i bk2: 0a 108986i bk3: 0a 108986i bk4: 0a 108986i bk5: 0a 108986i bk6: 0a 108986i bk7: 0a 108986i bk8: 0a 108986i bk9: 0a 108986i bk10: 0a 108986i bk11: 0a 108986i bk12: 0a 108986i bk13: 0a 108986i bk14: 0a 108986i bk15: 0a 108986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004698 
total_CMD = 108986 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 108442 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108986 
n_nop = 108856 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001174 
Either_Row_CoL_Bus_Util = 0.001193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.113611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.113611
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108986 n_nop=108856 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004698
n_activity=562 dram_eff=0.911
bk0: 64a 108525i bk1: 64a 108510i bk2: 0a 108986i bk3: 0a 108986i bk4: 0a 108986i bk5: 0a 108986i bk6: 0a 108986i bk7: 0a 108986i bk8: 0a 108986i bk9: 0a 108986i bk10: 0a 108986i bk11: 0a 108986i bk12: 0a 108986i bk13: 0a 108986i bk14: 0a 108986i bk15: 0a 108986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004698 
total_CMD = 108986 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 108442 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108986 
n_nop = 108856 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001174 
Either_Row_CoL_Bus_Util = 0.001193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.094829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0948287
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108986 n_nop=108856 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004698
n_activity=560 dram_eff=0.9143
bk0: 64a 108512i bk1: 64a 108521i bk2: 0a 108984i bk3: 0a 108986i bk4: 0a 108986i bk5: 0a 108986i bk6: 0a 108986i bk7: 0a 108986i bk8: 0a 108986i bk9: 0a 108986i bk10: 0a 108986i bk11: 0a 108986i bk12: 0a 108986i bk13: 0a 108986i bk14: 0a 108986i bk15: 0a 108987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004698 
total_CMD = 108986 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 108444 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108986 
n_nop = 108856 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001174 
Either_Row_CoL_Bus_Util = 0.001193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.115391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.115391
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108986 n_nop=108856 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004698
n_activity=560 dram_eff=0.9143
bk0: 64a 108518i bk1: 64a 108521i bk2: 0a 108984i bk3: 0a 108986i bk4: 0a 108986i bk5: 0a 108986i bk6: 0a 108986i bk7: 0a 108986i bk8: 0a 108986i bk9: 0a 108986i bk10: 0a 108986i bk11: 0a 108986i bk12: 0a 108986i bk13: 0a 108986i bk14: 0a 108986i bk15: 0a 108987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968460
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004698 
total_CMD = 108986 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 108444 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108986 
n_nop = 108856 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001174 
Either_Row_CoL_Bus_Util = 0.001193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.095425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0954251
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108986 n_nop=108856 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004698
n_activity=560 dram_eff=0.9143
bk0: 64a 108512i bk1: 64a 108521i bk2: 0a 108984i bk3: 0a 108986i bk4: 0a 108986i bk5: 0a 108986i bk6: 0a 108986i bk7: 0a 108986i bk8: 0a 108986i bk9: 0a 108986i bk10: 0a 108986i bk11: 0a 108986i bk12: 0a 108986i bk13: 0a 108986i bk14: 0a 108986i bk15: 0a 108987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004698 
total_CMD = 108986 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 108444 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108986 
n_nop = 108856 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001174 
Either_Row_CoL_Bus_Util = 0.001193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.131310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.13131
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108986 n_nop=108856 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004698
n_activity=562 dram_eff=0.911
bk0: 64a 108525i bk1: 64a 108515i bk2: 0a 108986i bk3: 0a 108986i bk4: 0a 108986i bk5: 0a 108986i bk6: 0a 108986i bk7: 0a 108986i bk8: 0a 108986i bk9: 0a 108986i bk10: 0a 108986i bk11: 0a 108986i bk12: 0a 108986i bk13: 0a 108986i bk14: 0a 108986i bk15: 0a 108986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004698 
total_CMD = 108986 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 108442 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108986 
n_nop = 108856 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001174 
Either_Row_CoL_Bus_Util = 0.001193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.105142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.105142
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108986 n_nop=108856 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004698
n_activity=562 dram_eff=0.911
bk0: 64a 108525i bk1: 64a 108510i bk2: 0a 108986i bk3: 0a 108986i bk4: 0a 108986i bk5: 0a 108986i bk6: 0a 108986i bk7: 0a 108986i bk8: 0a 108986i bk9: 0a 108986i bk10: 0a 108986i bk11: 0a 108986i bk12: 0a 108986i bk13: 0a 108986i bk14: 0a 108986i bk15: 0a 108986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004698 
total_CMD = 108986 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 108442 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108986 
n_nop = 108856 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001174 
Either_Row_CoL_Bus_Util = 0.001193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.136394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.136394
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108986 n_nop=108856 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004698
n_activity=562 dram_eff=0.911
bk0: 64a 108525i bk1: 64a 108518i bk2: 0a 108986i bk3: 0a 108986i bk4: 0a 108986i bk5: 0a 108986i bk6: 0a 108986i bk7: 0a 108986i bk8: 0a 108986i bk9: 0a 108986i bk10: 0a 108986i bk11: 0a 108986i bk12: 0a 108986i bk13: 0a 108986i bk14: 0a 108986i bk15: 0a 108986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.953789
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004698 
total_CMD = 108986 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 108442 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108986 
n_nop = 108856 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001174 
Either_Row_CoL_Bus_Util = 0.001193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.112207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.112207

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 36864
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.1111
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22528
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24576
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=36864
icnt_total_pkts_simt_to_mem=36864
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 36864
Req_Network_cycles = 35245
Req_Network_injected_packets_per_cycle =       1.0459 
Req_Network_conflicts_per_cycle =       0.5829
Req_Network_conflicts_per_cycle_util =       9.2959
Req_Bank_Level_Parallism =      16.6805
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5274
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0327

Reply_Network_injected_packets_num = 36864
Reply_Network_cycles = 35245
Reply_Network_injected_packets_per_cycle =        1.0459
Reply_Network_conflicts_per_cycle =        0.6410
Reply_Network_conflicts_per_cycle_util =       8.8840
Reply_Bank_Level_Parallism =      14.4963
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2257
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0227
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 143675 (inst/sec)
gpgpu_simulation_rate = 2711 (cycle/sec)
gpgpu_silicon_slowdown = 417558x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-7.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 7
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fca55000000
-local mem base_addr = 0x00007fca53000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-7.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 7
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 33 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 34 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 41 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 42 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 43 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 44 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 7: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 5849
gpu_sim_insn = 376832
gpu_ipc =      64.4267
gpu_tot_sim_cycle = 41094
gpu_tot_sim_insn = 2244608
gpu_tot_ipc =      54.6213
gpu_tot_issued_cta = 448
gpu_occupancy = 22.9949% 
gpu_tot_occupancy = 21.9869% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7003
partiton_level_parallism_total  =       0.9967
partiton_level_parallism_util =      12.2269
partiton_level_parallism_util_total  =      16.0943
L2_BW  =      25.3673 GB/Sec
L2_BW_total  =      36.1059 GB/Sec
gpu_total_sim_rate=149640

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 61
	L1D_cache_core[1]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[2]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[3]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[4]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[5]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 63
	L1D_cache_core[6]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 64
	L1D_cache_core[7]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[8]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 70
	L1D_cache_core[9]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 69
	L1D_cache_core[10]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 68
	L1D_cache_core[11]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[12]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[13]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[14]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[15]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 65
	L1D_cache_core[16]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 83
	L1D_cache_core[17]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 75
	L1D_cache_core[18]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 49
	L1D_cache_core[19]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[20]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[21]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[22]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[23]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 45
	L1D_cache_core[24]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 70
	L1D_cache_core[25]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[26]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[27]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[28]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[29]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[30]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[31]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[32]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 64
	L1D_cache_core[33]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[34]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[35]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 37
	L1D_cache_core[36]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 34
	L1D_cache_core[37]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[38]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[39]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 43
	L1D_cache_core[40]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[41]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[42]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[43]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 49
	L1D_cache_core[44]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[45]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 37
	L1D_total_cache_accesses = 40960
	L1D_total_cache_misses = 28672
	L1D_total_cache_miss_rate = 0.7000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2485
	L1D_cache_data_port_util = 0.050
	L1D_cache_fill_port_util = 0.058
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26624

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1809
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 676
ctas_completed 448, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
141, 141, 141, 141, 141, 141, 141, 141, 59, 59, 59, 59, 59, 59, 59, 59, 
gpgpu_n_tot_thrd_icount = 2310144
gpgpu_n_tot_w_icount = 72192
gpgpu_n_stall_shd_mem = 25088
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14336
gpgpu_n_mem_write_global = 26624
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 114688
gpgpu_n_store_insn = 114688
gpgpu_n_shmem_insn = 98304
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3584
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21504
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24493	W0_Idle:415920	W0_Scoreboard:471623	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:70144
single_issue_nums: WS0:18048	WS1:18048	WS2:18048	WS3:18048	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114688 {8:14336,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1064960 {40:26624,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 573440 {40:14336,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 212992 {8:26624,}
maxmflatency = 643 
max_icnt2mem_latency = 156 
maxmrqlatency = 65 
max_icnt2sh_latency = 115 
averagemflatency = 283 
avg_icnt2mem_latency = 72 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 8 
mrq_lat_table:35 	8 	43 	246 	650 	1064 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18458 	20505 	1997 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	20048 	20278 	634 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	23526 	8365 	3966 	2579 	1519 	1005 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5540      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5542      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5544      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2148      2146    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2144      2133    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2152      2141    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2145      2134    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2140      2121    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2149      2138    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2134      2125    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2142      2141    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2129      2119    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2138      2129    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2131      2109    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2140      2118    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       2135      2119    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       2113      2129    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       2127      2124    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       2115      2133    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        631       635       325       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        632       630       423       448         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        637       637       363       396         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        633       625       408       431         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        632       621       343       349         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        630       628       424       451         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        623       626       354       378         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        620       623       430       453         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        626       625       372       401         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        619       634       407       384         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        628       625       373       405         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        629       626       408       414         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        642       637       359       386         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        633       634       414       420         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        639       643       359       391         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        633       636       418       445         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127073 n_nop=126943 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004029
n_activity=562 dram_eff=0.911
bk0: 64a 126612i bk1: 64a 126597i bk2: 0a 127073i bk3: 0a 127073i bk4: 0a 127073i bk5: 0a 127073i bk6: 0a 127073i bk7: 0a 127073i bk8: 0a 127073i bk9: 0a 127073i bk10: 0a 127073i bk11: 0a 127073i bk12: 0a 127073i bk13: 0a 127073i bk14: 0a 127073i bk15: 0a 127073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004029 
total_CMD = 127073 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 126529 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127073 
n_nop = 126943 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001007 
Either_Row_CoL_Bus_Util = 0.001023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.106396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.106396
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127073 n_nop=126943 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004029
n_activity=560 dram_eff=0.9143
bk0: 64a 126604i bk1: 64a 126608i bk2: 0a 127071i bk3: 0a 127073i bk4: 0a 127073i bk5: 0a 127073i bk6: 0a 127073i bk7: 0a 127073i bk8: 0a 127073i bk9: 0a 127073i bk10: 0a 127073i bk11: 0a 127073i bk12: 0a 127073i bk13: 0a 127073i bk14: 0a 127073i bk15: 0a 127074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004029 
total_CMD = 127073 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 126531 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127073 
n_nop = 126943 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001007 
Either_Row_CoL_Bus_Util = 0.001023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.087273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0872727
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127073 n_nop=126943 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004029
n_activity=560 dram_eff=0.9143
bk0: 64a 126599i bk1: 64a 126608i bk2: 0a 127071i bk3: 0a 127073i bk4: 0a 127073i bk5: 0a 127073i bk6: 0a 127073i bk7: 0a 127073i bk8: 0a 127073i bk9: 0a 127073i bk10: 0a 127073i bk11: 0a 127073i bk12: 0a 127073i bk13: 0a 127073i bk14: 0a 127073i bk15: 0a 127074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004029 
total_CMD = 127073 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 126531 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127073 
n_nop = 126943 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001007 
Either_Row_CoL_Bus_Util = 0.001023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.110047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.110047
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127073 n_nop=126943 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004029
n_activity=560 dram_eff=0.9143
bk0: 64a 126608i bk1: 64a 126608i bk2: 0a 127071i bk3: 0a 127073i bk4: 0a 127073i bk5: 0a 127073i bk6: 0a 127073i bk7: 0a 127073i bk8: 0a 127073i bk9: 0a 127073i bk10: 0a 127073i bk11: 0a 127073i bk12: 0a 127073i bk13: 0a 127073i bk14: 0a 127073i bk15: 0a 127074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.962894
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004029 
total_CMD = 127073 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 126531 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127073 
n_nop = 126943 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001007 
Either_Row_CoL_Bus_Util = 0.001023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.094662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0946621
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127073 n_nop=126943 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004029
n_activity=560 dram_eff=0.9143
bk0: 64a 126599i bk1: 64a 126608i bk2: 0a 127071i bk3: 0a 127073i bk4: 0a 127073i bk5: 0a 127073i bk6: 0a 127073i bk7: 0a 127073i bk8: 0a 127073i bk9: 0a 127073i bk10: 0a 127073i bk11: 0a 127073i bk12: 0a 127073i bk13: 0a 127073i bk14: 0a 127073i bk15: 0a 127074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004029 
total_CMD = 127073 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 126531 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127073 
n_nop = 126943 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001007 
Either_Row_CoL_Bus_Util = 0.001023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.099344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0993445
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127073 n_nop=126943 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004029
n_activity=560 dram_eff=0.9143
bk0: 64a 126599i bk1: 64a 126608i bk2: 0a 127071i bk3: 0a 127073i bk4: 0a 127073i bk5: 0a 127073i bk6: 0a 127073i bk7: 0a 127073i bk8: 0a 127073i bk9: 0a 127073i bk10: 0a 127073i bk11: 0a 127073i bk12: 0a 127073i bk13: 0a 127073i bk14: 0a 127073i bk15: 0a 127074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004029 
total_CMD = 127073 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 126531 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127073 
n_nop = 126943 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001007 
Either_Row_CoL_Bus_Util = 0.001023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.083865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0838652
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127073 n_nop=126943 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004029
n_activity=562 dram_eff=0.911
bk0: 64a 126612i bk1: 64a 126597i bk2: 0a 127073i bk3: 0a 127073i bk4: 0a 127073i bk5: 0a 127073i bk6: 0a 127073i bk7: 0a 127073i bk8: 0a 127073i bk9: 0a 127073i bk10: 0a 127073i bk11: 0a 127073i bk12: 0a 127073i bk13: 0a 127073i bk14: 0a 127073i bk15: 0a 127073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004029 
total_CMD = 127073 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 126529 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127073 
n_nop = 126943 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001007 
Either_Row_CoL_Bus_Util = 0.001023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.102020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.10202
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127073 n_nop=126943 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004029
n_activity=562 dram_eff=0.911
bk0: 64a 126612i bk1: 64a 126603i bk2: 0a 127073i bk3: 0a 127073i bk4: 0a 127073i bk5: 0a 127073i bk6: 0a 127073i bk7: 0a 127073i bk8: 0a 127073i bk9: 0a 127073i bk10: 0a 127073i bk11: 0a 127073i bk12: 0a 127073i bk13: 0a 127073i bk14: 0a 127073i bk15: 0a 127073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.957486
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004029 
total_CMD = 127073 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 126529 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127073 
n_nop = 126943 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001007 
Either_Row_CoL_Bus_Util = 0.001023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.085423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0854233
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127073 n_nop=126943 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004029
n_activity=562 dram_eff=0.911
bk0: 64a 126612i bk1: 64a 126597i bk2: 0a 127073i bk3: 0a 127073i bk4: 0a 127073i bk5: 0a 127073i bk6: 0a 127073i bk7: 0a 127073i bk8: 0a 127073i bk9: 0a 127073i bk10: 0a 127073i bk11: 0a 127073i bk12: 0a 127073i bk13: 0a 127073i bk14: 0a 127073i bk15: 0a 127073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004029 
total_CMD = 127073 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 126529 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127073 
n_nop = 126943 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001007 
Either_Row_CoL_Bus_Util = 0.001023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0974401
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127073 n_nop=126943 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004029
n_activity=562 dram_eff=0.911
bk0: 64a 126612i bk1: 64a 126597i bk2: 0a 127073i bk3: 0a 127073i bk4: 0a 127073i bk5: 0a 127073i bk6: 0a 127073i bk7: 0a 127073i bk8: 0a 127073i bk9: 0a 127073i bk10: 0a 127073i bk11: 0a 127073i bk12: 0a 127073i bk13: 0a 127073i bk14: 0a 127073i bk15: 0a 127073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004029 
total_CMD = 127073 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 126529 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127073 
n_nop = 126943 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001007 
Either_Row_CoL_Bus_Util = 0.001023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.081331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0813312
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127073 n_nop=126943 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004029
n_activity=560 dram_eff=0.9143
bk0: 64a 126599i bk1: 64a 126608i bk2: 0a 127071i bk3: 0a 127073i bk4: 0a 127073i bk5: 0a 127073i bk6: 0a 127073i bk7: 0a 127073i bk8: 0a 127073i bk9: 0a 127073i bk10: 0a 127073i bk11: 0a 127073i bk12: 0a 127073i bk13: 0a 127073i bk14: 0a 127073i bk15: 0a 127074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004029 
total_CMD = 127073 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 126531 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127073 
n_nop = 126943 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001007 
Either_Row_CoL_Bus_Util = 0.001023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.098967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0989667
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127073 n_nop=126943 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004029
n_activity=560 dram_eff=0.9143
bk0: 64a 126605i bk1: 64a 126608i bk2: 0a 127071i bk3: 0a 127073i bk4: 0a 127073i bk5: 0a 127073i bk6: 0a 127073i bk7: 0a 127073i bk8: 0a 127073i bk9: 0a 127073i bk10: 0a 127073i bk11: 0a 127073i bk12: 0a 127073i bk13: 0a 127073i bk14: 0a 127073i bk15: 0a 127074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968460
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004029 
total_CMD = 127073 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 126531 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127073 
n_nop = 126943 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001007 
Either_Row_CoL_Bus_Util = 0.001023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.081843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0818427
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127073 n_nop=126943 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004029
n_activity=560 dram_eff=0.9143
bk0: 64a 126599i bk1: 64a 126608i bk2: 0a 127071i bk3: 0a 127073i bk4: 0a 127073i bk5: 0a 127073i bk6: 0a 127073i bk7: 0a 127073i bk8: 0a 127073i bk9: 0a 127073i bk10: 0a 127073i bk11: 0a 127073i bk12: 0a 127073i bk13: 0a 127073i bk14: 0a 127073i bk15: 0a 127074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004029 
total_CMD = 127073 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 126531 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127073 
n_nop = 126943 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001007 
Either_Row_CoL_Bus_Util = 0.001023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.112620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.11262
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127073 n_nop=126943 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004029
n_activity=562 dram_eff=0.911
bk0: 64a 126612i bk1: 64a 126602i bk2: 0a 127073i bk3: 0a 127073i bk4: 0a 127073i bk5: 0a 127073i bk6: 0a 127073i bk7: 0a 127073i bk8: 0a 127073i bk9: 0a 127073i bk10: 0a 127073i bk11: 0a 127073i bk12: 0a 127073i bk13: 0a 127073i bk14: 0a 127073i bk15: 0a 127073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004029 
total_CMD = 127073 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 126529 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127073 
n_nop = 126943 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001007 
Either_Row_CoL_Bus_Util = 0.001023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.090177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0901765
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127073 n_nop=126943 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004029
n_activity=562 dram_eff=0.911
bk0: 64a 126612i bk1: 64a 126597i bk2: 0a 127073i bk3: 0a 127073i bk4: 0a 127073i bk5: 0a 127073i bk6: 0a 127073i bk7: 0a 127073i bk8: 0a 127073i bk9: 0a 127073i bk10: 0a 127073i bk11: 0a 127073i bk12: 0a 127073i bk13: 0a 127073i bk14: 0a 127073i bk15: 0a 127073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004029 
total_CMD = 127073 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 126529 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127073 
n_nop = 126943 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001007 
Either_Row_CoL_Bus_Util = 0.001023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.116980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.11698
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127073 n_nop=126943 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004029
n_activity=562 dram_eff=0.911
bk0: 64a 126612i bk1: 64a 126605i bk2: 0a 127073i bk3: 0a 127073i bk4: 0a 127073i bk5: 0a 127073i bk6: 0a 127073i bk7: 0a 127073i bk8: 0a 127073i bk9: 0a 127073i bk10: 0a 127073i bk11: 0a 127073i bk12: 0a 127073i bk13: 0a 127073i bk14: 0a 127073i bk15: 0a 127073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.953789
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004029 
total_CMD = 127073 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 126529 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127073 
n_nop = 126943 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001007 
Either_Row_CoL_Bus_Util = 0.001023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.096236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.096236

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 40960
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.1000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26624
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=40960
icnt_total_pkts_simt_to_mem=40960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 40960
Req_Network_cycles = 41094
Req_Network_injected_packets_per_cycle =       0.9967 
Req_Network_conflicts_per_cycle =       0.5493
Req_Network_conflicts_per_cycle_util =       8.8692
Req_Bank_Level_Parallism =      16.0943
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4731
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0311

Reply_Network_injected_packets_num = 40960
Reply_Network_cycles = 41094
Reply_Network_injected_packets_per_cycle =        0.9967
Reply_Network_conflicts_per_cycle =        0.6133
Reply_Network_conflicts_per_cycle_util =       8.6873
Reply_Bank_Level_Parallism =      14.1193
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2010
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0217
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 149640 (inst/sec)
gpgpu_simulation_rate = 2739 (cycle/sec)
gpgpu_silicon_slowdown = 413289x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-8.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 8
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fca55000000
-local mem base_addr = 0x00007fca53000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-8.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 8
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 43 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 44 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 8: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 5860
gpu_sim_insn = 376832
gpu_ipc =      64.3058
gpu_tot_sim_cycle = 46954
gpu_tot_sim_insn = 2621440
gpu_tot_ipc =      55.8300
gpu_tot_issued_cta = 512
gpu_occupancy = 23.0170% 
gpu_tot_occupancy = 22.1126% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6990
partiton_level_parallism_total  =       0.9596
partiton_level_parallism_util =      12.3003
partiton_level_parallism_util_total  =      15.6553
L2_BW  =      25.3197 GB/Sec
L2_BW_total  =      34.7597 GB/Sec
gpu_total_sim_rate=154202

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 71
	L1D_cache_core[1]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 74
	L1D_cache_core[2]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 74
	L1D_cache_core[3]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 62
	L1D_cache_core[4]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 76
	L1D_cache_core[5]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[6]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 66
	L1D_cache_core[7]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 61
	L1D_cache_core[8]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 72
	L1D_cache_core[9]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 71
	L1D_cache_core[10]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 70
	L1D_cache_core[11]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[12]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[13]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[14]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[15]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 67
	L1D_cache_core[16]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 85
	L1D_cache_core[17]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 76
	L1D_cache_core[18]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[19]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[20]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[21]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[22]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[23]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 45
	L1D_cache_core[24]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 70
	L1D_cache_core[25]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[26]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[27]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[28]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[29]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[30]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[31]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[32]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 64
	L1D_cache_core[33]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[34]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[35]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 103
	L1D_cache_core[36]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 45
	L1D_cache_core[37]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[38]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[39]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 62
	L1D_cache_core[40]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[41]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 62
	L1D_cache_core[42]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[43]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 67
	L1D_cache_core[44]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 49
	L1D_cache_core[45]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 55
	L1D_total_cache_accesses = 45056
	L1D_total_cache_misses = 32768
	L1D_total_cache_miss_rate = 0.7273
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2836
	L1D_cache_data_port_util = 0.044
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 770
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 28672

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 770
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
164, 164, 164, 164, 164, 164, 164, 164, 82, 82, 82, 82, 82, 82, 82, 82, 
gpgpu_n_tot_thrd_icount = 2686976
gpgpu_n_tot_w_icount = 83968
gpgpu_n_stall_shd_mem = 29696
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16384
gpgpu_n_mem_write_global = 28672
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 131072
gpgpu_n_store_insn = 131072
gpgpu_n_shmem_insn = 131072
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7168
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22528
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31007	W0_Idle:465834	W0_Scoreboard:539943	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:81920
single_issue_nums: WS0:20992	WS1:20992	WS2:20992	WS3:20992	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131072 {8:16384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1146880 {40:28672,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655360 {40:16384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 229376 {8:28672,}
maxmflatency = 643 
max_icnt2mem_latency = 156 
maxmrqlatency = 65 
max_icnt2sh_latency = 115 
averagemflatency = 280 
avg_icnt2mem_latency = 71 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 8 
mrq_lat_table:35 	8 	43 	246 	650 	1064 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21163 	21896 	1997 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	22803 	21619 	634 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	26206 	9337 	4313 	2675 	1520 	1005 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5540      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5542      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5544      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2408      2406    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2409      2399    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2411      2400    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2410      2400    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2404      2382    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2413      2399    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2397      2386    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2407      2403    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2388      2378    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2396      2391    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2390      2367    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2399      2380    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       2393      2374    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       2374      2391    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       2386      2379    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       2377      2397    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        631       635       325       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        632       630       423       448         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        637       637       363       396         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        633       625       408       431         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        632       621       343       349         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        630       628       424       451         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        623       626       354       378         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        620       623       430       453         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        626       625       372       401         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        619       634       407       384         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        628       625       373       405         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        629       626       408       414         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        642       637       359       386         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        633       634       414       420         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        639       643       359       391         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        633       636       418       445         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145194 n_nop=145064 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003526
n_activity=562 dram_eff=0.911
bk0: 64a 144733i bk1: 64a 144718i bk2: 0a 145194i bk3: 0a 145194i bk4: 0a 145194i bk5: 0a 145194i bk6: 0a 145194i bk7: 0a 145194i bk8: 0a 145194i bk9: 0a 145194i bk10: 0a 145194i bk11: 0a 145194i bk12: 0a 145194i bk13: 0a 145194i bk14: 0a 145194i bk15: 0a 145194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003526 
total_CMD = 145194 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 144650 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145194 
n_nop = 145064 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000895 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.093117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0931168
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145194 n_nop=145064 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003526
n_activity=560 dram_eff=0.9143
bk0: 64a 144725i bk1: 64a 144729i bk2: 0a 145192i bk3: 0a 145194i bk4: 0a 145194i bk5: 0a 145194i bk6: 0a 145194i bk7: 0a 145194i bk8: 0a 145194i bk9: 0a 145194i bk10: 0a 145194i bk11: 0a 145194i bk12: 0a 145194i bk13: 0a 145194i bk14: 0a 145194i bk15: 0a 145195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003526 
total_CMD = 145194 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 144652 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145194 
n_nop = 145064 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000895 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.076381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0763806
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145194 n_nop=145064 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003526
n_activity=560 dram_eff=0.9143
bk0: 64a 144720i bk1: 64a 144729i bk2: 0a 145192i bk3: 0a 145194i bk4: 0a 145194i bk5: 0a 145194i bk6: 0a 145194i bk7: 0a 145194i bk8: 0a 145194i bk9: 0a 145194i bk10: 0a 145194i bk11: 0a 145194i bk12: 0a 145194i bk13: 0a 145194i bk14: 0a 145194i bk15: 0a 145195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003526 
total_CMD = 145194 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 144652 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145194 
n_nop = 145064 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000895 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.096313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0963125
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145194 n_nop=145064 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003526
n_activity=560 dram_eff=0.9143
bk0: 64a 144729i bk1: 64a 144729i bk2: 0a 145192i bk3: 0a 145194i bk4: 0a 145194i bk5: 0a 145194i bk6: 0a 145194i bk7: 0a 145194i bk8: 0a 145194i bk9: 0a 145194i bk10: 0a 145194i bk11: 0a 145194i bk12: 0a 145194i bk13: 0a 145194i bk14: 0a 145194i bk15: 0a 145195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.962894
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003526 
total_CMD = 145194 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 144652 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145194 
n_nop = 145064 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000895 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.082848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0828478
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145194 n_nop=145064 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003526
n_activity=560 dram_eff=0.9143
bk0: 64a 144720i bk1: 64a 144729i bk2: 0a 145192i bk3: 0a 145194i bk4: 0a 145194i bk5: 0a 145194i bk6: 0a 145194i bk7: 0a 145194i bk8: 0a 145194i bk9: 0a 145194i bk10: 0a 145194i bk11: 0a 145194i bk12: 0a 145194i bk13: 0a 145194i bk14: 0a 145194i bk15: 0a 145195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003526 
total_CMD = 145194 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 144652 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145194 
n_nop = 145064 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000895 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.086946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0869457
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145194 n_nop=145064 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003526
n_activity=560 dram_eff=0.9143
bk0: 64a 144720i bk1: 64a 144729i bk2: 0a 145192i bk3: 0a 145194i bk4: 0a 145194i bk5: 0a 145194i bk6: 0a 145194i bk7: 0a 145194i bk8: 0a 145194i bk9: 0a 145194i bk10: 0a 145194i bk11: 0a 145194i bk12: 0a 145194i bk13: 0a 145194i bk14: 0a 145194i bk15: 0a 145195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003526 
total_CMD = 145194 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 144652 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145194 
n_nop = 145064 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000895 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.073398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0733984
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145194 n_nop=145064 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003526
n_activity=562 dram_eff=0.911
bk0: 64a 144733i bk1: 64a 144718i bk2: 0a 145194i bk3: 0a 145194i bk4: 0a 145194i bk5: 0a 145194i bk6: 0a 145194i bk7: 0a 145194i bk8: 0a 145194i bk9: 0a 145194i bk10: 0a 145194i bk11: 0a 145194i bk12: 0a 145194i bk13: 0a 145194i bk14: 0a 145194i bk15: 0a 145194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003526 
total_CMD = 145194 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 144650 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145194 
n_nop = 145064 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000895 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.089287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0892874
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145194 n_nop=145064 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003526
n_activity=562 dram_eff=0.911
bk0: 64a 144733i bk1: 64a 144724i bk2: 0a 145194i bk3: 0a 145194i bk4: 0a 145194i bk5: 0a 145194i bk6: 0a 145194i bk7: 0a 145194i bk8: 0a 145194i bk9: 0a 145194i bk10: 0a 145194i bk11: 0a 145194i bk12: 0a 145194i bk13: 0a 145194i bk14: 0a 145194i bk15: 0a 145194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.957486
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003526 
total_CMD = 145194 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 144650 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145194 
n_nop = 145064 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000895 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.074762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.074762
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145194 n_nop=145064 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003526
n_activity=562 dram_eff=0.911
bk0: 64a 144733i bk1: 64a 144718i bk2: 0a 145194i bk3: 0a 145194i bk4: 0a 145194i bk5: 0a 145194i bk6: 0a 145194i bk7: 0a 145194i bk8: 0a 145194i bk9: 0a 145194i bk10: 0a 145194i bk11: 0a 145194i bk12: 0a 145194i bk13: 0a 145194i bk14: 0a 145194i bk15: 0a 145194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003526 
total_CMD = 145194 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 144650 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145194 
n_nop = 145064 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000895 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.085279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.085279
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145194 n_nop=145064 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003526
n_activity=562 dram_eff=0.911
bk0: 64a 144733i bk1: 64a 144718i bk2: 0a 145194i bk3: 0a 145194i bk4: 0a 145194i bk5: 0a 145194i bk6: 0a 145194i bk7: 0a 145194i bk8: 0a 145194i bk9: 0a 145194i bk10: 0a 145194i bk11: 0a 145194i bk12: 0a 145194i bk13: 0a 145194i bk14: 0a 145194i bk15: 0a 145194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003526 
total_CMD = 145194 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 144650 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145194 
n_nop = 145064 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000895 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.071181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0711806
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145194 n_nop=145064 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003526
n_activity=560 dram_eff=0.9143
bk0: 64a 144720i bk1: 64a 144729i bk2: 0a 145192i bk3: 0a 145194i bk4: 0a 145194i bk5: 0a 145194i bk6: 0a 145194i bk7: 0a 145194i bk8: 0a 145194i bk9: 0a 145194i bk10: 0a 145194i bk11: 0a 145194i bk12: 0a 145194i bk13: 0a 145194i bk14: 0a 145194i bk15: 0a 145195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003526 
total_CMD = 145194 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 144652 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145194 
n_nop = 145064 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000895 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.086615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0866152
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145194 n_nop=145064 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003526
n_activity=560 dram_eff=0.9143
bk0: 64a 144726i bk1: 64a 144729i bk2: 0a 145192i bk3: 0a 145194i bk4: 0a 145194i bk5: 0a 145194i bk6: 0a 145194i bk7: 0a 145194i bk8: 0a 145194i bk9: 0a 145194i bk10: 0a 145194i bk11: 0a 145194i bk12: 0a 145194i bk13: 0a 145194i bk14: 0a 145194i bk15: 0a 145195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968460
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003526 
total_CMD = 145194 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 144652 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145194 
n_nop = 145064 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000895 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.071628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0716283
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145194 n_nop=145064 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003526
n_activity=560 dram_eff=0.9143
bk0: 64a 144720i bk1: 64a 144729i bk2: 0a 145192i bk3: 0a 145194i bk4: 0a 145194i bk5: 0a 145194i bk6: 0a 145194i bk7: 0a 145194i bk8: 0a 145194i bk9: 0a 145194i bk10: 0a 145194i bk11: 0a 145194i bk12: 0a 145194i bk13: 0a 145194i bk14: 0a 145194i bk15: 0a 145195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003526 
total_CMD = 145194 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 144652 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145194 
n_nop = 145064 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000895 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.098565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0985647
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145194 n_nop=145064 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003526
n_activity=562 dram_eff=0.911
bk0: 64a 144733i bk1: 64a 144723i bk2: 0a 145194i bk3: 0a 145194i bk4: 0a 145194i bk5: 0a 145194i bk6: 0a 145194i bk7: 0a 145194i bk8: 0a 145194i bk9: 0a 145194i bk10: 0a 145194i bk11: 0a 145194i bk12: 0a 145194i bk13: 0a 145194i bk14: 0a 145194i bk15: 0a 145194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003526 
total_CMD = 145194 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 144650 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145194 
n_nop = 145064 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000895 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.078922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.078922
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145194 n_nop=145064 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003526
n_activity=562 dram_eff=0.911
bk0: 64a 144733i bk1: 64a 144718i bk2: 0a 145194i bk3: 0a 145194i bk4: 0a 145194i bk5: 0a 145194i bk6: 0a 145194i bk7: 0a 145194i bk8: 0a 145194i bk9: 0a 145194i bk10: 0a 145194i bk11: 0a 145194i bk12: 0a 145194i bk13: 0a 145194i bk14: 0a 145194i bk15: 0a 145194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003526 
total_CMD = 145194 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 144650 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145194 
n_nop = 145064 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000895 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.102380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.10238
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145194 n_nop=145064 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003526
n_activity=562 dram_eff=0.911
bk0: 64a 144733i bk1: 64a 144726i bk2: 0a 145194i bk3: 0a 145194i bk4: 0a 145194i bk5: 0a 145194i bk6: 0a 145194i bk7: 0a 145194i bk8: 0a 145194i bk9: 0a 145194i bk10: 0a 145194i bk11: 0a 145194i bk12: 0a 145194i bk13: 0a 145194i bk14: 0a 145194i bk15: 0a 145194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.953789
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003526 
total_CMD = 145194 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 144650 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145194 
n_nop = 145064 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000895 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.084225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0842252

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 45056
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0909
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26624
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 28672
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=45056
icnt_total_pkts_simt_to_mem=45056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 45056
Req_Network_cycles = 46954
Req_Network_injected_packets_per_cycle =       0.9596 
Req_Network_conflicts_per_cycle =       0.5234
Req_Network_conflicts_per_cycle_util =       8.5393
Req_Bank_Level_Parallism =      15.6553
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4326
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0300

Reply_Network_injected_packets_num = 45056
Reply_Network_cycles = 46954
Reply_Network_injected_packets_per_cycle =        0.9596
Reply_Network_conflicts_per_cycle =        0.5908
Reply_Network_conflicts_per_cycle_util =       8.5098
Reply_Bank_Level_Parallism =      13.8209
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1815
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0209
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 154202 (inst/sec)
gpgpu_simulation_rate = 2762 (cycle/sec)
gpgpu_silicon_slowdown = 409847x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-9.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 9
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fca55000000
-local mem base_addr = 0x00007fca53000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-9.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 9
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 30 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 34 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 35 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 38 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 39 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 40 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 41 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 42 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 43 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 44 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 45 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 9: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 5785
gpu_sim_insn = 376832
gpu_ipc =      65.1395
gpu_tot_sim_cycle = 52739
gpu_tot_sim_insn = 2998272
gpu_tot_ipc =      56.8511
gpu_tot_issued_cta = 576
gpu_occupancy = 22.7488% 
gpu_tot_occupancy = 22.1781% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7080
partiton_level_parallism_total  =       0.9320
partiton_level_parallism_util =      14.6286
partiton_level_parallism_util_total  =      15.5643
L2_BW  =      25.6480 GB/Sec
L2_BW_total  =      33.7603 GB/Sec
gpu_total_sim_rate=157803

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 74
	L1D_cache_core[1]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 77
	L1D_cache_core[2]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 75
	L1D_cache_core[3]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 65
	L1D_cache_core[4]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[5]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 82
	L1D_cache_core[6]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 100
	L1D_cache_core[7]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[8]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[9]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 99
	L1D_cache_core[10]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 85
	L1D_cache_core[11]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 73
	L1D_cache_core[12]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[13]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[14]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[15]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 122
	L1D_cache_core[16]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 119
	L1D_cache_core[17]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 108
	L1D_cache_core[18]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[19]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 83
	L1D_cache_core[20]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 84
	L1D_cache_core[21]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 89
	L1D_cache_core[22]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 74
	L1D_cache_core[23]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[24]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 71
	L1D_cache_core[25]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[26]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[27]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[28]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 49
	L1D_cache_core[29]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[30]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[31]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[32]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 65
	L1D_cache_core[33]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[34]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[35]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 104
	L1D_cache_core[36]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[37]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[38]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[39]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 63
	L1D_cache_core[40]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 80
	L1D_cache_core[41]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 63
	L1D_cache_core[42]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 49
	L1D_cache_core[43]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 68
	L1D_cache_core[44]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[45]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 56
	L1D_total_cache_accesses = 49152
	L1D_total_cache_misses = 36864
	L1D_total_cache_miss_rate = 0.7500
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3389
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30720

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2293
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1096
ctas_completed 576, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
187, 187, 187, 187, 187, 187, 187, 187, 82, 82, 82, 82, 82, 82, 82, 82, 
gpgpu_n_tot_thrd_icount = 3063808
gpgpu_n_tot_w_icount = 95744
gpgpu_n_stall_shd_mem = 31744
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18432
gpgpu_n_mem_write_global = 30720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 147456
gpgpu_n_store_insn = 147456
gpgpu_n_shmem_insn = 163840
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8192
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 23552
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33774	W0_Idle:518594	W0_Scoreboard:601136	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:93696
single_issue_nums: WS0:23936	WS1:23936	WS2:23936	WS3:23936	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 147456 {8:18432,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1228800 {40:30720,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 737280 {40:18432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 245760 {8:30720,}
maxmflatency = 643 
max_icnt2mem_latency = 156 
maxmrqlatency = 65 
max_icnt2sh_latency = 115 
averagemflatency = 277 
avg_icnt2mem_latency = 70 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 8 
mrq_lat_table:35 	8 	43 	246 	650 	1064 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23312 	23843 	1997 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	25076 	23442 	634 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28556 	10302 	4830 	2930 	1529 	1005 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5540      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5542      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5544      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2666      2671    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2669      2661    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2668      2664    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2670      2661    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2664      2638    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2677      2660    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2657      2642    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2670      2664    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2648      2639    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2658      2655    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2650      2629    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2659      2642    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       2654      2636    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       2632      2652    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       2647      2640    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       2635      2658    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        631       635       325       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        632       630       423       448         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        637       637       363       396         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        633       625       408       431         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        632       621       343       349         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        630       628       424       451         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        623       626       354       378         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        620       623       430       453         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        626       625       372       401         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        619       634       407       384         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        628       625       373       405         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        629       626       408       414         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        642       637       359       386         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        633       634       414       420         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        639       643       359       391         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        633       636       418       445         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163083 n_nop=162953 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00314
n_activity=562 dram_eff=0.911
bk0: 64a 162622i bk1: 64a 162607i bk2: 0a 163083i bk3: 0a 163083i bk4: 0a 163083i bk5: 0a 163083i bk6: 0a 163083i bk7: 0a 163083i bk8: 0a 163083i bk9: 0a 163083i bk10: 0a 163083i bk11: 0a 163083i bk12: 0a 163083i bk13: 0a 163083i bk14: 0a 163083i bk15: 0a 163083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003140 
total_CMD = 163083 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 162539 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163083 
n_nop = 162953 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.082903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0829026
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163083 n_nop=162953 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00314
n_activity=560 dram_eff=0.9143
bk0: 64a 162614i bk1: 64a 162618i bk2: 0a 163081i bk3: 0a 163083i bk4: 0a 163083i bk5: 0a 163083i bk6: 0a 163083i bk7: 0a 163083i bk8: 0a 163083i bk9: 0a 163083i bk10: 0a 163083i bk11: 0a 163083i bk12: 0a 163083i bk13: 0a 163083i bk14: 0a 163083i bk15: 0a 163084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003140 
total_CMD = 163083 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 162541 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163083 
n_nop = 162953 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.068002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0680022
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163083 n_nop=162953 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00314
n_activity=560 dram_eff=0.9143
bk0: 64a 162609i bk1: 64a 162618i bk2: 0a 163081i bk3: 0a 163083i bk4: 0a 163083i bk5: 0a 163083i bk6: 0a 163083i bk7: 0a 163083i bk8: 0a 163083i bk9: 0a 163083i bk10: 0a 163083i bk11: 0a 163083i bk12: 0a 163083i bk13: 0a 163083i bk14: 0a 163083i bk15: 0a 163084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003140 
total_CMD = 163083 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 162541 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163083 
n_nop = 162953 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.085748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0857477
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163083 n_nop=162953 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00314
n_activity=560 dram_eff=0.9143
bk0: 64a 162618i bk1: 64a 162618i bk2: 0a 163081i bk3: 0a 163083i bk4: 0a 163083i bk5: 0a 163083i bk6: 0a 163083i bk7: 0a 163083i bk8: 0a 163083i bk9: 0a 163083i bk10: 0a 163083i bk11: 0a 163083i bk12: 0a 163083i bk13: 0a 163083i bk14: 0a 163083i bk15: 0a 163084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.962894
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003140 
total_CMD = 163083 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 162541 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163083 
n_nop = 162953 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.073760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.07376
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163083 n_nop=162953 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00314
n_activity=560 dram_eff=0.9143
bk0: 64a 162609i bk1: 64a 162618i bk2: 0a 163081i bk3: 0a 163083i bk4: 0a 163083i bk5: 0a 163083i bk6: 0a 163083i bk7: 0a 163083i bk8: 0a 163083i bk9: 0a 163083i bk10: 0a 163083i bk11: 0a 163083i bk12: 0a 163083i bk13: 0a 163083i bk14: 0a 163083i bk15: 0a 163084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003140 
total_CMD = 163083 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 162541 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163083 
n_nop = 162953 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.077408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0774084
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163083 n_nop=162953 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00314
n_activity=560 dram_eff=0.9143
bk0: 64a 162609i bk1: 64a 162618i bk2: 0a 163081i bk3: 0a 163083i bk4: 0a 163083i bk5: 0a 163083i bk6: 0a 163083i bk7: 0a 163083i bk8: 0a 163083i bk9: 0a 163083i bk10: 0a 163083i bk11: 0a 163083i bk12: 0a 163083i bk13: 0a 163083i bk14: 0a 163083i bk15: 0a 163084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003140 
total_CMD = 163083 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 162541 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163083 
n_nop = 162953 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.065347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0653471
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163083 n_nop=162953 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00314
n_activity=562 dram_eff=0.911
bk0: 64a 162622i bk1: 64a 162607i bk2: 0a 163083i bk3: 0a 163083i bk4: 0a 163083i bk5: 0a 163083i bk6: 0a 163083i bk7: 0a 163083i bk8: 0a 163083i bk9: 0a 163083i bk10: 0a 163083i bk11: 0a 163083i bk12: 0a 163083i bk13: 0a 163083i bk14: 0a 163083i bk15: 0a 163083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003140 
total_CMD = 163083 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 162539 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163083 
n_nop = 162953 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.079493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0794933
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163083 n_nop=162953 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00314
n_activity=562 dram_eff=0.911
bk0: 64a 162622i bk1: 64a 162613i bk2: 0a 163083i bk3: 0a 163083i bk4: 0a 163083i bk5: 0a 163083i bk6: 0a 163083i bk7: 0a 163083i bk8: 0a 163083i bk9: 0a 163083i bk10: 0a 163083i bk11: 0a 163083i bk12: 0a 163083i bk13: 0a 163083i bk14: 0a 163083i bk15: 0a 163083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.957486
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003140 
total_CMD = 163083 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 162539 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163083 
n_nop = 162953 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.066561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0665612
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163083 n_nop=162953 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00314
n_activity=562 dram_eff=0.911
bk0: 64a 162622i bk1: 64a 162607i bk2: 0a 163083i bk3: 0a 163083i bk4: 0a 163083i bk5: 0a 163083i bk6: 0a 163083i bk7: 0a 163083i bk8: 0a 163083i bk9: 0a 163083i bk10: 0a 163083i bk11: 0a 163083i bk12: 0a 163083i bk13: 0a 163083i bk14: 0a 163083i bk15: 0a 163083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003140 
total_CMD = 163083 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 162539 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163083 
n_nop = 162953 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.075925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0759245
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163083 n_nop=162953 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00314
n_activity=562 dram_eff=0.911
bk0: 64a 162622i bk1: 64a 162607i bk2: 0a 163083i bk3: 0a 163083i bk4: 0a 163083i bk5: 0a 163083i bk6: 0a 163083i bk7: 0a 163083i bk8: 0a 163083i bk9: 0a 163083i bk10: 0a 163083i bk11: 0a 163083i bk12: 0a 163083i bk13: 0a 163083i bk14: 0a 163083i bk15: 0a 163083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003140 
total_CMD = 163083 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 162539 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163083 
n_nop = 162953 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.063373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0633726
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163083 n_nop=162953 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00314
n_activity=560 dram_eff=0.9143
bk0: 64a 162609i bk1: 64a 162618i bk2: 0a 163081i bk3: 0a 163083i bk4: 0a 163083i bk5: 0a 163083i bk6: 0a 163083i bk7: 0a 163083i bk8: 0a 163083i bk9: 0a 163083i bk10: 0a 163083i bk11: 0a 163083i bk12: 0a 163083i bk13: 0a 163083i bk14: 0a 163083i bk15: 0a 163084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003140 
total_CMD = 163083 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 162541 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163083 
n_nop = 162953 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.077114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0771141
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163083 n_nop=162953 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00314
n_activity=560 dram_eff=0.9143
bk0: 64a 162615i bk1: 64a 162618i bk2: 0a 163081i bk3: 0a 163083i bk4: 0a 163083i bk5: 0a 163083i bk6: 0a 163083i bk7: 0a 163083i bk8: 0a 163083i bk9: 0a 163083i bk10: 0a 163083i bk11: 0a 163083i bk12: 0a 163083i bk13: 0a 163083i bk14: 0a 163083i bk15: 0a 163084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968460
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003140 
total_CMD = 163083 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 162541 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163083 
n_nop = 162953 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.063771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0637712
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163083 n_nop=162953 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00314
n_activity=560 dram_eff=0.9143
bk0: 64a 162609i bk1: 64a 162618i bk2: 0a 163081i bk3: 0a 163083i bk4: 0a 163083i bk5: 0a 163083i bk6: 0a 163083i bk7: 0a 163083i bk8: 0a 163083i bk9: 0a 163083i bk10: 0a 163083i bk11: 0a 163083i bk12: 0a 163083i bk13: 0a 163083i bk14: 0a 163083i bk15: 0a 163084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003140 
total_CMD = 163083 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 162541 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163083 
n_nop = 162953 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.087753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0877529
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163083 n_nop=162953 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00314
n_activity=562 dram_eff=0.911
bk0: 64a 162622i bk1: 64a 162612i bk2: 0a 163083i bk3: 0a 163083i bk4: 0a 163083i bk5: 0a 163083i bk6: 0a 163083i bk7: 0a 163083i bk8: 0a 163083i bk9: 0a 163083i bk10: 0a 163083i bk11: 0a 163083i bk12: 0a 163083i bk13: 0a 163083i bk14: 0a 163083i bk15: 0a 163083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003140 
total_CMD = 163083 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 162539 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163083 
n_nop = 162953 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.070265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0702648
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163083 n_nop=162953 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00314
n_activity=562 dram_eff=0.911
bk0: 64a 162622i bk1: 64a 162607i bk2: 0a 163083i bk3: 0a 163083i bk4: 0a 163083i bk5: 0a 163083i bk6: 0a 163083i bk7: 0a 163083i bk8: 0a 163083i bk9: 0a 163083i bk10: 0a 163083i bk11: 0a 163083i bk12: 0a 163083i bk13: 0a 163083i bk14: 0a 163083i bk15: 0a 163083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003140 
total_CMD = 163083 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 162539 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163083 
n_nop = 162953 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.091150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0911499
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163083 n_nop=162953 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00314
n_activity=562 dram_eff=0.911
bk0: 64a 162622i bk1: 64a 162615i bk2: 0a 163083i bk3: 0a 163083i bk4: 0a 163083i bk5: 0a 163083i bk6: 0a 163083i bk7: 0a 163083i bk8: 0a 163083i bk9: 0a 163083i bk10: 0a 163083i bk11: 0a 163083i bk12: 0a 163083i bk13: 0a 163083i bk14: 0a 163083i bk15: 0a 163083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.953789
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003140 
total_CMD = 163083 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 162539 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163083 
n_nop = 162953 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.074986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0749864

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 49152
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0833
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28672
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18432
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30720
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=49152
icnt_total_pkts_simt_to_mem=49152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 49152
Req_Network_cycles = 52739
Req_Network_injected_packets_per_cycle =       0.9320 
Req_Network_conflicts_per_cycle =       0.5065
Req_Network_conflicts_per_cycle_util =       8.4579
Req_Bank_Level_Parallism =      15.5643
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4027
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0291

Reply_Network_injected_packets_num = 49152
Reply_Network_cycles = 52739
Reply_Network_injected_packets_per_cycle =        0.9320
Reply_Network_conflicts_per_cycle =        0.5839
Reply_Network_conflicts_per_cycle_util =       8.6089
Reply_Bank_Level_Parallism =      13.7411
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1693
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0203
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 157803 (inst/sec)
gpgpu_simulation_rate = 2775 (cycle/sec)
gpgpu_silicon_slowdown = 407927x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-10.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 10
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fca55000000
-local mem base_addr = 0x00007fca53000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-10.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 10
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 33 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 34 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 35 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 38 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 39 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 40 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 44 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 45 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 10: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 5779
gpu_sim_insn = 376832
gpu_ipc =      65.2071
gpu_tot_sim_cycle = 58518
gpu_tot_sim_insn = 3375104
gpu_tot_ipc =      57.6763
gpu_tot_issued_cta = 640
gpu_occupancy = 22.8613% 
gpu_tot_occupancy = 22.2419% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7088
partiton_level_parallism_total  =       0.9099
partiton_level_parallism_util =      14.0756
partiton_level_parallism_util_total  =      15.4387
L2_BW  =      25.6746 GB/Sec
L2_BW_total  =      32.9617 GB/Sec
gpu_total_sim_rate=160719

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 77
	L1D_cache_core[1]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[2]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 78
	L1D_cache_core[3]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 66
	L1D_cache_core[4]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 81
	L1D_cache_core[5]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 84
	L1D_cache_core[6]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 103
	L1D_cache_core[7]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[8]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 97
	L1D_cache_core[9]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 102
	L1D_cache_core[10]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 88
	L1D_cache_core[11]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 76
	L1D_cache_core[12]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 98
	L1D_cache_core[13]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[14]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[15]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 125
	L1D_cache_core[16]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 122
	L1D_cache_core[17]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 111
	L1D_cache_core[18]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[19]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 86
	L1D_cache_core[20]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 87
	L1D_cache_core[21]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 92
	L1D_cache_core[22]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 77
	L1D_cache_core[23]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[24]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 100
	L1D_cache_core[25]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[26]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 89
	L1D_cache_core[27]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 86
	L1D_cache_core[28]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 84
	L1D_cache_core[29]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 83
	L1D_cache_core[30]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[31]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 81
	L1D_cache_core[32]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[33]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 88
	L1D_cache_core[34]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 76
	L1D_cache_core[35]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[36]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 80
	L1D_cache_core[37]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 82
	L1D_cache_core[38]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 84
	L1D_cache_core[39]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[40]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 131
	L1D_cache_core[41]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 100
	L1D_cache_core[42]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[43]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 69
	L1D_cache_core[44]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[45]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 57
	L1D_total_cache_accesses = 53248
	L1D_total_cache_misses = 40960
	L1D_total_cache_miss_rate = 0.7692
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4039
	L1D_cache_data_port_util = 0.036
	L1D_cache_fill_port_util = 0.060
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2589
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1450
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
210, 210, 210, 210, 210, 210, 210, 210, 82, 82, 82, 82, 82, 82, 82, 82, 
gpgpu_n_tot_thrd_icount = 3440640
gpgpu_n_tot_w_icount = 107520
gpgpu_n_stall_shd_mem = 33792
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 20480
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 163840
gpgpu_n_store_insn = 163840
gpgpu_n_shmem_insn = 196608
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 9216
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 24576
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36634	W0_Idle:571014	W0_Scoreboard:662596	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105472
single_issue_nums: WS0:26880	WS1:26880	WS2:26880	WS3:26880	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 163840 {8:20480,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310720 {40:32768,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 819200 {40:20480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
maxmflatency = 643 
max_icnt2mem_latency = 156 
maxmrqlatency = 65 
max_icnt2sh_latency = 115 
averagemflatency = 276 
avg_icnt2mem_latency = 70 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 7 
mrq_lat_table:35 	8 	43 	246 	650 	1064 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25444 	25807 	1997 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	27311 	25303 	634 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30989 	11282 	5347 	3096 	1529 	1005 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5540      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5542      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5544      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2928      2932    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2935      2926    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2931      2925    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2933      2925    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2926      2901    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2940      2920    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2919      2905    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2933      2924    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2909      2901    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2920      2916    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2911      2890    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2921      2903    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       2918      2895    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       2895      2910    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       2908      2897    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       2900      2918    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        631       635       325       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        632       630       423       448         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        637       637       363       396         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        633       625       408       431         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        632       621       343       349         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        630       628       424       451         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        623       626       354       378         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        620       623       430       453         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        626       625       372       401         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        619       634       407       384         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        628       625       373       405         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        629       626       408       414         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        642       637       359       386         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        633       634       414       420         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        639       643       359       391         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        633       636       418       445         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180953 n_nop=180823 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002829
n_activity=562 dram_eff=0.911
bk0: 64a 180492i bk1: 64a 180477i bk2: 0a 180953i bk3: 0a 180953i bk4: 0a 180953i bk5: 0a 180953i bk6: 0a 180953i bk7: 0a 180953i bk8: 0a 180953i bk9: 0a 180953i bk10: 0a 180953i bk11: 0a 180953i bk12: 0a 180953i bk13: 0a 180953i bk14: 0a 180953i bk15: 0a 180953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002829 
total_CMD = 180953 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 180409 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180953 
n_nop = 180823 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000718 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.074716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0747155
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180953 n_nop=180823 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002829
n_activity=560 dram_eff=0.9143
bk0: 64a 180484i bk1: 64a 180488i bk2: 0a 180951i bk3: 0a 180953i bk4: 0a 180953i bk5: 0a 180953i bk6: 0a 180953i bk7: 0a 180953i bk8: 0a 180953i bk9: 0a 180953i bk10: 0a 180953i bk11: 0a 180953i bk12: 0a 180953i bk13: 0a 180953i bk14: 0a 180953i bk15: 0a 180954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002829 
total_CMD = 180953 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 180411 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180953 
n_nop = 180823 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000718 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.061287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0612866
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180953 n_nop=180823 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002829
n_activity=560 dram_eff=0.9143
bk0: 64a 180479i bk1: 64a 180488i bk2: 0a 180951i bk3: 0a 180953i bk4: 0a 180953i bk5: 0a 180953i bk6: 0a 180953i bk7: 0a 180953i bk8: 0a 180953i bk9: 0a 180953i bk10: 0a 180953i bk11: 0a 180953i bk12: 0a 180953i bk13: 0a 180953i bk14: 0a 180953i bk15: 0a 180954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002829 
total_CMD = 180953 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 180411 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180953 
n_nop = 180823 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000718 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.077280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0772797
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180953 n_nop=180823 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002829
n_activity=560 dram_eff=0.9143
bk0: 64a 180488i bk1: 64a 180488i bk2: 0a 180951i bk3: 0a 180953i bk4: 0a 180953i bk5: 0a 180953i bk6: 0a 180953i bk7: 0a 180953i bk8: 0a 180953i bk9: 0a 180953i bk10: 0a 180953i bk11: 0a 180953i bk12: 0a 180953i bk13: 0a 180953i bk14: 0a 180953i bk15: 0a 180954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.962894
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002829 
total_CMD = 180953 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 180411 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180953 
n_nop = 180823 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000718 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.066476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0664758
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180953 n_nop=180823 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002829
n_activity=560 dram_eff=0.9143
bk0: 64a 180479i bk1: 64a 180488i bk2: 0a 180951i bk3: 0a 180953i bk4: 0a 180953i bk5: 0a 180953i bk6: 0a 180953i bk7: 0a 180953i bk8: 0a 180953i bk9: 0a 180953i bk10: 0a 180953i bk11: 0a 180953i bk12: 0a 180953i bk13: 0a 180953i bk14: 0a 180953i bk15: 0a 180954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002829 
total_CMD = 180953 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 180411 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180953 
n_nop = 180823 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000718 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.069764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.069764
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180953 n_nop=180823 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002829
n_activity=560 dram_eff=0.9143
bk0: 64a 180479i bk1: 64a 180488i bk2: 0a 180951i bk3: 0a 180953i bk4: 0a 180953i bk5: 0a 180953i bk6: 0a 180953i bk7: 0a 180953i bk8: 0a 180953i bk9: 0a 180953i bk10: 0a 180953i bk11: 0a 180953i bk12: 0a 180953i bk13: 0a 180953i bk14: 0a 180953i bk15: 0a 180954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002829 
total_CMD = 180953 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 180411 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180953 
n_nop = 180823 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000718 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0588937
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180953 n_nop=180823 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002829
n_activity=562 dram_eff=0.911
bk0: 64a 180492i bk1: 64a 180477i bk2: 0a 180953i bk3: 0a 180953i bk4: 0a 180953i bk5: 0a 180953i bk6: 0a 180953i bk7: 0a 180953i bk8: 0a 180953i bk9: 0a 180953i bk10: 0a 180953i bk11: 0a 180953i bk12: 0a 180953i bk13: 0a 180953i bk14: 0a 180953i bk15: 0a 180953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002829 
total_CMD = 180953 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 180409 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180953 
n_nop = 180823 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000718 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.071643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0716429
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180953 n_nop=180823 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002829
n_activity=562 dram_eff=0.911
bk0: 64a 180492i bk1: 64a 180483i bk2: 0a 180953i bk3: 0a 180953i bk4: 0a 180953i bk5: 0a 180953i bk6: 0a 180953i bk7: 0a 180953i bk8: 0a 180953i bk9: 0a 180953i bk10: 0a 180953i bk11: 0a 180953i bk12: 0a 180953i bk13: 0a 180953i bk14: 0a 180953i bk15: 0a 180953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.957486
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002829 
total_CMD = 180953 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 180409 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180953 
n_nop = 180823 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000718 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.059988
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180953 n_nop=180823 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002829
n_activity=562 dram_eff=0.911
bk0: 64a 180492i bk1: 64a 180477i bk2: 0a 180953i bk3: 0a 180953i bk4: 0a 180953i bk5: 0a 180953i bk6: 0a 180953i bk7: 0a 180953i bk8: 0a 180953i bk9: 0a 180953i bk10: 0a 180953i bk11: 0a 180953i bk12: 0a 180953i bk13: 0a 180953i bk14: 0a 180953i bk15: 0a 180953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002829 
total_CMD = 180953 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 180409 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180953 
n_nop = 180823 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000718 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.068427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0684266
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180953 n_nop=180823 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002829
n_activity=562 dram_eff=0.911
bk0: 64a 180492i bk1: 64a 180477i bk2: 0a 180953i bk3: 0a 180953i bk4: 0a 180953i bk5: 0a 180953i bk6: 0a 180953i bk7: 0a 180953i bk8: 0a 180953i bk9: 0a 180953i bk10: 0a 180953i bk11: 0a 180953i bk12: 0a 180953i bk13: 0a 180953i bk14: 0a 180953i bk15: 0a 180953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002829 
total_CMD = 180953 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 180409 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180953 
n_nop = 180823 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000718 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0571143
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180953 n_nop=180823 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002829
n_activity=560 dram_eff=0.9143
bk0: 64a 180479i bk1: 64a 180488i bk2: 0a 180951i bk3: 0a 180953i bk4: 0a 180953i bk5: 0a 180953i bk6: 0a 180953i bk7: 0a 180953i bk8: 0a 180953i bk9: 0a 180953i bk10: 0a 180953i bk11: 0a 180953i bk12: 0a 180953i bk13: 0a 180953i bk14: 0a 180953i bk15: 0a 180954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002829 
total_CMD = 180953 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 180411 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180953 
n_nop = 180823 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000718 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.069499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0694987
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180953 n_nop=180823 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002829
n_activity=560 dram_eff=0.9143
bk0: 64a 180485i bk1: 64a 180488i bk2: 0a 180951i bk3: 0a 180953i bk4: 0a 180953i bk5: 0a 180953i bk6: 0a 180953i bk7: 0a 180953i bk8: 0a 180953i bk9: 0a 180953i bk10: 0a 180953i bk11: 0a 180953i bk12: 0a 180953i bk13: 0a 180953i bk14: 0a 180953i bk15: 0a 180954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968460
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002829 
total_CMD = 180953 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 180411 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180953 
n_nop = 180823 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000718 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0574735
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180953 n_nop=180823 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002829
n_activity=560 dram_eff=0.9143
bk0: 64a 180479i bk1: 64a 180488i bk2: 0a 180951i bk3: 0a 180953i bk4: 0a 180953i bk5: 0a 180953i bk6: 0a 180953i bk7: 0a 180953i bk8: 0a 180953i bk9: 0a 180953i bk10: 0a 180953i bk11: 0a 180953i bk12: 0a 180953i bk13: 0a 180953i bk14: 0a 180953i bk15: 0a 180954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002829 
total_CMD = 180953 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 180411 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180953 
n_nop = 180823 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000718 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.079087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0790868
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180953 n_nop=180823 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002829
n_activity=562 dram_eff=0.911
bk0: 64a 180492i bk1: 64a 180482i bk2: 0a 180953i bk3: 0a 180953i bk4: 0a 180953i bk5: 0a 180953i bk6: 0a 180953i bk7: 0a 180953i bk8: 0a 180953i bk9: 0a 180953i bk10: 0a 180953i bk11: 0a 180953i bk12: 0a 180953i bk13: 0a 180953i bk14: 0a 180953i bk15: 0a 180953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002829 
total_CMD = 180953 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 180409 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180953 
n_nop = 180823 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000718 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.063326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0633258
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180953 n_nop=180823 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002829
n_activity=562 dram_eff=0.911
bk0: 64a 180492i bk1: 64a 180477i bk2: 0a 180953i bk3: 0a 180953i bk4: 0a 180953i bk5: 0a 180953i bk6: 0a 180953i bk7: 0a 180953i bk8: 0a 180953i bk9: 0a 180953i bk10: 0a 180953i bk11: 0a 180953i bk12: 0a 180953i bk13: 0a 180953i bk14: 0a 180953i bk15: 0a 180953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002829 
total_CMD = 180953 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 180409 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180953 
n_nop = 180823 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000718 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.082148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0821484
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180953 n_nop=180823 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002829
n_activity=562 dram_eff=0.911
bk0: 64a 180492i bk1: 64a 180485i bk2: 0a 180953i bk3: 0a 180953i bk4: 0a 180953i bk5: 0a 180953i bk6: 0a 180953i bk7: 0a 180953i bk8: 0a 180953i bk9: 0a 180953i bk10: 0a 180953i bk11: 0a 180953i bk12: 0a 180953i bk13: 0a 180953i bk14: 0a 180953i bk15: 0a 180953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.953789
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002829 
total_CMD = 180953 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 180409 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180953 
n_nop = 180823 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000718 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.067581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0675811

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 53248
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0769
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18432
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=53248
icnt_total_pkts_simt_to_mem=53248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 53248
Req_Network_cycles = 58518
Req_Network_injected_packets_per_cycle =       0.9099 
Req_Network_conflicts_per_cycle =       0.4922
Req_Network_conflicts_per_cycle_util =       8.3502
Req_Bank_Level_Parallism =      15.4387
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3788
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0284

Reply_Network_injected_packets_num = 53248
Reply_Network_cycles = 58518
Reply_Network_injected_packets_per_cycle =        0.9099
Reply_Network_conflicts_per_cycle =        0.5737
Reply_Network_conflicts_per_cycle_util =       8.6077
Reply_Bank_Level_Parallism =      13.6533
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1584
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0198
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 160719 (inst/sec)
gpgpu_simulation_rate = 2786 (cycle/sec)
gpgpu_silicon_slowdown = 406317x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-11.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 11
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fca55000000
-local mem base_addr = 0x00007fca53000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-11.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 11
GPGPU-Sim uArch: Shader 42 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 30 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 31 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 32 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 35 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 37 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 38 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 39 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 40 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 11: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 5779
gpu_sim_insn = 360448
gpu_ipc =      62.3720
gpu_tot_sim_cycle = 64297
gpu_tot_sim_insn = 3735552
gpu_tot_ipc =      58.0984
gpu_tot_issued_cta = 704
gpu_occupancy = 22.7846% 
gpu_tot_occupancy = 22.2884% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7088
partiton_level_parallism_total  =       0.8919
partiton_level_parallism_util =      14.1730
partiton_level_parallism_util_total  =      15.3408
L2_BW  =      25.6746 GB/Sec
L2_BW_total  =      32.3068 GB/Sec
gpu_total_sim_rate=162415

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 109
	L1D_cache_core[1]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 114
	L1D_cache_core[2]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 111
	L1D_cache_core[3]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 92
	L1D_cache_core[4]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[5]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 131
	L1D_cache_core[6]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 127
	L1D_cache_core[7]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 122
	L1D_cache_core[8]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 122
	L1D_cache_core[9]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 125
	L1D_cache_core[10]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 117
	L1D_cache_core[11]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 110
	L1D_cache_core[12]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 131
	L1D_cache_core[13]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 112
	L1D_cache_core[14]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 99
	L1D_cache_core[15]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[16]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 125
	L1D_cache_core[17]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 114
	L1D_cache_core[18]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 61
	L1D_cache_core[19]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 89
	L1D_cache_core[20]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 90
	L1D_cache_core[21]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[22]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 80
	L1D_cache_core[23]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 62
	L1D_cache_core[24]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 102
	L1D_cache_core[25]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 98
	L1D_cache_core[26]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 92
	L1D_cache_core[27]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 89
	L1D_cache_core[28]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 87
	L1D_cache_core[29]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 85
	L1D_cache_core[30]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 94
	L1D_cache_core[31]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 84
	L1D_cache_core[32]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 106
	L1D_cache_core[33]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[34]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[35]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 127
	L1D_cache_core[36]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 83
	L1D_cache_core[37]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 85
	L1D_cache_core[38]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 87
	L1D_cache_core[39]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 97
	L1D_cache_core[40]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[41]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 101
	L1D_cache_core[42]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 83
	L1D_cache_core[43]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[44]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 75
	L1D_cache_core[45]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 84
	L1D_total_cache_accesses = 57344
	L1D_total_cache_misses = 45056
	L1D_total_cache_miss_rate = 0.7857
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4616
	L1D_cache_data_port_util = 0.033
	L1D_cache_fill_port_util = 0.060
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1786
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 34816

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2830
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1786
ctas_completed 704, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
232, 232, 232, 232, 232, 232, 232, 232, 104, 104, 104, 104, 104, 104, 104, 104, 
gpgpu_n_tot_thrd_icount = 3801088
gpgpu_n_tot_w_icount = 118784
gpgpu_n_stall_shd_mem = 35840
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22528
gpgpu_n_mem_write_global = 34816
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 180224
gpgpu_n_store_insn = 180224
gpgpu_n_shmem_insn = 229376
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 10240
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25600
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:38945	W0_Idle:624007	W0_Scoreboard:724716	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:116736
single_issue_nums: WS0:29696	WS1:29696	WS2:29696	WS3:29696	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 180224 {8:22528,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1392640 {40:34816,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 901120 {40:22528,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 278528 {8:34816,}
maxmflatency = 643 
max_icnt2mem_latency = 156 
maxmrqlatency = 65 
max_icnt2sh_latency = 115 
averagemflatency = 274 
avg_icnt2mem_latency = 69 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 7 
mrq_lat_table:35 	8 	43 	246 	650 	1064 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	27475 	27872 	1997 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29523 	27187 	634 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	33304 	12174 	5856 	3439 	1566 	1005 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5540      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5542      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5544      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3190      3191    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3197      3194    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3192      3183    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3195      3193    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3189      3159    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3203      3187    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3183      3164    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       3196      3190    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       3168      3161    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3176      3181    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3168      3150    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3176      3167    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       3173      3154    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       3149      3169    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3163      3155    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       3154      3178    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        631       635       325       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        632       630       423       448         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        637       637       363       396         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        633       625       408       431         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        632       621       343       349         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        630       628       424       451         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        623       626       354       378         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        620       623       430       453         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        626       625       372       401         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        619       634       407       384         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        628       625       373       405         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        629       626       408       414         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        642       637       359       386         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        633       634       414       420         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        639       643       359       391         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        633       636       418       445         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198824 n_nop=198694 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002575
n_activity=562 dram_eff=0.911
bk0: 64a 198363i bk1: 64a 198348i bk2: 0a 198824i bk3: 0a 198824i bk4: 0a 198824i bk5: 0a 198824i bk6: 0a 198824i bk7: 0a 198824i bk8: 0a 198824i bk9: 0a 198824i bk10: 0a 198824i bk11: 0a 198824i bk12: 0a 198824i bk13: 0a 198824i bk14: 0a 198824i bk15: 0a 198824i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002575 
total_CMD = 198824 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 198280 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198824 
n_nop = 198694 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.068000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0679998
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198824 n_nop=198694 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002575
n_activity=560 dram_eff=0.9143
bk0: 64a 198355i bk1: 64a 198359i bk2: 0a 198822i bk3: 0a 198824i bk4: 0a 198824i bk5: 0a 198824i bk6: 0a 198824i bk7: 0a 198824i bk8: 0a 198824i bk9: 0a 198824i bk10: 0a 198824i bk11: 0a 198824i bk12: 0a 198824i bk13: 0a 198824i bk14: 0a 198824i bk15: 0a 198825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002575 
total_CMD = 198824 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 198282 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198824 
n_nop = 198694 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.055778
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198824 n_nop=198694 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002575
n_activity=560 dram_eff=0.9143
bk0: 64a 198350i bk1: 64a 198359i bk2: 0a 198822i bk3: 0a 198824i bk4: 0a 198824i bk5: 0a 198824i bk6: 0a 198824i bk7: 0a 198824i bk8: 0a 198824i bk9: 0a 198824i bk10: 0a 198824i bk11: 0a 198824i bk12: 0a 198824i bk13: 0a 198824i bk14: 0a 198824i bk15: 0a 198825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002575 
total_CMD = 198824 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 198282 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198824 
n_nop = 198694 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.070334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0703336
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198824 n_nop=198694 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002575
n_activity=560 dram_eff=0.9143
bk0: 64a 198359i bk1: 64a 198359i bk2: 0a 198822i bk3: 0a 198824i bk4: 0a 198824i bk5: 0a 198824i bk6: 0a 198824i bk7: 0a 198824i bk8: 0a 198824i bk9: 0a 198824i bk10: 0a 198824i bk11: 0a 198824i bk12: 0a 198824i bk13: 0a 198824i bk14: 0a 198824i bk15: 0a 198825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.962894
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002575 
total_CMD = 198824 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 198282 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198824 
n_nop = 198694 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.060501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0605007
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198824 n_nop=198694 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002575
n_activity=560 dram_eff=0.9143
bk0: 64a 198350i bk1: 64a 198359i bk2: 0a 198822i bk3: 0a 198824i bk4: 0a 198824i bk5: 0a 198824i bk6: 0a 198824i bk7: 0a 198824i bk8: 0a 198824i bk9: 0a 198824i bk10: 0a 198824i bk11: 0a 198824i bk12: 0a 198824i bk13: 0a 198824i bk14: 0a 198824i bk15: 0a 198825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002575 
total_CMD = 198824 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 198282 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198824 
n_nop = 198694 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.063493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0634933
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198824 n_nop=198694 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002575
n_activity=560 dram_eff=0.9143
bk0: 64a 198350i bk1: 64a 198359i bk2: 0a 198822i bk3: 0a 198824i bk4: 0a 198824i bk5: 0a 198824i bk6: 0a 198824i bk7: 0a 198824i bk8: 0a 198824i bk9: 0a 198824i bk10: 0a 198824i bk11: 0a 198824i bk12: 0a 198824i bk13: 0a 198824i bk14: 0a 198824i bk15: 0a 198825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002575 
total_CMD = 198824 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 198282 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198824 
n_nop = 198694 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.053600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0536002
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198824 n_nop=198694 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002575
n_activity=562 dram_eff=0.911
bk0: 64a 198363i bk1: 64a 198348i bk2: 0a 198824i bk3: 0a 198824i bk4: 0a 198824i bk5: 0a 198824i bk6: 0a 198824i bk7: 0a 198824i bk8: 0a 198824i bk9: 0a 198824i bk10: 0a 198824i bk11: 0a 198824i bk12: 0a 198824i bk13: 0a 198824i bk14: 0a 198824i bk15: 0a 198824i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002575 
total_CMD = 198824 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 198280 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198824 
n_nop = 198694 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.065203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0652034
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198824 n_nop=198694 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002575
n_activity=562 dram_eff=0.911
bk0: 64a 198363i bk1: 64a 198354i bk2: 0a 198824i bk3: 0a 198824i bk4: 0a 198824i bk5: 0a 198824i bk6: 0a 198824i bk7: 0a 198824i bk8: 0a 198824i bk9: 0a 198824i bk10: 0a 198824i bk11: 0a 198824i bk12: 0a 198824i bk13: 0a 198824i bk14: 0a 198824i bk15: 0a 198824i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.957486
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002575 
total_CMD = 198824 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 198280 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198824 
n_nop = 198694 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.054596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.054596
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198824 n_nop=198694 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002575
n_activity=562 dram_eff=0.911
bk0: 64a 198363i bk1: 64a 198348i bk2: 0a 198824i bk3: 0a 198824i bk4: 0a 198824i bk5: 0a 198824i bk6: 0a 198824i bk7: 0a 198824i bk8: 0a 198824i bk9: 0a 198824i bk10: 0a 198824i bk11: 0a 198824i bk12: 0a 198824i bk13: 0a 198824i bk14: 0a 198824i bk15: 0a 198824i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002575 
total_CMD = 198824 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 198280 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198824 
n_nop = 198694 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.062276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0622762
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198824 n_nop=198694 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002575
n_activity=562 dram_eff=0.911
bk0: 64a 198363i bk1: 64a 198348i bk2: 0a 198824i bk3: 0a 198824i bk4: 0a 198824i bk5: 0a 198824i bk6: 0a 198824i bk7: 0a 198824i bk8: 0a 198824i bk9: 0a 198824i bk10: 0a 198824i bk11: 0a 198824i bk12: 0a 198824i bk13: 0a 198824i bk14: 0a 198824i bk15: 0a 198824i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002575 
total_CMD = 198824 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 198280 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198824 
n_nop = 198694 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.051981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0519806
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198824 n_nop=198694 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002575
n_activity=560 dram_eff=0.9143
bk0: 64a 198350i bk1: 64a 198359i bk2: 0a 198822i bk3: 0a 198824i bk4: 0a 198824i bk5: 0a 198824i bk6: 0a 198824i bk7: 0a 198824i bk8: 0a 198824i bk9: 0a 198824i bk10: 0a 198824i bk11: 0a 198824i bk12: 0a 198824i bk13: 0a 198824i bk14: 0a 198824i bk15: 0a 198825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002575 
total_CMD = 198824 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 198282 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198824 
n_nop = 198694 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.063252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0632519
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198824 n_nop=198694 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002575
n_activity=560 dram_eff=0.9143
bk0: 64a 198356i bk1: 64a 198359i bk2: 0a 198822i bk3: 0a 198824i bk4: 0a 198824i bk5: 0a 198824i bk6: 0a 198824i bk7: 0a 198824i bk8: 0a 198824i bk9: 0a 198824i bk10: 0a 198824i bk11: 0a 198824i bk12: 0a 198824i bk13: 0a 198824i bk14: 0a 198824i bk15: 0a 198825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968460
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002575 
total_CMD = 198824 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 198282 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198824 
n_nop = 198694 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.052308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0523076
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198824 n_nop=198694 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002575
n_activity=560 dram_eff=0.9143
bk0: 64a 198350i bk1: 64a 198359i bk2: 0a 198822i bk3: 0a 198824i bk4: 0a 198824i bk5: 0a 198824i bk6: 0a 198824i bk7: 0a 198824i bk8: 0a 198824i bk9: 0a 198824i bk10: 0a 198824i bk11: 0a 198824i bk12: 0a 198824i bk13: 0a 198824i bk14: 0a 198824i bk15: 0a 198825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002575 
total_CMD = 198824 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 198282 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198824 
n_nop = 198694 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.071978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0719782
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198824 n_nop=198694 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002575
n_activity=562 dram_eff=0.911
bk0: 64a 198363i bk1: 64a 198353i bk2: 0a 198824i bk3: 0a 198824i bk4: 0a 198824i bk5: 0a 198824i bk6: 0a 198824i bk7: 0a 198824i bk8: 0a 198824i bk9: 0a 198824i bk10: 0a 198824i bk11: 0a 198824i bk12: 0a 198824i bk13: 0a 198824i bk14: 0a 198824i bk15: 0a 198824i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002575 
total_CMD = 198824 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 198280 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198824 
n_nop = 198694 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0576339
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198824 n_nop=198694 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002575
n_activity=562 dram_eff=0.911
bk0: 64a 198363i bk1: 64a 198348i bk2: 0a 198824i bk3: 0a 198824i bk4: 0a 198824i bk5: 0a 198824i bk6: 0a 198824i bk7: 0a 198824i bk8: 0a 198824i bk9: 0a 198824i bk10: 0a 198824i bk11: 0a 198824i bk12: 0a 198824i bk13: 0a 198824i bk14: 0a 198824i bk15: 0a 198824i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002575 
total_CMD = 198824 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 198280 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198824 
n_nop = 198694 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.074765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0747646
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198824 n_nop=198694 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002575
n_activity=562 dram_eff=0.911
bk0: 64a 198363i bk1: 64a 198356i bk2: 0a 198824i bk3: 0a 198824i bk4: 0a 198824i bk5: 0a 198824i bk6: 0a 198824i bk7: 0a 198824i bk8: 0a 198824i bk9: 0a 198824i bk10: 0a 198824i bk11: 0a 198824i bk12: 0a 198824i bk13: 0a 198824i bk14: 0a 198824i bk15: 0a 198824i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.953789
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002575 
total_CMD = 198824 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 198280 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198824 
n_nop = 198694 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.061507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0615067

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 57344
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0714
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22528
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 34816
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=57344
icnt_total_pkts_simt_to_mem=57344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 57344
Req_Network_cycles = 64297
Req_Network_injected_packets_per_cycle =       0.8919 
Req_Network_conflicts_per_cycle =       0.4801
Req_Network_conflicts_per_cycle_util =       8.2590
Req_Bank_Level_Parallism =      15.3408
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3590
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0279

Reply_Network_injected_packets_num = 57344
Reply_Network_cycles = 64297
Reply_Network_injected_packets_per_cycle =        0.8919
Reply_Network_conflicts_per_cycle =        0.5722
Reply_Network_conflicts_per_cycle_util =       8.7095
Reply_Bank_Level_Parallism =      13.5758
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1517
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0194
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 162415 (inst/sec)
gpgpu_simulation_rate = 2795 (cycle/sec)
gpgpu_silicon_slowdown = 405008x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-12.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 12
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fca55000000
-local mem base_addr = 0x00007fca53000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-12.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 12
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 31 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 32 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 33 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 34 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 39 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 40 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 41 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 42 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 43 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 44 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 12: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 5776
gpu_sim_insn = 360448
gpu_ipc =      62.4044
gpu_tot_sim_cycle = 70073
gpu_tot_sim_insn = 4096000
gpu_tot_ipc =      58.4533
gpu_tot_issued_cta = 768
gpu_occupancy = 22.8385% 
gpu_tot_occupancy = 22.3315% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7091
partiton_level_parallism_total  =       0.8768
partiton_level_parallism_util =      14.4735
partiton_level_parallism_util_total  =      15.2798
L2_BW  =      25.6879 GB/Sec
L2_BW_total  =      31.7612 GB/Sec
gpu_total_sim_rate=163840

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 110
	L1D_cache_core[1]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 117
	L1D_cache_core[2]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 114
	L1D_cache_core[3]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[4]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 99
	L1D_cache_core[5]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 134
	L1D_cache_core[6]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 129
	L1D_cache_core[7]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 125
	L1D_cache_core[8]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 125
	L1D_cache_core[9]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[10]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[11]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 111
	L1D_cache_core[12]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 134
	L1D_cache_core[13]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 114
	L1D_cache_core[14]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[15]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 152
	L1D_cache_core[16]: Access = 1280, Miss = 1088, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 155
	L1D_cache_core[17]: Access = 1280, Miss = 1088, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 144
	L1D_cache_core[18]: Access = 1280, Miss = 1088, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[19]: Access = 1280, Miss = 1088, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 124
	L1D_cache_core[20]: Access = 1280, Miss = 1088, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 119
	L1D_cache_core[21]: Access = 1280, Miss = 1088, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 115
	L1D_cache_core[22]: Access = 1280, Miss = 1088, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 155
	L1D_cache_core[23]: Access = 1280, Miss = 1088, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 97
	L1D_cache_core[24]: Access = 1280, Miss = 1088, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 131
	L1D_cache_core[25]: Access = 1280, Miss = 1088, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[26]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 121
	L1D_cache_core[27]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 124
	L1D_cache_core[28]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 115
	L1D_cache_core[29]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 112
	L1D_cache_core[30]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 141
	L1D_cache_core[31]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 114
	L1D_cache_core[32]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 107
	L1D_cache_core[33]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 92
	L1D_cache_core[34]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 82
	L1D_cache_core[35]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[36]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 86
	L1D_cache_core[37]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 87
	L1D_cache_core[38]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 90
	L1D_cache_core[39]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 98
	L1D_cache_core[40]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 135
	L1D_cache_core[41]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 103
	L1D_cache_core[42]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 84
	L1D_cache_core[43]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[44]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 76
	L1D_cache_core[45]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 87
	L1D_total_cache_accesses = 61440
	L1D_total_cache_misses = 49152
	L1D_total_cache_miss_rate = 0.8000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 5281
	L1D_cache_data_port_util = 0.030
	L1D_cache_fill_port_util = 0.060
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 36864

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3140
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2141
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
254, 254, 254, 254, 254, 254, 254, 254, 104, 104, 104, 104, 104, 104, 104, 104, 
gpgpu_n_tot_thrd_icount = 4161536
gpgpu_n_tot_w_icount = 130048
gpgpu_n_stall_shd_mem = 37888
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24576
gpgpu_n_mem_write_global = 36864
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 196608
gpgpu_n_store_insn = 196608
gpgpu_n_shmem_insn = 262144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11264
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 26624
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:41270	W0_Idle:676262	W0_Scoreboard:786920	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:128000
single_issue_nums: WS0:32512	WS1:32512	WS2:32512	WS3:32512	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 196608 {8:24576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1474560 {40:36864,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 983040 {40:24576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 294912 {8:36864,}
maxmflatency = 643 
max_icnt2mem_latency = 156 
maxmrqlatency = 65 
max_icnt2sh_latency = 115 
averagemflatency = 273 
avg_icnt2mem_latency = 69 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 7 
mrq_lat_table:35 	8 	43 	246 	650 	1064 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29679 	29764 	1997 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	31822 	28984 	634 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	35745 	13077 	6319 	3710 	1584 	1005 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5540      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5542      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5544      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3452      3451    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3459      3454    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3454      3443    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3457      3452    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3457      3422    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3467      3449    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3450      3426    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       3459      3451    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       3433      3421    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3437      3437    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3433      3410    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3438      3423    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       3441      3417    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       3412      3424    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3431      3418    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       3418      3433    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        631       635       325       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        632       630       423       448         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        637       637       363       396         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        633       625       408       431         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        632       621       343       349         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        630       628       424       451         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        623       626       354       378         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        620       623       430       453         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        626       625       372       401         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        619       634       407       384         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        628       625       373       405         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        629       626       408       414         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        642       637       359       386         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        633       634       414       420         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        639       643       359       391         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        633       636       418       445         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216685 n_nop=216555 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=562 dram_eff=0.911
bk0: 64a 216224i bk1: 64a 216209i bk2: 0a 216685i bk3: 0a 216685i bk4: 0a 216685i bk5: 0a 216685i bk6: 0a 216685i bk7: 0a 216685i bk8: 0a 216685i bk9: 0a 216685i bk10: 0a 216685i bk11: 0a 216685i bk12: 0a 216685i bk13: 0a 216685i bk14: 0a 216685i bk15: 0a 216685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002363 
total_CMD = 216685 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 216141 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216685 
n_nop = 216555 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.062395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0623947
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216685 n_nop=216555 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=560 dram_eff=0.9143
bk0: 64a 216216i bk1: 64a 216220i bk2: 0a 216683i bk3: 0a 216685i bk4: 0a 216685i bk5: 0a 216685i bk6: 0a 216685i bk7: 0a 216685i bk8: 0a 216685i bk9: 0a 216685i bk10: 0a 216685i bk11: 0a 216685i bk12: 0a 216685i bk13: 0a 216685i bk14: 0a 216685i bk15: 0a 216686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002363 
total_CMD = 216685 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216143 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216685 
n_nop = 216555 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.051180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0511803
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216685 n_nop=216555 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=560 dram_eff=0.9143
bk0: 64a 216211i bk1: 64a 216220i bk2: 0a 216683i bk3: 0a 216685i bk4: 0a 216685i bk5: 0a 216685i bk6: 0a 216685i bk7: 0a 216685i bk8: 0a 216685i bk9: 0a 216685i bk10: 0a 216685i bk11: 0a 216685i bk12: 0a 216685i bk13: 0a 216685i bk14: 0a 216685i bk15: 0a 216686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002363 
total_CMD = 216685 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216143 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216685 
n_nop = 216555 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.064536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0645361
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216685 n_nop=216555 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=560 dram_eff=0.9143
bk0: 64a 216220i bk1: 64a 216220i bk2: 0a 216683i bk3: 0a 216685i bk4: 0a 216685i bk5: 0a 216685i bk6: 0a 216685i bk7: 0a 216685i bk8: 0a 216685i bk9: 0a 216685i bk10: 0a 216685i bk11: 0a 216685i bk12: 0a 216685i bk13: 0a 216685i bk14: 0a 216685i bk15: 0a 216686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.962894
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002363 
total_CMD = 216685 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216143 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216685 
n_nop = 216555 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0555138
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216685 n_nop=216555 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=560 dram_eff=0.9143
bk0: 64a 216211i bk1: 64a 216220i bk2: 0a 216683i bk3: 0a 216685i bk4: 0a 216685i bk5: 0a 216685i bk6: 0a 216685i bk7: 0a 216685i bk8: 0a 216685i bk9: 0a 216685i bk10: 0a 216685i bk11: 0a 216685i bk12: 0a 216685i bk13: 0a 216685i bk14: 0a 216685i bk15: 0a 216686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002363 
total_CMD = 216685 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216143 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216685 
n_nop = 216555 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0582597
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216685 n_nop=216555 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=560 dram_eff=0.9143
bk0: 64a 216211i bk1: 64a 216220i bk2: 0a 216683i bk3: 0a 216685i bk4: 0a 216685i bk5: 0a 216685i bk6: 0a 216685i bk7: 0a 216685i bk8: 0a 216685i bk9: 0a 216685i bk10: 0a 216685i bk11: 0a 216685i bk12: 0a 216685i bk13: 0a 216685i bk14: 0a 216685i bk15: 0a 216686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002363 
total_CMD = 216685 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216143 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216685 
n_nop = 216555 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.049182
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216685 n_nop=216555 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=562 dram_eff=0.911
bk0: 64a 216224i bk1: 64a 216209i bk2: 0a 216685i bk3: 0a 216685i bk4: 0a 216685i bk5: 0a 216685i bk6: 0a 216685i bk7: 0a 216685i bk8: 0a 216685i bk9: 0a 216685i bk10: 0a 216685i bk11: 0a 216685i bk12: 0a 216685i bk13: 0a 216685i bk14: 0a 216685i bk15: 0a 216685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002363 
total_CMD = 216685 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 216141 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216685 
n_nop = 216555 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0598288
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216685 n_nop=216555 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=562 dram_eff=0.911
bk0: 64a 216224i bk1: 64a 216215i bk2: 0a 216685i bk3: 0a 216685i bk4: 0a 216685i bk5: 0a 216685i bk6: 0a 216685i bk7: 0a 216685i bk8: 0a 216685i bk9: 0a 216685i bk10: 0a 216685i bk11: 0a 216685i bk12: 0a 216685i bk13: 0a 216685i bk14: 0a 216685i bk15: 0a 216685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.957486
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002363 
total_CMD = 216685 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 216141 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216685 
n_nop = 216555 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.050096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0500958
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216685 n_nop=216555 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=562 dram_eff=0.911
bk0: 64a 216224i bk1: 64a 216209i bk2: 0a 216685i bk3: 0a 216685i bk4: 0a 216685i bk5: 0a 216685i bk6: 0a 216685i bk7: 0a 216685i bk8: 0a 216685i bk9: 0a 216685i bk10: 0a 216685i bk11: 0a 216685i bk12: 0a 216685i bk13: 0a 216685i bk14: 0a 216685i bk15: 0a 216685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002363 
total_CMD = 216685 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 216141 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216685 
n_nop = 216555 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0571429
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216685 n_nop=216555 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=562 dram_eff=0.911
bk0: 64a 216224i bk1: 64a 216209i bk2: 0a 216685i bk3: 0a 216685i bk4: 0a 216685i bk5: 0a 216685i bk6: 0a 216685i bk7: 0a 216685i bk8: 0a 216685i bk9: 0a 216685i bk10: 0a 216685i bk11: 0a 216685i bk12: 0a 216685i bk13: 0a 216685i bk14: 0a 216685i bk15: 0a 216685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002363 
total_CMD = 216685 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 216141 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216685 
n_nop = 216555 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.047696
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216685 n_nop=216555 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=560 dram_eff=0.9143
bk0: 64a 216211i bk1: 64a 216220i bk2: 0a 216683i bk3: 0a 216685i bk4: 0a 216685i bk5: 0a 216685i bk6: 0a 216685i bk7: 0a 216685i bk8: 0a 216685i bk9: 0a 216685i bk10: 0a 216685i bk11: 0a 216685i bk12: 0a 216685i bk13: 0a 216685i bk14: 0a 216685i bk15: 0a 216686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002363 
total_CMD = 216685 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216143 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216685 
n_nop = 216555 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0580382
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216685 n_nop=216555 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=560 dram_eff=0.9143
bk0: 64a 216217i bk1: 64a 216220i bk2: 0a 216683i bk3: 0a 216685i bk4: 0a 216685i bk5: 0a 216685i bk6: 0a 216685i bk7: 0a 216685i bk8: 0a 216685i bk9: 0a 216685i bk10: 0a 216685i bk11: 0a 216685i bk12: 0a 216685i bk13: 0a 216685i bk14: 0a 216685i bk15: 0a 216686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968460
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002363 
total_CMD = 216685 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216143 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216685 
n_nop = 216555 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0479959
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216685 n_nop=216555 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=560 dram_eff=0.9143
bk0: 64a 216211i bk1: 64a 216220i bk2: 0a 216683i bk3: 0a 216685i bk4: 0a 216685i bk5: 0a 216685i bk6: 0a 216685i bk7: 0a 216685i bk8: 0a 216685i bk9: 0a 216685i bk10: 0a 216685i bk11: 0a 216685i bk12: 0a 216685i bk13: 0a 216685i bk14: 0a 216685i bk15: 0a 216686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002363 
total_CMD = 216685 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216143 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216685 
n_nop = 216555 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.066045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0660452
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216685 n_nop=216555 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=562 dram_eff=0.911
bk0: 64a 216224i bk1: 64a 216214i bk2: 0a 216685i bk3: 0a 216685i bk4: 0a 216685i bk5: 0a 216685i bk6: 0a 216685i bk7: 0a 216685i bk8: 0a 216685i bk9: 0a 216685i bk10: 0a 216685i bk11: 0a 216685i bk12: 0a 216685i bk13: 0a 216685i bk14: 0a 216685i bk15: 0a 216685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002363 
total_CMD = 216685 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 216141 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216685 
n_nop = 216555 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.052883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0528832
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216685 n_nop=216555 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=562 dram_eff=0.911
bk0: 64a 216224i bk1: 64a 216209i bk2: 0a 216685i bk3: 0a 216685i bk4: 0a 216685i bk5: 0a 216685i bk6: 0a 216685i bk7: 0a 216685i bk8: 0a 216685i bk9: 0a 216685i bk10: 0a 216685i bk11: 0a 216685i bk12: 0a 216685i bk13: 0a 216685i bk14: 0a 216685i bk15: 0a 216685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002363 
total_CMD = 216685 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 216141 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216685 
n_nop = 216555 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.068602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0686019
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216685 n_nop=216555 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=562 dram_eff=0.911
bk0: 64a 216224i bk1: 64a 216217i bk2: 0a 216685i bk3: 0a 216685i bk4: 0a 216685i bk5: 0a 216685i bk6: 0a 216685i bk7: 0a 216685i bk8: 0a 216685i bk9: 0a 216685i bk10: 0a 216685i bk11: 0a 216685i bk12: 0a 216685i bk13: 0a 216685i bk14: 0a 216685i bk15: 0a 216685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.953789
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002363 
total_CMD = 216685 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 216141 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216685 
n_nop = 216555 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0564368

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 61440
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0667
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 34816
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 36864
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=61440
icnt_total_pkts_simt_to_mem=61440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 61440
Req_Network_cycles = 70073
Req_Network_injected_packets_per_cycle =       0.8768 
Req_Network_conflicts_per_cycle =       0.4685
Req_Network_conflicts_per_cycle_util =       8.1646
Req_Bank_Level_Parallism =      15.2798
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3416
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0274

Reply_Network_injected_packets_num = 61440
Reply_Network_cycles = 70073
Reply_Network_injected_packets_per_cycle =        0.8768
Reply_Network_conflicts_per_cycle =        0.5678
Reply_Network_conflicts_per_cycle_util =       8.7559
Reply_Bank_Level_Parallism =      13.5211
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1451
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0191
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 163840 (inst/sec)
gpgpu_simulation_rate = 2802 (cycle/sec)
gpgpu_silicon_slowdown = 403997x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-13.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 13
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fca55000000
-local mem base_addr = 0x00007fca53000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-13.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 13
GPGPU-Sim uArch: Shader 32 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 41 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 42 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 43 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 44 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 28 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 29 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 30 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 31 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 13: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 5780
gpu_sim_insn = 327680
gpu_ipc =      56.6920
gpu_tot_sim_cycle = 75853
gpu_tot_sim_insn = 4423680
gpu_tot_ipc =      58.3191
gpu_tot_issued_cta = 832
gpu_occupancy = 22.7820% 
gpu_tot_occupancy = 22.3645% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7087
partiton_level_parallism_total  =       0.8640
partiton_level_parallism_util =      14.1241
partiton_level_parallism_util_total  =      15.2020
L2_BW  =      25.6702 GB/Sec
L2_BW_total  =      31.2971 GB/Sec
gpu_total_sim_rate=163840

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[1]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 133
	L1D_cache_core[2]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 143
	L1D_cache_core[3]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[4]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 101
	L1D_cache_core[5]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 135
	L1D_cache_core[6]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[7]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[8]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[9]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 131
	L1D_cache_core[10]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 123
	L1D_cache_core[11]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 112
	L1D_cache_core[12]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 136
	L1D_cache_core[13]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 115
	L1D_cache_core[14]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 129
	L1D_cache_core[15]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 153
	L1D_cache_core[16]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 156
	L1D_cache_core[17]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[18]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 97
	L1D_cache_core[19]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 127
	L1D_cache_core[20]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 121
	L1D_cache_core[21]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 118
	L1D_cache_core[22]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 157
	L1D_cache_core[23]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 100
	L1D_cache_core[24]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 134
	L1D_cache_core[25]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 133
	L1D_cache_core[26]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 122
	L1D_cache_core[27]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 127
	L1D_cache_core[28]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 118
	L1D_cache_core[29]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 115
	L1D_cache_core[30]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 142
	L1D_cache_core[31]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 117
	L1D_cache_core[32]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 139
	L1D_cache_core[33]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[34]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 113
	L1D_cache_core[35]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 163
	L1D_cache_core[36]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 112
	L1D_cache_core[37]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 119
	L1D_cache_core[38]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 123
	L1D_cache_core[39]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 133
	L1D_cache_core[40]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[41]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 134
	L1D_cache_core[42]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 119
	L1D_cache_core[43]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[44]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 111
	L1D_cache_core[45]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 119
	L1D_total_cache_accesses = 65536
	L1D_total_cache_misses = 53248
	L1D_total_cache_miss_rate = 0.8125
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 5881
	L1D_cache_data_port_util = 0.028
	L1D_cache_fill_port_util = 0.060
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 13312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38912

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3429
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2452
ctas_completed 832, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
274, 274, 274, 274, 274, 274, 274, 274, 124, 124, 124, 124, 124, 124, 124, 124, 
gpgpu_n_tot_thrd_icount = 4489216
gpgpu_n_tot_w_icount = 140288
gpgpu_n_stall_shd_mem = 39936
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26624
gpgpu_n_mem_write_global = 38912
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 212992
gpgpu_n_store_insn = 212992
gpgpu_n_shmem_insn = 294912
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 12288
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27648
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43514	W0_Idle:729305	W0_Scoreboard:850349	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:138240
single_issue_nums: WS0:35072	WS1:35072	WS2:35072	WS3:35072	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212992 {8:26624,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1556480 {40:38912,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1064960 {40:26624,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 311296 {8:38912,}
maxmflatency = 643 
max_icnt2mem_latency = 156 
maxmrqlatency = 65 
max_icnt2sh_latency = 115 
averagemflatency = 272 
avg_icnt2mem_latency = 68 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 7 
mrq_lat_table:35 	8 	43 	246 	650 	1064 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31760 	31779 	1997 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	33967 	30935 	634 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	38293 	13831 	6826 	3987 	1594 	1005 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5540      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5542      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5544      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3713      3714    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3720      3713    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3715      3704    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3717      3711    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3716      3687    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3731      3711    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3710      3692    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       3724      3713    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       3692      3688    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3700      3693    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3693      3676    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3705      3681    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       3698      3675    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       3676      3682    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3688      3676    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       3680      3689    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        631       635       325       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        632       630       423       448         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        637       637       363       396         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        633       625       408       431         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        632       621       343       349         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        630       628       424       451         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        623       626       354       378         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        620       623       430       453         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        626       625       372       401         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        619       634       407       384         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        628       625       373       405         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        629       626       408       414         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        642       637       359       386         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        633       634       414       420         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        639       643       359       391         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        633       636       418       445         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234559 n_nop=234429 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=562 dram_eff=0.911
bk0: 64a 234098i bk1: 64a 234083i bk2: 0a 234559i bk3: 0a 234559i bk4: 0a 234559i bk5: 0a 234559i bk6: 0a 234559i bk7: 0a 234559i bk8: 0a 234559i bk9: 0a 234559i bk10: 0a 234559i bk11: 0a 234559i bk12: 0a 234559i bk13: 0a 234559i bk14: 0a 234559i bk15: 0a 234559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002183 
total_CMD = 234559 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 234015 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234559 
n_nop = 234429 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0576401
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234559 n_nop=234429 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=560 dram_eff=0.9143
bk0: 64a 234090i bk1: 64a 234094i bk2: 0a 234557i bk3: 0a 234559i bk4: 0a 234559i bk5: 0a 234559i bk6: 0a 234559i bk7: 0a 234559i bk8: 0a 234559i bk9: 0a 234559i bk10: 0a 234559i bk11: 0a 234559i bk12: 0a 234559i bk13: 0a 234559i bk14: 0a 234559i bk15: 0a 234560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002183 
total_CMD = 234559 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 234017 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234559 
n_nop = 234429 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0472802
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234559 n_nop=234429 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=560 dram_eff=0.9143
bk0: 64a 234085i bk1: 64a 234094i bk2: 0a 234557i bk3: 0a 234559i bk4: 0a 234559i bk5: 0a 234559i bk6: 0a 234559i bk7: 0a 234559i bk8: 0a 234559i bk9: 0a 234559i bk10: 0a 234559i bk11: 0a 234559i bk12: 0a 234559i bk13: 0a 234559i bk14: 0a 234559i bk15: 0a 234560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002183 
total_CMD = 234559 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 234017 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234559 
n_nop = 234429 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0596183
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234559 n_nop=234429 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=560 dram_eff=0.9143
bk0: 64a 234094i bk1: 64a 234094i bk2: 0a 234557i bk3: 0a 234559i bk4: 0a 234559i bk5: 0a 234559i bk6: 0a 234559i bk7: 0a 234559i bk8: 0a 234559i bk9: 0a 234559i bk10: 0a 234559i bk11: 0a 234559i bk12: 0a 234559i bk13: 0a 234559i bk14: 0a 234559i bk15: 0a 234560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.962894
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002183 
total_CMD = 234559 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 234017 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234559 
n_nop = 234429 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.051283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0512835
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234559 n_nop=234429 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=560 dram_eff=0.9143
bk0: 64a 234085i bk1: 64a 234094i bk2: 0a 234557i bk3: 0a 234559i bk4: 0a 234559i bk5: 0a 234559i bk6: 0a 234559i bk7: 0a 234559i bk8: 0a 234559i bk9: 0a 234559i bk10: 0a 234559i bk11: 0a 234559i bk12: 0a 234559i bk13: 0a 234559i bk14: 0a 234559i bk15: 0a 234560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002183 
total_CMD = 234559 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 234017 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234559 
n_nop = 234429 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.053820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0538201
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234559 n_nop=234429 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=560 dram_eff=0.9143
bk0: 64a 234085i bk1: 64a 234094i bk2: 0a 234557i bk3: 0a 234559i bk4: 0a 234559i bk5: 0a 234559i bk6: 0a 234559i bk7: 0a 234559i bk8: 0a 234559i bk9: 0a 234559i bk10: 0a 234559i bk11: 0a 234559i bk12: 0a 234559i bk13: 0a 234559i bk14: 0a 234559i bk15: 0a 234560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002183 
total_CMD = 234559 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 234017 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234559 
n_nop = 234429 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.045434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0454342
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234559 n_nop=234429 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=562 dram_eff=0.911
bk0: 64a 234098i bk1: 64a 234083i bk2: 0a 234559i bk3: 0a 234559i bk4: 0a 234559i bk5: 0a 234559i bk6: 0a 234559i bk7: 0a 234559i bk8: 0a 234559i bk9: 0a 234559i bk10: 0a 234559i bk11: 0a 234559i bk12: 0a 234559i bk13: 0a 234559i bk14: 0a 234559i bk15: 0a 234559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002183 
total_CMD = 234559 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 234015 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234559 
n_nop = 234429 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0552697
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234559 n_nop=234429 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=562 dram_eff=0.911
bk0: 64a 234098i bk1: 64a 234089i bk2: 0a 234559i bk3: 0a 234559i bk4: 0a 234559i bk5: 0a 234559i bk6: 0a 234559i bk7: 0a 234559i bk8: 0a 234559i bk9: 0a 234559i bk10: 0a 234559i bk11: 0a 234559i bk12: 0a 234559i bk13: 0a 234559i bk14: 0a 234559i bk15: 0a 234559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.957486
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002183 
total_CMD = 234559 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 234015 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234559 
n_nop = 234429 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0462783
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234559 n_nop=234429 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=562 dram_eff=0.911
bk0: 64a 234098i bk1: 64a 234083i bk2: 0a 234559i bk3: 0a 234559i bk4: 0a 234559i bk5: 0a 234559i bk6: 0a 234559i bk7: 0a 234559i bk8: 0a 234559i bk9: 0a 234559i bk10: 0a 234559i bk11: 0a 234559i bk12: 0a 234559i bk13: 0a 234559i bk14: 0a 234559i bk15: 0a 234559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002183 
total_CMD = 234559 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 234015 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234559 
n_nop = 234429 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.052788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0527884
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234559 n_nop=234429 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=562 dram_eff=0.911
bk0: 64a 234098i bk1: 64a 234083i bk2: 0a 234559i bk3: 0a 234559i bk4: 0a 234559i bk5: 0a 234559i bk6: 0a 234559i bk7: 0a 234559i bk8: 0a 234559i bk9: 0a 234559i bk10: 0a 234559i bk11: 0a 234559i bk12: 0a 234559i bk13: 0a 234559i bk14: 0a 234559i bk15: 0a 234559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002183 
total_CMD = 234559 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 234015 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234559 
n_nop = 234429 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.044061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0440614
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234559 n_nop=234429 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=560 dram_eff=0.9143
bk0: 64a 234085i bk1: 64a 234094i bk2: 0a 234557i bk3: 0a 234559i bk4: 0a 234559i bk5: 0a 234559i bk6: 0a 234559i bk7: 0a 234559i bk8: 0a 234559i bk9: 0a 234559i bk10: 0a 234559i bk11: 0a 234559i bk12: 0a 234559i bk13: 0a 234559i bk14: 0a 234559i bk15: 0a 234560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002183 
total_CMD = 234559 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 234017 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234559 
n_nop = 234429 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.053616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0536155
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234559 n_nop=234429 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=560 dram_eff=0.9143
bk0: 64a 234091i bk1: 64a 234094i bk2: 0a 234557i bk3: 0a 234559i bk4: 0a 234559i bk5: 0a 234559i bk6: 0a 234559i bk7: 0a 234559i bk8: 0a 234559i bk9: 0a 234559i bk10: 0a 234559i bk11: 0a 234559i bk12: 0a 234559i bk13: 0a 234559i bk14: 0a 234559i bk15: 0a 234560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968460
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002183 
total_CMD = 234559 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 234017 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234559 
n_nop = 234429 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.044339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0443385
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234559 n_nop=234429 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=560 dram_eff=0.9143
bk0: 64a 234085i bk1: 64a 234094i bk2: 0a 234557i bk3: 0a 234559i bk4: 0a 234559i bk5: 0a 234559i bk6: 0a 234559i bk7: 0a 234559i bk8: 0a 234559i bk9: 0a 234559i bk10: 0a 234559i bk11: 0a 234559i bk12: 0a 234559i bk13: 0a 234559i bk14: 0a 234559i bk15: 0a 234560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002183 
total_CMD = 234559 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 234017 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234559 
n_nop = 234429 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.061012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0610124
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234559 n_nop=234429 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=562 dram_eff=0.911
bk0: 64a 234098i bk1: 64a 234088i bk2: 0a 234559i bk3: 0a 234559i bk4: 0a 234559i bk5: 0a 234559i bk6: 0a 234559i bk7: 0a 234559i bk8: 0a 234559i bk9: 0a 234559i bk10: 0a 234559i bk11: 0a 234559i bk12: 0a 234559i bk13: 0a 234559i bk14: 0a 234559i bk15: 0a 234559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002183 
total_CMD = 234559 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 234015 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234559 
n_nop = 234429 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0488534
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234559 n_nop=234429 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=562 dram_eff=0.911
bk0: 64a 234098i bk1: 64a 234083i bk2: 0a 234559i bk3: 0a 234559i bk4: 0a 234559i bk5: 0a 234559i bk6: 0a 234559i bk7: 0a 234559i bk8: 0a 234559i bk9: 0a 234559i bk10: 0a 234559i bk11: 0a 234559i bk12: 0a 234559i bk13: 0a 234559i bk14: 0a 234559i bk15: 0a 234559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002183 
total_CMD = 234559 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 234015 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234559 
n_nop = 234429 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.063374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0633742
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234559 n_nop=234429 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=562 dram_eff=0.911
bk0: 64a 234098i bk1: 64a 234091i bk2: 0a 234559i bk3: 0a 234559i bk4: 0a 234559i bk5: 0a 234559i bk6: 0a 234559i bk7: 0a 234559i bk8: 0a 234559i bk9: 0a 234559i bk10: 0a 234559i bk11: 0a 234559i bk12: 0a 234559i bk13: 0a 234559i bk14: 0a 234559i bk15: 0a 234559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.953789
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002183 
total_CMD = 234559 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 234015 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234559 
n_nop = 234429 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.052136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0521361

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 65536
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0625
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36864
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26624
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38912
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=65536
icnt_total_pkts_simt_to_mem=65536
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 65536
Req_Network_cycles = 75853
Req_Network_injected_packets_per_cycle =       0.8640 
Req_Network_conflicts_per_cycle =       0.4611
Req_Network_conflicts_per_cycle_util =       8.1132
Req_Bank_Level_Parallism =      15.2020
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3278
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0270

Reply_Network_injected_packets_num = 65536
Reply_Network_cycles = 75853
Reply_Network_injected_packets_per_cycle =        0.8640
Reply_Network_conflicts_per_cycle =        0.5624
Reply_Network_conflicts_per_cycle_util =       8.7640
Reply_Bank_Level_Parallism =      13.4626
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1393
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0188
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 163840 (inst/sec)
gpgpu_simulation_rate = 2809 (cycle/sec)
gpgpu_silicon_slowdown = 402990x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-14.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 14
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fca55000000
-local mem base_addr = 0x00007fca53000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-14.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 14
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 33 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 34 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 35 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 36 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 39 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 40 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 41 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 42 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 43 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 44 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 45 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 14: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 5785
gpu_sim_insn = 327680
gpu_ipc =      56.6430
gpu_tot_sim_cycle = 81638
gpu_tot_sim_insn = 4751360
gpu_tot_ipc =      58.2003
gpu_tot_issued_cta = 896
gpu_occupancy = 22.8242% 
gpu_tot_occupancy = 22.3957% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7080
partiton_level_parallism_total  =       0.8529
partiton_level_parallism_util =      14.1730
partiton_level_parallism_util_total  =      15.1374
L2_BW  =      25.6480 GB/Sec
L2_BW_total  =      30.8968 GB/Sec
gpu_total_sim_rate=158378

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[1]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 135
	L1D_cache_core[2]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 146
	L1D_cache_core[3]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[4]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 131
	L1D_cache_core[5]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 170
	L1D_cache_core[6]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 162
	L1D_cache_core[7]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 161
	L1D_cache_core[8]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 161
	L1D_cache_core[9]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 166
	L1D_cache_core[10]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 153
	L1D_cache_core[11]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 141
	L1D_cache_core[12]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 171
	L1D_cache_core[13]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 134
	L1D_cache_core[14]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 157
	L1D_cache_core[15]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 187
	L1D_cache_core[16]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 189
	L1D_cache_core[17]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 165
	L1D_cache_core[18]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 124
	L1D_cache_core[19]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[20]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 153
	L1D_cache_core[21]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 146
	L1D_cache_core[22]: Access = 1408, Miss = 1216, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[23]: Access = 1408, Miss = 1216, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 101
	L1D_cache_core[24]: Access = 1408, Miss = 1216, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 137
	L1D_cache_core[25]: Access = 1408, Miss = 1216, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 134
	L1D_cache_core[26]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 123
	L1D_cache_core[27]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[28]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[29]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 118
	L1D_cache_core[30]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 145
	L1D_cache_core[31]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 118
	L1D_cache_core[32]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 140
	L1D_cache_core[33]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 129
	L1D_cache_core[34]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 116
	L1D_cache_core[35]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 166
	L1D_cache_core[36]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 115
	L1D_cache_core[37]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 122
	L1D_cache_core[38]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 125
	L1D_cache_core[39]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 134
	L1D_cache_core[40]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 161
	L1D_cache_core[41]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 135
	L1D_cache_core[42]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[43]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 129
	L1D_cache_core[44]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 113
	L1D_cache_core[45]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 120
	L1D_total_cache_accesses = 69632
	L1D_total_cache_misses = 57344
	L1D_total_cache_miss_rate = 0.8235
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 6479
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.061
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3718
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2761
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 40960

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3718
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2761
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
294, 294, 294, 294, 294, 294, 294, 294, 124, 124, 124, 124, 124, 124, 124, 124, 
gpgpu_n_tot_thrd_icount = 4816896
gpgpu_n_tot_w_icount = 150528
gpgpu_n_stall_shd_mem = 41984
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28672
gpgpu_n_mem_write_global = 40960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 229376
gpgpu_n_store_insn = 229376
gpgpu_n_shmem_insn = 327680
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 13312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 28672
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45663	W0_Idle:782031	W0_Scoreboard:913522	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:148480
single_issue_nums: WS0:37632	WS1:37632	WS2:37632	WS3:37632	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 229376 {8:28672,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1638400 {40:40960,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1146880 {40:28672,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 327680 {8:40960,}
maxmflatency = 643 
max_icnt2mem_latency = 156 
maxmrqlatency = 65 
max_icnt2sh_latency = 115 
averagemflatency = 271 
avg_icnt2mem_latency = 68 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 7 
mrq_lat_table:35 	8 	43 	246 	650 	1064 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33907 	33728 	1997 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	36177 	32821 	634 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	40724 	14798 	7324 	4187 	1594 	1005 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5540      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5542      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5544      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3972      3972    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3984      3979    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3973      3962    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3981      3975    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3979      3947    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3995      3971    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3972      3951    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       3985      3972    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       3952      3948    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3964      3953    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3954      3939    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3968      3941    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       3957      3934    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       3935      3945    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3945      3933    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       3940      3954    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        631       635       325       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        632       630       423       448         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        637       637       363       396         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        633       625       408       431         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        632       621       343       349         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        630       628       424       451         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        623       626       354       378         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        620       623       430       453         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        626       625       372       401         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        619       634       407       384         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        628       625       373       405         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        629       626       408       414         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        642       637       359       386         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        633       634       414       420         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        639       643       359       391         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        633       636       418       445         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252448 n_nop=252318 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=562 dram_eff=0.911
bk0: 64a 251987i bk1: 64a 251972i bk2: 0a 252448i bk3: 0a 252448i bk4: 0a 252448i bk5: 0a 252448i bk6: 0a 252448i bk7: 0a 252448i bk8: 0a 252448i bk9: 0a 252448i bk10: 0a 252448i bk11: 0a 252448i bk12: 0a 252448i bk13: 0a 252448i bk14: 0a 252448i bk15: 0a 252448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002028 
total_CMD = 252448 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 251904 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252448 
n_nop = 252318 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.053556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0535556
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252448 n_nop=252318 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=560 dram_eff=0.9143
bk0: 64a 251979i bk1: 64a 251983i bk2: 0a 252446i bk3: 0a 252448i bk4: 0a 252448i bk5: 0a 252448i bk6: 0a 252448i bk7: 0a 252448i bk8: 0a 252448i bk9: 0a 252448i bk10: 0a 252448i bk11: 0a 252448i bk12: 0a 252448i bk13: 0a 252448i bk14: 0a 252448i bk15: 0a 252449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002028 
total_CMD = 252448 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 251906 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252448 
n_nop = 252318 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0439298
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252448 n_nop=252318 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=560 dram_eff=0.9143
bk0: 64a 251974i bk1: 64a 251983i bk2: 0a 252446i bk3: 0a 252448i bk4: 0a 252448i bk5: 0a 252448i bk6: 0a 252448i bk7: 0a 252448i bk8: 0a 252448i bk9: 0a 252448i bk10: 0a 252448i bk11: 0a 252448i bk12: 0a 252448i bk13: 0a 252448i bk14: 0a 252448i bk15: 0a 252449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002028 
total_CMD = 252448 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 251906 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252448 
n_nop = 252318 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0553936
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252448 n_nop=252318 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=560 dram_eff=0.9143
bk0: 64a 251983i bk1: 64a 251983i bk2: 0a 252446i bk3: 0a 252448i bk4: 0a 252448i bk5: 0a 252448i bk6: 0a 252448i bk7: 0a 252448i bk8: 0a 252448i bk9: 0a 252448i bk10: 0a 252448i bk11: 0a 252448i bk12: 0a 252448i bk13: 0a 252448i bk14: 0a 252448i bk15: 0a 252449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.962894
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002028 
total_CMD = 252448 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 251906 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252448 
n_nop = 252318 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0476494
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252448 n_nop=252318 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=560 dram_eff=0.9143
bk0: 64a 251974i bk1: 64a 251983i bk2: 0a 252446i bk3: 0a 252448i bk4: 0a 252448i bk5: 0a 252448i bk6: 0a 252448i bk7: 0a 252448i bk8: 0a 252448i bk9: 0a 252448i bk10: 0a 252448i bk11: 0a 252448i bk12: 0a 252448i bk13: 0a 252448i bk14: 0a 252448i bk15: 0a 252449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002028 
total_CMD = 252448 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 251906 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252448 
n_nop = 252318 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.050006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0500063
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252448 n_nop=252318 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=560 dram_eff=0.9143
bk0: 64a 251974i bk1: 64a 251983i bk2: 0a 252446i bk3: 0a 252448i bk4: 0a 252448i bk5: 0a 252448i bk6: 0a 252448i bk7: 0a 252448i bk8: 0a 252448i bk9: 0a 252448i bk10: 0a 252448i bk11: 0a 252448i bk12: 0a 252448i bk13: 0a 252448i bk14: 0a 252448i bk15: 0a 252449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002028 
total_CMD = 252448 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 251906 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252448 
n_nop = 252318 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0422146
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252448 n_nop=252318 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=562 dram_eff=0.911
bk0: 64a 251987i bk1: 64a 251972i bk2: 0a 252448i bk3: 0a 252448i bk4: 0a 252448i bk5: 0a 252448i bk6: 0a 252448i bk7: 0a 252448i bk8: 0a 252448i bk9: 0a 252448i bk10: 0a 252448i bk11: 0a 252448i bk12: 0a 252448i bk13: 0a 252448i bk14: 0a 252448i bk15: 0a 252448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002028 
total_CMD = 252448 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 251904 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252448 
n_nop = 252318 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.051353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0513531
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252448 n_nop=252318 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=562 dram_eff=0.911
bk0: 64a 251987i bk1: 64a 251978i bk2: 0a 252448i bk3: 0a 252448i bk4: 0a 252448i bk5: 0a 252448i bk6: 0a 252448i bk7: 0a 252448i bk8: 0a 252448i bk9: 0a 252448i bk10: 0a 252448i bk11: 0a 252448i bk12: 0a 252448i bk13: 0a 252448i bk14: 0a 252448i bk15: 0a 252448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.957486
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002028 
total_CMD = 252448 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 251904 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252448 
n_nop = 252318 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.042999
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252448 n_nop=252318 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=562 dram_eff=0.911
bk0: 64a 251987i bk1: 64a 251972i bk2: 0a 252448i bk3: 0a 252448i bk4: 0a 252448i bk5: 0a 252448i bk6: 0a 252448i bk7: 0a 252448i bk8: 0a 252448i bk9: 0a 252448i bk10: 0a 252448i bk11: 0a 252448i bk12: 0a 252448i bk13: 0a 252448i bk14: 0a 252448i bk15: 0a 252448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002028 
total_CMD = 252448 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 251904 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252448 
n_nop = 252318 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0490477
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252448 n_nop=252318 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=562 dram_eff=0.911
bk0: 64a 251987i bk1: 64a 251972i bk2: 0a 252448i bk3: 0a 252448i bk4: 0a 252448i bk5: 0a 252448i bk6: 0a 252448i bk7: 0a 252448i bk8: 0a 252448i bk9: 0a 252448i bk10: 0a 252448i bk11: 0a 252448i bk12: 0a 252448i bk13: 0a 252448i bk14: 0a 252448i bk15: 0a 252448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002028 
total_CMD = 252448 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 251904 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252448 
n_nop = 252318 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0409391
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252448 n_nop=252318 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=560 dram_eff=0.9143
bk0: 64a 251974i bk1: 64a 251983i bk2: 0a 252446i bk3: 0a 252448i bk4: 0a 252448i bk5: 0a 252448i bk6: 0a 252448i bk7: 0a 252448i bk8: 0a 252448i bk9: 0a 252448i bk10: 0a 252448i bk11: 0a 252448i bk12: 0a 252448i bk13: 0a 252448i bk14: 0a 252448i bk15: 0a 252449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002028 
total_CMD = 252448 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 251906 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252448 
n_nop = 252318 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0498162
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252448 n_nop=252318 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=560 dram_eff=0.9143
bk0: 64a 251980i bk1: 64a 251983i bk2: 0a 252446i bk3: 0a 252448i bk4: 0a 252448i bk5: 0a 252448i bk6: 0a 252448i bk7: 0a 252448i bk8: 0a 252448i bk9: 0a 252448i bk10: 0a 252448i bk11: 0a 252448i bk12: 0a 252448i bk13: 0a 252448i bk14: 0a 252448i bk15: 0a 252449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968460
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002028 
total_CMD = 252448 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 251906 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252448 
n_nop = 252318 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0411966
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252448 n_nop=252318 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=560 dram_eff=0.9143
bk0: 64a 251974i bk1: 64a 251983i bk2: 0a 252446i bk3: 0a 252448i bk4: 0a 252448i bk5: 0a 252448i bk6: 0a 252448i bk7: 0a 252448i bk8: 0a 252448i bk9: 0a 252448i bk10: 0a 252448i bk11: 0a 252448i bk12: 0a 252448i bk13: 0a 252448i bk14: 0a 252448i bk15: 0a 252449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002028 
total_CMD = 252448 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 251906 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252448 
n_nop = 252318 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0566889
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252448 n_nop=252318 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=562 dram_eff=0.911
bk0: 64a 251987i bk1: 64a 251977i bk2: 0a 252448i bk3: 0a 252448i bk4: 0a 252448i bk5: 0a 252448i bk6: 0a 252448i bk7: 0a 252448i bk8: 0a 252448i bk9: 0a 252448i bk10: 0a 252448i bk11: 0a 252448i bk12: 0a 252448i bk13: 0a 252448i bk14: 0a 252448i bk15: 0a 252448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002028 
total_CMD = 252448 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 251904 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252448 
n_nop = 252318 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.045392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0453915
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252448 n_nop=252318 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=562 dram_eff=0.911
bk0: 64a 251987i bk1: 64a 251972i bk2: 0a 252448i bk3: 0a 252448i bk4: 0a 252448i bk5: 0a 252448i bk6: 0a 252448i bk7: 0a 252448i bk8: 0a 252448i bk9: 0a 252448i bk10: 0a 252448i bk11: 0a 252448i bk12: 0a 252448i bk13: 0a 252448i bk14: 0a 252448i bk15: 0a 252448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002028 
total_CMD = 252448 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 251904 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252448 
n_nop = 252318 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0588834
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252448 n_nop=252318 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=562 dram_eff=0.911
bk0: 64a 251987i bk1: 64a 251980i bk2: 0a 252448i bk3: 0a 252448i bk4: 0a 252448i bk5: 0a 252448i bk6: 0a 252448i bk7: 0a 252448i bk8: 0a 252448i bk9: 0a 252448i bk10: 0a 252448i bk11: 0a 252448i bk12: 0a 252448i bk13: 0a 252448i bk14: 0a 252448i bk15: 0a 252448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.953789
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002028 
total_CMD = 252448 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 251904 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252448 
n_nop = 252318 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0484417

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 69632
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0588
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26624
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38912
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28672
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 40960
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=69632
icnt_total_pkts_simt_to_mem=69632
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 69632
Req_Network_cycles = 81638
Req_Network_injected_packets_per_cycle =       0.8529 
Req_Network_conflicts_per_cycle =       0.4540
Req_Network_conflicts_per_cycle_util =       8.0565
Req_Bank_Level_Parallism =      15.1374
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3158
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0267

Reply_Network_injected_packets_num = 69632
Reply_Network_cycles = 81638
Reply_Network_injected_packets_per_cycle =        0.8529
Reply_Network_conflicts_per_cycle =        0.5583
Reply_Network_conflicts_per_cycle_util =       8.7740
Reply_Bank_Level_Parallism =      13.4037
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1339
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0185
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 30 sec (30 sec)
gpgpu_simulation_rate = 158378 (inst/sec)
gpgpu_simulation_rate = 2721 (cycle/sec)
gpgpu_silicon_slowdown = 416023x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-15.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 15
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fca55000000
-local mem base_addr = 0x00007fca53000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-15.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 15
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 33 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 34 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 35 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 36 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 37 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 38 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 44 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 45 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 15: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 5897
gpu_sim_insn = 689920
gpu_ipc =     116.9951
gpu_tot_sim_cycle = 87535
gpu_tot_sim_insn = 5441280
gpu_tot_ipc =      62.1612
gpu_tot_issued_cta = 960
gpu_occupancy = 22.9850% 
gpu_tot_occupancy = 22.4390% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6946
partiton_level_parallism_total  =       0.8423
partiton_level_parallism_util =      13.0863
partiton_level_parallism_util_total  =      15.0067
L2_BW  =      25.1608 GB/Sec
L2_BW_total  =      30.5103 GB/Sec
gpu_total_sim_rate=170040

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 131
	L1D_cache_core[1]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 136
	L1D_cache_core[2]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[3]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 129
	L1D_cache_core[4]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[5]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 171
	L1D_cache_core[6]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 163
	L1D_cache_core[7]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 162
	L1D_cache_core[8]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 162
	L1D_cache_core[9]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 167
	L1D_cache_core[10]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 154
	L1D_cache_core[11]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 142
	L1D_cache_core[12]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[13]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 135
	L1D_cache_core[14]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 158
	L1D_cache_core[15]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 188
	L1D_cache_core[16]: Access = 1536, Miss = 1344, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 190
	L1D_cache_core[17]: Access = 1536, Miss = 1344, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 166
	L1D_cache_core[18]: Access = 1536, Miss = 1344, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 125
	L1D_cache_core[19]: Access = 1536, Miss = 1344, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 161
	L1D_cache_core[20]: Access = 1536, Miss = 1344, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 154
	L1D_cache_core[21]: Access = 1536, Miss = 1344, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[22]: Access = 1536, Miss = 1344, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 174
	L1D_cache_core[23]: Access = 1536, Miss = 1344, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 119
	L1D_cache_core[24]: Access = 1536, Miss = 1344, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 154
	L1D_cache_core[25]: Access = 1536, Miss = 1344, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 150
	L1D_cache_core[26]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 139
	L1D_cache_core[27]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 143
	L1D_cache_core[28]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 137
	L1D_cache_core[29]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 135
	L1D_cache_core[30]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[31]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 135
	L1D_cache_core[32]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 157
	L1D_cache_core[33]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 146
	L1D_cache_core[34]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[35]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 178
	L1D_cache_core[36]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[37]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 137
	L1D_cache_core[38]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 142
	L1D_cache_core[39]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 151
	L1D_cache_core[40]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 162
	L1D_cache_core[41]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 136
	L1D_cache_core[42]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 121
	L1D_cache_core[43]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[44]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 114
	L1D_cache_core[45]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 121
	L1D_total_cache_accesses = 73728
	L1D_total_cache_misses = 61440
	L1D_total_cache_miss_rate = 0.8333
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 6795
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.060
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3723
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43008

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3723
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3072
ctas_completed 960, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
339, 339, 339, 339, 339, 339, 339, 339, 124, 124, 124, 124, 124, 124, 124, 124, 
gpgpu_n_tot_thrd_icount = 5554176
gpgpu_n_tot_w_icount = 173568
gpgpu_n_stall_shd_mem = 44032
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30720
gpgpu_n_mem_write_global = 43008
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 245760
gpgpu_n_store_insn = 245760
gpgpu_n_shmem_insn = 360448
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14336
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 29696
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:50967	W0_Idle:834030	W0_Scoreboard:984371	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:170040
single_issue_nums: WS0:43392	WS1:43392	WS2:43392	WS3:43392	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 245760 {8:30720,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720320 {40:43008,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1228800 {40:30720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344064 {8:43008,}
maxmflatency = 643 
max_icnt2mem_latency = 156 
maxmrqlatency = 65 
max_icnt2sh_latency = 115 
averagemflatency = 270 
avg_icnt2mem_latency = 68 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 7 
mrq_lat_table:35 	8 	43 	246 	650 	1064 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37037 	34694 	1997 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	39386 	33708 	634 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	43421 	15814 	7629 	4265 	1594 	1005 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5540      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5542      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5544      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4214      4217    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       4229      4222    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4214      4206    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4226      4218    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4225      4196    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4239      4215    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       4219      4200    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       4229      4217    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       4198      4197    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       4210      4196    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       4200      4187    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       4214      4184    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       4202      4181    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       4180      4188    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       4190      4180    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       4184      4196    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        631       635       325       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        632       630       423       448         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        637       637       363       396         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        633       625       408       431         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        632       621       343       349         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        630       628       424       451         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        623       626       354       378         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        620       623       430       453         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        626       625       372       401         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        619       634       407       384         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        628       625       373       405         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        629       626       408       414         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        642       637       359       386         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        633       634       414       420         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        639       643       359       391         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        633       636       418       445         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270683 n_nop=270553 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001892
n_activity=562 dram_eff=0.911
bk0: 64a 270222i bk1: 64a 270207i bk2: 0a 270683i bk3: 0a 270683i bk4: 0a 270683i bk5: 0a 270683i bk6: 0a 270683i bk7: 0a 270683i bk8: 0a 270683i bk9: 0a 270683i bk10: 0a 270683i bk11: 0a 270683i bk12: 0a 270683i bk13: 0a 270683i bk14: 0a 270683i bk15: 0a 270683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001892 
total_CMD = 270683 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 270139 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270683 
n_nop = 270553 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0499477
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270683 n_nop=270553 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001892
n_activity=560 dram_eff=0.9143
bk0: 64a 270214i bk1: 64a 270218i bk2: 0a 270681i bk3: 0a 270683i bk4: 0a 270683i bk5: 0a 270683i bk6: 0a 270683i bk7: 0a 270683i bk8: 0a 270683i bk9: 0a 270683i bk10: 0a 270683i bk11: 0a 270683i bk12: 0a 270683i bk13: 0a 270683i bk14: 0a 270683i bk15: 0a 270684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001892 
total_CMD = 270683 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 270141 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270683 
n_nop = 270553 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0409704
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270683 n_nop=270553 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001892
n_activity=560 dram_eff=0.9143
bk0: 64a 270209i bk1: 64a 270218i bk2: 0a 270681i bk3: 0a 270683i bk4: 0a 270683i bk5: 0a 270683i bk6: 0a 270683i bk7: 0a 270683i bk8: 0a 270683i bk9: 0a 270683i bk10: 0a 270683i bk11: 0a 270683i bk12: 0a 270683i bk13: 0a 270683i bk14: 0a 270683i bk15: 0a 270684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001892 
total_CMD = 270683 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 270141 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270683 
n_nop = 270553 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.051662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0516619
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270683 n_nop=270553 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001892
n_activity=560 dram_eff=0.9143
bk0: 64a 270218i bk1: 64a 270218i bk2: 0a 270681i bk3: 0a 270683i bk4: 0a 270683i bk5: 0a 270683i bk6: 0a 270683i bk7: 0a 270683i bk8: 0a 270683i bk9: 0a 270683i bk10: 0a 270683i bk11: 0a 270683i bk12: 0a 270683i bk13: 0a 270683i bk14: 0a 270683i bk15: 0a 270684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.962894
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001892 
total_CMD = 270683 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 270141 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270683 
n_nop = 270553 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.044439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0444394
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270683 n_nop=270553 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001892
n_activity=560 dram_eff=0.9143
bk0: 64a 270209i bk1: 64a 270218i bk2: 0a 270681i bk3: 0a 270683i bk4: 0a 270683i bk5: 0a 270683i bk6: 0a 270683i bk7: 0a 270683i bk8: 0a 270683i bk9: 0a 270683i bk10: 0a 270683i bk11: 0a 270683i bk12: 0a 270683i bk13: 0a 270683i bk14: 0a 270683i bk15: 0a 270684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001892 
total_CMD = 270683 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 270141 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270683 
n_nop = 270553 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0466376
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270683 n_nop=270553 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001892
n_activity=560 dram_eff=0.9143
bk0: 64a 270209i bk1: 64a 270218i bk2: 0a 270681i bk3: 0a 270683i bk4: 0a 270683i bk5: 0a 270683i bk6: 0a 270683i bk7: 0a 270683i bk8: 0a 270683i bk9: 0a 270683i bk10: 0a 270683i bk11: 0a 270683i bk12: 0a 270683i bk13: 0a 270683i bk14: 0a 270683i bk15: 0a 270684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001892 
total_CMD = 270683 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 270141 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270683 
n_nop = 270553 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.039371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0393708
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270683 n_nop=270553 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001892
n_activity=562 dram_eff=0.911
bk0: 64a 270222i bk1: 64a 270207i bk2: 0a 270683i bk3: 0a 270683i bk4: 0a 270683i bk5: 0a 270683i bk6: 0a 270683i bk7: 0a 270683i bk8: 0a 270683i bk9: 0a 270683i bk10: 0a 270683i bk11: 0a 270683i bk12: 0a 270683i bk13: 0a 270683i bk14: 0a 270683i bk15: 0a 270683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001892 
total_CMD = 270683 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 270139 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270683 
n_nop = 270553 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0478937
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270683 n_nop=270553 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001892
n_activity=562 dram_eff=0.911
bk0: 64a 270222i bk1: 64a 270213i bk2: 0a 270683i bk3: 0a 270683i bk4: 0a 270683i bk5: 0a 270683i bk6: 0a 270683i bk7: 0a 270683i bk8: 0a 270683i bk9: 0a 270683i bk10: 0a 270683i bk11: 0a 270683i bk12: 0a 270683i bk13: 0a 270683i bk14: 0a 270683i bk15: 0a 270683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.957486
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001892 
total_CMD = 270683 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 270139 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270683 
n_nop = 270553 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0401023
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270683 n_nop=270553 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001892
n_activity=562 dram_eff=0.911
bk0: 64a 270222i bk1: 64a 270207i bk2: 0a 270683i bk3: 0a 270683i bk4: 0a 270683i bk5: 0a 270683i bk6: 0a 270683i bk7: 0a 270683i bk8: 0a 270683i bk9: 0a 270683i bk10: 0a 270683i bk11: 0a 270683i bk12: 0a 270683i bk13: 0a 270683i bk14: 0a 270683i bk15: 0a 270683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001892 
total_CMD = 270683 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 270139 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270683 
n_nop = 270553 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.045744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0457435
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270683 n_nop=270553 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001892
n_activity=562 dram_eff=0.911
bk0: 64a 270222i bk1: 64a 270207i bk2: 0a 270683i bk3: 0a 270683i bk4: 0a 270683i bk5: 0a 270683i bk6: 0a 270683i bk7: 0a 270683i bk8: 0a 270683i bk9: 0a 270683i bk10: 0a 270683i bk11: 0a 270683i bk12: 0a 270683i bk13: 0a 270683i bk14: 0a 270683i bk15: 0a 270683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001892 
total_CMD = 270683 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 270139 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270683 
n_nop = 270553 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.038181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0381812
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270683 n_nop=270553 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001892
n_activity=560 dram_eff=0.9143
bk0: 64a 270209i bk1: 64a 270218i bk2: 0a 270681i bk3: 0a 270683i bk4: 0a 270683i bk5: 0a 270683i bk6: 0a 270683i bk7: 0a 270683i bk8: 0a 270683i bk9: 0a 270683i bk10: 0a 270683i bk11: 0a 270683i bk12: 0a 270683i bk13: 0a 270683i bk14: 0a 270683i bk15: 0a 270684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001892 
total_CMD = 270683 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 270141 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270683 
n_nop = 270553 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0464603
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270683 n_nop=270553 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001892
n_activity=560 dram_eff=0.9143
bk0: 64a 270215i bk1: 64a 270218i bk2: 0a 270681i bk3: 0a 270683i bk4: 0a 270683i bk5: 0a 270683i bk6: 0a 270683i bk7: 0a 270683i bk8: 0a 270683i bk9: 0a 270683i bk10: 0a 270683i bk11: 0a 270683i bk12: 0a 270683i bk13: 0a 270683i bk14: 0a 270683i bk15: 0a 270684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968460
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001892 
total_CMD = 270683 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 270141 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270683 
n_nop = 270553 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.038421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0384213
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270683 n_nop=270553 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001892
n_activity=560 dram_eff=0.9143
bk0: 64a 270209i bk1: 64a 270218i bk2: 0a 270681i bk3: 0a 270683i bk4: 0a 270683i bk5: 0a 270683i bk6: 0a 270683i bk7: 0a 270683i bk8: 0a 270683i bk9: 0a 270683i bk10: 0a 270683i bk11: 0a 270683i bk12: 0a 270683i bk13: 0a 270683i bk14: 0a 270683i bk15: 0a 270684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001892 
total_CMD = 270683 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 270141 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270683 
n_nop = 270553 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.052870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.05287
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270683 n_nop=270553 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001892
n_activity=562 dram_eff=0.911
bk0: 64a 270222i bk1: 64a 270212i bk2: 0a 270683i bk3: 0a 270683i bk4: 0a 270683i bk5: 0a 270683i bk6: 0a 270683i bk7: 0a 270683i bk8: 0a 270683i bk9: 0a 270683i bk10: 0a 270683i bk11: 0a 270683i bk12: 0a 270683i bk13: 0a 270683i bk14: 0a 270683i bk15: 0a 270683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001892 
total_CMD = 270683 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 270139 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270683 
n_nop = 270553 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0423337
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270683 n_nop=270553 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001892
n_activity=562 dram_eff=0.911
bk0: 64a 270222i bk1: 64a 270207i bk2: 0a 270683i bk3: 0a 270683i bk4: 0a 270683i bk5: 0a 270683i bk6: 0a 270683i bk7: 0a 270683i bk8: 0a 270683i bk9: 0a 270683i bk10: 0a 270683i bk11: 0a 270683i bk12: 0a 270683i bk13: 0a 270683i bk14: 0a 270683i bk15: 0a 270683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001892 
total_CMD = 270683 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 270139 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270683 
n_nop = 270553 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.054917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0549166
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270683 n_nop=270553 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001892
n_activity=562 dram_eff=0.911
bk0: 64a 270222i bk1: 64a 270215i bk2: 0a 270683i bk3: 0a 270683i bk4: 0a 270683i bk5: 0a 270683i bk6: 0a 270683i bk7: 0a 270683i bk8: 0a 270683i bk9: 0a 270683i bk10: 0a 270683i bk11: 0a 270683i bk12: 0a 270683i bk13: 0a 270683i bk14: 0a 270683i bk15: 0a 270683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.953789
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001892 
total_CMD = 270683 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 270139 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270683 
n_nop = 270553 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.045178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0451783

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 73728
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0556
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43008
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=73728
icnt_total_pkts_simt_to_mem=73728
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 73728
Req_Network_cycles = 87535
Req_Network_injected_packets_per_cycle =       0.8423 
Req_Network_conflicts_per_cycle =       0.4422
Req_Network_conflicts_per_cycle_util =       7.8795
Req_Bank_Level_Parallism =      15.0067
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3003
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0263

Reply_Network_injected_packets_num = 73728
Reply_Network_cycles = 87535
Reply_Network_injected_packets_per_cycle =        0.8423
Reply_Network_conflicts_per_cycle =        0.5485
Reply_Network_conflicts_per_cycle_util =       8.6900
Reply_Bank_Level_Parallism =      13.3444
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1276
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0183
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 32 sec (32 sec)
gpgpu_simulation_rate = 170040 (inst/sec)
gpgpu_simulation_rate = 2735 (cycle/sec)
gpgpu_silicon_slowdown = 413893x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-16.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 16
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fca55000000
-local mem base_addr = 0x00007fca53000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda6-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-16.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 16
GPGPU-Sim uArch: Shader 40 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 28 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 29 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 30 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 31 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 32 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 35 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 36 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 37 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 38 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 39 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 16: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 5906
gpu_sim_insn = 689920
gpu_ipc =     116.8168
gpu_tot_sim_cycle = 93441
gpu_tot_sim_insn = 6131200
gpu_tot_ipc =      65.6157
gpu_tot_issued_cta = 1024
gpu_occupancy = 22.9712% 
gpu_tot_occupancy = 22.4755% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6935
partiton_level_parallism_total  =       0.8329
partiton_level_parallism_util =      13.3420
partiton_level_parallism_util_total  =      14.9088
L2_BW  =      25.1225 GB/Sec
L2_BW_total  =      30.1698 GB/Sec
gpu_total_sim_rate=180329

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1760, Miss = 1472, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 148
	L1D_cache_core[1]: Access = 1760, Miss = 1472, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 153
	L1D_cache_core[2]: Access = 1760, Miss = 1472, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 162
	L1D_cache_core[3]: Access = 1760, Miss = 1472, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 146
	L1D_cache_core[4]: Access = 1760, Miss = 1472, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 158
	L1D_cache_core[5]: Access = 1760, Miss = 1472, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 186
	L1D_cache_core[6]: Access = 1760, Miss = 1472, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 180
	L1D_cache_core[7]: Access = 1760, Miss = 1472, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 177
	L1D_cache_core[8]: Access = 1760, Miss = 1472, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 177
	L1D_cache_core[9]: Access = 1760, Miss = 1472, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 182
	L1D_cache_core[10]: Access = 1760, Miss = 1472, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 169
	L1D_cache_core[11]: Access = 1760, Miss = 1472, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 161
	L1D_cache_core[12]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 173
	L1D_cache_core[13]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 136
	L1D_cache_core[14]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 159
	L1D_cache_core[15]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 189
	L1D_cache_core[16]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 191
	L1D_cache_core[17]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 167
	L1D_cache_core[18]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[19]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 162
	L1D_cache_core[20]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 155
	L1D_cache_core[21]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 148
	L1D_cache_core[22]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 175
	L1D_cache_core[23]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[24]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 155
	L1D_cache_core[25]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 151
	L1D_cache_core[26]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 140
	L1D_cache_core[27]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 144
	L1D_cache_core[28]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 138
	L1D_cache_core[29]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 136
	L1D_cache_core[30]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 161
	L1D_cache_core[31]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 136
	L1D_cache_core[32]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 158
	L1D_cache_core[33]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[34]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 133
	L1D_cache_core[35]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 179
	L1D_cache_core[36]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 131
	L1D_cache_core[37]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 138
	L1D_cache_core[38]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 143
	L1D_cache_core[39]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 152
	L1D_cache_core[40]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 180
	L1D_cache_core[41]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 152
	L1D_cache_core[42]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 136
	L1D_cache_core[43]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 145
	L1D_cache_core[44]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 135
	L1D_cache_core[45]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 138
	L1D_total_cache_accesses = 77824
	L1D_total_cache_misses = 65536
	L1D_total_cache_miss_rate = 0.8421
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 7128
	L1D_cache_data_port_util = 0.022
	L1D_cache_fill_port_util = 0.060
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3743
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45056

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3743
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3385
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
384, 384, 384, 384, 384, 384, 384, 384, 169, 169, 169, 169, 169, 169, 169, 169, 
gpgpu_n_tot_thrd_icount = 6291456
gpgpu_n_tot_w_icount = 196608
gpgpu_n_stall_shd_mem = 46080
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32768
gpgpu_n_mem_write_global = 45056
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 262144
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 393216
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15360
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 30720
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:56242	W0_Idle:886416	W0_Scoreboard:1055454	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:191600
single_issue_nums: WS0:49152	WS1:49152	WS2:49152	WS3:49152	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 262144 {8:32768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1802240 {40:45056,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1310720 {40:32768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 360448 {8:45056,}
maxmflatency = 643 
max_icnt2mem_latency = 156 
maxmrqlatency = 65 
max_icnt2sh_latency = 115 
averagemflatency = 269 
avg_icnt2mem_latency = 67 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 6 
mrq_lat_table:35 	8 	43 	246 	650 	1064 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40101 	35726 	1997 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	42681 	34509 	634 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	45759 	16897 	8143 	4425 	1595 	1005 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5540      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5542      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5544      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4461      4464    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       4475      4466    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4460      4452    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4472      4462    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4471      4441    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4484      4468    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       4465      4446    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       4473      4468    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       4446      4446    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       4455      4445    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       4445      4432    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       4460      4434    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       4449      4429    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       4424      4434    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       4436      4427    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       4429      4442    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        631       635       325       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        632       630       423       448         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        637       637       363       396         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        633       625       408       431         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        632       621       343       349         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        630       628       424       451         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        623       626       354       378         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        620       623       430       453         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        626       625       372       401         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        619       634       407       384         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        628       625       373       405         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        629       626       408       414         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        642       637       359       386         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        633       634       414       420         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        639       643       359       391         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        633       636       418       445         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288946 n_nop=288816 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=562 dram_eff=0.911
bk0: 64a 288485i bk1: 64a 288470i bk2: 0a 288946i bk3: 0a 288946i bk4: 0a 288946i bk5: 0a 288946i bk6: 0a 288946i bk7: 0a 288946i bk8: 0a 288946i bk9: 0a 288946i bk10: 0a 288946i bk11: 0a 288946i bk12: 0a 288946i bk13: 0a 288946i bk14: 0a 288946i bk15: 0a 288946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001772 
total_CMD = 288946 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 288402 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288946 
n_nop = 288816 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0467907
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288946 n_nop=288816 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=560 dram_eff=0.9143
bk0: 64a 288477i bk1: 64a 288481i bk2: 0a 288944i bk3: 0a 288946i bk4: 0a 288946i bk5: 0a 288946i bk6: 0a 288946i bk7: 0a 288946i bk8: 0a 288946i bk9: 0a 288946i bk10: 0a 288946i bk11: 0a 288946i bk12: 0a 288946i bk13: 0a 288946i bk14: 0a 288946i bk15: 0a 288947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001772 
total_CMD = 288946 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 288404 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288946 
n_nop = 288816 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.038381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0383809
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288946 n_nop=288816 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=560 dram_eff=0.9143
bk0: 64a 288472i bk1: 64a 288481i bk2: 0a 288944i bk3: 0a 288946i bk4: 0a 288946i bk5: 0a 288946i bk6: 0a 288946i bk7: 0a 288946i bk8: 0a 288946i bk9: 0a 288946i bk10: 0a 288946i bk11: 0a 288946i bk12: 0a 288946i bk13: 0a 288946i bk14: 0a 288946i bk15: 0a 288947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001772 
total_CMD = 288946 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 288404 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288946 
n_nop = 288816 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0483966
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288946 n_nop=288816 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=560 dram_eff=0.9143
bk0: 64a 288481i bk1: 64a 288481i bk2: 0a 288944i bk3: 0a 288946i bk4: 0a 288946i bk5: 0a 288946i bk6: 0a 288946i bk7: 0a 288946i bk8: 0a 288946i bk9: 0a 288946i bk10: 0a 288946i bk11: 0a 288946i bk12: 0a 288946i bk13: 0a 288946i bk14: 0a 288946i bk15: 0a 288947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.962894
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001772 
total_CMD = 288946 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 288404 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288946 
n_nop = 288816 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0416306
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288946 n_nop=288816 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=560 dram_eff=0.9143
bk0: 64a 288472i bk1: 64a 288481i bk2: 0a 288944i bk3: 0a 288946i bk4: 0a 288946i bk5: 0a 288946i bk6: 0a 288946i bk7: 0a 288946i bk8: 0a 288946i bk9: 0a 288946i bk10: 0a 288946i bk11: 0a 288946i bk12: 0a 288946i bk13: 0a 288946i bk14: 0a 288946i bk15: 0a 288947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001772 
total_CMD = 288946 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 288404 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288946 
n_nop = 288816 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0436898
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288946 n_nop=288816 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=560 dram_eff=0.9143
bk0: 64a 288472i bk1: 64a 288481i bk2: 0a 288944i bk3: 0a 288946i bk4: 0a 288946i bk5: 0a 288946i bk6: 0a 288946i bk7: 0a 288946i bk8: 0a 288946i bk9: 0a 288946i bk10: 0a 288946i bk11: 0a 288946i bk12: 0a 288946i bk13: 0a 288946i bk14: 0a 288946i bk15: 0a 288947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001772 
total_CMD = 288946 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 288404 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288946 
n_nop = 288816 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0368823
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288946 n_nop=288816 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=562 dram_eff=0.911
bk0: 64a 288485i bk1: 64a 288470i bk2: 0a 288946i bk3: 0a 288946i bk4: 0a 288946i bk5: 0a 288946i bk6: 0a 288946i bk7: 0a 288946i bk8: 0a 288946i bk9: 0a 288946i bk10: 0a 288946i bk11: 0a 288946i bk12: 0a 288946i bk13: 0a 288946i bk14: 0a 288946i bk15: 0a 288946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001772 
total_CMD = 288946 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 288402 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288946 
n_nop = 288816 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.044867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0448665
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288946 n_nop=288816 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=562 dram_eff=0.911
bk0: 64a 288485i bk1: 64a 288476i bk2: 0a 288946i bk3: 0a 288946i bk4: 0a 288946i bk5: 0a 288946i bk6: 0a 288946i bk7: 0a 288946i bk8: 0a 288946i bk9: 0a 288946i bk10: 0a 288946i bk11: 0a 288946i bk12: 0a 288946i bk13: 0a 288946i bk14: 0a 288946i bk15: 0a 288946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.957486
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001772 
total_CMD = 288946 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 288402 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288946 
n_nop = 288816 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0375676
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288946 n_nop=288816 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=562 dram_eff=0.911
bk0: 64a 288485i bk1: 64a 288470i bk2: 0a 288946i bk3: 0a 288946i bk4: 0a 288946i bk5: 0a 288946i bk6: 0a 288946i bk7: 0a 288946i bk8: 0a 288946i bk9: 0a 288946i bk10: 0a 288946i bk11: 0a 288946i bk12: 0a 288946i bk13: 0a 288946i bk14: 0a 288946i bk15: 0a 288946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001772 
total_CMD = 288946 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 288402 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288946 
n_nop = 288816 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0428523
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288946 n_nop=288816 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=562 dram_eff=0.911
bk0: 64a 288485i bk1: 64a 288470i bk2: 0a 288946i bk3: 0a 288946i bk4: 0a 288946i bk5: 0a 288946i bk6: 0a 288946i bk7: 0a 288946i bk8: 0a 288946i bk9: 0a 288946i bk10: 0a 288946i bk11: 0a 288946i bk12: 0a 288946i bk13: 0a 288946i bk14: 0a 288946i bk15: 0a 288946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001772 
total_CMD = 288946 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 288402 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288946 
n_nop = 288816 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0357679
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288946 n_nop=288816 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=560 dram_eff=0.9143
bk0: 64a 288472i bk1: 64a 288481i bk2: 0a 288944i bk3: 0a 288946i bk4: 0a 288946i bk5: 0a 288946i bk6: 0a 288946i bk7: 0a 288946i bk8: 0a 288946i bk9: 0a 288946i bk10: 0a 288946i bk11: 0a 288946i bk12: 0a 288946i bk13: 0a 288946i bk14: 0a 288946i bk15: 0a 288947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001772 
total_CMD = 288946 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 288404 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288946 
n_nop = 288816 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0435237
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288946 n_nop=288816 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=560 dram_eff=0.9143
bk0: 64a 288478i bk1: 64a 288481i bk2: 0a 288944i bk3: 0a 288946i bk4: 0a 288946i bk5: 0a 288946i bk6: 0a 288946i bk7: 0a 288946i bk8: 0a 288946i bk9: 0a 288946i bk10: 0a 288946i bk11: 0a 288946i bk12: 0a 288946i bk13: 0a 288946i bk14: 0a 288946i bk15: 0a 288947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968460
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001772 
total_CMD = 288946 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 288404 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288946 
n_nop = 288816 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0359929
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288946 n_nop=288816 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=560 dram_eff=0.9143
bk0: 64a 288472i bk1: 64a 288481i bk2: 0a 288944i bk3: 0a 288946i bk4: 0a 288946i bk5: 0a 288946i bk6: 0a 288946i bk7: 0a 288946i bk8: 0a 288946i bk9: 0a 288946i bk10: 0a 288946i bk11: 0a 288946i bk12: 0a 288946i bk13: 0a 288946i bk14: 0a 288946i bk15: 0a 288947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001772 
total_CMD = 288946 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 288404 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288946 
n_nop = 288816 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0495283
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288946 n_nop=288816 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=562 dram_eff=0.911
bk0: 64a 288485i bk1: 64a 288475i bk2: 0a 288946i bk3: 0a 288946i bk4: 0a 288946i bk5: 0a 288946i bk6: 0a 288946i bk7: 0a 288946i bk8: 0a 288946i bk9: 0a 288946i bk10: 0a 288946i bk11: 0a 288946i bk12: 0a 288946i bk13: 0a 288946i bk14: 0a 288946i bk15: 0a 288946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001772 
total_CMD = 288946 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 288402 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288946 
n_nop = 288816 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.039658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0396579
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288946 n_nop=288816 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=562 dram_eff=0.911
bk0: 64a 288485i bk1: 64a 288470i bk2: 0a 288946i bk3: 0a 288946i bk4: 0a 288946i bk5: 0a 288946i bk6: 0a 288946i bk7: 0a 288946i bk8: 0a 288946i bk9: 0a 288946i bk10: 0a 288946i bk11: 0a 288946i bk12: 0a 288946i bk13: 0a 288946i bk14: 0a 288946i bk15: 0a 288946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001772 
total_CMD = 288946 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 288402 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288946 
n_nop = 288816 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.051446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0514456
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288946 n_nop=288816 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=562 dram_eff=0.911
bk0: 64a 288485i bk1: 64a 288478i bk2: 0a 288946i bk3: 0a 288946i bk4: 0a 288946i bk5: 0a 288946i bk6: 0a 288946i bk7: 0a 288946i bk8: 0a 288946i bk9: 0a 288946i bk10: 0a 288946i bk11: 0a 288946i bk12: 0a 288946i bk13: 0a 288946i bk14: 0a 288946i bk15: 0a 288946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.953789
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001772 
total_CMD = 288946 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 288402 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288946 
n_nop = 288816 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0423228

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 77824
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0526
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30720
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45056
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=77824
icnt_total_pkts_simt_to_mem=77824
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 77824
Req_Network_cycles = 93441
Req_Network_injected_packets_per_cycle =       0.8329 
Req_Network_conflicts_per_cycle =       0.4307
Req_Network_conflicts_per_cycle_util =       7.7102
Req_Bank_Level_Parallism =      14.9088
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2860
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0260

Reply_Network_injected_packets_num = 77824
Reply_Network_cycles = 93441
Reply_Network_injected_packets_per_cycle =        0.8329
Reply_Network_conflicts_per_cycle =        0.5448
Reply_Network_conflicts_per_cycle_util =       8.6923
Reply_Bank_Level_Parallism =      13.2873
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1234
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0181
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 34 sec (34 sec)
gpgpu_simulation_rate = 180329 (inst/sec)
gpgpu_simulation_rate = 2748 (cycle/sec)
gpgpu_silicon_slowdown = 411935x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
