0.7
2020.1
May 27 2020
20:09:33
D:/FPGA Lab/Lab1/lab1/lab1.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/FPGA Lab/Lab1/lab1/lab1.srcs/sim_1/new/lab1_tb.v,1644427016,verilog,,,,lab1_tb,,,,,,,,
D:/FPGA Lab/Lab1/lab1/lab1.srcs/sources_1/new/lab1.v,1644424606,verilog,,D:/FPGA Lab/Lab1/lab1/lab1.srcs/sim_1/new/lab1_tb.v,,lab1,,,,,,,,
