Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,15
design__inferred_latch__count,0
design__instance__count,2916
design__instance__area,53740.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,3
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,8
design__max_cap_violation__count__corner:nom_tt_025C_3v30,2
power__internal__total,0.0037119053304195404
power__switching__total,0.004372722934931517
power__leakage__total,2.432100814075966E-7
power__total,0.008084871806204319
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.27728317649027184
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.2772211150214401
timing__hold__ws__corner:nom_tt_025C_3v30,1.0812550050243144
timing__setup__ws__corner:nom_tt_025C_3v30,83.91588816900793
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.081255
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,53
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,8
design__max_cap_violation__count__corner:nom_ss_125C_3v00,2
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.296302962774554
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.2962405682388054
timing__hold__ws__corner:nom_ss_125C_3v00,2.422591085197518
timing__setup__ws__corner:nom_ss_125C_3v00,78.15106294420718
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,0.0
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,0.0
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.422591
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,0
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,8
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,2
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.2702631805958767
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.2702009525935865
timing__hold__ws__corner:nom_ff_n40C_3v60,0.5146051508354595
timing__setup__ws__corner:nom_ff_n40C_3v60,86.37877146935467
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.514605
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,89
design__max_fanout_violation__count,8
design__max_cap_violation__count,3
clock__skew__worst_hold,-0.267158275286246
clock__skew__worst_setup,0.2671077046260441
timing__hold__ws,0.5054251604744161
timing__setup__ws,77.85168285945498
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.505425
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,106.931343
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 346.64 325.36
design__core__bbox,3.36 3.92 343.28 321.44
design__io,45
design__die__area,112783
design__core__area,107931
design__instance__count__stdcell,2916
design__instance__area__stdcell,53740.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.497915
design__instance__utilization__stdcell,0.497915
design__instance__count__class:tie_cell,5
design__instance__count__class:buffer,11
design__instance__count__class:inverter,126
design__instance__count__class:sequential_cell,103
design__instance__count__class:multi_input_combinational_cell,1642
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__count__class:tap_cell,705
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,81784.8
design__violations,0
design__instance__count__class:timing_repair_buffer,146
design__instance__count__class:clock_buffer,11
design__instance__count__class:clock_inverter,5
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2061
route__net__special,2
route__drc_errors__iter:1,876
route__wirelength__iter:1,97250
route__drc_errors__iter:2,290
route__wirelength__iter:2,96075
route__drc_errors__iter:3,245
route__wirelength__iter:3,95770
route__drc_errors__iter:4,9
route__wirelength__iter:4,95781
route__drc_errors__iter:5,0
route__wirelength__iter:5,95784
route__drc_errors,0
route__wirelength,95784
route__vias,14945
route__vias__singlecut,14945
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,796.77
design__instance__count__class:fill_cell,2360
timing__unannotated_net__count__corner:nom_tt_025C_3v30,11
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,11
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,11
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,3
design__max_fanout_violation__count__corner:min_tt_025C_3v30,8
design__max_cap_violation__count__corner:min_tt_025C_3v30,2
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.273115732204873
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.27306521705582393
timing__hold__ws__corner:min_tt_025C_3v30,1.0663156215378389
timing__setup__ws__corner:min_tt_025C_3v30,84.04827649527894
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,1.066316
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,11
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,45
design__max_fanout_violation__count__corner:min_ss_125C_3v00,8
design__max_cap_violation__count__corner:min_ss_125C_3v00,2
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.2891264809404122
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.2890758547690575
timing__hold__ws__corner:min_ss_125C_3v00,2.395002486344534
timing__setup__ws__corner:min_ss_125C_3v00,78.39939053195117
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,0.0
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,0.0
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.395003
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,0
timing__setup_r2r__ws__corner:min_ss_125C_3v00,Infinity
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__unannotated_net__count__corner:min_ss_125C_3v00,11
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,8
design__max_cap_violation__count__corner:min_ff_n40C_3v60,2
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.267158275286246
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.2671077046260441
timing__hold__ws__corner:min_ff_n40C_3v60,0.5054251604744161
timing__setup__ws__corner:min_ff_n40C_3v60,86.45828830916248
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.505425
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,11
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,3
design__max_fanout_violation__count__corner:max_tt_025C_3v30,8
design__max_cap_violation__count__corner:max_tt_025C_3v30,3
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.2822509805767587
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.282175485408949
timing__hold__ws__corner:max_tt_025C_3v30,1.0994110377710096
timing__setup__ws__corner:max_tt_025C_3v30,83.75885111453627
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.099411
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,11
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,89
design__max_fanout_violation__count__corner:max_ss_125C_3v00,8
design__max_cap_violation__count__corner:max_ss_125C_3v00,3
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.30489320264823727
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.3048177074804276
timing__hold__ws__corner:max_ss_125C_3v00,2.4560780771025486
timing__setup__ws__corner:max_ss_125C_3v00,77.85168285945498
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,0.0
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,0.0
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.456078
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,0
timing__setup_r2r__ws__corner:max_ss_125C_3v00,106.931343
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__unannotated_net__count__corner:max_ss_125C_3v00,11
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,8
design__max_cap_violation__count__corner:max_ff_n40C_3v60,3
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.2738634119219526
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.273787916754143
timing__hold__ws__corner:max_ff_n40C_3v60,0.5256630834957682
timing__setup__ws__corner:max_ff_n40C_3v60,86.28393532773063
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.525663
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,11
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,11
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29987
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000126118
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000083548
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000222429
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000083548
design_powergrid__voltage__worst,0.000083548
design_powergrid__voltage__worst__net:VPWR,3.29987
design_powergrid__drop__worst,0.000126118
design_powergrid__drop__worst__net:VPWR,0.000126118
design_powergrid__voltage__worst__net:VGND,0.000083548
design_powergrid__drop__worst__net:VGND,0.000083548
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000022799999999999998544740476003056528497836552560329437255859375
ir__drop__worst,0.00012599999999999999980397624721462079833145253360271453857421875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
