<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › ia64 › kernel › perfmon_mckinley.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>perfmon_mckinley.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file contains the McKinley PMU register description tables</span>
<span class="cm"> * and pmc checker used by perfmon.c.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2002-2003  Hewlett Packard Co</span>
<span class="cm"> *               Stephane Eranian &lt;eranian@hpl.hp.com&gt;</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">pfm_mck_pmc_check</span><span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">task</span><span class="p">,</span> <span class="n">pfm_context_t</span> <span class="o">*</span><span class="n">ctx</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cnum</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">val</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">);</span>

<span class="k">static</span> <span class="n">pfm_reg_desc_t</span> <span class="n">pfm_mck_pmc_desc</span><span class="p">[</span><span class="n">PMU_MAX_PMCS</span><span class="p">]</span><span class="o">=</span><span class="p">{</span>
<span class="cm">/* pmc0  */</span> <span class="p">{</span> <span class="n">PFM_REG_CONTROL</span> <span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1UL</span><span class="p">,</span> <span class="o">-</span><span class="mi">1UL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmc1  */</span> <span class="p">{</span> <span class="n">PFM_REG_CONTROL</span> <span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="o">-</span><span class="mi">1UL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmc2  */</span> <span class="p">{</span> <span class="n">PFM_REG_CONTROL</span> <span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="o">-</span><span class="mi">1UL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmc3  */</span> <span class="p">{</span> <span class="n">PFM_REG_CONTROL</span> <span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="o">-</span><span class="mi">1UL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmc4  */</span> <span class="p">{</span> <span class="n">PFM_REG_COUNTING</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000000000800000UL</span><span class="p">,</span> <span class="mh">0xfffff7fUL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">pfm_mck_pmc_check</span><span class="p">,</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">4</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmc5  */</span> <span class="p">{</span> <span class="n">PFM_REG_COUNTING</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="mh">0xfffff7fUL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>  <span class="n">pfm_mck_pmc_check</span><span class="p">,</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmc6  */</span> <span class="p">{</span> <span class="n">PFM_REG_COUNTING</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="mh">0xfffff7fUL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>  <span class="n">pfm_mck_pmc_check</span><span class="p">,</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">6</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmc7  */</span> <span class="p">{</span> <span class="n">PFM_REG_COUNTING</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="mh">0xfffff7fUL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>  <span class="n">pfm_mck_pmc_check</span><span class="p">,</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">7</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmc8  */</span> <span class="p">{</span> <span class="n">PFM_REG_CONFIG</span>  <span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xffffffff3fffffffUL</span><span class="p">,</span> <span class="mh">0xffffffff3ffffffbUL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">pfm_mck_pmc_check</span><span class="p">,</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmc9  */</span> <span class="p">{</span> <span class="n">PFM_REG_CONFIG</span>  <span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xffffffff3ffffffcUL</span><span class="p">,</span> <span class="mh">0xffffffff3ffffffbUL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">pfm_mck_pmc_check</span><span class="p">,</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmc10 */</span> <span class="p">{</span> <span class="n">PFM_REG_MONITOR</span> <span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="mh">0xffffUL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">pfm_mck_pmc_check</span><span class="p">,</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmc11 */</span> <span class="p">{</span> <span class="n">PFM_REG_MONITOR</span> <span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="mh">0x30f01cf</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>  <span class="n">pfm_mck_pmc_check</span><span class="p">,</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">17</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmc12 */</span> <span class="p">{</span> <span class="n">PFM_REG_MONITOR</span> <span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="mh">0xffffUL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>  <span class="n">pfm_mck_pmc_check</span><span class="p">,</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">8</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">9</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">11</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">12</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">13</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">14</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">15</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">16</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmc13 */</span> <span class="p">{</span> <span class="n">PFM_REG_CONFIG</span>  <span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x00002078fefefefeUL</span><span class="p">,</span> <span class="mh">0x1e00018181818UL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">pfm_mck_pmc_check</span><span class="p">,</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmc14 */</span> <span class="p">{</span> <span class="n">PFM_REG_CONFIG</span>  <span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0db60db60db60db6UL</span><span class="p">,</span> <span class="mh">0x2492UL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">pfm_mck_pmc_check</span><span class="p">,</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmc15 */</span> <span class="p">{</span> <span class="n">PFM_REG_CONFIG</span>  <span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x00000000fffffff0UL</span><span class="p">,</span> <span class="mh">0xfUL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">pfm_mck_pmc_check</span><span class="p">,</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
	    <span class="p">{</span> <span class="n">PFM_REG_END</span>     <span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="o">-</span><span class="mi">1UL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">{</span><span class="mi">0</span><span class="p">,},</span> <span class="p">{</span><span class="mi">0</span><span class="p">,}},</span> <span class="cm">/* end marker */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">pfm_reg_desc_t</span> <span class="n">pfm_mck_pmd_desc</span><span class="p">[</span><span class="n">PMU_MAX_PMDS</span><span class="p">]</span><span class="o">=</span><span class="p">{</span>
<span class="cm">/* pmd0  */</span> <span class="p">{</span> <span class="n">PFM_REG_BUFFER</span>  <span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="o">-</span><span class="mi">1UL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">10</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmd1  */</span> <span class="p">{</span> <span class="n">PFM_REG_BUFFER</span>  <span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="o">-</span><span class="mi">1UL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">10</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmd2  */</span> <span class="p">{</span> <span class="n">PFM_REG_BUFFER</span>  <span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="o">-</span><span class="mi">1UL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">17</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">11</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmd3  */</span> <span class="p">{</span> <span class="n">PFM_REG_BUFFER</span>  <span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="o">-</span><span class="mi">1UL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">17</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">11</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmd4  */</span> <span class="p">{</span> <span class="n">PFM_REG_COUNTING</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="o">-</span><span class="mi">1UL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">4</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmd5  */</span> <span class="p">{</span> <span class="n">PFM_REG_COUNTING</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="o">-</span><span class="mi">1UL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmd6  */</span> <span class="p">{</span> <span class="n">PFM_REG_COUNTING</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="o">-</span><span class="mi">1UL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">6</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmd7  */</span> <span class="p">{</span> <span class="n">PFM_REG_COUNTING</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="o">-</span><span class="mi">1UL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">{</span><span class="mi">0UL</span><span class="p">,</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">7</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmd8  */</span> <span class="p">{</span> <span class="n">PFM_REG_BUFFER</span>  <span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="o">-</span><span class="mi">1UL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">9</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">11</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">12</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">13</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">14</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">15</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">16</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">12</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmd9  */</span> <span class="p">{</span> <span class="n">PFM_REG_BUFFER</span>  <span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="o">-</span><span class="mi">1UL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">8</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">11</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">12</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">13</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">14</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">15</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">16</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">12</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmd10 */</span> <span class="p">{</span> <span class="n">PFM_REG_BUFFER</span>  <span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="o">-</span><span class="mi">1UL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">8</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">9</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">11</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">12</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">13</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">14</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">15</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">16</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">12</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmd11 */</span> <span class="p">{</span> <span class="n">PFM_REG_BUFFER</span>  <span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="o">-</span><span class="mi">1UL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">8</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">9</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">12</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">13</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">14</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">15</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">16</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">12</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmd12 */</span> <span class="p">{</span> <span class="n">PFM_REG_BUFFER</span>  <span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="o">-</span><span class="mi">1UL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">8</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">9</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">11</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">13</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">14</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">15</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">16</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">12</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmd13 */</span> <span class="p">{</span> <span class="n">PFM_REG_BUFFER</span>  <span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="o">-</span><span class="mi">1UL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">8</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">9</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">11</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">12</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">14</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">15</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">16</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">12</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmd14 */</span> <span class="p">{</span> <span class="n">PFM_REG_BUFFER</span>  <span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="o">-</span><span class="mi">1UL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">8</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">9</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">11</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">12</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">13</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">15</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">16</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">12</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmd15 */</span> <span class="p">{</span> <span class="n">PFM_REG_BUFFER</span>  <span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="o">-</span><span class="mi">1UL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">8</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">9</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">11</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">12</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">13</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">14</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">16</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">12</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmd16 */</span> <span class="p">{</span> <span class="n">PFM_REG_BUFFER</span>  <span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="o">-</span><span class="mi">1UL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">8</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">9</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">11</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">12</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">13</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">14</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">15</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">12</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
<span class="cm">/* pmd17 */</span> <span class="p">{</span> <span class="n">PFM_REG_BUFFER</span>  <span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="o">-</span><span class="mi">1UL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="o">|</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">},</span> <span class="p">{</span><span class="n">RDEP</span><span class="p">(</span><span class="mi">11</span><span class="p">),</span><span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">}},</span>
	    <span class="p">{</span> <span class="n">PFM_REG_END</span>     <span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0UL</span><span class="p">,</span> <span class="o">-</span><span class="mi">1UL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">{</span><span class="mi">0</span><span class="p">,},</span> <span class="p">{</span><span class="mi">0</span><span class="p">,}},</span> <span class="cm">/* end marker */</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * PMC reserved fields must have their power-up values preserved</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span>
<span class="nf">pfm_mck_reserved</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cnum</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">val</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp1</span><span class="p">,</span> <span class="n">tmp2</span><span class="p">,</span> <span class="n">ival</span> <span class="o">=</span> <span class="o">*</span><span class="n">val</span><span class="p">;</span>

	<span class="cm">/* remove reserved areas from user value */</span>
	<span class="n">tmp1</span> <span class="o">=</span> <span class="n">ival</span> <span class="o">&amp;</span> <span class="n">PMC_RSVD_MASK</span><span class="p">(</span><span class="n">cnum</span><span class="p">);</span>

	<span class="cm">/* get reserved fields values */</span>
	<span class="n">tmp2</span> <span class="o">=</span> <span class="n">PMC_DFL_VAL</span><span class="p">(</span><span class="n">cnum</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">PMC_RSVD_MASK</span><span class="p">(</span><span class="n">cnum</span><span class="p">);</span>

	<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">tmp1</span> <span class="o">|</span> <span class="n">tmp2</span><span class="p">;</span>

	<span class="n">DPRINT</span><span class="p">((</span><span class="s">&quot;pmc[%d]=0x%lx, mask=0x%lx, reset=0x%lx, val=0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">cnum</span><span class="p">,</span> <span class="n">ival</span><span class="p">,</span> <span class="n">PMC_RSVD_MASK</span><span class="p">(</span><span class="n">cnum</span><span class="p">),</span> <span class="n">PMC_DFL_VAL</span><span class="p">(</span><span class="n">cnum</span><span class="p">),</span> <span class="o">*</span><span class="n">val</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * task can be NULL if the context is unloaded</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span>
<span class="nf">pfm_mck_pmc_check</span><span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">task</span><span class="p">,</span> <span class="n">pfm_context_t</span> <span class="o">*</span><span class="n">ctx</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cnum</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">val</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">check_case1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val8</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">val14</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">val13</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">is_loaded</span><span class="p">;</span>

	<span class="cm">/* first preserve the reserved fields */</span>
	<span class="n">pfm_mck_reserved</span><span class="p">(</span><span class="n">cnum</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>

	<span class="cm">/* sanitfy check */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ctx</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">is_loaded</span> <span class="o">=</span> <span class="n">ctx</span><span class="o">-&gt;</span><span class="n">ctx_state</span> <span class="o">==</span> <span class="n">PFM_CTX_LOADED</span> <span class="o">||</span> <span class="n">ctx</span><span class="o">-&gt;</span><span class="n">ctx_state</span> <span class="o">==</span> <span class="n">PFM_CTX_MASKED</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * we must clear the debug registers if pmc13 has a value which enable</span>
<span class="cm">	 * memory pipeline event constraints. In this case we need to clear the</span>
<span class="cm">	 * the debug registers if they have not yet been accessed. This is required</span>
<span class="cm">	 * to avoid picking stale state.</span>
<span class="cm">	 * PMC13 is &quot;active&quot; if:</span>
<span class="cm">	 * 	one of the pmc13.cfg_dbrpXX field is different from 0x3</span>
<span class="cm">	 * AND</span>
<span class="cm">	 * 	at the corresponding pmc13.ena_dbrpXX is set.</span>
<span class="cm">	 */</span>
	<span class="n">DPRINT</span><span class="p">((</span><span class="s">&quot;cnum=%u val=0x%lx, using_dbreg=%d loaded=%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">cnum</span><span class="p">,</span> <span class="o">*</span><span class="n">val</span><span class="p">,</span> <span class="n">ctx</span><span class="o">-&gt;</span><span class="n">ctx_fl_using_dbreg</span><span class="p">,</span> <span class="n">is_loaded</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cnum</span> <span class="o">==</span> <span class="mi">13</span> <span class="o">&amp;&amp;</span> <span class="n">is_loaded</span>
	    <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="o">*</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x1e00000000000UL</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="o">*</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x18181818UL</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x18181818UL</span> <span class="o">&amp;&amp;</span> <span class="n">ctx</span><span class="o">-&gt;</span><span class="n">ctx_fl_using_dbreg</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>

		<span class="n">DPRINT</span><span class="p">((</span><span class="s">&quot;pmc[%d]=0x%lx has active pmc13 settings, clearing dbr</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">cnum</span><span class="p">,</span> <span class="o">*</span><span class="n">val</span><span class="p">));</span>

		<span class="cm">/* don&#39;t mix debug with perfmon */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">task</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">task</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IA64_THREAD_DBG_VALID</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * a count of 0 will mark the debug registers as in use and also</span>
<span class="cm">		 * ensure that they are properly cleared.</span>
<span class="cm">		 */</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">pfm_write_ibr_dbr</span><span class="p">(</span><span class="n">PFM_DATA_RR</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/*</span>
<span class="cm">	 * we must clear the (instruction) debug registers if any pmc14.ibrpX bit is enabled</span>
<span class="cm">	 * before they are (fl_using_dbreg==0) to avoid picking up stale information.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cnum</span> <span class="o">==</span> <span class="mi">14</span> <span class="o">&amp;&amp;</span> <span class="n">is_loaded</span> <span class="o">&amp;&amp;</span> <span class="p">((</span><span class="o">*</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x2222UL</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x2222UL</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">ctx</span><span class="o">-&gt;</span><span class="n">ctx_fl_using_dbreg</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>

		<span class="n">DPRINT</span><span class="p">((</span><span class="s">&quot;pmc[%d]=0x%lx has active pmc14 settings, clearing ibr</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">cnum</span><span class="p">,</span> <span class="o">*</span><span class="n">val</span><span class="p">));</span>

		<span class="cm">/* don&#39;t mix debug with perfmon */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">task</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">task</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IA64_THREAD_DBG_VALID</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * a count of 0 will mark the debug registers as in use and also</span>
<span class="cm">		 * ensure that they are properly cleared.</span>
<span class="cm">		 */</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">pfm_write_ibr_dbr</span><span class="p">(</span><span class="n">PFM_CODE_RR</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="p">}</span>

	<span class="k">switch</span><span class="p">(</span><span class="n">cnum</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span>  <span class="mi">4</span>: <span class="o">*</span><span class="n">val</span> <span class="o">|=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">;</span> <span class="cm">/* force power enable bit */</span>
			 <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span>  <span class="mi">8</span>: <span class="n">val8</span> <span class="o">=</span> <span class="o">*</span><span class="n">val</span><span class="p">;</span>
			 <span class="n">val13</span> <span class="o">=</span> <span class="n">ctx</span><span class="o">-&gt;</span><span class="n">ctx_pmcs</span><span class="p">[</span><span class="mi">13</span><span class="p">];</span>
			 <span class="n">val14</span> <span class="o">=</span> <span class="n">ctx</span><span class="o">-&gt;</span><span class="n">ctx_pmcs</span><span class="p">[</span><span class="mi">14</span><span class="p">];</span>
			 <span class="n">check_case1</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			 <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">13</span>: <span class="n">val8</span>  <span class="o">=</span> <span class="n">ctx</span><span class="o">-&gt;</span><span class="n">ctx_pmcs</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
			 <span class="n">val13</span> <span class="o">=</span> <span class="o">*</span><span class="n">val</span><span class="p">;</span>
			 <span class="n">val14</span> <span class="o">=</span> <span class="n">ctx</span><span class="o">-&gt;</span><span class="n">ctx_pmcs</span><span class="p">[</span><span class="mi">14</span><span class="p">];</span>
			 <span class="n">check_case1</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			 <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">14</span>: <span class="n">val8</span>  <span class="o">=</span> <span class="n">ctx</span><span class="o">-&gt;</span><span class="n">ctx_pmcs</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
			 <span class="n">val13</span> <span class="o">=</span> <span class="n">ctx</span><span class="o">-&gt;</span><span class="n">ctx_pmcs</span><span class="p">[</span><span class="mi">13</span><span class="p">];</span>
			 <span class="n">val14</span> <span class="o">=</span> <span class="o">*</span><span class="n">val</span><span class="p">;</span>
			 <span class="n">check_case1</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			 <span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* check illegal configuration which can produce inconsistencies in tagging</span>
<span class="cm">	 * i-side events in L1D and L2 caches</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">check_case1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span>   <span class="p">((</span><span class="n">val13</span> <span class="o">&gt;&gt;</span> <span class="mi">45</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span>
		   <span class="o">&amp;&amp;</span> <span class="p">((</span><span class="n">val8</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		   <span class="o">&amp;&amp;</span> <span class="p">((((</span><span class="n">val14</span><span class="o">&gt;&gt;</span><span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x2</span> <span class="o">||</span> <span class="p">((</span><span class="n">val14</span><span class="o">&gt;&gt;</span><span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x0</span><span class="p">)</span>
		       <span class="o">||</span><span class="p">(((</span><span class="n">val14</span><span class="o">&gt;&gt;</span><span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x2</span> <span class="o">||</span> <span class="p">((</span><span class="n">val14</span><span class="o">&gt;&gt;</span><span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x0</span><span class="p">));</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="n">DPRINT</span><span class="p">((</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;perfmon: failure check_case1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span> <span class="o">?</span> <span class="o">-</span><span class="n">EINVAL</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * impl_pmcs, impl_pmds are computed at runtime to minimize errors!</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">pmu_config_t</span> <span class="n">pmu_conf_mck</span><span class="o">=</span><span class="p">{</span>
	<span class="p">.</span><span class="n">pmu_name</span>      <span class="o">=</span> <span class="s">&quot;Itanium 2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmu_family</span>    <span class="o">=</span> <span class="mh">0x1f</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>	       <span class="o">=</span> <span class="n">PFM_PMU_IRQ_RESEND</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ovfl_val</span>      <span class="o">=</span> <span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="mi">47</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmd_desc</span>      <span class="o">=</span> <span class="n">pfm_mck_pmd_desc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_desc</span>      <span class="o">=</span> <span class="n">pfm_mck_pmc_desc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_ibrs</span>       <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_dbrs</span>       <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">.</span><span class="n">use_rr_dbregs</span> <span class="o">=</span> <span class="mi">1</span> <span class="cm">/* debug register are use for range restrictions */</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
