

================================================================
== Vivado HLS Report for 'pool_op_ap_ufixed_8_0_4_0_0_10_1_s'
================================================================
* Date:           Wed Nov 15 18:38:08 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.920 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      0|        0|      271|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        9|     -|
|Register             |        -|      -|      135|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      135|      280|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1148_fu_407_p2       |     *    |      0|  0|  49|           8|           9|
    |add_ln1192_1_fu_142_p2     |     +    |      0|  0|   9|           9|           9|
    |add_ln1192_2_fu_178_p2     |     +    |      0|  0|   9|           9|           9|
    |add_ln1192_3_fu_214_p2     |     +    |      0|  0|   9|           9|           9|
    |add_ln1192_4_fu_250_p2     |     +    |      0|  0|   9|           9|           9|
    |add_ln1192_5_fu_284_p2     |     +    |      0|  0|   9|           9|           9|
    |add_ln1192_6_fu_317_p2     |     +    |      0|  0|   9|           9|           9|
    |add_ln1192_7_fu_351_p2     |     +    |      0|  0|   9|           9|           9|
    |add_ln1192_8_fu_385_p2     |     +    |      0|  0|   9|           9|           9|
    |add_ln1192_fu_106_p2       |     +    |      0|  0|   9|           9|           9|
    |add_ln703_1_fu_148_p2      |     +    |      0|  0|   8|           8|           8|
    |add_ln703_2_fu_184_p2      |     +    |      0|  0|   8|           8|           8|
    |add_ln703_3_fu_220_p2      |     +    |      0|  0|   8|           8|           8|
    |add_ln703_4_fu_256_p2      |     +    |      0|  0|   8|           8|           8|
    |add_ln703_5_fu_290_p2      |     +    |      0|  0|   8|           8|           8|
    |add_ln703_6_fu_323_p2      |     +    |      0|  0|   8|           8|           8|
    |add_ln703_7_fu_357_p2      |     +    |      0|  0|   8|           8|           8|
    |add_ln703_8_fu_391_p2      |     +    |      0|  0|   8|           8|           8|
    |add_ln703_fu_112_p2        |     +    |      0|  0|   8|           8|           8|
    |select_ln340_59_fu_162_p3  |  select  |      0|  0|   8|           1|           2|
    |select_ln340_60_fu_198_p3  |  select  |      0|  0|   8|           1|           2|
    |select_ln340_61_fu_234_p3  |  select  |      0|  0|   8|           1|           2|
    |select_ln340_62_fu_270_p3  |  select  |      0|  0|   8|           1|           2|
    |select_ln340_63_fu_302_p3  |  select  |      0|  0|   8|           1|           2|
    |select_ln340_64_fu_336_p3  |  select  |      0|  0|   8|           1|           2|
    |select_ln340_65_fu_370_p3  |  select  |      0|  0|   8|           1|           2|
    |select_ln340_fu_126_p3     |  select  |      0|  0|   8|           1|           2|
    |y_V_fu_423_p3              |  select  |      0|  0|   5|           1|           4|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 271|         170|         182|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|    5|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|    5|         10|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln703_8_reg_460      |  8|   0|    8|          0|
    |ap_ce_reg                |  1|   0|    1|          0|
    |ap_return_int_reg        |  5|   0|    5|          0|
    |select_ln340_62_reg_454  |  8|   0|    8|          0|
    |tmp_255_reg_465          |  1|   0|    1|          0|
    |x_0_V_read_int_reg       |  8|   0|    8|          0|
    |x_1_V_read_int_reg       |  8|   0|    8|          0|
    |x_2_V_read_int_reg       |  8|   0|    8|          0|
    |x_3_V_read_int_reg       |  8|   0|    8|          0|
    |x_4_V_read_int_reg       |  8|   0|    8|          0|
    |x_5_V_read_int_reg       |  8|   0|    8|          0|
    |x_6_V_read_1_reg_448     |  8|   0|    8|          0|
    |x_6_V_read_int_reg       |  8|   0|    8|          0|
    |x_7_V_read_1_reg_442     |  8|   0|    8|          0|
    |x_7_V_read_int_reg       |  8|   0|    8|          0|
    |x_8_V_read_1_reg_436     |  8|   0|    8|          0|
    |x_8_V_read_int_reg       |  8|   0|    8|          0|
    |x_9_V_read_1_reg_430     |  8|   0|    8|          0|
    |x_9_V_read_int_reg       |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |135|   0|  135|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | pool_op<ap_ufixed<8, 0, 4, 0, 0>, 10, 1> | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | pool_op<ap_ufixed<8, 0, 4, 0, 0>, 10, 1> | return value |
|ap_return   | out |    5| ap_ctrl_hs | pool_op<ap_ufixed<8, 0, 4, 0, 0>, 10, 1> | return value |
|ap_ce       |  in |    1| ap_ctrl_hs | pool_op<ap_ufixed<8, 0, 4, 0, 0>, 10, 1> | return value |
|x_0_V_read  |  in |    8|   ap_none  |                x_0_V_read                |    scalar    |
|x_1_V_read  |  in |    8|   ap_none  |                x_1_V_read                |    scalar    |
|x_2_V_read  |  in |    8|   ap_none  |                x_2_V_read                |    scalar    |
|x_3_V_read  |  in |    8|   ap_none  |                x_3_V_read                |    scalar    |
|x_4_V_read  |  in |    8|   ap_none  |                x_4_V_read                |    scalar    |
|x_5_V_read  |  in |    8|   ap_none  |                x_5_V_read                |    scalar    |
|x_6_V_read  |  in |    8|   ap_none  |                x_6_V_read                |    scalar    |
|x_7_V_read  |  in |    8|   ap_none  |                x_7_V_read                |    scalar    |
|x_8_V_read  |  in |    8|   ap_none  |                x_8_V_read                |    scalar    |
|x_9_V_read  |  in |    8|   ap_none  |                x_9_V_read                |    scalar    |
+------------+-----+-----+------------+------------------------------------------+--------------+

