INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:52:25 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_addr_5_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.135ns period=4.270ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_5_q_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.135ns period=4.270ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.270ns  (clk rise@4.270ns - clk rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.976ns (24.224%)  route 3.053ns (75.776%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.753 - 4.270 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1750, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X20Y122        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_addr_5_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y122        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_addr_5_q_reg[3]/Q
                         net (fo=7, routed)           0.510     1.272    lsq1/handshake_lsq_lsq1_core/ldq_addr_5_q[3]
    SLICE_X19Y122        LUT6 (Prop_lut6_I1_O)        0.043     1.315 f  lsq1/handshake_lsq_lsq1_core/a_storeEn_INST_0_i_78/O
                         net (fo=1, routed)           0.387     1.702    lsq1/handshake_lsq_lsq1_core/a_storeEn_INST_0_i_78_n_0
    SLICE_X14Y122        LUT4 (Prop_lut4_I3_O)        0.043     1.745 r  lsq1/handshake_lsq_lsq1_core/a_storeEn_INST_0_i_46/O
                         net (fo=5, routed)           0.249     1.994    lsq1/handshake_lsq_lsq1_core/a_storeEn_INST_0_i_46_n_0
    SLICE_X13Y122        LUT4 (Prop_lut4_I1_O)        0.043     2.037 r  lsq1/handshake_lsq_lsq1_core/a_loadEn_INST_0_i_34/O
                         net (fo=3, routed)           0.360     2.398    lsq1/handshake_lsq_lsq1_core/TEMP_25_res_3
    SLICE_X13Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     2.589 r  lsq1/handshake_lsq_lsq1_core/ldq_data_5_q_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.589    lsq1/handshake_lsq_lsq1_core/ldq_data_5_q_reg[31]_i_10_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.638 r  lsq1/handshake_lsq_lsq1_core/ldq_data_5_q_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.638    lsq1/handshake_lsq_lsq1_core/ldq_data_5_q_reg[31]_i_9_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.742 f  lsq1/handshake_lsq_lsq1_core/ldq_data_5_q_reg[31]_i_8/O[0]
                         net (fo=1, routed)           0.241     2.983    lsq1/handshake_lsq_lsq1_core/TEMP_47_double_out11_out[8]
    SLICE_X12Y119        LUT6 (Prop_lut6_I4_O)        0.120     3.103 f  lsq1/handshake_lsq_lsq1_core/ldq_data_5_q[29]_i_4/O
                         net (fo=33, routed)          0.418     3.521    lsq1/handshake_lsq_lsq1_core/ldq_data_5_q[29]_i_4_n_0
    SLICE_X14Y113        LUT6 (Prop_lut6_I0_O)        0.043     3.564 f  lsq1/handshake_lsq_lsq1_core/ldq_issue_5_q_i_5/O
                         net (fo=1, routed)           0.326     3.889    lsq1/handshake_lsq_lsq1_core/ldq_issue_5_q_i_5_n_0
    SLICE_X15Y116        LUT6 (Prop_lut6_I5_O)        0.043     3.932 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_5_q_i_2/O
                         net (fo=2, routed)           0.182     4.114    lsq1/handshake_lsq_lsq1_core/ldq_issue_5_q_i_2_n_0
    SLICE_X14Y114        LUT5 (Prop_lut5_I4_O)        0.043     4.157 r  lsq1/handshake_lsq_lsq1_core/ldq_data_5_q[31]_i_1/O
                         net (fo=33, routed)          0.380     4.537    lsq1/handshake_lsq_lsq1_core/p_15_in
    SLICE_X12Y116        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_5_q_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.270     4.270 r  
                                                      0.000     4.270 r  clk (IN)
                         net (fo=1750, unset)         0.483     4.753    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X12Y116        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_5_q_reg[21]/C
                         clock pessimism              0.000     4.753    
                         clock uncertainty           -0.035     4.717    
    SLICE_X12Y116        FDRE (Setup_fdre_C_CE)      -0.169     4.548    lsq1/handshake_lsq_lsq1_core/ldq_data_5_q_reg[21]
  -------------------------------------------------------------------
                         required time                          4.548    
                         arrival time                          -4.537    
  -------------------------------------------------------------------
                         slack                                  0.011    




