(PCB full_wave
 (parser
  (host_cad ARES)
  (host_version 8.0 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -33.12160 -14.07160 14.07160 8.99160))
  (boundary (path signal 0.20320 -33.02000 -13.97000 13.97000 -13.97000 13.97000 8.89000
   -33.02000 8.89000 -33.02000 -13.97000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction off))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction vertical))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA_SIGNAL
   (spare
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component P1_U1 (place U1 -5.08000 2.54000 front 0))
  (component "ELEC-RAD10_C1" (place C1 -8.89000 -8.89000 front 0))
  (component "ELEC-RAD10_C2" (place C2 3.81000 -8.89000 front 180))
  (component "CONN-SIL2_J2" (place J2 10.16000 -1.27000 front 270))
  (component "CONN-SIL3_J1" (place J1 -27.94000 -3.81000 front 90))
  (component DIODE30_D1 (place D1 -21.59000 -3.81000 front 0))
  (component DIODE30_D2 (place D2 -13.97000 1.27000 front 180))
 )
 (library
  (image P1_U1 (side front)
   (outline (rect TOP -3.91160 -1.37160 3.91160 2.64160))
   (pin PS0 (rotate 0) 0 -2.54000 0.00000)
   (pin PS0 (rotate 0) 1 0.00000 0.00000)
   (pin PS0 (rotate 0) 2 2.54000 0.00000)
  )
  (image "ELEC-RAD10_C1" (side front)
   (outline (rect TOP -1.37160 -2.64160 3.91160 2.64160))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
  )
  (image "ELEC-RAD10_C2" (side front)
   (outline (rect TOP -1.37160 -2.64160 3.91160 2.64160))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-SIL2_J2" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-SIL3_J1" (side front)
   (outline (rect TOP -1.37160 -1.37160 6.45160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
  )
  (image DIODE30_D1 (side front)
   (outline (rect TOP -0.88900 -0.88900 8.50900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 7.62000 0.00000)
  )
  (image DIODE30_D2 (side front)
   (outline (rect TOP -0.88900 -0.88900 8.50900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 7.62000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I1 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I2 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I3 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I4 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I5 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I6 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I7 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I8 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I9 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I10 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I11 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I12 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I13 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I14 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600))
  )
  (padstack PS1 (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack PS2 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack $VIA_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00000"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-0 D1-0)
  )
  (net "#00001"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-0 C1-0 D1-1 D2-0)
  )
  (net "#00002"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-2 D2-1)
  )
  (net "#00003"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-1 C1-1 C2-1 J2-1 J1-1)
  )
  (net "#00004"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-2 C2-0 J2-0)
  )
  (class SIGNAL
   "#00000"
   "#00001"
   "#00002"
   "#00003"
   "#00004"
   "{NC}"
   "{VOID}"
   (rule
    (width 1.01600)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
 )
)
