

================================================================
== Vitis HLS Report for 'doitgen'
================================================================
* Date:           Mon May  5 03:28:03 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        doitgen
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.661 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   325001|   325001|  1.625 ms|  1.625 ms|  325002|  325002|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1_VITIS_LOOP_13_2  |   325000|   325000|       650|          -|          -|   500|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%q = alloca i32 1"   --->   Operation 22 'alloca' 'q' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 23 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln2 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:2]   --->   Operation 25 'spectopmodule' 'spectopmodule_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nr"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nr, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nq"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nq, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %np"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %np, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C4, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %C4"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sum, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %sum"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln10 = store i9 0, i9 %indvar_flatten" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10]   --->   Operation 38 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln10 = store i5 0, i5 %r" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10]   --->   Operation 39 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln10 = store i5 0, i5 %q" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10]   --->   Operation 40 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln10 = br void %VITIS_LOOP_16_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10]   --->   Operation 41 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.54>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10]   --->   Operation 42 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.59ns)   --->   "%icmp_ln10 = icmp_eq  i9 %indvar_flatten_load, i9 500" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10]   --->   Operation 43 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.71ns)   --->   "%add_ln10_1 = add i9 %indvar_flatten_load, i9 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10]   --->   Operation 44 'add' 'add_ln10_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.inc42, void %for.end44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10]   --->   Operation 45 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%q_load = load i5 %q" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:13]   --->   Operation 46 'load' 'q_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%r_load = load i5 %r" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10]   --->   Operation 47 'load' 'r_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln10 = add i5 %r_load, i5 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10]   --->   Operation 48 'add' 'add_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.63ns)   --->   "%icmp_ln13 = icmp_eq  i5 %q_load, i5 20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:13]   --->   Operation 49 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.27ns)   --->   "%select_ln10 = select i1 %icmp_ln13, i5 0, i5 %q_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10]   --->   Operation 50 'select' 'select_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.27ns)   --->   "%select_ln10_1 = select i1 %icmp_ln13, i5 %add_ln10, i5 %r_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10]   --->   Operation 51 'select' 'select_ln10_1' <Predicate = (!icmp_ln10)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln10_1, i4 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 52 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i9 %tmp" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 53 'zext' 'zext_ln19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln10_1, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 54 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln19_34 = zext i7 %tmp_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 55 'zext' 'zext_ln19_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19 = add i10 %zext_ln19, i10 %zext_ln19_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 56 'add' 'add_ln19' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln19_35 = zext i5 %select_ln10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 57 'zext' 'zext_ln19_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln19_1 = add i10 %add_ln19, i10 %zext_ln19_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 58 'add' 'add_ln19_1' <Predicate = (!icmp_ln10)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i10 %add_ln19_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 59 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %trunc_ln19, i5 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 60 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln19_1, i1 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 61 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln19_36 = zext i11 %tmp_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 62 'zext' 'zext_ln19_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.76ns)   --->   "%sub_ln19 = sub i14 %p_shl, i14 %zext_ln19_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 63 'sub' 'sub_ln19' <Predicate = (!icmp_ln10)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.70ns)   --->   "%add_ln13 = add i5 %select_ln10, i5 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:13]   --->   Operation 64 'add' 'add_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln13 = store i9 %add_ln10_1, i9 %indvar_flatten" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:13]   --->   Operation 65 'store' 'store_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.38>
ST_2 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln13 = store i5 %select_ln10_1, i5 %r" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:13]   --->   Operation 66 'store' 'store_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.38>
ST_2 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln13 = store i5 %add_ln13, i5 %q" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:13]   --->   Operation 67 'store' 'store_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.38>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln27 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:27]   --->   Operation 68 'ret' 'ret_ln27' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln19_37 = zext i14 %sub_ln19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 69 'zext' 'zext_ln19_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln19_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 70 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln19 = or i14 %sub_ln19, i14 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 71 'or' 'or_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln19_38 = zext i14 %or_ln19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 72 'zext' 'zext_ln19_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i64 %A, i64 0, i64 %zext_ln19_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 73 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.76ns)   --->   "%add_ln19_2 = add i14 %sub_ln19, i14 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 74 'add' 'add_ln19_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.76ns)   --->   "%add_ln19_3 = add i14 %sub_ln19, i14 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 75 'add' 'add_ln19_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [2/2] (2.98ns)   --->   "%A_load = load i14 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 76 'load' 'A_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_3 : Operation 77 [2/2] (2.98ns)   --->   "%A_load_1 = load i14 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 77 'load' 'A_load_1' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 4 <SV = 3> <Delay = 2.98>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln19_39 = zext i14 %add_ln19_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 78 'zext' 'zext_ln19_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i64 %A, i64 0, i64 %zext_ln19_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 79 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln19_40 = zext i14 %add_ln19_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 80 'zext' 'zext_ln19_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i64 %A, i64 0, i64 %zext_ln19_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 81 'getelementptr' 'A_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.76ns)   --->   "%add_ln19_4 = add i14 %sub_ln19, i14 4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 82 'add' 'add_ln19_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.76ns)   --->   "%add_ln19_5 = add i14 %sub_ln19, i14 5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 83 'add' 'add_ln19_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/2] (2.98ns)   --->   "%A_load = load i14 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 84 'load' 'A_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_4 : Operation 85 [1/2] (2.98ns)   --->   "%A_load_1 = load i14 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 85 'load' 'A_load_1' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_4 : Operation 86 [2/2] (2.98ns)   --->   "%A_load_2 = load i14 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 86 'load' 'A_load_2' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_4 : Operation 87 [2/2] (2.98ns)   --->   "%A_load_3 = load i14 %A_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 87 'load' 'A_load_3' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 5 <SV = 4> <Delay = 2.98>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln19_41 = zext i14 %add_ln19_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 88 'zext' 'zext_ln19_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i64 %A, i64 0, i64 %zext_ln19_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 89 'getelementptr' 'A_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln19_42 = zext i14 %add_ln19_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 90 'zext' 'zext_ln19_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i64 %A, i64 0, i64 %zext_ln19_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 91 'getelementptr' 'A_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.76ns)   --->   "%add_ln19_6 = add i14 %sub_ln19, i14 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 92 'add' 'add_ln19_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.76ns)   --->   "%add_ln19_7 = add i14 %sub_ln19, i14 7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 93 'add' 'add_ln19_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/2] (2.98ns)   --->   "%A_load_2 = load i14 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 94 'load' 'A_load_2' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_5 : Operation 95 [1/2] (2.98ns)   --->   "%A_load_3 = load i14 %A_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 95 'load' 'A_load_3' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_5 : Operation 96 [2/2] (2.98ns)   --->   "%A_load_4 = load i14 %A_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 96 'load' 'A_load_4' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_5 : Operation 97 [2/2] (2.98ns)   --->   "%A_load_5 = load i14 %A_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 97 'load' 'A_load_5' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 6 <SV = 5> <Delay = 2.98>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln19_43 = zext i14 %add_ln19_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 98 'zext' 'zext_ln19_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i64 %A, i64 0, i64 %zext_ln19_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 99 'getelementptr' 'A_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln19_44 = zext i14 %add_ln19_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 100 'zext' 'zext_ln19_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i64 %A, i64 0, i64 %zext_ln19_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 101 'getelementptr' 'A_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.76ns)   --->   "%add_ln19_8 = add i14 %sub_ln19, i14 8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 102 'add' 'add_ln19_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.76ns)   --->   "%add_ln19_9 = add i14 %sub_ln19, i14 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 103 'add' 'add_ln19_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/2] (2.98ns)   --->   "%A_load_4 = load i14 %A_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 104 'load' 'A_load_4' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_6 : Operation 105 [1/2] (2.98ns)   --->   "%A_load_5 = load i14 %A_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 105 'load' 'A_load_5' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_6 : Operation 106 [2/2] (2.98ns)   --->   "%A_load_6 = load i14 %A_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 106 'load' 'A_load_6' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_6 : Operation 107 [2/2] (2.98ns)   --->   "%A_load_7 = load i14 %A_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 107 'load' 'A_load_7' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 7 <SV = 6> <Delay = 2.98>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln19_45 = zext i14 %add_ln19_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 108 'zext' 'zext_ln19_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i64 %A, i64 0, i64 %zext_ln19_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 109 'getelementptr' 'A_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln19_46 = zext i14 %add_ln19_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 110 'zext' 'zext_ln19_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i64 %A, i64 0, i64 %zext_ln19_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 111 'getelementptr' 'A_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.76ns)   --->   "%add_ln19_10 = add i14 %sub_ln19, i14 10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 112 'add' 'add_ln19_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.76ns)   --->   "%add_ln19_11 = add i14 %sub_ln19, i14 11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 113 'add' 'add_ln19_11' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/2] (2.98ns)   --->   "%A_load_6 = load i14 %A_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 114 'load' 'A_load_6' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_7 : Operation 115 [1/2] (2.98ns)   --->   "%A_load_7 = load i14 %A_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 115 'load' 'A_load_7' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_7 : Operation 116 [2/2] (2.98ns)   --->   "%A_load_8 = load i14 %A_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 116 'load' 'A_load_8' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_7 : Operation 117 [2/2] (2.98ns)   --->   "%A_load_9 = load i14 %A_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 117 'load' 'A_load_9' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 8 <SV = 7> <Delay = 2.98>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln19_47 = zext i14 %add_ln19_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 118 'zext' 'zext_ln19_47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr i64 %A, i64 0, i64 %zext_ln19_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 119 'getelementptr' 'A_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln19_48 = zext i14 %add_ln19_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 120 'zext' 'zext_ln19_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr i64 %A, i64 0, i64 %zext_ln19_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 121 'getelementptr' 'A_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.76ns)   --->   "%add_ln19_12 = add i14 %sub_ln19, i14 12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 122 'add' 'add_ln19_12' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.76ns)   --->   "%add_ln19_13 = add i14 %sub_ln19, i14 13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 123 'add' 'add_ln19_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/2] (2.98ns)   --->   "%A_load_8 = load i14 %A_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 124 'load' 'A_load_8' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_8 : Operation 125 [1/2] (2.98ns)   --->   "%A_load_9 = load i14 %A_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 125 'load' 'A_load_9' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_8 : Operation 126 [2/2] (2.98ns)   --->   "%A_load_10 = load i14 %A_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 126 'load' 'A_load_10' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_8 : Operation 127 [2/2] (2.98ns)   --->   "%A_load_11 = load i14 %A_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 127 'load' 'A_load_11' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 9 <SV = 8> <Delay = 2.98>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln19_49 = zext i14 %add_ln19_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 128 'zext' 'zext_ln19_49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr i64 %A, i64 0, i64 %zext_ln19_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 129 'getelementptr' 'A_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln19_50 = zext i14 %add_ln19_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 130 'zext' 'zext_ln19_50' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr i64 %A, i64 0, i64 %zext_ln19_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 131 'getelementptr' 'A_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.76ns)   --->   "%add_ln19_14 = add i14 %sub_ln19, i14 14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 132 'add' 'add_ln19_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.76ns)   --->   "%add_ln19_15 = add i14 %sub_ln19, i14 15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 133 'add' 'add_ln19_15' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/2] (2.98ns)   --->   "%A_load_10 = load i14 %A_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 134 'load' 'A_load_10' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_9 : Operation 135 [1/2] (2.98ns)   --->   "%A_load_11 = load i14 %A_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 135 'load' 'A_load_11' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_9 : Operation 136 [2/2] (2.98ns)   --->   "%A_load_12 = load i14 %A_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 136 'load' 'A_load_12' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_9 : Operation 137 [2/2] (2.98ns)   --->   "%A_load_13 = load i14 %A_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 137 'load' 'A_load_13' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 10 <SV = 9> <Delay = 2.98>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln19_51 = zext i14 %add_ln19_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 138 'zext' 'zext_ln19_51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr i64 %A, i64 0, i64 %zext_ln19_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 139 'getelementptr' 'A_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln19_52 = zext i14 %add_ln19_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 140 'zext' 'zext_ln19_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr i64 %A, i64 0, i64 %zext_ln19_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 141 'getelementptr' 'A_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.76ns)   --->   "%add_ln19_16 = add i14 %sub_ln19, i14 16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 142 'add' 'add_ln19_16' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.76ns)   --->   "%add_ln19_17 = add i14 %sub_ln19, i14 17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 143 'add' 'add_ln19_17' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/2] (2.98ns)   --->   "%A_load_12 = load i14 %A_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 144 'load' 'A_load_12' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_10 : Operation 145 [1/2] (2.98ns)   --->   "%A_load_13 = load i14 %A_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 145 'load' 'A_load_13' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_10 : Operation 146 [2/2] (2.98ns)   --->   "%A_load_14 = load i14 %A_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 146 'load' 'A_load_14' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_10 : Operation 147 [2/2] (2.98ns)   --->   "%A_load_15 = load i14 %A_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 147 'load' 'A_load_15' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 11 <SV = 10> <Delay = 2.98>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln19_53 = zext i14 %add_ln19_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 148 'zext' 'zext_ln19_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr i64 %A, i64 0, i64 %zext_ln19_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 149 'getelementptr' 'A_addr_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln19_54 = zext i14 %add_ln19_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 150 'zext' 'zext_ln19_54' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%A_addr_17 = getelementptr i64 %A, i64 0, i64 %zext_ln19_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 151 'getelementptr' 'A_addr_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.76ns)   --->   "%add_ln19_18 = add i14 %sub_ln19, i14 18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 152 'add' 'add_ln19_18' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.76ns)   --->   "%add_ln19_19 = add i14 %sub_ln19, i14 19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 153 'add' 'add_ln19_19' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [1/2] (2.98ns)   --->   "%A_load_14 = load i14 %A_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 154 'load' 'A_load_14' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_11 : Operation 155 [1/2] (2.98ns)   --->   "%A_load_15 = load i14 %A_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 155 'load' 'A_load_15' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_11 : Operation 156 [2/2] (2.98ns)   --->   "%A_load_16 = load i14 %A_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 156 'load' 'A_load_16' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_11 : Operation 157 [2/2] (2.98ns)   --->   "%A_load_17 = load i14 %A_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 157 'load' 'A_load_17' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 12 <SV = 11> <Delay = 2.98>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln19_55 = zext i14 %add_ln19_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 158 'zext' 'zext_ln19_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%A_addr_18 = getelementptr i64 %A, i64 0, i64 %zext_ln19_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 159 'getelementptr' 'A_addr_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln19_56 = zext i14 %add_ln19_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 160 'zext' 'zext_ln19_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%A_addr_19 = getelementptr i64 %A, i64 0, i64 %zext_ln19_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 161 'getelementptr' 'A_addr_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.76ns)   --->   "%add_ln19_20 = add i14 %sub_ln19, i14 20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 162 'add' 'add_ln19_20' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.76ns)   --->   "%add_ln19_21 = add i14 %sub_ln19, i14 21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 163 'add' 'add_ln19_21' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/2] (2.98ns)   --->   "%A_load_16 = load i14 %A_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 164 'load' 'A_load_16' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_12 : Operation 165 [1/2] (2.98ns)   --->   "%A_load_17 = load i14 %A_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 165 'load' 'A_load_17' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_12 : Operation 166 [2/2] (2.98ns)   --->   "%A_load_18 = load i14 %A_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 166 'load' 'A_load_18' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_12 : Operation 167 [2/2] (2.98ns)   --->   "%A_load_19 = load i14 %A_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 167 'load' 'A_load_19' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 13 <SV = 12> <Delay = 2.98>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln19_57 = zext i14 %add_ln19_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 168 'zext' 'zext_ln19_57' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%A_addr_20 = getelementptr i64 %A, i64 0, i64 %zext_ln19_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 169 'getelementptr' 'A_addr_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln19_58 = zext i14 %add_ln19_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 170 'zext' 'zext_ln19_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%A_addr_21 = getelementptr i64 %A, i64 0, i64 %zext_ln19_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 171 'getelementptr' 'A_addr_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.76ns)   --->   "%add_ln19_22 = add i14 %sub_ln19, i14 22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 172 'add' 'add_ln19_22' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 173 [1/1] (0.76ns)   --->   "%add_ln19_23 = add i14 %sub_ln19, i14 23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 173 'add' 'add_ln19_23' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 174 [1/2] (2.98ns)   --->   "%A_load_18 = load i14 %A_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 174 'load' 'A_load_18' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_13 : Operation 175 [1/2] (2.98ns)   --->   "%A_load_19 = load i14 %A_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 175 'load' 'A_load_19' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_13 : Operation 176 [2/2] (2.98ns)   --->   "%A_load_20 = load i14 %A_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 176 'load' 'A_load_20' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_13 : Operation 177 [2/2] (2.98ns)   --->   "%A_load_21 = load i14 %A_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 177 'load' 'A_load_21' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 14 <SV = 13> <Delay = 2.98>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln19_59 = zext i14 %add_ln19_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 178 'zext' 'zext_ln19_59' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%A_addr_22 = getelementptr i64 %A, i64 0, i64 %zext_ln19_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 179 'getelementptr' 'A_addr_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln19_60 = zext i14 %add_ln19_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 180 'zext' 'zext_ln19_60' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%A_addr_23 = getelementptr i64 %A, i64 0, i64 %zext_ln19_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 181 'getelementptr' 'A_addr_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (0.76ns)   --->   "%add_ln19_24 = add i14 %sub_ln19, i14 24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 182 'add' 'add_ln19_24' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 183 [1/1] (0.76ns)   --->   "%add_ln19_25 = add i14 %sub_ln19, i14 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 183 'add' 'add_ln19_25' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 184 [1/2] (2.98ns)   --->   "%A_load_20 = load i14 %A_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 184 'load' 'A_load_20' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_14 : Operation 185 [1/2] (2.98ns)   --->   "%A_load_21 = load i14 %A_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 185 'load' 'A_load_21' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_14 : Operation 186 [2/2] (2.98ns)   --->   "%A_load_22 = load i14 %A_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 186 'load' 'A_load_22' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_14 : Operation 187 [2/2] (2.98ns)   --->   "%A_load_23 = load i14 %A_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 187 'load' 'A_load_23' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 15 <SV = 14> <Delay = 2.98>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln19_61 = zext i14 %add_ln19_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 188 'zext' 'zext_ln19_61' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%A_addr_24 = getelementptr i64 %A, i64 0, i64 %zext_ln19_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 189 'getelementptr' 'A_addr_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln19_62 = zext i14 %add_ln19_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 190 'zext' 'zext_ln19_62' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%A_addr_25 = getelementptr i64 %A, i64 0, i64 %zext_ln19_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 191 'getelementptr' 'A_addr_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.76ns)   --->   "%add_ln19_26 = add i14 %sub_ln19, i14 26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 192 'add' 'add_ln19_26' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 193 [1/1] (0.76ns)   --->   "%add_ln19_27 = add i14 %sub_ln19, i14 27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 193 'add' 'add_ln19_27' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 194 [1/2] (2.98ns)   --->   "%A_load_22 = load i14 %A_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 194 'load' 'A_load_22' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_15 : Operation 195 [1/2] (2.98ns)   --->   "%A_load_23 = load i14 %A_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 195 'load' 'A_load_23' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_15 : Operation 196 [2/2] (2.98ns)   --->   "%A_load_24 = load i14 %A_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 196 'load' 'A_load_24' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_15 : Operation 197 [2/2] (2.98ns)   --->   "%A_load_25 = load i14 %A_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 197 'load' 'A_load_25' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 16 <SV = 15> <Delay = 2.98>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln19_63 = zext i14 %add_ln19_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 198 'zext' 'zext_ln19_63' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%A_addr_26 = getelementptr i64 %A, i64 0, i64 %zext_ln19_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 199 'getelementptr' 'A_addr_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln19_64 = zext i14 %add_ln19_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 200 'zext' 'zext_ln19_64' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%A_addr_27 = getelementptr i64 %A, i64 0, i64 %zext_ln19_64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 201 'getelementptr' 'A_addr_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.76ns)   --->   "%add_ln19_28 = add i14 %sub_ln19, i14 28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 202 'add' 'add_ln19_28' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 203 [1/1] (0.76ns)   --->   "%add_ln19_29 = add i14 %sub_ln19, i14 29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 203 'add' 'add_ln19_29' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 204 [1/2] (2.98ns)   --->   "%A_load_24 = load i14 %A_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 204 'load' 'A_load_24' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_16 : Operation 205 [1/2] (2.98ns)   --->   "%A_load_25 = load i14 %A_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 205 'load' 'A_load_25' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_16 : Operation 206 [2/2] (2.98ns)   --->   "%A_load_26 = load i14 %A_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 206 'load' 'A_load_26' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_16 : Operation 207 [2/2] (2.98ns)   --->   "%A_load_27 = load i14 %A_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 207 'load' 'A_load_27' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 17 <SV = 16> <Delay = 2.98>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln19_65 = zext i14 %add_ln19_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 208 'zext' 'zext_ln19_65' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%A_addr_28 = getelementptr i64 %A, i64 0, i64 %zext_ln19_65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 209 'getelementptr' 'A_addr_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln19_66 = zext i14 %add_ln19_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 210 'zext' 'zext_ln19_66' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%A_addr_29 = getelementptr i64 %A, i64 0, i64 %zext_ln19_66" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 211 'getelementptr' 'A_addr_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 212 [1/2] (2.98ns)   --->   "%A_load_26 = load i14 %A_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 212 'load' 'A_load_26' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_17 : Operation 213 [1/2] (2.98ns)   --->   "%A_load_27 = load i14 %A_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 213 'load' 'A_load_27' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_17 : Operation 214 [2/2] (2.98ns)   --->   "%A_load_28 = load i14 %A_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 214 'load' 'A_load_28' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_17 : Operation 215 [2/2] (2.98ns)   --->   "%A_load_29 = load i14 %A_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 215 'load' 'A_load_29' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 18 <SV = 17> <Delay = 2.98>
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast i64 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 216 'bitcast' 'bitcast_ln19_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%bitcast_ln19_3 = bitcast i64 %A_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 217 'bitcast' 'bitcast_ln19_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%bitcast_ln19_5 = bitcast i64 %A_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 218 'bitcast' 'bitcast_ln19_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%bitcast_ln19_7 = bitcast i64 %A_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 219 'bitcast' 'bitcast_ln19_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%bitcast_ln19_9 = bitcast i64 %A_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 220 'bitcast' 'bitcast_ln19_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%bitcast_ln19_11 = bitcast i64 %A_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 221 'bitcast' 'bitcast_ln19_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "%bitcast_ln19_13 = bitcast i64 %A_load_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 222 'bitcast' 'bitcast_ln19_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%bitcast_ln19_15 = bitcast i64 %A_load_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 223 'bitcast' 'bitcast_ln19_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln19_17 = bitcast i64 %A_load_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 224 'bitcast' 'bitcast_ln19_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "%bitcast_ln19_19 = bitcast i64 %A_load_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 225 'bitcast' 'bitcast_ln19_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%bitcast_ln19_21 = bitcast i64 %A_load_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 226 'bitcast' 'bitcast_ln19_21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%bitcast_ln19_23 = bitcast i64 %A_load_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 227 'bitcast' 'bitcast_ln19_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%bitcast_ln19_25 = bitcast i64 %A_load_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 228 'bitcast' 'bitcast_ln19_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%bitcast_ln19_27 = bitcast i64 %A_load_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 229 'bitcast' 'bitcast_ln19_27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (0.00ns)   --->   "%bitcast_ln19_29 = bitcast i64 %A_load_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 230 'bitcast' 'bitcast_ln19_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "%bitcast_ln19_31 = bitcast i64 %A_load_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 231 'bitcast' 'bitcast_ln19_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%bitcast_ln19_33 = bitcast i64 %A_load_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 232 'bitcast' 'bitcast_ln19_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "%bitcast_ln19_35 = bitcast i64 %A_load_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 233 'bitcast' 'bitcast_ln19_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (0.00ns)   --->   "%bitcast_ln19_37 = bitcast i64 %A_load_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 234 'bitcast' 'bitcast_ln19_37' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 235 [1/1] (0.00ns)   --->   "%bitcast_ln19_39 = bitcast i64 %A_load_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 235 'bitcast' 'bitcast_ln19_39' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "%bitcast_ln19_41 = bitcast i64 %A_load_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 236 'bitcast' 'bitcast_ln19_41' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%bitcast_ln19_43 = bitcast i64 %A_load_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 237 'bitcast' 'bitcast_ln19_43' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 238 [1/1] (0.00ns)   --->   "%bitcast_ln19_45 = bitcast i64 %A_load_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 238 'bitcast' 'bitcast_ln19_45' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%bitcast_ln19_47 = bitcast i64 %A_load_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 239 'bitcast' 'bitcast_ln19_47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%bitcast_ln19_49 = bitcast i64 %A_load_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 240 'bitcast' 'bitcast_ln19_49' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "%bitcast_ln19_51 = bitcast i64 %A_load_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 241 'bitcast' 'bitcast_ln19_51' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 242 [1/1] (0.00ns)   --->   "%bitcast_ln19_53 = bitcast i64 %A_load_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 242 'bitcast' 'bitcast_ln19_53' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 243 [1/1] (0.00ns)   --->   "%bitcast_ln19_55 = bitcast i64 %A_load_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 243 'bitcast' 'bitcast_ln19_55' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 244 [1/2] (2.98ns)   --->   "%A_load_28 = load i14 %A_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 244 'load' 'A_load_28' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%bitcast_ln19_57 = bitcast i64 %A_load_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 245 'bitcast' 'bitcast_ln19_57' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 246 [1/2] (2.98ns)   --->   "%A_load_29 = load i14 %A_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 246 'load' 'A_load_29' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "%bitcast_ln19_59 = bitcast i64 %A_load_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 247 'bitcast' 'bitcast_ln19_59' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 248 [2/2] (0.00ns)   --->   "%call_ln19 = call void @doitgen_Pipeline_VITIS_LOOP_16_3, i64 %C4, i64 %sum, i64 %bitcast_ln19_1, i64 %bitcast_ln19_3, i64 %bitcast_ln19_5, i64 %bitcast_ln19_7, i64 %bitcast_ln19_9, i64 %bitcast_ln19_11, i64 %bitcast_ln19_13, i64 %bitcast_ln19_15, i64 %bitcast_ln19_17, i64 %bitcast_ln19_19, i64 %bitcast_ln19_21, i64 %bitcast_ln19_23, i64 %bitcast_ln19_25, i64 %bitcast_ln19_27, i64 %bitcast_ln19_29, i64 %bitcast_ln19_31, i64 %bitcast_ln19_33, i64 %bitcast_ln19_35, i64 %bitcast_ln19_37, i64 %bitcast_ln19_39, i64 %bitcast_ln19_41, i64 %bitcast_ln19_43, i64 %bitcast_ln19_45, i64 %bitcast_ln19_47, i64 %bitcast_ln19_49, i64 %bitcast_ln19_51, i64 %bitcast_ln19_53, i64 %bitcast_ln19_55, i64 %bitcast_ln19_57, i64 %bitcast_ln19_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 248 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 249 [1/2] (0.00ns)   --->   "%call_ln19 = call void @doitgen_Pipeline_VITIS_LOOP_16_3, i64 %C4, i64 %sum, i64 %bitcast_ln19_1, i64 %bitcast_ln19_3, i64 %bitcast_ln19_5, i64 %bitcast_ln19_7, i64 %bitcast_ln19_9, i64 %bitcast_ln19_11, i64 %bitcast_ln19_13, i64 %bitcast_ln19_15, i64 %bitcast_ln19_17, i64 %bitcast_ln19_19, i64 %bitcast_ln19_21, i64 %bitcast_ln19_23, i64 %bitcast_ln19_25, i64 %bitcast_ln19_27, i64 %bitcast_ln19_29, i64 %bitcast_ln19_31, i64 %bitcast_ln19_33, i64 %bitcast_ln19_35, i64 %bitcast_ln19_37, i64 %bitcast_ln19_39, i64 %bitcast_ln19_41, i64 %bitcast_ln19_43, i64 %bitcast_ln19_45, i64 %bitcast_ln19_47, i64 %bitcast_ln19_49, i64 %bitcast_ln19_51, i64 %bitcast_ln19_53, i64 %bitcast_ln19_55, i64 %bitcast_ln19_57, i64 %bitcast_ln19_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 249 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 250 [2/2] (0.00ns)   --->   "%call_ln19 = call void @doitgen_Pipeline_VITIS_LOOP_22_5, i14 %sub_ln19, i64 %A, i64 %sum" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 250 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 251 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_10_1_VITIS_LOOP_13_2_str"   --->   Operation 251 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 252 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 500, i64 500, i64 500"   --->   Operation 252 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 253 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:5]   --->   Operation 253 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 254 [1/2] (0.00ns)   --->   "%call_ln19 = call void @doitgen_Pipeline_VITIS_LOOP_22_5, i14 %sub_ln19, i64 %A, i64 %sum" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 254 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_16_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:13]   --->   Operation 255 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [9]  (0 ns)
	'store' operation ('store_ln10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10) of constant 0 on local variable 'indvar_flatten' [23]  (0.387 ns)

 <State 2>: 2.55ns
The critical path consists of the following:
	'load' operation ('r_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10) on local variable 'r' [34]  (0 ns)
	'add' operation ('add_ln10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10) [35]  (0.707 ns)
	'select' operation ('select_ln10_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10) [40]  (0.278 ns)
	'add' operation ('add_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [45]  (0 ns)
	'add' operation ('add_ln19_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [47]  (0.797 ns)
	'sub' operation ('sub_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [52]  (0.765 ns)

 <State 3>: 2.98ns
The critical path consists of the following:
	'getelementptr' operation ('A_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [54]  (0 ns)
	'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) on array 'A' [143]  (2.98 ns)

 <State 4>: 2.98ns
The critical path consists of the following:
	'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) on array 'A' [143]  (2.98 ns)

 <State 5>: 2.98ns
The critical path consists of the following:
	'load' operation ('A_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) on array 'A' [147]  (2.98 ns)

 <State 6>: 2.98ns
The critical path consists of the following:
	'load' operation ('A_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) on array 'A' [151]  (2.98 ns)

 <State 7>: 2.98ns
The critical path consists of the following:
	'load' operation ('A_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) on array 'A' [155]  (2.98 ns)

 <State 8>: 2.98ns
The critical path consists of the following:
	'load' operation ('A_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) on array 'A' [159]  (2.98 ns)

 <State 9>: 2.98ns
The critical path consists of the following:
	'load' operation ('A_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) on array 'A' [163]  (2.98 ns)

 <State 10>: 2.98ns
The critical path consists of the following:
	'load' operation ('A_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) on array 'A' [167]  (2.98 ns)

 <State 11>: 2.98ns
The critical path consists of the following:
	'load' operation ('A_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) on array 'A' [171]  (2.98 ns)

 <State 12>: 2.98ns
The critical path consists of the following:
	'load' operation ('A_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) on array 'A' [175]  (2.98 ns)

 <State 13>: 2.98ns
The critical path consists of the following:
	'load' operation ('A_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) on array 'A' [179]  (2.98 ns)

 <State 14>: 2.98ns
The critical path consists of the following:
	'load' operation ('A_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) on array 'A' [183]  (2.98 ns)

 <State 15>: 2.98ns
The critical path consists of the following:
	'load' operation ('A_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) on array 'A' [187]  (2.98 ns)

 <State 16>: 2.98ns
The critical path consists of the following:
	'load' operation ('A_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) on array 'A' [191]  (2.98 ns)

 <State 17>: 2.98ns
The critical path consists of the following:
	'load' operation ('A_load_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) on array 'A' [195]  (2.98 ns)

 <State 18>: 2.98ns
The critical path consists of the following:
	'load' operation ('A_load_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) on array 'A' [199]  (2.98 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
