{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1740446197955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1740446197955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 24 20:16:37 2025 " "Processing started: Mon Feb 24 20:16:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1740446197955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1740446197955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rca_4bit -c rca_4bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off rca_4bit -c rca_4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1740446197955 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1740446198270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/half_adder/half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/half_adder/half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-arch_half_adder " "Found design unit 1: half_adder-arch_half_adder" {  } { { "../half_adder/half_adder.vhd" "" { Text "C:/VHDL/half_adder/half_adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740446198595 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../half_adder/half_adder.vhd" "" { Text "C:/VHDL/half_adder/half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740446198595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740446198595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/full_adder/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/full_adder/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-arch_full_adder " "Found design unit 1: full_adder-arch_full_adder" {  } { { "../full_adder/full_adder.vhd" "" { Text "C:/VHDL/full_adder/full_adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740446198595 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../full_adder/full_adder.vhd" "" { Text "C:/VHDL/full_adder/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740446198595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740446198595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca_4bit-arch_rca_4bit " "Found design unit 1: rca_4bit-arch_rca_4bit" {  } { { "rca_4bit.vhd" "" { Text "C:/VHDL/rca_4bit/rca_4bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740446198601 ""} { "Info" "ISGN_ENTITY_NAME" "1 rca_4bit " "Found entity 1: rca_4bit" {  } { { "rca_4bit.vhd" "" { Text "C:/VHDL/rca_4bit/rca_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740446198601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740446198601 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "bit rca_4bit.vhd(43) " "VHDL type mismatch error at rca_4bit.vhd(43): bit type does not match string literal" {  } { { "rca_4bit.vhd" "" { Text "C:/VHDL/rca_4bit/rca_4bit.vhd" 43 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Quartus II" 0 -1 1740446198603 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1740446198690 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 24 20:16:38 2025 " "Processing ended: Mon Feb 24 20:16:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1740446198690 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1740446198690 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1740446198690 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1740446198690 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1740446199298 ""}
