;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 6.12.2018. 16:16:19
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2002  	537067516
0x0004	0x157D0000  	5501
0x0008	0x15350000  	5429
0x000C	0x15350000  	5429
0x0010	0x15350000  	5429
0x0014	0x15350000  	5429
0x0018	0x15350000  	5429
0x001C	0x15350000  	5429
0x0020	0x15350000  	5429
0x0024	0x15350000  	5429
0x0028	0x15350000  	5429
0x002C	0x15350000  	5429
0x0030	0x15350000  	5429
0x0034	0x15350000  	5429
0x0038	0x15350000  	5429
0x003C	0x15350000  	5429
0x0040	0x15350000  	5429
0x0044	0x15350000  	5429
0x0048	0x15350000  	5429
0x004C	0x15350000  	5429
0x0050	0x15350000  	5429
0x0054	0x15350000  	5429
0x0058	0x15350000  	5429
0x005C	0x15350000  	5429
0x0060	0x15350000  	5429
0x0064	0x15350000  	5429
0x0068	0x15350000  	5429
0x006C	0x15350000  	5429
0x0070	0x15350000  	5429
0x0074	0x15350000  	5429
0x0078	0x15350000  	5429
0x007C	0x15350000  	5429
0x0080	0x15350000  	5429
0x0084	0x15350000  	5429
0x0088	0x15350000  	5429
0x008C	0x15350000  	5429
0x0090	0x15350000  	5429
0x0094	0x15350000  	5429
0x0098	0x15350000  	5429
0x009C	0x15350000  	5429
0x00A0	0x15350000  	5429
0x00A4	0x15350000  	5429
0x00A8	0x15350000  	5429
0x00AC	0x15350000  	5429
0x00B0	0x15350000  	5429
0x00B4	0x15350000  	5429
0x00B8	0x15350000  	5429
0x00BC	0x15350000  	5429
0x00C0	0x15350000  	5429
0x00C4	0x15350000  	5429
0x00C8	0x15350000  	5429
0x00CC	0x15350000  	5429
0x00D0	0x15350000  	5429
0x00D4	0x15350000  	5429
0x00D8	0x15350000  	5429
0x00DC	0x15350000  	5429
0x00E0	0x15350000  	5429
0x00E4	0x15350000  	5429
0x00E8	0x15350000  	5429
0x00EC	0x15350000  	5429
0x00F0	0x15350000  	5429
0x00F4	0x15350000  	5429
0x00F8	0x15350000  	5429
0x00FC	0x15350000  	5429
0x0100	0x15350000  	5429
0x0104	0x15350000  	5429
0x0108	0x15350000  	5429
0x010C	0x15350000  	5429
0x0110	0x15350000  	5429
0x0114	0x15350000  	5429
0x0118	0x15350000  	5429
0x011C	0x15350000  	5429
0x0120	0x15350000  	5429
0x0124	0x15350000  	5429
0x0128	0x15350000  	5429
0x012C	0x15350000  	5429
0x0130	0x15350000  	5429
0x0134	0x15350000  	5429
0x0138	0x15350000  	5429
0x013C	0x15350000  	5429
0x0140	0x15350000  	5429
0x0144	0x15350000  	5429
0x0148	0x15350000  	5429
0x014C	0x15350000  	5429
0x0150	0x15350000  	5429
0x0154	0x15350000  	5429
0x0158	0x15350000  	5429
0x015C	0x15350000  	5429
0x0160	0x15350000  	5429
0x0164	0x15350000  	5429
0x0168	0x15350000  	5429
0x016C	0x15350000  	5429
0x0170	0x15350000  	5429
0x0174	0x15350000  	5429
0x0178	0x15350000  	5429
0x017C	0x15350000  	5429
0x0180	0x15350000  	5429
0x0184	0x15350000  	5429
0x0188	0x15350000  	5429
0x018C	0x15350000  	5429
0x0190	0x15350000  	5429
0x0194	0x15350000  	5429
; end of ____SysVT
_main:
;Click_AnalogKey_KINETIS.c, 77 :: 		void main()
0x157C	0xF000F810  BL	5536
0x1580	0xF7FFFFDC  BL	5436
0x1584	0xF000FBE6  BL	7508
0x1588	0xF7FFFFEE  BL	5480
0x158C	0xF000FB94  BL	7352
;Click_AnalogKey_KINETIS.c, 79 :: 		systemInit();
0x1590	0xF7FFFF9E  BL	_systemInit+0
;Click_AnalogKey_KINETIS.c, 80 :: 		applicationInit();
0x1594	0xF7FFFF84  BL	_applicationInit+0
;Click_AnalogKey_KINETIS.c, 82 :: 		while (1)
L_main6:
;Click_AnalogKey_KINETIS.c, 84 :: 		applicationTask();
0x1598	0xF7FFFF3E  BL	_applicationTask+0
;Click_AnalogKey_KINETIS.c, 85 :: 		}
0x159C	0xE7FC    B	L_main6
;Click_AnalogKey_KINETIS.c, 86 :: 		}
L_end_main:
L__main_end_loop:
0x159E	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System.c, 273 :: 		
0x1404	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 275 :: 		
L_loopDW:
;__Lib_System.c, 276 :: 		
0x1406	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System.c, 277 :: 		
0x140A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System.c, 278 :: 		
0x140E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System.c, 279 :: 		
0x1412	0xD1F8    BNE	L_loopDW
;__Lib_System.c, 281 :: 		
L_end___CC2DW:
0x1414	0xB001    ADD	SP, SP, #4
0x1416	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System.c, 315 :: 		
0x14F8	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 317 :: 		
0x14FA	0xF04F0900  MOV	R9, #0
;__Lib_System.c, 318 :: 		
0x14FE	0xF04F0C00  MOV	R12, #0
;__Lib_System.c, 319 :: 		
0x1502	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System.c, 320 :: 		
0x1506	0xDC04    BGT	L_loopFZs
;__Lib_System.c, 321 :: 		
0x1508	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System.c, 322 :: 		
0x150C	0xDB01    BLT	L_loopFZs
;__Lib_System.c, 323 :: 		
0x150E	0x46D4    MOV	R12, R10
;__Lib_System.c, 324 :: 		
0x1510	0x46EA    MOV	R10, SP
;__Lib_System.c, 325 :: 		
L_loopFZs:
;__Lib_System.c, 326 :: 		
0x1512	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System.c, 327 :: 		
0x1516	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System.c, 328 :: 		
0x151A	0xD1FA    BNE	L_loopFZs
;__Lib_System.c, 329 :: 		
0x151C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System.c, 330 :: 		
0x1520	0xDD05    BLE	L_norep
;__Lib_System.c, 331 :: 		
0x1522	0x46E2    MOV	R10, R12
;__Lib_System.c, 332 :: 		
0x1524	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System.c, 333 :: 		
0x1528	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System.c, 334 :: 		
0x152C	0xE7F1    B	L_loopFZs
;__Lib_System.c, 335 :: 		
L_norep:
;__Lib_System.c, 337 :: 		
L_end___FillZeros:
0x152E	0xB001    ADD	SP, SP, #4
0x1530	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_AnalogKey_KINETIS.c, 31 :: 		void systemInit()
0x14D0	0xB081    SUB	SP, SP, #4
0x14D2	0xF8CDE000  STR	LR, [SP, #0]
;Click_AnalogKey_KINETIS.c, 33 :: 		mikrobus_logInit( _LOG_USBUART, 9600 );
0x14D6	0xF2425180  MOVW	R1, #9600
0x14DA	0x2010    MOVS	R0, #16
0x14DC	0xF7FFFE1A  BL	_mikrobus_logInit+0
;Click_AnalogKey_KINETIS.c, 34 :: 		mikrobus_logWrite("--- System Init ---", _LOG_LINE);
0x14E0	0x4804    LDR	R0, [PC, #16]
0x14E2	0x2102    MOVS	R1, #2
0x14E4	0xF7FFFF56  BL	_mikrobus_logWrite+0
;Click_AnalogKey_KINETIS.c, 35 :: 		Delay_100ms();
0x14E8	0xF7FFFEFC  BL	_Delay_100ms+0
;Click_AnalogKey_KINETIS.c, 36 :: 		}
L_end_systemInit:
0x14EC	0xF8DDE000  LDR	LR, [SP, #0]
0x14F0	0xB001    ADD	SP, SP, #4
0x14F2	0x4770    BX	LR
0x14F4	0x002A1FFF  	?lstr1_Click_AnalogKey_KINETIS+0
; end of _systemInit
_mikrobus_logInit:
;docking_station_HEXIWEAR.c, 282 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x1114	0xB081    SUB	SP, SP, #4
0x1116	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;docking_station_HEXIWEAR.c, 284 :: 		switch( port )
0x111A	0xE011    B	L_mikrobus_logInit123
; port end address is: 0 (R0)
;docking_station_HEXIWEAR.c, 287 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit125:
0x111C	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x111E	0xF7FFFFDB  BL	docking_station_HEXIWEAR__log_init1+0
0x1122	0xE016    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 290 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit126:
; baud start address is: 4 (R1)
0x1124	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1126	0xF7FFFEA7  BL	docking_station_HEXIWEAR__log_init2+0
0x112A	0xE012    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 293 :: 		case _MIKROBUS3: return _log_init3( baud );
L_mikrobus_logInit127:
; baud start address is: 4 (R1)
0x112C	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x112E	0xF7FFFEDF  BL	docking_station_HEXIWEAR__log_init3+0
0x1132	0xE00E    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 305 :: 		case _LOG_USBUART : return _log_initUart( baud );
L_mikrobus_logInit128:
; baud start address is: 4 (R1)
0x1134	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1136	0xF7FFFEC9  BL	docking_station_HEXIWEAR__log_initUart+0
0x113A	0xE00A    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 313 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit129:
0x113C	0x2001    MOVS	R0, #1
0x113E	0xE008    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 314 :: 		}
L_mikrobus_logInit123:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x1140	0x2800    CMP	R0, #0
0x1142	0xD0EB    BEQ	L_mikrobus_logInit125
0x1144	0x2801    CMP	R0, #1
0x1146	0xD0ED    BEQ	L_mikrobus_logInit126
0x1148	0x2802    CMP	R0, #2
0x114A	0xD0EF    BEQ	L_mikrobus_logInit127
0x114C	0x2810    CMP	R0, #16
0x114E	0xD0F1    BEQ	L_mikrobus_logInit128
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x1150	0xE7F4    B	L_mikrobus_logInit129
;docking_station_HEXIWEAR.c, 316 :: 		}
L_end_mikrobus_logInit:
0x1152	0xF8DDE000  LDR	LR, [SP, #0]
0x1156	0xB001    ADD	SP, SP, #4
0x1158	0x4770    BX	LR
; end of _mikrobus_logInit
docking_station_HEXIWEAR__log_init1:
;__ds_hexi_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x10D8	0xB081    SUB	SP, SP, #4
0x10DA	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ds_hexi_log.c, 25 :: 		UART2_Init(baud);
; baud end address is: 0 (R0)
0x10DE	0xF7FFFE81  BL	_UART2_Init+0
;__ds_hexi_log.c, 26 :: 		logger = UART2_Write;
0x10E2	0x4A04    LDR	R2, [PC, #16]
0x10E4	0x4904    LDR	R1, [PC, #16]
0x10E6	0x600A    STR	R2, [R1, #0]
;__ds_hexi_log.c, 27 :: 		return 0;
0x10E8	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 28 :: 		}
L_end__log_init1:
0x10EA	0xF8DDE000  LDR	LR, [SP, #0]
0x10EE	0xB001    ADD	SP, SP, #4
0x10F0	0x4770    BX	LR
0x10F2	0xBF00    NOP
0x10F4	0x0E210000  	_UART2_Write+0
0x10F8	0x00481FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_init1
_UART2_Init:
;__Lib_UART_012345.c, 228 :: 		
; baudRate start address is: 0 (R0)
0x0DE4	0xB081    SUB	SP, SP, #4
0x0DE6	0xF8CDE000  STR	LR, [SP, #0]
0x0DEA	0x4603    MOV	R3, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
;__Lib_UART_012345.c, 229 :: 		
0x0DEC	0x480A    LDR	R0, [PC, #40]
0x0DEE	0xF7FFFEAF  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 230 :: 		
0x0DF2	0x4A0A    LDR	R2, [PC, #40]
0x0DF4	0xF2400100  MOVW	R1, #0
0x0DF8	0xB404    PUSH	(R2)
0x0DFA	0xB402    PUSH	(R1)
0x0DFC	0xF2400200  MOVW	R2, #0
0x0E00	0x4619    MOV	R1, R3
0x0E02	0xF2400300  MOVW	R3, #0
; baudRate end address is: 12 (R3)
0x0E06	0x4804    LDR	R0, [PC, #16]
0x0E08	0xF7FFFE72  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x0E0C	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 231 :: 		
L_end_UART2_Init:
0x0E0E	0xF8DDE000  LDR	LR, [SP, #0]
0x0E12	0xB001    ADD	SP, SP, #4
0x0E14	0x4770    BX	LR
0x0E16	0xBF00    NOP
0x0E18	0xC0004006  	UART2_BDH+0
0x0E1C	0x1BA40000  	__GPIO_Module_UART2_PD3_2+0
; end of _UART2_Init
__Lib_UART_012345_UART_AssignPtr:
;__Lib_UART_012345.c, 1044 :: 		
; uartBase start address is: 0 (R0)
0x0B50	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 1046 :: 		
0x0B52	0x4930    LDR	R1, [PC, #192]
0x0B54	0x4288    CMP	R0, R1
0x0B56	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr47
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1047 :: 		
0x0B58	0x4A2F    LDR	R2, [PC, #188]
0x0B5A	0x4930    LDR	R1, [PC, #192]
0x0B5C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1048 :: 		
0x0B5E	0x4A30    LDR	R2, [PC, #192]
0x0B60	0x4930    LDR	R1, [PC, #192]
0x0B62	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1049 :: 		
0x0B64	0x4A30    LDR	R2, [PC, #192]
0x0B66	0x4931    LDR	R1, [PC, #196]
0x0B68	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1050 :: 		
0x0B6A	0x4A31    LDR	R2, [PC, #196]
0x0B6C	0x4931    LDR	R1, [PC, #196]
0x0B6E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1051 :: 		
0x0B70	0xE04E    B	L___Lib_UART_012345_UART_AssignPtr48
L___Lib_UART_012345_UART_AssignPtr47:
; uartBase start address is: 0 (R0)
0x0B72	0x4931    LDR	R1, [PC, #196]
0x0B74	0x4288    CMP	R0, R1
0x0B76	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr49
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1052 :: 		
0x0B78	0x4A30    LDR	R2, [PC, #192]
0x0B7A	0x4928    LDR	R1, [PC, #160]
0x0B7C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1053 :: 		
0x0B7E	0x4A30    LDR	R2, [PC, #192]
0x0B80	0x4928    LDR	R1, [PC, #160]
0x0B82	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1054 :: 		
0x0B84	0x4A2F    LDR	R2, [PC, #188]
0x0B86	0x4929    LDR	R1, [PC, #164]
0x0B88	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1055 :: 		
0x0B8A	0x4A2F    LDR	R2, [PC, #188]
0x0B8C	0x4929    LDR	R1, [PC, #164]
0x0B8E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1056 :: 		
0x0B90	0xE03E    B	L___Lib_UART_012345_UART_AssignPtr50
L___Lib_UART_012345_UART_AssignPtr49:
; uartBase start address is: 0 (R0)
0x0B92	0x492E    LDR	R1, [PC, #184]
0x0B94	0x4288    CMP	R0, R1
0x0B96	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr51
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1057 :: 		
0x0B98	0x4A2D    LDR	R2, [PC, #180]
0x0B9A	0x4920    LDR	R1, [PC, #128]
0x0B9C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1058 :: 		
0x0B9E	0x4A2D    LDR	R2, [PC, #180]
0x0BA0	0x4920    LDR	R1, [PC, #128]
0x0BA2	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1059 :: 		
0x0BA4	0x4A2C    LDR	R2, [PC, #176]
0x0BA6	0x4921    LDR	R1, [PC, #132]
0x0BA8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1060 :: 		
0x0BAA	0x4A2C    LDR	R2, [PC, #176]
0x0BAC	0x4921    LDR	R1, [PC, #132]
0x0BAE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1061 :: 		
0x0BB0	0xE02E    B	L___Lib_UART_012345_UART_AssignPtr52
L___Lib_UART_012345_UART_AssignPtr51:
; uartBase start address is: 0 (R0)
0x0BB2	0x492B    LDR	R1, [PC, #172]
0x0BB4	0x4288    CMP	R0, R1
0x0BB6	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr53
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1062 :: 		
0x0BB8	0x4A2A    LDR	R2, [PC, #168]
0x0BBA	0x4918    LDR	R1, [PC, #96]
0x0BBC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1063 :: 		
0x0BBE	0x4A2A    LDR	R2, [PC, #168]
0x0BC0	0x4918    LDR	R1, [PC, #96]
0x0BC2	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1064 :: 		
0x0BC4	0x4A29    LDR	R2, [PC, #164]
0x0BC6	0x4919    LDR	R1, [PC, #100]
0x0BC8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1065 :: 		
0x0BCA	0x4A29    LDR	R2, [PC, #164]
0x0BCC	0x4919    LDR	R1, [PC, #100]
0x0BCE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1066 :: 		
0x0BD0	0xE01E    B	L___Lib_UART_012345_UART_AssignPtr54
L___Lib_UART_012345_UART_AssignPtr53:
; uartBase start address is: 0 (R0)
0x0BD2	0x4928    LDR	R1, [PC, #160]
0x0BD4	0x4288    CMP	R0, R1
0x0BD6	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr55
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1067 :: 		
0x0BD8	0x4A27    LDR	R2, [PC, #156]
0x0BDA	0x4910    LDR	R1, [PC, #64]
0x0BDC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1068 :: 		
0x0BDE	0x4A27    LDR	R2, [PC, #156]
0x0BE0	0x4910    LDR	R1, [PC, #64]
0x0BE2	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1069 :: 		
0x0BE4	0x4A26    LDR	R2, [PC, #152]
0x0BE6	0x4911    LDR	R1, [PC, #68]
0x0BE8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1070 :: 		
0x0BEA	0x4A26    LDR	R2, [PC, #152]
0x0BEC	0x4911    LDR	R1, [PC, #68]
0x0BEE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1071 :: 		
0x0BF0	0xE00E    B	L___Lib_UART_012345_UART_AssignPtr56
L___Lib_UART_012345_UART_AssignPtr55:
; uartBase start address is: 0 (R0)
0x0BF2	0x4925    LDR	R1, [PC, #148]
0x0BF4	0x4288    CMP	R0, R1
0x0BF6	0xD10B    BNE	L___Lib_UART_012345_UART_AssignPtr57
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1072 :: 		
0x0BF8	0x4A24    LDR	R2, [PC, #144]
0x0BFA	0x4908    LDR	R1, [PC, #32]
0x0BFC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1073 :: 		
0x0BFE	0x4A24    LDR	R2, [PC, #144]
0x0C00	0x4908    LDR	R1, [PC, #32]
0x0C02	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1074 :: 		
0x0C04	0x4A23    LDR	R2, [PC, #140]
0x0C06	0x4909    LDR	R1, [PC, #36]
0x0C08	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1075 :: 		
0x0C0A	0x4A23    LDR	R2, [PC, #140]
0x0C0C	0x4909    LDR	R1, [PC, #36]
0x0C0E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1076 :: 		
L___Lib_UART_012345_UART_AssignPtr57:
L___Lib_UART_012345_UART_AssignPtr56:
L___Lib_UART_012345_UART_AssignPtr54:
L___Lib_UART_012345_UART_AssignPtr52:
L___Lib_UART_012345_UART_AssignPtr50:
L___Lib_UART_012345_UART_AssignPtr48:
;__Lib_UART_012345.c, 1077 :: 		
L_end_UART_AssignPtr:
0x0C10	0xB001    ADD	SP, SP, #4
0x0C12	0x4770    BX	LR
0x0C14	0xA0004006  	UART0_BDH+0
0x0C18	0x0D8D0000  	_UART0_Write+0
0x0C1C	0x005C1FFF  	_UART_Wr_Ptr+0
0x0C20	0xFFFFFFFF  	_UART0_Read+0
0x0C24	0x00601FFF  	_UART_Rd_Ptr+0
0x0C28	0xFFFFFFFF  	_UART0_Data_Ready+0
0x0C2C	0x00641FFF  	_UART_Rdy_Ptr+0
0x0C30	0xFFFFFFFF  	_UART0_Tx_Idle+0
0x0C34	0x00681FFF  	_UART_Tx_Idle_Ptr+0
0x0C38	0xB0004006  	UART1_BDH+0
0x0C3C	0x0E3D0000  	_UART1_Write+0
0x0C40	0xFFFFFFFF  	_UART1_Read+0
0x0C44	0xFFFFFFFF  	_UART1_Data_Ready+0
0x0C48	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x0C4C	0xC0004006  	UART2_BDH+0
0x0C50	0x0E210000  	_UART2_Write+0
0x0C54	0xFFFFFFFF  	_UART2_Read+0
0x0C58	0xFFFFFFFF  	_UART2_Data_Ready+0
0x0C5C	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x0C60	0xD0004006  	UART3_BDH+0
0x0C64	0x0D350000  	_UART3_Write+0
0x0C68	0xFFFFFFFF  	_UART3_Read+0
0x0C6C	0xFFFFFFFF  	_UART3_Data_Ready+0
0x0C70	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x0C74	0xA000400E  	UART4_BDH+0
0x0C78	0x0CB90000  	_UART4_Write+0
0x0C7C	0xFFFFFFFF  	_UART4_Read+0
0x0C80	0xFFFFFFFF  	_UART4_Data_Ready+0
0x0C84	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x0C88	0xB000400E  	UART5_BDH+0
0x0C8C	0x0C9D0000  	_UART5_Write+0
0x0C90	0xFFFFFFFF  	_UART5_Read+0
0x0C94	0xFFFFFFFF  	_UART5_Data_Ready+0
0x0C98	0xFFFFFFFF  	_UART5_Tx_Idle+0
; end of __Lib_UART_012345_UART_AssignPtr
__Lib_UART_012345_UART_Hal_Init_Advanced:
;__Lib_UART_012345.c, 181 :: 		
0x0AF0	0xB085    SUB	SP, SP, #20
0x0AF2	0xF8CDE000  STR	LR, [SP, #0]
0x0AF6	0x9001    STR	R0, [SP, #4]
0x0AF8	0x9102    STR	R1, [SP, #8]
0x0AFA	0xF8AD200C  STRH	R2, [SP, #12]
0x0AFE	0xF8AD3010  STRH	R3, [SP, #16]
0x0B02	0xF8BD4014  LDRH	R4, [SP, #20]
0x0B06	0xF8AD4014  STRH	R4, [SP, #20]
; module start address is: 0 (R0)
0x0B0A	0x9806    LDR	R0, [SP, #24]
;__Lib_UART_012345.c, 184 :: 		
; module end address is: 0 (R0)
0x0B0C	0xF7FFFECA  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_UART_012345.c, 186 :: 		
0x0B10	0x9801    LDR	R0, [SP, #4]
0x0B12	0xF7FFFF27  BL	__Lib_UART_012345_UART_Hal_EnableClock+0
;__Lib_UART_012345.c, 188 :: 		
0x0B16	0x9902    LDR	R1, [SP, #8]
0x0B18	0x9801    LDR	R0, [SP, #4]
0x0B1A	0xF7FFFEE9  BL	__Lib_UART_012345_UART_Hal_SetBaudRate+0
;__Lib_UART_012345.c, 190 :: 		
0x0B1E	0xF8BD100C  LDRH	R1, [SP, #12]
0x0B22	0x9801    LDR	R0, [SP, #4]
0x0B24	0xF7FFFD8A  BL	__Lib_UART_012345_UART_Hal_SetBitCountPerChar+0
;__Lib_UART_012345.c, 192 :: 		
0x0B28	0xF8BD1010  LDRH	R1, [SP, #16]
0x0B2C	0x9801    LDR	R0, [SP, #4]
0x0B2E	0xF7FFFD95  BL	__Lib_UART_012345_UART_Hal_SetParityMode+0
;__Lib_UART_012345.c, 194 :: 		
0x0B32	0xF8BD1014  LDRH	R1, [SP, #20]
0x0B36	0x9801    LDR	R0, [SP, #4]
0x0B38	0xF7FFFDDA  BL	__Lib_UART_012345_UART_Hal_SetStopBitCount+0
;__Lib_UART_012345.c, 196 :: 		
0x0B3C	0x9801    LDR	R0, [SP, #4]
0x0B3E	0xF7FFFE8B  BL	__Lib_UART_012345_UART_Hal_EnableReceiver+0
;__Lib_UART_012345.c, 197 :: 		
0x0B42	0x9801    LDR	R0, [SP, #4]
0x0B44	0xF7FFFDDA  BL	__Lib_UART_012345_UART_Hal_EnableTrasmitter+0
;__Lib_UART_012345.c, 198 :: 		
L_end_UART_Hal_Init_Advanced:
0x0B48	0xF8DDE000  LDR	LR, [SP, #0]
0x0B4C	0xB005    ADD	SP, SP, #20
0x0B4E	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO.c, 327 :: 		
; module start address is: 0 (R0)
0x08A4	0xB081    SUB	SP, SP, #4
0x08A6	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO.c, 331 :: 		
; i start address is: 48 (R12)
0x08AA	0xF2400C00  MOVW	R12, #0
; module end address is: 0 (R0)
; i end address is: 48 (R12)
0x08AE	0x4683    MOV	R11, R0
;__Lib_GPIO.c, 332 :: 		
L_GPIO_Alternate_Function_Enable14:
; i start address is: 48 (R12)
; module start address is: 44 (R11)
0x08B0	0xEA4F018C  LSL	R1, R12, #2
0x08B4	0xEB0B0101  ADD	R1, R11, R1, LSL #0
0x08B8	0x6809    LDR	R1, [R1, #0]
0x08BA	0xF1B13FFF  CMP	R1, #-1
0x08BE	0xD012    BEQ	L_GPIO_Alternate_Function_Enable15
;__Lib_GPIO.c, 334 :: 		
0x08C0	0xF10B0134  ADD	R1, R11, #52
0x08C4	0xEA4F038C  LSL	R3, R12, #2
0x08C8	0x18C9    ADDS	R1, R1, R3
0x08CA	0x6809    LDR	R1, [R1, #0]
0x08CC	0x460A    MOV	R2, R1
0x08CE	0xEB0B0103  ADD	R1, R11, R3, LSL #0
0x08D2	0x6809    LDR	R1, [R1, #0]
0x08D4	0x4608    MOV	R0, R1
0x08D6	0x4611    MOV	R1, R2
0x08D8	0xF7FFFE1C  BL	__Lib_GPIO_GPIO_Config_Pin_Alternate_Function+0
;__Lib_GPIO.c, 335 :: 		
0x08DC	0xF10C0C01  ADD	R12, R12, #1
0x08E0	0xFA1FFC8C  UXTH	R12, R12
;__Lib_GPIO.c, 336 :: 		
; module end address is: 44 (R11)
; i end address is: 48 (R12)
0x08E4	0xE7E4    B	L_GPIO_Alternate_Function_Enable14
L_GPIO_Alternate_Function_Enable15:
;__Lib_GPIO.c, 337 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x08E6	0xF8DDE000  LDR	LR, [SP, #0]
0x08EA	0xB001    ADD	SP, SP, #4
0x08EC	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO.c, 300 :: 		
; muxConfig start address is: 4 (R1)
; muxPin start address is: 0 (R0)
0x0514	0xB082    SUB	SP, SP, #8
0x0516	0xF8CDE000  STR	LR, [SP, #0]
0x051A	0x4680    MOV	R8, R0
; muxConfig end address is: 4 (R1)
; muxPin end address is: 0 (R0)
; muxPin start address is: 32 (R8)
; muxConfig start address is: 4 (R1)
;__Lib_GPIO.c, 310 :: 		
0x051C	0xEA4F1258  LSR	R2, R8, #5
0x0520	0xF0020207  AND	R2, R2, #7
; port start address is: 36 (R9)
0x0524	0x4691    MOV	R9, R2
;__Lib_GPIO.c, 311 :: 		
0x0526	0xF008041F  AND	R4, R8, #31
; pin start address is: 40 (R10)
0x052A	0x46A2    MOV	R10, R4
;__Lib_GPIO.c, 312 :: 		
0x052C	0x0193    LSLS	R3, R2, #6
0x052E	0x4A0D    LDR	R2, [PC, #52]
0x0530	0x18D3    ADDS	R3, R2, R3
;__Lib_GPIO.c, 315 :: 		
0x0532	0xF04F0201  MOV	R2, #1
0x0536	0x40A2    LSLS	R2, R4
0x0538	0x9201    STR	R2, [SP, #4]
; muxConfig end address is: 4 (R1)
0x053A	0x4618    MOV	R0, R3
0x053C	0x460A    MOV	R2, R1
0x053E	0x9901    LDR	R1, [SP, #4]
0x0540	0xF7FFFFD8  BL	_GPIO_Config+0
;__Lib_GPIO.c, 318 :: 		
0x0544	0xEA4F3309  LSL	R3, R9, #12
; port end address is: 36 (R9)
0x0548	0x4A07    LDR	R2, [PC, #28]
0x054A	0x18D3    ADDS	R3, R2, R3
0x054C	0xEA4F028A  LSL	R2, R10, #2
; pin end address is: 40 (R10)
0x0550	0x189C    ADDS	R4, R3, R2
;__Lib_GPIO.c, 319 :: 		
0x0552	0xF40863E0  AND	R3, R8, #1792
; muxPin end address is: 32 (R8)
0x0556	0x6822    LDR	R2, [R4, #0]
0x0558	0x431A    ORRS	R2, R3
0x055A	0x6022    STR	R2, [R4, #0]
;__Lib_GPIO.c, 320 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x055C	0xF8DDE000  LDR	LR, [SP, #0]
0x0560	0xB002    ADD	SP, SP, #8
0x0562	0x4770    BX	LR
0x0564	0xF000400F  	#1074786304
0x0568	0x90004004  	#1074040832
; end of __Lib_GPIO_GPIO_Config_Pin_Alternate_Function
_GPIO_Config:
;__Lib_GPIO.c, 232 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x04F4	0xB081    SUB	SP, SP, #4
0x04F6	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_GPIO.c, 241 :: 		
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x04FA	0xF7FFFFA1  BL	__Lib_GPIO_GPIO_HAL_Config+0
;__Lib_GPIO.c, 242 :: 		
L_end_GPIO_Config:
0x04FE	0xF8DDE000  LDR	LR, [SP, #0]
0x0502	0xB001    ADD	SP, SP, #4
0x0504	0x4770    BX	LR
; end of _GPIO_Config
__Lib_GPIO_GPIO_HAL_Config:
;__Lib_GPIO.c, 114 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0440	0xB083    SUB	SP, SP, #12
0x0442	0xF8CDE000  STR	LR, [SP, #0]
0x0446	0x4606    MOV	R6, R0
0x0448	0x460C    MOV	R4, R1
0x044A	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 24 (R6)
; pinMask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO.c, 116 :: 		
;__Lib_GPIO.c, 117 :: 		
;__Lib_GPIO.c, 118 :: 		
;__Lib_GPIO.c, 119 :: 		
;__Lib_GPIO.c, 125 :: 		
0x044C	0x4630    MOV	R0, R6
0x044E	0xF7FFFFDF  BL	__Lib_GPIO_GPIO_HAL_Clk_Enable+0
;__Lib_GPIO.c, 127 :: 		
0x0452	0xF24013FF  MOVW	R3, #511
0x0456	0xEA060003  AND	R0, R6, R3, LSL #0
; port end address is: 24 (R6)
0x045A	0x0980    LSRS	R0, R0, #6
; portNum start address is: 0 (R0)
;__Lib_GPIO.c, 130 :: 		
; pinNum start address is: 24 (R6)
0x045C	0x2600    MOVS	R6, #0
; pinMask end address is: 16 (R4)
; config end address is: 20 (R5)
; pinNum end address is: 24 (R6)
0x045E	0x4622    MOV	R2, R4
0x0460	0x4629    MOV	R1, R5
L___Lib_GPIO_GPIO_HAL_Config0:
; pinNum start address is: 24 (R6)
; pinMask start address is: 8 (R2)
; config start address is: 4 (R1)
; portNum start address is: 0 (R0)
; portNum end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; pinMask start address is: 8 (R2)
; pinMask end address is: 8 (R2)
0x0462	0x2E20    CMP	R6, #32
0x0464	0xD239    BCS	L___Lib_GPIO_GPIO_HAL_Config1
; portNum end address is: 0 (R0)
; config end address is: 4 (R1)
; pinMask end address is: 8 (R2)
;__Lib_GPIO.c, 131 :: 		
; pinMask start address is: 8 (R2)
; config start address is: 4 (R1)
; portNum start address is: 0 (R0)
0x0466	0xF04F0301  MOV	R3, #1
0x046A	0xFA03F406  LSL	R4, R3, R6
;__Lib_GPIO.c, 133 :: 		
0x046E	0xEA020304  AND	R3, R2, R4, LSL #0
; currentPin start address is: 28 (R7)
0x0472	0x461F    MOV	R7, R3
;__Lib_GPIO.c, 135 :: 		
0x0474	0x42A3    CMP	R3, R4
0x0476	0xD12E    BNE	L___Lib_GPIO_GPIO_HAL_Config3
;__Lib_GPIO.c, 137 :: 		
0x0478	0x0304    LSLS	R4, R0, #12
0x047A	0x4B1A    LDR	R3, [PC, #104]
0x047C	0x191C    ADDS	R4, R3, R4
0x047E	0x00B3    LSLS	R3, R6, #2
0x0480	0x18E5    ADDS	R5, R4, R3
0x0482	0x9501    STR	R5, [SP, #4]
;__Lib_GPIO.c, 140 :: 		
0x0484	0x682C    LDR	R4, [R5, #0]
0x0486	0x4B18    LDR	R3, [PC, #96]
0x0488	0xEA040303  AND	R3, R4, R3, LSL #0
0x048C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO.c, 141 :: 		
0x048E	0x4B17    LDR	R3, [PC, #92]
0x0490	0xEA010403  AND	R4, R1, R3, LSL #0
0x0494	0x9B01    LDR	R3, [SP, #4]
0x0496	0x681B    LDR	R3, [R3, #0]
0x0498	0xEA430404  ORR	R4, R3, R4, LSL #0
0x049C	0x9B01    LDR	R3, [SP, #4]
0x049E	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO.c, 143 :: 		
0x04A0	0xF4013380  AND	R3, R1, #65536
0x04A4	0xF5B33F80  CMP	R3, #65536
0x04A8	0xD015    BEQ	L___Lib_GPIO_GPIO_HAL_Config4
;__Lib_GPIO.c, 145 :: 		
0x04AA	0x0184    LSLS	R4, R0, #6
0x04AC	0x4B10    LDR	R3, [PC, #64]
0x04AE	0x191B    ADDS	R3, R3, R4
0x04B0	0x3314    ADDS	R3, #20
0x04B2	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO.c, 147 :: 		
0x04B4	0xF4013300  AND	R3, R1, #131072
0x04B8	0xB13B    CBZ	R3, L___Lib_GPIO_GPIO_HAL_Config5
;__Lib_GPIO.c, 148 :: 		
0x04BA	0x43FC    MVN	R4, R7
; currentPin end address is: 28 (R7)
0x04BC	0x9B02    LDR	R3, [SP, #8]
0x04BE	0x681B    LDR	R3, [R3, #0]
0x04C0	0xEA030404  AND	R4, R3, R4, LSL #0
0x04C4	0x9B02    LDR	R3, [SP, #8]
0x04C6	0x601C    STR	R4, [R3, #0]
0x04C8	0xE005    B	L___Lib_GPIO_GPIO_HAL_Config6
L___Lib_GPIO_GPIO_HAL_Config5:
;__Lib_GPIO.c, 150 :: 		
; currentPin start address is: 28 (R7)
0x04CA	0x9B02    LDR	R3, [SP, #8]
0x04CC	0x681B    LDR	R3, [R3, #0]
0x04CE	0xEA430407  ORR	R4, R3, R7, LSL #0
; currentPin end address is: 28 (R7)
0x04D2	0x9B02    LDR	R3, [SP, #8]
0x04D4	0x601C    STR	R4, [R3, #0]
L___Lib_GPIO_GPIO_HAL_Config6:
;__Lib_GPIO.c, 151 :: 		
L___Lib_GPIO_GPIO_HAL_Config4:
;__Lib_GPIO.c, 152 :: 		
L___Lib_GPIO_GPIO_HAL_Config3:
;__Lib_GPIO.c, 130 :: 		
0x04D6	0x1C76    ADDS	R6, R6, #1
;__Lib_GPIO.c, 153 :: 		
; portNum end address is: 0 (R0)
; config end address is: 4 (R1)
; pinMask end address is: 8 (R2)
; pinNum end address is: 24 (R6)
0x04D8	0xE7C3    B	L___Lib_GPIO_GPIO_HAL_Config0
L___Lib_GPIO_GPIO_HAL_Config1:
;__Lib_GPIO.c, 154 :: 		
L_end_GPIO_HAL_Config:
0x04DA	0xF8DDE000  LDR	LR, [SP, #0]
0x04DE	0xB003    ADD	SP, SP, #12
0x04E0	0x4770    BX	LR
0x04E2	0xBF00    NOP
0x04E4	0x90004004  	#1074040832
0x04E8	0x0000FFFF  	#-65536
0x04EC	0xFFFF0000  	#65535
0x04F0	0xF000400F  	#1074786304
; end of __Lib_GPIO_GPIO_HAL_Config
__Lib_GPIO_GPIO_HAL_Clk_Enable:
;__Lib_GPIO.c, 72 :: 		
; portBase start address is: 0 (R0)
0x0410	0xB081    SUB	SP, SP, #4
; portBase end address is: 0 (R0)
; portBase start address is: 0 (R0)
;__Lib_GPIO.c, 75 :: 		
0x0412	0xF24011FF  MOVW	R1, #511
0x0416	0xEA000101  AND	R1, R0, R1, LSL #0
; portBase end address is: 0 (R0)
0x041A	0x0989    LSRS	R1, R1, #6
; port start address is: 0 (R0)
0x041C	0x4608    MOV	R0, R1
;__Lib_GPIO.c, 76 :: 		
0x041E	0xF2000209  ADDW	R2, R0, #9
; port end address is: 0 (R0)
0x0422	0xF04F0101  MOV	R1, #1
0x0426	0xFA01F202  LSL	R2, R1, R2
0x042A	0x4904    LDR	R1, [PC, #16]
0x042C	0x6809    LDR	R1, [R1, #0]
0x042E	0xEA410202  ORR	R2, R1, R2, LSL #0
0x0432	0x4902    LDR	R1, [PC, #8]
0x0434	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO.c, 77 :: 		
L_end_GPIO_HAL_Clk_Enable:
0x0436	0xB001    ADD	SP, SP, #4
0x0438	0x4770    BX	LR
0x043A	0xBF00    NOP
0x043C	0x80384004  	SIM_SCGC5+0
; end of __Lib_GPIO_GPIO_HAL_Clk_Enable
__Lib_UART_012345_UART_Hal_EnableClock:
;__Lib_UART_012345.c, 57 :: 		
; uartBase start address is: 0 (R0)
0x0964	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 58 :: 		
0x0966	0x4918    LDR	R1, [PC, #96]
0x0968	0x4288    CMP	R0, R1
0x096A	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock0
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 59 :: 		
0x096C	0x2201    MOVS	R2, #1
0x096E	0xB252    SXTB	R2, R2
0x0970	0x4916    LDR	R1, [PC, #88]
0x0972	0x600A    STR	R2, [R1, #0]
0x0974	0xE026    B	L___Lib_UART_012345_UART_Hal_EnableClock1
L___Lib_UART_012345_UART_Hal_EnableClock0:
;__Lib_UART_012345.c, 60 :: 		
; uartBase start address is: 0 (R0)
0x0976	0x4916    LDR	R1, [PC, #88]
0x0978	0x4288    CMP	R0, R1
0x097A	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock2
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 61 :: 		
0x097C	0x2201    MOVS	R2, #1
0x097E	0xB252    SXTB	R2, R2
0x0980	0x4914    LDR	R1, [PC, #80]
0x0982	0x600A    STR	R2, [R1, #0]
0x0984	0xE01E    B	L___Lib_UART_012345_UART_Hal_EnableClock3
L___Lib_UART_012345_UART_Hal_EnableClock2:
;__Lib_UART_012345.c, 62 :: 		
; uartBase start address is: 0 (R0)
0x0986	0x4914    LDR	R1, [PC, #80]
0x0988	0x4288    CMP	R0, R1
0x098A	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock4
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 63 :: 		
0x098C	0x2201    MOVS	R2, #1
0x098E	0xB252    SXTB	R2, R2
0x0990	0x4912    LDR	R1, [PC, #72]
0x0992	0x600A    STR	R2, [R1, #0]
0x0994	0xE016    B	L___Lib_UART_012345_UART_Hal_EnableClock5
L___Lib_UART_012345_UART_Hal_EnableClock4:
;__Lib_UART_012345.c, 64 :: 		
; uartBase start address is: 0 (R0)
0x0996	0x4912    LDR	R1, [PC, #72]
0x0998	0x4288    CMP	R0, R1
0x099A	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock6
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 65 :: 		
0x099C	0x2201    MOVS	R2, #1
0x099E	0xB252    SXTB	R2, R2
0x09A0	0x4910    LDR	R1, [PC, #64]
0x09A2	0x600A    STR	R2, [R1, #0]
0x09A4	0xE00E    B	L___Lib_UART_012345_UART_Hal_EnableClock7
L___Lib_UART_012345_UART_Hal_EnableClock6:
;__Lib_UART_012345.c, 66 :: 		
; uartBase start address is: 0 (R0)
0x09A6	0x4910    LDR	R1, [PC, #64]
0x09A8	0x4288    CMP	R0, R1
0x09AA	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock8
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 67 :: 		
0x09AC	0x2201    MOVS	R2, #1
0x09AE	0xB252    SXTB	R2, R2
0x09B0	0x490E    LDR	R1, [PC, #56]
0x09B2	0x600A    STR	R2, [R1, #0]
0x09B4	0xE006    B	L___Lib_UART_012345_UART_Hal_EnableClock9
L___Lib_UART_012345_UART_Hal_EnableClock8:
;__Lib_UART_012345.c, 68 :: 		
; uartBase start address is: 0 (R0)
0x09B6	0x490E    LDR	R1, [PC, #56]
0x09B8	0x4288    CMP	R0, R1
0x09BA	0xD103    BNE	L___Lib_UART_012345_UART_Hal_EnableClock10
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 69 :: 		
0x09BC	0x2201    MOVS	R2, #1
0x09BE	0xB252    SXTB	R2, R2
0x09C0	0x490C    LDR	R1, [PC, #48]
0x09C2	0x600A    STR	R2, [R1, #0]
L___Lib_UART_012345_UART_Hal_EnableClock10:
L___Lib_UART_012345_UART_Hal_EnableClock9:
L___Lib_UART_012345_UART_Hal_EnableClock7:
L___Lib_UART_012345_UART_Hal_EnableClock5:
L___Lib_UART_012345_UART_Hal_EnableClock3:
L___Lib_UART_012345_UART_Hal_EnableClock1:
;__Lib_UART_012345.c, 70 :: 		
L_end_UART_Hal_EnableClock:
0x09C4	0xB001    ADD	SP, SP, #4
0x09C6	0x4770    BX	LR
0x09C8	0xA0004006  	UART0_BDH+0
0x09CC	0x06A84290  	SIM_SCGC4+0
0x09D0	0xB0004006  	UART1_BDH+0
0x09D4	0x06AC4290  	SIM_SCGC4+0
0x09D8	0xC0004006  	UART2_BDH+0
0x09DC	0x06B04290  	SIM_SCGC4+0
0x09E0	0xD0004006  	UART3_BDH+0
0x09E4	0x06B44290  	SIM_SCGC4+0
0x09E8	0xA000400E  	UART4_BDH+0
0x09EC	0x05284290  	SIM_SCGC1+0
0x09F0	0xB000400E  	UART5_BDH+0
0x09F4	0x052C4290  	SIM_SCGC1+0
; end of __Lib_UART_012345_UART_Hal_EnableClock
__Lib_UART_012345_UART_Hal_SetBaudRate:
;__Lib_UART_012345.c, 79 :: 		
; baudRate start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x08F0	0xB085    SUB	SP, SP, #20
0x08F2	0xF8CDE000  STR	LR, [SP, #0]
0x08F6	0x4680    MOV	R8, R0
0x08F8	0x4689    MOV	R9, R1
; baudRate end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 32 (R8)
; baudRate start address is: 36 (R9)
;__Lib_UART_012345.c, 86 :: 		
0x08FA	0xAA01    ADD	R2, SP, #4
0x08FC	0x4610    MOV	R0, R2
0x08FE	0xF7FFFE35  BL	_SIM_GetClocksFrequency+0
;__Lib_UART_012345.c, 89 :: 		
0x0902	0x4A16    LDR	R2, [PC, #88]
0x0904	0x4590    CMP	R8, R2
0x0906	0xD003    BEQ	L___Lib_UART_012345_UART_Hal_SetBaudRate60
0x0908	0x4A15    LDR	R2, [PC, #84]
0x090A	0x4590    CMP	R8, R2
0x090C	0xD000    BEQ	L___Lib_UART_012345_UART_Hal_SetBaudRate59
0x090E	0xE001    B	L___Lib_UART_012345_UART_Hal_SetBaudRate13
L___Lib_UART_012345_UART_Hal_SetBaudRate60:
L___Lib_UART_012345_UART_Hal_SetBaudRate59:
;__Lib_UART_012345.c, 90 :: 		
; moduleClockInHz start address is: 0 (R0)
0x0910	0x9801    LDR	R0, [SP, #4]
; moduleClockInHz end address is: 0 (R0)
0x0912	0xE000    B	L___Lib_UART_012345_UART_Hal_SetBaudRate14
L___Lib_UART_012345_UART_Hal_SetBaudRate13:
;__Lib_UART_012345.c, 92 :: 		
; moduleClockInHz start address is: 0 (R0)
0x0914	0x9802    LDR	R0, [SP, #8]
; moduleClockInHz end address is: 0 (R0)
L___Lib_UART_012345_UART_Hal_SetBaudRate14:
;__Lib_UART_012345.c, 94 :: 		
; moduleClockInHz start address is: 0 (R0)
0x0916	0xEA4F1209  LSL	R2, R9, #4
0x091A	0xFBB0F2F2  UDIV	R2, R0, R2
; sbr start address is: 4 (R1)
0x091E	0xB291    UXTH	R1, R2
;__Lib_UART_012345.c, 98 :: 		
0x0920	0xB292    UXTH	R2, R2
0x0922	0x0A13    LSRS	R3, R2, #8
0x0924	0xB29B    UXTH	R3, R3
0x0926	0xF8982000  LDRB	R2, [R8, #0]
0x092A	0x431A    ORRS	R2, R3
0x092C	0xF8882000  STRB	R2, [R8, #0]
;__Lib_UART_012345.c, 99 :: 		
0x0930	0xF1080301  ADD	R3, R8, #1
0x0934	0xB2CA    UXTB	R2, R1
0x0936	0x701A    STRB	R2, [R3, #0]
;__Lib_UART_012345.c, 103 :: 		
0x0938	0x0143    LSLS	R3, R0, #5
; moduleClockInHz end address is: 0 (R0)
0x093A	0xEA4F1209  LSL	R2, R9, #4
; baudRate end address is: 36 (R9)
0x093E	0xFBB3F3F2  UDIV	R3, R3, R2
0x0942	0x014A    LSLS	R2, R1, #5
0x0944	0xB292    UXTH	R2, R2
; sbr end address is: 4 (R1)
0x0946	0x1A9A    SUB	R2, R3, R2
; tmp start address is: 0 (R0)
0x0948	0xB2D0    UXTB	R0, R2
;__Lib_UART_012345.c, 105 :: 		
0x094A	0xF108030A  ADD	R3, R8, #10
; uartBase end address is: 32 (R8)
0x094E	0x781A    LDRB	R2, [R3, #0]
0x0950	0x4302    ORRS	R2, R0
; tmp end address is: 0 (R0)
0x0952	0x701A    STRB	R2, [R3, #0]
;__Lib_UART_012345.c, 106 :: 		
L_end_UART_Hal_SetBaudRate:
0x0954	0xF8DDE000  LDR	LR, [SP, #0]
0x0958	0xB005    ADD	SP, SP, #20
0x095A	0x4770    BX	LR
0x095C	0xA0004006  	UART0_BDH+0
0x0960	0xB0004006  	UART1_BDH+0
; end of __Lib_UART_012345_UART_Hal_SetBaudRate
_SIM_GetClocksFrequency:
;__Lib_System.c, 977 :: 		
; SIM_Clocks start address is: 0 (R0)
0x056C	0xB081    SUB	SP, SP, #4
0x056E	0xF8CDE000  STR	LR, [SP, #0]
0x0572	0x4604    MOV	R4, R0
; SIM_Clocks end address is: 0 (R0)
; SIM_Clocks start address is: 16 (R4)
;__Lib_System.c, 984 :: 		
0x0574	0xF7FFFFC8  BL	_Get_Fosc_kHz+0
0x0578	0xF24031E8  MOVW	R1, #1000
0x057C	0xFB00F301  MUL	R3, R0, R1
;__Lib_System.c, 986 :: 		
0x0580	0x4919    LDR	R1, [PC, #100]
0x0582	0x6809    LDR	R1, [R1, #0]
0x0584	0x0F0A    LSRS	R2, R1, #28
;__Lib_System.c, 987 :: 		
0x0586	0x4918    LDR	R1, [PC, #96]
0x0588	0x6809    LDR	R1, [R1, #0]
0x058A	0xF0016170  AND	R1, R1, #251658240
0x058E	0x0E09    LSRS	R1, R1, #24
; clockDiv2 start address is: 0 (R0)
0x0590	0xB2C8    UXTB	R0, R1
;__Lib_System.c, 988 :: 		
0x0592	0x4915    LDR	R1, [PC, #84]
0x0594	0x6809    LDR	R1, [R1, #0]
0x0596	0xF4010170  AND	R1, R1, #15728640
0x059A	0x0D09    LSRS	R1, R1, #20
; clockDiv3 start address is: 20 (R5)
0x059C	0xB2CD    UXTB	R5, R1
;__Lib_System.c, 989 :: 		
0x059E	0x4912    LDR	R1, [PC, #72]
0x05A0	0x6809    LDR	R1, [R1, #0]
0x05A2	0xF4012170  AND	R1, R1, #983040
0x05A6	0x0C09    LSRS	R1, R1, #16
; clockDiv4 start address is: 24 (R6)
0x05A8	0xB2CE    UXTB	R6, R1
;__Lib_System.c, 991 :: 		
0x05AA	0xB2D1    UXTB	R1, R2
0x05AC	0x1C49    ADDS	R1, R1, #1
0x05AE	0xB209    SXTH	R1, R1
0x05B0	0x4359    MULS	R1, R3, R1
; mcgOutClockFrequency start address is: 28 (R7)
0x05B2	0x460F    MOV	R7, R1
;__Lib_System.c, 993 :: 		
0x05B4	0x6023    STR	R3, [R4, #0]
;__Lib_System.c, 994 :: 		
0x05B6	0x1D22    ADDS	R2, R4, #4
0x05B8	0x1C41    ADDS	R1, R0, #1
0x05BA	0xB209    SXTH	R1, R1
; clockDiv2 end address is: 0 (R0)
0x05BC	0xFBB7F1F1  UDIV	R1, R7, R1
0x05C0	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 995 :: 		
0x05C2	0xF2040208  ADDW	R2, R4, #8
0x05C6	0x1C69    ADDS	R1, R5, #1
0x05C8	0xB209    SXTH	R1, R1
; clockDiv3 end address is: 20 (R5)
0x05CA	0xFBB7F1F1  UDIV	R1, R7, R1
0x05CE	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 996 :: 		
0x05D0	0xF204020C  ADDW	R2, R4, #12
; SIM_Clocks end address is: 16 (R4)
0x05D4	0x1C71    ADDS	R1, R6, #1
0x05D6	0xB209    SXTH	R1, R1
; clockDiv4 end address is: 24 (R6)
0x05D8	0xFBB7F1F1  UDIV	R1, R7, R1
; mcgOutClockFrequency end address is: 28 (R7)
0x05DC	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 997 :: 		
L_end_SIM_GetClocksFrequency:
0x05DE	0xF8DDE000  LDR	LR, [SP, #0]
0x05E2	0xB001    ADD	SP, SP, #4
0x05E4	0x4770    BX	LR
0x05E6	0xBF00    NOP
0x05E8	0x80444004  	SIM_CLKDIV1+0
; end of _SIM_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0508	0x4801    LDR	R0, [PC, #4]
0x050A	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x050C	0x4770    BX	LR
0x050E	0xBF00    NOP
0x0510	0x00581FFF  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
__Lib_UART_012345_UART_Hal_SetBitCountPerChar:
;__Lib_UART_012345.c, 113 :: 		
; bitCountPerChar start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x063C	0xB081    SUB	SP, SP, #4
; bitCountPerChar end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; bitCountPerChar start address is: 4 (R1)
;__Lib_UART_012345.c, 115 :: 		
0x063E	0x1C84    ADDS	R4, R0, #2
0x0640	0x7823    LDRB	R3, [R4, #0]
0x0642	0xF64F72EF  MOVW	R2, #65519
0x0646	0xB212    SXTH	R2, R2
0x0648	0xEA030202  AND	R2, R3, R2, LSL #0
0x064C	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 116 :: 		
0x064E	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x0650	0x010B    LSLS	R3, R1, #4
; bitCountPerChar end address is: 4 (R1)
0x0652	0x7822    LDRB	R2, [R4, #0]
0x0654	0x431A    ORRS	R2, R3
0x0656	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 117 :: 		
L_end_UART_Hal_SetBitCountPerChar:
0x0658	0xB001    ADD	SP, SP, #4
0x065A	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetBitCountPerChar
__Lib_UART_012345_UART_Hal_SetParityMode:
;__Lib_UART_012345.c, 125 :: 		
; parityMode start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x065C	0xB081    SUB	SP, SP, #4
; parityMode end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; parityMode start address is: 4 (R1)
;__Lib_UART_012345.c, 127 :: 		
0x065E	0xF0010202  AND	R2, R1, #2
0x0662	0xB162    CBZ	R2, L___Lib_UART_012345_UART_Hal_SetParityMode15
;__Lib_UART_012345.c, 128 :: 		
0x0664	0x1C84    ADDS	R4, R0, #2
0x0666	0xF0010302  AND	R3, R1, #2
0x066A	0x7822    LDRB	R2, [R4, #0]
0x066C	0x431A    ORRS	R2, R3
0x066E	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 129 :: 		
0x0670	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x0672	0xF0010301  AND	R3, R1, #1
; parityMode end address is: 4 (R1)
0x0676	0x7822    LDRB	R2, [R4, #0]
0x0678	0x431A    ORRS	R2, R3
0x067A	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 130 :: 		
0x067C	0xE007    B	L___Lib_UART_012345_UART_Hal_SetParityMode16
L___Lib_UART_012345_UART_Hal_SetParityMode15:
;__Lib_UART_012345.c, 132 :: 		
; uartBase start address is: 0 (R0)
0x067E	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x0680	0x7823    LDRB	R3, [R4, #0]
0x0682	0xF64F72FD  MOVW	R2, #65533
0x0686	0xB212    SXTH	R2, R2
0x0688	0xEA030202  AND	R2, R3, R2, LSL #0
0x068C	0x7022    STRB	R2, [R4, #0]
L___Lib_UART_012345_UART_Hal_SetParityMode16:
;__Lib_UART_012345.c, 133 :: 		
L_end_UART_Hal_SetParityMode:
0x068E	0xB001    ADD	SP, SP, #4
0x0690	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetParityMode
__Lib_UART_012345_UART_Hal_SetStopBitCount:
;__Lib_UART_012345.c, 140 :: 		
; stopBits start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x06F0	0xB081    SUB	SP, SP, #4
; stopBits end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; stopBits start address is: 4 (R1)
;__Lib_UART_012345.c, 141 :: 		
0x06F2	0x7802    LDRB	R2, [R0, #0]
0x06F4	0x430A    ORRS	R2, R1
; stopBits end address is: 4 (R1)
0x06F6	0x7002    STRB	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 142 :: 		
L_end_UART_Hal_SetStopBitCount:
0x06F8	0xB001    ADD	SP, SP, #4
0x06FA	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetStopBitCount
__Lib_UART_012345_UART_Hal_EnableReceiver:
;__Lib_UART_012345.c, 148 :: 		
; uartBase start address is: 0 (R0)
0x0858	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 149 :: 		
0x085A	0x1CC2    ADDS	R2, R0, #3
; uartBase end address is: 0 (R0)
0x085C	0x7811    LDRB	R1, [R2, #0]
0x085E	0xF0410104  ORR	R1, R1, #4
0x0862	0x7011    STRB	R1, [R2, #0]
;__Lib_UART_012345.c, 150 :: 		
L_end_UART_Hal_EnableReceiver:
0x0864	0xB001    ADD	SP, SP, #4
0x0866	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_EnableReceiver
__Lib_UART_012345_UART_Hal_EnableTrasmitter:
;__Lib_UART_012345.c, 164 :: 		
; uartBase start address is: 0 (R0)
0x06FC	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 165 :: 		
0x06FE	0x1CC2    ADDS	R2, R0, #3
; uartBase end address is: 0 (R0)
0x0700	0x7811    LDRB	R1, [R2, #0]
0x0702	0xF0410108  ORR	R1, R1, #8
0x0706	0x7011    STRB	R1, [R2, #0]
;__Lib_UART_012345.c, 166 :: 		
L_end_UART_Hal_EnableTrasmitter:
0x0708	0xB001    ADD	SP, SP, #4
0x070A	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_EnableTrasmitter
docking_station_HEXIWEAR__log_init2:
;__ds_hexi_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x0E78	0xB081    SUB	SP, SP, #4
0x0E7A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ds_hexi_log.c, 32 :: 		UART3_Init(baud);
; baud end address is: 0 (R0)
0x0E7E	0xF7FFFF67  BL	_UART3_Init+0
;__ds_hexi_log.c, 33 :: 		logger = UART3_Write;
0x0E82	0x4A04    LDR	R2, [PC, #16]
0x0E84	0x4904    LDR	R1, [PC, #16]
0x0E86	0x600A    STR	R2, [R1, #0]
;__ds_hexi_log.c, 34 :: 		return 0;
0x0E88	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 35 :: 		}
L_end__log_init2:
0x0E8A	0xF8DDE000  LDR	LR, [SP, #0]
0x0E8E	0xB001    ADD	SP, SP, #4
0x0E90	0x4770    BX	LR
0x0E92	0xBF00    NOP
0x0E94	0x0D350000  	_UART3_Write+0
0x0E98	0x00481FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_init2
_UART3_Init:
;__Lib_UART_012345.c, 238 :: 		
; baudRate start address is: 0 (R0)
0x0D50	0xB081    SUB	SP, SP, #4
0x0D52	0xF8CDE000  STR	LR, [SP, #0]
0x0D56	0x4603    MOV	R3, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
;__Lib_UART_012345.c, 239 :: 		
0x0D58	0x480A    LDR	R0, [PC, #40]
0x0D5A	0xF7FFFEF9  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 240 :: 		
0x0D5E	0x4A0A    LDR	R2, [PC, #40]
0x0D60	0xF2400100  MOVW	R1, #0
0x0D64	0xB404    PUSH	(R2)
0x0D66	0xB402    PUSH	(R1)
0x0D68	0xF2400200  MOVW	R2, #0
0x0D6C	0x4619    MOV	R1, R3
0x0D6E	0xF2400300  MOVW	R3, #0
; baudRate end address is: 12 (R3)
0x0D72	0x4804    LDR	R0, [PC, #16]
0x0D74	0xF7FFFEBC  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x0D78	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 241 :: 		
L_end_UART3_Init:
0x0D7A	0xF8DDE000  LDR	LR, [SP, #0]
0x0D7E	0xB001    ADD	SP, SP, #4
0x0D80	0x4770    BX	LR
0x0D82	0xBF00    NOP
0x0D84	0xD0004006  	UART3_BDH+0
0x0D88	0x1B380000  	__GPIO_Module_UART3_PC16_17+0
; end of _UART3_Init
docking_station_HEXIWEAR__log_init3:
;__ds_hexi_log.c, 37 :: 		static T_mikrobus_ret _log_init3(uint32_t baud)
; baud start address is: 0 (R0)
0x0EF0	0xB081    SUB	SP, SP, #4
0x0EF2	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ds_hexi_log.c, 39 :: 		UART3_Init(baud);
; baud end address is: 0 (R0)
0x0EF6	0xF7FFFF2B  BL	_UART3_Init+0
;__ds_hexi_log.c, 40 :: 		logger = UART3_Write;
0x0EFA	0x4A04    LDR	R2, [PC, #16]
0x0EFC	0x4904    LDR	R1, [PC, #16]
0x0EFE	0x600A    STR	R2, [R1, #0]
;__ds_hexi_log.c, 41 :: 		return 0;
0x0F00	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 42 :: 		}
L_end__log_init3:
0x0F02	0xF8DDE000  LDR	LR, [SP, #0]
0x0F06	0xB001    ADD	SP, SP, #4
0x0F08	0x4770    BX	LR
0x0F0A	0xBF00    NOP
0x0F0C	0x0D350000  	_UART3_Write+0
0x0F10	0x00481FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_init3
docking_station_HEXIWEAR__log_initUart:
;__ds_hexi_log.c, 44 :: 		static T_mikrobus_ret _log_initUart(uint32_t baud)
; baud start address is: 0 (R0)
0x0ECC	0xB081    SUB	SP, SP, #4
0x0ECE	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ds_hexi_log.c, 46 :: 		UART0_Init(baud);
; baud end address is: 0 (R0)
0x0ED2	0xF7FFFF69  BL	_UART0_Init+0
;__ds_hexi_log.c, 47 :: 		logger = UART0_Write;
0x0ED6	0x4A04    LDR	R2, [PC, #16]
0x0ED8	0x4904    LDR	R1, [PC, #16]
0x0EDA	0x600A    STR	R2, [R1, #0]
;__ds_hexi_log.c, 48 :: 		return 0;
0x0EDC	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 49 :: 		}
L_end__log_initUart:
0x0EDE	0xF8DDE000  LDR	LR, [SP, #0]
0x0EE2	0xB001    ADD	SP, SP, #4
0x0EE4	0x4770    BX	LR
0x0EE6	0xBF00    NOP
0x0EE8	0x0D8D0000  	_UART0_Write+0
0x0EEC	0x00481FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_initUart
_UART0_Init:
;__Lib_UART_012345.c, 208 :: 		
; baudRate start address is: 0 (R0)
0x0DA8	0xB081    SUB	SP, SP, #4
0x0DAA	0xF8CDE000  STR	LR, [SP, #0]
0x0DAE	0x4603    MOV	R3, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
;__Lib_UART_012345.c, 209 :: 		
0x0DB0	0x480A    LDR	R0, [PC, #40]
0x0DB2	0xF7FFFECD  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 210 :: 		
0x0DB6	0x4A0A    LDR	R2, [PC, #40]
0x0DB8	0xF2400100  MOVW	R1, #0
0x0DBC	0xB404    PUSH	(R2)
0x0DBE	0xB402    PUSH	(R1)
0x0DC0	0xF2400200  MOVW	R2, #0
0x0DC4	0x4619    MOV	R1, R3
0x0DC6	0xF2400300  MOVW	R3, #0
; baudRate end address is: 12 (R3)
0x0DCA	0x4804    LDR	R0, [PC, #16]
0x0DCC	0xF7FFFE90  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x0DD0	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 211 :: 		
L_end_UART0_Init:
0x0DD2	0xF8DDE000  LDR	LR, [SP, #0]
0x0DD6	0xB001    ADD	SP, SP, #4
0x0DD8	0x4770    BX	LR
0x0DDA	0xBF00    NOP
0x0DDC	0xA0004006  	UART0_BDH+0
0x0DE0	0x1ACC0000  	__GPIO_Module_UART0_PB16_17+0
; end of _UART0_Init
_mikrobus_logWrite:
;docking_station_HEXIWEAR.c, 318 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x1394	0xB083    SUB	SP, SP, #12
0x1396	0xF8CDE000  STR	LR, [SP, #0]
0x139A	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;docking_station_HEXIWEAR.c, 320 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x139C	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;docking_station_HEXIWEAR.c, 321 :: 		uint8_t row = 13;
0x139E	0x220D    MOVS	R2, #13
0x13A0	0xF88D2008  STRB	R2, [SP, #8]
0x13A4	0x220A    MOVS	R2, #10
0x13A6	0xF88D2009  STRB	R2, [SP, #9]
;docking_station_HEXIWEAR.c, 322 :: 		uint8_t line = 10;
;docking_station_HEXIWEAR.c, 323 :: 		switch( format )
0x13AA	0xE01F    B	L_mikrobus_logWrite130
; format end address is: 4 (R1)
;docking_station_HEXIWEAR.c, 325 :: 		case _LOG_BYTE :
L_mikrobus_logWrite132:
;docking_station_HEXIWEAR.c, 326 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x13AC	0xF7FFFD54  BL	docking_station_HEXIWEAR__log_write+0
;docking_station_HEXIWEAR.c, 327 :: 		break;
0x13B0	0xE023    B	L_mikrobus_logWrite131
;docking_station_HEXIWEAR.c, 328 :: 		case _LOG_TEXT :
L_mikrobus_logWrite133:
;docking_station_HEXIWEAR.c, 329 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite134:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x13B2	0x7802    LDRB	R2, [R0, #0]
0x13B4	0xB12A    CBZ	R2, L_mikrobus_logWrite135
;docking_station_HEXIWEAR.c, 331 :: 		_log_write( ptr );
0x13B6	0x9001    STR	R0, [SP, #4]
0x13B8	0xF7FFFD4E  BL	docking_station_HEXIWEAR__log_write+0
0x13BC	0x9801    LDR	R0, [SP, #4]
;docking_station_HEXIWEAR.c, 332 :: 		ptr++;
0x13BE	0x1C40    ADDS	R0, R0, #1
;docking_station_HEXIWEAR.c, 333 :: 		}
; ptr end address is: 0 (R0)
0x13C0	0xE7F7    B	L_mikrobus_logWrite134
L_mikrobus_logWrite135:
;docking_station_HEXIWEAR.c, 334 :: 		break;
0x13C2	0xE01A    B	L_mikrobus_logWrite131
;docking_station_HEXIWEAR.c, 335 :: 		case _LOG_LINE :
L_mikrobus_logWrite136:
;docking_station_HEXIWEAR.c, 336 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite137:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x13C4	0x7802    LDRB	R2, [R0, #0]
0x13C6	0xB12A    CBZ	R2, L_mikrobus_logWrite138
;docking_station_HEXIWEAR.c, 338 :: 		_log_write( ptr );
0x13C8	0x9001    STR	R0, [SP, #4]
0x13CA	0xF7FFFD45  BL	docking_station_HEXIWEAR__log_write+0
0x13CE	0x9801    LDR	R0, [SP, #4]
;docking_station_HEXIWEAR.c, 339 :: 		ptr++;
0x13D0	0x1C40    ADDS	R0, R0, #1
;docking_station_HEXIWEAR.c, 340 :: 		}
; ptr end address is: 0 (R0)
0x13D2	0xE7F7    B	L_mikrobus_logWrite137
L_mikrobus_logWrite138:
;docking_station_HEXIWEAR.c, 341 :: 		_log_write( &row );
0x13D4	0xAA02    ADD	R2, SP, #8
0x13D6	0x4610    MOV	R0, R2
0x13D8	0xF7FFFD3E  BL	docking_station_HEXIWEAR__log_write+0
;docking_station_HEXIWEAR.c, 342 :: 		_log_write( &line );
0x13DC	0xF10D0209  ADD	R2, SP, #9
0x13E0	0x4610    MOV	R0, R2
0x13E2	0xF7FFFD39  BL	docking_station_HEXIWEAR__log_write+0
;docking_station_HEXIWEAR.c, 343 :: 		break;
0x13E6	0xE008    B	L_mikrobus_logWrite131
;docking_station_HEXIWEAR.c, 344 :: 		default :
L_mikrobus_logWrite139:
;docking_station_HEXIWEAR.c, 345 :: 		return _MIKROBUS_ERR_LOG;
0x13E8	0x2006    MOVS	R0, #6
0x13EA	0xE007    B	L_end_mikrobus_logWrite
;docking_station_HEXIWEAR.c, 346 :: 		}
L_mikrobus_logWrite130:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x13EC	0x2900    CMP	R1, #0
0x13EE	0xD0DD    BEQ	L_mikrobus_logWrite132
0x13F0	0x2901    CMP	R1, #1
0x13F2	0xD0DE    BEQ	L_mikrobus_logWrite133
0x13F4	0x2902    CMP	R1, #2
0x13F6	0xD0E5    BEQ	L_mikrobus_logWrite136
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x13F8	0xE7F6    B	L_mikrobus_logWrite139
L_mikrobus_logWrite131:
;docking_station_HEXIWEAR.c, 347 :: 		return 0;
0x13FA	0x2000    MOVS	R0, #0
;docking_station_HEXIWEAR.c, 348 :: 		}
L_end_mikrobus_logWrite:
0x13FC	0xF8DDE000  LDR	LR, [SP, #0]
0x1400	0xB003    ADD	SP, SP, #12
0x1402	0x4770    BX	LR
; end of _mikrobus_logWrite
docking_station_HEXIWEAR__log_write:
;__ds_hexi_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x0E58	0xB081    SUB	SP, SP, #4
0x0E5A	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__ds_hexi_log.c, 19 :: 		logger( *data_ );
0x0E5E	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x0E60	0xB2CC    UXTB	R4, R1
0x0E62	0xB2A0    UXTH	R0, R4
0x0E64	0x4C03    LDR	R4, [PC, #12]
0x0E66	0x6824    LDR	R4, [R4, #0]
0x0E68	0x47A0    BLX	R4
;__ds_hexi_log.c, 20 :: 		return 0;
0x0E6A	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 21 :: 		}
L_end__log_write:
0x0E6C	0xF8DDE000  LDR	LR, [SP, #0]
0x0E70	0xB001    ADD	SP, SP, #4
0x0E72	0x4770    BX	LR
0x0E74	0x00481FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_write
_UART0_Write:
;__Lib_UART_012345.c, 385 :: 		
; _data start address is: 0 (R0)
0x0D8C	0xB081    SUB	SP, SP, #4
0x0D8E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 386 :: 		
0x0D92	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0D94	0x4803    LDR	R0, [PC, #12]
0x0D96	0xF7FFFE77  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 387 :: 		
L_end_UART0_Write:
0x0D9A	0xF8DDE000  LDR	LR, [SP, #0]
0x0D9E	0xB001    ADD	SP, SP, #4
0x0DA0	0x4770    BX	LR
0x0DA2	0xBF00    NOP
0x0DA4	0xA0004006  	UART0_BDH+0
; end of _UART0_Write
__Lib_UART_012345_UART_Hal_WriteChar:
;__Lib_UART_012345.c, 361 :: 		
; _data start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0A88	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0A8A	0xF8AD1000  STRH	R1, [SP, #0]
; uartBase end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0A8E	0x4601    MOV	R1, R0
0x0A90	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_012345.c, 368 :: 		
L___Lib_UART_012345_UART_Hal_WriteChar17:
; _data start address is: 0 (R0)
; uartBase start address is: 4 (R1)
0x0A94	0x1D0A    ADDS	R2, R1, #4
0x0A96	0x7813    LDRB	R3, [R2, #0]
0x0A98	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0A9C	0xB902    CBNZ	R2, L___Lib_UART_012345_UART_Hal_WriteChar18
;__Lib_UART_012345.c, 370 :: 		
0x0A9E	0xE7F9    B	L___Lib_UART_012345_UART_Hal_WriteChar17
L___Lib_UART_012345_UART_Hal_WriteChar18:
;__Lib_UART_012345.c, 374 :: 		
0x0AA0	0x1DCA    ADDS	R2, R1, #7
; uartBase end address is: 4 (R1)
0x0AA2	0x7010    STRB	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_012345.c, 375 :: 		
L_end_UART_Hal_WriteChar:
0x0AA4	0xB001    ADD	SP, SP, #4
0x0AA6	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_WriteChar
_UART1_Write:
;__Lib_UART_012345.c, 394 :: 		
; _data start address is: 0 (R0)
0x0E3C	0xB081    SUB	SP, SP, #4
0x0E3E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 395 :: 		
0x0E42	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0E44	0x4803    LDR	R0, [PC, #12]
0x0E46	0xF7FFFE1F  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 396 :: 		
L_end_UART1_Write:
0x0E4A	0xF8DDE000  LDR	LR, [SP, #0]
0x0E4E	0xB001    ADD	SP, SP, #4
0x0E50	0x4770    BX	LR
0x0E52	0xBF00    NOP
0x0E54	0xB0004006  	UART1_BDH+0
; end of _UART1_Write
_UART2_Write:
;__Lib_UART_012345.c, 403 :: 		
; _data start address is: 0 (R0)
0x0E20	0xB081    SUB	SP, SP, #4
0x0E22	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 404 :: 		
0x0E26	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0E28	0x4803    LDR	R0, [PC, #12]
0x0E2A	0xF7FFFE2D  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 405 :: 		
L_end_UART2_Write:
0x0E2E	0xF8DDE000  LDR	LR, [SP, #0]
0x0E32	0xB001    ADD	SP, SP, #4
0x0E34	0x4770    BX	LR
0x0E36	0xBF00    NOP
0x0E38	0xC0004006  	UART2_BDH+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_012345.c, 412 :: 		
; _data start address is: 0 (R0)
0x0D34	0xB081    SUB	SP, SP, #4
0x0D36	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 413 :: 		
0x0D3A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0D3C	0x4803    LDR	R0, [PC, #12]
0x0D3E	0xF7FFFEA3  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 414 :: 		
L_end_UART3_Write:
0x0D42	0xF8DDE000  LDR	LR, [SP, #0]
0x0D46	0xB001    ADD	SP, SP, #4
0x0D48	0x4770    BX	LR
0x0D4A	0xBF00    NOP
0x0D4C	0xD0004006  	UART3_BDH+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_012345.c, 421 :: 		
; _data start address is: 0 (R0)
0x0CB8	0xB081    SUB	SP, SP, #4
0x0CBA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 422 :: 		
0x0CBE	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0CC0	0x4803    LDR	R0, [PC, #12]
0x0CC2	0xF7FFFEE1  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 423 :: 		
L_end_UART4_Write:
0x0CC6	0xF8DDE000  LDR	LR, [SP, #0]
0x0CCA	0xB001    ADD	SP, SP, #4
0x0CCC	0x4770    BX	LR
0x0CCE	0xBF00    NOP
0x0CD0	0xA000400E  	UART4_BDH+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_012345.c, 430 :: 		
; _data start address is: 0 (R0)
0x0C9C	0xB081    SUB	SP, SP, #4
0x0C9E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 431 :: 		
0x0CA2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0CA4	0x4803    LDR	R0, [PC, #12]
0x0CA6	0xF7FFFEEF  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 432 :: 		
L_end_UART5_Write:
0x0CAA	0xF8DDE000  LDR	LR, [SP, #0]
0x0CAE	0xB001    ADD	SP, SP, #4
0x0CB0	0x4770    BX	LR
0x0CB2	0xBF00    NOP
0x0CB4	0xB000400E  	UART5_BDH+0
; end of _UART5_Write
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x12E4	0xF64007FE  MOVW	R7, #2302
0x12E8	0xF2C0073D  MOVT	R7, #61
0x12EC	0xBF00    NOP
0x12EE	0xBF00    NOP
L_Delay_100ms20:
0x12F0	0x1E7F    SUBS	R7, R7, #1
0x12F2	0xD1FD    BNE	L_Delay_100ms20
0x12F4	0xBF00    NOP
0x12F6	0xBF00    NOP
0x12F8	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x12FA	0x4770    BX	LR
; end of _Delay_100ms
_applicationInit:
;Click_AnalogKey_KINETIS.c, 38 :: 		void applicationInit()
0x14A0	0xB081    SUB	SP, SP, #4
0x14A2	0xF8CDE000  STR	LR, [SP, #0]
;Click_AnalogKey_KINETIS.c, 41 :: 		analogkey_gpioDriverInit( (T_ANALOGKEY_P)&_MIKROBUS1_GPIO );
0x14A6	0x4808    LDR	R0, [PC, #32]
0x14A8	0xF7FFFF12  BL	_analogkey_gpioDriverInit+0
;Click_AnalogKey_KINETIS.c, 44 :: 		analogkey_adcSetInputChannel();
0x14AC	0xF7FFFF04  BL	_analogkey_adcSetInputChannel+0
;Click_AnalogKey_KINETIS.c, 45 :: 		analogkey_adcInit();
0x14B0	0xF7FFFF24  BL	_analogkey_adcInit+0
;Click_AnalogKey_KINETIS.c, 46 :: 		Delay_100ms();
0x14B4	0xF7FFFF16  BL	_Delay_100ms+0
;Click_AnalogKey_KINETIS.c, 48 :: 		mikrobus_logWrite("Press the button :D", _LOG_LINE);
0x14B8	0x4804    LDR	R0, [PC, #16]
0x14BA	0x2102    MOVS	R1, #2
0x14BC	0xF7FFFF6A  BL	_mikrobus_logWrite+0
;Click_AnalogKey_KINETIS.c, 49 :: 		}
L_end_applicationInit:
0x14C0	0xF8DDE000  LDR	LR, [SP, #0]
0x14C4	0xB001    ADD	SP, SP, #4
0x14C6	0x4770    BX	LR
0x14C8	0x1C100000  	__MIKROBUS1_GPIO+0
0x14CC	0x00001FFF  	?lstr2_Click_AnalogKey_KINETIS+0
; end of _applicationInit
_analogkey_gpioDriverInit:
;__analogkey_driver.c, 78 :: 		void analogkey_gpioDriverInit(T_ANALOGKEY_P gpioObj)
; gpioObj start address is: 0 (R0)
0x12D0	0xB081    SUB	SP, SP, #4
0x12D2	0xF8CDE000  STR	LR, [SP, #0]
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__analogkey_driver.c, 80 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
; gpioObj end address is: 0 (R0)
0x12D6	0xF7FFFE1D  BL	__analogkey_driver_hal_gpioMap+0
;__analogkey_driver.c, 81 :: 		}
L_end_analogkey_gpioDriverInit:
0x12DA	0xF8DDE000  LDR	LR, [SP, #0]
0x12DE	0xB001    ADD	SP, SP, #4
0x12E0	0x4770    BX	LR
; end of _analogkey_gpioDriverInit
__analogkey_driver_hal_gpioMap:
;__analogkey_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
;__analogkey_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x0F14	0x4770    BX	LR
; end of __analogkey_driver_hal_gpioMap
_analogkey_adcSetInputChannel:
;click_analogkey_adc.h, 9 :: 		void analogkey_adcSetInputChannel()
0x12B8	0xB081    SUB	SP, SP, #4
0x12BA	0xF8CDE000  STR	LR, [SP, #0]
;click_analogkey_adc.h, 11 :: 		ADC0_Set_Input_Channel(_ADC_CHANNEL_12);
0x12BE	0xF44F5080  MOV	R0, #4096
0x12C2	0xF7FFFE51  BL	_ADC0_Set_Input_Channel+0
;click_analogkey_adc.h, 12 :: 		}
L_end_analogkey_adcSetInputChannel:
0x12C6	0xF8DDE000  LDR	LR, [SP, #0]
0x12CA	0xB001    ADD	SP, SP, #4
0x12CC	0x4770    BX	LR
; end of _analogkey_adcSetInputChannel
_ADC0_Set_Input_Channel:
;__Lib_ADC_01_K64.c, 482 :: 		
; input_mask start address is: 0 (R0)
0x0F68	0xB081    SUB	SP, SP, #4
0x0F6A	0xF8CDE000  STR	LR, [SP, #0]
0x0F6E	0x4680    MOV	R8, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 32 (R8)
;__Lib_ADC_01_K64.c, 483 :: 		
0x0F70	0x4948    LDR	R1, [PC, #288]
0x0F72	0x6809    LDR	R1, [R1, #0]
0x0F74	0xB169    CBZ	R1, L_ADC0_Set_Input_Channel16
;__Lib_ADC_01_K64.c, 487 :: 		
0x0F76	0xF3C80180  UBFX	R1, R8, #2, #1
; input_mask end address is: 32 (R8)
0x0F7A	0xB149    CBZ	R1, L_ADC0_Set_Input_Channel17
;__Lib_ADC_01_K64.c, 488 :: 		
0x0F7C	0xF04F0104  MOV	R1, #4
0x0F80	0x4845    LDR	R0, [PC, #276]
0x0F82	0xF7FFFECB  BL	_GPIO_Analog_Input+0
;__Lib_ADC_01_K64.c, 489 :: 		
0x0F86	0xF04F0108  MOV	R1, #8
0x0F8A	0x4843    LDR	R0, [PC, #268]
0x0F8C	0xF7FFFEC6  BL	_GPIO_Analog_Input+0
;__Lib_ADC_01_K64.c, 490 :: 		
L_ADC0_Set_Input_Channel17:
;__Lib_ADC_01_K64.c, 527 :: 		
0x0F90	0xE07B    B	L_ADC0_Set_Input_Channel18
L_ADC0_Set_Input_Channel16:
;__Lib_ADC_01_K64.c, 533 :: 		
; input_mask start address is: 32 (R8)
0x0F92	0xF3C80180  UBFX	R1, R8, #2, #1
0x0F96	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel19
;__Lib_ADC_01_K64.c, 534 :: 		
0x0F98	0xF04F0104  MOV	R1, #4
0x0F9C	0x483E    LDR	R0, [PC, #248]
0x0F9E	0xF7FFFEBD  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel19:
;__Lib_ADC_01_K64.c, 538 :: 		
0x0FA2	0x493E    LDR	R1, [PC, #248]
0x0FA4	0x6809    LDR	R1, [R1, #0]
0x0FA6	0xB101    CBZ	R1, L_ADC0_Set_Input_Channel20
;__Lib_ADC_01_K64.c, 543 :: 		
0x0FA8	0xE01F    B	L_ADC0_Set_Input_Channel21
L_ADC0_Set_Input_Channel20:
;__Lib_ADC_01_K64.c, 546 :: 		
0x0FAA	0xF3C81100  UBFX	R1, R8, #4, #1
0x0FAE	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel22
;__Lib_ADC_01_K64.c, 547 :: 		
0x0FB0	0xF04F0104  MOV	R1, #4
0x0FB4	0x483A    LDR	R0, [PC, #232]
0x0FB6	0xF7FFFEB1  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel22:
;__Lib_ADC_01_K64.c, 549 :: 		
0x0FBA	0xF3C81140  UBFX	R1, R8, #5, #1
0x0FBE	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel23
;__Lib_ADC_01_K64.c, 550 :: 		
0x0FC0	0xF04F0102  MOV	R1, #2
0x0FC4	0x4837    LDR	R0, [PC, #220]
0x0FC6	0xF7FFFEA9  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel23:
;__Lib_ADC_01_K64.c, 552 :: 		
0x0FCA	0xF3C81180  UBFX	R1, R8, #6, #1
0x0FCE	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel24
;__Lib_ADC_01_K64.c, 553 :: 		
0x0FD0	0xF04F0120  MOV	R1, #32
0x0FD4	0x4833    LDR	R0, [PC, #204]
0x0FD6	0xF7FFFEA1  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel24:
;__Lib_ADC_01_K64.c, 555 :: 		
0x0FDA	0xF3C811C0  UBFX	R1, R8, #7, #1
0x0FDE	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel25
;__Lib_ADC_01_K64.c, 556 :: 		
0x0FE0	0xF04F0140  MOV	R1, #64
0x0FE4	0x482F    LDR	R0, [PC, #188]
0x0FE6	0xF7FFFE99  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel25:
;__Lib_ADC_01_K64.c, 557 :: 		
L_ADC0_Set_Input_Channel21:
;__Lib_ADC_01_K64.c, 558 :: 		
0x0FEA	0xF3C82100  UBFX	R1, R8, #8, #1
0x0FEE	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel26
;__Lib_ADC_01_K64.c, 559 :: 		
0x0FF0	0xF04F0101  MOV	R1, #1
0x0FF4	0x482C    LDR	R0, [PC, #176]
0x0FF6	0xF7FFFE91  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel26:
;__Lib_ADC_01_K64.c, 561 :: 		
0x0FFA	0xF3C82140  UBFX	R1, R8, #9, #1
0x0FFE	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel27
;__Lib_ADC_01_K64.c, 562 :: 		
0x1000	0xF04F0102  MOV	R1, #2
0x1004	0x4828    LDR	R0, [PC, #160]
0x1006	0xF7FFFE89  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel27:
;__Lib_ADC_01_K64.c, 564 :: 		
0x100A	0xF3C82180  UBFX	R1, R8, #10, #1
0x100E	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel28
;__Lib_ADC_01_K64.c, 565 :: 		
0x1010	0xF04F0180  MOV	R1, #128
0x1014	0x4825    LDR	R0, [PC, #148]
0x1016	0xF7FFFE81  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel28:
;__Lib_ADC_01_K64.c, 567 :: 		
0x101A	0xF3C821C0  UBFX	R1, R8, #11, #1
0x101E	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel29
;__Lib_ADC_01_K64.c, 568 :: 		
0x1020	0xF44F7180  MOV	R1, #256
0x1024	0x4821    LDR	R0, [PC, #132]
0x1026	0xF7FFFE79  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel29:
;__Lib_ADC_01_K64.c, 570 :: 		
0x102A	0xF3C83100  UBFX	R1, R8, #12, #1
0x102E	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel30
;__Lib_ADC_01_K64.c, 571 :: 		
0x1030	0xF04F0104  MOV	R1, #4
0x1034	0x481C    LDR	R0, [PC, #112]
0x1036	0xF7FFFE71  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel30:
;__Lib_ADC_01_K64.c, 573 :: 		
0x103A	0xF3C83140  UBFX	R1, R8, #13, #1
0x103E	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel31
;__Lib_ADC_01_K64.c, 574 :: 		
0x1040	0xF04F0108  MOV	R1, #8
0x1044	0x4818    LDR	R0, [PC, #96]
0x1046	0xF7FFFE69  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel31:
;__Lib_ADC_01_K64.c, 576 :: 		
0x104A	0xF3C83180  UBFX	R1, R8, #14, #1
0x104E	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel32
;__Lib_ADC_01_K64.c, 577 :: 		
0x1050	0xF04F0101  MOV	R1, #1
0x1054	0x4812    LDR	R0, [PC, #72]
0x1056	0xF7FFFE61  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel32:
;__Lib_ADC_01_K64.c, 579 :: 		
0x105A	0xF3C831C0  UBFX	R1, R8, #15, #1
0x105E	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel33
;__Lib_ADC_01_K64.c, 580 :: 		
0x1060	0xF04F0102  MOV	R1, #2
0x1064	0x480E    LDR	R0, [PC, #56]
0x1066	0xF7FFFE59  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel33:
;__Lib_ADC_01_K64.c, 584 :: 		
0x106A	0xF3C84140  UBFX	R1, R8, #17, #1
0x106E	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel34
;__Lib_ADC_01_K64.c, 585 :: 		
0x1070	0xF04F7180  MOV	R1, #16777216
0x1074	0x4808    LDR	R0, [PC, #32]
0x1076	0xF7FFFE51  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel34:
;__Lib_ADC_01_K64.c, 587 :: 		
0x107A	0xF3C84180  UBFX	R1, R8, #18, #1
; input_mask end address is: 32 (R8)
0x107E	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel35
;__Lib_ADC_01_K64.c, 588 :: 		
0x1080	0xF04F7100  MOV	R1, #33554432
0x1084	0x4804    LDR	R0, [PC, #16]
0x1086	0xF7FFFE49  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel35:
;__Lib_ADC_01_K64.c, 607 :: 		
L_ADC0_Set_Input_Channel18:
;__Lib_ADC_01_K64.c, 608 :: 		
L_end_ADC0_Set_Input_Channel:
0x108A	0xF8DDE000  LDR	LR, [SP, #0]
0x108E	0xB001    ADD	SP, SP, #4
0x1090	0x4770    BX	LR
0x1092	0xBF00    NOP
0x1094	0x00144276  	ADC0_SC1A+0
0x1098	0xF110400F  	PTE_PDIR+0
0x109C	0x01904276  	ADC0_CFG2+0
0x10A0	0xF090400F  	PTC_PDIR+0
0x10A4	0xF0D0400F  	PTD_PDIR+0
0x10A8	0xF050400F  	PTB_PDIR+0
0x10AC	0xF010400F  	PTA_PDIR+0
; end of _ADC0_Set_Input_Channel
_GPIO_Analog_Input:
;__Lib_GPIO.c, 290 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0D1C	0xB081    SUB	SP, SP, #4
0x0D1E	0xF8CDE000  STR	LR, [SP, #0]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 291 :: 		
0x0D22	0xF44F3280  MOV	R2, #65536
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0D26	0xF7FFFBE5  BL	_GPIO_Config+0
;__Lib_GPIO.c, 292 :: 		
L_end_GPIO_Analog_Input:
0x0D2A	0xF8DDE000  LDR	LR, [SP, #0]
0x0D2E	0xB001    ADD	SP, SP, #4
0x0D30	0x4770    BX	LR
; end of _GPIO_Analog_Input
_analogkey_adcInit:
;click_analogkey_adc.h, 4 :: 		void analogkey_adcInit()
0x12FC	0xB081    SUB	SP, SP, #4
0x12FE	0xF8CDE000  STR	LR, [SP, #0]
;click_analogkey_adc.h, 6 :: 		ADC0_Init();
0x1302	0xF7FFFED5  BL	_ADC0_Init+0
;click_analogkey_adc.h, 7 :: 		}
L_end_analogkey_adcInit:
0x1306	0xF8DDE000  LDR	LR, [SP, #0]
0x130A	0xB001    ADD	SP, SP, #4
0x130C	0x4770    BX	LR
; end of _analogkey_adcInit
_ADC0_Init:
;__Lib_ADC_01_K64.c, 624 :: 		
0x10B0	0xB081    SUB	SP, SP, #4
0x10B2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_01_K64.c, 625 :: 		
0x10B6	0x2100    MOVS	R1, #0
0x10B8	0x4804    LDR	R0, [PC, #16]
0x10BA	0xF7FFFE19  BL	__Lib_ADC_01_K64_ADCx_Init+0
;__Lib_ADC_01_K64.c, 626 :: 		
0x10BE	0x4904    LDR	R1, [PC, #16]
0x10C0	0x4804    LDR	R0, [PC, #16]
0x10C2	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_01_K64.c, 627 :: 		
L_end_ADC0_Init:
0x10C4	0xF8DDE000  LDR	LR, [SP, #0]
0x10C8	0xB001    ADD	SP, SP, #4
0x10CA	0x4770    BX	LR
0x10CC	0xB0004003  	ADC0_SC1A+0
0x10D0	0x0CD50000  	_ADC0_Get_Sample+0
0x10D4	0x00441FFF  	_ADC_Get_Sample_Ptr+0
; end of _ADC0_Init
__Lib_ADC_01_K64_ADCx_Init:
;__Lib_ADC_01_K64.c, 446 :: 		
; reference start address is: 4 (R1)
; base start address is: 0 (R0)
0x0CF0	0xB081    SUB	SP, SP, #4
0x0CF2	0xF8CDE000  STR	LR, [SP, #0]
0x0CF6	0x4603    MOV	R3, R0
0x0CF8	0xB2CC    UXTB	R4, R1
; reference end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 12 (R3)
; reference start address is: 16 (R4)
;__Lib_ADC_01_K64.c, 447 :: 		
0x0CFA	0x4806    LDR	R0, [PC, #24]
0x0CFC	0xF7FFFE9E  BL	__Lib_ADC_01_K64_ADC16_DRV_StructInitUserConfigDefault+0
;__Lib_ADC_01_K64.c, 448 :: 		
0x0D00	0x4A05    LDR	R2, [PC, #20]
0x0D02	0x7014    STRB	R4, [R2, #0]
; reference end address is: 16 (R4)
;__Lib_ADC_01_K64.c, 449 :: 		
0x0D04	0x4903    LDR	R1, [PC, #12]
0x0D06	0x4618    MOV	R0, R3
; base end address is: 12 (R3)
0x0D08	0xF7FFFE80  BL	__Lib_ADC_01_K64_ADC16_DRV_Init+0
;__Lib_ADC_01_K64.c, 450 :: 		
L_end_ADCx_Init:
0x0D0C	0xF8DDE000  LDR	LR, [SP, #0]
0x0D10	0xB001    ADD	SP, SP, #4
0x0D12	0x4770    BX	LR
0x0D14	0x004C1FFF  	__Lib_ADC_01_K64_adcUserConfig+0
0x0D18	0x00551FFF  	__Lib_ADC_01_K64_adcUserConfig+9
; end of __Lib_ADC_01_K64_ADCx_Init
__Lib_ADC_01_K64_ADC16_DRV_StructInitUserConfigDefault:
;__Lib_ADC_01_K64.c, 121 :: 		
; userConfigPtr start address is: 0 (R0)
0x0A3C	0xB081    SUB	SP, SP, #4
; userConfigPtr end address is: 0 (R0)
; userConfigPtr start address is: 0 (R0)
;__Lib_ADC_01_K64.c, 123 :: 		
0x0A3E	0xB908    CBNZ	R0, L___Lib_ADC_01_K64_ADC16_DRV_StructInitUserConfigDefault0
; userConfigPtr end address is: 0 (R0)
;__Lib_ADC_01_K64.c, 125 :: 		
0x0A40	0x2001    MOVS	R0, #1
0x0A42	0xE01F    B	L_end_ADC16_DRV_StructInitUserConfigDefault
;__Lib_ADC_01_K64.c, 126 :: 		
L___Lib_ADC_01_K64_ADC16_DRV_StructInitUserConfigDefault0:
;__Lib_ADC_01_K64.c, 129 :: 		
; userConfigPtr start address is: 0 (R0)
0x0A44	0x2101    MOVS	R1, #1
0x0A46	0x7001    STRB	R1, [R0, #0]
;__Lib_ADC_01_K64.c, 130 :: 		
0x0A48	0x1C42    ADDS	R2, R0, #1
0x0A4A	0x2103    MOVS	R1, #3
0x0A4C	0x7011    STRB	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 131 :: 		
0x0A4E	0x1C82    ADDS	R2, R0, #2
0x0A50	0x2101    MOVS	R1, #1
0x0A52	0x7011    STRB	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 132 :: 		
0x0A54	0x1CC2    ADDS	R2, R0, #3
0x0A56	0x2101    MOVS	R1, #1
0x0A58	0x7011    STRB	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 133 :: 		
0x0A5A	0x1D02    ADDS	R2, R0, #4
0x0A5C	0x2103    MOVS	R1, #3
0x0A5E	0x7011    STRB	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 134 :: 		
0x0A60	0x1D42    ADDS	R2, R0, #5
0x0A62	0x2101    MOVS	R1, #1
0x0A64	0x7011    STRB	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 135 :: 		
0x0A66	0x1D82    ADDS	R2, R0, #6
0x0A68	0x2100    MOVS	R1, #0
0x0A6A	0x7011    STRB	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 136 :: 		
0x0A6C	0x1DC2    ADDS	R2, R0, #7
0x0A6E	0x2100    MOVS	R1, #0
0x0A70	0x7011    STRB	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 137 :: 		
0x0A72	0xF2000208  ADDW	R2, R0, #8
0x0A76	0x2100    MOVS	R1, #0
0x0A78	0x7011    STRB	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 139 :: 		
0x0A7A	0xF200020A  ADDW	R2, R0, #10
; userConfigPtr end address is: 0 (R0)
0x0A7E	0x2100    MOVS	R1, #0
0x0A80	0x7011    STRB	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 141 :: 		
0x0A82	0x2000    MOVS	R0, #0
;__Lib_ADC_01_K64.c, 142 :: 		
L_end_ADC16_DRV_StructInitUserConfigDefault:
0x0A84	0xB001    ADD	SP, SP, #4
0x0A86	0x4770    BX	LR
; end of __Lib_ADC_01_K64_ADC16_DRV_StructInitUserConfigDefault
__Lib_ADC_01_K64_ADC16_DRV_Init:
;__Lib_ADC_01_K64.c, 270 :: 		
; userConfigPtr start address is: 4 (R1)
; base start address is: 0 (R0)
0x0A0C	0xB081    SUB	SP, SP, #4
0x0A0E	0xF8CDE000  STR	LR, [SP, #0]
0x0A12	0x4603    MOV	R3, R0
0x0A14	0x460C    MOV	R4, R1
; userConfigPtr end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 12 (R3)
; userConfigPtr start address is: 16 (R4)
;__Lib_ADC_01_K64.c, 272 :: 		
0x0A16	0xB90C    CBNZ	R4, L___Lib_ADC_01_K64_ADC16_DRV_Init10
; base end address is: 12 (R3)
; userConfigPtr end address is: 16 (R4)
;__Lib_ADC_01_K64.c, 274 :: 		
0x0A18	0x2001    MOVS	R0, #1
0x0A1A	0xE00A    B	L_end_ADC16_DRV_Init
;__Lib_ADC_01_K64.c, 275 :: 		
L___Lib_ADC_01_K64_ADC16_DRV_Init10:
;__Lib_ADC_01_K64.c, 277 :: 		
; userConfigPtr start address is: 16 (R4)
; base start address is: 12 (R3)
0x0A1C	0x4618    MOV	R0, R3
0x0A1E	0xF7FFFE39  BL	__Lib_ADC_01_K64_CLOCK_SYS_EnableAdcClock+0
;__Lib_ADC_01_K64.c, 280 :: 		
0x0A22	0x4618    MOV	R0, R3
0x0A24	0xF7FFFEFC  BL	__Lib_ADC_01_K64_ADC16_HAL_Init+0
;__Lib_ADC_01_K64.c, 281 :: 		
0x0A28	0x4621    MOV	R1, R4
; userConfigPtr end address is: 16 (R4)
0x0A2A	0x4618    MOV	R0, R3
; base end address is: 12 (R3)
0x0A2C	0xF7FFFE6E  BL	__Lib_ADC_01_K64_ADC16_HAL_ConfigConverter+0
;__Lib_ADC_01_K64.c, 283 :: 		
0x0A30	0x2000    MOVS	R0, #0
;__Lib_ADC_01_K64.c, 284 :: 		
L_end_ADC16_DRV_Init:
0x0A32	0xF8DDE000  LDR	LR, [SP, #0]
0x0A36	0xB001    ADD	SP, SP, #4
0x0A38	0x4770    BX	LR
; end of __Lib_ADC_01_K64_ADC16_DRV_Init
__Lib_ADC_01_K64_CLOCK_SYS_EnableAdcClock:
;__Lib_ADC_01_K64.c, 151 :: 		
; base start address is: 0 (R0)
0x0694	0xB081    SUB	SP, SP, #4
; base end address is: 0 (R0)
; base start address is: 0 (R0)
;__Lib_ADC_01_K64.c, 153 :: 		
0x0696	0x4908    LDR	R1, [PC, #32]
0x0698	0x4288    CMP	R0, R1
0x069A	0xD104    BNE	L___Lib_ADC_01_K64_CLOCK_SYS_EnableAdcClock1
; base end address is: 0 (R0)
;__Lib_ADC_01_K64.c, 154 :: 		
0x069C	0x2201    MOVS	R2, #1
0x069E	0xB252    SXTB	R2, R2
0x06A0	0x4906    LDR	R1, [PC, #24]
0x06A2	0x600A    STR	R2, [R1, #0]
0x06A4	0xE006    B	L___Lib_ADC_01_K64_CLOCK_SYS_EnableAdcClock2
L___Lib_ADC_01_K64_CLOCK_SYS_EnableAdcClock1:
;__Lib_ADC_01_K64.c, 155 :: 		
; base start address is: 0 (R0)
0x06A6	0x4906    LDR	R1, [PC, #24]
0x06A8	0x4288    CMP	R0, R1
0x06AA	0xD103    BNE	L___Lib_ADC_01_K64_CLOCK_SYS_EnableAdcClock3
; base end address is: 0 (R0)
;__Lib_ADC_01_K64.c, 156 :: 		
0x06AC	0x2201    MOVS	R2, #1
0x06AE	0xB252    SXTB	R2, R2
0x06B0	0x4904    LDR	R1, [PC, #16]
0x06B2	0x600A    STR	R2, [R1, #0]
L___Lib_ADC_01_K64_CLOCK_SYS_EnableAdcClock3:
L___Lib_ADC_01_K64_CLOCK_SYS_EnableAdcClock2:
;__Lib_ADC_01_K64.c, 157 :: 		
L_end_CLOCK_SYS_EnableAdcClock:
0x06B4	0xB001    ADD	SP, SP, #4
0x06B6	0x4770    BX	LR
0x06B8	0xB0004003  	ADC0_SC1A+0
0x06BC	0x07EC4290  	SIM_SCGC6+0
0x06C0	0xB000400B  	ADC1_SC1A+0
0x06C4	0x066C4290  	SIM_SCGC3+0
; end of __Lib_ADC_01_K64_CLOCK_SYS_EnableAdcClock
__Lib_ADC_01_K64_ADC16_HAL_Init:
;__Lib_ADC_01_K64.c, 169 :: 		
; base start address is: 0 (R0)
0x0820	0xB081    SUB	SP, SP, #4
; base end address is: 0 (R0)
; base start address is: 0 (R0)
;__Lib_ADC_01_K64.c, 171 :: 		
0x0822	0xF2000208  ADDW	R2, R0, #8
0x0826	0x2100    MOVS	R1, #0
0x0828	0x6011    STR	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 172 :: 		
0x082A	0xF200020C  ADDW	R2, R0, #12
0x082E	0x2100    MOVS	R1, #0
0x0830	0x6011    STR	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 173 :: 		
0x0832	0xF2000218  ADDW	R2, R0, #24
0x0836	0x2100    MOVS	R1, #0
0x0838	0x6011    STR	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 174 :: 		
0x083A	0xF200021C  ADDW	R2, R0, #28
0x083E	0x2100    MOVS	R1, #0
0x0840	0x6011    STR	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 175 :: 		
0x0842	0xF2000220  ADDW	R2, R0, #32
0x0846	0x2100    MOVS	R1, #0
0x0848	0x6011    STR	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 176 :: 		
0x084A	0xF2000224  ADDW	R2, R0, #36
; base end address is: 0 (R0)
0x084E	0x2100    MOVS	R1, #0
0x0850	0x6011    STR	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 177 :: 		
L_end_ADC16_HAL_Init:
0x0852	0xB001    ADD	SP, SP, #4
0x0854	0x4770    BX	LR
; end of __Lib_ADC_01_K64_ADC16_HAL_Init
__Lib_ADC_01_K64_ADC16_HAL_ConfigConverter:
;__Lib_ADC_01_K64.c, 188 :: 		
; configPtr start address is: 4 (R1)
; base start address is: 0 (R0)
0x070C	0xB081    SUB	SP, SP, #4
; configPtr end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; configPtr start address is: 4 (R1)
;__Lib_ADC_01_K64.c, 192 :: 		
0x070E	0xF2000208  ADDW	R2, R0, #8
0x0712	0x6812    LDR	R2, [R2, #0]
;__Lib_ADC_01_K64.c, 197 :: 		
0x0714	0xB293    UXTH	R3, R2
0x0716	0xF64F7200  MOVW	R2, #65280
0x071A	0x4013    ANDS	R3, R2
0x071C	0xB29B    UXTH	R3, R3
; cfg1 start address is: 12 (R3)
;__Lib_ADC_01_K64.c, 200 :: 		
0x071E	0x780A    LDRB	R2, [R1, #0]
0x0720	0xB11A    CBZ	R2, L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter57
;__Lib_ADC_01_K64.c, 202 :: 		
0x0722	0xF0430380  ORR	R3, R3, #128
0x0726	0xB29B    UXTH	R3, R3
; cfg1 end address is: 12 (R3)
;__Lib_ADC_01_K64.c, 203 :: 		
0x0728	0xE7FF    B	L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter4
L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter57:
;__Lib_ADC_01_K64.c, 200 :: 		
;__Lib_ADC_01_K64.c, 203 :: 		
L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter4:
;__Lib_ADC_01_K64.c, 205 :: 		
; cfg1 start address is: 12 (R3)
0x072A	0x1C4A    ADDS	R2, R1, #1
0x072C	0x7812    LDRB	R2, [R2, #0]
0x072E	0x0152    LSLS	R2, R2, #5
0x0730	0xB292    UXTH	R2, R2
0x0732	0xF0020260  AND	R2, R2, #96
0x0736	0xB292    UXTH	R2, R2
0x0738	0xEA430402  ORR	R4, R3, R2, LSL #0
0x073C	0xB2A4    UXTH	R4, R4
; cfg1 end address is: 12 (R3)
; cfg1 start address is: 16 (R4)
;__Lib_ADC_01_K64.c, 207 :: 		
0x073E	0x1C8A    ADDS	R2, R1, #2
0x0740	0x7812    LDRB	R2, [R2, #0]
0x0742	0xB11A    CBZ	R2, L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter58
;__Lib_ADC_01_K64.c, 209 :: 		
0x0744	0xF0440410  ORR	R4, R4, #16
0x0748	0xB2A4    UXTH	R4, R4
; cfg1 end address is: 16 (R4)
;__Lib_ADC_01_K64.c, 210 :: 		
0x074A	0xE7FF    B	L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter5
L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter58:
;__Lib_ADC_01_K64.c, 207 :: 		
;__Lib_ADC_01_K64.c, 210 :: 		
L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter5:
;__Lib_ADC_01_K64.c, 212 :: 		
; cfg1 start address is: 16 (R4)
0x074C	0x1CCA    ADDS	R2, R1, #3
0x074E	0x7812    LDRB	R2, [R2, #0]
0x0750	0x0092    LSLS	R2, R2, #2
0x0752	0xB292    UXTH	R2, R2
0x0754	0xF002020C  AND	R2, R2, #12
0x0758	0xB292    UXTH	R2, R2
0x075A	0xEA440302  ORR	R3, R4, R2, LSL #0
0x075E	0xB29B    UXTH	R3, R3
; cfg1 end address is: 16 (R4)
;__Lib_ADC_01_K64.c, 214 :: 		
0x0760	0x1D0A    ADDS	R2, R1, #4
0x0762	0x7812    LDRB	R2, [R2, #0]
0x0764	0xF0020203  AND	R2, R2, #3
0x0768	0xB2D2    UXTB	R2, R2
0x076A	0xEA430202  ORR	R2, R3, R2, LSL #0
; cfg1 start address is: 16 (R4)
0x076E	0xB294    UXTH	R4, R2
;__Lib_ADC_01_K64.c, 216 :: 		
0x0770	0xF200020C  ADDW	R2, R0, #12
0x0774	0x6812    LDR	R2, [R2, #0]
;__Lib_ADC_01_K64.c, 219 :: 		
0x0776	0xB293    UXTH	R3, R2
0x0778	0xF64F72F0  MOVW	R2, #65520
0x077C	0x4013    ANDS	R3, R2
0x077E	0xB29B    UXTH	R3, R3
; cfg2 start address is: 12 (R3)
;__Lib_ADC_01_K64.c, 221 :: 		
0x0780	0x1D4A    ADDS	R2, R1, #5
0x0782	0x7812    LDRB	R2, [R2, #0]
0x0784	0xB11A    CBZ	R2, L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter59
;__Lib_ADC_01_K64.c, 223 :: 		
0x0786	0xF0430308  ORR	R3, R3, #8
0x078A	0xB29B    UXTH	R3, R3
; cfg2 end address is: 12 (R3)
;__Lib_ADC_01_K64.c, 224 :: 		
0x078C	0xE7FF    B	L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter6
L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter59:
;__Lib_ADC_01_K64.c, 221 :: 		
;__Lib_ADC_01_K64.c, 224 :: 		
L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter6:
;__Lib_ADC_01_K64.c, 226 :: 		
; cfg2 start address is: 12 (R3)
0x078E	0x1D8A    ADDS	R2, R1, #6
0x0790	0x7812    LDRB	R2, [R2, #0]
0x0792	0xB11A    CBZ	R2, L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter60
;__Lib_ADC_01_K64.c, 228 :: 		
0x0794	0xF0430304  ORR	R3, R3, #4
0x0798	0xB29B    UXTH	R3, R3
; cfg2 end address is: 12 (R3)
;__Lib_ADC_01_K64.c, 229 :: 		
0x079A	0xE7FF    B	L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter7
L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter60:
;__Lib_ADC_01_K64.c, 226 :: 		
;__Lib_ADC_01_K64.c, 229 :: 		
L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter7:
;__Lib_ADC_01_K64.c, 231 :: 		
; cfg2 start address is: 12 (R3)
0x079C	0x1DCA    ADDS	R2, R1, #7
0x079E	0x7812    LDRB	R2, [R2, #0]
0x07A0	0xF0020203  AND	R2, R2, #3
0x07A4	0xB2D2    UXTB	R2, R2
0x07A6	0xEA430202  ORR	R2, R3, R2, LSL #0
; cfg2 end address is: 12 (R3)
; cfg2 start address is: 20 (R5)
0x07AA	0xB295    UXTH	R5, R2
;__Lib_ADC_01_K64.c, 233 :: 		
0x07AC	0xF2000220  ADDW	R2, R0, #32
0x07B0	0x6812    LDR	R2, [R2, #0]
;__Lib_ADC_01_K64.c, 236 :: 		
0x07B2	0xB293    UXTH	R3, R2
0x07B4	0xF64F72BC  MOVW	R2, #65468
0x07B8	0x4013    ANDS	R3, R2
0x07BA	0xB29B    UXTH	R3, R3
; sc2 start address is: 12 (R3)
;__Lib_ADC_01_K64.c, 238 :: 		
0x07BC	0xF2010208  ADDW	R2, R1, #8
0x07C0	0x7812    LDRB	R2, [R2, #0]
0x07C2	0xB11A    CBZ	R2, L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter61
;__Lib_ADC_01_K64.c, 240 :: 		
0x07C4	0xF0430340  ORR	R3, R3, #64
0x07C8	0xB29B    UXTH	R3, R3
; sc2 end address is: 12 (R3)
;__Lib_ADC_01_K64.c, 241 :: 		
0x07CA	0xE7FF    B	L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter8
L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter61:
;__Lib_ADC_01_K64.c, 238 :: 		
;__Lib_ADC_01_K64.c, 241 :: 		
L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter8:
;__Lib_ADC_01_K64.c, 243 :: 		
; sc2 start address is: 12 (R3)
0x07CC	0xF2010209  ADDW	R2, R1, #9
0x07D0	0x7812    LDRB	R2, [R2, #0]
0x07D2	0xF0020203  AND	R2, R2, #3
0x07D6	0xB2D2    UXTB	R2, R2
0x07D8	0xEA430202  ORR	R2, R3, R2, LSL #0
; sc2 end address is: 12 (R3)
; sc2 start address is: 24 (R6)
0x07DC	0xB296    UXTH	R6, R2
;__Lib_ADC_01_K64.c, 245 :: 		
0x07DE	0xF2000224  ADDW	R2, R0, #36
0x07E2	0x6812    LDR	R2, [R2, #0]
;__Lib_ADC_01_K64.c, 247 :: 		
0x07E4	0xB293    UXTH	R3, R2
0x07E6	0xF64F72B7  MOVW	R2, #65463
0x07EA	0xEA030202  AND	R2, R3, R2, LSL #0
; sc3 start address is: 12 (R3)
0x07EE	0xB293    UXTH	R3, R2
;__Lib_ADC_01_K64.c, 249 :: 		
0x07F0	0xF201020A  ADDW	R2, R1, #10
; configPtr end address is: 4 (R1)
0x07F4	0x7812    LDRB	R2, [R2, #0]
0x07F6	0xB11A    CBZ	R2, L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter62
;__Lib_ADC_01_K64.c, 251 :: 		
0x07F8	0xF0430108  ORR	R1, R3, #8
0x07FC	0xB289    UXTH	R1, R1
; sc3 end address is: 12 (R3)
; sc3 start address is: 4 (R1)
; sc3 end address is: 4 (R1)
;__Lib_ADC_01_K64.c, 252 :: 		
0x07FE	0xE000    B	L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter9
L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter62:
;__Lib_ADC_01_K64.c, 249 :: 		
0x0800	0xB299    UXTH	R1, R3
;__Lib_ADC_01_K64.c, 252 :: 		
L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter9:
;__Lib_ADC_01_K64.c, 254 :: 		
; sc3 start address is: 4 (R1)
0x0802	0xF2000208  ADDW	R2, R0, #8
0x0806	0x6014    STR	R4, [R2, #0]
; cfg1 end address is: 16 (R4)
;__Lib_ADC_01_K64.c, 255 :: 		
0x0808	0xF200020C  ADDW	R2, R0, #12
0x080C	0x6015    STR	R5, [R2, #0]
; cfg2 end address is: 20 (R5)
;__Lib_ADC_01_K64.c, 256 :: 		
0x080E	0xF2000220  ADDW	R2, R0, #32
0x0812	0x6016    STR	R6, [R2, #0]
; sc2 end address is: 24 (R6)
;__Lib_ADC_01_K64.c, 257 :: 		
0x0814	0xF2000224  ADDW	R2, R0, #36
; base end address is: 0 (R0)
0x0818	0x6011    STR	R1, [R2, #0]
; sc3 end address is: 4 (R1)
;__Lib_ADC_01_K64.c, 258 :: 		
L_end_ADC16_HAL_ConfigConverter:
0x081A	0xB001    ADD	SP, SP, #4
0x081C	0x4770    BX	LR
; end of __Lib_ADC_01_K64_ADC16_HAL_ConfigConverter
_applicationTask:
;Click_AnalogKey_KINETIS.c, 51 :: 		void applicationTask()
0x1418	0xB08F    SUB	SP, SP, #60
0x141A	0xF8CDE000  STR	LR, [SP, #0]
;Click_AnalogKey_KINETIS.c, 57 :: 		uint16_t sumValue = 0;
; sumValue start address is: 4 (R1)
0x141E	0xF2400100  MOVW	R1, #0
;Click_AnalogKey_KINETIS.c, 59 :: 		for(cnt = 0; cnt < 5; cnt++)
; cnt start address is: 40 (R10)
0x1422	0xF2400A00  MOVW	R10, #0
; sumValue end address is: 4 (R1)
; cnt end address is: 40 (R10)
L_applicationTask0:
; cnt start address is: 40 (R10)
; sumValue start address is: 4 (R1)
0x1426	0xF1BA0F05  CMP	R10, #5
0x142A	0xD20F    BCS	L_applicationTask1
;Click_AnalogKey_KINETIS.c, 61 :: 		ADC_value = analogkey_adcRead();
0x142C	0xF8AD1004  STRH	R1, [SP, #4]
0x1430	0xF7FFFF6E  BL	_analogkey_adcRead+0
0x1434	0xF8BD1004  LDRH	R1, [SP, #4]
;Click_AnalogKey_KINETIS.c, 62 :: 		sumValue += ADC_value;
0x1438	0xB280    UXTH	R0, R0
0x143A	0x1809    ADDS	R1, R1, R0
0x143C	0xB289    UXTH	R1, R1
;Click_AnalogKey_KINETIS.c, 63 :: 		Delay_10ms();
0x143E	0xF7FFFE5D  BL	_Delay_10ms+0
;Click_AnalogKey_KINETIS.c, 59 :: 		for(cnt = 0; cnt < 5; cnt++)
0x1442	0xF10A0A01  ADD	R10, R10, #1
0x1446	0xFA5FFA8A  UXTB	R10, R10
;Click_AnalogKey_KINETIS.c, 64 :: 		}
; cnt end address is: 40 (R10)
0x144A	0xE7EC    B	L_applicationTask0
L_applicationTask1:
;Click_AnalogKey_KINETIS.c, 65 :: 		ADC_value = sumValue / 5;
0x144C	0x2005    MOVS	R0, #5
0x144E	0xFBB1F0F0  UDIV	R0, R1, R0
; sumValue end address is: 4 (R1)
;Click_AnalogKey_KINETIS.c, 66 :: 		isKey = analogkey_getKey(ADC_value);
0x1452	0xF7FFFE83  BL	_analogkey_getKey+0
; isKey start address is: 4 (R1)
0x1456	0xB2C1    UXTB	R1, R0
;Click_AnalogKey_KINETIS.c, 68 :: 		if(isKey != _ANALOGKEY_NO_TOUCH)
0x1458	0x2800    CMP	R0, __ANALOGKEY_NO_TOUCH
0x145A	0xD00F    BEQ	L_applicationTask3
;Click_AnalogKey_KINETIS.c, 70 :: 		IntToStr(isKey, demoText);
0x145C	0xA802    ADD	R0, SP, #8
0x145E	0xF8AD1004  STRH	R1, [SP, #4]
0x1462	0x4601    MOV	R1, R0
0x1464	0xF9BD0004  LDRSH	R0, [SP, #4]
; isKey end address is: 4 (R1)
0x1468	0xF7FFFF5C  BL	_IntToStr+0
;Click_AnalogKey_KINETIS.c, 71 :: 		mikrobus_logWrite("Pressed the button : ", _LOG_TEXT);
0x146C	0x480B    LDR	R0, [PC, #44]
0x146E	0x2101    MOVS	R1, #1
0x1470	0xF7FFFF90  BL	_mikrobus_logWrite+0
;Click_AnalogKey_KINETIS.c, 72 :: 		mikrobus_logWrite(demoText, _LOG_LINE);
0x1474	0xA802    ADD	R0, SP, #8
0x1476	0x2102    MOVS	R1, #2
0x1478	0xF7FFFF8C  BL	_mikrobus_logWrite+0
;Click_AnalogKey_KINETIS.c, 73 :: 		}
L_applicationTask3:
;Click_AnalogKey_KINETIS.c, 74 :: 		Delay_ms( 300 );
0x147C	0xF64127FE  MOVW	R7, #6910
0x1480	0xF2C007B7  MOVT	R7, #183
0x1484	0xBF00    NOP
0x1486	0xBF00    NOP
L_applicationTask4:
0x1488	0x1E7F    SUBS	R7, R7, #1
0x148A	0xD1FD    BNE	L_applicationTask4
0x148C	0xBF00    NOP
0x148E	0xBF00    NOP
0x1490	0xBF00    NOP
;Click_AnalogKey_KINETIS.c, 75 :: 		}
L_end_applicationTask:
0x1492	0xF8DDE000  LDR	LR, [SP, #0]
0x1496	0xB00F    ADD	SP, SP, #60
0x1498	0x4770    BX	LR
0x149A	0xBF00    NOP
0x149C	0x00141FFF  	?lstr3_Click_AnalogKey_KINETIS+0
; end of _applicationTask
_analogkey_adcRead:
;click_analogkey_adc.h, 14 :: 		uint32_t analogkey_adcRead()
0x1310	0xB081    SUB	SP, SP, #4
0x1312	0xF8CDE000  STR	LR, [SP, #0]
;click_analogkey_adc.h, 18 :: 		adcData = ADC0_Read(12);
0x1316	0x200C    MOVS	R0, #12
0x1318	0xF7FFFDC0  BL	_ADC0_Read+0
;click_analogkey_adc.h, 19 :: 		return adcData;
;click_analogkey_adc.h, 20 :: 		}
L_end_analogkey_adcRead:
0x131C	0xF8DDE000  LDR	LR, [SP, #0]
0x1320	0xB001    ADD	SP, SP, #4
0x1322	0x4770    BX	LR
; end of _analogkey_adcRead
_ADC0_Read:
;__Lib_ADC_01_K64.c, 640 :: 		
; channel start address is: 0 (R0)
0x0E9C	0xB081    SUB	SP, SP, #4
0x0E9E	0xF8CDE000  STR	LR, [SP, #0]
0x0EA2	0xFA1FF980  UXTH	R9, R0
; channel end address is: 0 (R0)
; channel start address is: 36 (R9)
;__Lib_ADC_01_K64.c, 643 :: 		
0x0EA6	0xF000F903  BL	_ADC0_Init+0
;__Lib_ADC_01_K64.c, 644 :: 		
0x0EAA	0x2101    MOVS	R1, #1
0x0EAC	0xB209    SXTH	R1, R1
0x0EAE	0xFA01F109  LSL	R1, R1, R9
0x0EB2	0xB209    SXTH	R1, R1
; mask start address is: 0 (R0)
0x0EB4	0xB208    SXTH	R0, R1
;__Lib_ADC_01_K64.c, 645 :: 		
; mask end address is: 0 (R0)
0x0EB6	0xF000F857  BL	_ADC0_Set_Input_Channel+0
;__Lib_ADC_01_K64.c, 646 :: 		
0x0EBA	0xFA1FF089  UXTH	R0, R9
; channel end address is: 36 (R9)
0x0EBE	0xF7FFFF09  BL	_ADC0_Get_Sample+0
;__Lib_ADC_01_K64.c, 647 :: 		
L_end_ADC0_Read:
0x0EC2	0xF8DDE000  LDR	LR, [SP, #0]
0x0EC6	0xB001    ADD	SP, SP, #4
0x0EC8	0x4770    BX	LR
; end of _ADC0_Read
_ADC0_Get_Sample:
;__Lib_ADC_01_K64.c, 615 :: 		
; adc_chn start address is: 0 (R0)
0x0CD4	0xB081    SUB	SP, SP, #4
0x0CD6	0xF8CDE000  STR	LR, [SP, #0]
; adc_chn end address is: 0 (R0)
; adc_chn start address is: 0 (R0)
;__Lib_ADC_01_K64.c, 616 :: 		
0x0CDA	0xB2C1    UXTB	R1, R0
; adc_chn end address is: 0 (R0)
0x0CDC	0x4803    LDR	R0, [PC, #12]
0x0CDE	0xF7FFFEE3  BL	__Lib_ADC_01_K64_ADCx_Get_Sample+0
;__Lib_ADC_01_K64.c, 617 :: 		
L_end_ADC0_Get_Sample:
0x0CE2	0xF8DDE000  LDR	LR, [SP, #0]
0x0CE6	0xB001    ADD	SP, SP, #4
0x0CE8	0x4770    BX	LR
0x0CEA	0xBF00    NOP
0x0CEC	0xB0004003  	ADC0_SC1A+0
; end of _ADC0_Get_Sample
__Lib_ADC_01_K64_ADCx_Get_Sample:
;__Lib_ADC_01_K64.c, 452 :: 		
; adc_chn start address is: 4 (R1)
; base start address is: 0 (R0)
0x0AA8	0xB082    SUB	SP, SP, #8
0x0AAA	0xF8CDE000  STR	LR, [SP, #0]
0x0AAE	0x4606    MOV	R6, R0
; adc_chn end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 24 (R6)
; adc_chn start address is: 4 (R1)
;__Lib_ADC_01_K64.c, 454 :: 		
;__Lib_ADC_01_K64.c, 458 :: 		
0x0AB0	0xF88D1004  STRB	R1, [SP, #4]
; adc_chn end address is: 4 (R1)
;__Lib_ADC_01_K64.c, 459 :: 		
0x0AB4	0x2200    MOVS	R2, #0
0x0AB6	0xF88D2006  STRB	R2, [SP, #6]
;__Lib_ADC_01_K64.c, 460 :: 		
0x0ABA	0x2200    MOVS	R2, #0
0x0ABC	0xF88D2005  STRB	R2, [SP, #5]
;__Lib_ADC_01_K64.c, 463 :: 		
0x0AC0	0xAA01    ADD	R2, SP, #4
0x0AC2	0x2100    MOVS	R1, #0
0x0AC4	0x4630    MOV	R0, R6
0x0AC6	0xF7FFFEDF  BL	__Lib_ADC_01_K64_ADC16_DRV_ConfigConvChn+0
;__Lib_ADC_01_K64.c, 466 :: 		
0x0ACA	0x2100    MOVS	R1, #0
0x0ACC	0x4630    MOV	R0, R6
0x0ACE	0xF7FFFECB  BL	__Lib_ADC_01_K64_ADC16_DRV_WaitConvDone+0
;__Lib_ADC_01_K64.c, 469 :: 		
0x0AD2	0x2100    MOVS	R1, #0
0x0AD4	0x4630    MOV	R0, R6
0x0AD6	0xF7FFFF8F  BL	__Lib_ADC_01_K64_ADC16_DRV_GetConvValueSigned+0
; adcValue start address is: 28 (R7)
0x0ADA	0xB287    UXTH	R7, R0
;__Lib_ADC_01_K64.c, 472 :: 		
0x0ADC	0x2100    MOVS	R1, #0
0x0ADE	0x4630    MOV	R0, R6
; base end address is: 24 (R6)
0x0AE0	0xF7FFFDF2  BL	__Lib_ADC_01_K64_ADC16_DRV_PauseConv+0
;__Lib_ADC_01_K64.c, 473 :: 		
0x0AE4	0xB2B8    UXTH	R0, R7
; adcValue end address is: 28 (R7)
;__Lib_ADC_01_K64.c, 474 :: 		
L_end_ADCx_Get_Sample:
0x0AE6	0xF8DDE000  LDR	LR, [SP, #0]
0x0AEA	0xB002    ADD	SP, SP, #8
0x0AEC	0x4770    BX	LR
; end of __Lib_ADC_01_K64_ADCx_Get_Sample
__Lib_ADC_01_K64_ADC16_DRV_ConfigConvChn:
;__Lib_ADC_01_K64.c, 366 :: 		
; configPtr start address is: 8 (R2)
; chnGroup start address is: 4 (R1)
; base start address is: 0 (R0)
0x0888	0xB081    SUB	SP, SP, #4
0x088A	0xF8CDE000  STR	LR, [SP, #0]
; configPtr end address is: 8 (R2)
; chnGroup end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; chnGroup start address is: 4 (R1)
; configPtr start address is: 8 (R2)
;__Lib_ADC_01_K64.c, 368 :: 		
0x088E	0xB90A    CBNZ	R2, L___Lib_ADC_01_K64_ADC16_DRV_ConfigConvChn13
; base end address is: 0 (R0)
; chnGroup end address is: 4 (R1)
; configPtr end address is: 8 (R2)
;__Lib_ADC_01_K64.c, 370 :: 		
0x0890	0x2001    MOVS	R0, #1
0x0892	0xE002    B	L_end_ADC16_DRV_ConfigConvChn
;__Lib_ADC_01_K64.c, 371 :: 		
L___Lib_ADC_01_K64_ADC16_DRV_ConfigConvChn13:
;__Lib_ADC_01_K64.c, 373 :: 		
; configPtr start address is: 8 (R2)
; chnGroup start address is: 4 (R1)
; base start address is: 0 (R0)
; configPtr end address is: 8 (R2)
; chnGroup end address is: 4 (R1)
; base end address is: 0 (R0)
0x0894	0xF7FFFEAA  BL	__Lib_ADC_01_K64_ADC16_HAL_ConfigChn+0
;__Lib_ADC_01_K64.c, 375 :: 		
0x0898	0x2000    MOVS	R0, #0
;__Lib_ADC_01_K64.c, 376 :: 		
L_end_ADC16_DRV_ConfigConvChn:
0x089A	0xF8DDE000  LDR	LR, [SP, #0]
0x089E	0xB001    ADD	SP, SP, #4
0x08A0	0x4770    BX	LR
; end of __Lib_ADC_01_K64_ADC16_DRV_ConfigConvChn
__Lib_ADC_01_K64_ADC16_HAL_ConfigChn:
;__Lib_ADC_01_K64.c, 331 :: 		
; configPtr start address is: 8 (R2)
; chnGroup start address is: 4 (R1)
; base start address is: 0 (R0)
0x05EC	0xB081    SUB	SP, SP, #4
; configPtr end address is: 8 (R2)
; chnGroup end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; chnGroup start address is: 4 (R1)
; configPtr start address is: 8 (R2)
;__Lib_ADC_01_K64.c, 333 :: 		
; tmp start address is: 16 (R4)
0x05EE	0xF2400400  MOVW	R4, #0
;__Lib_ADC_01_K64.c, 336 :: 		
0x05F2	0x1C53    ADDS	R3, R2, #1
0x05F4	0x781B    LDRB	R3, [R3, #0]
0x05F6	0xB11B    CBZ	R3, L___Lib_ADC_01_K64_ADC16_HAL_ConfigChn63
;__Lib_ADC_01_K64.c, 338 :: 		
0x05F8	0xF0440440  ORR	R4, R4, #64
0x05FC	0xB2A4    UXTH	R4, R4
; tmp end address is: 16 (R4)
;__Lib_ADC_01_K64.c, 339 :: 		
0x05FE	0xE7FF    B	L___Lib_ADC_01_K64_ADC16_HAL_ConfigChn11
L___Lib_ADC_01_K64_ADC16_HAL_ConfigChn63:
;__Lib_ADC_01_K64.c, 336 :: 		
;__Lib_ADC_01_K64.c, 339 :: 		
L___Lib_ADC_01_K64_ADC16_HAL_ConfigChn11:
;__Lib_ADC_01_K64.c, 342 :: 		
; tmp start address is: 16 (R4)
0x0600	0x1C93    ADDS	R3, R2, #2
0x0602	0x781B    LDRB	R3, [R3, #0]
0x0604	0xB11B    CBZ	R3, L___Lib_ADC_01_K64_ADC16_HAL_ConfigChn64
;__Lib_ADC_01_K64.c, 344 :: 		
0x0606	0xF0440520  ORR	R5, R4, #32
0x060A	0xB2AD    UXTH	R5, R5
; tmp end address is: 16 (R4)
; tmp start address is: 20 (R5)
; tmp end address is: 20 (R5)
;__Lib_ADC_01_K64.c, 345 :: 		
0x060C	0xE000    B	L___Lib_ADC_01_K64_ADC16_HAL_ConfigChn12
L___Lib_ADC_01_K64_ADC16_HAL_ConfigChn64:
;__Lib_ADC_01_K64.c, 342 :: 		
0x060E	0xB2A5    UXTH	R5, R4
;__Lib_ADC_01_K64.c, 345 :: 		
L___Lib_ADC_01_K64_ADC16_HAL_ConfigChn12:
;__Lib_ADC_01_K64.c, 348 :: 		
; tmp start address is: 20 (R5)
0x0610	0x7813    LDRB	R3, [R2, #0]
; configPtr end address is: 8 (R2)
0x0612	0xF003031F  AND	R3, R3, #31
0x0616	0xB2DB    UXTB	R3, R3
0x0618	0xEA450403  ORR	R4, R5, R3, LSL #0
0x061C	0xB2A4    UXTH	R4, R4
; tmp end address is: 20 (R5)
;__Lib_ADC_01_K64.c, 351 :: 		
0x061E	0x008B    LSLS	R3, R1, #2
; chnGroup end address is: 4 (R1)
0x0620	0x18C3    ADDS	R3, R0, R3
; base end address is: 0 (R0)
0x0622	0x601C    STR	R4, [R3, #0]
;__Lib_ADC_01_K64.c, 355 :: 		
L_end_ADC16_HAL_ConfigChn:
0x0624	0xB001    ADD	SP, SP, #4
0x0626	0x4770    BX	LR
; end of __Lib_ADC_01_K64_ADC16_HAL_ConfigChn
__Lib_ADC_01_K64_ADC16_DRV_WaitConvDone:
;__Lib_ADC_01_K64.c, 389 :: 		
; chnGroup start address is: 4 (R1)
; base start address is: 0 (R0)
0x0868	0xB081    SUB	SP, SP, #4
; chnGroup end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; chnGroup start address is: 4 (R1)
0x086A	0xF8AD1000  STRH	R1, [SP, #0]
; base end address is: 0 (R0)
; chnGroup end address is: 4 (R1)
0x086E	0x4601    MOV	R1, R0
0x0870	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_ADC_01_K64.c, 391 :: 		
L___Lib_ADC_01_K64_ADC16_DRV_WaitConvDone14:
; chnGroup start address is: 0 (R0)
; base start address is: 4 (R1)
0x0874	0x0082    LSLS	R2, R0, #2
0x0876	0x188A    ADDS	R2, R1, R2
0x0878	0x6813    LDR	R3, [R2, #0]
0x087A	0xF3C312C0  UBFX	R2, R3, #7, #1
0x087E	0xB902    CBNZ	R2, L___Lib_ADC_01_K64_ADC16_DRV_WaitConvDone15
;__Lib_ADC_01_K64.c, 392 :: 		
; chnGroup end address is: 0 (R0)
; base end address is: 4 (R1)
0x0880	0xE7F8    B	L___Lib_ADC_01_K64_ADC16_DRV_WaitConvDone14
L___Lib_ADC_01_K64_ADC16_DRV_WaitConvDone15:
;__Lib_ADC_01_K64.c, 393 :: 		
L_end_ADC16_DRV_WaitConvDone:
0x0882	0xB001    ADD	SP, SP, #4
0x0884	0x4770    BX	LR
; end of __Lib_ADC_01_K64_ADC16_DRV_WaitConvDone
__Lib_ADC_01_K64_ADC16_DRV_GetConvValueSigned:
;__Lib_ADC_01_K64.c, 433 :: 		
; chnGroup start address is: 4 (R1)
; base start address is: 0 (R0)
0x09F8	0xB081    SUB	SP, SP, #4
0x09FA	0xF8CDE000  STR	LR, [SP, #0]
; chnGroup end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; chnGroup start address is: 4 (R1)
;__Lib_ADC_01_K64.c, 435 :: 		
; chnGroup end address is: 4 (R1)
; base end address is: 0 (R0)
0x09FE	0xF7FFFE13  BL	__Lib_ADC_01_K64_ADC16_DRV_GetConvValueRAW+0
0x0A02	0xB200    SXTH	R0, R0
;__Lib_ADC_01_K64.c, 436 :: 		
L_end_ADC16_DRV_GetConvValueSigned:
0x0A04	0xF8DDE000  LDR	LR, [SP, #0]
0x0A08	0xB001    ADD	SP, SP, #4
0x0A0A	0x4770    BX	LR
; end of __Lib_ADC_01_K64_ADC16_DRV_GetConvValueSigned
__Lib_ADC_01_K64_ADC16_DRV_GetConvValueRAW:
;__Lib_ADC_01_K64.c, 401 :: 		
; chnGroup start address is: 4 (R1)
; base start address is: 0 (R0)
0x0628	0xB081    SUB	SP, SP, #4
; chnGroup end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; chnGroup start address is: 4 (R1)
;__Lib_ADC_01_K64.c, 403 :: 		
0x062A	0xF2000310  ADDW	R3, R0, #16
; base end address is: 0 (R0)
0x062E	0x008A    LSLS	R2, R1, #2
; chnGroup end address is: 4 (R1)
0x0630	0x189A    ADDS	R2, R3, R2
0x0632	0x6812    LDR	R2, [R2, #0]
0x0634	0xB290    UXTH	R0, R2
;__Lib_ADC_01_K64.c, 404 :: 		
L_end_ADC16_DRV_GetConvValueRAW:
0x0636	0xB001    ADD	SP, SP, #4
0x0638	0x4770    BX	LR
; end of __Lib_ADC_01_K64_ADC16_DRV_GetConvValueRAW
__Lib_ADC_01_K64_ADC16_DRV_PauseConv:
;__Lib_ADC_01_K64.c, 412 :: 		
; chnGroup start address is: 4 (R1)
; base start address is: 0 (R0)
0x06C8	0xB082    SUB	SP, SP, #8
0x06CA	0xF8CDE000  STR	LR, [SP, #0]
; chnGroup end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; chnGroup start address is: 4 (R1)
;__Lib_ADC_01_K64.c, 416 :: 		
0x06CE	0x221F    MOVS	R2, #31
0x06D0	0xF88D2004  STRB	R2, [SP, #4]
;__Lib_ADC_01_K64.c, 417 :: 		
0x06D4	0x2200    MOVS	R2, #0
0x06D6	0xF88D2005  STRB	R2, [SP, #5]
;__Lib_ADC_01_K64.c, 418 :: 		
0x06DA	0x2200    MOVS	R2, #0
0x06DC	0xF88D2006  STRB	R2, [SP, #6]
;__Lib_ADC_01_K64.c, 419 :: 		
0x06E0	0xAA01    ADD	R2, SP, #4
; chnGroup end address is: 4 (R1)
; base end address is: 0 (R0)
0x06E2	0xF000F8D1  BL	__Lib_ADC_01_K64_ADC16_DRV_ConfigConvChn+0
;__Lib_ADC_01_K64.c, 420 :: 		
L_end_ADC16_DRV_PauseConv:
0x06E6	0xF8DDE000  LDR	LR, [SP, #0]
0x06EA	0xB002    ADD	SP, SP, #8
0x06EC	0x4770    BX	LR
; end of __Lib_ADC_01_K64_ADC16_DRV_PauseConv
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x10FC	0xF641277E  MOVW	R7, #6782
0x1100	0xF2C00706  MOVT	R7, #6
0x1104	0xBF00    NOP
0x1106	0xBF00    NOP
L_Delay_10ms22:
0x1108	0x1E7F    SUBS	R7, R7, #1
0x110A	0xD1FD    BNE	L_Delay_10ms22
0x110C	0xBF00    NOP
0x110E	0xBF00    NOP
0x1110	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x1112	0x4770    BX	LR
; end of _Delay_10ms
_analogkey_getKey:
;__analogkey_driver.c, 85 :: 		uint8_t analogkey_getKey(uint16_t adcValue)
; adcValue start address is: 0 (R0)
; adcValue end address is: 0 (R0)
; adcValue start address is: 0 (R0)
;__analogkey_driver.c, 87 :: 		if(adcValue >= (_maxADC/6 - _prec) && adcValue <= (_maxADC/6 + _prec))
0x115C	0x4954    LDR	R1, [PC, #336]
0x115E	0x880A    LDRH	R2, [R1, #0]
0x1160	0x2106    MOVS	R1, #6
0x1162	0xFBB2F2F1  UDIV	R2, R2, R1
0x1166	0xB292    UXTH	R2, R2
0x1168	0x4952    LDR	R1, [PC, #328]
0x116A	0x7809    LDRB	R1, [R1, #0]
0x116C	0x1A51    SUB	R1, R2, R1
0x116E	0xB289    UXTH	R1, R1
0x1170	0x4288    CMP	R0, R1
0x1172	0xD30D    BCC	L__analogkey_getKey32
0x1174	0x494E    LDR	R1, [PC, #312]
0x1176	0x880A    LDRH	R2, [R1, #0]
0x1178	0x2106    MOVS	R1, #6
0x117A	0xFBB2F2F1  UDIV	R2, R2, R1
0x117E	0xB292    UXTH	R2, R2
0x1180	0x494C    LDR	R1, [PC, #304]
0x1182	0x7809    LDRB	R1, [R1, #0]
0x1184	0x1851    ADDS	R1, R2, R1
0x1186	0xB289    UXTH	R1, R1
0x1188	0x4288    CMP	R0, R1
0x118A	0xD801    BHI	L__analogkey_getKey31
; adcValue end address is: 0 (R0)
L__analogkey_getKey30:
;__analogkey_driver.c, 89 :: 		return _ANALOGKEY_TOUCH_KEY_6;
0x118C	0x2006    MOVS	R0, #6
0x118E	0xE08E    B	L_end_analogkey_getKey
;__analogkey_driver.c, 87 :: 		if(adcValue >= (_maxADC/6 - _prec) && adcValue <= (_maxADC/6 + _prec))
L__analogkey_getKey32:
; adcValue start address is: 0 (R0)
L__analogkey_getKey31:
;__analogkey_driver.c, 91 :: 		else if(adcValue >= (_maxADC/6 * 2 - _prec) && adcValue <= (_maxADC/6 * 2 + _prec))
0x1190	0x4947    LDR	R1, [PC, #284]
0x1192	0x880A    LDRH	R2, [R1, #0]
0x1194	0x2106    MOVS	R1, #6
0x1196	0xFBB2F1F1  UDIV	R1, R2, R1
0x119A	0xB289    UXTH	R1, R1
0x119C	0x004A    LSLS	R2, R1, #1
0x119E	0xB292    UXTH	R2, R2
0x11A0	0x4944    LDR	R1, [PC, #272]
0x11A2	0x7809    LDRB	R1, [R1, #0]
0x11A4	0x1A51    SUB	R1, R2, R1
0x11A6	0xB289    UXTH	R1, R1
0x11A8	0x4288    CMP	R0, R1
0x11AA	0xD30F    BCC	L__analogkey_getKey34
0x11AC	0x4940    LDR	R1, [PC, #256]
0x11AE	0x880A    LDRH	R2, [R1, #0]
0x11B0	0x2106    MOVS	R1, #6
0x11B2	0xFBB2F1F1  UDIV	R1, R2, R1
0x11B6	0xB289    UXTH	R1, R1
0x11B8	0x004A    LSLS	R2, R1, #1
0x11BA	0xB292    UXTH	R2, R2
0x11BC	0x493D    LDR	R1, [PC, #244]
0x11BE	0x7809    LDRB	R1, [R1, #0]
0x11C0	0x1851    ADDS	R1, R2, R1
0x11C2	0xB289    UXTH	R1, R1
0x11C4	0x4288    CMP	R0, R1
0x11C6	0xD801    BHI	L__analogkey_getKey33
; adcValue end address is: 0 (R0)
L__analogkey_getKey29:
;__analogkey_driver.c, 93 :: 		return _ANALOGKEY_TOUCH_KEY_5;
0x11C8	0x2005    MOVS	R0, #5
0x11CA	0xE070    B	L_end_analogkey_getKey
;__analogkey_driver.c, 91 :: 		else if(adcValue >= (_maxADC/6 * 2 - _prec) && adcValue <= (_maxADC/6 * 2 + _prec))
L__analogkey_getKey34:
; adcValue start address is: 0 (R0)
L__analogkey_getKey33:
;__analogkey_driver.c, 95 :: 		else if(adcValue >= (_maxADC/6 * 3 - _prec) && adcValue <= (_maxADC/6 * 3 + _prec))
0x11CC	0x4938    LDR	R1, [PC, #224]
0x11CE	0x880A    LDRH	R2, [R1, #0]
0x11D0	0x2106    MOVS	R1, #6
0x11D2	0xFBB2F2F1  UDIV	R2, R2, R1
0x11D6	0xB292    UXTH	R2, R2
0x11D8	0x2103    MOVS	R1, #3
0x11DA	0x434A    MULS	R2, R1, R2
0x11DC	0xB292    UXTH	R2, R2
0x11DE	0x4935    LDR	R1, [PC, #212]
0x11E0	0x7809    LDRB	R1, [R1, #0]
0x11E2	0x1A51    SUB	R1, R2, R1
0x11E4	0xB289    UXTH	R1, R1
0x11E6	0x4288    CMP	R0, R1
0x11E8	0xD310    BCC	L__analogkey_getKey36
0x11EA	0x4931    LDR	R1, [PC, #196]
0x11EC	0x880A    LDRH	R2, [R1, #0]
0x11EE	0x2106    MOVS	R1, #6
0x11F0	0xFBB2F2F1  UDIV	R2, R2, R1
0x11F4	0xB292    UXTH	R2, R2
0x11F6	0x2103    MOVS	R1, #3
0x11F8	0x434A    MULS	R2, R1, R2
0x11FA	0xB292    UXTH	R2, R2
0x11FC	0x492D    LDR	R1, [PC, #180]
0x11FE	0x7809    LDRB	R1, [R1, #0]
0x1200	0x1851    ADDS	R1, R2, R1
0x1202	0xB289    UXTH	R1, R1
0x1204	0x4288    CMP	R0, R1
0x1206	0xD801    BHI	L__analogkey_getKey35
; adcValue end address is: 0 (R0)
L__analogkey_getKey28:
;__analogkey_driver.c, 97 :: 		return _ANALOGKEY_TOUCH_KEY_4;
0x1208	0x2004    MOVS	R0, #4
0x120A	0xE050    B	L_end_analogkey_getKey
;__analogkey_driver.c, 95 :: 		else if(adcValue >= (_maxADC/6 * 3 - _prec) && adcValue <= (_maxADC/6 * 3 + _prec))
L__analogkey_getKey36:
; adcValue start address is: 0 (R0)
L__analogkey_getKey35:
;__analogkey_driver.c, 99 :: 		else if(adcValue >= (_maxADC/6 * 4 - _prec) && adcValue <= (_maxADC/6 * 4 + _prec))
0x120C	0x4928    LDR	R1, [PC, #160]
0x120E	0x880A    LDRH	R2, [R1, #0]
0x1210	0x2106    MOVS	R1, #6
0x1212	0xFBB2F1F1  UDIV	R1, R2, R1
0x1216	0xB289    UXTH	R1, R1
0x1218	0x008A    LSLS	R2, R1, #2
0x121A	0xB292    UXTH	R2, R2
0x121C	0x4925    LDR	R1, [PC, #148]
0x121E	0x7809    LDRB	R1, [R1, #0]
0x1220	0x1A51    SUB	R1, R2, R1
0x1222	0xB289    UXTH	R1, R1
0x1224	0x4288    CMP	R0, R1
0x1226	0xD30F    BCC	L__analogkey_getKey38
0x1228	0x4921    LDR	R1, [PC, #132]
0x122A	0x880A    LDRH	R2, [R1, #0]
0x122C	0x2106    MOVS	R1, #6
0x122E	0xFBB2F1F1  UDIV	R1, R2, R1
0x1232	0xB289    UXTH	R1, R1
0x1234	0x008A    LSLS	R2, R1, #2
0x1236	0xB292    UXTH	R2, R2
0x1238	0x491E    LDR	R1, [PC, #120]
0x123A	0x7809    LDRB	R1, [R1, #0]
0x123C	0x1851    ADDS	R1, R2, R1
0x123E	0xB289    UXTH	R1, R1
0x1240	0x4288    CMP	R0, R1
0x1242	0xD801    BHI	L__analogkey_getKey37
; adcValue end address is: 0 (R0)
L__analogkey_getKey27:
;__analogkey_driver.c, 101 :: 		return _ANALOGKEY_TOUCH_KEY_3;
0x1244	0x2003    MOVS	R0, #3
0x1246	0xE032    B	L_end_analogkey_getKey
;__analogkey_driver.c, 99 :: 		else if(adcValue >= (_maxADC/6 * 4 - _prec) && adcValue <= (_maxADC/6 * 4 + _prec))
L__analogkey_getKey38:
; adcValue start address is: 0 (R0)
L__analogkey_getKey37:
;__analogkey_driver.c, 103 :: 		else if(adcValue >= (_maxADC/6 * 5 - _prec) && adcValue <= (_maxADC/6 * 5 + _prec))
0x1248	0x4919    LDR	R1, [PC, #100]
0x124A	0x880A    LDRH	R2, [R1, #0]
0x124C	0x2106    MOVS	R1, #6
0x124E	0xFBB2F2F1  UDIV	R2, R2, R1
0x1252	0xB292    UXTH	R2, R2
0x1254	0x2105    MOVS	R1, #5
0x1256	0x434A    MULS	R2, R1, R2
0x1258	0xB292    UXTH	R2, R2
0x125A	0x4916    LDR	R1, [PC, #88]
0x125C	0x7809    LDRB	R1, [R1, #0]
0x125E	0x1A51    SUB	R1, R2, R1
0x1260	0xB289    UXTH	R1, R1
0x1262	0x4288    CMP	R0, R1
0x1264	0xD310    BCC	L__analogkey_getKey40
0x1266	0x4912    LDR	R1, [PC, #72]
0x1268	0x880A    LDRH	R2, [R1, #0]
0x126A	0x2106    MOVS	R1, #6
0x126C	0xFBB2F2F1  UDIV	R2, R2, R1
0x1270	0xB292    UXTH	R2, R2
0x1272	0x2105    MOVS	R1, #5
0x1274	0x434A    MULS	R2, R1, R2
0x1276	0xB292    UXTH	R2, R2
0x1278	0x490E    LDR	R1, [PC, #56]
0x127A	0x7809    LDRB	R1, [R1, #0]
0x127C	0x1851    ADDS	R1, R2, R1
0x127E	0xB289    UXTH	R1, R1
0x1280	0x4288    CMP	R0, R1
0x1282	0xD801    BHI	L__analogkey_getKey39
; adcValue end address is: 0 (R0)
L__analogkey_getKey26:
;__analogkey_driver.c, 105 :: 		return _ANALOGKEY_TOUCH_KEY_2;
0x1284	0x2002    MOVS	R0, #2
0x1286	0xE012    B	L_end_analogkey_getKey
;__analogkey_driver.c, 103 :: 		else if(adcValue >= (_maxADC/6 * 5 - _prec) && adcValue <= (_maxADC/6 * 5 + _prec))
L__analogkey_getKey40:
; adcValue start address is: 0 (R0)
L__analogkey_getKey39:
;__analogkey_driver.c, 107 :: 		else if(adcValue >= (_maxADC - _prec) && adcValue <= (_maxADC + _prec))
0x1288	0x490A    LDR	R1, [PC, #40]
0x128A	0x780A    LDRB	R2, [R1, #0]
0x128C	0x4908    LDR	R1, [PC, #32]
0x128E	0x8809    LDRH	R1, [R1, #0]
0x1290	0x1A89    SUB	R1, R1, R2
0x1292	0xB289    UXTH	R1, R1
0x1294	0x4288    CMP	R0, R1
0x1296	0xD309    BCC	L__analogkey_getKey42
0x1298	0x4906    LDR	R1, [PC, #24]
0x129A	0x780A    LDRB	R2, [R1, #0]
0x129C	0x4904    LDR	R1, [PC, #16]
0x129E	0x8809    LDRH	R1, [R1, #0]
0x12A0	0x1889    ADDS	R1, R1, R2
0x12A2	0xB289    UXTH	R1, R1
0x12A4	0x4288    CMP	R0, R1
0x12A6	0xD801    BHI	L__analogkey_getKey41
; adcValue end address is: 0 (R0)
L__analogkey_getKey25:
;__analogkey_driver.c, 109 :: 		return _ANALOGKEY_TOUCH_KEY_1;
0x12A8	0x2001    MOVS	R0, #1
0x12AA	0xE000    B	L_end_analogkey_getKey
;__analogkey_driver.c, 107 :: 		else if(adcValue >= (_maxADC - _prec) && adcValue <= (_maxADC + _prec))
L__analogkey_getKey42:
L__analogkey_getKey41:
;__analogkey_driver.c, 111 :: 		return _ANALOGKEY_NO_TOUCH;
0x12AC	0x2000    MOVS	R0, #0
;__analogkey_driver.c, 112 :: 		}
L_end_analogkey_getKey:
0x12AE	0x4770    BX	LR
0x12B0	0x003E1FFF  	__analogkey_driver__maxADC+0
0x12B4	0x00401FFF  	__analogkey_driver__prec+0
; end of _analogkey_getKey
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x1324	0xB081    SUB	SP, SP, #4
0x1326	0xF8CDE000  STR	LR, [SP, #0]
0x132A	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x132C	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x132E	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x1330	0x2800    CMP	R0, #0
0x1332	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x1334	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x1336	0x4240    RSBS	R0, R0, #0
0x1338	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x133A	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x133C	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x133E	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		
0x1340	0xB298    UXTH	R0, R3
0x1342	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x1344	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x1346	0xF7FFFDE7  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x134A	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x134C	0x4634    MOV	R4, R6
0x134E	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x1350	0x2900    CMP	R1, #0
0x1352	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x1354	0x1863    ADDS	R3, R4, R1
0x1356	0x1E4A    SUBS	R2, R1, #1
0x1358	0xB292    UXTH	R2, R2
0x135A	0x18A2    ADDS	R2, R4, R2
0x135C	0x7812    LDRB	R2, [R2, #0]
0x135E	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x1360	0x1E49    SUBS	R1, R1, #1
0x1362	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x1364	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x1366	0x2220    MOVS	R2, #32
0x1368	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x136A	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x136C	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x136E	0xB281    UXTH	R1, R0
0x1370	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x1372	0x1842    ADDS	R2, R0, R1
0x1374	0x7812    LDRB	R2, [R2, #0]
0x1376	0x2A20    CMP	R2, #32
0x1378	0xD102    BNE	L_IntToStr42
0x137A	0x1C49    ADDS	R1, R1, #1
0x137C	0xB289    UXTH	R1, R1
0x137E	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x1380	0x1E4A    SUBS	R2, R1, #1
0x1382	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x1384	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x1386	0x222D    MOVS	R2, #45
0x1388	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x138A	0xF8DDE000  LDR	LR, [SP, #0]
0x138E	0xB001    ADD	SP, SP, #4
0x1390	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x0F18	0xB081    SUB	SP, SP, #4
0x0F1A	0x460A    MOV	R2, R1
0x0F1C	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x0F1E	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x0F20	0xB28D    UXTH	R5, R1
0x0F22	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x0F24	0x2805    CMP	R0, #5
0x0F26	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x0F28	0x180B    ADDS	R3, R1, R0
0x0F2A	0x2220    MOVS	R2, #32
0x0F2C	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x0F2E	0x1C40    ADDS	R0, R0, #1
0x0F30	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x0F32	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x0F34	0x180B    ADDS	R3, R1, R0
0x0F36	0x2200    MOVS	R2, #0
0x0F38	0x701A    STRB	R2, [R3, #0]
0x0F3A	0x1E40    SUBS	R0, R0, #1
0x0F3C	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0F3E	0x180C    ADDS	R4, R1, R0
0x0F40	0x230A    MOVS	R3, #10
0x0F42	0xFBB5F2F3  UDIV	R2, R5, R3
0x0F46	0xFB035212  MLS	R2, R3, R2, R5
0x0F4A	0xB292    UXTH	R2, R2
0x0F4C	0x3230    ADDS	R2, #48
0x0F4E	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x0F50	0x220A    MOVS	R2, #10
0x0F52	0xFBB5F2F2  UDIV	R2, R5, R2
0x0F56	0xB292    UXTH	R2, R2
0x0F58	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x0F5A	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x0F5C	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0F5E	0x1E40    SUBS	R0, R0, #1
0x0F60	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x0F62	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x0F64	0xB001    ADD	SP, SP, #4
0x0F66	0x4770    BX	LR
; end of _WordToStr
__Lib_System_InitialSetUpRCCRCC2:
;__Lib_System.c, 1013 :: 		
0x15A0	0xB090    SUB	SP, SP, #64
;__Lib_System.c, 1020 :: 		
0x15A2	0xB672    CPSID	i
;__Lib_System.c, 1022 :: 		
0x15A4	0x4897    LDR	R0, [PC, #604]
0x15A6	0x9001    STR	R0, [SP, #4]
;__Lib_System.c, 1023 :: 		
0x15A8	0x4897    LDR	R0, [PC, #604]
0x15AA	0x9002    STR	R0, [SP, #8]
;__Lib_System.c, 1024 :: 		
0x15AC	0x4897    LDR	R0, [PC, #604]
0x15AE	0x9003    STR	R0, [SP, #12]
;__Lib_System.c, 1025 :: 		
0x15B0	0x4897    LDR	R0, [PC, #604]
0x15B2	0x9004    STR	R0, [SP, #16]
;__Lib_System.c, 1026 :: 		
0x15B4	0x4897    LDR	R0, [PC, #604]
0x15B6	0x9005    STR	R0, [SP, #20]
;__Lib_System.c, 1027 :: 		
0x15B8	0x4897    LDR	R0, [PC, #604]
0x15BA	0x9006    STR	R0, [SP, #24]
;__Lib_System.c, 1028 :: 		
0x15BC	0x4897    LDR	R0, [PC, #604]
0x15BE	0x9007    STR	R0, [SP, #28]
;__Lib_System.c, 1029 :: 		
0x15C0	0x4897    LDR	R0, [PC, #604]
0x15C2	0x9008    STR	R0, [SP, #32]
;__Lib_System.c, 1030 :: 		
0x15C4	0x4897    LDR	R0, [PC, #604]
0x15C6	0x9009    STR	R0, [SP, #36]
;__Lib_System.c, 1031 :: 		
0x15C8	0x4897    LDR	R0, [PC, #604]
0x15CA	0x900A    STR	R0, [SP, #40]
;__Lib_System.c, 1032 :: 		
0x15CC	0x4897    LDR	R0, [PC, #604]
0x15CE	0x900B    STR	R0, [SP, #44]
;__Lib_System.c, 1033 :: 		
0x15D0	0x4897    LDR	R0, [PC, #604]
0x15D2	0x900C    STR	R0, [SP, #48]
;__Lib_System.c, 1034 :: 		
; ulWDOG_STCTRLH start address is: 4 (R1)
0x15D4	0x4997    LDR	R1, [PC, #604]
;__Lib_System.c, 1035 :: 		
0x15D6	0x4898    LDR	R0, [PC, #608]
0x15D8	0x900D    STR	R0, [SP, #52]
;__Lib_System.c, 1037 :: 		
0x15DA	0x4898    LDR	R0, [PC, #608]
0x15DC	0x900E    STR	R0, [SP, #56]
;__Lib_System.c, 1039 :: 		
0x15DE	0x980D    LDR	R0, [SP, #52]
0x15E0	0xF0000007  AND	R0, R0, #7
0x15E4	0x900F    STR	R0, [SP, #60]
;__Lib_System.c, 1042 :: 		
0x15E6	0xF0010001  AND	R0, R1, #1
; ulWDOG_STCTRLH end address is: 4 (R1)
0x15EA	0xB950    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC232
;__Lib_System.c, 1045 :: 		
0x15EC	0xF24C5020  MOVW	R0, #50464
0x15F0	0x4993    LDR	R1, [PC, #588]
0x15F2	0x8008    STRH	R0, [R1, #0]
;__Lib_System.c, 1047 :: 		
0x15F4	0xF64D1028  MOVW	R0, #55592
0x15F8	0x8008    STRH	R0, [R1, #0]
;__Lib_System.c, 1054 :: 		
0x15FA	0xF24011D2  MOVW	R1, #466
0x15FE	0x4891    LDR	R0, [PC, #580]
0x1600	0x8001    STRH	R1, [R0, #0]
;__Lib_System.c, 1055 :: 		
L___Lib_System_InitialSetUpRCCRCC232:
;__Lib_System.c, 1059 :: 		
0x1602	0x4891    LDR	R0, [PC, #580]
0x1604	0x7800    LDRB	R0, [R0, #0]
0x1606	0xF0000001  AND	R0, R0, #1
0x160A	0xB150    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC233
;__Lib_System.c, 1061 :: 		
0x160C	0x488F    LDR	R0, [PC, #572]
0x160E	0x7800    LDRB	R0, [R0, #0]
0x1610	0xF0000008  AND	R0, R0, #8
0x1614	0xB120    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC234
;__Lib_System.c, 1063 :: 		
0x1616	0x498D    LDR	R1, [PC, #564]
0x1618	0x7808    LDRB	R0, [R1, #0]
0x161A	0xF0400008  ORR	R0, R0, #8
0x161E	0x7008    STRB	R0, [R1, #0]
;__Lib_System.c, 1064 :: 		
L___Lib_System_InitialSetUpRCCRCC234:
;__Lib_System.c, 1065 :: 		
0x1620	0xE021    B	L___Lib_System_InitialSetUpRCCRCC235
L___Lib_System_InitialSetUpRCCRCC233:
;__Lib_System.c, 1068 :: 		
0x1622	0x488B    LDR	R0, [PC, #556]
0x1624	0x6800    LDR	R0, [R0, #0]
0x1626	0xF0405100  ORR	R1, R0, #536870912
0x162A	0x4889    LDR	R0, [PC, #548]
0x162C	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1069 :: 		
0x162E	0x4889    LDR	R0, [PC, #548]
0x1630	0x6800    LDR	R0, [R0, #0]
0x1632	0xF4007080  AND	R0, R0, #256
0x1636	0xB9B0    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC236
;__Lib_System.c, 1071 :: 		
0x1638	0x4886    LDR	R0, [PC, #536]
0x163A	0x6801    LDR	R1, [R0, #0]
0x163C	0xF46F5070  MVN	R0, #15360
0x1640	0xEA010000  AND	R0, R1, R0, LSL #0
0x1644	0xF4407140  ORR	R1, R0, #768
0x1648	0x4882    LDR	R0, [PC, #520]
0x164A	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1072 :: 		
0x164C	0x4881    LDR	R0, [PC, #516]
0x164E	0x6800    LDR	R0, [R0, #0]
0x1650	0xF4407180  ORR	R1, R0, #256
0x1654	0x487F    LDR	R0, [PC, #508]
0x1656	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1073 :: 		
0x1658	0x487E    LDR	R0, [PC, #504]
0x165A	0x6801    LDR	R1, [R0, #0]
0x165C	0xF46F7000  MVN	R0, #512
0x1660	0x4001    ANDS	R1, R0
0x1662	0x487C    LDR	R0, [PC, #496]
0x1664	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1074 :: 		
L___Lib_System_InitialSetUpRCCRCC236:
;__Lib_System.c, 1075 :: 		
L___Lib_System_InitialSetUpRCCRCC235:
;__Lib_System.c, 1078 :: 		
0x1666	0x21AA    MOVS	R1, #170
0x1668	0x487B    LDR	R0, [PC, #492]
0x166A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1080 :: 		
0x166C	0x980D    LDR	R0, [SP, #52]
0x166E	0xF0000010  AND	R0, R0, #16
0x1672	0xB960    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC237
;__Lib_System.c, 1082 :: 		
0x1674	0x4879    LDR	R0, [PC, #484]
0x1676	0x7801    LDRB	R1, [R0, #0]
0x1678	0xF06F0060  MVN	R0, #96
0x167C	0x4001    ANDS	R1, R0
0x167E	0x4877    LDR	R0, [PC, #476]
0x1680	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1084 :: 		
L___Lib_System_InitialSetUpRCCRCC238:
0x1682	0x4877    LDR	R0, [PC, #476]
0x1684	0x7800    LDRB	R0, [R0, #0]
0x1686	0x2801    CMP	R0, #1
0x1688	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC239
0x168A	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC238
L___Lib_System_InitialSetUpRCCRCC239:
;__Lib_System.c, 1085 :: 		
0x168C	0xE01C    B	L___Lib_System_InitialSetUpRCCRCC240
L___Lib_System_InitialSetUpRCCRCC237:
0x168E	0x980D    LDR	R0, [SP, #52]
0x1690	0xF0000010  AND	R0, R0, #16
0x1694	0xB1C0    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC241
;__Lib_System.c, 1087 :: 		
0x1696	0x990E    LDR	R1, [SP, #56]
0x1698	0x4872    LDR	R0, [PC, #456]
0x169A	0x4281    CMP	R1, R0
0x169C	0xD908    BLS	L___Lib_System_InitialSetUpRCCRCC242
;__Lib_System.c, 1089 :: 		
0x169E	0x2160    MOVS	R1, #96
0x16A0	0x486E    LDR	R0, [PC, #440]
0x16A2	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1091 :: 		
L___Lib_System_InitialSetUpRCCRCC243:
0x16A4	0x486E    LDR	R0, [PC, #440]
0x16A6	0x7800    LDRB	R0, [R0, #0]
0x16A8	0x2880    CMP	R0, #128
0x16AA	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC244
0x16AC	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC243
L___Lib_System_InitialSetUpRCCRCC244:
;__Lib_System.c, 1092 :: 		
0x16AE	0xE00B    B	L___Lib_System_InitialSetUpRCCRCC245
L___Lib_System_InitialSetUpRCCRCC242:
;__Lib_System.c, 1093 :: 		
0x16B0	0x486A    LDR	R0, [PC, #424]
0x16B2	0x7801    LDRB	R1, [R0, #0]
0x16B4	0xF06F0060  MVN	R0, #96
0x16B8	0x4001    ANDS	R1, R0
0x16BA	0x4868    LDR	R0, [PC, #416]
0x16BC	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1094 :: 		
L___Lib_System_InitialSetUpRCCRCC246:
0x16BE	0x4868    LDR	R0, [PC, #416]
0x16C0	0x7800    LDRB	R0, [R0, #0]
0x16C2	0x2801    CMP	R0, #1
0x16C4	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC247
0x16C6	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC246
L___Lib_System_InitialSetUpRCCRCC247:
;__Lib_System.c, 1095 :: 		
L___Lib_System_InitialSetUpRCCRCC245:
;__Lib_System.c, 1096 :: 		
L___Lib_System_InitialSetUpRCCRCC241:
L___Lib_System_InitialSetUpRCCRCC240:
;__Lib_System.c, 1098 :: 		
0x16C8	0x9904    LDR	R1, [SP, #16]
0x16CA	0x4867    LDR	R0, [PC, #412]
0x16CC	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1100 :: 		
0x16CE	0x4867    LDR	R0, [PC, #412]
0x16D0	0x6801    LDR	R1, [R0, #0]
0x16D2	0xF46F2040  MVN	R0, #786432
0x16D6	0x4001    ANDS	R1, R0
0x16D8	0x9802    LDR	R0, [SP, #8]
0x16DA	0xF4002040  AND	R0, R0, #786432
0x16DE	0x4301    ORRS	R1, R0
0x16E0	0x4862    LDR	R0, [PC, #392]
0x16E2	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1102 :: 		
0x16E4	0x4862    LDR	R0, [PC, #392]
0x16E6	0x6801    LDR	R1, [R0, #0]
0x16E8	0xF46F3040  MVN	R0, #196608
0x16EC	0x4001    ANDS	R1, R0
0x16EE	0x9803    LDR	R0, [SP, #12]
0x16F0	0xF4003040  AND	R0, R0, #196608
0x16F4	0x4301    ORRS	R1, R0
0x16F6	0x485E    LDR	R0, [PC, #376]
0x16F8	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1104 :: 		
0x16FA	0x980F    LDR	R0, [SP, #60]
0x16FC	0xB130    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2125
0x16FE	0x980F    LDR	R0, [SP, #60]
0x1700	0x2801    CMP	R0, #1
0x1702	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2124
0x1704	0x980F    LDR	R0, [SP, #60]
0x1706	0x2802    CMP	R0, #2
0x1708	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2123
0x170A	0xE061    B	L___Lib_System_InitialSetUpRCCRCC250
L___Lib_System_InitialSetUpRCCRCC2125:
L___Lib_System_InitialSetUpRCCRCC2124:
L___Lib_System_InitialSetUpRCCRCC2123:
;__Lib_System.c, 1106 :: 		
0x170C	0x9801    LDR	R0, [SP, #4]
0x170E	0xF0000080  AND	R0, R0, #128
0x1712	0xB950    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2128
0x1714	0x9808    LDR	R0, [SP, #32]
0x1716	0xF0000040  AND	R0, R0, #64
0x171A	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2127
0x171C	0x980B    LDR	R0, [SP, #44]
0x171E	0xF0000003  AND	R0, R0, #3
0x1722	0x2800    CMP	R0, #0
0x1724	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC2126
0x1726	0xE000    B	L___Lib_System_InitialSetUpRCCRCC2120
L___Lib_System_InitialSetUpRCCRCC2127:
L___Lib_System_InitialSetUpRCCRCC2126:
0x1728	0xE015    B	L___Lib_System_InitialSetUpRCCRCC255
L___Lib_System_InitialSetUpRCCRCC2120:
L___Lib_System_InitialSetUpRCCRCC2128:
;__Lib_System.c, 1108 :: 		
0x172A	0x4852    LDR	R0, [PC, #328]
0x172C	0x6800    LDR	R0, [R0, #0]
0x172E	0xF4407100  ORR	R1, R0, #512
0x1732	0x4850    LDR	R0, [PC, #320]
0x1734	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1110 :: 		
0x1736	0x4850    LDR	R0, [PC, #320]
0x1738	0x6801    LDR	R1, [R0, #0]
0x173A	0x4850    LDR	R0, [PC, #320]
0x173C	0x4001    ANDS	R1, R0
0x173E	0x484E    LDR	R0, [PC, #312]
0x1740	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1111 :: 		
0x1742	0x9806    LDR	R0, [SP, #24]
0x1744	0xF0000004  AND	R0, R0, #4
0x1748	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC256
;__Lib_System.c, 1114 :: 		
0x174A	0x484D    LDR	R0, [PC, #308]
0x174C	0x6801    LDR	R1, [R0, #0]
0x174E	0x484B    LDR	R0, [PC, #300]
0x1750	0x4001    ANDS	R1, R0
0x1752	0x484B    LDR	R0, [PC, #300]
0x1754	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1115 :: 		
L___Lib_System_InitialSetUpRCCRCC256:
;__Lib_System.c, 1116 :: 		
L___Lib_System_InitialSetUpRCCRCC255:
;__Lib_System.c, 1117 :: 		
0x1756	0x990A    LDR	R1, [SP, #40]
0x1758	0x484A    LDR	R0, [PC, #296]
0x175A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1118 :: 		
0x175C	0x9905    LDR	R1, [SP, #20]
0x175E	0x484A    LDR	R0, [PC, #296]
0x1760	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1120 :: 		
0x1762	0x9805    LDR	R0, [SP, #20]
0x1764	0xF0000004  AND	R0, R0, #4
0x1768	0xB138    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC257
;__Lib_System.c, 1121 :: 		
L___Lib_System_InitialSetUpRCCRCC258:
0x176A	0x4848    LDR	R0, [PC, #288]
0x176C	0x7800    LDRB	R0, [R0, #0]
0x176E	0xF0000010  AND	R0, R0, #16
0x1772	0x2800    CMP	R0, #0
0x1774	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC259
;__Lib_System.c, 1122 :: 		
0x1776	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC258
L___Lib_System_InitialSetUpRCCRCC259:
;__Lib_System.c, 1123 :: 		
0x1778	0xE005    B	L___Lib_System_InitialSetUpRCCRCC260
L___Lib_System_InitialSetUpRCCRCC257:
;__Lib_System.c, 1124 :: 		
L___Lib_System_InitialSetUpRCCRCC261:
0x177A	0x4844    LDR	R0, [PC, #272]
0x177C	0x7800    LDRB	R0, [R0, #0]
0x177E	0xF0000010  AND	R0, R0, #16
0x1782	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC262
;__Lib_System.c, 1125 :: 		
0x1784	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC261
L___Lib_System_InitialSetUpRCCRCC262:
;__Lib_System.c, 1126 :: 		
L___Lib_System_InitialSetUpRCCRCC260:
;__Lib_System.c, 1127 :: 		
0x1786	0x4842    LDR	R0, [PC, #264]
0x1788	0x7800    LDRB	R0, [R0, #0]
0x178A	0xF00001BF  AND	R1, R0, #191
0x178E	0xB2C9    UXTB	R1, R1
0x1790	0x9806    LDR	R0, [SP, #24]
0x1792	0xF00000FD  AND	R0, R0, #253
0x1796	0x4301    ORRS	R1, R0
0x1798	0x483D    LDR	R0, [PC, #244]
0x179A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1128 :: 		
0x179C	0x9807    LDR	R0, [SP, #28]
0x179E	0xF00001E0  AND	R1, R0, #224
0x17A2	0x483C    LDR	R0, [PC, #240]
0x17A4	0x7800    LDRB	R0, [R0, #0]
0x17A6	0xF000001F  AND	R0, R0, #31
0x17AA	0x4301    ORRS	R1, R0
0x17AC	0x4839    LDR	R0, [PC, #228]
0x17AE	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1129 :: 		
0x17B0	0x9901    LDR	R1, [SP, #4]
0x17B2	0x4839    LDR	R0, [PC, #228]
0x17B4	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1130 :: 		
0x17B6	0x990B    LDR	R1, [SP, #44]
0x17B8	0x4838    LDR	R0, [PC, #224]
0x17BA	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1131 :: 		
0x17BC	0x980F    LDR	R0, [SP, #60]
0x17BE	0x2802    CMP	R0, #2
0x17C0	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC263
;__Lib_System.c, 1133 :: 		
0x17C2	0x4833    LDR	R0, [PC, #204]
0x17C4	0x7800    LDRB	R0, [R0, #0]
0x17C6	0xF0400102  ORR	R1, R0, #2
0x17CA	0x4831    LDR	R0, [PC, #196]
0x17CC	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1134 :: 		
L___Lib_System_InitialSetUpRCCRCC263:
;__Lib_System.c, 1135 :: 		
0x17CE	0xE0B8    B	L___Lib_System_InitialSetUpRCCRCC264
L___Lib_System_InitialSetUpRCCRCC250:
;__Lib_System.c, 1137 :: 		
0x17D0	0x9801    LDR	R0, [SP, #4]
0x17D2	0xF0000080  AND	R0, R0, #128
0x17D6	0xB920    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2130
0x17D8	0x980B    LDR	R0, [SP, #44]
0x17DA	0xF0000003  AND	R0, R0, #3
0x17DE	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2129
0x17E0	0xE065    B	L___Lib_System_InitialSetUpRCCRCC267
L___Lib_System_InitialSetUpRCCRCC2130:
L___Lib_System_InitialSetUpRCCRCC2129:
;__Lib_System.c, 1139 :: 		
0x17E2	0x4824    LDR	R0, [PC, #144]
0x17E4	0x6800    LDR	R0, [R0, #0]
0x17E6	0xF4407100  ORR	R1, R0, #512
0x17EA	0x4822    LDR	R0, [PC, #136]
0x17EC	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1141 :: 		
0x17EE	0x4822    LDR	R0, [PC, #136]
0x17F0	0x6801    LDR	R1, [R0, #0]
0x17F2	0x4822    LDR	R0, [PC, #136]
0x17F4	0x4001    ANDS	R1, R0
0x17F6	0x4820    LDR	R0, [PC, #128]
0x17F8	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1142 :: 		
0x17FA	0x9806    LDR	R0, [SP, #24]
0x17FC	0xF0000004  AND	R0, R0, #4
0x1800	0xF000B84E  B	#156
0x1804	0x00000000  	#0
0x1808	0x0000000C  	#786432
0x180C	0x00000001  	#65536
0x1810	0x00000114  	#18087936
0x1814	0x00220000  	#34
0x1818	0x00240000  	#36
0x181C	0x00000000  	#0
0x1820	0x00020000  	#2
0x1824	0x00460000  	#70
0x1828	0x00000000  	#0
0x182C	0x00000000  	#0
0x1830	0x00000000  	#0
0x1834	0x00000000  	#0
0x1838	0x00070000  	#7
0x183C	0xD4C00001  	#120000
0x1840	0x200E4005  	#1074077710
0x1844	0x20004005  	#1074077696
0x1848	0xF0004007  	#1074262016
0x184C	0xD0024007  	#1074253826
0x1850	0x803C4004  	SIM_SCGC6+0
0x1854	0xD0104003  	RTC_CR+0
0x1858	0xE0004007  	SMC_PMPROT+0
0x185C	0xE0014007  	SMC_PMCTRL+0
0x1860	0xE0034007  	SMC_PMSTAT+0
0x1864	0x38800001  	#80000
0x1868	0x80444004  	SIM_CLKDIV1+0
0x186C	0x70004004  	SIM_SOPT1+0
0x1870	0x80044004  	SIM_SOPT2+0
0x1874	0x80384004  	SIM_SCGC5+0
0x1878	0x90484004  	PORTA_PCR18+0
0x187C	0xF8FFFEFF  	#-16779009
0x1880	0x904C4004  	PORTA_PCR19+0
0x1884	0x40084006  	MCG_SC+0
0x1888	0x40004006  	MCG_C1+0
0x188C	0x40064006  	MCG_S+0
0x1890	0x40014006  	MCG_C2+0
0x1894	0x40034006  	MCG_C4+0
0x1898	0x50004006  	OSC_CR+0
0x189C	0x400C4006  	MCG_C7+0
0x18A0	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC268
;__Lib_System.c, 1145 :: 		
0x18A2	0x487A    LDR	R0, [PC, #488]
0x18A4	0x6801    LDR	R1, [R0, #0]
0x18A6	0x487A    LDR	R0, [PC, #488]
0x18A8	0x4001    ANDS	R1, R0
0x18AA	0x4878    LDR	R0, [PC, #480]
0x18AC	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1146 :: 		
L___Lib_System_InitialSetUpRCCRCC268:
;__Lib_System.c, 1147 :: 		
L___Lib_System_InitialSetUpRCCRCC267:
;__Lib_System.c, 1148 :: 		
0x18AE	0x990A    LDR	R1, [SP, #40]
0x18B0	0x4878    LDR	R0, [PC, #480]
0x18B2	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1149 :: 		
0x18B4	0x4878    LDR	R0, [PC, #480]
0x18B6	0x7800    LDRB	R0, [R0, #0]
0x18B8	0xF00001BF  AND	R1, R0, #191
0x18BC	0xB2C9    UXTB	R1, R1
0x18BE	0x9806    LDR	R0, [SP, #24]
0x18C0	0xF00000FD  AND	R0, R0, #253
0x18C4	0x4301    ORRS	R1, R0
0x18C6	0x4874    LDR	R0, [PC, #464]
0x18C8	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1150 :: 		
0x18CA	0x9901    LDR	R1, [SP, #4]
0x18CC	0x4873    LDR	R0, [PC, #460]
0x18CE	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1151 :: 		
0x18D0	0x990B    LDR	R1, [SP, #44]
0x18D2	0x4873    LDR	R0, [PC, #460]
0x18D4	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1152 :: 		
0x18D6	0x980F    LDR	R0, [SP, #60]
0x18D8	0x2807    CMP	R0, #7
0x18DA	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC269
;__Lib_System.c, 1153 :: 		
0x18DC	0x9805    LDR	R0, [SP, #20]
0x18DE	0xF0400180  ORR	R1, R0, #128
0x18E2	0x4870    LDR	R0, [PC, #448]
0x18E4	0x7001    STRB	R1, [R0, #0]
0x18E6	0xE002    B	L___Lib_System_InitialSetUpRCCRCC270
L___Lib_System_InitialSetUpRCCRCC269:
;__Lib_System.c, 1155 :: 		
0x18E8	0x9905    LDR	R1, [SP, #20]
0x18EA	0x486E    LDR	R0, [PC, #440]
0x18EC	0x7001    STRB	R1, [R0, #0]
L___Lib_System_InitialSetUpRCCRCC270:
;__Lib_System.c, 1157 :: 		
0x18EE	0x9806    LDR	R0, [SP, #24]
0x18F0	0xF0000004  AND	R0, R0, #4
0x18F4	0xB148    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2132
0x18F6	0x980B    LDR	R0, [SP, #44]
0x18F8	0xF0000003  AND	R0, R0, #3
0x18FC	0xB928    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2131
L___Lib_System_InitialSetUpRCCRCC2118:
;__Lib_System.c, 1158 :: 		
L___Lib_System_InitialSetUpRCCRCC274:
0x18FE	0x486A    LDR	R0, [PC, #424]
0x1900	0x7800    LDRB	R0, [R0, #0]
0x1902	0xF0000002  AND	R0, R0, #2
0x1906	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC275
;__Lib_System.c, 1159 :: 		
0x1908	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC274
L___Lib_System_InitialSetUpRCCRCC275:
;__Lib_System.c, 1157 :: 		
L___Lib_System_InitialSetUpRCCRCC2132:
L___Lib_System_InitialSetUpRCCRCC2131:
;__Lib_System.c, 1162 :: 		
0x190A	0x9805    LDR	R0, [SP, #20]
0x190C	0xF0000004  AND	R0, R0, #4
0x1910	0xB138    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC276
;__Lib_System.c, 1163 :: 		
L___Lib_System_InitialSetUpRCCRCC277:
0x1912	0x4865    LDR	R0, [PC, #404]
0x1914	0x7800    LDRB	R0, [R0, #0]
0x1916	0xF0000010  AND	R0, R0, #16
0x191A	0x2800    CMP	R0, #0
0x191C	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC278
;__Lib_System.c, 1164 :: 		
0x191E	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC277
L___Lib_System_InitialSetUpRCCRCC278:
;__Lib_System.c, 1165 :: 		
0x1920	0xE005    B	L___Lib_System_InitialSetUpRCCRCC279
L___Lib_System_InitialSetUpRCCRCC276:
;__Lib_System.c, 1166 :: 		
L___Lib_System_InitialSetUpRCCRCC280:
0x1922	0x4861    LDR	R0, [PC, #388]
0x1924	0x7800    LDRB	R0, [R0, #0]
0x1926	0xF0000010  AND	R0, R0, #16
0x192A	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC281
;__Lib_System.c, 1167 :: 		
0x192C	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC280
L___Lib_System_InitialSetUpRCCRCC281:
;__Lib_System.c, 1168 :: 		
L___Lib_System_InitialSetUpRCCRCC279:
;__Lib_System.c, 1169 :: 		
0x192E	0x9807    LDR	R0, [SP, #28]
0x1930	0xF00001E0  AND	R1, R0, #224
0x1934	0x485D    LDR	R0, [PC, #372]
0x1936	0x7800    LDRB	R0, [R0, #0]
0x1938	0xF000001F  AND	R0, R0, #31
0x193C	0x4301    ORRS	R1, R0
0x193E	0x485B    LDR	R0, [PC, #364]
0x1940	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1170 :: 		
L___Lib_System_InitialSetUpRCCRCC264:
;__Lib_System.c, 1174 :: 		
0x1942	0x9808    LDR	R0, [SP, #32]
0x1944	0xF00001BF  AND	R1, R0, #191
0x1948	0x4859    LDR	R0, [PC, #356]
0x194A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1175 :: 		
0x194C	0x9809    LDR	R0, [SP, #36]
0x194E	0xF00001BF  AND	R1, R0, #191
0x1952	0x4858    LDR	R0, [PC, #352]
0x1954	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1176 :: 		
0x1956	0x9808    LDR	R0, [SP, #32]
0x1958	0xF0000040  AND	R0, R0, #64
0x195C	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC282
;__Lib_System.c, 1178 :: 		
0x195E	0x4854    LDR	R0, [PC, #336]
0x1960	0x7800    LDRB	R0, [R0, #0]
0x1962	0xF0400140  ORR	R1, R0, #64
0x1966	0x4852    LDR	R0, [PC, #328]
0x1968	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1179 :: 		
L___Lib_System_InitialSetUpRCCRCC282:
;__Lib_System.c, 1182 :: 		
0x196A	0x980F    LDR	R0, [SP, #60]
0x196C	0x2805    CMP	R0, #5
0x196E	0xD106    BNE	L___Lib_System_InitialSetUpRCCRCC283
;__Lib_System.c, 1183 :: 		
0x1970	0x4849    LDR	R0, [PC, #292]
0x1972	0x7800    LDRB	R0, [R0, #0]
0x1974	0xF0400102  ORR	R1, R0, #2
0x1978	0x4847    LDR	R0, [PC, #284]
0x197A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1184 :: 		
0x197C	0xE01B    B	L___Lib_System_InitialSetUpRCCRCC284
L___Lib_System_InitialSetUpRCCRCC283:
;__Lib_System.c, 1185 :: 		
0x197E	0x980F    LDR	R0, [SP, #60]
0x1980	0x2806    CMP	R0, #6
0x1982	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2134
0x1984	0x980F    LDR	R0, [SP, #60]
0x1986	0x2807    CMP	R0, #7
0x1988	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2133
0x198A	0xE014    B	L___Lib_System_InitialSetUpRCCRCC287
L___Lib_System_InitialSetUpRCCRCC2134:
L___Lib_System_InitialSetUpRCCRCC2133:
;__Lib_System.c, 1186 :: 		
0x198C	0x4849    LDR	R0, [PC, #292]
0x198E	0x7800    LDRB	R0, [R0, #0]
0x1990	0xF0400140  ORR	R1, R0, #64
0x1994	0x4847    LDR	R0, [PC, #284]
0x1996	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1187 :: 		
L___Lib_System_InitialSetUpRCCRCC288:
0x1998	0x4843    LDR	R0, [PC, #268]
0x199A	0x7800    LDRB	R0, [R0, #0]
0x199C	0xF0000040  AND	R0, R0, #64
0x19A0	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC289
;__Lib_System.c, 1188 :: 		
0x19A2	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC288
L___Lib_System_InitialSetUpRCCRCC289:
;__Lib_System.c, 1189 :: 		
0x19A4	0x980F    LDR	R0, [SP, #60]
0x19A6	0x2807    CMP	R0, #7
0x19A8	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC290
;__Lib_System.c, 1191 :: 		
0x19AA	0x483E    LDR	R0, [PC, #248]
0x19AC	0x7800    LDRB	R0, [R0, #0]
0x19AE	0xF000013F  AND	R1, R0, #63
0x19B2	0x483C    LDR	R0, [PC, #240]
0x19B4	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1192 :: 		
L___Lib_System_InitialSetUpRCCRCC290:
;__Lib_System.c, 1193 :: 		
L___Lib_System_InitialSetUpRCCRCC287:
L___Lib_System_InitialSetUpRCCRCC284:
;__Lib_System.c, 1195 :: 		
0x19B6	0x980F    LDR	R0, [SP, #60]
0x19B8	0xB118    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2136
0x19BA	0x980F    LDR	R0, [SP, #60]
0x19BC	0x2803    CMP	R0, #3
0x19BE	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2135
0x19C0	0xE02C    B	L___Lib_System_InitialSetUpRCCRCC293
L___Lib_System_InitialSetUpRCCRCC2136:
L___Lib_System_InitialSetUpRCCRCC2135:
;__Lib_System.c, 1197 :: 		
L___Lib_System_InitialSetUpRCCRCC294:
0x19C2	0x4839    LDR	R0, [PC, #228]
0x19C4	0x7800    LDRB	R0, [R0, #0]
0x19C6	0xF000000C  AND	R0, R0, #12
0x19CA	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC295
;__Lib_System.c, 1198 :: 		
0x19CC	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC294
L___Lib_System_InitialSetUpRCCRCC295:
;__Lib_System.c, 1200 :: 		
0x19CE	0x483A    LDR	R0, [PC, #232]
0x19D0	0x6800    LDR	R0, [R0, #0]
0x19D2	0xF0400101  ORR	R1, R0, #1
0x19D6	0x4838    LDR	R0, [PC, #224]
0x19D8	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1201 :: 		
0x19DA	0xF04F0100  MOV	R1, #0
0x19DE	0x4837    LDR	R0, [PC, #220]
0x19E0	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1202 :: 		
0x19E2	0xF04F0180  MOV	R1, #128
0x19E6	0x4836    LDR	R0, [PC, #216]
0x19E8	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1203 :: 		
0x19EA	0xF04F0105  MOV	R1, #5
0x19EE	0x4835    LDR	R0, [PC, #212]
0x19F0	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1204 :: 		
0x19F2	0xF04F0101  MOV	R1, #1
0x19F6	0x4832    LDR	R0, [PC, #200]
0x19F8	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1205 :: 		
L___Lib_System_InitialSetUpRCCRCC296:
0x19FA	0x4831    LDR	R0, [PC, #196]
0x19FC	0x6800    LDR	R0, [R0, #0]
0x19FE	0xF0000080  AND	R0, R0, #128
0x1A02	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC297
;__Lib_System.c, 1206 :: 		
0x1A04	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC296
L___Lib_System_InitialSetUpRCCRCC297:
;__Lib_System.c, 1207 :: 		
0x1A06	0x2100    MOVS	R1, #0
0x1A08	0x482D    LDR	R0, [PC, #180]
0x1A0A	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1208 :: 		
0x1A0C	0x482A    LDR	R0, [PC, #168]
0x1A0E	0x6801    LDR	R1, [R0, #0]
0x1A10	0xF06F0001  MVN	R0, #1
0x1A14	0x4001    ANDS	R1, R0
0x1A16	0x4828    LDR	R0, [PC, #160]
0x1A18	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1209 :: 		
0x1A1A	0xE02A    B	L___Lib_System_InitialSetUpRCCRCC298
L___Lib_System_InitialSetUpRCCRCC293:
;__Lib_System.c, 1210 :: 		
0x1A1C	0x980F    LDR	R0, [SP, #60]
0x1A1E	0x2801    CMP	R0, #1
0x1A20	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2138
0x1A22	0x980F    LDR	R0, [SP, #60]
0x1A24	0x2802    CMP	R0, #2
0x1A26	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2137
0x1A28	0xE007    B	L___Lib_System_InitialSetUpRCCRCC2101
L___Lib_System_InitialSetUpRCCRCC2138:
L___Lib_System_InitialSetUpRCCRCC2137:
;__Lib_System.c, 1211 :: 		
L___Lib_System_InitialSetUpRCCRCC2102:
0x1A2A	0x481F    LDR	R0, [PC, #124]
0x1A2C	0x7800    LDRB	R0, [R0, #0]
0x1A2E	0xF000000C  AND	R0, R0, #12
0x1A32	0x2804    CMP	R0, #4
0x1A34	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2103
;__Lib_System.c, 1212 :: 		
0x1A36	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC2102
L___Lib_System_InitialSetUpRCCRCC2103:
;__Lib_System.c, 1213 :: 		
0x1A38	0xE01B    B	L___Lib_System_InitialSetUpRCCRCC2104
L___Lib_System_InitialSetUpRCCRCC2101:
;__Lib_System.c, 1214 :: 		
0x1A3A	0x980F    LDR	R0, [SP, #60]
0x1A3C	0x2804    CMP	R0, #4
0x1A3E	0xD006    BEQ	L___Lib_System_InitialSetUpRCCRCC2141
0x1A40	0x980F    LDR	R0, [SP, #60]
0x1A42	0x2806    CMP	R0, #6
0x1A44	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2140
0x1A46	0x980F    LDR	R0, [SP, #60]
0x1A48	0x2805    CMP	R0, #5
0x1A4A	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2139
0x1A4C	0xE007    B	L___Lib_System_InitialSetUpRCCRCC2107
L___Lib_System_InitialSetUpRCCRCC2141:
L___Lib_System_InitialSetUpRCCRCC2140:
L___Lib_System_InitialSetUpRCCRCC2139:
;__Lib_System.c, 1215 :: 		
L___Lib_System_InitialSetUpRCCRCC2108:
0x1A4E	0x4816    LDR	R0, [PC, #88]
0x1A50	0x7800    LDRB	R0, [R0, #0]
0x1A52	0xF000000C  AND	R0, R0, #12
0x1A56	0x2808    CMP	R0, #8
0x1A58	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2109
;__Lib_System.c, 1216 :: 		
0x1A5A	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC2108
L___Lib_System_InitialSetUpRCCRCC2109:
;__Lib_System.c, 1217 :: 		
0x1A5C	0xE009    B	L___Lib_System_InitialSetUpRCCRCC2110
L___Lib_System_InitialSetUpRCCRCC2107:
;__Lib_System.c, 1218 :: 		
0x1A5E	0x980F    LDR	R0, [SP, #60]
0x1A60	0x2807    CMP	R0, #7
0x1A62	0xD106    BNE	L___Lib_System_InitialSetUpRCCRCC2111
;__Lib_System.c, 1219 :: 		
L___Lib_System_InitialSetUpRCCRCC2112:
0x1A64	0x4810    LDR	R0, [PC, #64]
0x1A66	0x7800    LDRB	R0, [R0, #0]
0x1A68	0xF000000C  AND	R0, R0, #12
0x1A6C	0x280C    CMP	R0, #12
0x1A6E	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2113
;__Lib_System.c, 1220 :: 		
0x1A70	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC2112
L___Lib_System_InitialSetUpRCCRCC2113:
;__Lib_System.c, 1221 :: 		
L___Lib_System_InitialSetUpRCCRCC2111:
L___Lib_System_InitialSetUpRCCRCC2110:
L___Lib_System_InitialSetUpRCCRCC2104:
L___Lib_System_InitialSetUpRCCRCC298:
;__Lib_System.c, 1231 :: 		
0x1A72	0x4815    LDR	R0, [PC, #84]
0x1A74	0x6801    LDR	R1, [R0, #0]
0x1A76	0xF06F000F  MVN	R0, #15
0x1A7A	0x4001    ANDS	R1, R0
0x1A7C	0x980C    LDR	R0, [SP, #48]
0x1A7E	0xF000000F  AND	R0, R0, #15
0x1A82	0x4301    ORRS	R1, R0
0x1A84	0x4810    LDR	R0, [PC, #64]
0x1A86	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1232 :: 		
L_end_InitialSetUpRCCRCC2:
0x1A88	0xB010    ADD	SP, SP, #64
0x1A8A	0x4770    BX	LR
0x1A8C	0x904C4004  	PORTA_PCR19+0
0x1A90	0xF8FFFEFF  	#-16779009
0x1A94	0x40084006  	MCG_SC+0
0x1A98	0x40014006  	MCG_C2+0
0x1A9C	0x50004006  	OSC_CR+0
0x1AA0	0x400C4006  	MCG_C7+0
0x1AA4	0x40004006  	MCG_C1+0
0x1AA8	0x40064006  	MCG_S+0
0x1AAC	0x40034006  	MCG_C4+0
0x1AB0	0x40044006  	MCG_C5+0
0x1AB4	0x40054006  	MCG_C6+0
0x1AB8	0x80384004  	SIM_SCGC5+0
0x1ABC	0x00084004  	LPTMR0_CMR+0
0x1AC0	0x00004004  	LPTMR0_CSR+0
0x1AC4	0x00044004  	LPTMR0_PSR+0
0x1AC8	0x80484004  	SIM_CLKDIV2+0
; end of __Lib_System_InitialSetUpRCCRCC2
__Lib_System_InitialSetUpFosc:
;__Lib_System.c, 973 :: 		
0x1568	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 974 :: 		
0x156A	0x4902    LDR	R1, [PC, #8]
0x156C	0x4802    LDR	R0, [PC, #8]
0x156E	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 975 :: 		
L_end_InitialSetUpFosc:
0x1570	0xB001    ADD	SP, SP, #4
0x1572	0x4770    BX	LR
0x1574	0xD4C00001  	#120000
0x1578	0x00581FFF  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_InitialSetUpFosc
___GenExcept:
;__Lib_System.c, 553 :: 		
0x1534	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 554 :: 		
L___GenExcept28:
0x1536	0xE7FE    B	L___GenExcept28
;__Lib_System.c, 555 :: 		
L_end___GenExcept:
0x1538	0xB001    ADD	SP, SP, #4
0x153A	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System.c, 586 :: 		
0x153C	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 587 :: 		
0x153E	0xB672    CPSID	i
;__Lib_System.c, 588 :: 		
0x1540	0x4908    LDR	R1, [PC, #32]
0x1542	0x6808    LDR	R0, [R1, #0]
0x1544	0xF4400070  ORR	R0, R0, #15728640
0x1548	0x6008    STR	R0, [R1, #0]
;__Lib_System.c, 589 :: 		
0x154A	0xBF00    NOP
;__Lib_System.c, 590 :: 		
0x154C	0xBF00    NOP
;__Lib_System.c, 591 :: 		
0x154E	0xBF00    NOP
;__Lib_System.c, 592 :: 		
0x1550	0xBF00    NOP
;__Lib_System.c, 594 :: 		
0x1552	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System.c, 595 :: 		
0x1556	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System.c, 596 :: 		
0x155A	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System.c, 597 :: 		
0x155E	0xB662    CPSIE	i
;__Lib_System.c, 598 :: 		
L_end___EnableFPU:
0x1560	0xB001    ADD	SP, SP, #4
0x1562	0x4770    BX	LR
0x1564	0xED88E000  	#3758157192
; end of ___EnableFPU
0x1CB8	0xB500    PUSH	(R14)
0x1CBA	0xF8DFB024  LDR	R11, [PC, #36]
0x1CBE	0xF8DFA024  LDR	R10, [PC, #36]
0x1CC2	0xF8DFC024  LDR	R12, [PC, #36]
0x1CC6	0xF7FFFB9D  BL	5124
0x1CCA	0xF8DFB020  LDR	R11, [PC, #32]
0x1CCE	0xF8DFA020  LDR	R10, [PC, #32]
0x1CD2	0xF8DFC020  LDR	R12, [PC, #32]
0x1CD6	0xF7FFFB95  BL	5124
0x1CDA	0xBD00    POP	(R15)
0x1CDC	0x4770    BX	LR
0x1CDE	0xBF00    NOP
0x1CE0	0x00001FFF  	#536805376
0x1CE4	0x00411FFF  	#536805441
0x1CE8	0x1C700000  	#7280
0x1CEC	0x00441FFF  	#536805444
0x1CF0	0x00481FFF  	#536805448
0x1CF4	0x1CB40000  	#7348
0x1D54	0xB500    PUSH	(R14)
0x1D56	0xF8DFB010  LDR	R11, [PC, #16]
0x1D5A	0xF8DFA010  LDR	R10, [PC, #16]
0x1D5E	0xF7FFFBCB  BL	5368
0x1D62	0xBD00    POP	(R15)
0x1D64	0x4770    BX	LR
0x1D66	0xBF00    NOP
0x1D68	0x00001FFF  	#536805376
0x1D6C	0x006C1FFF  	#536805484
;,0 :: ?Const_Config_Array [16]
0x0400	0x00000000 ;?Const_Config_Array+0
0x0404	0x00000000 ;?Const_Config_Array+4
0x0408	0xFFFFFFFF ;?Const_Config_Array+8
0x040C	0xFFFFFD02 ;?Const_Config_Array+12
; end of ?Const_Config_Array
;__Lib_GPIO_MK64_Defs.c,423 :: __GPIO_Module_UART0_PB16_17 [108]
0x1ACC	0x00000331 ;__GPIO_Module_UART0_PB16_17+0
0x1AD0	0x00000330 ;__GPIO_Module_UART0_PB16_17+4
0x1AD4	0xFFFFFFFF ;__GPIO_Module_UART0_PB16_17+8
0x1AD8	0x00000000 ;__GPIO_Module_UART0_PB16_17+12
0x1ADC	0x00000000 ;__GPIO_Module_UART0_PB16_17+16
0x1AE0	0x00000000 ;__GPIO_Module_UART0_PB16_17+20
0x1AE4	0x00000000 ;__GPIO_Module_UART0_PB16_17+24
0x1AE8	0x00000000 ;__GPIO_Module_UART0_PB16_17+28
0x1AEC	0x00000000 ;__GPIO_Module_UART0_PB16_17+32
0x1AF0	0x00000000 ;__GPIO_Module_UART0_PB16_17+36
0x1AF4	0x00000000 ;__GPIO_Module_UART0_PB16_17+40
0x1AF8	0x00000000 ;__GPIO_Module_UART0_PB16_17+44
0x1AFC	0x00000000 ;__GPIO_Module_UART0_PB16_17+48
0x1B00	0x00080000 ;__GPIO_Module_UART0_PB16_17+52
0x1B04	0x00080000 ;__GPIO_Module_UART0_PB16_17+56
0x1B08	0xFFFFFFFF ;__GPIO_Module_UART0_PB16_17+60
0x1B0C	0x00000000 ;__GPIO_Module_UART0_PB16_17+64
0x1B10	0x00000000 ;__GPIO_Module_UART0_PB16_17+68
0x1B14	0x00000000 ;__GPIO_Module_UART0_PB16_17+72
0x1B18	0x00000000 ;__GPIO_Module_UART0_PB16_17+76
0x1B1C	0x00000000 ;__GPIO_Module_UART0_PB16_17+80
0x1B20	0x00000000 ;__GPIO_Module_UART0_PB16_17+84
0x1B24	0x00000000 ;__GPIO_Module_UART0_PB16_17+88
0x1B28	0x00000000 ;__GPIO_Module_UART0_PB16_17+92
0x1B2C	0x00000000 ;__GPIO_Module_UART0_PB16_17+96
0x1B30	0x00000000 ;__GPIO_Module_UART0_PB16_17+100
0x1B34	0x00000000 ;__GPIO_Module_UART0_PB16_17+104
; end of __GPIO_Module_UART0_PB16_17
;__Lib_GPIO_MK64_Defs.c,443 :: __GPIO_Module_UART3_PC16_17 [108]
0x1B38	0x00000351 ;__GPIO_Module_UART3_PC16_17+0
0x1B3C	0x00000350 ;__GPIO_Module_UART3_PC16_17+4
0x1B40	0xFFFFFFFF ;__GPIO_Module_UART3_PC16_17+8
0x1B44	0x00000000 ;__GPIO_Module_UART3_PC16_17+12
0x1B48	0x00000000 ;__GPIO_Module_UART3_PC16_17+16
0x1B4C	0x00000000 ;__GPIO_Module_UART3_PC16_17+20
0x1B50	0x00000000 ;__GPIO_Module_UART3_PC16_17+24
0x1B54	0x00000000 ;__GPIO_Module_UART3_PC16_17+28
0x1B58	0x00000000 ;__GPIO_Module_UART3_PC16_17+32
0x1B5C	0x00000000 ;__GPIO_Module_UART3_PC16_17+36
0x1B60	0x00000000 ;__GPIO_Module_UART3_PC16_17+40
0x1B64	0x00000000 ;__GPIO_Module_UART3_PC16_17+44
0x1B68	0x00000000 ;__GPIO_Module_UART3_PC16_17+48
0x1B6C	0x00080000 ;__GPIO_Module_UART3_PC16_17+52
0x1B70	0x00080000 ;__GPIO_Module_UART3_PC16_17+56
0x1B74	0xFFFFFFFF ;__GPIO_Module_UART3_PC16_17+60
0x1B78	0x00000000 ;__GPIO_Module_UART3_PC16_17+64
0x1B7C	0x00000000 ;__GPIO_Module_UART3_PC16_17+68
0x1B80	0x00000000 ;__GPIO_Module_UART3_PC16_17+72
0x1B84	0x00000000 ;__GPIO_Module_UART3_PC16_17+76
0x1B88	0x00000000 ;__GPIO_Module_UART3_PC16_17+80
0x1B8C	0x00000000 ;__GPIO_Module_UART3_PC16_17+84
0x1B90	0x00000000 ;__GPIO_Module_UART3_PC16_17+88
0x1B94	0x00000000 ;__GPIO_Module_UART3_PC16_17+92
0x1B98	0x00000000 ;__GPIO_Module_UART3_PC16_17+96
0x1B9C	0x00000000 ;__GPIO_Module_UART3_PC16_17+100
0x1BA0	0x00000000 ;__GPIO_Module_UART3_PC16_17+104
; end of __GPIO_Module_UART3_PC16_17
;__Lib_GPIO_MK64_Defs.c,438 :: __GPIO_Module_UART2_PD3_2 [108]
0x1BA4	0x00000363 ;__GPIO_Module_UART2_PD3_2+0
0x1BA8	0x00000362 ;__GPIO_Module_UART2_PD3_2+4
0x1BAC	0xFFFFFFFF ;__GPIO_Module_UART2_PD3_2+8
0x1BB0	0x00000000 ;__GPIO_Module_UART2_PD3_2+12
0x1BB4	0x00000000 ;__GPIO_Module_UART2_PD3_2+16
0x1BB8	0x00000000 ;__GPIO_Module_UART2_PD3_2+20
0x1BBC	0x00000000 ;__GPIO_Module_UART2_PD3_2+24
0x1BC0	0x00000000 ;__GPIO_Module_UART2_PD3_2+28
0x1BC4	0x00000000 ;__GPIO_Module_UART2_PD3_2+32
0x1BC8	0x00000000 ;__GPIO_Module_UART2_PD3_2+36
0x1BCC	0x00000000 ;__GPIO_Module_UART2_PD3_2+40
0x1BD0	0x00000000 ;__GPIO_Module_UART2_PD3_2+44
0x1BD4	0x00000000 ;__GPIO_Module_UART2_PD3_2+48
0x1BD8	0x00080000 ;__GPIO_Module_UART2_PD3_2+52
0x1BDC	0x00080000 ;__GPIO_Module_UART2_PD3_2+56
0x1BE0	0xFFFFFFFF ;__GPIO_Module_UART2_PD3_2+60
0x1BE4	0x00000000 ;__GPIO_Module_UART2_PD3_2+64
0x1BE8	0x00000000 ;__GPIO_Module_UART2_PD3_2+68
0x1BEC	0x00000000 ;__GPIO_Module_UART2_PD3_2+72
0x1BF0	0x00000000 ;__GPIO_Module_UART2_PD3_2+76
0x1BF4	0x00000000 ;__GPIO_Module_UART2_PD3_2+80
0x1BF8	0x00000000 ;__GPIO_Module_UART2_PD3_2+84
0x1BFC	0x00000000 ;__GPIO_Module_UART2_PD3_2+88
0x1C00	0x00000000 ;__GPIO_Module_UART2_PD3_2+92
0x1C04	0x00000000 ;__GPIO_Module_UART2_PD3_2+96
0x1C08	0x00000000 ;__GPIO_Module_UART2_PD3_2+100
0x1C0C	0x00000000 ;__GPIO_Module_UART2_PD3_2+104
; end of __GPIO_Module_UART2_PD3_2
;docking_station_HEXIWEAR.c,47 :: __MIKROBUS1_GPIO [96]
0x1C10	0xFFFFFFFF ;__MIKROBUS1_GPIO+0
0x1C14	0xFFFFFFFF ;__MIKROBUS1_GPIO+4
0x1C18	0xFFFFFFFF ;__MIKROBUS1_GPIO+8
0x1C1C	0xFFFFFFFF ;__MIKROBUS1_GPIO+12
0x1C20	0xFFFFFFFF ;__MIKROBUS1_GPIO+16
0x1C24	0xFFFFFFFF ;__MIKROBUS1_GPIO+20
0x1C28	0xFFFFFFFF ;__MIKROBUS1_GPIO+24
0x1C2C	0xFFFFFFFF ;__MIKROBUS1_GPIO+28
0x1C30	0xFFFFFFFF ;__MIKROBUS1_GPIO+32
0x1C34	0xFFFFFFFF ;__MIKROBUS1_GPIO+36
0x1C38	0xFFFFFFFF ;__MIKROBUS1_GPIO+40
0x1C3C	0xFFFFFFFF ;__MIKROBUS1_GPIO+44
0x1C40	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x1C44	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x1C48	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x1C4C	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x1C50	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x1C54	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x1C58	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x1C5C	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x1C60	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x1C64	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x1C68	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x1C6C	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;Click_AnalogKey_KINETIS.c,0 :: ?ICS?lstr2_Click_AnalogKey_KINETIS [20]
0x1C70	0x73657250 ;?ICS?lstr2_Click_AnalogKey_KINETIS+0
0x1C74	0x68742073 ;?ICS?lstr2_Click_AnalogKey_KINETIS+4
0x1C78	0x75622065 ;?ICS?lstr2_Click_AnalogKey_KINETIS+8
0x1C7C	0x6E6F7474 ;?ICS?lstr2_Click_AnalogKey_KINETIS+12
0x1C80	0x00443A20 ;?ICS?lstr2_Click_AnalogKey_KINETIS+16
; end of ?ICS?lstr2_Click_AnalogKey_KINETIS
;Click_AnalogKey_KINETIS.c,0 :: ?ICS?lstr3_Click_AnalogKey_KINETIS [22]
0x1C84	0x73657250 ;?ICS?lstr3_Click_AnalogKey_KINETIS+0
0x1C88	0x20646573 ;?ICS?lstr3_Click_AnalogKey_KINETIS+4
0x1C8C	0x20656874 ;?ICS?lstr3_Click_AnalogKey_KINETIS+8
0x1C90	0x74747562 ;?ICS?lstr3_Click_AnalogKey_KINETIS+12
0x1C94	0x3A206E6F ;?ICS?lstr3_Click_AnalogKey_KINETIS+16
0x1C98	0x0020 ;?ICS?lstr3_Click_AnalogKey_KINETIS+20
; end of ?ICS?lstr3_Click_AnalogKey_KINETIS
;Click_AnalogKey_KINETIS.c,0 :: ?ICS?lstr1_Click_AnalogKey_KINETIS [20]
0x1C9A	0x202D2D2D ;?ICS?lstr1_Click_AnalogKey_KINETIS+0
0x1C9E	0x74737953 ;?ICS?lstr1_Click_AnalogKey_KINETIS+4
0x1CA2	0x49206D65 ;?ICS?lstr1_Click_AnalogKey_KINETIS+8
0x1CA6	0x2074696E ;?ICS?lstr1_Click_AnalogKey_KINETIS+12
0x1CAA	0x002D2D2D ;?ICS?lstr1_Click_AnalogKey_KINETIS+16
; end of ?ICS?lstr1_Click_AnalogKey_KINETIS
;__analogkey_driver.c,0 :: ?ICS__analogkey_driver__maxADC [2]
0x1CAE	0x0400 ;?ICS__analogkey_driver__maxADC+0
; end of ?ICS__analogkey_driver__maxADC
;__analogkey_driver.c,0 :: ?ICS__analogkey_driver__prec [1]
0x1CB0	0x33 ;?ICS__analogkey_driver__prec+0
; end of ?ICS__analogkey_driver__prec
;__Lib_ADC_01_K64.c,0 :: ?ICS_ADC_Get_Sample_Ptr [4]
0x1CB4	0x00000CD5 ;?ICS_ADC_Get_Sample_Ptr+0
; end of ?ICS_ADC_Get_Sample_Ptr
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0410      [48]    __Lib_GPIO_GPIO_HAL_Clk_Enable
0x0440     [180]    __Lib_GPIO_GPIO_HAL_Config
0x04F4      [18]    _GPIO_Config
0x0508      [12]    _Get_Fosc_kHz
0x0514      [88]    __Lib_GPIO_GPIO_Config_Pin_Alternate_Function
0x056C     [128]    _SIM_GetClocksFrequency
0x05EC      [60]    __Lib_ADC_01_K64_ADC16_HAL_ConfigChn
0x0628      [18]    __Lib_ADC_01_K64_ADC16_DRV_GetConvValueRAW
0x063C      [32]    __Lib_UART_012345_UART_Hal_SetBitCountPerChar
0x065C      [54]    __Lib_UART_012345_UART_Hal_SetParityMode
0x0694      [52]    __Lib_ADC_01_K64_CLOCK_SYS_EnableAdcClock
0x06C8      [38]    __Lib_ADC_01_K64_ADC16_DRV_PauseConv
0x06F0      [12]    __Lib_UART_012345_UART_Hal_SetStopBitCount
0x06FC      [16]    __Lib_UART_012345_UART_Hal_EnableTrasmitter
0x070C     [274]    __Lib_ADC_01_K64_ADC16_HAL_ConfigConverter
0x0820      [54]    __Lib_ADC_01_K64_ADC16_HAL_Init
0x0858      [16]    __Lib_UART_012345_UART_Hal_EnableReceiver
0x0868      [30]    __Lib_ADC_01_K64_ADC16_DRV_WaitConvDone
0x0888      [26]    __Lib_ADC_01_K64_ADC16_DRV_ConfigConvChn
0x08A4      [74]    _GPIO_Alternate_Function_Enable
0x08F0     [116]    __Lib_UART_012345_UART_Hal_SetBaudRate
0x0964     [148]    __Lib_UART_012345_UART_Hal_EnableClock
0x09F8      [20]    __Lib_ADC_01_K64_ADC16_DRV_GetConvValueSigned
0x0A0C      [46]    __Lib_ADC_01_K64_ADC16_DRV_Init
0x0A3C      [76]    __Lib_ADC_01_K64_ADC16_DRV_StructInitUserConfigDefault
0x0A88      [32]    __Lib_UART_012345_UART_Hal_WriteChar
0x0AA8      [70]    __Lib_ADC_01_K64_ADCx_Get_Sample
0x0AF0      [96]    __Lib_UART_012345_UART_Hal_Init_Advanced
0x0B50     [332]    __Lib_UART_012345_UART_AssignPtr
0x0C9C      [28]    _UART5_Write
0x0CB8      [28]    _UART4_Write
0x0CD4      [28]    _ADC0_Get_Sample
0x0CF0      [44]    __Lib_ADC_01_K64_ADCx_Init
0x0D1C      [22]    _GPIO_Analog_Input
0x0D34      [28]    _UART3_Write
0x0D50      [60]    _UART3_Init
0x0D8C      [28]    _UART0_Write
0x0DA8      [60]    _UART0_Init
0x0DE4      [60]    _UART2_Init
0x0E20      [28]    _UART2_Write
0x0E3C      [28]    _UART1_Write
0x0E58      [32]    docking_station_HEXIWEAR__log_write
0x0E78      [36]    docking_station_HEXIWEAR__log_init2
0x0E9C      [46]    _ADC0_Read
0x0ECC      [36]    docking_station_HEXIWEAR__log_initUart
0x0EF0      [36]    docking_station_HEXIWEAR__log_init3
0x0F14       [2]    __analogkey_driver_hal_gpioMap
0x0F18      [80]    _WordToStr
0x0F68     [328]    _ADC0_Set_Input_Channel
0x10B0      [40]    _ADC0_Init
0x10D8      [36]    docking_station_HEXIWEAR__log_init1
0x10FC      [24]    _Delay_10ms
0x1114      [70]    _mikrobus_logInit
0x115C     [348]    _analogkey_getKey
0x12B8      [22]    _analogkey_adcSetInputChannel
0x12D0      [18]    _analogkey_gpioDriverInit
0x12E4      [24]    _Delay_100ms
0x12FC      [18]    _analogkey_adcInit
0x1310      [20]    _analogkey_adcRead
0x1324     [110]    _IntToStr
0x1394     [112]    _mikrobus_logWrite
0x1404      [20]    ___CC2DW
0x1418     [136]    _applicationTask
0x14A0      [48]    _applicationInit
0x14D0      [40]    _systemInit
0x14F8      [58]    ___FillZeros
0x1534       [8]    ___GenExcept
0x153C      [44]    ___EnableFPU
0x1568      [20]    __Lib_System_InitialSetUpFosc
0x157C      [36]    _main
0x15A0    [1324]    __Lib_System_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_FloatToStr_fnum
0x1FFF0000      [20]    ?lstr2_Click_AnalogKey_KINETIS
0x1FFF0014      [22]    ?lstr3_Click_AnalogKey_KINETIS
0x1FFF002A      [20]    ?lstr1_Click_AnalogKey_KINETIS
0x1FFF003E       [2]    __analogkey_driver__maxADC
0x1FFF0040       [1]    __analogkey_driver__prec
0x1FFF0044       [4]    _ADC_Get_Sample_Ptr
0x1FFF0048       [4]    _logger
0x1FFF004C      [11]    __Lib_ADC_01_K64_adcUserConfig
0x1FFF0058       [4]    ___System_CLOCK_IN_KHZ
0x1FFF005C       [4]    _UART_Wr_Ptr
0x1FFF0060       [4]    _UART_Rd_Ptr
0x1FFF0064       [4]    _UART_Rdy_Ptr
0x1FFF0068       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1ACC     [108]    __GPIO_Module_UART0_PB16_17
0x1B38     [108]    __GPIO_Module_UART3_PC16_17
0x1BA4     [108]    __GPIO_Module_UART2_PD3_2
0x1C10      [96]    __MIKROBUS1_GPIO
0x1C70      [20]    ?ICS?lstr2_Click_AnalogKey_KINETIS
0x1C84      [22]    ?ICS?lstr3_Click_AnalogKey_KINETIS
0x1C9A      [20]    ?ICS?lstr1_Click_AnalogKey_KINETIS
0x1CAE       [2]    ?ICS__analogkey_driver__maxADC
0x1CB0       [1]    ?ICS__analogkey_driver__prec
0x1CB4       [4]    ?ICS_ADC_Get_Sample_Ptr
