LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
use ieee.numeric_std.all;

entity Base_de_tempo_bloco is
   port(
      clk        :   in std_logic;
		speed      :   in std_logic;
		reset      :   in std_logic;
		enable     :   in std_logic;
		
      saida_buffer  :   out std_logic
   );
end entity;

architecture comportamento of Base_de_tempo_bloco is

	signal mux0, mux1, muxOut : std_logic;

begin

	base_lento : entity work.Base_de_tempo
		generic map (N => CLOCK_50/2)
		port map(clk => clk, saida_clk => saida_buffer);
		
	base_rapida : entity work.Base_de_tempo
		generic map (N => CLOCK_50*4)
		port map(clk => clk, saida_clk => saida_buffer);

	Reg : entity work.registrador

	

end architecture;