
---------- Begin Simulation Statistics ----------
final_tick                                  370718004                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 200867                       # Simulator instruction rate (inst/s)
host_mem_usage                                 653844                       # Number of bytes of host memory used
host_op_rate                                   335167                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.00                       # Real time elapsed on the host
host_tick_rate                               74148252                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1004235                       # Number of instructions simulated
sim_ops                                       1675721                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000371                       # Number of seconds simulated
sim_ticks                                   370718004                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   1152822                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   795918                       # number of cc regfile writes
system.cpu.committedInsts                     1004235                       # Number of Instructions Simulated
system.cpu.committedOps                       1675721                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.663948                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.663948                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     19810                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    19718                       # number of floating regfile writes
system.cpu.idleCycles                           31189                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                16305                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   230685                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.985364                       # Inst execution rate
system.cpu.iew.exec_refs                       300901                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     128293                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   66407                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                180115                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2216                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               138856                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2104069                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                172608                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             43015                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1990521                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    561                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1287                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  15501                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1929                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             16                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         9394                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           6911                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2075894                       # num instructions consuming a value
system.cpu.iew.wb_count                       1976008                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.671567                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1394101                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.963597                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1979789                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2874295                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1584907                       # number of integer regfile writes
system.cpu.ipc                               1.506142                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.506142                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             14510      0.71%      0.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1709975     84.09%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 136      0.01%     84.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  154      0.01%     84.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   48      0.00%     84.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 218      0.01%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               156553      7.70%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              112159      5.52%     98.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           20559      1.01%     99.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          19202      0.94%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2033541                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   40486                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               80948                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        38238                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              45741                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       57011                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.028035                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   56927     99.85%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      0.02%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     33      0.06%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    22      0.04%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 7      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                8      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2035556                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            4682232                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1937770                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2486660                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2104066                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2033541                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          428317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3521                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       363021                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        635571                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.199550                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.629885                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              196038     30.84%     30.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               17257      2.72%     33.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               60545      9.53%     43.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               59401      9.35%     52.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               50454      7.94%     60.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               79816     12.56%     72.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               99715     15.69%     88.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               60955      9.59%     98.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               11390      1.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          635571                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.049885                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              6493                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6242                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               180115                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              138856                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  774773                       # number of misc regfile reads
system.cpu.numCycles                           666760                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             279                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1131                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           58                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           53                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1203                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             53                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  290661                       # Number of BP lookups
system.cpu.branchPred.condPredicted            245173                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             16167                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               107914                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  106935                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.092796                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    4439                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             260                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              244                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           85                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          428198                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts             15474                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       574499                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.916839                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.930985                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          177518     30.90%     30.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           70202     12.22%     43.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           64349     11.20%     54.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3           63762     11.10%     65.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           51856      9.03%     74.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           16902      2.94%     77.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           20187      3.51%     80.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7            5305      0.92%     81.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          104418     18.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       574499                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              1004235                       # Number of instructions committed
system.cpu.commit.opsCommitted                1675721                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                      261589                       # Number of memory references committed
system.cpu.commit.loads                        147451                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     196505                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      36533                       # Number of committed floating point instructions.
system.cpu.commit.integer                     1659796                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  3942                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        13570      0.81%      0.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      1400046     83.55%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          135      0.01%     84.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     84.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           94      0.01%     84.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     84.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.01%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       129705      7.74%     92.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite        95980      5.73%     97.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        17746      1.06%     98.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        18158      1.08%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      1675721                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        104418                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data       267163                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           267163                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       267163                       # number of overall hits
system.cpu.dcache.overall_hits::total          267163                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1199                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1199                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1199                       # number of overall misses
system.cpu.dcache.overall_misses::total          1199                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     91236263                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     91236263                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     91236263                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     91236263                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       268362                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       268362                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       268362                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       268362                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004468                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004468                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004468                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004468                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76093.630525                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76093.630525                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76093.630525                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76093.630525                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          926                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.736842                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            7                       # number of writebacks
system.cpu.dcache.writebacks::total                 7                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          503                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          503                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          503                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          503                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          696                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          696                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          696                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          696                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     57099531                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     57099531                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     57099531                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     57099531                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002594                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002594                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002594                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002594                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82039.556034                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82039.556034                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82039.556034                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82039.556034                       # average overall mshr miss latency
system.cpu.dcache.replacements                     29                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       153367                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          153367                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          854                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           854                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     63049288                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     63049288                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       154221                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       154221                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005538                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005538                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73828.206089                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73828.206089                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          502                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          502                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          352                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     29372924                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     29372924                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002282                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002282                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83445.806818                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83445.806818                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       113796                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         113796                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          345                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          345                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     28186975                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     28186975                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       114141                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       114141                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81701.376812                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81701.376812                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          344                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          344                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     27726607                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     27726607                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003014                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003014                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80600.601744                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80600.601744                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    370718004                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           402.989087                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              267859                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               696                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            384.854885                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            181812                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   402.989087                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.393544                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.393544                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          667                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          519                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.651367                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2147592                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2147592                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    370718004                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   172370                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                 90242                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    335703                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 21755                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  15501                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               103159                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   833                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                2301406                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  3918                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      172565                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      128299                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            69                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            21                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    370718004                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    370718004                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    370718004                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             182370                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        1430833                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      290661                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             111390                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                        435894                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   32642                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  137                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           815                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    161811                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  4332                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             635571                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.741113                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.646546                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   250812     39.46%     39.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    48750      7.67%     47.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    13995      2.20%     49.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                    16849      2.65%     51.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                    24607      3.87%     55.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                    17891      2.81%     58.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    10085      1.59%     60.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    18593      2.93%     63.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   233989     36.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               635571                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.435930                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.145949                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst       161242                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           161242                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       161242                       # number of overall hits
system.cpu.icache.overall_hits::total          161242                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          569                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            569                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          569                       # number of overall misses
system.cpu.icache.overall_misses::total           569                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44128051                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44128051                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44128051                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44128051                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       161811                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161811                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       161811                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161811                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003516                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003516                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003516                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003516                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77553.692443                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77553.692443                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77553.692443                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77553.692443                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          334                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           29                       # number of writebacks
system.cpu.icache.writebacks::total                29                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          120                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          120                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          120                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          120                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          449                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          449                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36491391                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36491391                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36491391                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36491391                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002775                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002775                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002775                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002775                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81272.585746                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81272.585746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81272.585746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81272.585746                       # average overall mshr miss latency
system.cpu.icache.replacements                     29                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       161242                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          161242                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          569                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           569                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44128051                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44128051                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       161811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003516                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003516                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77553.692443                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77553.692443                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          120                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          120                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          449                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36491391                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36491391                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002775                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002775                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81272.585746                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81272.585746                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    370718004                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           400.286517                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              161691                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               449                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            360.113586                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88960                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   400.286517                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.390905                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.390905                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          420                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.410156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            324071                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           324071                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    370718004                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8896                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      161952                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           181                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    370718004                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    370718004                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    370718004                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       17651                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   32660                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   37                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  16                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  24714                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  640                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    370718004                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  15501                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   183961                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                   70856                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                    341769                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                 23450                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                2247805                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   321                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   1433                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  16487                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands             2726491                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                     5565824                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                  3262692                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     22148                       # Number of floating rename lookups
system.cpu.rename.committedMaps               2005758                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   720664                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     55344                       # count of insts added to the skid buffer
system.cpu.rob.reads                          2573844                       # The number of ROB reads
system.cpu.rob.writes                         4269311                       # The number of ROB writes
system.cpu.thread_0.numInsts                  1004235                       # Number of Instructions committed
system.cpu.thread_0.numOps                    1675721                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       556                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    6                       # number of demand (read+write) hits
system.l2.demand_hits::total                       17                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data                   6                       # number of overall hits
system.l2.overall_hits::total                      17                       # number of overall hits
system.l2.demand_misses::.cpu.inst                438                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                690                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1128                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               438                       # number of overall misses
system.l2.overall_misses::.cpu.data               690                       # number of overall misses
system.l2.overall_misses::total                  1128                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35609576                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     55863544                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         91473120                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35609576                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     55863544                       # number of overall miss cycles
system.l2.overall_miss_latency::total        91473120                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              696                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1145                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             696                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1145                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.975501                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.991379                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.985153                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.975501                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.991379                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.985153                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81300.401826                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80961.657971                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81093.191489                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81300.401826                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80961.657971                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81093.191489                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           438                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           690                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1128                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          438                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          690                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1128                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     30616376                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     48008628                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     78625004                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     30616376                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     48008628                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     78625004                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.975501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.991379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.985153                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.975501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.991379                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.985153                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69900.401826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69577.721739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69703.017730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69900.401826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69577.721739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69703.017730                       # average overall mshr miss latency
system.l2.replacements                             53                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            7                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                7                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            7                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            7                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           29                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               29                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           29                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           29                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             343                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 343                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     27140584                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      27140584                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           344                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               344                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.997093                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997093                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79127.067055                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79127.067055                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          343                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            343                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     23234440                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     23234440                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.997093                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997093                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67738.892128                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67738.892128                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          438                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              438                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35609576                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35609576                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.975501                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.975501                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81300.401826                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81300.401826                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          438                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          438                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     30616376                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30616376                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.975501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.975501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69900.401826                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69900.401826                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          347                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             347                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     28722960                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     28722960                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          352                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           352                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.985795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.985795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82775.100865                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82775.100865                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          347                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          347                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     24774188                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     24774188                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.985795                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.985795                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71395.354467                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71395.354467                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    370718004                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   813.863091                       # Cycle average of tags in use
system.l2.tags.total_refs                        1200                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1128                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.063830                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       403.337960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       410.525131                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.012309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.012528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.024837                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1075                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          927                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.032806                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     10752                       # Number of tag accesses
system.l2.tags.data_accesses                    10752                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    370718004                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000530608                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2324                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1128                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1128                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1128                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   72192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    194.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     370616812                       # Total gap between requests
system.mem_ctrls.avgGap                     328561.00                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        28032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        44160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 75615426.543999195099                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 119120192.500820651650                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          438                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          690                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     11972950                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     18667294                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27335.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27054.05                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        28032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        44160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         72192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        28032                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        28032                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          438                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          690                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           1128                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     75615427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    119120193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        194735619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     75615427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     75615427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     75615427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    119120193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       194735619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 1128                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          126                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          153                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           29                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          129                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           35                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           86                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           27                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 9490244                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               5640000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           30640244                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8413.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27163.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 908                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.50                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          218                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   328.513761                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   242.306933                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   248.256802                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           43     19.72%     19.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           43     19.72%     39.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           37     16.97%     56.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           58     26.61%     83.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           15      6.88%     89.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            3      1.38%     91.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            3      1.38%     92.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            5      2.29%     94.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           11      5.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          218                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 72192                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              194.735619                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.52                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    370718004                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         1206660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          633765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        6104700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 28888080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    154766970                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     12025920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     203626095                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   549.274901                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     30022992                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     12220000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    328475012                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          364140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          193545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        1949220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 28888080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     21717570                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    124067520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     177180075                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   477.937605                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    322375336                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     12220000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     36122668                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    370718004                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                785                       # Transaction distribution
system.membus.trans_dist::CleanEvict                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq               343                       # Transaction distribution
system.membus.trans_dist::ReadExResp              343                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           785                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         2259                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         2259                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   2259                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        72192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total        72192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   72192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1128                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1128    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1128                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    370718004                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             1672204                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5987960                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               801                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            7                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           29                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              75                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              344                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             344                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           449                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          352                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          927                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1421                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  2348                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        30592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        44992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  75584                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                              53                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1198                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.044240                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.205715                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1145     95.58%     95.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     53      4.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1198                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    370718004                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             708900                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            748932                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1160928                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
