

================================================================
== Vitis HLS Report for 'dense_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_1u_config16_s'
================================================================
* Date:           Mon Apr 29 02:51:18 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.015 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       93|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      3|        0|      126|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       50|     -|
|Register             |        -|      -|       88|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      3|       88|      269|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_24ns_16s_37_1_1_U249   |mul_24ns_16s_37_1_1   |        0|   1|  0|  42|    0|
    |mul_24ns_18ns_37_1_1_U248  |mul_24ns_18ns_37_1_1  |        0|   1|  0|  42|    0|
    |mul_24ns_18s_37_1_1_U247   |mul_24ns_18s_37_1_1   |        0|   1|  0|  42|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   3|  0| 126|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln58_86_fu_201_p2  |         +|   0|  0|  35|          28|          20|
    |add_ln58_fu_197_p2     |         +|   0|  0|  28|          28|          28|
    |x_fu_206_p2            |         +|   0|  0|  28|          28|          28|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  93|          85|          77|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  14|          3|    1|          3|
    |ap_done            |   9|          2|    1|          2|
    |layer15_out_blk_n  |   9|          2|    1|          2|
    |layer16_out_blk_n  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  50|         11|    5|         11|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   2|   0|    2|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |start_once_reg         |   1|   0|    1|          0|
    |trunc_ln42_83_reg_228  |  28|   0|   28|          0|
    |trunc_ln42_85_reg_233  |  28|   0|   28|          0|
    |trunc_ln_reg_223       |  28|   0|   28|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  88|   0|   88|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|layer15_out_dout            |   in|   96|     ap_fifo|                                                         layer15_out|       pointer|
|layer15_out_num_data_valid  |   in|    2|     ap_fifo|                                                         layer15_out|       pointer|
|layer15_out_fifo_cap        |   in|    2|     ap_fifo|                                                         layer15_out|       pointer|
|layer15_out_empty_n         |   in|    1|     ap_fifo|                                                         layer15_out|       pointer|
|layer15_out_read            |  out|    1|     ap_fifo|                                                         layer15_out|       pointer|
|layer16_out_din             |  out|   16|     ap_fifo|                                                         layer16_out|       pointer|
|layer16_out_num_data_valid  |   in|    2|     ap_fifo|                                                         layer16_out|       pointer|
|layer16_out_fifo_cap        |   in|    2|     ap_fifo|                                                         layer16_out|       pointer|
|layer16_out_full_n          |   in|    1|     ap_fifo|                                                         layer16_out|       pointer|
|layer16_out_write           |  out|    1|     ap_fifo|                                                         layer16_out|       pointer|
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.01>
ST_1 : Operation 3 [1/1] (1.40ns)   --->   "%layer15_out_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %layer15_out" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 3 'read' 'layer15_out_read' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 1> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data = trunc i96 %layer15_out_read" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 4 'trunc' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_cast = zext i24 %data" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 5 'zext' 'data_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (2.61ns)   --->   "%mul_ln73 = mul i37 %data_cast, i37 67482" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 6 'mul' 'mul_ln73' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i37.i32.i32, i37 %mul_ln73, i32 9, i32 36" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 7 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln42_s = partselect i24 @_ssdm_op_PartSelect.i24.i96.i32.i32, i96 %layer15_out_read, i32 48, i32 71" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 8 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i24 %trunc_ln42_s" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 9 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.61ns)   --->   "%mul_ln42 = mul i37 %zext_ln42, i37 137438843956" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 10 'mul' 'mul_ln42' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln42_83 = partselect i28 @_ssdm_op_PartSelect.i28.i37.i32.i32, i37 %mul_ln42, i32 9, i32 36" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 11 'partselect' 'trunc_ln42_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln42_84 = partselect i24 @_ssdm_op_PartSelect.i24.i96.i32.i32, i96 %layer15_out_read, i32 72, i32 95" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 12 'partselect' 'trunc_ln42_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i24 %trunc_ln42_84" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 13 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.61ns)   --->   "%mul_ln42_12 = mul i37 %zext_ln42_1, i37 137438926836" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 14 'mul' 'mul_ln42_12' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln42_85 = partselect i28 @_ssdm_op_PartSelect.i28.i37.i32.i32, i37 %mul_ln42_12, i32 9, i32 36" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 15 'partselect' 'trunc_ln42_85' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.91>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer16_out, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %layer15_out, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 3, void @empty_5, void @empty_2, void @empty_2, void @empty_2" [firmware/nnet_utils/nnet_dense_latency.h:33->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 18 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58 = add i28 %trunc_ln42_83, i28 %trunc_ln" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 19 'add' 'add_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 20 [1/1] (0.85ns)   --->   "%add_ln58_86 = add i28 %trunc_ln42_85, i28 1036800" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 20 'add' 'add_ln58_86' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%x = add i28 %add_ln58_86, i28 %add_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 21 'add' 'x' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%res = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %x, i32 12, i32 27" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 22 'partselect' 'res' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.34ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer16_out, i16 %res" [firmware/nnet_utils/nnet_dense_stream.h:77->firmware/nnet_utils/nnet_dense_stream.h:100]   --->   Operation 23 'write' 'write_ln77' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln101 = ret" [firmware/nnet_utils/nnet_dense_stream.h:101]   --->   Operation 24 'ret' 'ret_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer15_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer16_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer15_out_read       (read             ) [ 000]
data                   (trunc            ) [ 000]
data_cast              (zext             ) [ 000]
mul_ln73               (mul              ) [ 000]
trunc_ln               (partselect       ) [ 001]
trunc_ln42_s           (partselect       ) [ 000]
zext_ln42              (zext             ) [ 000]
mul_ln42               (mul              ) [ 000]
trunc_ln42_83          (partselect       ) [ 001]
trunc_ln42_84          (partselect       ) [ 000]
zext_ln42_1            (zext             ) [ 000]
mul_ln42_12            (mul              ) [ 000]
trunc_ln42_85          (partselect       ) [ 001]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
specresourcelimit_ln33 (specresourcelimit) [ 000]
add_ln58               (add              ) [ 000]
add_ln58_86            (add              ) [ 000]
x                      (add              ) [ 000]
res                    (partselect       ) [ 000]
write_ln77             (write            ) [ 000]
ret_ln101              (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer15_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer15_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer16_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer16_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="layer15_out_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="96" slack="0"/>
<pin id="56" dir="0" index="1" bw="96" slack="0"/>
<pin id="57" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer15_out_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln77_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="0" index="2" bw="16" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln77/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="mul_ln42_fu_67">
<pin_list>
<pin id="110" dir="0" index="0" bw="24" slack="0"/>
<pin id="111" dir="0" index="1" bw="18" slack="0"/>
<pin id="112" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="mul_ln73_fu_68">
<pin_list>
<pin id="106" dir="0" index="0" bw="24" slack="0"/>
<pin id="107" dir="0" index="1" bw="18" slack="0"/>
<pin id="108" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="mul_ln42_12_fu_69">
<pin_list>
<pin id="114" dir="0" index="0" bw="24" slack="0"/>
<pin id="115" dir="0" index="1" bw="16" slack="0"/>
<pin id="116" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_12/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="data_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="96" slack="0"/>
<pin id="130" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="data_cast_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="24" slack="0"/>
<pin id="134" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="data_cast/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="trunc_ln_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="28" slack="0"/>
<pin id="139" dir="0" index="1" bw="37" slack="0"/>
<pin id="140" dir="0" index="2" bw="5" slack="0"/>
<pin id="141" dir="0" index="3" bw="7" slack="0"/>
<pin id="142" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="trunc_ln42_s_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="24" slack="0"/>
<pin id="149" dir="0" index="1" bw="96" slack="0"/>
<pin id="150" dir="0" index="2" bw="7" slack="0"/>
<pin id="151" dir="0" index="3" bw="8" slack="0"/>
<pin id="152" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln42_s/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln42_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="24" slack="0"/>
<pin id="159" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="trunc_ln42_83_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="28" slack="0"/>
<pin id="164" dir="0" index="1" bw="37" slack="0"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="0" index="3" bw="7" slack="0"/>
<pin id="167" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln42_83/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln42_84_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="24" slack="0"/>
<pin id="174" dir="0" index="1" bw="96" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="0" index="3" bw="8" slack="0"/>
<pin id="177" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln42_84/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln42_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="24" slack="0"/>
<pin id="184" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln42_85_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="28" slack="0"/>
<pin id="189" dir="0" index="1" bw="37" slack="0"/>
<pin id="190" dir="0" index="2" bw="5" slack="0"/>
<pin id="191" dir="0" index="3" bw="7" slack="0"/>
<pin id="192" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln42_85/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln58_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="28" slack="1"/>
<pin id="199" dir="0" index="1" bw="28" slack="1"/>
<pin id="200" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln58_86_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="28" slack="1"/>
<pin id="203" dir="0" index="1" bw="21" slack="0"/>
<pin id="204" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_86/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="x_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="28" slack="0"/>
<pin id="208" dir="0" index="1" bw="28" slack="0"/>
<pin id="209" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="res_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="28" slack="0"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="0" index="3" bw="6" slack="0"/>
<pin id="217" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res/2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="trunc_ln_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="28" slack="1"/>
<pin id="225" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="228" class="1005" name="trunc_ln42_83_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="28" slack="1"/>
<pin id="230" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_83 "/>
</bind>
</comp>

<comp id="233" class="1005" name="trunc_ln42_85_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="28" slack="1"/>
<pin id="235" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_85 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="52" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="131"><net_src comp="54" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="68" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="54" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="160"><net_src comp="147" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="67" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="54" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="185"><net_src comp="172" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="69" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="12" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="205"><net_src comp="44" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="201" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="197" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="46" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="206" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="48" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="50" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="222"><net_src comp="212" pin="4"/><net_sink comp="60" pin=2"/></net>

<net id="226"><net_src comp="137" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="231"><net_src comp="162" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="236"><net_src comp="187" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="201" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer16_out | {2 }
 - Input state : 
	Port: dense<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,1u>,config16> : layer15_out | {1 }
  - Chain level:
	State 1
		data_cast : 1
		mul_ln73 : 2
		trunc_ln : 3
		zext_ln42 : 1
		mul_ln42 : 2
		trunc_ln42_83 : 3
		zext_ln42_1 : 1
		mul_ln42_12 : 2
		trunc_ln42_85 : 3
	State 2
		x : 1
		res : 2
		write_ln77 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        mul_ln42_fu_67       |    1    |    0    |    42   |
|    mul   |        mul_ln73_fu_68       |    1    |    0    |    42   |
|          |      mul_ln42_12_fu_69      |    1    |    0    |    42   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln58_fu_197       |    0    |    0    |    28   |
|    add   |      add_ln58_86_fu_201     |    0    |    0    |    35   |
|          |           x_fu_206          |    0    |    0    |    28   |
|----------|-----------------------------|---------|---------|---------|
|   read   | layer15_out_read_read_fu_54 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln77_write_fu_60   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |         data_fu_128         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       data_cast_fu_132      |    0    |    0    |    0    |
|   zext   |       zext_ln42_fu_157      |    0    |    0    |    0    |
|          |      zext_ln42_1_fu_182     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       trunc_ln_fu_137       |    0    |    0    |    0    |
|          |     trunc_ln42_s_fu_147     |    0    |    0    |    0    |
|partselect|     trunc_ln42_83_fu_162    |    0    |    0    |    0    |
|          |     trunc_ln42_84_fu_172    |    0    |    0    |    0    |
|          |     trunc_ln42_85_fu_187    |    0    |    0    |    0    |
|          |          res_fu_212         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    3    |    0    |   217   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|trunc_ln42_83_reg_228|   28   |
|trunc_ln42_85_reg_233|   28   |
|   trunc_ln_reg_223  |   28   |
+---------------------+--------+
|        Total        |   84   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |    0   |   217  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   84   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   84   |   217  |
+-----------+--------+--------+--------+
