<dec f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='731' type='void llvm::MachineRegisterInfo::setType(unsigned int VReg, llvm::LLT Ty)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='730'>/// Set the low-level type of \p VReg to \p Ty.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='464' u='c' c='_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='1439' u='c' c='_ZN12_GLOBAL__N_18MIParser20parseRegisterOperandERN4llvm14MachineOperandERNS1_8OptionalIjEEb'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='1457' u='c' c='_ZN12_GLOBAL__N_18MIParser20parseRegisterOperandERN4llvm14MachineOperandERNS1_8OptionalIjEEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='117' u='c' c='_ZN4llvm19MachineRegisterInfo17constrainRegAttrsEjjj'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='176' u='c' c='_ZN4llvm19MachineRegisterInfo20cloneVirtualRegisterEjNS_9StringRefE'/>
<def f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='182' ll='185' type='void llvm::MachineRegisterInfo::setType(unsigned int VReg, llvm::LLT Ty)'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='193' u='c' c='_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='403' u='c' c='_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefIjEENS_3LLTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='547' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE'/>
