Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 11:28:15 2020
| Host         : surface running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Camera_Demo_timing_summary_routed.rpt -pb Camera_Demo_timing_summary_routed.pb -rpx Camera_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : Camera_Demo
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: kj1/keyOut_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: kj2/keyOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -15.055     -514.450                    106                 2497        0.013        0.000                      0                 2497       -0.155       -0.155                       1                  1390  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                   ------------         ----------      --------------
dphy_hs_clock_p                                         {0.000 2.380}        4.761           210.040         
  pclk                                                  {0.000 9.522}        19.044          52.510          
scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                                    {0.000 5.000}        10.000          100.000         
    CLKFBIN                                             {0.000 5.000}        10.000          100.000         
    Mini_HDMI_Driver/U0/SerialClk                       {0.000 1.000}        2.000           500.000         
    PixelClkIO                                          {0.000 5.000}        10.000          100.000         
    SerialClkIO                                         {0.000 1.000}        2.000           500.000         
  clkfbout_clk_wiz_1                                    {0.000 5.000}        10.000          100.000         
scancolor1/clk_10/inst/clk_in1                          {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                    {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0                                    {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0                                    {0.000 5.000}        10.000          100.000         
sys_clk_pin                                             {0.000 5.000}        10.000          100.000         
  clk_10MHz_clk_wiz_0                                   {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1                                  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dphy_hs_clock_p                                                                                                                                                                                           2.606        0.000                       0                     9  
  pclk                                                        8.056        0.000                      0                  469        0.050        0.000                      0                  469        9.022        0.000                       0                   284  
scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                         -8.815     -488.594                    104                 1373        0.111        0.000                      0                 1373        3.000        0.000                       0                   682  
    CLKFBIN                                                                                                                                                                                               8.751        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                                            7.845        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                                          -0.155       -0.155                       1                    10  
  clkfbout_clk_wiz_1                                                                                                                                                                                      7.845        0.000                       0                     3  
scancolor1/clk_10/inst/clk_in1                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                          3.563        0.000                      0                  179        0.131        0.000                      0                  179        4.500        0.000                       0                   152  
  clk_out2_clk_wiz_0                                          0.165        0.000                      0                  237        0.154        0.000                      0                  237        0.264        0.000                       0                   110  
  clkfbout_clk_wiz_0                                                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                   3.688        0.000                      0                  150        0.201        0.000                      0                  150        3.000        0.000                       0                    96  
  clk_10MHz_clk_wiz_0                                        92.803        0.000                      0                   41        0.198        0.000                      0                   41       49.500        0.000                       0                    24  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pclk                 clk_out1_clk_wiz_1       -10.801      -10.801                      1                    1        2.678        0.000                      0                    1  
sys_clk_pin          clk_out1_clk_wiz_1         0.435        0.000                      0                   60        0.162        0.000                      0                   60  
clk_out1_clk_wiz_1   PixelClkIO                 4.773        0.000                      0                   38        0.013        0.000                      0                   38  
pclk                 clk_out2_clk_wiz_0       -15.055      -15.055                      1                    1        4.683        0.000                      0                    1  
clk_out1_clk_wiz_1   sys_clk_pin                5.113        0.000                      0                   24        0.193        0.000                      0                   24  
sys_clk_pin          clk_10MHz_clk_wiz_0        5.150        0.000                      0                    1        0.433        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_1  clk_out1_clk_wiz_1        8.101        0.000                      0                    4        0.561        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dphy_hs_clock_p
  To Clock:  dphy_hs_clock_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dphy_hs_clock_p
Waveform(ns):       { 0.000 2.380 }
Period(ns):         4.761
Sources:            { i_clk_rx_data_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y9  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I0
Min Period  n/a     BUFGCTRL/I1     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y9  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I1
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y16   scancolor1/MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y16   scancolor1/MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y2    scancolor1/MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y2    scancolor1/MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     BUFMRCE/I       n/a            1.666         4.761       3.095      BUFMRCE_X0Y1   scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/I
Min Period  n/a     BUFIO/I         n/a            1.666         4.761       3.095      BUFIO_X0Y1     scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFIO_inst/I
Min Period  n/a     BUFR/I          n/a            1.666         4.761       3.095      BUFR_X0Y1      scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack        8.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.056ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.194ns  (logic 0.422ns (35.356%)  route 0.772ns (64.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 29.102 - 19.044 ) 
    Source Clock Delay      (SCD):    11.318ns = ( 20.840 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.806    13.045    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.169 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.568    13.737    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.833 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.975    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.078 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.417    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.399 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.112    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.208 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.631    20.840    scancolor1/MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.422    21.262 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[7]/Q
                         net (fo=1, routed)           0.772    22.033    scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[7]
    SLICE_X0Y16          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.512    29.102    scancolor1/MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]/C
                         clock pessimism              1.238    30.340    
                         clock uncertainty           -0.035    30.304    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)       -0.215    30.089    scancolor1/MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]
  -------------------------------------------------------------------
                         required time                         30.089    
                         arrival time                         -22.033    
  -------------------------------------------------------------------
                         slack                                  8.056    

Slack (MET) :             8.114ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.285ns  (logic 0.459ns (35.725%)  route 0.826ns (64.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.063ns = ( 29.107 - 19.044 ) 
    Source Clock Delay      (SCD):    11.326ns = ( 20.848 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.806    13.045    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.169 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.568    13.737    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.833 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.975    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.078 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.417    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.399 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.112    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.208 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.848    scancolor1/MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y3           FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.459    21.307 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[12]/Q
                         net (fo=1, routed)           0.826    22.133    scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[12]
    SLICE_X0Y9           FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.517    29.107    scancolor1/MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y9           FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/C
                         clock pessimism              1.236    30.343    
                         clock uncertainty           -0.035    30.307    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)       -0.061    30.246    scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]
  -------------------------------------------------------------------
                         required time                         30.246    
                         arrival time                         -22.133    
  -------------------------------------------------------------------
                         slack                                  8.114    

Slack (MET) :             8.157ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.213ns  (logic 0.459ns (37.855%)  route 0.754ns (62.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 29.102 - 19.044 ) 
    Source Clock Delay      (SCD):    11.318ns = ( 20.840 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.806    13.045    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.169 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.568    13.737    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.833 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.975    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.078 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.417    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.399 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.112    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.208 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.631    20.840    scancolor1/MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.459    21.299 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[0]/Q
                         net (fo=1, routed)           0.754    22.052    scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[0]
    SLICE_X0Y16          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.512    29.102    scancolor1/MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
                         clock pessimism              1.238    30.340    
                         clock uncertainty           -0.035    30.304    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)       -0.095    30.209    scancolor1/MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]
  -------------------------------------------------------------------
                         required time                         30.209    
                         arrival time                         -22.052    
  -------------------------------------------------------------------
                         slack                                  8.157    

Slack (MET) :             8.162ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.210ns  (logic 0.459ns (37.940%)  route 0.751ns (62.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 29.102 - 19.044 ) 
    Source Clock Delay      (SCD):    11.318ns = ( 20.840 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.806    13.045    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.169 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.568    13.737    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.833 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.975    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.078 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.417    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.399 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.112    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.208 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.631    20.840    scancolor1/MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.459    21.299 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/Q
                         net (fo=1, routed)           0.751    22.050    scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[2]
    SLICE_X0Y16          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.512    29.102    scancolor1/MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/C
                         clock pessimism              1.238    30.340    
                         clock uncertainty           -0.035    30.304    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)       -0.093    30.211    scancolor1/MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.211    
                         arrival time                         -22.050    
  -------------------------------------------------------------------
                         slack                                  8.162    

Slack (MET) :             8.208ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.184ns  (logic 0.459ns (38.754%)  route 0.725ns (61.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.063ns = ( 29.107 - 19.044 ) 
    Source Clock Delay      (SCD):    11.326ns = ( 20.848 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.806    13.045    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.169 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.568    13.737    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.833 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.975    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.078 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.417    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.399 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.112    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.208 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.848    scancolor1/MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y3           FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.459    21.307 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/Q
                         net (fo=1, routed)           0.725    22.032    scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[10]
    SLICE_X0Y9           FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.517    29.107    scancolor1/MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y9           FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/C
                         clock pessimism              1.236    30.343    
                         clock uncertainty           -0.035    30.307    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)       -0.067    30.240    scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.240    
                         arrival time                         -22.032    
  -------------------------------------------------------------------
                         slack                                  8.208    

Slack (MET) :             8.230ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.149ns  (logic 0.459ns (39.964%)  route 0.690ns (60.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.063ns = ( 29.107 - 19.044 ) 
    Source Clock Delay      (SCD):    11.326ns = ( 20.848 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.806    13.045    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.169 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.568    13.737    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.833 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.975    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.078 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.417    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.399 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.112    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.208 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.848    scancolor1/MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y3           FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.459    21.307 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[11]/Q
                         net (fo=1, routed)           0.690    21.996    scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[11]
    SLICE_X0Y9           FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.517    29.107    scancolor1/MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y9           FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/C
                         clock pessimism              1.236    30.343    
                         clock uncertainty           -0.035    30.307    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)       -0.081    30.226    scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]
  -------------------------------------------------------------------
                         required time                         30.226    
                         arrival time                         -21.996    
  -------------------------------------------------------------------
                         slack                                  8.230    

Slack (MET) :             8.250ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.151ns  (logic 0.459ns (39.862%)  route 0.692ns (60.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.063ns = ( 29.107 - 19.044 ) 
    Source Clock Delay      (SCD):    11.326ns = ( 20.848 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.806    13.045    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.169 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.568    13.737    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.833 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.975    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.078 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.417    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.399 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.112    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.208 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.848    scancolor1/MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y3           FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.459    21.307 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/Q
                         net (fo=1, routed)           0.692    21.999    scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[13]
    SLICE_X0Y9           FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.517    29.107    scancolor1/MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y9           FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/C
                         clock pessimism              1.236    30.343    
                         clock uncertainty           -0.035    30.307    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)       -0.058    30.249    scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                         30.249    
                         arrival time                         -21.999    
  -------------------------------------------------------------------
                         slack                                  8.250    

Slack (MET) :             8.264ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.138ns  (logic 0.459ns (40.343%)  route 0.679ns (59.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.063ns = ( 29.107 - 19.044 ) 
    Source Clock Delay      (SCD):    11.326ns = ( 20.848 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.806    13.045    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.169 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.568    13.737    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.833 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.975    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.078 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.417    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.399 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.112    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.208 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.848    scancolor1/MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y5           FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.459    21.307 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[15]/Q
                         net (fo=1, routed)           0.679    21.985    scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[15]
    SLICE_X1Y9           FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.517    29.107    scancolor1/MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y9           FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/C
                         clock pessimism              1.236    30.343    
                         clock uncertainty           -0.035    30.307    
    SLICE_X1Y9           FDRE (Setup_fdre_C_D)       -0.058    30.249    scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]
  -------------------------------------------------------------------
                         required time                         30.249    
                         arrival time                         -21.985    
  -------------------------------------------------------------------
                         slack                                  8.264    

Slack (MET) :             8.270ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.129ns  (logic 0.459ns (40.671%)  route 0.670ns (59.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.063ns = ( 29.107 - 19.044 ) 
    Source Clock Delay      (SCD):    11.326ns = ( 20.848 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.806    13.045    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.169 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.568    13.737    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.833 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.975    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.078 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.417    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.399 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.112    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.208 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.848    scancolor1/MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y5           FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.459    21.307 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[14]/Q
                         net (fo=1, routed)           0.670    21.976    scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[14]
    SLICE_X1Y9           FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.517    29.107    scancolor1/MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y9           FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/C
                         clock pessimism              1.236    30.343    
                         clock uncertainty           -0.035    30.307    
    SLICE_X1Y9           FDRE (Setup_fdre_C_D)       -0.061    30.246    scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]
  -------------------------------------------------------------------
                         required time                         30.246    
                         arrival time                         -21.976    
  -------------------------------------------------------------------
                         slack                                  8.270    

Slack (MET) :             8.305ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.074ns  (logic 0.459ns (42.737%)  route 0.615ns (57.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.063ns = ( 29.107 - 19.044 ) 
    Source Clock Delay      (SCD):    11.326ns = ( 20.848 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.806    13.045    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.169 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.568    13.737    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.833 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.975    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.078 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.417    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.399 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.112    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.208 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.848    scancolor1/MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y5           FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.459    21.307 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[9]/Q
                         net (fo=1, routed)           0.615    21.922    scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[9]
    SLICE_X1Y9           FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.517    29.107    scancolor1/MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y9           FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/C
                         clock pessimism              1.236    30.343    
                         clock uncertainty           -0.035    30.307    
    SLICE_X1Y9           FDRE (Setup_fdre_C_D)       -0.081    30.226    scancolor1/MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]
  -------------------------------------------------------------------
                         required time                         30.226    
                         arrival time                         -21.922    
  -------------------------------------------------------------------
                         slack                                  8.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.295%)  route 0.237ns (62.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    3.492ns
    Clock Pessimism Removal (CPR):    1.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.557     3.492    scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X13Y19         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141     3.633 r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[14]/Q
                         net (fo=4, routed)           0.237     3.870    scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/D[14]
    SLICE_X19Y20         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.852     1.522    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.056     1.578 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.816    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.845 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.851    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.886 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.396    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.827 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.082    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.111 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.820     4.931    scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X19Y20         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[6]/C
                         clock pessimism             -1.181     3.750    
    SLICE_X19Y20         FDRE (Hold_fdre_C_D)         0.070     3.820    scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.820    
                         arrival time                           3.870    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.535%)  route 0.256ns (64.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    3.492ns
    Clock Pessimism Removal (CPR):    1.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.557     3.492    scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X13Y19         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141     3.633 r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[10]/Q
                         net (fo=4, routed)           0.256     3.889    scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/D[10]
    SLICE_X19Y19         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.852     1.522    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.056     1.578 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.816    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.845 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.851    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.886 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.396    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.827 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.082    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.111 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.821     4.932    scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X19Y19         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[2]/C
                         clock pessimism             -1.181     3.751    
    SLICE_X19Y19         FDRE (Hold_fdre_C_D)         0.070     3.821    scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.821    
                         arrival time                           3.889    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.773%)  route 0.289ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    1.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.556     3.491    scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X12Y20         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.141     3.632 r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[11]/Q
                         net (fo=4, routed)           0.289     3.921    scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/D[11]
    SLICE_X19Y20         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.852     1.522    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.056     1.578 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.816    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.845 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.851    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.886 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.396    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.827 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.082    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.111 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.820     4.931    scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X19Y20         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[3]/C
                         clock pessimism             -1.181     3.750    
    SLICE_X19Y20         FDRE (Hold_fdre_C_D)         0.070     3.820    scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.820    
                         arrival time                           3.921    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.560%)  route 0.253ns (66.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    3.492ns
    Clock Pessimism Removal (CPR):    1.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.557     3.492    scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X12Y19         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.128     3.620 r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[15]/Q
                         net (fo=4, routed)           0.253     3.873    scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/D[15]
    SLICE_X19Y20         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.852     1.522    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.056     1.578 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.816    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.845 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.851    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.886 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.396    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.827 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.082    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.111 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.820     4.931    scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X19Y20         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[7]/C
                         clock pessimism             -1.181     3.750    
    SLICE_X19Y20         FDRE (Hold_fdre_C_D)         0.018     3.768    scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.768    
                         arrival time                           3.873    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.806%)  route 0.289ns (67.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    3.492ns
    Clock Pessimism Removal (CPR):    1.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.557     3.492    scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X13Y19         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141     3.633 r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[10]/Q
                         net (fo=4, routed)           0.289     3.922    scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/D[10]
    SLICE_X19Y24         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.852     1.522    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.056     1.578 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.816    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.845 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.851    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.886 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.396    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.827 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.082    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.111 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.815     4.926    scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X19Y24         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[10]/C
                         clock pessimism             -1.181     3.745    
    SLICE_X19Y24         FDRE (Hold_fdre_C_D)         0.070     3.815    scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.815    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.547%)  route 0.353ns (71.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.976ns
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    1.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.554     3.489    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X23Y22         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.141     3.630 r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[9]/Q
                         net (fo=1, routed)           0.353     3.983    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB18_X0Y10         RAMB18E1                                     r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.852     1.522    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.056     1.578 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.816    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.845 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.851    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.886 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.396    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.827 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.082    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.111 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.865     4.976    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.410     3.566    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     3.862    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.862    
                         arrival time                           3.983    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.350%)  route 0.227ns (61.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.976ns
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.554     3.489    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X31Y26         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     3.630 r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[1]/Q
                         net (fo=7, routed)           0.227     3.856    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y10         RAMB18E1                                     r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.852     1.522    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.056     1.578 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.816    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.845 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.851    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.886 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.396    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.827 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.082    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.111 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.865     4.976    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.429     3.547    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     3.730    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.730    
                         arrival time                           3.856    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tuser_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tuser_i_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.194%)  route 0.342ns (70.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    3.488ns
    Clock Pessimism Removal (CPR):    1.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.553     3.488    scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X17Y21         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tuser_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDRE (Prop_fdre_C_Q)         0.141     3.629 r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tuser_reg/Q
                         net (fo=2, routed)           0.342     3.971    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/m_axis_tuser
    SLICE_X23Y20         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tuser_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.852     1.522    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.056     1.578 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.816    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.845 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.851    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.886 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.396    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.827 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.082    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.111 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.823     4.934    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X23Y20         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tuser_i_reg/C
                         clock pessimism             -1.181     3.753    
    SLICE_X23Y20         FDRE (Hold_fdre_C_D)         0.076     3.829    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tuser_i_reg
  -------------------------------------------------------------------
                         required time                         -3.829    
                         arrival time                           3.971    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.296%)  route 0.376ns (72.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.976ns
    Source Clock Delay      (SCD):    3.490ns
    Clock Pessimism Removal (CPR):    1.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.555     3.490    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X23Y20         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.141     3.631 r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[14]/Q
                         net (fo=1, routed)           0.376     4.006    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB18_X0Y10         RAMB18E1                                     r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.852     1.522    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.056     1.578 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.816    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.845 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.851    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.886 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.396    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.827 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.082    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.111 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.865     4.976    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.410     3.566    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.296     3.862    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.862    
                         arrival time                           4.006    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tlast_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tlast_i_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.132%)  route 0.343ns (70.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    3.488ns
    Clock Pessimism Removal (CPR):    1.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.553     3.488    scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X17Y21         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tlast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDRE (Prop_fdre_C_Q)         0.141     3.629 r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tlast_reg/Q
                         net (fo=2, routed)           0.343     3.972    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/m_axis_tlast
    SLICE_X23Y20         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tlast_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.852     1.522    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.056     1.578 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.816    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.845 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.851    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.886 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.396    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.827 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.082    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.111 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.823     4.934    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X23Y20         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tlast_i_reg/C
                         clock pessimism             -1.181     3.753    
    SLICE_X23Y20         FDRE (Hold_fdre_C_D)         0.071     3.824    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tlast_i_reg
  -------------------------------------------------------------------
                         required time                         -3.824    
                         arrival time                           3.972    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk
Waveform(ns):       { 0.000 9.522 }
Period(ns):         19.044
Sources:            { scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y10   scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         19.044      16.889     BUFGCTRL_X0Y4  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y16   scancolor1/MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y2    scancolor1/MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X28Y24   scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/flg_down_valid_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X23Y20   scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X0Y16    scancolor1/MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X0Y16    scancolor1/MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X0Y16    scancolor1/MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X0Y16    scancolor1/MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X23Y20   scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    scancolor1/MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    scancolor1/MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    scancolor1/MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    scancolor1/MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    scancolor1/MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    scancolor1/MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    scancolor1/MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    scancolor1/MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    scancolor1/MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X2Y17    scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X6Y15    scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][12]/C



---------------------------------------------------------------------------------------------------
From Clock:  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
  To Clock:  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :          104  Failing Endpoints,  Worst Slack       -8.815ns,  Total Violation     -488.594ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.815ns  (required time - arrival time)
  Source:                 scancolor1/ga1/r_average2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/ga1/r_average_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.648ns  (logic 10.412ns (55.835%)  route 8.236ns (44.165%))
  Logic Levels:           23  (CARRY4=14 LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.696     1.696    scancolor1/ga1/clk_out1
    DSP48_X0Y10          DSP48E1                                      r  scancolor1/ga1/r_average2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     5.705 r  scancolor1/ga1/r_average2/P[6]
                         net (fo=27, routed)          0.857     6.562    scancolor1/ga1/r_average2_n_99
    SLICE_X28Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.686 r  scancolor1/ga1/g_average[7]_i_429/O
                         net (fo=1, routed)           0.697     7.383    scancolor1/ga1/g_average[7]_i_429_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.890 r  scancolor1/ga1/g_average_reg[7]_i_389/CO[3]
                         net (fo=1, routed)           0.000     7.890    scancolor1/ga1/g_average_reg[7]_i_389_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  scancolor1/ga1/g_average_reg[7]_i_338/CO[3]
                         net (fo=1, routed)           0.000     8.004    scancolor1/ga1/g_average_reg[7]_i_338_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  scancolor1/ga1/g_average_reg[7]_i_260/CO[3]
                         net (fo=1, routed)           0.000     8.118    scancolor1/ga1/g_average_reg[7]_i_260_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.452 r  scancolor1/ga1/g_average_reg[7]_i_244/O[1]
                         net (fo=3, routed)           1.059     9.511    scancolor1_n_449
    SLICE_X18Y28         LUT3 (Prop_lut3_I0_O)        0.303     9.814 r  g_average[7]_i_249/O
                         net (fo=2, routed)           0.860    10.674    scancolor1/ga1/g_average_reg[7]_i_149_3
    SLICE_X25Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.798 r  scancolor1/ga1/g_average[7]_i_202/O
                         net (fo=1, routed)           0.000    10.798    scancolor1/ga1/g_average[7]_i_202_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.199 r  scancolor1/ga1/g_average_reg[7]_i_149/CO[3]
                         net (fo=1, routed)           0.000    11.199    scancolor1/ga1/g_average_reg[7]_i_149_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.533 f  scancolor1/ga1/g_average_reg[7]_i_145/O[1]
                         net (fo=14, routed)          0.868    12.401    scancolor1_n_483
    SLICE_X26Y33         LUT3 (Prop_lut3_I2_O)        0.303    12.704 r  g_average[7]_i_295/O
                         net (fo=1, routed)           0.482    13.186    g_average[7]_i_295_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.736 r  g_average_reg[7]_i_214/CO[3]
                         net (fo=1, routed)           0.000    13.736    g_average_reg[7]_i_214_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.955 r  g_average_reg[7]_i_166/O[0]
                         net (fo=3, routed)           0.835    14.790    scancolor1/ga1/g_average_reg[7]_i_175_0[0]
    SLICE_X23Y31         LUT4 (Prop_lut4_I1_O)        0.295    15.085 r  scancolor1/ga1/g_average[7]_i_231/O
                         net (fo=1, routed)           0.000    15.085    scancolor1/ga1/g_average[7]_i_231_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.617 r  scancolor1/ga1/g_average_reg[7]_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.617    scancolor1/ga1/g_average_reg[7]_i_175_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.731 r  scancolor1/ga1/g_average_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    15.731    scancolor1/ga1/g_average_reg[7]_i_126_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.002 r  scancolor1/ga1/g_average_reg[7]_i_94/CO[0]
                         net (fo=11, routed)          0.378    16.379    scancolor1/ga1/g_average_reg[7]_i_94_n_3
    SLICE_X23Y35         LUT3 (Prop_lut3_I2_O)        0.373    16.752 r  scancolor1/ga1/g_average[7]_i_114/O
                         net (fo=32, routed)          0.716    17.469    scancolor1/ga1/g_average[7]_i_114_n_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I3_O)        0.124    17.593 r  scancolor1/ga1/r_average[7]_i_36/O
                         net (fo=1, routed)           0.756    18.349    scancolor1/ga1/r_average[7]_i_36_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.734 r  scancolor1/ga1/r_average_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.734    scancolor1/ga1/r_average_reg[7]_i_19_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.848 r  scancolor1/ga1/r_average_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.848    scancolor1/ga1/r_average_reg[7]_i_8_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.119 r  scancolor1/ga1/r_average_reg[7]_i_5/CO[0]
                         net (fo=1, routed)           0.577    19.695    scancolor1/ga1/r_average_reg[7]_i_5_n_3
    SLICE_X19Y40         LUT4 (Prop_lut4_I3_O)        0.373    20.068 r  scancolor1/ga1/r_average[7]_i_3/O
                         net (fo=1, routed)           0.151    20.220    scancolor1/ga1/p_1_in[7]
    SLICE_X19Y40         LUT6 (Prop_lut6_I5_O)        0.124    20.344 r  scancolor1/ga1/r_average[7]_i_1/O
                         net (fo=1, routed)           0.000    20.344    scancolor1/ga1/r_average[7]_i_1_n_0
    SLICE_X19Y40         FDRE                                         r  scancolor1/ga1/r_average_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.497    11.497    scancolor1/ga1/clk_out1
    SLICE_X19Y40         FDRE                                         r  scancolor1/ga1/r_average_reg[7]/C
                         clock pessimism              0.075    11.572    
                         clock uncertainty           -0.074    11.498    
    SLICE_X19Y40         FDRE (Setup_fdre_C_D)        0.031    11.529    scancolor1/ga1/r_average_reg[7]
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                         -20.344    
  -------------------------------------------------------------------
                         slack                                 -8.815    

Slack (VIOLATED) :        -8.771ns  (required time - arrival time)
  Source:                 scancolor1/ga1/r_average2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/ga1/g_average_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.603ns  (logic 10.439ns (56.114%)  route 8.164ns (43.886%))
  Logic Levels:           22  (CARRY4=13 LUT3=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.696     1.696    scancolor1/ga1/clk_out1
    DSP48_X0Y10          DSP48E1                                      r  scancolor1/ga1/r_average2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     5.705 r  scancolor1/ga1/r_average2/P[6]
                         net (fo=27, routed)          0.857     6.562    scancolor1/ga1/r_average2_n_99
    SLICE_X28Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.686 r  scancolor1/ga1/g_average[7]_i_429/O
                         net (fo=1, routed)           0.697     7.383    scancolor1/ga1/g_average[7]_i_429_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.890 r  scancolor1/ga1/g_average_reg[7]_i_389/CO[3]
                         net (fo=1, routed)           0.000     7.890    scancolor1/ga1/g_average_reg[7]_i_389_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  scancolor1/ga1/g_average_reg[7]_i_338/CO[3]
                         net (fo=1, routed)           0.000     8.004    scancolor1/ga1/g_average_reg[7]_i_338_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  scancolor1/ga1/g_average_reg[7]_i_260/CO[3]
                         net (fo=1, routed)           0.000     8.118    scancolor1/ga1/g_average_reg[7]_i_260_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.452 r  scancolor1/ga1/g_average_reg[7]_i_244/O[1]
                         net (fo=3, routed)           1.059     9.511    scancolor1_n_449
    SLICE_X18Y28         LUT3 (Prop_lut3_I0_O)        0.303     9.814 r  g_average[7]_i_249/O
                         net (fo=2, routed)           0.860    10.674    scancolor1/ga1/g_average_reg[7]_i_149_3
    SLICE_X25Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.798 r  scancolor1/ga1/g_average[7]_i_202/O
                         net (fo=1, routed)           0.000    10.798    scancolor1/ga1/g_average[7]_i_202_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.199 r  scancolor1/ga1/g_average_reg[7]_i_149/CO[3]
                         net (fo=1, routed)           0.000    11.199    scancolor1/ga1/g_average_reg[7]_i_149_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.533 f  scancolor1/ga1/g_average_reg[7]_i_145/O[1]
                         net (fo=14, routed)          0.868    12.401    scancolor1_n_483
    SLICE_X26Y33         LUT3 (Prop_lut3_I2_O)        0.303    12.704 r  g_average[7]_i_295/O
                         net (fo=1, routed)           0.482    13.186    g_average[7]_i_295_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.736 r  g_average_reg[7]_i_214/CO[3]
                         net (fo=1, routed)           0.000    13.736    g_average_reg[7]_i_214_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.955 r  g_average_reg[7]_i_166/O[0]
                         net (fo=3, routed)           0.835    14.790    scancolor1/ga1/g_average_reg[7]_i_175_0[0]
    SLICE_X23Y31         LUT4 (Prop_lut4_I1_O)        0.295    15.085 r  scancolor1/ga1/g_average[7]_i_231/O
                         net (fo=1, routed)           0.000    15.085    scancolor1/ga1/g_average[7]_i_231_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.617 r  scancolor1/ga1/g_average_reg[7]_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.617    scancolor1/ga1/g_average_reg[7]_i_175_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.731 r  scancolor1/ga1/g_average_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    15.731    scancolor1/ga1/g_average_reg[7]_i_126_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.002 r  scancolor1/ga1/g_average_reg[7]_i_94/CO[0]
                         net (fo=11, routed)          0.354    16.356    scancolor1/ga1/g_average_reg[7]_i_94_n_3
    SLICE_X23Y34         LUT5 (Prop_lut5_I3_O)        0.373    16.729 f  scancolor1/ga1/g_average[7]_i_120/O
                         net (fo=4, routed)           0.915    17.644    scancolor1/ga1/g_average[7]_i_120_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I1_O)        0.124    17.768 r  scancolor1/ga1/g_average[7]_i_87/O
                         net (fo=1, routed)           0.529    18.297    scancolor1/ga1/g_average[7]_i_87_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.823 r  scancolor1/ga1/g_average_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.000    18.823    scancolor1/ga1/g_average_reg[7]_i_79_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.094 r  scancolor1/ga1/g_average_reg[7]_i_43/CO[0]
                         net (fo=1, routed)           0.559    19.653    scancolor1/ga1_n_507
    SLICE_X19Y38         LUT6 (Prop_lut6_I0_O)        0.373    20.026 r  scancolor1/g_average[7]_i_6/O
                         net (fo=1, routed)           0.149    20.175    scancolor1/ga1/g_average_reg[7]_1
    SLICE_X19Y38         LUT6 (Prop_lut6_I5_O)        0.124    20.299 r  scancolor1/ga1/g_average[7]_i_1/O
                         net (fo=1, routed)           0.000    20.299    scancolor1/ga1/g_average[7]_i_1_n_0
    SLICE_X19Y38         FDRE                                         r  scancolor1/ga1/g_average_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.496    11.496    scancolor1/ga1/clk_out1
    SLICE_X19Y38         FDRE                                         r  scancolor1/ga1/g_average_reg[7]/C
                         clock pessimism              0.075    11.571    
                         clock uncertainty           -0.074    11.497    
    SLICE_X19Y38         FDRE (Setup_fdre_C_D)        0.031    11.528    scancolor1/ga1/g_average_reg[7]
  -------------------------------------------------------------------
                         required time                         11.528    
                         arrival time                         -20.299    
  -------------------------------------------------------------------
                         slack                                 -8.771    

Slack (VIOLATED) :        -8.598ns  (required time - arrival time)
  Source:                 scancolor1/ga1/g_average2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/ga1/b_average_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.357ns  (logic 9.858ns (53.701%)  route 8.499ns (46.299%))
  Logic Levels:           18  (CARRY4=10 LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.713     1.713    scancolor1/ga1/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  scancolor1/ga1/g_average2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      4.009     5.722 r  scancolor1/ga1/g_average2/P[11]
                         net (fo=26, routed)          1.226     6.948    scancolor1/ga1/g_average2_n_94
    SLICE_X23Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.072 r  scancolor1/ga1/b_average[7]_i_374/O
                         net (fo=1, routed)           0.938     8.010    scancolor1/ga1/b_average[7]_i_374_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.517 r  scancolor1/ga1/b_average_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000     8.517    scancolor1/ga1/b_average_reg[7]_i_242_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.830 r  scancolor1/ga1/b_average_reg[7]_i_239/O[3]
                         net (fo=4, routed)           1.117     9.947    scancolor1/ga1/g_average2_20[3]
    SLICE_X22Y47         LUT6 (Prop_lut6_I0_O)        0.306    10.253 r  scancolor1/ga1/b_average[7]_i_139/O
                         net (fo=2, routed)           0.710    10.963    scancolor1/ga1/b_average[7]_i_139_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I0_O)        0.124    11.087 r  scancolor1/ga1/b_average[7]_i_143/O
                         net (fo=1, routed)           0.000    11.087    scancolor1/ga1/b_average[7]_i_143_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.637 r  scancolor1/ga1/b_average_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    11.637    scancolor1/ga1/b_average_reg[7]_i_83_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.971 r  scancolor1/ga1/b_average_reg[7]_i_41/O[1]
                         net (fo=12, routed)          0.908    12.879    scancolor1_n_579
    SLICE_X15Y46         LUT3 (Prop_lut3_I0_O)        0.303    13.182 r  b_average[7]_i_156/O
                         net (fo=1, routed)           0.624    13.805    b_average[7]_i_156_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    14.401 r  b_average_reg[7]_i_88/O[3]
                         net (fo=3, routed)           0.812    15.213    scancolor1/ga1/b_average_reg[7]_i_92_0[3]
    SLICE_X18Y45         LUT4 (Prop_lut4_I1_O)        0.306    15.519 r  scancolor1/ga1/b_average[7]_i_167/O
                         net (fo=1, routed)           0.000    15.519    scancolor1/ga1/b_average[7]_i_167_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.895 r  scancolor1/ga1/b_average_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000    15.895    scancolor1/ga1/b_average_reg[7]_i_92_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.149 r  scancolor1/ga1/b_average_reg[7]_i_40/CO[0]
                         net (fo=11, routed)          0.403    16.552    scancolor1/ga1/b_average_reg[7]_i_40_n_3
    SLICE_X19Y47         LUT3 (Prop_lut3_I2_O)        0.367    16.919 r  scancolor1/ga1/b_average[7]_i_80/O
                         net (fo=32, routed)          0.854    17.773    scancolor1/ga1/b_average[7]_i_80_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I3_O)        0.124    17.897 r  scancolor1/ga1/b_average[7]_i_73/O
                         net (fo=1, routed)           0.338    18.235    scancolor1/ga1/b_average[7]_i_73_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.742 r  scancolor1/ga1/b_average_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.742    scancolor1/ga1/b_average_reg[7]_i_29_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.856 r  scancolor1/ga1/b_average_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.856    scancolor1/ga1/b_average_reg[7]_i_7_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.127 r  scancolor1/ga1/b_average_reg[7]_i_3/CO[0]
                         net (fo=1, routed)           0.570    19.697    scancolor1/p_4_in
    SLICE_X12Y42         LUT6 (Prop_lut6_I3_O)        0.373    20.070 r  scancolor1/b_average[7]_i_1/O
                         net (fo=1, routed)           0.000    20.070    scancolor1/ga1/b_average_reg[7]_1
    SLICE_X12Y42         FDRE                                         r  scancolor1/ga1/b_average_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.511    11.511    scancolor1/ga1/clk_out1
    SLICE_X12Y42         FDRE                                         r  scancolor1/ga1/b_average_reg[7]/C
                         clock pessimism              0.003    11.514    
                         clock uncertainty           -0.074    11.440    
    SLICE_X12Y42         FDRE (Setup_fdre_C_D)        0.032    11.472    scancolor1/ga1/b_average_reg[7]
  -------------------------------------------------------------------
                         required time                         11.472    
                         arrival time                         -20.070    
  -------------------------------------------------------------------
                         slack                                 -8.598    

Slack (VIOLATED) :        -5.427ns  (required time - arrival time)
  Source:                 scancolor1/ga1/bcnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/ga1/r_average2/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.948ns  (logic 5.787ns (38.713%)  route 9.161ns (61.287%))
  Logic Levels:           19  (CARRY4=11 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.623     1.623    scancolor1/ga1/clk_out1
    SLICE_X9Y30          FDRE                                         r  scancolor1/ga1/bcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     2.079 r  scancolor1/ga1/bcnt_reg[9]/Q
                         net (fo=25, routed)          1.633     3.713    scancolor1/ga1/bcnt_reg[9]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.153     3.866 r  scancolor1/ga1/blue[3]_i_93/O
                         net (fo=2, routed)           0.679     4.545    scancolor1/ga1/blue[3]_i_93_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.331     4.876 r  scancolor1/ga1/blue[3]_i_97/O
                         net (fo=1, routed)           0.000     4.876    scancolor1/ga1/blue[3]_i_97_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.252 r  scancolor1/ga1/blue_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.252    scancolor1/ga1/blue_reg[3]_i_41_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.369 r  scancolor1/ga1/blue_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.369    scancolor1/ga1/blue_reg[3]_i_24_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.486 r  scancolor1/ga1/blue_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.486    scancolor1/ga1/blue_reg[7]_i_13_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.705 r  scancolor1/ga1/blue_reg[11]_i_12/O[0]
                         net (fo=3, routed)           1.171     6.876    scancolor1_n_375
    SLICE_X8Y36          LUT3 (Prop_lut3_I1_O)        0.295     7.171 r  blue[7]_i_12/O
                         net (fo=2, routed)           0.429     7.600    blue[7]_i_12_n_0
    SLICE_X8Y35          LUT5 (Prop_lut5_I1_O)        0.124     7.724 r  blue[7]_i_4/O
                         net (fo=2, routed)           0.573     8.297    blue[7]_i_4_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I0_O)        0.124     8.421 r  blue[7]_i_8/O
                         net (fo=1, routed)           0.000     8.421    scancolor1/ga1/r_average2_30[3]
    SLICE_X4Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.822 r  scancolor1/ga1/blue_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.822    scancolor1/ga1/blue_reg[7]_i_2_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.936 r  scancolor1/ga1/blue_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.936    scancolor1/ga1/blue_reg[11]_i_2_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.270 r  scancolor1/ga1/blue_reg[15]_i_2/O[1]
                         net (fo=11, routed)          1.544    10.814    scancolor1_n_394
    SLICE_X7Y36          LUT6 (Prop_lut6_I2_O)        0.303    11.117 r  blue[15]_i_103/O
                         net (fo=1, routed)           0.000    11.117    blue[15]_i_103_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.649 r  blue_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.649    blue_reg[15]_i_39_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.983 r  blue_reg[15]_i_17/O[1]
                         net (fo=3, routed)           0.862    12.845    scancolor1/ga1/blue_reg[15]_i_14_0[1]
    SLICE_X6Y37          LUT4 (Prop_lut4_I1_O)        0.303    13.148 r  scancolor1/ga1/blue[15]_i_37/O
                         net (fo=1, routed)           0.000    13.148    scancolor1/ga1/blue[15]_i_37_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.681 r  scancolor1/ga1/blue_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.681    scancolor1/ga1/blue_reg[15]_i_14_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.935 r  scancolor1/ga1/blue_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          1.040    14.974    scancolor1/ga1/blue_reg[15]_i_3_n_3
    SLICE_X10Y31         LUT5 (Prop_lut5_I1_O)        0.367    15.341 r  scancolor1/ga1/blue[7]_i_1/O
                         net (fo=2, routed)           1.231    16.572    scancolor1/ga1/blue[7]_i_1_n_0
    DSP48_X0Y10          DSP48E1                                      r  scancolor1/ga1/r_average2/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.578    11.578    scancolor1/ga1/clk_out1
    DSP48_X0Y10          DSP48E1                                      r  scancolor1/ga1/r_average2/CLK
                         clock pessimism              0.003    11.581    
                         clock uncertainty           -0.074    11.506    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362    11.144    scancolor1/ga1/r_average2
  -------------------------------------------------------------------
                         required time                         11.144    
                         arrival time                         -16.572    
  -------------------------------------------------------------------
                         slack                                 -5.427    

Slack (VIOLATED) :        -5.333ns  (required time - arrival time)
  Source:                 scancolor1/ga1/gcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/ga1/r_average2__0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.861ns  (logic 6.177ns (41.566%)  route 8.684ns (58.434%))
  Logic Levels:           20  (CARRY4=13 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 11.588 - 10.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.698     1.698    scancolor1/ga1/clk_out1
    SLICE_X33Y43         FDRE                                         r  scancolor1/ga1/gcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  scancolor1/ga1/gcnt_reg[4]/Q
                         net (fo=25, routed)          1.835     3.989    scancolor1/ga1/gcnt_reg[7]_0[4]
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.154     4.143 r  scancolor1/ga1/green[3]_i_190/O
                         net (fo=2, routed)           0.415     4.558    scancolor1/ga1/green[3]_i_190_n_0
    SLICE_X39Y38         LUT4 (Prop_lut4_I3_O)        0.327     4.885 r  scancolor1/ga1/green[3]_i_194/O
                         net (fo=1, routed)           0.000     4.885    scancolor1/ga1/green[3]_i_194_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.286 r  scancolor1/ga1/green_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000     5.286    scancolor1/ga1/green_reg[3]_i_167_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.400 r  scancolor1/ga1/green_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000     5.400    scancolor1/ga1/green_reg[3]_i_134_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.514 r  scancolor1/ga1/green_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000     5.514    scancolor1/ga1/green_reg[3]_i_90_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.827 r  scancolor1/ga1/green_reg[3]_i_45/O[3]
                         net (fo=2, routed)           0.903     6.730    scancolor1_n_150
    SLICE_X35Y38         LUT5 (Prop_lut5_I0_O)        0.306     7.036 r  green[3]_i_18/O
                         net (fo=2, routed)           0.943     7.979    green[3]_i_18_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.103 r  green[3]_i_22/O
                         net (fo=1, routed)           0.000     8.103    scancolor1/ga1/green_reg[3]_i_2_1[0]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.635 r  scancolor1/ga1/green_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.635    scancolor1/ga1/green_reg[3]_i_4_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  scancolor1/ga1/green_reg[3]_i_2/O[1]
                         net (fo=10, routed)          1.044    10.014    scancolor1_n_251
    SLICE_X32Y45         LUT3 (Prop_lut3_I0_O)        0.303    10.317 r  green[15]_i_185/O
                         net (fo=1, routed)           0.756    11.073    green[15]_i_185_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.599 r  green_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    11.599    green_reg[15]_i_152_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.713 r  green_reg[15]_i_123/CO[3]
                         net (fo=1, routed)           0.000    11.713    green_reg[15]_i_123_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.827 r  green_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    11.827    green_reg[15]_i_95_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.941 r  green_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.941    green_reg[15]_i_39_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.275 r  green_reg[15]_i_17/O[1]
                         net (fo=3, routed)           1.035    13.310    scancolor1/ga1/green_reg[15]_i_14_0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.303    13.613 r  scancolor1/ga1/green[15]_i_37/O
                         net (fo=1, routed)           0.000    13.613    scancolor1/ga1/green[15]_i_37_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.163 r  scancolor1/ga1/green_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.163    scancolor1/ga1/green_reg[15]_i_14_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.434 r  scancolor1/ga1/green_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.947    15.381    scancolor1/ga1/green_reg[15]_i_3_n_3
    SLICE_X34Y36         LUT5 (Prop_lut5_I1_O)        0.373    15.754 r  scancolor1/ga1/green[5]_i_1/O
                         net (fo=2, routed)           0.805    16.559    scancolor1/ga1/green[5]_i_1_n_0
    DSP48_X0Y14          DSP48E1                                      r  scancolor1/ga1/r_average2__0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.588    11.588    scancolor1/ga1/clk_out1
    DSP48_X0Y14          DSP48E1                                      r  scancolor1/ga1/r_average2__0/CLK
                         clock pessimism              0.075    11.663    
                         clock uncertainty           -0.074    11.588    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362    11.226    scancolor1/ga1/r_average2__0
  -------------------------------------------------------------------
                         required time                         11.226    
                         arrival time                         -16.559    
  -------------------------------------------------------------------
                         slack                                 -5.333    

Slack (VIOLATED) :        -5.319ns  (required time - arrival time)
  Source:                 scancolor1/ga1/gcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/ga1/r_average2__0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.847ns  (logic 6.177ns (41.604%)  route 8.670ns (58.396%))
  Logic Levels:           20  (CARRY4=13 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 11.588 - 10.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.698     1.698    scancolor1/ga1/clk_out1
    SLICE_X33Y43         FDRE                                         r  scancolor1/ga1/gcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  scancolor1/ga1/gcnt_reg[4]/Q
                         net (fo=25, routed)          1.835     3.989    scancolor1/ga1/gcnt_reg[7]_0[4]
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.154     4.143 r  scancolor1/ga1/green[3]_i_190/O
                         net (fo=2, routed)           0.415     4.558    scancolor1/ga1/green[3]_i_190_n_0
    SLICE_X39Y38         LUT4 (Prop_lut4_I3_O)        0.327     4.885 r  scancolor1/ga1/green[3]_i_194/O
                         net (fo=1, routed)           0.000     4.885    scancolor1/ga1/green[3]_i_194_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.286 r  scancolor1/ga1/green_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000     5.286    scancolor1/ga1/green_reg[3]_i_167_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.400 r  scancolor1/ga1/green_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000     5.400    scancolor1/ga1/green_reg[3]_i_134_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.514 r  scancolor1/ga1/green_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000     5.514    scancolor1/ga1/green_reg[3]_i_90_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.827 r  scancolor1/ga1/green_reg[3]_i_45/O[3]
                         net (fo=2, routed)           0.903     6.730    scancolor1_n_150
    SLICE_X35Y38         LUT5 (Prop_lut5_I0_O)        0.306     7.036 r  green[3]_i_18/O
                         net (fo=2, routed)           0.943     7.979    green[3]_i_18_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.103 r  green[3]_i_22/O
                         net (fo=1, routed)           0.000     8.103    scancolor1/ga1/green_reg[3]_i_2_1[0]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.635 r  scancolor1/ga1/green_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.635    scancolor1/ga1/green_reg[3]_i_4_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  scancolor1/ga1/green_reg[3]_i_2/O[1]
                         net (fo=10, routed)          1.044    10.014    scancolor1_n_251
    SLICE_X32Y45         LUT3 (Prop_lut3_I0_O)        0.303    10.317 r  green[15]_i_185/O
                         net (fo=1, routed)           0.756    11.073    green[15]_i_185_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.599 r  green_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    11.599    green_reg[15]_i_152_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.713 r  green_reg[15]_i_123/CO[3]
                         net (fo=1, routed)           0.000    11.713    green_reg[15]_i_123_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.827 r  green_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    11.827    green_reg[15]_i_95_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.941 r  green_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.941    green_reg[15]_i_39_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.275 r  green_reg[15]_i_17/O[1]
                         net (fo=3, routed)           1.035    13.310    scancolor1/ga1/green_reg[15]_i_14_0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.303    13.613 r  scancolor1/ga1/green[15]_i_37/O
                         net (fo=1, routed)           0.000    13.613    scancolor1/ga1/green[15]_i_37_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.163 r  scancolor1/ga1/green_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.163    scancolor1/ga1/green_reg[15]_i_14_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.434 r  scancolor1/ga1/green_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.948    15.382    scancolor1/ga1/green_reg[15]_i_3_n_3
    SLICE_X34Y35         LUT5 (Prop_lut5_I1_O)        0.373    15.755 r  scancolor1/ga1/green[3]_i_1/O
                         net (fo=2, routed)           0.790    16.546    scancolor1/ga1/green[3]_i_1_n_0
    DSP48_X0Y14          DSP48E1                                      r  scancolor1/ga1/r_average2__0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.588    11.588    scancolor1/ga1/clk_out1
    DSP48_X0Y14          DSP48E1                                      r  scancolor1/ga1/r_average2__0/CLK
                         clock pessimism              0.075    11.663    
                         clock uncertainty           -0.074    11.588    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362    11.226    scancolor1/ga1/r_average2__0
  -------------------------------------------------------------------
                         required time                         11.226    
                         arrival time                         -16.546    
  -------------------------------------------------------------------
                         slack                                 -5.319    

Slack (VIOLATED) :        -5.318ns  (required time - arrival time)
  Source:                 scancolor1/ga1/gcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/ga1/r_average2__0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.846ns  (logic 6.177ns (41.607%)  route 8.669ns (58.393%))
  Logic Levels:           20  (CARRY4=13 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 11.588 - 10.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.698     1.698    scancolor1/ga1/clk_out1
    SLICE_X33Y43         FDRE                                         r  scancolor1/ga1/gcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  scancolor1/ga1/gcnt_reg[4]/Q
                         net (fo=25, routed)          1.835     3.989    scancolor1/ga1/gcnt_reg[7]_0[4]
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.154     4.143 r  scancolor1/ga1/green[3]_i_190/O
                         net (fo=2, routed)           0.415     4.558    scancolor1/ga1/green[3]_i_190_n_0
    SLICE_X39Y38         LUT4 (Prop_lut4_I3_O)        0.327     4.885 r  scancolor1/ga1/green[3]_i_194/O
                         net (fo=1, routed)           0.000     4.885    scancolor1/ga1/green[3]_i_194_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.286 r  scancolor1/ga1/green_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000     5.286    scancolor1/ga1/green_reg[3]_i_167_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.400 r  scancolor1/ga1/green_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000     5.400    scancolor1/ga1/green_reg[3]_i_134_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.514 r  scancolor1/ga1/green_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000     5.514    scancolor1/ga1/green_reg[3]_i_90_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.827 r  scancolor1/ga1/green_reg[3]_i_45/O[3]
                         net (fo=2, routed)           0.903     6.730    scancolor1_n_150
    SLICE_X35Y38         LUT5 (Prop_lut5_I0_O)        0.306     7.036 r  green[3]_i_18/O
                         net (fo=2, routed)           0.943     7.979    green[3]_i_18_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.103 r  green[3]_i_22/O
                         net (fo=1, routed)           0.000     8.103    scancolor1/ga1/green_reg[3]_i_2_1[0]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.635 r  scancolor1/ga1/green_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.635    scancolor1/ga1/green_reg[3]_i_4_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  scancolor1/ga1/green_reg[3]_i_2/O[1]
                         net (fo=10, routed)          1.044    10.014    scancolor1_n_251
    SLICE_X32Y45         LUT3 (Prop_lut3_I0_O)        0.303    10.317 r  green[15]_i_185/O
                         net (fo=1, routed)           0.756    11.073    green[15]_i_185_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.599 r  green_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    11.599    green_reg[15]_i_152_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.713 r  green_reg[15]_i_123/CO[3]
                         net (fo=1, routed)           0.000    11.713    green_reg[15]_i_123_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.827 r  green_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    11.827    green_reg[15]_i_95_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.941 r  green_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.941    green_reg[15]_i_39_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.275 r  green_reg[15]_i_17/O[1]
                         net (fo=3, routed)           1.035    13.310    scancolor1/ga1/green_reg[15]_i_14_0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.303    13.613 r  scancolor1/ga1/green[15]_i_37/O
                         net (fo=1, routed)           0.000    13.613    scancolor1/ga1/green[15]_i_37_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.163 r  scancolor1/ga1/green_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.163    scancolor1/ga1/green_reg[15]_i_14_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.434 r  scancolor1/ga1/green_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.947    15.381    scancolor1/ga1/green_reg[15]_i_3_n_3
    SLICE_X34Y36         LUT5 (Prop_lut5_I1_O)        0.373    15.754 r  scancolor1/ga1/green[7]_i_1/O
                         net (fo=2, routed)           0.790    16.545    scancolor1/ga1/green[7]_i_1_n_0
    DSP48_X0Y14          DSP48E1                                      r  scancolor1/ga1/r_average2__0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.588    11.588    scancolor1/ga1/clk_out1
    DSP48_X0Y14          DSP48E1                                      r  scancolor1/ga1/r_average2__0/CLK
                         clock pessimism              0.075    11.663    
                         clock uncertainty           -0.074    11.588    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362    11.226    scancolor1/ga1/r_average2__0
  -------------------------------------------------------------------
                         required time                         11.226    
                         arrival time                         -16.545    
  -------------------------------------------------------------------
                         slack                                 -5.318    

Slack (VIOLATED) :        -5.315ns  (required time - arrival time)
  Source:                 scancolor1/ga1/bcnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/ga1/r_average2/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.836ns  (logic 5.787ns (39.006%)  route 9.049ns (60.994%))
  Logic Levels:           19  (CARRY4=11 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.623     1.623    scancolor1/ga1/clk_out1
    SLICE_X9Y30          FDRE                                         r  scancolor1/ga1/bcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     2.079 r  scancolor1/ga1/bcnt_reg[9]/Q
                         net (fo=25, routed)          1.633     3.713    scancolor1/ga1/bcnt_reg[9]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.153     3.866 r  scancolor1/ga1/blue[3]_i_93/O
                         net (fo=2, routed)           0.679     4.545    scancolor1/ga1/blue[3]_i_93_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.331     4.876 r  scancolor1/ga1/blue[3]_i_97/O
                         net (fo=1, routed)           0.000     4.876    scancolor1/ga1/blue[3]_i_97_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.252 r  scancolor1/ga1/blue_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.252    scancolor1/ga1/blue_reg[3]_i_41_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.369 r  scancolor1/ga1/blue_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.369    scancolor1/ga1/blue_reg[3]_i_24_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.486 r  scancolor1/ga1/blue_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.486    scancolor1/ga1/blue_reg[7]_i_13_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.705 r  scancolor1/ga1/blue_reg[11]_i_12/O[0]
                         net (fo=3, routed)           1.171     6.876    scancolor1_n_375
    SLICE_X8Y36          LUT3 (Prop_lut3_I1_O)        0.295     7.171 r  blue[7]_i_12/O
                         net (fo=2, routed)           0.429     7.600    blue[7]_i_12_n_0
    SLICE_X8Y35          LUT5 (Prop_lut5_I1_O)        0.124     7.724 r  blue[7]_i_4/O
                         net (fo=2, routed)           0.573     8.297    blue[7]_i_4_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I0_O)        0.124     8.421 r  blue[7]_i_8/O
                         net (fo=1, routed)           0.000     8.421    scancolor1/ga1/r_average2_30[3]
    SLICE_X4Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.822 r  scancolor1/ga1/blue_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.822    scancolor1/ga1/blue_reg[7]_i_2_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.936 r  scancolor1/ga1/blue_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.936    scancolor1/ga1/blue_reg[11]_i_2_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.270 r  scancolor1/ga1/blue_reg[15]_i_2/O[1]
                         net (fo=11, routed)          1.544    10.814    scancolor1_n_394
    SLICE_X7Y36          LUT6 (Prop_lut6_I2_O)        0.303    11.117 r  blue[15]_i_103/O
                         net (fo=1, routed)           0.000    11.117    blue[15]_i_103_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.649 r  blue_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.649    blue_reg[15]_i_39_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.983 r  blue_reg[15]_i_17/O[1]
                         net (fo=3, routed)           0.862    12.845    scancolor1/ga1/blue_reg[15]_i_14_0[1]
    SLICE_X6Y37          LUT4 (Prop_lut4_I1_O)        0.303    13.148 r  scancolor1/ga1/blue[15]_i_37/O
                         net (fo=1, routed)           0.000    13.148    scancolor1/ga1/blue[15]_i_37_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.681 r  scancolor1/ga1/blue_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.681    scancolor1/ga1/blue_reg[15]_i_14_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.935 r  scancolor1/ga1/blue_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.755    14.690    scancolor1/ga1/blue_reg[15]_i_3_n_3
    SLICE_X10Y32         LUT5 (Prop_lut5_I1_O)        0.367    15.057 r  scancolor1/ga1/blue[3]_i_1/O
                         net (fo=2, routed)           1.403    16.460    scancolor1/ga1/blue[3]_i_1_n_0
    DSP48_X0Y10          DSP48E1                                      r  scancolor1/ga1/r_average2/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.578    11.578    scancolor1/ga1/clk_out1
    DSP48_X0Y10          DSP48E1                                      r  scancolor1/ga1/r_average2/CLK
                         clock pessimism              0.003    11.581    
                         clock uncertainty           -0.074    11.506    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362    11.144    scancolor1/ga1/r_average2
  -------------------------------------------------------------------
                         required time                         11.144    
                         arrival time                         -16.460    
  -------------------------------------------------------------------
                         slack                                 -5.315    

Slack (VIOLATED) :        -5.305ns  (required time - arrival time)
  Source:                 scancolor1/ga1/gcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/ga1/r_average2__0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.833ns  (logic 6.177ns (41.644%)  route 8.656ns (58.356%))
  Logic Levels:           20  (CARRY4=13 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 11.588 - 10.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.698     1.698    scancolor1/ga1/clk_out1
    SLICE_X33Y43         FDRE                                         r  scancolor1/ga1/gcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  scancolor1/ga1/gcnt_reg[4]/Q
                         net (fo=25, routed)          1.835     3.989    scancolor1/ga1/gcnt_reg[7]_0[4]
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.154     4.143 r  scancolor1/ga1/green[3]_i_190/O
                         net (fo=2, routed)           0.415     4.558    scancolor1/ga1/green[3]_i_190_n_0
    SLICE_X39Y38         LUT4 (Prop_lut4_I3_O)        0.327     4.885 r  scancolor1/ga1/green[3]_i_194/O
                         net (fo=1, routed)           0.000     4.885    scancolor1/ga1/green[3]_i_194_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.286 r  scancolor1/ga1/green_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000     5.286    scancolor1/ga1/green_reg[3]_i_167_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.400 r  scancolor1/ga1/green_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000     5.400    scancolor1/ga1/green_reg[3]_i_134_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.514 r  scancolor1/ga1/green_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000     5.514    scancolor1/ga1/green_reg[3]_i_90_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.827 r  scancolor1/ga1/green_reg[3]_i_45/O[3]
                         net (fo=2, routed)           0.903     6.730    scancolor1_n_150
    SLICE_X35Y38         LUT5 (Prop_lut5_I0_O)        0.306     7.036 r  green[3]_i_18/O
                         net (fo=2, routed)           0.943     7.979    green[3]_i_18_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.103 r  green[3]_i_22/O
                         net (fo=1, routed)           0.000     8.103    scancolor1/ga1/green_reg[3]_i_2_1[0]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.635 r  scancolor1/ga1/green_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.635    scancolor1/ga1/green_reg[3]_i_4_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  scancolor1/ga1/green_reg[3]_i_2/O[1]
                         net (fo=10, routed)          1.044    10.014    scancolor1_n_251
    SLICE_X32Y45         LUT3 (Prop_lut3_I0_O)        0.303    10.317 r  green[15]_i_185/O
                         net (fo=1, routed)           0.756    11.073    green[15]_i_185_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.599 r  green_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    11.599    green_reg[15]_i_152_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.713 r  green_reg[15]_i_123/CO[3]
                         net (fo=1, routed)           0.000    11.713    green_reg[15]_i_123_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.827 r  green_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    11.827    green_reg[15]_i_95_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.941 r  green_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.941    green_reg[15]_i_39_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.275 r  green_reg[15]_i_17/O[1]
                         net (fo=3, routed)           1.035    13.310    scancolor1/ga1/green_reg[15]_i_14_0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.303    13.613 r  scancolor1/ga1/green[15]_i_37/O
                         net (fo=1, routed)           0.000    13.613    scancolor1/ga1/green[15]_i_37_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.163 r  scancolor1/ga1/green_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.163    scancolor1/ga1/green_reg[15]_i_14_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.434 r  scancolor1/ga1/green_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          1.060    15.495    scancolor1/ga1/green_reg[15]_i_3_n_3
    SLICE_X34Y36         LUT5 (Prop_lut5_I1_O)        0.373    15.868 r  scancolor1/ga1/green[4]_i_1/O
                         net (fo=2, routed)           0.664    16.531    scancolor1/ga1/green[4]_i_1_n_0
    DSP48_X0Y14          DSP48E1                                      r  scancolor1/ga1/r_average2__0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.588    11.588    scancolor1/ga1/clk_out1
    DSP48_X0Y14          DSP48E1                                      r  scancolor1/ga1/r_average2__0/CLK
                         clock pessimism              0.075    11.663    
                         clock uncertainty           -0.074    11.588    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362    11.226    scancolor1/ga1/r_average2__0
  -------------------------------------------------------------------
                         required time                         11.226    
                         arrival time                         -16.531    
  -------------------------------------------------------------------
                         slack                                 -5.305    

Slack (VIOLATED) :        -5.295ns  (required time - arrival time)
  Source:                 scancolor1/ga1/gcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/ga1/r_average2__0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.823ns  (logic 6.177ns (41.672%)  route 8.646ns (58.328%))
  Logic Levels:           20  (CARRY4=13 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 11.588 - 10.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.698     1.698    scancolor1/ga1/clk_out1
    SLICE_X33Y43         FDRE                                         r  scancolor1/ga1/gcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  scancolor1/ga1/gcnt_reg[4]/Q
                         net (fo=25, routed)          1.835     3.989    scancolor1/ga1/gcnt_reg[7]_0[4]
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.154     4.143 r  scancolor1/ga1/green[3]_i_190/O
                         net (fo=2, routed)           0.415     4.558    scancolor1/ga1/green[3]_i_190_n_0
    SLICE_X39Y38         LUT4 (Prop_lut4_I3_O)        0.327     4.885 r  scancolor1/ga1/green[3]_i_194/O
                         net (fo=1, routed)           0.000     4.885    scancolor1/ga1/green[3]_i_194_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.286 r  scancolor1/ga1/green_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000     5.286    scancolor1/ga1/green_reg[3]_i_167_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.400 r  scancolor1/ga1/green_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000     5.400    scancolor1/ga1/green_reg[3]_i_134_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.514 r  scancolor1/ga1/green_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000     5.514    scancolor1/ga1/green_reg[3]_i_90_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.827 r  scancolor1/ga1/green_reg[3]_i_45/O[3]
                         net (fo=2, routed)           0.903     6.730    scancolor1_n_150
    SLICE_X35Y38         LUT5 (Prop_lut5_I0_O)        0.306     7.036 r  green[3]_i_18/O
                         net (fo=2, routed)           0.943     7.979    green[3]_i_18_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.103 r  green[3]_i_22/O
                         net (fo=1, routed)           0.000     8.103    scancolor1/ga1/green_reg[3]_i_2_1[0]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.635 r  scancolor1/ga1/green_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.635    scancolor1/ga1/green_reg[3]_i_4_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  scancolor1/ga1/green_reg[3]_i_2/O[1]
                         net (fo=10, routed)          1.044    10.014    scancolor1_n_251
    SLICE_X32Y45         LUT3 (Prop_lut3_I0_O)        0.303    10.317 r  green[15]_i_185/O
                         net (fo=1, routed)           0.756    11.073    green[15]_i_185_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.599 r  green_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    11.599    green_reg[15]_i_152_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.713 r  green_reg[15]_i_123/CO[3]
                         net (fo=1, routed)           0.000    11.713    green_reg[15]_i_123_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.827 r  green_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    11.827    green_reg[15]_i_95_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.941 r  green_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.941    green_reg[15]_i_39_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.275 r  green_reg[15]_i_17/O[1]
                         net (fo=3, routed)           1.035    13.310    scancolor1/ga1/green_reg[15]_i_14_0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.303    13.613 r  scancolor1/ga1/green[15]_i_37/O
                         net (fo=1, routed)           0.000    13.613    scancolor1/ga1/green[15]_i_37_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.163 r  scancolor1/ga1/green_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.163    scancolor1/ga1/green_reg[15]_i_14_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.434 r  scancolor1/ga1/green_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.937    15.371    scancolor1/ga1/green_reg[15]_i_3_n_3
    SLICE_X34Y36         LUT5 (Prop_lut5_I1_O)        0.373    15.744 r  scancolor1/ga1/green[6]_i_1/O
                         net (fo=2, routed)           0.777    16.521    scancolor1/ga1/green[6]_i_1_n_0
    DSP48_X0Y14          DSP48E1                                      r  scancolor1/ga1/r_average2__0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.588    11.588    scancolor1/ga1/clk_out1
    DSP48_X0Y14          DSP48E1                                      r  scancolor1/ga1/r_average2__0/CLK
                         clock pessimism              0.075    11.663    
                         clock uncertainty           -0.074    11.588    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362    11.226    scancolor1/ga1/r_average2__0
  -------------------------------------------------------------------
                         required time                         11.226    
                         arrival time                         -16.521    
  -------------------------------------------------------------------
                         slack                                 -5.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.211%)  route 0.210ns (59.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.553     0.553    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_buff_reg[0]_0
    SLICE_X31Y25         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[9]/Q
                         net (fo=2, routed)           0.210     0.903    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X0Y10         RAMB18E1                                     r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.862     0.862    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y10         RAMB18E1                                     r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.253     0.609    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.792    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.159%)  route 0.327ns (69.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.583     0.583    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X32Y27         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[7]/Q
                         net (fo=4, routed)           0.327     1.050    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X0Y13         RAMB18E1                                     r  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.870     0.870    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y13         RAMB18E1                                     r  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.636    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.932    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.589     0.589    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X37Y36         FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.785    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X37Y36         FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.859     0.859    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X37Y36         FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.270     0.589    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.075     0.664    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.681%)  route 0.243ns (63.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.553     0.553    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_buff_reg[0]_0
    SLICE_X31Y24         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[7]/Q
                         net (fo=2, routed)           0.243     0.937    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X0Y10         RAMB18E1                                     r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.862     0.862    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y10         RAMB18E1                                     r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.628    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.811    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.518%)  route 0.337ns (70.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.583     0.583    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X32Y27         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[3]/Q
                         net (fo=4, routed)           0.337     1.060    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y12         RAMB18E1                                     r  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.870     0.870    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.636    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.932    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.176%)  route 0.249ns (63.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.553     0.553    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_buff_reg[0]_0
    SLICE_X31Y24         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[6]/Q
                         net (fo=2, routed)           0.249     0.942    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X0Y10         RAMB18E1                                     r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.862     0.862    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y10         RAMB18E1                                     r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.628    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.811    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[52]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.324%)  route 0.190ns (53.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.562     0.562    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X28Y15         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i_reg[8]/Q
                         net (fo=3, routed)           0.190     0.916    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i[8]
    SLICE_X26Y13         SRL16E                                       r  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[52]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.829     0.829    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X26Y13         SRL16E                                       r  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[52]_srl5/CLK
                         clock pessimism             -0.234     0.595    
    SLICE_X26Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.778    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[52]_srl5
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[47]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.214%)  route 0.119ns (45.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.561     0.561    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X25Y14         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i_reg[3]/Q
                         net (fo=3, routed)           0.119     0.821    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i[3]
    SLICE_X26Y13         SRL16E                                       r  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[47]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.829     0.829    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X26Y13         SRL16E                                       r  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[47]_srl5/CLK
                         clock pessimism             -0.253     0.576    
    SLICE_X26Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.670    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[47]_srl5
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.598%)  route 0.126ns (40.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.580     0.580    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y24         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/Q
                         net (fo=2, routed)           0.126     0.847    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[1]
    SLICE_X34Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.892 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.892    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X34Y24         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.847     0.847    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y24         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.234     0.613    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.121     0.734    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.588     0.588    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X38Y33         FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDPE (Prop_fdpe_C_Q)         0.164     0.752 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.807    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y33         FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.857     0.857    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X38Y33         FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.588    
    SLICE_X38Y33         FDPE (Hold_fdpe_C_D)         0.060     0.648    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      vg/pic_1_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      vg/pic_1_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      vg/pic_1_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      vg/pic_1_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4      vg/pic_1_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4      vg/pic_1_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0      vg/pic_2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0      vg/pic_2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      vg/pic_2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      vg/pic_2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y29     scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/flg_pos_vde_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y14     scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[44]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y13     scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[45]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y13     scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[46]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y13     scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[47]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y13     scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[48]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y13     scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[49]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y13     scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[50]_srl5/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y29     scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/flg_pos_vde_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y15     scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[40]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y15     scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[41]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y15     scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[42]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y15     scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[43]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y15     scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[44]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y15     scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[45]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y15     scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[46]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y26    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y25    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y32    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y31    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y30    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y29    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y28    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y27    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.155ns,  Total Violation       -0.155ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y2   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y26    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y25    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y32    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y31    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y30    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y29    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y28    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y27    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.000       0.751      PLLE2_ADV_X1Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.000       158.000    PLLE2_ADV_X1Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y10   scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  scancolor1/clk_10/inst/clk_in1
  To Clock:  scancolor1/clk_10/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scancolor1/clk_10/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { scancolor1/clk_10/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  scancolor1/clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  scancolor1/clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  scancolor1/clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  scancolor1/clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  scancolor1/clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  scancolor1/clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Camera_IIC/reg_scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 1.565ns (24.993%)  route 4.697ns (75.007%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.753ns = ( 7.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.233     1.233    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.640    -2.210    scancolor1/MIPI_Camera_IIC/clk_out1
    SLICE_X3Y1           FDCE                                         r  scancolor1/MIPI_Camera_IIC/reg_scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.419    -1.791 r  scancolor1/MIPI_Camera_IIC/reg_scl_cnt_reg[6]/Q
                         net (fo=4, routed)           0.826    -0.965    scancolor1/MIPI_Camera_IIC/reg_scl_cnt[6]
    SLICE_X1Y1           LUT5 (Prop_lut5_I3_O)        0.296    -0.669 f  scancolor1/MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=10, routed)          1.084     0.415    scancolor1/MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     0.539 r  scancolor1/MIPI_Camera_IIC/state_current[0]_i_7/O
                         net (fo=1, routed)           0.897     1.436    scancolor1/MIPI_Camera_IIC/state_current[0]_i_7_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I1_O)        0.150     1.586 r  scancolor1/MIPI_Camera_IIC/state_current[0]_i_4/O
                         net (fo=1, routed)           0.307     1.893    scancolor1/MIPI_Camera_IIC/state_current[0]_i_4_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.328     2.221 r  scancolor1/MIPI_Camera_IIC/state_current[0]_i_1__1/O
                         net (fo=8, routed)           0.656     2.877    scancolor1/MIPI_Camera_IIC/state_current[0]_i_1__1_n_0
    SLICE_X4Y5           LUT4 (Prop_lut4_I0_O)        0.124     3.001 r  scancolor1/MIPI_Camera_IIC/reg_byte_cnt[2]_i_2/O
                         net (fo=3, routed)           0.594     3.595    scancolor1/MIPI_Camera_IIC/reg_byte_cnt[2]_i_2_n_0
    SLICE_X4Y4           LUT3 (Prop_lut3_I0_O)        0.124     3.719 r  scancolor1/MIPI_Camera_IIC/reg_byte_cnt[0]_i_1/O
                         net (fo=1, routed)           0.333     4.052    scancolor1/MIPI_Camera_IIC/reg_byte_cnt[0]_i_1_n_0
    SLICE_X4Y4           FDCE                                         r  scancolor1/MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.162    11.162    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.517     7.247    scancolor1/MIPI_Camera_IIC/clk_out1
    SLICE_X4Y4           FDCE                                         r  scancolor1/MIPI_Camera_IIC/reg_byte_cnt_reg[0]/C
                         clock pessimism              0.500     7.747    
                         clock uncertainty           -0.074     7.673    
    SLICE_X4Y4           FDCE (Setup_fdce_C_D)       -0.058     7.615    scancolor1/MIPI_Camera_IIC/reg_byte_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.615    
                         arrival time                          -4.052    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Camera_IIC/reg_scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.917ns  (logic 1.565ns (26.447%)  route 4.352ns (73.553%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.753ns = ( 7.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.233     1.233    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.640    -2.210    scancolor1/MIPI_Camera_IIC/clk_out1
    SLICE_X3Y1           FDCE                                         r  scancolor1/MIPI_Camera_IIC/reg_scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.419    -1.791 r  scancolor1/MIPI_Camera_IIC/reg_scl_cnt_reg[6]/Q
                         net (fo=4, routed)           0.826    -0.965    scancolor1/MIPI_Camera_IIC/reg_scl_cnt[6]
    SLICE_X1Y1           LUT5 (Prop_lut5_I3_O)        0.296    -0.669 f  scancolor1/MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=10, routed)          1.084     0.415    scancolor1/MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     0.539 r  scancolor1/MIPI_Camera_IIC/state_current[0]_i_7/O
                         net (fo=1, routed)           0.897     1.436    scancolor1/MIPI_Camera_IIC/state_current[0]_i_7_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I1_O)        0.150     1.586 r  scancolor1/MIPI_Camera_IIC/state_current[0]_i_4/O
                         net (fo=1, routed)           0.307     1.893    scancolor1/MIPI_Camera_IIC/state_current[0]_i_4_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.328     2.221 r  scancolor1/MIPI_Camera_IIC/state_current[0]_i_1__1/O
                         net (fo=8, routed)           0.656     2.877    scancolor1/MIPI_Camera_IIC/state_current[0]_i_1__1_n_0
    SLICE_X4Y5           LUT4 (Prop_lut4_I0_O)        0.124     3.001 r  scancolor1/MIPI_Camera_IIC/reg_byte_cnt[2]_i_2/O
                         net (fo=3, routed)           0.583     3.584    scancolor1/MIPI_Camera_IIC/reg_byte_cnt[2]_i_2_n_0
    SLICE_X4Y4           LUT4 (Prop_lut4_I0_O)        0.124     3.708 r  scancolor1/MIPI_Camera_IIC/reg_byte_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.708    scancolor1/MIPI_Camera_IIC/reg_byte_cnt[1]_i_1_n_0
    SLICE_X4Y4           FDCE                                         r  scancolor1/MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.162    11.162    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.517     7.247    scancolor1/MIPI_Camera_IIC/clk_out1
    SLICE_X4Y4           FDCE                                         r  scancolor1/MIPI_Camera_IIC/reg_byte_cnt_reg[1]/C
                         clock pessimism              0.500     7.747    
                         clock uncertainty           -0.074     7.673    
    SLICE_X4Y4           FDCE (Setup_fdce_C_D)        0.031     7.704    scancolor1/MIPI_Camera_IIC/reg_byte_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             4.014ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Camera_IIC/reg_scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 1.591ns (26.769%)  route 4.352ns (73.231%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.753ns = ( 7.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.233     1.233    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.640    -2.210    scancolor1/MIPI_Camera_IIC/clk_out1
    SLICE_X3Y1           FDCE                                         r  scancolor1/MIPI_Camera_IIC/reg_scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.419    -1.791 r  scancolor1/MIPI_Camera_IIC/reg_scl_cnt_reg[6]/Q
                         net (fo=4, routed)           0.826    -0.965    scancolor1/MIPI_Camera_IIC/reg_scl_cnt[6]
    SLICE_X1Y1           LUT5 (Prop_lut5_I3_O)        0.296    -0.669 f  scancolor1/MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=10, routed)          1.084     0.415    scancolor1/MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     0.539 r  scancolor1/MIPI_Camera_IIC/state_current[0]_i_7/O
                         net (fo=1, routed)           0.897     1.436    scancolor1/MIPI_Camera_IIC/state_current[0]_i_7_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I1_O)        0.150     1.586 r  scancolor1/MIPI_Camera_IIC/state_current[0]_i_4/O
                         net (fo=1, routed)           0.307     1.893    scancolor1/MIPI_Camera_IIC/state_current[0]_i_4_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.328     2.221 r  scancolor1/MIPI_Camera_IIC/state_current[0]_i_1__1/O
                         net (fo=8, routed)           0.656     2.877    scancolor1/MIPI_Camera_IIC/state_current[0]_i_1__1_n_0
    SLICE_X4Y5           LUT4 (Prop_lut4_I0_O)        0.124     3.001 r  scancolor1/MIPI_Camera_IIC/reg_byte_cnt[2]_i_2/O
                         net (fo=3, routed)           0.583     3.584    scancolor1/MIPI_Camera_IIC/reg_byte_cnt[2]_i_2_n_0
    SLICE_X4Y4           LUT5 (Prop_lut5_I0_O)        0.150     3.734 r  scancolor1/MIPI_Camera_IIC/reg_byte_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.734    scancolor1/MIPI_Camera_IIC/reg_byte_cnt[2]_i_1_n_0
    SLICE_X4Y4           FDCE                                         r  scancolor1/MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.162    11.162    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.517     7.247    scancolor1/MIPI_Camera_IIC/clk_out1
    SLICE_X4Y4           FDCE                                         r  scancolor1/MIPI_Camera_IIC/reg_byte_cnt_reg[2]/C
                         clock pessimism              0.500     7.747    
                         clock uncertainty           -0.074     7.673    
    SLICE_X4Y4           FDCE (Setup_fdce_C_D)        0.075     7.748    scancolor1/MIPI_Camera_IIC/reg_byte_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.748    
                         arrival time                          -3.734    
  -------------------------------------------------------------------
                         slack                                  4.014    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Camera_IIC/reg_scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Camera_IIC/sda_dir_o_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 1.469ns (26.326%)  route 4.111ns (73.674%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.754ns = ( 7.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.233     1.233    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.640    -2.210    scancolor1/MIPI_Camera_IIC/clk_out1
    SLICE_X3Y1           FDCE                                         r  scancolor1/MIPI_Camera_IIC/reg_scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.419    -1.791 r  scancolor1/MIPI_Camera_IIC/reg_scl_cnt_reg[6]/Q
                         net (fo=4, routed)           0.826    -0.965    scancolor1/MIPI_Camera_IIC/reg_scl_cnt[6]
    SLICE_X1Y1           LUT5 (Prop_lut5_I3_O)        0.296    -0.669 f  scancolor1/MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=10, routed)          1.084     0.415    scancolor1/MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     0.539 r  scancolor1/MIPI_Camera_IIC/state_current[0]_i_7/O
                         net (fo=1, routed)           0.897     1.436    scancolor1/MIPI_Camera_IIC/state_current[0]_i_7_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I1_O)        0.150     1.586 r  scancolor1/MIPI_Camera_IIC/state_current[0]_i_4/O
                         net (fo=1, routed)           0.307     1.893    scancolor1/MIPI_Camera_IIC/state_current[0]_i_4_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.328     2.221 r  scancolor1/MIPI_Camera_IIC/state_current[0]_i_1__1/O
                         net (fo=8, routed)           0.656     2.877    scancolor1/MIPI_Camera_IIC/state_current[0]_i_1__1_n_0
    SLICE_X4Y5           LUT4 (Prop_lut4_I1_O)        0.152     3.029 r  scancolor1/MIPI_Camera_IIC/sda_dir_o_inv_i_1/O
                         net (fo=1, routed)           0.342     3.370    scancolor1/MIPI_Camera_IIC/sda_dir_o_inv_i_1_n_0
    SLICE_X4Y7           FDCE                                         r  scancolor1/MIPI_Camera_IIC/sda_dir_o_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.162    11.162    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.516     7.246    scancolor1/MIPI_Camera_IIC/clk_out1
    SLICE_X4Y7           FDCE                                         r  scancolor1/MIPI_Camera_IIC/sda_dir_o_reg_inv/C
                         clock pessimism              0.500     7.746    
                         clock uncertainty           -0.074     7.672    
    SLICE_X4Y7           FDCE (Setup_fdce_C_D)       -0.251     7.421    scancolor1/MIPI_Camera_IIC/sda_dir_o_reg_inv
  -------------------------------------------------------------------
                         required time                          7.421    
                         arrival time                          -3.370    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Camera_IIC/reg_scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Camera_IIC/iic_sda_o_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 1.441ns (25.608%)  route 4.186ns (74.392%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.751ns = ( 7.249 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.233     1.233    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.640    -2.210    scancolor1/MIPI_Camera_IIC/clk_out1
    SLICE_X3Y1           FDCE                                         r  scancolor1/MIPI_Camera_IIC/reg_scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.419    -1.791 f  scancolor1/MIPI_Camera_IIC/reg_scl_cnt_reg[6]/Q
                         net (fo=4, routed)           0.826    -0.965    scancolor1/MIPI_Camera_IIC/reg_scl_cnt[6]
    SLICE_X1Y1           LUT5 (Prop_lut5_I3_O)        0.296    -0.669 r  scancolor1/MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=10, routed)          1.084     0.415    scancolor1/MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     0.539 f  scancolor1/MIPI_Camera_IIC/state_current[0]_i_7/O
                         net (fo=1, routed)           0.897     1.436    scancolor1/MIPI_Camera_IIC/state_current[0]_i_7_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I1_O)        0.150     1.586 f  scancolor1/MIPI_Camera_IIC/state_current[0]_i_4/O
                         net (fo=1, routed)           0.307     1.893    scancolor1/MIPI_Camera_IIC/state_current[0]_i_4_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.328     2.221 f  scancolor1/MIPI_Camera_IIC/state_current[0]_i_1__1/O
                         net (fo=8, routed)           0.482     2.703    scancolor1/MIPI_Camera_IIC/state_current[0]_i_1__1_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.124     2.827 r  scancolor1/MIPI_Camera_IIC/iic_sda_o_i_1/O
                         net (fo=1, routed)           0.591     3.417    scancolor1/MIPI_Camera_IIC/iic_sda_o_i_1_n_0
    SLICE_X3Y3           FDPE                                         r  scancolor1/MIPI_Camera_IIC/iic_sda_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.162    11.162    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.519     7.249    scancolor1/MIPI_Camera_IIC/clk_out1
    SLICE_X3Y3           FDPE                                         r  scancolor1/MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.515     7.764    
                         clock uncertainty           -0.074     7.690    
    SLICE_X3Y3           FDPE (Setup_fdpe_C_CE)      -0.205     7.485    scancolor1/MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          7.485    
                         arrival time                          -3.417    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Camera_IIC/reg_scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Camera_IIC/iic_sda_o_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 1.565ns (27.070%)  route 4.216ns (72.930%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.751ns = ( 7.249 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.233     1.233    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.640    -2.210    scancolor1/MIPI_Camera_IIC/clk_out1
    SLICE_X3Y1           FDCE                                         r  scancolor1/MIPI_Camera_IIC/reg_scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.419    -1.791 f  scancolor1/MIPI_Camera_IIC/reg_scl_cnt_reg[6]/Q
                         net (fo=4, routed)           0.826    -0.965    scancolor1/MIPI_Camera_IIC/reg_scl_cnt[6]
    SLICE_X1Y1           LUT5 (Prop_lut5_I3_O)        0.296    -0.669 r  scancolor1/MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=10, routed)          1.084     0.415    scancolor1/MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     0.539 f  scancolor1/MIPI_Camera_IIC/state_current[0]_i_7/O
                         net (fo=1, routed)           0.897     1.436    scancolor1/MIPI_Camera_IIC/state_current[0]_i_7_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I1_O)        0.150     1.586 f  scancolor1/MIPI_Camera_IIC/state_current[0]_i_4/O
                         net (fo=1, routed)           0.307     1.893    scancolor1/MIPI_Camera_IIC/state_current[0]_i_4_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.328     2.221 f  scancolor1/MIPI_Camera_IIC/state_current[0]_i_1__1/O
                         net (fo=8, routed)           0.521     2.742    scancolor1/MIPI_Camera_IIC/state_current[0]_i_1__1_n_0
    SLICE_X4Y3           LUT6 (Prop_lut6_I1_O)        0.124     2.866 r  scancolor1/MIPI_Camera_IIC/iic_sda_o_i_4/O
                         net (fo=1, routed)           0.581     3.447    scancolor1/MIPI_Camera_IIC/iic_sda_o_i_4_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.124     3.571 r  scancolor1/MIPI_Camera_IIC/iic_sda_o_i_2/O
                         net (fo=1, routed)           0.000     3.571    scancolor1/MIPI_Camera_IIC/iic_sda_o
    SLICE_X3Y3           FDPE                                         r  scancolor1/MIPI_Camera_IIC/iic_sda_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.162    11.162    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.519     7.249    scancolor1/MIPI_Camera_IIC/clk_out1
    SLICE_X3Y3           FDPE                                         r  scancolor1/MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.515     7.764    
                         clock uncertainty           -0.074     7.690    
    SLICE_X3Y3           FDPE (Setup_fdpe_C_D)        0.029     7.719    scancolor1/MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Camera_IIC/reg_scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Camera_IIC/state_current_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 1.317ns (29.724%)  route 3.114ns (70.276%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.751ns = ( 7.249 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.233     1.233    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.640    -2.210    scancolor1/MIPI_Camera_IIC/clk_out1
    SLICE_X3Y1           FDCE                                         r  scancolor1/MIPI_Camera_IIC/reg_scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.419    -1.791 r  scancolor1/MIPI_Camera_IIC/reg_scl_cnt_reg[6]/Q
                         net (fo=4, routed)           0.826    -0.965    scancolor1/MIPI_Camera_IIC/reg_scl_cnt[6]
    SLICE_X1Y1           LUT5 (Prop_lut5_I3_O)        0.296    -0.669 f  scancolor1/MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=10, routed)          1.084     0.415    scancolor1/MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     0.539 r  scancolor1/MIPI_Camera_IIC/state_current[0]_i_7/O
                         net (fo=1, routed)           0.897     1.436    scancolor1/MIPI_Camera_IIC/state_current[0]_i_7_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I1_O)        0.150     1.586 r  scancolor1/MIPI_Camera_IIC/state_current[0]_i_4/O
                         net (fo=1, routed)           0.307     1.893    scancolor1/MIPI_Camera_IIC/state_current[0]_i_4_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.328     2.221 r  scancolor1/MIPI_Camera_IIC/state_current[0]_i_1__1/O
                         net (fo=8, routed)           0.000     2.221    scancolor1/MIPI_Camera_IIC/state_current[0]_i_1__1_n_0
    SLICE_X2Y5           FDCE                                         r  scancolor1/MIPI_Camera_IIC/state_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.162    11.162    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.519     7.249    scancolor1/MIPI_Camera_IIC/clk_out1
    SLICE_X2Y5           FDCE                                         r  scancolor1/MIPI_Camera_IIC/state_current_reg[0]/C
                         clock pessimism              0.515     7.764    
                         clock uncertainty           -0.074     7.690    
    SLICE_X2Y5           FDCE (Setup_fdce_C_D)        0.081     7.771    scancolor1/MIPI_Camera_IIC/state_current_reg[0]
  -------------------------------------------------------------------
                         required time                          7.771    
                         arrival time                          -2.221    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.574ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Camera_IIC/state_current_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.952ns (22.427%)  route 3.293ns (77.573%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.751ns = ( 7.249 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.233     1.233    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.640    -2.210    scancolor1/MIPI_Camera_IIC/clk_out1
    SLICE_X3Y2           FDCE                                         r  scancolor1/MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.456    -1.754 f  scancolor1/MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=3, routed)           0.858    -0.896    scancolor1/MIPI_Camera_IIC/reg_scl_cnt[13]
    SLICE_X3Y2           LUT3 (Prop_lut3_I0_O)        0.124    -0.772 f  scancolor1/MIPI_Camera_IIC/iic_scl_o_i_5/O
                         net (fo=10, routed)          0.812     0.039    scancolor1/MIPI_Camera_IIC/iic_scl_o_i_5_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I0_O)        0.124     0.163 r  scancolor1/MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.638     0.801    scancolor1/MIPI_Camera_IIC/flg_scl_lc__9
    SLICE_X1Y5           LUT6 (Prop_lut6_I1_O)        0.124     0.925 r  scancolor1/MIPI_Camera_IIC/state_current[1]_i_2/O
                         net (fo=1, routed)           0.433     1.358    scancolor1/MIPI_Camera_IIC/state_current[1]_i_2_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I0_O)        0.124     1.482 r  scancolor1/MIPI_Camera_IIC/state_current[1]_i_1__1/O
                         net (fo=9, routed)           0.553     2.035    scancolor1/MIPI_Camera_IIC/state_current[1]_i_1__1_n_0
    SLICE_X3Y4           FDCE                                         r  scancolor1/MIPI_Camera_IIC/state_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.162    11.162    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.519     7.249    scancolor1/MIPI_Camera_IIC/clk_out1
    SLICE_X3Y4           FDCE                                         r  scancolor1/MIPI_Camera_IIC/state_current_reg[1]/C
                         clock pessimism              0.515     7.764    
                         clock uncertainty           -0.074     7.690    
    SLICE_X3Y4           FDCE (Setup_fdce_C_D)       -0.081     7.609    scancolor1/MIPI_Camera_IIC/state_current_reg[1]
  -------------------------------------------------------------------
                         required time                          7.609    
                         arrival time                          -2.035    
  -------------------------------------------------------------------
                         slack                                  5.574    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Camera_IIC/state_current_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Camera_IIC/state_current_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.058ns (24.712%)  route 3.223ns (75.288%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.751ns = ( 7.249 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.211ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.233     1.233    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.639    -2.211    scancolor1/MIPI_Camera_IIC/clk_out1
    SLICE_X3Y5           FDCE                                         r  scancolor1/MIPI_Camera_IIC/state_current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.456    -1.755 r  scancolor1/MIPI_Camera_IIC/state_current_reg[2]/Q
                         net (fo=12, routed)          1.068    -0.687    scancolor1/MIPI_Camera_IIC/state_current[2]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.152    -0.535 r  scancolor1/MIPI_Camera_IIC/state_current[2]_i_8/O
                         net (fo=1, routed)           0.821     0.287    scancolor1/MIPI_Camera_IIC/state_current[2]_i_8_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.326     0.613 r  scancolor1/MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=1, routed)           0.961     1.573    scancolor1/MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.124     1.697 r  scancolor1/MIPI_Camera_IIC/state_current[2]_i_1__0/O
                         net (fo=9, routed)           0.373     2.071    scancolor1/MIPI_Camera_IIC/state_current[2]_i_1__0_n_0
    SLICE_X3Y5           FDCE                                         r  scancolor1/MIPI_Camera_IIC/state_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.162    11.162    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.519     7.249    scancolor1/MIPI_Camera_IIC/clk_out1
    SLICE_X3Y5           FDCE                                         r  scancolor1/MIPI_Camera_IIC/state_current_reg[2]/C
                         clock pessimism              0.540     7.789    
                         clock uncertainty           -0.074     7.715    
    SLICE_X3Y5           FDCE (Setup_fdce_C_D)       -0.067     7.648    scancolor1/MIPI_Camera_IIC/state_current_reg[2]
  -------------------------------------------------------------------
                         required time                          7.648    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Camera_Driver/delay_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Camera_Driver/delay_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.090ns (25.275%)  route 3.223ns (74.725%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.758ns = ( 7.242 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.218ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.233     1.233    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.632    -2.218    scancolor1/MIPI_Camera_Driver/clk_out1
    SLICE_X13Y5          FDCE                                         r  scancolor1/MIPI_Camera_Driver/delay_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.419    -1.799 f  scancolor1/MIPI_Camera_Driver/delay_cnt_reg[15]/Q
                         net (fo=2, routed)           0.663    -1.136    scancolor1/MIPI_Camera_Driver/delay_cnt[15]
    SLICE_X13Y4          LUT4 (Prop_lut4_I2_O)        0.299    -0.837 r  scancolor1/MIPI_Camera_Driver/flg_delay_i_4/O
                         net (fo=1, routed)           0.641    -0.196    scancolor1/MIPI_Camera_Driver/flg_delay_i_4_n_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I4_O)        0.124    -0.072 r  scancolor1/MIPI_Camera_Driver/flg_delay_i_3/O
                         net (fo=1, routed)           0.799     0.727    scancolor1/MIPI_Camera_Driver/flg_delay_i_3_n_0
    SLICE_X13Y2          LUT6 (Prop_lut6_I5_O)        0.124     0.851 f  scancolor1/MIPI_Camera_Driver/flg_delay_i_1/O
                         net (fo=21, routed)          1.119     1.971    scancolor1/MIPI_Camera_Driver/flg_delay
    SLICE_X13Y5          LUT2 (Prop_lut2_I1_O)        0.124     2.095 r  scancolor1/MIPI_Camera_Driver/delay_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     2.095    scancolor1/MIPI_Camera_Driver/delay_cnt_0[13]
    SLICE_X13Y5          FDCE                                         r  scancolor1/MIPI_Camera_Driver/delay_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.162    11.162    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.512     7.242    scancolor1/MIPI_Camera_Driver/clk_out1
    SLICE_X13Y5          FDCE                                         r  scancolor1/MIPI_Camera_Driver/delay_cnt_reg[13]/C
                         clock pessimism              0.540     7.782    
                         clock uncertainty           -0.074     7.708    
    SLICE_X13Y5          FDCE (Setup_fdce_C_D)        0.029     7.737    scancolor1/MIPI_Camera_Driver/delay_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          7.737    
                         arrival time                          -2.095    
  -------------------------------------------------------------------
                         slack                                  5.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Camera_IIC/iic_busy_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Camera_Driver/iic_busy_down_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.178ns
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.440     0.440    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.568    -0.758    scancolor1/MIPI_Camera_IIC/clk_out1
    SLICE_X4Y5           FDCE                                         r  scancolor1/MIPI_Camera_IIC/iic_busy_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.617 r  scancolor1/MIPI_Camera_IIC/iic_busy_o_reg/Q
                         net (fo=1, routed)           0.065    -0.551    scancolor1/MIPI_Camera_Driver/D[0]
    SLICE_X4Y5           FDCE                                         r  scancolor1/MIPI_Camera_Driver/iic_busy_down_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.480     0.480    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.838    -1.178    scancolor1/MIPI_Camera_Driver/clk_out1
    SLICE_X4Y5           FDCE                                         r  scancolor1/MIPI_Camera_Driver/iic_busy_down_reg[0]/C
                         clock pessimism              0.420    -0.758    
    SLICE_X4Y5           FDCE (Hold_fdce_C_D)         0.075    -0.683    scancolor1/MIPI_Camera_Driver/iic_busy_down_reg[0]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Camera_Driver/OV5647/data_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Camera_Driver/data_w_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.894%)  route 0.098ns (41.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.178ns
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.440     0.440    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.569    -0.757    scancolor1/MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X5Y2           FDCE                                         r  scancolor1/MIPI_Camera_Driver/OV5647/data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.616 r  scancolor1/MIPI_Camera_Driver/OV5647/data_o_reg[2]/Q
                         net (fo=1, routed)           0.098    -0.517    scancolor1/MIPI_Camera_Driver/data_o[2]
    SLICE_X6Y3           FDCE                                         r  scancolor1/MIPI_Camera_Driver/data_w_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.480     0.480    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.838    -1.178    scancolor1/MIPI_Camera_Driver/clk_out1
    SLICE_X6Y3           FDCE                                         r  scancolor1/MIPI_Camera_Driver/data_w_reg[2]/C
                         clock pessimism              0.436    -0.742    
    SLICE_X6Y3           FDCE (Hold_fdce_C_D)         0.076    -0.666    scancolor1/MIPI_Camera_Driver/data_w_reg[2]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Camera_Driver/OV5647/data_o_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Camera_Driver/reg_addr_h_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.647%)  route 0.122ns (46.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.179ns
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.440     0.440    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.569    -0.757    scancolor1/MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X7Y2           FDCE                                         r  scancolor1/MIPI_Camera_Driver/OV5647/data_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.616 r  scancolor1/MIPI_Camera_Driver/OV5647/data_o_reg[17]/Q
                         net (fo=1, routed)           0.122    -0.494    scancolor1/MIPI_Camera_Driver/data_o[17]
    SLICE_X8Y2           FDCE                                         r  scancolor1/MIPI_Camera_Driver/reg_addr_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.480     0.480    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.837    -1.179    scancolor1/MIPI_Camera_Driver/clk_out1
    SLICE_X8Y2           FDCE                                         r  scancolor1/MIPI_Camera_Driver/reg_addr_h_reg[1]/C
                         clock pessimism              0.456    -0.723    
    SLICE_X8Y2           FDCE (Hold_fdce_C_D)         0.072    -0.651    scancolor1/MIPI_Camera_Driver/reg_addr_h_reg[1]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Camera_Driver/OV5647/data_o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Camera_Driver/reg_addr_l_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.332%)  route 0.119ns (45.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.178ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.440     0.440    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.566    -0.760    scancolor1/MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X9Y3           FDCE                                         r  scancolor1/MIPI_Camera_Driver/OV5647/data_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.619 r  scancolor1/MIPI_Camera_Driver/OV5647/data_o_reg[14]/Q
                         net (fo=1, routed)           0.119    -0.500    scancolor1/MIPI_Camera_Driver/data_o[14]
    SLICE_X6Y3           FDCE                                         r  scancolor1/MIPI_Camera_Driver/reg_addr_l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.480     0.480    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.838    -1.178    scancolor1/MIPI_Camera_Driver/clk_out1
    SLICE_X6Y3           FDCE                                         r  scancolor1/MIPI_Camera_Driver/reg_addr_l_reg[6]/C
                         clock pessimism              0.456    -0.722    
    SLICE_X6Y3           FDCE (Hold_fdce_C_D)         0.064    -0.658    scancolor1/MIPI_Camera_Driver/reg_addr_l_reg[6]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Camera_Driver/OV5647/data_o_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Camera_Driver/reg_addr_l_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.792%)  route 0.121ns (46.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.178ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.440     0.440    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.566    -0.760    scancolor1/MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X8Y4           FDCE                                         r  scancolor1/MIPI_Camera_Driver/OV5647/data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.619 r  scancolor1/MIPI_Camera_Driver/OV5647/data_o_reg[9]/Q
                         net (fo=1, routed)           0.121    -0.498    scancolor1/MIPI_Camera_Driver/data_o[9]
    SLICE_X6Y3           FDCE                                         r  scancolor1/MIPI_Camera_Driver/reg_addr_l_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.480     0.480    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.838    -1.178    scancolor1/MIPI_Camera_Driver/clk_out1
    SLICE_X6Y3           FDCE                                         r  scancolor1/MIPI_Camera_Driver/reg_addr_l_reg[1]/C
                         clock pessimism              0.456    -0.722    
    SLICE_X6Y3           FDCE (Hold_fdce_C_D)         0.063    -0.659    scancolor1/MIPI_Camera_Driver/reg_addr_l_reg[1]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Camera_Driver/OV5647/data_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Camera_Driver/reg_addr_h_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.179ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.440     0.440    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.759    scancolor1/MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X9Y2           FDCE                                         r  scancolor1/MIPI_Camera_Driver/OV5647/data_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.618 r  scancolor1/MIPI_Camera_Driver/OV5647/data_o_reg[16]/Q
                         net (fo=1, routed)           0.110    -0.508    scancolor1/MIPI_Camera_Driver/data_o[16]
    SLICE_X8Y2           FDCE                                         r  scancolor1/MIPI_Camera_Driver/reg_addr_h_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.480     0.480    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.837    -1.179    scancolor1/MIPI_Camera_Driver/clk_out1
    SLICE_X8Y2           FDCE                                         r  scancolor1/MIPI_Camera_Driver/reg_addr_h_reg[0]/C
                         clock pessimism              0.433    -0.746    
    SLICE_X8Y2           FDCE (Hold_fdce_C_D)         0.070    -0.676    scancolor1/MIPI_Camera_Driver/reg_addr_h_reg[0]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.197%)  route 0.091ns (32.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.179ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.440     0.440    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.759    scancolor1/MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X5Y7           FDCE                                         r  scancolor1/MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.618 r  scancolor1/MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/Q
                         net (fo=4, routed)           0.091    -0.527    scancolor1/MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[0]
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.045    -0.482 r  scancolor1/MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.482    scancolor1/MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_1[3]
    SLICE_X4Y7           FDCE                                         r  scancolor1/MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.480     0.480    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.837    -1.179    scancolor1/MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X4Y7           FDCE                                         r  scancolor1/MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
                         clock pessimism              0.433    -0.746    
    SLICE_X4Y7           FDCE (Hold_fdce_C_D)         0.092    -0.654    scancolor1/MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.955%)  route 0.092ns (33.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.179ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.440     0.440    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.759    scancolor1/MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X5Y7           FDCE                                         r  scancolor1/MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.618 r  scancolor1/MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/Q
                         net (fo=4, routed)           0.092    -0.526    scancolor1/MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[0]
    SLICE_X4Y7           LUT6 (Prop_lut6_I4_O)        0.045    -0.481 r  scancolor1/MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.481    scancolor1/MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_1[2]
    SLICE_X4Y7           FDCE                                         r  scancolor1/MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.480     0.480    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.837    -1.179    scancolor1/MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X4Y7           FDCE                                         r  scancolor1/MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/C
                         clock pessimism              0.433    -0.746    
    SLICE_X4Y7           FDCE (Hold_fdce_C_D)         0.091    -0.655    scancolor1/MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Camera_Driver/initial_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Camera_Driver/flg_initial_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.693%)  route 0.093ns (33.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.180ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.440     0.440    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.566    -0.760    scancolor1/MIPI_Camera_Driver/clk_out1
    SLICE_X9Y5           FDCE                                         r  scancolor1/MIPI_Camera_Driver/initial_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.619 r  scancolor1/MIPI_Camera_Driver/initial_cnt_reg[4]/Q
                         net (fo=5, routed)           0.093    -0.526    scancolor1/MIPI_Camera_Driver/initial_cnt_reg[4]
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.045    -0.481 r  scancolor1/MIPI_Camera_Driver/flg_initial_i_1/O
                         net (fo=1, routed)           0.000    -0.481    scancolor1/MIPI_Camera_Driver/flg_initial
    SLICE_X8Y5           FDCE                                         r  scancolor1/MIPI_Camera_Driver/flg_initial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.480     0.480    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.836    -1.180    scancolor1/MIPI_Camera_Driver/clk_out1
    SLICE_X8Y5           FDCE                                         r  scancolor1/MIPI_Camera_Driver/flg_initial_reg/C
                         clock pessimism              0.433    -0.747    
    SLICE_X8Y5           FDCE (Hold_fdce_C_D)         0.091    -0.656    scancolor1/MIPI_Camera_Driver/flg_initial_reg
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Camera_Driver/OV5647/data_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scancolor1/MIPI_Camera_Driver/reg_addr_l_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.178ns
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.440     0.440    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.568    -0.758    scancolor1/MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X7Y4           FDCE                                         r  scancolor1/MIPI_Camera_Driver/OV5647/data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.617 r  scancolor1/MIPI_Camera_Driver/OV5647/data_o_reg[11]/Q
                         net (fo=1, routed)           0.110    -0.507    scancolor1/MIPI_Camera_Driver/data_o[11]
    SLICE_X6Y4           FDCE                                         r  scancolor1/MIPI_Camera_Driver/reg_addr_l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.480     0.480    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    scancolor1/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  scancolor1/clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.838    -1.178    scancolor1/MIPI_Camera_Driver/clk_out1
    SLICE_X6Y4           FDCE                                         r  scancolor1/MIPI_Camera_Driver/reg_addr_l_reg[3]/C
                         clock pessimism              0.433    -0.745    
    SLICE_X6Y4           FDCE (Hold_fdce_C_D)         0.063    -0.682    scancolor1/MIPI_Camera_Driver/reg_addr_l_reg[3]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    scancolor1/clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y5       scancolor1/MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y5       scancolor1/MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y5       scancolor1/MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y4       scancolor1/MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y5       scancolor1/MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y5       scancolor1/MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y4       scancolor1/MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y2       scancolor1/MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y5       scancolor1/MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y5       scancolor1/MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y5       scancolor1/MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y4       scancolor1/MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y5       scancolor1/MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y5       scancolor1/MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y4       scancolor1/MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y3       scancolor1/MIPI_Camera_Driver/OV5647/data_o_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y4       scancolor1/MIPI_Camera_Driver/OV5647/data_o_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y4       scancolor1/MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y5       scancolor1/MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y5       scancolor1/MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y5       scancolor1/MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y4       scancolor1/MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y5       scancolor1/MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y5       scancolor1/MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y4       scancolor1/MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y2       scancolor1/MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y2       scancolor1/MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y3       scancolor1/MIPI_Camera_Driver/OV5647/data_o_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 1.730ns (38.167%)  route 2.803ns (61.833%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.765ns = ( 2.235 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.233     1.233    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.615    -2.235    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X12Y22         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.456    -1.779 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.970    -0.809    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X9Y23          LUT2 (Prop_lut2_I1_O)        0.124    -0.685 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.685    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.135 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.135    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.021 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009    -0.012    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.145 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.150     1.295    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y26          LUT6 (Prop_lut6_I5_O)        0.329     1.624 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_1/O
                         net (fo=5, routed)           0.674     2.298    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/curr_delay
    SLICE_X0Y27          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.162     6.162    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     2.235    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y27          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                         clock pessimism              0.500     2.735    
                         clock uncertainty           -0.067     2.668    
    SLICE_X0Y27          FDRE (Setup_fdre_C_CE)      -0.205     2.463    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          2.463    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 1.142ns (26.567%)  route 3.157ns (73.433%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.767ns = ( 2.233 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.228ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.233     1.233    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.622    -2.228    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.710 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.895    -0.815    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.152    -0.663 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_4/O
                         net (fo=7, routed)           0.856     0.193    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_4_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.348     0.541 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_4/O
                         net (fo=2, routed)           0.445     0.986    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_4_n_0
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.110 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.961     2.071    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y22          FDSE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.162     6.162    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     2.233    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y22          FDSE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.500     2.733    
                         clock uncertainty           -0.067     2.666    
    SLICE_X4Y22          FDSE (Setup_fdse_C_S)       -0.429     2.237    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.237    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 1.142ns (26.567%)  route 3.157ns (73.433%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.767ns = ( 2.233 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.228ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.233     1.233    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.622    -2.228    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.710 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.895    -0.815    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.152    -0.663 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_4/O
                         net (fo=7, routed)           0.856     0.193    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_4_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.348     0.541 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_4/O
                         net (fo=2, routed)           0.445     0.986    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_4_n_0
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.110 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.961     2.071    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y22          FDSE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.162     6.162    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     2.233    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y22          FDSE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.500     2.733    
                         clock uncertainty           -0.067     2.666    
    SLICE_X4Y22          FDSE (Setup_fdse_C_S)       -0.429     2.237    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.237    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 1.142ns (26.567%)  route 3.157ns (73.433%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.767ns = ( 2.233 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.228ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.233     1.233    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.622    -2.228    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.710 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.895    -0.815    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.152    -0.663 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_4/O
                         net (fo=7, routed)           0.856     0.193    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_4_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.348     0.541 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_4/O
                         net (fo=2, routed)           0.445     0.986    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_4_n_0
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.110 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.961     2.071    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y22          FDSE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.162     6.162    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     2.233    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y22          FDSE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.500     2.733    
                         clock uncertainty           -0.067     2.666    
    SLICE_X4Y22          FDSE (Setup_fdse_C_S)       -0.429     2.237    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.237    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 1.142ns (26.567%)  route 3.157ns (73.433%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.767ns = ( 2.233 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.228ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.233     1.233    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.622    -2.228    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.710 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.895    -0.815    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.152    -0.663 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_4/O
                         net (fo=7, routed)           0.856     0.193    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_4_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.348     0.541 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_4/O
                         net (fo=2, routed)           0.445     0.986    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_4_n_0
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.110 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.961     2.071    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y22          FDSE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.162     6.162    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     2.233    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y22          FDSE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                         clock pessimism              0.500     2.733    
                         clock uncertainty           -0.067     2.666    
    SLICE_X4Y22          FDSE (Setup_fdse_C_S)       -0.429     2.237    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.237    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 1.142ns (26.873%)  route 3.108ns (73.127%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 2.232 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.228ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.233     1.233    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.622    -2.228    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.710 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.895    -0.815    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.152    -0.663 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_4/O
                         net (fo=7, routed)           0.856     0.193    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_4_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.348     0.541 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_4/O
                         net (fo=2, routed)           0.445     0.986    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_4_n_0
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.110 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.912     2.022    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y23          FDSE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.162     6.162    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     2.232    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDSE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.500     2.732    
                         clock uncertainty           -0.067     2.665    
    SLICE_X4Y23          FDSE (Setup_fdse_C_S)       -0.429     2.236    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.236    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 1.142ns (26.873%)  route 3.108ns (73.127%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 2.232 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.228ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.233     1.233    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.622    -2.228    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.710 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.895    -0.815    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.152    -0.663 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_4/O
                         net (fo=7, routed)           0.856     0.193    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_4_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.348     0.541 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_4/O
                         net (fo=2, routed)           0.445     0.986    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_4_n_0
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.110 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.912     2.022    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y23          FDSE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.162     6.162    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     2.232    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDSE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/C
                         clock pessimism              0.500     2.732    
                         clock uncertainty           -0.067     2.665    
    SLICE_X4Y23          FDSE (Setup_fdse_C_S)       -0.429     2.236    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.236    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 1.142ns (26.873%)  route 3.108ns (73.127%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 2.232 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.228ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.233     1.233    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.622    -2.228    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.710 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.895    -0.815    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.152    -0.663 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_4/O
                         net (fo=7, routed)           0.856     0.193    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_4_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.348     0.541 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_4/O
                         net (fo=2, routed)           0.445     0.986    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_4_n_0
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.110 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.912     2.022    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y23          FDSE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.162     6.162    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     2.232    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDSE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/C
                         clock pessimism              0.500     2.732    
                         clock uncertainty           -0.067     2.665    
    SLICE_X4Y23          FDSE (Setup_fdse_C_S)       -0.429     2.236    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.236    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 1.142ns (26.873%)  route 3.108ns (73.127%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 2.232 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.228ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.233     1.233    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.622    -2.228    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.710 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.895    -0.815    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.152    -0.663 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_4/O
                         net (fo=7, routed)           0.856     0.193    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_4_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.348     0.541 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_4/O
                         net (fo=2, routed)           0.445     0.986    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_4_n_0
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.110 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.912     2.022    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y23          FDSE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.162     6.162    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     2.232    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDSE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/C
                         clock pessimism              0.500     2.732    
                         clock uncertainty           -0.067     2.665    
    SLICE_X4Y23          FDSE (Setup_fdse_C_S)       -0.429     2.236    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.236    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.828ns (19.885%)  route 3.336ns (80.115%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns = ( 2.231 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.233     1.233    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.615    -2.235    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X11Y24         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.779 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[11]/Q
                         net (fo=2, routed)           0.861    -0.918    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/acc_cnt[11]
    SLICE_X12Y24         LUT4 (Prop_lut4_I2_O)        0.124    -0.794 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.420    -0.374    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I4_O)        0.124    -0.250 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.797     0.547    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X12Y22         LUT6 (Prop_lut6_I5_O)        0.124     0.671 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.258     1.929    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X11Y26         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.162     6.162    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.501     2.231    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X11Y26         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/C
                         clock pessimism              0.500     2.731    
                         clock uncertainty           -0.067     2.664    
    SLICE_X11Y26         FDRE (Setup_fdre_C_R)       -0.429     2.235    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          2.235    
                         arrival time                          -1.929    
  -------------------------------------------------------------------
                         slack                                  0.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.777%)  route 0.073ns (28.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.440     0.440    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.768    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y26          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/Q
                         net (fo=3, routed)           0.073    -0.554    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly[1]
    SLICE_X1Y26          LUT6 (Prop_lut6_I2_O)        0.045    -0.509 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.509    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.480     0.480    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -1.192    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.437    -0.755    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.092    -0.663    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.440     0.440    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555    -0.771    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X13Y27         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.630 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/Q
                         net (fo=2, routed)           0.119    -0.511    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_sr[0]
    SLICE_X13Y26         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.480     0.480    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.820    -1.196    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X13Y26         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[1]/C
                         clock pessimism              0.436    -0.760    
    SLICE_X13Y26         FDRE (Hold_fdre_C_D)         0.070    -0.690    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.440     0.440    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.768    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y26          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.528    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly[0]
    SLICE_X1Y26          LUT4 (Prop_lut4_I0_O)        0.045    -0.483 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.483    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.480     0.480    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -1.192    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.437    -0.755    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.092    -0.663    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.440     0.440    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.768    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/Q
                         net (fo=1, routed)           0.135    -0.492    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in[1]
    SLICE_X2Y26          LUT5 (Prop_lut5_I1_O)        0.045    -0.447 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.447    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[1]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.480     0.480    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -1.192    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y26          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
                         clock pessimism              0.437    -0.755    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.121    -0.634    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.773%)  route 0.125ns (43.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.440     0.440    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.554    -0.772    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X10Y26         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.608 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/Q
                         net (fo=2, routed)           0.125    -0.483    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]
    SLICE_X12Y25         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.480     0.480    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.819    -1.197    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X12Y25         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/C
                         clock pessimism              0.456    -0.741    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.070    -0.671    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.170%)  route 0.128ns (43.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.440     0.440    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.554    -0.772    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X10Y26         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.608 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/Q
                         net (fo=2, routed)           0.128    -0.480    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]
    SLICE_X12Y25         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.480     0.480    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.819    -1.197    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X12Y25         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/C
                         clock pessimism              0.456    -0.741    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.072    -0.669    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.662%)  route 0.111ns (40.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.440     0.440    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.554    -0.772    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X10Y23         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.608 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/Q
                         net (fo=2, routed)           0.111    -0.497    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]
    SLICE_X9Y23          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.480     0.480    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.821    -1.195    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y23          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/C
                         clock pessimism              0.436    -0.759    
    SLICE_X9Y23          FDRE (Hold_fdre_C_D)         0.072    -0.687    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.847%)  route 0.130ns (44.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.440     0.440    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.553    -0.773    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X10Y24         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.609 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/Q
                         net (fo=2, routed)           0.130    -0.479    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]
    SLICE_X12Y24         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.480     0.480    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.819    -1.197    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X12Y24         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
                         clock pessimism              0.456    -0.741    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.070    -0.671    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.714%)  route 0.125ns (43.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.440     0.440    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.554    -0.772    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X10Y26         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.608 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/Q
                         net (fo=2, routed)           0.125    -0.483    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]
    SLICE_X12Y25         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.480     0.480    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.819    -1.197    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X12Y25         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/C
                         clock pessimism              0.456    -0.741    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.066    -0.675    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.600%)  route 0.131ns (44.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.440     0.440    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.554    -0.772    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X10Y26         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.608 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/Q
                         net (fo=2, routed)           0.131    -0.477    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]
    SLICE_X12Y25         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.480     0.480    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.819    -1.197    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X12Y25         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/C
                         clock pessimism              0.456    -0.741    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.070    -0.671    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  scancolor1/MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X0Y26     scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    scancolor1/clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y25      scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y26      scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y25      scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y31      scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y31      scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X12Y23     scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  scancolor1/MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y22      scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X4Y22      scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X4Y22      scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X4Y22      scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X4Y22      scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y25      scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X12Y23     scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y24     scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y24     scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y24     scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y21      scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_upd_req_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y25      scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y26      scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y25      scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y31      scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y31      scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X12Y23     scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y24     scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y24     scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y24     scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { scancolor1/clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y11   scancolor1/clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  scancolor1/clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  scancolor1/clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  scancolor1/clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  scancolor1/clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 state_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G_In_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.461ns  (logic 1.822ns (28.200%)  route 4.639ns (71.800%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 12.611 - 10.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.180     2.611    i_clk_IBUF
    SLICE_X37Y26         FDRE                                         r  state_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456     3.067 f  state_current_reg[3]/Q
                         net (fo=19, routed)          1.248     4.314    state_current[3]
    SLICE_X31Y26         LUT6 (Prop_lut6_I1_O)        0.124     4.438 r  Mini_HDMI_Driver_i_42/O
                         net (fo=51, routed)          1.976     6.414    vg/R_In_reg[0]
    SLICE_X34Y35         LUT4 (Prop_lut4_I1_O)        0.150     6.564 f  vg/G_In[7]_i_11/O
                         net (fo=3, routed)           1.046     7.610    vg/G_In[7]_i_11_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I3_O)        0.328     7.938 r  vg/G_In[7]_i_3/O
                         net (fo=3, routed)           0.370     8.308    vg/G_In[7]_i_3_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.432 r  vg/G_In[7]_i_7/O
                         net (fo=1, routed)           0.000     8.432    vg/G_In[7]_i_7_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.072 r  vg/G_In_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.072    G_In[7]
    SLICE_X32Y34         FDRE                                         r  G_In_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.250    12.611    i_clk_IBUF
    SLICE_X32Y34         FDRE                                         r  G_In_reg[7]/C
                         clock pessimism              0.122    12.733    
                         clock uncertainty           -0.035    12.697    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.062    12.759    G_In_reg[7]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.748ns  (required time - arrival time)
  Source:                 state_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G_In_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 1.762ns (27.527%)  route 4.639ns (72.473%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 12.611 - 10.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.180     2.611    i_clk_IBUF
    SLICE_X37Y26         FDRE                                         r  state_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456     3.067 f  state_current_reg[3]/Q
                         net (fo=19, routed)          1.248     4.314    state_current[3]
    SLICE_X31Y26         LUT6 (Prop_lut6_I1_O)        0.124     4.438 r  Mini_HDMI_Driver_i_42/O
                         net (fo=51, routed)          1.976     6.414    vg/R_In_reg[0]
    SLICE_X34Y35         LUT4 (Prop_lut4_I1_O)        0.150     6.564 f  vg/G_In[7]_i_11/O
                         net (fo=3, routed)           1.046     7.610    vg/G_In[7]_i_11_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I3_O)        0.328     7.938 r  vg/G_In[7]_i_3/O
                         net (fo=3, routed)           0.370     8.308    vg/G_In[7]_i_3_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.432 r  vg/G_In[7]_i_7/O
                         net (fo=1, routed)           0.000     8.432    vg/G_In[7]_i_7_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.012 r  vg/G_In_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.012    G_In[6]
    SLICE_X32Y34         FDRE                                         r  G_In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.250    12.611    i_clk_IBUF
    SLICE_X32Y34         FDRE                                         r  G_In_reg[6]/C
                         clock pessimism              0.122    12.733    
                         clock uncertainty           -0.035    12.697    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.062    12.759    G_In_reg[6]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                  3.748    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 state_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G_In_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 1.482ns (24.456%)  route 4.578ns (75.544%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 12.611 - 10.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.180     2.611    i_clk_IBUF
    SLICE_X37Y26         FDRE                                         r  state_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456     3.067 f  state_current_reg[3]/Q
                         net (fo=19, routed)          1.248     4.314    state_current[3]
    SLICE_X31Y26         LUT6 (Prop_lut6_I1_O)        0.124     4.438 r  Mini_HDMI_Driver_i_42/O
                         net (fo=51, routed)          1.976     6.414    vg/R_In_reg[0]
    SLICE_X34Y35         LUT4 (Prop_lut4_I1_O)        0.150     6.564 r  vg/G_In[7]_i_11/O
                         net (fo=3, routed)           1.354     7.918    vg/G_In[7]_i_11_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I2_O)        0.328     8.246 r  vg/G_In[7]_i_8/O
                         net (fo=1, routed)           0.000     8.246    vg/G_In[7]_i_8_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.670 r  vg/G_In_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.670    G_In[5]
    SLICE_X32Y34         FDRE                                         r  G_In_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.250    12.611    i_clk_IBUF
    SLICE_X32Y34         FDRE                                         r  G_In_reg[5]/C
                         clock pessimism              0.122    12.733    
                         clock uncertainty           -0.035    12.697    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.062    12.759    G_In_reg[5]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 state_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G_In_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.883ns  (logic 1.305ns (22.183%)  route 4.578ns (77.817%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 12.611 - 10.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.180     2.611    i_clk_IBUF
    SLICE_X37Y26         FDRE                                         r  state_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456     3.067 f  state_current_reg[3]/Q
                         net (fo=19, routed)          1.248     4.314    state_current[3]
    SLICE_X31Y26         LUT6 (Prop_lut6_I1_O)        0.124     4.438 r  Mini_HDMI_Driver_i_42/O
                         net (fo=51, routed)          1.976     6.414    vg/R_In_reg[0]
    SLICE_X34Y35         LUT4 (Prop_lut4_I1_O)        0.150     6.564 r  vg/G_In[7]_i_11/O
                         net (fo=3, routed)           1.354     7.918    vg/G_In[7]_i_11_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I2_O)        0.328     8.246 r  vg/G_In[7]_i_8/O
                         net (fo=1, routed)           0.000     8.246    vg/G_In[7]_i_8_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.493 r  vg/G_In_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.493    G_In[4]
    SLICE_X32Y34         FDRE                                         r  G_In_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.250    12.611    i_clk_IBUF
    SLICE_X32Y34         FDRE                                         r  G_In_reg[4]/C
                         clock pessimism              0.122    12.733    
                         clock uncertainty           -0.035    12.697    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.062    12.759    G_In_reg[4]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 state_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_In_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 1.423ns (26.248%)  route 3.998ns (73.752%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.692 - 10.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.180     2.611    i_clk_IBUF
    SLICE_X37Y26         FDRE                                         r  state_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456     3.067 f  state_current_reg[3]/Q
                         net (fo=19, routed)          1.248     4.314    state_current[3]
    SLICE_X31Y26         LUT6 (Prop_lut6_I1_O)        0.124     4.438 r  Mini_HDMI_Driver_i_42/O
                         net (fo=51, routed)          1.423     5.861    scancolor1/ga1/B_In_reg[4]
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.985 r  scancolor1/ga1/R_In[4]_i_2/O
                         net (fo=1, routed)           1.327     7.313    vg/R_In_reg[4][0]
    SLICE_X34Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.709 r  vg/R_In_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    scancolor1/ga1/R_In_reg[7][0]
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.032 r  scancolor1/ga1/R_In_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.032    R_In[6]
    SLICE_X34Y34         FDRE                                         r  R_In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.331    12.692    i_clk_IBUF
    SLICE_X34Y34         FDRE                                         r  R_In_reg[6]/C
                         clock pessimism              0.122    12.814    
                         clock uncertainty           -0.035    12.779    
    SLICE_X34Y34         FDRE (Setup_fdre_C_D)        0.109    12.888    R_In_reg[6]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 state_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_In_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 1.339ns (25.087%)  route 3.998ns (74.913%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.692 - 10.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.180     2.611    i_clk_IBUF
    SLICE_X37Y26         FDRE                                         r  state_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456     3.067 f  state_current_reg[3]/Q
                         net (fo=19, routed)          1.248     4.314    state_current[3]
    SLICE_X31Y26         LUT6 (Prop_lut6_I1_O)        0.124     4.438 r  Mini_HDMI_Driver_i_42/O
                         net (fo=51, routed)          1.423     5.861    scancolor1/ga1/B_In_reg[4]
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.985 r  scancolor1/ga1/R_In[4]_i_2/O
                         net (fo=1, routed)           1.327     7.313    vg/R_In_reg[4][0]
    SLICE_X34Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.709 r  vg/R_In_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    scancolor1/ga1/R_In_reg[7][0]
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.948 r  scancolor1/ga1/R_In_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.948    R_In[7]
    SLICE_X34Y34         FDRE                                         r  R_In_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.331    12.692    i_clk_IBUF
    SLICE_X34Y34         FDRE                                         r  R_In_reg[7]/C
                         clock pessimism              0.122    12.814    
                         clock uncertainty           -0.035    12.779    
    SLICE_X34Y34         FDRE (Setup_fdre_C_D)        0.109    12.888    R_In_reg[7]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                          -7.948    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 kj2/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kj2/cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.952ns (20.652%)  route 3.658ns (79.348%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 12.405 - 10.000 ) 
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.296     2.727    kj2/i_clk
    SLICE_X33Y21         FDRE                                         r  kj2/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456     3.183 f  kj2/cnt_reg[10]/Q
                         net (fo=2, routed)           0.860     4.043    kj2/cnt_reg[10]
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.167 r  kj2/cnt[0]_i_7__0/O
                         net (fo=1, routed)           0.798     4.965    kj2/cnt[0]_i_7__0_n_0
    SLICE_X32Y22         LUT4 (Prop_lut4_I0_O)        0.124     5.089 r  kj2/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.639     5.728    kj2/cnt[0]_i_6__0_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.852 r  kj2/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.438     6.290    kj2/cnt[0]_i_4__0_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.414 r  kj2/cnt[0]_i_1/O
                         net (fo=32, routed)          0.922     7.337    kj2/cnt[0]_i_1_n_0
    SLICE_X33Y23         FDRE                                         r  kj2/cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.044    12.405    kj2/i_clk
    SLICE_X33Y23         FDRE                                         r  kj2/cnt_reg[16]/C
                         clock pessimism              0.122    12.527    
                         clock uncertainty           -0.035    12.491    
    SLICE_X33Y23         FDRE (Setup_fdre_C_CE)      -0.205    12.286    kj2/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 kj2/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kj2/cnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.952ns (20.652%)  route 3.658ns (79.348%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 12.405 - 10.000 ) 
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.296     2.727    kj2/i_clk
    SLICE_X33Y21         FDRE                                         r  kj2/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456     3.183 f  kj2/cnt_reg[10]/Q
                         net (fo=2, routed)           0.860     4.043    kj2/cnt_reg[10]
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.167 r  kj2/cnt[0]_i_7__0/O
                         net (fo=1, routed)           0.798     4.965    kj2/cnt[0]_i_7__0_n_0
    SLICE_X32Y22         LUT4 (Prop_lut4_I0_O)        0.124     5.089 r  kj2/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.639     5.728    kj2/cnt[0]_i_6__0_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.852 r  kj2/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.438     6.290    kj2/cnt[0]_i_4__0_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.414 r  kj2/cnt[0]_i_1/O
                         net (fo=32, routed)          0.922     7.337    kj2/cnt[0]_i_1_n_0
    SLICE_X33Y23         FDRE                                         r  kj2/cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.044    12.405    kj2/i_clk
    SLICE_X33Y23         FDRE                                         r  kj2/cnt_reg[17]/C
                         clock pessimism              0.122    12.527    
                         clock uncertainty           -0.035    12.491    
    SLICE_X33Y23         FDRE (Setup_fdre_C_CE)      -0.205    12.286    kj2/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 kj2/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kj2/cnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.952ns (20.652%)  route 3.658ns (79.348%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 12.405 - 10.000 ) 
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.296     2.727    kj2/i_clk
    SLICE_X33Y21         FDRE                                         r  kj2/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456     3.183 f  kj2/cnt_reg[10]/Q
                         net (fo=2, routed)           0.860     4.043    kj2/cnt_reg[10]
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.167 r  kj2/cnt[0]_i_7__0/O
                         net (fo=1, routed)           0.798     4.965    kj2/cnt[0]_i_7__0_n_0
    SLICE_X32Y22         LUT4 (Prop_lut4_I0_O)        0.124     5.089 r  kj2/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.639     5.728    kj2/cnt[0]_i_6__0_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.852 r  kj2/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.438     6.290    kj2/cnt[0]_i_4__0_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.414 r  kj2/cnt[0]_i_1/O
                         net (fo=32, routed)          0.922     7.337    kj2/cnt[0]_i_1_n_0
    SLICE_X33Y23         FDRE                                         r  kj2/cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.044    12.405    kj2/i_clk
    SLICE_X33Y23         FDRE                                         r  kj2/cnt_reg[18]/C
                         clock pessimism              0.122    12.527    
                         clock uncertainty           -0.035    12.491    
    SLICE_X33Y23         FDRE (Setup_fdre_C_CE)      -0.205    12.286    kj2/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 kj2/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kj2/cnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.952ns (20.652%)  route 3.658ns (79.348%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 12.405 - 10.000 ) 
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.296     2.727    kj2/i_clk
    SLICE_X33Y21         FDRE                                         r  kj2/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456     3.183 f  kj2/cnt_reg[10]/Q
                         net (fo=2, routed)           0.860     4.043    kj2/cnt_reg[10]
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.167 r  kj2/cnt[0]_i_7__0/O
                         net (fo=1, routed)           0.798     4.965    kj2/cnt[0]_i_7__0_n_0
    SLICE_X32Y22         LUT4 (Prop_lut4_I0_O)        0.124     5.089 r  kj2/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.639     5.728    kj2/cnt[0]_i_6__0_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.852 r  kj2/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.438     6.290    kj2/cnt[0]_i_4__0_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.414 r  kj2/cnt[0]_i_1/O
                         net (fo=32, routed)          0.922     7.337    kj2/cnt[0]_i_1_n_0
    SLICE_X33Y23         FDRE                                         r  kj2/cnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.044    12.405    kj2/i_clk
    SLICE_X33Y23         FDRE                                         r  kj2/cnt_reg[19]/C
                         clock pessimism              0.122    12.527    
                         clock uncertainty           -0.035    12.491    
    SLICE_X33Y23         FDRE (Setup_fdre_C_CE)      -0.205    12.286    kj2/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  4.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 kj1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kj1/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.355ns (76.645%)  route 0.108ns (23.355%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.586     0.785    kj1/i_clk
    SLICE_X39Y28         FDRE                                         r  kj1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.926 r  kj1/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.034    kj1/cnt_reg_n_0_[3]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.194 r  kj1/cnt_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     1.194    kj1/cnt_reg[0]_i_2__1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.248 r  kj1/cnt_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.248    kj1/cnt_reg[4]_i_1__1_n_7
    SLICE_X39Y29         FDRE                                         r  kj1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.796     1.182    kj1/i_clk
    SLICE_X39Y29         FDRE                                         r  kj1/cnt_reg[4]/C
                         clock pessimism             -0.240     0.942    
    SLICE_X39Y29         FDRE (Hold_fdre_C_D)         0.105     1.047    kj1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 kj1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kj1/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.366ns (77.187%)  route 0.108ns (22.813%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.586     0.785    kj1/i_clk
    SLICE_X39Y28         FDRE                                         r  kj1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.926 r  kj1/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.034    kj1/cnt_reg_n_0_[3]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.194 r  kj1/cnt_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     1.194    kj1/cnt_reg[0]_i_2__1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.259 r  kj1/cnt_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.259    kj1/cnt_reg[4]_i_1__1_n_5
    SLICE_X39Y29         FDRE                                         r  kj1/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.796     1.182    kj1/i_clk
    SLICE_X39Y29         FDRE                                         r  kj1/cnt_reg[6]/C
                         clock pessimism             -0.240     0.942    
    SLICE_X39Y29         FDRE (Hold_fdre_C_D)         0.105     1.047    kj1/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 kj2/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kj2/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.355ns (73.455%)  route 0.128ns (26.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.048ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.471     0.671    kj2/i_clk
    SLICE_X33Y24         FDRE                                         r  kj2/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     0.812 r  kj2/cnt_reg[23]/Q
                         net (fo=2, routed)           0.119     0.931    kj2/cnt_reg[23]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.091 r  kj2/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    kj2/cnt_reg[20]_i_1__0_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.154 r  kj2/cnt_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.154    kj2/cnt_reg[24]_i_1__0_n_7
    SLICE_X33Y25         FDRE                                         r  kj2/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.661     1.048    kj2/i_clk
    SLICE_X33Y25         FDRE                                         r  kj2/cnt_reg[24]/C
                         clock pessimism             -0.218     0.829    
    SLICE_X33Y25         FDRE (Hold_fdre_C_D)         0.105     0.934    kj2/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 kj1/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kj1/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.851%)  route 0.119ns (25.149%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.588     0.788    kj1/i_clk
    SLICE_X39Y31         FDRE                                         r  kj1/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     0.929 r  kj1/cnt_reg[15]/Q
                         net (fo=2, routed)           0.119     1.048    kj1/cnt_reg[15]
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.208 r  kj1/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.208    kj1/cnt_reg[12]_i_1__1_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.262 r  kj1/cnt_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.262    kj1/cnt_reg[16]_i_1__1_n_7
    SLICE_X39Y32         FDRE                                         r  kj1/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.767     1.154    kj1/i_clk
    SLICE_X39Y32         FDRE                                         r  kj1/cnt_reg[16]/C
                         clock pessimism             -0.218     0.935    
    SLICE_X39Y32         FDRE (Hold_fdre_C_D)         0.105     1.040    kj1/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 kj2/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kj2/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.366ns (74.046%)  route 0.128ns (25.954%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.048ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.471     0.671    kj2/i_clk
    SLICE_X33Y24         FDRE                                         r  kj2/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     0.812 r  kj2/cnt_reg[23]/Q
                         net (fo=2, routed)           0.119     0.931    kj2/cnt_reg[23]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.091 r  kj2/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    kj2/cnt_reg[20]_i_1__0_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.165 r  kj2/cnt_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.165    kj2/cnt_reg[24]_i_1__0_n_5
    SLICE_X33Y25         FDRE                                         r  kj2/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.661     1.048    kj2/i_clk
    SLICE_X33Y25         FDRE                                         r  kj2/cnt_reg[26]/C
                         clock pessimism             -0.218     0.829    
    SLICE_X33Y25         FDRE (Hold_fdre_C_D)         0.105     0.934    kj2/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 kj1/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kj1/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.421%)  route 0.119ns (24.579%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.588     0.788    kj1/i_clk
    SLICE_X39Y31         FDRE                                         r  kj1/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     0.929 r  kj1/cnt_reg[15]/Q
                         net (fo=2, routed)           0.119     1.048    kj1/cnt_reg[15]
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.208 r  kj1/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.208    kj1/cnt_reg[12]_i_1__1_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.273 r  kj1/cnt_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.273    kj1/cnt_reg[16]_i_1__1_n_5
    SLICE_X39Y32         FDRE                                         r  kj1/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.767     1.154    kj1/i_clk
    SLICE_X39Y32         FDRE                                         r  kj1/cnt_reg[18]/C
                         clock pessimism             -0.218     0.935    
    SLICE_X39Y32         FDRE (Hold_fdre_C_D)         0.105     1.040    kj1/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 kj1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kj1/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.391ns (78.330%)  route 0.108ns (21.670%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.586     0.785    kj1/i_clk
    SLICE_X39Y28         FDRE                                         r  kj1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.926 r  kj1/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.034    kj1/cnt_reg_n_0_[3]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.194 r  kj1/cnt_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     1.194    kj1/cnt_reg[0]_i_2__1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.284 r  kj1/cnt_reg[4]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.284    kj1/cnt_reg[4]_i_1__1_n_6
    SLICE_X39Y29         FDRE                                         r  kj1/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.796     1.182    kj1/i_clk
    SLICE_X39Y29         FDRE                                         r  kj1/cnt_reg[5]/C
                         clock pessimism             -0.240     0.942    
    SLICE_X39Y29         FDRE (Hold_fdre_C_D)         0.105     1.047    kj1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 kj1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kj1/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.391ns (78.330%)  route 0.108ns (21.670%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.586     0.785    kj1/i_clk
    SLICE_X39Y28         FDRE                                         r  kj1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.926 r  kj1/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.034    kj1/cnt_reg_n_0_[3]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.194 r  kj1/cnt_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     1.194    kj1/cnt_reg[0]_i_2__1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.284 r  kj1/cnt_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.284    kj1/cnt_reg[4]_i_1__1_n_4
    SLICE_X39Y29         FDRE                                         r  kj1/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.796     1.182    kj1/i_clk
    SLICE_X39Y29         FDRE                                         r  kj1/cnt_reg[7]/C
                         clock pessimism             -0.240     0.942    
    SLICE_X39Y29         FDRE (Hold_fdre_C_D)         0.105     1.047    kj1/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 kj1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kj1/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.586     0.785    kj1/i_clk
    SLICE_X39Y28         FDRE                                         r  kj1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.926 r  kj1/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.034    kj1/cnt_reg_n_0_[3]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.142 r  kj1/cnt_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.142    kj1/cnt_reg[0]_i_2__1_n_4
    SLICE_X39Y28         FDRE                                         r  kj1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.652     1.039    kj1/i_clk
    SLICE_X39Y28         FDRE                                         r  kj1/cnt_reg[3]/C
                         clock pessimism             -0.253     0.785    
    SLICE_X39Y28         FDRE (Hold_fdre_C_D)         0.105     0.890    kj1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 kj2/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kj2/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.011ns
    Source Clock Delay      (SCD):    0.743ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.543     0.743    kj2/i_clk
    SLICE_X33Y19         FDRE                                         r  kj2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     0.884 r  kj2/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     0.992    kj2/cnt_reg_n_0_[3]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.100 r  kj2/cnt_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.100    kj2/cnt_reg[0]_i_2__0_n_4
    SLICE_X33Y19         FDRE                                         r  kj2/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.624     1.011    kj2/i_clk
    SLICE_X33Y19         FDRE                                         r  kj2/cnt_reg[3]/C
                         clock pessimism             -0.268     0.743    
    SLICE_X33Y19         FDRE (Hold_fdre_C_D)         0.105     0.848    kj2/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8   RGB_LED/inst/clk_10/inst/clkin1_bufg/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X35Y32    B_In_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X35Y33    B_In_reg[1]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X35Y33    B_In_reg[2]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X35Y33    B_In_reg[3]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X35Y33    B_In_reg[4]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X35Y34    B_In_reg[5]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X35Y34    B_In_reg[6]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X35Y34    B_In_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X35Y32    B_In_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X35Y34    B_In_reg[5]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X35Y34    B_In_reg[6]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X35Y34    B_In_reg[7]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X32Y33    G_In_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X32Y33    G_In_reg[1]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X32Y33    G_In_reg[2]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X32Y33    G_In_reg[3]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X35Y32    B_In_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X35Y33    B_In_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X35Y33    B_In_reg[1]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X35Y33    B_In_reg[2]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X35Y33    B_In_reg[2]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X35Y33    B_In_reg[3]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X35Y33    B_In_reg[3]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X35Y33    B_In_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_10MHz_clk_wiz_0
  To Clock:  clk_10MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       92.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.803ns  (required time - arrival time)
  Source:                 RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 1.550ns (24.059%)  route 4.892ns (75.941%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.990     3.421    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.517 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285     1.804 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616     3.421    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.690     5.207    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X37Y31         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.419     5.626 f  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/Q
                         net (fo=9, routed)           1.194     6.820    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[7]
    SLICE_X37Y30         LUT4 (Prop_lut4_I2_O)        0.327     7.147 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[8]_i_3/O
                         net (fo=2, routed)           0.811     7.959    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[8]_i_3_n_0
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.326     8.285 f  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_4/O
                         net (fo=2, routed)           1.095     9.380    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_4_n_0
    SLICE_X36Y31         LUT5 (Prop_lut5_I1_O)        0.152     9.532 f  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_3/O
                         net (fo=8, routed)           0.935    10.467    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_3_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I2_O)        0.326    10.793 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt[5]_i_1/O
                         net (fo=3, routed)           0.856    11.649    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt[5]_i_1_n_0
    SLICE_X38Y34         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.886   103.247    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   103.338 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.082   101.709 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538   103.247    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   103.338 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.574   104.912    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X38Y34         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[3]/C
                         clock pessimism              0.275   105.187    
                         clock uncertainty           -0.211   104.976    
    SLICE_X38Y34         FDRE (Setup_fdre_C_R)       -0.524   104.452    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        104.452    
                         arrival time                         -11.649    
  -------------------------------------------------------------------
                         slack                                 92.803    

Slack (MET) :             92.803ns  (required time - arrival time)
  Source:                 RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 1.550ns (24.059%)  route 4.892ns (75.941%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.990     3.421    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.517 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285     1.804 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616     3.421    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.690     5.207    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X37Y31         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.419     5.626 f  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/Q
                         net (fo=9, routed)           1.194     6.820    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[7]
    SLICE_X37Y30         LUT4 (Prop_lut4_I2_O)        0.327     7.147 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[8]_i_3/O
                         net (fo=2, routed)           0.811     7.959    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[8]_i_3_n_0
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.326     8.285 f  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_4/O
                         net (fo=2, routed)           1.095     9.380    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_4_n_0
    SLICE_X36Y31         LUT5 (Prop_lut5_I1_O)        0.152     9.532 f  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_3/O
                         net (fo=8, routed)           0.935    10.467    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_3_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I2_O)        0.326    10.793 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt[5]_i_1/O
                         net (fo=3, routed)           0.856    11.649    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt[5]_i_1_n_0
    SLICE_X38Y34         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.886   103.247    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   103.338 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.082   101.709 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538   103.247    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   103.338 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.574   104.912    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X38Y34         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[4]/C
                         clock pessimism              0.275   105.187    
                         clock uncertainty           -0.211   104.976    
    SLICE_X38Y34         FDRE (Setup_fdre_C_R)       -0.524   104.452    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        104.452    
                         arrival time                         -11.649    
  -------------------------------------------------------------------
                         slack                                 92.803    

Slack (MET) :             92.803ns  (required time - arrival time)
  Source:                 RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 1.550ns (24.059%)  route 4.892ns (75.941%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.990     3.421    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.517 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285     1.804 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616     3.421    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.690     5.207    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X37Y31         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.419     5.626 f  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/Q
                         net (fo=9, routed)           1.194     6.820    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[7]
    SLICE_X37Y30         LUT4 (Prop_lut4_I2_O)        0.327     7.147 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[8]_i_3/O
                         net (fo=2, routed)           0.811     7.959    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[8]_i_3_n_0
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.326     8.285 f  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_4/O
                         net (fo=2, routed)           1.095     9.380    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_4_n_0
    SLICE_X36Y31         LUT5 (Prop_lut5_I1_O)        0.152     9.532 f  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_3/O
                         net (fo=8, routed)           0.935    10.467    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_3_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I2_O)        0.326    10.793 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt[5]_i_1/O
                         net (fo=3, routed)           0.856    11.649    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt[5]_i_1_n_0
    SLICE_X38Y34         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.886   103.247    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   103.338 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.082   101.709 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538   103.247    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   103.338 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.574   104.912    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X38Y34         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[5]/C
                         clock pessimism              0.275   105.187    
                         clock uncertainty           -0.211   104.976    
    SLICE_X38Y34         FDRE (Setup_fdre_C_R)       -0.524   104.452    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        104.452    
                         arrival time                         -11.649    
  -------------------------------------------------------------------
                         slack                                 92.803    

Slack (MET) :             93.503ns  (required time - arrival time)
  Source:                 RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 1.408ns (22.391%)  route 4.880ns (77.609%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.990     3.421    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.517 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285     1.804 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616     3.421    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696     5.213    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X38Y35         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.478     5.691 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[1]/Q
                         net (fo=19, routed)          1.794     7.485    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Cnt[1]
    SLICE_X36Y33         LUT6 (Prop_lut6_I2_O)        0.295     7.780 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State[0]_i_18/O
                         net (fo=1, routed)           1.443     9.223    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State[0]_i_18_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.347 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State[0]_i_9/O
                         net (fo=1, routed)           0.000     9.347    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State[0]_i_9_n_0
    SLICE_X37Y34         MUXF7 (Prop_muxf7_I0_O)      0.212     9.559 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State_reg[0]_i_3/O
                         net (fo=1, routed)           1.643    11.202    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State_reg[0]_i_3_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.299    11.501 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000    11.501    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State[0]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.886   103.247    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   103.338 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.082   101.709 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538   103.247    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   103.338 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.573   104.911    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X37Y33         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State_reg[0]/C
                         clock pessimism              0.275   105.186    
                         clock uncertainty           -0.211   104.975    
    SLICE_X37Y33         FDRE (Setup_fdre_C_D)        0.029   105.004    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                        105.004    
                         arrival time                         -11.501    
  -------------------------------------------------------------------
                         slack                                 93.503    

Slack (MET) :             93.911ns  (required time - arrival time)
  Source:                 RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 1.550ns (26.111%)  route 4.386ns (73.889%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.990     3.421    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.517 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285     1.804 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616     3.421    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.690     5.207    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X37Y31         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.419     5.626 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/Q
                         net (fo=9, routed)           1.194     6.820    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[7]
    SLICE_X37Y30         LUT4 (Prop_lut4_I2_O)        0.327     7.147 f  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[8]_i_3/O
                         net (fo=2, routed)           0.811     7.959    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[8]_i_3_n_0
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.326     8.285 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_4/O
                         net (fo=2, routed)           1.095     9.380    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_4_n_0
    SLICE_X36Y31         LUT5 (Prop_lut5_I1_O)        0.152     9.532 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_3/O
                         net (fo=8, routed)           1.285    10.817    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_3_n_0
    SLICE_X38Y35         LUT4 (Prop_lut4_I2_O)        0.326    11.143 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    11.143    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt[0]_i_1_n_0
    SLICE_X38Y35         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.886   103.247    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   103.338 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.082   101.709 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538   103.247    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   103.338 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.575   104.913    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X38Y35         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[0]/C
                         clock pessimism              0.275   105.188    
                         clock uncertainty           -0.211   104.977    
    SLICE_X38Y35         FDRE (Setup_fdre_C_D)        0.077   105.054    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        105.054    
                         arrival time                         -11.143    
  -------------------------------------------------------------------
                         slack                                 93.911    

Slack (MET) :             93.930ns  (required time - arrival time)
  Source:                 RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 1.572ns (26.384%)  route 4.386ns (73.616%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.990     3.421    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.517 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285     1.804 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616     3.421    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.690     5.207    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X37Y31         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.419     5.626 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/Q
                         net (fo=9, routed)           1.194     6.820    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[7]
    SLICE_X37Y30         LUT4 (Prop_lut4_I2_O)        0.327     7.147 f  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[8]_i_3/O
                         net (fo=2, routed)           0.811     7.959    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[8]_i_3_n_0
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.326     8.285 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_4/O
                         net (fo=2, routed)           1.095     9.380    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_4_n_0
    SLICE_X36Y31         LUT5 (Prop_lut5_I1_O)        0.152     9.532 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_3/O
                         net (fo=8, routed)           1.285    10.817    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_3_n_0
    SLICE_X38Y35         LUT5 (Prop_lut5_I2_O)        0.348    11.165 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    11.165    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt[1]_i_1_n_0
    SLICE_X38Y35         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.886   103.247    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   103.338 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.082   101.709 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538   103.247    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   103.338 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.575   104.913    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X38Y35         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[1]/C
                         clock pessimism              0.275   105.188    
                         clock uncertainty           -0.211   104.977    
    SLICE_X38Y35         FDRE (Setup_fdre_C_D)        0.118   105.095    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        105.095    
                         arrival time                         -11.165    
  -------------------------------------------------------------------
                         slack                                 93.930    

Slack (MET) :             94.296ns  (required time - arrival time)
  Source:                 RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 1.550ns (28.168%)  route 3.953ns (71.832%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.990     3.421    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.517 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285     1.804 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616     3.421    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.690     5.207    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X37Y31         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.419     5.626 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/Q
                         net (fo=9, routed)           1.194     6.820    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[7]
    SLICE_X37Y30         LUT4 (Prop_lut4_I2_O)        0.327     7.147 f  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[8]_i_3/O
                         net (fo=2, routed)           0.811     7.959    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[8]_i_3_n_0
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.326     8.285 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_4/O
                         net (fo=2, routed)           1.095     9.380    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_4_n_0
    SLICE_X36Y31         LUT5 (Prop_lut5_I1_O)        0.152     9.532 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_3/O
                         net (fo=8, routed)           0.852    10.384    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_3_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.326    10.710 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    10.710    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt[6]_i_1_n_0
    SLICE_X36Y32         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.886   103.247    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   103.338 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.082   101.709 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538   103.247    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   103.338 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.572   104.910    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X36Y32         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[6]/C
                         clock pessimism              0.275   105.185    
                         clock uncertainty           -0.211   104.974    
    SLICE_X36Y32         FDRE (Setup_fdre_C_D)        0.031   105.005    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        105.005    
                         arrival time                         -10.710    
  -------------------------------------------------------------------
                         slack                                 94.296    

Slack (MET) :             94.513ns  (required time - arrival time)
  Source:                 RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 1.550ns (29.322%)  route 3.736ns (70.679%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.990     3.421    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.517 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285     1.804 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616     3.421    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.690     5.207    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X37Y31         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.419     5.626 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/Q
                         net (fo=9, routed)           1.194     6.820    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[7]
    SLICE_X37Y30         LUT4 (Prop_lut4_I2_O)        0.327     7.147 f  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[8]_i_3/O
                         net (fo=2, routed)           0.811     7.959    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[8]_i_3_n_0
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.326     8.285 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_4/O
                         net (fo=2, routed)           1.095     9.380    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_4_n_0
    SLICE_X36Y31         LUT5 (Prop_lut5_I1_O)        0.152     9.532 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_3/O
                         net (fo=8, routed)           0.636    10.167    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_3_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.326    10.493 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    10.493    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt[2]_i_1_n_0
    SLICE_X37Y35         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.886   103.247    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   103.338 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.082   101.709 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538   103.247    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   103.338 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.575   104.913    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X37Y35         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[2]/C
                         clock pessimism              0.275   105.188    
                         clock uncertainty           -0.211   104.977    
    SLICE_X37Y35         FDRE (Setup_fdre_C_D)        0.029   105.006    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        105.006    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                 94.513    

Slack (MET) :             94.696ns  (required time - arrival time)
  Source:                 RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 1.550ns (30.393%)  route 3.550ns (69.607%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.990     3.421    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.517 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285     1.804 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616     3.421    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.690     5.207    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X37Y31         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.419     5.626 f  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/Q
                         net (fo=9, routed)           1.194     6.820    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[7]
    SLICE_X37Y30         LUT4 (Prop_lut4_I2_O)        0.327     7.147 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[8]_i_3/O
                         net (fo=2, routed)           0.811     7.959    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[8]_i_3_n_0
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.326     8.285 f  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_4/O
                         net (fo=2, routed)           1.095     9.380    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_4_n_0
    SLICE_X36Y31         LUT5 (Prop_lut5_I1_O)        0.152     9.532 f  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_3/O
                         net (fo=8, routed)           0.449     9.981    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_3_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.326    10.307 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    10.307    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_1_n_0
    SLICE_X36Y30         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.886   103.247    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   103.338 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.082   101.709 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538   103.247    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   103.338 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.569   104.907    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X36Y30         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[5]/C
                         clock pessimism              0.275   105.182    
                         clock uncertainty           -0.211   104.971    
    SLICE_X36Y30         FDRE (Setup_fdre_C_D)        0.031   105.002    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        105.002    
                         arrival time                         -10.307    
  -------------------------------------------------------------------
                         slack                                 94.696    

Slack (MET) :             94.796ns  (required time - arrival time)
  Source:                 RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 1.550ns (30.996%)  route 3.451ns (69.004%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.990     3.421    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.517 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285     1.804 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616     3.421    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.690     5.207    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X37Y31         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.419     5.626 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[7]/Q
                         net (fo=9, routed)           1.194     6.820    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[7]
    SLICE_X37Y30         LUT4 (Prop_lut4_I2_O)        0.327     7.147 f  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[8]_i_3/O
                         net (fo=2, routed)           0.811     7.959    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[8]_i_3_n_0
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.326     8.285 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_4/O
                         net (fo=2, routed)           1.095     9.380    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_4_n_0
    SLICE_X36Y31         LUT5 (Prop_lut5_I1_O)        0.152     9.532 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_3/O
                         net (fo=8, routed)           0.350     9.882    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[5]_i_3_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.326    10.208 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    10.208    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt[7]_i_1_n_0
    SLICE_X36Y32         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.886   103.247    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   103.338 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.082   101.709 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538   103.247    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   103.338 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.572   104.910    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X36Y32         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[7]/C
                         clock pessimism              0.275   105.185    
                         clock uncertainty           -0.211   104.974    
    SLICE_X36Y32         FDRE (Setup_fdre_C_D)        0.029   105.003    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        105.003    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                 94.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.630     0.830    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.856 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.589     1.444    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X38Y34         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.148     1.592 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[4]/Q
                         net (fo=10, routed)          0.073     1.665    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Cnt[4]
    SLICE_X38Y34         LUT6 (Prop_lut6_I1_O)        0.098     1.763 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt[5]_i_3/O
                         net (fo=1, routed)           0.000     1.763    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt[5]_i_3_n_0
    SLICE_X38Y34         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.684     1.070    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.099 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.344     0.550 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.521     1.070    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.858     1.957    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X38Y34         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[5]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.121     1.565    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.623%)  route 0.174ns (48.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.630     0.830    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.856 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.586     1.441    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X35Y31         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[0]/Q
                         net (fo=11, routed)          0.174     1.756    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[0]
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.801 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.801    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[1]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.684     1.070    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.099 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.344     0.550 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.521     1.070    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.854     1.953    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X34Y31         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[1]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.120     1.574    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.264%)  route 0.170ns (47.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.630     0.830    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.856 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.586     1.441    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X35Y31         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[0]/Q
                         net (fo=11, routed)          0.170     1.752    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[0]
    SLICE_X36Y30         LUT6 (Prop_lut6_I4_O)        0.045     1.797 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[2]_i_1_n_0
    SLICE_X36Y30         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.684     1.070    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.099 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.344     0.550 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.521     1.070    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.854     1.953    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X36Y30         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[2]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.092     1.567    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.231%)  route 0.187ns (49.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.630     0.830    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.856 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.589     1.444    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X37Y35         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[2]/Q
                         net (fo=11, routed)          0.187     1.772    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Cnt[2]
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.048     1.820 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.820    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt[4]_i_1_n_0
    SLICE_X38Y34         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.684     1.070    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.099 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.344     0.550 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.521     1.070    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.858     1.957    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X38Y34         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[4]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.131     1.589    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.392%)  route 0.144ns (43.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.630     0.830    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.856 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587     1.442    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X36Y32         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.144     1.727    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Cnt[6]
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.772 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.772    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt[6]_i_1_n_0
    SLICE_X36Y32         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.684     1.070    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.099 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.344     0.550 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.521     1.070    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.856     1.955    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X36Y32         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[6]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.092     1.534    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.831%)  route 0.187ns (50.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.630     0.830    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.856 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.589     1.444    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X37Y35         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[2]/Q
                         net (fo=11, routed)          0.187     1.772    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Cnt[2]
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.045     1.817 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.817    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt[3]_i_1_n_0
    SLICE_X38Y34         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.684     1.070    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.099 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.344     0.550 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.521     1.070    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.858     1.957    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X38Y34         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[3]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.120     1.578    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.918%)  route 0.140ns (40.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.630     0.830    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.856 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.586     1.441    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X34Y31         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[1]/Q
                         net (fo=11, routed)          0.140     1.745    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[1]
    SLICE_X35Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.790 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.790    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[3]_i_1_n_0
    SLICE_X35Y31         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.684     1.070    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.099 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.344     0.550 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.521     1.070    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.854     1.953    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X35Y31         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[3]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.091     1.545    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.121%)  route 0.201ns (51.879%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.630     0.830    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.856 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.585     1.440    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X36Y30         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[2]/Q
                         net (fo=10, routed)          0.201     1.782    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[2]
    SLICE_X35Y31         LUT5 (Prop_lut5_I1_O)        0.045     1.827 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.827    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[4]_i_1_n_0
    SLICE_X35Y31         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.684     1.070    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.099 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.344     0.550 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.521     1.070    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.854     1.953    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X35Y31         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[4]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.092     1.567    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.851%)  route 0.166ns (47.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.630     0.830    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.856 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.586     1.441    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X37Y31         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[6]/Q
                         net (fo=9, routed)           0.166     1.748    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[6]
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.793 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.793    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt[9]_i_2_n_0
    SLICE_X37Y31         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.684     1.070    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.099 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.344     0.550 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.521     1.070    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.855     1.954    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X37Y31         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[9]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.092     1.533    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.630     0.830    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.856 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587     1.442    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X37Y32         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[8]/Q
                         net (fo=3, routed)           0.167     1.750    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Cnt[8]
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.795 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.795    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt[8]_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.684     1.070    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.099 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.344     0.550 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.521     1.070    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.856     1.955    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X37Y32         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[8]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.091     1.533    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10MHz_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y6   RGB_LED/inst/clk_10/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X38Y35    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X38Y35    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X37Y35    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X38Y34    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X38Y34    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X38Y34    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X36Y32    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X36Y32    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X38Y34    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X38Y34    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X38Y34    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X37Y32    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X34Y32    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/LED_IO_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X34Y32    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/LED_IO_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X35Y31    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X34Y31    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_Cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X38Y35    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X38Y35    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X38Y35    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X38Y35    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X37Y35    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X37Y35    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X38Y34    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X38Y34    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X38Y34    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X38Y34    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Data_Cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y7   RGB_LED/inst/clk_10/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  clk_out1_clk_wiz_1

Setup :            1  Failing Endpoint ,  Worst Slack      -10.801ns,  Total Violation      -10.801ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.678ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.801ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (clk_out1_clk_wiz_1 rise@2590.000ns - pclk rise@2589.984ns)
  Data Path Delay:        0.797ns  (logic 0.456ns (57.219%)  route 0.341ns (42.781%))
  Logic Levels:           0  
  Clock Path Skew:        -9.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 2591.491 - 2590.000 ) 
    Source Clock Delay      (SCD):    11.296ns = ( 2601.280 - 2589.984 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    2589.984  2589.984 r  
    G11                                               0.000  2589.984 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000  2589.984    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  2590.885 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  2590.885    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  2591.701 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.806  2593.507    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.124  2593.631 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.568  2594.199    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  2594.295 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  2596.437    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  2596.540 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  2597.879    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  2598.861 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  2599.574    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  2599.670 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.609  2601.279    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X23Y20         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.456  2601.735 r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_reg/Q
                         net (fo=2, routed)           0.341  2602.076    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start
    SLICE_X23Y19         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   2590.000  2590.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  2590.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430  2591.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064  2588.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543  2589.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  2590.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.491  2591.492    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_buff_reg[0]_0
    SLICE_X23Y19         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_buff_reg[0]/C
                         clock pessimism              0.000  2591.492    
                         clock uncertainty           -0.173  2591.319    
    SLICE_X23Y19         FDRE (Setup_fdre_C_D)       -0.043  2591.276    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_buff_reg[0]
  -------------------------------------------------------------------
                         required time                       2591.275    
                         arrival time                       -2602.077    
  -------------------------------------------------------------------
                         slack                                -10.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.678ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        -2.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    3.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.555     3.490    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X23Y20         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.141     3.631 r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_reg/Q
                         net (fo=2, routed)           0.120     3.751    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start
    SLICE_X23Y19         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.824     0.824    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_buff_reg[0]_0
    SLICE_X23Y19         FDRE                                         r  scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_buff_reg[0]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.173     0.997    
    SLICE_X23Y19         FDRE (Hold_fdre_C_D)         0.076     1.073    scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_buff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           3.751    
  -------------------------------------------------------------------
                         slack                                  2.678    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 state_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.307ns  (logic 1.014ns (12.207%)  route 7.293ns (87.793%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.249     2.680    i_clk_IBUF
    SLICE_X30Y24         FDRE                                         r  state_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.518     3.198 r  state_current_reg[0]/Q
                         net (fo=54, routed)          3.834     7.032    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/G_In_nolumi_reg[6][0]
    SLICE_X21Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.156 f  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_43/O
                         net (fo=1, routed)           1.346     8.502    vg/TMDS_Tx_Clk_P_8
    SLICE_X32Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.626 r  vg/Mini_HDMI_Driver_i_9/O
                         net (fo=4, routed)           1.265     9.890    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X36Y25         LUT5 (Prop_lut5_I1_O)        0.124    10.014 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.848    10.862    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X36Y24         LUT3 (Prop_lut3_I2_O)        0.124    10.986 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000    10.986    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/sum_bits[1]
    SLICE_X36Y24         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.563    11.563    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y24         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.000    11.563    
                         clock uncertainty           -0.173    11.390    
    SLICE_X36Y24         FDRE (Setup_fdre_C_D)        0.031    11.421    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.421    
                         arrival time                         -10.986    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 state_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 1.014ns (12.211%)  route 7.290ns (87.789%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.249     2.680    i_clk_IBUF
    SLICE_X30Y24         FDRE                                         r  state_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.518     3.198 r  state_current_reg[0]/Q
                         net (fo=54, routed)          3.834     7.032    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/G_In_nolumi_reg[6][0]
    SLICE_X21Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.156 f  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_43/O
                         net (fo=1, routed)           1.346     8.502    vg/TMDS_Tx_Clk_P_8
    SLICE_X32Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.626 r  vg/Mini_HDMI_Driver_i_9/O
                         net (fo=4, routed)           1.265     9.890    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X36Y25         LUT5 (Prop_lut5_I1_O)        0.124    10.014 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.845    10.860    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I1_O)        0.124    10.984 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000    10.984    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/sum_bits[3]
    SLICE_X36Y24         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.563    11.563    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y24         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.000    11.563    
                         clock uncertainty           -0.173    11.390    
    SLICE_X36Y24         FDRE (Setup_fdre_C_D)        0.029    11.419    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 state_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.915ns  (logic 1.014ns (12.812%)  route 6.901ns (87.188%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.249     2.680    i_clk_IBUF
    SLICE_X30Y24         FDRE                                         r  state_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.518     3.198 r  state_current_reg[0]/Q
                         net (fo=54, routed)          3.834     7.032    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/G_In_nolumi_reg[6][0]
    SLICE_X21Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.156 f  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_43/O
                         net (fo=1, routed)           1.346     8.502    vg/TMDS_Tx_Clk_P_8
    SLICE_X32Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.626 r  vg/Mini_HDMI_Driver_i_9/O
                         net (fo=4, routed)           1.265     9.890    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X36Y25         LUT5 (Prop_lut5_I1_O)        0.124    10.014 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.456    10.470    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I1_O)        0.124    10.594 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000    10.594    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X36Y25         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.563    11.563    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y25         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.000    11.563    
                         clock uncertainty           -0.173    11.390    
    SLICE_X36Y25         FDRE (Setup_fdre_C_D)        0.029    11.419    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                         -10.594    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 state_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vg/video_rbg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.208ns  (logic 1.312ns (18.203%)  route 5.896ns (81.797%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -1.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.417     2.848    i_clk_IBUF
    SLICE_X33Y27         FDRE                                         r  state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.456     3.304 r  state_current_reg[1]/Q
                         net (fo=57, routed)          2.107     5.411    vg/video_rbg_reg[8]_0[1]
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.535 r  vg/video_rbg[23]_i_19/O
                         net (fo=3, routed)           1.090     6.625    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/video_rbg[20]_i_2_1
    SLICE_X31Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.749 f  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/video_rbg[20]_i_6/O
                         net (fo=1, routed)           0.798     7.547    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/video_rbg[20]_i_6_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.671 r  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/video_rbg[20]_i_2/O
                         net (fo=10, routed)          1.190     8.861    vg/video_rbg_reg[18]_1
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.152     9.013 r  vg/video_rbg[23]_i_10/O
                         net (fo=2, routed)           0.711     9.724    vg/video_rbg[23]_i_10_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I4_O)        0.332    10.056 r  vg/video_rbg[15]_i_1/O
                         net (fo=1, routed)           0.000    10.056    vg/video_rbg[15]_i_1_n_0
    SLICE_X32Y19         FDRE                                         r  vg/video_rbg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.568    11.568    vg/CLK
    SLICE_X32Y19         FDRE                                         r  vg/video_rbg_reg[15]/C
                         clock pessimism              0.000    11.568    
                         clock uncertainty           -0.173    11.395    
    SLICE_X32Y19         FDRE (Setup_fdre_C_D)        0.031    11.426    vg/video_rbg_reg[15]
  -------------------------------------------------------------------
                         required time                         11.426    
                         arrival time                         -10.056    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 state_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vg/video_rbg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 1.312ns (18.512%)  route 5.775ns (81.488%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -1.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.417     2.848    i_clk_IBUF
    SLICE_X33Y27         FDRE                                         r  state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.456     3.304 r  state_current_reg[1]/Q
                         net (fo=57, routed)          2.107     5.411    vg/video_rbg_reg[8]_0[1]
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.535 r  vg/video_rbg[23]_i_19/O
                         net (fo=3, routed)           1.090     6.625    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/video_rbg[20]_i_2_1
    SLICE_X31Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.749 f  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/video_rbg[20]_i_6/O
                         net (fo=1, routed)           0.798     7.547    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/video_rbg[20]_i_6_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.671 r  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/video_rbg[20]_i_2/O
                         net (fo=10, routed)          1.190     8.861    vg/video_rbg_reg[18]_1
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.152     9.013 r  vg/video_rbg[23]_i_10/O
                         net (fo=2, routed)           0.591     9.603    vg/video_rbg[23]_i_10_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I5_O)        0.332     9.935 r  vg/video_rbg[23]_i_2/O
                         net (fo=1, routed)           0.000     9.935    vg/video_rbg[23]_i_2_n_0
    SLICE_X32Y19         FDRE                                         r  vg/video_rbg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.568    11.568    vg/CLK
    SLICE_X32Y19         FDRE                                         r  vg/video_rbg_reg[23]/C
                         clock pessimism              0.000    11.568    
                         clock uncertainty           -0.173    11.395    
    SLICE_X32Y19         FDRE (Setup_fdre_C_D)        0.032    11.427    vg/video_rbg_reg[23]
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 state_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vg/video_rbg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.956ns  (logic 1.076ns (15.470%)  route 5.880ns (84.530%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -1.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.417     2.848    i_clk_IBUF
    SLICE_X33Y27         FDRE                                         r  state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.456     3.304 r  state_current_reg[1]/Q
                         net (fo=57, routed)          2.107     5.411    vg/video_rbg_reg[8]_0[1]
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.535 r  vg/video_rbg[23]_i_19/O
                         net (fo=3, routed)           1.090     6.625    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/video_rbg[20]_i_2_1
    SLICE_X31Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.749 f  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/video_rbg[20]_i_6/O
                         net (fo=1, routed)           0.798     7.547    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/video_rbg[20]_i_6_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.671 r  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/video_rbg[20]_i_2/O
                         net (fo=10, routed)          1.190     8.861    vg/video_rbg_reg[18]_1
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.985 r  vg/video_rbg[17]_i_4/O
                         net (fo=2, routed)           0.695     9.680    vg/video_rbg[17]_i_4_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.804 r  vg/video_rbg[9]_i_1/O
                         net (fo=1, routed)           0.000     9.804    vg/video_rbg[9]_i_1_n_0
    SLICE_X33Y18         FDRE                                         r  vg/video_rbg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.569    11.569    vg/CLK
    SLICE_X33Y18         FDRE                                         r  vg/video_rbg_reg[9]/C
                         clock pessimism              0.000    11.569    
                         clock uncertainty           -0.173    11.396    
    SLICE_X33Y18         FDRE (Setup_fdre_C_D)        0.032    11.428    vg/video_rbg_reg[9]
  -------------------------------------------------------------------
                         required time                         11.428    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 state_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vg/video_rbg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 1.076ns (15.536%)  route 5.850ns (84.464%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -1.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.417     2.848    i_clk_IBUF
    SLICE_X33Y27         FDRE                                         r  state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.456     3.304 r  state_current_reg[1]/Q
                         net (fo=57, routed)          2.107     5.411    vg/video_rbg_reg[8]_0[1]
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.535 r  vg/video_rbg[23]_i_19/O
                         net (fo=3, routed)           1.090     6.625    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/video_rbg[20]_i_2_1
    SLICE_X31Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.749 f  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/video_rbg[20]_i_6/O
                         net (fo=1, routed)           0.798     7.547    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/video_rbg[20]_i_6_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.671 r  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/video_rbg[20]_i_2/O
                         net (fo=10, routed)          1.190     8.861    vg/video_rbg_reg[18]_1
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.985 r  vg/video_rbg[17]_i_4/O
                         net (fo=2, routed)           0.666     9.650    vg/video_rbg[17]_i_4_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.774 r  vg/video_rbg[17]_i_1/O
                         net (fo=1, routed)           0.000     9.774    vg/video_rbg[17]_i_1_n_0
    SLICE_X33Y18         FDRE                                         r  vg/video_rbg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.569    11.569    vg/CLK
    SLICE_X33Y18         FDRE                                         r  vg/video_rbg_reg[17]/C
                         clock pessimism              0.000    11.569    
                         clock uncertainty           -0.173    11.396    
    SLICE_X33Y18         FDRE (Setup_fdre_C_D)        0.031    11.427    vg/video_rbg_reg[17]
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 state_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 0.890ns (12.564%)  route 6.194ns (87.436%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -1.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.249     2.680    i_clk_IBUF
    SLICE_X30Y24         FDRE                                         r  state_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.518     3.198 r  state_current_reg[0]/Q
                         net (fo=54, routed)          3.833     7.031    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/G_In_nolumi_reg[6][0]
    SLICE_X21Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.155 f  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_45/O
                         net (fo=1, routed)           1.362     8.516    vg/TMDS_Tx_Clk_P_6
    SLICE_X34Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.640 r  vg/Mini_HDMI_Driver_i_11/O
                         net (fo=6, routed)           0.999     9.640    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[5]
    SLICE_X36Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.764 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_1/O
                         net (fo=1, routed)           0.000     9.764    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/sum_bits[0]
    SLICE_X36Y26         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.565    11.565    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y26         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism              0.000    11.565    
                         clock uncertainty           -0.173    11.392    
    SLICE_X36Y26         FDRE (Setup_fdre_C_D)        0.029    11.421    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.421    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 state_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vg/video_rbg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.900ns  (logic 1.306ns (18.928%)  route 5.594ns (81.072%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -1.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.417     2.848    i_clk_IBUF
    SLICE_X33Y27         FDRE                                         r  state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.456     3.304 r  state_current_reg[1]/Q
                         net (fo=57, routed)          2.107     5.411    vg/video_rbg_reg[8]_0[1]
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.535 r  vg/video_rbg[23]_i_19/O
                         net (fo=3, routed)           1.090     6.625    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/video_rbg[20]_i_2_1
    SLICE_X31Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.749 f  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/video_rbg[20]_i_6/O
                         net (fo=1, routed)           0.798     7.547    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/video_rbg[20]_i_6_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.671 r  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/video_rbg[20]_i_2/O
                         net (fo=10, routed)          0.849     8.520    vg/video_rbg_reg[18]_1
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.150     8.670 r  vg/video_rbg[22]_i_4/O
                         net (fo=2, routed)           0.750     9.420    vg/video_rbg[22]_i_4_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I4_O)        0.328     9.748 r  vg/video_rbg[14]_i_1/O
                         net (fo=1, routed)           0.000     9.748    vg/video_rbg[14]_i_1_n_0
    SLICE_X32Y19         FDRE                                         r  vg/video_rbg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.568    11.568    vg/CLK
    SLICE_X32Y19         FDRE                                         r  vg/video_rbg_reg[14]/C
                         clock pessimism              0.000    11.568    
                         clock uncertainty           -0.173    11.395    
    SLICE_X32Y19         FDRE (Setup_fdre_C_D)        0.029    11.424    vg/video_rbg_reg[14]
  -------------------------------------------------------------------
                         required time                         11.424    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.685ns  (required time - arrival time)
  Source:                 state_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vg/video_rbg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 1.306ns (18.946%)  route 5.587ns (81.054%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -1.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.417     2.848    i_clk_IBUF
    SLICE_X33Y27         FDRE                                         r  state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.456     3.304 r  state_current_reg[1]/Q
                         net (fo=57, routed)          2.107     5.411    vg/video_rbg_reg[8]_0[1]
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.535 r  vg/video_rbg[23]_i_19/O
                         net (fo=3, routed)           1.090     6.625    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/video_rbg[20]_i_2_1
    SLICE_X31Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.749 f  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/video_rbg[20]_i_6/O
                         net (fo=1, routed)           0.798     7.547    scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/video_rbg[20]_i_6_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.671 r  scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/video_rbg[20]_i_2/O
                         net (fo=10, routed)          0.849     8.520    vg/video_rbg_reg[18]_1
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.150     8.670 r  vg/video_rbg[22]_i_4/O
                         net (fo=2, routed)           0.744     9.413    vg/video_rbg[22]_i_4_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I5_O)        0.328     9.741 r  vg/video_rbg[22]_i_1/O
                         net (fo=1, routed)           0.000     9.741    vg/video_rbg[22]_i_1_n_0
    SLICE_X32Y19         FDRE                                         r  vg/video_rbg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.568    11.568    vg/CLK
    SLICE_X32Y19         FDRE                                         r  vg/video_rbg_reg[22]/C
                         clock pessimism              0.000    11.568    
                         clock uncertainty           -0.173    11.395    
    SLICE_X32Y19         FDRE (Setup_fdre_C_D)        0.031    11.426    vg/video_rbg_reg[22]
  -------------------------------------------------------------------
                         required time                         11.426    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  1.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 state_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vg/R_In_nolumi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.426%)  route 0.325ns (63.574%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.565     0.764    i_clk_IBUF
    SLICE_X37Y26         FDRE                                         r  state_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     0.905 f  state_current_reg[3]/Q
                         net (fo=19, routed)          0.325     1.230    vg/video_rbg_reg[8]_0[3]
    SLICE_X35Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.275 r  vg/R_In_nolumi[7]_i_2/O
                         net (fo=1, routed)           0.000     1.275    vg/p_0_in[7]
    SLICE_X35Y26         FDRE                                         r  vg/R_In_nolumi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.848     0.848    vg/CLK
    SLICE_X35Y26         FDRE                                         r  vg/R_In_nolumi_reg[7]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.173     1.021    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.092     1.113    vg/R_In_nolumi_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 state_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vg/G_In_nolumi_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.185ns (33.988%)  route 0.359ns (66.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.666     0.866    i_clk_IBUF
    SLICE_X33Y27         FDRE                                         r  state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     1.007 r  state_current_reg[1]/Q
                         net (fo=57, routed)          0.359     1.366    vg/video_rbg_reg[8]_0[1]
    SLICE_X35Y26         LUT3 (Prop_lut3_I1_O)        0.044     1.410 r  vg/G_In_nolumi[6]_i_1/O
                         net (fo=1, routed)           0.000     1.410    vg/G_In_nolumi[6]_i_1_n_0
    SLICE_X35Y26         FDRE                                         r  vg/G_In_nolumi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.848     0.848    vg/CLK
    SLICE_X35Y26         FDRE                                         r  vg/G_In_nolumi_reg[6]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.173     1.021    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.107     1.128    vg/G_In_nolumi_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 state_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vg/B_In_nolumi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.109%)  route 0.359ns (65.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.666     0.866    i_clk_IBUF
    SLICE_X33Y27         FDRE                                         r  state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     1.007 r  state_current_reg[1]/Q
                         net (fo=57, routed)          0.359     1.366    vg/video_rbg_reg[8]_0[1]
    SLICE_X35Y26         LUT3 (Prop_lut3_I1_O)        0.045     1.411 r  vg/B_In_nolumi[7]_i_1/O
                         net (fo=1, routed)           0.000     1.411    vg/B_In_nolumi[7]_i_1_n_0
    SLICE_X35Y26         FDRE                                         r  vg/B_In_nolumi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.848     0.848    vg/CLK
    SLICE_X35Y26         FDRE                                         r  vg/B_In_nolumi_reg[7]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.173     1.021    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.091     1.112    vg/B_In_nolumi_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 state_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vg/video_rbg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.231ns (32.808%)  route 0.473ns (67.192%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.565     0.764    i_clk_IBUF
    SLICE_X37Y26         FDRE                                         r  state_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     0.905 r  state_current_reg[3]/Q
                         net (fo=19, routed)          0.319     1.224    vg/video_rbg_reg[8]_0[3]
    SLICE_X34Y20         LUT6 (Prop_lut6_I2_O)        0.045     1.269 r  vg/video_rbg[20]_i_5/O
                         net (fo=2, routed)           0.154     1.423    vg/video_rbg[20]_i_5_n_0
    SLICE_X35Y18         LUT5 (Prop_lut5_I4_O)        0.045     1.468 r  vg/video_rbg[20]_i_1/O
                         net (fo=1, routed)           0.000     1.468    vg/video_rbg[20]_i_1_n_0
    SLICE_X35Y18         FDRE                                         r  vg/video_rbg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.854     0.854    vg/CLK
    SLICE_X35Y18         FDRE                                         r  vg/video_rbg_reg[20]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.173     1.027    
    SLICE_X35Y18         FDRE (Hold_fdre_C_D)         0.092     1.119    vg/video_rbg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 state_current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vg/video_rbg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.231ns (30.758%)  route 0.520ns (69.242%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.553     0.752    i_clk_IBUF
    SLICE_X32Y23         FDRE                                         r  state_current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141     0.893 r  state_current_reg[4]/Q
                         net (fo=18, routed)          0.339     1.232    vg/video_rbg_reg[8]_0[4]
    SLICE_X32Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.277 r  vg/video_rbg[23]_i_9/O
                         net (fo=15, routed)          0.181     1.458    vg/state_current_reg[5]
    SLICE_X32Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.503 r  vg/video_rbg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.503    vg/video_rbg[22]_i_1_n_0
    SLICE_X32Y19         FDRE                                         r  vg/video_rbg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.853     0.853    vg/CLK
    SLICE_X32Y19         FDRE                                         r  vg/video_rbg_reg[22]/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.173     1.026    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.092     1.118    vg/video_rbg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 state_current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vg/video_rbg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.231ns (30.707%)  route 0.521ns (69.293%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.553     0.752    i_clk_IBUF
    SLICE_X32Y23         FDRE                                         r  state_current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141     0.893 r  state_current_reg[4]/Q
                         net (fo=18, routed)          0.363     1.256    vg/video_rbg_reg[8]_0[4]
    SLICE_X32Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.301 r  vg/video_rbg[23]_i_8/O
                         net (fo=16, routed)          0.159     1.459    vg/state_current_reg[1]_1
    SLICE_X32Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.504 r  vg/video_rbg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.504    vg/video_rbg[15]_i_1_n_0
    SLICE_X32Y19         FDRE                                         r  vg/video_rbg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.853     0.853    vg/CLK
    SLICE_X32Y19         FDRE                                         r  vg/video_rbg_reg[15]/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.173     1.026    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.092     1.118    vg/video_rbg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 state_current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vg/video_rbg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.231ns (30.667%)  route 0.522ns (69.333%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.553     0.752    i_clk_IBUF
    SLICE_X32Y23         FDRE                                         r  state_current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141     0.893 r  state_current_reg[4]/Q
                         net (fo=18, routed)          0.363     1.256    vg/video_rbg_reg[8]_0[4]
    SLICE_X32Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.301 r  vg/video_rbg[23]_i_8/O
                         net (fo=16, routed)          0.160     1.460    vg/state_current_reg[1]_1
    SLICE_X32Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.505 r  vg/video_rbg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.505    vg/video_rbg[14]_i_1_n_0
    SLICE_X32Y19         FDRE                                         r  vg/video_rbg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.853     0.853    vg/CLK
    SLICE_X32Y19         FDRE                                         r  vg/video_rbg_reg[14]/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.173     1.026    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.091     1.117    vg/video_rbg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 state_current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vg/G_In_nolumi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.209ns (27.522%)  route 0.550ns (72.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.806ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.607     0.806    i_clk_IBUF
    SLICE_X30Y24         FDRE                                         r  state_current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.164     0.970 r  state_current_reg[2]/Q
                         net (fo=21, routed)          0.550     1.520    vg/video_rbg_reg[8]_0[2]
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.565 r  vg/G_In_nolumi[7]_i_1/O
                         net (fo=1, routed)           0.000     1.565    vg/G_In_nolumi[7]_i_1_n_0
    SLICE_X34Y28         FDRE                                         r  vg/G_In_nolumi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.851     0.851    vg/CLK
    SLICE_X34Y28         FDRE                                         r  vg/G_In_nolumi_reg[7]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.173     1.024    
    SLICE_X34Y28         FDRE (Hold_fdre_C_D)         0.120     1.144    vg/G_In_nolumi_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 state_current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vg/video_rbg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.231ns (28.544%)  route 0.578ns (71.456%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.553     0.752    i_clk_IBUF
    SLICE_X32Y23         FDRE                                         r  state_current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141     0.893 r  state_current_reg[4]/Q
                         net (fo=18, routed)          0.363     1.256    vg/video_rbg_reg[8]_0[4]
    SLICE_X32Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.301 r  vg/video_rbg[23]_i_8/O
                         net (fo=16, routed)          0.216     1.516    vg/state_current_reg[1]_1
    SLICE_X35Y18         LUT6 (Prop_lut6_I5_O)        0.045     1.561 r  vg/video_rbg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.561    vg/video_rbg[12]_i_1_n_0
    SLICE_X35Y18         FDRE                                         r  vg/video_rbg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.854     0.854    vg/CLK
    SLICE_X35Y18         FDRE                                         r  vg/video_rbg_reg[12]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.173     1.027    
    SLICE_X35Y18         FDRE (Hold_fdre_C_D)         0.091     1.118    vg/video_rbg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 state_current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vg/video_rbg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.231ns (27.768%)  route 0.601ns (72.232%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.553     0.752    i_clk_IBUF
    SLICE_X32Y23         FDRE                                         r  state_current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141     0.893 r  state_current_reg[4]/Q
                         net (fo=18, routed)          0.363     1.256    vg/video_rbg_reg[8]_0[4]
    SLICE_X32Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.301 r  vg/video_rbg[23]_i_8/O
                         net (fo=16, routed)          0.238     1.539    vg/state_current_reg[1]_1
    SLICE_X32Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.584 r  vg/video_rbg[23]_i_2/O
                         net (fo=1, routed)           0.000     1.584    vg/video_rbg[23]_i_2_n_0
    SLICE_X32Y19         FDRE                                         r  vg/video_rbg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.853     0.853    vg/CLK
    SLICE_X32Y19         FDRE                                         r  vg/video_rbg_reg[23]/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.173     1.026    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.092     1.118    vg/video_rbg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.466    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        4.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.129ns  (logic 0.478ns (6.705%)  route 6.651ns (93.295%))
  Logic Levels:           0  
  Clock Path Skew:        3.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.692     1.692    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y32         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDPE (Prop_fdpe_C_Q)         0.478     2.170 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.651     8.821    Mini_HDMI_Driver/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.513    11.513    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.596 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.600    13.196    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.287 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.833    Mini_HDMI_Driver/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.828    
                         clock uncertainty           -0.214    14.614    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.594    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.594    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 0.478ns (6.840%)  route 6.510ns (93.160%))
  Logic Levels:           0  
  Clock Path Skew:        3.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.692     1.692    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y32         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDPE (Prop_fdpe_C_Q)         0.478     2.170 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.510     8.680    Mini_HDMI_Driver/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.513    11.513    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.596 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.600    13.196    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.287 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.833    Mini_HDMI_Driver/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.828    
                         clock uncertainty           -0.214    14.614    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.594    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.594    
                         arrival time                          -8.680    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 0.478ns (6.991%)  route 6.359ns (93.009%))
  Logic Levels:           0  
  Clock Path Skew:        3.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.692     1.692    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y32         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDPE (Prop_fdpe_C_Q)         0.478     2.170 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.359     8.530    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.513    11.513    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.596 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.600    13.196    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.287 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.835    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.830    
                         clock uncertainty           -0.214    14.616    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.596    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.596    
                         arrival time                          -8.530    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.478ns (7.149%)  route 6.209ns (92.851%))
  Logic Levels:           0  
  Clock Path Skew:        3.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.692     1.692    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y32         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDPE (Prop_fdpe_C_Q)         0.478     2.170 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.209     8.379    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.513    11.513    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.596 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.600    13.196    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.287 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.835    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.830    
                         clock uncertainty           -0.214    14.616    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.596    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.596    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 0.478ns (7.314%)  route 6.058ns (92.686%))
  Logic Levels:           0  
  Clock Path Skew:        3.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.692     1.692    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y32         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDPE (Prop_fdpe_C_Q)         0.478     2.170 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.058     8.228    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.513    11.513    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.596 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.600    13.196    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.287 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.836    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.831    
                         clock uncertainty           -0.214    14.617    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.597    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.597    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 0.478ns (7.486%)  route 5.907ns (92.514%))
  Logic Levels:           0  
  Clock Path Skew:        3.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.692     1.692    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y32         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDPE (Prop_fdpe_C_Q)         0.478     2.170 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.907     8.077    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.513    11.513    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.596 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.600    13.196    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.287 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.836    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.831    
                         clock uncertainty           -0.214    14.617    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.597    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.597    
                         arrival time                          -8.077    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 0.478ns (7.667%)  route 5.756ns (92.333%))
  Logic Levels:           0  
  Clock Path Skew:        3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.692     1.692    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y32         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDPE (Prop_fdpe_C_Q)         0.478     2.170 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.756     7.927    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.513    11.513    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.596 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.600    13.196    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.287 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    14.840    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.835    
                         clock uncertainty           -0.214    14.621    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.601    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.601    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 0.478ns (7.857%)  route 5.605ns (92.143%))
  Logic Levels:           0  
  Clock Path Skew:        3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.692     1.692    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y32         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDPE (Prop_fdpe_C_Q)         0.478     2.170 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.605     7.776    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.513    11.513    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.596 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.600    13.196    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.287 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    14.840    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.835    
                         clock uncertainty           -0.214    14.621    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.601    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.601    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             7.138ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 0.478ns (9.563%)  route 4.520ns (90.437%))
  Logic Levels:           0  
  Clock Path Skew:        3.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.683     1.683    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y23         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDSE (Prop_fdse_C_Q)         0.478     2.161 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.520     6.682    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.513    11.513    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.596 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.600    13.196    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.287 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.835    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.830    
                         clock uncertainty           -0.214    14.616    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.796    13.820    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.820    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  7.138    

Slack (MET) :             7.164ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.478ns (9.625%)  route 4.488ns (90.375%))
  Logic Levels:           0  
  Clock Path Skew:        3.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.683     1.683    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y23         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.478     2.161 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           4.488     6.650    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.513    11.513    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.596 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.600    13.196    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.287 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.835    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.830    
                         clock uncertainty           -0.214    14.616    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.802    13.814    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.814    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  7.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.418ns (11.013%)  route 3.378ns (88.987%))
  Logic Levels:           0  
  Clock Path Skew:        3.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.196ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430     1.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    -1.634 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    -0.091    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.569     1.569    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y30         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.418     1.987 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           3.378     5.365    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.634     1.634    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.722 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.678     3.401    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.497 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.699     5.196    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.005     5.201    
                         clock uncertainty            0.214     5.415    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.063     5.352    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -5.352    
                         arrival time                           5.365    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.418ns (10.782%)  route 3.459ns (89.218%))
  Logic Levels:           0  
  Clock Path Skew:        3.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.196ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430     1.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    -1.634 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    -0.091    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.569     1.569    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y30         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.418     1.987 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           3.459     5.446    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.634     1.634    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.722 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.678     3.401    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.497 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.699     5.196    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.005     5.201    
                         clock uncertainty            0.214     5.415    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     5.352    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -5.352    
                         arrival time                           5.446    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.367ns (9.387%)  route 3.543ns (90.613%))
  Logic Levels:           0  
  Clock Path Skew:        3.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.191ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430     1.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    -1.634 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    -0.091    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.565     1.565    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y26         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.367     1.932 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.543     5.475    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.634     1.634    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.722 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.678     3.401    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.497 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.694     5.191    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.005     5.196    
                         clock uncertainty            0.214     5.410    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.063     5.347    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -5.347    
                         arrival time                           5.475    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.164ns (7.705%)  route 1.964ns (92.295%))
  Logic Levels:           0  
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.584     0.584    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y29         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     0.748 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           1.964     2.712    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.820     0.820    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.873 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.545     1.417    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.446 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.299    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.214     2.513    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     2.532    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.128ns (6.136%)  route 1.958ns (93.864%))
  Logic Levels:           0  
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.581     0.581    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y26         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDSE (Prop_fdse_C_Q)         0.128     0.709 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           1.958     2.667    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.820     0.820    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.873 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.545     1.417    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.446 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.297    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.297    
                         clock uncertainty            0.214     2.511    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     2.477    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.141ns (6.592%)  route 1.998ns (93.408%))
  Logic Levels:           0  
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.580     0.580    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y24         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           1.998     2.718    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.820     0.820    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.873 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.545     1.417    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.446 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     2.295    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.295    
                         clock uncertainty            0.214     2.509    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.528    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.164ns (7.643%)  route 1.982ns (92.357%))
  Logic Levels:           0  
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.581     0.581    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y23         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDSE (Prop_fdse_C_Q)         0.164     0.745 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           1.982     2.726    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.820     0.820    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.873 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.545     1.417    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.446 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     2.295    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.295    
                         clock uncertainty            0.214     2.509    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.528    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.148ns (7.063%)  route 1.947ns (92.937%))
  Logic Levels:           0  
  Clock Path Skew:        1.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.586     0.586    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDSE (Prop_fdse_C_Q)         0.148     0.734 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           1.947     2.681    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.820     0.820    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.873 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.545     1.417    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.446 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.299    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.214     2.513    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     2.479    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.141ns (6.559%)  route 2.009ns (93.441%))
  Logic Levels:           0  
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.581     0.581    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y26         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDSE (Prop_fdse_C_Q)         0.141     0.722 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.009     2.730    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.820     0.820    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.873 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.545     1.417    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.446 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     2.295    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.295    
                         clock uncertainty            0.214     2.509    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.528    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 0.418ns (10.481%)  route 3.570ns (89.519%))
  Logic Levels:           0  
  Clock Path Skew:        3.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.196ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430     1.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    -1.634 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    -0.091    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.569     1.569    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.418     1.987 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.570     5.558    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.634     1.634    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.722 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.678     3.401    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.497 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.699     5.196    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.005     5.201    
                         clock uncertainty            0.214     5.415    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063     5.352    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -5.352    
                         arrival time                           5.558    
  -------------------------------------------------------------------
                         slack                                  0.206    





---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  clk_out2_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack      -15.055ns,  Total Violation      -15.055ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.055ns  (required time - arrival time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out2_clk_wiz_0 rise@1295.000ns - pclk rise@1294.992ns)
  Data Path Delay:        0.779ns  (logic 0.456ns (58.536%)  route 0.323ns (41.464%))
  Logic Levels:           0  
  Clock Path Skew:        -14.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.765ns = ( 1292.235 - 1295.000 ) 
    Source Clock Delay      (SCD):    11.310ns = ( 1306.302 - 1294.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    1294.992  1294.992 r  
    G11                                               0.000  1294.992 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000  1294.992    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  1295.893 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  1295.893    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  1296.709 f  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.806  1298.515    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.124  1298.639 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.568  1299.207    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  1299.303 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  1301.445    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  1301.548 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  1302.887    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  1303.869 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  1304.582    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  1304.678 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.623  1306.302    scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X7Y21          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.456  1306.758 r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.323  1307.081    scancolor1/MIPI_Trans_Driver/Data_Read/U0/trig_req
    SLICE_X5Y21          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   1295.000  1295.000 r  
    H4                   IBUF                         0.000  1295.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.162  1296.162    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128  1289.033 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605  1290.638    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1290.729 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505  1292.235    scancolor1/MIPI_Trans_Driver/Data_Read/U0/in_delay_clk
    SLICE_X5Y21          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_upd_req_reg/C
                         clock pessimism              0.000  1292.235    
                         clock uncertainty           -0.166  1292.069    
    SLICE_X5Y21          FDRE (Setup_fdre_C_D)       -0.043  1292.026    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                       1292.026    
                         arrival time                       -1307.081    
  -------------------------------------------------------------------
                         slack                                -15.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.683ns  (arrival time - required time)
  Source:                 scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -4.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.190ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.558     3.493    scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X7Y21          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     3.634 r  scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.101     3.735    scancolor1/MIPI_Trans_Driver/Data_Read/U0/trig_req
    SLICE_X5Y21          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.480     0.480    scancolor1/clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  scancolor1/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    scancolor1/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  scancolor1/clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -1.190    scancolor1/MIPI_Trans_Driver/Data_Read/U0/in_delay_clk
    SLICE_X5Y21          FDRE                                         r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_upd_req_reg/C
                         clock pessimism              0.000    -1.190    
                         clock uncertainty            0.166    -1.024    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.076    -0.948    scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                          0.948    
                         arrival time                           3.735    
  -------------------------------------------------------------------
                         slack                                  4.683    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 vg/G_In_nolumi_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G_In_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 1.832ns (32.102%)  route 3.875ns (67.898%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 12.611 - 10.000 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.680     1.680    vg/CLK
    SLICE_X35Y26         FDRE                                         r  vg/G_In_nolumi_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.419     2.099 r  vg/G_In_nolumi_reg[6]/Q
                         net (fo=18, routed)          2.459     4.559    vg/G_In_nolumi[6]
    SLICE_X34Y35         LUT4 (Prop_lut4_I3_O)        0.321     4.880 f  vg/G_In[7]_i_11/O
                         net (fo=3, routed)           1.046     5.925    vg/G_In[7]_i_11_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I3_O)        0.328     6.253 r  vg/G_In[7]_i_3/O
                         net (fo=3, routed)           0.370     6.623    vg/G_In[7]_i_3_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.747 r  vg/G_In[7]_i_7/O
                         net (fo=1, routed)           0.000     6.747    vg/G_In[7]_i_7_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.387 r  vg/G_In_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.387    G_In[7]
    SLICE_X32Y34         FDRE                                         r  G_In_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.250    12.611    i_clk_IBUF
    SLICE_X32Y34         FDRE                                         r  G_In_reg[7]/C
                         clock pessimism              0.000    12.611    
                         clock uncertainty           -0.173    12.438    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.062    12.500    G_In_reg[7]
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 vg/G_In_nolumi_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G_In_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 1.772ns (31.380%)  route 3.875ns (68.620%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 12.611 - 10.000 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.680     1.680    vg/CLK
    SLICE_X35Y26         FDRE                                         r  vg/G_In_nolumi_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.419     2.099 r  vg/G_In_nolumi_reg[6]/Q
                         net (fo=18, routed)          2.459     4.559    vg/G_In_nolumi[6]
    SLICE_X34Y35         LUT4 (Prop_lut4_I3_O)        0.321     4.880 f  vg/G_In[7]_i_11/O
                         net (fo=3, routed)           1.046     5.925    vg/G_In[7]_i_11_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I3_O)        0.328     6.253 r  vg/G_In[7]_i_3/O
                         net (fo=3, routed)           0.370     6.623    vg/G_In[7]_i_3_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.747 r  vg/G_In[7]_i_7/O
                         net (fo=1, routed)           0.000     6.747    vg/G_In[7]_i_7_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.327 r  vg/G_In_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.327    G_In[6]
    SLICE_X32Y34         FDRE                                         r  G_In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.250    12.611    i_clk_IBUF
    SLICE_X32Y34         FDRE                                         r  G_In_reg[6]/C
                         clock pessimism              0.000    12.611    
                         clock uncertainty           -0.173    12.438    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.062    12.500    G_In_reg[6]
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 vg/G_In_nolumi_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G_In_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 1.492ns (28.121%)  route 3.814ns (71.879%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 12.611 - 10.000 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.680     1.680    vg/CLK
    SLICE_X35Y26         FDRE                                         r  vg/G_In_nolumi_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.419     2.099 f  vg/G_In_nolumi_reg[6]/Q
                         net (fo=18, routed)          2.459     4.559    vg/G_In_nolumi[6]
    SLICE_X34Y35         LUT4 (Prop_lut4_I3_O)        0.321     4.880 r  vg/G_In[7]_i_11/O
                         net (fo=3, routed)           1.354     6.234    vg/G_In[7]_i_11_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I2_O)        0.328     6.562 r  vg/G_In[7]_i_8/O
                         net (fo=1, routed)           0.000     6.562    vg/G_In[7]_i_8_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.986 r  vg/G_In_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.986    G_In[5]
    SLICE_X32Y34         FDRE                                         r  G_In_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.250    12.611    i_clk_IBUF
    SLICE_X32Y34         FDRE                                         r  G_In_reg[5]/C
                         clock pessimism              0.000    12.611    
                         clock uncertainty           -0.173    12.438    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.062    12.500    G_In_reg[5]
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                          -6.986    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 scancolor1/ga1/b_average_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_In_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 1.299ns (24.100%)  route 4.091ns (75.900%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        1.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.692 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.631     1.631    scancolor1/ga1/clk_out1
    SLICE_X12Y42         FDRE                                         r  scancolor1/ga1/b_average_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.456     2.087 r  scancolor1/ga1/b_average_reg[7]/Q
                         net (fo=21, routed)          2.943     5.030    scancolor1/ga1/b_average_reg[7]_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.154 r  scancolor1/ga1/B_In[4]_i_2/O
                         net (fo=1, routed)           1.148     6.302    vg/B_In_reg[4][0]
    SLICE_X35Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.687 r  vg/B_In_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.687    scancolor1/ga1/B_In_reg[7][0]
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.021 r  scancolor1/ga1/B_In_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.021    B_In[6]
    SLICE_X35Y34         FDRE                                         r  B_In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.331    12.692    i_clk_IBUF
    SLICE_X35Y34         FDRE                                         r  B_In_reg[6]/C
                         clock pessimism              0.000    12.692    
                         clock uncertainty           -0.173    12.519    
    SLICE_X35Y34         FDRE (Setup_fdre_C_D)        0.062    12.581    B_In_reg[6]
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 scancolor1/ga1/b_average_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_In_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 1.204ns (22.738%)  route 4.091ns (77.262%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        1.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.692 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.631     1.631    scancolor1/ga1/clk_out1
    SLICE_X12Y42         FDRE                                         r  scancolor1/ga1/b_average_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.456     2.087 r  scancolor1/ga1/b_average_reg[7]/Q
                         net (fo=21, routed)          2.943     5.030    scancolor1/ga1/b_average_reg[7]_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.154 r  scancolor1/ga1/B_In[4]_i_2/O
                         net (fo=1, routed)           1.148     6.302    vg/B_In_reg[4][0]
    SLICE_X35Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.687 r  vg/B_In_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.687    scancolor1/ga1/B_In_reg[7][0]
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.926 r  scancolor1/ga1/B_In_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.926    B_In[7]
    SLICE_X35Y34         FDRE                                         r  B_In_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.331    12.692    i_clk_IBUF
    SLICE_X35Y34         FDRE                                         r  B_In_reg[7]/C
                         clock pessimism              0.000    12.692    
                         clock uncertainty           -0.173    12.519    
    SLICE_X35Y34         FDRE (Setup_fdre_C_D)        0.062    12.581    B_In_reg[7]
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                  5.655    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 vg/R_In_nolumi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_In_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 1.299ns (24.586%)  route 3.985ns (75.414%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        1.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.692 - 10.000 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.680     1.680    vg/CLK
    SLICE_X35Y26         FDRE                                         r  vg/R_In_nolumi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     2.136 r  vg/R_In_nolumi_reg[7]/Q
                         net (fo=12, routed)          2.657     4.793    scancolor1/ga1/R_In_nolumi[0]
    SLICE_X35Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.917 r  scancolor1/ga1/R_In[4]_i_2/O
                         net (fo=1, routed)           1.327     6.245    vg/R_In_reg[4][0]
    SLICE_X34Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.641 r  vg/R_In_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.641    scancolor1/ga1/R_In_reg[7][0]
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.964 r  scancolor1/ga1/R_In_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.964    R_In[6]
    SLICE_X34Y34         FDRE                                         r  R_In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.331    12.692    i_clk_IBUF
    SLICE_X34Y34         FDRE                                         r  R_In_reg[6]/C
                         clock pessimism              0.000    12.692    
                         clock uncertainty           -0.173    12.519    
    SLICE_X34Y34         FDRE (Setup_fdre_C_D)        0.109    12.628    R_In_reg[6]
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 scancolor1/ga1/b_average_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_In_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 1.188ns (22.504%)  route 4.091ns (77.496%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        1.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.692 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.631     1.631    scancolor1/ga1/clk_out1
    SLICE_X12Y42         FDRE                                         r  scancolor1/ga1/b_average_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.456     2.087 r  scancolor1/ga1/b_average_reg[7]/Q
                         net (fo=21, routed)          2.943     5.030    scancolor1/ga1/b_average_reg[7]_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.154 r  scancolor1/ga1/B_In[4]_i_2/O
                         net (fo=1, routed)           1.148     6.302    vg/B_In_reg[4][0]
    SLICE_X35Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.687 r  vg/B_In_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.687    scancolor1/ga1/B_In_reg[7][0]
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.910 r  scancolor1/ga1/B_In_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.910    B_In[5]
    SLICE_X35Y34         FDRE                                         r  B_In_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.331    12.692    i_clk_IBUF
    SLICE_X35Y34         FDRE                                         r  B_In_reg[5]/C
                         clock pessimism              0.000    12.692    
                         clock uncertainty           -0.173    12.519    
    SLICE_X35Y34         FDRE (Setup_fdre_C_D)        0.062    12.581    B_In_reg[5]
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 vg/G_In_nolumi_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G_In_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 1.315ns (25.641%)  route 3.814ns (74.359%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 12.611 - 10.000 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.680     1.680    vg/CLK
    SLICE_X35Y26         FDRE                                         r  vg/G_In_nolumi_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.419     2.099 f  vg/G_In_nolumi_reg[6]/Q
                         net (fo=18, routed)          2.459     4.559    vg/G_In_nolumi[6]
    SLICE_X34Y35         LUT4 (Prop_lut4_I3_O)        0.321     4.880 r  vg/G_In[7]_i_11/O
                         net (fo=3, routed)           1.354     6.234    vg/G_In[7]_i_11_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I2_O)        0.328     6.562 r  vg/G_In[7]_i_8/O
                         net (fo=1, routed)           0.000     6.562    vg/G_In[7]_i_8_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.809 r  vg/G_In_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.809    G_In[4]
    SLICE_X32Y34         FDRE                                         r  G_In_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.250    12.611    i_clk_IBUF
    SLICE_X32Y34         FDRE                                         r  G_In_reg[4]/C
                         clock pessimism              0.000    12.611    
                         clock uncertainty           -0.173    12.438    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.062    12.500    G_In_reg[4]
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                          -6.809    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 vg/R_In_nolumi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_In_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 1.215ns (23.367%)  route 3.985ns (76.633%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        1.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.692 - 10.000 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.680     1.680    vg/CLK
    SLICE_X35Y26         FDRE                                         r  vg/R_In_nolumi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     2.136 r  vg/R_In_nolumi_reg[7]/Q
                         net (fo=12, routed)          2.657     4.793    scancolor1/ga1/R_In_nolumi[0]
    SLICE_X35Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.917 r  scancolor1/ga1/R_In[4]_i_2/O
                         net (fo=1, routed)           1.327     6.245    vg/R_In_reg[4][0]
    SLICE_X34Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.641 r  vg/R_In_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.641    scancolor1/ga1/R_In_reg[7][0]
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.880 r  scancolor1/ga1/R_In_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.880    R_In[7]
    SLICE_X34Y34         FDRE                                         r  R_In_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.331    12.692    i_clk_IBUF
    SLICE_X34Y34         FDRE                                         r  R_In_reg[7]/C
                         clock pessimism              0.000    12.692    
                         clock uncertainty           -0.173    12.519    
    SLICE_X34Y34         FDRE (Setup_fdre_C_D)        0.109    12.628    R_In_reg[7]
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 vg/R_In_nolumi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_In_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 1.195ns (23.072%)  route 3.985ns (76.928%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        1.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.692 - 10.000 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.680     1.680    vg/CLK
    SLICE_X35Y26         FDRE                                         r  vg/R_In_nolumi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     2.136 r  vg/R_In_nolumi_reg[7]/Q
                         net (fo=12, routed)          2.657     4.793    scancolor1/ga1/R_In_nolumi[0]
    SLICE_X35Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.917 r  scancolor1/ga1/R_In[4]_i_2/O
                         net (fo=1, routed)           1.327     6.245    vg/R_In_reg[4][0]
    SLICE_X34Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.641 r  vg/R_In_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.641    scancolor1/ga1/R_In_reg[7][0]
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.860 r  scancolor1/ga1/R_In_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.860    R_In[5]
    SLICE_X34Y34         FDRE                                         r  R_In_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.331    12.692    i_clk_IBUF
    SLICE_X34Y34         FDRE                                         r  R_In_reg[5]/C
                         clock pessimism              0.000    12.692    
                         clock uncertainty           -0.173    12.519    
    SLICE_X34Y34         FDRE (Setup_fdre_C_D)        0.109    12.628    R_In_reg[5]
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                          -6.860    
  -------------------------------------------------------------------
                         slack                                  5.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vg/G_In_nolumi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G_In_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.274ns (24.853%)  route 0.828ns (75.147%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.583     0.583    vg/CLK
    SLICE_X34Y28         FDRE                                         r  vg/G_In_nolumi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  vg/G_In_nolumi_reg[7]/Q
                         net (fo=18, routed)          0.828     1.575    vg/G_In_nolumi[7]
    SLICE_X32Y33         LUT6 (Prop_lut6_I3_O)        0.045     1.620 r  vg/G_In[3]_i_7/O
                         net (fo=1, routed)           0.000     1.620    vg/G_In[3]_i_7_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.685 r  vg/G_In_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.685    G_In[1]
    SLICE_X32Y33         FDRE                                         r  G_In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.827     1.214    i_clk_IBUF
    SLICE_X32Y33         FDRE                                         r  G_In_reg[1]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.173     1.387    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.105     1.492    G_In_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 vg/G_In_nolumi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G_In_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.279ns (25.276%)  route 0.825ns (74.724%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.583     0.583    vg/CLK
    SLICE_X34Y28         FDRE                                         r  vg/G_In_nolumi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  vg/G_In_nolumi_reg[7]/Q
                         net (fo=18, routed)          0.825     1.571    vg/G_In_nolumi[7]
    SLICE_X32Y33         LUT5 (Prop_lut5_I2_O)        0.045     1.616 r  vg/G_In[3]_i_8/O
                         net (fo=1, routed)           0.000     1.616    vg/G_In[3]_i_8_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.686 r  vg/G_In_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.686    G_In[0]
    SLICE_X32Y33         FDRE                                         r  G_In_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.827     1.214    i_clk_IBUF
    SLICE_X32Y33         FDRE                                         r  G_In_reg[0]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.173     1.387    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.105     1.492    G_In_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vg/B_In_nolumi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_In_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.249ns (19.609%)  route 1.021ns (80.391%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.581     0.581    vg/CLK
    SLICE_X35Y26         FDRE                                         r  vg/B_In_nolumi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  vg/B_In_nolumi_reg[7]/Q
                         net (fo=12, routed)          1.021     1.742    scancolor1/ga1/B_In_nolumi[0]
    SLICE_X35Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.787 r  scancolor1/ga1/B_In[4]_i_5/O
                         net (fo=1, routed)           0.000     1.787    vg/B_In_reg[4]_0[1]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.850 r  vg/B_In_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.850    B_In[4]
    SLICE_X35Y33         FDRE                                         r  B_In_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.931     1.318    i_clk_IBUF
    SLICE_X35Y33         FDRE                                         r  B_In_reg[4]/C
                         clock pessimism              0.000     1.318    
                         clock uncertainty            0.173     1.491    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.105     1.596    B_In_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vg/B_In_nolumi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_In_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.252ns (19.783%)  route 1.022ns (80.217%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.581     0.581    vg/CLK
    SLICE_X35Y26         FDRE                                         r  vg/B_In_nolumi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  vg/B_In_nolumi_reg[7]/Q
                         net (fo=12, routed)          1.022     1.743    scancolor1/ga1/B_In_nolumi[0]
    SLICE_X35Y33         LUT5 (Prop_lut5_I3_O)        0.045     1.788 r  scancolor1/ga1/B_In[4]_i_6/O
                         net (fo=1, routed)           0.000     1.788    vg/B_In_reg[4]_0[0]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.854 r  vg/B_In_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    B_In[3]
    SLICE_X35Y33         FDRE                                         r  B_In_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.931     1.318    i_clk_IBUF
    SLICE_X35Y33         FDRE                                         r  B_In_reg[3]/C
                         clock pessimism              0.000     1.318    
                         clock uncertainty            0.173     1.491    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.105     1.596    B_In_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vg/G_In_nolumi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G_In_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.336ns (28.710%)  route 0.834ns (71.290%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.583     0.583    vg/CLK
    SLICE_X34Y28         FDRE                                         r  vg/G_In_nolumi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  vg/G_In_nolumi_reg[7]/Q
                         net (fo=18, routed)          0.495     1.242    vg/G_In_nolumi[7]
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.287 r  vg/G_In[3]_i_3/O
                         net (fo=1, routed)           0.339     1.626    vg/G_In[3]_i_3_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.753 r  vg/G_In_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.753    G_In[3]
    SLICE_X32Y33         FDRE                                         r  G_In_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.827     1.214    i_clk_IBUF
    SLICE_X32Y33         FDRE                                         r  G_In_reg[3]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.173     1.387    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.105     1.492    G_In_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vg/G_In_nolumi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G_In_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.272ns (24.443%)  route 0.841ns (75.557%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.583     0.583    vg/CLK
    SLICE_X34Y28         FDRE                                         r  vg/G_In_nolumi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  vg/G_In_nolumi_reg[7]/Q
                         net (fo=18, routed)          0.841     1.587    vg/G_In_nolumi[7]
    SLICE_X32Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.632 r  vg/G_In[7]_i_5/O
                         net (fo=1, routed)           0.000     1.632    vg/G_In[7]_i_5_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.695 r  vg/G_In_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.695    G_In[7]
    SLICE_X32Y34         FDRE                                         r  G_In_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.762     1.149    i_clk_IBUF
    SLICE_X32Y34         FDRE                                         r  G_In_reg[7]/C
                         clock pessimism              0.000     1.149    
                         clock uncertainty            0.173     1.322    
    SLICE_X32Y34         FDRE (Hold_fdre_C_D)         0.105     1.427    G_In_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vg/G_In_nolumi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G_In_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.355ns (30.090%)  route 0.825ns (69.910%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.583     0.583    vg/CLK
    SLICE_X34Y28         FDRE                                         r  vg/G_In_nolumi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  vg/G_In_nolumi_reg[7]/Q
                         net (fo=18, routed)          0.825     1.571    vg/G_In_nolumi[7]
    SLICE_X32Y33         LUT5 (Prop_lut5_I2_O)        0.045     1.616 r  vg/G_In[3]_i_8/O
                         net (fo=1, routed)           0.000     1.616    vg/G_In[3]_i_8_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.762 r  vg/G_In_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.762    G_In[2]
    SLICE_X32Y33         FDRE                                         r  G_In_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.827     1.214    i_clk_IBUF
    SLICE_X32Y33         FDRE                                         r  G_In_reg[2]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.173     1.387    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.105     1.492    G_In_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 vg/R_In_nolumi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_In_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.256ns (19.306%)  route 1.070ns (80.694%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.581     0.581    vg/CLK
    SLICE_X35Y26         FDRE                                         r  vg/R_In_nolumi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  vg/R_In_nolumi_reg[7]/Q
                         net (fo=12, routed)          1.070     1.792    vg/R_In_nolumi[0]
    SLICE_X34Y33         LUT5 (Prop_lut5_I2_O)        0.045     1.837 r  vg/R_In[4]_i_8/O
                         net (fo=1, routed)           0.000     1.837    vg/R_In[4]_i_8_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.907 r  vg/R_In_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    R_In[1]
    SLICE_X34Y33         FDRE                                         r  R_In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.931     1.318    i_clk_IBUF
    SLICE_X34Y33         FDRE                                         r  R_In_reg[1]/C
                         clock pessimism              0.000     1.318    
                         clock uncertainty            0.173     1.491    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.134     1.625    R_In_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 vg/R_In_nolumi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_In_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.291ns (21.381%)  route 1.070ns (78.619%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.581     0.581    vg/CLK
    SLICE_X35Y26         FDRE                                         r  vg/R_In_nolumi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  vg/R_In_nolumi_reg[7]/Q
                         net (fo=12, routed)          1.070     1.792    vg/R_In_nolumi[0]
    SLICE_X34Y33         LUT5 (Prop_lut5_I2_O)        0.045     1.837 r  vg/R_In[4]_i_8/O
                         net (fo=1, routed)           0.000     1.837    vg/R_In[4]_i_8_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.942 r  vg/R_In_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.942    R_In[2]
    SLICE_X34Y33         FDRE                                         r  R_In_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.931     1.318    i_clk_IBUF
    SLICE_X34Y33         FDRE                                         r  R_In_reg[2]/C
                         clock pessimism              0.000     1.318    
                         clock uncertainty            0.173     1.491    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.134     1.625    R_In_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 vg/R_In_nolumi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_In_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.250ns (18.037%)  route 1.136ns (81.963%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.581     0.581    vg/CLK
    SLICE_X35Y26         FDRE                                         r  vg/R_In_nolumi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  vg/R_In_nolumi_reg[7]/Q
                         net (fo=12, routed)          1.136     1.858    scancolor1/ga1/R_In_nolumi[0]
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.903 r  scancolor1/ga1/R_In[4]_i_5/O
                         net (fo=1, routed)           0.000     1.903    vg/R_In_reg[4]_0[1]
    SLICE_X34Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.967 r  vg/R_In_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.967    R_In[4]
    SLICE_X34Y33         FDRE                                         r  R_In_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.931     1.318    i_clk_IBUF
    SLICE_X34Y33         FDRE                                         r  R_In_reg[4]/C
                         clock pessimism              0.000     1.318    
                         clock uncertainty            0.173     1.491    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.134     1.625    R_In_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.342    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_10MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 R_In_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        6.235ns  (logic 1.277ns (20.481%)  route 4.958ns (79.519%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        1.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    3.101ns = ( 93.101 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.524ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.670    93.101    i_clk_IBUF
    SLICE_X34Y33         FDRE                                         r  R_In_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.518    93.619 r  R_In_reg[4]/Q
                         net (fo=2, routed)           1.872    95.491    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/R_In2[4]
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124    95.615 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State[0]_i_18/O
                         net (fo=1, routed)           1.443    97.058    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State[0]_i_18_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124    97.182 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State[0]_i_9/O
                         net (fo=1, routed)           0.000    97.182    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State[0]_i_9_n_0
    SLICE_X37Y34         MUXF7 (Prop_muxf7_I0_O)      0.212    97.394 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State_reg[0]_i_3/O
                         net (fo=1, routed)           1.643    99.037    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State_reg[0]_i_3_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.299    99.336 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000    99.336    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State[0]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          1.886   103.247    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   103.338 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.082   101.709 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538   103.247    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   103.338 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.573   104.911    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X37Y33         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State_reg[0]/C
                         clock pessimism              0.070   104.981    
                         clock uncertainty           -0.524   104.458    
    SLICE_X37Y33         FDRE (Setup_fdre_C_D)        0.029   104.487    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                        104.487    
                         arrival time                         -99.336    
  -------------------------------------------------------------------
                         slack                                  5.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 R_In_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.299ns (16.754%)  route 1.486ns (83.246%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.524ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.832     1.032    i_clk_IBUF
    SLICE_X34Y33         FDRE                                         r  R_In_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.196 r  R_In_reg[3]/Q
                         net (fo=2, routed)           0.450     1.646    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/R_In1[3]
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.691 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State[0]_i_7/O
                         net (fo=1, routed)           0.679     2.370    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State[0]_i_7_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I2_O)        0.045     2.415 f  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State[0]_i_2/O
                         net (fo=1, routed)           0.357     2.771    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State[0]_i_2_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I0_O)        0.045     2.816 r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000     2.816    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State[0]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=96, routed)          0.684     1.070    RGB_LED/inst/clk_10/inst/clk_100MHz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.099 r  RGB_LED/inst/clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    RGB_LED/inst/clk_10/inst/clk_100MHz_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.344     0.550 r  RGB_LED/inst/clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.521     1.070    RGB_LED/inst/clk_10/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  RGB_LED/inst/clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.857     1.956    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/clk_10MHz
    SLICE_X37Y33         FDRE                                         r  RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State_reg[0]/C
                         clock pessimism             -0.187     1.769    
                         clock uncertainty            0.524     2.293    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.091     2.384    RGB_LED/inst/RGB_LED_Task0/Driver_SK6805_0/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.433    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        8.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.561ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.101ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.478ns (37.726%)  route 0.789ns (62.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 11.576 - 10.000 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.693     1.693    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X38Y33         FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDPE (Prop_fdpe_C_Q)         0.478     2.171 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.789     2.960    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X38Y37         FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.576    11.576    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.091    11.667    
                         clock uncertainty           -0.074    11.593    
    SLICE_X38Y37         FDPE (Recov_fdpe_C_PRE)     -0.532    11.061    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         11.061    
                         arrival time                          -2.960    
  -------------------------------------------------------------------
                         slack                                  8.101    

Slack (MET) :             8.101ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.478ns (37.726%)  route 0.789ns (62.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 11.576 - 10.000 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.693     1.693    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X38Y33         FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDPE (Prop_fdpe_C_Q)         0.478     2.171 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.789     2.960    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X38Y37         FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.576    11.576    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.091    11.667    
                         clock uncertainty           -0.074    11.593    
    SLICE_X38Y37         FDPE (Recov_fdpe_C_PRE)     -0.532    11.061    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         11.061    
                         arrival time                          -2.960    
  -------------------------------------------------------------------
                         slack                                  8.101    

Slack (MET) :             8.123ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.478ns (38.337%)  route 0.769ns (61.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 11.576 - 10.000 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.693     1.693    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X38Y33         FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDPE (Prop_fdpe_C_Q)         0.478     2.171 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.769     2.940    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X37Y37         FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.576    11.576    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X37Y37         FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.091    11.667    
                         clock uncertainty           -0.074    11.593    
    SLICE_X37Y37         FDPE (Recov_fdpe_C_PRE)     -0.530    11.063    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.063    
                         arrival time                          -2.940    
  -------------------------------------------------------------------
                         slack                                  8.123    

Slack (MET) :             8.143ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.478ns (37.726%)  route 0.789ns (62.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 11.576 - 10.000 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.693     1.693    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X38Y33         FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDPE (Prop_fdpe_C_Q)         0.478     2.171 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.789     2.960    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X38Y37         FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         1.576    11.576    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.091    11.667    
                         clock uncertainty           -0.074    11.593    
    SLICE_X38Y37         FDPE (Recov_fdpe_C_PRE)     -0.490    11.103    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         11.103    
                         arrival time                          -2.960    
  -------------------------------------------------------------------
                         slack                                  8.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.148ns (32.598%)  route 0.306ns (67.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.588     0.588    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X38Y33         FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDPE (Prop_fdpe_C_Q)         0.148     0.736 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.306     1.042    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X38Y37         FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.860     0.860    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.255     0.605    
    SLICE_X38Y37         FDPE (Remov_fdpe_C_PRE)     -0.124     0.481    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.148ns (32.598%)  route 0.306ns (67.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.588     0.588    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X38Y33         FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDPE (Prop_fdpe_C_Q)         0.148     0.736 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.306     1.042    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X38Y37         FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.860     0.860    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.255     0.605    
    SLICE_X38Y37         FDPE (Remov_fdpe_C_PRE)     -0.124     0.481    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.148ns (32.598%)  route 0.306ns (67.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.588     0.588    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X38Y33         FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDPE (Prop_fdpe_C_Q)         0.148     0.736 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.306     1.042    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X38Y37         FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.860     0.860    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.255     0.605    
    SLICE_X38Y37         FDPE (Remov_fdpe_C_PRE)     -0.124     0.481    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.148ns (33.959%)  route 0.288ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.588     0.588    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X38Y33         FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDPE (Prop_fdpe_C_Q)         0.148     0.736 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.288     1.023    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X37Y37         FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=683, routed)         0.860     0.860    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X37Y37         FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.255     0.605    
    SLICE_X37Y37         FDPE (Remov_fdpe_C_PRE)     -0.148     0.457    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.457    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.567    





