
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015814                       # Number of seconds simulated
sim_ticks                                 15813601000                       # Number of ticks simulated
final_tick                                15813601000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 101772                       # Simulator instruction rate (inst/s)
host_op_rate                                   229278                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               69925851                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676748                       # Number of bytes of host memory used
host_seconds                                   226.15                       # Real time elapsed on the host
sim_insts                                    23015444                       # Number of instructions simulated
sim_ops                                      51850819                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  15813601000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          17664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              60480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 945                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2707543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1117013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3824556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2707543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2707543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2707543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1117013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3824556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1889                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         945                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       945                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  60480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   60480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                89                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   15813529500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   945                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    282.819048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   172.711156                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.200875                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           83     39.52%     39.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           44     20.95%     60.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           32     15.24%     75.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13      6.19%     81.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      4.76%     86.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      0.95%     87.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      1.43%     89.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.90%     90.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19      9.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          210                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        42816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        17664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2707542.703271696344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1117013.133188323118                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          669                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          276                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26450750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     10068000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39537.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36478.26                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     18800000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                36518750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4725000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19894.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38644.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         3.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      727                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   16733893.65                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   885360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   451605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3712800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         9834240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              7525710                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               708000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        33352410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        14890080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3766761900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3838122105                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            242.710190                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          15795135500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1457500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       4160000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  15683336000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     38774750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      12724250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     73148500                       # Time in different power states
system.mem_ctrls_1.actEnergy                   671160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   345345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 3034500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         11063520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              6589770                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1821600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        36416730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        17712480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3763733940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3841389045                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            242.916781                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          15794410750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4246000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       4680000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  15668420000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     46126750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      10264250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     79864000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15813601000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                15864850                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15864850                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1481531                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13439718                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  507612                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               9871                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        13439718                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           10492875                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          2946843                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       364514                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15813601000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    10394935                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     4051283                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1091                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           116                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  15813601000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  15813601000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3337137                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           173                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     15813601000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         31627203                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3744114                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       70495879                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    15864850                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11000487                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      26348002                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2963260                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   86                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           639                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   3337016                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                141903                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           31574547                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              5.051521                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.118745                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6832806     21.64%     21.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   567180      1.80%     23.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1017080      3.22%     26.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   419337      1.33%     27.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   320309      1.01%     29.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  5029330     15.93%     44.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  4565918     14.46%     59.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   763961      2.42%     61.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 12058626     38.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             31574547                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.501620                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.228963                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  3732669                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               7021880                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  17193872                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2144496                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1481630                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              144367125                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1481630                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  5054154                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 7014526                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2297                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  17126587                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                895353                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              134723324                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    35                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     93                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    161                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  10795                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           178651766                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             278019362                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        164289294                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              1620                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              68952348                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                109699418                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                195                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            194                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6381919                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             13868437                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5823469                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             18486                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             8428                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  114392365                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               14867                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  93683016                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3158903                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        62556412                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     76390056                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          14855                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      31574547                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.967042                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        3.074837                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14483491     45.87%     45.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              707608      2.24%     48.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              998010      3.16%     51.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1039263      3.29%     54.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2389457      7.57%     62.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1677449      5.31%     67.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             4578709     14.50%     81.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3160208     10.01%     91.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2540352      8.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        31574547                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5761301     94.93%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      7      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     1      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   5767      0.10%     95.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                302069      4.98%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               19      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            234708      0.25%      0.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              77465037     82.69%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   21      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    52      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  14      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   94      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   74      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 162      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             11596318     12.38%     95.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4386283      4.68%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              52      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            201      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               93683016                       # Type of FU issued
system.cpu.iq.rate                           2.962102                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6069165                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.064784                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          228167351                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         176961645                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     87657707                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                1296                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2044                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          617                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               99516814                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     659                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           111700                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      7715478                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      3317270                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1481630                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 7024733                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1494                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           114407232                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                76                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              13868437                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              5823469                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               5104                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      5                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1486                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             47                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         997851                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       926734                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1924585                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              89720668                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              10394901                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3962348                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     14446183                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6786158                       # Number of branches executed
system.cpu.iew.exec_stores                    4051282                       # Number of stores executed
system.cpu.iew.exec_rate                     2.836820                       # Inst execution rate
system.cpu.iew.wb_sent                       88578242                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      87658324                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  67183135                       # num instructions producing a value
system.cpu.iew.wb_consumers                  82444686                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.771612                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.814887                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        62556414                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              12                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1481606                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     23068453                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.247694                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.973091                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     11346022     49.18%     49.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2604130     11.29%     60.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1211316      5.25%     65.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2099110      9.10%     74.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       616969      2.67%     77.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       483052      2.09%     79.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       574906      2.49%     82.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       869429      3.77%     85.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3263519     14.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     23068453                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             23015444                       # Number of instructions committed
system.cpu.commit.committedOps               51850819                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        8659158                       # Number of memory references committed
system.cpu.commit.loads                       6152959                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    5316080                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                        582                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  51686199                       # Number of committed integer instructions.
system.cpu.commit.function_calls               167086                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass           70      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         43191188     83.30%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              17      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               42      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             14      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              94      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              74      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            162      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         6152907     11.87%     95.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2506047      4.83%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           52      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          152      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          51850819                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3263519                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    134212167                       # The number of ROB reads
system.cpu.rob.rob_writes                   237396297                       # The number of ROB writes
system.cpu.timesIdled                             389                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           52656                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    23015444                       # Number of Instructions Simulated
system.cpu.committedOps                      51850819                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.374173                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.374173                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.727710                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.727710                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 99587685                       # number of integer regfile reads
system.cpu.int_regfile_writes                77362658                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       911                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      366                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  29618767                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 42227094                       # number of cc regfile writes
system.cpu.misc_regfile_reads                35086450                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15813601000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           258.654971                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12788258                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               277                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          46166.996390                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   258.654971                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.252593                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.252593                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          276                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          258                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.269531                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          25576991                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         25576991                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  15813601000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     10281935                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10281935                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2506046                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2506046                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data     12787981                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12787981                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12787981                       # number of overall hits
system.cpu.dcache.overall_hits::total        12787981                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           223                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          153                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          153                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          376                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            376                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          376                       # number of overall misses
system.cpu.dcache.overall_misses::total           376                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18948500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18948500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12976500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12976500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     31925000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     31925000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     31925000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     31925000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10282158                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10282158                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2506199                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2506199                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     12788357                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12788357                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     12788357                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12788357                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000022                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000061                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000029                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000029                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 84970.852018                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84970.852018                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84813.725490                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84813.725490                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 84906.914894                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84906.914894                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 84906.914894                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84906.914894                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          190                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           98                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           98                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data           99                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           99                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           99                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           99                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          125                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          125                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          152                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          277                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          277                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11849000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11849000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12745000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12745000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     24594000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24594000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     24594000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24594000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000061                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        94792                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        94792                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83848.684211                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83848.684211                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 88787.003610                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88787.003610                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 88787.003610                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88787.003610                       # average overall mshr miss latency
system.cpu.dcache.replacements                      1                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15813601000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15813601000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  15813601000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           436.233767                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3336843                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               710                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4699.778873                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   436.233767                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.852019                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.852019                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6674742                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6674742                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  15813601000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      3336133                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3336133                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      3336133                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3336133                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3336133                       # number of overall hits
system.cpu.icache.overall_hits::total         3336133                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          883                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           883                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          883                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            883                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          883                       # number of overall misses
system.cpu.icache.overall_misses::total           883                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     74718999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     74718999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     74718999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     74718999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     74718999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     74718999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3337016                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3337016                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      3337016                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3337016                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3337016                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3337016                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000265                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000265                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000265                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000265                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000265                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000265                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 84619.477916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84619.477916                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 84619.477916                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84619.477916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 84619.477916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84619.477916                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          526                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    58.444444                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          255                       # number of writebacks
system.cpu.icache.writebacks::total               255                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          171                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          171                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          171                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          171                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          171                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          171                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          712                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          712                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          712                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          712                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          712                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          712                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     62096999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62096999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     62096999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62096999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     62096999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62096999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000213                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000213                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000213                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000213                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 87214.886236                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87214.886236                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 87214.886236                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87214.886236                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 87214.886236                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87214.886236                       # average overall mshr miss latency
system.cpu.icache.replacements                    255                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15813601000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15813601000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  15813601000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   877.093192                       # Cycle average of tags in use
system.l2.tags.total_refs                        1242                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       945                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.314286                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       619.436430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       257.656762                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.018904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.007863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.026767                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           945                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          878                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.028839                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     10889                       # Number of tag accesses
system.l2.tags.data_accesses                    10889                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  15813601000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::.writebacks          254                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              254                       # number of WritebackClean hits
system.l2.ReadCleanReq_hits::.cpu.inst             41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 41                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data             1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   41                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                       42                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  41                       # number of overall hits
system.l2.overall_hits::.cpu.data                   1                       # number of overall hits
system.l2.overall_hits::total                      42                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             152                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 152                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              670                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data          124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             124                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                670                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                276                       # number of demand (read+write) misses
system.l2.demand_misses::total                    946                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               670                       # number of overall misses
system.l2.overall_misses::.cpu.data               276                       # number of overall misses
system.l2.overall_misses::total                   946                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     12516500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      12516500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     60666500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60666500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data     11649000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11649000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     60666500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     24165500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         84832000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     60666500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     24165500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        84832000                       # number of overall miss cycles
system.l2.WritebackClean_accesses::.writebacks          254                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          254                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data          125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              711                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              277                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  988                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             711                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             277                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 988                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.942335                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.942335                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.992000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.992000                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.942335                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.996390                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.957490                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.942335                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.996390                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.957490                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82345.394737                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82345.394737                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 90547.014925                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90547.014925                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 93943.548387                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93943.548387                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 90547.014925                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87556.159420                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89674.418605                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 90547.014925                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87556.159420                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89674.418605                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          152                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            152                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          670                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          124                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               946                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              946                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     10996500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10996500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53976500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53976500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10409000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10409000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     53976500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     21405500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     75382000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53976500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     21405500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     75382000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.942335                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.942335                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.992000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.992000                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.942335                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.996390                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.957490                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.942335                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.996390                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.957490                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72345.394737                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72345.394737                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80561.940299                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80561.940299                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83943.548387                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83943.548387                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80561.940299                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77556.159420                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79684.989429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80561.940299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77556.159420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79684.989429                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests           945                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  15813601000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                793                       # Transaction distribution
system.membus.trans_dist::ReadExReq               152                       # Transaction distribution
system.membus.trans_dist::ReadExResp              152                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           793                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        60480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        60480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   60480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               945                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     945    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 945                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1160500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5019250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         1245                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          258                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  15813601000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               835                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          255                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              152                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             152                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           712                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          125                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        61696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        17728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  79424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              989                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003033                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055020                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    986     99.70%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                989                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             877500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1065000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            415500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
