<stg><name>correlation_Pipeline_VITIS_LOOP_23_4</name>


<trans_list>

<trans id="253" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %add311321 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add311321"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %tmp = read i64 @_ssdm_op_Read.ap_auto.double, i64 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %zext_ln20_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln20

]]></Node>
<StgValue><ssdm name="zext_ln20_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="7">
<![CDATA[
newFuncRoot:4 %zext_ln20_cast = zext i7 %zext_ln20_read

]]></Node>
<StgValue><ssdm name="zext_ln20_cast"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i64 0, i64 %add311321

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc32

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc32:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc32:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc32:2 %icmp_ln23 = icmp_eq  i7 %i_1, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc32:3 %empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc32:4 %add_ln23 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc32:5 %br_ln23 = br i1 %icmp_ln23, void %for.inc32.split, void %for.end34.exitStub

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
for.inc32.split:1 %tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %i_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
for.inc32.split:2 %tmp_21 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %i_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="11">
<![CDATA[
for.inc32.split:3 %zext_ln24 = zext i11 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc32.split:4 %add_ln24 = add i13 %zext_ln20_cast, i13 %zext_ln24

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc32.split:5 %add_ln24_1 = add i13 %add_ln24, i13 %tmp_s

]]></Node>
<StgValue><ssdm name="add_ln24_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32.split:14 %store_ln23 = store i7 %add_ln23, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="13">
<![CDATA[
for.inc32.split:6 %zext_ln24_1 = zext i13 %add_ln24_1

]]></Node>
<StgValue><ssdm name="zext_ln24_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split:7 %data_addr_1 = getelementptr i64 %data, i64 0, i64 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="data_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="13">
<![CDATA[
for.inc32.split:9 %data_load_1 = load i13 %data_addr_1

]]></Node>
<StgValue><ssdm name="data_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="13">
<![CDATA[
for.inc32.split:9 %data_load_1 = load i13 %data_addr_1

]]></Node>
<StgValue><ssdm name="data_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64">
<![CDATA[
for.inc32.split:10 %bitcast_ln24 = bitcast i64 %data_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln24"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:11 %x_assign = dsub i64 %bitcast_ln24, i64 %tmp

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="84" st_id="5" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:11 %x_assign = dsub i64 %bitcast_ln24, i64 %tmp

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="85" st_id="6" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:11 %x_assign = dsub i64 %bitcast_ln24, i64 %tmp

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="86" st_id="7" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:11 %x_assign = dsub i64 %bitcast_ln24, i64 %tmp

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="87" st_id="8" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:11 %x_assign = dsub i64 %bitcast_ln24, i64 %tmp

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="88" st_id="9" stage="41" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="89" st_id="10" stage="40" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="90" st_id="11" stage="39" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="91" st_id="12" stage="38" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="92" st_id="13" stage="37" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="93" st_id="14" stage="36" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="94" st_id="15" stage="35" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="95" st_id="16" stage="34" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="96" st_id="17" stage="33" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="97" st_id="18" stage="32" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="98" st_id="19" stage="31" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="99" st_id="20" stage="30" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="100" st_id="21" stage="29" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="101" st_id="22" stage="28" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="102" st_id="23" stage="27" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="103" st_id="24" stage="26" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="104" st_id="25" stage="25" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="105" st_id="26" stage="24" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="106" st_id="27" stage="23" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="107" st_id="28" stage="22" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="108" st_id="29" stage="21" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="109" st_id="30" stage="20" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="110" st_id="31" stage="19" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="111" st_id="32" stage="18" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="112" st_id="33" stage="17" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="113" st_id="34" stage="16" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="114" st_id="35" stage="15" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="115" st_id="36" stage="14" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="116" st_id="37" stage="13" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="117" st_id="38" stage="12" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="118" st_id="39" stage="11" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="119" st_id="40" stage="10" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="120" st_id="41" stage="9" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="121" st_id="42" stage="8" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="122" st_id="43" stage="7" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="123" st_id="44" stage="6" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="124" st_id="45" stage="5" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="125" st_id="46" stage="4" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="126" st_id="47" stage="3" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="127" st_id="48" stage="2" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="128" st_id="49" stage="1" lat="41">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
for.inc32.split:12 %tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="129" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc32.split:0 %add311321_load = load i64 %add311321

]]></Node>
<StgValue><ssdm name="add311321_load"/></StgValue>
</operation>

<operation id="130" st_id="50" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:13 %add1 = dadd i64 %add311321_load, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="138" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end34.exitStub:0 %add311321_load_1 = load i64 %add311321

]]></Node>
<StgValue><ssdm name="add311321_load_1"/></StgValue>
</operation>

<operation id="139" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end34.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add311321_out, i64 %add311321_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="140" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0">
<![CDATA[
for.end34.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="131" st_id="51" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:13 %add1 = dadd i64 %add311321_load, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="132" st_id="52" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:13 %add1 = dadd i64 %add311321_load, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="133" st_id="53" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:13 %add1 = dadd i64 %add311321_load, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="134" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc32.split:8 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="135" st_id="54" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:13 %add1 = dadd i64 %add311321_load, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="136" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32.split:15 %store_ln23 = store i64 %add1, i64 %add311321

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="137" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
for.inc32.split:16 %br_ln23 = br void %for.inc32

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
