
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117289                       # Number of seconds simulated
sim_ticks                                117289134739                       # Number of ticks simulated
final_tick                               1169958152804                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 143809                       # Simulator instruction rate (inst/s)
host_op_rate                                   181481                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5118985                       # Simulator tick rate (ticks/s)
host_mem_usage                               16904116                       # Number of bytes of host memory used
host_seconds                                 22912.58                       # Real time elapsed on the host
sim_insts                                  3295045468                       # Number of instructions simulated
sim_ops                                    4158188975                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2044288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1728384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       630912                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4408448                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1478400                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1478400                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15971                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13503                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4929                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 34441                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11550                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11550                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14187                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17429475                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10913                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14736096                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16370                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5379117                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                37586158                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14187                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10913                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16370                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              41470                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12604748                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12604748                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12604748                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14187                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17429475                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10913                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14736096                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16370                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5379117                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               50190907                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140803284                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23438398                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18995348                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2032388                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9415695                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8991678                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2504426                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89914                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102182622                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             129003523                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23438398                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11496104                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28186337                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6606159                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2906546                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11926245                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1642011                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137803925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.143228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.557340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109617588     79.55%     79.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2652138      1.92%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2019554      1.47%     82.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4962093      3.60%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1116860      0.81%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1603387      1.16%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1207951      0.88%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          763119      0.55%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13861235     10.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137803925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.166462                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.916197                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100992357                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4461154                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27753018                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110690                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4486704                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4044080                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41720                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155655789                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77822                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4486704                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101845980                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1247869                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1778644                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27000844                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1443882                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     154052657                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        16414                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        267538                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       600568                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       146762                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216415742                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    717511037                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    717511037                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45720232                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37762                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21226                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4959770                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14881848                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7252479                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       123589                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1611369                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151301661                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37745                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140479842                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       189728                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27718118                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     60113731                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4677                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    137803925                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.019418                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.565857                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     78992288     57.32%     57.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24694116     17.92%     75.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11546018      8.38%     83.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8474683      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7536736      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2992470      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2960827      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458911      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       147876      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137803925                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564813     68.53%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        116791     14.17%     82.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142563     17.30%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117910835     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111225      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13258603      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7182645      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140479842                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.997703                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             824167                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005867                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419777504                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    179057948                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136944537                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141304009                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       345233                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3647880                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1034                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          424                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       226706                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4486704                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         782990                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        90937                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151339406                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        52671                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14881848                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7252479                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21211                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79440                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          424                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1104347                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1162022                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2266369                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137945840                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12739724                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2534002                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19920611                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19591400                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7180887                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.979706                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137123081                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136944537                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82136978                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227611864                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.972595                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360864                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28531279                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2035753                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133317221                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.921182                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.693954                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82948311     62.22%     62.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23565178     17.68%     79.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10387310      7.79%     87.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5439813      4.08%     91.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4337386      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1557624      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1325397      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989464      0.74%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2766738      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133317221                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2766738                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281891197                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          307168358                       # The number of ROB writes
system.switch_cpus0.timesIdled                  68207                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2999359                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.408033                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.408033                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.710211                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.710211                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621997363                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190744471                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145576415                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140803284                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22823224                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18802067                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1895269                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9004482                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8526557                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2396383                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86006                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    102678583                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             126042369                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22823224                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10922940                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26765464                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6117593                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4983420                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11896119                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1542862                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138620262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.107583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.549382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111854798     80.69%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2742712      1.98%     82.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2331907      1.68%     84.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2338847      1.69%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2237117      1.61%     87.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1092454      0.79%     88.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          764465      0.55%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1950882      1.41%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13307080      9.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138620262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.162093                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.895166                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       101543083                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6359565                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26422225                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       108965                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4186423                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3670418                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6367                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     152033992                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50381                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4186423                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       102050355                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3945714                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1272652                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26011069                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1154048                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     150621482                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          879                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        404781                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       609715                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         7950                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    210756129                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    702021718                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    702021718                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    165908394                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        44847719                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32510                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16712                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3764990                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14931706                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7785035                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       307201                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1691013                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         146813561                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32510                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137037637                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       102980                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     24622645                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     56172873                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          914                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    138620262                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.988583                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.585152                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82151892     59.26%     59.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23343194     16.84%     76.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11756159      8.48%     84.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7683787      5.54%     90.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6801226      4.91%     95.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2672570      1.93%     96.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3012356      2.17%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1103750      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        95328      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138620262                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         963167     74.81%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        153960     11.96%     86.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       170317     13.23%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    113178349     82.59%     82.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1978008      1.44%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15798      0.01%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14131548     10.31%     94.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7733934      5.64%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137037637                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.973256                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1287444                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009395                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    414085957                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171469379                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132999542                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138325081                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       195314                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2885835                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          894                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          673                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       148149                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          588                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4186423                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3267984                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       261496                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    146846072                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1152718                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14931706                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7785035                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16712                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        212281                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        12955                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          673                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1124312                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1065973                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2190285                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    134712540                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13891854                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2325094                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21624467                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18997735                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7732613                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.956743                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             133005163                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132999542                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80233557                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        217778873                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.944577                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368418                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98607801                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120716650                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26136470                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31596                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1917907                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134433839                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.897963                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.713857                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86039705     64.00%     64.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22172203     16.49%     80.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10649569      7.92%     88.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4756205      3.54%     91.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3717120      2.77%     94.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1513139      1.13%     95.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1533123      1.14%     96.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1078419      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2974356      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134433839                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98607801                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120716650                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19682754                       # Number of memory references committed
system.switch_cpus1.commit.loads             12045871                       # Number of loads committed
system.switch_cpus1.commit.membars              15798                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17328319                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108612098                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2379524                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2974356                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           278312603                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          297892999                       # The number of ROB writes
system.switch_cpus1.timesIdled                  52507                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2183022                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98607801                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120716650                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98607801                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.427912                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.427912                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.700323                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.700323                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       608713661                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      183519627                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      143546628                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31596                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               140803284                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23721832                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19434255                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2007416                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9811939                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9398453                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2426732                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92657                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    105206675                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             127294447                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23721832                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11825185                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27595682                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6002141                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3508566                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12309474                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1568018                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140288322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.110021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.534131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       112692640     80.33%     80.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2227300      1.59%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3802961      2.71%     84.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2197511      1.57%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1723160      1.23%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1526319      1.09%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          926758      0.66%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2320914      1.65%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12870759      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140288322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168475                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.904059                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       104562471                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4663482                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27013886                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        71294                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3977188                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3888339                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          213                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     153403109                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1204                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3977188                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105086482                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         599881                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3181671                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26544012                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       899085                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     152365734                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         93764                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       521004                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    215107806                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    708886713                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    708886713                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    172406312                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        42701456                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34307                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17179                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2632934                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14138872                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7240334                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        69965                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1646273                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         147365853                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34307                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        138388796                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        86422                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21849558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     48390446                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    140288322                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.986460                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.546943                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     83800358     59.73%     59.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21688671     15.46%     75.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11682448      8.33%     83.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8671056      6.18%     89.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8446740      6.02%     95.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3135180      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2366516      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       318719      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       178634      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140288322                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         123286     28.07%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        163823     37.30%     65.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       152058     34.62%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    116798736     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1873116      1.35%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17128      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12485091      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7214725      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     138388796                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.982852                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             439167                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003173                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    417591501                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    169249949                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    135437163                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138827963                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       283222                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2935954                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          231                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       116141                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3977188                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         401844                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        53491                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    147400160                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       825519                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14138872                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7240334                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17179                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         43305                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          231                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1155428                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1065446                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2220874                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    136235525                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12174405                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2153269                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19388939                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19288252                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7214534                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.967559                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             135437209                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            135437163                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80089799                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        221816851                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.961889                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361063                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100241826                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    123562415                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     23837992                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34256                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2024384                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    136311134                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.906473                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.714837                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86344026     63.34%     63.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24075343     17.66%     81.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9416306      6.91%     87.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4959182      3.64%     91.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4220888      3.10%     94.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2031648      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       947743      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1479320      1.09%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2836678      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    136311134                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100241826                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     123562415                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18327107                       # Number of memory references committed
system.switch_cpus2.commit.loads             11202914                       # Number of loads committed
system.switch_cpus2.commit.membars              17128                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17927547                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111238077                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2555651                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2836678                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           280874863                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          298779690                       # The number of ROB writes
system.switch_cpus2.timesIdled                  23604                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 514962                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100241826                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            123562415                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100241826                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.404636                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.404636                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.711928                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.711928                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       612682993                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      189096190                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      143260617                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34256                       # number of misc regfile writes
system.l2.replacements                          34442                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1819966                       # Total number of references to valid blocks.
system.l2.sampled_refs                          67210                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.078798                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           599.831286                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.754476                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5350.459463                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.455729                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5886.323469                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.424787                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2083.589438                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6108.118257                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8868.624735                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3844.418360                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.018305                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000267                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.163283                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000228                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.179636                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000318                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.063586                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.186405                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.270649                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.117322                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        57182                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        82416                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28129                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  167727                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            51536                       # number of Writeback hits
system.l2.Writeback_hits::total                 51536                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        57182                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        82416                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28129                       # number of demand (read+write) hits
system.l2.demand_hits::total                   167727                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        57182                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        82416                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28129                       # number of overall hits
system.l2.overall_hits::total                  167727                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15971                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13503                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4929                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 34441                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15971                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13503                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4929                       # number of demand (read+write) misses
system.l2.demand_misses::total                  34441                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15971                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13503                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4929                       # number of overall misses
system.l2.overall_misses::total                 34441                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2206441                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3102465690                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1785987                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2757791500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2642258                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1025918647                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6892810523                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2206441                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3102465690                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1785987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2757791500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2642258                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1025918647                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6892810523                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2206441                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3102465690                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1785987                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2757791500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2642258                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1025918647                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6892810523                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73153                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        95919                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33058                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              202168                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        51536                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             51536                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73153                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        95919                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33058                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               202168                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73153                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        95919                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33058                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              202168                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.218323                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.140775                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.149102                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.170358                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.218323                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.140775                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.149102                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.170358                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.218323                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.140775                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.149102                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.170358                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 169726.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 194256.194978                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 178598.700000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 204235.466193                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 176150.533333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 208139.307567                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 200133.867280                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 169726.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 194256.194978                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 178598.700000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 204235.466193                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 176150.533333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 208139.307567                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 200133.867280                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 169726.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 194256.194978                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 178598.700000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 204235.466193                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 176150.533333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 208139.307567                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 200133.867280                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11550                       # number of writebacks
system.l2.writebacks::total                     11550                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15971                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13503                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4929                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            34441                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15971                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             34441                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15971                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            34441                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1449115                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2171892488                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1204285                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1971617872                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1768244                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    738835742                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4886767746                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1449115                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2171892488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1204285                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1971617872                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1768244                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    738835742                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4886767746                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1449115                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2171892488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1204285                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1971617872                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1768244                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    738835742                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4886767746                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.218323                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.140775                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.149102                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.170358                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.218323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.140775                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.149102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.170358                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.218323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.140775                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.149102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.170358                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111470.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 135989.761944                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 120428.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 146013.320892                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 117882.933333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 149895.666870                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 141888.091112                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 111470.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 135989.761944                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 120428.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 146013.320892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 117882.933333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 149895.666870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 141888.091112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 111470.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 135989.761944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 120428.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 146013.320892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 117882.933333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 149895.666870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 141888.091112                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996349                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011933846                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040189.205645                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996349                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11926229                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11926229                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11926229                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11926229                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11926229                       # number of overall hits
system.cpu0.icache.overall_hits::total       11926229                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2933728                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2933728                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2933728                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2933728                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2933728                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2933728                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11926245                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11926245                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11926245                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11926245                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11926245                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11926245                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       183358                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       183358                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       183358                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       183358                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       183358                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       183358                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2314341                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2314341                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2314341                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2314341                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2314341                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2314341                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178026.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 178026.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 178026.230769                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 178026.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 178026.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 178026.230769                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73153                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179581397                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73409                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2446.313082                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.511788                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.488212                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900437                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099563                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9590713                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9590713                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20961                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20961                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16583418                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16583418                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16583418                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16583418                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       175698                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       175698                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       175698                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        175698                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       175698                       # number of overall misses
system.cpu0.dcache.overall_misses::total       175698                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  19031502486                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  19031502486                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  19031502486                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19031502486                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  19031502486                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19031502486                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9766411                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9766411                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16759116                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16759116                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16759116                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16759116                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017990                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017990                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010484                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010484                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010484                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010484                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108319.403101                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108319.403101                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108319.403101                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108319.403101                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108319.403101                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108319.403101                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20517                       # number of writebacks
system.cpu0.dcache.writebacks::total            20517                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       102545                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       102545                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102545                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102545                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102545                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102545                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73153                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73153                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73153                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73153                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73153                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73153                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6992544087                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6992544087                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6992544087                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6992544087                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6992544087                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6992544087                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007490                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007490                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004365                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004365                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004365                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004365                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 95587.933332                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95587.933332                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 95587.933332                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95587.933332                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 95587.933332                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95587.933332                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.992709                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006810970                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1830565.400000                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.992709                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.016014                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881399                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11896106                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11896106                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11896106                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11896106                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11896106                       # number of overall hits
system.cpu1.icache.overall_hits::total       11896106                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.cpu1.icache.overall_misses::total           13                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2416043                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2416043                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2416043                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2416043                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2416043                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2416043                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11896119                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11896119                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11896119                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11896119                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11896119                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11896119                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 185849.461538                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 185849.461538                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 185849.461538                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 185849.461538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 185849.461538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 185849.461538                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1869387                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1869387                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1869387                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1869387                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1869387                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1869387                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 186938.700000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 186938.700000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 186938.700000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 186938.700000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 186938.700000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 186938.700000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 95919                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               190130402                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 96175                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1976.921258                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.494349                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.505651                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915994                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084006                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10789203                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10789203                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7605093                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7605093                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16483                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16483                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15798                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15798                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18394296                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18394296                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18394296                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18394296                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       398958                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       398958                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           90                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       399048                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        399048                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       399048                       # number of overall misses
system.cpu1.dcache.overall_misses::total       399048                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  38205458325                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  38205458325                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7730842                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7730842                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  38213189167                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  38213189167                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  38213189167                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  38213189167                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11188161                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11188161                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7605183                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7605183                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18793344                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18793344                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18793344                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18793344                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.035659                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.035659                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021233                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021233                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021233                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021233                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 95763.108711                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95763.108711                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85898.244444                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85898.244444                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 95760.883821                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95760.883821                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 95760.883821                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95760.883821                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21669                       # number of writebacks
system.cpu1.dcache.writebacks::total            21669                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       303039                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       303039                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           90                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       303129                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       303129                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       303129                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       303129                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        95919                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        95919                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        95919                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        95919                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        95919                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        95919                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8408412489                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8408412489                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8408412489                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8408412489                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8408412489                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8408412489                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008573                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008573                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005104                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005104                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005104                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005104                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87661.594564                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87661.594564                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87661.594564                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87661.594564                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87661.594564                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87661.594564                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               460.997252                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013605744                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2198710.941432                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.997252                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024034                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12309458                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12309458                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12309458                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12309458                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12309458                       # number of overall hits
system.cpu2.icache.overall_hits::total       12309458                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3015273                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3015273                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3015273                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3015273                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3015273                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3015273                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12309474                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12309474                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12309474                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12309474                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12309474                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12309474                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 188454.562500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 188454.562500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 188454.562500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 188454.562500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 188454.562500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 188454.562500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2767075                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2767075                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2767075                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2767075                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2767075                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2767075                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 184471.666667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 184471.666667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 184471.666667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 184471.666667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 184471.666667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 184471.666667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33058                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               162573306                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33314                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4880.029597                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.034870                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.965130                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902480                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097520                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9079567                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9079567                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7089937                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7089937                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17151                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17151                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17128                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17128                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16169504                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16169504                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16169504                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16169504                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        84360                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        84360                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        84360                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         84360                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        84360                       # number of overall misses
system.cpu2.dcache.overall_misses::total        84360                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8102134772                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8102134772                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8102134772                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8102134772                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8102134772                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8102134772                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9163927                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9163927                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7089937                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7089937                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17128                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17128                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16253864                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16253864                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16253864                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16253864                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009206                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009206                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005190                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005190                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005190                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005190                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 96042.375202                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 96042.375202                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 96042.375202                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 96042.375202                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 96042.375202                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96042.375202                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9350                       # number of writebacks
system.cpu2.dcache.writebacks::total             9350                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        51302                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        51302                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        51302                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        51302                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        51302                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        51302                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33058                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33058                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33058                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33058                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33058                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33058                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2911759342                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2911759342                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2911759342                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2911759342                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2911759342                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2911759342                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003607                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003607                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002034                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002034                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88080.323734                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88080.323734                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88080.323734                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88080.323734                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88080.323734                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88080.323734                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
