# compile vhdl design source files
vhdl xil_defaultlib  "../../../Lecture_04.srcs/sources_1/new/mux_4_case.vhd"
vhdl xil_defaultlib  "../../../Lecture_04.srcs/sim_1/new/mux_4_case_tb.vhd"

# Do not sort compile order
nosort
