# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: D:/Adam/Documents/Vivado_Projects/FINN-PreRecon/lfcW1A2-ultra96/lfcW1A2-ultra96.srcs/sources_1/ip/lfcw1a2_BBox_0/lfcw1a2_BBox_0.xci
# IP: The module: 'lfcw1a2_BBox_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/Adam/Documents/Vivado_Projects/FINN-PreRecon/lfcW1A2-ultra96/lfcW1A2-ultra96.srcs/sources_1/ip/lfcw1a2_BBox_0/constraints/lfcw1a2_BBox_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'lfcw1a2_BBox_0'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# IP: D:/Adam/Documents/Vivado_Projects/FINN-PreRecon/lfcW1A2-ultra96/lfcW1A2-ultra96.srcs/sources_1/ip/lfcw1a2_BBox_0/lfcw1a2_BBox_0.xci
# IP: The module: 'lfcw1a2_BBox_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/Adam/Documents/Vivado_Projects/FINN-PreRecon/lfcW1A2-ultra96/lfcW1A2-ultra96.srcs/sources_1/ip/lfcw1a2_BBox_0/constraints/lfcw1a2_BBox_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'lfcw1a2_BBox_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet
