<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s3c64xx › include › mach › regs-gpio.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs-gpio.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/arch/arm/plat-s3c64xx/include/mach/regs-gpio.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2008 Openmoko, Inc.</span>
<span class="cm"> * Copyright 2008 Simtec Electronics</span>
<span class="cm"> *      Ben Dooks &lt;ben@simtec.co.uk&gt;</span>
<span class="cm"> *      http://armlinux.simtec.co.uk/</span>
<span class="cm"> *</span>
<span class="cm"> * S3C64XX - GPIO register definitions</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_PLAT_S3C64XX_REGS_GPIO_H</span>
<span class="cp">#define __ASM_PLAT_S3C64XX_REGS_GPIO_H __FILE__</span>

<span class="cm">/* Base addresses for each of the banks */</span>

<span class="cp">#define S3C64XX_GPIOREG(reg)	(S3C64XX_VA_GPIO + (reg))</span>

<span class="cp">#define S3C64XX_GPA_BASE	S3C64XX_GPIOREG(0x0000)</span>
<span class="cp">#define S3C64XX_GPB_BASE	S3C64XX_GPIOREG(0x0020)</span>
<span class="cp">#define S3C64XX_GPC_BASE	S3C64XX_GPIOREG(0x0040)</span>
<span class="cp">#define S3C64XX_GPD_BASE	S3C64XX_GPIOREG(0x0060)</span>
<span class="cp">#define S3C64XX_GPE_BASE	S3C64XX_GPIOREG(0x0080)</span>
<span class="cp">#define S3C64XX_GPF_BASE	S3C64XX_GPIOREG(0x00A0)</span>
<span class="cp">#define S3C64XX_GPG_BASE	S3C64XX_GPIOREG(0x00C0)</span>
<span class="cp">#define S3C64XX_GPH_BASE	S3C64XX_GPIOREG(0x00E0)</span>
<span class="cp">#define S3C64XX_GPI_BASE	S3C64XX_GPIOREG(0x0100)</span>
<span class="cp">#define S3C64XX_GPJ_BASE	S3C64XX_GPIOREG(0x0120)</span>
<span class="cp">#define S3C64XX_GPK_BASE	S3C64XX_GPIOREG(0x0800)</span>
<span class="cp">#define S3C64XX_GPL_BASE	S3C64XX_GPIOREG(0x0810)</span>
<span class="cp">#define S3C64XX_GPM_BASE	S3C64XX_GPIOREG(0x0820)</span>
<span class="cp">#define S3C64XX_GPN_BASE	S3C64XX_GPIOREG(0x0830)</span>
<span class="cp">#define S3C64XX_GPO_BASE	S3C64XX_GPIOREG(0x0140)</span>
<span class="cp">#define S3C64XX_GPP_BASE	S3C64XX_GPIOREG(0x0160)</span>
<span class="cp">#define S3C64XX_GPQ_BASE	S3C64XX_GPIOREG(0x0180)</span>

<span class="cm">/* SPCON */</span>

<span class="cp">#define S3C64XX_SPCON		S3C64XX_GPIOREG(0x1A0)</span>

<span class="cp">#define S3C64XX_SPCON_DRVCON_CAM_MASK		(0x3 &lt;&lt; 30)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_CAM_SHIFT		(30)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_CAM_2mA		(0x0 &lt;&lt; 30)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_CAM_4mA		(0x1 &lt;&lt; 30)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_CAM_7mA		(0x2 &lt;&lt; 30)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_CAM_9mA		(0x3 &lt;&lt; 30)</span>

<span class="cp">#define S3C64XX_SPCON_DRVCON_HSSPI_MASK		(0x3 &lt;&lt; 28)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_HSSPI_SHIFT	(28)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_HSSPI_2mA		(0x0 &lt;&lt; 28)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_HSSPI_4mA		(0x1 &lt;&lt; 28)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_HSSPI_7mA		(0x2 &lt;&lt; 28)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_HSSPI_9mA		(0x3 &lt;&lt; 28)</span>

<span class="cp">#define S3C64XX_SPCON_DRVCON_HSMMC_MASK		(0x3 &lt;&lt; 26)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_HSMMC_SHIFT	(26)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_HSMMC_2mA		(0x0 &lt;&lt; 26)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_HSMMC_4mA		(0x1 &lt;&lt; 26)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_HSMMC_7mA		(0x2 &lt;&lt; 26)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_HSMMC_9mA		(0x3 &lt;&lt; 26)</span>

<span class="cp">#define S3C64XX_SPCON_DRVCON_LCD_MASK		(0x3 &lt;&lt; 24)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_LCD_SHIFT		(24)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_LCD_2mA		(0x0 &lt;&lt; 24)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_LCD_4mA		(0x1 &lt;&lt; 24)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_LCD_7mA		(0x2 &lt;&lt; 24)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_LCD_9mA		(0x3 &lt;&lt; 24)</span>

<span class="cp">#define S3C64XX_SPCON_DRVCON_MODEM_MASK		(0x3 &lt;&lt; 22)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_MODEM_SHIFT	(22)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_MODEM_2mA		(0x0 &lt;&lt; 22)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_MODEM_4mA		(0x1 &lt;&lt; 22)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_MODEM_7mA		(0x2 &lt;&lt; 22)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_MODEM_9mA		(0x3 &lt;&lt; 22)</span>

<span class="cp">#define S3C64XX_SPCON_nRSTOUT_OEN		(1 &lt;&lt; 21)</span>

<span class="cp">#define S3C64XX_SPCON_DRVCON_SPICLK1_MASK	(0x3 &lt;&lt; 18)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_SPICLK1_SHIFT	(18)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_SPICLK1_2mA	(0x0 &lt;&lt; 18)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_SPICLK1_4mA	(0x1 &lt;&lt; 18)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_SPICLK1_7mA	(0x2 &lt;&lt; 18)</span>
<span class="cp">#define S3C64XX_SPCON_DRVCON_SPICLK1_9mA	(0x3 &lt;&lt; 18)</span>

<span class="cp">#define S3C64XX_SPCON_MEM1_DQS_PUD_MASK		(0x3 &lt;&lt; 16)</span>
<span class="cp">#define S3C64XX_SPCON_MEM1_DQS_PUD_SHIFT	(16)</span>
<span class="cp">#define S3C64XX_SPCON_MEM1_DQS_PUD_DISABLED	(0x0 &lt;&lt; 16)</span>
<span class="cp">#define S3C64XX_SPCON_MEM1_DQS_PUD_DOWN		(0x1 &lt;&lt; 16)</span>
<span class="cp">#define S3C64XX_SPCON_MEM1_DQS_PUD_UP		(0x2 &lt;&lt; 16)</span>

<span class="cp">#define S3C64XX_SPCON_MEM1_D_PUD1_MASK		(0x3 &lt;&lt; 14)</span>
<span class="cp">#define S3C64XX_SPCON_MEM1_D_PUD1_SHIFT		(14)</span>
<span class="cp">#define S3C64XX_SPCON_MEM1_D_PUD1_DISABLED	(0x0 &lt;&lt; 14)</span>
<span class="cp">#define S3C64XX_SPCON_MEM1_D_PUD1_DOWN		(0x1 &lt;&lt; 14)</span>
<span class="cp">#define S3C64XX_SPCON_MEM1_D_PUD1_UP		(0x2 &lt;&lt; 14)</span>

<span class="cp">#define S3C64XX_SPCON_MEM1_D_PUD0_MASK		(0x3 &lt;&lt; 12)</span>
<span class="cp">#define S3C64XX_SPCON_MEM1_D_PUD0_SHIFT		(12)</span>
<span class="cp">#define S3C64XX_SPCON_MEM1_D_PUD0_DISABLED	(0x0 &lt;&lt; 12)</span>
<span class="cp">#define S3C64XX_SPCON_MEM1_D_PUD0_DOWN		(0x1 &lt;&lt; 12)</span>
<span class="cp">#define S3C64XX_SPCON_MEM1_D_PUD0_UP		(0x2 &lt;&lt; 12)</span>

<span class="cp">#define S3C64XX_SPCON_MEM0_D_PUD_MASK		(0x3 &lt;&lt; 8)</span>
<span class="cp">#define S3C64XX_SPCON_MEM0_D_PUD_SHIFT		(8)</span>
<span class="cp">#define S3C64XX_SPCON_MEM0_D_PUD_DISABLED	(0x0 &lt;&lt; 8)</span>
<span class="cp">#define S3C64XX_SPCON_MEM0_D_PUD_DOWN		(0x1 &lt;&lt; 8)</span>
<span class="cp">#define S3C64XX_SPCON_MEM0_D_PUD_UP		(0x2 &lt;&lt; 8)</span>

<span class="cp">#define S3C64XX_SPCON_USBH_DMPD			(1 &lt;&lt; 7)</span>
<span class="cp">#define S3C64XX_SPCON_USBH_DPPD			(1 &lt;&lt; 6)</span>
<span class="cp">#define S3C64XX_SPCON_USBH_PUSW2		(1 &lt;&lt; 5)</span>
<span class="cp">#define S3C64XX_SPCON_USBH_PUSW1		(1 &lt;&lt; 4)</span>
<span class="cp">#define S3C64XX_SPCON_USBH_SUSPND		(1 &lt;&lt; 3)</span>

<span class="cp">#define S3C64XX_SPCON_LCD_SEL_MASK		(0x3 &lt;&lt; 0)</span>
<span class="cp">#define S3C64XX_SPCON_LCD_SEL_SHIFT		(0)</span>
<span class="cp">#define S3C64XX_SPCON_LCD_SEL_HOST		(0x0 &lt;&lt; 0)</span>
<span class="cp">#define S3C64XX_SPCON_LCD_SEL_RGB		(0x1 &lt;&lt; 0)</span>
<span class="cp">#define S3C64XX_SPCON_LCD_SEL_606_656		(0x2 &lt;&lt; 0)</span>


<span class="cm">/* External interrupt registers */</span>

<span class="cp">#define S3C64XX_EINT12CON	S3C64XX_GPIOREG(0x200)</span>
<span class="cp">#define S3C64XX_EINT34CON	S3C64XX_GPIOREG(0x204)</span>
<span class="cp">#define S3C64XX_EINT56CON	S3C64XX_GPIOREG(0x208)</span>
<span class="cp">#define S3C64XX_EINT78CON	S3C64XX_GPIOREG(0x20C)</span>
<span class="cp">#define S3C64XX_EINT9CON	S3C64XX_GPIOREG(0x210)</span>

<span class="cp">#define S3C64XX_EINT12FLTCON	S3C64XX_GPIOREG(0x220)</span>
<span class="cp">#define S3C64XX_EINT34FLTCON	S3C64XX_GPIOREG(0x224)</span>
<span class="cp">#define S3C64XX_EINT56FLTCON	S3C64XX_GPIOREG(0x228)</span>
<span class="cp">#define S3C64XX_EINT78FLTCON	S3C64XX_GPIOREG(0x22C)</span>
<span class="cp">#define S3C64XX_EINT9FLTCON	S3C64XX_GPIOREG(0x230)</span>

<span class="cp">#define S3C64XX_EINT12MASK	S3C64XX_GPIOREG(0x240)</span>
<span class="cp">#define S3C64XX_EINT34MASK	S3C64XX_GPIOREG(0x244)</span>
<span class="cp">#define S3C64XX_EINT56MASK	S3C64XX_GPIOREG(0x248)</span>
<span class="cp">#define S3C64XX_EINT78MASK	S3C64XX_GPIOREG(0x24C)</span>
<span class="cp">#define S3C64XX_EINT9MASK	S3C64XX_GPIOREG(0x250)</span>

<span class="cp">#define S3C64XX_EINT12PEND	S3C64XX_GPIOREG(0x260)</span>
<span class="cp">#define S3C64XX_EINT34PEND	S3C64XX_GPIOREG(0x264)</span>
<span class="cp">#define S3C64XX_EINT56PEND	S3C64XX_GPIOREG(0x268)</span>
<span class="cp">#define S3C64XX_EINT78PEND	S3C64XX_GPIOREG(0x26C)</span>
<span class="cp">#define S3C64XX_EINT9PEND	S3C64XX_GPIOREG(0x270)</span>

<span class="cp">#define S3C64XX_PRIORITY	S3C64XX_GPIOREG(0x280)</span>
<span class="cp">#define S3C64XX_PRIORITY_ARB(x)	(1 &lt;&lt; (x))</span>

<span class="cp">#define S3C64XX_SERVICE		S3C64XX_GPIOREG(0x284)</span>
<span class="cp">#define S3C64XX_SERVICEPEND	S3C64XX_GPIOREG(0x288)</span>

<span class="cp">#define S3C64XX_EINT0CON0	S3C64XX_GPIOREG(0x900)</span>
<span class="cp">#define S3C64XX_EINT0CON1	S3C64XX_GPIOREG(0x904)</span>
<span class="cp">#define S3C64XX_EINT0FLTCON0	S3C64XX_GPIOREG(0x910)</span>
<span class="cp">#define S3C64XX_EINT0FLTCON1	S3C64XX_GPIOREG(0x914)</span>
<span class="cp">#define S3C64XX_EINT0FLTCON2	S3C64XX_GPIOREG(0x918)</span>
<span class="cp">#define S3C64XX_EINT0FLTCON3	S3C64XX_GPIOREG(0x91C)</span>

<span class="cp">#define S3C64XX_EINT0MASK	S3C64XX_GPIOREG(0x920)</span>
<span class="cp">#define S3C64XX_EINT0PEND	S3C64XX_GPIOREG(0x924)</span>

<span class="cm">/* GPIO sleep configuration */</span>

<span class="cp">#define S3C64XX_SPCONSLP	S3C64XX_GPIOREG(0x880)</span>

<span class="cp">#define S3C64XX_SPCONSLP_TDO_PULLDOWN	(1 &lt;&lt; 14)</span>
<span class="cp">#define S3C64XX_SPCONSLP_CKE1INIT	(1 &lt;&lt; 5)</span>

<span class="cp">#define S3C64XX_SPCONSLP_RSTOUT_MASK	(0x3 &lt;&lt; 12)</span>
<span class="cp">#define S3C64XX_SPCONSLP_RSTOUT_OUT0	(0x0 &lt;&lt; 12)</span>
<span class="cp">#define S3C64XX_SPCONSLP_RSTOUT_OUT1	(0x1 &lt;&lt; 12)</span>
<span class="cp">#define S3C64XX_SPCONSLP_RSTOUT_HIZ	(0x2 &lt;&lt; 12)</span>

<span class="cp">#define S3C64XX_SPCONSLP_KPCOL_MASK	(0x3 &lt;&lt; 0)</span>
<span class="cp">#define S3C64XX_SPCONSLP_KPCOL_OUT0	(0x0 &lt;&lt; 0)</span>
<span class="cp">#define S3C64XX_SPCONSLP_KPCOL_OUT1	(0x1 &lt;&lt; 0)</span>
<span class="cp">#define S3C64XX_SPCONSLP_KPCOL_INP	(0x2 &lt;&lt; 0)</span>


<span class="cp">#define S3C64XX_SLPEN		S3C64XX_GPIOREG(0x930)</span>

<span class="cp">#define S3C64XX_SLPEN_USE_xSLP		(1 &lt;&lt; 0)</span>
<span class="cp">#define S3C64XX_SLPEN_CFG_BYSLPEN	(1 &lt;&lt; 1)</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_PLAT_S3C64XX_REGS_GPIO_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
