<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ISSDK: boardkit/mek-mimx8qm/RTE_Device.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="issdk_stylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nxp_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ISSDK
   &#160;<span id="projectnumber">1.8</span>
   </div>
   <div id="projectbrief">IoT Sensing Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6994211064bad48d3d63a6227f5100d6.html">boardkit</a></li><li class="navelem"><a class="el" href="dir_c870710d81c303d0b6161abc878b1a26.html">mek-mimx8qm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RTE_Device.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="a04730.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright 2018 NXP</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#ifndef __RTE_DEVICE_H</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#define __RTE_DEVICE_H</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/* LPI2C instance mapping */</span></div><div class="line"><a name="l00012"></a><span class="lineno"><a class="line" href="a04730.html#a7701382ade504d7eddda8c1231279cec">   12</a></span>&#160;<span class="preprocessor">#define LPI2C0 CM4_0__LPI2C</span></div><div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="a04730.html#ae9ef15442986812d986ae9cc6b4cdf88">   13</a></span>&#160;<span class="preprocessor">#define LPI2C1 CM4_1__LPI2C</span></div><div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="a04730.html#a0c971bafd33997b4d43d7cb61c6a6236">   14</a></span>&#160;<span class="preprocessor">#define LPI2C2 DMA__LPI2C0</span></div><div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="a04730.html#af3c8daab94b3b0d2c0158e0cedb6c3fc">   15</a></span>&#160;<span class="preprocessor">#define LPI2C3 DMA__LPI2C1</span></div><div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="a04730.html#a046632a83702c613f8c0079752219d9b">   16</a></span>&#160;<span class="preprocessor">#define LPI2C4 DMA__LPI2C2</span></div><div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="a04730.html#a96978e509a91b8aea5b4246405dc762b">   17</a></span>&#160;<span class="preprocessor">#define LPI2C5 DMA__LPI2C3</span></div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="a04730.html#aff57940e609bbf508d3a366abd1ed466">   18</a></span>&#160;<span class="preprocessor">#define LPI2C6 DMA__LPI2C4</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">/* Driver name mapping. */</span></div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="a04730.html#afdae116c2c595573ddee8725b6a4602a">   21</a></span>&#160;<span class="preprocessor">#define RTE_I2C0 0</span></div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="a04730.html#ab3079b071b25a964033ece9a17ebc622">   22</a></span>&#160;<span class="preprocessor">#define RTE_I2C0_DMA_EN 0</span></div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="a04730.html#aa4264010a207548708e4eb5030b77b42">   23</a></span>&#160;<span class="preprocessor">#define RTE_I2C1 0</span></div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="a04730.html#aac0deee79f0bfe76842a606f89347141">   24</a></span>&#160;<span class="preprocessor">#define RTE_I2C1_DMA_EN 0</span></div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="a04730.html#a6b312911602934f2275e5bfdd964a3c2">   25</a></span>&#160;<span class="preprocessor">#define RTE_I2C2 1</span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="a04730.html#aa6833427b8acb64e5b2cdca71adc4731">   26</a></span>&#160;<span class="preprocessor">#define RTE_I2C2_DMA_EN 0</span></div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="a04730.html#a286e0b83a4a1806a5125d1e805afed5e">   27</a></span>&#160;<span class="preprocessor">#define RTE_I2C3 0</span></div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="a04730.html#a7e2203f604dc9bfc5ae76af6364b8e38">   28</a></span>&#160;<span class="preprocessor">#define RTE_I2C3_DMA_EN 0</span></div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="a04730.html#aaefd2724bd50bf611680b12680c5cd47">   29</a></span>&#160;<span class="preprocessor">#define RTE_I2C4 0</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="a04730.html#ad0881b5c0250fd24034d35a0db8e81d6">   30</a></span>&#160;<span class="preprocessor">#define RTE_I2C4_DMA_EN 0</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="a04730.html#af34a2837397fb473c1a29f942886f20a">   31</a></span>&#160;<span class="preprocessor">#define RTE_I2C5 0</span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="a04730.html#a11fcca5364c2c59d91dcd1024a3741cd">   32</a></span>&#160;<span class="preprocessor">#define RTE_I2C5_DMA_EN 0</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="a04730.html#a3def854682bc112f022a79dd60ca29d7">   33</a></span>&#160;<span class="preprocessor">#define RTE_I2C6 0</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="a04730.html#a1c6ff3c4d303f391e5ec124aa238c08f">   34</a></span>&#160;<span class="preprocessor">#define RTE_I2C6_DMA_EN 0</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* SPI instance name mapping */</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="a04730.html#ad552d158bcba2b8f961993cc9a198538">   37</a></span>&#160;<span class="preprocessor">#define LPSPI0 DMA__LPSPI0</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="a04730.html#ac2fa96bc980d401c36834549b3688009">   38</a></span>&#160;<span class="preprocessor">#define LPSPI1 DMA__LPSPI1</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="a04730.html#ae45a21782e5f7d05636cdaac3bdda86d">   39</a></span>&#160;<span class="preprocessor">#define LPSPI2 DMA__LPSPI2</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="a04730.html#a4850e0354a725db60884a96d957bc205">   40</a></span>&#160;<span class="preprocessor">#define LPSPI3 DMA__LPSPI3</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* Driver name mapping. */</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="a04730.html#a0529e9360e95f2b1e4c67b49ae2df44c">   43</a></span>&#160;<span class="preprocessor">#define RTE_SPI0 0</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="a04730.html#a7dd0070f51cd6be78f323f82df082b74">   44</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_EN 0</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="a04730.html#adc244beab1014dda00966fcbbb65578c">   45</a></span>&#160;<span class="preprocessor">#define RTE_SPI1 0</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="a04730.html#aa77f48b8f0f046f17b57ee388ba986c3">   46</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_EN 0</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="a04730.html#a23c083e17af81df6307b6a09c7b526bd">   47</a></span>&#160;<span class="preprocessor">#define RTE_SPI2 1</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="a04730.html#af6ec6eb776de0e8df30bc2acc19f9221">   48</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_EN 0</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="a04730.html#aa78a035aaa73a024f3e9ad91e3d28c18">   49</a></span>&#160;<span class="preprocessor">#define RTE_SPI3 0</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="a04730.html#a262ea23b85408aacef35d7dea979abfd">   50</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_DMA_EN 0</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/* USART instance mapping */</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="a04730.html#a5b2895bb50a19a21ddb954c28977629b">   53</a></span>&#160;<span class="preprocessor">#define LPUART0 CM4_0__LPUART</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="a04730.html#a73eb37d103f4e4f2d18ec3d3f5208ab9">   54</a></span>&#160;<span class="preprocessor">#define LPUART1 CM4_1__LPUART</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="a04730.html#aeb546d3c2b55e486a3d4711255c46fc9">   55</a></span>&#160;<span class="preprocessor">#define LPUART2 DMA__LPUART0</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="a04730.html#abf380b4bd4c865aa97ff2420ec4718c3">   56</a></span>&#160;<span class="preprocessor">#define LPUART3 DMA__LPUART1</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="a04730.html#a9d8ddb2d0d4d61a63ad00b6fd9df5f68">   57</a></span>&#160;<span class="preprocessor">#define LPUART4 DMA__LPUART2</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="a04730.html#ab8b8889fd34c86c965bffbbe3be3774f">   58</a></span>&#160;<span class="preprocessor">#define LPUART5 DMA__LPUART3</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="a04730.html#a353278699075ac94a78666fabfb6ecfc">   59</a></span>&#160;<span class="preprocessor">#define LPUART6 DMA__LPUART4</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* Driver name mapping. */</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="a04730.html#a17b2c1002dc50e01a17a2ce94a628133">   62</a></span>&#160;<span class="preprocessor">#define RTE_USART0 0</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="a04730.html#a3071e002a5a0ce4ac87de6dcc87bb3da">   63</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_EN 0</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="a04730.html#ae8f0e0260407d14858ce86d2ffb75424">   64</a></span>&#160;<span class="preprocessor">#define RTE_USART1 0</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="a04730.html#a93373776f843912cefd1355e207352e2">   65</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_EN 0</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="a04730.html#af4f4f5e1f698d40d9f7d716257536d42">   66</a></span>&#160;<span class="preprocessor">#define RTE_USART2 0</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="a04730.html#a125adde5b7b5906d3427a57420322722">   67</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_EN 0</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="a04730.html#ae6d7bafeb9d5b445ebadbd0f224bf1a5">   68</a></span>&#160;<span class="preprocessor">#define RTE_USART3 0</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="a04730.html#a64fade6195385d3c00eeb16517725bb5">   69</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_EN 0</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="a04730.html#a3716b269a4311d87ba183b633ebfad07">   70</a></span>&#160;<span class="preprocessor">#define RTE_USART4 1</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="a04730.html#abccb132237192d276dec5fd1235d3124">   71</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_EN 0</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="a04730.html#a5c2c625ac67c8f31440a92490b6d767e">   72</a></span>&#160;<span class="preprocessor">#define RTE_USART5 0</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="a04730.html#aaf003f78b5c4c182d687b220e75e1dbb">   73</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_EN 0</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="a04730.html#af4a7b2970a0f7ac0ee0802298c09848c">   74</a></span>&#160;<span class="preprocessor">#define RTE_USART6 0</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="a04730.html#a46301a9b2d783e5c629b180d8f2344f6">   75</a></span>&#160;<span class="preprocessor">#define RTE_USART6_DMA_EN 0</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/* LPI2C configuration. */</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/*Note: LPI2C0 and LPI2C1 not support DMA */</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="a04730.html#aaafac93c554b337745d91aeeaa263ee3">   79</a></span>&#160;<span class="preprocessor">#define RTE_I2C2_DMA_TX_CH 1</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="a04730.html#a282e3c43099524332084d89c4dc0370a">   80</a></span>&#160;<span class="preprocessor">#define RTE_I2C2_DMA_TX_PERI_SEL 1</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="a04730.html#ad4f1a37be61763d2594b4f539ae03d44">   81</a></span>&#160;<span class="preprocessor">#define RTE_I2C2_DMA_TX_DMA_BASE DMA__DMA1</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="a04730.html#a762b3880f4254c392f2f152393776679">   82</a></span>&#160;<span class="preprocessor">#define RTE_I2C2_DMA_RX_CH 0</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="a04730.html#ad7eb717542257f354c6b41ad348a1404">   83</a></span>&#160;<span class="preprocessor">#define RTE_I2C2_DMA_RX_PERI_SEL 0</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="a04730.html#a1ca82c1fea8b1c55875df9cf0e3e4266">   84</a></span>&#160;<span class="preprocessor">#define RTE_I2C2_DMA_RX_DMA_BASE DMA__DMA1</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="a04730.html#a8d59722d63164553e1aa90f0b5531aa6">   86</a></span>&#160;<span class="preprocessor">#define RTE_I2C3_DMA_TX_CH 3</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="a04730.html#a1f3419a15ebd3e7915ab02ddb9d8e57a">   87</a></span>&#160;<span class="preprocessor">#define RTE_I2C3_DMA_TX_PERI_SEL 3</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="a04730.html#a21c43b61ee31798e368937bdbc945eb7">   88</a></span>&#160;<span class="preprocessor">#define RTE_I2C3_DMA_TX_DMA_BASE DMA__DMA1</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="a04730.html#ac78874337ab81de6e42b051fb9dce871">   89</a></span>&#160;<span class="preprocessor">#define RTE_I2C3_DMA_RX_CH 2</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="a04730.html#a0994b2eeb8af41123e69175ac6f9c7b0">   90</a></span>&#160;<span class="preprocessor">#define RTE_I2C3_DMA_RX_PERI_SEL 2</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="a04730.html#acfb03589150d28227ff1dd5393b0b893">   91</a></span>&#160;<span class="preprocessor">#define RTE_I2C3_DMA_RX_DMA_BASE DMA__DMA1</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="a04730.html#a886533baa3ecbfdc24804b3bbd3c1fa4">   93</a></span>&#160;<span class="preprocessor">#define RTE_I2C4_DMA_TX_CH 5</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="a04730.html#acedae977949138b1e4bf418885238855">   94</a></span>&#160;<span class="preprocessor">#define RTE_I2C4_DMA_TX_PERI_SEL 5</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="a04730.html#a1eeb5eb83698e059c5bbc3df7097102d">   95</a></span>&#160;<span class="preprocessor">#define RTE_I2C4_DMA_TX_DMA_BASE DMA__DMA1</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="a04730.html#adb24a07872f830d773e5a761b5b915ea">   96</a></span>&#160;<span class="preprocessor">#define RTE_I2C4_DMA_RX_CH 4</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="a04730.html#aad4b2e8753e39ef0df22e30d47f5af87">   97</a></span>&#160;<span class="preprocessor">#define RTE_I2C4_DMA_RX_PERI_SEL 4</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="a04730.html#aac8180353fa95d472f154af42998f3ea">   98</a></span>&#160;<span class="preprocessor">#define RTE_I2C4_DMA_RX_DMA_BASE DMA__DMA1</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="a04730.html#aacc69b6a58c942604d55ab3c66c18331">  100</a></span>&#160;<span class="preprocessor">#define RTE_I2C5_DMA_TX_CH 7</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="a04730.html#aae327bc1bd7606f5ce0e12fa22c0c98f">  101</a></span>&#160;<span class="preprocessor">#define RTE_I2C5_DMA_TX_PERI_SEL 7</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="a04730.html#a237c977557c35a9f367b3dad28755434">  102</a></span>&#160;<span class="preprocessor">#define RTE_I2C5_DMA_TX_DMA_BASE DMA__DMA1</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="a04730.html#a49d74f3d89f709bcee704ed8bc62a389">  103</a></span>&#160;<span class="preprocessor">#define RTE_I2C5_DMA_RX_CH 6</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="a04730.html#af9a7eeea936066a06aa12642d206ffe1">  104</a></span>&#160;<span class="preprocessor">#define RTE_I2C5_DMA_RX_PERI_SEL 6</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="a04730.html#afffd01e1818a0941804aa6898e0f3480">  105</a></span>&#160;<span class="preprocessor">#define RTE_I2C5_DMA_RX_DMA_BASE DMA__DMA1</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="a04730.html#aa15456a15715d87b5d9fd1663b6def21">  107</a></span>&#160;<span class="preprocessor">#define RTE_I2C6_DMA_TX_CH 9</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="a04730.html#a3376a9bd3c4accdc4e0d25251960563b">  108</a></span>&#160;<span class="preprocessor">#define RTE_I2C6_DMA_TX_PERI_SEL 9</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="a04730.html#a3beb3f0a50107be726578869d167101a">  109</a></span>&#160;<span class="preprocessor">#define RTE_I2C6_DMA_TX_DMA_BASE DMA__DMA1</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="a04730.html#adbde0a01f889e105a70dea33e0b774fe">  110</a></span>&#160;<span class="preprocessor">#define RTE_I2C6_DMA_RX_CH 8</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="a04730.html#a18a0ead9ea40c2c592a5a3a73d4f3916">  111</a></span>&#160;<span class="preprocessor">#define RTE_I2C6_DMA_RX_PERI_SEL 8</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="a04730.html#afdf4039762fae0cda1db8c9ea184e641">  112</a></span>&#160;<span class="preprocessor">#define RTE_I2C6_DMA_RX_DMA_BASE DMA__DMA1</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/* UART configuration. */</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="a04730.html#a43c0f3151f3f65559aec155908ac5804">  115</a></span>&#160;<span class="preprocessor">#define USART_RX_BUFFER_LEN 64</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="a04730.html#a42233d962f08392fe286ed2e652eb9b1">  116</a></span>&#160;<span class="preprocessor">#define USART4_RX_BUFFER_ENABLE 1</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/* Note: LPUART0, LPUART1 not support DMA mode */</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="a04730.html#a4da147c7ce755201a079c412c098128f">  119</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_TX_CH 13</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="a04730.html#a1921b3ed005879e26052e379f23dbcb2">  120</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_TX_PERI_SEL 13</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="a04730.html#a667adae4bda8ac302bcc85d4a7a004cd">  121</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_TX_DMA_BASE DMA__DMA0</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="a04730.html#aaf5d293f3353d103aa7fc672a3cf456d">  122</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_RX_CH 12</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="a04730.html#ad8969d48f9a854dcd661e60ace8f2eac">  123</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_RX_PERI_SEL 12</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="a04730.html#a54af00b2f29f1e9aeb10e1a59a4cde3d">  124</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_RX_DMA_BASE DMA__DMA0</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="a04730.html#a371552d64a4c36aa553a256ab52c4737">  126</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_TX_CH 15</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="a04730.html#a298c8ca62c3080284bf1c1ddc9e52c74">  127</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_TX_PERI_SEL 15</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="a04730.html#a230981b96cecea4add332ecd40533454">  128</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_TX_DMA_BASE DMA__DMA0</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="a04730.html#ab09d3b40ddde8be68179be6d46400d45">  129</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_RX_CH 14</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="a04730.html#ab310379c65913c108e059c4e317ce096">  130</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_RX_PERI_SEL 14</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="a04730.html#ae05b2c8a2baaa32c10d0af3457ce2e28">  131</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_RX_DMA_BASE DMA__DMA0</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="a04730.html#a583406cbb43d2e24e0cf8cafdb45d7d9">  133</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_TX_CH 17</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="a04730.html#a2b6f4b82acc33b81f3637afc63419169">  134</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_TX_PERI_SEL 17</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="a04730.html#ac4abea21e4bfc3d03539f739892b0e7f">  135</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_TX_DMA_BASE DMA__DMA0</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="a04730.html#ae3aa08740bc1278f56cb25413751053b">  136</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_RX_CH 16</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="a04730.html#a2d133b10d9af3b93828d264638c01d69">  137</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_RX_PERI_SEL 16</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="a04730.html#a84ae4f174efa1b7417b5a35d9b9e3de9">  138</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_RX_DMA_BASE DMA__DMA0</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="a04730.html#a5fc281007f625bf44a5b16d7f97c9f7b">  140</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_TX_CH 19</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="a04730.html#a3f34578afbd133748801bbb852f1cc46">  141</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_TX_PERI_SEL 19</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="a04730.html#a530f52cd5d979b98f959163c96e4413b">  142</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_TX_DMA_BASE DMA__DMA0</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="a04730.html#af563379f0b22b56089642e1452293b94">  143</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_RX_CH 18</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="a04730.html#a4dc20b4bfb5766bac0d6de434bda7fd8">  144</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_RX_PERI_SEL 18</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="a04730.html#a665e630b27a6713ff3055c9893403090">  145</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_RX_DMA_BASE DMA__DMA0</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="a04730.html#a830ccf4153d422fc98971a8fc2d1ecba">  147</a></span>&#160;<span class="preprocessor">#define RTE_USART6_DMA_TX_CH 21</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="a04730.html#ac1692d643111d558f2df528205966f28">  148</a></span>&#160;<span class="preprocessor">#define RTE_USART6_DMA_TX_PERI_SEL 21</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="a04730.html#aa50f707f6ba72c2c400faa7e2c9b8b5f">  149</a></span>&#160;<span class="preprocessor">#define RTE_USART6_DMA_TX_DMA_BASE DMA__DMA0</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="a04730.html#a74e96a5225571536daf6ce2058f2ca11">  150</a></span>&#160;<span class="preprocessor">#define RTE_USART6_DMA_RX_CH 20</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="a04730.html#ad55c040ec06f230089b7f190f5eb5589">  151</a></span>&#160;<span class="preprocessor">#define RTE_USART6_DMA_RX_PERI_SEL 20</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="a04730.html#a5937989b65e91558a7ecd473a511e5e6">  152</a></span>&#160;<span class="preprocessor">#define RTE_USART6_DMA_RX_DMA_BASE DMA__DMA0</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __RTE_DEVICE_H */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->

<hr class="footer"/><address class="footer"><small>
&copy; Copyright 2016-2022 NXP. All Rights Reserved. SPDX-License-Identifier: BSD-3-Clause
</small></address>
</body>
</html>
