ARM GAS  E:\msys32\tmp\ccyg3rvk.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.mTIM_Base_SetConfig,"ax",%progbits
  18              		.align	1
  19              		.global	mTIM_Base_SetConfig
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	mTIM_Base_SetConfig:
  26              	.LFB0:
  27              		.file 1 "E:/Users/VuHaiLong/Documents/stm/mylib/mSrc/tim.c"
   1:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** #include "all_lib.h"
   2:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 
   3:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** void mTIM_Base_SetConfig(u32_t arr , u32_t psc ){
  28              		.loc 1 3 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.LVL0:
   4:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	u32_t temp_reg;
   5:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	/* Set the Time Base configuration */
   6:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	/* 1.Select the Counter Mode CR1*/ 
   7:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	 
   8:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	 /* Set TIM Time Base Unit parameters ---------------------------------------*/
   9:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	// dem suon len 
  10:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg = read_reg(mTIM_CR1(mTIM2), ~(0x07u<<4));
  34              		.loc 1 10 0
  35 0000 4FF08042 		mov	r2, #1073741824
  36 0004 1368     		ldr	r3, [r2]
  37              	.LVL1:
  11:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg |=  0u<< 4;
  12:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	write_reg(mTIM_CR1(mTIM2) , temp_reg);
  13:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	
  14:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	//ckd ClockDivision / 1
  15:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg = read_reg(mTIM_CR1(mTIM2) , ~(3u << 8));
  38              		.loc 1 15 0
  39 0006 23F45C73 		bic	r3, r3, #880
  40              	.LVL2:
  16:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	write_reg(mTIM_CR1(mTIM2) , temp_reg);
  41              		.loc 1 16 0
  42 000a 1360     		str	r3, [r2]
ARM GAS  E:\msys32\tmp\ccyg3rvk.s 			page 2


  17:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	
  18:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	
  19:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	/* Set the Auto-reload value  = 10 */
  20:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	write_reg(mTIM_ARR(mTIM2) , arr);	
  43              		.loc 1 20 0
  44 000c 044B     		ldr	r3, .L2
  45              	.LVL3:
  46 000e 1860     		str	r0, [r3]
  21:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	
  22:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	/* Set the Prescaler value  */
  23:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	write_reg(mTIM_PSC(mTIM2) , psc);	
  47              		.loc 1 23 0
  48 0010 043B     		subs	r3, r3, #4
  49 0012 1960     		str	r1, [r3]
  24:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 
  25:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	/* Generate an update event to reload the Prescaler 
  26:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	and the repetition counter(only for TIM1 and TIM8) value immediately */
  27:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg = read_reg(mTIM_EGR(mTIM2) , ~1u);
  50              		.loc 1 27 0
  51 0014 1432     		adds	r2, r2, #20
  52              	.LVL4:
  53 0016 1368     		ldr	r3, [r2]
  54              	.LVL5:
  28:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg |= 1u;
  55              		.loc 1 28 0
  56 0018 43F00103 		orr	r3, r3, #1
  57              	.LVL6:
  29:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	write_reg(mTIM_EGR(mTIM2) , temp_reg);	
  58              		.loc 1 29 0
  59 001c 1360     		str	r3, [r2]
  30:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** }
  60              		.loc 1 30 0
  61 001e 7047     		bx	lr
  62              	.L3:
  63              		.align	2
  64              	.L2:
  65 0020 2C000040 		.word	1073741868
  66              		.cfi_endproc
  67              	.LFE0:
  69              		.section	.text.tim_start,"ax",%progbits
  70              		.align	1
  71              		.global	tim_start
  72              		.syntax unified
  73              		.thumb
  74              		.thumb_func
  75              		.fpu fpv4-sp-d16
  77              	tim_start:
  78              	.LFB1:
  31:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** void tim_start(u32_t tim){
  79              		.loc 1 31 0
  80              		.cfi_startproc
  81              		@ args = 0, pretend = 0, frame = 0
  82              		@ frame_needed = 0, uses_anonymous_args = 0
  83              		@ link register save eliminated.
  84              	.LVL7:
  32:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	
  33:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	u32_t temp_reg;
ARM GAS  E:\msys32\tmp\ccyg3rvk.s 			page 3


  34:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	  /* Enable the Peripheral cr1 cen*/
  35:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	 temp_reg = read_reg(mTIM_CR1(tim) , ~1u);
  85              		.loc 1 35 0
  86 0000 0368     		ldr	r3, [r0]
  87              	.LVL8:
  36:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	 temp_reg |=1u;
  88              		.loc 1 36 0
  89 0002 43F00103 		orr	r3, r3, #1
  90              	.LVL9:
  37:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	 write_reg(mTIM_CR1(tim) , temp_reg);
  91              		.loc 1 37 0
  92 0006 0360     		str	r3, [r0]
  38:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	
  39:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** }
  93              		.loc 1 39 0
  94 0008 7047     		bx	lr
  95              		.cfi_endproc
  96              	.LFE1:
  98              		.section	.text.TIM_SlaveConfigSynchronization,"ax",%progbits
  99              		.align	1
 100              		.global	TIM_SlaveConfigSynchronization
 101              		.syntax unified
 102              		.thumb
 103              		.thumb_func
 104              		.fpu fpv4-sp-d16
 106              	TIM_SlaveConfigSynchronization:
 107              	.LFB2:
  40:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** void TIM_SlaveConfigSynchronization(){
 108              		.loc 1 40 0
 109              		.cfi_startproc
 110              		@ args = 0, pretend = 0, frame = 0
 111              		@ frame_needed = 0, uses_anonymous_args = 0
 112              		@ link register save eliminated.
  41:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	u32_t temp_reg , tmpccer , tmpccmr1;
  42:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	//TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
  43:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c ****     /* Set the Time Base configuration */
  44:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		/* Set the Input Trigger source */
  45:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		temp_reg = read_reg(mTIM_SMCR(mTIM2) , ~(7u <<4));
 113              		.loc 1 45 0
 114 0000 0C4A     		ldr	r2, .L6
 115 0002 1368     		ldr	r3, [r2]
 116 0004 23F07003 		bic	r3, r3, #112
 117              	.LVL10:
  46:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		temp_reg |= (5u <<4);
  47:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		write_reg(mTIM_SMCR(mTIM2) , temp_reg);	
  48:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		
  49:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		/* Set the slave mode */
  50:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		temp_reg = read_reg(mTIM_SMCR(mTIM2) , ~(7u <<0));
  51:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		temp_reg |= 7u;
 118              		.loc 1 51 0
 119 0008 43F05703 		orr	r3, r3, #87
 120              	.LVL11:
  52:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		write_reg(mTIM_SMCR(mTIM2) , temp_reg);
 121              		.loc 1 52 0
 122 000c 1360     		str	r3, [r2]
  53:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	
  54:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c ****     	/* Configure the trigger prescaler, filter, and polarity */  
ARM GAS  E:\msys32\tmp\ccyg3rvk.s 			page 4


  55:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 					  
  56:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		tmpccer = read_reg(mTIM_CCER(mTIM2) , ~(1u <<0));
 123              		.loc 1 56 0
 124 000e 0A48     		ldr	r0, .L6+4
 125 0010 0268     		ldr	r2, [r0]
 126              	.LVL12:
  57:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		tmpccmr1 = read_reg(mTIM_CCMR1(mTIM2) , ~0U);
 127              		.loc 1 57 0
 128 0012 0A49     		ldr	r1, .L6+8
 129 0014 0B68     		ldr	r3, [r1]
 130              	.LVL13:
  58:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 
  59:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		/* Set the filter */
  60:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 
  61:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		tmpccmr1   &= ~(0xFu << 4);
  62:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		tmpccmr1   |= (15u << 4);
 131              		.loc 1 62 0
 132 0016 43F0F003 		orr	r3, r3, #240
 133              	.LVL14:
  63:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 
  64:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		// /* Select the Polarity and set the CC1E Bit */
  65:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		// tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  66:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		// tmpccer |= TIM_ICPolarity;
  67:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		tmpccer  &= ~(1u <<0 | 1u << 3);
 134              		.loc 1 67 0
 135 001a 22F00902 		bic	r2, r2, #9
 136              	.LVL15:
  68:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		tmpccer |= 0u;
  69:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		
  70:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		write_reg(mTIM_CCER(mTIM2) , tmpccer);
 137              		.loc 1 70 0
 138 001e 0260     		str	r2, [r0]
  71:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		write_reg(mTIM_CCMR1(mTIM2) , tmpccmr1);
 139              		.loc 1 71 0
 140 0020 0B60     		str	r3, [r1]
  72:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 						
  73:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		// /* Disable Trigger Interrupt */		
  74:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		temp_reg = read_reg(mTIM_DIER(mTIM2) , ~(1u << 6));
 141              		.loc 1 74 0
 142 0022 074A     		ldr	r2, .L6+12
 143              	.LVL16:
 144 0024 1368     		ldr	r3, [r2]
 145              	.LVL17:
  75:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		write_reg(mTIM_DIER(mTIM2) , temp_reg);
  76:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		
  77:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 
  78:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		// /* Disable Trigger DMA request */
  79:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		temp_reg = read_reg(mTIM_DIER(mTIM2) , ~(1u << 14));
 146              		.loc 1 79 0
 147 0026 23F48043 		bic	r3, r3, #16384
 148              	.LVL18:
 149 002a 23F04003 		bic	r3, r3, #64
 150              	.LVL19:
  80:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 		write_reg(mTIM_DIER(mTIM2) , temp_reg);			
 151              		.loc 1 80 0
 152 002e 1360     		str	r3, [r2]
  81:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** }
ARM GAS  E:\msys32\tmp\ccyg3rvk.s 			page 5


 153              		.loc 1 81 0
 154 0030 7047     		bx	lr
 155              	.L7:
 156 0032 00BF     		.align	2
 157              	.L6:
 158 0034 08000040 		.word	1073741832
 159 0038 20000040 		.word	1073741856
 160 003c 18000040 		.word	1073741848
 161 0040 0C000040 		.word	1073741836
 162              		.cfi_endproc
 163              	.LFE2:
 165              		.section	.text.config_ext_clk2,"ax",%progbits
 166              		.align	1
 167              		.global	config_ext_clk2
 168              		.syntax unified
 169              		.thumb
 170              		.thumb_func
 171              		.fpu fpv4-sp-d16
 173              	config_ext_clk2:
 174              	.LFB3:
  82:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** void config_ext_clk2(){
 175              		.loc 1 82 0
 176              		.cfi_startproc
 177              		@ args = 0, pretend = 0, frame = 0
 178              		@ frame_needed = 0, uses_anonymous_args = 0
 179              		@ link register save eliminated.
  83:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	u32_t temp_reg;
  84:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	// 1.Configure channel 2 to detect rising edges on the TI2 input
  85:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg = read_reg(mTIM_CCMR1(mTIM2) , ~3u);
 180              		.loc 1 85 0
 181 0000 124A     		ldr	r2, .L9
 182 0002 1368     		ldr	r3, [r2]
 183 0004 23F00303 		bic	r3, r3, #3
 184              	.LVL20:
  86:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg |= 1u;
 185              		.loc 1 86 0
 186 0008 43F00103 		orr	r3, r3, #1
 187              	.LVL21:
  87:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	write_reg(mTIM_CCMR1(mTIM2) , temp_reg);
  88:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	
  89:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	//2.Configure the input filter duration by writing the IC1F[3:0] bits in the TIMx_CCMR1
  90:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg = read_reg(mTIM_CCMR1(mTIM2) , ~(0xFU << 4));
 188              		.loc 1 90 0
 189 000c 23F0F003 		bic	r3, r3, #240
 190              	.LVL22:
  91:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg |= (3u<<4);
 191              		.loc 1 91 0
 192 0010 43F03003 		orr	r3, r3, #48
 193              	.LVL23:
  92:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	write_reg(mTIM_CCMR1(mTIM2) , temp_reg);
 194              		.loc 1 92 0
 195 0014 1360     		str	r3, [r2]
  93:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	
  94:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	
  95:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	//3. Select rising edge polarity by writing CC1P=0 and CC1NP=0 in the mTIM_CCER
  96:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg = read_reg(mTIM_CCER(mTIM2) , ~0xFU);
 196              		.loc 1 96 0
ARM GAS  E:\msys32\tmp\ccyg3rvk.s 			page 6


 197 0016 0832     		adds	r2, r2, #8
 198 0018 1368     		ldr	r3, [r2]
 199              	.LVL24:
 200 001a 23F00F03 		bic	r3, r3, #15
 201              	.LVL25:
  97:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	write_reg(mTIM_CCER(mTIM2) , temp_reg);
 202              		.loc 1 97 0
 203 001e 1360     		str	r3, [r2]
  98:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 
  99:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	// 4. Select the external clock mode1 by writing SMS=111 in the TIMx_SMCR register.
 100:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg = read_reg(mTIM_SMCR(mTIM2) , ~(7u << 0));
 204              		.loc 1 100 0
 205 0020 183A     		subs	r2, r2, #24
 206 0022 1368     		ldr	r3, [r2]
 207              	.LVL26:
 101:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg |= 7U;
 208              		.loc 1 101 0
 209 0024 43F00703 		orr	r3, r3, #7
 210              	.LVL27:
 102:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	write_reg(mTIM_SMCR(mTIM2) , temp_reg);
 103:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	
 104:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	// 5.Select TI1 as the input source by writing TS=101 in the TIMx_SMCR register
 105:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg = read_reg(mTIM_SMCR(mTIM2) , ~(7u << 4));
 211              		.loc 1 105 0
 212 0028 23F07003 		bic	r3, r3, #112
 213              	.LVL28:
 106:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg |= (5U <<4);
 214              		.loc 1 106 0
 215 002c 43F05003 		orr	r3, r3, #80
 216              	.LVL29:
 107:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	write_reg(mTIM_SMCR(mTIM2) , temp_reg);
 217              		.loc 1 107 0
 218 0030 1360     		str	r3, [r2]
 108:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	
 109:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	//6.update event
 110:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg = read_reg(mTIM_EGR(mTIM2) , ~1u);
 219              		.loc 1 110 0
 220 0032 0C32     		adds	r2, r2, #12
 221 0034 1368     		ldr	r3, [r2]
 222              	.LVL30:
 111:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg |= 1u;
 223              		.loc 1 111 0
 224 0036 43F00103 		orr	r3, r3, #1
 225              	.LVL31:
 112:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	write_reg(mTIM_EGR(mTIM2) , temp_reg);
 226              		.loc 1 112 0
 227 003a 1360     		str	r3, [r2]
 113:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	
 114:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg = read_reg(mTIM_CR1(mTIM2) , ~(1u << 0));
 228              		.loc 1 114 0
 229 003c 4FF08042 		mov	r2, #1073741824
 230 0040 1368     		ldr	r3, [r2]
 231              	.LVL32:
 115:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg |=(1U<<0);
 232              		.loc 1 115 0
 233 0042 43F00103 		orr	r3, r3, #1
 234              	.LVL33:
ARM GAS  E:\msys32\tmp\ccyg3rvk.s 			page 7


 116:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	write_reg(mTIM_CR1(mTIM2) , temp_reg);
 235              		.loc 1 116 0
 236 0046 1360     		str	r3, [r2]
 117:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** }
 237              		.loc 1 117 0
 238 0048 7047     		bx	lr
 239              	.L10:
 240 004a 00BF     		.align	2
 241              	.L9:
 242 004c 18000040 		.word	1073741848
 243              		.cfi_endproc
 244              	.LFE3:
 246              		.section	.text.input_capture_config,"ax",%progbits
 247              		.align	1
 248              		.global	input_capture_config
 249              		.syntax unified
 250              		.thumb
 251              		.thumb_func
 252              		.fpu fpv4-sp-d16
 254              	input_capture_config:
 255              	.LFB4:
 118:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** void input_capture_config(){
 256              		.loc 1 118 0
 257              		.cfi_startproc
 258              		@ args = 0, pretend = 0, frame = 0
 259              		@ frame_needed = 0, uses_anonymous_args = 0
 260              		@ link register save eliminated.
 119:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	u32_t temp_reg;
 120:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	// Select the active input:01: CC1 channel is configured as input, IC1 is mapped on TI1.
 121:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg = read_reg(mTIM_CCMR1(mTIM4), ~3u);
 261              		.loc 1 121 0
 262 0000 0A48     		ldr	r0, .L12
 263 0002 0368     		ldr	r3, [r0]
 264 0004 23F00303 		bic	r3, r3, #3
 265              	.LVL34:
 122:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	//01: CC1 channel is configured as input, IC1 is mapped on TI1.
 123:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg |= 1u;
 124:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	
 125:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	// IC1F Input capture 1 filter
 126:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg |= (15u << 4);
 266              		.loc 1 126 0
 267 0008 43F0F103 		orr	r3, r3, #241
 268              	.LVL35:
 127:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	write_reg(mTIM_CCMR1(mTIM4) , temp_reg);
 128:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	
 129:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	
 130:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	// Select the edge of the active transition on the TI1 channel by writing the CC1P and
 131:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	// CC1NP bits to 00 in the mTIM_CCER register (rising edge in this case).
 132:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg = read_reg(mTIM_CCER(mTIM4) , ~0xFU);
 269              		.loc 1 132 0
 270 000c 0849     		ldr	r1, .L12+4
 271 000e 0A68     		ldr	r2, [r1]
 272 0010 22F00F02 		bic	r2, r2, #15
 273              	.LVL36:
 133:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	write_reg(mTIM_CCER(mTIM4) , temp_reg);
 134:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	
 135:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	// Program the input prescaler. In our example, we wish the capture to be performed at
ARM GAS  E:\msys32\tmp\ccyg3rvk.s 			page 8


 136:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	// each valid transition, so the prescaler is disabled (write IC1PS bits to 00 in the
 137:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	// TIMx_CCMR1 register).
 138:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	
 139:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg = read_reg(mTIM_CCMR1(mTIM4) , ~(3u << 2));
 274              		.loc 1 139 0
 275 0014 23F00C03 		bic	r3, r3, #12
 276              	.LVL37:
 140:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	write_reg(mTIM_CCMR1(mTIM4) , temp_reg);
 277              		.loc 1 140 0
 278 0018 0360     		str	r3, [r0]
 279              	.LVL38:
 141:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	
 142:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	// Enable capture from the counter into the capture register by setting the CC1E bit in the
 143:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	// mTIM_CCER register.
 144:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	
 145:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg = read_reg(mTIM_CCER(mTIM4) , ~(3u << 2));
 146:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg |=1U;
 280              		.loc 1 146 0
 281 001a 42F00102 		orr	r2, r2, #1
 282              	.LVL39:
 147:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	write_reg(mTIM_CCER(mTIM4) , temp_reg);
 283              		.loc 1 147 0
 284 001e 0A60     		str	r2, [r1]
 148:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	
 149:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	
 150:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	// If needed, enable the related interrupt request by setting the CC1IE bit in the
 151:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	// TIMx_DIER register, and/or the DMA request by setting the CC1DE bit in the
 152:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	// TIMx_DIER register
 153:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	
 154:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	// An interrupt is generated depending on the CC1IE bit.
 155:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg = read_reg(mTIM_DIER(mTIM4) , ~(1u << 1));
 285              		.loc 1 155 0
 286 0020 044A     		ldr	r2, .L12+8
 287              	.LVL40:
 288 0022 1368     		ldr	r3, [r2]
 289              	.LVL41:
 156:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	temp_reg |=(1U<<1);
 290              		.loc 1 156 0
 291 0024 43F00203 		orr	r3, r3, #2
 292              	.LVL42:
 157:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 	write_reg(mTIM_DIER(mTIM4) , temp_reg);
 293              		.loc 1 157 0
 294 0028 1360     		str	r3, [r2]
 158:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** 
 159:E:/Users/VuHaiLong/Documents/stm/mylib/mSrc\tim.c **** }
 295              		.loc 1 159 0
 296 002a 7047     		bx	lr
 297              	.L13:
 298              		.align	2
 299              	.L12:
 300 002c 18080040 		.word	1073743896
 301 0030 20080040 		.word	1073743904
 302 0034 0C080040 		.word	1073743884
 303              		.cfi_endproc
 304              	.LFE4:
 306              		.text
 307              	.Letext0:
ARM GAS  E:\msys32\tmp\ccyg3rvk.s 			page 9


 308              		.file 2 "E:/Users/VuHaiLong/Documents/stm/mylib/mInc/mtype.h"
ARM GAS  E:\msys32\tmp\ccyg3rvk.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
E:\msys32\tmp\ccyg3rvk.s:18     .text.mTIM_Base_SetConfig:00000000 $t
E:\msys32\tmp\ccyg3rvk.s:25     .text.mTIM_Base_SetConfig:00000000 mTIM_Base_SetConfig
E:\msys32\tmp\ccyg3rvk.s:65     .text.mTIM_Base_SetConfig:00000020 $d
E:\msys32\tmp\ccyg3rvk.s:70     .text.tim_start:00000000 $t
E:\msys32\tmp\ccyg3rvk.s:77     .text.tim_start:00000000 tim_start
E:\msys32\tmp\ccyg3rvk.s:99     .text.TIM_SlaveConfigSynchronization:00000000 $t
E:\msys32\tmp\ccyg3rvk.s:106    .text.TIM_SlaveConfigSynchronization:00000000 TIM_SlaveConfigSynchronization
E:\msys32\tmp\ccyg3rvk.s:158    .text.TIM_SlaveConfigSynchronization:00000034 $d
E:\msys32\tmp\ccyg3rvk.s:166    .text.config_ext_clk2:00000000 $t
E:\msys32\tmp\ccyg3rvk.s:173    .text.config_ext_clk2:00000000 config_ext_clk2
E:\msys32\tmp\ccyg3rvk.s:242    .text.config_ext_clk2:0000004c $d
E:\msys32\tmp\ccyg3rvk.s:247    .text.input_capture_config:00000000 $t
E:\msys32\tmp\ccyg3rvk.s:254    .text.input_capture_config:00000000 input_capture_config
E:\msys32\tmp\ccyg3rvk.s:300    .text.input_capture_config:0000002c $d

NO UNDEFINED SYMBOLS
