

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_25_2_proc'
================================================================
* Date:           Wed Feb 18 22:38:33 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        debug_fifo
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  14.550 ns|     0.45 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                              |                                                    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                           Instance                           |                       Module                       |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_Loop_VITIS_LOOP_25_2_proc_Pipeline_VITIS_LOOP_25_2_fu_83  |Loop_VITIS_LOOP_25_2_proc_Pipeline_VITIS_LOOP_25_2  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      68|     137|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     245|    -|
|Register         |        -|     -|     136|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     204|     384|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+----+-----+-----+
    |                           Instance                           |                       Module                       | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+----+-----+-----+
    |grp_Loop_VITIS_LOOP_25_2_proc_Pipeline_VITIS_LOOP_25_2_fu_83  |Loop_VITIS_LOOP_25_2_proc_Pipeline_VITIS_LOOP_25_2  |        0|   0|  68|  137|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                         |                                                    |        0|   0|  68|  137|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  54|         10|    1|         10|
    |ap_done                 |   9|          2|    1|          2|
    |gmem1_blk_n_AW          |   9|          2|    1|          2|
    |gmem1_blk_n_B           |   9|          2|    1|          2|
    |m_axi_gmem1_0_AWADDR    |  14|          3|   64|        192|
    |m_axi_gmem1_0_AWBURST   |   9|          2|    2|          4|
    |m_axi_gmem1_0_AWCACHE   |   9|          2|    4|          8|
    |m_axi_gmem1_0_AWID      |   9|          2|    1|          2|
    |m_axi_gmem1_0_AWLEN     |  14|          3|   32|         96|
    |m_axi_gmem1_0_AWLOCK    |   9|          2|    2|          4|
    |m_axi_gmem1_0_AWPROT    |   9|          2|    3|          6|
    |m_axi_gmem1_0_AWQOS     |   9|          2|    4|          8|
    |m_axi_gmem1_0_AWREGION  |   9|          2|    4|          8|
    |m_axi_gmem1_0_AWSIZE    |   9|          2|    3|          6|
    |m_axi_gmem1_0_AWUSER    |   9|          2|    1|          2|
    |m_axi_gmem1_0_AWVALID   |  14|          3|    1|          3|
    |m_axi_gmem1_0_BREADY    |  14|          3|    1|          3|
    |m_axi_gmem1_0_WVALID    |   9|          2|    1|          2|
    |out_data_blk_n          |   9|          2|    1|          2|
    |size_blk_n              |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 245|         52|  129|        364|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                  |   9|   0|    9|          0|
    |ap_done_reg                                                                |   1|   0|    1|          0|
    |grp_Loop_VITIS_LOOP_25_2_proc_Pipeline_VITIS_LOOP_25_2_fu_83_ap_start_reg  |   1|   0|    1|          0|
    |p_read_1_reg_117                                                           |  31|   0|   31|          0|
    |size_read_reg_122                                                          |  32|   0|   32|          0|
    |trunc_ln_reg_127                                                           |  62|   0|   62|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      | 136|   0|  136|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_25_2_proc|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_25_2_proc|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_25_2_proc|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_25_2_proc|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_25_2_proc|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_25_2_proc|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_25_2_proc|  return value|
|p_read                      |   in|   31|     ap_none|                     p_read|        scalar|
|out_data_dout               |   in|   64|     ap_fifo|                   out_data|       pointer|
|out_data_empty_n            |   in|    1|     ap_fifo|                   out_data|       pointer|
|out_data_read               |  out|    1|     ap_fifo|                   out_data|       pointer|
|out_data_num_data_valid     |   in|    3|     ap_fifo|                   out_data|       pointer|
|out_data_fifo_cap           |   in|    3|     ap_fifo|                   out_data|       pointer|
|m_axi_gmem1_0_AWVALID       |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWREADY       |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWADDR        |  out|   64|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWID          |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWLEN         |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWSIZE        |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWBURST       |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWLOCK        |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWCACHE       |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWPROT        |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWQOS         |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWREGION      |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWUSER        |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_WVALID        |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_WREADY        |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_WDATA         |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_WSTRB         |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_WLAST         |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_WID           |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_WUSER         |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARVALID       |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARREADY       |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARADDR        |  out|   64|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARID          |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARLEN         |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARSIZE        |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARBURST       |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARLOCK        |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARCACHE       |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARPROT        |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARQOS         |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARREGION      |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARUSER        |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_RVALID        |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_RREADY        |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_RDATA         |   in|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_RLAST         |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_RID           |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_RFIFONUM      |   in|    9|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_RUSER         |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_RRESP         |   in|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_BVALID        |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_BREADY        |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_BRESP         |   in|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_BID           |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_BUSER         |   in|    1|       m_axi|                      gmem1|       pointer|
|size_dout                   |   in|   32|     ap_fifo|                       size|       pointer|
|size_empty_n                |   in|    1|     ap_fifo|                       size|       pointer|
|size_read                   |  out|    1|     ap_fifo|                       size|       pointer|
|size_num_data_valid         |   in|    3|     ap_fifo|                       size|       pointer|
|size_fifo_cap               |   in|    3|     ap_fifo|                       size|       pointer|
|fifo_stream_dout            |   in|   32|     ap_fifo|                fifo_stream|       pointer|
|fifo_stream_empty_n         |   in|    1|     ap_fifo|                fifo_stream|       pointer|
|fifo_stream_read            |  out|    1|     ap_fifo|                fifo_stream|       pointer|
|fifo_stream_num_data_valid  |   in|   11|     ap_fifo|                fifo_stream|       pointer|
|fifo_stream_fifo_cap        |   in|   11|     ap_fifo|                fifo_stream|       pointer|
+----------------------------+-----+-----+------------+---------------------------+--------------+

