$date
	Fri Apr 19 20:11:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rom_a_test $end
$var wire 8 ! square [7:0] $end
$var reg 4 " n [3:0] $end
$var reg 1 # sign $end
$var integer 32 $ count [31:0] $end
$scope module u1 $end
$var wire 4 % n [3:0] $end
$var wire 1 # sign $end
$var reg 8 & square [7:0] $end
$upscope $end
$scope begin GTKWAVE $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
bx $
x#
bx "
bx !
$end
#7
b0 !
b0 &
b0 $
0#
#17
b1 $
b0 "
b0 %
#27
b1 !
b1 &
b10 $
b1 "
b1 %
#37
b100 !
b100 &
b11 $
b10 "
b10 %
#47
b1001 !
b1001 &
b100 $
b11 "
b11 %
#57
b10000 !
b10000 &
b101 $
b100 "
b100 %
#67
b11001 !
b11001 &
b110 $
b101 "
b101 %
#77
b100100 !
b100100 &
b111 $
b110 "
b110 %
#87
b110001 !
b110001 &
b1000 $
b111 "
b111 %
#97
b1000000 !
b1000000 &
b1001 $
b1000 "
b1000 %
#107
b1010001 !
b1010001 &
b1010 $
b1001 "
b1001 %
#117
b1100100 !
b1100100 &
b1011 $
b1010 "
b1010 %
#127
b1111001 !
b1111001 &
b1100 $
b1011 "
b1011 %
#137
b10010000 !
b10010000 &
b1101 $
b1100 "
b1100 %
#147
b10101001 !
b10101001 &
b1110 $
b1101 "
b1101 %
#157
b11000100 !
b11000100 &
b1111 $
b1110 "
b1110 %
#167
b11100001 !
b11100001 &
b10000 $
b1111 "
b1111 %
#177
b0 !
b0 &
b10001 $
b0 "
b0 %
#187
b0 $
1#
#197
b1 $
#207
b1 !
b1 &
b10 $
b1 "
b1 %
#217
b100 !
b100 &
b11 $
b10 "
b10 %
#227
b1001 !
b1001 &
b100 $
b11 "
b11 %
#237
b10000 !
b10000 &
b101 $
b100 "
b100 %
#247
b11001 !
b11001 &
b110 $
b101 "
b101 %
#257
b100100 !
b100100 &
b111 $
b110 "
b110 %
#267
b110001 !
b110001 &
b1000 $
b111 "
b111 %
#277
b1000000 !
b1000000 &
b1001 $
b1000 "
b1000 %
#287
b110001 !
b110001 &
b1010 $
b1001 "
b1001 %
#297
b100100 !
b100100 &
b1011 $
b1010 "
b1010 %
#307
b11001 !
b11001 &
b1100 $
b1011 "
b1011 %
#317
b10000 !
b10000 &
b1101 $
b1100 "
b1100 %
#327
b1001 !
b1001 &
b1110 $
b1101 "
b1101 %
#337
b100 !
b100 &
b1111 $
b1110 "
b1110 %
#347
b1 !
b1 &
b10000 $
b1111 "
b1111 %
#357
b0 !
b0 &
b10001 $
b0 "
b0 %
#557
