#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jul 21 11:12:58 2019
# Process ID: 20660
# Current directory: D:/xilinx_projects/16_ov5640_single
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14548 D:\xilinx_projects\16_ov5640_single\ov5640_single.xpr
# Log file: D:/xilinx_projects/16_ov5640_single/vivado.log
# Journal file: D:/xilinx_projects/16_ov5640_single\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/xilinx_projects/16_ov5640_single/ov5640_single.xpr
update_compile_order -fileset sources_1
launch_sdk -workspace D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk -hwspec D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf
file copy -force D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/system_wrapper.sysdef D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf

launch_sdk -workspace D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk -hwspec D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf
reset_run synth_1
reset_run system_xlconcat_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
file copy -force D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/impl_1/system_wrapper.sysdef D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf

launch_sdk -workspace D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk -hwspec D:/xilinx_projects/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf
open_bd_design {D:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd}
set_property  ip_repo_paths  {d:/xilinx_projects/16_ov5640_single/repo D:/xilinx_projects/16_ov5640_single/repo/ip} [current_project]
update_ip_catalog
update_ip_catalog -add_ip D:/xilinx_projects/16_ov5640_single/repo/ip/xilinx_com_hls_hls_core_1_1_0.zip -repo_path d:/xilinx_projects/16_ov5640_single/repo/ip
set_property  ip_repo_paths  d:/xilinx_projects/16_ov5640_single/repo [current_project]
update_ip_catalog
update_ip_catalog -add_ip D:/xilinx_projects/16_ov5640_single/repo/ip/xilinx_com_hls_hls_core_1_1_0.zip -repo_path d:/xilinx_projects/16_ov5640_single/repo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:hls_core_1:1.0 hls_core_1_0
endgroup
set_property location {4 1258 990} [get_bd_cells hls_core_1_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/hls_core_1_0/s_axi_AXILiteS} intc_ip {/processing_system7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins hls_core_1_0/s_axi_AXILiteS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK1 (142 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK1 (142 MHz)} Master {/hls_core_1_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins hls_core_1_0/m_axi_gmem]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_PORTS {3} CONFIG.dout_width {3}] [get_bd_cells xlconcat_0]
endgroup
startgroup
endgroup
connect_bd_net [get_bd_pins hls_core_1_0/interrupt] [get_bd_pins xlconcat_0/In2]
save_bd_design
validate_bd_design
save_bd_design
validate_bd_design -force
save_bd_design
reset_run synth_1
reset_run system_processing_system7_0_0_synth_1
reset_run system_xlconcat_0_0_synth_1
reset_run system_xbar_0_synth_1
reset_run system_xbar_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
