
---------- Begin Simulation Statistics ----------
final_tick                                   73245500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  29220                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867996                       # Number of bytes of host memory used
host_op_rate                                    35319                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.81                       # Real time elapsed on the host
host_tick_rate                               90928958                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       23532                       # Number of instructions simulated
sim_ops                                         28450                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000073                       # Number of seconds simulated
sim_ticks                                    73245500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.918191                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    2698                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 4156                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1333                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              6759                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 28                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             310                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              282                       # Number of indirect misses.
system.cpu.branchPred.lookups                    9389                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     786                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      8427                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     8247                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               890                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5605                       # Number of branches committed
system.cpu.commit.bw_lim_events                   683                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              54                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            9573                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                23588                       # Number of instructions committed
system.cpu.commit.committedOps                  28506                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        65258                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.436820                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.290628                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        54376     83.32%     83.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         4561      6.99%     90.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2514      3.85%     94.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1101      1.69%     95.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          783      1.20%     97.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          616      0.94%     98.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          430      0.66%     98.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          194      0.30%     98.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          683      1.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        65258                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  490                       # Number of function calls committed.
system.cpu.commit.int_insts                     25886                       # Number of committed integer instructions.
system.cpu.commit.loads                          4020                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            7      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            19666     68.99%     69.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              42      0.15%     69.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.01%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.09%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              26      0.09%     69.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              28      0.10%     69.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             30      0.11%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            4020     14.10%     83.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4658     16.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             28506                       # Class of committed instruction
system.cpu.commit.refs                           8678                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       413                       # Number of committed Vector instructions.
system.cpu.committedInsts                       23532                       # Number of Instructions Simulated
system.cpu.committedOps                         28450                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               6.225268                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         6.225268                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                  9073                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   445                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                 2985                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  40826                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    49245                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      7364                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    922                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1525                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   418                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                        9389                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      5762                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         11924                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1074                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          231                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          39074                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    2730                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.064092                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              53472                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               3512                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.266729                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              67022                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.687938                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.029152                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    58513     87.30%     87.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      872      1.30%     88.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      985      1.47%     90.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      582      0.87%     90.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      849      1.27%     92.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      488      0.73%     92.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      822      1.23%     94.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      537      0.80%     94.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     3374      5.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                67022                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         6614                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit        11951                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified        24372                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull         4455                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage        268943                       # number of prefetches that crossed the page
system.cpu.idleCycles                           79471                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1030                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     6694                       # Number of branches executed
system.cpu.iew.exec_nop                           104                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.239581                       # Inst execution rate
system.cpu.iew.exec_refs                        10867                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       5286                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2004                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  5754                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 81                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               137                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 5948                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               38060                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  5581                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               737                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 35097                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   348                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    922                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   354                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            83                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               51                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           53                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1734                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1290                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          912                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            118                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     27899                       # num instructions consuming a value
system.cpu.iew.wb_count                         34064                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.570952                       # average fanout of values written-back
system.cpu.iew.wb_producers                     15929                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.232530                       # insts written-back per cycle
system.cpu.iew.wb_sent                          34471                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    38902                       # number of integer regfile reads
system.cpu.int_regfile_writes                   23910                       # number of integer regfile writes
system.cpu.ipc                               0.160636                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.160636                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 9      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 24455     68.25%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   42      0.12%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     4      0.01%     68.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   28      0.08%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.08%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   34      0.09%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  32      0.09%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 5725     15.98%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                5477     15.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  35834                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         403                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011246                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      71     17.62%     17.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     17.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     17.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     17.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     17.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     17.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     17.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     17.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     17.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     17.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     17.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     17.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     17.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.25%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.50%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    119     29.53%     47.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   210     52.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  35561                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             137859                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        33544                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             46251                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      37875                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     35834                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  81                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            9505                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               181                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             27                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         5940                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         67022                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.534660                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.312414                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               53535     79.88%     79.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                4638      6.92%     86.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2938      4.38%     91.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2087      3.11%     94.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1653      2.47%     96.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1052      1.57%     98.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 768      1.15%     99.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 229      0.34%     99.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 122      0.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           67022                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.244612                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    667                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1415                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          520                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1223                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 5                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               28                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 5754                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                5948                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   27279                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.numCycles                           146493                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    2380                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 26781                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    151                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    49895                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 57606                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  39658                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               37399                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      7121                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1115                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    922                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1590                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    10618                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups            43858                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           5114                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                239                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2757                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             80                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              908                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       102368                       # The number of ROB reads
system.cpu.rob.rob_writes                       77930                       # The number of ROB writes
system.cpu.timesIdled                            1866                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      572                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     142                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    17                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1233                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           42                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         6327                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        13037                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1009                       # Transaction distribution
system.membus.trans_dist::ReadExReq               167                       # Transaction distribution
system.membus.trans_dist::ReadExResp              167                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1009                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            57                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2409                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2409                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        75264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   75264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1233                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1233    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1233                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1534000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6214250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     73245500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6485                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6324                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              167                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             167                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6341                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          145                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           57                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           57                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        19005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          741                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 19746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       810496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        19968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 830464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6710                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006259                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.078874                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6668     99.37%     99.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     42      0.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6710                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           13868091                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             18.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            503985                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9510000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            13.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     73245500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1706                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    2                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher         3768                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5476                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1706                       # number of overall hits
system.l2.overall_hits::.cpu.data                   2                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher         3768                       # number of overall hits
system.l2.overall_hits::total                    5476                       # number of overall hits
system.l2.demand_misses::.cpu.inst                867                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                310                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1177                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               867                       # number of overall misses
system.l2.overall_misses::.cpu.data               310                       # number of overall misses
system.l2.overall_misses::total                  1177                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66516000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     25609500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         92125500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66516000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     25609500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        92125500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2573                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              312                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher         3768                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6653                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2573                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             312                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher         3768                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6653                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.336961                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.993590                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.176913                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.336961                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.993590                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.176913                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76719.723183                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82611.290323                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78271.452846                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76719.723183                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82611.290323                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78271.452846                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           867                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1177                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          867                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1177                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     57856000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     22509001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     80365001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     57856000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     22509001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     80365001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.336961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.993590                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.176913                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.336961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.993590                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.176913                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66731.257209                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72609.680645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68279.525064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66731.257209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72609.680645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68279.525064                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks         6282                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6282                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6282                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6282                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             167                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 167                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     13785500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13785500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           167                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               167                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82547.904192                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82547.904192                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          167                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            167                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     12115001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12115001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72544.916168                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72544.916168                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1706                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher         3768                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5474                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          867                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              867                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66516000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66516000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2573                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher         3768                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6341                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.336961                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.136729                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76719.723183                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76719.723183                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          867                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          867                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     57856000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     57856000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.336961                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.136729                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66731.257209                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66731.257209                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11824000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11824000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.986207                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.986207                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82685.314685                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82685.314685                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          143                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          143                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10394000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10394000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.986207                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.986207                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72685.314685                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72685.314685                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           57                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              57                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           57                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            57                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           57                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           57                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1084000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1084000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19017.543860                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19017.543860                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     73245500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   658.088367                       # Cycle average of tags in use
system.l2.tags.total_refs                       12937                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1176                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.000850                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       448.523997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       209.564370                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.013688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.006395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.020083                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1176                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1089                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.035889                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    105136                       # Number of tag accesses
system.l2.tags.data_accesses                   105136                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73245500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          55424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              75264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        55424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         55424                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1176                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         756688124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         270869883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1027558007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    756688124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        756688124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        756688124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        270869883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1027558007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000570000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2341                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1176                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1176                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               90                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      9897000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5880000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                31947000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8415.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27165.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      943                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1176                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    327.079646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   212.128939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   303.570695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           61     26.99%     26.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           60     26.55%     53.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           31     13.72%     67.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           22      9.73%     76.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      3.10%     80.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      5.75%     85.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      3.54%     89.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      2.65%     92.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18      7.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          226                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  75264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   75264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1027.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1027.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      73142500                       # Total gap between requests
system.mem_ctrls.avgGap                      62196.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        55424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 756688124.185103535652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 270869882.791434288025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          866                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          310                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22225250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9721750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25664.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31360.48                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    80.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               856800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               447810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4383960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         31881240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          1279200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           44380770                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        605.918043                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      3067500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     67838000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               806820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               409860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4012680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         32031720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1152480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           43945320                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        599.972968                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      2707500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     68198000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     73245500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         2683                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             2683                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         2683                       # number of overall hits
system.cpu.icache.overall_hits::total            2683                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3078                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3078                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3078                       # number of overall misses
system.cpu.icache.overall_misses::total          3078                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    108653980                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    108653980                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    108653980                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    108653980                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         5761                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5761                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         5761                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5761                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.534282                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.534282                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.534282                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.534282                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35300.188434                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35300.188434                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35300.188434                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35300.188434                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3060                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               252                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.142857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches              3463                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks         6324                       # number of writebacks
system.cpu.icache.writebacks::total              6324                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          505                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          505                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          505                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          505                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2573                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2573                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2573                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher         3768                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6341                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     90706988                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90706988                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     90706988                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher     45879625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    136586613                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.446624                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.446624                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.446624                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     1.100677                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 35253.396036                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35253.396036                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 35253.396036                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12176.121285                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 21540.232298                       # average overall mshr miss latency
system.cpu.icache.replacements                   6324                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         2683                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            2683                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3078                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3078                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    108653980                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    108653980                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         5761                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5761                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.534282                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.534282                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35300.188434                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35300.188434                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          505                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          505                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2573                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2573                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     90706988                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90706988                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.446624                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.446624                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 35253.396036                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35253.396036                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher         3768                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total         3768                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher     45879625                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total     45879625                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12176.121285                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12176.121285                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     73245500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     73245500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.869808                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                9023                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6340                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.423186                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     8.381812                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher     7.487996                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.523863                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.468000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991863                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.062500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             17862                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            17862                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73245500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     73245500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     73245500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     73245500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     73245500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         8682                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             8682                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         8703                       # number of overall hits
system.cpu.dcache.overall_hits::total            8703                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1170                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1170                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1174                       # number of overall misses
system.cpu.dcache.overall_misses::total          1174                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     82624927                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     82624927                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     82624927                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     82624927                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         9852                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         9852                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         9877                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         9877                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.118758                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.118758                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.118862                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.118862                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70619.595726                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70619.595726                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70378.983816                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70378.983816                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2940                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                92                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.956522                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          806                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          806                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          806                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          806                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          364                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          364                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          368                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          368                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     27410464                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27410464                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     27811964                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27811964                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036947                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036947                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.037258                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037258                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75303.472527                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75303.472527                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75575.989130                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75575.989130                       # average overall mshr miss latency
system.cpu.dcache.replacements                      3                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         4926                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            4926                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          296                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           296                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23722000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23722000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         5222                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         5222                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.056683                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056683                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80141.891892                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80141.891892                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          156                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          156                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          140                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          140                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11593000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11593000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.026810                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.026810                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82807.142857                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82807.142857                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3756                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3756                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          823                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          823                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     57267956                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     57267956                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.179734                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.179734                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69584.393682                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69584.393682                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          650                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          650                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14233493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14233493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.037781                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037781                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82274.526012                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82274.526012                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.160000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.160000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       401500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       401500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.160000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.160000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       100375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       100375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           51                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           51                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1634971                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1634971                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           51                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           51                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32058.254902                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32058.254902                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           51                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           51                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1583971                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1583971                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31058.254902                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31058.254902                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           48                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           48                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        90000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        90000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.020408                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.020408                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        90000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        90000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        89000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        89000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.020408                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.020408                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        89000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        89000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     73245500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           245.254420                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9156                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               369                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.813008                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   245.254420                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.239506                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.239506                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          366                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          350                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.357422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             20293                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            20293                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73245500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     73245500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
