#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Jan 18 10:04:21 2025
# Process ID         : 9146
# Current directory  : /media/sohail/sohails/verilog-examples/adders/brent_kung_adder/brent_kung_adder.runs/synth_1
# Command line       : vivado -log brent_kung_adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source brent_kung_adder.tcl
# Log file           : /media/sohail/sohails/verilog-examples/adders/brent_kung_adder/brent_kung_adder.runs/synth_1/brent_kung_adder.vds
# Journal file       : /media/sohail/sohails/verilog-examples/adders/brent_kung_adder/brent_kung_adder.runs/synth_1/vivado.jou
# Running On         : sohail
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency      : 400.000 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8041 MB
# Swap memory        : 4294 MB
# Total Virtual      : 12335 MB
# Available Virtual  : 8015 MB
#-----------------------------------------------------------
source brent_kung_adder.tcl -notrace
Command: synth_design -top brent_kung_adder -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9179
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1748.598 ; gain = 327.859 ; free physical = 172 ; free virtual = 6759
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'brent_kung_adder' [/media/sohail/sohails/verilog-examples/adders/brent_kung_adder/brent_kung_adder.srcs/sources_1/new/brent_kung_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'brent_kung_adder' (0#1) [/media/sohail/sohails/verilog-examples/adders/brent_kung_adder/brent_kung_adder.srcs/sources_1/new/brent_kung_adder.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1818.535 ; gain = 397.797 ; free physical = 135 ; free virtual = 6671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1836.348 ; gain = 415.609 ; free physical = 140 ; free virtual = 6677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1844.352 ; gain = 423.613 ; free physical = 140 ; free virtual = 6677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1844.352 ; gain = 423.613 ; free physical = 132 ; free virtual = 6670
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1963.133 ; gain = 542.395 ; free physical = 200 ; free virtual = 6559
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1963.133 ; gain = 542.395 ; free physical = 200 ; free virtual = 6559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1963.133 ; gain = 542.395 ; free physical = 200 ; free virtual = 6559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2109.945 ; gain = 689.207 ; free physical = 138 ; free virtual = 6429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2109.945 ; gain = 689.207 ; free physical = 138 ; free virtual = 6429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2109.945 ; gain = 689.207 ; free physical = 138 ; free virtual = 6429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2109.945 ; gain = 689.207 ; free physical = 138 ; free virtual = 6429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2109.945 ; gain = 689.207 ; free physical = 138 ; free virtual = 6429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2109.945 ; gain = 689.207 ; free physical = 138 ; free virtual = 6429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     1|
|3     |LUT4 |     1|
|4     |LUT5 |     1|
|5     |LUT6 |     3|
|6     |IBUF |     9|
|7     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    21|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2109.945 ; gain = 689.207 ; free physical = 138 ; free virtual = 6429
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2109.945 ; gain = 689.207 ; free physical = 138 ; free virtual = 6429
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2109.953 ; gain = 689.207 ; free physical = 138 ; free virtual = 6429
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2123.820 ; gain = 0.000 ; free physical = 290 ; free virtual = 6585
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2279.410 ; gain = 0.000 ; free physical = 184 ; free virtual = 6493
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 8df9f4f4
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2279.410 ; gain = 858.676 ; free physical = 184 ; free virtual = 6494
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1487.886; main = 1487.886; forked = 269.774
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2804.570; main = 2279.414; forked = 942.402
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.422 ; gain = 0.000 ; free physical = 184 ; free virtual = 6494
INFO: [Common 17-1381] The checkpoint '/media/sohail/sohails/verilog-examples/adders/brent_kung_adder/brent_kung_adder.runs/synth_1/brent_kung_adder.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file brent_kung_adder_utilization_synth.rpt -pb brent_kung_adder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 18 10:04:46 2025...
