Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6bf4593bf4ea407e915f224e84ad613f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fulladder_tb_behav xil_defaultlib.fulladder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.fulladder_test_0_0
Compiling module xil_defaultlib.fulladder_test_0_1
Compiling module xil_defaultlib.fulladder_test_1_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.fulladder_util_vector_logic_0_0
Compiling module xil_defaultlib.fulladder_util_vector_logic_0_1
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.fulladder_wrapper
Compiling module xil_defaultlib.fulladder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fulladder_tb_behav
