abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c5315.blif
Line 20: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 21: Skipping line ".default_output_required 0.00 0.00 ".
Line 22: Skipping line ".default_input_drive 0.10 0.10 ".
Line 23: Skipping line ".default_output_load 2.00 ".
Line 24: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc5315                         :[0m i/o =  178/  123  lat =    0  nd =   968  edge =   2328  area =2451.00  delay =47.50  lev = 33
--------------- round 1 ---------------
seed = 1785823445
[109168] is replaced by [113076] with inverter with estimated error 0
error = 0
area = 2443
delay = 47.5
#gates = 968
output circuit result/c5315_1_0_2443_47.5.blif
time = 9044998 us
--------------- round 2 ---------------
seed = 3040836801
[113070] is replaced by [112733] with estimated error 0
error = 0
area = 2432
delay = 47.5
#gates = 964
output circuit result/c5315_2_0_2432_47.5.blif
time = 17280079 us
--------------- round 3 ---------------
seed = 3255749775
[108980] is replaced by [112698] with estimated error 0
error = 0
area = 2429
delay = 47.5
#gates = 962
output circuit result/c5315_3_0_2429_47.5.blif
time = 25505892 us
--------------- round 4 ---------------
seed = 4222336369
[117729] is replaced by [112845] with estimated error 0
error = 0
area = 2426
delay = 47.5
#gates = 961
output circuit result/c5315_4_0_2426_47.5.blif
time = 33680708 us
--------------- round 5 ---------------
seed = 2201255322
[108950] is replaced by [112912] with estimated error 0
error = 0
area = 2424
delay = 47.5
#gates = 960
output circuit result/c5315_5_0_2424_47.5.blif
time = 41811760 us
--------------- round 6 ---------------
seed = 4211286842
[108949] is replaced by [112897] with estimated error 0
error = 0
area = 2421
delay = 47.5
#gates = 958
output circuit result/c5315_6_0_2421_47.5.blif
time = 49960550 us
--------------- round 7 ---------------
seed = 643839856
[113125] is replaced by [176607] with inverter with estimated error 0
error = 0
area = 2419
delay = 47.5
#gates = 958
output circuit result/c5315_7_0_2419_47.5.blif
time = 58070644 us
--------------- round 8 ---------------
seed = 178221070
[117053] is replaced by [112609] with estimated error 0
error = 0
area = 2417
delay = 47.5
#gates = 957
output circuit result/c5315_8_0_2417_47.5.blif
time = 66202132 us
--------------- round 9 ---------------
seed = 385333472
[109005] is replaced by 351 with estimated error 0
error = 0
area = 2415
delay = 47.5
#gates = 956
output circuit result/c5315_9_0_2415_47.5.blif
time = 74293891 us
--------------- round 10 ---------------
seed = 4020659300
[108957] is replaced by 308 with estimated error 0
error = 0
area = 2413
delay = 47.5
#gates = 955
output circuit result/c5315_10_0_2413_47.5.blif
time = 82356092 us
--------------- round 11 ---------------
seed = 2297426976
[117019] is replaced by 566 with inverter with estimated error 0
error = 0
area = 2412
delay = 47.5
#gates = 955
output circuit result/c5315_11_0_2412_47.5.blif
time = 90510855 us
--------------- round 12 ---------------
seed = 2437475018
[108964] is replaced by 265 with estimated error 0
error = 0
area = 2410
delay = 47.5
#gates = 954
output circuit result/c5315_12_0_2410_47.5.blif
time = 98595356 us
--------------- round 13 ---------------
seed = 4249822420
[108952] is replaced by 341 with estimated error 0
error = 0
area = 2408
delay = 47.5
#gates = 953
output circuit result/c5315_13_0_2408_47.5.blif
time = 106681957 us
--------------- round 14 ---------------
seed = 61922452
[117015] is replaced by 583 with inverter with estimated error 0
error = 0
area = 2407
delay = 47.4
#gates = 953
output circuit result/c5315_14_0_2407_47.4.blif
time = 114753942 us
--------------- round 15 ---------------
seed = 2833793563
[108978] is replaced by 324 with estimated error 0
error = 0
area = 2405
delay = 47.4
#gates = 952
output circuit result/c5315_15_0_2405_47.4.blif
time = 122823076 us
--------------- round 16 ---------------
seed = 2110618178
[108953] is replaced by 316 with estimated error 0
error = 0
area = 2403
delay = 47.4
#gates = 951
output circuit result/c5315_16_0_2403_47.4.blif
time = 130853158 us
--------------- round 17 ---------------
seed = 786906109
[108956] is replaced by 351 with estimated error 0
error = 0
area = 2401
delay = 47.4
#gates = 950
output circuit result/c5315_17_0_2401_47.4.blif
time = 138872903 us
--------------- round 18 ---------------
seed = 1802690762
[108973] is replaced by 206 with estimated error 0
error = 0
area = 2399
delay = 47.4
#gates = 949
output circuit result/c5315_18_0_2399_47.4.blif
time = 146912728 us
--------------- round 19 ---------------
seed = 988203760
[108976] is replaced by 257 with estimated error 0
error = 0
area = 2397
delay = 47.4
#gates = 948
output circuit result/c5315_19_0_2397_47.4.blif
time = 154887147 us
--------------- round 20 ---------------
seed = 529324713
[108960] is replaced by 226 with estimated error 0
error = 0
area = 2395
delay = 47.4
#gates = 947
output circuit result/c5315_20_0_2395_47.4.blif
time = 162899664 us
--------------- round 21 ---------------
seed = 4034323616
[108962] is replaced by 281 with estimated error 0
error = 0
area = 2393
delay = 47.4
#gates = 946
output circuit result/c5315_21_0_2393_47.4.blif
time = 170940236 us
--------------- round 22 ---------------
seed = 3837096008
[108966] is replaced by 273 with estimated error 0
error = 0
area = 2391
delay = 47.4
#gates = 945
output circuit result/c5315_22_0_2391_47.4.blif
time = 178943957 us
--------------- round 23 ---------------
seed = 1203730488
[108972] is replaced by 210 with estimated error 0
error = 0
area = 2389
delay = 47.4
#gates = 944
output circuit result/c5315_23_0_2389_47.4.blif
time = 186964409 us
--------------- round 24 ---------------
seed = 3305392041
[108968] is replaced by 234 with estimated error 0
error = 0
area = 2387
delay = 47.4
#gates = 943
output circuit result/c5315_24_0_2387_47.4.blif
time = 194892908 us
--------------- round 25 ---------------
seed = 1733538433
[108970] is replaced by 218 with estimated error 0
error = 0
area = 2385
delay = 47.4
#gates = 942
output circuit result/c5315_25_0_2385_47.4.blif
time = 202872930 us
--------------- round 26 ---------------
seed = 2292085921
[115837] is replaced by [112629] with estimated error 0
error = 0
area = 2384
delay = 47.4
#gates = 941
output circuit result/c5315_26_0_2384_47.4.blif
time = 210808055 us
--------------- round 27 ---------------
seed = 1093984403
[109012] is replaced by 218 with estimated error 0
error = 0
area = 2382
delay = 47.4
#gates = 940
output circuit result/c5315_27_0_2382_47.4.blif
time = 218733274 us
--------------- round 28 ---------------
seed = 3071838425
[115243] is replaced by [112733] with estimated error 0
error = 0
area = 2381
delay = 47.4
#gates = 939
output circuit result/c5315_28_0_2381_47.4.blif
time = 226663077 us
--------------- round 29 ---------------
seed = 2571527478
[112877] is replaced by [116403] with estimated error 0.00095
error = 0.00095
area = 2371
delay = 47.4
#gates = 935
output circuit result/c5315_29_0.00095_2371_47.4.blif
time = 234554321 us
--------------- round 30 ---------------
seed = 3550190745
[112894] is replaced by [116408] with estimated error 0.00208
error = 0.00208
area = 2362
delay = 47.4
#gates = 932
output circuit result/c5315_30_0.00208_2362_47.4.blif
time = 242355026 us
--------------- round 31 ---------------
seed = 1887549394
7703 is replaced by zero with estimated error 0.00404
error = 0.00404
area = 2351
delay = 47.4
#gates = 928
output circuit result/c5315_31_0.00404_2351_47.4.blif
time = 250153592 us
--------------- round 32 ---------------
seed = 3519898881
[112878] is replaced by [117801] with inverter with estimated error 0.00613
error = 0.00613
area = 2346
delay = 47.4
#gates = 927
output circuit result/c5315_32_0.00613_2346_47.4.blif
time = 257763606 us
--------------- round 33 ---------------
seed = 3947214649
7503 is replaced by zero with estimated error 0.0055
error = 0.0055
area = 2343
delay = 47.4
#gates = 926
output circuit result/c5315_33_0.0055_2343_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 265415768 us
--------------- round 34 ---------------
seed = 549389218
[116404] is replaced by zero with estimated error 0.00627
error = 0.00627
area = 2336
delay = 47.4
#gates = 923
output circuit result/c5315_34_0.00627_2336_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 272985869 us
--------------- round 35 ---------------
seed = 3376831794
6641 is replaced by zero with estimated error 0.00625
error = 0.00625
area = 2335
delay = 47.4
#gates = 922
output circuit result/c5315_35_0.00625_2335_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 280453733 us
--------------- round 36 ---------------
seed = 3937760892
6648 is replaced by zero with estimated error 0.00679
error = 0.00679
area = 2334
delay = 47.4
#gates = 921
output circuit result/c5315_36_0.00679_2334_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 287962829 us
--------------- round 37 ---------------
seed = 3474182560
7504 is replaced by zero with estimated error 0.00739
error = 0.00739
area = 2331
delay = 47.4
#gates = 920
output circuit result/c5315_37_0.00739_2331_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 295420494 us
--------------- round 38 ---------------
seed = 3311828676
[116409] is replaced by zero with estimated error 0.00789
error = 0.00789
area = 2324
delay = 47.4
#gates = 917
output circuit result/c5315_38_0.00789_2324_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 302912074 us
--------------- round 39 ---------------
seed = 3531282724
6643 is replaced by zero with estimated error 0.0076
error = 0.0076
area = 2323
delay = 47.4
#gates = 916
output circuit result/c5315_39_0.0076_2323_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 310293220 us
--------------- round 40 ---------------
seed = 3555911707
6646 is replaced by zero with estimated error 0.00785
error = 0.00785
area = 2322
delay = 47.4
#gates = 915
output circuit result/c5315_40_0.00785_2322_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 317624306 us
--------------- round 41 ---------------
seed = 1617170140
[115754] is replaced by [112774] with estimated error 0.00875
error = 0.00875
area = 2321
delay = 47.4
#gates = 914
output circuit result/c5315_41_0.00875_2321_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 324979558 us
--------------- round 42 ---------------
seed = 1548370927
[115759] is replaced by [112774] with estimated error 0.00954
error = 0.00954
area = 2319
delay = 47.4
#gates = 913
output circuit result/c5315_42_0.00954_2319_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 332309213 us
--------------- round 43 ---------------
seed = 2578299174
exceed error bound
