# SAYEH Basic Computer

SAYEH basic computer implementation in VHDL.



TODOs
-----

- [ ] Zin & Cin in ALU are not used
- [ ] Main component should be implemented
- [ ] Implement effectiveAddress, execute and writeBack states for controller
- [ ] Testbenches should be implemented for:
- - [ ] addressLogic
- - [ ] addressingUnit
- - [ ] controller
- - [ ] datapath
- - [ ] flags
- - [ ] IR
- - [ ] memory
- - [ ] PC
- - [ ] registerFile
- - [ ] WP
- [ ] What is fourRegister?