{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520204184978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520204184978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 04 14:56:24 2018 " "Processing started: Sun Mar 04 14:56:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520204184978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520204184978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off networkHardware -c networkHardware " "Command: quartus_map --read_settings_files=on --write_settings_files=off networkHardware -c networkHardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520204184978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1520204185688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1520204185688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyholder.v 1 1 " "Found 1 design units, including 1 entities, in source file keyholder.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyHolder " "Found entity 1: keyHolder" {  } { { "keyHolder.v" "" { Text "C:/Users/alexrkas/Desktop/EE371/Lab4/keyHolder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520204195028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520204195028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s2p.v 1 1 " "Found 1 design units, including 1 entities, in source file s2p.v" { { "Info" "ISGN_ENTITY_NAME" "1 s2p " "Found entity 1: s2p" {  } { { "s2p.v" "" { Text "C:/Users/alexrkas/Desktop/EE371/Lab4/s2p.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520204195028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520204195028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2s.v 1 1 " "Found 1 design units, including 1 entities, in source file p2s.v" { { "Info" "ISGN_ENTITY_NAME" "1 p2s " "Found entity 1: p2s" {  } { { "p2s.v" "" { Text "C:/Users/alexrkas/Desktop/EE371/Lab4/p2s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520204195038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520204195038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "networkhardware.v 2 2 " "Found 2 design units, including 2 entities, in source file networkhardware.v" { { "Info" "ISGN_ENTITY_NAME" "1 networkHardware " "Found entity 1: networkHardware" {  } { { "networkHardware.v" "" { Text "C:/Users/alexrkas/Desktop/EE371/Lab4/networkHardware.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520204195038 ""} { "Info" "ISGN_ENTITY_NAME" "2 networkHardware_testbench " "Found entity 2: networkHardware_testbench" {  } { { "networkHardware.v" "" { Text "C:/Users/alexrkas/Desktop/EE371/Lab4/networkHardware.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520204195038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520204195038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitsamplecount.v 1 1 " "Found 1 design units, including 1 entities, in source file bitsamplecount.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitSampleCount " "Found entity 1: bitSampleCount" {  } { { "bitSampleCount.v" "" { Text "C:/Users/alexrkas/Desktop/EE371/Lab4/bitSampleCount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520204195048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520204195048 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bitIdentifierCount.v(7) " "Verilog HDL information at bitIdentifierCount.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "bitIdentifierCount.v" "" { Text "C:/Users/alexrkas/Desktop/EE371/Lab4/bitIdentifierCount.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1520204195048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitidentifiercount.v 1 1 " "Found 1 design units, including 1 entities, in source file bitidentifiercount.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitIdentifierCount " "Found entity 1: bitIdentifierCount" {  } { { "bitIdentifierCount.v" "" { Text "C:/Users/alexrkas/Desktop/EE371/Lab4/bitIdentifierCount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520204195048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520204195048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startbitdetect.v 1 1 " "Found 1 design units, including 1 entities, in source file startbitdetect.v" { { "Info" "ISGN_ENTITY_NAME" "1 startBitDetect " "Found entity 1: startBitDetect" {  } { { "startBitDetect.v" "" { Text "C:/Users/alexrkas/Desktop/EE371/Lab4/startBitDetect.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520204195058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520204195058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 2 2 " "Found 2 design units, including 2 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "topLevel.v" "" { Text "C:/Users/alexrkas/Desktop/EE371/Lab4/topLevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520204195058 ""} { "Info" "ISGN_ENTITY_NAME" "2 topLevel_testbench " "Found entity 2: topLevel_testbench" {  } { { "topLevel.v" "" { Text "C:/Users/alexrkas/Desktop/EE371/Lab4/topLevel.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520204195058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520204195058 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLevel " "Elaborating entity \"topLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1520204195128 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "out topLevel.v(25) " "Verilog HDL Port Connection error at topLevel.v(25): output or inout port \"out\" must be connected to a structural net expression" {  } { { "topLevel.v" "" { Text "C:/Users/alexrkas/Desktop/EE371/Lab4/topLevel.v" 25 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1520204195128 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1520204195128 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alexrkas/Desktop/EE371/Lab4/output_files/networkHardware.map.smsg " "Generated suppressed messages file C:/Users/alexrkas/Desktop/EE371/Lab4/output_files/networkHardware.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520204195158 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "699 " "Peak virtual memory: 699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520204195228 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 04 14:56:35 2018 " "Processing ended: Sun Mar 04 14:56:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520204195228 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520204195228 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520204195228 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520204195228 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520204195928 ""}
