--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s1200e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
A<2>        |    2.303(R)|    0.576(R)|clk_BUFGP         |   0.000|
A<3>        |    0.535(R)|    0.703(R)|clk_BUFGP         |   0.000|
B<3>        |    2.597(R)|    0.694(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
A<2>        |   10.162(R)|clk_BUFGP         |   0.000|
A<3>        |   10.187(R)|clk_BUFGP         |   0.000|
Led<0>      |    7.556(R)|clk_BUFGP         |   0.000|
Led<1>      |    7.084(R)|clk_BUFGP         |   0.000|
Led<7>      |    9.490(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock clr to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
seg<0>      |   12.169(R)|clr_IBUF          |   0.000|
seg<1>      |   11.324(R)|clr_IBUF          |   0.000|
seg<2>      |   11.651(R)|clr_IBUF          |   0.000|
seg<3>      |   11.569(R)|clr_IBUF          |   0.000|
seg<4>      |   11.350(R)|clr_IBUF          |   0.000|
seg<5>      |   12.021(R)|clr_IBUF          |   0.000|
seg<6>      |   11.767(R)|clr_IBUF          |   0.000|
seg<7>      |   12.651(R)|clr_IBUF          |   0.000|
------------+------------+------------------+--------+

Clock en to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Led<4>      |   13.227(F)|en_IBUF           |   0.000|
Led<5>      |   13.660(F)|en_IBUF           |   0.000|
Led<6>      |   13.274(F)|en_IBUF           |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.548|         |         |         |
clr            |    3.883|    3.883|         |         |
en             |    2.766|    9.781|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clr
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.715|         |         |         |
clr            |    1.816|         |         |         |
en             |   -1.827|    4.718|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock en
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.952|         |
clr            |         |         |   -1.418|   -1.418|
en             |         |         |         |    3.430|
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 30 17:37:22 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 195 MB



