

================================================================
== Vitis HLS Report for 'if_loop_3'
================================================================
* Date:           Thu Apr 27 10:04:35 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        if_loop_3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.635 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1  |        ?|        ?|        39|         35|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 35, depth = 39


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 1
  Pipeline-0 : II = 35, D = 39, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 42 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 43 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:7]   --->   Operation 45 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:7]   --->   Operation 52 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.02ns)   --->   "%store_ln12 = store i32 1000, i32 %sum" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:12]   --->   Operation 53 'store' 'store_ln12' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 54 [1/1] (1.02ns)   --->   "%store_ln12 = store i31 0, i31 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:12]   --->   Operation 54 'store' 'store_ln12' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.body" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:12]   --->   Operation 55 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:12]   --->   Operation 56 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:12]   --->   Operation 57 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 58 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.54ns)   --->   "%icmp_ln12 = icmp_slt  i32 %i_cast, i32 %n_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:12]   --->   Operation 59 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.76ns)   --->   "%add_ln12 = add i31 %i_1, i31 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:12]   --->   Operation 60 'add' 'add_ln12' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.end.loopexit, void %for.body.split" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:12]   --->   Operation 61 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%i_cast1 = zext i31 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:12]   --->   Operation 62 'zext' 'i_cast1' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i32 %a, i64 0, i64 %i_cast1" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:13]   --->   Operation 63 'getelementptr' 'a_addr' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (2.66ns)   --->   "%a_load = load i7 %a_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:13]   --->   Operation 64 'load' 'a_load' <Predicate = (icmp_ln12)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i32 %b, i64 0, i64 %i_cast1" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:13]   --->   Operation 65 'getelementptr' 'b_addr' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (2.66ns)   --->   "%b_load = load i7 %b_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:13]   --->   Operation 66 'load' 'b_load' <Predicate = (icmp_ln12)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 67 [1/1] (1.02ns)   --->   "%store_ln12 = store i31 %add_ln12, i31 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:12]   --->   Operation 67 'store' 'store_ln12' <Predicate = (icmp_ln12)> <Delay = 1.02>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.body" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:12]   --->   Operation 68 'br' 'br_ln12' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 69 [1/2] (2.66ns)   --->   "%a_load = load i7 %a_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:13]   --->   Operation 69 'load' 'a_load' <Predicate = (icmp_ln12)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 70 [1/2] (2.66ns)   --->   "%b_load = load i7 %b_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:13]   --->   Operation 70 'load' 'b_load' <Predicate = (icmp_ln12)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:8]   --->   Operation 71 'specloopname' 'specloopname_ln8' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.78ns)   --->   "%dist = sub i32 %a_load, i32 %b_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:13]   --->   Operation 72 'sub' 'dist' <Predicate = (icmp_ln12)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %dist, i32 31" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:15]   --->   Operation 73 'bitselect' 'tmp' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %tmp, void %if.then, void %for.inc" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:15]   --->   Operation 74 'br' 'br_ln15' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.60>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 75 'load' 'sum_load_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 0.00>
ST_4 : Operation 76 [36/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 76 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:22]   --->   Operation 114 'load' 'sum_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln22 = ret i32 %sum_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:22]   --->   Operation 115 'ret' 'ret_ln22' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.60>
ST_5 : Operation 77 [35/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 77 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.60>
ST_6 : Operation 78 [34/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 78 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.60>
ST_7 : Operation 79 [33/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 79 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.60>
ST_8 : Operation 80 [32/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 80 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.60>
ST_9 : Operation 81 [31/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 81 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.60>
ST_10 : Operation 82 [30/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 82 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.60>
ST_11 : Operation 83 [29/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 83 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.60>
ST_12 : Operation 84 [28/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 84 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.60>
ST_13 : Operation 85 [27/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 85 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.60>
ST_14 : Operation 86 [26/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 86 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.60>
ST_15 : Operation 87 [25/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 87 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.60>
ST_16 : Operation 88 [24/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 88 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.60>
ST_17 : Operation 89 [23/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 89 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.60>
ST_18 : Operation 90 [22/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 90 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.60>
ST_19 : Operation 91 [21/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 91 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.60>
ST_20 : Operation 92 [20/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 92 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.60>
ST_21 : Operation 93 [19/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 93 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.60>
ST_22 : Operation 94 [18/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 94 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.60>
ST_23 : Operation 95 [17/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 95 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.60>
ST_24 : Operation 96 [16/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 96 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.60>
ST_25 : Operation 97 [15/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 97 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.60>
ST_26 : Operation 98 [14/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 98 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.60>
ST_27 : Operation 99 [13/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 99 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.60>
ST_28 : Operation 100 [12/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 100 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.60>
ST_29 : Operation 101 [11/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 101 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.60>
ST_30 : Operation 102 [10/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 102 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.60>
ST_31 : Operation 103 [9/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 103 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.60>
ST_32 : Operation 104 [8/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 104 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.60>
ST_33 : Operation 105 [7/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 105 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.60>
ST_34 : Operation 106 [6/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 106 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.60>
ST_35 : Operation 107 [5/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 107 'sdiv' 'sum_1' <Predicate = (icmp_ln12 & !tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.60>
ST_36 : Operation 108 [4/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 108 'sdiv' 'sum_1' <Predicate = (!tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.60>
ST_37 : Operation 109 [3/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 109 'sdiv' 'sum_1' <Predicate = (!tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.60>
ST_38 : Operation 110 [2/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 110 'sdiv' 'sum_1' <Predicate = (!tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.63>
ST_39 : Operation 111 [1/36] (2.60ns)   --->   "%sum_1 = sdiv i32 %sum_load_1, i32 %dist" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17]   --->   Operation 111 'sdiv' 'sum_1' <Predicate = (!tmp)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 112 [1/1] (1.02ns)   --->   "%store_ln19 = store i32 %sum_1, i32 %sum" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:19]   --->   Operation 112 'store' 'store_ln19' <Predicate = (!tmp)> <Delay = 1.02>
ST_39 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:19]   --->   Operation 113 'br' 'br_ln19' <Predicate = (!tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.8ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:12) on local variable 'i' [19]  (0 ns)
	'add' operation ('add_ln12', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:12) [23]  (1.77 ns)
	'store' operation ('store_ln12', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:12) of variable 'add_ln12', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:12 on local variable 'i' [41]  (1.03 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'load' operation ('a_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:13) on array 'a' [29]  (2.66 ns)

 <State 3>: 1.78ns
The critical path consists of the following:
	'sub' operation ('dist', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:13) [32]  (1.78 ns)

 <State 4>: 2.61ns
The critical path consists of the following:
	'load' operation ('sum_load_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) on local variable 'sum' [36]  (0 ns)
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 5>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 6>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 7>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 8>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 9>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 10>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 11>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 12>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 13>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 14>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 15>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 16>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 17>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 18>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 19>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 20>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 21>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 22>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 23>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 24>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 25>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 26>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 27>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 28>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 29>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 30>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 31>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 32>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 33>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 34>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 35>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 36>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 37>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 38>: 2.61ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)

 <State 39>: 3.63ns
The critical path consists of the following:
	'sdiv' operation ('sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17) [37]  (2.61 ns)
	'store' operation ('store_ln19', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:19) of variable 'sum', ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:17 on local variable 'sum' [38]  (1.03 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
