# Reading pref.tcl
# do Exercicio5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Desktop/Ana_Luisa/Exercicio5 {E:/Desktop/Ana_Luisa/Exercicio5/paraleloSerie.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:31:50 on Oct 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Desktop/Ana_Luisa/Exercicio5" E:/Desktop/Ana_Luisa/Exercicio5/paraleloSerie.v 
# -- Compiling module paraleloSerie
# 
# Top level modules:
# 	paraleloSerie
# End time: 15:31:51 on Oct 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Desktop/Ana_Luisa/Exercicio5 {E:/Desktop/Ana_Luisa/Exercicio5/conversor_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:31:51 on Oct 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Desktop/Ana_Luisa/Exercicio5" E:/Desktop/Ana_Luisa/Exercicio5/conversor_tb.v 
# -- Compiling module conversor_tb
# 
# Top level modules:
# 	conversor_tb
# End time: 15:31:51 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  conversor_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" conversor_tb 
# Start time: 15:31:51 on Oct 15,2024
# Loading work.conversor_tb
# Loading work.paraleloSerie
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 8000 ns
# End time: 17:23:56 on Oct 15,2024, Elapsed time: 1:52:05
# Errors: 0, Warnings: 0
