module FullAdder4(
  input wire[3:0] A
  , input wire[3:0] B
  , input wire c_in
  , output reg[3:0] sum
  , output reg c_out
);




endmodule