timestamp=1572616913605

[~A]
E:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/SPI_cont.v_card_driver.v=0*819*1996
LastVerilogToplevel=card_driver_tb
ModifyID=30
Version=74
e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/SPI_cont.v_card_driver.v=0*36232*37921
e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/SPI_cont.v_card_driver.v_card_driver_tb.v=0*99376*101530

[$root]
A/$root=22|||1*244827
BinI32/$root=3*171825
SLP=3*171929
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|c73a565f2ade592f8ac1c68f484c9216aafa74c9f6f644b6fc52f49aead02cb6

[SPI_cont]
A/SPI_cont=22|./../src/SPI_cont.v|3|1*245201
BinI32/SPI_cont=3*171997
R=./../src/SPI_cont.v|3
SLP=3*173177
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|9cdd2b3d3c0df01a4ff7cb6ef71ad8a9ebc2582dc002f1bcd1f4a52524577790d0514b6a32225df1fbbc40fe5de27e0b

[card_driver]
A/card_driver=22|./../src/card_driver.v|3|1*247570
BinI32/card_driver=3*174292
R=./../src/card_driver.v|3
SLP=3*176537
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|a91b6b67e0d9e50f3d4694afec1462a1dcd9f7860d1f1a443ae37d28cc678186f85892cdf018c6de0130ee3d968386b2

[card_driver_tb]
A/card_driver_tb=22|./../src/card_driver_tb.v|4|1*252553
BinI32/card_driver_tb=3*177921
R=./../src/card_driver_tb.v|4
SLP=3*178525
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|93f1360f38d040c0880042776ffd0ac37c8bd9114cc6d58f2a7523586a55f428fdef6f4740dc306d0b67eea82fc82712

[~MFT]
0=8|0card_driver.mgf|101530|66686
1=8|1card_driver.mgf|252553|244827
3=16|3card_driver.mgf|178525|171825

[~U]
$root=12|0*98306|
SPI_cont=12|0*98504|
card_driver=12|0*98787|
card_driver_tb=12|0*99186||0x10
