{"Source Block": ["zipcpu/rtl/core/dblfetch.v@180:198@HdlStmProcess", "\t\t\tcache_read_addr <= 1'b0;\n\t\telse if ((o_valid)&&(i_stall_n))\n\t\t\tcache_read_addr <= 1'b1;\n\n\tinitial\tcache_valid = 2'b00;\n\talways @(posedge i_clk)\n\t\tif ((i_reset)||(i_new_pc)||(invalid_bus_cycle))\n\t\t\tcache_valid <= 2'b00;\n\t\telse begin\n\t\t\tif ((o_valid)&&(i_stall_n))\n\t\t\t\tcache_valid[cache_read_addr] <= 1'b0;\n\t\t\tif ((o_wb_cyc)&&(i_wb_ack))\n\t\t\t\tcache_valid[cache_write_addr] <= 1'b1;\n\t\tend\n\n\tinitial\to_insn = {(32){1'b1}};\n\talways @(posedge i_clk)\n\t\tif (((i_stall_n)||(!o_valid))&&(o_wb_cyc)&&(i_wb_ack))\n\t\t\to_insn <= i_wb_data;\n"], "Clone Blocks": [["zipcpu/rtl/core/dblfetch.v@172:187", "\talways @(posedge i_clk)\n\t\tif ((o_wb_cyc)&&(i_wb_ack))\n\t\t\tcache[cache_write_addr] <= i_wb_data;\n\n\tinitial\tcache_read_addr = 1'b0;\n\talways @(posedge i_clk)\n\t\tif ((i_new_pc)||(invalid_bus_cycle)\n\t\t\t\t||((o_valid)&&(cache_read_addr)&&(i_stall_n)))\n\t\t\tcache_read_addr <= 1'b0;\n\t\telse if ((o_valid)&&(i_stall_n))\n\t\t\tcache_read_addr <= 1'b1;\n\n\tinitial\tcache_valid = 2'b00;\n\talways @(posedge i_clk)\n\t\tif ((i_reset)||(i_new_pc)||(invalid_bus_cycle))\n\t\t\tcache_valid <= 2'b00;\n"], ["zipcpu/rtl/core/dblfetch.v@191:207", "\t\t\tif ((o_wb_cyc)&&(i_wb_ack))\n\t\t\t\tcache_valid[cache_write_addr] <= 1'b1;\n\t\tend\n\n\tinitial\to_insn = {(32){1'b1}};\n\talways @(posedge i_clk)\n\t\tif (((i_stall_n)||(!o_valid))&&(o_wb_cyc)&&(i_wb_ack))\n\t\t\to_insn <= i_wb_data;\n\t\telse if (!o_valid)\n\t\t\to_insn <= cache[cache_read_addr];\n\t\telse if (i_stall_n)\n\t\t\to_insn <= cache[cache_read_addr^1];\n\n\tinitial\to_pc = 0;\n\talways @(posedge i_clk)\n\t\tif (i_new_pc)\n\t\t\to_pc <= i_pc;\n"]], "Diff Content": {"Delete": [[191, "\t\t\tif ((o_wb_cyc)&&(i_wb_ack))\n"]], "Add": [[191, "\t\t\tif ((o_wb_cyc)&&((i_wb_ack)||(i_wb_err)))\n"]]}}