#Build: Fabric Compiler 2021.4-SP1.2, Build 96435, May 30 04:40 2022
#Install: E:\pango\PDS_2021.4-SP1.2\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: DESKTOP-HFJ50FN
Generated by Fabric Compiler (version 2021.4-SP1.2 build 96435) at Wed Sep  7 15:18:13 2022
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -work work -include_path {C:/Users/ch/Desktop/90/ip_pll/prj} C:/Users/ch/Desktop/90/ip_pll/rtl/ip_pll.v
I: Verilog-0001: Analyzing file C:/Users/ch/Desktop/90/ip_pll/rtl/ip_pll.v
I: Verilog-0002: [C:/Users/ch/Desktop/90/ip_pll/rtl/ip_pll.v(line number: 22)] Analyzing module ip_pll (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/ch/Desktop/90/ip_pll/prj} C:/Users/ch/Desktop/90/ip_pll/rtl/ip_pll.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/ch/Desktop/90/ip_pll/prj} C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 20)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/ch/Desktop/90/ip_pll/prj} C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "ip_pll" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.598s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/ch/Desktop/90/ip_pll/rtl/ip_pll.v(line number: 22)] Elaborating module ip_pll
I: Verilog-0004: [C:/Users/ch/Desktop/90/ip_pll/rtl/ip_pll.v(line number: 35)] Elaborating instance u_pll_clk
I: Verilog-0003: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 20)] Elaborating module pll_clk
I: Verilog-0004: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 249)] Elaborating instance u_pll_e1
W: Verilog-2021: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 142)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 148)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/90/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Executing : rtl-infer successfully. Time elapsed: 0.002s wall, 0.016s user + 0.000s system = 0.016s CPU (722.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 0.797 sec
Action compile: Process CPU time elapsed is 0.797 sec
Current time: Wed Sep  7 15:18:15 2022
Action compile: Peak memory pool usage is 98,926,592 bytes
