// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fast_accel_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        grayin_mat_data_dout,
        grayin_mat_data_num_data_valid,
        grayin_mat_data_fifo_cap,
        grayin_mat_data_empty_n,
        grayin_mat_data_read,
        imgOutput_data_din,
        imgOutput_data_num_data_valid,
        imgOutput_data_fifo_cap,
        imgOutput_data_full_n,
        imgOutput_data_write,
        add17_i_cast,
        buf_6_address0,
        buf_6_ce0,
        buf_6_q0,
        buf_6_address1,
        buf_6_ce1,
        buf_6_we1,
        buf_6_d1,
        buf_r_address0,
        buf_r_ce0,
        buf_r_q0,
        buf_r_address1,
        buf_r_ce1,
        buf_r_we1,
        buf_r_d1,
        buf_1_address0,
        buf_1_ce0,
        buf_1_q0,
        buf_1_address1,
        buf_1_ce1,
        buf_1_we1,
        buf_1_d1,
        buf_2_address0,
        buf_2_ce0,
        buf_2_q0,
        buf_2_address1,
        buf_2_ce1,
        buf_2_we1,
        buf_2_d1,
        buf_3_address0,
        buf_3_ce0,
        buf_3_q0,
        buf_3_address1,
        buf_3_ce1,
        buf_3_we1,
        buf_3_d1,
        buf_4_address0,
        buf_4_ce0,
        buf_4_q0,
        buf_4_address1,
        buf_4_ce1,
        buf_4_we1,
        buf_4_d1,
        buf_5_address0,
        buf_5_ce0,
        buf_5_q0,
        buf_5_address1,
        buf_5_ce1,
        buf_5_we1,
        buf_5_d1,
        row_ind_21,
        row_ind_20,
        row_ind_19,
        row_ind_18,
        row_ind_17,
        row_ind_16,
        row_ind_15,
        sub_i273_i_cast,
        spec_select484,
        spec_select488,
        spec_select492,
        spec_select496,
        spec_select500,
        spec_select504,
        spec_select508,
        cmp_i_i73_i_not,
        p_threshold_cast,
        b0,
        p_threshold,
        img_width,
        cmp_i_i49_i,
        cmp_i_i381_i,
        p_0_0_01084242_out_i,
        p_0_0_01084242_out_o,
        p_0_0_01084242_out_o_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] grayin_mat_data_dout;
input  [1:0] grayin_mat_data_num_data_valid;
input  [1:0] grayin_mat_data_fifo_cap;
input   grayin_mat_data_empty_n;
output   grayin_mat_data_read;
output  [7:0] imgOutput_data_din;
input  [1:0] imgOutput_data_num_data_valid;
input  [1:0] imgOutput_data_fifo_cap;
input   imgOutput_data_full_n;
output   imgOutput_data_write;
input  [13:0] add17_i_cast;
output  [11:0] buf_6_address0;
output   buf_6_ce0;
input  [7:0] buf_6_q0;
output  [11:0] buf_6_address1;
output   buf_6_ce1;
output   buf_6_we1;
output  [7:0] buf_6_d1;
output  [11:0] buf_r_address0;
output   buf_r_ce0;
input  [7:0] buf_r_q0;
output  [11:0] buf_r_address1;
output   buf_r_ce1;
output   buf_r_we1;
output  [7:0] buf_r_d1;
output  [11:0] buf_1_address0;
output   buf_1_ce0;
input  [7:0] buf_1_q0;
output  [11:0] buf_1_address1;
output   buf_1_ce1;
output   buf_1_we1;
output  [7:0] buf_1_d1;
output  [11:0] buf_2_address0;
output   buf_2_ce0;
input  [7:0] buf_2_q0;
output  [11:0] buf_2_address1;
output   buf_2_ce1;
output   buf_2_we1;
output  [7:0] buf_2_d1;
output  [11:0] buf_3_address0;
output   buf_3_ce0;
input  [7:0] buf_3_q0;
output  [11:0] buf_3_address1;
output   buf_3_ce1;
output   buf_3_we1;
output  [7:0] buf_3_d1;
output  [11:0] buf_4_address0;
output   buf_4_ce0;
input  [7:0] buf_4_q0;
output  [11:0] buf_4_address1;
output   buf_4_ce1;
output   buf_4_we1;
output  [7:0] buf_4_d1;
output  [11:0] buf_5_address0;
output   buf_5_ce0;
input  [7:0] buf_5_q0;
output  [11:0] buf_5_address1;
output   buf_5_ce1;
output   buf_5_we1;
output  [7:0] buf_5_d1;
input  [2:0] row_ind_21;
input  [2:0] row_ind_20;
input  [2:0] row_ind_19;
input  [2:0] row_ind_18;
input  [2:0] row_ind_17;
input  [2:0] row_ind_16;
input  [2:0] row_ind_15;
input  [2:0] sub_i273_i_cast;
input  [0:0] spec_select484;
input  [0:0] spec_select488;
input  [0:0] spec_select492;
input  [0:0] spec_select496;
input  [0:0] spec_select500;
input  [0:0] spec_select504;
input  [0:0] spec_select508;
input  [0:0] cmp_i_i73_i_not;
input  [7:0] p_threshold_cast;
input  [8:0] b0;
input  [7:0] p_threshold;
input  [15:0] img_width;
input  [0:0] cmp_i_i49_i;
input  [0:0] cmp_i_i381_i;
input  [7:0] p_0_0_01084242_out_i;
output  [7:0] p_0_0_01084242_out_o;
output   p_0_0_01084242_out_o_ap_vld;

reg ap_idle;
reg grayin_mat_data_read;
reg imgOutput_data_write;
reg buf_6_ce0;
reg buf_6_ce1;
reg buf_6_we1;
reg buf_r_ce0;
reg buf_r_ce1;
reg buf_r_we1;
reg buf_1_ce0;
reg buf_1_ce1;
reg buf_1_we1;
reg buf_2_ce0;
reg buf_2_ce1;
reg buf_2_we1;
reg buf_3_ce0;
reg buf_3_ce1;
reg buf_3_we1;
reg buf_4_ce0;
reg buf_4_ce1;
reg buf_4_we1;
reg buf_5_ce0;
reg buf_5_ce1;
reg buf_5_we1;
reg[7:0] p_0_0_01084242_out_o;
reg p_0_0_01084242_out_o_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] and_ln281_reg_4947;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
reg   [0:0] icmp_ln444_reg_4957;
reg   [0:0] icmp_ln444_reg_4957_pp0_iter15_reg;
reg    ap_block_state17_pp0_stage0_iter16;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln275_fu_855_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    grayin_mat_data_blk_n;
wire    ap_block_pp0_stage0;
reg    imgOutput_data_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [2:0] row_ind_21_read_reg_4897;
wire   [8:0] p_threshold_cast_cast_fu_655_p1;
reg   [8:0] p_threshold_cast_cast_reg_4903;
reg   [12:0] col_reg_4924;
reg   [12:0] col_reg_4924_pp0_iter1_reg;
wire   [0:0] icmp_ln281_fu_867_p2;
reg   [0:0] icmp_ln281_reg_4936;
reg   [0:0] icmp_ln281_reg_4936_pp0_iter1_reg;
reg   [0:0] icmp_ln281_reg_4936_pp0_iter2_reg;
reg   [0:0] icmp_ln281_reg_4936_pp0_iter3_reg;
reg   [0:0] icmp_ln281_reg_4936_pp0_iter4_reg;
wire   [0:0] and_ln281_fu_873_p2;
reg   [0:0] and_ln281_reg_4947_pp0_iter1_reg;
wire   [0:0] icmp_ln440_fu_879_p2;
reg   [0:0] icmp_ln440_reg_4952;
reg   [0:0] icmp_ln440_reg_4952_pp0_iter1_reg;
reg   [0:0] icmp_ln440_reg_4952_pp0_iter2_reg;
reg   [0:0] icmp_ln440_reg_4952_pp0_iter3_reg;
reg   [0:0] icmp_ln440_reg_4952_pp0_iter4_reg;
reg   [0:0] icmp_ln440_reg_4952_pp0_iter5_reg;
reg   [0:0] icmp_ln440_reg_4952_pp0_iter6_reg;
reg   [0:0] icmp_ln440_reg_4952_pp0_iter7_reg;
reg   [0:0] icmp_ln440_reg_4952_pp0_iter8_reg;
reg   [0:0] icmp_ln440_reg_4952_pp0_iter9_reg;
reg   [0:0] icmp_ln440_reg_4952_pp0_iter10_reg;
reg   [0:0] icmp_ln440_reg_4952_pp0_iter11_reg;
reg   [0:0] icmp_ln440_reg_4952_pp0_iter12_reg;
reg   [0:0] icmp_ln440_reg_4952_pp0_iter13_reg;
reg   [0:0] icmp_ln440_reg_4952_pp0_iter14_reg;
wire   [0:0] icmp_ln444_fu_885_p2;
reg   [0:0] icmp_ln444_reg_4957_pp0_iter1_reg;
reg   [0:0] icmp_ln444_reg_4957_pp0_iter2_reg;
reg   [0:0] icmp_ln444_reg_4957_pp0_iter3_reg;
reg   [0:0] icmp_ln444_reg_4957_pp0_iter4_reg;
reg   [0:0] icmp_ln444_reg_4957_pp0_iter5_reg;
reg   [0:0] icmp_ln444_reg_4957_pp0_iter6_reg;
reg   [0:0] icmp_ln444_reg_4957_pp0_iter7_reg;
reg   [0:0] icmp_ln444_reg_4957_pp0_iter8_reg;
reg   [0:0] icmp_ln444_reg_4957_pp0_iter9_reg;
reg   [0:0] icmp_ln444_reg_4957_pp0_iter10_reg;
reg   [0:0] icmp_ln444_reg_4957_pp0_iter11_reg;
reg   [0:0] icmp_ln444_reg_4957_pp0_iter12_reg;
reg   [0:0] icmp_ln444_reg_4957_pp0_iter13_reg;
reg   [0:0] icmp_ln444_reg_4957_pp0_iter14_reg;
wire   [0:0] and_ln435_fu_921_p2;
reg   [0:0] and_ln435_reg_4996;
reg   [0:0] and_ln435_reg_4996_pp0_iter3_reg;
reg   [0:0] and_ln435_reg_4996_pp0_iter4_reg;
reg   [0:0] and_ln435_reg_4996_pp0_iter5_reg;
reg   [0:0] and_ln435_reg_4996_pp0_iter6_reg;
reg   [0:0] and_ln435_reg_4996_pp0_iter7_reg;
reg   [0:0] and_ln435_reg_4996_pp0_iter8_reg;
reg   [0:0] and_ln435_reg_4996_pp0_iter9_reg;
reg   [0:0] and_ln435_reg_4996_pp0_iter10_reg;
reg   [0:0] and_ln435_reg_4996_pp0_iter11_reg;
reg   [0:0] and_ln435_reg_4996_pp0_iter12_reg;
reg   [0:0] and_ln435_reg_4996_pp0_iter13_reg;
reg   [0:0] and_ln435_reg_4996_pp0_iter14_reg;
wire   [0:0] cmp_i_i_i_fu_926_p2;
reg   [0:0] cmp_i_i_i_reg_5002;
reg   [0:0] cmp_i_i_i_reg_5002_pp0_iter3_reg;
reg   [0:0] cmp_i_i_i_reg_5002_pp0_iter4_reg;
reg   [0:0] cmp_i_i_i_reg_5002_pp0_iter5_reg;
reg   [0:0] cmp_i_i_i_reg_5002_pp0_iter6_reg;
reg   [7:0] buf_6_load_reg_5035;
reg   [7:0] buf_6_load_reg_5035_pp0_iter4_reg;
reg   [7:0] buf_load_reg_5047;
reg   [7:0] buf_load_reg_5047_pp0_iter4_reg;
reg   [7:0] buf_1_load_reg_5059;
reg   [7:0] buf_1_load_reg_5059_pp0_iter4_reg;
reg   [7:0] buf_2_load_reg_5071;
reg   [7:0] buf_2_load_reg_5071_pp0_iter4_reg;
reg   [7:0] buf_3_load_reg_5083;
reg   [7:0] buf_3_load_reg_5083_pp0_iter4_reg;
reg   [7:0] buf_4_load_reg_5095;
reg   [7:0] buf_4_load_reg_5095_pp0_iter4_reg;
reg   [7:0] buf_5_load_reg_5107;
reg   [7:0] buf_5_load_reg_5107_pp0_iter4_reg;
wire   [7:0] tmp_4_fu_952_p9;
reg   [7:0] tmp_4_reg_5119;
wire   [7:0] src_buf_45_fu_1022_p3;
reg   [7:0] src_buf_45_reg_5127;
reg   [7:0] src_buf_45_reg_5127_pp0_iter5_reg;
reg   [7:0] src_buf_45_reg_5127_pp0_iter6_reg;
wire   [7:0] src_buf_46_fu_1029_p3;
reg   [7:0] src_buf_46_reg_5137;
reg   [7:0] src_buf_46_reg_5137_pp0_iter5_reg;
reg   [7:0] src_buf_46_reg_5137_pp0_iter6_reg;
wire   [7:0] src_buf_47_fu_1036_p3;
reg   [7:0] src_buf_47_reg_5147;
reg   [7:0] src_buf_47_reg_5147_pp0_iter5_reg;
reg   [7:0] src_buf_47_reg_5147_pp0_iter6_reg;
reg   [7:0] src_buf_13_load_reg_5157;
reg   [7:0] src_buf_7_load_reg_5162;
reg   [7:0] src_buf_6_load_reg_5167;
wire   [7:0] src_buf_43_fu_1163_p3;
reg   [7:0] src_buf_43_reg_5172;
wire   [7:0] src_buf_44_fu_1170_p3;
reg   [7:0] src_buf_44_reg_5177;
wire   [7:0] src_buf_49_fu_1184_p3;
reg   [7:0] src_buf_49_reg_5182;
reg   [7:0] src_buf_49_reg_5182_pp0_iter6_reg;
wire   [8:0] zext_ln129_fu_1191_p1;
reg   [8:0] zext_ln129_reg_5188;
reg   [8:0] zext_ln129_reg_5188_pp0_iter6_reg;
wire   [8:0] sub_ln130_fu_1199_p2;
reg   [8:0] sub_ln130_reg_5200;
reg   [8:0] sub_ln130_reg_5200_pp0_iter6_reg;
reg   [8:0] sub_ln130_reg_5200_pp0_iter7_reg;
reg   [8:0] sub_ln130_reg_5200_pp0_iter8_reg;
reg   [8:0] sub_ln130_reg_5200_pp0_iter9_reg;
reg   [8:0] sub_ln130_reg_5200_pp0_iter10_reg;
wire   [8:0] sub_ln131_fu_1209_p2;
reg   [8:0] sub_ln131_reg_5210;
reg   [8:0] sub_ln131_reg_5210_pp0_iter6_reg;
reg   [8:0] sub_ln131_reg_5210_pp0_iter7_reg;
wire   [8:0] sub_ln132_fu_1218_p2;
reg   [8:0] sub_ln132_reg_5220;
reg   [8:0] sub_ln132_reg_5220_pp0_iter6_reg;
reg   [8:0] sub_ln132_reg_5220_pp0_iter7_reg;
reg   [8:0] sub_ln132_reg_5220_pp0_iter8_reg;
reg   [8:0] sub_ln132_reg_5220_pp0_iter9_reg;
reg   [8:0] sub_ln132_reg_5220_pp0_iter10_reg;
reg   [8:0] sub_ln132_reg_5220_pp0_iter11_reg;
wire   [8:0] sub_ln133_fu_1227_p2;
reg   [8:0] sub_ln133_reg_5230;
reg   [8:0] sub_ln133_reg_5230_pp0_iter6_reg;
reg   [8:0] sub_ln133_reg_5230_pp0_iter7_reg;
reg   [8:0] sub_ln133_reg_5230_pp0_iter8_reg;
wire   [8:0] sub_ln134_fu_1236_p2;
reg   [8:0] sub_ln134_reg_5240;
reg   [8:0] sub_ln134_reg_5240_pp0_iter6_reg;
reg   [8:0] sub_ln134_reg_5240_pp0_iter7_reg;
reg   [8:0] sub_ln134_reg_5240_pp0_iter8_reg;
reg   [8:0] sub_ln134_reg_5240_pp0_iter9_reg;
reg   [8:0] sub_ln134_reg_5240_pp0_iter10_reg;
reg   [8:0] sub_ln134_reg_5240_pp0_iter11_reg;
reg   [8:0] sub_ln134_reg_5240_pp0_iter12_reg;
wire   [8:0] sub_ln135_fu_1246_p2;
reg   [8:0] sub_ln135_reg_5250;
reg   [8:0] sub_ln135_reg_5250_pp0_iter6_reg;
reg   [8:0] sub_ln135_reg_5250_pp0_iter7_reg;
reg   [8:0] sub_ln135_reg_5250_pp0_iter8_reg;
reg   [8:0] sub_ln135_reg_5250_pp0_iter9_reg;
wire   [8:0] sub_ln136_fu_1256_p2;
reg   [8:0] sub_ln136_reg_5260;
reg   [8:0] sub_ln136_reg_5260_pp0_iter6_reg;
reg   [8:0] sub_ln136_reg_5260_pp0_iter7_reg;
reg   [8:0] sub_ln136_reg_5260_pp0_iter8_reg;
reg   [8:0] sub_ln136_reg_5260_pp0_iter9_reg;
reg   [8:0] sub_ln136_reg_5260_pp0_iter10_reg;
reg   [8:0] sub_ln136_reg_5260_pp0_iter11_reg;
reg   [8:0] sub_ln136_reg_5260_pp0_iter12_reg;
reg   [8:0] sub_ln136_reg_5260_pp0_iter13_reg;
wire   [8:0] sub_ln137_fu_1266_p2;
reg   [8:0] sub_ln137_reg_5270;
reg   [8:0] sub_ln137_reg_5270_pp0_iter6_reg;
reg   [8:0] sub_ln137_reg_5270_pp0_iter7_reg;
reg   [8:0] sub_ln137_reg_5270_pp0_iter8_reg;
reg   [8:0] sub_ln137_reg_5270_pp0_iter9_reg;
reg   [8:0] sub_ln137_reg_5270_pp0_iter10_reg;
wire   [8:0] select_ln49_fu_1278_p3;
reg   [8:0] select_ln49_reg_5280;
reg   [8:0] select_ln49_reg_5280_pp0_iter6_reg;
reg   [8:0] select_ln49_reg_5280_pp0_iter7_reg;
wire   [8:0] select_ln50_fu_1292_p3;
reg   [8:0] select_ln50_reg_5287;
reg   [8:0] select_ln50_reg_5287_pp0_iter6_reg;
reg   [8:0] select_ln50_reg_5287_pp0_iter7_reg;
wire   [8:0] select_ln49_1_fu_1306_p3;
reg   [8:0] select_ln49_1_reg_5294;
wire   [8:0] select_ln50_1_fu_1320_p3;
reg   [8:0] select_ln50_1_reg_5301;
wire   [8:0] select_ln49_2_fu_1334_p3;
reg   [8:0] select_ln49_2_reg_5308;
wire   [8:0] select_ln50_2_fu_1348_p3;
reg   [8:0] select_ln50_2_reg_5315;
wire   [8:0] select_ln49_3_fu_1362_p3;
reg   [8:0] select_ln49_3_reg_5322;
reg   [8:0] select_ln49_3_reg_5322_pp0_iter6_reg;
wire   [8:0] select_ln50_3_fu_1376_p3;
reg   [8:0] select_ln50_3_reg_5329;
reg   [8:0] select_ln50_3_reg_5329_pp0_iter6_reg;
wire   [0:0] icmp_ln54_fu_1384_p2;
reg   [0:0] icmp_ln54_reg_5336;
wire   [0:0] icmp_ln55_fu_1390_p2;
reg   [0:0] icmp_ln55_reg_5341;
wire   [0:0] icmp_ln54_2_fu_1396_p2;
reg   [0:0] icmp_ln54_2_reg_5346;
wire   [0:0] icmp_ln55_2_fu_1402_p2;
reg   [0:0] icmp_ln55_2_reg_5351;
reg   [7:0] src_buf_4_load_1_reg_5356;
reg   [7:0] src_buf_15_load_reg_5361;
reg   [7:0] src_buf_15_load_reg_5361_pp0_iter6_reg;
reg   [7:0] src_buf_20_load_reg_5366;
reg   [7:0] src_buf_20_load_reg_5366_pp0_iter6_reg;
reg   [7:0] src_buf_25_load_reg_5371;
reg   [7:0] src_buf_25_load_reg_5371_pp0_iter6_reg;
reg   [7:0] src_buf_30_load_reg_5376;
reg   [7:0] src_buf_34_load_1_reg_5381;
wire   [7:0] src_buf_53_fu_1608_p3;
reg   [7:0] src_buf_53_reg_5386;
reg   [7:0] src_buf_53_reg_5386_pp0_iter6_reg;
wire   [8:0] sub_ln129_fu_1760_p2;
reg   [8:0] sub_ln129_reg_5391;
reg   [8:0] sub_ln129_reg_5391_pp0_iter7_reg;
wire   [8:0] sub_ln138_fu_1769_p2;
reg   [8:0] sub_ln138_reg_5403;
wire   [8:0] sub_ln139_fu_1778_p2;
reg   [8:0] sub_ln139_reg_5413;
reg   [8:0] sub_ln139_reg_5413_pp0_iter7_reg;
reg   [8:0] sub_ln139_reg_5413_pp0_iter8_reg;
reg   [8:0] sub_ln139_reg_5413_pp0_iter9_reg;
reg   [8:0] sub_ln139_reg_5413_pp0_iter10_reg;
reg   [8:0] sub_ln139_reg_5413_pp0_iter11_reg;
wire   [8:0] select_ln49_4_fu_1789_p3;
reg   [8:0] select_ln49_4_reg_5423;
reg   [8:0] select_ln49_4_reg_5423_pp0_iter7_reg;
wire   [8:0] select_ln50_4_fu_1803_p3;
reg   [8:0] select_ln50_4_reg_5430;
reg   [8:0] select_ln50_4_reg_5430_pp0_iter7_reg;
wire   [8:0] select_ln54_fu_1811_p3;
reg   [8:0] select_ln54_reg_5437;
reg   [8:0] select_ln54_reg_5437_pp0_iter7_reg;
wire   [8:0] select_ln55_fu_1816_p3;
reg   [8:0] select_ln55_reg_5443;
reg   [8:0] select_ln55_reg_5443_pp0_iter7_reg;
wire   [8:0] select_ln54_1_fu_1825_p3;
reg   [8:0] select_ln54_1_reg_5449;
reg   [8:0] select_ln54_1_reg_5449_pp0_iter7_reg;
wire   [8:0] select_ln55_1_fu_1835_p3;
reg   [8:0] select_ln55_1_reg_5457;
reg   [8:0] select_ln55_1_reg_5457_pp0_iter7_reg;
wire   [8:0] select_ln54_2_fu_1841_p3;
reg   [8:0] select_ln54_2_reg_5465;
reg   [8:0] select_ln54_2_reg_5465_pp0_iter7_reg;
wire   [8:0] select_ln55_2_fu_1846_p3;
reg   [8:0] select_ln55_2_reg_5471;
reg   [8:0] select_ln55_2_reg_5471_pp0_iter7_reg;
wire   [0:0] icmp_ln54_3_fu_1851_p2;
reg   [0:0] icmp_ln54_3_reg_5477;
wire   [0:0] icmp_ln55_3_fu_1856_p2;
reg   [0:0] icmp_ln55_3_reg_5482;
wire   [8:0] select_ln59_fu_1867_p3;
reg   [8:0] select_ln59_reg_5487;
wire   [8:0] select_ln60_fu_1881_p3;
reg   [8:0] select_ln60_reg_5494;
wire   [0:0] icmp_ln76_fu_1889_p2;
reg   [0:0] icmp_ln76_reg_5501;
wire   [0:0] icmp_ln91_fu_1895_p2;
reg   [0:0] icmp_ln91_reg_5506;
reg   [7:0] src_buf_3_load_1_reg_5511;
wire   [8:0] sub_ln140_fu_1953_p2;
reg   [8:0] sub_ln140_reg_5516;
wire   [8:0] sub_ln141_fu_1962_p2;
reg   [8:0] sub_ln141_reg_5526;
reg   [8:0] sub_ln141_reg_5526_pp0_iter8_reg;
reg   [8:0] sub_ln141_reg_5526_pp0_iter9_reg;
reg   [8:0] sub_ln141_reg_5526_pp0_iter10_reg;
reg   [8:0] sub_ln141_reg_5526_pp0_iter11_reg;
reg   [8:0] sub_ln141_reg_5526_pp0_iter12_reg;
wire   [8:0] sub_ln142_fu_1971_p2;
reg   [8:0] sub_ln142_reg_5536;
reg   [8:0] sub_ln142_reg_5536_pp0_iter8_reg;
wire   [8:0] sub_ln143_fu_1980_p2;
reg   [8:0] sub_ln143_reg_5548;
reg   [8:0] sub_ln143_reg_5548_pp0_iter8_reg;
reg   [8:0] sub_ln143_reg_5548_pp0_iter9_reg;
reg   [8:0] sub_ln143_reg_5548_pp0_iter10_reg;
reg   [8:0] sub_ln143_reg_5548_pp0_iter11_reg;
reg   [8:0] sub_ln143_reg_5548_pp0_iter12_reg;
reg   [8:0] sub_ln143_reg_5548_pp0_iter13_reg;
wire   [8:0] sub_ln144_fu_1989_p2;
reg   [8:0] sub_ln144_reg_5560;
reg   [8:0] sub_ln144_reg_5560_pp0_iter8_reg;
reg   [8:0] sub_ln144_reg_5560_pp0_iter9_reg;
wire   [0:0] or_ln162_fu_2010_p2;
reg   [0:0] or_ln162_reg_5572;
wire   [1:0] flag_val_fu_2016_p3;
reg   [1:0] flag_val_reg_5577;
wire   [0:0] or_ln169_1_fu_2100_p2;
reg   [0:0] or_ln169_1_reg_5582;
wire   [1:0] flag_val_3_fu_2106_p3;
reg   [1:0] flag_val_3_reg_5587;
wire   [0:0] and_ln192_fu_2300_p2;
reg   [0:0] and_ln192_reg_5592;
reg   [0:0] and_ln192_reg_5592_pp0_iter8_reg;
reg   [0:0] and_ln192_reg_5592_pp0_iter9_reg;
reg   [0:0] and_ln192_reg_5592_pp0_iter10_reg;
wire   [0:0] and_ln192_1_fu_2312_p2;
reg   [0:0] and_ln192_1_reg_5599;
reg   [0:0] and_ln192_1_reg_5599_pp0_iter8_reg;
reg   [0:0] and_ln192_1_reg_5599_pp0_iter9_reg;
reg   [0:0] and_ln192_1_reg_5599_pp0_iter10_reg;
reg   [0:0] and_ln192_1_reg_5599_pp0_iter11_reg;
wire   [0:0] and_ln192_2_fu_2324_p2;
reg   [0:0] and_ln192_2_reg_5606;
reg   [0:0] and_ln192_2_reg_5606_pp0_iter8_reg;
reg   [0:0] and_ln192_2_reg_5606_pp0_iter9_reg;
reg   [0:0] and_ln192_2_reg_5606_pp0_iter10_reg;
reg   [0:0] and_ln192_2_reg_5606_pp0_iter11_reg;
wire   [0:0] and_ln192_3_fu_2336_p2;
reg   [0:0] and_ln192_3_reg_5613;
reg   [0:0] and_ln192_3_reg_5613_pp0_iter8_reg;
reg   [0:0] and_ln192_3_reg_5613_pp0_iter9_reg;
reg   [0:0] and_ln192_3_reg_5613_pp0_iter10_reg;
reg   [0:0] and_ln192_3_reg_5613_pp0_iter11_reg;
reg   [0:0] and_ln192_3_reg_5613_pp0_iter12_reg;
wire   [0:0] and_ln192_4_fu_2348_p2;
reg   [0:0] and_ln192_4_reg_5620;
reg   [0:0] and_ln192_4_reg_5620_pp0_iter8_reg;
reg   [0:0] and_ln192_4_reg_5620_pp0_iter9_reg;
reg   [0:0] and_ln192_4_reg_5620_pp0_iter10_reg;
reg   [0:0] and_ln192_4_reg_5620_pp0_iter11_reg;
reg   [0:0] and_ln192_4_reg_5620_pp0_iter12_reg;
wire   [0:0] and_ln192_5_fu_2360_p2;
reg   [0:0] and_ln192_5_reg_5627;
reg   [0:0] and_ln192_5_reg_5627_pp0_iter8_reg;
reg   [0:0] and_ln192_5_reg_5627_pp0_iter9_reg;
reg   [0:0] and_ln192_5_reg_5627_pp0_iter10_reg;
reg   [0:0] and_ln192_5_reg_5627_pp0_iter11_reg;
reg   [0:0] and_ln192_5_reg_5627_pp0_iter12_reg;
wire   [0:0] and_ln192_6_fu_2372_p2;
reg   [0:0] and_ln192_6_reg_5634;
reg   [0:0] and_ln192_6_reg_5634_pp0_iter8_reg;
reg   [0:0] and_ln192_6_reg_5634_pp0_iter9_reg;
reg   [0:0] and_ln192_6_reg_5634_pp0_iter10_reg;
reg   [0:0] and_ln192_6_reg_5634_pp0_iter11_reg;
reg   [0:0] and_ln192_6_reg_5634_pp0_iter12_reg;
wire   [0:0] and_ln192_7_fu_2384_p2;
reg   [0:0] and_ln192_7_reg_5640;
reg   [0:0] and_ln192_7_reg_5640_pp0_iter8_reg;
reg   [0:0] and_ln192_7_reg_5640_pp0_iter9_reg;
reg   [0:0] and_ln192_7_reg_5640_pp0_iter10_reg;
reg   [0:0] and_ln192_7_reg_5640_pp0_iter11_reg;
reg   [0:0] and_ln192_7_reg_5640_pp0_iter12_reg;
wire   [0:0] and_ln192_8_fu_2396_p2;
reg   [0:0] and_ln192_8_reg_5647;
reg   [0:0] and_ln192_8_reg_5647_pp0_iter8_reg;
wire   [8:0] select_ln49_5_fu_2408_p3;
reg   [8:0] select_ln49_5_reg_5653;
wire   [8:0] select_ln50_5_fu_2422_p3;
reg   [8:0] select_ln50_5_reg_5660;
wire   [0:0] icmp_ln49_6_fu_2430_p2;
reg   [0:0] icmp_ln49_6_reg_5667;
wire   [0:0] icmp_ln50_6_fu_2436_p2;
reg   [0:0] icmp_ln50_6_reg_5672;
wire   [0:0] icmp_ln49_7_fu_2442_p2;
reg   [0:0] icmp_ln49_7_reg_5677;
wire   [0:0] icmp_ln50_7_fu_2447_p2;
reg   [0:0] icmp_ln50_7_reg_5682;
wire   [8:0] select_ln54_3_fu_2452_p3;
reg   [8:0] select_ln54_3_reg_5687;
wire   [8:0] select_ln55_3_fu_2457_p3;
reg   [8:0] select_ln55_3_reg_5693;
wire   [0:0] icmp_ln54_4_fu_2462_p2;
reg   [0:0] icmp_ln54_4_reg_5699;
wire   [0:0] icmp_ln55_4_fu_2467_p2;
reg   [0:0] icmp_ln55_4_reg_5704;
wire   [8:0] select_ln59_1_fu_2477_p3;
reg   [8:0] select_ln59_1_reg_5709;
wire   [8:0] select_ln60_1_fu_2489_p3;
reg   [8:0] select_ln60_1_reg_5716;
wire   [7:0] a0_1_fu_2541_p3;
reg   [7:0] a0_1_reg_5723;
wire   [0:0] icmp_ln76_2_fu_2549_p2;
reg   [0:0] icmp_ln76_2_reg_5729;
wire   [8:0] b0_2_fu_2587_p3;
reg   [8:0] b0_2_reg_5734;
wire   [0:0] icmp_ln91_2_fu_2595_p2;
reg   [0:0] icmp_ln91_2_reg_5740;
wire   [0:0] iscorner_fu_2873_p2;
reg   [0:0] iscorner_reg_5745;
wire   [0:0] icmp_ln194_fu_2892_p2;
reg   [0:0] icmp_ln194_reg_5750;
wire   [3:0] count_3_fu_2904_p3;
reg   [3:0] count_3_reg_5755;
wire   [0:0] and_ln192_9_fu_2916_p2;
reg   [0:0] and_ln192_9_reg_5761;
wire   [0:0] and_ln192_10_fu_2927_p2;
reg   [0:0] and_ln192_10_reg_5767;
wire   [0:0] and_ln192_11_fu_2939_p2;
reg   [0:0] and_ln192_11_reg_5773;
reg   [0:0] and_ln192_11_reg_5773_pp0_iter9_reg;
wire   [0:0] and_ln192_12_fu_2951_p2;
reg   [0:0] and_ln192_12_reg_5779;
reg   [0:0] and_ln192_12_reg_5779_pp0_iter9_reg;
wire   [0:0] and_ln192_13_fu_2963_p2;
reg   [0:0] and_ln192_13_reg_5785;
reg   [0:0] and_ln192_13_reg_5785_pp0_iter9_reg;
wire   [0:0] and_ln192_14_fu_2975_p2;
reg   [0:0] and_ln192_14_reg_5791;
reg   [0:0] and_ln192_14_reg_5791_pp0_iter9_reg;
wire   [0:0] and_ln192_15_fu_2986_p2;
reg   [0:0] and_ln192_15_reg_5797;
reg   [0:0] and_ln192_15_reg_5797_pp0_iter9_reg;
reg   [0:0] and_ln192_15_reg_5797_pp0_iter10_reg;
wire   [8:0] select_ln59_2_fu_3102_p3;
reg   [8:0] select_ln59_2_reg_5803;
wire   [8:0] select_ln60_2_fu_3114_p3;
reg   [8:0] select_ln60_2_reg_5810;
wire   [8:0] select_ln59_3_fu_3126_p3;
reg   [8:0] select_ln59_3_reg_5817;
reg   [8:0] select_ln59_3_reg_5817_pp0_iter9_reg;
wire   [8:0] select_ln60_3_fu_3138_p3;
reg   [8:0] select_ln60_3_reg_5825;
reg   [8:0] select_ln60_3_reg_5825_pp0_iter9_reg;
wire   [8:0] select_ln59_4_fu_3151_p3;
reg   [8:0] select_ln59_4_reg_5833;
reg   [8:0] select_ln59_4_reg_5833_pp0_iter9_reg;
reg   [8:0] select_ln59_4_reg_5833_pp0_iter10_reg;
wire   [8:0] select_ln60_4_fu_3165_p3;
reg   [8:0] select_ln60_4_reg_5841;
reg   [8:0] select_ln60_4_reg_5841_pp0_iter9_reg;
reg   [8:0] select_ln60_4_reg_5841_pp0_iter10_reg;
wire   [8:0] select_ln59_5_fu_3179_p3;
reg   [8:0] select_ln59_5_reg_5849;
reg   [8:0] select_ln59_5_reg_5849_pp0_iter9_reg;
reg   [8:0] select_ln59_5_reg_5849_pp0_iter10_reg;
reg   [8:0] select_ln59_5_reg_5849_pp0_iter11_reg;
wire   [8:0] select_ln60_5_fu_3193_p3;
reg   [8:0] select_ln60_5_reg_5857;
reg   [8:0] select_ln60_5_reg_5857_pp0_iter9_reg;
reg   [8:0] select_ln60_5_reg_5857_pp0_iter10_reg;
reg   [8:0] select_ln60_5_reg_5857_pp0_iter11_reg;
wire   [8:0] select_ln59_6_fu_3206_p3;
reg   [8:0] select_ln59_6_reg_5865;
reg   [8:0] select_ln59_6_reg_5865_pp0_iter9_reg;
reg   [8:0] select_ln59_6_reg_5865_pp0_iter10_reg;
reg   [8:0] select_ln59_6_reg_5865_pp0_iter11_reg;
reg   [8:0] select_ln59_6_reg_5865_pp0_iter12_reg;
wire   [8:0] select_ln60_6_fu_3218_p3;
reg   [8:0] select_ln60_6_reg_5873;
reg   [8:0] select_ln60_6_reg_5873_pp0_iter9_reg;
reg   [8:0] select_ln60_6_reg_5873_pp0_iter10_reg;
reg   [8:0] select_ln60_6_reg_5873_pp0_iter11_reg;
reg   [8:0] select_ln60_6_reg_5873_pp0_iter12_reg;
wire   [8:0] select_ln59_7_fu_3230_p3;
reg   [8:0] select_ln59_7_reg_5881;
reg   [8:0] select_ln59_7_reg_5881_pp0_iter9_reg;
reg   [8:0] select_ln59_7_reg_5881_pp0_iter10_reg;
reg   [8:0] select_ln59_7_reg_5881_pp0_iter11_reg;
reg   [8:0] select_ln59_7_reg_5881_pp0_iter12_reg;
reg   [8:0] select_ln59_7_reg_5881_pp0_iter13_reg;
wire   [8:0] select_ln60_7_fu_3242_p3;
reg   [8:0] select_ln60_7_reg_5889;
reg   [8:0] select_ln60_7_reg_5889_pp0_iter9_reg;
reg   [8:0] select_ln60_7_reg_5889_pp0_iter10_reg;
reg   [8:0] select_ln60_7_reg_5889_pp0_iter11_reg;
reg   [8:0] select_ln60_7_reg_5889_pp0_iter12_reg;
reg   [8:0] select_ln60_7_reg_5889_pp0_iter13_reg;
wire   [7:0] a0_3_fu_3298_p3;
reg   [7:0] a0_3_reg_5897;
wire   [0:0] icmp_ln76_4_fu_3306_p2;
reg   [0:0] icmp_ln76_4_reg_5903;
wire   [8:0] b0_4_fu_3344_p3;
reg   [8:0] b0_4_reg_5908;
wire   [0:0] icmp_ln91_4_fu_3352_p2;
reg   [0:0] icmp_ln91_4_reg_5914;
wire   [0:0] icmp_ln194_3_fu_3411_p2;
reg   [0:0] icmp_ln194_3_reg_5919;
wire   [3:0] count_7_fu_3417_p3;
reg   [3:0] count_7_reg_5924;
wire   [3:0] add_ln197_2_fu_3424_p2;
reg   [3:0] add_ln197_2_reg_5929;
wire   [0:0] or_ln202_3_fu_3442_p2;
reg   [0:0] or_ln202_3_reg_5934;
wire   [7:0] a0_5_fu_3497_p3;
reg   [7:0] a0_5_reg_5939;
wire   [0:0] icmp_ln76_6_fu_3505_p2;
reg   [0:0] icmp_ln76_6_reg_5945;
wire   [8:0] b0_6_fu_3542_p3;
reg   [8:0] b0_6_reg_5950;
wire   [0:0] icmp_ln91_6_fu_3550_p2;
reg   [0:0] icmp_ln91_6_reg_5956;
wire   [4:0] count_12_fu_3625_p3;
reg   [4:0] count_12_reg_5961;
wire   [0:0] or_ln202_7_fu_3650_p2;
reg   [0:0] or_ln202_7_reg_5967;
reg   [0:0] or_ln202_7_reg_5967_pp0_iter11_reg;
reg   [0:0] or_ln202_7_reg_5967_pp0_iter12_reg;
reg   [0:0] or_ln202_7_reg_5967_pp0_iter13_reg;
wire   [7:0] a0_7_fu_3704_p3;
reg   [7:0] a0_7_reg_5972;
wire   [0:0] icmp_ln76_8_fu_3712_p2;
reg   [0:0] icmp_ln76_8_reg_5978;
wire   [8:0] b0_8_fu_3749_p3;
reg   [8:0] b0_8_reg_5983;
wire   [0:0] icmp_ln91_8_fu_3757_p2;
reg   [0:0] icmp_ln91_8_reg_5989;
wire   [0:0] icmp_ln194_9_fu_3807_p2;
reg   [0:0] icmp_ln194_9_reg_5994;
wire   [4:0] count_16_fu_3813_p3;
reg   [4:0] count_16_reg_5999;
wire   [0:0] or_ln202_8_fu_3820_p2;
reg   [0:0] or_ln202_8_reg_6005;
wire   [7:0] a0_9_fu_3875_p3;
reg   [7:0] a0_9_reg_6010;
wire   [0:0] icmp_ln76_10_fu_3883_p2;
reg   [0:0] icmp_ln76_10_reg_6016;
wire   [8:0] b0_10_fu_3920_p3;
reg   [8:0] b0_10_reg_6021;
wire   [0:0] icmp_ln91_10_fu_3928_p2;
reg   [0:0] icmp_ln91_10_reg_6027;
wire   [0:0] icmp_ln194_11_fu_3964_p2;
reg   [0:0] icmp_ln194_11_reg_6032;
wire   [4:0] count_19_fu_3970_p3;
reg   [4:0] count_19_reg_6037;
wire   [4:0] count_21_fu_3983_p3;
reg   [4:0] count_21_reg_6042;
wire   [0:0] or_ln202_10_fu_3996_p2;
reg   [0:0] or_ln202_10_reg_6048;
wire   [7:0] a0_11_fu_4050_p3;
reg   [7:0] a0_11_reg_6053;
wire   [0:0] icmp_ln76_12_fu_4058_p2;
reg   [0:0] icmp_ln76_12_reg_6059;
wire   [8:0] b0_12_fu_4095_p3;
reg   [8:0] b0_12_reg_6064;
wire   [0:0] icmp_ln91_12_fu_4103_p2;
reg   [0:0] icmp_ln91_12_reg_6070;
wire   [0:0] or_ln202_15_fu_4201_p2;
reg   [0:0] or_ln202_15_reg_6075;
wire   [7:0] a0_13_fu_4255_p3;
reg   [7:0] a0_13_reg_6080;
wire   [0:0] icmp_ln76_14_fu_4263_p2;
reg   [0:0] icmp_ln76_14_reg_6086;
wire   [8:0] b0_14_fu_4300_p3;
reg   [8:0] b0_14_reg_6091;
wire   [8:0] select_ln91_13_fu_4312_p3;
reg   [8:0] select_ln91_13_reg_6097;
wire   [7:0] a0_15_fu_4371_p3;
reg   [7:0] a0_15_reg_6103;
wire   [7:0] sub_ln94_fu_4421_p2;
reg   [7:0] sub_ln94_reg_6109;
wire   [0:0] and_ln202_2_fu_4438_p2;
reg   [0:0] and_ln202_2_reg_6115;
wire   [7:0] select_ln440_fu_4498_p3;
reg   [7:0] select_ln440_reg_6120;
wire   [63:0] zext_ln282_fu_896_p1;
wire   [63:0] conv_i188_i_fu_906_p1;
reg   [12:0] col_4_fu_174;
wire   [12:0] col_5_fu_861_p2;
wire    ap_loop_init;
reg   [12:0] ap_sig_allocacmp_col;
reg   [7:0] src_buf_2_fu_178;
wire   [7:0] src_buf_50_fu_2615_p3;
reg   [7:0] src_buf_3_fu_182;
wire   [7:0] src_buf_51_fu_1914_p3;
reg   [7:0] src_buf_4_fu_186;
wire   [7:0] src_buf_52_fu_1615_p3;
reg   [7:0] src_buf_5_fu_190;
reg   [7:0] src_buf_8_fu_194;
reg   [7:0] src_buf_9_fu_198;
wire   [7:0] src_buf_54_fu_1601_p3;
reg   [7:0] src_buf_10_fu_202;
wire   [7:0] src_buf_55_fu_1594_p3;
reg   [7:0] src_buf_11_fu_206;
wire   [7:0] src_buf_56_fu_1587_p3;
reg   [7:0] src_buf_12_fu_210;
wire   [7:0] src_buf_48_fu_1177_p3;
reg   [7:0] src_buf_14_fu_214;
wire   [7:0] src_buf_57_fu_2610_p3;
reg   [7:0] src_buf_15_fu_218;
wire   [7:0] src_buf_58_fu_1581_p3;
reg   [7:0] src_buf_16_fu_222;
wire   [7:0] src_buf_59_fu_1575_p3;
reg   [7:0] src_buf_17_fu_226;
wire   [7:0] src_buf_60_fu_1569_p3;
reg   [7:0] src_buf_18_fu_230;
wire   [7:0] src_buf_61_fu_1564_p3;
reg   [7:0] src_buf_13_fu_234;
reg   [7:0] src_buf_19_fu_238;
wire   [7:0] src_buf_62_fu_2605_p3;
reg   [7:0] src_buf_20_fu_242;
wire   [7:0] src_buf_63_fu_1558_p3;
reg   [7:0] src_buf_21_fu_246;
wire   [7:0] src_buf_64_fu_1552_p3;
reg   [7:0] src_buf_22_fu_250;
wire   [7:0] src_buf_65_fu_1546_p3;
reg   [7:0] src_buf_23_fu_254;
wire   [7:0] src_buf_66_fu_1541_p3;
reg   [7:0] src_buf_7_fu_258;
reg   [7:0] src_buf_24_fu_262;
wire   [7:0] src_buf_67_fu_2600_p3;
reg   [7:0] src_buf_25_fu_266;
wire   [7:0] src_buf_68_fu_1535_p3;
reg   [7:0] src_buf_26_fu_270;
wire   [7:0] src_buf_69_fu_1529_p3;
reg   [7:0] src_buf_27_fu_274;
wire   [7:0] src_buf_70_fu_1523_p3;
reg   [7:0] src_buf_28_fu_278;
wire   [7:0] src_buf_71_fu_1518_p3;
reg   [7:0] src_buf_6_fu_282;
reg   [7:0] src_buf_29_fu_286;
wire   [7:0] src_buf_72_fu_1909_p3;
reg   [7:0] src_buf_30_fu_290;
wire   [7:0] src_buf_73_fu_1511_p3;
reg   [7:0] src_buf_31_fu_294;
wire   [7:0] src_buf_74_fu_1504_p3;
reg   [7:0] src_buf_32_fu_298;
wire   [7:0] src_buf_75_fu_1497_p3;
reg   [7:0] src_buf_1_fu_302;
reg   [7:0] src_buf_33_fu_306;
wire   [7:0] src_buf_76_fu_1904_p3;
reg   [7:0] src_buf_34_fu_310;
wire   [7:0] src_buf_77_fu_1490_p3;
reg   [7:0] src_buf_35_fu_314;
wire   [7:0] src_buf_78_fu_1483_p3;
reg   [7:0] src_buf_fu_318;
reg    ap_block_pp0_stage0_01001;
wire   [13:0] zext_ln275_1_fu_851_p1;
wire   [15:0] zext_ln275_fu_847_p1;
wire   [0:0] icmp_ln435_fu_916_p2;
wire   [2:0] trunc_ln_fu_940_p9;
wire   [7:0] tmp_1_fu_965_p9;
wire   [7:0] tmp_3_fu_984_p9;
wire   [7:0] tmp_9_fu_1003_p9;
wire   [7:0] src_buf_40_fu_1015_p3;
wire   [7:0] src_buf_39_fu_996_p3;
wire   [7:0] src_buf_38_fu_977_p3;
wire   [7:0] tmp_5_fu_1091_p9;
wire   [7:0] tmp_8_fu_1109_p9;
wire   [7:0] tmp_s_fu_1127_p9;
wire   [7:0] tmp_2_fu_1145_p9;
wire   [7:0] src_buf_42_fu_1157_p3;
wire   [7:0] src_buf_41_fu_1139_p3;
wire   [7:0] src_buf_37_fu_1121_p3;
wire   [7:0] src_buf_36_fu_1103_p3;
wire   [8:0] zext_ln130_fu_1195_p1;
wire   [8:0] zext_ln131_fu_1205_p1;
wire   [8:0] zext_ln132_fu_1215_p1;
wire   [8:0] zext_ln133_fu_1224_p1;
wire   [8:0] zext_ln134_fu_1233_p1;
wire   [8:0] zext_ln135_fu_1242_p1;
wire   [8:0] zext_ln136_fu_1252_p1;
wire   [8:0] zext_ln137_fu_1262_p1;
wire   [0:0] icmp_ln49_fu_1272_p2;
wire   [0:0] icmp_ln50_fu_1286_p2;
wire   [0:0] icmp_ln49_1_fu_1300_p2;
wire   [0:0] icmp_ln50_1_fu_1314_p2;
wire   [0:0] icmp_ln49_2_fu_1328_p2;
wire   [0:0] icmp_ln50_2_fu_1342_p2;
wire   [0:0] icmp_ln49_3_fu_1356_p2;
wire   [0:0] icmp_ln50_3_fu_1370_p2;
wire   [8:0] zext_ln129_1_fu_1756_p1;
wire   [8:0] zext_ln138_fu_1765_p1;
wire   [8:0] zext_ln139_fu_1774_p1;
wire   [0:0] icmp_ln49_4_fu_1783_p2;
wire   [0:0] icmp_ln50_4_fu_1797_p2;
wire   [0:0] icmp_ln54_1_fu_1821_p2;
wire   [0:0] icmp_ln55_1_fu_1831_p2;
wire   [0:0] icmp_ln59_fu_1861_p2;
wire   [0:0] icmp_ln60_fu_1875_p2;
wire   [8:0] zext_ln140_fu_1949_p1;
wire   [8:0] zext_ln141_fu_1958_p1;
wire   [8:0] zext_ln142_fu_1967_p1;
wire   [8:0] zext_ln143_fu_1976_p1;
wire   [8:0] zext_ln144_fu_1985_p1;
wire   [0:0] icmp_ln162_fu_1994_p2;
wire   [0:0] icmp_ln164_fu_1998_p2;
wire   [1:0] select_ln162_fu_2002_p3;
wire   [0:0] icmp_ln169_fu_2024_p2;
wire   [0:0] icmp_ln171_fu_2028_p2;
wire   [0:0] or_ln169_fu_2040_p2;
wire   [1:0] select_ln169_fu_2032_p3;
wire   [0:0] icmp_ln162_1_fu_2054_p2;
wire   [0:0] icmp_ln164_1_fu_2058_p2;
wire   [0:0] or_ln162_1_fu_2070_p2;
wire   [1:0] select_ln162_2_fu_2062_p3;
wire   [0:0] icmp_ln169_1_fu_2084_p2;
wire   [0:0] icmp_ln171_1_fu_2088_p2;
wire   [1:0] select_ln169_2_fu_2092_p3;
wire   [0:0] icmp_ln162_2_fu_2114_p2;
wire   [0:0] icmp_ln164_2_fu_2118_p2;
wire   [0:0] or_ln162_2_fu_2130_p2;
wire   [1:0] select_ln162_4_fu_2122_p3;
wire   [0:0] icmp_ln162_3_fu_2144_p2;
wire   [0:0] icmp_ln164_3_fu_2148_p2;
wire   [0:0] or_ln162_3_fu_2160_p2;
wire   [1:0] select_ln162_6_fu_2152_p3;
wire   [0:0] icmp_ln162_4_fu_2174_p2;
wire   [0:0] icmp_ln164_4_fu_2178_p2;
wire   [0:0] or_ln162_4_fu_2190_p2;
wire   [1:0] select_ln162_8_fu_2182_p3;
wire   [0:0] icmp_ln162_5_fu_2204_p2;
wire   [0:0] icmp_ln164_5_fu_2208_p2;
wire   [0:0] or_ln162_5_fu_2220_p2;
wire   [1:0] select_ln162_10_fu_2212_p3;
wire   [0:0] icmp_ln162_6_fu_2234_p2;
wire   [0:0] icmp_ln164_6_fu_2238_p2;
wire   [0:0] or_ln162_6_fu_2250_p2;
wire   [1:0] select_ln162_12_fu_2242_p3;
wire   [0:0] icmp_ln162_7_fu_2264_p2;
wire   [0:0] icmp_ln164_7_fu_2268_p2;
wire   [0:0] or_ln162_7_fu_2280_p2;
wire   [1:0] select_ln162_14_fu_2272_p3;
wire   [1:0] flag_val_2_fu_2076_p3;
wire   [0:0] icmp_ln192_fu_2294_p2;
wire   [1:0] flag_val_4_fu_2136_p3;
wire   [0:0] icmp_ln192_1_fu_2306_p2;
wire   [1:0] flag_val_6_fu_2166_p3;
wire   [0:0] icmp_ln192_2_fu_2318_p2;
wire   [1:0] flag_val_8_fu_2196_p3;
wire   [0:0] icmp_ln192_3_fu_2330_p2;
wire   [1:0] flag_val_10_fu_2226_p3;
wire   [0:0] icmp_ln192_4_fu_2342_p2;
wire   [1:0] flag_val_12_fu_2256_p3;
wire   [0:0] icmp_ln192_5_fu_2354_p2;
wire   [1:0] flag_val_14_fu_2286_p3;
wire   [0:0] icmp_ln192_6_fu_2366_p2;
wire   [1:0] flag_val_1_fu_2046_p3;
wire   [0:0] icmp_ln192_7_fu_2378_p2;
wire   [0:0] icmp_ln192_8_fu_2390_p2;
wire   [0:0] icmp_ln49_5_fu_2402_p2;
wire   [0:0] icmp_ln50_5_fu_2416_p2;
wire   [0:0] icmp_ln59_1_fu_2472_p2;
wire   [0:0] icmp_ln60_1_fu_2484_p2;
wire   [8:0] select_ln76_fu_2496_p3;
wire   [0:0] icmp_ln76_1_fu_2501_p2;
wire   [7:0] trunc_ln76_fu_2506_p1;
wire   [7:0] a0_fu_2510_p3;
wire   [0:0] icmp_ln77_fu_2521_p2;
wire   [8:0] zext_ln77_fu_2517_p1;
wire   [8:0] select_ln77_fu_2525_p3;
wire   [0:0] icmp_ln77_2_fu_2531_p2;
wire   [7:0] trunc_ln77_fu_2537_p1;
wire   [8:0] select_ln91_1_fu_2554_p3;
wire   [0:0] icmp_ln91_1_fu_2559_p2;
wire   [0:0] icmp_ln92_fu_2571_p2;
wire   [8:0] b0_1_fu_2564_p3;
wire   [8:0] select_ln92_1_fu_2575_p3;
wire   [0:0] icmp_ln92_1_fu_2581_p2;
wire   [0:0] icmp_ln169_2_fu_2644_p2;
wire   [0:0] icmp_ln171_2_fu_2648_p2;
wire   [0:0] or_ln169_2_fu_2660_p2;
wire   [1:0] select_ln169_4_fu_2652_p3;
wire   [0:0] icmp_ln169_3_fu_2674_p2;
wire   [0:0] icmp_ln171_3_fu_2678_p2;
wire   [0:0] or_ln169_3_fu_2690_p2;
wire   [1:0] select_ln169_6_fu_2682_p3;
wire   [0:0] icmp_ln169_4_fu_2704_p2;
wire   [0:0] icmp_ln171_4_fu_2708_p2;
wire   [0:0] or_ln169_4_fu_2720_p2;
wire   [1:0] select_ln169_8_fu_2712_p3;
wire   [0:0] icmp_ln169_5_fu_2734_p2;
wire   [0:0] icmp_ln171_5_fu_2738_p2;
wire   [0:0] or_ln169_5_fu_2750_p2;
wire   [1:0] select_ln169_10_fu_2742_p3;
wire   [0:0] icmp_ln169_6_fu_2764_p2;
wire   [0:0] icmp_ln171_6_fu_2768_p2;
wire   [0:0] or_ln169_6_fu_2780_p2;
wire   [1:0] select_ln169_12_fu_2772_p3;
wire   [0:0] icmp_ln169_7_fu_2794_p2;
wire   [0:0] icmp_ln171_7_fu_2798_p2;
wire   [0:0] or_ln169_7_fu_2810_p2;
wire   [1:0] select_ln169_14_fu_2802_p3;
wire   [3:0] select_ln197_fu_2824_p3;
wire   [3:0] select_ln192_fu_2831_p3;
wire   [3:0] select_ln197_1_fu_2838_p3;
wire   [3:0] select_ln197_2_fu_2845_p3;
wire   [3:0] select_ln192_1_fu_2852_p3;
wire   [3:0] select_ln197_3_fu_2859_p3;
wire   [3:0] count_fu_2866_p3;
wire   [3:0] count_1_fu_2879_p3;
wire   [3:0] count_2_fu_2886_p2;
wire   [3:0] add_ln197_fu_2898_p2;
wire   [1:0] flag_val_5_fu_2666_p3;
wire   [0:0] icmp_ln192_9_fu_2911_p2;
wire   [1:0] flag_val_7_fu_2696_p3;
wire   [0:0] icmp_ln192_10_fu_2921_p2;
wire   [1:0] flag_val_9_fu_2726_p3;
wire   [0:0] icmp_ln192_11_fu_2933_p2;
wire   [1:0] flag_val_11_fu_2756_p3;
wire   [0:0] icmp_ln192_12_fu_2945_p2;
wire   [1:0] flag_val_13_fu_2786_p3;
wire   [0:0] icmp_ln192_13_fu_2957_p2;
wire   [1:0] flag_val_15_fu_2816_p3;
wire   [0:0] icmp_ln192_14_fu_2969_p2;
wire   [0:0] icmp_ln192_15_fu_2981_p2;
wire   [8:0] select_ln49_6_fu_2991_p3;
wire   [0:0] icmp_ln54_5_fu_3021_p2;
wire   [8:0] select_ln50_6_fu_2996_p3;
wire   [0:0] icmp_ln55_5_fu_3033_p2;
wire   [8:0] select_ln49_7_fu_3001_p3;
wire   [0:0] icmp_ln54_6_fu_3045_p2;
wire   [8:0] select_ln50_7_fu_3006_p3;
wire   [0:0] icmp_ln55_6_fu_3059_p2;
wire   [0:0] icmp_ln54_7_fu_3073_p2;
wire   [0:0] icmp_ln55_7_fu_3085_p2;
wire   [8:0] select_ln54_4_fu_3011_p3;
wire   [0:0] icmp_ln59_2_fu_3097_p2;
wire   [8:0] select_ln55_4_fu_3016_p3;
wire   [0:0] icmp_ln60_2_fu_3109_p2;
wire   [8:0] select_ln54_5_fu_3026_p3;
wire   [0:0] icmp_ln59_3_fu_3121_p2;
wire   [8:0] select_ln55_5_fu_3038_p3;
wire   [0:0] icmp_ln60_3_fu_3133_p2;
wire   [8:0] select_ln54_6_fu_3051_p3;
wire   [0:0] icmp_ln59_4_fu_3145_p2;
wire   [8:0] select_ln55_6_fu_3065_p3;
wire   [0:0] icmp_ln60_4_fu_3159_p2;
wire   [8:0] select_ln54_7_fu_3078_p3;
wire   [0:0] icmp_ln59_5_fu_3173_p2;
wire   [8:0] select_ln55_7_fu_3090_p3;
wire   [0:0] icmp_ln60_5_fu_3187_p2;
wire   [0:0] icmp_ln59_6_fu_3201_p2;
wire   [0:0] icmp_ln60_6_fu_3213_p2;
wire   [0:0] icmp_ln59_7_fu_3225_p2;
wire   [0:0] icmp_ln60_7_fu_3237_p2;
wire   [8:0] zext_ln76_fu_3249_p1;
wire   [8:0] select_ln76_2_fu_3252_p3;
wire   [0:0] icmp_ln76_3_fu_3257_p2;
wire   [7:0] trunc_ln76_1_fu_3263_p1;
wire   [7:0] a0_2_fu_3267_p3;
wire   [0:0] icmp_ln77_3_fu_3278_p2;
wire   [8:0] zext_ln77_1_fu_3274_p1;
wire   [8:0] select_ln77_2_fu_3282_p3;
wire   [0:0] icmp_ln77_4_fu_3288_p2;
wire   [7:0] trunc_ln77_1_fu_3294_p1;
wire   [8:0] select_ln91_fu_3311_p3;
wire   [0:0] icmp_ln91_3_fu_3316_p2;
wire   [0:0] icmp_ln92_2_fu_3328_p2;
wire   [8:0] b0_3_fu_3321_p3;
wire   [8:0] select_ln92_fu_3332_p3;
wire   [0:0] icmp_ln92_3_fu_3338_p2;
wire   [0:0] icmp_ln194_1_fu_3365_p2;
wire   [3:0] count_4_fu_3375_p3;
wire   [3:0] count_5_fu_3381_p2;
wire   [0:0] icmp_ln194_2_fu_3387_p2;
wire   [3:0] add_ln197_1_fu_3393_p2;
wire   [3:0] count_6_fu_3404_p3;
wire   [0:0] iscorner_1_fu_3357_p2;
wire   [0:0] and_ln192_17_fu_3361_p2;
wire   [0:0] and_ln192_18_fu_3370_p2;
wire   [0:0] and_ln192_19_fu_3399_p2;
wire   [0:0] or_ln202_2_fu_3436_p2;
wire   [0:0] or_ln202_1_fu_3430_p2;
wire   [8:0] zext_ln76_1_fu_3448_p1;
wire   [8:0] select_ln76_4_fu_3451_p3;
wire   [0:0] icmp_ln76_5_fu_3456_p2;
wire   [7:0] trunc_ln76_2_fu_3462_p1;
wire   [7:0] a0_4_fu_3466_p3;
wire   [0:0] icmp_ln77_5_fu_3477_p2;
wire   [8:0] zext_ln77_2_fu_3473_p1;
wire   [8:0] select_ln77_4_fu_3481_p3;
wire   [0:0] icmp_ln77_6_fu_3487_p2;
wire   [7:0] trunc_ln77_2_fu_3493_p1;
wire   [8:0] select_ln91_3_fu_3509_p3;
wire   [0:0] icmp_ln91_5_fu_3514_p2;
wire   [0:0] icmp_ln92_4_fu_3526_p2;
wire   [8:0] b0_5_fu_3519_p3;
wire   [8:0] select_ln92_3_fu_3530_p3;
wire   [0:0] icmp_ln92_5_fu_3536_p2;
wire   [3:0] count_8_fu_3558_p2;
wire   [0:0] icmp_ln194_4_fu_3563_p2;
wire   [3:0] count_9_fu_3574_p3;
wire   [0:0] icmp_ln194_5_fu_3580_p2;
wire   [3:0] count_10_fu_3591_p3;
wire   [4:0] zext_ln186_fu_3598_p1;
wire   [4:0] count_11_fu_3602_p2;
wire   [0:0] icmp_ln194_6_fu_3608_p2;
wire   [4:0] add_ln197_3_fu_3614_p2;
wire   [0:0] and_ln192_20_fu_3554_p2;
wire   [0:0] and_ln192_21_fu_3569_p2;
wire   [0:0] and_ln192_22_fu_3586_p2;
wire   [0:0] and_ln192_23_fu_3620_p2;
wire   [0:0] or_ln202_5_fu_3638_p2;
wire   [0:0] or_ln202_4_fu_3632_p2;
wire   [0:0] or_ln202_6_fu_3644_p2;
wire   [8:0] zext_ln76_2_fu_3655_p1;
wire   [8:0] select_ln76_6_fu_3658_p3;
wire   [0:0] icmp_ln76_7_fu_3663_p2;
wire   [7:0] trunc_ln76_3_fu_3669_p1;
wire   [7:0] a0_6_fu_3673_p3;
wire   [0:0] icmp_ln77_7_fu_3684_p2;
wire   [8:0] zext_ln77_3_fu_3680_p1;
wire   [8:0] select_ln77_6_fu_3688_p3;
wire   [0:0] icmp_ln77_8_fu_3694_p2;
wire   [7:0] trunc_ln77_3_fu_3700_p1;
wire   [8:0] select_ln91_5_fu_3716_p3;
wire   [0:0] icmp_ln91_7_fu_3721_p2;
wire   [0:0] icmp_ln92_6_fu_3733_p2;
wire   [8:0] b0_7_fu_3726_p3;
wire   [8:0] select_ln92_5_fu_3737_p3;
wire   [0:0] icmp_ln92_7_fu_3743_p2;
wire   [0:0] icmp_ln194_7_fu_3761_p2;
wire   [4:0] count_13_fu_3771_p3;
wire   [4:0] count_14_fu_3777_p2;
wire   [0:0] icmp_ln194_8_fu_3783_p2;
wire   [4:0] add_ln197_4_fu_3789_p2;
wire   [4:0] count_15_fu_3800_p3;
wire   [0:0] and_ln192_24_fu_3766_p2;
wire   [0:0] and_ln192_25_fu_3795_p2;
wire   [8:0] zext_ln76_3_fu_3826_p1;
wire   [8:0] select_ln76_8_fu_3829_p3;
wire   [0:0] icmp_ln76_9_fu_3834_p2;
wire   [7:0] trunc_ln76_4_fu_3840_p1;
wire   [7:0] a0_8_fu_3844_p3;
wire   [0:0] icmp_ln77_9_fu_3855_p2;
wire   [8:0] zext_ln77_4_fu_3851_p1;
wire   [8:0] select_ln77_8_fu_3859_p3;
wire   [0:0] icmp_ln77_10_fu_3865_p2;
wire   [7:0] trunc_ln77_4_fu_3871_p1;
wire   [8:0] select_ln91_7_fu_3887_p3;
wire   [0:0] icmp_ln91_9_fu_3892_p2;
wire   [0:0] icmp_ln92_8_fu_3904_p2;
wire   [8:0] b0_9_fu_3897_p3;
wire   [8:0] select_ln92_7_fu_3908_p3;
wire   [0:0] icmp_ln92_9_fu_3914_p2;
wire   [4:0] count_17_fu_3936_p2;
wire   [0:0] icmp_ln194_10_fu_3941_p2;
wire   [4:0] add_ln197_5_fu_3947_p2;
wire   [4:0] count_18_fu_3957_p3;
wire   [4:0] add_ln197_6_fu_3977_p2;
wire   [0:0] and_ln192_26_fu_3932_p2;
wire   [0:0] and_ln192_27_fu_3952_p2;
wire   [0:0] or_ln202_9_fu_3990_p2;
wire   [8:0] zext_ln76_4_fu_4001_p1;
wire   [8:0] select_ln76_10_fu_4004_p3;
wire   [0:0] icmp_ln76_11_fu_4009_p2;
wire   [7:0] trunc_ln76_5_fu_4015_p1;
wire   [7:0] a0_10_fu_4019_p3;
wire   [0:0] icmp_ln77_11_fu_4030_p2;
wire   [8:0] zext_ln77_5_fu_4026_p1;
wire   [8:0] select_ln77_10_fu_4034_p3;
wire   [0:0] icmp_ln77_12_fu_4040_p2;
wire   [7:0] trunc_ln77_5_fu_4046_p1;
wire   [8:0] select_ln91_9_fu_4062_p3;
wire   [0:0] icmp_ln91_11_fu_4067_p2;
wire   [0:0] icmp_ln92_10_fu_4079_p2;
wire   [8:0] b0_11_fu_4072_p3;
wire   [8:0] select_ln92_9_fu_4083_p3;
wire   [0:0] icmp_ln92_11_fu_4089_p2;
wire   [4:0] count_20_fu_4111_p2;
wire   [0:0] icmp_ln194_12_fu_4116_p2;
wire   [0:0] icmp_ln194_13_fu_4127_p2;
wire   [4:0] count_22_fu_4137_p3;
wire   [4:0] count_23_fu_4143_p2;
wire   [4:0] add_ln197_7_fu_4155_p2;
wire   [0:0] icmp_ln197_fu_4161_p2;
wire   [0:0] and_ln192_28_fu_4107_p2;
wire   [0:0] and_ln192_29_fu_4122_p2;
wire   [0:0] icmp_ln194_14_fu_4149_p2;
wire   [0:0] and_ln192_31_fu_4167_p2;
wire   [0:0] or_ln202_12_fu_4178_p2;
wire   [0:0] and_ln202_fu_4184_p2;
wire   [0:0] and_ln192_30_fu_4132_p2;
wire   [0:0] or_ln202_13_fu_4189_p2;
wire   [0:0] or_ln202_11_fu_4172_p2;
wire   [0:0] or_ln202_14_fu_4195_p2;
wire   [8:0] zext_ln76_5_fu_4206_p1;
wire   [8:0] select_ln76_12_fu_4209_p3;
wire   [0:0] icmp_ln76_13_fu_4214_p2;
wire   [7:0] trunc_ln76_6_fu_4220_p1;
wire   [7:0] a0_12_fu_4224_p3;
wire   [0:0] icmp_ln77_13_fu_4235_p2;
wire   [8:0] zext_ln77_6_fu_4231_p1;
wire   [8:0] select_ln77_12_fu_4239_p3;
wire   [0:0] icmp_ln77_14_fu_4245_p2;
wire   [7:0] trunc_ln77_6_fu_4251_p1;
wire   [8:0] select_ln91_11_fu_4267_p3;
wire   [0:0] icmp_ln91_13_fu_4272_p2;
wire   [0:0] icmp_ln92_12_fu_4284_p2;
wire   [8:0] b0_13_fu_4277_p3;
wire   [8:0] select_ln92_11_fu_4288_p3;
wire   [0:0] icmp_ln92_13_fu_4294_p2;
wire   [0:0] icmp_ln91_14_fu_4308_p2;
wire   [8:0] zext_ln76_6_fu_4322_p1;
wire   [8:0] select_ln76_14_fu_4325_p3;
wire   [0:0] icmp_ln76_15_fu_4330_p2;
wire   [7:0] trunc_ln76_7_fu_4336_p1;
wire   [7:0] a0_14_fu_4340_p3;
wire   [0:0] icmp_ln77_15_fu_4351_p2;
wire   [8:0] zext_ln77_7_fu_4347_p1;
wire   [8:0] select_ln77_14_fu_4355_p3;
wire   [0:0] icmp_ln77_16_fu_4361_p2;
wire   [7:0] trunc_ln77_7_fu_4367_p1;
wire   [0:0] icmp_ln91_15_fu_4379_p2;
wire   [0:0] icmp_ln92_14_fu_4389_p2;
wire   [8:0] b0_15_fu_4383_p3;
wire   [8:0] select_ln92_13_fu_4393_p3;
wire   [0:0] icmp_ln92_15_fu_4399_p2;
wire   [7:0] trunc_ln92_fu_4405_p1;
wire   [7:0] trunc_ln92_1_fu_4409_p1;
wire   [7:0] b0_16_fu_4413_p3;
wire   [0:0] or_ln202_fu_4318_p2;
wire   [0:0] xor_ln435_1_fu_4427_p2;
wire   [0:0] and_ln202_1_fu_4432_p2;
wire   [0:0] xor_ln435_fu_4447_p2;
wire   [0:0] icmp_ln94_fu_4457_p2;
wire   [7:0] select_ln94_fu_4461_p3;
wire   [0:0] or_ln435_fu_4452_p2;
wire   [7:0] core_fu_4467_p2;
wire   [7:0] select_ln435_fu_4473_p3;
wire   [0:0] xor_ln440_fu_4488_p2;
wire   [0:0] or_ln440_fu_4493_p2;
wire   [7:0] select_ln202_fu_4481_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_done_reg = 1'b0;
end

fast_accel_mux_7_3_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 3 ),
    .din3_WIDTH( 3 ),
    .din4_WIDTH( 3 ),
    .din5_WIDTH( 3 ),
    .din6_WIDTH( 3 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
mux_7_3_3_1_1_U67(
    .din0(row_ind_15),
    .din1(row_ind_16),
    .din2(row_ind_17),
    .din3(row_ind_18),
    .din4(row_ind_19),
    .din5(row_ind_20),
    .din6(row_ind_21),
    .din7(sub_i273_i_cast),
    .dout(trunc_ln_fu_940_p9)
);

fast_accel_mux_7_3_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_7_3_8_1_1_U68(
    .din0(buf_load_reg_5047),
    .din1(buf_1_load_reg_5059),
    .din2(buf_2_load_reg_5071),
    .din3(buf_3_load_reg_5083),
    .din4(buf_4_load_reg_5095),
    .din5(buf_5_load_reg_5107),
    .din6(buf_6_load_reg_5035),
    .din7(trunc_ln_fu_940_p9),
    .dout(tmp_4_fu_952_p9)
);

fast_accel_mux_7_3_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_7_3_8_1_1_U69(
    .din0(buf_load_reg_5047),
    .din1(buf_1_load_reg_5059),
    .din2(buf_2_load_reg_5071),
    .din3(buf_3_load_reg_5083),
    .din4(buf_4_load_reg_5095),
    .din5(buf_5_load_reg_5107),
    .din6(buf_6_load_reg_5035),
    .din7(row_ind_17),
    .dout(tmp_1_fu_965_p9)
);

fast_accel_mux_7_3_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_7_3_8_1_1_U70(
    .din0(buf_load_reg_5047),
    .din1(buf_1_load_reg_5059),
    .din2(buf_2_load_reg_5071),
    .din3(buf_3_load_reg_5083),
    .din4(buf_4_load_reg_5095),
    .din5(buf_5_load_reg_5107),
    .din6(buf_6_load_reg_5035),
    .din7(row_ind_18),
    .dout(tmp_3_fu_984_p9)
);

fast_accel_mux_7_3_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_7_3_8_1_1_U71(
    .din0(buf_load_reg_5047),
    .din1(buf_1_load_reg_5059),
    .din2(buf_2_load_reg_5071),
    .din3(buf_3_load_reg_5083),
    .din4(buf_4_load_reg_5095),
    .din5(buf_5_load_reg_5107),
    .din6(buf_6_load_reg_5035),
    .din7(row_ind_19),
    .dout(tmp_9_fu_1003_p9)
);

fast_accel_mux_7_3_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_7_3_8_1_1_U72(
    .din0(buf_load_reg_5047_pp0_iter4_reg),
    .din1(buf_1_load_reg_5059_pp0_iter4_reg),
    .din2(buf_2_load_reg_5071_pp0_iter4_reg),
    .din3(buf_3_load_reg_5083_pp0_iter4_reg),
    .din4(buf_4_load_reg_5095_pp0_iter4_reg),
    .din5(buf_5_load_reg_5107_pp0_iter4_reg),
    .din6(buf_6_load_reg_5035_pp0_iter4_reg),
    .din7(row_ind_15),
    .dout(tmp_5_fu_1091_p9)
);

fast_accel_mux_7_3_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_7_3_8_1_1_U73(
    .din0(buf_load_reg_5047_pp0_iter4_reg),
    .din1(buf_1_load_reg_5059_pp0_iter4_reg),
    .din2(buf_2_load_reg_5071_pp0_iter4_reg),
    .din3(buf_3_load_reg_5083_pp0_iter4_reg),
    .din4(buf_4_load_reg_5095_pp0_iter4_reg),
    .din5(buf_5_load_reg_5107_pp0_iter4_reg),
    .din6(buf_6_load_reg_5035_pp0_iter4_reg),
    .din7(row_ind_16),
    .dout(tmp_8_fu_1109_p9)
);

fast_accel_mux_7_3_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_7_3_8_1_1_U74(
    .din0(buf_load_reg_5047_pp0_iter4_reg),
    .din1(buf_1_load_reg_5059_pp0_iter4_reg),
    .din2(buf_2_load_reg_5071_pp0_iter4_reg),
    .din3(buf_3_load_reg_5083_pp0_iter4_reg),
    .din4(buf_4_load_reg_5095_pp0_iter4_reg),
    .din5(buf_5_load_reg_5107_pp0_iter4_reg),
    .din6(buf_6_load_reg_5035_pp0_iter4_reg),
    .din7(row_ind_20),
    .dout(tmp_s_fu_1127_p9)
);

fast_accel_mux_7_3_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_7_3_8_1_1_U75(
    .din0(buf_load_reg_5047_pp0_iter4_reg),
    .din1(buf_1_load_reg_5059_pp0_iter4_reg),
    .din2(buf_2_load_reg_5071_pp0_iter4_reg),
    .din3(buf_3_load_reg_5083_pp0_iter4_reg),
    .din4(buf_4_load_reg_5095_pp0_iter4_reg),
    .din5(buf_5_load_reg_5107_pp0_iter4_reg),
    .din6(buf_6_load_reg_5035_pp0_iter4_reg),
    .din7(row_ind_21),
    .dout(tmp_2_fu_1145_p9)
);

fast_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter15_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln275_fu_855_p2 == 1'd1))) begin
            col_4_fu_174 <= col_5_fu_861_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            col_4_fu_174 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_10_fu_202 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_10_fu_202 <= src_buf_55_fu_1594_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_11_fu_206 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_11_fu_206 <= src_buf_56_fu_1587_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_12_fu_210 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_12_fu_210 <= src_buf_48_fu_1177_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_13_fu_234 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_13_fu_234 <= src_buf_47_fu_1036_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_14_fu_214 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
            src_buf_14_fu_214 <= src_buf_57_fu_2610_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_15_fu_218 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_15_fu_218 <= src_buf_58_fu_1581_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_16_fu_222 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_16_fu_222 <= src_buf_59_fu_1575_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_17_fu_226 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_17_fu_226 <= src_buf_60_fu_1569_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_18_fu_230 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_18_fu_230 <= src_buf_61_fu_1564_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_19_fu_238 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
            src_buf_19_fu_238 <= src_buf_62_fu_2605_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_1_fu_302 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_1_fu_302 <= src_buf_44_fu_1170_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_20_fu_242 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_20_fu_242 <= src_buf_63_fu_1558_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_21_fu_246 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_21_fu_246 <= src_buf_64_fu_1552_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_22_fu_250 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_22_fu_250 <= src_buf_65_fu_1546_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_23_fu_254 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_23_fu_254 <= src_buf_66_fu_1541_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_24_fu_262 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
            src_buf_24_fu_262 <= src_buf_67_fu_2600_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_25_fu_266 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_25_fu_266 <= src_buf_68_fu_1535_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_26_fu_270 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_26_fu_270 <= src_buf_69_fu_1529_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_27_fu_274 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_27_fu_274 <= src_buf_70_fu_1523_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_28_fu_278 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_28_fu_278 <= src_buf_71_fu_1518_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_29_fu_286 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            src_buf_29_fu_286 <= src_buf_72_fu_1909_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_2_fu_178 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
            src_buf_2_fu_178 <= src_buf_50_fu_2615_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_30_fu_290 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_30_fu_290 <= src_buf_73_fu_1511_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_31_fu_294 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_31_fu_294 <= src_buf_74_fu_1504_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_32_fu_298 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_32_fu_298 <= src_buf_75_fu_1497_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_33_fu_306 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            src_buf_33_fu_306 <= src_buf_76_fu_1904_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_34_fu_310 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_34_fu_310 <= src_buf_77_fu_1490_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_35_fu_314 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_35_fu_314 <= src_buf_78_fu_1483_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_3_fu_182 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            src_buf_3_fu_182 <= src_buf_51_fu_1914_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_4_fu_186 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_4_fu_186 <= src_buf_52_fu_1615_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_5_fu_190 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_5_fu_190 <= src_buf_49_fu_1184_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_6_fu_282 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_6_fu_282 <= src_buf_45_fu_1022_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_7_fu_258 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_7_fu_258 <= src_buf_46_fu_1029_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_8_fu_194 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
            src_buf_8_fu_194 <= src_buf_53_reg_5386_pp0_iter6_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_9_fu_198 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_9_fu_198 <= src_buf_54_fu_1601_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_fu_318 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_fu_318 <= src_buf_43_fu_1163_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        a0_11_reg_6053 <= a0_11_fu_4050_p3;
        a0_13_reg_6080 <= a0_13_fu_4255_p3;
        a0_15_reg_6103 <= a0_15_fu_4371_p3;
        a0_1_reg_5723 <= a0_1_fu_2541_p3;
        a0_3_reg_5897 <= a0_3_fu_3298_p3;
        a0_5_reg_5939 <= a0_5_fu_3497_p3;
        a0_7_reg_5972 <= a0_7_fu_3704_p3;
        a0_9_reg_6010 <= a0_9_fu_3875_p3;
        and_ln192_10_reg_5767 <= and_ln192_10_fu_2927_p2;
        and_ln192_11_reg_5773 <= and_ln192_11_fu_2939_p2;
        and_ln192_11_reg_5773_pp0_iter9_reg <= and_ln192_11_reg_5773;
        and_ln192_12_reg_5779 <= and_ln192_12_fu_2951_p2;
        and_ln192_12_reg_5779_pp0_iter9_reg <= and_ln192_12_reg_5779;
        and_ln192_13_reg_5785 <= and_ln192_13_fu_2963_p2;
        and_ln192_13_reg_5785_pp0_iter9_reg <= and_ln192_13_reg_5785;
        and_ln192_14_reg_5791 <= and_ln192_14_fu_2975_p2;
        and_ln192_14_reg_5791_pp0_iter9_reg <= and_ln192_14_reg_5791;
        and_ln192_15_reg_5797 <= and_ln192_15_fu_2986_p2;
        and_ln192_15_reg_5797_pp0_iter10_reg <= and_ln192_15_reg_5797_pp0_iter9_reg;
        and_ln192_15_reg_5797_pp0_iter9_reg <= and_ln192_15_reg_5797;
        and_ln192_1_reg_5599 <= and_ln192_1_fu_2312_p2;
        and_ln192_1_reg_5599_pp0_iter10_reg <= and_ln192_1_reg_5599_pp0_iter9_reg;
        and_ln192_1_reg_5599_pp0_iter11_reg <= and_ln192_1_reg_5599_pp0_iter10_reg;
        and_ln192_1_reg_5599_pp0_iter8_reg <= and_ln192_1_reg_5599;
        and_ln192_1_reg_5599_pp0_iter9_reg <= and_ln192_1_reg_5599_pp0_iter8_reg;
        and_ln192_2_reg_5606 <= and_ln192_2_fu_2324_p2;
        and_ln192_2_reg_5606_pp0_iter10_reg <= and_ln192_2_reg_5606_pp0_iter9_reg;
        and_ln192_2_reg_5606_pp0_iter11_reg <= and_ln192_2_reg_5606_pp0_iter10_reg;
        and_ln192_2_reg_5606_pp0_iter8_reg <= and_ln192_2_reg_5606;
        and_ln192_2_reg_5606_pp0_iter9_reg <= and_ln192_2_reg_5606_pp0_iter8_reg;
        and_ln192_3_reg_5613 <= and_ln192_3_fu_2336_p2;
        and_ln192_3_reg_5613_pp0_iter10_reg <= and_ln192_3_reg_5613_pp0_iter9_reg;
        and_ln192_3_reg_5613_pp0_iter11_reg <= and_ln192_3_reg_5613_pp0_iter10_reg;
        and_ln192_3_reg_5613_pp0_iter12_reg <= and_ln192_3_reg_5613_pp0_iter11_reg;
        and_ln192_3_reg_5613_pp0_iter8_reg <= and_ln192_3_reg_5613;
        and_ln192_3_reg_5613_pp0_iter9_reg <= and_ln192_3_reg_5613_pp0_iter8_reg;
        and_ln192_4_reg_5620 <= and_ln192_4_fu_2348_p2;
        and_ln192_4_reg_5620_pp0_iter10_reg <= and_ln192_4_reg_5620_pp0_iter9_reg;
        and_ln192_4_reg_5620_pp0_iter11_reg <= and_ln192_4_reg_5620_pp0_iter10_reg;
        and_ln192_4_reg_5620_pp0_iter12_reg <= and_ln192_4_reg_5620_pp0_iter11_reg;
        and_ln192_4_reg_5620_pp0_iter8_reg <= and_ln192_4_reg_5620;
        and_ln192_4_reg_5620_pp0_iter9_reg <= and_ln192_4_reg_5620_pp0_iter8_reg;
        and_ln192_5_reg_5627 <= and_ln192_5_fu_2360_p2;
        and_ln192_5_reg_5627_pp0_iter10_reg <= and_ln192_5_reg_5627_pp0_iter9_reg;
        and_ln192_5_reg_5627_pp0_iter11_reg <= and_ln192_5_reg_5627_pp0_iter10_reg;
        and_ln192_5_reg_5627_pp0_iter12_reg <= and_ln192_5_reg_5627_pp0_iter11_reg;
        and_ln192_5_reg_5627_pp0_iter8_reg <= and_ln192_5_reg_5627;
        and_ln192_5_reg_5627_pp0_iter9_reg <= and_ln192_5_reg_5627_pp0_iter8_reg;
        and_ln192_6_reg_5634 <= and_ln192_6_fu_2372_p2;
        and_ln192_6_reg_5634_pp0_iter10_reg <= and_ln192_6_reg_5634_pp0_iter9_reg;
        and_ln192_6_reg_5634_pp0_iter11_reg <= and_ln192_6_reg_5634_pp0_iter10_reg;
        and_ln192_6_reg_5634_pp0_iter12_reg <= and_ln192_6_reg_5634_pp0_iter11_reg;
        and_ln192_6_reg_5634_pp0_iter8_reg <= and_ln192_6_reg_5634;
        and_ln192_6_reg_5634_pp0_iter9_reg <= and_ln192_6_reg_5634_pp0_iter8_reg;
        and_ln192_7_reg_5640 <= and_ln192_7_fu_2384_p2;
        and_ln192_7_reg_5640_pp0_iter10_reg <= and_ln192_7_reg_5640_pp0_iter9_reg;
        and_ln192_7_reg_5640_pp0_iter11_reg <= and_ln192_7_reg_5640_pp0_iter10_reg;
        and_ln192_7_reg_5640_pp0_iter12_reg <= and_ln192_7_reg_5640_pp0_iter11_reg;
        and_ln192_7_reg_5640_pp0_iter8_reg <= and_ln192_7_reg_5640;
        and_ln192_7_reg_5640_pp0_iter9_reg <= and_ln192_7_reg_5640_pp0_iter8_reg;
        and_ln192_8_reg_5647 <= and_ln192_8_fu_2396_p2;
        and_ln192_8_reg_5647_pp0_iter8_reg <= and_ln192_8_reg_5647;
        and_ln192_9_reg_5761 <= and_ln192_9_fu_2916_p2;
        and_ln192_reg_5592 <= and_ln192_fu_2300_p2;
        and_ln192_reg_5592_pp0_iter10_reg <= and_ln192_reg_5592_pp0_iter9_reg;
        and_ln192_reg_5592_pp0_iter8_reg <= and_ln192_reg_5592;
        and_ln192_reg_5592_pp0_iter9_reg <= and_ln192_reg_5592_pp0_iter8_reg;
        and_ln202_2_reg_6115 <= and_ln202_2_fu_4438_p2;
        and_ln435_reg_4996 <= and_ln435_fu_921_p2;
        and_ln435_reg_4996_pp0_iter10_reg <= and_ln435_reg_4996_pp0_iter9_reg;
        and_ln435_reg_4996_pp0_iter11_reg <= and_ln435_reg_4996_pp0_iter10_reg;
        and_ln435_reg_4996_pp0_iter12_reg <= and_ln435_reg_4996_pp0_iter11_reg;
        and_ln435_reg_4996_pp0_iter13_reg <= and_ln435_reg_4996_pp0_iter12_reg;
        and_ln435_reg_4996_pp0_iter14_reg <= and_ln435_reg_4996_pp0_iter13_reg;
        and_ln435_reg_4996_pp0_iter3_reg <= and_ln435_reg_4996;
        and_ln435_reg_4996_pp0_iter4_reg <= and_ln435_reg_4996_pp0_iter3_reg;
        and_ln435_reg_4996_pp0_iter5_reg <= and_ln435_reg_4996_pp0_iter4_reg;
        and_ln435_reg_4996_pp0_iter6_reg <= and_ln435_reg_4996_pp0_iter5_reg;
        and_ln435_reg_4996_pp0_iter7_reg <= and_ln435_reg_4996_pp0_iter6_reg;
        and_ln435_reg_4996_pp0_iter8_reg <= and_ln435_reg_4996_pp0_iter7_reg;
        and_ln435_reg_4996_pp0_iter9_reg <= and_ln435_reg_4996_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        b0_10_reg_6021 <= b0_10_fu_3920_p3;
        b0_12_reg_6064 <= b0_12_fu_4095_p3;
        b0_14_reg_6091 <= b0_14_fu_4300_p3;
        b0_2_reg_5734 <= b0_2_fu_2587_p3;
        b0_4_reg_5908 <= b0_4_fu_3344_p3;
        b0_6_reg_5950 <= b0_6_fu_3542_p3;
        b0_8_reg_5983 <= b0_8_fu_3749_p3;
        buf_1_load_reg_5059_pp0_iter4_reg <= buf_1_load_reg_5059;
        buf_2_load_reg_5071_pp0_iter4_reg <= buf_2_load_reg_5071;
        buf_3_load_reg_5083_pp0_iter4_reg <= buf_3_load_reg_5083;
        buf_4_load_reg_5095_pp0_iter4_reg <= buf_4_load_reg_5095;
        buf_5_load_reg_5107_pp0_iter4_reg <= buf_5_load_reg_5107;
        buf_6_load_reg_5035_pp0_iter4_reg <= buf_6_load_reg_5035;
        buf_load_reg_5047_pp0_iter4_reg <= buf_load_reg_5047;
        cmp_i_i_i_reg_5002 <= cmp_i_i_i_fu_926_p2;
        cmp_i_i_i_reg_5002_pp0_iter3_reg <= cmp_i_i_i_reg_5002;
        cmp_i_i_i_reg_5002_pp0_iter4_reg <= cmp_i_i_i_reg_5002_pp0_iter3_reg;
        cmp_i_i_i_reg_5002_pp0_iter5_reg <= cmp_i_i_i_reg_5002_pp0_iter4_reg;
        cmp_i_i_i_reg_5002_pp0_iter6_reg <= cmp_i_i_i_reg_5002_pp0_iter5_reg;
        count_12_reg_5961 <= count_12_fu_3625_p3;
        count_16_reg_5999 <= count_16_fu_3813_p3;
        count_19_reg_6037 <= count_19_fu_3970_p3;
        count_21_reg_6042 <= count_21_fu_3983_p3;
        count_3_reg_5755 <= count_3_fu_2904_p3;
        count_7_reg_5924 <= count_7_fu_3417_p3;
        flag_val_3_reg_5587 <= flag_val_3_fu_2106_p3;
        flag_val_reg_5577 <= flag_val_fu_2016_p3;
        icmp_ln194_11_reg_6032 <= icmp_ln194_11_fu_3964_p2;
        icmp_ln194_3_reg_5919 <= icmp_ln194_3_fu_3411_p2;
        icmp_ln194_9_reg_5994 <= icmp_ln194_9_fu_3807_p2;
        icmp_ln194_reg_5750 <= icmp_ln194_fu_2892_p2;
        icmp_ln281_reg_4936_pp0_iter2_reg <= icmp_ln281_reg_4936_pp0_iter1_reg;
        icmp_ln281_reg_4936_pp0_iter3_reg <= icmp_ln281_reg_4936_pp0_iter2_reg;
        icmp_ln281_reg_4936_pp0_iter4_reg <= icmp_ln281_reg_4936_pp0_iter3_reg;
        icmp_ln440_reg_4952_pp0_iter10_reg <= icmp_ln440_reg_4952_pp0_iter9_reg;
        icmp_ln440_reg_4952_pp0_iter11_reg <= icmp_ln440_reg_4952_pp0_iter10_reg;
        icmp_ln440_reg_4952_pp0_iter12_reg <= icmp_ln440_reg_4952_pp0_iter11_reg;
        icmp_ln440_reg_4952_pp0_iter13_reg <= icmp_ln440_reg_4952_pp0_iter12_reg;
        icmp_ln440_reg_4952_pp0_iter14_reg <= icmp_ln440_reg_4952_pp0_iter13_reg;
        icmp_ln440_reg_4952_pp0_iter2_reg <= icmp_ln440_reg_4952_pp0_iter1_reg;
        icmp_ln440_reg_4952_pp0_iter3_reg <= icmp_ln440_reg_4952_pp0_iter2_reg;
        icmp_ln440_reg_4952_pp0_iter4_reg <= icmp_ln440_reg_4952_pp0_iter3_reg;
        icmp_ln440_reg_4952_pp0_iter5_reg <= icmp_ln440_reg_4952_pp0_iter4_reg;
        icmp_ln440_reg_4952_pp0_iter6_reg <= icmp_ln440_reg_4952_pp0_iter5_reg;
        icmp_ln440_reg_4952_pp0_iter7_reg <= icmp_ln440_reg_4952_pp0_iter6_reg;
        icmp_ln440_reg_4952_pp0_iter8_reg <= icmp_ln440_reg_4952_pp0_iter7_reg;
        icmp_ln440_reg_4952_pp0_iter9_reg <= icmp_ln440_reg_4952_pp0_iter8_reg;
        icmp_ln444_reg_4957_pp0_iter10_reg <= icmp_ln444_reg_4957_pp0_iter9_reg;
        icmp_ln444_reg_4957_pp0_iter11_reg <= icmp_ln444_reg_4957_pp0_iter10_reg;
        icmp_ln444_reg_4957_pp0_iter12_reg <= icmp_ln444_reg_4957_pp0_iter11_reg;
        icmp_ln444_reg_4957_pp0_iter13_reg <= icmp_ln444_reg_4957_pp0_iter12_reg;
        icmp_ln444_reg_4957_pp0_iter14_reg <= icmp_ln444_reg_4957_pp0_iter13_reg;
        icmp_ln444_reg_4957_pp0_iter15_reg <= icmp_ln444_reg_4957_pp0_iter14_reg;
        icmp_ln444_reg_4957_pp0_iter2_reg <= icmp_ln444_reg_4957_pp0_iter1_reg;
        icmp_ln444_reg_4957_pp0_iter3_reg <= icmp_ln444_reg_4957_pp0_iter2_reg;
        icmp_ln444_reg_4957_pp0_iter4_reg <= icmp_ln444_reg_4957_pp0_iter3_reg;
        icmp_ln444_reg_4957_pp0_iter5_reg <= icmp_ln444_reg_4957_pp0_iter4_reg;
        icmp_ln444_reg_4957_pp0_iter6_reg <= icmp_ln444_reg_4957_pp0_iter5_reg;
        icmp_ln444_reg_4957_pp0_iter7_reg <= icmp_ln444_reg_4957_pp0_iter6_reg;
        icmp_ln444_reg_4957_pp0_iter8_reg <= icmp_ln444_reg_4957_pp0_iter7_reg;
        icmp_ln444_reg_4957_pp0_iter9_reg <= icmp_ln444_reg_4957_pp0_iter8_reg;
        icmp_ln49_6_reg_5667 <= icmp_ln49_6_fu_2430_p2;
        icmp_ln49_7_reg_5677 <= icmp_ln49_7_fu_2442_p2;
        icmp_ln50_6_reg_5672 <= icmp_ln50_6_fu_2436_p2;
        icmp_ln50_7_reg_5682 <= icmp_ln50_7_fu_2447_p2;
        icmp_ln54_2_reg_5346 <= icmp_ln54_2_fu_1396_p2;
        icmp_ln54_3_reg_5477 <= icmp_ln54_3_fu_1851_p2;
        icmp_ln54_4_reg_5699 <= icmp_ln54_4_fu_2462_p2;
        icmp_ln54_reg_5336 <= icmp_ln54_fu_1384_p2;
        icmp_ln55_2_reg_5351 <= icmp_ln55_2_fu_1402_p2;
        icmp_ln55_3_reg_5482 <= icmp_ln55_3_fu_1856_p2;
        icmp_ln55_4_reg_5704 <= icmp_ln55_4_fu_2467_p2;
        icmp_ln55_reg_5341 <= icmp_ln55_fu_1390_p2;
        icmp_ln76_10_reg_6016 <= icmp_ln76_10_fu_3883_p2;
        icmp_ln76_12_reg_6059 <= icmp_ln76_12_fu_4058_p2;
        icmp_ln76_14_reg_6086 <= icmp_ln76_14_fu_4263_p2;
        icmp_ln76_2_reg_5729 <= icmp_ln76_2_fu_2549_p2;
        icmp_ln76_4_reg_5903 <= icmp_ln76_4_fu_3306_p2;
        icmp_ln76_6_reg_5945 <= icmp_ln76_6_fu_3505_p2;
        icmp_ln76_8_reg_5978 <= icmp_ln76_8_fu_3712_p2;
        icmp_ln76_reg_5501 <= icmp_ln76_fu_1889_p2;
        icmp_ln91_10_reg_6027 <= icmp_ln91_10_fu_3928_p2;
        icmp_ln91_12_reg_6070 <= icmp_ln91_12_fu_4103_p2;
        icmp_ln91_2_reg_5740 <= icmp_ln91_2_fu_2595_p2;
        icmp_ln91_4_reg_5914 <= icmp_ln91_4_fu_3352_p2;
        icmp_ln91_6_reg_5956 <= icmp_ln91_6_fu_3550_p2;
        icmp_ln91_8_reg_5989 <= icmp_ln91_8_fu_3757_p2;
        icmp_ln91_reg_5506 <= icmp_ln91_fu_1895_p2;
        iscorner_reg_5745 <= iscorner_fu_2873_p2;
        or_ln162_reg_5572 <= or_ln162_fu_2010_p2;
        or_ln169_1_reg_5582 <= or_ln169_1_fu_2100_p2;
        or_ln202_10_reg_6048 <= or_ln202_10_fu_3996_p2;
        or_ln202_15_reg_6075 <= or_ln202_15_fu_4201_p2;
        or_ln202_3_reg_5934 <= or_ln202_3_fu_3442_p2;
        or_ln202_7_reg_5967 <= or_ln202_7_fu_3650_p2;
        or_ln202_7_reg_5967_pp0_iter11_reg <= or_ln202_7_reg_5967;
        or_ln202_7_reg_5967_pp0_iter12_reg <= or_ln202_7_reg_5967_pp0_iter11_reg;
        or_ln202_7_reg_5967_pp0_iter13_reg <= or_ln202_7_reg_5967_pp0_iter12_reg;
        or_ln202_8_reg_6005 <= or_ln202_8_fu_3820_p2;
        select_ln440_reg_6120 <= select_ln440_fu_4498_p3;
        select_ln49_1_reg_5294 <= select_ln49_1_fu_1306_p3;
        select_ln49_2_reg_5308 <= select_ln49_2_fu_1334_p3;
        select_ln49_3_reg_5322 <= select_ln49_3_fu_1362_p3;
        select_ln49_3_reg_5322_pp0_iter6_reg <= select_ln49_3_reg_5322;
        select_ln49_4_reg_5423 <= select_ln49_4_fu_1789_p3;
        select_ln49_4_reg_5423_pp0_iter7_reg <= select_ln49_4_reg_5423;
        select_ln49_5_reg_5653 <= select_ln49_5_fu_2408_p3;
        select_ln49_reg_5280 <= select_ln49_fu_1278_p3;
        select_ln49_reg_5280_pp0_iter6_reg <= select_ln49_reg_5280;
        select_ln49_reg_5280_pp0_iter7_reg <= select_ln49_reg_5280_pp0_iter6_reg;
        select_ln50_1_reg_5301 <= select_ln50_1_fu_1320_p3;
        select_ln50_2_reg_5315 <= select_ln50_2_fu_1348_p3;
        select_ln50_3_reg_5329 <= select_ln50_3_fu_1376_p3;
        select_ln50_3_reg_5329_pp0_iter6_reg <= select_ln50_3_reg_5329;
        select_ln50_4_reg_5430 <= select_ln50_4_fu_1803_p3;
        select_ln50_4_reg_5430_pp0_iter7_reg <= select_ln50_4_reg_5430;
        select_ln50_5_reg_5660 <= select_ln50_5_fu_2422_p3;
        select_ln50_reg_5287 <= select_ln50_fu_1292_p3;
        select_ln50_reg_5287_pp0_iter6_reg <= select_ln50_reg_5287;
        select_ln50_reg_5287_pp0_iter7_reg <= select_ln50_reg_5287_pp0_iter6_reg;
        select_ln54_1_reg_5449 <= select_ln54_1_fu_1825_p3;
        select_ln54_1_reg_5449_pp0_iter7_reg <= select_ln54_1_reg_5449;
        select_ln54_2_reg_5465 <= select_ln54_2_fu_1841_p3;
        select_ln54_2_reg_5465_pp0_iter7_reg <= select_ln54_2_reg_5465;
        select_ln54_3_reg_5687 <= select_ln54_3_fu_2452_p3;
        select_ln54_reg_5437 <= select_ln54_fu_1811_p3;
        select_ln54_reg_5437_pp0_iter7_reg <= select_ln54_reg_5437;
        select_ln55_1_reg_5457 <= select_ln55_1_fu_1835_p3;
        select_ln55_1_reg_5457_pp0_iter7_reg <= select_ln55_1_reg_5457;
        select_ln55_2_reg_5471 <= select_ln55_2_fu_1846_p3;
        select_ln55_2_reg_5471_pp0_iter7_reg <= select_ln55_2_reg_5471;
        select_ln55_3_reg_5693 <= select_ln55_3_fu_2457_p3;
        select_ln55_reg_5443 <= select_ln55_fu_1816_p3;
        select_ln55_reg_5443_pp0_iter7_reg <= select_ln55_reg_5443;
        select_ln59_1_reg_5709 <= select_ln59_1_fu_2477_p3;
        select_ln59_2_reg_5803 <= select_ln59_2_fu_3102_p3;
        select_ln59_3_reg_5817 <= select_ln59_3_fu_3126_p3;
        select_ln59_3_reg_5817_pp0_iter9_reg <= select_ln59_3_reg_5817;
        select_ln59_4_reg_5833 <= select_ln59_4_fu_3151_p3;
        select_ln59_4_reg_5833_pp0_iter10_reg <= select_ln59_4_reg_5833_pp0_iter9_reg;
        select_ln59_4_reg_5833_pp0_iter9_reg <= select_ln59_4_reg_5833;
        select_ln59_5_reg_5849 <= select_ln59_5_fu_3179_p3;
        select_ln59_5_reg_5849_pp0_iter10_reg <= select_ln59_5_reg_5849_pp0_iter9_reg;
        select_ln59_5_reg_5849_pp0_iter11_reg <= select_ln59_5_reg_5849_pp0_iter10_reg;
        select_ln59_5_reg_5849_pp0_iter9_reg <= select_ln59_5_reg_5849;
        select_ln59_6_reg_5865 <= select_ln59_6_fu_3206_p3;
        select_ln59_6_reg_5865_pp0_iter10_reg <= select_ln59_6_reg_5865_pp0_iter9_reg;
        select_ln59_6_reg_5865_pp0_iter11_reg <= select_ln59_6_reg_5865_pp0_iter10_reg;
        select_ln59_6_reg_5865_pp0_iter12_reg <= select_ln59_6_reg_5865_pp0_iter11_reg;
        select_ln59_6_reg_5865_pp0_iter9_reg <= select_ln59_6_reg_5865;
        select_ln59_7_reg_5881 <= select_ln59_7_fu_3230_p3;
        select_ln59_7_reg_5881_pp0_iter10_reg <= select_ln59_7_reg_5881_pp0_iter9_reg;
        select_ln59_7_reg_5881_pp0_iter11_reg <= select_ln59_7_reg_5881_pp0_iter10_reg;
        select_ln59_7_reg_5881_pp0_iter12_reg <= select_ln59_7_reg_5881_pp0_iter11_reg;
        select_ln59_7_reg_5881_pp0_iter13_reg <= select_ln59_7_reg_5881_pp0_iter12_reg;
        select_ln59_7_reg_5881_pp0_iter9_reg <= select_ln59_7_reg_5881;
        select_ln59_reg_5487 <= select_ln59_fu_1867_p3;
        select_ln60_1_reg_5716 <= select_ln60_1_fu_2489_p3;
        select_ln60_2_reg_5810 <= select_ln60_2_fu_3114_p3;
        select_ln60_3_reg_5825 <= select_ln60_3_fu_3138_p3;
        select_ln60_3_reg_5825_pp0_iter9_reg <= select_ln60_3_reg_5825;
        select_ln60_4_reg_5841 <= select_ln60_4_fu_3165_p3;
        select_ln60_4_reg_5841_pp0_iter10_reg <= select_ln60_4_reg_5841_pp0_iter9_reg;
        select_ln60_4_reg_5841_pp0_iter9_reg <= select_ln60_4_reg_5841;
        select_ln60_5_reg_5857 <= select_ln60_5_fu_3193_p3;
        select_ln60_5_reg_5857_pp0_iter10_reg <= select_ln60_5_reg_5857_pp0_iter9_reg;
        select_ln60_5_reg_5857_pp0_iter11_reg <= select_ln60_5_reg_5857_pp0_iter10_reg;
        select_ln60_5_reg_5857_pp0_iter9_reg <= select_ln60_5_reg_5857;
        select_ln60_6_reg_5873 <= select_ln60_6_fu_3218_p3;
        select_ln60_6_reg_5873_pp0_iter10_reg <= select_ln60_6_reg_5873_pp0_iter9_reg;
        select_ln60_6_reg_5873_pp0_iter11_reg <= select_ln60_6_reg_5873_pp0_iter10_reg;
        select_ln60_6_reg_5873_pp0_iter12_reg <= select_ln60_6_reg_5873_pp0_iter11_reg;
        select_ln60_6_reg_5873_pp0_iter9_reg <= select_ln60_6_reg_5873;
        select_ln60_7_reg_5889 <= select_ln60_7_fu_3242_p3;
        select_ln60_7_reg_5889_pp0_iter10_reg <= select_ln60_7_reg_5889_pp0_iter9_reg;
        select_ln60_7_reg_5889_pp0_iter11_reg <= select_ln60_7_reg_5889_pp0_iter10_reg;
        select_ln60_7_reg_5889_pp0_iter12_reg <= select_ln60_7_reg_5889_pp0_iter11_reg;
        select_ln60_7_reg_5889_pp0_iter13_reg <= select_ln60_7_reg_5889_pp0_iter12_reg;
        select_ln60_7_reg_5889_pp0_iter9_reg <= select_ln60_7_reg_5889;
        select_ln60_reg_5494 <= select_ln60_fu_1881_p3;
        select_ln91_13_reg_6097 <= select_ln91_13_fu_4312_p3;
        src_buf_15_load_reg_5361_pp0_iter6_reg <= src_buf_15_load_reg_5361;
        src_buf_20_load_reg_5366_pp0_iter6_reg <= src_buf_20_load_reg_5366;
        src_buf_25_load_reg_5371_pp0_iter6_reg <= src_buf_25_load_reg_5371;
        src_buf_43_reg_5172 <= src_buf_43_fu_1163_p3;
        src_buf_44_reg_5177 <= src_buf_44_fu_1170_p3;
        src_buf_45_reg_5127 <= src_buf_45_fu_1022_p3;
        src_buf_45_reg_5127_pp0_iter5_reg <= src_buf_45_reg_5127;
        src_buf_45_reg_5127_pp0_iter6_reg <= src_buf_45_reg_5127_pp0_iter5_reg;
        src_buf_46_reg_5137 <= src_buf_46_fu_1029_p3;
        src_buf_46_reg_5137_pp0_iter5_reg <= src_buf_46_reg_5137;
        src_buf_46_reg_5137_pp0_iter6_reg <= src_buf_46_reg_5137_pp0_iter5_reg;
        src_buf_47_reg_5147 <= src_buf_47_fu_1036_p3;
        src_buf_47_reg_5147_pp0_iter5_reg <= src_buf_47_reg_5147;
        src_buf_47_reg_5147_pp0_iter6_reg <= src_buf_47_reg_5147_pp0_iter5_reg;
        src_buf_49_reg_5182 <= src_buf_49_fu_1184_p3;
        src_buf_49_reg_5182_pp0_iter6_reg <= src_buf_49_reg_5182;
        src_buf_53_reg_5386 <= src_buf_53_fu_1608_p3;
        src_buf_53_reg_5386_pp0_iter6_reg <= src_buf_53_reg_5386;
        sub_ln129_reg_5391 <= sub_ln129_fu_1760_p2;
        sub_ln129_reg_5391_pp0_iter7_reg <= sub_ln129_reg_5391;
        sub_ln130_reg_5200 <= sub_ln130_fu_1199_p2;
        sub_ln130_reg_5200_pp0_iter10_reg <= sub_ln130_reg_5200_pp0_iter9_reg;
        sub_ln130_reg_5200_pp0_iter6_reg <= sub_ln130_reg_5200;
        sub_ln130_reg_5200_pp0_iter7_reg <= sub_ln130_reg_5200_pp0_iter6_reg;
        sub_ln130_reg_5200_pp0_iter8_reg <= sub_ln130_reg_5200_pp0_iter7_reg;
        sub_ln130_reg_5200_pp0_iter9_reg <= sub_ln130_reg_5200_pp0_iter8_reg;
        sub_ln131_reg_5210 <= sub_ln131_fu_1209_p2;
        sub_ln131_reg_5210_pp0_iter6_reg <= sub_ln131_reg_5210;
        sub_ln131_reg_5210_pp0_iter7_reg <= sub_ln131_reg_5210_pp0_iter6_reg;
        sub_ln132_reg_5220 <= sub_ln132_fu_1218_p2;
        sub_ln132_reg_5220_pp0_iter10_reg <= sub_ln132_reg_5220_pp0_iter9_reg;
        sub_ln132_reg_5220_pp0_iter11_reg <= sub_ln132_reg_5220_pp0_iter10_reg;
        sub_ln132_reg_5220_pp0_iter6_reg <= sub_ln132_reg_5220;
        sub_ln132_reg_5220_pp0_iter7_reg <= sub_ln132_reg_5220_pp0_iter6_reg;
        sub_ln132_reg_5220_pp0_iter8_reg <= sub_ln132_reg_5220_pp0_iter7_reg;
        sub_ln132_reg_5220_pp0_iter9_reg <= sub_ln132_reg_5220_pp0_iter8_reg;
        sub_ln133_reg_5230 <= sub_ln133_fu_1227_p2;
        sub_ln133_reg_5230_pp0_iter6_reg <= sub_ln133_reg_5230;
        sub_ln133_reg_5230_pp0_iter7_reg <= sub_ln133_reg_5230_pp0_iter6_reg;
        sub_ln133_reg_5230_pp0_iter8_reg <= sub_ln133_reg_5230_pp0_iter7_reg;
        sub_ln134_reg_5240 <= sub_ln134_fu_1236_p2;
        sub_ln134_reg_5240_pp0_iter10_reg <= sub_ln134_reg_5240_pp0_iter9_reg;
        sub_ln134_reg_5240_pp0_iter11_reg <= sub_ln134_reg_5240_pp0_iter10_reg;
        sub_ln134_reg_5240_pp0_iter12_reg <= sub_ln134_reg_5240_pp0_iter11_reg;
        sub_ln134_reg_5240_pp0_iter6_reg <= sub_ln134_reg_5240;
        sub_ln134_reg_5240_pp0_iter7_reg <= sub_ln134_reg_5240_pp0_iter6_reg;
        sub_ln134_reg_5240_pp0_iter8_reg <= sub_ln134_reg_5240_pp0_iter7_reg;
        sub_ln134_reg_5240_pp0_iter9_reg <= sub_ln134_reg_5240_pp0_iter8_reg;
        sub_ln135_reg_5250 <= sub_ln135_fu_1246_p2;
        sub_ln135_reg_5250_pp0_iter6_reg <= sub_ln135_reg_5250;
        sub_ln135_reg_5250_pp0_iter7_reg <= sub_ln135_reg_5250_pp0_iter6_reg;
        sub_ln135_reg_5250_pp0_iter8_reg <= sub_ln135_reg_5250_pp0_iter7_reg;
        sub_ln135_reg_5250_pp0_iter9_reg <= sub_ln135_reg_5250_pp0_iter8_reg;
        sub_ln136_reg_5260 <= sub_ln136_fu_1256_p2;
        sub_ln136_reg_5260_pp0_iter10_reg <= sub_ln136_reg_5260_pp0_iter9_reg;
        sub_ln136_reg_5260_pp0_iter11_reg <= sub_ln136_reg_5260_pp0_iter10_reg;
        sub_ln136_reg_5260_pp0_iter12_reg <= sub_ln136_reg_5260_pp0_iter11_reg;
        sub_ln136_reg_5260_pp0_iter13_reg <= sub_ln136_reg_5260_pp0_iter12_reg;
        sub_ln136_reg_5260_pp0_iter6_reg <= sub_ln136_reg_5260;
        sub_ln136_reg_5260_pp0_iter7_reg <= sub_ln136_reg_5260_pp0_iter6_reg;
        sub_ln136_reg_5260_pp0_iter8_reg <= sub_ln136_reg_5260_pp0_iter7_reg;
        sub_ln136_reg_5260_pp0_iter9_reg <= sub_ln136_reg_5260_pp0_iter8_reg;
        sub_ln137_reg_5270 <= sub_ln137_fu_1266_p2;
        sub_ln137_reg_5270_pp0_iter10_reg <= sub_ln137_reg_5270_pp0_iter9_reg;
        sub_ln137_reg_5270_pp0_iter6_reg <= sub_ln137_reg_5270;
        sub_ln137_reg_5270_pp0_iter7_reg <= sub_ln137_reg_5270_pp0_iter6_reg;
        sub_ln137_reg_5270_pp0_iter8_reg <= sub_ln137_reg_5270_pp0_iter7_reg;
        sub_ln137_reg_5270_pp0_iter9_reg <= sub_ln137_reg_5270_pp0_iter8_reg;
        sub_ln138_reg_5403 <= sub_ln138_fu_1769_p2;
        sub_ln139_reg_5413 <= sub_ln139_fu_1778_p2;
        sub_ln139_reg_5413_pp0_iter10_reg <= sub_ln139_reg_5413_pp0_iter9_reg;
        sub_ln139_reg_5413_pp0_iter11_reg <= sub_ln139_reg_5413_pp0_iter10_reg;
        sub_ln139_reg_5413_pp0_iter7_reg <= sub_ln139_reg_5413;
        sub_ln139_reg_5413_pp0_iter8_reg <= sub_ln139_reg_5413_pp0_iter7_reg;
        sub_ln139_reg_5413_pp0_iter9_reg <= sub_ln139_reg_5413_pp0_iter8_reg;
        sub_ln140_reg_5516 <= sub_ln140_fu_1953_p2;
        sub_ln141_reg_5526 <= sub_ln141_fu_1962_p2;
        sub_ln141_reg_5526_pp0_iter10_reg <= sub_ln141_reg_5526_pp0_iter9_reg;
        sub_ln141_reg_5526_pp0_iter11_reg <= sub_ln141_reg_5526_pp0_iter10_reg;
        sub_ln141_reg_5526_pp0_iter12_reg <= sub_ln141_reg_5526_pp0_iter11_reg;
        sub_ln141_reg_5526_pp0_iter8_reg <= sub_ln141_reg_5526;
        sub_ln141_reg_5526_pp0_iter9_reg <= sub_ln141_reg_5526_pp0_iter8_reg;
        sub_ln142_reg_5536 <= sub_ln142_fu_1971_p2;
        sub_ln142_reg_5536_pp0_iter8_reg <= sub_ln142_reg_5536;
        sub_ln143_reg_5548 <= sub_ln143_fu_1980_p2;
        sub_ln143_reg_5548_pp0_iter10_reg <= sub_ln143_reg_5548_pp0_iter9_reg;
        sub_ln143_reg_5548_pp0_iter11_reg <= sub_ln143_reg_5548_pp0_iter10_reg;
        sub_ln143_reg_5548_pp0_iter12_reg <= sub_ln143_reg_5548_pp0_iter11_reg;
        sub_ln143_reg_5548_pp0_iter13_reg <= sub_ln143_reg_5548_pp0_iter12_reg;
        sub_ln143_reg_5548_pp0_iter8_reg <= sub_ln143_reg_5548;
        sub_ln143_reg_5548_pp0_iter9_reg <= sub_ln143_reg_5548_pp0_iter8_reg;
        sub_ln144_reg_5560 <= sub_ln144_fu_1989_p2;
        sub_ln144_reg_5560_pp0_iter8_reg <= sub_ln144_reg_5560;
        sub_ln144_reg_5560_pp0_iter9_reg <= sub_ln144_reg_5560_pp0_iter8_reg;
        sub_ln94_reg_6109 <= sub_ln94_fu_4421_p2;
        tmp_4_reg_5119 <= tmp_4_fu_952_p9;
        zext_ln129_reg_5188[7 : 0] <= zext_ln129_fu_1191_p1[7 : 0];
        zext_ln129_reg_5188_pp0_iter6_reg[7 : 0] <= zext_ln129_reg_5188[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln192_12_reg_5779) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln197_2_reg_5929 <= add_ln197_2_fu_3424_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln275_fu_855_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln281_reg_4947 <= and_ln281_fu_873_p2;
        icmp_ln281_reg_4936 <= icmp_ln281_fu_867_p2;
        icmp_ln440_reg_4952 <= icmp_ln440_fu_879_p2;
        icmp_ln444_reg_4957 <= icmp_ln444_fu_885_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln281_reg_4947_pp0_iter1_reg <= and_ln281_reg_4947;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        col_reg_4924 <= ap_sig_allocacmp_col;
        col_reg_4924_pp0_iter1_reg <= col_reg_4924;
        icmp_ln281_reg_4936_pp0_iter1_reg <= icmp_ln281_reg_4936;
        icmp_ln440_reg_4952_pp0_iter1_reg <= icmp_ln440_reg_4952;
        icmp_ln444_reg_4957_pp0_iter1_reg <= icmp_ln444_reg_4957;
        p_threshold_cast_cast_reg_4903[7 : 0] <= p_threshold_cast_cast_fu_655_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_1_load_reg_5059 <= buf_1_q0;
        buf_2_load_reg_5071 <= buf_2_q0;
        buf_3_load_reg_5083 <= buf_3_q0;
        buf_4_load_reg_5095 <= buf_4_q0;
        buf_5_load_reg_5107 <= buf_5_q0;
        buf_6_load_reg_5035 <= buf_6_q0;
        buf_load_reg_5047 <= buf_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp_i_i_i_reg_5002_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf_13_load_reg_5157 <= src_buf_13_fu_234;
        src_buf_6_load_reg_5167 <= src_buf_6_fu_282;
        src_buf_7_load_reg_5162 <= src_buf_7_fu_258;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp_i_i_i_reg_5002_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf_15_load_reg_5361 <= src_buf_15_fu_218;
        src_buf_20_load_reg_5366 <= src_buf_20_fu_242;
        src_buf_25_load_reg_5371 <= src_buf_25_fu_266;
        src_buf_30_load_reg_5376 <= src_buf_30_fu_290;
        src_buf_34_load_1_reg_5381 <= src_buf_34_fu_310;
        src_buf_4_load_1_reg_5356 <= src_buf_4_fu_186;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp_i_i_i_reg_5002_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf_3_load_1_reg_5511 <= src_buf_3_fu_182;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln275_fu_855_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter15_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_col = 13'd0;
    end else begin
        ap_sig_allocacmp_col = col_4_fu_174;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_1_ce0 = 1'b1;
    end else begin
        buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_1_ce1 = 1'b1;
    end else begin
        buf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln281_reg_4947) & (row_ind_21_read_reg_4897 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_1_we1 = 1'b1;
    end else begin
        buf_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_2_ce0 = 1'b1;
    end else begin
        buf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_2_ce1 = 1'b1;
    end else begin
        buf_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln281_reg_4947) & (row_ind_21_read_reg_4897 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_2_we1 = 1'b1;
    end else begin
        buf_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_3_ce0 = 1'b1;
    end else begin
        buf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_3_ce1 = 1'b1;
    end else begin
        buf_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln281_reg_4947) & (row_ind_21_read_reg_4897 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_3_we1 = 1'b1;
    end else begin
        buf_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_4_ce0 = 1'b1;
    end else begin
        buf_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_4_ce1 = 1'b1;
    end else begin
        buf_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln281_reg_4947) & (row_ind_21_read_reg_4897 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_4_we1 = 1'b1;
    end else begin
        buf_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_5_ce0 = 1'b1;
    end else begin
        buf_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_5_ce1 = 1'b1;
    end else begin
        buf_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln281_reg_4947) & (row_ind_21_read_reg_4897 == 3'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_5_we1 = 1'b1;
    end else begin
        buf_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_6_ce0 = 1'b1;
    end else begin
        buf_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_6_ce1 = 1'b1;
    end else begin
        buf_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((1'd1 == and_ln281_reg_4947) & (row_ind_21_read_reg_4897 == 3'd6)) | ((1'd1 == and_ln281_reg_4947) & (row_ind_21_read_reg_4897 == 3'd7))))) begin
        buf_6_we1 = 1'b1;
    end else begin
        buf_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_r_ce0 = 1'b1;
    end else begin
        buf_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_r_ce1 = 1'b1;
    end else begin
        buf_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln281_reg_4947) & (row_ind_21_read_reg_4897 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_r_we1 = 1'b1;
    end else begin
        buf_r_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln281_reg_4947) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grayin_mat_data_blk_n = grayin_mat_data_empty_n;
    end else begin
        grayin_mat_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln281_reg_4947) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grayin_mat_data_read = 1'b1;
    end else begin
        grayin_mat_data_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln444_reg_4957_pp0_iter15_reg == 1'd1))) begin
        imgOutput_data_blk_n = imgOutput_data_full_n;
    end else begin
        imgOutput_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln444_reg_4957_pp0_iter15_reg == 1'd1))) begin
        imgOutput_data_write = 1'b1;
    end else begin
        imgOutput_data_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_01084242_out_o = select_ln440_fu_4498_p3;
    end else begin
        p_0_0_01084242_out_o = p_0_0_01084242_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_01084242_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_01084242_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a0_10_fu_4019_p3 = ((icmp_ln76_11_fu_4009_p2[0:0] == 1'b1) ? a0_9_reg_6010 : trunc_ln76_5_fu_4015_p1);

assign a0_11_fu_4050_p3 = ((icmp_ln77_12_fu_4040_p2[0:0] == 1'b1) ? a0_10_fu_4019_p3 : trunc_ln77_5_fu_4046_p1);

assign a0_12_fu_4224_p3 = ((icmp_ln76_13_fu_4214_p2[0:0] == 1'b1) ? a0_11_reg_6053 : trunc_ln76_6_fu_4220_p1);

assign a0_13_fu_4255_p3 = ((icmp_ln77_14_fu_4245_p2[0:0] == 1'b1) ? a0_12_fu_4224_p3 : trunc_ln77_6_fu_4251_p1);

assign a0_14_fu_4340_p3 = ((icmp_ln76_15_fu_4330_p2[0:0] == 1'b1) ? a0_13_reg_6080 : trunc_ln76_7_fu_4336_p1);

assign a0_15_fu_4371_p3 = ((icmp_ln77_16_fu_4361_p2[0:0] == 1'b1) ? a0_14_fu_4340_p3 : trunc_ln77_7_fu_4367_p1);

assign a0_1_fu_2541_p3 = ((icmp_ln77_2_fu_2531_p2[0:0] == 1'b1) ? a0_fu_2510_p3 : trunc_ln77_fu_2537_p1);

assign a0_2_fu_3267_p3 = ((icmp_ln76_3_fu_3257_p2[0:0] == 1'b1) ? a0_1_reg_5723 : trunc_ln76_1_fu_3263_p1);

assign a0_3_fu_3298_p3 = ((icmp_ln77_4_fu_3288_p2[0:0] == 1'b1) ? a0_2_fu_3267_p3 : trunc_ln77_1_fu_3294_p1);

assign a0_4_fu_3466_p3 = ((icmp_ln76_5_fu_3456_p2[0:0] == 1'b1) ? a0_3_reg_5897 : trunc_ln76_2_fu_3462_p1);

assign a0_5_fu_3497_p3 = ((icmp_ln77_6_fu_3487_p2[0:0] == 1'b1) ? a0_4_fu_3466_p3 : trunc_ln77_2_fu_3493_p1);

assign a0_6_fu_3673_p3 = ((icmp_ln76_7_fu_3663_p2[0:0] == 1'b1) ? a0_5_reg_5939 : trunc_ln76_3_fu_3669_p1);

assign a0_7_fu_3704_p3 = ((icmp_ln77_8_fu_3694_p2[0:0] == 1'b1) ? a0_6_fu_3673_p3 : trunc_ln77_3_fu_3700_p1);

assign a0_8_fu_3844_p3 = ((icmp_ln76_9_fu_3834_p2[0:0] == 1'b1) ? a0_7_reg_5972 : trunc_ln76_4_fu_3840_p1);

assign a0_9_fu_3875_p3 = ((icmp_ln77_10_fu_3865_p2[0:0] == 1'b1) ? a0_8_fu_3844_p3 : trunc_ln77_4_fu_3871_p1);

assign a0_fu_2510_p3 = ((icmp_ln76_1_fu_2501_p2[0:0] == 1'b1) ? p_threshold : trunc_ln76_fu_2506_p1);

assign add_ln197_1_fu_3393_p2 = (count_4_fu_3375_p3 + 4'd2);

assign add_ln197_2_fu_3424_p2 = (count_7_fu_3417_p3 + 4'd2);

assign add_ln197_3_fu_3614_p2 = (zext_ln186_fu_3598_p1 + 5'd2);

assign add_ln197_4_fu_3789_p2 = (count_13_fu_3771_p3 + 5'd2);

assign add_ln197_5_fu_3947_p2 = (count_16_reg_5999 + 5'd2);

assign add_ln197_6_fu_3977_p2 = (count_19_fu_3970_p3 + 5'd2);

assign add_ln197_7_fu_4155_p2 = (count_22_fu_4137_p3 + 5'd2);

assign add_ln197_fu_2898_p2 = (count_1_fu_2879_p3 + 4'd2);

assign and_ln192_10_fu_2927_p2 = (or_ln169_2_fu_2660_p2 & icmp_ln192_10_fu_2921_p2);

assign and_ln192_11_fu_2939_p2 = (or_ln169_3_fu_2690_p2 & icmp_ln192_11_fu_2933_p2);

assign and_ln192_12_fu_2951_p2 = (or_ln169_4_fu_2720_p2 & icmp_ln192_12_fu_2945_p2);

assign and_ln192_13_fu_2963_p2 = (or_ln169_5_fu_2750_p2 & icmp_ln192_13_fu_2957_p2);

assign and_ln192_14_fu_2975_p2 = (or_ln169_6_fu_2780_p2 & icmp_ln192_14_fu_2969_p2);

assign and_ln192_15_fu_2986_p2 = (or_ln162_reg_5572 & icmp_ln192_15_fu_2981_p2);

assign and_ln192_17_fu_3361_p2 = (icmp_ln194_reg_5750 & and_ln192_8_reg_5647_pp0_iter8_reg);

assign and_ln192_18_fu_3370_p2 = (icmp_ln194_1_fu_3365_p2 & and_ln192_9_reg_5761);

assign and_ln192_19_fu_3399_p2 = (icmp_ln194_2_fu_3387_p2 & and_ln192_10_reg_5767);

assign and_ln192_1_fu_2312_p2 = (or_ln162_1_fu_2070_p2 & icmp_ln192_1_fu_2306_p2);

assign and_ln192_20_fu_3554_p2 = (icmp_ln194_3_reg_5919 & and_ln192_11_reg_5773_pp0_iter9_reg);

assign and_ln192_21_fu_3569_p2 = (icmp_ln194_4_fu_3563_p2 & and_ln192_12_reg_5779_pp0_iter9_reg);

assign and_ln192_22_fu_3586_p2 = (icmp_ln194_5_fu_3580_p2 & and_ln192_13_reg_5785_pp0_iter9_reg);

assign and_ln192_23_fu_3620_p2 = (icmp_ln194_6_fu_3608_p2 & and_ln192_14_reg_5791_pp0_iter9_reg);

assign and_ln192_24_fu_3766_p2 = (icmp_ln194_7_fu_3761_p2 & and_ln192_15_reg_5797_pp0_iter10_reg);

assign and_ln192_25_fu_3795_p2 = (icmp_ln194_8_fu_3783_p2 & and_ln192_reg_5592_pp0_iter10_reg);

assign and_ln192_26_fu_3932_p2 = (icmp_ln194_9_reg_5994 & and_ln192_1_reg_5599_pp0_iter11_reg);

assign and_ln192_27_fu_3952_p2 = (icmp_ln194_10_fu_3941_p2 & and_ln192_2_reg_5606_pp0_iter11_reg);

assign and_ln192_28_fu_4107_p2 = (icmp_ln194_11_reg_6032 & and_ln192_3_reg_5613_pp0_iter12_reg);

assign and_ln192_29_fu_4122_p2 = (icmp_ln194_12_fu_4116_p2 & and_ln192_4_reg_5620_pp0_iter12_reg);

assign and_ln192_2_fu_2324_p2 = (or_ln162_2_fu_2130_p2 & icmp_ln192_2_fu_2318_p2);

assign and_ln192_30_fu_4132_p2 = (icmp_ln194_13_fu_4127_p2 & and_ln192_5_reg_5627_pp0_iter12_reg);

assign and_ln192_31_fu_4167_p2 = (icmp_ln197_fu_4161_p2 & and_ln192_7_reg_5640_pp0_iter12_reg);

assign and_ln192_3_fu_2336_p2 = (or_ln162_3_fu_2160_p2 & icmp_ln192_3_fu_2330_p2);

assign and_ln192_4_fu_2348_p2 = (or_ln162_4_fu_2190_p2 & icmp_ln192_4_fu_2342_p2);

assign and_ln192_5_fu_2360_p2 = (or_ln162_5_fu_2220_p2 & icmp_ln192_5_fu_2354_p2);

assign and_ln192_6_fu_2372_p2 = (or_ln162_6_fu_2250_p2 & icmp_ln192_6_fu_2366_p2);

assign and_ln192_7_fu_2384_p2 = (or_ln162_7_fu_2280_p2 & icmp_ln192_7_fu_2378_p2);

assign and_ln192_8_fu_2396_p2 = (or_ln169_fu_2040_p2 & icmp_ln192_8_fu_2390_p2);

assign and_ln192_9_fu_2916_p2 = (or_ln169_1_reg_5582 & icmp_ln192_9_fu_2911_p2);

assign and_ln192_fu_2300_p2 = (or_ln162_fu_2010_p2 & icmp_ln192_fu_2294_p2);

assign and_ln202_1_fu_4432_p2 = (xor_ln435_1_fu_4427_p2 & or_ln202_fu_4318_p2);

assign and_ln202_2_fu_4438_p2 = (and_ln435_reg_4996_pp0_iter13_reg & and_ln202_1_fu_4432_p2);

assign and_ln202_fu_4184_p2 = (or_ln202_12_fu_4178_p2 & and_ln192_6_reg_5634_pp0_iter12_reg);

assign and_ln281_fu_873_p2 = (icmp_ln281_fu_867_p2 & cmp_i_i381_i);

assign and_ln435_fu_921_p2 = (icmp_ln435_fu_916_p2 & and_ln281_reg_4947_pp0_iter1_reg);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((1'd1 == and_ln281_reg_4947) & (grayin_mat_data_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (icmp_ln444_reg_4957_pp0_iter15_reg == 1'd1) & (imgOutput_data_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'd1 == and_ln281_reg_4947) & (grayin_mat_data_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (icmp_ln444_reg_4957_pp0_iter15_reg == 1'd1) & (imgOutput_data_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'd1 == and_ln281_reg_4947) & (grayin_mat_data_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (icmp_ln444_reg_4957_pp0_iter15_reg == 1'd1) & (imgOutput_data_full_n == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state17_pp0_stage0_iter16 = ((icmp_ln444_reg_4957_pp0_iter15_reg == 1'd1) & (imgOutput_data_full_n == 1'b0));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((1'd1 == and_ln281_reg_4947) & (grayin_mat_data_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign b0_10_fu_3920_p3 = ((icmp_ln92_9_fu_3914_p2[0:0] == 1'b1) ? b0_9_fu_3897_p3 : select_ln92_7_fu_3908_p3);

assign b0_11_fu_4072_p3 = ((icmp_ln91_11_fu_4067_p2[0:0] == 1'b1) ? b0_10_reg_6021 : select_ln91_9_fu_4062_p3);

assign b0_12_fu_4095_p3 = ((icmp_ln92_11_fu_4089_p2[0:0] == 1'b1) ? b0_11_fu_4072_p3 : select_ln92_9_fu_4083_p3);

assign b0_13_fu_4277_p3 = ((icmp_ln91_13_fu_4272_p2[0:0] == 1'b1) ? b0_12_reg_6064 : select_ln91_11_fu_4267_p3);

assign b0_14_fu_4300_p3 = ((icmp_ln92_13_fu_4294_p2[0:0] == 1'b1) ? b0_13_fu_4277_p3 : select_ln92_11_fu_4288_p3);

assign b0_15_fu_4383_p3 = ((icmp_ln91_15_fu_4379_p2[0:0] == 1'b1) ? b0_14_reg_6091 : select_ln91_13_reg_6097);

assign b0_16_fu_4413_p3 = ((icmp_ln92_15_fu_4399_p2[0:0] == 1'b1) ? trunc_ln92_fu_4405_p1 : trunc_ln92_1_fu_4409_p1);

assign b0_1_fu_2564_p3 = ((icmp_ln91_1_fu_2559_p2[0:0] == 1'b1) ? b0 : select_ln91_1_fu_2554_p3);

assign b0_2_fu_2587_p3 = ((icmp_ln92_1_fu_2581_p2[0:0] == 1'b1) ? b0_1_fu_2564_p3 : select_ln92_1_fu_2575_p3);

assign b0_3_fu_3321_p3 = ((icmp_ln91_3_fu_3316_p2[0:0] == 1'b1) ? b0_2_reg_5734 : select_ln91_fu_3311_p3);

assign b0_4_fu_3344_p3 = ((icmp_ln92_3_fu_3338_p2[0:0] == 1'b1) ? b0_3_fu_3321_p3 : select_ln92_fu_3332_p3);

assign b0_5_fu_3519_p3 = ((icmp_ln91_5_fu_3514_p2[0:0] == 1'b1) ? b0_4_reg_5908 : select_ln91_3_fu_3509_p3);

assign b0_6_fu_3542_p3 = ((icmp_ln92_5_fu_3536_p2[0:0] == 1'b1) ? b0_5_fu_3519_p3 : select_ln92_3_fu_3530_p3);

assign b0_7_fu_3726_p3 = ((icmp_ln91_7_fu_3721_p2[0:0] == 1'b1) ? b0_6_reg_5950 : select_ln91_5_fu_3716_p3);

assign b0_8_fu_3749_p3 = ((icmp_ln92_7_fu_3743_p2[0:0] == 1'b1) ? b0_7_fu_3726_p3 : select_ln92_5_fu_3737_p3);

assign b0_9_fu_3897_p3 = ((icmp_ln91_9_fu_3892_p2[0:0] == 1'b1) ? b0_8_reg_5983 : select_ln91_7_fu_3887_p3);

assign buf_1_address0 = conv_i188_i_fu_906_p1;

assign buf_1_address1 = zext_ln282_fu_896_p1;

assign buf_1_d1 = grayin_mat_data_dout;

assign buf_2_address0 = conv_i188_i_fu_906_p1;

assign buf_2_address1 = zext_ln282_fu_896_p1;

assign buf_2_d1 = grayin_mat_data_dout;

assign buf_3_address0 = conv_i188_i_fu_906_p1;

assign buf_3_address1 = zext_ln282_fu_896_p1;

assign buf_3_d1 = grayin_mat_data_dout;

assign buf_4_address0 = conv_i188_i_fu_906_p1;

assign buf_4_address1 = zext_ln282_fu_896_p1;

assign buf_4_d1 = grayin_mat_data_dout;

assign buf_5_address0 = conv_i188_i_fu_906_p1;

assign buf_5_address1 = zext_ln282_fu_896_p1;

assign buf_5_d1 = grayin_mat_data_dout;

assign buf_6_address0 = conv_i188_i_fu_906_p1;

assign buf_6_address1 = zext_ln282_fu_896_p1;

assign buf_6_d1 = grayin_mat_data_dout;

assign buf_r_address0 = conv_i188_i_fu_906_p1;

assign buf_r_address1 = zext_ln282_fu_896_p1;

assign buf_r_d1 = grayin_mat_data_dout;

assign cmp_i_i_i_fu_926_p2 = ((col_reg_4924_pp0_iter1_reg == 13'd0) ? 1'b1 : 1'b0);

assign col_5_fu_861_p2 = (ap_sig_allocacmp_col + 13'd1);

assign conv_i188_i_fu_906_p1 = col_reg_4924_pp0_iter1_reg;

assign core_fu_4467_p2 = ($signed(select_ln94_fu_4461_p3) + $signed(8'd255));

assign count_10_fu_3591_p3 = ((and_ln192_13_reg_5785_pp0_iter9_reg[0:0] == 1'b1) ? count_9_fu_3574_p3 : 4'd1);

assign count_11_fu_3602_p2 = (zext_ln186_fu_3598_p1 + 5'd1);

assign count_12_fu_3625_p3 = ((and_ln192_14_reg_5791_pp0_iter9_reg[0:0] == 1'b1) ? add_ln197_3_fu_3614_p2 : 5'd2);

assign count_13_fu_3771_p3 = ((and_ln192_15_reg_5797_pp0_iter10_reg[0:0] == 1'b1) ? count_12_reg_5961 : 5'd1);

assign count_14_fu_3777_p2 = (count_13_fu_3771_p3 + 5'd1);

assign count_15_fu_3800_p3 = ((and_ln192_reg_5592_pp0_iter10_reg[0:0] == 1'b1) ? add_ln197_4_fu_3789_p2 : 5'd2);

assign count_16_fu_3813_p3 = ((and_ln192_1_reg_5599_pp0_iter10_reg[0:0] == 1'b1) ? count_15_fu_3800_p3 : 5'd1);

assign count_17_fu_3936_p2 = (count_16_reg_5999 + 5'd1);

assign count_18_fu_3957_p3 = ((and_ln192_2_reg_5606_pp0_iter11_reg[0:0] == 1'b1) ? add_ln197_5_fu_3947_p2 : 5'd2);

assign count_19_fu_3970_p3 = ((and_ln192_3_reg_5613_pp0_iter11_reg[0:0] == 1'b1) ? count_18_fu_3957_p3 : 5'd1);

assign count_1_fu_2879_p3 = ((and_ln192_7_reg_5640[0:0] == 1'b1) ? count_fu_2866_p3 : 4'd1);

assign count_20_fu_4111_p2 = (count_19_reg_6037 + 5'd1);

assign count_21_fu_3983_p3 = ((and_ln192_4_reg_5620_pp0_iter11_reg[0:0] == 1'b1) ? add_ln197_6_fu_3977_p2 : 5'd2);

assign count_22_fu_4137_p3 = ((and_ln192_5_reg_5627_pp0_iter12_reg[0:0] == 1'b1) ? count_21_reg_6042 : 5'd1);

assign count_23_fu_4143_p2 = (count_22_fu_4137_p3 + 5'd1);

assign count_2_fu_2886_p2 = (count_1_fu_2879_p3 + 4'd1);

assign count_3_fu_2904_p3 = ((and_ln192_8_reg_5647[0:0] == 1'b1) ? add_ln197_fu_2898_p2 : 4'd2);

assign count_4_fu_3375_p3 = ((and_ln192_9_reg_5761[0:0] == 1'b1) ? count_3_reg_5755 : 4'd1);

assign count_5_fu_3381_p2 = (count_4_fu_3375_p3 + 4'd1);

assign count_6_fu_3404_p3 = ((and_ln192_10_reg_5767[0:0] == 1'b1) ? add_ln197_1_fu_3393_p2 : 4'd2);

assign count_7_fu_3417_p3 = ((and_ln192_11_reg_5773[0:0] == 1'b1) ? count_6_fu_3404_p3 : 4'd1);

assign count_8_fu_3558_p2 = (count_7_reg_5924 + 4'd1);

assign count_9_fu_3574_p3 = ((and_ln192_12_reg_5779_pp0_iter9_reg[0:0] == 1'b1) ? add_ln197_2_reg_5929 : 4'd2);

assign count_fu_2866_p3 = ((and_ln192_6_reg_5634[0:0] == 1'b1) ? select_ln197_3_fu_2859_p3 : 4'd2);

assign flag_val_10_fu_2226_p3 = ((or_ln162_5_fu_2220_p2[0:0] == 1'b1) ? select_ln162_10_fu_2212_p3 : 2'd0);

assign flag_val_11_fu_2756_p3 = ((or_ln169_5_fu_2750_p2[0:0] == 1'b1) ? select_ln169_10_fu_2742_p3 : 2'd0);

assign flag_val_12_fu_2256_p3 = ((or_ln162_6_fu_2250_p2[0:0] == 1'b1) ? select_ln162_12_fu_2242_p3 : 2'd0);

assign flag_val_13_fu_2786_p3 = ((or_ln169_6_fu_2780_p2[0:0] == 1'b1) ? select_ln169_12_fu_2772_p3 : 2'd0);

assign flag_val_14_fu_2286_p3 = ((or_ln162_7_fu_2280_p2[0:0] == 1'b1) ? select_ln162_14_fu_2272_p3 : 2'd0);

assign flag_val_15_fu_2816_p3 = ((or_ln169_7_fu_2810_p2[0:0] == 1'b1) ? select_ln169_14_fu_2802_p3 : 2'd0);

assign flag_val_1_fu_2046_p3 = ((or_ln169_fu_2040_p2[0:0] == 1'b1) ? select_ln169_fu_2032_p3 : 2'd0);

assign flag_val_2_fu_2076_p3 = ((or_ln162_1_fu_2070_p2[0:0] == 1'b1) ? select_ln162_2_fu_2062_p3 : 2'd0);

assign flag_val_3_fu_2106_p3 = ((or_ln169_1_fu_2100_p2[0:0] == 1'b1) ? select_ln169_2_fu_2092_p3 : 2'd0);

assign flag_val_4_fu_2136_p3 = ((or_ln162_2_fu_2130_p2[0:0] == 1'b1) ? select_ln162_4_fu_2122_p3 : 2'd0);

assign flag_val_5_fu_2666_p3 = ((or_ln169_2_fu_2660_p2[0:0] == 1'b1) ? select_ln169_4_fu_2652_p3 : 2'd0);

assign flag_val_6_fu_2166_p3 = ((or_ln162_3_fu_2160_p2[0:0] == 1'b1) ? select_ln162_6_fu_2152_p3 : 2'd0);

assign flag_val_7_fu_2696_p3 = ((or_ln169_3_fu_2690_p2[0:0] == 1'b1) ? select_ln169_6_fu_2682_p3 : 2'd0);

assign flag_val_8_fu_2196_p3 = ((or_ln162_4_fu_2190_p2[0:0] == 1'b1) ? select_ln162_8_fu_2182_p3 : 2'd0);

assign flag_val_9_fu_2726_p3 = ((or_ln169_4_fu_2720_p2[0:0] == 1'b1) ? select_ln169_8_fu_2712_p3 : 2'd0);

assign flag_val_fu_2016_p3 = ((or_ln162_fu_2010_p2[0:0] == 1'b1) ? select_ln162_fu_2002_p3 : 2'd0);

assign icmp_ln162_1_fu_2054_p2 = (($signed(sub_ln130_reg_5200_pp0_iter6_reg) > $signed(p_threshold_cast_cast_reg_4903)) ? 1'b1 : 1'b0);

assign icmp_ln162_2_fu_2114_p2 = (($signed(sub_ln131_reg_5210_pp0_iter6_reg) > $signed(p_threshold_cast_cast_reg_4903)) ? 1'b1 : 1'b0);

assign icmp_ln162_3_fu_2144_p2 = (($signed(sub_ln132_reg_5220_pp0_iter6_reg) > $signed(p_threshold_cast_cast_reg_4903)) ? 1'b1 : 1'b0);

assign icmp_ln162_4_fu_2174_p2 = (($signed(sub_ln133_reg_5230_pp0_iter6_reg) > $signed(p_threshold_cast_cast_reg_4903)) ? 1'b1 : 1'b0);

assign icmp_ln162_5_fu_2204_p2 = (($signed(sub_ln134_reg_5240_pp0_iter6_reg) > $signed(p_threshold_cast_cast_reg_4903)) ? 1'b1 : 1'b0);

assign icmp_ln162_6_fu_2234_p2 = (($signed(sub_ln135_reg_5250_pp0_iter6_reg) > $signed(p_threshold_cast_cast_reg_4903)) ? 1'b1 : 1'b0);

assign icmp_ln162_7_fu_2264_p2 = (($signed(sub_ln136_reg_5260_pp0_iter6_reg) > $signed(p_threshold_cast_cast_reg_4903)) ? 1'b1 : 1'b0);

assign icmp_ln162_fu_1994_p2 = (($signed(sub_ln129_reg_5391) > $signed(p_threshold_cast_cast_reg_4903)) ? 1'b1 : 1'b0);

assign icmp_ln164_1_fu_2058_p2 = (($signed(sub_ln130_reg_5200_pp0_iter6_reg) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln164_2_fu_2118_p2 = (($signed(sub_ln131_reg_5210_pp0_iter6_reg) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln164_3_fu_2148_p2 = (($signed(sub_ln132_reg_5220_pp0_iter6_reg) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln164_4_fu_2178_p2 = (($signed(sub_ln133_reg_5230_pp0_iter6_reg) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln164_5_fu_2208_p2 = (($signed(sub_ln134_reg_5240_pp0_iter6_reg) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln164_6_fu_2238_p2 = (($signed(sub_ln135_reg_5250_pp0_iter6_reg) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln164_7_fu_2268_p2 = (($signed(sub_ln136_reg_5260_pp0_iter6_reg) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln164_fu_1998_p2 = (($signed(sub_ln129_reg_5391) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln169_1_fu_2084_p2 = (($signed(sub_ln138_reg_5403) > $signed(p_threshold_cast_cast_reg_4903)) ? 1'b1 : 1'b0);

assign icmp_ln169_2_fu_2644_p2 = (($signed(sub_ln139_reg_5413_pp0_iter7_reg) > $signed(p_threshold_cast_cast_reg_4903)) ? 1'b1 : 1'b0);

assign icmp_ln169_3_fu_2674_p2 = (($signed(sub_ln140_reg_5516) > $signed(p_threshold_cast_cast_reg_4903)) ? 1'b1 : 1'b0);

assign icmp_ln169_4_fu_2704_p2 = (($signed(sub_ln141_reg_5526) > $signed(p_threshold_cast_cast_reg_4903)) ? 1'b1 : 1'b0);

assign icmp_ln169_5_fu_2734_p2 = (($signed(sub_ln142_reg_5536) > $signed(p_threshold_cast_cast_reg_4903)) ? 1'b1 : 1'b0);

assign icmp_ln169_6_fu_2764_p2 = (($signed(sub_ln143_reg_5548) > $signed(p_threshold_cast_cast_reg_4903)) ? 1'b1 : 1'b0);

assign icmp_ln169_7_fu_2794_p2 = (($signed(sub_ln144_reg_5560) > $signed(p_threshold_cast_cast_reg_4903)) ? 1'b1 : 1'b0);

assign icmp_ln169_fu_2024_p2 = (($signed(sub_ln137_reg_5270_pp0_iter6_reg) > $signed(p_threshold_cast_cast_reg_4903)) ? 1'b1 : 1'b0);

assign icmp_ln171_1_fu_2088_p2 = (($signed(sub_ln138_reg_5403) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln171_2_fu_2648_p2 = (($signed(sub_ln139_reg_5413_pp0_iter7_reg) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln171_3_fu_2678_p2 = (($signed(sub_ln140_reg_5516) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln171_4_fu_2708_p2 = (($signed(sub_ln141_reg_5526) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln171_5_fu_2738_p2 = (($signed(sub_ln142_reg_5536) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln171_6_fu_2768_p2 = (($signed(sub_ln143_reg_5548) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln171_7_fu_2798_p2 = (($signed(sub_ln144_reg_5560) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln171_fu_2028_p2 = (($signed(sub_ln137_reg_5270_pp0_iter6_reg) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln192_10_fu_2921_p2 = ((flag_val_5_fu_2666_p3 == flag_val_7_fu_2696_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_11_fu_2933_p2 = ((flag_val_7_fu_2696_p3 == flag_val_9_fu_2726_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_12_fu_2945_p2 = ((flag_val_9_fu_2726_p3 == flag_val_11_fu_2756_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_13_fu_2957_p2 = ((flag_val_11_fu_2756_p3 == flag_val_13_fu_2786_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_14_fu_2969_p2 = ((flag_val_13_fu_2786_p3 == flag_val_15_fu_2816_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_15_fu_2981_p2 = ((flag_val_15_fu_2816_p3 == flag_val_reg_5577) ? 1'b1 : 1'b0);

assign icmp_ln192_1_fu_2306_p2 = ((flag_val_2_fu_2076_p3 == flag_val_4_fu_2136_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_2_fu_2318_p2 = ((flag_val_4_fu_2136_p3 == flag_val_6_fu_2166_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_3_fu_2330_p2 = ((flag_val_6_fu_2166_p3 == flag_val_8_fu_2196_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_4_fu_2342_p2 = ((flag_val_8_fu_2196_p3 == flag_val_10_fu_2226_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_5_fu_2354_p2 = ((flag_val_10_fu_2226_p3 == flag_val_12_fu_2256_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_6_fu_2366_p2 = ((flag_val_12_fu_2256_p3 == flag_val_14_fu_2286_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_7_fu_2378_p2 = ((flag_val_14_fu_2286_p3 == flag_val_1_fu_2046_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_8_fu_2390_p2 = ((flag_val_1_fu_2046_p3 == flag_val_3_fu_2106_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_9_fu_2911_p2 = ((flag_val_3_reg_5587 == flag_val_5_fu_2666_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_fu_2294_p2 = ((flag_val_fu_2016_p3 == flag_val_2_fu_2076_p3) ? 1'b1 : 1'b0);

assign icmp_ln194_10_fu_3941_p2 = ((count_17_fu_3936_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_11_fu_3964_p2 = ((count_18_fu_3957_p3 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_12_fu_4116_p2 = ((count_20_fu_4111_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_13_fu_4127_p2 = ((count_21_reg_6042 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_14_fu_4149_p2 = ((count_23_fu_4143_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_1_fu_3365_p2 = ((count_3_reg_5755 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_2_fu_3387_p2 = ((count_5_fu_3381_p2 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_3_fu_3411_p2 = ((count_6_fu_3404_p3 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_4_fu_3563_p2 = ((count_8_fu_3558_p2 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_5_fu_3580_p2 = ((count_9_fu_3574_p3 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_6_fu_3608_p2 = ((count_11_fu_3602_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_7_fu_3761_p2 = ((count_12_reg_5961 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_8_fu_3783_p2 = ((count_14_fu_3777_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_9_fu_3807_p2 = ((count_15_fu_3800_p3 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_fu_2892_p2 = ((count_2_fu_2886_p2 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln197_fu_4161_p2 = ((add_ln197_7_fu_4155_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln275_fu_855_p2 = ((add17_i_cast > zext_ln275_1_fu_851_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_fu_867_p2 = ((zext_ln275_fu_847_p1 < img_width) ? 1'b1 : 1'b0);

assign icmp_ln435_fu_916_p2 = ((col_reg_4924_pp0_iter1_reg > 13'd5) ? 1'b1 : 1'b0);

assign icmp_ln440_fu_879_p2 = ((zext_ln275_fu_847_p1 < img_width) ? 1'b1 : 1'b0);

assign icmp_ln444_fu_885_p2 = ((ap_sig_allocacmp_col > 13'd2) ? 1'b1 : 1'b0);

assign icmp_ln49_1_fu_1300_p2 = (($signed(sub_ln132_fu_1218_p2) < $signed(sub_ln133_fu_1227_p2)) ? 1'b1 : 1'b0);

assign icmp_ln49_2_fu_1328_p2 = (($signed(sub_ln134_fu_1236_p2) < $signed(sub_ln135_fu_1246_p2)) ? 1'b1 : 1'b0);

assign icmp_ln49_3_fu_1356_p2 = (($signed(sub_ln136_fu_1256_p2) < $signed(sub_ln137_fu_1266_p2)) ? 1'b1 : 1'b0);

assign icmp_ln49_4_fu_1783_p2 = (($signed(sub_ln138_fu_1769_p2) < $signed(sub_ln139_fu_1778_p2)) ? 1'b1 : 1'b0);

assign icmp_ln49_5_fu_2402_p2 = (($signed(sub_ln140_fu_1953_p2) < $signed(sub_ln141_fu_1962_p2)) ? 1'b1 : 1'b0);

assign icmp_ln49_6_fu_2430_p2 = (($signed(sub_ln142_fu_1971_p2) < $signed(sub_ln143_fu_1980_p2)) ? 1'b1 : 1'b0);

assign icmp_ln49_7_fu_2442_p2 = (($signed(sub_ln144_fu_1989_p2) < $signed(sub_ln129_reg_5391)) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_1272_p2 = (($signed(sub_ln130_fu_1199_p2) < $signed(sub_ln131_fu_1209_p2)) ? 1'b1 : 1'b0);

assign icmp_ln50_1_fu_1314_p2 = (($signed(sub_ln132_fu_1218_p2) > $signed(sub_ln133_fu_1227_p2)) ? 1'b1 : 1'b0);

assign icmp_ln50_2_fu_1342_p2 = (($signed(sub_ln134_fu_1236_p2) > $signed(sub_ln135_fu_1246_p2)) ? 1'b1 : 1'b0);

assign icmp_ln50_3_fu_1370_p2 = (($signed(sub_ln136_fu_1256_p2) > $signed(sub_ln137_fu_1266_p2)) ? 1'b1 : 1'b0);

assign icmp_ln50_4_fu_1797_p2 = (($signed(sub_ln138_fu_1769_p2) > $signed(sub_ln139_fu_1778_p2)) ? 1'b1 : 1'b0);

assign icmp_ln50_5_fu_2416_p2 = (($signed(sub_ln140_fu_1953_p2) > $signed(sub_ln141_fu_1962_p2)) ? 1'b1 : 1'b0);

assign icmp_ln50_6_fu_2436_p2 = (($signed(sub_ln142_fu_1971_p2) > $signed(sub_ln143_fu_1980_p2)) ? 1'b1 : 1'b0);

assign icmp_ln50_7_fu_2447_p2 = (($signed(sub_ln144_fu_1989_p2) > $signed(sub_ln129_reg_5391)) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_1286_p2 = (($signed(sub_ln130_fu_1199_p2) > $signed(sub_ln131_fu_1209_p2)) ? 1'b1 : 1'b0);

assign icmp_ln54_1_fu_1821_p2 = (($signed(select_ln49_1_reg_5294) < $signed(select_ln49_2_reg_5308)) ? 1'b1 : 1'b0);

assign icmp_ln54_2_fu_1396_p2 = (($signed(select_ln49_2_fu_1334_p3) < $signed(select_ln49_3_fu_1362_p3)) ? 1'b1 : 1'b0);

assign icmp_ln54_3_fu_1851_p2 = (($signed(select_ln49_3_reg_5322) < $signed(select_ln49_4_fu_1789_p3)) ? 1'b1 : 1'b0);

assign icmp_ln54_4_fu_2462_p2 = (($signed(select_ln49_4_reg_5423) < $signed(select_ln49_5_fu_2408_p3)) ? 1'b1 : 1'b0);

assign icmp_ln54_5_fu_3021_p2 = (($signed(select_ln49_5_reg_5653) < $signed(select_ln49_6_fu_2991_p3)) ? 1'b1 : 1'b0);

assign icmp_ln54_6_fu_3045_p2 = (($signed(select_ln49_6_fu_2991_p3) < $signed(select_ln49_7_fu_3001_p3)) ? 1'b1 : 1'b0);

assign icmp_ln54_7_fu_3073_p2 = (($signed(select_ln49_7_fu_3001_p3) < $signed(select_ln49_reg_5280_pp0_iter7_reg)) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_1384_p2 = (($signed(select_ln49_fu_1278_p3) < $signed(select_ln49_1_fu_1306_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_1_fu_1831_p2 = (($signed(select_ln50_1_reg_5301) > $signed(select_ln50_2_reg_5315)) ? 1'b1 : 1'b0);

assign icmp_ln55_2_fu_1402_p2 = (($signed(select_ln50_2_fu_1348_p3) > $signed(select_ln50_3_fu_1376_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_3_fu_1856_p2 = (($signed(select_ln50_3_reg_5329) > $signed(select_ln50_4_fu_1803_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_4_fu_2467_p2 = (($signed(select_ln50_4_reg_5430) > $signed(select_ln50_5_fu_2422_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_5_fu_3033_p2 = (($signed(select_ln50_5_reg_5660) > $signed(select_ln50_6_fu_2996_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_6_fu_3059_p2 = (($signed(select_ln50_6_fu_2996_p3) > $signed(select_ln50_7_fu_3006_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_7_fu_3085_p2 = (($signed(select_ln50_7_fu_3006_p3) > $signed(select_ln50_reg_5287_pp0_iter7_reg)) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_1390_p2 = (($signed(select_ln50_fu_1292_p3) > $signed(select_ln50_1_fu_1320_p3)) ? 1'b1 : 1'b0);

assign icmp_ln59_1_fu_2472_p2 = (($signed(select_ln54_1_reg_5449) < $signed(select_ln54_3_fu_2452_p3)) ? 1'b1 : 1'b0);

assign icmp_ln59_2_fu_3097_p2 = (($signed(select_ln54_2_reg_5465_pp0_iter7_reg) < $signed(select_ln54_4_fu_3011_p3)) ? 1'b1 : 1'b0);

assign icmp_ln59_3_fu_3121_p2 = (($signed(select_ln54_3_reg_5687) < $signed(select_ln54_5_fu_3026_p3)) ? 1'b1 : 1'b0);

assign icmp_ln59_4_fu_3145_p2 = (($signed(select_ln54_4_fu_3011_p3) < $signed(select_ln54_6_fu_3051_p3)) ? 1'b1 : 1'b0);

assign icmp_ln59_5_fu_3173_p2 = (($signed(select_ln54_5_fu_3026_p3) < $signed(select_ln54_7_fu_3078_p3)) ? 1'b1 : 1'b0);

assign icmp_ln59_6_fu_3201_p2 = (($signed(select_ln54_6_fu_3051_p3) < $signed(select_ln54_reg_5437_pp0_iter7_reg)) ? 1'b1 : 1'b0);

assign icmp_ln59_7_fu_3225_p2 = (($signed(select_ln54_7_fu_3078_p3) < $signed(select_ln54_1_reg_5449_pp0_iter7_reg)) ? 1'b1 : 1'b0);

assign icmp_ln59_fu_1861_p2 = (($signed(select_ln54_fu_1811_p3) < $signed(select_ln54_2_fu_1841_p3)) ? 1'b1 : 1'b0);

assign icmp_ln60_1_fu_2484_p2 = (($signed(select_ln55_1_reg_5457) > $signed(select_ln55_3_fu_2457_p3)) ? 1'b1 : 1'b0);

assign icmp_ln60_2_fu_3109_p2 = (($signed(select_ln55_2_reg_5471_pp0_iter7_reg) > $signed(select_ln55_4_fu_3016_p3)) ? 1'b1 : 1'b0);

assign icmp_ln60_3_fu_3133_p2 = (($signed(select_ln55_3_reg_5693) > $signed(select_ln55_5_fu_3038_p3)) ? 1'b1 : 1'b0);

assign icmp_ln60_4_fu_3159_p2 = (($signed(select_ln55_4_fu_3016_p3) > $signed(select_ln55_6_fu_3065_p3)) ? 1'b1 : 1'b0);

assign icmp_ln60_5_fu_3187_p2 = (($signed(select_ln55_5_fu_3038_p3) > $signed(select_ln55_7_fu_3090_p3)) ? 1'b1 : 1'b0);

assign icmp_ln60_6_fu_3213_p2 = (($signed(select_ln55_6_fu_3065_p3) > $signed(select_ln55_reg_5443_pp0_iter7_reg)) ? 1'b1 : 1'b0);

assign icmp_ln60_7_fu_3237_p2 = (($signed(select_ln55_7_fu_3090_p3) > $signed(select_ln55_1_reg_5457_pp0_iter7_reg)) ? 1'b1 : 1'b0);

assign icmp_ln60_fu_1875_p2 = (($signed(select_ln55_fu_1816_p3) > $signed(select_ln55_2_fu_1846_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_10_fu_3883_p2 = (($signed(select_ln59_5_reg_5849_pp0_iter10_reg) < $signed(sub_ln139_reg_5413_pp0_iter10_reg)) ? 1'b1 : 1'b0);

assign icmp_ln76_11_fu_4009_p2 = (($signed(zext_ln76_4_fu_4001_p1) > $signed(select_ln76_10_fu_4004_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_12_fu_4058_p2 = (($signed(select_ln59_6_reg_5865_pp0_iter11_reg) < $signed(sub_ln141_reg_5526_pp0_iter11_reg)) ? 1'b1 : 1'b0);

assign icmp_ln76_13_fu_4214_p2 = (($signed(zext_ln76_5_fu_4206_p1) > $signed(select_ln76_12_fu_4209_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_14_fu_4263_p2 = (($signed(select_ln59_7_reg_5881_pp0_iter12_reg) < $signed(sub_ln143_reg_5548_pp0_iter12_reg)) ? 1'b1 : 1'b0);

assign icmp_ln76_15_fu_4330_p2 = (($signed(zext_ln76_6_fu_4322_p1) > $signed(select_ln76_14_fu_4325_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_1_fu_2501_p2 = (($signed(p_threshold_cast_cast_reg_4903) > $signed(select_ln76_fu_2496_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_2_fu_2549_p2 = (($signed(select_ln59_1_fu_2477_p3) < $signed(sub_ln131_reg_5210_pp0_iter6_reg)) ? 1'b1 : 1'b0);

assign icmp_ln76_3_fu_3257_p2 = (($signed(zext_ln76_fu_3249_p1) > $signed(select_ln76_2_fu_3252_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_4_fu_3306_p2 = (($signed(select_ln59_2_fu_3102_p3) < $signed(sub_ln133_reg_5230_pp0_iter7_reg)) ? 1'b1 : 1'b0);

assign icmp_ln76_5_fu_3456_p2 = (($signed(zext_ln76_1_fu_3448_p1) > $signed(select_ln76_4_fu_3451_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_6_fu_3505_p2 = (($signed(select_ln59_3_reg_5817) < $signed(sub_ln135_reg_5250_pp0_iter8_reg)) ? 1'b1 : 1'b0);

assign icmp_ln76_7_fu_3663_p2 = (($signed(zext_ln76_2_fu_3655_p1) > $signed(select_ln76_6_fu_3658_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_8_fu_3712_p2 = (($signed(select_ln59_4_reg_5833_pp0_iter9_reg) < $signed(sub_ln137_reg_5270_pp0_iter9_reg)) ? 1'b1 : 1'b0);

assign icmp_ln76_9_fu_3834_p2 = (($signed(zext_ln76_3_fu_3826_p1) > $signed(select_ln76_8_fu_3829_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_1889_p2 = (($signed(select_ln59_fu_1867_p3) < $signed(sub_ln129_fu_1760_p2)) ? 1'b1 : 1'b0);

assign icmp_ln77_10_fu_3865_p2 = (($signed(zext_ln77_4_fu_3851_p1) > $signed(select_ln77_8_fu_3859_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_11_fu_4030_p2 = (($signed(select_ln59_5_reg_5849_pp0_iter11_reg) < $signed(sub_ln132_reg_5220_pp0_iter11_reg)) ? 1'b1 : 1'b0);

assign icmp_ln77_12_fu_4040_p2 = (($signed(zext_ln77_5_fu_4026_p1) > $signed(select_ln77_10_fu_4034_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_13_fu_4235_p2 = (($signed(select_ln59_6_reg_5865_pp0_iter12_reg) < $signed(sub_ln134_reg_5240_pp0_iter12_reg)) ? 1'b1 : 1'b0);

assign icmp_ln77_14_fu_4245_p2 = (($signed(zext_ln77_6_fu_4231_p1) > $signed(select_ln77_12_fu_4239_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_15_fu_4351_p2 = (($signed(select_ln59_7_reg_5881_pp0_iter13_reg) < $signed(sub_ln136_reg_5260_pp0_iter13_reg)) ? 1'b1 : 1'b0);

assign icmp_ln77_16_fu_4361_p2 = (($signed(zext_ln77_7_fu_4347_p1) > $signed(select_ln77_14_fu_4355_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_2_fu_2531_p2 = (($signed(zext_ln77_fu_2517_p1) > $signed(select_ln77_fu_2525_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_3_fu_3278_p2 = (($signed(select_ln59_1_reg_5709) < $signed(sub_ln140_reg_5516)) ? 1'b1 : 1'b0);

assign icmp_ln77_4_fu_3288_p2 = (($signed(zext_ln77_1_fu_3274_p1) > $signed(select_ln77_2_fu_3282_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_5_fu_3477_p2 = (($signed(select_ln59_2_reg_5803) < $signed(sub_ln142_reg_5536_pp0_iter8_reg)) ? 1'b1 : 1'b0);

assign icmp_ln77_6_fu_3487_p2 = (($signed(zext_ln77_2_fu_3473_p1) > $signed(select_ln77_4_fu_3481_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_7_fu_3684_p2 = (($signed(select_ln59_3_reg_5817_pp0_iter9_reg) < $signed(sub_ln144_reg_5560_pp0_iter9_reg)) ? 1'b1 : 1'b0);

assign icmp_ln77_8_fu_3694_p2 = (($signed(zext_ln77_3_fu_3680_p1) > $signed(select_ln77_6_fu_3688_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_9_fu_3855_p2 = (($signed(select_ln59_4_reg_5833_pp0_iter10_reg) < $signed(sub_ln130_reg_5200_pp0_iter10_reg)) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_2521_p2 = (($signed(select_ln59_reg_5487) < $signed(sub_ln138_reg_5403)) ? 1'b1 : 1'b0);

assign icmp_ln91_10_fu_3928_p2 = (($signed(select_ln60_5_reg_5857_pp0_iter10_reg) > $signed(sub_ln139_reg_5413_pp0_iter10_reg)) ? 1'b1 : 1'b0);

assign icmp_ln91_11_fu_4067_p2 = (($signed(b0_10_reg_6021) < $signed(select_ln91_9_fu_4062_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_12_fu_4103_p2 = (($signed(select_ln60_6_reg_5873_pp0_iter11_reg) > $signed(sub_ln141_reg_5526_pp0_iter11_reg)) ? 1'b1 : 1'b0);

assign icmp_ln91_13_fu_4272_p2 = (($signed(b0_12_reg_6064) < $signed(select_ln91_11_fu_4267_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_14_fu_4308_p2 = (($signed(select_ln60_7_reg_5889_pp0_iter12_reg) > $signed(sub_ln143_reg_5548_pp0_iter12_reg)) ? 1'b1 : 1'b0);

assign icmp_ln91_15_fu_4379_p2 = (($signed(b0_14_reg_6091) < $signed(select_ln91_13_reg_6097)) ? 1'b1 : 1'b0);

assign icmp_ln91_1_fu_2559_p2 = (($signed(select_ln91_1_fu_2554_p3) > $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln91_2_fu_2595_p2 = (($signed(select_ln60_1_fu_2489_p3) > $signed(sub_ln131_reg_5210_pp0_iter6_reg)) ? 1'b1 : 1'b0);

assign icmp_ln91_3_fu_3316_p2 = (($signed(b0_2_reg_5734) < $signed(select_ln91_fu_3311_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_4_fu_3352_p2 = (($signed(select_ln60_2_fu_3114_p3) > $signed(sub_ln133_reg_5230_pp0_iter7_reg)) ? 1'b1 : 1'b0);

assign icmp_ln91_5_fu_3514_p2 = (($signed(b0_4_reg_5908) < $signed(select_ln91_3_fu_3509_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_6_fu_3550_p2 = (($signed(select_ln60_3_reg_5825) > $signed(sub_ln135_reg_5250_pp0_iter8_reg)) ? 1'b1 : 1'b0);

assign icmp_ln91_7_fu_3721_p2 = (($signed(b0_6_reg_5950) < $signed(select_ln91_5_fu_3716_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_8_fu_3757_p2 = (($signed(select_ln60_4_reg_5841_pp0_iter9_reg) > $signed(sub_ln137_reg_5270_pp0_iter9_reg)) ? 1'b1 : 1'b0);

assign icmp_ln91_9_fu_3892_p2 = (($signed(b0_8_reg_5983) < $signed(select_ln91_7_fu_3887_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_fu_1895_p2 = (($signed(select_ln60_fu_1881_p3) > $signed(sub_ln129_fu_1760_p2)) ? 1'b1 : 1'b0);

assign icmp_ln92_10_fu_4079_p2 = (($signed(select_ln60_5_reg_5857_pp0_iter11_reg) > $signed(sub_ln132_reg_5220_pp0_iter11_reg)) ? 1'b1 : 1'b0);

assign icmp_ln92_11_fu_4089_p2 = (($signed(b0_11_fu_4072_p3) < $signed(select_ln92_9_fu_4083_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_12_fu_4284_p2 = (($signed(select_ln60_6_reg_5873_pp0_iter12_reg) > $signed(sub_ln134_reg_5240_pp0_iter12_reg)) ? 1'b1 : 1'b0);

assign icmp_ln92_13_fu_4294_p2 = (($signed(b0_13_fu_4277_p3) < $signed(select_ln92_11_fu_4288_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_14_fu_4389_p2 = (($signed(select_ln60_7_reg_5889_pp0_iter13_reg) > $signed(sub_ln136_reg_5260_pp0_iter13_reg)) ? 1'b1 : 1'b0);

assign icmp_ln92_15_fu_4399_p2 = (($signed(b0_15_fu_4383_p3) < $signed(select_ln92_13_fu_4393_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_1_fu_2581_p2 = (($signed(b0_1_fu_2564_p3) < $signed(select_ln92_1_fu_2575_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_2_fu_3328_p2 = (($signed(select_ln60_1_reg_5716) > $signed(sub_ln140_reg_5516)) ? 1'b1 : 1'b0);

assign icmp_ln92_3_fu_3338_p2 = (($signed(b0_3_fu_3321_p3) < $signed(select_ln92_fu_3332_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_4_fu_3526_p2 = (($signed(select_ln60_2_reg_5810) > $signed(sub_ln142_reg_5536_pp0_iter8_reg)) ? 1'b1 : 1'b0);

assign icmp_ln92_5_fu_3536_p2 = (($signed(b0_5_fu_3519_p3) < $signed(select_ln92_3_fu_3530_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_6_fu_3733_p2 = (($signed(select_ln60_3_reg_5825_pp0_iter9_reg) > $signed(sub_ln144_reg_5560_pp0_iter9_reg)) ? 1'b1 : 1'b0);

assign icmp_ln92_7_fu_3743_p2 = (($signed(b0_7_fu_3726_p3) < $signed(select_ln92_5_fu_3737_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_8_fu_3904_p2 = (($signed(select_ln60_4_reg_5841_pp0_iter10_reg) > $signed(sub_ln130_reg_5200_pp0_iter10_reg)) ? 1'b1 : 1'b0);

assign icmp_ln92_9_fu_3914_p2 = (($signed(b0_9_fu_3897_p3) < $signed(select_ln92_7_fu_3908_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_2571_p2 = (($signed(select_ln60_reg_5494) > $signed(sub_ln138_reg_5403)) ? 1'b1 : 1'b0);

assign icmp_ln94_fu_4457_p2 = ((a0_15_reg_6103 > sub_ln94_reg_6109) ? 1'b1 : 1'b0);

assign imgOutput_data_din = select_ln440_reg_6120;

assign iscorner_1_fu_3357_p2 = (iscorner_reg_5745 & and_ln192_7_reg_5640_pp0_iter8_reg);

assign iscorner_fu_2873_p2 = ((count_fu_2866_p3 > 4'd8) ? 1'b1 : 1'b0);

assign or_ln162_1_fu_2070_p2 = (icmp_ln164_1_fu_2058_p2 | icmp_ln162_1_fu_2054_p2);

assign or_ln162_2_fu_2130_p2 = (icmp_ln164_2_fu_2118_p2 | icmp_ln162_2_fu_2114_p2);

assign or_ln162_3_fu_2160_p2 = (icmp_ln164_3_fu_2148_p2 | icmp_ln162_3_fu_2144_p2);

assign or_ln162_4_fu_2190_p2 = (icmp_ln164_4_fu_2178_p2 | icmp_ln162_4_fu_2174_p2);

assign or_ln162_5_fu_2220_p2 = (icmp_ln164_5_fu_2208_p2 | icmp_ln162_5_fu_2204_p2);

assign or_ln162_6_fu_2250_p2 = (icmp_ln164_6_fu_2238_p2 | icmp_ln162_6_fu_2234_p2);

assign or_ln162_7_fu_2280_p2 = (icmp_ln164_7_fu_2268_p2 | icmp_ln162_7_fu_2264_p2);

assign or_ln162_fu_2010_p2 = (icmp_ln164_fu_1998_p2 | icmp_ln162_fu_1994_p2);

assign or_ln169_1_fu_2100_p2 = (icmp_ln171_1_fu_2088_p2 | icmp_ln169_1_fu_2084_p2);

assign or_ln169_2_fu_2660_p2 = (icmp_ln171_2_fu_2648_p2 | icmp_ln169_2_fu_2644_p2);

assign or_ln169_3_fu_2690_p2 = (icmp_ln171_3_fu_2678_p2 | icmp_ln169_3_fu_2674_p2);

assign or_ln169_4_fu_2720_p2 = (icmp_ln171_4_fu_2708_p2 | icmp_ln169_4_fu_2704_p2);

assign or_ln169_5_fu_2750_p2 = (icmp_ln171_5_fu_2738_p2 | icmp_ln169_5_fu_2734_p2);

assign or_ln169_6_fu_2780_p2 = (icmp_ln171_6_fu_2768_p2 | icmp_ln169_6_fu_2764_p2);

assign or_ln169_7_fu_2810_p2 = (icmp_ln171_7_fu_2798_p2 | icmp_ln169_7_fu_2794_p2);

assign or_ln169_fu_2040_p2 = (icmp_ln171_fu_2028_p2 | icmp_ln169_fu_2024_p2);

assign or_ln202_10_fu_3996_p2 = (or_ln202_9_fu_3990_p2 | or_ln202_8_reg_6005);

assign or_ln202_11_fu_4172_p2 = (and_ln192_29_fu_4122_p2 | and_ln192_28_fu_4107_p2);

assign or_ln202_12_fu_4178_p2 = (icmp_ln194_14_fu_4149_p2 | and_ln192_31_fu_4167_p2);

assign or_ln202_13_fu_4189_p2 = (and_ln202_fu_4184_p2 | and_ln192_30_fu_4132_p2);

assign or_ln202_14_fu_4195_p2 = (or_ln202_13_fu_4189_p2 | or_ln202_11_fu_4172_p2);

assign or_ln202_15_fu_4201_p2 = (or_ln202_14_fu_4195_p2 | or_ln202_10_reg_6048);

assign or_ln202_1_fu_3430_p2 = (iscorner_1_fu_3357_p2 | and_ln192_17_fu_3361_p2);

assign or_ln202_2_fu_3436_p2 = (and_ln192_19_fu_3399_p2 | and_ln192_18_fu_3370_p2);

assign or_ln202_3_fu_3442_p2 = (or_ln202_2_fu_3436_p2 | or_ln202_1_fu_3430_p2);

assign or_ln202_4_fu_3632_p2 = (and_ln192_21_fu_3569_p2 | and_ln192_20_fu_3554_p2);

assign or_ln202_5_fu_3638_p2 = (and_ln192_23_fu_3620_p2 | and_ln192_22_fu_3586_p2);

assign or_ln202_6_fu_3644_p2 = (or_ln202_5_fu_3638_p2 | or_ln202_4_fu_3632_p2);

assign or_ln202_7_fu_3650_p2 = (or_ln202_6_fu_3644_p2 | or_ln202_3_reg_5934);

assign or_ln202_8_fu_3820_p2 = (and_ln192_25_fu_3795_p2 | and_ln192_24_fu_3766_p2);

assign or_ln202_9_fu_3990_p2 = (and_ln192_27_fu_3952_p2 | and_ln192_26_fu_3932_p2);

assign or_ln202_fu_4318_p2 = (or_ln202_7_reg_5967_pp0_iter13_reg | or_ln202_15_reg_6075);

assign or_ln435_fu_4452_p2 = (xor_ln435_fu_4447_p2 | cmp_i_i73_i_not);

assign or_ln440_fu_4493_p2 = (xor_ln440_fu_4488_p2 | cmp_i_i49_i);

assign p_threshold_cast_cast_fu_655_p1 = p_threshold_cast;

assign row_ind_21_read_reg_4897 = row_ind_21;

assign select_ln162_10_fu_2212_p3 = ((icmp_ln162_5_fu_2204_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_12_fu_2242_p3 = ((icmp_ln162_6_fu_2234_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_14_fu_2272_p3 = ((icmp_ln162_7_fu_2264_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_2_fu_2062_p3 = ((icmp_ln162_1_fu_2054_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_4_fu_2122_p3 = ((icmp_ln162_2_fu_2114_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_6_fu_2152_p3 = ((icmp_ln162_3_fu_2144_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_8_fu_2182_p3 = ((icmp_ln162_4_fu_2174_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_fu_2002_p3 = ((icmp_ln162_fu_1994_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_10_fu_2742_p3 = ((icmp_ln169_5_fu_2734_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_12_fu_2772_p3 = ((icmp_ln169_6_fu_2764_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_14_fu_2802_p3 = ((icmp_ln169_7_fu_2794_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_2_fu_2092_p3 = ((icmp_ln169_1_fu_2084_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_4_fu_2652_p3 = ((icmp_ln169_2_fu_2644_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_6_fu_2682_p3 = ((icmp_ln169_3_fu_2674_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_8_fu_2712_p3 = ((icmp_ln169_4_fu_2704_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_fu_2032_p3 = ((icmp_ln169_fu_2024_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln192_1_fu_2852_p3 = ((and_ln192_4_reg_5620[0:0] == 1'b1) ? select_ln197_2_fu_2845_p3 : 4'd4);

assign select_ln192_fu_2831_p3 = ((and_ln192_1_reg_5599[0:0] == 1'b1) ? select_ln197_fu_2824_p3 : 4'd7);

assign select_ln197_1_fu_2838_p3 = ((and_ln192_2_reg_5606[0:0] == 1'b1) ? select_ln192_fu_2831_p3 : 4'd6);

assign select_ln197_2_fu_2845_p3 = ((and_ln192_3_reg_5613[0:0] == 1'b1) ? select_ln197_1_fu_2838_p3 : 4'd5);

assign select_ln197_3_fu_2859_p3 = ((and_ln192_5_reg_5627[0:0] == 1'b1) ? select_ln192_1_fu_2852_p3 : 4'd3);

assign select_ln197_fu_2824_p3 = ((and_ln192_reg_5592[0:0] == 1'b1) ? 4'd9 : 4'd8);

assign select_ln202_fu_4481_p3 = ((and_ln202_2_reg_6115[0:0] == 1'b1) ? core_fu_4467_p2 : select_ln435_fu_4473_p3);

assign select_ln435_fu_4473_p3 = ((or_ln435_fu_4452_p2[0:0] == 1'b1) ? p_0_0_01084242_out_i : 8'd0);

assign select_ln440_fu_4498_p3 = ((or_ln440_fu_4493_p2[0:0] == 1'b1) ? 8'd0 : select_ln202_fu_4481_p3);

assign select_ln49_1_fu_1306_p3 = ((icmp_ln49_1_fu_1300_p2[0:0] == 1'b1) ? sub_ln132_fu_1218_p2 : sub_ln133_fu_1227_p2);

assign select_ln49_2_fu_1334_p3 = ((icmp_ln49_2_fu_1328_p2[0:0] == 1'b1) ? sub_ln134_fu_1236_p2 : sub_ln135_fu_1246_p2);

assign select_ln49_3_fu_1362_p3 = ((icmp_ln49_3_fu_1356_p2[0:0] == 1'b1) ? sub_ln136_fu_1256_p2 : sub_ln137_fu_1266_p2);

assign select_ln49_4_fu_1789_p3 = ((icmp_ln49_4_fu_1783_p2[0:0] == 1'b1) ? sub_ln138_fu_1769_p2 : sub_ln139_fu_1778_p2);

assign select_ln49_5_fu_2408_p3 = ((icmp_ln49_5_fu_2402_p2[0:0] == 1'b1) ? sub_ln140_fu_1953_p2 : sub_ln141_fu_1962_p2);

assign select_ln49_6_fu_2991_p3 = ((icmp_ln49_6_reg_5667[0:0] == 1'b1) ? sub_ln142_reg_5536 : sub_ln143_reg_5548);

assign select_ln49_7_fu_3001_p3 = ((icmp_ln49_7_reg_5677[0:0] == 1'b1) ? sub_ln144_reg_5560 : sub_ln129_reg_5391_pp0_iter7_reg);

assign select_ln49_fu_1278_p3 = ((icmp_ln49_fu_1272_p2[0:0] == 1'b1) ? sub_ln130_fu_1199_p2 : sub_ln131_fu_1209_p2);

assign select_ln50_1_fu_1320_p3 = ((icmp_ln50_1_fu_1314_p2[0:0] == 1'b1) ? sub_ln132_fu_1218_p2 : sub_ln133_fu_1227_p2);

assign select_ln50_2_fu_1348_p3 = ((icmp_ln50_2_fu_1342_p2[0:0] == 1'b1) ? sub_ln134_fu_1236_p2 : sub_ln135_fu_1246_p2);

assign select_ln50_3_fu_1376_p3 = ((icmp_ln50_3_fu_1370_p2[0:0] == 1'b1) ? sub_ln136_fu_1256_p2 : sub_ln137_fu_1266_p2);

assign select_ln50_4_fu_1803_p3 = ((icmp_ln50_4_fu_1797_p2[0:0] == 1'b1) ? sub_ln138_fu_1769_p2 : sub_ln139_fu_1778_p2);

assign select_ln50_5_fu_2422_p3 = ((icmp_ln50_5_fu_2416_p2[0:0] == 1'b1) ? sub_ln140_fu_1953_p2 : sub_ln141_fu_1962_p2);

assign select_ln50_6_fu_2996_p3 = ((icmp_ln50_6_reg_5672[0:0] == 1'b1) ? sub_ln142_reg_5536 : sub_ln143_reg_5548);

assign select_ln50_7_fu_3006_p3 = ((icmp_ln50_7_reg_5682[0:0] == 1'b1) ? sub_ln144_reg_5560 : sub_ln129_reg_5391_pp0_iter7_reg);

assign select_ln50_fu_1292_p3 = ((icmp_ln50_fu_1286_p2[0:0] == 1'b1) ? sub_ln130_fu_1199_p2 : sub_ln131_fu_1209_p2);

assign select_ln54_1_fu_1825_p3 = ((icmp_ln54_1_fu_1821_p2[0:0] == 1'b1) ? select_ln49_1_reg_5294 : select_ln49_2_reg_5308);

assign select_ln54_2_fu_1841_p3 = ((icmp_ln54_2_reg_5346[0:0] == 1'b1) ? select_ln49_2_reg_5308 : select_ln49_3_reg_5322);

assign select_ln54_3_fu_2452_p3 = ((icmp_ln54_3_reg_5477[0:0] == 1'b1) ? select_ln49_3_reg_5322_pp0_iter6_reg : select_ln49_4_reg_5423);

assign select_ln54_4_fu_3011_p3 = ((icmp_ln54_4_reg_5699[0:0] == 1'b1) ? select_ln49_4_reg_5423_pp0_iter7_reg : select_ln49_5_reg_5653);

assign select_ln54_5_fu_3026_p3 = ((icmp_ln54_5_fu_3021_p2[0:0] == 1'b1) ? select_ln49_5_reg_5653 : select_ln49_6_fu_2991_p3);

assign select_ln54_6_fu_3051_p3 = ((icmp_ln54_6_fu_3045_p2[0:0] == 1'b1) ? select_ln49_6_fu_2991_p3 : select_ln49_7_fu_3001_p3);

assign select_ln54_7_fu_3078_p3 = ((icmp_ln54_7_fu_3073_p2[0:0] == 1'b1) ? select_ln49_7_fu_3001_p3 : select_ln49_reg_5280_pp0_iter7_reg);

assign select_ln54_fu_1811_p3 = ((icmp_ln54_reg_5336[0:0] == 1'b1) ? select_ln49_reg_5280 : select_ln49_1_reg_5294);

assign select_ln55_1_fu_1835_p3 = ((icmp_ln55_1_fu_1831_p2[0:0] == 1'b1) ? select_ln50_1_reg_5301 : select_ln50_2_reg_5315);

assign select_ln55_2_fu_1846_p3 = ((icmp_ln55_2_reg_5351[0:0] == 1'b1) ? select_ln50_2_reg_5315 : select_ln50_3_reg_5329);

assign select_ln55_3_fu_2457_p3 = ((icmp_ln55_3_reg_5482[0:0] == 1'b1) ? select_ln50_3_reg_5329_pp0_iter6_reg : select_ln50_4_reg_5430);

assign select_ln55_4_fu_3016_p3 = ((icmp_ln55_4_reg_5704[0:0] == 1'b1) ? select_ln50_4_reg_5430_pp0_iter7_reg : select_ln50_5_reg_5660);

assign select_ln55_5_fu_3038_p3 = ((icmp_ln55_5_fu_3033_p2[0:0] == 1'b1) ? select_ln50_5_reg_5660 : select_ln50_6_fu_2996_p3);

assign select_ln55_6_fu_3065_p3 = ((icmp_ln55_6_fu_3059_p2[0:0] == 1'b1) ? select_ln50_6_fu_2996_p3 : select_ln50_7_fu_3006_p3);

assign select_ln55_7_fu_3090_p3 = ((icmp_ln55_7_fu_3085_p2[0:0] == 1'b1) ? select_ln50_7_fu_3006_p3 : select_ln50_reg_5287_pp0_iter7_reg);

assign select_ln55_fu_1816_p3 = ((icmp_ln55_reg_5341[0:0] == 1'b1) ? select_ln50_reg_5287 : select_ln50_1_reg_5301);

assign select_ln59_1_fu_2477_p3 = ((icmp_ln59_1_fu_2472_p2[0:0] == 1'b1) ? select_ln54_1_reg_5449 : select_ln54_3_fu_2452_p3);

assign select_ln59_2_fu_3102_p3 = ((icmp_ln59_2_fu_3097_p2[0:0] == 1'b1) ? select_ln54_2_reg_5465_pp0_iter7_reg : select_ln54_4_fu_3011_p3);

assign select_ln59_3_fu_3126_p3 = ((icmp_ln59_3_fu_3121_p2[0:0] == 1'b1) ? select_ln54_3_reg_5687 : select_ln54_5_fu_3026_p3);

assign select_ln59_4_fu_3151_p3 = ((icmp_ln59_4_fu_3145_p2[0:0] == 1'b1) ? select_ln54_4_fu_3011_p3 : select_ln54_6_fu_3051_p3);

assign select_ln59_5_fu_3179_p3 = ((icmp_ln59_5_fu_3173_p2[0:0] == 1'b1) ? select_ln54_5_fu_3026_p3 : select_ln54_7_fu_3078_p3);

assign select_ln59_6_fu_3206_p3 = ((icmp_ln59_6_fu_3201_p2[0:0] == 1'b1) ? select_ln54_6_fu_3051_p3 : select_ln54_reg_5437_pp0_iter7_reg);

assign select_ln59_7_fu_3230_p3 = ((icmp_ln59_7_fu_3225_p2[0:0] == 1'b1) ? select_ln54_7_fu_3078_p3 : select_ln54_1_reg_5449_pp0_iter7_reg);

assign select_ln59_fu_1867_p3 = ((icmp_ln59_fu_1861_p2[0:0] == 1'b1) ? select_ln54_fu_1811_p3 : select_ln54_2_fu_1841_p3);

assign select_ln60_1_fu_2489_p3 = ((icmp_ln60_1_fu_2484_p2[0:0] == 1'b1) ? select_ln55_1_reg_5457 : select_ln55_3_fu_2457_p3);

assign select_ln60_2_fu_3114_p3 = ((icmp_ln60_2_fu_3109_p2[0:0] == 1'b1) ? select_ln55_2_reg_5471_pp0_iter7_reg : select_ln55_4_fu_3016_p3);

assign select_ln60_3_fu_3138_p3 = ((icmp_ln60_3_fu_3133_p2[0:0] == 1'b1) ? select_ln55_3_reg_5693 : select_ln55_5_fu_3038_p3);

assign select_ln60_4_fu_3165_p3 = ((icmp_ln60_4_fu_3159_p2[0:0] == 1'b1) ? select_ln55_4_fu_3016_p3 : select_ln55_6_fu_3065_p3);

assign select_ln60_5_fu_3193_p3 = ((icmp_ln60_5_fu_3187_p2[0:0] == 1'b1) ? select_ln55_5_fu_3038_p3 : select_ln55_7_fu_3090_p3);

assign select_ln60_6_fu_3218_p3 = ((icmp_ln60_6_fu_3213_p2[0:0] == 1'b1) ? select_ln55_6_fu_3065_p3 : select_ln55_reg_5443_pp0_iter7_reg);

assign select_ln60_7_fu_3242_p3 = ((icmp_ln60_7_fu_3237_p2[0:0] == 1'b1) ? select_ln55_7_fu_3090_p3 : select_ln55_1_reg_5457_pp0_iter7_reg);

assign select_ln60_fu_1881_p3 = ((icmp_ln60_fu_1875_p2[0:0] == 1'b1) ? select_ln55_fu_1816_p3 : select_ln55_2_fu_1846_p3);

assign select_ln76_10_fu_4004_p3 = ((icmp_ln76_10_reg_6016[0:0] == 1'b1) ? select_ln59_5_reg_5849_pp0_iter11_reg : sub_ln139_reg_5413_pp0_iter11_reg);

assign select_ln76_12_fu_4209_p3 = ((icmp_ln76_12_reg_6059[0:0] == 1'b1) ? select_ln59_6_reg_5865_pp0_iter12_reg : sub_ln141_reg_5526_pp0_iter12_reg);

assign select_ln76_14_fu_4325_p3 = ((icmp_ln76_14_reg_6086[0:0] == 1'b1) ? select_ln59_7_reg_5881_pp0_iter13_reg : sub_ln143_reg_5548_pp0_iter13_reg);

assign select_ln76_2_fu_3252_p3 = ((icmp_ln76_2_reg_5729[0:0] == 1'b1) ? select_ln59_1_reg_5709 : sub_ln131_reg_5210_pp0_iter7_reg);

assign select_ln76_4_fu_3451_p3 = ((icmp_ln76_4_reg_5903[0:0] == 1'b1) ? select_ln59_2_reg_5803 : sub_ln133_reg_5230_pp0_iter8_reg);

assign select_ln76_6_fu_3658_p3 = ((icmp_ln76_6_reg_5945[0:0] == 1'b1) ? select_ln59_3_reg_5817_pp0_iter9_reg : sub_ln135_reg_5250_pp0_iter9_reg);

assign select_ln76_8_fu_3829_p3 = ((icmp_ln76_8_reg_5978[0:0] == 1'b1) ? select_ln59_4_reg_5833_pp0_iter10_reg : sub_ln137_reg_5270_pp0_iter10_reg);

assign select_ln76_fu_2496_p3 = ((icmp_ln76_reg_5501[0:0] == 1'b1) ? select_ln59_reg_5487 : sub_ln129_reg_5391);

assign select_ln77_10_fu_4034_p3 = ((icmp_ln77_11_fu_4030_p2[0:0] == 1'b1) ? select_ln59_5_reg_5849_pp0_iter11_reg : sub_ln132_reg_5220_pp0_iter11_reg);

assign select_ln77_12_fu_4239_p3 = ((icmp_ln77_13_fu_4235_p2[0:0] == 1'b1) ? select_ln59_6_reg_5865_pp0_iter12_reg : sub_ln134_reg_5240_pp0_iter12_reg);

assign select_ln77_14_fu_4355_p3 = ((icmp_ln77_15_fu_4351_p2[0:0] == 1'b1) ? select_ln59_7_reg_5881_pp0_iter13_reg : sub_ln136_reg_5260_pp0_iter13_reg);

assign select_ln77_2_fu_3282_p3 = ((icmp_ln77_3_fu_3278_p2[0:0] == 1'b1) ? select_ln59_1_reg_5709 : sub_ln140_reg_5516);

assign select_ln77_4_fu_3481_p3 = ((icmp_ln77_5_fu_3477_p2[0:0] == 1'b1) ? select_ln59_2_reg_5803 : sub_ln142_reg_5536_pp0_iter8_reg);

assign select_ln77_6_fu_3688_p3 = ((icmp_ln77_7_fu_3684_p2[0:0] == 1'b1) ? select_ln59_3_reg_5817_pp0_iter9_reg : sub_ln144_reg_5560_pp0_iter9_reg);

assign select_ln77_8_fu_3859_p3 = ((icmp_ln77_9_fu_3855_p2[0:0] == 1'b1) ? select_ln59_4_reg_5833_pp0_iter10_reg : sub_ln130_reg_5200_pp0_iter10_reg);

assign select_ln77_fu_2525_p3 = ((icmp_ln77_fu_2521_p2[0:0] == 1'b1) ? select_ln59_reg_5487 : sub_ln138_reg_5403);

assign select_ln91_11_fu_4267_p3 = ((icmp_ln91_12_reg_6070[0:0] == 1'b1) ? select_ln60_6_reg_5873_pp0_iter12_reg : sub_ln141_reg_5526_pp0_iter12_reg);

assign select_ln91_13_fu_4312_p3 = ((icmp_ln91_14_fu_4308_p2[0:0] == 1'b1) ? select_ln60_7_reg_5889_pp0_iter12_reg : sub_ln143_reg_5548_pp0_iter12_reg);

assign select_ln91_1_fu_2554_p3 = ((icmp_ln91_reg_5506[0:0] == 1'b1) ? select_ln60_reg_5494 : sub_ln129_reg_5391);

assign select_ln91_3_fu_3509_p3 = ((icmp_ln91_4_reg_5914[0:0] == 1'b1) ? select_ln60_2_reg_5810 : sub_ln133_reg_5230_pp0_iter8_reg);

assign select_ln91_5_fu_3716_p3 = ((icmp_ln91_6_reg_5956[0:0] == 1'b1) ? select_ln60_3_reg_5825_pp0_iter9_reg : sub_ln135_reg_5250_pp0_iter9_reg);

assign select_ln91_7_fu_3887_p3 = ((icmp_ln91_8_reg_5989[0:0] == 1'b1) ? select_ln60_4_reg_5841_pp0_iter10_reg : sub_ln137_reg_5270_pp0_iter10_reg);

assign select_ln91_9_fu_4062_p3 = ((icmp_ln91_10_reg_6027[0:0] == 1'b1) ? select_ln60_5_reg_5857_pp0_iter11_reg : sub_ln139_reg_5413_pp0_iter11_reg);

assign select_ln91_fu_3311_p3 = ((icmp_ln91_2_reg_5740[0:0] == 1'b1) ? select_ln60_1_reg_5716 : sub_ln131_reg_5210_pp0_iter7_reg);

assign select_ln92_11_fu_4288_p3 = ((icmp_ln92_12_fu_4284_p2[0:0] == 1'b1) ? select_ln60_6_reg_5873_pp0_iter12_reg : sub_ln134_reg_5240_pp0_iter12_reg);

assign select_ln92_13_fu_4393_p3 = ((icmp_ln92_14_fu_4389_p2[0:0] == 1'b1) ? select_ln60_7_reg_5889_pp0_iter13_reg : sub_ln136_reg_5260_pp0_iter13_reg);

assign select_ln92_1_fu_2575_p3 = ((icmp_ln92_fu_2571_p2[0:0] == 1'b1) ? select_ln60_reg_5494 : sub_ln138_reg_5403);

assign select_ln92_3_fu_3530_p3 = ((icmp_ln92_4_fu_3526_p2[0:0] == 1'b1) ? select_ln60_2_reg_5810 : sub_ln142_reg_5536_pp0_iter8_reg);

assign select_ln92_5_fu_3737_p3 = ((icmp_ln92_6_fu_3733_p2[0:0] == 1'b1) ? select_ln60_3_reg_5825_pp0_iter9_reg : sub_ln144_reg_5560_pp0_iter9_reg);

assign select_ln92_7_fu_3908_p3 = ((icmp_ln92_8_fu_3904_p2[0:0] == 1'b1) ? select_ln60_4_reg_5841_pp0_iter10_reg : sub_ln130_reg_5200_pp0_iter10_reg);

assign select_ln92_9_fu_4083_p3 = ((icmp_ln92_10_fu_4079_p2[0:0] == 1'b1) ? select_ln60_5_reg_5857_pp0_iter11_reg : sub_ln132_reg_5220_pp0_iter11_reg);

assign select_ln92_fu_3332_p3 = ((icmp_ln92_2_fu_3328_p2[0:0] == 1'b1) ? select_ln60_1_reg_5716 : sub_ln140_reg_5516);

assign select_ln94_fu_4461_p3 = ((icmp_ln94_fu_4457_p2[0:0] == 1'b1) ? a0_15_reg_6103 : sub_ln94_reg_6109);

assign src_buf_36_fu_1103_p3 = ((spec_select484[0:0] == 1'b1) ? tmp_4_reg_5119 : tmp_5_fu_1091_p9);

assign src_buf_37_fu_1121_p3 = ((spec_select488[0:0] == 1'b1) ? tmp_4_reg_5119 : tmp_8_fu_1109_p9);

assign src_buf_38_fu_977_p3 = ((spec_select492[0:0] == 1'b1) ? tmp_4_fu_952_p9 : tmp_1_fu_965_p9);

assign src_buf_39_fu_996_p3 = ((spec_select496[0:0] == 1'b1) ? tmp_4_fu_952_p9 : tmp_3_fu_984_p9);

assign src_buf_40_fu_1015_p3 = ((spec_select500[0:0] == 1'b1) ? tmp_4_fu_952_p9 : tmp_9_fu_1003_p9);

assign src_buf_41_fu_1139_p3 = ((spec_select504[0:0] == 1'b1) ? tmp_4_reg_5119 : tmp_s_fu_1127_p9);

assign src_buf_42_fu_1157_p3 = ((spec_select508[0:0] == 1'b1) ? tmp_4_reg_5119 : tmp_2_fu_1145_p9);

assign src_buf_43_fu_1163_p3 = ((icmp_ln281_reg_4936_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_42_fu_1157_p3 : src_buf_fu_318);

assign src_buf_44_fu_1170_p3 = ((icmp_ln281_reg_4936_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_41_fu_1139_p3 : src_buf_1_fu_302);

assign src_buf_45_fu_1022_p3 = ((icmp_ln281_reg_4936_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_40_fu_1015_p3 : src_buf_6_fu_282);

assign src_buf_46_fu_1029_p3 = ((icmp_ln281_reg_4936_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_39_fu_996_p3 : src_buf_7_fu_258);

assign src_buf_47_fu_1036_p3 = ((icmp_ln281_reg_4936_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_38_fu_977_p3 : src_buf_13_fu_234);

assign src_buf_48_fu_1177_p3 = ((icmp_ln281_reg_4936_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_37_fu_1121_p3 : src_buf_12_fu_210);

assign src_buf_49_fu_1184_p3 = ((icmp_ln281_reg_4936_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_36_fu_1103_p3 : src_buf_5_fu_190);

assign src_buf_50_fu_2615_p3 = ((cmp_i_i_i_reg_5002_pp0_iter6_reg[0:0] == 1'b1) ? src_buf_49_reg_5182_pp0_iter6_reg : src_buf_3_load_1_reg_5511);

assign src_buf_51_fu_1914_p3 = ((cmp_i_i_i_reg_5002_pp0_iter5_reg[0:0] == 1'b1) ? src_buf_49_reg_5182 : src_buf_4_load_1_reg_5356);

assign src_buf_52_fu_1615_p3 = ((cmp_i_i_i_reg_5002_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_49_fu_1184_p3 : src_buf_5_fu_190);

assign src_buf_53_fu_1608_p3 = ((cmp_i_i_i_reg_5002_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_48_fu_1177_p3 : src_buf_9_fu_198);

assign src_buf_54_fu_1601_p3 = ((cmp_i_i_i_reg_5002_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_48_fu_1177_p3 : src_buf_10_fu_202);

assign src_buf_55_fu_1594_p3 = ((cmp_i_i_i_reg_5002_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_48_fu_1177_p3 : src_buf_11_fu_206);

assign src_buf_56_fu_1587_p3 = ((cmp_i_i_i_reg_5002_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_48_fu_1177_p3 : src_buf_12_fu_210);

assign src_buf_57_fu_2610_p3 = ((cmp_i_i_i_reg_5002_pp0_iter6_reg[0:0] == 1'b1) ? src_buf_47_reg_5147_pp0_iter6_reg : src_buf_15_load_reg_5361_pp0_iter6_reg);

assign src_buf_58_fu_1581_p3 = ((cmp_i_i_i_reg_5002_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_47_reg_5147 : src_buf_16_fu_222);

assign src_buf_59_fu_1575_p3 = ((cmp_i_i_i_reg_5002_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_47_reg_5147 : src_buf_17_fu_226);

assign src_buf_60_fu_1569_p3 = ((cmp_i_i_i_reg_5002_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_47_reg_5147 : src_buf_18_fu_230);

assign src_buf_61_fu_1564_p3 = ((cmp_i_i_i_reg_5002_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_47_reg_5147 : src_buf_13_load_reg_5157);

assign src_buf_62_fu_2605_p3 = ((cmp_i_i_i_reg_5002_pp0_iter6_reg[0:0] == 1'b1) ? src_buf_46_reg_5137_pp0_iter6_reg : src_buf_20_load_reg_5366_pp0_iter6_reg);

assign src_buf_63_fu_1558_p3 = ((cmp_i_i_i_reg_5002_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_46_reg_5137 : src_buf_21_fu_246);

assign src_buf_64_fu_1552_p3 = ((cmp_i_i_i_reg_5002_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_46_reg_5137 : src_buf_22_fu_250);

assign src_buf_65_fu_1546_p3 = ((cmp_i_i_i_reg_5002_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_46_reg_5137 : src_buf_23_fu_254);

assign src_buf_66_fu_1541_p3 = ((cmp_i_i_i_reg_5002_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_46_reg_5137 : src_buf_7_load_reg_5162);

assign src_buf_67_fu_2600_p3 = ((cmp_i_i_i_reg_5002_pp0_iter6_reg[0:0] == 1'b1) ? src_buf_45_reg_5127_pp0_iter6_reg : src_buf_25_load_reg_5371_pp0_iter6_reg);

assign src_buf_68_fu_1535_p3 = ((cmp_i_i_i_reg_5002_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_45_reg_5127 : src_buf_26_fu_270);

assign src_buf_69_fu_1529_p3 = ((cmp_i_i_i_reg_5002_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_45_reg_5127 : src_buf_27_fu_274);

assign src_buf_70_fu_1523_p3 = ((cmp_i_i_i_reg_5002_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_45_reg_5127 : src_buf_28_fu_278);

assign src_buf_71_fu_1518_p3 = ((cmp_i_i_i_reg_5002_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_45_reg_5127 : src_buf_6_load_reg_5167);

assign src_buf_72_fu_1909_p3 = ((cmp_i_i_i_reg_5002_pp0_iter5_reg[0:0] == 1'b1) ? src_buf_44_reg_5177 : src_buf_30_load_reg_5376);

assign src_buf_73_fu_1511_p3 = ((cmp_i_i_i_reg_5002_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_44_fu_1170_p3 : src_buf_31_fu_294);

assign src_buf_74_fu_1504_p3 = ((cmp_i_i_i_reg_5002_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_44_fu_1170_p3 : src_buf_32_fu_298);

assign src_buf_75_fu_1497_p3 = ((cmp_i_i_i_reg_5002_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_44_fu_1170_p3 : src_buf_1_fu_302);

assign src_buf_76_fu_1904_p3 = ((cmp_i_i_i_reg_5002_pp0_iter5_reg[0:0] == 1'b1) ? src_buf_43_reg_5172 : src_buf_34_load_1_reg_5381);

assign src_buf_77_fu_1490_p3 = ((cmp_i_i_i_reg_5002_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_43_fu_1163_p3 : src_buf_35_fu_314);

assign src_buf_78_fu_1483_p3 = ((cmp_i_i_i_reg_5002_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_43_fu_1163_p3 : src_buf_fu_318);

assign sub_ln129_fu_1760_p2 = (zext_ln129_reg_5188 - zext_ln129_1_fu_1756_p1);

assign sub_ln130_fu_1199_p2 = (zext_ln129_fu_1191_p1 - zext_ln130_fu_1195_p1);

assign sub_ln131_fu_1209_p2 = (zext_ln129_fu_1191_p1 - zext_ln131_fu_1205_p1);

assign sub_ln132_fu_1218_p2 = (zext_ln129_fu_1191_p1 - zext_ln132_fu_1215_p1);

assign sub_ln133_fu_1227_p2 = (zext_ln129_fu_1191_p1 - zext_ln133_fu_1224_p1);

assign sub_ln134_fu_1236_p2 = (zext_ln129_fu_1191_p1 - zext_ln134_fu_1233_p1);

assign sub_ln135_fu_1246_p2 = (zext_ln129_fu_1191_p1 - zext_ln135_fu_1242_p1);

assign sub_ln136_fu_1256_p2 = (zext_ln129_fu_1191_p1 - zext_ln136_fu_1252_p1);

assign sub_ln137_fu_1266_p2 = (zext_ln129_fu_1191_p1 - zext_ln137_fu_1262_p1);

assign sub_ln138_fu_1769_p2 = (zext_ln129_reg_5188 - zext_ln138_fu_1765_p1);

assign sub_ln139_fu_1778_p2 = (zext_ln129_reg_5188 - zext_ln139_fu_1774_p1);

assign sub_ln140_fu_1953_p2 = (zext_ln129_reg_5188_pp0_iter6_reg - zext_ln140_fu_1949_p1);

assign sub_ln141_fu_1962_p2 = (zext_ln129_reg_5188_pp0_iter6_reg - zext_ln141_fu_1958_p1);

assign sub_ln142_fu_1971_p2 = (zext_ln129_reg_5188_pp0_iter6_reg - zext_ln142_fu_1967_p1);

assign sub_ln143_fu_1980_p2 = (zext_ln129_reg_5188_pp0_iter6_reg - zext_ln143_fu_1976_p1);

assign sub_ln144_fu_1989_p2 = (zext_ln129_reg_5188_pp0_iter6_reg - zext_ln144_fu_1985_p1);

assign sub_ln94_fu_4421_p2 = (8'd0 - b0_16_fu_4413_p3);

assign trunc_ln76_1_fu_3263_p1 = select_ln76_2_fu_3252_p3[7:0];

assign trunc_ln76_2_fu_3462_p1 = select_ln76_4_fu_3451_p3[7:0];

assign trunc_ln76_3_fu_3669_p1 = select_ln76_6_fu_3658_p3[7:0];

assign trunc_ln76_4_fu_3840_p1 = select_ln76_8_fu_3829_p3[7:0];

assign trunc_ln76_5_fu_4015_p1 = select_ln76_10_fu_4004_p3[7:0];

assign trunc_ln76_6_fu_4220_p1 = select_ln76_12_fu_4209_p3[7:0];

assign trunc_ln76_7_fu_4336_p1 = select_ln76_14_fu_4325_p3[7:0];

assign trunc_ln76_fu_2506_p1 = select_ln76_fu_2496_p3[7:0];

assign trunc_ln77_1_fu_3294_p1 = select_ln77_2_fu_3282_p3[7:0];

assign trunc_ln77_2_fu_3493_p1 = select_ln77_4_fu_3481_p3[7:0];

assign trunc_ln77_3_fu_3700_p1 = select_ln77_6_fu_3688_p3[7:0];

assign trunc_ln77_4_fu_3871_p1 = select_ln77_8_fu_3859_p3[7:0];

assign trunc_ln77_5_fu_4046_p1 = select_ln77_10_fu_4034_p3[7:0];

assign trunc_ln77_6_fu_4251_p1 = select_ln77_12_fu_4239_p3[7:0];

assign trunc_ln77_7_fu_4367_p1 = select_ln77_14_fu_4355_p3[7:0];

assign trunc_ln77_fu_2537_p1 = select_ln77_fu_2525_p3[7:0];

assign trunc_ln92_1_fu_4409_p1 = select_ln92_13_fu_4393_p3[7:0];

assign trunc_ln92_fu_4405_p1 = b0_15_fu_4383_p3[7:0];

assign xor_ln435_1_fu_4427_p2 = (cmp_i_i73_i_not ^ 1'd1);

assign xor_ln435_fu_4447_p2 = (1'd1 ^ and_ln435_reg_4996_pp0_iter14_reg);

assign xor_ln440_fu_4488_p2 = (icmp_ln440_reg_4952_pp0_iter14_reg ^ 1'd1);

assign zext_ln129_1_fu_1756_p1 = src_buf_3_fu_182;

assign zext_ln129_fu_1191_p1 = src_buf_22_fu_250;

assign zext_ln130_fu_1195_p1 = src_buf_4_fu_186;

assign zext_ln131_fu_1205_p1 = src_buf_12_fu_210;

assign zext_ln132_fu_1215_p1 = src_buf_47_reg_5147;

assign zext_ln133_fu_1224_p1 = src_buf_46_reg_5137;

assign zext_ln134_fu_1233_p1 = src_buf_45_reg_5127;

assign zext_ln135_fu_1242_p1 = src_buf_1_fu_302;

assign zext_ln136_fu_1252_p1 = src_buf_35_fu_314;

assign zext_ln137_fu_1262_p1 = src_buf_34_fu_310;

assign zext_ln138_fu_1765_p1 = src_buf_33_fu_306;

assign zext_ln139_fu_1774_p1 = src_buf_29_fu_286;

assign zext_ln140_fu_1949_p1 = src_buf_24_fu_262;

assign zext_ln141_fu_1958_p1 = src_buf_19_fu_238;

assign zext_ln142_fu_1967_p1 = src_buf_14_fu_214;

assign zext_ln143_fu_1976_p1 = src_buf_8_fu_194;

assign zext_ln144_fu_1985_p1 = src_buf_2_fu_178;

assign zext_ln186_fu_3598_p1 = count_10_fu_3591_p3;

assign zext_ln275_1_fu_851_p1 = ap_sig_allocacmp_col;

assign zext_ln275_fu_847_p1 = ap_sig_allocacmp_col;

assign zext_ln282_fu_896_p1 = col_reg_4924;

assign zext_ln76_1_fu_3448_p1 = a0_3_reg_5897;

assign zext_ln76_2_fu_3655_p1 = a0_5_reg_5939;

assign zext_ln76_3_fu_3826_p1 = a0_7_reg_5972;

assign zext_ln76_4_fu_4001_p1 = a0_9_reg_6010;

assign zext_ln76_5_fu_4206_p1 = a0_11_reg_6053;

assign zext_ln76_6_fu_4322_p1 = a0_13_reg_6080;

assign zext_ln76_fu_3249_p1 = a0_1_reg_5723;

assign zext_ln77_1_fu_3274_p1 = a0_2_fu_3267_p3;

assign zext_ln77_2_fu_3473_p1 = a0_4_fu_3466_p3;

assign zext_ln77_3_fu_3680_p1 = a0_6_fu_3673_p3;

assign zext_ln77_4_fu_3851_p1 = a0_8_fu_3844_p3;

assign zext_ln77_5_fu_4026_p1 = a0_10_fu_4019_p3;

assign zext_ln77_6_fu_4231_p1 = a0_12_fu_4224_p3;

assign zext_ln77_7_fu_4347_p1 = a0_14_fu_4340_p3;

assign zext_ln77_fu_2517_p1 = a0_fu_2510_p3;

always @ (posedge ap_clk) begin
    p_threshold_cast_cast_reg_4903[8] <= 1'b0;
    zext_ln129_reg_5188[8] <= 1'b0;
    zext_ln129_reg_5188_pp0_iter6_reg[8] <= 1'b0;
end

endmodule //fast_accel_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop
