Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Apr 29 16:27:18 2024
| Host         : DESKTOP-9KIJP3V running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file votingMachine_control_sets_placed.rpt
| Design       : votingMachine
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              35 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             167 |           55 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------+---------------------------+------------------+----------------+
|   Clock Signal   |          Enable Signal         |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------+--------------------------------+---------------------------+------------------+----------------+
|  clock_IBUF_BUFG | VL/lead2[2]_i_2_n_0            | VL/lead2[0]_i_1_n_0       |                1 |              1 |
|  clock_IBUF_BUFG | VL/lead2[2]_i_2_n_0            | VL/lead2[2]_i_1_n_0       |                1 |              1 |
|  clock_IBUF_BUFG | VL/lead2[2]_i_2_n_0            | reset_IBUF                |                1 |              1 |
|  clock_IBUF_BUFG |                                |                           |                2 |              3 |
|  clock_IBUF_BUFG |                                | reset_IBUF                |                4 |              4 |
|  clock_IBUF_BUFG | bc1/E[0]                       | reset_IBUF                |                5 |              8 |
|  clock_IBUF_BUFG | bc1/cand1_vote_recvd_reg[7][0] | reset_IBUF                |                4 |              8 |
|  clock_IBUF_BUFG | bc1/leds_reg[0][0]             | reset_IBUF                |                3 |              8 |
|  clock_IBUF_BUFG | bc2/cand2_vote_recvd_reg[0][0] | reset_IBUF                |                4 |              8 |
|  clock_IBUF_BUFG | bc3/cand3_vote_recvd_reg[7][0] | reset_IBUF                |                4 |              8 |
|  clock_IBUF_BUFG |                                | MC/counter[0]_i_1__3_n_0  |                8 |             31 |
|  clock_IBUF_BUFG | bc1/counter[0]_i_2_n_0         | bc1/counter[0]_i_1_n_0    |                8 |             31 |
|  clock_IBUF_BUFG | bc2/counter[0]_i_2__0_n_0      | bc2/counter[0]_i_1__0_n_0 |                8 |             31 |
|  clock_IBUF_BUFG | bc3/counter[0]_i_2__1_n_0      | bc3/counter[0]_i_1__1_n_0 |                8 |             31 |
|  clock_IBUF_BUFG | bc4/counter[0]_i_2__2_n_0      | bc4/counter[0]_i_1__2_n_0 |                8 |             31 |
+------------------+--------------------------------+---------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 3      |                     1 |
| 4      |                     1 |
| 8      |                     5 |
| 16+    |                     5 |
+--------+-----------------------+


