<stg><name>int_32_div3</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="2" to="3">
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="3" to="4">
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %d_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %d_V)

]]></Node>
<StgValue><ssdm name="d_V_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %p_Result_s = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %d_V_read, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="4">
<![CDATA[
:7  %tmp = zext i4 %p_Result_s to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %q3_addr = getelementptr [64 x i1]* @q3, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="q3_addr"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="6">
<![CDATA[
:9  %q3_load = load i1* %q3_addr, align 1

]]></Node>
<StgValue><ssdm name="q3_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %q2_addr = getelementptr [64 x i1]* @q2, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="q2_addr"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="6">
<![CDATA[
:11  %q2_load = load i1* %q2_addr, align 1

]]></Node>
<StgValue><ssdm name="q2_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %q1_addr = getelementptr [64 x i1]* @q1, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="q1_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="6">
<![CDATA[
:13  %q1_load = load i1* %q1_addr, align 1

]]></Node>
<StgValue><ssdm name="q1_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %q0_addr = getelementptr [64 x i1]* @q0, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="q0_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="6">
<![CDATA[
:15  %q0_load = load i1* %q0_addr, align 1

]]></Node>
<StgValue><ssdm name="q0_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %r1_addr = getelementptr [64 x i1]* @r1, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="r1_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="6">
<![CDATA[
:17  %r1_load = load i1* %r1_addr, align 1

]]></Node>
<StgValue><ssdm name="r1_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %r0_addr = getelementptr [64 x i1]* @r0, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="r0_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="6">
<![CDATA[
:19  %r0_load = load i1* %r0_addr, align 1

]]></Node>
<StgValue><ssdm name="r0_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %d_chunk_V = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %d_V_read, i32 24, i32 27)

]]></Node>
<StgValue><ssdm name="d_chunk_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="6">
<![CDATA[
:9  %q3_load = load i1* %q3_addr, align 1

]]></Node>
<StgValue><ssdm name="q3_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="6">
<![CDATA[
:11  %q2_load = load i1* %q2_addr, align 1

]]></Node>
<StgValue><ssdm name="q2_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="6">
<![CDATA[
:13  %q1_load = load i1* %q1_addr, align 1

]]></Node>
<StgValue><ssdm name="q1_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="6">
<![CDATA[
:15  %q0_load = load i1* %q0_addr, align 1

]]></Node>
<StgValue><ssdm name="q0_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="6">
<![CDATA[
:17  %r1_load = load i1* %r1_addr, align 1

]]></Node>
<StgValue><ssdm name="r1_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="6">
<![CDATA[
:19  %r0_load = load i1* %r0_addr, align 1

]]></Node>
<StgValue><ssdm name="r0_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="4">
<![CDATA[
:21  %p_Result_s_7 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i4(i1 %r1_load, i1 %r0_load, i4 %d_chunk_V)

]]></Node>
<StgValue><ssdm name="p_Result_s_7"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="6">
<![CDATA[
:22  %tmp_2 = zext i6 %p_Result_s_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %q3_addr_1 = getelementptr [64 x i1]* @q3, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="q3_addr_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="6">
<![CDATA[
:24  %q3_load_1 = load i1* %q3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="q3_load_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %q2_addr_1 = getelementptr [64 x i1]* @q2, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="q2_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="6">
<![CDATA[
:26  %q2_load_1 = load i1* %q2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="q2_load_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %q1_addr_1 = getelementptr [64 x i1]* @q1, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="q1_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="6">
<![CDATA[
:28  %q1_load_1 = load i1* %q1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="q1_load_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %q0_addr_1 = getelementptr [64 x i1]* @q0, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="q0_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="6">
<![CDATA[
:30  %q0_load_1 = load i1* %q0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="q0_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 0), !map !76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %d_V), !map !82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @int_32_div3_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="6">
<![CDATA[
:24  %q3_load_1 = load i1* %q3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="q3_load_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="6">
<![CDATA[
:26  %q2_load_1 = load i1* %q2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="q2_load_1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="6">
<![CDATA[
:28  %q1_load_1 = load i1* %q1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="q1_load_1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="6">
<![CDATA[
:30  %q0_load_1 = load i1* %q0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="q0_load_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
:31  %tmp_1 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1(i1 %q3_load, i1 %q2_load, i1 %q1_load, i1 %q0_load, i1 %q3_load_1, i1 %q2_load_1, i1 %q1_load_1, i1 %q0_load_1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
:32  %p_Result_1 = call i32 @_ssdm_op_PartSet.i32.i32.i8.i32.i32(i32 undef, i8 %tmp_1, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32">
<![CDATA[
:33  ret i32 %p_Result_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
