
FreeRTOSDemoProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008aec  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007c8  08008c7c  08008c7c  00009c7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009444  08009444  0000b0c0  2**0
                  CONTENTS
  4 .ARM          00000008  08009444  08009444  0000a444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800944c  0800944c  0000b0c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800944c  0800944c  0000a44c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009450  08009450  0000a450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000c0  20000000  08009454  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b0c0  2**0
                  CONTENTS
 10 .bss          00019464  200000c0  200000c0  0000b0c0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20019524  20019524  0000b0c0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b0c0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016384  00000000  00000000  0000b0f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000038f1  00000000  00000000  00021474  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013a8  00000000  00000000  00024d68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f3d  00000000  00000000  00026110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000246c1  00000000  00000000  0002704d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018418  00000000  00000000  0004b70e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000db2e9  00000000  00000000  00063b26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013ee0f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005798  00000000  00000000  0013ee54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007a  00000000  00000000  001445ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000c0 	.word	0x200000c0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008c64 	.word	0x08008c64

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000c4 	.word	0x200000c4
 80001cc:	08008c64 	.word	0x08008c64

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__aeabi_d2iz>:
 8000a3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a40:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a44:	d215      	bcs.n	8000a72 <__aeabi_d2iz+0x36>
 8000a46:	d511      	bpl.n	8000a6c <__aeabi_d2iz+0x30>
 8000a48:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a50:	d912      	bls.n	8000a78 <__aeabi_d2iz+0x3c>
 8000a52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a56:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a62:	fa23 f002 	lsr.w	r0, r3, r2
 8000a66:	bf18      	it	ne
 8000a68:	4240      	negne	r0, r0
 8000a6a:	4770      	bx	lr
 8000a6c:	f04f 0000 	mov.w	r0, #0
 8000a70:	4770      	bx	lr
 8000a72:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a76:	d105      	bne.n	8000a84 <__aeabi_d2iz+0x48>
 8000a78:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a7c:	bf08      	it	eq
 8000a7e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop

08000a8c <__aeabi_uldivmod>:
 8000a8c:	b953      	cbnz	r3, 8000aa4 <__aeabi_uldivmod+0x18>
 8000a8e:	b94a      	cbnz	r2, 8000aa4 <__aeabi_uldivmod+0x18>
 8000a90:	2900      	cmp	r1, #0
 8000a92:	bf08      	it	eq
 8000a94:	2800      	cmpeq	r0, #0
 8000a96:	bf1c      	itt	ne
 8000a98:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000a9c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000aa0:	f000 b96a 	b.w	8000d78 <__aeabi_idiv0>
 8000aa4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aa8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aac:	f000 f806 	bl	8000abc <__udivmoddi4>
 8000ab0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ab4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ab8:	b004      	add	sp, #16
 8000aba:	4770      	bx	lr

08000abc <__udivmoddi4>:
 8000abc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ac0:	9d08      	ldr	r5, [sp, #32]
 8000ac2:	460c      	mov	r4, r1
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d14e      	bne.n	8000b66 <__udivmoddi4+0xaa>
 8000ac8:	4694      	mov	ip, r2
 8000aca:	458c      	cmp	ip, r1
 8000acc:	4686      	mov	lr, r0
 8000ace:	fab2 f282 	clz	r2, r2
 8000ad2:	d962      	bls.n	8000b9a <__udivmoddi4+0xde>
 8000ad4:	b14a      	cbz	r2, 8000aea <__udivmoddi4+0x2e>
 8000ad6:	f1c2 0320 	rsb	r3, r2, #32
 8000ada:	4091      	lsls	r1, r2
 8000adc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ae0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ae4:	4319      	orrs	r1, r3
 8000ae6:	fa00 fe02 	lsl.w	lr, r0, r2
 8000aea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000aee:	fa1f f68c 	uxth.w	r6, ip
 8000af2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000af6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000afa:	fb07 1114 	mls	r1, r7, r4, r1
 8000afe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b02:	fb04 f106 	mul.w	r1, r4, r6
 8000b06:	4299      	cmp	r1, r3
 8000b08:	d90a      	bls.n	8000b20 <__udivmoddi4+0x64>
 8000b0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b0e:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000b12:	f080 8112 	bcs.w	8000d3a <__udivmoddi4+0x27e>
 8000b16:	4299      	cmp	r1, r3
 8000b18:	f240 810f 	bls.w	8000d3a <__udivmoddi4+0x27e>
 8000b1c:	3c02      	subs	r4, #2
 8000b1e:	4463      	add	r3, ip
 8000b20:	1a59      	subs	r1, r3, r1
 8000b22:	fa1f f38e 	uxth.w	r3, lr
 8000b26:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b2a:	fb07 1110 	mls	r1, r7, r0, r1
 8000b2e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b32:	fb00 f606 	mul.w	r6, r0, r6
 8000b36:	429e      	cmp	r6, r3
 8000b38:	d90a      	bls.n	8000b50 <__udivmoddi4+0x94>
 8000b3a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b3e:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000b42:	f080 80fc 	bcs.w	8000d3e <__udivmoddi4+0x282>
 8000b46:	429e      	cmp	r6, r3
 8000b48:	f240 80f9 	bls.w	8000d3e <__udivmoddi4+0x282>
 8000b4c:	4463      	add	r3, ip
 8000b4e:	3802      	subs	r0, #2
 8000b50:	1b9b      	subs	r3, r3, r6
 8000b52:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b56:	2100      	movs	r1, #0
 8000b58:	b11d      	cbz	r5, 8000b62 <__udivmoddi4+0xa6>
 8000b5a:	40d3      	lsrs	r3, r2
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	e9c5 3200 	strd	r3, r2, [r5]
 8000b62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b66:	428b      	cmp	r3, r1
 8000b68:	d905      	bls.n	8000b76 <__udivmoddi4+0xba>
 8000b6a:	b10d      	cbz	r5, 8000b70 <__udivmoddi4+0xb4>
 8000b6c:	e9c5 0100 	strd	r0, r1, [r5]
 8000b70:	2100      	movs	r1, #0
 8000b72:	4608      	mov	r0, r1
 8000b74:	e7f5      	b.n	8000b62 <__udivmoddi4+0xa6>
 8000b76:	fab3 f183 	clz	r1, r3
 8000b7a:	2900      	cmp	r1, #0
 8000b7c:	d146      	bne.n	8000c0c <__udivmoddi4+0x150>
 8000b7e:	42a3      	cmp	r3, r4
 8000b80:	d302      	bcc.n	8000b88 <__udivmoddi4+0xcc>
 8000b82:	4290      	cmp	r0, r2
 8000b84:	f0c0 80f0 	bcc.w	8000d68 <__udivmoddi4+0x2ac>
 8000b88:	1a86      	subs	r6, r0, r2
 8000b8a:	eb64 0303 	sbc.w	r3, r4, r3
 8000b8e:	2001      	movs	r0, #1
 8000b90:	2d00      	cmp	r5, #0
 8000b92:	d0e6      	beq.n	8000b62 <__udivmoddi4+0xa6>
 8000b94:	e9c5 6300 	strd	r6, r3, [r5]
 8000b98:	e7e3      	b.n	8000b62 <__udivmoddi4+0xa6>
 8000b9a:	2a00      	cmp	r2, #0
 8000b9c:	f040 8090 	bne.w	8000cc0 <__udivmoddi4+0x204>
 8000ba0:	eba1 040c 	sub.w	r4, r1, ip
 8000ba4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ba8:	fa1f f78c 	uxth.w	r7, ip
 8000bac:	2101      	movs	r1, #1
 8000bae:	fbb4 f6f8 	udiv	r6, r4, r8
 8000bb2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bb6:	fb08 4416 	mls	r4, r8, r6, r4
 8000bba:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bbe:	fb07 f006 	mul.w	r0, r7, r6
 8000bc2:	4298      	cmp	r0, r3
 8000bc4:	d908      	bls.n	8000bd8 <__udivmoddi4+0x11c>
 8000bc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000bca:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x11a>
 8000bd0:	4298      	cmp	r0, r3
 8000bd2:	f200 80cd 	bhi.w	8000d70 <__udivmoddi4+0x2b4>
 8000bd6:	4626      	mov	r6, r4
 8000bd8:	1a1c      	subs	r4, r3, r0
 8000bda:	fa1f f38e 	uxth.w	r3, lr
 8000bde:	fbb4 f0f8 	udiv	r0, r4, r8
 8000be2:	fb08 4410 	mls	r4, r8, r0, r4
 8000be6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bea:	fb00 f707 	mul.w	r7, r0, r7
 8000bee:	429f      	cmp	r7, r3
 8000bf0:	d908      	bls.n	8000c04 <__udivmoddi4+0x148>
 8000bf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000bf6:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000bfa:	d202      	bcs.n	8000c02 <__udivmoddi4+0x146>
 8000bfc:	429f      	cmp	r7, r3
 8000bfe:	f200 80b0 	bhi.w	8000d62 <__udivmoddi4+0x2a6>
 8000c02:	4620      	mov	r0, r4
 8000c04:	1bdb      	subs	r3, r3, r7
 8000c06:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c0a:	e7a5      	b.n	8000b58 <__udivmoddi4+0x9c>
 8000c0c:	f1c1 0620 	rsb	r6, r1, #32
 8000c10:	408b      	lsls	r3, r1
 8000c12:	fa22 f706 	lsr.w	r7, r2, r6
 8000c16:	431f      	orrs	r7, r3
 8000c18:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c1c:	fa04 f301 	lsl.w	r3, r4, r1
 8000c20:	ea43 030c 	orr.w	r3, r3, ip
 8000c24:	40f4      	lsrs	r4, r6
 8000c26:	fa00 f801 	lsl.w	r8, r0, r1
 8000c2a:	0c38      	lsrs	r0, r7, #16
 8000c2c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c30:	fbb4 fef0 	udiv	lr, r4, r0
 8000c34:	fa1f fc87 	uxth.w	ip, r7
 8000c38:	fb00 441e 	mls	r4, r0, lr, r4
 8000c3c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c40:	fb0e f90c 	mul.w	r9, lr, ip
 8000c44:	45a1      	cmp	r9, r4
 8000c46:	fa02 f201 	lsl.w	r2, r2, r1
 8000c4a:	d90a      	bls.n	8000c62 <__udivmoddi4+0x1a6>
 8000c4c:	193c      	adds	r4, r7, r4
 8000c4e:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000c52:	f080 8084 	bcs.w	8000d5e <__udivmoddi4+0x2a2>
 8000c56:	45a1      	cmp	r9, r4
 8000c58:	f240 8081 	bls.w	8000d5e <__udivmoddi4+0x2a2>
 8000c5c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c60:	443c      	add	r4, r7
 8000c62:	eba4 0409 	sub.w	r4, r4, r9
 8000c66:	fa1f f983 	uxth.w	r9, r3
 8000c6a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c6e:	fb00 4413 	mls	r4, r0, r3, r4
 8000c72:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c76:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c7a:	45a4      	cmp	ip, r4
 8000c7c:	d907      	bls.n	8000c8e <__udivmoddi4+0x1d2>
 8000c7e:	193c      	adds	r4, r7, r4
 8000c80:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000c84:	d267      	bcs.n	8000d56 <__udivmoddi4+0x29a>
 8000c86:	45a4      	cmp	ip, r4
 8000c88:	d965      	bls.n	8000d56 <__udivmoddi4+0x29a>
 8000c8a:	3b02      	subs	r3, #2
 8000c8c:	443c      	add	r4, r7
 8000c8e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000c92:	fba0 9302 	umull	r9, r3, r0, r2
 8000c96:	eba4 040c 	sub.w	r4, r4, ip
 8000c9a:	429c      	cmp	r4, r3
 8000c9c:	46ce      	mov	lr, r9
 8000c9e:	469c      	mov	ip, r3
 8000ca0:	d351      	bcc.n	8000d46 <__udivmoddi4+0x28a>
 8000ca2:	d04e      	beq.n	8000d42 <__udivmoddi4+0x286>
 8000ca4:	b155      	cbz	r5, 8000cbc <__udivmoddi4+0x200>
 8000ca6:	ebb8 030e 	subs.w	r3, r8, lr
 8000caa:	eb64 040c 	sbc.w	r4, r4, ip
 8000cae:	fa04 f606 	lsl.w	r6, r4, r6
 8000cb2:	40cb      	lsrs	r3, r1
 8000cb4:	431e      	orrs	r6, r3
 8000cb6:	40cc      	lsrs	r4, r1
 8000cb8:	e9c5 6400 	strd	r6, r4, [r5]
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	e750      	b.n	8000b62 <__udivmoddi4+0xa6>
 8000cc0:	f1c2 0320 	rsb	r3, r2, #32
 8000cc4:	fa20 f103 	lsr.w	r1, r0, r3
 8000cc8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ccc:	fa24 f303 	lsr.w	r3, r4, r3
 8000cd0:	4094      	lsls	r4, r2
 8000cd2:	430c      	orrs	r4, r1
 8000cd4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cdc:	fa1f f78c 	uxth.w	r7, ip
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3110 	mls	r1, r8, r0, r3
 8000ce8:	0c23      	lsrs	r3, r4, #16
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb00 f107 	mul.w	r1, r0, r7
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	d908      	bls.n	8000d08 <__udivmoddi4+0x24c>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000cfe:	d22c      	bcs.n	8000d5a <__udivmoddi4+0x29e>
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d92a      	bls.n	8000d5a <__udivmoddi4+0x29e>
 8000d04:	3802      	subs	r0, #2
 8000d06:	4463      	add	r3, ip
 8000d08:	1a5b      	subs	r3, r3, r1
 8000d0a:	b2a4      	uxth	r4, r4
 8000d0c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d10:	fb08 3311 	mls	r3, r8, r1, r3
 8000d14:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d18:	fb01 f307 	mul.w	r3, r1, r7
 8000d1c:	42a3      	cmp	r3, r4
 8000d1e:	d908      	bls.n	8000d32 <__udivmoddi4+0x276>
 8000d20:	eb1c 0404 	adds.w	r4, ip, r4
 8000d24:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000d28:	d213      	bcs.n	8000d52 <__udivmoddi4+0x296>
 8000d2a:	42a3      	cmp	r3, r4
 8000d2c:	d911      	bls.n	8000d52 <__udivmoddi4+0x296>
 8000d2e:	3902      	subs	r1, #2
 8000d30:	4464      	add	r4, ip
 8000d32:	1ae4      	subs	r4, r4, r3
 8000d34:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d38:	e739      	b.n	8000bae <__udivmoddi4+0xf2>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	e6f0      	b.n	8000b20 <__udivmoddi4+0x64>
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e706      	b.n	8000b50 <__udivmoddi4+0x94>
 8000d42:	45c8      	cmp	r8, r9
 8000d44:	d2ae      	bcs.n	8000ca4 <__udivmoddi4+0x1e8>
 8000d46:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d4a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d4e:	3801      	subs	r0, #1
 8000d50:	e7a8      	b.n	8000ca4 <__udivmoddi4+0x1e8>
 8000d52:	4631      	mov	r1, r6
 8000d54:	e7ed      	b.n	8000d32 <__udivmoddi4+0x276>
 8000d56:	4603      	mov	r3, r0
 8000d58:	e799      	b.n	8000c8e <__udivmoddi4+0x1d2>
 8000d5a:	4630      	mov	r0, r6
 8000d5c:	e7d4      	b.n	8000d08 <__udivmoddi4+0x24c>
 8000d5e:	46d6      	mov	lr, sl
 8000d60:	e77f      	b.n	8000c62 <__udivmoddi4+0x1a6>
 8000d62:	4463      	add	r3, ip
 8000d64:	3802      	subs	r0, #2
 8000d66:	e74d      	b.n	8000c04 <__udivmoddi4+0x148>
 8000d68:	4606      	mov	r6, r0
 8000d6a:	4623      	mov	r3, r4
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	e70f      	b.n	8000b90 <__udivmoddi4+0xd4>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	4463      	add	r3, ip
 8000d74:	e730      	b.n	8000bd8 <__udivmoddi4+0x11c>
 8000d76:	bf00      	nop

08000d78 <__aeabi_idiv0>:
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop

08000d7c <led_task>:
 * @note The task must be notified when a new command is available.									   *
 * @note The function utilizes software timers to control LED effects.								   *
 ******************************************************************************************************/

void led_task(void *param)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b088      	sub	sp, #32
 8000d80:	af02      	add	r7, sp, #8
 8000d82:	6078      	str	r0, [r7, #4]
	uint32_t msg_addr;
	message_t *msg;
	int freq = 2; // Frequency in Hz
 8000d84:	2302      	movs	r3, #2
 8000d86:	60bb      	str	r3, [r7, #8]
	int period = 500; // Period in ms
 8000d88:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000d8c:	617b      	str	r3, [r7, #20]

	while(1) {
		// Wait for notification from another task
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8000d8e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d92:	9300      	str	r3, [sp, #0]
 8000d94:	2300      	movs	r3, #0
 8000d96:	2200      	movs	r2, #0
 8000d98:	2100      	movs	r1, #0
 8000d9a:	2000      	movs	r0, #0
 8000d9c:	f005 fff4 	bl	8006d88 <xTaskGenericNotifyWait>

		// Display LED menu for the user
		xQueueSend(q_print, &msg_led_menu, portMAX_DELAY);
 8000da0:	4b7d      	ldr	r3, [pc, #500]	@ (8000f98 <led_task+0x21c>)
 8000da2:	6818      	ldr	r0, [r3, #0]
 8000da4:	2300      	movs	r3, #0
 8000da6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000daa:	497c      	ldr	r1, [pc, #496]	@ (8000f9c <led_task+0x220>)
 8000dac:	f004 fd1e 	bl	80057ec <xQueueGenericSend>

		// Wait for the user to select their desired LED effect
		xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 8000db0:	f107 030c 	add.w	r3, r7, #12
 8000db4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000db8:	9200      	str	r2, [sp, #0]
 8000dba:	2200      	movs	r2, #0
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	2000      	movs	r0, #0
 8000dc0:	f005 ffe2 	bl	8006d88 <xTaskGenericNotifyWait>
		msg = (message_t*)msg_addr;
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	613b      	str	r3, [r7, #16]

		// Process command, adjust LED state, and set software timers accordingly
		if(msg->len <= 4) {
 8000dc8:	693b      	ldr	r3, [r7, #16]
 8000dca:	68db      	ldr	r3, [r3, #12]
 8000dcc:	2b04      	cmp	r3, #4
 8000dce:	f200 80cb 	bhi.w	8000f68 <led_task+0x1ec>
			if(!strcmp((char*)msg->payload, "None"))			// No effect
 8000dd2:	693b      	ldr	r3, [r7, #16]
 8000dd4:	4972      	ldr	r1, [pc, #456]	@ (8000fa0 <led_task+0x224>)
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f7ff f9fa 	bl	80001d0 <strcmp>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d109      	bne.n	8000df6 <led_task+0x7a>
			{
				set_led_timer(effectNone);
 8000de2:	2004      	movs	r0, #4
 8000de4:	f000 f912 	bl	800100c <set_led_timer>
				curr_led_state = sNone;
 8000de8:	4b6e      	ldr	r3, [pc, #440]	@ (8000fa4 <led_task+0x228>)
 8000dea:	2204      	movs	r2, #4
 8000dec:	701a      	strb	r2, [r3, #0]
				control_all_leds(LED_OFF);
 8000dee:	2000      	movs	r0, #0
 8000df0:	f000 f93e 	bl	8001070 <control_all_leds>
 8000df4:	e0c0      	b.n	8000f78 <led_task+0x1fc>
			}
			else if (!strcmp((char*)msg->payload, "E1")) {		// E1 effect
 8000df6:	693b      	ldr	r3, [r7, #16]
 8000df8:	496b      	ldr	r1, [pc, #428]	@ (8000fa8 <led_task+0x22c>)
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f7ff f9e8 	bl	80001d0 <strcmp>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d106      	bne.n	8000e14 <led_task+0x98>
				curr_led_state = sEffectE1;
 8000e06:	4b67      	ldr	r3, [pc, #412]	@ (8000fa4 <led_task+0x228>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	701a      	strb	r2, [r3, #0]
				set_led_timer(effectE1);
 8000e0c:	2000      	movs	r0, #0
 8000e0e:	f000 f8fd 	bl	800100c <set_led_timer>
 8000e12:	e0b1      	b.n	8000f78 <led_task+0x1fc>
			}
			else if (!strcmp((char*)msg->payload, "E2")) {		// E2 effect
 8000e14:	693b      	ldr	r3, [r7, #16]
 8000e16:	4965      	ldr	r1, [pc, #404]	@ (8000fac <led_task+0x230>)
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f7ff f9d9 	bl	80001d0 <strcmp>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d106      	bne.n	8000e32 <led_task+0xb6>
				curr_led_state = sEffectE2;
 8000e24:	4b5f      	ldr	r3, [pc, #380]	@ (8000fa4 <led_task+0x228>)
 8000e26:	2201      	movs	r2, #1
 8000e28:	701a      	strb	r2, [r3, #0]
				set_led_timer(effectE2);
 8000e2a:	2001      	movs	r0, #1
 8000e2c:	f000 f8ee 	bl	800100c <set_led_timer>
 8000e30:	e0a2      	b.n	8000f78 <led_task+0x1fc>
			}
			else if (!strcmp((char*)msg->payload, "E3")) {		// E3 effect
 8000e32:	693b      	ldr	r3, [r7, #16]
 8000e34:	495e      	ldr	r1, [pc, #376]	@ (8000fb0 <led_task+0x234>)
 8000e36:	4618      	mov	r0, r3
 8000e38:	f7ff f9ca 	bl	80001d0 <strcmp>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d106      	bne.n	8000e50 <led_task+0xd4>
				curr_led_state = sEffectE3;
 8000e42:	4b58      	ldr	r3, [pc, #352]	@ (8000fa4 <led_task+0x228>)
 8000e44:	2202      	movs	r2, #2
 8000e46:	701a      	strb	r2, [r3, #0]
				set_led_timer(effectE3);
 8000e48:	2002      	movs	r0, #2
 8000e4a:	f000 f8df 	bl	800100c <set_led_timer>
 8000e4e:	e093      	b.n	8000f78 <led_task+0x1fc>
			}
			else if (!strcmp((char*)msg->payload, "E4")) {		// E4 effect
 8000e50:	693b      	ldr	r3, [r7, #16]
 8000e52:	4958      	ldr	r1, [pc, #352]	@ (8000fb4 <led_task+0x238>)
 8000e54:	4618      	mov	r0, r3
 8000e56:	f7ff f9bb 	bl	80001d0 <strcmp>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d106      	bne.n	8000e6e <led_task+0xf2>
				curr_led_state = sEffectE4;
 8000e60:	4b50      	ldr	r3, [pc, #320]	@ (8000fa4 <led_task+0x228>)
 8000e62:	2203      	movs	r2, #3
 8000e64:	701a      	strb	r2, [r3, #0]
				set_led_timer(effectE4);
 8000e66:	2003      	movs	r0, #3
 8000e68:	f000 f8d0 	bl	800100c <set_led_timer>
 8000e6c:	e084      	b.n	8000f78 <led_task+0x1fc>
			}
			else if (parse_freq_string(msg, &freq)) {			// Frequency adjustment
 8000e6e:	f107 0308 	add.w	r3, r7, #8
 8000e72:	4619      	mov	r1, r3
 8000e74:	6938      	ldr	r0, [r7, #16]
 8000e76:	f000 f9ef 	bl	8001258 <parse_freq_string>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d055      	beq.n	8000f2c <led_task+0x1b0>
				// Check that there is an active effect
				if(sNone == curr_led_state) {
 8000e80:	4b48      	ldr	r3, [pc, #288]	@ (8000fa4 <led_task+0x228>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	2b04      	cmp	r3, #4
 8000e86:	d108      	bne.n	8000e9a <led_task+0x11e>
					xQueueSend(q_print, &msg_no_active_effect, portMAX_DELAY);
 8000e88:	4b43      	ldr	r3, [pc, #268]	@ (8000f98 <led_task+0x21c>)
 8000e8a:	6818      	ldr	r0, [r3, #0]
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000e92:	4949      	ldr	r1, [pc, #292]	@ (8000fb8 <led_task+0x23c>)
 8000e94:	f004 fcaa 	bl	80057ec <xQueueGenericSend>
 8000e98:	e06e      	b.n	8000f78 <led_task+0x1fc>
				}
				// Check that frequency is between 1 and 10 Hz
				else if(freq > 10) {
 8000e9a:	68bb      	ldr	r3, [r7, #8]
 8000e9c:	2b0a      	cmp	r3, #10
 8000e9e:	dd08      	ble.n	8000eb2 <led_task+0x136>
					xQueueSend(q_print, &msg_inv_freq, portMAX_DELAY);
 8000ea0:	4b3d      	ldr	r3, [pc, #244]	@ (8000f98 <led_task+0x21c>)
 8000ea2:	6818      	ldr	r0, [r3, #0]
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000eaa:	4944      	ldr	r1, [pc, #272]	@ (8000fbc <led_task+0x240>)
 8000eac:	f004 fc9e 	bl	80057ec <xQueueGenericSend>
 8000eb0:	e062      	b.n	8000f78 <led_task+0x1fc>
				}
				// Change timer frequency
				else {
					period = (1.0 / freq) * 1000;
 8000eb2:	68bb      	ldr	r3, [r7, #8]
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f7ff fb45 	bl	8000544 <__aeabi_i2d>
 8000eba:	4602      	mov	r2, r0
 8000ebc:	460b      	mov	r3, r1
 8000ebe:	f04f 0000 	mov.w	r0, #0
 8000ec2:	493f      	ldr	r1, [pc, #252]	@ (8000fc0 <led_task+0x244>)
 8000ec4:	f7ff fcd2 	bl	800086c <__aeabi_ddiv>
 8000ec8:	4602      	mov	r2, r0
 8000eca:	460b      	mov	r3, r1
 8000ecc:	4610      	mov	r0, r2
 8000ece:	4619      	mov	r1, r3
 8000ed0:	f04f 0200 	mov.w	r2, #0
 8000ed4:	4b3b      	ldr	r3, [pc, #236]	@ (8000fc4 <led_task+0x248>)
 8000ed6:	f7ff fb9f 	bl	8000618 <__aeabi_dmul>
 8000eda:	4602      	mov	r2, r0
 8000edc:	460b      	mov	r3, r1
 8000ede:	4610      	mov	r0, r2
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	f7ff fdab 	bl	8000a3c <__aeabi_d2iz>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	617b      	str	r3, [r7, #20]
					if (xTimerChangePeriod(handle_led_timer[curr_led_state], pdMS_TO_TICKS(period), 0) != pdPASS) {
 8000eea:	4b2e      	ldr	r3, [pc, #184]	@ (8000fa4 <led_task+0x228>)
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	461a      	mov	r2, r3
 8000ef0:	4b35      	ldr	r3, [pc, #212]	@ (8000fc8 <led_task+0x24c>)
 8000ef2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000efc:	fb02 f303 	mul.w	r3, r2, r3
 8000f00:	4a32      	ldr	r2, [pc, #200]	@ (8000fcc <led_task+0x250>)
 8000f02:	fba2 2303 	umull	r2, r3, r2, r3
 8000f06:	099a      	lsrs	r2, r3, #6
 8000f08:	2300      	movs	r3, #0
 8000f0a:	9300      	str	r3, [sp, #0]
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	2104      	movs	r1, #4
 8000f10:	f006 fa9c 	bl	800744c <xTimerGenericCommand>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b01      	cmp	r3, #1
 8000f18:	d02e      	beq.n	8000f78 <led_task+0x1fc>
						// If frequency update was not successful, notify the user
						xQueueSend(q_print, &msg_err_freq, portMAX_DELAY);
 8000f1a:	4b1f      	ldr	r3, [pc, #124]	@ (8000f98 <led_task+0x21c>)
 8000f1c:	6818      	ldr	r0, [r3, #0]
 8000f1e:	2300      	movs	r3, #0
 8000f20:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000f24:	492a      	ldr	r1, [pc, #168]	@ (8000fd0 <led_task+0x254>)
 8000f26:	f004 fc61 	bl	80057ec <xQueueGenericSend>
 8000f2a:	e025      	b.n	8000f78 <led_task+0x1fc>
					}
				}
			}
			else if (!strcmp((char*)msg->payload, "Main")) {	// Back to main menu
 8000f2c:	693b      	ldr	r3, [r7, #16]
 8000f2e:	4929      	ldr	r1, [pc, #164]	@ (8000fd4 <led_task+0x258>)
 8000f30:	4618      	mov	r0, r3
 8000f32:	f7ff f94d 	bl	80001d0 <strcmp>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d10c      	bne.n	8000f56 <led_task+0x1da>
				// Update the system state
				curr_sys_state = sMainMenu;
 8000f3c:	4b26      	ldr	r3, [pc, #152]	@ (8000fd8 <led_task+0x25c>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	701a      	strb	r2, [r3, #0]

				// Notify the main menu task
				xTaskNotify(handle_main_menu_task, 0, eNoAction);
 8000f42:	4b26      	ldr	r3, [pc, #152]	@ (8000fdc <led_task+0x260>)
 8000f44:	6818      	ldr	r0, [r3, #0]
 8000f46:	2300      	movs	r3, #0
 8000f48:	9300      	str	r3, [sp, #0]
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	2100      	movs	r1, #0
 8000f50:	f005 ff9a 	bl	8006e88 <xTaskGenericNotify>
 8000f54:	e010      	b.n	8000f78 <led_task+0x1fc>
			}
			else												// Invalid response
				xQueueSend(q_print, &msg_inv_led, portMAX_DELAY);
 8000f56:	4b10      	ldr	r3, [pc, #64]	@ (8000f98 <led_task+0x21c>)
 8000f58:	6818      	ldr	r0, [r3, #0]
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000f60:	491f      	ldr	r1, [pc, #124]	@ (8000fe0 <led_task+0x264>)
 8000f62:	f004 fc43 	bl	80057ec <xQueueGenericSend>
 8000f66:	e007      	b.n	8000f78 <led_task+0x1fc>
		}
		else {
			// If user input is longer than 4 characters, notify user of invalid response
			xQueueSend(q_print, &msg_inv_led, portMAX_DELAY);
 8000f68:	4b0b      	ldr	r3, [pc, #44]	@ (8000f98 <led_task+0x21c>)
 8000f6a:	6818      	ldr	r0, [r3, #0]
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000f72:	491b      	ldr	r1, [pc, #108]	@ (8000fe0 <led_task+0x264>)
 8000f74:	f004 fc3a 	bl	80057ec <xQueueGenericSend>
		}

		// Notify self / led task if not returning to the main menu
		if (sLedMenu == curr_sys_state)
 8000f78:	4b17      	ldr	r3, [pc, #92]	@ (8000fd8 <led_task+0x25c>)
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	2b01      	cmp	r3, #1
 8000f7e:	f47f af06 	bne.w	8000d8e <led_task+0x12>
			xTaskNotify(handle_led_task, 0, eNoAction);
 8000f82:	4b18      	ldr	r3, [pc, #96]	@ (8000fe4 <led_task+0x268>)
 8000f84:	6818      	ldr	r0, [r3, #0]
 8000f86:	2300      	movs	r3, #0
 8000f88:	9300      	str	r3, [sp, #0]
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	2100      	movs	r1, #0
 8000f90:	f005 ff7a 	bl	8006e88 <xTaskGenericNotify>
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8000f94:	e6fb      	b.n	8000d8e <led_task+0x12>
 8000f96:	bf00      	nop
 8000f98:	200001c8 	.word	0x200001c8
 8000f9c:	20000010 	.word	0x20000010
 8000fa0:	08008ec4 	.word	0x08008ec4
 8000fa4:	20000014 	.word	0x20000014
 8000fa8:	08008ecc 	.word	0x08008ecc
 8000fac:	08008ed0 	.word	0x08008ed0
 8000fb0:	08008ed4 	.word	0x08008ed4
 8000fb4:	08008ed8 	.word	0x08008ed8
 8000fb8:	20000004 	.word	0x20000004
 8000fbc:	2000000c 	.word	0x2000000c
 8000fc0:	3ff00000 	.word	0x3ff00000
 8000fc4:	408f4000 	.word	0x408f4000
 8000fc8:	200001d0 	.word	0x200001d0
 8000fcc:	10624dd3 	.word	0x10624dd3
 8000fd0:	20000008 	.word	0x20000008
 8000fd4:	08008edc 	.word	0x08008edc
 8000fd8:	200001e1 	.word	0x200001e1
 8000fdc:	200001b4 	.word	0x200001b4
 8000fe0:	20000000 	.word	0x20000000
 8000fe4:	200001c0 	.word	0x200001c0

08000fe8 <led_callback>:
 * @note The function assumes that the timer IDs correspond directly to the LED effects to be executed *
 *       and relies on proper timer setup and management by the calling code.						   *
 ******************************************************************************************************/

void led_callback(TimerHandle_t xTimer)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
	// Get timer ID
	int id = (uint32_t)pvTimerGetTimerID(xTimer);
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f006 fd15 	bl	8007a20 <pvTimerGetTimerID>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	60fb      	str	r3, [r7, #12]

	// LED effects correspond to timer ID's
	int effect = id;
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	60bb      	str	r3, [r7, #8]
	execute_led_effect(effect);
 8000ffe:	68b8      	ldr	r0, [r7, #8]
 8001000:	f000 f8c4 	bl	800118c <execute_led_effect>
}
 8001004:	bf00      	nop
 8001006:	3710      	adds	r7, #16
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}

0800100c <set_led_timer>:
 * @note This function assumes that `handle_led_timer[]` array is properly initialized and contains    *
 *       valid FreeRTOS software timer handles for each LED effect.									   *
 ******************************************************************************************************/

void set_led_timer(led_effect_t effect)
{
 800100c:	b590      	push	{r4, r7, lr}
 800100e:	b087      	sub	sp, #28
 8001010:	af02      	add	r7, sp, #8
 8001012:	4603      	mov	r3, r0
 8001014:	71fb      	strb	r3, [r7, #7]
	// Turn off all timers
	for(int i=0; i<NUM_LED_TIMERS; i++) {
 8001016:	2300      	movs	r3, #0
 8001018:	60fb      	str	r3, [r7, #12]
 800101a:	e00e      	b.n	800103a <set_led_timer+0x2e>
		xTimerStop(handle_led_timer[i], portMAX_DELAY);
 800101c:	4a13      	ldr	r2, [pc, #76]	@ (800106c <set_led_timer+0x60>)
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001024:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001028:	9300      	str	r3, [sp, #0]
 800102a:	2300      	movs	r3, #0
 800102c:	2200      	movs	r2, #0
 800102e:	2103      	movs	r1, #3
 8001030:	f006 fa0c 	bl	800744c <xTimerGenericCommand>
	for(int i=0; i<NUM_LED_TIMERS; i++) {
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	3301      	adds	r3, #1
 8001038:	60fb      	str	r3, [r7, #12]
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	2b03      	cmp	r3, #3
 800103e:	dded      	ble.n	800101c <set_led_timer+0x10>
	}

	// Start the selected timer
	if(effectNone != effect) {
 8001040:	79fb      	ldrb	r3, [r7, #7]
 8001042:	2b04      	cmp	r3, #4
 8001044:	d00e      	beq.n	8001064 <set_led_timer+0x58>
		xTimerStart(handle_led_timer[effect], portMAX_DELAY);
 8001046:	79fb      	ldrb	r3, [r7, #7]
 8001048:	4a08      	ldr	r2, [pc, #32]	@ (800106c <set_led_timer+0x60>)
 800104a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800104e:	f005 fae9 	bl	8006624 <xTaskGetTickCount>
 8001052:	4602      	mov	r2, r0
 8001054:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001058:	9300      	str	r3, [sp, #0]
 800105a:	2300      	movs	r3, #0
 800105c:	2101      	movs	r1, #1
 800105e:	4620      	mov	r0, r4
 8001060:	f006 f9f4 	bl	800744c <xTimerGenericCommand>
	}
}
 8001064:	bf00      	nop
 8001066:	3714      	adds	r7, #20
 8001068:	46bd      	mov	sp, r7
 800106a:	bd90      	pop	{r4, r7, pc}
 800106c:	200001d0 	.word	0x200001d0

08001070 <control_all_leds>:
 * 																									   *
 * @note This function assumes that the macros for each on-board LED are configured correctly.	       *
 ******************************************************************************************************/

void control_all_leds(int state)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ORANGE_LED_PORT, ORANGE_LED_PIN, state);
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	b2db      	uxtb	r3, r3
 800107c:	461a      	mov	r2, r3
 800107e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001082:	480f      	ldr	r0, [pc, #60]	@ (80010c0 <control_all_leds+0x50>)
 8001084:	f001 fe44 	bl	8002d10 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, state);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	b2db      	uxtb	r3, r3
 800108c:	461a      	mov	r2, r3
 800108e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001092:	480b      	ldr	r0, [pc, #44]	@ (80010c0 <control_all_leds+0x50>)
 8001094:	f001 fe3c 	bl	8002d10 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN, state);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	b2db      	uxtb	r3, r3
 800109c:	461a      	mov	r2, r3
 800109e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010a2:	4807      	ldr	r0, [pc, #28]	@ (80010c0 <control_all_leds+0x50>)
 80010a4:	f001 fe34 	bl	8002d10 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_LED_PORT, RED_LED_PIN, state);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	b2db      	uxtb	r3, r3
 80010ac:	461a      	mov	r2, r3
 80010ae:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80010b2:	4803      	ldr	r0, [pc, #12]	@ (80010c0 <control_all_leds+0x50>)
 80010b4:	f001 fe2c 	bl	8002d10 <HAL_GPIO_WritePin>
}
 80010b8:	bf00      	nop
 80010ba:	3708      	adds	r7, #8
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	40020c00 	.word	0x40020c00

080010c4 <control_led_group>:
 * @note The provided `led_mode` specifies which LED group should be turned on (ex. LED_EVEN). The	   *
 *       other LED group (ex. LED_ODD) will be turned off.											   *
 ******************************************************************************************************/

void control_led_group(int led_mode)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
	// Turn on even LEDs
	if(LED_EVEN == led_mode) {
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d118      	bne.n	8001104 <control_led_group+0x40>
		HAL_GPIO_WritePin(ORANGE_LED_PORT, ORANGE_LED_PIN, GPIO_PIN_RESET);
 80010d2:	2200      	movs	r2, #0
 80010d4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010d8:	4818      	ldr	r0, [pc, #96]	@ (800113c <control_led_group+0x78>)
 80010da:	f001 fe19 	bl	8002d10 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, GPIO_PIN_SET);
 80010de:	2201      	movs	r2, #1
 80010e0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010e4:	4815      	ldr	r0, [pc, #84]	@ (800113c <control_led_group+0x78>)
 80010e6:	f001 fe13 	bl	8002d10 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN, GPIO_PIN_RESET);
 80010ea:	2200      	movs	r2, #0
 80010ec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010f0:	4812      	ldr	r0, [pc, #72]	@ (800113c <control_led_group+0x78>)
 80010f2:	f001 fe0d 	bl	8002d10 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_LED_PORT, RED_LED_PIN, GPIO_PIN_SET);
 80010f6:	2201      	movs	r2, #1
 80010f8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80010fc:	480f      	ldr	r0, [pc, #60]	@ (800113c <control_led_group+0x78>)
 80010fe:	f001 fe07 	bl	8002d10 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ORANGE_LED_PORT, ORANGE_LED_PIN, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN, GPIO_PIN_SET);
		HAL_GPIO_WritePin(RED_LED_PORT, RED_LED_PIN, GPIO_PIN_RESET);
	}
}
 8001102:	e017      	b.n	8001134 <control_led_group+0x70>
		HAL_GPIO_WritePin(ORANGE_LED_PORT, ORANGE_LED_PIN, GPIO_PIN_SET);
 8001104:	2201      	movs	r2, #1
 8001106:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800110a:	480c      	ldr	r0, [pc, #48]	@ (800113c <control_led_group+0x78>)
 800110c:	f001 fe00 	bl	8002d10 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, GPIO_PIN_RESET);
 8001110:	2200      	movs	r2, #0
 8001112:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001116:	4809      	ldr	r0, [pc, #36]	@ (800113c <control_led_group+0x78>)
 8001118:	f001 fdfa 	bl	8002d10 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN, GPIO_PIN_SET);
 800111c:	2201      	movs	r2, #1
 800111e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001122:	4806      	ldr	r0, [pc, #24]	@ (800113c <control_led_group+0x78>)
 8001124:	f001 fdf4 	bl	8002d10 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_LED_PORT, RED_LED_PIN, GPIO_PIN_RESET);
 8001128:	2200      	movs	r2, #0
 800112a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800112e:	4803      	ldr	r0, [pc, #12]	@ (800113c <control_led_group+0x78>)
 8001130:	f001 fdee 	bl	8002d10 <HAL_GPIO_WritePin>
}
 8001134:	bf00      	nop
 8001136:	3708      	adds	r7, #8
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	40020c00 	.word	0x40020c00

08001140 <control_single_led>:
 * @note `config` dictates the LED states, ex. 0x05 = 0101 = Green and Red LEDs on, Orange and Blue    *
 *       LEDs off.																					   *
 ******************************************************************************************************/

void control_single_led(int config)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b084      	sub	sp, #16
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
	// Orange		LD3			GPIO_PIN_13		0x2000  //
	// Red			LD5			GPIO_PIN_14		0x4000  //
	// Blue			LD6			GPIO_PIN_15		0x8000  //
	//////////////////////////////////////////////////////

	for(int i=0; i<NUM_LED_TIMERS; i++) {
 8001148:	2300      	movs	r3, #0
 800114a:	60fb      	str	r3, [r7, #12]
 800114c:	e014      	b.n	8001178 <control_single_led+0x38>
		HAL_GPIO_WritePin(GREEN_LED_PORT, (GREEN_LED_PIN << i), ((config >> i) & 0x1));
 800114e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	fa02 f303 	lsl.w	r3, r2, r3
 8001158:	b299      	uxth	r1, r3
 800115a:	687a      	ldr	r2, [r7, #4]
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	fa42 f303 	asr.w	r3, r2, r3
 8001162:	b2db      	uxtb	r3, r3
 8001164:	f003 0301 	and.w	r3, r3, #1
 8001168:	b2db      	uxtb	r3, r3
 800116a:	461a      	mov	r2, r3
 800116c:	4806      	ldr	r0, [pc, #24]	@ (8001188 <control_single_led+0x48>)
 800116e:	f001 fdcf 	bl	8002d10 <HAL_GPIO_WritePin>
	for(int i=0; i<NUM_LED_TIMERS; i++) {
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	3301      	adds	r3, #1
 8001176:	60fb      	str	r3, [r7, #12]
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	2b03      	cmp	r3, #3
 800117c:	dde7      	ble.n	800114e <control_single_led+0xe>
	}
}
 800117e:	bf00      	nop
 8001180:	bf00      	nop
 8001182:	3710      	adds	r7, #16
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	40020c00 	.word	0x40020c00

0800118c <execute_led_effect>:
 * @note This function assumes that functions `control_all_leds()`, `control_led_group()`, and 		   *
 *       `control_single_led()` are implemented to control the LEDs accordingly.			 		   *
 ******************************************************************************************************/

void execute_led_effect(int effect)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
	// Flag used for effects E1 and E2
	static int flag = 1;
	// i and used for effects E3 and E4
	static int i = 0;

	switch(effect) {
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	2b03      	cmp	r3, #3
 8001198:	d854      	bhi.n	8001244 <execute_led_effect+0xb8>
 800119a:	a201      	add	r2, pc, #4	@ (adr r2, 80011a0 <execute_led_effect+0x14>)
 800119c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011a0:	080011b1 	.word	0x080011b1
 80011a4:	080011d5 	.word	0x080011d5
 80011a8:	080011f9 	.word	0x080011f9
 80011ac:	0800121f 	.word	0x0800121f
		case effectE1:
			// Flash all LEDs in unison
			(flag ^= 1) ? control_all_leds(LED_OFF) : control_all_leds(LED_ON);
 80011b0:	4b27      	ldr	r3, [pc, #156]	@ (8001250 <execute_led_effect+0xc4>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f083 0301 	eor.w	r3, r3, #1
 80011b8:	4a25      	ldr	r2, [pc, #148]	@ (8001250 <execute_led_effect+0xc4>)
 80011ba:	6013      	str	r3, [r2, #0]
 80011bc:	4b24      	ldr	r3, [pc, #144]	@ (8001250 <execute_led_effect+0xc4>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d003      	beq.n	80011cc <execute_led_effect+0x40>
 80011c4:	2000      	movs	r0, #0
 80011c6:	f7ff ff53 	bl	8001070 <control_all_leds>
			break;
 80011ca:	e03c      	b.n	8001246 <execute_led_effect+0xba>
			(flag ^= 1) ? control_all_leds(LED_OFF) : control_all_leds(LED_ON);
 80011cc:	2001      	movs	r0, #1
 80011ce:	f7ff ff4f 	bl	8001070 <control_all_leds>
			break;
 80011d2:	e038      	b.n	8001246 <execute_led_effect+0xba>
		case effectE2:
			// Flash even and odd LEDs back and forth
			(flag ^= 1) ? control_led_group(LED_EVEN) : control_led_group(LED_ODD);
 80011d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001250 <execute_led_effect+0xc4>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f083 0301 	eor.w	r3, r3, #1
 80011dc:	4a1c      	ldr	r2, [pc, #112]	@ (8001250 <execute_led_effect+0xc4>)
 80011de:	6013      	str	r3, [r2, #0]
 80011e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001250 <execute_led_effect+0xc4>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d003      	beq.n	80011f0 <execute_led_effect+0x64>
 80011e8:	2000      	movs	r0, #0
 80011ea:	f7ff ff6b 	bl	80010c4 <control_led_group>
			break;
 80011ee:	e02a      	b.n	8001246 <execute_led_effect+0xba>
			(flag ^= 1) ? control_led_group(LED_EVEN) : control_led_group(LED_ODD);
 80011f0:	2001      	movs	r0, #1
 80011f2:	f7ff ff67 	bl	80010c4 <control_led_group>
			break;
 80011f6:	e026      	b.n	8001246 <execute_led_effect+0xba>
		case effectE3:
			// Move the illuminated LED around the circle of on-board LEDs
			control_single_led(0x1 << (i++ % 4));
 80011f8:	4b16      	ldr	r3, [pc, #88]	@ (8001254 <execute_led_effect+0xc8>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	1c5a      	adds	r2, r3, #1
 80011fe:	4915      	ldr	r1, [pc, #84]	@ (8001254 <execute_led_effect+0xc8>)
 8001200:	600a      	str	r2, [r1, #0]
 8001202:	425a      	negs	r2, r3
 8001204:	f003 0303 	and.w	r3, r3, #3
 8001208:	f002 0203 	and.w	r2, r2, #3
 800120c:	bf58      	it	pl
 800120e:	4253      	negpl	r3, r2
 8001210:	2201      	movs	r2, #1
 8001212:	fa02 f303 	lsl.w	r3, r2, r3
 8001216:	4618      	mov	r0, r3
 8001218:	f7ff ff92 	bl	8001140 <control_single_led>
			break;
 800121c:	e013      	b.n	8001246 <execute_led_effect+0xba>
		case effectE4:
			// Move the illuminated LED around the circle of on-board LEDs in opposite direction of effect E3
			control_single_led(0x08 >> (i++ % 4));
 800121e:	4b0d      	ldr	r3, [pc, #52]	@ (8001254 <execute_led_effect+0xc8>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	1c5a      	adds	r2, r3, #1
 8001224:	490b      	ldr	r1, [pc, #44]	@ (8001254 <execute_led_effect+0xc8>)
 8001226:	600a      	str	r2, [r1, #0]
 8001228:	425a      	negs	r2, r3
 800122a:	f003 0303 	and.w	r3, r3, #3
 800122e:	f002 0203 	and.w	r2, r2, #3
 8001232:	bf58      	it	pl
 8001234:	4253      	negpl	r3, r2
 8001236:	2208      	movs	r2, #8
 8001238:	fa42 f303 	asr.w	r3, r2, r3
 800123c:	4618      	mov	r0, r3
 800123e:	f7ff ff7f 	bl	8001140 <control_single_led>
			break;
 8001242:	e000      	b.n	8001246 <execute_led_effect+0xba>
		default:
			break;
 8001244:	bf00      	nop
	}
}
 8001246:	bf00      	nop
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	20000018 	.word	0x20000018
 8001254:	200000dc 	.word	0x200000dc

08001258 <parse_freq_string>:
 *       validate the value range explicitly. It relies on other components to handle invalid values.  *
 ******************************************************************************************************/


int parse_freq_string(message_t *msg, int *freq_Hz)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	6039      	str	r1, [r7, #0]
    // Check if the input string is at least 2 characters long (F and one digit)
    int len = strlen((char *)msg->payload);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	4618      	mov	r0, r3
 8001266:	f7fe ffbd 	bl	80001e4 <strlen>
 800126a:	4603      	mov	r3, r0
 800126c:	60bb      	str	r3, [r7, #8]
    if (len < 2 || len > 4) return 0;
 800126e:	68bb      	ldr	r3, [r7, #8]
 8001270:	2b01      	cmp	r3, #1
 8001272:	dd02      	ble.n	800127a <parse_freq_string+0x22>
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	2b04      	cmp	r3, #4
 8001278:	dd01      	ble.n	800127e <parse_freq_string+0x26>
 800127a:	2300      	movs	r3, #0
 800127c:	e025      	b.n	80012ca <parse_freq_string+0x72>

    // Check if the first character is 'F'
    if (msg->payload[0] != 'F') return 0;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	2b46      	cmp	r3, #70	@ 0x46
 8001284:	d001      	beq.n	800128a <parse_freq_string+0x32>
 8001286:	2300      	movs	r3, #0
 8001288:	e01f      	b.n	80012ca <parse_freq_string+0x72>

    // Check if the remaining characters are digits
    for (int i = 1; i < len; i++)
 800128a:	2301      	movs	r3, #1
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	e010      	b.n	80012b2 <parse_freq_string+0x5a>
    {
        if (!isdigit(msg->payload[i])) return 0;
 8001290:	687a      	ldr	r2, [r7, #4]
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	4413      	add	r3, r2
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	3301      	adds	r3, #1
 800129a:	4a0e      	ldr	r2, [pc, #56]	@ (80012d4 <parse_freq_string+0x7c>)
 800129c:	4413      	add	r3, r2
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	f003 0304 	and.w	r3, r3, #4
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d101      	bne.n	80012ac <parse_freq_string+0x54>
 80012a8:	2300      	movs	r3, #0
 80012aa:	e00e      	b.n	80012ca <parse_freq_string+0x72>
    for (int i = 1; i < len; i++)
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	3301      	adds	r3, #1
 80012b0:	60fb      	str	r3, [r7, #12]
 80012b2:	68fa      	ldr	r2, [r7, #12]
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	dbea      	blt.n	8001290 <parse_freq_string+0x38>
    }

    // Convert the numeric part to an integer
    *freq_Hz = freq_str_to_int(msg, len);
 80012ba:	68b9      	ldr	r1, [r7, #8]
 80012bc:	6878      	ldr	r0, [r7, #4]
 80012be:	f000 f80b 	bl	80012d8 <freq_str_to_int>
 80012c2:	4602      	mov	r2, r0
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	601a      	str	r2, [r3, #0]
    return 1;
 80012c8:	2301      	movs	r3, #1
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3710      	adds	r7, #16
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	08009310 	.word	0x08009310

080012d8 <freq_str_to_int>:
 *       invalid formats or edge cases (e.g., non-numeric characters). It relies on proper validation  *
 *       by the calling function.																	   *
 ******************************************************************************************************/

int freq_str_to_int(message_t *msg, int len)
{
 80012d8:	b480      	push	{r7}
 80012da:	b085      	sub	sp, #20
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	6039      	str	r1, [r7, #0]
	int ret = 0;
 80012e2:	2300      	movs	r3, #0
 80012e4:	60fb      	str	r3, [r7, #12]

	for(int i=1; i<len; i++) {
 80012e6:	2301      	movs	r3, #1
 80012e8:	60bb      	str	r3, [r7, #8]
 80012ea:	e00f      	b.n	800130c <freq_str_to_int+0x34>
		ret = ret * 10 + (msg->payload[i] - '0'); // Convert from ASCII to an integer
 80012ec:	68fa      	ldr	r2, [r7, #12]
 80012ee:	4613      	mov	r3, r2
 80012f0:	009b      	lsls	r3, r3, #2
 80012f2:	4413      	add	r3, r2
 80012f4:	005b      	lsls	r3, r3, #1
 80012f6:	4619      	mov	r1, r3
 80012f8:	687a      	ldr	r2, [r7, #4]
 80012fa:	68bb      	ldr	r3, [r7, #8]
 80012fc:	4413      	add	r3, r2
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	3b30      	subs	r3, #48	@ 0x30
 8001302:	440b      	add	r3, r1
 8001304:	60fb      	str	r3, [r7, #12]
	for(int i=1; i<len; i++) {
 8001306:	68bb      	ldr	r3, [r7, #8]
 8001308:	3301      	adds	r3, #1
 800130a:	60bb      	str	r3, [r7, #8]
 800130c:	68ba      	ldr	r2, [r7, #8]
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	429a      	cmp	r2, r3
 8001312:	dbeb      	blt.n	80012ec <freq_str_to_int+0x14>
	}

	return ret;
 8001314:	68fb      	ldr	r3, [r7, #12]
}
 8001316:	4618      	mov	r0, r3
 8001318:	3714      	adds	r7, #20
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr
	...

08001324 <rtc_task>:
/****************************************************
 *  Public functions                                *
 ****************************************************/

void rtc_task(void *param)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b088      	sub	sp, #32
 8001328:	af02      	add	r7, sp, #8
 800132a:	6078      	str	r0, [r7, #4]
	message_t *msg;

	while(1) {

		// Wait for notification from another task
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 800132c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001330:	9300      	str	r3, [sp, #0]
 8001332:	2300      	movs	r3, #0
 8001334:	2200      	movs	r2, #0
 8001336:	2100      	movs	r1, #0
 8001338:	2000      	movs	r0, #0
 800133a:	f005 fd25 	bl	8006d88 <xTaskGenericNotifyWait>

		while(curr_sys_state != sMainMenu) {
 800133e:	e1d7      	b.n	80016f0 <rtc_task+0x3cc>

			switch(curr_sys_state) {
 8001340:	4bad      	ldr	r3, [pc, #692]	@ (80015f8 <rtc_task+0x2d4>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	2b04      	cmp	r3, #4
 8001346:	f000 810a 	beq.w	800155e <rtc_task+0x23a>
 800134a:	2b04      	cmp	r3, #4
 800134c:	f300 81c1 	bgt.w	80016d2 <rtc_task+0x3ae>
 8001350:	2b02      	cmp	r3, #2
 8001352:	d002      	beq.n	800135a <rtc_task+0x36>
 8001354:	2b03      	cmp	r3, #3
 8001356:	d06e      	beq.n	8001436 <rtc_task+0x112>
 8001358:	e1bb      	b.n	80016d2 <rtc_task+0x3ae>
				case sRtcMenu:
					// Display RTC menu for the user
					xQueueSend(q_print, &msg_rtc_menu_1, portMAX_DELAY);
 800135a:	4ba8      	ldr	r3, [pc, #672]	@ (80015fc <rtc_task+0x2d8>)
 800135c:	6818      	ldr	r0, [r3, #0]
 800135e:	2300      	movs	r3, #0
 8001360:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001364:	49a6      	ldr	r1, [pc, #664]	@ (8001600 <rtc_task+0x2dc>)
 8001366:	f004 fa41 	bl	80057ec <xQueueGenericSend>
					show_time_date();
 800136a:	f000 fa5f 	bl	800182c <show_time_date>
					xQueueSend(q_print, &msg_rtc_menu_2, portMAX_DELAY);
 800136e:	4ba3      	ldr	r3, [pc, #652]	@ (80015fc <rtc_task+0x2d8>)
 8001370:	6818      	ldr	r0, [r3, #0]
 8001372:	2300      	movs	r3, #0
 8001374:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001378:	49a2      	ldr	r1, [pc, #648]	@ (8001604 <rtc_task+0x2e0>)
 800137a:	f004 fa37 	bl	80057ec <xQueueGenericSend>

					// Wait for the user to select their desired RTC configuration option
					xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 800137e:	f107 0308 	add.w	r3, r7, #8
 8001382:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001386:	9200      	str	r2, [sp, #0]
 8001388:	2200      	movs	r2, #0
 800138a:	2100      	movs	r1, #0
 800138c:	2000      	movs	r0, #0
 800138e:	f005 fcfb 	bl	8006d88 <xTaskGenericNotifyWait>
					msg = (message_t*)msg_addr;
 8001392:	68bb      	ldr	r3, [r7, #8]
 8001394:	617b      	str	r3, [r7, #20]

					// Process command, update date / time accordingly
					if(msg->len <= 4) {
 8001396:	697b      	ldr	r3, [r7, #20]
 8001398:	68db      	ldr	r3, [r3, #12]
 800139a:	2b04      	cmp	r3, #4
 800139c:	d83f      	bhi.n	800141e <rtc_task+0xfa>
						if(!strcmp((char*)msg->payload, "Date")) {			// Configure date
 800139e:	697b      	ldr	r3, [r7, #20]
 80013a0:	4999      	ldr	r1, [pc, #612]	@ (8001608 <rtc_task+0x2e4>)
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7fe ff14 	bl	80001d0 <strcmp>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d10b      	bne.n	80013c6 <rtc_task+0xa2>
							curr_sys_state = sRtcDateConfig;
 80013ae:	4b92      	ldr	r3, [pc, #584]	@ (80015f8 <rtc_task+0x2d4>)
 80013b0:	2203      	movs	r2, #3
 80013b2:	701a      	strb	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_mo, portMAX_DELAY);
 80013b4:	4b91      	ldr	r3, [pc, #580]	@ (80015fc <rtc_task+0x2d8>)
 80013b6:	6818      	ldr	r0, [r3, #0]
 80013b8:	2300      	movs	r3, #0
 80013ba:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80013be:	4993      	ldr	r1, [pc, #588]	@ (800160c <rtc_task+0x2e8>)
 80013c0:	f004 fa14 	bl	80057ec <xQueueGenericSend>
					else {
						// If user input is longer than 4 characters, notify user of invalid response
						curr_sys_state = sMainMenu;
						xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
					}
					break;
 80013c4:	e194      	b.n	80016f0 <rtc_task+0x3cc>
						else if (!strcmp((char*)msg->payload, "Time")) {	// Configure time
 80013c6:	697b      	ldr	r3, [r7, #20]
 80013c8:	4991      	ldr	r1, [pc, #580]	@ (8001610 <rtc_task+0x2ec>)
 80013ca:	4618      	mov	r0, r3
 80013cc:	f7fe ff00 	bl	80001d0 <strcmp>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d10b      	bne.n	80013ee <rtc_task+0xca>
							curr_sys_state = sRtcTimeConfig;
 80013d6:	4b88      	ldr	r3, [pc, #544]	@ (80015f8 <rtc_task+0x2d4>)
 80013d8:	2204      	movs	r2, #4
 80013da:	701a      	strb	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_hh, portMAX_DELAY);
 80013dc:	4b87      	ldr	r3, [pc, #540]	@ (80015fc <rtc_task+0x2d8>)
 80013de:	6818      	ldr	r0, [r3, #0]
 80013e0:	2300      	movs	r3, #0
 80013e2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80013e6:	498b      	ldr	r1, [pc, #556]	@ (8001614 <rtc_task+0x2f0>)
 80013e8:	f004 fa00 	bl	80057ec <xQueueGenericSend>
					break;
 80013ec:	e180      	b.n	80016f0 <rtc_task+0x3cc>
						else if (!strcmp((char*)msg->payload, "Main")) {	// Back to main menu
 80013ee:	697b      	ldr	r3, [r7, #20]
 80013f0:	4989      	ldr	r1, [pc, #548]	@ (8001618 <rtc_task+0x2f4>)
 80013f2:	4618      	mov	r0, r3
 80013f4:	f7fe feec 	bl	80001d0 <strcmp>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d103      	bne.n	8001406 <rtc_task+0xe2>
							curr_sys_state = sMainMenu;
 80013fe:	4b7e      	ldr	r3, [pc, #504]	@ (80015f8 <rtc_task+0x2d4>)
 8001400:	2200      	movs	r2, #0
 8001402:	701a      	strb	r2, [r3, #0]
					break;
 8001404:	e174      	b.n	80016f0 <rtc_task+0x3cc>
							curr_sys_state = sMainMenu;
 8001406:	4b7c      	ldr	r3, [pc, #496]	@ (80015f8 <rtc_task+0x2d4>)
 8001408:	2200      	movs	r2, #0
 800140a:	701a      	strb	r2, [r3, #0]
							xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
 800140c:	4b7b      	ldr	r3, [pc, #492]	@ (80015fc <rtc_task+0x2d8>)
 800140e:	6818      	ldr	r0, [r3, #0]
 8001410:	2300      	movs	r3, #0
 8001412:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001416:	4981      	ldr	r1, [pc, #516]	@ (800161c <rtc_task+0x2f8>)
 8001418:	f004 f9e8 	bl	80057ec <xQueueGenericSend>
					break;
 800141c:	e168      	b.n	80016f0 <rtc_task+0x3cc>
						curr_sys_state = sMainMenu;
 800141e:	4b76      	ldr	r3, [pc, #472]	@ (80015f8 <rtc_task+0x2d4>)
 8001420:	2200      	movs	r2, #0
 8001422:	701a      	strb	r2, [r3, #0]
						xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
 8001424:	4b75      	ldr	r3, [pc, #468]	@ (80015fc <rtc_task+0x2d8>)
 8001426:	6818      	ldr	r0, [r3, #0]
 8001428:	2300      	movs	r3, #0
 800142a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800142e:	497b      	ldr	r1, [pc, #492]	@ (800161c <rtc_task+0x2f8>)
 8001430:	f004 f9dc 	bl	80057ec <xQueueGenericSend>
					break;
 8001434:	e15c      	b.n	80016f0 <rtc_task+0x3cc>
				case sRtcDateConfig:
					// Wait for the user to select their desired RTC configuration option
					xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 8001436:	f107 0308 	add.w	r3, r7, #8
 800143a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800143e:	9200      	str	r2, [sp, #0]
 8001440:	2200      	movs	r2, #0
 8001442:	2100      	movs	r1, #0
 8001444:	2000      	movs	r0, #0
 8001446:	f005 fc9f 	bl	8006d88 <xTaskGenericNotifyWait>
					msg = (message_t*)msg_addr;
 800144a:	68bb      	ldr	r3, [r7, #8]
 800144c:	617b      	str	r3, [r7, #20]

					// Configure month, date, year, or day of week accordingly
					switch(curr_rtc_state) {
 800144e:	4b74      	ldr	r3, [pc, #464]	@ (8001620 <rtc_task+0x2fc>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	2b03      	cmp	r3, #3
 8001454:	f200 8149 	bhi.w	80016ea <rtc_task+0x3c6>
 8001458:	a201      	add	r2, pc, #4	@ (adr r2, 8001460 <rtc_task+0x13c>)
 800145a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800145e:	bf00      	nop
 8001460:	08001471 	.word	0x08001471
 8001464:	080014a1 	.word	0x080014a1
 8001468:	080014d1 	.word	0x080014d1
 800146c:	08001501 	.word	0x08001501
						case MONTH_CONFIG:
							uint8_t m = getnumber(msg->payload, msg->len);
 8001470:	697a      	ldr	r2, [r7, #20]
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	68db      	ldr	r3, [r3, #12]
 8001476:	4619      	mov	r1, r3
 8001478:	4610      	mov	r0, r2
 800147a:	f000 f959 	bl	8001730 <getnumber>
 800147e:	4603      	mov	r3, r0
 8001480:	733b      	strb	r3, [r7, #12]
							date.Month = m;
 8001482:	4a68      	ldr	r2, [pc, #416]	@ (8001624 <rtc_task+0x300>)
 8001484:	7b3b      	ldrb	r3, [r7, #12]
 8001486:	7053      	strb	r3, [r2, #1]
							curr_rtc_state = DATE_CONFIG;
 8001488:	4b65      	ldr	r3, [pc, #404]	@ (8001620 <rtc_task+0x2fc>)
 800148a:	2201      	movs	r2, #1
 800148c:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_dd, portMAX_DELAY);
 800148e:	4b5b      	ldr	r3, [pc, #364]	@ (80015fc <rtc_task+0x2d8>)
 8001490:	6818      	ldr	r0, [r3, #0]
 8001492:	2300      	movs	r3, #0
 8001494:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001498:	4963      	ldr	r1, [pc, #396]	@ (8001628 <rtc_task+0x304>)
 800149a:	f004 f9a7 	bl	80057ec <xQueueGenericSend>
							break;
 800149e:	e05d      	b.n	800155c <rtc_task+0x238>
						case DATE_CONFIG:
							uint8_t d = getnumber(msg->payload, msg->len);
 80014a0:	697a      	ldr	r2, [r7, #20]
 80014a2:	697b      	ldr	r3, [r7, #20]
 80014a4:	68db      	ldr	r3, [r3, #12]
 80014a6:	4619      	mov	r1, r3
 80014a8:	4610      	mov	r0, r2
 80014aa:	f000 f941 	bl	8001730 <getnumber>
 80014ae:	4603      	mov	r3, r0
 80014b0:	737b      	strb	r3, [r7, #13]
							date.Date = d;
 80014b2:	4a5c      	ldr	r2, [pc, #368]	@ (8001624 <rtc_task+0x300>)
 80014b4:	7b7b      	ldrb	r3, [r7, #13]
 80014b6:	7093      	strb	r3, [r2, #2]
							curr_rtc_state = YEAR_CONFIG;
 80014b8:	4b59      	ldr	r3, [pc, #356]	@ (8001620 <rtc_task+0x2fc>)
 80014ba:	2202      	movs	r2, #2
 80014bc:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_yr, portMAX_DELAY);
 80014be:	4b4f      	ldr	r3, [pc, #316]	@ (80015fc <rtc_task+0x2d8>)
 80014c0:	6818      	ldr	r0, [r3, #0]
 80014c2:	2300      	movs	r3, #0
 80014c4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80014c8:	4958      	ldr	r1, [pc, #352]	@ (800162c <rtc_task+0x308>)
 80014ca:	f004 f98f 	bl	80057ec <xQueueGenericSend>
							break;
 80014ce:	e045      	b.n	800155c <rtc_task+0x238>
						case YEAR_CONFIG:
							uint8_t y = getnumber(msg->payload, msg->len);
 80014d0:	697a      	ldr	r2, [r7, #20]
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	68db      	ldr	r3, [r3, #12]
 80014d6:	4619      	mov	r1, r3
 80014d8:	4610      	mov	r0, r2
 80014da:	f000 f929 	bl	8001730 <getnumber>
 80014de:	4603      	mov	r3, r0
 80014e0:	73bb      	strb	r3, [r7, #14]
							date.Year = y;
 80014e2:	4a50      	ldr	r2, [pc, #320]	@ (8001624 <rtc_task+0x300>)
 80014e4:	7bbb      	ldrb	r3, [r7, #14]
 80014e6:	70d3      	strb	r3, [r2, #3]
							curr_rtc_state = DAY_CONFIG;
 80014e8:	4b4d      	ldr	r3, [pc, #308]	@ (8001620 <rtc_task+0x2fc>)
 80014ea:	2203      	movs	r2, #3
 80014ec:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_dow, portMAX_DELAY);
 80014ee:	4b43      	ldr	r3, [pc, #268]	@ (80015fc <rtc_task+0x2d8>)
 80014f0:	6818      	ldr	r0, [r3, #0]
 80014f2:	2300      	movs	r3, #0
 80014f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80014f8:	494d      	ldr	r1, [pc, #308]	@ (8001630 <rtc_task+0x30c>)
 80014fa:	f004 f977 	bl	80057ec <xQueueGenericSend>
							break;
 80014fe:	e02d      	b.n	800155c <rtc_task+0x238>
						case DAY_CONFIG:
							uint8_t day = getnumber(msg->payload, msg->len);
 8001500:	697a      	ldr	r2, [r7, #20]
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	68db      	ldr	r3, [r3, #12]
 8001506:	4619      	mov	r1, r3
 8001508:	4610      	mov	r0, r2
 800150a:	f000 f911 	bl	8001730 <getnumber>
 800150e:	4603      	mov	r3, r0
 8001510:	73fb      	strb	r3, [r7, #15]
							date.WeekDay = day;
 8001512:	4a44      	ldr	r2, [pc, #272]	@ (8001624 <rtc_task+0x300>)
 8001514:	7bfb      	ldrb	r3, [r7, #15]
 8001516:	7013      	strb	r3, [r2, #0]

							if(!validate_rtc_information(NULL, &date)) {
 8001518:	4942      	ldr	r1, [pc, #264]	@ (8001624 <rtc_task+0x300>)
 800151a:	2000      	movs	r0, #0
 800151c:	f000 f929 	bl	8001772 <validate_rtc_information>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d10b      	bne.n	800153e <rtc_task+0x21a>
								rtc_configure_date(&date);
 8001526:	483f      	ldr	r0, [pc, #252]	@ (8001624 <rtc_task+0x300>)
 8001528:	f000 f970 	bl	800180c <rtc_configure_date>
								xQueueSend(q_print, &msg_conf, portMAX_DELAY);
 800152c:	4b33      	ldr	r3, [pc, #204]	@ (80015fc <rtc_task+0x2d8>)
 800152e:	6818      	ldr	r0, [r3, #0]
 8001530:	2300      	movs	r3, #0
 8001532:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001536:	493f      	ldr	r1, [pc, #252]	@ (8001634 <rtc_task+0x310>)
 8001538:	f004 f958 	bl	80057ec <xQueueGenericSend>
 800153c:	e007      	b.n	800154e <rtc_task+0x22a>
							}
							else {
								xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
 800153e:	4b2f      	ldr	r3, [pc, #188]	@ (80015fc <rtc_task+0x2d8>)
 8001540:	6818      	ldr	r0, [r3, #0]
 8001542:	2300      	movs	r3, #0
 8001544:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001548:	4934      	ldr	r1, [pc, #208]	@ (800161c <rtc_task+0x2f8>)
 800154a:	f004 f94f 	bl	80057ec <xQueueGenericSend>
							}

							// Update system state
							curr_sys_state = sRtcMenu;
 800154e:	4b2a      	ldr	r3, [pc, #168]	@ (80015f8 <rtc_task+0x2d4>)
 8001550:	2202      	movs	r2, #2
 8001552:	701a      	strb	r2, [r3, #0]
							curr_rtc_state = 0;
 8001554:	4b32      	ldr	r3, [pc, #200]	@ (8001620 <rtc_task+0x2fc>)
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]
							break;
 800155a:	bf00      	nop
					}
					break;
 800155c:	e0c5      	b.n	80016ea <rtc_task+0x3c6>
				case sRtcTimeConfig:
					// Wait for the user to select their desired RTC configuration option
					xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 800155e:	f107 0308 	add.w	r3, r7, #8
 8001562:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001566:	9200      	str	r2, [sp, #0]
 8001568:	2200      	movs	r2, #0
 800156a:	2100      	movs	r1, #0
 800156c:	2000      	movs	r0, #0
 800156e:	f005 fc0b 	bl	8006d88 <xTaskGenericNotifyWait>
					msg = (message_t*)msg_addr;
 8001572:	68bb      	ldr	r3, [r7, #8]
 8001574:	617b      	str	r3, [r7, #20]

					// Configure hours, minutes, or seconds accordingly
					switch(curr_rtc_state) {
 8001576:	4b2a      	ldr	r3, [pc, #168]	@ (8001620 <rtc_task+0x2fc>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	2b03      	cmp	r3, #3
 800157c:	f200 80b7 	bhi.w	80016ee <rtc_task+0x3ca>
 8001580:	a201      	add	r2, pc, #4	@ (adr r2, 8001588 <rtc_task+0x264>)
 8001582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001586:	bf00      	nop
 8001588:	08001599 	.word	0x08001599
 800158c:	080015c9 	.word	0x080015c9
 8001590:	08001645 	.word	0x08001645
 8001594:	08001675 	.word	0x08001675
						case HH_CONFIG:
							uint8_t hour = getnumber(msg->payload, msg->len);
 8001598:	697a      	ldr	r2, [r7, #20]
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	68db      	ldr	r3, [r3, #12]
 800159e:	4619      	mov	r1, r3
 80015a0:	4610      	mov	r0, r2
 80015a2:	f000 f8c5 	bl	8001730 <getnumber>
 80015a6:	4603      	mov	r3, r0
 80015a8:	743b      	strb	r3, [r7, #16]
							time.Hours = hour;
 80015aa:	4a23      	ldr	r2, [pc, #140]	@ (8001638 <rtc_task+0x314>)
 80015ac:	7c3b      	ldrb	r3, [r7, #16]
 80015ae:	7013      	strb	r3, [r2, #0]
							curr_rtc_state = MM_CONFIG;
 80015b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001620 <rtc_task+0x2fc>)
 80015b2:	2201      	movs	r2, #1
 80015b4:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_mm, portMAX_DELAY);
 80015b6:	4b11      	ldr	r3, [pc, #68]	@ (80015fc <rtc_task+0x2d8>)
 80015b8:	6818      	ldr	r0, [r3, #0]
 80015ba:	2300      	movs	r3, #0
 80015bc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80015c0:	491e      	ldr	r1, [pc, #120]	@ (800163c <rtc_task+0x318>)
 80015c2:	f004 f913 	bl	80057ec <xQueueGenericSend>
							break;
 80015c6:	e083      	b.n	80016d0 <rtc_task+0x3ac>
						case MM_CONFIG:
							uint8_t min = getnumber(msg->payload, msg->len);
 80015c8:	697a      	ldr	r2, [r7, #20]
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	68db      	ldr	r3, [r3, #12]
 80015ce:	4619      	mov	r1, r3
 80015d0:	4610      	mov	r0, r2
 80015d2:	f000 f8ad 	bl	8001730 <getnumber>
 80015d6:	4603      	mov	r3, r0
 80015d8:	747b      	strb	r3, [r7, #17]
							time.Minutes = min;
 80015da:	4a17      	ldr	r2, [pc, #92]	@ (8001638 <rtc_task+0x314>)
 80015dc:	7c7b      	ldrb	r3, [r7, #17]
 80015de:	7053      	strb	r3, [r2, #1]
							curr_rtc_state = SS_CONFIG;
 80015e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001620 <rtc_task+0x2fc>)
 80015e2:	2202      	movs	r2, #2
 80015e4:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_ss, portMAX_DELAY);
 80015e6:	4b05      	ldr	r3, [pc, #20]	@ (80015fc <rtc_task+0x2d8>)
 80015e8:	6818      	ldr	r0, [r3, #0]
 80015ea:	2300      	movs	r3, #0
 80015ec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80015f0:	4913      	ldr	r1, [pc, #76]	@ (8001640 <rtc_task+0x31c>)
 80015f2:	f004 f8fb 	bl	80057ec <xQueueGenericSend>
							break;
 80015f6:	e06b      	b.n	80016d0 <rtc_task+0x3ac>
 80015f8:	200001e1 	.word	0x200001e1
 80015fc:	200001c8 	.word	0x200001c8
 8001600:	20000044 	.word	0x20000044
 8001604:	20000048 	.word	0x20000048
 8001608:	080090e0 	.word	0x080090e0
 800160c:	20000034 	.word	0x20000034
 8001610:	080090e8 	.word	0x080090e8
 8001614:	20000024 	.word	0x20000024
 8001618:	080090f0 	.word	0x080090f0
 800161c:	2000001c 	.word	0x2000001c
 8001620:	200000e0 	.word	0x200000e0
 8001624:	200000f8 	.word	0x200000f8
 8001628:	20000038 	.word	0x20000038
 800162c:	2000003c 	.word	0x2000003c
 8001630:	20000040 	.word	0x20000040
 8001634:	20000020 	.word	0x20000020
 8001638:	200000e4 	.word	0x200000e4
 800163c:	20000028 	.word	0x20000028
 8001640:	2000002c 	.word	0x2000002c
						case SS_CONFIG:
							uint8_t sec = getnumber(msg->payload, msg->len);
 8001644:	697a      	ldr	r2, [r7, #20]
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	68db      	ldr	r3, [r3, #12]
 800164a:	4619      	mov	r1, r3
 800164c:	4610      	mov	r0, r2
 800164e:	f000 f86f 	bl	8001730 <getnumber>
 8001652:	4603      	mov	r3, r0
 8001654:	74bb      	strb	r3, [r7, #18]
							time.Seconds = sec;
 8001656:	4a2e      	ldr	r2, [pc, #184]	@ (8001710 <rtc_task+0x3ec>)
 8001658:	7cbb      	ldrb	r3, [r7, #18]
 800165a:	7093      	strb	r3, [r2, #2]
							curr_rtc_state = AMPM_CONFIG;
 800165c:	4b2d      	ldr	r3, [pc, #180]	@ (8001714 <rtc_task+0x3f0>)
 800165e:	2203      	movs	r2, #3
 8001660:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_ampm, portMAX_DELAY);
 8001662:	4b2d      	ldr	r3, [pc, #180]	@ (8001718 <rtc_task+0x3f4>)
 8001664:	6818      	ldr	r0, [r3, #0]
 8001666:	2300      	movs	r3, #0
 8001668:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800166c:	492b      	ldr	r1, [pc, #172]	@ (800171c <rtc_task+0x3f8>)
 800166e:	f004 f8bd 	bl	80057ec <xQueueGenericSend>
							break;
 8001672:	e02d      	b.n	80016d0 <rtc_task+0x3ac>
						case AMPM_CONFIG:
							uint8_t opt = getnumber(msg->payload, msg->len);
 8001674:	697a      	ldr	r2, [r7, #20]
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	68db      	ldr	r3, [r3, #12]
 800167a:	4619      	mov	r1, r3
 800167c:	4610      	mov	r0, r2
 800167e:	f000 f857 	bl	8001730 <getnumber>
 8001682:	4603      	mov	r3, r0
 8001684:	74fb      	strb	r3, [r7, #19]
							time.TimeFormat = opt; // Note: 0 = RTC_HOURFORMAT12_AM, 1 = RTC_HOURFORMAT12_PM
 8001686:	4a22      	ldr	r2, [pc, #136]	@ (8001710 <rtc_task+0x3ec>)
 8001688:	7cfb      	ldrb	r3, [r7, #19]
 800168a:	70d3      	strb	r3, [r2, #3]
							if(!validate_rtc_information(&time, NULL)) {
 800168c:	2100      	movs	r1, #0
 800168e:	4820      	ldr	r0, [pc, #128]	@ (8001710 <rtc_task+0x3ec>)
 8001690:	f000 f86f 	bl	8001772 <validate_rtc_information>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d10b      	bne.n	80016b2 <rtc_task+0x38e>
								rtc_configure_time(&time);
 800169a:	481d      	ldr	r0, [pc, #116]	@ (8001710 <rtc_task+0x3ec>)
 800169c:	f000 f8a0 	bl	80017e0 <rtc_configure_time>
								xQueueSend(q_print, &msg_conf, portMAX_DELAY);
 80016a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001718 <rtc_task+0x3f4>)
 80016a2:	6818      	ldr	r0, [r3, #0]
 80016a4:	2300      	movs	r3, #0
 80016a6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80016aa:	491d      	ldr	r1, [pc, #116]	@ (8001720 <rtc_task+0x3fc>)
 80016ac:	f004 f89e 	bl	80057ec <xQueueGenericSend>
 80016b0:	e007      	b.n	80016c2 <rtc_task+0x39e>
							}
							else {
								xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
 80016b2:	4b19      	ldr	r3, [pc, #100]	@ (8001718 <rtc_task+0x3f4>)
 80016b4:	6818      	ldr	r0, [r3, #0]
 80016b6:	2300      	movs	r3, #0
 80016b8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80016bc:	4919      	ldr	r1, [pc, #100]	@ (8001724 <rtc_task+0x400>)
 80016be:	f004 f895 	bl	80057ec <xQueueGenericSend>
							}
							// Update system state
							curr_sys_state = sRtcMenu;
 80016c2:	4b19      	ldr	r3, [pc, #100]	@ (8001728 <rtc_task+0x404>)
 80016c4:	2202      	movs	r2, #2
 80016c6:	701a      	strb	r2, [r3, #0]
							curr_rtc_state = 0;
 80016c8:	4b12      	ldr	r3, [pc, #72]	@ (8001714 <rtc_task+0x3f0>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	601a      	str	r2, [r3, #0]
							break;
 80016ce:	bf00      	nop
					}
					break;
 80016d0:	e00d      	b.n	80016ee <rtc_task+0x3ca>
				default:
					curr_sys_state = sMainMenu;
 80016d2:	4b15      	ldr	r3, [pc, #84]	@ (8001728 <rtc_task+0x404>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	701a      	strb	r2, [r3, #0]
					xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
 80016d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001718 <rtc_task+0x3f4>)
 80016da:	6818      	ldr	r0, [r3, #0]
 80016dc:	2300      	movs	r3, #0
 80016de:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80016e2:	4910      	ldr	r1, [pc, #64]	@ (8001724 <rtc_task+0x400>)
 80016e4:	f004 f882 	bl	80057ec <xQueueGenericSend>
					break;
 80016e8:	e002      	b.n	80016f0 <rtc_task+0x3cc>
					break;
 80016ea:	bf00      	nop
 80016ec:	e000      	b.n	80016f0 <rtc_task+0x3cc>
					break;
 80016ee:	bf00      	nop
		while(curr_sys_state != sMainMenu) {
 80016f0:	4b0d      	ldr	r3, [pc, #52]	@ (8001728 <rtc_task+0x404>)
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	f47f ae23 	bne.w	8001340 <rtc_task+0x1c>
			}

		} // while end

		// Notify the main menu task
		xTaskNotify(handle_main_menu_task, 0, eNoAction);
 80016fa:	4b0c      	ldr	r3, [pc, #48]	@ (800172c <rtc_task+0x408>)
 80016fc:	6818      	ldr	r0, [r3, #0]
 80016fe:	2300      	movs	r3, #0
 8001700:	9300      	str	r3, [sp, #0]
 8001702:	2300      	movs	r3, #0
 8001704:	2200      	movs	r2, #0
 8001706:	2100      	movs	r1, #0
 8001708:	f005 fbbe 	bl	8006e88 <xTaskGenericNotify>
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 800170c:	e60e      	b.n	800132c <rtc_task+0x8>
 800170e:	bf00      	nop
 8001710:	200000e4 	.word	0x200000e4
 8001714:	200000e0 	.word	0x200000e0
 8001718:	200001c8 	.word	0x200001c8
 800171c:	20000030 	.word	0x20000030
 8001720:	20000020 	.word	0x20000020
 8001724:	2000001c 	.word	0x2000001c
 8001728:	200001e1 	.word	0x200001e1
 800172c:	200001b4 	.word	0x200001b4

08001730 <getnumber>:
/****************************************************
 *  Private functions                               *
 ****************************************************/

uint8_t getnumber(uint8_t *p, int len)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
	return (len > 1) ? ( ((p[0]-48) * 10) + (p[1]-48) ) : (p[0]-48);
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	2b01      	cmp	r3, #1
 800173e:	dd0e      	ble.n	800175e <getnumber+0x2e>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	461a      	mov	r2, r3
 8001746:	0092      	lsls	r2, r2, #2
 8001748:	4413      	add	r3, r2
 800174a:	005b      	lsls	r3, r3, #1
 800174c:	b2da      	uxtb	r2, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	3301      	adds	r3, #1
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	4413      	add	r3, r2
 8001756:	b2db      	uxtb	r3, r3
 8001758:	3b10      	subs	r3, #16
 800175a:	b2db      	uxtb	r3, r3
 800175c:	e003      	b.n	8001766 <getnumber+0x36>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	3b30      	subs	r3, #48	@ 0x30
 8001764:	b2db      	uxtb	r3, r3
}
 8001766:	4618      	mov	r0, r3
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr

08001772 <validate_rtc_information>:

int validate_rtc_information(RTC_TimeTypeDef *time, RTC_DateTypeDef *date)
{
 8001772:	b480      	push	{r7}
 8001774:	b083      	sub	sp, #12
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
 800177a:	6039      	str	r1, [r7, #0]
	if(time) {
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d011      	beq.n	80017a6 <validate_rtc_information+0x34>
		if( (time->Hours > 12) || (time->Minutes > 59) || (time->Seconds > 59) || (time->TimeFormat > 1) )
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	2b0c      	cmp	r3, #12
 8001788:	d80b      	bhi.n	80017a2 <validate_rtc_information+0x30>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	785b      	ldrb	r3, [r3, #1]
 800178e:	2b3b      	cmp	r3, #59	@ 0x3b
 8001790:	d807      	bhi.n	80017a2 <validate_rtc_information+0x30>
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	789b      	ldrb	r3, [r3, #2]
 8001796:	2b3b      	cmp	r3, #59	@ 0x3b
 8001798:	d803      	bhi.n	80017a2 <validate_rtc_information+0x30>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	78db      	ldrb	r3, [r3, #3]
 800179e:	2b01      	cmp	r3, #1
 80017a0:	d901      	bls.n	80017a6 <validate_rtc_information+0x34>
			return 1;
 80017a2:	2301      	movs	r3, #1
 80017a4:	e015      	b.n	80017d2 <validate_rtc_information+0x60>
	}
	if(date) {
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d011      	beq.n	80017d0 <validate_rtc_information+0x5e>
		if( (date->Date > 31) || (date->WeekDay > 7) || (date->Year > 99) || (date->Month > 12) )
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	789b      	ldrb	r3, [r3, #2]
 80017b0:	2b1f      	cmp	r3, #31
 80017b2:	d80b      	bhi.n	80017cc <validate_rtc_information+0x5a>
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	2b07      	cmp	r3, #7
 80017ba:	d807      	bhi.n	80017cc <validate_rtc_information+0x5a>
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	78db      	ldrb	r3, [r3, #3]
 80017c0:	2b63      	cmp	r3, #99	@ 0x63
 80017c2:	d803      	bhi.n	80017cc <validate_rtc_information+0x5a>
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	785b      	ldrb	r3, [r3, #1]
 80017c8:	2b0c      	cmp	r3, #12
 80017ca:	d901      	bls.n	80017d0 <validate_rtc_information+0x5e>
			return 1;
 80017cc:	2301      	movs	r3, #1
 80017ce:	e000      	b.n	80017d2 <validate_rtc_information+0x60>
	}

	return 0;
 80017d0:	2300      	movs	r3, #0
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	370c      	adds	r7, #12
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr
	...

080017e0 <rtc_configure_time>:

void rtc_configure_time(RTC_TimeTypeDef *time)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
	time->DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2200      	movs	r2, #0
 80017ec:	60da      	str	r2, [r3, #12]
	time->StoreOperation = RTC_STOREOPERATION_RESET;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2200      	movs	r2, #0
 80017f2:	611a      	str	r2, [r3, #16]

	HAL_RTC_SetTime(&hrtc, time, RTC_FORMAT_BIN);
 80017f4:	2200      	movs	r2, #0
 80017f6:	6879      	ldr	r1, [r7, #4]
 80017f8:	4803      	ldr	r0, [pc, #12]	@ (8001808 <rtc_configure_time+0x28>)
 80017fa:	f002 f8d2 	bl	80039a2 <HAL_RTC_SetTime>
}
 80017fe:	bf00      	nop
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	2000014c 	.word	0x2000014c

0800180c <rtc_configure_date>:

void rtc_configure_date(RTC_DateTypeDef *date)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
	HAL_RTC_SetDate(&hrtc, date, RTC_FORMAT_BIN);
 8001814:	2200      	movs	r2, #0
 8001816:	6879      	ldr	r1, [r7, #4]
 8001818:	4803      	ldr	r0, [pc, #12]	@ (8001828 <rtc_configure_date+0x1c>)
 800181a:	f002 f9ba 	bl	8003b92 <HAL_RTC_SetDate>
}
 800181e:	bf00      	nop
 8001820:	3708      	adds	r7, #8
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	2000014c 	.word	0x2000014c

0800182c <show_time_date>:

void show_time_date(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b08c      	sub	sp, #48	@ 0x30
 8001830:	af04      	add	r7, sp, #16
	RTC_TimeTypeDef rtc_time;

	static char *time = showtime;
	static char *date = showdate;

	memset(&rtc_date, 0, sizeof(rtc_date));
 8001832:	f107 0314 	add.w	r3, r7, #20
 8001836:	2204      	movs	r2, #4
 8001838:	2100      	movs	r1, #0
 800183a:	4618      	mov	r0, r3
 800183c:	f006 fd92 	bl	8008364 <memset>
	memset(&rtc_time, 0, sizeof(rtc_time));
 8001840:	463b      	mov	r3, r7
 8001842:	2214      	movs	r2, #20
 8001844:	2100      	movs	r1, #0
 8001846:	4618      	mov	r0, r3
 8001848:	f006 fd8c 	bl	8008364 <memset>

	// Get the RTC current time
	HAL_RTC_GetTime(&hrtc, &rtc_time, RTC_FORMAT_BIN);
 800184c:	463b      	mov	r3, r7
 800184e:	2200      	movs	r2, #0
 8001850:	4619      	mov	r1, r3
 8001852:	4837      	ldr	r0, [pc, #220]	@ (8001930 <show_time_date+0x104>)
 8001854:	f002 f93f 	bl	8003ad6 <HAL_RTC_GetTime>
	// Get the RTC current date
	HAL_RTC_GetDate(&hrtc, &rtc_date, RTC_FORMAT_BIN);
 8001858:	f107 0314 	add.w	r3, r7, #20
 800185c:	2200      	movs	r2, #0
 800185e:	4619      	mov	r1, r3
 8001860:	4833      	ldr	r0, [pc, #204]	@ (8001930 <show_time_date+0x104>)
 8001862:	f002 fa1a 	bl	8003c9a <HAL_RTC_GetDate>

	char *format;
	format = (rtc_time.TimeFormat == RTC_HOURFORMAT12_AM) ? "AM" : "PM";
 8001866:	78fb      	ldrb	r3, [r7, #3]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d101      	bne.n	8001870 <show_time_date+0x44>
 800186c:	4b31      	ldr	r3, [pc, #196]	@ (8001934 <show_time_date+0x108>)
 800186e:	e000      	b.n	8001872 <show_time_date+0x46>
 8001870:	4b31      	ldr	r3, [pc, #196]	@ (8001938 <show_time_date+0x10c>)
 8001872:	61bb      	str	r3, [r7, #24]

	// Display time format: hh:mm:ss [AM/PM]
	sprintf((char*)showtime, "%s:\t%02d:%02d:%02d [%s]", "\nCurrent Time & Date", rtc_time.Hours, rtc_time.Minutes, rtc_time.Seconds, format);
 8001874:	783b      	ldrb	r3, [r7, #0]
 8001876:	4618      	mov	r0, r3
 8001878:	787b      	ldrb	r3, [r7, #1]
 800187a:	461a      	mov	r2, r3
 800187c:	78bb      	ldrb	r3, [r7, #2]
 800187e:	4619      	mov	r1, r3
 8001880:	69bb      	ldr	r3, [r7, #24]
 8001882:	9302      	str	r3, [sp, #8]
 8001884:	9101      	str	r1, [sp, #4]
 8001886:	9200      	str	r2, [sp, #0]
 8001888:	4603      	mov	r3, r0
 800188a:	4a2c      	ldr	r2, [pc, #176]	@ (800193c <show_time_date+0x110>)
 800188c:	492c      	ldr	r1, [pc, #176]	@ (8001940 <show_time_date+0x114>)
 800188e:	482d      	ldr	r0, [pc, #180]	@ (8001944 <show_time_date+0x118>)
 8001890:	f006 fd48 	bl	8008324 <siprintf>
	xQueueSend(q_print, &time, portMAX_DELAY);
 8001894:	4b2c      	ldr	r3, [pc, #176]	@ (8001948 <show_time_date+0x11c>)
 8001896:	6818      	ldr	r0, [r3, #0]
 8001898:	2300      	movs	r3, #0
 800189a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800189e:	492b      	ldr	r1, [pc, #172]	@ (800194c <show_time_date+0x120>)
 80018a0:	f003 ffa4 	bl	80057ec <xQueueGenericSend>

	// Display date format: day, month-date-year
	switch(rtc_date.WeekDay) {
 80018a4:	7d3b      	ldrb	r3, [r7, #20]
 80018a6:	3b01      	subs	r3, #1
 80018a8:	2b06      	cmp	r3, #6
 80018aa:	d826      	bhi.n	80018fa <show_time_date+0xce>
 80018ac:	a201      	add	r2, pc, #4	@ (adr r2, 80018b4 <show_time_date+0x88>)
 80018ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018b2:	bf00      	nop
 80018b4:	080018d1 	.word	0x080018d1
 80018b8:	080018d7 	.word	0x080018d7
 80018bc:	080018dd 	.word	0x080018dd
 80018c0:	080018e3 	.word	0x080018e3
 80018c4:	080018e9 	.word	0x080018e9
 80018c8:	080018ef 	.word	0x080018ef
 80018cc:	080018f5 	.word	0x080018f5
		case 1:
			weekday = "Sunday";
 80018d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001950 <show_time_date+0x124>)
 80018d2:	61fb      	str	r3, [r7, #28]
			break;
 80018d4:	e011      	b.n	80018fa <show_time_date+0xce>
		case 2:
			weekday = "Monday";
 80018d6:	4b1f      	ldr	r3, [pc, #124]	@ (8001954 <show_time_date+0x128>)
 80018d8:	61fb      	str	r3, [r7, #28]
			break;
 80018da:	e00e      	b.n	80018fa <show_time_date+0xce>
		case 3:
			weekday = "Tuesday";
 80018dc:	4b1e      	ldr	r3, [pc, #120]	@ (8001958 <show_time_date+0x12c>)
 80018de:	61fb      	str	r3, [r7, #28]
			break;
 80018e0:	e00b      	b.n	80018fa <show_time_date+0xce>
		case 4:
			weekday = "Wednesday";
 80018e2:	4b1e      	ldr	r3, [pc, #120]	@ (800195c <show_time_date+0x130>)
 80018e4:	61fb      	str	r3, [r7, #28]
			break;
 80018e6:	e008      	b.n	80018fa <show_time_date+0xce>
		case 5:
			weekday = "Thursday";
 80018e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001960 <show_time_date+0x134>)
 80018ea:	61fb      	str	r3, [r7, #28]
			break;
 80018ec:	e005      	b.n	80018fa <show_time_date+0xce>
		case 6:
			weekday = "Friday";
 80018ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001964 <show_time_date+0x138>)
 80018f0:	61fb      	str	r3, [r7, #28]
			break;
 80018f2:	e002      	b.n	80018fa <show_time_date+0xce>
		case 7:
			weekday = "Saturday";
 80018f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001968 <show_time_date+0x13c>)
 80018f6:	61fb      	str	r3, [r7, #28]
			break;
 80018f8:	bf00      	nop
	}
	sprintf((char*)showdate, "\t%s, %02d-%02d-%02d\n", weekday, rtc_date.Month, rtc_date.Date, rtc_date.Year + 2000);
 80018fa:	7d7b      	ldrb	r3, [r7, #21]
 80018fc:	4619      	mov	r1, r3
 80018fe:	7dbb      	ldrb	r3, [r7, #22]
 8001900:	461a      	mov	r2, r3
 8001902:	7dfb      	ldrb	r3, [r7, #23]
 8001904:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8001908:	9301      	str	r3, [sp, #4]
 800190a:	9200      	str	r2, [sp, #0]
 800190c:	460b      	mov	r3, r1
 800190e:	69fa      	ldr	r2, [r7, #28]
 8001910:	4916      	ldr	r1, [pc, #88]	@ (800196c <show_time_date+0x140>)
 8001912:	4817      	ldr	r0, [pc, #92]	@ (8001970 <show_time_date+0x144>)
 8001914:	f006 fd06 	bl	8008324 <siprintf>
	xQueueSend(q_print, &date, portMAX_DELAY);
 8001918:	4b0b      	ldr	r3, [pc, #44]	@ (8001948 <show_time_date+0x11c>)
 800191a:	6818      	ldr	r0, [r3, #0]
 800191c:	2300      	movs	r3, #0
 800191e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001922:	4914      	ldr	r1, [pc, #80]	@ (8001974 <show_time_date+0x148>)
 8001924:	f003 ff62 	bl	80057ec <xQueueGenericSend>
}
 8001928:	bf00      	nop
 800192a:	3720      	adds	r7, #32
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	2000014c 	.word	0x2000014c
 8001934:	080090f8 	.word	0x080090f8
 8001938:	080090fc 	.word	0x080090fc
 800193c:	08009100 	.word	0x08009100
 8001940:	08009118 	.word	0x08009118
 8001944:	200000fc 	.word	0x200000fc
 8001948:	200001c8 	.word	0x200001c8
 800194c:	2000004c 	.word	0x2000004c
 8001950:	08009130 	.word	0x08009130
 8001954:	08009138 	.word	0x08009138
 8001958:	08009140 	.word	0x08009140
 800195c:	08009148 	.word	0x08009148
 8001960:	08009154 	.word	0x08009154
 8001964:	08009160 	.word	0x08009160
 8001968:	08009168 	.word	0x08009168
 800196c:	08009174 	.word	0x08009174
 8001970:	20000124 	.word	0x20000124
 8001974:	20000050 	.word	0x20000050

08001978 <main_menu_task>:
 *       command is available.                                                                         *
 * @note The main menu is displayed, and the user input is processed. Invalid inputs are handled and   *
 * an error message is sent to the print queue.                                                        *
 ******************************************************************************************************/
void main_menu_task(void *param)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b088      	sub	sp, #32
 800197c:	af02      	add	r7, sp, #8
 800197e:	6078      	str	r0, [r7, #4]
	int option;

	while(1) {

		// Present the main menu to the user
		xQueueSend(q_print, &msg_main_menu, portMAX_DELAY);
 8001980:	4b33      	ldr	r3, [pc, #204]	@ (8001a50 <main_menu_task+0xd8>)
 8001982:	6818      	ldr	r0, [r3, #0]
 8001984:	2300      	movs	r3, #0
 8001986:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800198a:	4932      	ldr	r1, [pc, #200]	@ (8001a54 <main_menu_task+0xdc>)
 800198c:	f003 ff2e 	bl	80057ec <xQueueGenericSend>

		// Wait for user to select a menu option
		xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 8001990:	f107 030c 	add.w	r3, r7, #12
 8001994:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001998:	9200      	str	r2, [sp, #0]
 800199a:	2200      	movs	r2, #0
 800199c:	2100      	movs	r1, #0
 800199e:	2000      	movs	r0, #0
 80019a0:	f005 f9f2 	bl	8006d88 <xTaskGenericNotifyWait>
		msg = (message_t*)msg_addr;
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	617b      	str	r3, [r7, #20]

		if(msg->len == 1) {
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	68db      	ldr	r3, [r3, #12]
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d13c      	bne.n	8001a2a <main_menu_task+0xb2>
			// Get user option, convert from ASCII to number
			option = msg->payload[0] - 48;
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	3b30      	subs	r3, #48	@ 0x30
 80019b6:	613b      	str	r3, [r7, #16]
			switch(option) {
 80019b8:	693b      	ldr	r3, [r7, #16]
 80019ba:	2b02      	cmp	r3, #2
 80019bc:	d023      	beq.n	8001a06 <main_menu_task+0x8e>
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	2b02      	cmp	r3, #2
 80019c2:	dc29      	bgt.n	8001a18 <main_menu_task+0xa0>
 80019c4:	693b      	ldr	r3, [r7, #16]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d003      	beq.n	80019d2 <main_menu_task+0x5a>
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	2b01      	cmp	r3, #1
 80019ce:	d00d      	beq.n	80019ec <main_menu_task+0x74>
 80019d0:	e022      	b.n	8001a18 <main_menu_task+0xa0>
				case 0:
					// User selection: LED menu
					curr_sys_state = sLedMenu;
 80019d2:	4b21      	ldr	r3, [pc, #132]	@ (8001a58 <main_menu_task+0xe0>)
 80019d4:	2201      	movs	r2, #1
 80019d6:	701a      	strb	r2, [r3, #0]
					xTaskNotify(handle_led_task, 0, eNoAction);
 80019d8:	4b20      	ldr	r3, [pc, #128]	@ (8001a5c <main_menu_task+0xe4>)
 80019da:	6818      	ldr	r0, [r3, #0]
 80019dc:	2300      	movs	r3, #0
 80019de:	9300      	str	r3, [sp, #0]
 80019e0:	2300      	movs	r3, #0
 80019e2:	2200      	movs	r2, #0
 80019e4:	2100      	movs	r1, #0
 80019e6:	f005 fa4f 	bl	8006e88 <xTaskGenericNotify>
					break;
 80019ea:	e027      	b.n	8001a3c <main_menu_task+0xc4>
				case 1:
					curr_sys_state = sRtcMenu;
 80019ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001a58 <main_menu_task+0xe0>)
 80019ee:	2202      	movs	r2, #2
 80019f0:	701a      	strb	r2, [r3, #0]
					xTaskNotify(handle_rtc_task, 0, eNoAction);
 80019f2:	4b1b      	ldr	r3, [pc, #108]	@ (8001a60 <main_menu_task+0xe8>)
 80019f4:	6818      	ldr	r0, [r3, #0]
 80019f6:	2300      	movs	r3, #0
 80019f8:	9300      	str	r3, [sp, #0]
 80019fa:	2300      	movs	r3, #0
 80019fc:	2200      	movs	r2, #0
 80019fe:	2100      	movs	r1, #0
 8001a00:	f005 fa42 	bl	8006e88 <xTaskGenericNotify>
					break;
 8001a04:	e01a      	b.n	8001a3c <main_menu_task+0xc4>
				case 2:
					xQueueSend(q_print, &msg_inv_uart, portMAX_DELAY);
 8001a06:	4b12      	ldr	r3, [pc, #72]	@ (8001a50 <main_menu_task+0xd8>)
 8001a08:	6818      	ldr	r0, [r3, #0]
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001a10:	4914      	ldr	r1, [pc, #80]	@ (8001a64 <main_menu_task+0xec>)
 8001a12:	f003 feeb 	bl	80057ec <xQueueGenericSend>
					continue;
 8001a16:	e01a      	b.n	8001a4e <main_menu_task+0xd6>
				default:
					xQueueSend(q_print, &msg_inv_uart, portMAX_DELAY);
 8001a18:	4b0d      	ldr	r3, [pc, #52]	@ (8001a50 <main_menu_task+0xd8>)
 8001a1a:	6818      	ldr	r0, [r3, #0]
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001a22:	4910      	ldr	r1, [pc, #64]	@ (8001a64 <main_menu_task+0xec>)
 8001a24:	f003 fee2 	bl	80057ec <xQueueGenericSend>
					continue;
 8001a28:	e011      	b.n	8001a4e <main_menu_task+0xd6>
			}
		}
		// Handle invalid entry
		else {
			xQueueSend(q_print, &msg_inv_uart, portMAX_DELAY);
 8001a2a:	4b09      	ldr	r3, [pc, #36]	@ (8001a50 <main_menu_task+0xd8>)
 8001a2c:	6818      	ldr	r0, [r3, #0]
 8001a2e:	2300      	movs	r3, #0
 8001a30:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001a34:	490b      	ldr	r1, [pc, #44]	@ (8001a64 <main_menu_task+0xec>)
 8001a36:	f003 fed9 	bl	80057ec <xQueueGenericSend>
			continue;
 8001a3a:	e008      	b.n	8001a4e <main_menu_task+0xd6>
		}

		// Wait for notification from another task before running again
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001a3c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a40:	9300      	str	r3, [sp, #0]
 8001a42:	2300      	movs	r3, #0
 8001a44:	2200      	movs	r2, #0
 8001a46:	2100      	movs	r1, #0
 8001a48:	2000      	movs	r0, #0
 8001a4a:	f005 f99d 	bl	8006d88 <xTaskGenericNotifyWait>
		xQueueSend(q_print, &msg_main_menu, portMAX_DELAY);
 8001a4e:	e797      	b.n	8001980 <main_menu_task+0x8>
 8001a50:	200001c8 	.word	0x200001c8
 8001a54:	20000058 	.word	0x20000058
 8001a58:	200001e1 	.word	0x200001e1
 8001a5c:	200001c0 	.word	0x200001c0
 8001a60:	200001c4 	.word	0x200001c4
 8001a64:	20000054 	.word	0x20000054

08001a68 <message_handler_task>:
 * @note The data queue (`q_data`) and print queue (`q_print`) must be initialized. The task must be   *
 *       notified when a new message is available.                                                     *
 * @note The processed message is sent to the print queue (`q_print`).                                 *
 ******************************************************************************************************/
void message_handler_task(void *param)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b08a      	sub	sp, #40	@ 0x28
 8001a6c:	af02      	add	r7, sp, #8
 8001a6e:	6078      	str	r0, [r7, #4]
	message_t msg;

	while(1) {

		// Wait until task is notified
		ret = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001a70:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a74:	9300      	str	r3, [sp, #0]
 8001a76:	2300      	movs	r3, #0
 8001a78:	2200      	movs	r2, #0
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	2000      	movs	r0, #0
 8001a7e:	f005 f983 	bl	8006d88 <xTaskGenericNotifyWait>
 8001a82:	61f8      	str	r0, [r7, #28]

		if(pdTRUE == ret) {
 8001a84:	69fb      	ldr	r3, [r7, #28]
 8001a86:	2b01      	cmp	r3, #1
 8001a88:	d1f2      	bne.n	8001a70 <message_handler_task+0x8>
			// Process the message stored in the input data queue
			process_message(&msg);
 8001a8a:	f107 030c 	add.w	r3, r7, #12
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f000 f822 	bl	8001ad8 <process_message>
		ret = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001a94:	e7ec      	b.n	8001a70 <message_handler_task+0x8>
	...

08001a98 <print_task>:
 * @note This function is intended to run as a FreeRTOS task.                                          *
 * @note The print queue (`q_print`) must be initialized and contain messages to print.                *
 * @note The received message is transmitted via UART.                                                 *
 ******************************************************************************************************/
void print_task(void *param)
{
 8001a98:	b590      	push	{r4, r7, lr}
 8001a9a:	b085      	sub	sp, #20
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
	uint32_t *msg;

	// Wait for data in the print queue, then send over UART when available
	while(1){
		xQueueReceive(q_print, &msg, portMAX_DELAY);
 8001aa0:	4b0b      	ldr	r3, [pc, #44]	@ (8001ad0 <print_task+0x38>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f107 010c 	add.w	r1, r7, #12
 8001aa8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001aac:	4618      	mov	r0, r3
 8001aae:	f004 f84d 	bl	8005b4c <xQueueReceive>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen((char*)msg),HAL_MAX_DELAY);
 8001ab2:	68fc      	ldr	r4, [r7, #12]
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7fe fb94 	bl	80001e4 <strlen>
 8001abc:	4603      	mov	r3, r0
 8001abe:	b29a      	uxth	r2, r3
 8001ac0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001ac4:	4621      	mov	r1, r4
 8001ac6:	4803      	ldr	r0, [pc, #12]	@ (8001ad4 <print_task+0x3c>)
 8001ac8:	f002 fce6 	bl	8004498 <HAL_UART_Transmit>
		xQueueReceive(q_print, &msg, portMAX_DELAY);
 8001acc:	bf00      	nop
 8001ace:	e7e7      	b.n	8001aa0 <print_task+0x8>
 8001ad0:	200001c8 	.word	0x200001c8
 8001ad4:	2000016c 	.word	0x2000016c

08001ad8 <process_message>:
 * @return void                                                                                        *
 *                                                                                                     *
 * @note This function is called by the `message_handler_task` when a notification is received.        *
 * @note The data queue (`q_data`) must be initialized and contain a message to process.               *
 ******************************************************************************************************/
void process_message(message_t *msg) {
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af02      	add	r7, sp, #8
 8001ade:	6078      	str	r0, [r7, #4]

	extract_command(msg);
 8001ae0:	6878      	ldr	r0, [r7, #4]
 8001ae2:	f000 f837 	bl	8001b54 <extract_command>

	switch(curr_sys_state) {
 8001ae6:	4b17      	ldr	r3, [pc, #92]	@ (8001b44 <process_message+0x6c>)
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	2b04      	cmp	r3, #4
 8001aec:	dc24      	bgt.n	8001b38 <process_message+0x60>
 8001aee:	2b02      	cmp	r3, #2
 8001af0:	da18      	bge.n	8001b24 <process_message+0x4c>
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d002      	beq.n	8001afc <process_message+0x24>
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d00a      	beq.n	8001b10 <process_message+0x38>
		case sRtcDateConfig:
			// Notify the RTC task and pass the message
			xTaskNotify(handle_rtc_task, (uint32_t)msg, eSetValueWithOverwrite);
			break;
		default:
			break;
 8001afa:	e01d      	b.n	8001b38 <process_message+0x60>
			xTaskNotify(handle_main_menu_task, (uint32_t)msg, eSetValueWithOverwrite);
 8001afc:	4b12      	ldr	r3, [pc, #72]	@ (8001b48 <process_message+0x70>)
 8001afe:	6818      	ldr	r0, [r3, #0]
 8001b00:	687a      	ldr	r2, [r7, #4]
 8001b02:	2300      	movs	r3, #0
 8001b04:	9300      	str	r3, [sp, #0]
 8001b06:	2303      	movs	r3, #3
 8001b08:	2100      	movs	r1, #0
 8001b0a:	f005 f9bd 	bl	8006e88 <xTaskGenericNotify>
			break;
 8001b0e:	e014      	b.n	8001b3a <process_message+0x62>
			xTaskNotify(handle_led_task, (uint32_t)msg, eSetValueWithOverwrite);
 8001b10:	4b0e      	ldr	r3, [pc, #56]	@ (8001b4c <process_message+0x74>)
 8001b12:	6818      	ldr	r0, [r3, #0]
 8001b14:	687a      	ldr	r2, [r7, #4]
 8001b16:	2300      	movs	r3, #0
 8001b18:	9300      	str	r3, [sp, #0]
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	f005 f9b3 	bl	8006e88 <xTaskGenericNotify>
			break;
 8001b22:	e00a      	b.n	8001b3a <process_message+0x62>
			xTaskNotify(handle_rtc_task, (uint32_t)msg, eSetValueWithOverwrite);
 8001b24:	4b0a      	ldr	r3, [pc, #40]	@ (8001b50 <process_message+0x78>)
 8001b26:	6818      	ldr	r0, [r3, #0]
 8001b28:	687a      	ldr	r2, [r7, #4]
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	9300      	str	r3, [sp, #0]
 8001b2e:	2303      	movs	r3, #3
 8001b30:	2100      	movs	r1, #0
 8001b32:	f005 f9a9 	bl	8006e88 <xTaskGenericNotify>
			break;
 8001b36:	e000      	b.n	8001b3a <process_message+0x62>
			break;
 8001b38:	bf00      	nop
	}
}
 8001b3a:	bf00      	nop
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	200001e1 	.word	0x200001e1
 8001b48:	200001b4 	.word	0x200001b4
 8001b4c:	200001c0 	.word	0x200001c0
 8001b50:	200001c4 	.word	0x200001c4

08001b54 <extract_command>:
 * @note This function is called by `process_message` to parse the incoming command message.           *
 * @note The data queue (`q_data`) must be initialized and contain a message to extract.               *
 * @note The extracted command is stored in the `msg` structure, with its payload and length fields    *
 *       populated.                                                                                    *
 ******************************************************************************************************/
int extract_command(message_t *msg) {
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b086      	sub	sp, #24
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]

	uint8_t item;
	BaseType_t status;

	// Check if there is data in the data queue
	status = uxQueueMessagesWaiting(q_data);
 8001b5c:	4b19      	ldr	r3, [pc, #100]	@ (8001bc4 <extract_command+0x70>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4618      	mov	r0, r3
 8001b62:	f004 f967 	bl	8005e34 <uxQueueMessagesWaiting>
 8001b66:	4603      	mov	r3, r0
 8001b68:	613b      	str	r3, [r7, #16]
	if(!status) {
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d102      	bne.n	8001b76 <extract_command+0x22>
		return -1;
 8001b70:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b74:	e022      	b.n	8001bbc <extract_command+0x68>
	}

	// If data is available in the data queue, load it to the msg payload
	uint8_t i=0;
 8001b76:	2300      	movs	r3, #0
 8001b78:	75fb      	strb	r3, [r7, #23]
	do {
		status = xQueueReceive(q_data, &item, 0);
 8001b7a:	4b12      	ldr	r3, [pc, #72]	@ (8001bc4 <extract_command+0x70>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f107 010f 	add.w	r1, r7, #15
 8001b82:	2200      	movs	r2, #0
 8001b84:	4618      	mov	r0, r3
 8001b86:	f003 ffe1 	bl	8005b4c <xQueueReceive>
 8001b8a:	6138      	str	r0, [r7, #16]
		if(pdTRUE == status) {
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	2b01      	cmp	r3, #1
 8001b90:	d106      	bne.n	8001ba0 <extract_command+0x4c>
			msg->payload[i++] = item;
 8001b92:	7dfb      	ldrb	r3, [r7, #23]
 8001b94:	1c5a      	adds	r2, r3, #1
 8001b96:	75fa      	strb	r2, [r7, #23]
 8001b98:	461a      	mov	r2, r3
 8001b9a:	7bf9      	ldrb	r1, [r7, #15]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	5499      	strb	r1, [r3, r2]
		}
	} while (item != '\n');
 8001ba0:	7bfb      	ldrb	r3, [r7, #15]
 8001ba2:	2b0a      	cmp	r3, #10
 8001ba4:	d1e9      	bne.n	8001b7a <extract_command+0x26>

	// Set final character in message payload to null character
	msg->payload[i-1] = '\0';
 8001ba6:	7dfb      	ldrb	r3, [r7, #23]
 8001ba8:	3b01      	subs	r3, #1
 8001baa:	687a      	ldr	r2, [r7, #4]
 8001bac:	2100      	movs	r1, #0
 8001bae:	54d1      	strb	r1, [r2, r3]
	// Save length of message without null character
	msg->len = i-1;
 8001bb0:	7dfb      	ldrb	r3, [r7, #23]
 8001bb2:	3b01      	subs	r3, #1
 8001bb4:	461a      	mov	r2, r3
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	60da      	str	r2, [r3, #12]

	return 0;
 8001bba:	2300      	movs	r3, #0
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3718      	adds	r7, #24
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	200001cc 	.word	0x200001cc

08001bc8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b08c      	sub	sp, #48	@ 0x30
 8001bcc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001bce:	f000 fd4d 	bl	800266c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bd2:	f000 f905 	bl	8001de0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bd6:	f000 f9bf 	bl	8001f58 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001bda:	f000 f993 	bl	8001f04 <MX_USART2_UART_Init>
  MX_RTC_Init();
 8001bde:	f000 f96b 	bl	8001eb8 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  // Create main menu task and check that it was created successfully
  status = xTaskCreate(main_menu_task, "main_menu_task", 250, NULL, 2, &handle_main_menu_task);
 8001be2:	4b69      	ldr	r3, [pc, #420]	@ (8001d88 <main+0x1c0>)
 8001be4:	9301      	str	r3, [sp, #4]
 8001be6:	2302      	movs	r3, #2
 8001be8:	9300      	str	r3, [sp, #0]
 8001bea:	2300      	movs	r3, #0
 8001bec:	22fa      	movs	r2, #250	@ 0xfa
 8001bee:	4967      	ldr	r1, [pc, #412]	@ (8001d8c <main+0x1c4>)
 8001bf0:	4867      	ldr	r0, [pc, #412]	@ (8001d90 <main+0x1c8>)
 8001bf2:	f004 fad3 	bl	800619c <xTaskCreate>
 8001bf6:	6238      	str	r0, [r7, #32]
  configASSERT(pdPASS == status);
 8001bf8:	6a3b      	ldr	r3, [r7, #32]
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	d00b      	beq.n	8001c16 <main+0x4e>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8001bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c02:	f383 8811 	msr	BASEPRI, r3
 8001c06:	f3bf 8f6f 	isb	sy
 8001c0a:	f3bf 8f4f 	dsb	sy
 8001c0e:	61fb      	str	r3, [r7, #28]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8001c10:	bf00      	nop
 8001c12:	bf00      	nop
 8001c14:	e7fd      	b.n	8001c12 <main+0x4a>

  // Create message handler task and check that it was created successfully
  status = xTaskCreate(message_handler_task, "msg_task", 250, NULL, 2, &handle_message_handler_task);
 8001c16:	4b5f      	ldr	r3, [pc, #380]	@ (8001d94 <main+0x1cc>)
 8001c18:	9301      	str	r3, [sp, #4]
 8001c1a:	2302      	movs	r3, #2
 8001c1c:	9300      	str	r3, [sp, #0]
 8001c1e:	2300      	movs	r3, #0
 8001c20:	22fa      	movs	r2, #250	@ 0xfa
 8001c22:	495d      	ldr	r1, [pc, #372]	@ (8001d98 <main+0x1d0>)
 8001c24:	485d      	ldr	r0, [pc, #372]	@ (8001d9c <main+0x1d4>)
 8001c26:	f004 fab9 	bl	800619c <xTaskCreate>
 8001c2a:	6238      	str	r0, [r7, #32]
  configASSERT(pdPASS == status);
 8001c2c:	6a3b      	ldr	r3, [r7, #32]
 8001c2e:	2b01      	cmp	r3, #1
 8001c30:	d00b      	beq.n	8001c4a <main+0x82>
        __asm volatile
 8001c32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c36:	f383 8811 	msr	BASEPRI, r3
 8001c3a:	f3bf 8f6f 	isb	sy
 8001c3e:	f3bf 8f4f 	dsb	sy
 8001c42:	61bb      	str	r3, [r7, #24]
    }
 8001c44:	bf00      	nop
 8001c46:	bf00      	nop
 8001c48:	e7fd      	b.n	8001c46 <main+0x7e>

  // Create print task and check that it was created successfully
  status = xTaskCreate(print_task, "print_task", 250, NULL, 2, &handle_print_task);
 8001c4a:	4b55      	ldr	r3, [pc, #340]	@ (8001da0 <main+0x1d8>)
 8001c4c:	9301      	str	r3, [sp, #4]
 8001c4e:	2302      	movs	r3, #2
 8001c50:	9300      	str	r3, [sp, #0]
 8001c52:	2300      	movs	r3, #0
 8001c54:	22fa      	movs	r2, #250	@ 0xfa
 8001c56:	4953      	ldr	r1, [pc, #332]	@ (8001da4 <main+0x1dc>)
 8001c58:	4853      	ldr	r0, [pc, #332]	@ (8001da8 <main+0x1e0>)
 8001c5a:	f004 fa9f 	bl	800619c <xTaskCreate>
 8001c5e:	6238      	str	r0, [r7, #32]
  configASSERT(pdPASS == status);
 8001c60:	6a3b      	ldr	r3, [r7, #32]
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	d00b      	beq.n	8001c7e <main+0xb6>
        __asm volatile
 8001c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c6a:	f383 8811 	msr	BASEPRI, r3
 8001c6e:	f3bf 8f6f 	isb	sy
 8001c72:	f3bf 8f4f 	dsb	sy
 8001c76:	617b      	str	r3, [r7, #20]
    }
 8001c78:	bf00      	nop
 8001c7a:	bf00      	nop
 8001c7c:	e7fd      	b.n	8001c7a <main+0xb2>

  // Create LED task and check that it was created successfully
  status = xTaskCreate(led_task, "led_task", 250, NULL, 2, &handle_led_task);
 8001c7e:	4b4b      	ldr	r3, [pc, #300]	@ (8001dac <main+0x1e4>)
 8001c80:	9301      	str	r3, [sp, #4]
 8001c82:	2302      	movs	r3, #2
 8001c84:	9300      	str	r3, [sp, #0]
 8001c86:	2300      	movs	r3, #0
 8001c88:	22fa      	movs	r2, #250	@ 0xfa
 8001c8a:	4949      	ldr	r1, [pc, #292]	@ (8001db0 <main+0x1e8>)
 8001c8c:	4849      	ldr	r0, [pc, #292]	@ (8001db4 <main+0x1ec>)
 8001c8e:	f004 fa85 	bl	800619c <xTaskCreate>
 8001c92:	6238      	str	r0, [r7, #32]
  configASSERT(pdPASS == status);
 8001c94:	6a3b      	ldr	r3, [r7, #32]
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	d00b      	beq.n	8001cb2 <main+0xea>
        __asm volatile
 8001c9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c9e:	f383 8811 	msr	BASEPRI, r3
 8001ca2:	f3bf 8f6f 	isb	sy
 8001ca6:	f3bf 8f4f 	dsb	sy
 8001caa:	613b      	str	r3, [r7, #16]
    }
 8001cac:	bf00      	nop
 8001cae:	bf00      	nop
 8001cb0:	e7fd      	b.n	8001cae <main+0xe6>

  // Create RTC task and check that it was created successfully
  status = xTaskCreate(rtc_task, "rtc_task", 250, NULL, 2, &handle_rtc_task);
 8001cb2:	4b41      	ldr	r3, [pc, #260]	@ (8001db8 <main+0x1f0>)
 8001cb4:	9301      	str	r3, [sp, #4]
 8001cb6:	2302      	movs	r3, #2
 8001cb8:	9300      	str	r3, [sp, #0]
 8001cba:	2300      	movs	r3, #0
 8001cbc:	22fa      	movs	r2, #250	@ 0xfa
 8001cbe:	493f      	ldr	r1, [pc, #252]	@ (8001dbc <main+0x1f4>)
 8001cc0:	483f      	ldr	r0, [pc, #252]	@ (8001dc0 <main+0x1f8>)
 8001cc2:	f004 fa6b 	bl	800619c <xTaskCreate>
 8001cc6:	6238      	str	r0, [r7, #32]
  configASSERT(pdPASS == status);
 8001cc8:	6a3b      	ldr	r3, [r7, #32]
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d00b      	beq.n	8001ce6 <main+0x11e>
        __asm volatile
 8001cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001cd2:	f383 8811 	msr	BASEPRI, r3
 8001cd6:	f3bf 8f6f 	isb	sy
 8001cda:	f3bf 8f4f 	dsb	sy
 8001cde:	60fb      	str	r3, [r7, #12]
    }
 8001ce0:	bf00      	nop
 8001ce2:	bf00      	nop
 8001ce4:	e7fd      	b.n	8001ce2 <main+0x11a>

  // Create data queue and check that it was created successfully
  q_data = xQueueCreate(10, sizeof(char));
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	2101      	movs	r1, #1
 8001cea:	200a      	movs	r0, #10
 8001cec:	f003 fcf8 	bl	80056e0 <xQueueGenericCreate>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	4a34      	ldr	r2, [pc, #208]	@ (8001dc4 <main+0x1fc>)
 8001cf4:	6013      	str	r3, [r2, #0]
  configASSERT(NULL != q_data);
 8001cf6:	4b33      	ldr	r3, [pc, #204]	@ (8001dc4 <main+0x1fc>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d10b      	bne.n	8001d16 <main+0x14e>
        __asm volatile
 8001cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001d02:	f383 8811 	msr	BASEPRI, r3
 8001d06:	f3bf 8f6f 	isb	sy
 8001d0a:	f3bf 8f4f 	dsb	sy
 8001d0e:	60bb      	str	r3, [r7, #8]
    }
 8001d10:	bf00      	nop
 8001d12:	bf00      	nop
 8001d14:	e7fd      	b.n	8001d12 <main+0x14a>

  // Create print queue and check that it was created successfully
  q_print = xQueueCreate(10, sizeof(size_t));
 8001d16:	2200      	movs	r2, #0
 8001d18:	2104      	movs	r1, #4
 8001d1a:	200a      	movs	r0, #10
 8001d1c:	f003 fce0 	bl	80056e0 <xQueueGenericCreate>
 8001d20:	4603      	mov	r3, r0
 8001d22:	4a29      	ldr	r2, [pc, #164]	@ (8001dc8 <main+0x200>)
 8001d24:	6013      	str	r3, [r2, #0]
  configASSERT(NULL != q_print);
 8001d26:	4b28      	ldr	r3, [pc, #160]	@ (8001dc8 <main+0x200>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d10b      	bne.n	8001d46 <main+0x17e>
        __asm volatile
 8001d2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001d32:	f383 8811 	msr	BASEPRI, r3
 8001d36:	f3bf 8f6f 	isb	sy
 8001d3a:	f3bf 8f4f 	dsb	sy
 8001d3e:	607b      	str	r3, [r7, #4]
    }
 8001d40:	bf00      	nop
 8001d42:	bf00      	nop
 8001d44:	e7fd      	b.n	8001d42 <main+0x17a>

  // Create software timers for LED effects
  for(int i=0; i<NUM_LED_TIMERS; i++) {
 8001d46:	2300      	movs	r3, #0
 8001d48:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d4a:	e010      	b.n	8001d6e <main+0x1a6>
	  handle_led_timer[i] = xTimerCreate("led_timer", pdMS_TO_TICKS(500), pdTRUE, (void*)i, led_callback);
 8001d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d4e:	4a1f      	ldr	r2, [pc, #124]	@ (8001dcc <main+0x204>)
 8001d50:	9200      	str	r2, [sp, #0]
 8001d52:	2201      	movs	r2, #1
 8001d54:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001d58:	481d      	ldr	r0, [pc, #116]	@ (8001dd0 <main+0x208>)
 8001d5a:	f005 fb19 	bl	8007390 <xTimerCreate>
 8001d5e:	4602      	mov	r2, r0
 8001d60:	491c      	ldr	r1, [pc, #112]	@ (8001dd4 <main+0x20c>)
 8001d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for(int i=0; i<NUM_LED_TIMERS; i++) {
 8001d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d70:	2b03      	cmp	r3, #3
 8001d72:	ddeb      	ble.n	8001d4c <main+0x184>
  }

  // Prepare UART to receive a message
  HAL_UART_Receive_IT(&huart2, (uint8_t*)&user_data, 1);
 8001d74:	2201      	movs	r2, #1
 8001d76:	4918      	ldr	r1, [pc, #96]	@ (8001dd8 <main+0x210>)
 8001d78:	4818      	ldr	r0, [pc, #96]	@ (8001ddc <main+0x214>)
 8001d7a:	f002 fc18 	bl	80045ae <HAL_UART_Receive_IT>

  // Start the kernel
  vTaskStartScheduler();
 8001d7e:	f004 fb53 	bl	8006428 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001d82:	bf00      	nop
 8001d84:	e7fd      	b.n	8001d82 <main+0x1ba>
 8001d86:	bf00      	nop
 8001d88:	200001b4 	.word	0x200001b4
 8001d8c:	08009294 	.word	0x08009294
 8001d90:	08001979 	.word	0x08001979
 8001d94:	200001b8 	.word	0x200001b8
 8001d98:	080092a4 	.word	0x080092a4
 8001d9c:	08001a69 	.word	0x08001a69
 8001da0:	200001bc 	.word	0x200001bc
 8001da4:	080092b0 	.word	0x080092b0
 8001da8:	08001a99 	.word	0x08001a99
 8001dac:	200001c0 	.word	0x200001c0
 8001db0:	080092bc 	.word	0x080092bc
 8001db4:	08000d7d 	.word	0x08000d7d
 8001db8:	200001c4 	.word	0x200001c4
 8001dbc:	080092c8 	.word	0x080092c8
 8001dc0:	08001325 	.word	0x08001325
 8001dc4:	200001cc 	.word	0x200001cc
 8001dc8:	200001c8 	.word	0x200001c8
 8001dcc:	08000fe9 	.word	0x08000fe9
 8001dd0:	080092d4 	.word	0x080092d4
 8001dd4:	200001d0 	.word	0x200001d0
 8001dd8:	200001e0 	.word	0x200001e0
 8001ddc:	2000016c 	.word	0x2000016c

08001de0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b094      	sub	sp, #80	@ 0x50
 8001de4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001de6:	f107 0320 	add.w	r3, r7, #32
 8001dea:	2230      	movs	r2, #48	@ 0x30
 8001dec:	2100      	movs	r1, #0
 8001dee:	4618      	mov	r0, r3
 8001df0:	f006 fab8 	bl	8008364 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001df4:	f107 030c 	add.w	r3, r7, #12
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]
 8001dfc:	605a      	str	r2, [r3, #4]
 8001dfe:	609a      	str	r2, [r3, #8]
 8001e00:	60da      	str	r2, [r3, #12]
 8001e02:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e04:	2300      	movs	r3, #0
 8001e06:	60bb      	str	r3, [r7, #8]
 8001e08:	4b29      	ldr	r3, [pc, #164]	@ (8001eb0 <SystemClock_Config+0xd0>)
 8001e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e0c:	4a28      	ldr	r2, [pc, #160]	@ (8001eb0 <SystemClock_Config+0xd0>)
 8001e0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e12:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e14:	4b26      	ldr	r3, [pc, #152]	@ (8001eb0 <SystemClock_Config+0xd0>)
 8001e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e1c:	60bb      	str	r3, [r7, #8]
 8001e1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e20:	2300      	movs	r3, #0
 8001e22:	607b      	str	r3, [r7, #4]
 8001e24:	4b23      	ldr	r3, [pc, #140]	@ (8001eb4 <SystemClock_Config+0xd4>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a22      	ldr	r2, [pc, #136]	@ (8001eb4 <SystemClock_Config+0xd4>)
 8001e2a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e2e:	6013      	str	r3, [r2, #0]
 8001e30:	4b20      	ldr	r3, [pc, #128]	@ (8001eb4 <SystemClock_Config+0xd4>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e38:	607b      	str	r3, [r7, #4]
 8001e3a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001e3c:	230a      	movs	r3, #10
 8001e3e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e40:	2301      	movs	r3, #1
 8001e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e44:	2310      	movs	r3, #16
 8001e46:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e50:	2300      	movs	r3, #0
 8001e52:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001e54:	2308      	movs	r3, #8
 8001e56:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8001e58:	2332      	movs	r3, #50	@ 0x32
 8001e5a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001e5c:	2304      	movs	r3, #4
 8001e5e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001e60:	2307      	movs	r3, #7
 8001e62:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e64:	f107 0320 	add.w	r3, r7, #32
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f000 ff6b 	bl	8002d44 <HAL_RCC_OscConfig>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001e74:	f000 fa34 	bl	80022e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e78:	230f      	movs	r3, #15
 8001e7a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e7c:	2302      	movs	r3, #2
 8001e7e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e80:	2300      	movs	r3, #0
 8001e82:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001e84:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001e88:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001e8a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e8e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001e90:	f107 030c 	add.w	r3, r7, #12
 8001e94:	2100      	movs	r1, #0
 8001e96:	4618      	mov	r0, r3
 8001e98:	f001 f9cc 	bl	8003234 <HAL_RCC_ClockConfig>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001ea2:	f000 fa1d 	bl	80022e0 <Error_Handler>
  }
}
 8001ea6:	bf00      	nop
 8001ea8:	3750      	adds	r7, #80	@ 0x50
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	40023800 	.word	0x40023800
 8001eb4:	40007000 	.word	0x40007000

08001eb8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001ebc:	4b0f      	ldr	r3, [pc, #60]	@ (8001efc <MX_RTC_Init+0x44>)
 8001ebe:	4a10      	ldr	r2, [pc, #64]	@ (8001f00 <MX_RTC_Init+0x48>)
 8001ec0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8001ec2:	4b0e      	ldr	r3, [pc, #56]	@ (8001efc <MX_RTC_Init+0x44>)
 8001ec4:	2240      	movs	r2, #64	@ 0x40
 8001ec6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8001efc <MX_RTC_Init+0x44>)
 8001eca:	227f      	movs	r2, #127	@ 0x7f
 8001ecc:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001ece:	4b0b      	ldr	r3, [pc, #44]	@ (8001efc <MX_RTC_Init+0x44>)
 8001ed0:	22ff      	movs	r2, #255	@ 0xff
 8001ed2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001ed4:	4b09      	ldr	r3, [pc, #36]	@ (8001efc <MX_RTC_Init+0x44>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001eda:	4b08      	ldr	r3, [pc, #32]	@ (8001efc <MX_RTC_Init+0x44>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001ee0:	4b06      	ldr	r3, [pc, #24]	@ (8001efc <MX_RTC_Init+0x44>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001ee6:	4805      	ldr	r0, [pc, #20]	@ (8001efc <MX_RTC_Init+0x44>)
 8001ee8:	f001 fcd8 	bl	800389c <HAL_RTC_Init>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8001ef2:	f000 f9f5 	bl	80022e0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001ef6:	bf00      	nop
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	2000014c 	.word	0x2000014c
 8001f00:	40002800 	.word	0x40002800

08001f04 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f08:	4b11      	ldr	r3, [pc, #68]	@ (8001f50 <MX_USART2_UART_Init+0x4c>)
 8001f0a:	4a12      	ldr	r2, [pc, #72]	@ (8001f54 <MX_USART2_UART_Init+0x50>)
 8001f0c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f0e:	4b10      	ldr	r3, [pc, #64]	@ (8001f50 <MX_USART2_UART_Init+0x4c>)
 8001f10:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f14:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f16:	4b0e      	ldr	r3, [pc, #56]	@ (8001f50 <MX_USART2_UART_Init+0x4c>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001f50 <MX_USART2_UART_Init+0x4c>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f22:	4b0b      	ldr	r3, [pc, #44]	@ (8001f50 <MX_USART2_UART_Init+0x4c>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f28:	4b09      	ldr	r3, [pc, #36]	@ (8001f50 <MX_USART2_UART_Init+0x4c>)
 8001f2a:	220c      	movs	r2, #12
 8001f2c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f2e:	4b08      	ldr	r3, [pc, #32]	@ (8001f50 <MX_USART2_UART_Init+0x4c>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f34:	4b06      	ldr	r3, [pc, #24]	@ (8001f50 <MX_USART2_UART_Init+0x4c>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f3a:	4805      	ldr	r0, [pc, #20]	@ (8001f50 <MX_USART2_UART_Init+0x4c>)
 8001f3c:	f002 fa5c 	bl	80043f8 <HAL_UART_Init>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d001      	beq.n	8001f4a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001f46:	f000 f9cb 	bl	80022e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f4a:	bf00      	nop
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	2000016c 	.word	0x2000016c
 8001f54:	40004400 	.word	0x40004400

08001f58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b08c      	sub	sp, #48	@ 0x30
 8001f5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f5e:	f107 031c 	add.w	r3, r7, #28
 8001f62:	2200      	movs	r2, #0
 8001f64:	601a      	str	r2, [r3, #0]
 8001f66:	605a      	str	r2, [r3, #4]
 8001f68:	609a      	str	r2, [r3, #8]
 8001f6a:	60da      	str	r2, [r3, #12]
 8001f6c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f6e:	2300      	movs	r3, #0
 8001f70:	61bb      	str	r3, [r7, #24]
 8001f72:	4ba2      	ldr	r3, [pc, #648]	@ (80021fc <MX_GPIO_Init+0x2a4>)
 8001f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f76:	4aa1      	ldr	r2, [pc, #644]	@ (80021fc <MX_GPIO_Init+0x2a4>)
 8001f78:	f043 0310 	orr.w	r3, r3, #16
 8001f7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f7e:	4b9f      	ldr	r3, [pc, #636]	@ (80021fc <MX_GPIO_Init+0x2a4>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f82:	f003 0310 	and.w	r3, r3, #16
 8001f86:	61bb      	str	r3, [r7, #24]
 8001f88:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	617b      	str	r3, [r7, #20]
 8001f8e:	4b9b      	ldr	r3, [pc, #620]	@ (80021fc <MX_GPIO_Init+0x2a4>)
 8001f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f92:	4a9a      	ldr	r2, [pc, #616]	@ (80021fc <MX_GPIO_Init+0x2a4>)
 8001f94:	f043 0304 	orr.w	r3, r3, #4
 8001f98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f9a:	4b98      	ldr	r3, [pc, #608]	@ (80021fc <MX_GPIO_Init+0x2a4>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9e:	f003 0304 	and.w	r3, r3, #4
 8001fa2:	617b      	str	r3, [r7, #20]
 8001fa4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	613b      	str	r3, [r7, #16]
 8001faa:	4b94      	ldr	r3, [pc, #592]	@ (80021fc <MX_GPIO_Init+0x2a4>)
 8001fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fae:	4a93      	ldr	r2, [pc, #588]	@ (80021fc <MX_GPIO_Init+0x2a4>)
 8001fb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fb6:	4b91      	ldr	r3, [pc, #580]	@ (80021fc <MX_GPIO_Init+0x2a4>)
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fbe:	613b      	str	r3, [r7, #16]
 8001fc0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	60fb      	str	r3, [r7, #12]
 8001fc6:	4b8d      	ldr	r3, [pc, #564]	@ (80021fc <MX_GPIO_Init+0x2a4>)
 8001fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fca:	4a8c      	ldr	r2, [pc, #560]	@ (80021fc <MX_GPIO_Init+0x2a4>)
 8001fcc:	f043 0301 	orr.w	r3, r3, #1
 8001fd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fd2:	4b8a      	ldr	r3, [pc, #552]	@ (80021fc <MX_GPIO_Init+0x2a4>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd6:	f003 0301 	and.w	r3, r3, #1
 8001fda:	60fb      	str	r3, [r7, #12]
 8001fdc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	60bb      	str	r3, [r7, #8]
 8001fe2:	4b86      	ldr	r3, [pc, #536]	@ (80021fc <MX_GPIO_Init+0x2a4>)
 8001fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe6:	4a85      	ldr	r2, [pc, #532]	@ (80021fc <MX_GPIO_Init+0x2a4>)
 8001fe8:	f043 0302 	orr.w	r3, r3, #2
 8001fec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fee:	4b83      	ldr	r3, [pc, #524]	@ (80021fc <MX_GPIO_Init+0x2a4>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff2:	f003 0302 	and.w	r3, r3, #2
 8001ff6:	60bb      	str	r3, [r7, #8]
 8001ff8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	607b      	str	r3, [r7, #4]
 8001ffe:	4b7f      	ldr	r3, [pc, #508]	@ (80021fc <MX_GPIO_Init+0x2a4>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002002:	4a7e      	ldr	r2, [pc, #504]	@ (80021fc <MX_GPIO_Init+0x2a4>)
 8002004:	f043 0308 	orr.w	r3, r3, #8
 8002008:	6313      	str	r3, [r2, #48]	@ 0x30
 800200a:	4b7c      	ldr	r3, [pc, #496]	@ (80021fc <MX_GPIO_Init+0x2a4>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200e:	f003 0308 	and.w	r3, r3, #8
 8002012:	607b      	str	r3, [r7, #4]
 8002014:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8002016:	2200      	movs	r2, #0
 8002018:	2108      	movs	r1, #8
 800201a:	4879      	ldr	r0, [pc, #484]	@ (8002200 <MX_GPIO_Init+0x2a8>)
 800201c:	f000 fe78 	bl	8002d10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8002020:	2201      	movs	r2, #1
 8002022:	2101      	movs	r1, #1
 8002024:	4877      	ldr	r0, [pc, #476]	@ (8002204 <MX_GPIO_Init+0x2ac>)
 8002026:	f000 fe73 	bl	8002d10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800202a:	2200      	movs	r2, #0
 800202c:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8002030:	4875      	ldr	r0, [pc, #468]	@ (8002208 <MX_GPIO_Init+0x2b0>)
 8002032:	f000 fe6d 	bl	8002d10 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8002036:	2308      	movs	r3, #8
 8002038:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800203a:	2301      	movs	r3, #1
 800203c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800203e:	2300      	movs	r3, #0
 8002040:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002042:	2300      	movs	r3, #0
 8002044:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8002046:	f107 031c 	add.w	r3, r7, #28
 800204a:	4619      	mov	r1, r3
 800204c:	486c      	ldr	r0, [pc, #432]	@ (8002200 <MX_GPIO_Init+0x2a8>)
 800204e:	f000 fcc3 	bl	80029d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8002052:	2301      	movs	r3, #1
 8002054:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002056:	2301      	movs	r3, #1
 8002058:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205a:	2300      	movs	r3, #0
 800205c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800205e:	2300      	movs	r3, #0
 8002060:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002062:	f107 031c 	add.w	r3, r7, #28
 8002066:	4619      	mov	r1, r3
 8002068:	4866      	ldr	r0, [pc, #408]	@ (8002204 <MX_GPIO_Init+0x2ac>)
 800206a:	f000 fcb5 	bl	80029d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800206e:	2308      	movs	r3, #8
 8002070:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002072:	2302      	movs	r3, #2
 8002074:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002076:	2300      	movs	r3, #0
 8002078:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800207a:	2300      	movs	r3, #0
 800207c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800207e:	2305      	movs	r3, #5
 8002080:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8002082:	f107 031c 	add.w	r3, r7, #28
 8002086:	4619      	mov	r1, r3
 8002088:	485e      	ldr	r0, [pc, #376]	@ (8002204 <MX_GPIO_Init+0x2ac>)
 800208a:	f000 fca5 	bl	80029d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800208e:	2301      	movs	r3, #1
 8002090:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002092:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002096:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002098:	2300      	movs	r3, #0
 800209a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800209c:	f107 031c 	add.w	r3, r7, #28
 80020a0:	4619      	mov	r1, r3
 80020a2:	485a      	ldr	r0, [pc, #360]	@ (800220c <MX_GPIO_Init+0x2b4>)
 80020a4:	f000 fc98 	bl	80029d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80020a8:	2310      	movs	r3, #16
 80020aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ac:	2302      	movs	r3, #2
 80020ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b0:	2300      	movs	r3, #0
 80020b2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b4:	2300      	movs	r3, #0
 80020b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80020b8:	2306      	movs	r3, #6
 80020ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80020bc:	f107 031c 	add.w	r3, r7, #28
 80020c0:	4619      	mov	r1, r3
 80020c2:	4852      	ldr	r0, [pc, #328]	@ (800220c <MX_GPIO_Init+0x2b4>)
 80020c4:	f000 fc88 	bl	80029d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80020c8:	23e0      	movs	r3, #224	@ 0xe0
 80020ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020cc:	2302      	movs	r3, #2
 80020ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d0:	2300      	movs	r3, #0
 80020d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d4:	2300      	movs	r3, #0
 80020d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80020d8:	2305      	movs	r3, #5
 80020da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020dc:	f107 031c 	add.w	r3, r7, #28
 80020e0:	4619      	mov	r1, r3
 80020e2:	484a      	ldr	r0, [pc, #296]	@ (800220c <MX_GPIO_Init+0x2b4>)
 80020e4:	f000 fc78 	bl	80029d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80020e8:	2304      	movs	r3, #4
 80020ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020ec:	2300      	movs	r3, #0
 80020ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f0:	2300      	movs	r3, #0
 80020f2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80020f4:	f107 031c 	add.w	r3, r7, #28
 80020f8:	4619      	mov	r1, r3
 80020fa:	4845      	ldr	r0, [pc, #276]	@ (8002210 <MX_GPIO_Init+0x2b8>)
 80020fc:	f000 fc6c 	bl	80029d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8002100:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002104:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002106:	2302      	movs	r3, #2
 8002108:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210a:	2300      	movs	r3, #0
 800210c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800210e:	2300      	movs	r3, #0
 8002110:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002112:	2305      	movs	r3, #5
 8002114:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8002116:	f107 031c 	add.w	r3, r7, #28
 800211a:	4619      	mov	r1, r3
 800211c:	483c      	ldr	r0, [pc, #240]	@ (8002210 <MX_GPIO_Init+0x2b8>)
 800211e:	f000 fc5b 	bl	80029d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8002122:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8002126:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002128:	2301      	movs	r3, #1
 800212a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212c:	2300      	movs	r3, #0
 800212e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002130:	2300      	movs	r3, #0
 8002132:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002134:	f107 031c 	add.w	r3, r7, #28
 8002138:	4619      	mov	r1, r3
 800213a:	4833      	ldr	r0, [pc, #204]	@ (8002208 <MX_GPIO_Init+0x2b0>)
 800213c:	f000 fc4c 	bl	80029d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8002140:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8002144:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002146:	2302      	movs	r3, #2
 8002148:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214a:	2300      	movs	r3, #0
 800214c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800214e:	2300      	movs	r3, #0
 8002150:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002152:	2306      	movs	r3, #6
 8002154:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002156:	f107 031c 	add.w	r3, r7, #28
 800215a:	4619      	mov	r1, r3
 800215c:	4829      	ldr	r0, [pc, #164]	@ (8002204 <MX_GPIO_Init+0x2ac>)
 800215e:	f000 fc3b 	bl	80029d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8002162:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002166:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002168:	2300      	movs	r3, #0
 800216a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216c:	2300      	movs	r3, #0
 800216e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8002170:	f107 031c 	add.w	r3, r7, #28
 8002174:	4619      	mov	r1, r3
 8002176:	4825      	ldr	r0, [pc, #148]	@ (800220c <MX_GPIO_Init+0x2b4>)
 8002178:	f000 fc2e 	bl	80029d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800217c:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8002180:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002182:	2302      	movs	r3, #2
 8002184:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002186:	2300      	movs	r3, #0
 8002188:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800218a:	2300      	movs	r3, #0
 800218c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800218e:	230a      	movs	r3, #10
 8002190:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002192:	f107 031c 	add.w	r3, r7, #28
 8002196:	4619      	mov	r1, r3
 8002198:	481c      	ldr	r0, [pc, #112]	@ (800220c <MX_GPIO_Init+0x2b4>)
 800219a:	f000 fc1d 	bl	80029d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800219e:	2320      	movs	r3, #32
 80021a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021a2:	2300      	movs	r3, #0
 80021a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a6:	2300      	movs	r3, #0
 80021a8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80021aa:	f107 031c 	add.w	r3, r7, #28
 80021ae:	4619      	mov	r1, r3
 80021b0:	4815      	ldr	r0, [pc, #84]	@ (8002208 <MX_GPIO_Init+0x2b0>)
 80021b2:	f000 fc11 	bl	80029d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80021b6:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80021ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021bc:	2312      	movs	r3, #18
 80021be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c0:	2300      	movs	r3, #0
 80021c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021c4:	2300      	movs	r3, #0
 80021c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80021c8:	2304      	movs	r3, #4
 80021ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021cc:	f107 031c 	add.w	r3, r7, #28
 80021d0:	4619      	mov	r1, r3
 80021d2:	480f      	ldr	r0, [pc, #60]	@ (8002210 <MX_GPIO_Init+0x2b8>)
 80021d4:	f000 fc00 	bl	80029d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80021d8:	2302      	movs	r3, #2
 80021da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80021dc:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80021e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e2:	2300      	movs	r3, #0
 80021e4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80021e6:	f107 031c 	add.w	r3, r7, #28
 80021ea:	4619      	mov	r1, r3
 80021ec:	4804      	ldr	r0, [pc, #16]	@ (8002200 <MX_GPIO_Init+0x2a8>)
 80021ee:	f000 fbf3 	bl	80029d8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80021f2:	bf00      	nop
 80021f4:	3730      	adds	r7, #48	@ 0x30
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	40023800 	.word	0x40023800
 8002200:	40021000 	.word	0x40021000
 8002204:	40020800 	.word	0x40020800
 8002208:	40020c00 	.word	0x40020c00
 800220c:	40020000 	.word	0x40020000
 8002210:	40020400 	.word	0x40020400

08002214 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

// This function is called from the UART interrupt handler, so it executes in the interrupt context
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b086      	sub	sp, #24
 8002218:	af02      	add	r7, sp, #8
 800221a:	6078      	str	r0, [r7, #4]
	// Dummy variable used to replace final character in data queue
	uint8_t dummy;

	// Add a small delay to allow timing for message transmission
	for(uint32_t i=0; i<4000; i++);
 800221c:	2300      	movs	r3, #0
 800221e:	60fb      	str	r3, [r7, #12]
 8002220:	e002      	b.n	8002228 <HAL_UART_RxCpltCallback+0x14>
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	3301      	adds	r3, #1
 8002226:	60fb      	str	r3, [r7, #12]
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 800222e:	d3f8      	bcc.n	8002222 <HAL_UART_RxCpltCallback+0xe>

	// Check if data is available via UART
	if(!xQueueIsQueueFullFromISR(q_data)) {
 8002230:	4b1e      	ldr	r3, [pc, #120]	@ (80022ac <HAL_UART_RxCpltCallback+0x98>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4618      	mov	r0, r3
 8002236:	f003 ff2c 	bl	8006092 <xQueueIsQueueFullFromISR>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d107      	bne.n	8002250 <HAL_UART_RxCpltCallback+0x3c>
		// Enqueue data byte
		xQueueSendFromISR(q_data, (void*)&user_data, NULL);
 8002240:	4b1a      	ldr	r3, [pc, #104]	@ (80022ac <HAL_UART_RxCpltCallback+0x98>)
 8002242:	6818      	ldr	r0, [r3, #0]
 8002244:	2300      	movs	r3, #0
 8002246:	2200      	movs	r2, #0
 8002248:	4919      	ldr	r1, [pc, #100]	@ (80022b0 <HAL_UART_RxCpltCallback+0x9c>)
 800224a:	f003 fbd1 	bl	80059f0 <xQueueGenericSendFromISR>
 800224e:	e013      	b.n	8002278 <HAL_UART_RxCpltCallback+0x64>
	}
	// If no data available, check if last entered character is newline character
	else {
		if(user_data == '\n') {
 8002250:	4b17      	ldr	r3, [pc, #92]	@ (80022b0 <HAL_UART_RxCpltCallback+0x9c>)
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	b2db      	uxtb	r3, r3
 8002256:	2b0a      	cmp	r3, #10
 8002258:	d10e      	bne.n	8002278 <HAL_UART_RxCpltCallback+0x64>
			// Replace last byte of data queue with '\n'
			xQueueReceiveFromISR(q_data, (void*)&dummy, NULL);
 800225a:	4b14      	ldr	r3, [pc, #80]	@ (80022ac <HAL_UART_RxCpltCallback+0x98>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f107 010b 	add.w	r1, r7, #11
 8002262:	2200      	movs	r2, #0
 8002264:	4618      	mov	r0, r3
 8002266:	f003 fd53 	bl	8005d10 <xQueueReceiveFromISR>
			xQueueSendFromISR(q_data, (void*)&user_data, NULL);
 800226a:	4b10      	ldr	r3, [pc, #64]	@ (80022ac <HAL_UART_RxCpltCallback+0x98>)
 800226c:	6818      	ldr	r0, [r3, #0]
 800226e:	2300      	movs	r3, #0
 8002270:	2200      	movs	r2, #0
 8002272:	490f      	ldr	r1, [pc, #60]	@ (80022b0 <HAL_UART_RxCpltCallback+0x9c>)
 8002274:	f003 fbbc 	bl	80059f0 <xQueueGenericSendFromISR>
		}
	}

	// Send notification to message handler task if user_data == '\n'
	if(user_data == '\n') {
 8002278:	4b0d      	ldr	r3, [pc, #52]	@ (80022b0 <HAL_UART_RxCpltCallback+0x9c>)
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	b2db      	uxtb	r3, r3
 800227e:	2b0a      	cmp	r3, #10
 8002280:	d10a      	bne.n	8002298 <HAL_UART_RxCpltCallback+0x84>
		xTaskNotifyFromISR(handle_message_handler_task, 0, eNoAction, NULL);
 8002282:	4b0c      	ldr	r3, [pc, #48]	@ (80022b4 <HAL_UART_RxCpltCallback+0xa0>)
 8002284:	6818      	ldr	r0, [r3, #0]
 8002286:	2300      	movs	r3, #0
 8002288:	9301      	str	r3, [sp, #4]
 800228a:	2300      	movs	r3, #0
 800228c:	9300      	str	r3, [sp, #0]
 800228e:	2300      	movs	r3, #0
 8002290:	2200      	movs	r2, #0
 8002292:	2100      	movs	r1, #0
 8002294:	f004 fedc 	bl	8007050 <xTaskGenericNotifyFromISR>
	}

	// Enable UART data byte reception again in interrupt mode
	HAL_UART_Receive_IT(&huart2, (uint8_t*)&user_data, 1);
 8002298:	2201      	movs	r2, #1
 800229a:	4905      	ldr	r1, [pc, #20]	@ (80022b0 <HAL_UART_RxCpltCallback+0x9c>)
 800229c:	4806      	ldr	r0, [pc, #24]	@ (80022b8 <HAL_UART_RxCpltCallback+0xa4>)
 800229e:	f002 f986 	bl	80045ae <HAL_UART_Receive_IT>

}
 80022a2:	bf00      	nop
 80022a4:	3710      	adds	r7, #16
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	200001cc 	.word	0x200001cc
 80022b0:	200001e0 	.word	0x200001e0
 80022b4:	200001b8 	.word	0x200001b8
 80022b8:	2000016c 	.word	0x2000016c

080022bc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a04      	ldr	r2, [pc, #16]	@ (80022dc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d101      	bne.n	80022d2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80022ce:	f000 f9ef 	bl	80026b0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80022d2:	bf00      	nop
 80022d4:	3708      	adds	r7, #8
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	40001000 	.word	0x40001000

080022e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022e4:	b672      	cpsid	i
}
 80022e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022e8:	bf00      	nop
 80022ea:	e7fd      	b.n	80022e8 <Error_Handler+0x8>

080022ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022f2:	2300      	movs	r3, #0
 80022f4:	607b      	str	r3, [r7, #4]
 80022f6:	4b10      	ldr	r3, [pc, #64]	@ (8002338 <HAL_MspInit+0x4c>)
 80022f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022fa:	4a0f      	ldr	r2, [pc, #60]	@ (8002338 <HAL_MspInit+0x4c>)
 80022fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002300:	6453      	str	r3, [r2, #68]	@ 0x44
 8002302:	4b0d      	ldr	r3, [pc, #52]	@ (8002338 <HAL_MspInit+0x4c>)
 8002304:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002306:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800230a:	607b      	str	r3, [r7, #4]
 800230c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800230e:	2300      	movs	r3, #0
 8002310:	603b      	str	r3, [r7, #0]
 8002312:	4b09      	ldr	r3, [pc, #36]	@ (8002338 <HAL_MspInit+0x4c>)
 8002314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002316:	4a08      	ldr	r2, [pc, #32]	@ (8002338 <HAL_MspInit+0x4c>)
 8002318:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800231c:	6413      	str	r3, [r2, #64]	@ 0x40
 800231e:	4b06      	ldr	r3, [pc, #24]	@ (8002338 <HAL_MspInit+0x4c>)
 8002320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002322:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002326:	603b      	str	r3, [r7, #0]
 8002328:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800232a:	bf00      	nop
 800232c:	370c      	adds	r7, #12
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	40023800 	.word	0x40023800

0800233c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b086      	sub	sp, #24
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002344:	f107 0308 	add.w	r3, r7, #8
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]
 800234c:	605a      	str	r2, [r3, #4]
 800234e:	609a      	str	r2, [r3, #8]
 8002350:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a0c      	ldr	r2, [pc, #48]	@ (8002388 <HAL_RTC_MspInit+0x4c>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d111      	bne.n	8002380 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800235c:	2302      	movs	r3, #2
 800235e:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002360:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002364:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002366:	f107 0308 	add.w	r3, r7, #8
 800236a:	4618      	mov	r0, r3
 800236c:	f001 f9b4 	bl	80036d8 <HAL_RCCEx_PeriphCLKConfig>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d001      	beq.n	800237a <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002376:	f7ff ffb3 	bl	80022e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800237a:	4b04      	ldr	r3, [pc, #16]	@ (800238c <HAL_RTC_MspInit+0x50>)
 800237c:	2201      	movs	r2, #1
 800237e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002380:	bf00      	nop
 8002382:	3718      	adds	r7, #24
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	40002800 	.word	0x40002800
 800238c:	42470e3c 	.word	0x42470e3c

08002390 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b08a      	sub	sp, #40	@ 0x28
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002398:	f107 0314 	add.w	r3, r7, #20
 800239c:	2200      	movs	r2, #0
 800239e:	601a      	str	r2, [r3, #0]
 80023a0:	605a      	str	r2, [r3, #4]
 80023a2:	609a      	str	r2, [r3, #8]
 80023a4:	60da      	str	r2, [r3, #12]
 80023a6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a1d      	ldr	r2, [pc, #116]	@ (8002424 <HAL_UART_MspInit+0x94>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d133      	bne.n	800241a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80023b2:	2300      	movs	r3, #0
 80023b4:	613b      	str	r3, [r7, #16]
 80023b6:	4b1c      	ldr	r3, [pc, #112]	@ (8002428 <HAL_UART_MspInit+0x98>)
 80023b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ba:	4a1b      	ldr	r2, [pc, #108]	@ (8002428 <HAL_UART_MspInit+0x98>)
 80023bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80023c2:	4b19      	ldr	r3, [pc, #100]	@ (8002428 <HAL_UART_MspInit+0x98>)
 80023c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023ca:	613b      	str	r3, [r7, #16]
 80023cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ce:	2300      	movs	r3, #0
 80023d0:	60fb      	str	r3, [r7, #12]
 80023d2:	4b15      	ldr	r3, [pc, #84]	@ (8002428 <HAL_UART_MspInit+0x98>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d6:	4a14      	ldr	r2, [pc, #80]	@ (8002428 <HAL_UART_MspInit+0x98>)
 80023d8:	f043 0301 	orr.w	r3, r3, #1
 80023dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80023de:	4b12      	ldr	r3, [pc, #72]	@ (8002428 <HAL_UART_MspInit+0x98>)
 80023e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023e2:	f003 0301 	and.w	r3, r3, #1
 80023e6:	60fb      	str	r3, [r7, #12]
 80023e8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80023ea:	230c      	movs	r3, #12
 80023ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ee:	2302      	movs	r3, #2
 80023f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f2:	2300      	movs	r3, #0
 80023f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023f6:	2303      	movs	r3, #3
 80023f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80023fa:	2307      	movs	r3, #7
 80023fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023fe:	f107 0314 	add.w	r3, r7, #20
 8002402:	4619      	mov	r1, r3
 8002404:	4809      	ldr	r0, [pc, #36]	@ (800242c <HAL_UART_MspInit+0x9c>)
 8002406:	f000 fae7 	bl	80029d8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 800240a:	2200      	movs	r2, #0
 800240c:	2106      	movs	r1, #6
 800240e:	2026      	movs	r0, #38	@ 0x26
 8002410:	f000 fa26 	bl	8002860 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002414:	2026      	movs	r0, #38	@ 0x26
 8002416:	f000 fa3f 	bl	8002898 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800241a:	bf00      	nop
 800241c:	3728      	adds	r7, #40	@ 0x28
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	40004400 	.word	0x40004400
 8002428:	40023800 	.word	0x40023800
 800242c:	40020000 	.word	0x40020000

08002430 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b08e      	sub	sp, #56	@ 0x38
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002438:	2300      	movs	r3, #0
 800243a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800243c:	2300      	movs	r3, #0
 800243e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002440:	2300      	movs	r3, #0
 8002442:	60fb      	str	r3, [r7, #12]
 8002444:	4b33      	ldr	r3, [pc, #204]	@ (8002514 <HAL_InitTick+0xe4>)
 8002446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002448:	4a32      	ldr	r2, [pc, #200]	@ (8002514 <HAL_InitTick+0xe4>)
 800244a:	f043 0310 	orr.w	r3, r3, #16
 800244e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002450:	4b30      	ldr	r3, [pc, #192]	@ (8002514 <HAL_InitTick+0xe4>)
 8002452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002454:	f003 0310 	and.w	r3, r3, #16
 8002458:	60fb      	str	r3, [r7, #12]
 800245a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800245c:	f107 0210 	add.w	r2, r7, #16
 8002460:	f107 0314 	add.w	r3, r7, #20
 8002464:	4611      	mov	r1, r2
 8002466:	4618      	mov	r0, r3
 8002468:	f001 f904 	bl	8003674 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800246c:	6a3b      	ldr	r3, [r7, #32]
 800246e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002472:	2b00      	cmp	r3, #0
 8002474:	d103      	bne.n	800247e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002476:	f001 f8d5 	bl	8003624 <HAL_RCC_GetPCLK1Freq>
 800247a:	6378      	str	r0, [r7, #52]	@ 0x34
 800247c:	e004      	b.n	8002488 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800247e:	f001 f8d1 	bl	8003624 <HAL_RCC_GetPCLK1Freq>
 8002482:	4603      	mov	r3, r0
 8002484:	005b      	lsls	r3, r3, #1
 8002486:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002488:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800248a:	4a23      	ldr	r2, [pc, #140]	@ (8002518 <HAL_InitTick+0xe8>)
 800248c:	fba2 2303 	umull	r2, r3, r2, r3
 8002490:	0c9b      	lsrs	r3, r3, #18
 8002492:	3b01      	subs	r3, #1
 8002494:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002496:	4b21      	ldr	r3, [pc, #132]	@ (800251c <HAL_InitTick+0xec>)
 8002498:	4a21      	ldr	r2, [pc, #132]	@ (8002520 <HAL_InitTick+0xf0>)
 800249a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800249c:	4b1f      	ldr	r3, [pc, #124]	@ (800251c <HAL_InitTick+0xec>)
 800249e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80024a2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80024a4:	4a1d      	ldr	r2, [pc, #116]	@ (800251c <HAL_InitTick+0xec>)
 80024a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024a8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80024aa:	4b1c      	ldr	r3, [pc, #112]	@ (800251c <HAL_InitTick+0xec>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024b0:	4b1a      	ldr	r3, [pc, #104]	@ (800251c <HAL_InitTick+0xec>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024b6:	4b19      	ldr	r3, [pc, #100]	@ (800251c <HAL_InitTick+0xec>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80024bc:	4817      	ldr	r0, [pc, #92]	@ (800251c <HAL_InitTick+0xec>)
 80024be:	f001 fcf9 	bl	8003eb4 <HAL_TIM_Base_Init>
 80024c2:	4603      	mov	r3, r0
 80024c4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80024c8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d11b      	bne.n	8002508 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80024d0:	4812      	ldr	r0, [pc, #72]	@ (800251c <HAL_InitTick+0xec>)
 80024d2:	f001 fd49 	bl	8003f68 <HAL_TIM_Base_Start_IT>
 80024d6:	4603      	mov	r3, r0
 80024d8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80024dc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d111      	bne.n	8002508 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80024e4:	2036      	movs	r0, #54	@ 0x36
 80024e6:	f000 f9d7 	bl	8002898 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2b0f      	cmp	r3, #15
 80024ee:	d808      	bhi.n	8002502 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80024f0:	2200      	movs	r2, #0
 80024f2:	6879      	ldr	r1, [r7, #4]
 80024f4:	2036      	movs	r0, #54	@ 0x36
 80024f6:	f000 f9b3 	bl	8002860 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80024fa:	4a0a      	ldr	r2, [pc, #40]	@ (8002524 <HAL_InitTick+0xf4>)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6013      	str	r3, [r2, #0]
 8002500:	e002      	b.n	8002508 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002508:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800250c:	4618      	mov	r0, r3
 800250e:	3738      	adds	r7, #56	@ 0x38
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}
 8002514:	40023800 	.word	0x40023800
 8002518:	431bde83 	.word	0x431bde83
 800251c:	200001e4 	.word	0x200001e4
 8002520:	40001000 	.word	0x40001000
 8002524:	20000060 	.word	0x20000060

08002528 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800252c:	bf00      	nop
 800252e:	e7fd      	b.n	800252c <NMI_Handler+0x4>

08002530 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002534:	bf00      	nop
 8002536:	e7fd      	b.n	8002534 <HardFault_Handler+0x4>

08002538 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800253c:	bf00      	nop
 800253e:	e7fd      	b.n	800253c <MemManage_Handler+0x4>

08002540 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002544:	bf00      	nop
 8002546:	e7fd      	b.n	8002544 <BusFault_Handler+0x4>

08002548 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800254c:	bf00      	nop
 800254e:	e7fd      	b.n	800254c <UsageFault_Handler+0x4>

08002550 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002554:	bf00      	nop
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr
	...

08002560 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002564:	4802      	ldr	r0, [pc, #8]	@ (8002570 <USART2_IRQHandler+0x10>)
 8002566:	f002 f847 	bl	80045f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800256a:	bf00      	nop
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	2000016c 	.word	0x2000016c

08002574 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002578:	4802      	ldr	r0, [pc, #8]	@ (8002584 <TIM6_DAC_IRQHandler+0x10>)
 800257a:	f001 fd65 	bl	8004048 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800257e:	bf00      	nop
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	200001e4 	.word	0x200001e4

08002588 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b086      	sub	sp, #24
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002590:	4a14      	ldr	r2, [pc, #80]	@ (80025e4 <_sbrk+0x5c>)
 8002592:	4b15      	ldr	r3, [pc, #84]	@ (80025e8 <_sbrk+0x60>)
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800259c:	4b13      	ldr	r3, [pc, #76]	@ (80025ec <_sbrk+0x64>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d102      	bne.n	80025aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025a4:	4b11      	ldr	r3, [pc, #68]	@ (80025ec <_sbrk+0x64>)
 80025a6:	4a12      	ldr	r2, [pc, #72]	@ (80025f0 <_sbrk+0x68>)
 80025a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025aa:	4b10      	ldr	r3, [pc, #64]	@ (80025ec <_sbrk+0x64>)
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	4413      	add	r3, r2
 80025b2:	693a      	ldr	r2, [r7, #16]
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d207      	bcs.n	80025c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025b8:	f005 fedc 	bl	8008374 <__errno>
 80025bc:	4603      	mov	r3, r0
 80025be:	220c      	movs	r2, #12
 80025c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80025c6:	e009      	b.n	80025dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025c8:	4b08      	ldr	r3, [pc, #32]	@ (80025ec <_sbrk+0x64>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025ce:	4b07      	ldr	r3, [pc, #28]	@ (80025ec <_sbrk+0x64>)
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4413      	add	r3, r2
 80025d6:	4a05      	ldr	r2, [pc, #20]	@ (80025ec <_sbrk+0x64>)
 80025d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025da:	68fb      	ldr	r3, [r7, #12]
}
 80025dc:	4618      	mov	r0, r3
 80025de:	3718      	adds	r7, #24
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	20020000 	.word	0x20020000
 80025e8:	00000400 	.word	0x00000400
 80025ec:	2000022c 	.word	0x2000022c
 80025f0:	20019528 	.word	0x20019528

080025f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025f8:	4b06      	ldr	r3, [pc, #24]	@ (8002614 <SystemInit+0x20>)
 80025fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025fe:	4a05      	ldr	r2, [pc, #20]	@ (8002614 <SystemInit+0x20>)
 8002600:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002604:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002608:	bf00      	nop
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	e000ed00 	.word	0xe000ed00

08002618 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002618:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002650 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800261c:	f7ff ffea 	bl	80025f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002620:	480c      	ldr	r0, [pc, #48]	@ (8002654 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002622:	490d      	ldr	r1, [pc, #52]	@ (8002658 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002624:	4a0d      	ldr	r2, [pc, #52]	@ (800265c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002626:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002628:	e002      	b.n	8002630 <LoopCopyDataInit>

0800262a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800262a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800262c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800262e:	3304      	adds	r3, #4

08002630 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002630:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002632:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002634:	d3f9      	bcc.n	800262a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002636:	4a0a      	ldr	r2, [pc, #40]	@ (8002660 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002638:	4c0a      	ldr	r4, [pc, #40]	@ (8002664 <LoopFillZerobss+0x22>)
  movs r3, #0
 800263a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800263c:	e001      	b.n	8002642 <LoopFillZerobss>

0800263e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800263e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002640:	3204      	adds	r2, #4

08002642 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002642:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002644:	d3fb      	bcc.n	800263e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002646:	f005 fe9b 	bl	8008380 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800264a:	f7ff fabd 	bl	8001bc8 <main>
  bx  lr    
 800264e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002650:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002654:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002658:	200000c0 	.word	0x200000c0
  ldr r2, =_sidata
 800265c:	08009454 	.word	0x08009454
  ldr r2, =_sbss
 8002660:	200000c0 	.word	0x200000c0
  ldr r4, =_ebss
 8002664:	20019524 	.word	0x20019524

08002668 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002668:	e7fe      	b.n	8002668 <ADC_IRQHandler>
	...

0800266c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002670:	4b0e      	ldr	r3, [pc, #56]	@ (80026ac <HAL_Init+0x40>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a0d      	ldr	r2, [pc, #52]	@ (80026ac <HAL_Init+0x40>)
 8002676:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800267a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800267c:	4b0b      	ldr	r3, [pc, #44]	@ (80026ac <HAL_Init+0x40>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a0a      	ldr	r2, [pc, #40]	@ (80026ac <HAL_Init+0x40>)
 8002682:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002686:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002688:	4b08      	ldr	r3, [pc, #32]	@ (80026ac <HAL_Init+0x40>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a07      	ldr	r2, [pc, #28]	@ (80026ac <HAL_Init+0x40>)
 800268e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002692:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002694:	2003      	movs	r0, #3
 8002696:	f000 f8d8 	bl	800284a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800269a:	200f      	movs	r0, #15
 800269c:	f7ff fec8 	bl	8002430 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026a0:	f7ff fe24 	bl	80022ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026a4:	2300      	movs	r3, #0
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	40023c00 	.word	0x40023c00

080026b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026b0:	b480      	push	{r7}
 80026b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026b4:	4b06      	ldr	r3, [pc, #24]	@ (80026d0 <HAL_IncTick+0x20>)
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	461a      	mov	r2, r3
 80026ba:	4b06      	ldr	r3, [pc, #24]	@ (80026d4 <HAL_IncTick+0x24>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4413      	add	r3, r2
 80026c0:	4a04      	ldr	r2, [pc, #16]	@ (80026d4 <HAL_IncTick+0x24>)
 80026c2:	6013      	str	r3, [r2, #0]
}
 80026c4:	bf00      	nop
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	20000064 	.word	0x20000064
 80026d4:	20000230 	.word	0x20000230

080026d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026d8:	b480      	push	{r7}
 80026da:	af00      	add	r7, sp, #0
  return uwTick;
 80026dc:	4b03      	ldr	r3, [pc, #12]	@ (80026ec <HAL_GetTick+0x14>)
 80026de:	681b      	ldr	r3, [r3, #0]
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	20000230 	.word	0x20000230

080026f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b085      	sub	sp, #20
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	f003 0307 	and.w	r3, r3, #7
 80026fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002700:	4b0c      	ldr	r3, [pc, #48]	@ (8002734 <__NVIC_SetPriorityGrouping+0x44>)
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002706:	68ba      	ldr	r2, [r7, #8]
 8002708:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800270c:	4013      	ands	r3, r2
 800270e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002718:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800271c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002720:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002722:	4a04      	ldr	r2, [pc, #16]	@ (8002734 <__NVIC_SetPriorityGrouping+0x44>)
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	60d3      	str	r3, [r2, #12]
}
 8002728:	bf00      	nop
 800272a:	3714      	adds	r7, #20
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr
 8002734:	e000ed00 	.word	0xe000ed00

08002738 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800273c:	4b04      	ldr	r3, [pc, #16]	@ (8002750 <__NVIC_GetPriorityGrouping+0x18>)
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	0a1b      	lsrs	r3, r3, #8
 8002742:	f003 0307 	and.w	r3, r3, #7
}
 8002746:	4618      	mov	r0, r3
 8002748:	46bd      	mov	sp, r7
 800274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274e:	4770      	bx	lr
 8002750:	e000ed00 	.word	0xe000ed00

08002754 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002754:	b480      	push	{r7}
 8002756:	b083      	sub	sp, #12
 8002758:	af00      	add	r7, sp, #0
 800275a:	4603      	mov	r3, r0
 800275c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800275e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002762:	2b00      	cmp	r3, #0
 8002764:	db0b      	blt.n	800277e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002766:	79fb      	ldrb	r3, [r7, #7]
 8002768:	f003 021f 	and.w	r2, r3, #31
 800276c:	4907      	ldr	r1, [pc, #28]	@ (800278c <__NVIC_EnableIRQ+0x38>)
 800276e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002772:	095b      	lsrs	r3, r3, #5
 8002774:	2001      	movs	r0, #1
 8002776:	fa00 f202 	lsl.w	r2, r0, r2
 800277a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800277e:	bf00      	nop
 8002780:	370c      	adds	r7, #12
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
 800278a:	bf00      	nop
 800278c:	e000e100 	.word	0xe000e100

08002790 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002790:	b480      	push	{r7}
 8002792:	b083      	sub	sp, #12
 8002794:	af00      	add	r7, sp, #0
 8002796:	4603      	mov	r3, r0
 8002798:	6039      	str	r1, [r7, #0]
 800279a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800279c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	db0a      	blt.n	80027ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	b2da      	uxtb	r2, r3
 80027a8:	490c      	ldr	r1, [pc, #48]	@ (80027dc <__NVIC_SetPriority+0x4c>)
 80027aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ae:	0112      	lsls	r2, r2, #4
 80027b0:	b2d2      	uxtb	r2, r2
 80027b2:	440b      	add	r3, r1
 80027b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027b8:	e00a      	b.n	80027d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	b2da      	uxtb	r2, r3
 80027be:	4908      	ldr	r1, [pc, #32]	@ (80027e0 <__NVIC_SetPriority+0x50>)
 80027c0:	79fb      	ldrb	r3, [r7, #7]
 80027c2:	f003 030f 	and.w	r3, r3, #15
 80027c6:	3b04      	subs	r3, #4
 80027c8:	0112      	lsls	r2, r2, #4
 80027ca:	b2d2      	uxtb	r2, r2
 80027cc:	440b      	add	r3, r1
 80027ce:	761a      	strb	r2, [r3, #24]
}
 80027d0:	bf00      	nop
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr
 80027dc:	e000e100 	.word	0xe000e100
 80027e0:	e000ed00 	.word	0xe000ed00

080027e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b089      	sub	sp, #36	@ 0x24
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	60f8      	str	r0, [r7, #12]
 80027ec:	60b9      	str	r1, [r7, #8]
 80027ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	f003 0307 	and.w	r3, r3, #7
 80027f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027f8:	69fb      	ldr	r3, [r7, #28]
 80027fa:	f1c3 0307 	rsb	r3, r3, #7
 80027fe:	2b04      	cmp	r3, #4
 8002800:	bf28      	it	cs
 8002802:	2304      	movcs	r3, #4
 8002804:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	3304      	adds	r3, #4
 800280a:	2b06      	cmp	r3, #6
 800280c:	d902      	bls.n	8002814 <NVIC_EncodePriority+0x30>
 800280e:	69fb      	ldr	r3, [r7, #28]
 8002810:	3b03      	subs	r3, #3
 8002812:	e000      	b.n	8002816 <NVIC_EncodePriority+0x32>
 8002814:	2300      	movs	r3, #0
 8002816:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002818:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800281c:	69bb      	ldr	r3, [r7, #24]
 800281e:	fa02 f303 	lsl.w	r3, r2, r3
 8002822:	43da      	mvns	r2, r3
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	401a      	ands	r2, r3
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800282c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	fa01 f303 	lsl.w	r3, r1, r3
 8002836:	43d9      	mvns	r1, r3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800283c:	4313      	orrs	r3, r2
         );
}
 800283e:	4618      	mov	r0, r3
 8002840:	3724      	adds	r7, #36	@ 0x24
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr

0800284a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800284a:	b580      	push	{r7, lr}
 800284c:	b082      	sub	sp, #8
 800284e:	af00      	add	r7, sp, #0
 8002850:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002852:	6878      	ldr	r0, [r7, #4]
 8002854:	f7ff ff4c 	bl	80026f0 <__NVIC_SetPriorityGrouping>
}
 8002858:	bf00      	nop
 800285a:	3708      	adds	r7, #8
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}

08002860 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002860:	b580      	push	{r7, lr}
 8002862:	b086      	sub	sp, #24
 8002864:	af00      	add	r7, sp, #0
 8002866:	4603      	mov	r3, r0
 8002868:	60b9      	str	r1, [r7, #8]
 800286a:	607a      	str	r2, [r7, #4]
 800286c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800286e:	2300      	movs	r3, #0
 8002870:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002872:	f7ff ff61 	bl	8002738 <__NVIC_GetPriorityGrouping>
 8002876:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002878:	687a      	ldr	r2, [r7, #4]
 800287a:	68b9      	ldr	r1, [r7, #8]
 800287c:	6978      	ldr	r0, [r7, #20]
 800287e:	f7ff ffb1 	bl	80027e4 <NVIC_EncodePriority>
 8002882:	4602      	mov	r2, r0
 8002884:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002888:	4611      	mov	r1, r2
 800288a:	4618      	mov	r0, r3
 800288c:	f7ff ff80 	bl	8002790 <__NVIC_SetPriority>
}
 8002890:	bf00      	nop
 8002892:	3718      	adds	r7, #24
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}

08002898 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	4603      	mov	r3, r0
 80028a0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028a6:	4618      	mov	r0, r3
 80028a8:	f7ff ff54 	bl	8002754 <__NVIC_EnableIRQ>
}
 80028ac:	bf00      	nop
 80028ae:	3708      	adds	r7, #8
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}

080028b4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b084      	sub	sp, #16
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028c0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80028c2:	f7ff ff09 	bl	80026d8 <HAL_GetTick>
 80028c6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028ce:	b2db      	uxtb	r3, r3
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d008      	beq.n	80028e6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2280      	movs	r2, #128	@ 0x80
 80028d8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2200      	movs	r2, #0
 80028de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e052      	b.n	800298c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f022 0216 	bic.w	r2, r2, #22
 80028f4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	695a      	ldr	r2, [r3, #20]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002904:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290a:	2b00      	cmp	r3, #0
 800290c:	d103      	bne.n	8002916 <HAL_DMA_Abort+0x62>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002912:	2b00      	cmp	r3, #0
 8002914:	d007      	beq.n	8002926 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f022 0208 	bic.w	r2, r2, #8
 8002924:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f022 0201 	bic.w	r2, r2, #1
 8002934:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002936:	e013      	b.n	8002960 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002938:	f7ff fece 	bl	80026d8 <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	2b05      	cmp	r3, #5
 8002944:	d90c      	bls.n	8002960 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2220      	movs	r2, #32
 800294a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2203      	movs	r2, #3
 8002950:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2200      	movs	r2, #0
 8002958:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800295c:	2303      	movs	r3, #3
 800295e:	e015      	b.n	800298c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 0301 	and.w	r3, r3, #1
 800296a:	2b00      	cmp	r3, #0
 800296c:	d1e4      	bne.n	8002938 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002972:	223f      	movs	r2, #63	@ 0x3f
 8002974:	409a      	lsls	r2, r3
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2201      	movs	r2, #1
 800297e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2200      	movs	r2, #0
 8002986:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800298a:	2300      	movs	r3, #0
}
 800298c:	4618      	mov	r0, r3
 800298e:	3710      	adds	r7, #16
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}

08002994 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029a2:	b2db      	uxtb	r3, r3
 80029a4:	2b02      	cmp	r3, #2
 80029a6:	d004      	beq.n	80029b2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2280      	movs	r2, #128	@ 0x80
 80029ac:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e00c      	b.n	80029cc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2205      	movs	r2, #5
 80029b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f022 0201 	bic.w	r2, r2, #1
 80029c8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80029ca:	2300      	movs	r3, #0
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	370c      	adds	r7, #12
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr

080029d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029d8:	b480      	push	{r7}
 80029da:	b089      	sub	sp, #36	@ 0x24
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80029e2:	2300      	movs	r3, #0
 80029e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80029e6:	2300      	movs	r3, #0
 80029e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80029ea:	2300      	movs	r3, #0
 80029ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029ee:	2300      	movs	r3, #0
 80029f0:	61fb      	str	r3, [r7, #28]
 80029f2:	e16b      	b.n	8002ccc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80029f4:	2201      	movs	r2, #1
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	fa02 f303 	lsl.w	r3, r2, r3
 80029fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	697a      	ldr	r2, [r7, #20]
 8002a04:	4013      	ands	r3, r2
 8002a06:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a08:	693a      	ldr	r2, [r7, #16]
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	f040 815a 	bne.w	8002cc6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	f003 0303 	and.w	r3, r3, #3
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d005      	beq.n	8002a2a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d130      	bne.n	8002a8c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a30:	69fb      	ldr	r3, [r7, #28]
 8002a32:	005b      	lsls	r3, r3, #1
 8002a34:	2203      	movs	r2, #3
 8002a36:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3a:	43db      	mvns	r3, r3
 8002a3c:	69ba      	ldr	r2, [r7, #24]
 8002a3e:	4013      	ands	r3, r2
 8002a40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	68da      	ldr	r2, [r3, #12]
 8002a46:	69fb      	ldr	r3, [r7, #28]
 8002a48:	005b      	lsls	r3, r3, #1
 8002a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4e:	69ba      	ldr	r2, [r7, #24]
 8002a50:	4313      	orrs	r3, r2
 8002a52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	69ba      	ldr	r2, [r7, #24]
 8002a58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a60:	2201      	movs	r2, #1
 8002a62:	69fb      	ldr	r3, [r7, #28]
 8002a64:	fa02 f303 	lsl.w	r3, r2, r3
 8002a68:	43db      	mvns	r3, r3
 8002a6a:	69ba      	ldr	r2, [r7, #24]
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	091b      	lsrs	r3, r3, #4
 8002a76:	f003 0201 	and.w	r2, r3, #1
 8002a7a:	69fb      	ldr	r3, [r7, #28]
 8002a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a80:	69ba      	ldr	r2, [r7, #24]
 8002a82:	4313      	orrs	r3, r2
 8002a84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	69ba      	ldr	r2, [r7, #24]
 8002a8a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	f003 0303 	and.w	r3, r3, #3
 8002a94:	2b03      	cmp	r3, #3
 8002a96:	d017      	beq.n	8002ac8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a9e:	69fb      	ldr	r3, [r7, #28]
 8002aa0:	005b      	lsls	r3, r3, #1
 8002aa2:	2203      	movs	r2, #3
 8002aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa8:	43db      	mvns	r3, r3
 8002aaa:	69ba      	ldr	r2, [r7, #24]
 8002aac:	4013      	ands	r3, r2
 8002aae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	689a      	ldr	r2, [r3, #8]
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	005b      	lsls	r3, r3, #1
 8002ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8002abc:	69ba      	ldr	r2, [r7, #24]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	69ba      	ldr	r2, [r7, #24]
 8002ac6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	f003 0303 	and.w	r3, r3, #3
 8002ad0:	2b02      	cmp	r3, #2
 8002ad2:	d123      	bne.n	8002b1c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ad4:	69fb      	ldr	r3, [r7, #28]
 8002ad6:	08da      	lsrs	r2, r3, #3
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	3208      	adds	r2, #8
 8002adc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ae0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	f003 0307 	and.w	r3, r3, #7
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	220f      	movs	r2, #15
 8002aec:	fa02 f303 	lsl.w	r3, r2, r3
 8002af0:	43db      	mvns	r3, r3
 8002af2:	69ba      	ldr	r2, [r7, #24]
 8002af4:	4013      	ands	r3, r2
 8002af6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	691a      	ldr	r2, [r3, #16]
 8002afc:	69fb      	ldr	r3, [r7, #28]
 8002afe:	f003 0307 	and.w	r3, r3, #7
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	fa02 f303 	lsl.w	r3, r2, r3
 8002b08:	69ba      	ldr	r2, [r7, #24]
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b0e:	69fb      	ldr	r3, [r7, #28]
 8002b10:	08da      	lsrs	r2, r3, #3
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	3208      	adds	r2, #8
 8002b16:	69b9      	ldr	r1, [r7, #24]
 8002b18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	005b      	lsls	r3, r3, #1
 8002b26:	2203      	movs	r2, #3
 8002b28:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2c:	43db      	mvns	r3, r3
 8002b2e:	69ba      	ldr	r2, [r7, #24]
 8002b30:	4013      	ands	r3, r2
 8002b32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f003 0203 	and.w	r2, r3, #3
 8002b3c:	69fb      	ldr	r3, [r7, #28]
 8002b3e:	005b      	lsls	r3, r3, #1
 8002b40:	fa02 f303 	lsl.w	r3, r2, r3
 8002b44:	69ba      	ldr	r2, [r7, #24]
 8002b46:	4313      	orrs	r3, r2
 8002b48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	69ba      	ldr	r2, [r7, #24]
 8002b4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	f000 80b4 	beq.w	8002cc6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b5e:	2300      	movs	r3, #0
 8002b60:	60fb      	str	r3, [r7, #12]
 8002b62:	4b60      	ldr	r3, [pc, #384]	@ (8002ce4 <HAL_GPIO_Init+0x30c>)
 8002b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b66:	4a5f      	ldr	r2, [pc, #380]	@ (8002ce4 <HAL_GPIO_Init+0x30c>)
 8002b68:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b6e:	4b5d      	ldr	r3, [pc, #372]	@ (8002ce4 <HAL_GPIO_Init+0x30c>)
 8002b70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b76:	60fb      	str	r3, [r7, #12]
 8002b78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b7a:	4a5b      	ldr	r2, [pc, #364]	@ (8002ce8 <HAL_GPIO_Init+0x310>)
 8002b7c:	69fb      	ldr	r3, [r7, #28]
 8002b7e:	089b      	lsrs	r3, r3, #2
 8002b80:	3302      	adds	r3, #2
 8002b82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	f003 0303 	and.w	r3, r3, #3
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	220f      	movs	r2, #15
 8002b92:	fa02 f303 	lsl.w	r3, r2, r3
 8002b96:	43db      	mvns	r3, r3
 8002b98:	69ba      	ldr	r2, [r7, #24]
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	4a52      	ldr	r2, [pc, #328]	@ (8002cec <HAL_GPIO_Init+0x314>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d02b      	beq.n	8002bfe <HAL_GPIO_Init+0x226>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	4a51      	ldr	r2, [pc, #324]	@ (8002cf0 <HAL_GPIO_Init+0x318>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d025      	beq.n	8002bfa <HAL_GPIO_Init+0x222>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	4a50      	ldr	r2, [pc, #320]	@ (8002cf4 <HAL_GPIO_Init+0x31c>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d01f      	beq.n	8002bf6 <HAL_GPIO_Init+0x21e>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	4a4f      	ldr	r2, [pc, #316]	@ (8002cf8 <HAL_GPIO_Init+0x320>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d019      	beq.n	8002bf2 <HAL_GPIO_Init+0x21a>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	4a4e      	ldr	r2, [pc, #312]	@ (8002cfc <HAL_GPIO_Init+0x324>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d013      	beq.n	8002bee <HAL_GPIO_Init+0x216>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4a4d      	ldr	r2, [pc, #308]	@ (8002d00 <HAL_GPIO_Init+0x328>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d00d      	beq.n	8002bea <HAL_GPIO_Init+0x212>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	4a4c      	ldr	r2, [pc, #304]	@ (8002d04 <HAL_GPIO_Init+0x32c>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d007      	beq.n	8002be6 <HAL_GPIO_Init+0x20e>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	4a4b      	ldr	r2, [pc, #300]	@ (8002d08 <HAL_GPIO_Init+0x330>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d101      	bne.n	8002be2 <HAL_GPIO_Init+0x20a>
 8002bde:	2307      	movs	r3, #7
 8002be0:	e00e      	b.n	8002c00 <HAL_GPIO_Init+0x228>
 8002be2:	2308      	movs	r3, #8
 8002be4:	e00c      	b.n	8002c00 <HAL_GPIO_Init+0x228>
 8002be6:	2306      	movs	r3, #6
 8002be8:	e00a      	b.n	8002c00 <HAL_GPIO_Init+0x228>
 8002bea:	2305      	movs	r3, #5
 8002bec:	e008      	b.n	8002c00 <HAL_GPIO_Init+0x228>
 8002bee:	2304      	movs	r3, #4
 8002bf0:	e006      	b.n	8002c00 <HAL_GPIO_Init+0x228>
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	e004      	b.n	8002c00 <HAL_GPIO_Init+0x228>
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	e002      	b.n	8002c00 <HAL_GPIO_Init+0x228>
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e000      	b.n	8002c00 <HAL_GPIO_Init+0x228>
 8002bfe:	2300      	movs	r3, #0
 8002c00:	69fa      	ldr	r2, [r7, #28]
 8002c02:	f002 0203 	and.w	r2, r2, #3
 8002c06:	0092      	lsls	r2, r2, #2
 8002c08:	4093      	lsls	r3, r2
 8002c0a:	69ba      	ldr	r2, [r7, #24]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c10:	4935      	ldr	r1, [pc, #212]	@ (8002ce8 <HAL_GPIO_Init+0x310>)
 8002c12:	69fb      	ldr	r3, [r7, #28]
 8002c14:	089b      	lsrs	r3, r3, #2
 8002c16:	3302      	adds	r3, #2
 8002c18:	69ba      	ldr	r2, [r7, #24]
 8002c1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c1e:	4b3b      	ldr	r3, [pc, #236]	@ (8002d0c <HAL_GPIO_Init+0x334>)
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	43db      	mvns	r3, r3
 8002c28:	69ba      	ldr	r2, [r7, #24]
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d003      	beq.n	8002c42 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002c3a:	69ba      	ldr	r2, [r7, #24]
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c42:	4a32      	ldr	r2, [pc, #200]	@ (8002d0c <HAL_GPIO_Init+0x334>)
 8002c44:	69bb      	ldr	r3, [r7, #24]
 8002c46:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c48:	4b30      	ldr	r3, [pc, #192]	@ (8002d0c <HAL_GPIO_Init+0x334>)
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	43db      	mvns	r3, r3
 8002c52:	69ba      	ldr	r2, [r7, #24]
 8002c54:	4013      	ands	r3, r2
 8002c56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d003      	beq.n	8002c6c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002c64:	69ba      	ldr	r2, [r7, #24]
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c6c:	4a27      	ldr	r2, [pc, #156]	@ (8002d0c <HAL_GPIO_Init+0x334>)
 8002c6e:	69bb      	ldr	r3, [r7, #24]
 8002c70:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002c72:	4b26      	ldr	r3, [pc, #152]	@ (8002d0c <HAL_GPIO_Init+0x334>)
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	43db      	mvns	r3, r3
 8002c7c:	69ba      	ldr	r2, [r7, #24]
 8002c7e:	4013      	ands	r3, r2
 8002c80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d003      	beq.n	8002c96 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002c8e:	69ba      	ldr	r2, [r7, #24]
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	4313      	orrs	r3, r2
 8002c94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c96:	4a1d      	ldr	r2, [pc, #116]	@ (8002d0c <HAL_GPIO_Init+0x334>)
 8002c98:	69bb      	ldr	r3, [r7, #24]
 8002c9a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c9c:	4b1b      	ldr	r3, [pc, #108]	@ (8002d0c <HAL_GPIO_Init+0x334>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	43db      	mvns	r3, r3
 8002ca6:	69ba      	ldr	r2, [r7, #24]
 8002ca8:	4013      	ands	r3, r2
 8002caa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d003      	beq.n	8002cc0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002cb8:	69ba      	ldr	r2, [r7, #24]
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002cc0:	4a12      	ldr	r2, [pc, #72]	@ (8002d0c <HAL_GPIO_Init+0x334>)
 8002cc2:	69bb      	ldr	r3, [r7, #24]
 8002cc4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	3301      	adds	r3, #1
 8002cca:	61fb      	str	r3, [r7, #28]
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	2b0f      	cmp	r3, #15
 8002cd0:	f67f ae90 	bls.w	80029f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002cd4:	bf00      	nop
 8002cd6:	bf00      	nop
 8002cd8:	3724      	adds	r7, #36	@ 0x24
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	40023800 	.word	0x40023800
 8002ce8:	40013800 	.word	0x40013800
 8002cec:	40020000 	.word	0x40020000
 8002cf0:	40020400 	.word	0x40020400
 8002cf4:	40020800 	.word	0x40020800
 8002cf8:	40020c00 	.word	0x40020c00
 8002cfc:	40021000 	.word	0x40021000
 8002d00:	40021400 	.word	0x40021400
 8002d04:	40021800 	.word	0x40021800
 8002d08:	40021c00 	.word	0x40021c00
 8002d0c:	40013c00 	.word	0x40013c00

08002d10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b083      	sub	sp, #12
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
 8002d18:	460b      	mov	r3, r1
 8002d1a:	807b      	strh	r3, [r7, #2]
 8002d1c:	4613      	mov	r3, r2
 8002d1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d20:	787b      	ldrb	r3, [r7, #1]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d003      	beq.n	8002d2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d26:	887a      	ldrh	r2, [r7, #2]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d2c:	e003      	b.n	8002d36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d2e:	887b      	ldrh	r3, [r7, #2]
 8002d30:	041a      	lsls	r2, r3, #16
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	619a      	str	r2, [r3, #24]
}
 8002d36:	bf00      	nop
 8002d38:	370c      	adds	r7, #12
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d40:	4770      	bx	lr
	...

08002d44 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b086      	sub	sp, #24
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d101      	bne.n	8002d56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e267      	b.n	8003226 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0301 	and.w	r3, r3, #1
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d075      	beq.n	8002e4e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002d62:	4b88      	ldr	r3, [pc, #544]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	f003 030c 	and.w	r3, r3, #12
 8002d6a:	2b04      	cmp	r3, #4
 8002d6c:	d00c      	beq.n	8002d88 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d6e:	4b85      	ldr	r3, [pc, #532]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002d76:	2b08      	cmp	r3, #8
 8002d78:	d112      	bne.n	8002da0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d7a:	4b82      	ldr	r3, [pc, #520]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d82:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d86:	d10b      	bne.n	8002da0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d88:	4b7e      	ldr	r3, [pc, #504]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d05b      	beq.n	8002e4c <HAL_RCC_OscConfig+0x108>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d157      	bne.n	8002e4c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e242      	b.n	8003226 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002da8:	d106      	bne.n	8002db8 <HAL_RCC_OscConfig+0x74>
 8002daa:	4b76      	ldr	r3, [pc, #472]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a75      	ldr	r2, [pc, #468]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002db0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002db4:	6013      	str	r3, [r2, #0]
 8002db6:	e01d      	b.n	8002df4 <HAL_RCC_OscConfig+0xb0>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002dc0:	d10c      	bne.n	8002ddc <HAL_RCC_OscConfig+0x98>
 8002dc2:	4b70      	ldr	r3, [pc, #448]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a6f      	ldr	r2, [pc, #444]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002dc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002dcc:	6013      	str	r3, [r2, #0]
 8002dce:	4b6d      	ldr	r3, [pc, #436]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a6c      	ldr	r2, [pc, #432]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002dd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dd8:	6013      	str	r3, [r2, #0]
 8002dda:	e00b      	b.n	8002df4 <HAL_RCC_OscConfig+0xb0>
 8002ddc:	4b69      	ldr	r3, [pc, #420]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a68      	ldr	r2, [pc, #416]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002de2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002de6:	6013      	str	r3, [r2, #0]
 8002de8:	4b66      	ldr	r3, [pc, #408]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a65      	ldr	r2, [pc, #404]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002dee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002df2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d013      	beq.n	8002e24 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dfc:	f7ff fc6c 	bl	80026d8 <HAL_GetTick>
 8002e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e02:	e008      	b.n	8002e16 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e04:	f7ff fc68 	bl	80026d8 <HAL_GetTick>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	1ad3      	subs	r3, r2, r3
 8002e0e:	2b64      	cmp	r3, #100	@ 0x64
 8002e10:	d901      	bls.n	8002e16 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002e12:	2303      	movs	r3, #3
 8002e14:	e207      	b.n	8003226 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e16:	4b5b      	ldr	r3, [pc, #364]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d0f0      	beq.n	8002e04 <HAL_RCC_OscConfig+0xc0>
 8002e22:	e014      	b.n	8002e4e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e24:	f7ff fc58 	bl	80026d8 <HAL_GetTick>
 8002e28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e2a:	e008      	b.n	8002e3e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e2c:	f7ff fc54 	bl	80026d8 <HAL_GetTick>
 8002e30:	4602      	mov	r2, r0
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	2b64      	cmp	r3, #100	@ 0x64
 8002e38:	d901      	bls.n	8002e3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	e1f3      	b.n	8003226 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e3e:	4b51      	ldr	r3, [pc, #324]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d1f0      	bne.n	8002e2c <HAL_RCC_OscConfig+0xe8>
 8002e4a:	e000      	b.n	8002e4e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 0302 	and.w	r3, r3, #2
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d063      	beq.n	8002f22 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002e5a:	4b4a      	ldr	r3, [pc, #296]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	f003 030c 	and.w	r3, r3, #12
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d00b      	beq.n	8002e7e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e66:	4b47      	ldr	r3, [pc, #284]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002e6e:	2b08      	cmp	r3, #8
 8002e70:	d11c      	bne.n	8002eac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e72:	4b44      	ldr	r3, [pc, #272]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d116      	bne.n	8002eac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e7e:	4b41      	ldr	r3, [pc, #260]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 0302 	and.w	r3, r3, #2
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d005      	beq.n	8002e96 <HAL_RCC_OscConfig+0x152>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d001      	beq.n	8002e96 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e1c7      	b.n	8003226 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e96:	4b3b      	ldr	r3, [pc, #236]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	691b      	ldr	r3, [r3, #16]
 8002ea2:	00db      	lsls	r3, r3, #3
 8002ea4:	4937      	ldr	r1, [pc, #220]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002eaa:	e03a      	b.n	8002f22 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	68db      	ldr	r3, [r3, #12]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d020      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002eb4:	4b34      	ldr	r3, [pc, #208]	@ (8002f88 <HAL_RCC_OscConfig+0x244>)
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eba:	f7ff fc0d 	bl	80026d8 <HAL_GetTick>
 8002ebe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ec0:	e008      	b.n	8002ed4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ec2:	f7ff fc09 	bl	80026d8 <HAL_GetTick>
 8002ec6:	4602      	mov	r2, r0
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	1ad3      	subs	r3, r2, r3
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	d901      	bls.n	8002ed4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002ed0:	2303      	movs	r3, #3
 8002ed2:	e1a8      	b.n	8003226 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ed4:	4b2b      	ldr	r3, [pc, #172]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f003 0302 	and.w	r3, r3, #2
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d0f0      	beq.n	8002ec2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ee0:	4b28      	ldr	r3, [pc, #160]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	691b      	ldr	r3, [r3, #16]
 8002eec:	00db      	lsls	r3, r3, #3
 8002eee:	4925      	ldr	r1, [pc, #148]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	600b      	str	r3, [r1, #0]
 8002ef4:	e015      	b.n	8002f22 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ef6:	4b24      	ldr	r3, [pc, #144]	@ (8002f88 <HAL_RCC_OscConfig+0x244>)
 8002ef8:	2200      	movs	r2, #0
 8002efa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002efc:	f7ff fbec 	bl	80026d8 <HAL_GetTick>
 8002f00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f02:	e008      	b.n	8002f16 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f04:	f7ff fbe8 	bl	80026d8 <HAL_GetTick>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	1ad3      	subs	r3, r2, r3
 8002f0e:	2b02      	cmp	r3, #2
 8002f10:	d901      	bls.n	8002f16 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002f12:	2303      	movs	r3, #3
 8002f14:	e187      	b.n	8003226 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f16:	4b1b      	ldr	r3, [pc, #108]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 0302 	and.w	r3, r3, #2
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d1f0      	bne.n	8002f04 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 0308 	and.w	r3, r3, #8
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d036      	beq.n	8002f9c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	695b      	ldr	r3, [r3, #20]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d016      	beq.n	8002f64 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f36:	4b15      	ldr	r3, [pc, #84]	@ (8002f8c <HAL_RCC_OscConfig+0x248>)
 8002f38:	2201      	movs	r2, #1
 8002f3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f3c:	f7ff fbcc 	bl	80026d8 <HAL_GetTick>
 8002f40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f42:	e008      	b.n	8002f56 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f44:	f7ff fbc8 	bl	80026d8 <HAL_GetTick>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	1ad3      	subs	r3, r2, r3
 8002f4e:	2b02      	cmp	r3, #2
 8002f50:	d901      	bls.n	8002f56 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002f52:	2303      	movs	r3, #3
 8002f54:	e167      	b.n	8003226 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f56:	4b0b      	ldr	r3, [pc, #44]	@ (8002f84 <HAL_RCC_OscConfig+0x240>)
 8002f58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f5a:	f003 0302 	and.w	r3, r3, #2
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d0f0      	beq.n	8002f44 <HAL_RCC_OscConfig+0x200>
 8002f62:	e01b      	b.n	8002f9c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f64:	4b09      	ldr	r3, [pc, #36]	@ (8002f8c <HAL_RCC_OscConfig+0x248>)
 8002f66:	2200      	movs	r2, #0
 8002f68:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f6a:	f7ff fbb5 	bl	80026d8 <HAL_GetTick>
 8002f6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f70:	e00e      	b.n	8002f90 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f72:	f7ff fbb1 	bl	80026d8 <HAL_GetTick>
 8002f76:	4602      	mov	r2, r0
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	1ad3      	subs	r3, r2, r3
 8002f7c:	2b02      	cmp	r3, #2
 8002f7e:	d907      	bls.n	8002f90 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002f80:	2303      	movs	r3, #3
 8002f82:	e150      	b.n	8003226 <HAL_RCC_OscConfig+0x4e2>
 8002f84:	40023800 	.word	0x40023800
 8002f88:	42470000 	.word	0x42470000
 8002f8c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f90:	4b88      	ldr	r3, [pc, #544]	@ (80031b4 <HAL_RCC_OscConfig+0x470>)
 8002f92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f94:	f003 0302 	and.w	r3, r3, #2
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d1ea      	bne.n	8002f72 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 0304 	and.w	r3, r3, #4
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	f000 8097 	beq.w	80030d8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002faa:	2300      	movs	r3, #0
 8002fac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fae:	4b81      	ldr	r3, [pc, #516]	@ (80031b4 <HAL_RCC_OscConfig+0x470>)
 8002fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d10f      	bne.n	8002fda <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fba:	2300      	movs	r3, #0
 8002fbc:	60bb      	str	r3, [r7, #8]
 8002fbe:	4b7d      	ldr	r3, [pc, #500]	@ (80031b4 <HAL_RCC_OscConfig+0x470>)
 8002fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc2:	4a7c      	ldr	r2, [pc, #496]	@ (80031b4 <HAL_RCC_OscConfig+0x470>)
 8002fc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fca:	4b7a      	ldr	r3, [pc, #488]	@ (80031b4 <HAL_RCC_OscConfig+0x470>)
 8002fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fd2:	60bb      	str	r3, [r7, #8]
 8002fd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fda:	4b77      	ldr	r3, [pc, #476]	@ (80031b8 <HAL_RCC_OscConfig+0x474>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d118      	bne.n	8003018 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002fe6:	4b74      	ldr	r3, [pc, #464]	@ (80031b8 <HAL_RCC_OscConfig+0x474>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a73      	ldr	r2, [pc, #460]	@ (80031b8 <HAL_RCC_OscConfig+0x474>)
 8002fec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ff0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ff2:	f7ff fb71 	bl	80026d8 <HAL_GetTick>
 8002ff6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ff8:	e008      	b.n	800300c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ffa:	f7ff fb6d 	bl	80026d8 <HAL_GetTick>
 8002ffe:	4602      	mov	r2, r0
 8003000:	693b      	ldr	r3, [r7, #16]
 8003002:	1ad3      	subs	r3, r2, r3
 8003004:	2b02      	cmp	r3, #2
 8003006:	d901      	bls.n	800300c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003008:	2303      	movs	r3, #3
 800300a:	e10c      	b.n	8003226 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800300c:	4b6a      	ldr	r3, [pc, #424]	@ (80031b8 <HAL_RCC_OscConfig+0x474>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003014:	2b00      	cmp	r3, #0
 8003016:	d0f0      	beq.n	8002ffa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	2b01      	cmp	r3, #1
 800301e:	d106      	bne.n	800302e <HAL_RCC_OscConfig+0x2ea>
 8003020:	4b64      	ldr	r3, [pc, #400]	@ (80031b4 <HAL_RCC_OscConfig+0x470>)
 8003022:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003024:	4a63      	ldr	r2, [pc, #396]	@ (80031b4 <HAL_RCC_OscConfig+0x470>)
 8003026:	f043 0301 	orr.w	r3, r3, #1
 800302a:	6713      	str	r3, [r2, #112]	@ 0x70
 800302c:	e01c      	b.n	8003068 <HAL_RCC_OscConfig+0x324>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	2b05      	cmp	r3, #5
 8003034:	d10c      	bne.n	8003050 <HAL_RCC_OscConfig+0x30c>
 8003036:	4b5f      	ldr	r3, [pc, #380]	@ (80031b4 <HAL_RCC_OscConfig+0x470>)
 8003038:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800303a:	4a5e      	ldr	r2, [pc, #376]	@ (80031b4 <HAL_RCC_OscConfig+0x470>)
 800303c:	f043 0304 	orr.w	r3, r3, #4
 8003040:	6713      	str	r3, [r2, #112]	@ 0x70
 8003042:	4b5c      	ldr	r3, [pc, #368]	@ (80031b4 <HAL_RCC_OscConfig+0x470>)
 8003044:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003046:	4a5b      	ldr	r2, [pc, #364]	@ (80031b4 <HAL_RCC_OscConfig+0x470>)
 8003048:	f043 0301 	orr.w	r3, r3, #1
 800304c:	6713      	str	r3, [r2, #112]	@ 0x70
 800304e:	e00b      	b.n	8003068 <HAL_RCC_OscConfig+0x324>
 8003050:	4b58      	ldr	r3, [pc, #352]	@ (80031b4 <HAL_RCC_OscConfig+0x470>)
 8003052:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003054:	4a57      	ldr	r2, [pc, #348]	@ (80031b4 <HAL_RCC_OscConfig+0x470>)
 8003056:	f023 0301 	bic.w	r3, r3, #1
 800305a:	6713      	str	r3, [r2, #112]	@ 0x70
 800305c:	4b55      	ldr	r3, [pc, #340]	@ (80031b4 <HAL_RCC_OscConfig+0x470>)
 800305e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003060:	4a54      	ldr	r2, [pc, #336]	@ (80031b4 <HAL_RCC_OscConfig+0x470>)
 8003062:	f023 0304 	bic.w	r3, r3, #4
 8003066:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d015      	beq.n	800309c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003070:	f7ff fb32 	bl	80026d8 <HAL_GetTick>
 8003074:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003076:	e00a      	b.n	800308e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003078:	f7ff fb2e 	bl	80026d8 <HAL_GetTick>
 800307c:	4602      	mov	r2, r0
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	1ad3      	subs	r3, r2, r3
 8003082:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003086:	4293      	cmp	r3, r2
 8003088:	d901      	bls.n	800308e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800308a:	2303      	movs	r3, #3
 800308c:	e0cb      	b.n	8003226 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800308e:	4b49      	ldr	r3, [pc, #292]	@ (80031b4 <HAL_RCC_OscConfig+0x470>)
 8003090:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003092:	f003 0302 	and.w	r3, r3, #2
 8003096:	2b00      	cmp	r3, #0
 8003098:	d0ee      	beq.n	8003078 <HAL_RCC_OscConfig+0x334>
 800309a:	e014      	b.n	80030c6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800309c:	f7ff fb1c 	bl	80026d8 <HAL_GetTick>
 80030a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030a2:	e00a      	b.n	80030ba <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030a4:	f7ff fb18 	bl	80026d8 <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d901      	bls.n	80030ba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e0b5      	b.n	8003226 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030ba:	4b3e      	ldr	r3, [pc, #248]	@ (80031b4 <HAL_RCC_OscConfig+0x470>)
 80030bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030be:	f003 0302 	and.w	r3, r3, #2
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d1ee      	bne.n	80030a4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030c6:	7dfb      	ldrb	r3, [r7, #23]
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d105      	bne.n	80030d8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030cc:	4b39      	ldr	r3, [pc, #228]	@ (80031b4 <HAL_RCC_OscConfig+0x470>)
 80030ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d0:	4a38      	ldr	r2, [pc, #224]	@ (80031b4 <HAL_RCC_OscConfig+0x470>)
 80030d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80030d6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	699b      	ldr	r3, [r3, #24]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	f000 80a1 	beq.w	8003224 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80030e2:	4b34      	ldr	r3, [pc, #208]	@ (80031b4 <HAL_RCC_OscConfig+0x470>)
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	f003 030c 	and.w	r3, r3, #12
 80030ea:	2b08      	cmp	r3, #8
 80030ec:	d05c      	beq.n	80031a8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	699b      	ldr	r3, [r3, #24]
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d141      	bne.n	800317a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030f6:	4b31      	ldr	r3, [pc, #196]	@ (80031bc <HAL_RCC_OscConfig+0x478>)
 80030f8:	2200      	movs	r2, #0
 80030fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030fc:	f7ff faec 	bl	80026d8 <HAL_GetTick>
 8003100:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003102:	e008      	b.n	8003116 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003104:	f7ff fae8 	bl	80026d8 <HAL_GetTick>
 8003108:	4602      	mov	r2, r0
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	2b02      	cmp	r3, #2
 8003110:	d901      	bls.n	8003116 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	e087      	b.n	8003226 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003116:	4b27      	ldr	r3, [pc, #156]	@ (80031b4 <HAL_RCC_OscConfig+0x470>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d1f0      	bne.n	8003104 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	69da      	ldr	r2, [r3, #28]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6a1b      	ldr	r3, [r3, #32]
 800312a:	431a      	orrs	r2, r3
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003130:	019b      	lsls	r3, r3, #6
 8003132:	431a      	orrs	r2, r3
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003138:	085b      	lsrs	r3, r3, #1
 800313a:	3b01      	subs	r3, #1
 800313c:	041b      	lsls	r3, r3, #16
 800313e:	431a      	orrs	r2, r3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003144:	061b      	lsls	r3, r3, #24
 8003146:	491b      	ldr	r1, [pc, #108]	@ (80031b4 <HAL_RCC_OscConfig+0x470>)
 8003148:	4313      	orrs	r3, r2
 800314a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800314c:	4b1b      	ldr	r3, [pc, #108]	@ (80031bc <HAL_RCC_OscConfig+0x478>)
 800314e:	2201      	movs	r2, #1
 8003150:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003152:	f7ff fac1 	bl	80026d8 <HAL_GetTick>
 8003156:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003158:	e008      	b.n	800316c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800315a:	f7ff fabd 	bl	80026d8 <HAL_GetTick>
 800315e:	4602      	mov	r2, r0
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	1ad3      	subs	r3, r2, r3
 8003164:	2b02      	cmp	r3, #2
 8003166:	d901      	bls.n	800316c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003168:	2303      	movs	r3, #3
 800316a:	e05c      	b.n	8003226 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800316c:	4b11      	ldr	r3, [pc, #68]	@ (80031b4 <HAL_RCC_OscConfig+0x470>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003174:	2b00      	cmp	r3, #0
 8003176:	d0f0      	beq.n	800315a <HAL_RCC_OscConfig+0x416>
 8003178:	e054      	b.n	8003224 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800317a:	4b10      	ldr	r3, [pc, #64]	@ (80031bc <HAL_RCC_OscConfig+0x478>)
 800317c:	2200      	movs	r2, #0
 800317e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003180:	f7ff faaa 	bl	80026d8 <HAL_GetTick>
 8003184:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003186:	e008      	b.n	800319a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003188:	f7ff faa6 	bl	80026d8 <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	2b02      	cmp	r3, #2
 8003194:	d901      	bls.n	800319a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	e045      	b.n	8003226 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800319a:	4b06      	ldr	r3, [pc, #24]	@ (80031b4 <HAL_RCC_OscConfig+0x470>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d1f0      	bne.n	8003188 <HAL_RCC_OscConfig+0x444>
 80031a6:	e03d      	b.n	8003224 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	699b      	ldr	r3, [r3, #24]
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d107      	bne.n	80031c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	e038      	b.n	8003226 <HAL_RCC_OscConfig+0x4e2>
 80031b4:	40023800 	.word	0x40023800
 80031b8:	40007000 	.word	0x40007000
 80031bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80031c0:	4b1b      	ldr	r3, [pc, #108]	@ (8003230 <HAL_RCC_OscConfig+0x4ec>)
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	699b      	ldr	r3, [r3, #24]
 80031ca:	2b01      	cmp	r3, #1
 80031cc:	d028      	beq.n	8003220 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031d8:	429a      	cmp	r2, r3
 80031da:	d121      	bne.n	8003220 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d11a      	bne.n	8003220 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80031ea:	68fa      	ldr	r2, [r7, #12]
 80031ec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80031f0:	4013      	ands	r3, r2
 80031f2:	687a      	ldr	r2, [r7, #4]
 80031f4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80031f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d111      	bne.n	8003220 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003206:	085b      	lsrs	r3, r3, #1
 8003208:	3b01      	subs	r3, #1
 800320a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800320c:	429a      	cmp	r2, r3
 800320e:	d107      	bne.n	8003220 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800321a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800321c:	429a      	cmp	r2, r3
 800321e:	d001      	beq.n	8003224 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	e000      	b.n	8003226 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	3718      	adds	r7, #24
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	40023800 	.word	0x40023800

08003234 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b084      	sub	sp, #16
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
 800323c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d101      	bne.n	8003248 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	e0cc      	b.n	80033e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003248:	4b68      	ldr	r3, [pc, #416]	@ (80033ec <HAL_RCC_ClockConfig+0x1b8>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 0307 	and.w	r3, r3, #7
 8003250:	683a      	ldr	r2, [r7, #0]
 8003252:	429a      	cmp	r2, r3
 8003254:	d90c      	bls.n	8003270 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003256:	4b65      	ldr	r3, [pc, #404]	@ (80033ec <HAL_RCC_ClockConfig+0x1b8>)
 8003258:	683a      	ldr	r2, [r7, #0]
 800325a:	b2d2      	uxtb	r2, r2
 800325c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800325e:	4b63      	ldr	r3, [pc, #396]	@ (80033ec <HAL_RCC_ClockConfig+0x1b8>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f003 0307 	and.w	r3, r3, #7
 8003266:	683a      	ldr	r2, [r7, #0]
 8003268:	429a      	cmp	r2, r3
 800326a:	d001      	beq.n	8003270 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	e0b8      	b.n	80033e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 0302 	and.w	r3, r3, #2
 8003278:	2b00      	cmp	r3, #0
 800327a:	d020      	beq.n	80032be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 0304 	and.w	r3, r3, #4
 8003284:	2b00      	cmp	r3, #0
 8003286:	d005      	beq.n	8003294 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003288:	4b59      	ldr	r3, [pc, #356]	@ (80033f0 <HAL_RCC_ClockConfig+0x1bc>)
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	4a58      	ldr	r2, [pc, #352]	@ (80033f0 <HAL_RCC_ClockConfig+0x1bc>)
 800328e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003292:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0308 	and.w	r3, r3, #8
 800329c:	2b00      	cmp	r3, #0
 800329e:	d005      	beq.n	80032ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80032a0:	4b53      	ldr	r3, [pc, #332]	@ (80033f0 <HAL_RCC_ClockConfig+0x1bc>)
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	4a52      	ldr	r2, [pc, #328]	@ (80033f0 <HAL_RCC_ClockConfig+0x1bc>)
 80032a6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80032aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032ac:	4b50      	ldr	r3, [pc, #320]	@ (80033f0 <HAL_RCC_ClockConfig+0x1bc>)
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	494d      	ldr	r1, [pc, #308]	@ (80033f0 <HAL_RCC_ClockConfig+0x1bc>)
 80032ba:	4313      	orrs	r3, r2
 80032bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0301 	and.w	r3, r3, #1
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d044      	beq.n	8003354 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d107      	bne.n	80032e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032d2:	4b47      	ldr	r3, [pc, #284]	@ (80033f0 <HAL_RCC_ClockConfig+0x1bc>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d119      	bne.n	8003312 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e07f      	b.n	80033e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	2b02      	cmp	r3, #2
 80032e8:	d003      	beq.n	80032f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80032ee:	2b03      	cmp	r3, #3
 80032f0:	d107      	bne.n	8003302 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032f2:	4b3f      	ldr	r3, [pc, #252]	@ (80033f0 <HAL_RCC_ClockConfig+0x1bc>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d109      	bne.n	8003312 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e06f      	b.n	80033e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003302:	4b3b      	ldr	r3, [pc, #236]	@ (80033f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f003 0302 	and.w	r3, r3, #2
 800330a:	2b00      	cmp	r3, #0
 800330c:	d101      	bne.n	8003312 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e067      	b.n	80033e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003312:	4b37      	ldr	r3, [pc, #220]	@ (80033f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	f023 0203 	bic.w	r2, r3, #3
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	4934      	ldr	r1, [pc, #208]	@ (80033f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003320:	4313      	orrs	r3, r2
 8003322:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003324:	f7ff f9d8 	bl	80026d8 <HAL_GetTick>
 8003328:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800332a:	e00a      	b.n	8003342 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800332c:	f7ff f9d4 	bl	80026d8 <HAL_GetTick>
 8003330:	4602      	mov	r2, r0
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	f241 3288 	movw	r2, #5000	@ 0x1388
 800333a:	4293      	cmp	r3, r2
 800333c:	d901      	bls.n	8003342 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800333e:	2303      	movs	r3, #3
 8003340:	e04f      	b.n	80033e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003342:	4b2b      	ldr	r3, [pc, #172]	@ (80033f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	f003 020c 	and.w	r2, r3, #12
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	429a      	cmp	r2, r3
 8003352:	d1eb      	bne.n	800332c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003354:	4b25      	ldr	r3, [pc, #148]	@ (80033ec <HAL_RCC_ClockConfig+0x1b8>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 0307 	and.w	r3, r3, #7
 800335c:	683a      	ldr	r2, [r7, #0]
 800335e:	429a      	cmp	r2, r3
 8003360:	d20c      	bcs.n	800337c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003362:	4b22      	ldr	r3, [pc, #136]	@ (80033ec <HAL_RCC_ClockConfig+0x1b8>)
 8003364:	683a      	ldr	r2, [r7, #0]
 8003366:	b2d2      	uxtb	r2, r2
 8003368:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800336a:	4b20      	ldr	r3, [pc, #128]	@ (80033ec <HAL_RCC_ClockConfig+0x1b8>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 0307 	and.w	r3, r3, #7
 8003372:	683a      	ldr	r2, [r7, #0]
 8003374:	429a      	cmp	r2, r3
 8003376:	d001      	beq.n	800337c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e032      	b.n	80033e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f003 0304 	and.w	r3, r3, #4
 8003384:	2b00      	cmp	r3, #0
 8003386:	d008      	beq.n	800339a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003388:	4b19      	ldr	r3, [pc, #100]	@ (80033f0 <HAL_RCC_ClockConfig+0x1bc>)
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	4916      	ldr	r1, [pc, #88]	@ (80033f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003396:	4313      	orrs	r3, r2
 8003398:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 0308 	and.w	r3, r3, #8
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d009      	beq.n	80033ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80033a6:	4b12      	ldr	r3, [pc, #72]	@ (80033f0 <HAL_RCC_ClockConfig+0x1bc>)
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	691b      	ldr	r3, [r3, #16]
 80033b2:	00db      	lsls	r3, r3, #3
 80033b4:	490e      	ldr	r1, [pc, #56]	@ (80033f0 <HAL_RCC_ClockConfig+0x1bc>)
 80033b6:	4313      	orrs	r3, r2
 80033b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80033ba:	f000 f821 	bl	8003400 <HAL_RCC_GetSysClockFreq>
 80033be:	4602      	mov	r2, r0
 80033c0:	4b0b      	ldr	r3, [pc, #44]	@ (80033f0 <HAL_RCC_ClockConfig+0x1bc>)
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	091b      	lsrs	r3, r3, #4
 80033c6:	f003 030f 	and.w	r3, r3, #15
 80033ca:	490a      	ldr	r1, [pc, #40]	@ (80033f4 <HAL_RCC_ClockConfig+0x1c0>)
 80033cc:	5ccb      	ldrb	r3, [r1, r3]
 80033ce:	fa22 f303 	lsr.w	r3, r2, r3
 80033d2:	4a09      	ldr	r2, [pc, #36]	@ (80033f8 <HAL_RCC_ClockConfig+0x1c4>)
 80033d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80033d6:	4b09      	ldr	r3, [pc, #36]	@ (80033fc <HAL_RCC_ClockConfig+0x1c8>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4618      	mov	r0, r3
 80033dc:	f7ff f828 	bl	8002430 <HAL_InitTick>

  return HAL_OK;
 80033e0:	2300      	movs	r3, #0
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3710      	adds	r7, #16
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	40023c00 	.word	0x40023c00
 80033f0:	40023800 	.word	0x40023800
 80033f4:	080092f8 	.word	0x080092f8
 80033f8:	2000005c 	.word	0x2000005c
 80033fc:	20000060 	.word	0x20000060

08003400 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003400:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003404:	b094      	sub	sp, #80	@ 0x50
 8003406:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003408:	2300      	movs	r3, #0
 800340a:	647b      	str	r3, [r7, #68]	@ 0x44
 800340c:	2300      	movs	r3, #0
 800340e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003410:	2300      	movs	r3, #0
 8003412:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003414:	2300      	movs	r3, #0
 8003416:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003418:	4b79      	ldr	r3, [pc, #484]	@ (8003600 <HAL_RCC_GetSysClockFreq+0x200>)
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	f003 030c 	and.w	r3, r3, #12
 8003420:	2b08      	cmp	r3, #8
 8003422:	d00d      	beq.n	8003440 <HAL_RCC_GetSysClockFreq+0x40>
 8003424:	2b08      	cmp	r3, #8
 8003426:	f200 80e1 	bhi.w	80035ec <HAL_RCC_GetSysClockFreq+0x1ec>
 800342a:	2b00      	cmp	r3, #0
 800342c:	d002      	beq.n	8003434 <HAL_RCC_GetSysClockFreq+0x34>
 800342e:	2b04      	cmp	r3, #4
 8003430:	d003      	beq.n	800343a <HAL_RCC_GetSysClockFreq+0x3a>
 8003432:	e0db      	b.n	80035ec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003434:	4b73      	ldr	r3, [pc, #460]	@ (8003604 <HAL_RCC_GetSysClockFreq+0x204>)
 8003436:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8003438:	e0db      	b.n	80035f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800343a:	4b73      	ldr	r3, [pc, #460]	@ (8003608 <HAL_RCC_GetSysClockFreq+0x208>)
 800343c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800343e:	e0d8      	b.n	80035f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003440:	4b6f      	ldr	r3, [pc, #444]	@ (8003600 <HAL_RCC_GetSysClockFreq+0x200>)
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003448:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800344a:	4b6d      	ldr	r3, [pc, #436]	@ (8003600 <HAL_RCC_GetSysClockFreq+0x200>)
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003452:	2b00      	cmp	r3, #0
 8003454:	d063      	beq.n	800351e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003456:	4b6a      	ldr	r3, [pc, #424]	@ (8003600 <HAL_RCC_GetSysClockFreq+0x200>)
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	099b      	lsrs	r3, r3, #6
 800345c:	2200      	movs	r2, #0
 800345e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003460:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003464:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003468:	633b      	str	r3, [r7, #48]	@ 0x30
 800346a:	2300      	movs	r3, #0
 800346c:	637b      	str	r3, [r7, #52]	@ 0x34
 800346e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003472:	4622      	mov	r2, r4
 8003474:	462b      	mov	r3, r5
 8003476:	f04f 0000 	mov.w	r0, #0
 800347a:	f04f 0100 	mov.w	r1, #0
 800347e:	0159      	lsls	r1, r3, #5
 8003480:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003484:	0150      	lsls	r0, r2, #5
 8003486:	4602      	mov	r2, r0
 8003488:	460b      	mov	r3, r1
 800348a:	4621      	mov	r1, r4
 800348c:	1a51      	subs	r1, r2, r1
 800348e:	6139      	str	r1, [r7, #16]
 8003490:	4629      	mov	r1, r5
 8003492:	eb63 0301 	sbc.w	r3, r3, r1
 8003496:	617b      	str	r3, [r7, #20]
 8003498:	f04f 0200 	mov.w	r2, #0
 800349c:	f04f 0300 	mov.w	r3, #0
 80034a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80034a4:	4659      	mov	r1, fp
 80034a6:	018b      	lsls	r3, r1, #6
 80034a8:	4651      	mov	r1, sl
 80034aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80034ae:	4651      	mov	r1, sl
 80034b0:	018a      	lsls	r2, r1, #6
 80034b2:	4651      	mov	r1, sl
 80034b4:	ebb2 0801 	subs.w	r8, r2, r1
 80034b8:	4659      	mov	r1, fp
 80034ba:	eb63 0901 	sbc.w	r9, r3, r1
 80034be:	f04f 0200 	mov.w	r2, #0
 80034c2:	f04f 0300 	mov.w	r3, #0
 80034c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80034ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80034ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80034d2:	4690      	mov	r8, r2
 80034d4:	4699      	mov	r9, r3
 80034d6:	4623      	mov	r3, r4
 80034d8:	eb18 0303 	adds.w	r3, r8, r3
 80034dc:	60bb      	str	r3, [r7, #8]
 80034de:	462b      	mov	r3, r5
 80034e0:	eb49 0303 	adc.w	r3, r9, r3
 80034e4:	60fb      	str	r3, [r7, #12]
 80034e6:	f04f 0200 	mov.w	r2, #0
 80034ea:	f04f 0300 	mov.w	r3, #0
 80034ee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80034f2:	4629      	mov	r1, r5
 80034f4:	024b      	lsls	r3, r1, #9
 80034f6:	4621      	mov	r1, r4
 80034f8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80034fc:	4621      	mov	r1, r4
 80034fe:	024a      	lsls	r2, r1, #9
 8003500:	4610      	mov	r0, r2
 8003502:	4619      	mov	r1, r3
 8003504:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003506:	2200      	movs	r2, #0
 8003508:	62bb      	str	r3, [r7, #40]	@ 0x28
 800350a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800350c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003510:	f7fd fabc 	bl	8000a8c <__aeabi_uldivmod>
 8003514:	4602      	mov	r2, r0
 8003516:	460b      	mov	r3, r1
 8003518:	4613      	mov	r3, r2
 800351a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800351c:	e058      	b.n	80035d0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800351e:	4b38      	ldr	r3, [pc, #224]	@ (8003600 <HAL_RCC_GetSysClockFreq+0x200>)
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	099b      	lsrs	r3, r3, #6
 8003524:	2200      	movs	r2, #0
 8003526:	4618      	mov	r0, r3
 8003528:	4611      	mov	r1, r2
 800352a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800352e:	623b      	str	r3, [r7, #32]
 8003530:	2300      	movs	r3, #0
 8003532:	627b      	str	r3, [r7, #36]	@ 0x24
 8003534:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003538:	4642      	mov	r2, r8
 800353a:	464b      	mov	r3, r9
 800353c:	f04f 0000 	mov.w	r0, #0
 8003540:	f04f 0100 	mov.w	r1, #0
 8003544:	0159      	lsls	r1, r3, #5
 8003546:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800354a:	0150      	lsls	r0, r2, #5
 800354c:	4602      	mov	r2, r0
 800354e:	460b      	mov	r3, r1
 8003550:	4641      	mov	r1, r8
 8003552:	ebb2 0a01 	subs.w	sl, r2, r1
 8003556:	4649      	mov	r1, r9
 8003558:	eb63 0b01 	sbc.w	fp, r3, r1
 800355c:	f04f 0200 	mov.w	r2, #0
 8003560:	f04f 0300 	mov.w	r3, #0
 8003564:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003568:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800356c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003570:	ebb2 040a 	subs.w	r4, r2, sl
 8003574:	eb63 050b 	sbc.w	r5, r3, fp
 8003578:	f04f 0200 	mov.w	r2, #0
 800357c:	f04f 0300 	mov.w	r3, #0
 8003580:	00eb      	lsls	r3, r5, #3
 8003582:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003586:	00e2      	lsls	r2, r4, #3
 8003588:	4614      	mov	r4, r2
 800358a:	461d      	mov	r5, r3
 800358c:	4643      	mov	r3, r8
 800358e:	18e3      	adds	r3, r4, r3
 8003590:	603b      	str	r3, [r7, #0]
 8003592:	464b      	mov	r3, r9
 8003594:	eb45 0303 	adc.w	r3, r5, r3
 8003598:	607b      	str	r3, [r7, #4]
 800359a:	f04f 0200 	mov.w	r2, #0
 800359e:	f04f 0300 	mov.w	r3, #0
 80035a2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80035a6:	4629      	mov	r1, r5
 80035a8:	028b      	lsls	r3, r1, #10
 80035aa:	4621      	mov	r1, r4
 80035ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80035b0:	4621      	mov	r1, r4
 80035b2:	028a      	lsls	r2, r1, #10
 80035b4:	4610      	mov	r0, r2
 80035b6:	4619      	mov	r1, r3
 80035b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035ba:	2200      	movs	r2, #0
 80035bc:	61bb      	str	r3, [r7, #24]
 80035be:	61fa      	str	r2, [r7, #28]
 80035c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80035c4:	f7fd fa62 	bl	8000a8c <__aeabi_uldivmod>
 80035c8:	4602      	mov	r2, r0
 80035ca:	460b      	mov	r3, r1
 80035cc:	4613      	mov	r3, r2
 80035ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80035d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003600 <HAL_RCC_GetSysClockFreq+0x200>)
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	0c1b      	lsrs	r3, r3, #16
 80035d6:	f003 0303 	and.w	r3, r3, #3
 80035da:	3301      	adds	r3, #1
 80035dc:	005b      	lsls	r3, r3, #1
 80035de:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 80035e0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80035e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80035e8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80035ea:	e002      	b.n	80035f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80035ec:	4b05      	ldr	r3, [pc, #20]	@ (8003604 <HAL_RCC_GetSysClockFreq+0x204>)
 80035ee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80035f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3750      	adds	r7, #80	@ 0x50
 80035f8:	46bd      	mov	sp, r7
 80035fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80035fe:	bf00      	nop
 8003600:	40023800 	.word	0x40023800
 8003604:	00f42400 	.word	0x00f42400
 8003608:	007a1200 	.word	0x007a1200

0800360c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800360c:	b480      	push	{r7}
 800360e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003610:	4b03      	ldr	r3, [pc, #12]	@ (8003620 <HAL_RCC_GetHCLKFreq+0x14>)
 8003612:	681b      	ldr	r3, [r3, #0]
}
 8003614:	4618      	mov	r0, r3
 8003616:	46bd      	mov	sp, r7
 8003618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361c:	4770      	bx	lr
 800361e:	bf00      	nop
 8003620:	2000005c 	.word	0x2000005c

08003624 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003628:	f7ff fff0 	bl	800360c <HAL_RCC_GetHCLKFreq>
 800362c:	4602      	mov	r2, r0
 800362e:	4b05      	ldr	r3, [pc, #20]	@ (8003644 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	0a9b      	lsrs	r3, r3, #10
 8003634:	f003 0307 	and.w	r3, r3, #7
 8003638:	4903      	ldr	r1, [pc, #12]	@ (8003648 <HAL_RCC_GetPCLK1Freq+0x24>)
 800363a:	5ccb      	ldrb	r3, [r1, r3]
 800363c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003640:	4618      	mov	r0, r3
 8003642:	bd80      	pop	{r7, pc}
 8003644:	40023800 	.word	0x40023800
 8003648:	08009308 	.word	0x08009308

0800364c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003650:	f7ff ffdc 	bl	800360c <HAL_RCC_GetHCLKFreq>
 8003654:	4602      	mov	r2, r0
 8003656:	4b05      	ldr	r3, [pc, #20]	@ (800366c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	0b5b      	lsrs	r3, r3, #13
 800365c:	f003 0307 	and.w	r3, r3, #7
 8003660:	4903      	ldr	r1, [pc, #12]	@ (8003670 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003662:	5ccb      	ldrb	r3, [r1, r3]
 8003664:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003668:	4618      	mov	r0, r3
 800366a:	bd80      	pop	{r7, pc}
 800366c:	40023800 	.word	0x40023800
 8003670:	08009308 	.word	0x08009308

08003674 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003674:	b480      	push	{r7}
 8003676:	b083      	sub	sp, #12
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	220f      	movs	r2, #15
 8003682:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003684:	4b12      	ldr	r3, [pc, #72]	@ (80036d0 <HAL_RCC_GetClockConfig+0x5c>)
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	f003 0203 	and.w	r2, r3, #3
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003690:	4b0f      	ldr	r3, [pc, #60]	@ (80036d0 <HAL_RCC_GetClockConfig+0x5c>)
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800369c:	4b0c      	ldr	r3, [pc, #48]	@ (80036d0 <HAL_RCC_GetClockConfig+0x5c>)
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80036a8:	4b09      	ldr	r3, [pc, #36]	@ (80036d0 <HAL_RCC_GetClockConfig+0x5c>)
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	08db      	lsrs	r3, r3, #3
 80036ae:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80036b6:	4b07      	ldr	r3, [pc, #28]	@ (80036d4 <HAL_RCC_GetClockConfig+0x60>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0207 	and.w	r2, r3, #7
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	601a      	str	r2, [r3, #0]
}
 80036c2:	bf00      	nop
 80036c4:	370c      	adds	r7, #12
 80036c6:	46bd      	mov	sp, r7
 80036c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036cc:	4770      	bx	lr
 80036ce:	bf00      	nop
 80036d0:	40023800 	.word	0x40023800
 80036d4:	40023c00 	.word	0x40023c00

080036d8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b086      	sub	sp, #24
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80036e0:	2300      	movs	r3, #0
 80036e2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80036e4:	2300      	movs	r3, #0
 80036e6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0301 	and.w	r3, r3, #1
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d105      	bne.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d035      	beq.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003700:	4b62      	ldr	r3, [pc, #392]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003702:	2200      	movs	r2, #0
 8003704:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003706:	f7fe ffe7 	bl	80026d8 <HAL_GetTick>
 800370a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800370c:	e008      	b.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800370e:	f7fe ffe3 	bl	80026d8 <HAL_GetTick>
 8003712:	4602      	mov	r2, r0
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	1ad3      	subs	r3, r2, r3
 8003718:	2b02      	cmp	r3, #2
 800371a:	d901      	bls.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800371c:	2303      	movs	r3, #3
 800371e:	e0b0      	b.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003720:	4b5b      	ldr	r3, [pc, #364]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d1f0      	bne.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	019a      	lsls	r2, r3, #6
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	071b      	lsls	r3, r3, #28
 8003738:	4955      	ldr	r1, [pc, #340]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800373a:	4313      	orrs	r3, r2
 800373c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003740:	4b52      	ldr	r3, [pc, #328]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003742:	2201      	movs	r2, #1
 8003744:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003746:	f7fe ffc7 	bl	80026d8 <HAL_GetTick>
 800374a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800374c:	e008      	b.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800374e:	f7fe ffc3 	bl	80026d8 <HAL_GetTick>
 8003752:	4602      	mov	r2, r0
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	1ad3      	subs	r3, r2, r3
 8003758:	2b02      	cmp	r3, #2
 800375a:	d901      	bls.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800375c:	2303      	movs	r3, #3
 800375e:	e090      	b.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003760:	4b4b      	ldr	r3, [pc, #300]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003768:	2b00      	cmp	r3, #0
 800376a:	d0f0      	beq.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 0302 	and.w	r3, r3, #2
 8003774:	2b00      	cmp	r3, #0
 8003776:	f000 8083 	beq.w	8003880 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800377a:	2300      	movs	r3, #0
 800377c:	60fb      	str	r3, [r7, #12]
 800377e:	4b44      	ldr	r3, [pc, #272]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003782:	4a43      	ldr	r2, [pc, #268]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003784:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003788:	6413      	str	r3, [r2, #64]	@ 0x40
 800378a:	4b41      	ldr	r3, [pc, #260]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800378c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800378e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003792:	60fb      	str	r3, [r7, #12]
 8003794:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003796:	4b3f      	ldr	r3, [pc, #252]	@ (8003894 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a3e      	ldr	r2, [pc, #248]	@ (8003894 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800379c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037a0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80037a2:	f7fe ff99 	bl	80026d8 <HAL_GetTick>
 80037a6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80037a8:	e008      	b.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80037aa:	f7fe ff95 	bl	80026d8 <HAL_GetTick>
 80037ae:	4602      	mov	r2, r0
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	1ad3      	subs	r3, r2, r3
 80037b4:	2b02      	cmp	r3, #2
 80037b6:	d901      	bls.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80037b8:	2303      	movs	r3, #3
 80037ba:	e062      	b.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80037bc:	4b35      	ldr	r3, [pc, #212]	@ (8003894 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d0f0      	beq.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80037c8:	4b31      	ldr	r3, [pc, #196]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80037ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037d0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d02f      	beq.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037e0:	693a      	ldr	r2, [r7, #16]
 80037e2:	429a      	cmp	r2, r3
 80037e4:	d028      	beq.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80037e6:	4b2a      	ldr	r3, [pc, #168]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80037e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037ee:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80037f0:	4b29      	ldr	r3, [pc, #164]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80037f2:	2201      	movs	r2, #1
 80037f4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80037f6:	4b28      	ldr	r3, [pc, #160]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80037f8:	2200      	movs	r2, #0
 80037fa:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80037fc:	4a24      	ldr	r2, [pc, #144]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003802:	4b23      	ldr	r3, [pc, #140]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003804:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003806:	f003 0301 	and.w	r3, r3, #1
 800380a:	2b01      	cmp	r3, #1
 800380c:	d114      	bne.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800380e:	f7fe ff63 	bl	80026d8 <HAL_GetTick>
 8003812:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003814:	e00a      	b.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003816:	f7fe ff5f 	bl	80026d8 <HAL_GetTick>
 800381a:	4602      	mov	r2, r0
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	1ad3      	subs	r3, r2, r3
 8003820:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003824:	4293      	cmp	r3, r2
 8003826:	d901      	bls.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003828:	2303      	movs	r3, #3
 800382a:	e02a      	b.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800382c:	4b18      	ldr	r3, [pc, #96]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800382e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003830:	f003 0302 	and.w	r3, r3, #2
 8003834:	2b00      	cmp	r3, #0
 8003836:	d0ee      	beq.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	68db      	ldr	r3, [r3, #12]
 800383c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003840:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003844:	d10d      	bne.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003846:	4b12      	ldr	r3, [pc, #72]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	68db      	ldr	r3, [r3, #12]
 8003852:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003856:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800385a:	490d      	ldr	r1, [pc, #52]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800385c:	4313      	orrs	r3, r2
 800385e:	608b      	str	r3, [r1, #8]
 8003860:	e005      	b.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003862:	4b0b      	ldr	r3, [pc, #44]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	4a0a      	ldr	r2, [pc, #40]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003868:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800386c:	6093      	str	r3, [r2, #8]
 800386e:	4b08      	ldr	r3, [pc, #32]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003870:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	68db      	ldr	r3, [r3, #12]
 8003876:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800387a:	4905      	ldr	r1, [pc, #20]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800387c:	4313      	orrs	r3, r2
 800387e:	670b      	str	r3, [r1, #112]	@ 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003880:	2300      	movs	r3, #0
}
 8003882:	4618      	mov	r0, r3
 8003884:	3718      	adds	r7, #24
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}
 800388a:	bf00      	nop
 800388c:	42470068 	.word	0x42470068
 8003890:	40023800 	.word	0x40023800
 8003894:	40007000 	.word	0x40007000
 8003898:	42470e40 	.word	0x42470e40

0800389c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b084      	sub	sp, #16
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d101      	bne.n	80038b2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	e073      	b.n	800399a <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	7f5b      	ldrb	r3, [r3, #29]
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d105      	bne.n	80038c8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2200      	movs	r2, #0
 80038c0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f7fe fd3a 	bl	800233c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2202      	movs	r2, #2
 80038cc:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	68db      	ldr	r3, [r3, #12]
 80038d4:	f003 0310 	and.w	r3, r3, #16
 80038d8:	2b10      	cmp	r3, #16
 80038da:	d055      	beq.n	8003988 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	22ca      	movs	r2, #202	@ 0xca
 80038e2:	625a      	str	r2, [r3, #36]	@ 0x24
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	2253      	movs	r2, #83	@ 0x53
 80038ea:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80038ec:	6878      	ldr	r0, [r7, #4]
 80038ee:	f000 fa49 	bl	8003d84 <RTC_EnterInitMode>
 80038f2:	4603      	mov	r3, r0
 80038f4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80038f6:	7bfb      	ldrb	r3, [r7, #15]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d12c      	bne.n	8003956 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	687a      	ldr	r2, [r7, #4]
 8003904:	6812      	ldr	r2, [r2, #0]
 8003906:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800390a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800390e:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	6899      	ldr	r1, [r3, #8]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	685a      	ldr	r2, [r3, #4]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	691b      	ldr	r3, [r3, #16]
 800391e:	431a      	orrs	r2, r3
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	695b      	ldr	r3, [r3, #20]
 8003924:	431a      	orrs	r2, r3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	430a      	orrs	r2, r1
 800392c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	687a      	ldr	r2, [r7, #4]
 8003934:	68d2      	ldr	r2, [r2, #12]
 8003936:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	6919      	ldr	r1, [r3, #16]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	041a      	lsls	r2, r3, #16
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	430a      	orrs	r2, r1
 800394a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f000 fa50 	bl	8003df2 <RTC_ExitInitMode>
 8003952:	4603      	mov	r3, r0
 8003954:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8003956:	7bfb      	ldrb	r3, [r7, #15]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d110      	bne.n	800397e <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800396a:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	699a      	ldr	r2, [r3, #24]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	430a      	orrs	r2, r1
 800397c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	22ff      	movs	r2, #255	@ 0xff
 8003984:	625a      	str	r2, [r3, #36]	@ 0x24
 8003986:	e001      	b.n	800398c <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8003988:	2300      	movs	r3, #0
 800398a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800398c:	7bfb      	ldrb	r3, [r7, #15]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d102      	bne.n	8003998 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2201      	movs	r2, #1
 8003996:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8003998:	7bfb      	ldrb	r3, [r7, #15]
}
 800399a:	4618      	mov	r0, r3
 800399c:	3710      	adds	r7, #16
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}

080039a2 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80039a2:	b590      	push	{r4, r7, lr}
 80039a4:	b087      	sub	sp, #28
 80039a6:	af00      	add	r7, sp, #0
 80039a8:	60f8      	str	r0, [r7, #12]
 80039aa:	60b9      	str	r1, [r7, #8]
 80039ac:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80039ae:	2300      	movs	r3, #0
 80039b0:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	7f1b      	ldrb	r3, [r3, #28]
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	d101      	bne.n	80039be <HAL_RTC_SetTime+0x1c>
 80039ba:	2302      	movs	r3, #2
 80039bc:	e087      	b.n	8003ace <HAL_RTC_SetTime+0x12c>
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2201      	movs	r2, #1
 80039c2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2202      	movs	r2, #2
 80039c8:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d126      	bne.n	8003a1e <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d102      	bne.n	80039e4 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	2200      	movs	r2, #0
 80039e2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	781b      	ldrb	r3, [r3, #0]
 80039e8:	4618      	mov	r0, r3
 80039ea:	f000 fa27 	bl	8003e3c <RTC_ByteToBcd2>
 80039ee:	4603      	mov	r3, r0
 80039f0:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	785b      	ldrb	r3, [r3, #1]
 80039f6:	4618      	mov	r0, r3
 80039f8:	f000 fa20 	bl	8003e3c <RTC_ByteToBcd2>
 80039fc:	4603      	mov	r3, r0
 80039fe:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003a00:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	789b      	ldrb	r3, [r3, #2]
 8003a06:	4618      	mov	r0, r3
 8003a08:	f000 fa18 	bl	8003e3c <RTC_ByteToBcd2>
 8003a0c:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003a0e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	78db      	ldrb	r3, [r3, #3]
 8003a16:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	617b      	str	r3, [r7, #20]
 8003a1c:	e018      	b.n	8003a50 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d102      	bne.n	8003a32 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	781b      	ldrb	r3, [r3, #0]
 8003a36:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	785b      	ldrb	r3, [r3, #1]
 8003a3c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003a3e:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8003a40:	68ba      	ldr	r2, [r7, #8]
 8003a42:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8003a44:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	78db      	ldrb	r3, [r3, #3]
 8003a4a:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	22ca      	movs	r2, #202	@ 0xca
 8003a56:	625a      	str	r2, [r3, #36]	@ 0x24
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	2253      	movs	r2, #83	@ 0x53
 8003a5e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003a60:	68f8      	ldr	r0, [r7, #12]
 8003a62:	f000 f98f 	bl	8003d84 <RTC_EnterInitMode>
 8003a66:	4603      	mov	r3, r0
 8003a68:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8003a6a:	7cfb      	ldrb	r3, [r7, #19]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d120      	bne.n	8003ab2 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8003a7a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8003a7e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	689a      	ldr	r2, [r3, #8]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003a8e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	6899      	ldr	r1, [r3, #8]
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	68da      	ldr	r2, [r3, #12]
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	691b      	ldr	r3, [r3, #16]
 8003a9e:	431a      	orrs	r2, r3
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	430a      	orrs	r2, r1
 8003aa6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003aa8:	68f8      	ldr	r0, [r7, #12]
 8003aaa:	f000 f9a2 	bl	8003df2 <RTC_ExitInitMode>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8003ab2:	7cfb      	ldrb	r3, [r7, #19]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d102      	bne.n	8003abe <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2201      	movs	r2, #1
 8003abc:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	22ff      	movs	r2, #255	@ 0xff
 8003ac4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	771a      	strb	r2, [r3, #28]

  return status;
 8003acc:	7cfb      	ldrb	r3, [r7, #19]
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	371c      	adds	r7, #28
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd90      	pop	{r4, r7, pc}

08003ad6 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003ad6:	b580      	push	{r7, lr}
 8003ad8:	b086      	sub	sp, #24
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	60f8      	str	r0, [r7, #12]
 8003ade:	60b9      	str	r1, [r7, #8]
 8003ae0:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	691b      	ldr	r3, [r3, #16]
 8003af6:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8003b08:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8003b0c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	0c1b      	lsrs	r3, r3, #16
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003b18:	b2da      	uxtb	r2, r3
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	0a1b      	lsrs	r3, r3, #8
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b28:	b2da      	uxtb	r2, r3
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b36:	b2da      	uxtb	r2, r3
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	0d9b      	lsrs	r3, r3, #22
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	f003 0301 	and.w	r3, r3, #1
 8003b46:	b2da      	uxtb	r2, r3
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d11a      	bne.n	8003b88 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	781b      	ldrb	r3, [r3, #0]
 8003b56:	4618      	mov	r0, r3
 8003b58:	f000 f98e 	bl	8003e78 <RTC_Bcd2ToByte>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	461a      	mov	r2, r3
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	785b      	ldrb	r3, [r3, #1]
 8003b68:	4618      	mov	r0, r3
 8003b6a:	f000 f985 	bl	8003e78 <RTC_Bcd2ToByte>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	461a      	mov	r2, r3
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	789b      	ldrb	r3, [r3, #2]
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f000 f97c 	bl	8003e78 <RTC_Bcd2ToByte>
 8003b80:	4603      	mov	r3, r0
 8003b82:	461a      	mov	r2, r3
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003b88:	2300      	movs	r3, #0
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3718      	adds	r7, #24
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}

08003b92 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003b92:	b590      	push	{r4, r7, lr}
 8003b94:	b087      	sub	sp, #28
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	60f8      	str	r0, [r7, #12]
 8003b9a:	60b9      	str	r1, [r7, #8]
 8003b9c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	7f1b      	ldrb	r3, [r3, #28]
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d101      	bne.n	8003bae <HAL_RTC_SetDate+0x1c>
 8003baa:	2302      	movs	r3, #2
 8003bac:	e071      	b.n	8003c92 <HAL_RTC_SetDate+0x100>
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2202      	movs	r2, #2
 8003bb8:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d10e      	bne.n	8003bde <HAL_RTC_SetDate+0x4c>
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	785b      	ldrb	r3, [r3, #1]
 8003bc4:	f003 0310 	and.w	r3, r3, #16
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d008      	beq.n	8003bde <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	785b      	ldrb	r3, [r3, #1]
 8003bd0:	f023 0310 	bic.w	r3, r3, #16
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	330a      	adds	r3, #10
 8003bd8:	b2da      	uxtb	r2, r3
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d11c      	bne.n	8003c1e <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	78db      	ldrb	r3, [r3, #3]
 8003be8:	4618      	mov	r0, r3
 8003bea:	f000 f927 	bl	8003e3c <RTC_ByteToBcd2>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	785b      	ldrb	r3, [r3, #1]
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f000 f920 	bl	8003e3c <RTC_ByteToBcd2>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003c00:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	789b      	ldrb	r3, [r3, #2]
 8003c06:	4618      	mov	r0, r3
 8003c08:	f000 f918 	bl	8003e3c <RTC_ByteToBcd2>
 8003c0c:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003c0e:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	781b      	ldrb	r3, [r3, #0]
 8003c16:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	617b      	str	r3, [r7, #20]
 8003c1c:	e00e      	b.n	8003c3c <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	78db      	ldrb	r3, [r3, #3]
 8003c22:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	785b      	ldrb	r3, [r3, #1]
 8003c28:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003c2a:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8003c2c:	68ba      	ldr	r2, [r7, #8]
 8003c2e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003c30:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	781b      	ldrb	r3, [r3, #0]
 8003c36:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	22ca      	movs	r2, #202	@ 0xca
 8003c42:	625a      	str	r2, [r3, #36]	@ 0x24
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	2253      	movs	r2, #83	@ 0x53
 8003c4a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003c4c:	68f8      	ldr	r0, [r7, #12]
 8003c4e:	f000 f899 	bl	8003d84 <RTC_EnterInitMode>
 8003c52:	4603      	mov	r3, r0
 8003c54:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8003c56:	7cfb      	ldrb	r3, [r7, #19]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d10c      	bne.n	8003c76 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003c66:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8003c6a:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003c6c:	68f8      	ldr	r0, [r7, #12]
 8003c6e:	f000 f8c0 	bl	8003df2 <RTC_ExitInitMode>
 8003c72:	4603      	mov	r3, r0
 8003c74:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8003c76:	7cfb      	ldrb	r3, [r7, #19]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d102      	bne.n	8003c82 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2201      	movs	r2, #1
 8003c80:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	22ff      	movs	r2, #255	@ 0xff
 8003c88:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	771a      	strb	r2, [r3, #28]

  return status;
 8003c90:	7cfb      	ldrb	r3, [r7, #19]
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	371c      	adds	r7, #28
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd90      	pop	{r4, r7, pc}

08003c9a <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003c9a:	b580      	push	{r7, lr}
 8003c9c:	b086      	sub	sp, #24
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	60f8      	str	r0, [r7, #12]
 8003ca2:	60b9      	str	r1, [r7, #8]
 8003ca4:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003cb4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8003cb8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	0c1b      	lsrs	r3, r3, #16
 8003cbe:	b2da      	uxtb	r2, r3
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	0a1b      	lsrs	r3, r3, #8
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	f003 031f 	and.w	r3, r3, #31
 8003cce:	b2da      	uxtb	r2, r3
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003cdc:	b2da      	uxtb	r2, r3
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	0b5b      	lsrs	r3, r3, #13
 8003ce6:	b2db      	uxtb	r3, r3
 8003ce8:	f003 0307 	and.w	r3, r3, #7
 8003cec:	b2da      	uxtb	r2, r3
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d11a      	bne.n	8003d2e <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	78db      	ldrb	r3, [r3, #3]
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f000 f8bb 	bl	8003e78 <RTC_Bcd2ToByte>
 8003d02:	4603      	mov	r3, r0
 8003d04:	461a      	mov	r2, r3
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	785b      	ldrb	r3, [r3, #1]
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f000 f8b2 	bl	8003e78 <RTC_Bcd2ToByte>
 8003d14:	4603      	mov	r3, r0
 8003d16:	461a      	mov	r2, r3
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	789b      	ldrb	r3, [r3, #2]
 8003d20:	4618      	mov	r0, r3
 8003d22:	f000 f8a9 	bl	8003e78 <RTC_Bcd2ToByte>
 8003d26:	4603      	mov	r3, r0
 8003d28:	461a      	mov	r2, r3
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003d2e:	2300      	movs	r3, #0
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3718      	adds	r7, #24
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}

08003d38 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d40:	2300      	movs	r3, #0
 8003d42:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a0d      	ldr	r2, [pc, #52]	@ (8003d80 <HAL_RTC_WaitForSynchro+0x48>)
 8003d4a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003d4c:	f7fe fcc4 	bl	80026d8 <HAL_GetTick>
 8003d50:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003d52:	e009      	b.n	8003d68 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003d54:	f7fe fcc0 	bl	80026d8 <HAL_GetTick>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	1ad3      	subs	r3, r2, r3
 8003d5e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003d62:	d901      	bls.n	8003d68 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8003d64:	2303      	movs	r3, #3
 8003d66:	e007      	b.n	8003d78 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	68db      	ldr	r3, [r3, #12]
 8003d6e:	f003 0320 	and.w	r3, r3, #32
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d0ee      	beq.n	8003d54 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8003d76:	2300      	movs	r3, #0
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	3710      	adds	r7, #16
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}
 8003d80:	00017f5f 	.word	0x00017f5f

08003d84 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b084      	sub	sp, #16
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003d90:	2300      	movs	r3, #0
 8003d92:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d122      	bne.n	8003de8 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	68da      	ldr	r2, [r3, #12]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003db0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003db2:	f7fe fc91 	bl	80026d8 <HAL_GetTick>
 8003db6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003db8:	e00c      	b.n	8003dd4 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003dba:	f7fe fc8d 	bl	80026d8 <HAL_GetTick>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003dc8:	d904      	bls.n	8003dd4 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2204      	movs	r2, #4
 8003dce:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	68db      	ldr	r3, [r3, #12]
 8003dda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d102      	bne.n	8003de8 <RTC_EnterInitMode+0x64>
 8003de2:	7bfb      	ldrb	r3, [r7, #15]
 8003de4:	2b01      	cmp	r3, #1
 8003de6:	d1e8      	bne.n	8003dba <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8003de8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	3710      	adds	r7, #16
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}

08003df2 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003df2:	b580      	push	{r7, lr}
 8003df4:	b084      	sub	sp, #16
 8003df6:	af00      	add	r7, sp, #0
 8003df8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	68da      	ldr	r2, [r3, #12]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003e0c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	f003 0320 	and.w	r3, r3, #32
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d10a      	bne.n	8003e32 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f7ff ff8b 	bl	8003d38 <HAL_RTC_WaitForSynchro>
 8003e22:	4603      	mov	r3, r0
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d004      	beq.n	8003e32 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2204      	movs	r2, #4
 8003e2c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003e32:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	3710      	adds	r7, #16
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}

08003e3c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b085      	sub	sp, #20
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	4603      	mov	r3, r0
 8003e44:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8003e46:	2300      	movs	r3, #0
 8003e48:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8003e4a:	e005      	b.n	8003e58 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	3301      	adds	r3, #1
 8003e50:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8003e52:	79fb      	ldrb	r3, [r7, #7]
 8003e54:	3b0a      	subs	r3, #10
 8003e56:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8003e58:	79fb      	ldrb	r3, [r7, #7]
 8003e5a:	2b09      	cmp	r3, #9
 8003e5c:	d8f6      	bhi.n	8003e4c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	011b      	lsls	r3, r3, #4
 8003e64:	b2da      	uxtb	r2, r3
 8003e66:	79fb      	ldrb	r3, [r7, #7]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	b2db      	uxtb	r3, r3
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3714      	adds	r7, #20
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr

08003e78 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b085      	sub	sp, #20
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	4603      	mov	r3, r0
 8003e80:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8003e82:	2300      	movs	r3, #0
 8003e84:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8003e86:	79fb      	ldrb	r3, [r7, #7]
 8003e88:	091b      	lsrs	r3, r3, #4
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	461a      	mov	r2, r3
 8003e8e:	4613      	mov	r3, r2
 8003e90:	009b      	lsls	r3, r3, #2
 8003e92:	4413      	add	r3, r2
 8003e94:	005b      	lsls	r3, r3, #1
 8003e96:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	b2da      	uxtb	r2, r3
 8003e9c:	79fb      	ldrb	r3, [r7, #7]
 8003e9e:	f003 030f 	and.w	r3, r3, #15
 8003ea2:	b2db      	uxtb	r3, r3
 8003ea4:	4413      	add	r3, r2
 8003ea6:	b2db      	uxtb	r3, r3
}
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	3714      	adds	r7, #20
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr

08003eb4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b082      	sub	sp, #8
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d101      	bne.n	8003ec6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e041      	b.n	8003f4a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d106      	bne.n	8003ee0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	f000 f839 	bl	8003f52 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2202      	movs	r2, #2
 8003ee4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	3304      	adds	r3, #4
 8003ef0:	4619      	mov	r1, r3
 8003ef2:	4610      	mov	r0, r2
 8003ef4:	f000 f9c0 	bl	8004278 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2201      	movs	r2, #1
 8003efc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2201      	movs	r2, #1
 8003f24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f48:	2300      	movs	r3, #0
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3708      	adds	r7, #8
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}

08003f52 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003f52:	b480      	push	{r7}
 8003f54:	b083      	sub	sp, #12
 8003f56:	af00      	add	r7, sp, #0
 8003f58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003f5a:	bf00      	nop
 8003f5c:	370c      	adds	r7, #12
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f64:	4770      	bx	lr
	...

08003f68 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b085      	sub	sp, #20
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f76:	b2db      	uxtb	r3, r3
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d001      	beq.n	8003f80 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e04e      	b.n	800401e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2202      	movs	r2, #2
 8003f84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	68da      	ldr	r2, [r3, #12]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f042 0201 	orr.w	r2, r2, #1
 8003f96:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a23      	ldr	r2, [pc, #140]	@ (800402c <HAL_TIM_Base_Start_IT+0xc4>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d022      	beq.n	8003fe8 <HAL_TIM_Base_Start_IT+0x80>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003faa:	d01d      	beq.n	8003fe8 <HAL_TIM_Base_Start_IT+0x80>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a1f      	ldr	r2, [pc, #124]	@ (8004030 <HAL_TIM_Base_Start_IT+0xc8>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d018      	beq.n	8003fe8 <HAL_TIM_Base_Start_IT+0x80>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a1e      	ldr	r2, [pc, #120]	@ (8004034 <HAL_TIM_Base_Start_IT+0xcc>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d013      	beq.n	8003fe8 <HAL_TIM_Base_Start_IT+0x80>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a1c      	ldr	r2, [pc, #112]	@ (8004038 <HAL_TIM_Base_Start_IT+0xd0>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d00e      	beq.n	8003fe8 <HAL_TIM_Base_Start_IT+0x80>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a1b      	ldr	r2, [pc, #108]	@ (800403c <HAL_TIM_Base_Start_IT+0xd4>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d009      	beq.n	8003fe8 <HAL_TIM_Base_Start_IT+0x80>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a19      	ldr	r2, [pc, #100]	@ (8004040 <HAL_TIM_Base_Start_IT+0xd8>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d004      	beq.n	8003fe8 <HAL_TIM_Base_Start_IT+0x80>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a18      	ldr	r2, [pc, #96]	@ (8004044 <HAL_TIM_Base_Start_IT+0xdc>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d111      	bne.n	800400c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	f003 0307 	and.w	r3, r3, #7
 8003ff2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2b06      	cmp	r3, #6
 8003ff8:	d010      	beq.n	800401c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f042 0201 	orr.w	r2, r2, #1
 8004008:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800400a:	e007      	b.n	800401c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f042 0201 	orr.w	r2, r2, #1
 800401a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800401c:	2300      	movs	r3, #0
}
 800401e:	4618      	mov	r0, r3
 8004020:	3714      	adds	r7, #20
 8004022:	46bd      	mov	sp, r7
 8004024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004028:	4770      	bx	lr
 800402a:	bf00      	nop
 800402c:	40010000 	.word	0x40010000
 8004030:	40000400 	.word	0x40000400
 8004034:	40000800 	.word	0x40000800
 8004038:	40000c00 	.word	0x40000c00
 800403c:	40010400 	.word	0x40010400
 8004040:	40014000 	.word	0x40014000
 8004044:	40001800 	.word	0x40001800

08004048 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b084      	sub	sp, #16
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	68db      	ldr	r3, [r3, #12]
 8004056:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	691b      	ldr	r3, [r3, #16]
 800405e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	f003 0302 	and.w	r3, r3, #2
 8004066:	2b00      	cmp	r3, #0
 8004068:	d020      	beq.n	80040ac <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	f003 0302 	and.w	r3, r3, #2
 8004070:	2b00      	cmp	r3, #0
 8004072:	d01b      	beq.n	80040ac <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f06f 0202 	mvn.w	r2, #2
 800407c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2201      	movs	r2, #1
 8004082:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	699b      	ldr	r3, [r3, #24]
 800408a:	f003 0303 	and.w	r3, r3, #3
 800408e:	2b00      	cmp	r3, #0
 8004090:	d003      	beq.n	800409a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f000 f8d2 	bl	800423c <HAL_TIM_IC_CaptureCallback>
 8004098:	e005      	b.n	80040a6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	f000 f8c4 	bl	8004228 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	f000 f8d5 	bl	8004250 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2200      	movs	r2, #0
 80040aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	f003 0304 	and.w	r3, r3, #4
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d020      	beq.n	80040f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	f003 0304 	and.w	r3, r3, #4
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d01b      	beq.n	80040f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f06f 0204 	mvn.w	r2, #4
 80040c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2202      	movs	r2, #2
 80040ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	699b      	ldr	r3, [r3, #24]
 80040d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d003      	beq.n	80040e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f000 f8ac 	bl	800423c <HAL_TIM_IC_CaptureCallback>
 80040e4:	e005      	b.n	80040f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f000 f89e 	bl	8004228 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f000 f8af 	bl	8004250 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	f003 0308 	and.w	r3, r3, #8
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d020      	beq.n	8004144 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	f003 0308 	and.w	r3, r3, #8
 8004108:	2b00      	cmp	r3, #0
 800410a:	d01b      	beq.n	8004144 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f06f 0208 	mvn.w	r2, #8
 8004114:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2204      	movs	r2, #4
 800411a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	69db      	ldr	r3, [r3, #28]
 8004122:	f003 0303 	and.w	r3, r3, #3
 8004126:	2b00      	cmp	r3, #0
 8004128:	d003      	beq.n	8004132 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f000 f886 	bl	800423c <HAL_TIM_IC_CaptureCallback>
 8004130:	e005      	b.n	800413e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	f000 f878 	bl	8004228 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f000 f889 	bl	8004250 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	f003 0310 	and.w	r3, r3, #16
 800414a:	2b00      	cmp	r3, #0
 800414c:	d020      	beq.n	8004190 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	f003 0310 	and.w	r3, r3, #16
 8004154:	2b00      	cmp	r3, #0
 8004156:	d01b      	beq.n	8004190 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f06f 0210 	mvn.w	r2, #16
 8004160:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2208      	movs	r2, #8
 8004166:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	69db      	ldr	r3, [r3, #28]
 800416e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004172:	2b00      	cmp	r3, #0
 8004174:	d003      	beq.n	800417e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	f000 f860 	bl	800423c <HAL_TIM_IC_CaptureCallback>
 800417c:	e005      	b.n	800418a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f000 f852 	bl	8004228 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004184:	6878      	ldr	r0, [r7, #4]
 8004186:	f000 f863 	bl	8004250 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2200      	movs	r2, #0
 800418e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	f003 0301 	and.w	r3, r3, #1
 8004196:	2b00      	cmp	r3, #0
 8004198:	d00c      	beq.n	80041b4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	f003 0301 	and.w	r3, r3, #1
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d007      	beq.n	80041b4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f06f 0201 	mvn.w	r2, #1
 80041ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f7fe f884 	bl	80022bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d00c      	beq.n	80041d8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d007      	beq.n	80041d8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80041d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f000 f906 	bl	80043e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d00c      	beq.n	80041fc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d007      	beq.n	80041fc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80041f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f000 f834 	bl	8004264 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	f003 0320 	and.w	r3, r3, #32
 8004202:	2b00      	cmp	r3, #0
 8004204:	d00c      	beq.n	8004220 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	f003 0320 	and.w	r3, r3, #32
 800420c:	2b00      	cmp	r3, #0
 800420e:	d007      	beq.n	8004220 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f06f 0220 	mvn.w	r2, #32
 8004218:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f000 f8d8 	bl	80043d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004220:	bf00      	nop
 8004222:	3710      	adds	r7, #16
 8004224:	46bd      	mov	sp, r7
 8004226:	bd80      	pop	{r7, pc}

08004228 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004228:	b480      	push	{r7}
 800422a:	b083      	sub	sp, #12
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004230:	bf00      	nop
 8004232:	370c      	adds	r7, #12
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr

0800423c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800423c:	b480      	push	{r7}
 800423e:	b083      	sub	sp, #12
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004244:	bf00      	nop
 8004246:	370c      	adds	r7, #12
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	4770      	bx	lr

08004250 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004250:	b480      	push	{r7}
 8004252:	b083      	sub	sp, #12
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004258:	bf00      	nop
 800425a:	370c      	adds	r7, #12
 800425c:	46bd      	mov	sp, r7
 800425e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004262:	4770      	bx	lr

08004264 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004264:	b480      	push	{r7}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800426c:	bf00      	nop
 800426e:	370c      	adds	r7, #12
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr

08004278 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004278:	b480      	push	{r7}
 800427a:	b085      	sub	sp, #20
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
 8004280:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	4a46      	ldr	r2, [pc, #280]	@ (80043a4 <TIM_Base_SetConfig+0x12c>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d013      	beq.n	80042b8 <TIM_Base_SetConfig+0x40>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004296:	d00f      	beq.n	80042b8 <TIM_Base_SetConfig+0x40>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	4a43      	ldr	r2, [pc, #268]	@ (80043a8 <TIM_Base_SetConfig+0x130>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d00b      	beq.n	80042b8 <TIM_Base_SetConfig+0x40>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	4a42      	ldr	r2, [pc, #264]	@ (80043ac <TIM_Base_SetConfig+0x134>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d007      	beq.n	80042b8 <TIM_Base_SetConfig+0x40>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	4a41      	ldr	r2, [pc, #260]	@ (80043b0 <TIM_Base_SetConfig+0x138>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d003      	beq.n	80042b8 <TIM_Base_SetConfig+0x40>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	4a40      	ldr	r2, [pc, #256]	@ (80043b4 <TIM_Base_SetConfig+0x13c>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d108      	bne.n	80042ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	68fa      	ldr	r2, [r7, #12]
 80042c6:	4313      	orrs	r3, r2
 80042c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	4a35      	ldr	r2, [pc, #212]	@ (80043a4 <TIM_Base_SetConfig+0x12c>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d02b      	beq.n	800432a <TIM_Base_SetConfig+0xb2>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042d8:	d027      	beq.n	800432a <TIM_Base_SetConfig+0xb2>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4a32      	ldr	r2, [pc, #200]	@ (80043a8 <TIM_Base_SetConfig+0x130>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d023      	beq.n	800432a <TIM_Base_SetConfig+0xb2>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	4a31      	ldr	r2, [pc, #196]	@ (80043ac <TIM_Base_SetConfig+0x134>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d01f      	beq.n	800432a <TIM_Base_SetConfig+0xb2>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4a30      	ldr	r2, [pc, #192]	@ (80043b0 <TIM_Base_SetConfig+0x138>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d01b      	beq.n	800432a <TIM_Base_SetConfig+0xb2>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a2f      	ldr	r2, [pc, #188]	@ (80043b4 <TIM_Base_SetConfig+0x13c>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d017      	beq.n	800432a <TIM_Base_SetConfig+0xb2>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	4a2e      	ldr	r2, [pc, #184]	@ (80043b8 <TIM_Base_SetConfig+0x140>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d013      	beq.n	800432a <TIM_Base_SetConfig+0xb2>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	4a2d      	ldr	r2, [pc, #180]	@ (80043bc <TIM_Base_SetConfig+0x144>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d00f      	beq.n	800432a <TIM_Base_SetConfig+0xb2>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a2c      	ldr	r2, [pc, #176]	@ (80043c0 <TIM_Base_SetConfig+0x148>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d00b      	beq.n	800432a <TIM_Base_SetConfig+0xb2>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a2b      	ldr	r2, [pc, #172]	@ (80043c4 <TIM_Base_SetConfig+0x14c>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d007      	beq.n	800432a <TIM_Base_SetConfig+0xb2>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	4a2a      	ldr	r2, [pc, #168]	@ (80043c8 <TIM_Base_SetConfig+0x150>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d003      	beq.n	800432a <TIM_Base_SetConfig+0xb2>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a29      	ldr	r2, [pc, #164]	@ (80043cc <TIM_Base_SetConfig+0x154>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d108      	bne.n	800433c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004330:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	68db      	ldr	r3, [r3, #12]
 8004336:	68fa      	ldr	r2, [r7, #12]
 8004338:	4313      	orrs	r3, r2
 800433a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	695b      	ldr	r3, [r3, #20]
 8004346:	4313      	orrs	r3, r2
 8004348:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	68fa      	ldr	r2, [r7, #12]
 800434e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	689a      	ldr	r2, [r3, #8]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	4a10      	ldr	r2, [pc, #64]	@ (80043a4 <TIM_Base_SetConfig+0x12c>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d003      	beq.n	8004370 <TIM_Base_SetConfig+0xf8>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	4a12      	ldr	r2, [pc, #72]	@ (80043b4 <TIM_Base_SetConfig+0x13c>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d103      	bne.n	8004378 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	691a      	ldr	r2, [r3, #16]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2201      	movs	r2, #1
 800437c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	691b      	ldr	r3, [r3, #16]
 8004382:	f003 0301 	and.w	r3, r3, #1
 8004386:	2b01      	cmp	r3, #1
 8004388:	d105      	bne.n	8004396 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	691b      	ldr	r3, [r3, #16]
 800438e:	f023 0201 	bic.w	r2, r3, #1
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	611a      	str	r2, [r3, #16]
  }
}
 8004396:	bf00      	nop
 8004398:	3714      	adds	r7, #20
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr
 80043a2:	bf00      	nop
 80043a4:	40010000 	.word	0x40010000
 80043a8:	40000400 	.word	0x40000400
 80043ac:	40000800 	.word	0x40000800
 80043b0:	40000c00 	.word	0x40000c00
 80043b4:	40010400 	.word	0x40010400
 80043b8:	40014000 	.word	0x40014000
 80043bc:	40014400 	.word	0x40014400
 80043c0:	40014800 	.word	0x40014800
 80043c4:	40001800 	.word	0x40001800
 80043c8:	40001c00 	.word	0x40001c00
 80043cc:	40002000 	.word	0x40002000

080043d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b083      	sub	sp, #12
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80043d8:	bf00      	nop
 80043da:	370c      	adds	r7, #12
 80043dc:	46bd      	mov	sp, r7
 80043de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e2:	4770      	bx	lr

080043e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b083      	sub	sp, #12
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80043ec:	bf00      	nop
 80043ee:	370c      	adds	r7, #12
 80043f0:	46bd      	mov	sp, r7
 80043f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f6:	4770      	bx	lr

080043f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b082      	sub	sp, #8
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d101      	bne.n	800440a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e042      	b.n	8004490 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004410:	b2db      	uxtb	r3, r3
 8004412:	2b00      	cmp	r3, #0
 8004414:	d106      	bne.n	8004424 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2200      	movs	r2, #0
 800441a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f7fd ffb6 	bl	8002390 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2224      	movs	r2, #36	@ 0x24
 8004428:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	68da      	ldr	r2, [r3, #12]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800443a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800443c:	6878      	ldr	r0, [r7, #4]
 800443e:	f000 fdbd 	bl	8004fbc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	691a      	ldr	r2, [r3, #16]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004450:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	695a      	ldr	r2, [r3, #20]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004460:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	68da      	ldr	r2, [r3, #12]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004470:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2200      	movs	r2, #0
 8004476:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2220      	movs	r2, #32
 800447c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2220      	movs	r2, #32
 8004484:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2200      	movs	r2, #0
 800448c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800448e:	2300      	movs	r3, #0
}
 8004490:	4618      	mov	r0, r3
 8004492:	3708      	adds	r7, #8
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}

08004498 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b08a      	sub	sp, #40	@ 0x28
 800449c:	af02      	add	r7, sp, #8
 800449e:	60f8      	str	r0, [r7, #12]
 80044a0:	60b9      	str	r1, [r7, #8]
 80044a2:	603b      	str	r3, [r7, #0]
 80044a4:	4613      	mov	r3, r2
 80044a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80044a8:	2300      	movs	r3, #0
 80044aa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	2b20      	cmp	r3, #32
 80044b6:	d175      	bne.n	80045a4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d002      	beq.n	80044c4 <HAL_UART_Transmit+0x2c>
 80044be:	88fb      	ldrh	r3, [r7, #6]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d101      	bne.n	80044c8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	e06e      	b.n	80045a6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	2200      	movs	r2, #0
 80044cc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2221      	movs	r2, #33	@ 0x21
 80044d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80044d6:	f7fe f8ff 	bl	80026d8 <HAL_GetTick>
 80044da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	88fa      	ldrh	r2, [r7, #6]
 80044e0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	88fa      	ldrh	r2, [r7, #6]
 80044e6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044f0:	d108      	bne.n	8004504 <HAL_UART_Transmit+0x6c>
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	691b      	ldr	r3, [r3, #16]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d104      	bne.n	8004504 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80044fa:	2300      	movs	r3, #0
 80044fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	61bb      	str	r3, [r7, #24]
 8004502:	e003      	b.n	800450c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004508:	2300      	movs	r3, #0
 800450a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800450c:	e02e      	b.n	800456c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	9300      	str	r3, [sp, #0]
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	2200      	movs	r2, #0
 8004516:	2180      	movs	r1, #128	@ 0x80
 8004518:	68f8      	ldr	r0, [r7, #12]
 800451a:	f000 fb1f 	bl	8004b5c <UART_WaitOnFlagUntilTimeout>
 800451e:	4603      	mov	r3, r0
 8004520:	2b00      	cmp	r3, #0
 8004522:	d005      	beq.n	8004530 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2220      	movs	r2, #32
 8004528:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800452c:	2303      	movs	r3, #3
 800452e:	e03a      	b.n	80045a6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004530:	69fb      	ldr	r3, [r7, #28]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d10b      	bne.n	800454e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004536:	69bb      	ldr	r3, [r7, #24]
 8004538:	881b      	ldrh	r3, [r3, #0]
 800453a:	461a      	mov	r2, r3
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004544:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004546:	69bb      	ldr	r3, [r7, #24]
 8004548:	3302      	adds	r3, #2
 800454a:	61bb      	str	r3, [r7, #24]
 800454c:	e007      	b.n	800455e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800454e:	69fb      	ldr	r3, [r7, #28]
 8004550:	781a      	ldrb	r2, [r3, #0]
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004558:	69fb      	ldr	r3, [r7, #28]
 800455a:	3301      	adds	r3, #1
 800455c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004562:	b29b      	uxth	r3, r3
 8004564:	3b01      	subs	r3, #1
 8004566:	b29a      	uxth	r2, r3
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004570:	b29b      	uxth	r3, r3
 8004572:	2b00      	cmp	r3, #0
 8004574:	d1cb      	bne.n	800450e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	9300      	str	r3, [sp, #0]
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	2200      	movs	r2, #0
 800457e:	2140      	movs	r1, #64	@ 0x40
 8004580:	68f8      	ldr	r0, [r7, #12]
 8004582:	f000 faeb 	bl	8004b5c <UART_WaitOnFlagUntilTimeout>
 8004586:	4603      	mov	r3, r0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d005      	beq.n	8004598 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2220      	movs	r2, #32
 8004590:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004594:	2303      	movs	r3, #3
 8004596:	e006      	b.n	80045a6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2220      	movs	r2, #32
 800459c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80045a0:	2300      	movs	r3, #0
 80045a2:	e000      	b.n	80045a6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80045a4:	2302      	movs	r3, #2
  }
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	3720      	adds	r7, #32
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}

080045ae <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80045ae:	b580      	push	{r7, lr}
 80045b0:	b084      	sub	sp, #16
 80045b2:	af00      	add	r7, sp, #0
 80045b4:	60f8      	str	r0, [r7, #12]
 80045b6:	60b9      	str	r1, [r7, #8]
 80045b8:	4613      	mov	r3, r2
 80045ba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	2b20      	cmp	r3, #32
 80045c6:	d112      	bne.n	80045ee <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d002      	beq.n	80045d4 <HAL_UART_Receive_IT+0x26>
 80045ce:	88fb      	ldrh	r3, [r7, #6]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d101      	bne.n	80045d8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	e00b      	b.n	80045f0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2200      	movs	r2, #0
 80045dc:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80045de:	88fb      	ldrh	r3, [r7, #6]
 80045e0:	461a      	mov	r2, r3
 80045e2:	68b9      	ldr	r1, [r7, #8]
 80045e4:	68f8      	ldr	r0, [r7, #12]
 80045e6:	f000 fb12 	bl	8004c0e <UART_Start_Receive_IT>
 80045ea:	4603      	mov	r3, r0
 80045ec:	e000      	b.n	80045f0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80045ee:	2302      	movs	r3, #2
  }
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3710      	adds	r7, #16
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b0ba      	sub	sp, #232	@ 0xe8
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	68db      	ldr	r3, [r3, #12]
 8004610:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	695b      	ldr	r3, [r3, #20]
 800461a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800461e:	2300      	movs	r3, #0
 8004620:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004624:	2300      	movs	r3, #0
 8004626:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800462a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800462e:	f003 030f 	and.w	r3, r3, #15
 8004632:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004636:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800463a:	2b00      	cmp	r3, #0
 800463c:	d10f      	bne.n	800465e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800463e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004642:	f003 0320 	and.w	r3, r3, #32
 8004646:	2b00      	cmp	r3, #0
 8004648:	d009      	beq.n	800465e <HAL_UART_IRQHandler+0x66>
 800464a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800464e:	f003 0320 	and.w	r3, r3, #32
 8004652:	2b00      	cmp	r3, #0
 8004654:	d003      	beq.n	800465e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f000 fbf2 	bl	8004e40 <UART_Receive_IT>
      return;
 800465c:	e25b      	b.n	8004b16 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800465e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004662:	2b00      	cmp	r3, #0
 8004664:	f000 80de 	beq.w	8004824 <HAL_UART_IRQHandler+0x22c>
 8004668:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800466c:	f003 0301 	and.w	r3, r3, #1
 8004670:	2b00      	cmp	r3, #0
 8004672:	d106      	bne.n	8004682 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004674:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004678:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800467c:	2b00      	cmp	r3, #0
 800467e:	f000 80d1 	beq.w	8004824 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004682:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004686:	f003 0301 	and.w	r3, r3, #1
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00b      	beq.n	80046a6 <HAL_UART_IRQHandler+0xae>
 800468e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004692:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004696:	2b00      	cmp	r3, #0
 8004698:	d005      	beq.n	80046a6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800469e:	f043 0201 	orr.w	r2, r3, #1
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80046a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046aa:	f003 0304 	and.w	r3, r3, #4
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d00b      	beq.n	80046ca <HAL_UART_IRQHandler+0xd2>
 80046b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80046b6:	f003 0301 	and.w	r3, r3, #1
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d005      	beq.n	80046ca <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046c2:	f043 0202 	orr.w	r2, r3, #2
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80046ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046ce:	f003 0302 	and.w	r3, r3, #2
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d00b      	beq.n	80046ee <HAL_UART_IRQHandler+0xf6>
 80046d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80046da:	f003 0301 	and.w	r3, r3, #1
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d005      	beq.n	80046ee <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046e6:	f043 0204 	orr.w	r2, r3, #4
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80046ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046f2:	f003 0308 	and.w	r3, r3, #8
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d011      	beq.n	800471e <HAL_UART_IRQHandler+0x126>
 80046fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046fe:	f003 0320 	and.w	r3, r3, #32
 8004702:	2b00      	cmp	r3, #0
 8004704:	d105      	bne.n	8004712 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004706:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800470a:	f003 0301 	and.w	r3, r3, #1
 800470e:	2b00      	cmp	r3, #0
 8004710:	d005      	beq.n	800471e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004716:	f043 0208 	orr.w	r2, r3, #8
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004722:	2b00      	cmp	r3, #0
 8004724:	f000 81f2 	beq.w	8004b0c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004728:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800472c:	f003 0320 	and.w	r3, r3, #32
 8004730:	2b00      	cmp	r3, #0
 8004732:	d008      	beq.n	8004746 <HAL_UART_IRQHandler+0x14e>
 8004734:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004738:	f003 0320 	and.w	r3, r3, #32
 800473c:	2b00      	cmp	r3, #0
 800473e:	d002      	beq.n	8004746 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004740:	6878      	ldr	r0, [r7, #4]
 8004742:	f000 fb7d 	bl	8004e40 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	695b      	ldr	r3, [r3, #20]
 800474c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004750:	2b40      	cmp	r3, #64	@ 0x40
 8004752:	bf0c      	ite	eq
 8004754:	2301      	moveq	r3, #1
 8004756:	2300      	movne	r3, #0
 8004758:	b2db      	uxtb	r3, r3
 800475a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004762:	f003 0308 	and.w	r3, r3, #8
 8004766:	2b00      	cmp	r3, #0
 8004768:	d103      	bne.n	8004772 <HAL_UART_IRQHandler+0x17a>
 800476a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800476e:	2b00      	cmp	r3, #0
 8004770:	d04f      	beq.n	8004812 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f000 fa85 	bl	8004c82 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	695b      	ldr	r3, [r3, #20]
 800477e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004782:	2b40      	cmp	r3, #64	@ 0x40
 8004784:	d141      	bne.n	800480a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	3314      	adds	r3, #20
 800478c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004790:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004794:	e853 3f00 	ldrex	r3, [r3]
 8004798:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800479c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80047a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80047a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	3314      	adds	r3, #20
 80047ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80047b2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80047b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80047be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80047c2:	e841 2300 	strex	r3, r2, [r1]
 80047c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80047ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d1d9      	bne.n	8004786 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d013      	beq.n	8004802 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047de:	4a7e      	ldr	r2, [pc, #504]	@ (80049d8 <HAL_UART_IRQHandler+0x3e0>)
 80047e0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047e6:	4618      	mov	r0, r3
 80047e8:	f7fe f8d4 	bl	8002994 <HAL_DMA_Abort_IT>
 80047ec:	4603      	mov	r3, r0
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d016      	beq.n	8004820 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047f8:	687a      	ldr	r2, [r7, #4]
 80047fa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80047fc:	4610      	mov	r0, r2
 80047fe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004800:	e00e      	b.n	8004820 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f000 f994 	bl	8004b30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004808:	e00a      	b.n	8004820 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f000 f990 	bl	8004b30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004810:	e006      	b.n	8004820 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	f000 f98c 	bl	8004b30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2200      	movs	r2, #0
 800481c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800481e:	e175      	b.n	8004b0c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004820:	bf00      	nop
    return;
 8004822:	e173      	b.n	8004b0c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004828:	2b01      	cmp	r3, #1
 800482a:	f040 814f 	bne.w	8004acc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800482e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004832:	f003 0310 	and.w	r3, r3, #16
 8004836:	2b00      	cmp	r3, #0
 8004838:	f000 8148 	beq.w	8004acc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800483c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004840:	f003 0310 	and.w	r3, r3, #16
 8004844:	2b00      	cmp	r3, #0
 8004846:	f000 8141 	beq.w	8004acc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800484a:	2300      	movs	r3, #0
 800484c:	60bb      	str	r3, [r7, #8]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	60bb      	str	r3, [r7, #8]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	60bb      	str	r3, [r7, #8]
 800485e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	695b      	ldr	r3, [r3, #20]
 8004866:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800486a:	2b40      	cmp	r3, #64	@ 0x40
 800486c:	f040 80b6 	bne.w	80049dc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800487c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004880:	2b00      	cmp	r3, #0
 8004882:	f000 8145 	beq.w	8004b10 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800488a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800488e:	429a      	cmp	r2, r3
 8004890:	f080 813e 	bcs.w	8004b10 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800489a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048a0:	69db      	ldr	r3, [r3, #28]
 80048a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048a6:	f000 8088 	beq.w	80049ba <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	330c      	adds	r3, #12
 80048b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80048b8:	e853 3f00 	ldrex	r3, [r3]
 80048bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80048c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80048c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80048c8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	330c      	adds	r3, #12
 80048d2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80048d6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80048da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048de:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80048e2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80048e6:	e841 2300 	strex	r3, r2, [r1]
 80048ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80048ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d1d9      	bne.n	80048aa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	3314      	adds	r3, #20
 80048fc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004900:	e853 3f00 	ldrex	r3, [r3]
 8004904:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004906:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004908:	f023 0301 	bic.w	r3, r3, #1
 800490c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	3314      	adds	r3, #20
 8004916:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800491a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800491e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004920:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004922:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004926:	e841 2300 	strex	r3, r2, [r1]
 800492a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800492c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800492e:	2b00      	cmp	r3, #0
 8004930:	d1e1      	bne.n	80048f6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	3314      	adds	r3, #20
 8004938:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800493a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800493c:	e853 3f00 	ldrex	r3, [r3]
 8004940:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004942:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004944:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004948:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	3314      	adds	r3, #20
 8004952:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004956:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004958:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800495a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800495c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800495e:	e841 2300 	strex	r3, r2, [r1]
 8004962:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004964:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004966:	2b00      	cmp	r3, #0
 8004968:	d1e3      	bne.n	8004932 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2220      	movs	r2, #32
 800496e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2200      	movs	r2, #0
 8004976:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	330c      	adds	r3, #12
 800497e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004980:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004982:	e853 3f00 	ldrex	r3, [r3]
 8004986:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004988:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800498a:	f023 0310 	bic.w	r3, r3, #16
 800498e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	330c      	adds	r3, #12
 8004998:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800499c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800499e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049a0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80049a2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80049a4:	e841 2300 	strex	r3, r2, [r1]
 80049a8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80049aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d1e3      	bne.n	8004978 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049b4:	4618      	mov	r0, r3
 80049b6:	f7fd ff7d 	bl	80028b4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2202      	movs	r2, #2
 80049be:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80049c8:	b29b      	uxth	r3, r3
 80049ca:	1ad3      	subs	r3, r2, r3
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	4619      	mov	r1, r3
 80049d0:	6878      	ldr	r0, [r7, #4]
 80049d2:	f000 f8b7 	bl	8004b44 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80049d6:	e09b      	b.n	8004b10 <HAL_UART_IRQHandler+0x518>
 80049d8:	08004d49 	.word	0x08004d49
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80049e4:	b29b      	uxth	r3, r3
 80049e6:	1ad3      	subs	r3, r2, r3
 80049e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80049f0:	b29b      	uxth	r3, r3
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	f000 808e 	beq.w	8004b14 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80049f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	f000 8089 	beq.w	8004b14 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	330c      	adds	r3, #12
 8004a08:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a0c:	e853 3f00 	ldrex	r3, [r3]
 8004a10:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004a12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a18:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	330c      	adds	r3, #12
 8004a22:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004a26:	647a      	str	r2, [r7, #68]	@ 0x44
 8004a28:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a2a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004a2c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a2e:	e841 2300 	strex	r3, r2, [r1]
 8004a32:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004a34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d1e3      	bne.n	8004a02 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	3314      	adds	r3, #20
 8004a40:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a44:	e853 3f00 	ldrex	r3, [r3]
 8004a48:	623b      	str	r3, [r7, #32]
   return(result);
 8004a4a:	6a3b      	ldr	r3, [r7, #32]
 8004a4c:	f023 0301 	bic.w	r3, r3, #1
 8004a50:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	3314      	adds	r3, #20
 8004a5a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004a5e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004a60:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004a64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a66:	e841 2300 	strex	r3, r2, [r1]
 8004a6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004a6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d1e3      	bne.n	8004a3a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2220      	movs	r2, #32
 8004a76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	330c      	adds	r3, #12
 8004a86:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	e853 3f00 	ldrex	r3, [r3]
 8004a8e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f023 0310 	bic.w	r3, r3, #16
 8004a96:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	330c      	adds	r3, #12
 8004aa0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004aa4:	61fa      	str	r2, [r7, #28]
 8004aa6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aa8:	69b9      	ldr	r1, [r7, #24]
 8004aaa:	69fa      	ldr	r2, [r7, #28]
 8004aac:	e841 2300 	strex	r3, r2, [r1]
 8004ab0:	617b      	str	r3, [r7, #20]
   return(result);
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d1e3      	bne.n	8004a80 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2202      	movs	r2, #2
 8004abc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004abe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004ac2:	4619      	mov	r1, r3
 8004ac4:	6878      	ldr	r0, [r7, #4]
 8004ac6:	f000 f83d 	bl	8004b44 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004aca:	e023      	b.n	8004b14 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004acc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ad0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d009      	beq.n	8004aec <HAL_UART_IRQHandler+0x4f4>
 8004ad8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004adc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d003      	beq.n	8004aec <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004ae4:	6878      	ldr	r0, [r7, #4]
 8004ae6:	f000 f943 	bl	8004d70 <UART_Transmit_IT>
    return;
 8004aea:	e014      	b.n	8004b16 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004aec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004af0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d00e      	beq.n	8004b16 <HAL_UART_IRQHandler+0x51e>
 8004af8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004afc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d008      	beq.n	8004b16 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	f000 f983 	bl	8004e10 <UART_EndTransmit_IT>
    return;
 8004b0a:	e004      	b.n	8004b16 <HAL_UART_IRQHandler+0x51e>
    return;
 8004b0c:	bf00      	nop
 8004b0e:	e002      	b.n	8004b16 <HAL_UART_IRQHandler+0x51e>
      return;
 8004b10:	bf00      	nop
 8004b12:	e000      	b.n	8004b16 <HAL_UART_IRQHandler+0x51e>
      return;
 8004b14:	bf00      	nop
  }
}
 8004b16:	37e8      	adds	r7, #232	@ 0xe8
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}

08004b1c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b083      	sub	sp, #12
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004b24:	bf00      	nop
 8004b26:	370c      	adds	r7, #12
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr

08004b30 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b083      	sub	sp, #12
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004b38:	bf00      	nop
 8004b3a:	370c      	adds	r7, #12
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr

08004b44 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b083      	sub	sp, #12
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
 8004b4c:	460b      	mov	r3, r1
 8004b4e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004b50:	bf00      	nop
 8004b52:	370c      	adds	r7, #12
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr

08004b5c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b086      	sub	sp, #24
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	60f8      	str	r0, [r7, #12]
 8004b64:	60b9      	str	r1, [r7, #8]
 8004b66:	603b      	str	r3, [r7, #0]
 8004b68:	4613      	mov	r3, r2
 8004b6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b6c:	e03b      	b.n	8004be6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b6e:	6a3b      	ldr	r3, [r7, #32]
 8004b70:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b74:	d037      	beq.n	8004be6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b76:	f7fd fdaf 	bl	80026d8 <HAL_GetTick>
 8004b7a:	4602      	mov	r2, r0
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	1ad3      	subs	r3, r2, r3
 8004b80:	6a3a      	ldr	r2, [r7, #32]
 8004b82:	429a      	cmp	r2, r3
 8004b84:	d302      	bcc.n	8004b8c <UART_WaitOnFlagUntilTimeout+0x30>
 8004b86:	6a3b      	ldr	r3, [r7, #32]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d101      	bne.n	8004b90 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004b8c:	2303      	movs	r3, #3
 8004b8e:	e03a      	b.n	8004c06 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	68db      	ldr	r3, [r3, #12]
 8004b96:	f003 0304 	and.w	r3, r3, #4
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d023      	beq.n	8004be6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	2b80      	cmp	r3, #128	@ 0x80
 8004ba2:	d020      	beq.n	8004be6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	2b40      	cmp	r3, #64	@ 0x40
 8004ba8:	d01d      	beq.n	8004be6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f003 0308 	and.w	r3, r3, #8
 8004bb4:	2b08      	cmp	r3, #8
 8004bb6:	d116      	bne.n	8004be6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004bb8:	2300      	movs	r3, #0
 8004bba:	617b      	str	r3, [r7, #20]
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	617b      	str	r3, [r7, #20]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	617b      	str	r3, [r7, #20]
 8004bcc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004bce:	68f8      	ldr	r0, [r7, #12]
 8004bd0:	f000 f857 	bl	8004c82 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2208      	movs	r2, #8
 8004bd8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e00f      	b.n	8004c06 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	4013      	ands	r3, r2
 8004bf0:	68ba      	ldr	r2, [r7, #8]
 8004bf2:	429a      	cmp	r2, r3
 8004bf4:	bf0c      	ite	eq
 8004bf6:	2301      	moveq	r3, #1
 8004bf8:	2300      	movne	r3, #0
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	461a      	mov	r2, r3
 8004bfe:	79fb      	ldrb	r3, [r7, #7]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d0b4      	beq.n	8004b6e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c04:	2300      	movs	r3, #0
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3718      	adds	r7, #24
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}

08004c0e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c0e:	b480      	push	{r7}
 8004c10:	b085      	sub	sp, #20
 8004c12:	af00      	add	r7, sp, #0
 8004c14:	60f8      	str	r0, [r7, #12]
 8004c16:	60b9      	str	r1, [r7, #8]
 8004c18:	4613      	mov	r3, r2
 8004c1a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	68ba      	ldr	r2, [r7, #8]
 8004c20:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	88fa      	ldrh	r2, [r7, #6]
 8004c26:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	88fa      	ldrh	r2, [r7, #6]
 8004c2c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2200      	movs	r2, #0
 8004c32:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2222      	movs	r2, #34	@ 0x22
 8004c38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	691b      	ldr	r3, [r3, #16]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d007      	beq.n	8004c54 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	68da      	ldr	r2, [r3, #12]
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c52:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	695a      	ldr	r2, [r3, #20]
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f042 0201 	orr.w	r2, r2, #1
 8004c62:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	68da      	ldr	r2, [r3, #12]
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f042 0220 	orr.w	r2, r2, #32
 8004c72:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004c74:	2300      	movs	r3, #0
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3714      	adds	r7, #20
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr

08004c82 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c82:	b480      	push	{r7}
 8004c84:	b095      	sub	sp, #84	@ 0x54
 8004c86:	af00      	add	r7, sp, #0
 8004c88:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	330c      	adds	r3, #12
 8004c90:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c94:	e853 3f00 	ldrex	r3, [r3]
 8004c98:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c9c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ca0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	330c      	adds	r3, #12
 8004ca8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004caa:	643a      	str	r2, [r7, #64]	@ 0x40
 8004cac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004cb0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004cb2:	e841 2300 	strex	r3, r2, [r1]
 8004cb6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004cb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d1e5      	bne.n	8004c8a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	3314      	adds	r3, #20
 8004cc4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cc6:	6a3b      	ldr	r3, [r7, #32]
 8004cc8:	e853 3f00 	ldrex	r3, [r3]
 8004ccc:	61fb      	str	r3, [r7, #28]
   return(result);
 8004cce:	69fb      	ldr	r3, [r7, #28]
 8004cd0:	f023 0301 	bic.w	r3, r3, #1
 8004cd4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	3314      	adds	r3, #20
 8004cdc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004cde:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ce2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ce4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ce6:	e841 2300 	strex	r3, r2, [r1]
 8004cea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d1e5      	bne.n	8004cbe <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cf6:	2b01      	cmp	r3, #1
 8004cf8:	d119      	bne.n	8004d2e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	330c      	adds	r3, #12
 8004d00:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	e853 3f00 	ldrex	r3, [r3]
 8004d08:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	f023 0310 	bic.w	r3, r3, #16
 8004d10:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	330c      	adds	r3, #12
 8004d18:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d1a:	61ba      	str	r2, [r7, #24]
 8004d1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d1e:	6979      	ldr	r1, [r7, #20]
 8004d20:	69ba      	ldr	r2, [r7, #24]
 8004d22:	e841 2300 	strex	r3, r2, [r1]
 8004d26:	613b      	str	r3, [r7, #16]
   return(result);
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d1e5      	bne.n	8004cfa <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2220      	movs	r2, #32
 8004d32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004d3c:	bf00      	nop
 8004d3e:	3754      	adds	r7, #84	@ 0x54
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr

08004d48 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b084      	sub	sp, #16
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d54:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004d62:	68f8      	ldr	r0, [r7, #12]
 8004d64:	f7ff fee4 	bl	8004b30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004d68:	bf00      	nop
 8004d6a:	3710      	adds	r7, #16
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}

08004d70 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b085      	sub	sp, #20
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d7e:	b2db      	uxtb	r3, r3
 8004d80:	2b21      	cmp	r3, #33	@ 0x21
 8004d82:	d13e      	bne.n	8004e02 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d8c:	d114      	bne.n	8004db8 <UART_Transmit_IT+0x48>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	691b      	ldr	r3, [r3, #16]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d110      	bne.n	8004db8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6a1b      	ldr	r3, [r3, #32]
 8004d9a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	881b      	ldrh	r3, [r3, #0]
 8004da0:	461a      	mov	r2, r3
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004daa:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6a1b      	ldr	r3, [r3, #32]
 8004db0:	1c9a      	adds	r2, r3, #2
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	621a      	str	r2, [r3, #32]
 8004db6:	e008      	b.n	8004dca <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6a1b      	ldr	r3, [r3, #32]
 8004dbc:	1c59      	adds	r1, r3, #1
 8004dbe:	687a      	ldr	r2, [r7, #4]
 8004dc0:	6211      	str	r1, [r2, #32]
 8004dc2:	781a      	ldrb	r2, [r3, #0]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004dce:	b29b      	uxth	r3, r3
 8004dd0:	3b01      	subs	r3, #1
 8004dd2:	b29b      	uxth	r3, r3
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	4619      	mov	r1, r3
 8004dd8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d10f      	bne.n	8004dfe <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	68da      	ldr	r2, [r3, #12]
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004dec:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	68da      	ldr	r2, [r3, #12]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004dfc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	e000      	b.n	8004e04 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004e02:	2302      	movs	r3, #2
  }
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	3714      	adds	r7, #20
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0e:	4770      	bx	lr

08004e10 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b082      	sub	sp, #8
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68da      	ldr	r2, [r3, #12]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e26:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2220      	movs	r2, #32
 8004e2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004e30:	6878      	ldr	r0, [r7, #4]
 8004e32:	f7ff fe73 	bl	8004b1c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004e36:	2300      	movs	r3, #0
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	3708      	adds	r7, #8
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}

08004e40 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b08c      	sub	sp, #48	@ 0x30
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004e4e:	b2db      	uxtb	r3, r3
 8004e50:	2b22      	cmp	r3, #34	@ 0x22
 8004e52:	f040 80ae 	bne.w	8004fb2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e5e:	d117      	bne.n	8004e90 <UART_Receive_IT+0x50>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	691b      	ldr	r3, [r3, #16]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d113      	bne.n	8004e90 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e70:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	b29b      	uxth	r3, r3
 8004e7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e7e:	b29a      	uxth	r2, r3
 8004e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e82:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e88:	1c9a      	adds	r2, r3, #2
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	629a      	str	r2, [r3, #40]	@ 0x28
 8004e8e:	e026      	b.n	8004ede <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004e96:	2300      	movs	r3, #0
 8004e98:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ea2:	d007      	beq.n	8004eb4 <UART_Receive_IT+0x74>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d10a      	bne.n	8004ec2 <UART_Receive_IT+0x82>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	691b      	ldr	r3, [r3, #16]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d106      	bne.n	8004ec2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	b2da      	uxtb	r2, r3
 8004ebc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ebe:	701a      	strb	r2, [r3, #0]
 8004ec0:	e008      	b.n	8004ed4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	b2db      	uxtb	r3, r3
 8004eca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ece:	b2da      	uxtb	r2, r3
 8004ed0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ed2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ed8:	1c5a      	adds	r2, r3, #1
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004ee2:	b29b      	uxth	r3, r3
 8004ee4:	3b01      	subs	r3, #1
 8004ee6:	b29b      	uxth	r3, r3
 8004ee8:	687a      	ldr	r2, [r7, #4]
 8004eea:	4619      	mov	r1, r3
 8004eec:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d15d      	bne.n	8004fae <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	68da      	ldr	r2, [r3, #12]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f022 0220 	bic.w	r2, r2, #32
 8004f00:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	68da      	ldr	r2, [r3, #12]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004f10:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	695a      	ldr	r2, [r3, #20]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f022 0201 	bic.w	r2, r2, #1
 8004f20:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2220      	movs	r2, #32
 8004f26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d135      	bne.n	8004fa4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	330c      	adds	r3, #12
 8004f44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	e853 3f00 	ldrex	r3, [r3]
 8004f4c:	613b      	str	r3, [r7, #16]
   return(result);
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	f023 0310 	bic.w	r3, r3, #16
 8004f54:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	330c      	adds	r3, #12
 8004f5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f5e:	623a      	str	r2, [r7, #32]
 8004f60:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f62:	69f9      	ldr	r1, [r7, #28]
 8004f64:	6a3a      	ldr	r2, [r7, #32]
 8004f66:	e841 2300 	strex	r3, r2, [r1]
 8004f6a:	61bb      	str	r3, [r7, #24]
   return(result);
 8004f6c:	69bb      	ldr	r3, [r7, #24]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d1e5      	bne.n	8004f3e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f003 0310 	and.w	r3, r3, #16
 8004f7c:	2b10      	cmp	r3, #16
 8004f7e:	d10a      	bne.n	8004f96 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004f80:	2300      	movs	r3, #0
 8004f82:	60fb      	str	r3, [r7, #12]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	60fb      	str	r3, [r7, #12]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	60fb      	str	r3, [r7, #12]
 8004f94:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004f9a:	4619      	mov	r1, r3
 8004f9c:	6878      	ldr	r0, [r7, #4]
 8004f9e:	f7ff fdd1 	bl	8004b44 <HAL_UARTEx_RxEventCallback>
 8004fa2:	e002      	b.n	8004faa <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004fa4:	6878      	ldr	r0, [r7, #4]
 8004fa6:	f7fd f935 	bl	8002214 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004faa:	2300      	movs	r3, #0
 8004fac:	e002      	b.n	8004fb4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	e000      	b.n	8004fb4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004fb2:	2302      	movs	r3, #2
  }
}
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	3730      	adds	r7, #48	@ 0x30
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bd80      	pop	{r7, pc}

08004fbc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004fbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004fc0:	b0c0      	sub	sp, #256	@ 0x100
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	691b      	ldr	r3, [r3, #16]
 8004fd0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fd8:	68d9      	ldr	r1, [r3, #12]
 8004fda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fde:	681a      	ldr	r2, [r3, #0]
 8004fe0:	ea40 0301 	orr.w	r3, r0, r1
 8004fe4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004fe6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fea:	689a      	ldr	r2, [r3, #8]
 8004fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ff0:	691b      	ldr	r3, [r3, #16]
 8004ff2:	431a      	orrs	r2, r3
 8004ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ff8:	695b      	ldr	r3, [r3, #20]
 8004ffa:	431a      	orrs	r2, r3
 8004ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005000:	69db      	ldr	r3, [r3, #28]
 8005002:	4313      	orrs	r3, r2
 8005004:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	68db      	ldr	r3, [r3, #12]
 8005010:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005014:	f021 010c 	bic.w	r1, r1, #12
 8005018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005022:	430b      	orrs	r3, r1
 8005024:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005026:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	695b      	ldr	r3, [r3, #20]
 800502e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005032:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005036:	6999      	ldr	r1, [r3, #24]
 8005038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800503c:	681a      	ldr	r2, [r3, #0]
 800503e:	ea40 0301 	orr.w	r3, r0, r1
 8005042:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	4b8f      	ldr	r3, [pc, #572]	@ (8005288 <UART_SetConfig+0x2cc>)
 800504c:	429a      	cmp	r2, r3
 800504e:	d005      	beq.n	800505c <UART_SetConfig+0xa0>
 8005050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005054:	681a      	ldr	r2, [r3, #0]
 8005056:	4b8d      	ldr	r3, [pc, #564]	@ (800528c <UART_SetConfig+0x2d0>)
 8005058:	429a      	cmp	r2, r3
 800505a:	d104      	bne.n	8005066 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800505c:	f7fe faf6 	bl	800364c <HAL_RCC_GetPCLK2Freq>
 8005060:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005064:	e003      	b.n	800506e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005066:	f7fe fadd 	bl	8003624 <HAL_RCC_GetPCLK1Freq>
 800506a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800506e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005072:	69db      	ldr	r3, [r3, #28]
 8005074:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005078:	f040 810c 	bne.w	8005294 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800507c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005080:	2200      	movs	r2, #0
 8005082:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005086:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800508a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800508e:	4622      	mov	r2, r4
 8005090:	462b      	mov	r3, r5
 8005092:	1891      	adds	r1, r2, r2
 8005094:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005096:	415b      	adcs	r3, r3
 8005098:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800509a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800509e:	4621      	mov	r1, r4
 80050a0:	eb12 0801 	adds.w	r8, r2, r1
 80050a4:	4629      	mov	r1, r5
 80050a6:	eb43 0901 	adc.w	r9, r3, r1
 80050aa:	f04f 0200 	mov.w	r2, #0
 80050ae:	f04f 0300 	mov.w	r3, #0
 80050b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80050b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80050ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80050be:	4690      	mov	r8, r2
 80050c0:	4699      	mov	r9, r3
 80050c2:	4623      	mov	r3, r4
 80050c4:	eb18 0303 	adds.w	r3, r8, r3
 80050c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80050cc:	462b      	mov	r3, r5
 80050ce:	eb49 0303 	adc.w	r3, r9, r3
 80050d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80050d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	2200      	movs	r2, #0
 80050de:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80050e2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80050e6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80050ea:	460b      	mov	r3, r1
 80050ec:	18db      	adds	r3, r3, r3
 80050ee:	653b      	str	r3, [r7, #80]	@ 0x50
 80050f0:	4613      	mov	r3, r2
 80050f2:	eb42 0303 	adc.w	r3, r2, r3
 80050f6:	657b      	str	r3, [r7, #84]	@ 0x54
 80050f8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80050fc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005100:	f7fb fcc4 	bl	8000a8c <__aeabi_uldivmod>
 8005104:	4602      	mov	r2, r0
 8005106:	460b      	mov	r3, r1
 8005108:	4b61      	ldr	r3, [pc, #388]	@ (8005290 <UART_SetConfig+0x2d4>)
 800510a:	fba3 2302 	umull	r2, r3, r3, r2
 800510e:	095b      	lsrs	r3, r3, #5
 8005110:	011c      	lsls	r4, r3, #4
 8005112:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005116:	2200      	movs	r2, #0
 8005118:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800511c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005120:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005124:	4642      	mov	r2, r8
 8005126:	464b      	mov	r3, r9
 8005128:	1891      	adds	r1, r2, r2
 800512a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800512c:	415b      	adcs	r3, r3
 800512e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005130:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005134:	4641      	mov	r1, r8
 8005136:	eb12 0a01 	adds.w	sl, r2, r1
 800513a:	4649      	mov	r1, r9
 800513c:	eb43 0b01 	adc.w	fp, r3, r1
 8005140:	f04f 0200 	mov.w	r2, #0
 8005144:	f04f 0300 	mov.w	r3, #0
 8005148:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800514c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005150:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005154:	4692      	mov	sl, r2
 8005156:	469b      	mov	fp, r3
 8005158:	4643      	mov	r3, r8
 800515a:	eb1a 0303 	adds.w	r3, sl, r3
 800515e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005162:	464b      	mov	r3, r9
 8005164:	eb4b 0303 	adc.w	r3, fp, r3
 8005168:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800516c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	2200      	movs	r2, #0
 8005174:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005178:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800517c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005180:	460b      	mov	r3, r1
 8005182:	18db      	adds	r3, r3, r3
 8005184:	643b      	str	r3, [r7, #64]	@ 0x40
 8005186:	4613      	mov	r3, r2
 8005188:	eb42 0303 	adc.w	r3, r2, r3
 800518c:	647b      	str	r3, [r7, #68]	@ 0x44
 800518e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005192:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005196:	f7fb fc79 	bl	8000a8c <__aeabi_uldivmod>
 800519a:	4602      	mov	r2, r0
 800519c:	460b      	mov	r3, r1
 800519e:	4611      	mov	r1, r2
 80051a0:	4b3b      	ldr	r3, [pc, #236]	@ (8005290 <UART_SetConfig+0x2d4>)
 80051a2:	fba3 2301 	umull	r2, r3, r3, r1
 80051a6:	095b      	lsrs	r3, r3, #5
 80051a8:	2264      	movs	r2, #100	@ 0x64
 80051aa:	fb02 f303 	mul.w	r3, r2, r3
 80051ae:	1acb      	subs	r3, r1, r3
 80051b0:	00db      	lsls	r3, r3, #3
 80051b2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80051b6:	4b36      	ldr	r3, [pc, #216]	@ (8005290 <UART_SetConfig+0x2d4>)
 80051b8:	fba3 2302 	umull	r2, r3, r3, r2
 80051bc:	095b      	lsrs	r3, r3, #5
 80051be:	005b      	lsls	r3, r3, #1
 80051c0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80051c4:	441c      	add	r4, r3
 80051c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051ca:	2200      	movs	r2, #0
 80051cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80051d0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80051d4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80051d8:	4642      	mov	r2, r8
 80051da:	464b      	mov	r3, r9
 80051dc:	1891      	adds	r1, r2, r2
 80051de:	63b9      	str	r1, [r7, #56]	@ 0x38
 80051e0:	415b      	adcs	r3, r3
 80051e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80051e4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80051e8:	4641      	mov	r1, r8
 80051ea:	1851      	adds	r1, r2, r1
 80051ec:	6339      	str	r1, [r7, #48]	@ 0x30
 80051ee:	4649      	mov	r1, r9
 80051f0:	414b      	adcs	r3, r1
 80051f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80051f4:	f04f 0200 	mov.w	r2, #0
 80051f8:	f04f 0300 	mov.w	r3, #0
 80051fc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005200:	4659      	mov	r1, fp
 8005202:	00cb      	lsls	r3, r1, #3
 8005204:	4651      	mov	r1, sl
 8005206:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800520a:	4651      	mov	r1, sl
 800520c:	00ca      	lsls	r2, r1, #3
 800520e:	4610      	mov	r0, r2
 8005210:	4619      	mov	r1, r3
 8005212:	4603      	mov	r3, r0
 8005214:	4642      	mov	r2, r8
 8005216:	189b      	adds	r3, r3, r2
 8005218:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800521c:	464b      	mov	r3, r9
 800521e:	460a      	mov	r2, r1
 8005220:	eb42 0303 	adc.w	r3, r2, r3
 8005224:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	2200      	movs	r2, #0
 8005230:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005234:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005238:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800523c:	460b      	mov	r3, r1
 800523e:	18db      	adds	r3, r3, r3
 8005240:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005242:	4613      	mov	r3, r2
 8005244:	eb42 0303 	adc.w	r3, r2, r3
 8005248:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800524a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800524e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005252:	f7fb fc1b 	bl	8000a8c <__aeabi_uldivmod>
 8005256:	4602      	mov	r2, r0
 8005258:	460b      	mov	r3, r1
 800525a:	4b0d      	ldr	r3, [pc, #52]	@ (8005290 <UART_SetConfig+0x2d4>)
 800525c:	fba3 1302 	umull	r1, r3, r3, r2
 8005260:	095b      	lsrs	r3, r3, #5
 8005262:	2164      	movs	r1, #100	@ 0x64
 8005264:	fb01 f303 	mul.w	r3, r1, r3
 8005268:	1ad3      	subs	r3, r2, r3
 800526a:	00db      	lsls	r3, r3, #3
 800526c:	3332      	adds	r3, #50	@ 0x32
 800526e:	4a08      	ldr	r2, [pc, #32]	@ (8005290 <UART_SetConfig+0x2d4>)
 8005270:	fba2 2303 	umull	r2, r3, r2, r3
 8005274:	095b      	lsrs	r3, r3, #5
 8005276:	f003 0207 	and.w	r2, r3, #7
 800527a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4422      	add	r2, r4
 8005282:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005284:	e106      	b.n	8005494 <UART_SetConfig+0x4d8>
 8005286:	bf00      	nop
 8005288:	40011000 	.word	0x40011000
 800528c:	40011400 	.word	0x40011400
 8005290:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005294:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005298:	2200      	movs	r2, #0
 800529a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800529e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80052a2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80052a6:	4642      	mov	r2, r8
 80052a8:	464b      	mov	r3, r9
 80052aa:	1891      	adds	r1, r2, r2
 80052ac:	6239      	str	r1, [r7, #32]
 80052ae:	415b      	adcs	r3, r3
 80052b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80052b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80052b6:	4641      	mov	r1, r8
 80052b8:	1854      	adds	r4, r2, r1
 80052ba:	4649      	mov	r1, r9
 80052bc:	eb43 0501 	adc.w	r5, r3, r1
 80052c0:	f04f 0200 	mov.w	r2, #0
 80052c4:	f04f 0300 	mov.w	r3, #0
 80052c8:	00eb      	lsls	r3, r5, #3
 80052ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80052ce:	00e2      	lsls	r2, r4, #3
 80052d0:	4614      	mov	r4, r2
 80052d2:	461d      	mov	r5, r3
 80052d4:	4643      	mov	r3, r8
 80052d6:	18e3      	adds	r3, r4, r3
 80052d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80052dc:	464b      	mov	r3, r9
 80052de:	eb45 0303 	adc.w	r3, r5, r3
 80052e2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80052e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	2200      	movs	r2, #0
 80052ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80052f2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80052f6:	f04f 0200 	mov.w	r2, #0
 80052fa:	f04f 0300 	mov.w	r3, #0
 80052fe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005302:	4629      	mov	r1, r5
 8005304:	008b      	lsls	r3, r1, #2
 8005306:	4621      	mov	r1, r4
 8005308:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800530c:	4621      	mov	r1, r4
 800530e:	008a      	lsls	r2, r1, #2
 8005310:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005314:	f7fb fbba 	bl	8000a8c <__aeabi_uldivmod>
 8005318:	4602      	mov	r2, r0
 800531a:	460b      	mov	r3, r1
 800531c:	4b60      	ldr	r3, [pc, #384]	@ (80054a0 <UART_SetConfig+0x4e4>)
 800531e:	fba3 2302 	umull	r2, r3, r3, r2
 8005322:	095b      	lsrs	r3, r3, #5
 8005324:	011c      	lsls	r4, r3, #4
 8005326:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800532a:	2200      	movs	r2, #0
 800532c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005330:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005334:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005338:	4642      	mov	r2, r8
 800533a:	464b      	mov	r3, r9
 800533c:	1891      	adds	r1, r2, r2
 800533e:	61b9      	str	r1, [r7, #24]
 8005340:	415b      	adcs	r3, r3
 8005342:	61fb      	str	r3, [r7, #28]
 8005344:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005348:	4641      	mov	r1, r8
 800534a:	1851      	adds	r1, r2, r1
 800534c:	6139      	str	r1, [r7, #16]
 800534e:	4649      	mov	r1, r9
 8005350:	414b      	adcs	r3, r1
 8005352:	617b      	str	r3, [r7, #20]
 8005354:	f04f 0200 	mov.w	r2, #0
 8005358:	f04f 0300 	mov.w	r3, #0
 800535c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005360:	4659      	mov	r1, fp
 8005362:	00cb      	lsls	r3, r1, #3
 8005364:	4651      	mov	r1, sl
 8005366:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800536a:	4651      	mov	r1, sl
 800536c:	00ca      	lsls	r2, r1, #3
 800536e:	4610      	mov	r0, r2
 8005370:	4619      	mov	r1, r3
 8005372:	4603      	mov	r3, r0
 8005374:	4642      	mov	r2, r8
 8005376:	189b      	adds	r3, r3, r2
 8005378:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800537c:	464b      	mov	r3, r9
 800537e:	460a      	mov	r2, r1
 8005380:	eb42 0303 	adc.w	r3, r2, r3
 8005384:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005388:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	2200      	movs	r2, #0
 8005390:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005392:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005394:	f04f 0200 	mov.w	r2, #0
 8005398:	f04f 0300 	mov.w	r3, #0
 800539c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80053a0:	4649      	mov	r1, r9
 80053a2:	008b      	lsls	r3, r1, #2
 80053a4:	4641      	mov	r1, r8
 80053a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80053aa:	4641      	mov	r1, r8
 80053ac:	008a      	lsls	r2, r1, #2
 80053ae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80053b2:	f7fb fb6b 	bl	8000a8c <__aeabi_uldivmod>
 80053b6:	4602      	mov	r2, r0
 80053b8:	460b      	mov	r3, r1
 80053ba:	4611      	mov	r1, r2
 80053bc:	4b38      	ldr	r3, [pc, #224]	@ (80054a0 <UART_SetConfig+0x4e4>)
 80053be:	fba3 2301 	umull	r2, r3, r3, r1
 80053c2:	095b      	lsrs	r3, r3, #5
 80053c4:	2264      	movs	r2, #100	@ 0x64
 80053c6:	fb02 f303 	mul.w	r3, r2, r3
 80053ca:	1acb      	subs	r3, r1, r3
 80053cc:	011b      	lsls	r3, r3, #4
 80053ce:	3332      	adds	r3, #50	@ 0x32
 80053d0:	4a33      	ldr	r2, [pc, #204]	@ (80054a0 <UART_SetConfig+0x4e4>)
 80053d2:	fba2 2303 	umull	r2, r3, r2, r3
 80053d6:	095b      	lsrs	r3, r3, #5
 80053d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80053dc:	441c      	add	r4, r3
 80053de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80053e2:	2200      	movs	r2, #0
 80053e4:	673b      	str	r3, [r7, #112]	@ 0x70
 80053e6:	677a      	str	r2, [r7, #116]	@ 0x74
 80053e8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80053ec:	4642      	mov	r2, r8
 80053ee:	464b      	mov	r3, r9
 80053f0:	1891      	adds	r1, r2, r2
 80053f2:	60b9      	str	r1, [r7, #8]
 80053f4:	415b      	adcs	r3, r3
 80053f6:	60fb      	str	r3, [r7, #12]
 80053f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80053fc:	4641      	mov	r1, r8
 80053fe:	1851      	adds	r1, r2, r1
 8005400:	6039      	str	r1, [r7, #0]
 8005402:	4649      	mov	r1, r9
 8005404:	414b      	adcs	r3, r1
 8005406:	607b      	str	r3, [r7, #4]
 8005408:	f04f 0200 	mov.w	r2, #0
 800540c:	f04f 0300 	mov.w	r3, #0
 8005410:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005414:	4659      	mov	r1, fp
 8005416:	00cb      	lsls	r3, r1, #3
 8005418:	4651      	mov	r1, sl
 800541a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800541e:	4651      	mov	r1, sl
 8005420:	00ca      	lsls	r2, r1, #3
 8005422:	4610      	mov	r0, r2
 8005424:	4619      	mov	r1, r3
 8005426:	4603      	mov	r3, r0
 8005428:	4642      	mov	r2, r8
 800542a:	189b      	adds	r3, r3, r2
 800542c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800542e:	464b      	mov	r3, r9
 8005430:	460a      	mov	r2, r1
 8005432:	eb42 0303 	adc.w	r3, r2, r3
 8005436:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005438:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	2200      	movs	r2, #0
 8005440:	663b      	str	r3, [r7, #96]	@ 0x60
 8005442:	667a      	str	r2, [r7, #100]	@ 0x64
 8005444:	f04f 0200 	mov.w	r2, #0
 8005448:	f04f 0300 	mov.w	r3, #0
 800544c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005450:	4649      	mov	r1, r9
 8005452:	008b      	lsls	r3, r1, #2
 8005454:	4641      	mov	r1, r8
 8005456:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800545a:	4641      	mov	r1, r8
 800545c:	008a      	lsls	r2, r1, #2
 800545e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005462:	f7fb fb13 	bl	8000a8c <__aeabi_uldivmod>
 8005466:	4602      	mov	r2, r0
 8005468:	460b      	mov	r3, r1
 800546a:	4b0d      	ldr	r3, [pc, #52]	@ (80054a0 <UART_SetConfig+0x4e4>)
 800546c:	fba3 1302 	umull	r1, r3, r3, r2
 8005470:	095b      	lsrs	r3, r3, #5
 8005472:	2164      	movs	r1, #100	@ 0x64
 8005474:	fb01 f303 	mul.w	r3, r1, r3
 8005478:	1ad3      	subs	r3, r2, r3
 800547a:	011b      	lsls	r3, r3, #4
 800547c:	3332      	adds	r3, #50	@ 0x32
 800547e:	4a08      	ldr	r2, [pc, #32]	@ (80054a0 <UART_SetConfig+0x4e4>)
 8005480:	fba2 2303 	umull	r2, r3, r2, r3
 8005484:	095b      	lsrs	r3, r3, #5
 8005486:	f003 020f 	and.w	r2, r3, #15
 800548a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4422      	add	r2, r4
 8005492:	609a      	str	r2, [r3, #8]
}
 8005494:	bf00      	nop
 8005496:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800549a:	46bd      	mov	sp, r7
 800549c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80054a0:	51eb851f 	.word	0x51eb851f

080054a4 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80054a4:	b480      	push	{r7}
 80054a6:	b083      	sub	sp, #12
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	f103 0208 	add.w	r2, r3, #8
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80054bc:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	f103 0208 	add.w	r2, r3, #8
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	f103 0208 	add.w	r2, r3, #8
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2200      	movs	r2, #0
 80054d6:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80054d8:	bf00      	nop
 80054da:	370c      	adds	r7, #12
 80054dc:	46bd      	mov	sp, r7
 80054de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e2:	4770      	bx	lr

080054e4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80054e4:	b480      	push	{r7}
 80054e6:	b083      	sub	sp, #12
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80054f2:	bf00      	nop
 80054f4:	370c      	adds	r7, #12
 80054f6:	46bd      	mov	sp, r7
 80054f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fc:	4770      	bx	lr

080054fe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80054fe:	b480      	push	{r7}
 8005500:	b085      	sub	sp, #20
 8005502:	af00      	add	r7, sp, #0
 8005504:	6078      	str	r0, [r7, #4]
 8005506:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	68fa      	ldr	r2, [r7, #12]
 8005512:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	689a      	ldr	r2, [r3, #8]
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	683a      	ldr	r2, [r7, #0]
 8005522:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	683a      	ldr	r2, [r7, #0]
 8005528:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	687a      	ldr	r2, [r7, #4]
 800552e:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	1c5a      	adds	r2, r3, #1
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	601a      	str	r2, [r3, #0]
}
 800553a:	bf00      	nop
 800553c:	3714      	adds	r7, #20
 800553e:	46bd      	mov	sp, r7
 8005540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005544:	4770      	bx	lr

08005546 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8005546:	b480      	push	{r7}
 8005548:	b085      	sub	sp, #20
 800554a:	af00      	add	r7, sp, #0
 800554c:	6078      	str	r0, [r7, #4]
 800554e:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800555c:	d103      	bne.n	8005566 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	691b      	ldr	r3, [r3, #16]
 8005562:	60fb      	str	r3, [r7, #12]
 8005564:	e00c      	b.n	8005580 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	3308      	adds	r3, #8
 800556a:	60fb      	str	r3, [r7, #12]
 800556c:	e002      	b.n	8005574 <vListInsert+0x2e>
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	60fb      	str	r3, [r7, #12]
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	68ba      	ldr	r2, [r7, #8]
 800557c:	429a      	cmp	r2, r3
 800557e:	d2f6      	bcs.n	800556e <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	685a      	ldr	r2, [r3, #4]
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	683a      	ldr	r2, [r7, #0]
 800558e:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	68fa      	ldr	r2, [r7, #12]
 8005594:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	683a      	ldr	r2, [r7, #0]
 800559a:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	1c5a      	adds	r2, r3, #1
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	601a      	str	r2, [r3, #0]
}
 80055ac:	bf00      	nop
 80055ae:	3714      	adds	r7, #20
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr

080055b8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80055b8:	b480      	push	{r7}
 80055ba:	b085      	sub	sp, #20
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	691b      	ldr	r3, [r3, #16]
 80055c4:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	687a      	ldr	r2, [r7, #4]
 80055cc:	6892      	ldr	r2, [r2, #8]
 80055ce:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	687a      	ldr	r2, [r7, #4]
 80055d6:	6852      	ldr	r2, [r2, #4]
 80055d8:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	687a      	ldr	r2, [r7, #4]
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d103      	bne.n	80055ec <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	689a      	ldr	r2, [r3, #8]
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2200      	movs	r2, #0
 80055f0:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	1e5a      	subs	r2, r3, #1
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
}
 8005600:	4618      	mov	r0, r3
 8005602:	3714      	adds	r7, #20
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr

0800560c <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b084      	sub	sp, #16
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
 8005614:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d10b      	bne.n	8005638 <xQueueGenericReset+0x2c>
        __asm volatile
 8005620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005624:	f383 8811 	msr	BASEPRI, r3
 8005628:	f3bf 8f6f 	isb	sy
 800562c:	f3bf 8f4f 	dsb	sy
 8005630:	60bb      	str	r3, [r7, #8]
    }
 8005632:	bf00      	nop
 8005634:	bf00      	nop
 8005636:	e7fd      	b.n	8005634 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 8005638:	f002 fb48 	bl	8007ccc <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005644:	68f9      	ldr	r1, [r7, #12]
 8005646:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005648:	fb01 f303 	mul.w	r3, r1, r3
 800564c:	441a      	add	r2, r3
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2200      	movs	r2, #0
 8005656:	639a      	str	r2, [r3, #56]	@ 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681a      	ldr	r2, [r3, #0]
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005668:	3b01      	subs	r3, #1
 800566a:	68f9      	ldr	r1, [r7, #12]
 800566c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800566e:	fb01 f303 	mul.w	r3, r1, r3
 8005672:	441a      	add	r2, r3
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	22ff      	movs	r2, #255	@ 0xff
 800567c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	22ff      	movs	r2, #255	@ 0xff
 8005684:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        if( xNewQueue == pdFALSE )
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d114      	bne.n	80056b8 <xQueueGenericReset+0xac>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	691b      	ldr	r3, [r3, #16]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d01a      	beq.n	80056cc <xQueueGenericReset+0xc0>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	3310      	adds	r3, #16
 800569a:	4618      	mov	r0, r3
 800569c:	f001 f93a 	bl	8006914 <xTaskRemoveFromEventList>
 80056a0:	4603      	mov	r3, r0
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d012      	beq.n	80056cc <xQueueGenericReset+0xc0>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 80056a6:	4b0d      	ldr	r3, [pc, #52]	@ (80056dc <xQueueGenericReset+0xd0>)
 80056a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80056ac:	601a      	str	r2, [r3, #0]
 80056ae:	f3bf 8f4f 	dsb	sy
 80056b2:	f3bf 8f6f 	isb	sy
 80056b6:	e009      	b.n	80056cc <xQueueGenericReset+0xc0>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	3310      	adds	r3, #16
 80056bc:	4618      	mov	r0, r3
 80056be:	f7ff fef1 	bl	80054a4 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	3324      	adds	r3, #36	@ 0x24
 80056c6:	4618      	mov	r0, r3
 80056c8:	f7ff feec 	bl	80054a4 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 80056cc:	f002 fb30 	bl	8007d30 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 80056d0:	2301      	movs	r3, #1
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	3710      	adds	r7, #16
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd80      	pop	{r7, pc}
 80056da:	bf00      	nop
 80056dc:	e000ed04 	.word	0xe000ed04

080056e0 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b08c      	sub	sp, #48	@ 0x30
 80056e4:	af02      	add	r7, sp, #8
 80056e6:	60f8      	str	r0, [r7, #12]
 80056e8:	60b9      	str	r1, [r7, #8]
 80056ea:	4613      	mov	r3, r2
 80056ec:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d10b      	bne.n	800570c <xQueueGenericCreate+0x2c>
        __asm volatile
 80056f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056f8:	f383 8811 	msr	BASEPRI, r3
 80056fc:	f3bf 8f6f 	isb	sy
 8005700:	f3bf 8f4f 	dsb	sy
 8005704:	61bb      	str	r3, [r7, #24]
    }
 8005706:	bf00      	nop
 8005708:	bf00      	nop
 800570a:	e7fd      	b.n	8005708 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	68ba      	ldr	r2, [r7, #8]
 8005710:	fb02 f303 	mul.w	r3, r2, r3
 8005714:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d006      	beq.n	800572a <xQueueGenericCreate+0x4a>
 800571c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	fbb2 f3f3 	udiv	r3, r2, r3
 8005724:	68fa      	ldr	r2, [r7, #12]
 8005726:	429a      	cmp	r2, r3
 8005728:	d101      	bne.n	800572e <xQueueGenericCreate+0x4e>
 800572a:	2301      	movs	r3, #1
 800572c:	e000      	b.n	8005730 <xQueueGenericCreate+0x50>
 800572e:	2300      	movs	r3, #0
 8005730:	2b00      	cmp	r3, #0
 8005732:	d10b      	bne.n	800574c <xQueueGenericCreate+0x6c>
        __asm volatile
 8005734:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005738:	f383 8811 	msr	BASEPRI, r3
 800573c:	f3bf 8f6f 	isb	sy
 8005740:	f3bf 8f4f 	dsb	sy
 8005744:	617b      	str	r3, [r7, #20]
    }
 8005746:	bf00      	nop
 8005748:	bf00      	nop
 800574a:	e7fd      	b.n	8005748 <xQueueGenericCreate+0x68>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 800574c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800574e:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8005752:	d90b      	bls.n	800576c <xQueueGenericCreate+0x8c>
        __asm volatile
 8005754:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005758:	f383 8811 	msr	BASEPRI, r3
 800575c:	f3bf 8f6f 	isb	sy
 8005760:	f3bf 8f4f 	dsb	sy
 8005764:	613b      	str	r3, [r7, #16]
    }
 8005766:	bf00      	nop
 8005768:	bf00      	nop
 800576a:	e7fd      	b.n	8005768 <xQueueGenericCreate+0x88>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800576c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800576e:	3350      	adds	r3, #80	@ 0x50
 8005770:	4618      	mov	r0, r3
 8005772:	f002 fbd5 	bl	8007f20 <pvPortMalloc>
 8005776:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8005778:	6a3b      	ldr	r3, [r7, #32]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d00d      	beq.n	800579a <xQueueGenericCreate+0xba>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800577e:	6a3b      	ldr	r3, [r7, #32]
 8005780:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005782:	69fb      	ldr	r3, [r7, #28]
 8005784:	3350      	adds	r3, #80	@ 0x50
 8005786:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005788:	79fa      	ldrb	r2, [r7, #7]
 800578a:	6a3b      	ldr	r3, [r7, #32]
 800578c:	9300      	str	r3, [sp, #0]
 800578e:	4613      	mov	r3, r2
 8005790:	69fa      	ldr	r2, [r7, #28]
 8005792:	68b9      	ldr	r1, [r7, #8]
 8005794:	68f8      	ldr	r0, [r7, #12]
 8005796:	f000 f805 	bl	80057a4 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800579a:	6a3b      	ldr	r3, [r7, #32]
    }
 800579c:	4618      	mov	r0, r3
 800579e:	3728      	adds	r7, #40	@ 0x28
 80057a0:	46bd      	mov	sp, r7
 80057a2:	bd80      	pop	{r7, pc}

080057a4 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b084      	sub	sp, #16
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	60f8      	str	r0, [r7, #12]
 80057ac:	60b9      	str	r1, [r7, #8]
 80057ae:	607a      	str	r2, [r7, #4]
 80057b0:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d103      	bne.n	80057c0 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80057b8:	69bb      	ldr	r3, [r7, #24]
 80057ba:	69ba      	ldr	r2, [r7, #24]
 80057bc:	601a      	str	r2, [r3, #0]
 80057be:	e002      	b.n	80057c6 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80057c0:	69bb      	ldr	r3, [r7, #24]
 80057c2:	687a      	ldr	r2, [r7, #4]
 80057c4:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80057c6:	69bb      	ldr	r3, [r7, #24]
 80057c8:	68fa      	ldr	r2, [r7, #12]
 80057ca:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80057cc:	69bb      	ldr	r3, [r7, #24]
 80057ce:	68ba      	ldr	r2, [r7, #8]
 80057d0:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80057d2:	2101      	movs	r1, #1
 80057d4:	69b8      	ldr	r0, [r7, #24]
 80057d6:	f7ff ff19 	bl	800560c <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 80057da:	69bb      	ldr	r3, [r7, #24]
 80057dc:	78fa      	ldrb	r2, [r7, #3]
 80057de:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80057e2:	bf00      	nop
 80057e4:	3710      	adds	r7, #16
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}
	...

080057ec <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b08e      	sub	sp, #56	@ 0x38
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	60f8      	str	r0, [r7, #12]
 80057f4:	60b9      	str	r1, [r7, #8]
 80057f6:	607a      	str	r2, [r7, #4]
 80057f8:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80057fa:	2300      	movs	r3, #0
 80057fc:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	633b      	str	r3, [r7, #48]	@ 0x30

    configASSERT( pxQueue );
 8005802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005804:	2b00      	cmp	r3, #0
 8005806:	d10b      	bne.n	8005820 <xQueueGenericSend+0x34>
        __asm volatile
 8005808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800580c:	f383 8811 	msr	BASEPRI, r3
 8005810:	f3bf 8f6f 	isb	sy
 8005814:	f3bf 8f4f 	dsb	sy
 8005818:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 800581a:	bf00      	nop
 800581c:	bf00      	nop
 800581e:	e7fd      	b.n	800581c <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d103      	bne.n	800582e <xQueueGenericSend+0x42>
 8005826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800582a:	2b00      	cmp	r3, #0
 800582c:	d101      	bne.n	8005832 <xQueueGenericSend+0x46>
 800582e:	2301      	movs	r3, #1
 8005830:	e000      	b.n	8005834 <xQueueGenericSend+0x48>
 8005832:	2300      	movs	r3, #0
 8005834:	2b00      	cmp	r3, #0
 8005836:	d10b      	bne.n	8005850 <xQueueGenericSend+0x64>
        __asm volatile
 8005838:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800583c:	f383 8811 	msr	BASEPRI, r3
 8005840:	f3bf 8f6f 	isb	sy
 8005844:	f3bf 8f4f 	dsb	sy
 8005848:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 800584a:	bf00      	nop
 800584c:	bf00      	nop
 800584e:	e7fd      	b.n	800584c <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	2b02      	cmp	r3, #2
 8005854:	d103      	bne.n	800585e <xQueueGenericSend+0x72>
 8005856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005858:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800585a:	2b01      	cmp	r3, #1
 800585c:	d101      	bne.n	8005862 <xQueueGenericSend+0x76>
 800585e:	2301      	movs	r3, #1
 8005860:	e000      	b.n	8005864 <xQueueGenericSend+0x78>
 8005862:	2300      	movs	r3, #0
 8005864:	2b00      	cmp	r3, #0
 8005866:	d10b      	bne.n	8005880 <xQueueGenericSend+0x94>
        __asm volatile
 8005868:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800586c:	f383 8811 	msr	BASEPRI, r3
 8005870:	f3bf 8f6f 	isb	sy
 8005874:	f3bf 8f4f 	dsb	sy
 8005878:	623b      	str	r3, [r7, #32]
    }
 800587a:	bf00      	nop
 800587c:	bf00      	nop
 800587e:	e7fd      	b.n	800587c <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005880:	f001 f9e8 	bl	8006c54 <xTaskGetSchedulerState>
 8005884:	4603      	mov	r3, r0
 8005886:	2b00      	cmp	r3, #0
 8005888:	d102      	bne.n	8005890 <xQueueGenericSend+0xa4>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d101      	bne.n	8005894 <xQueueGenericSend+0xa8>
 8005890:	2301      	movs	r3, #1
 8005892:	e000      	b.n	8005896 <xQueueGenericSend+0xaa>
 8005894:	2300      	movs	r3, #0
 8005896:	2b00      	cmp	r3, #0
 8005898:	d10b      	bne.n	80058b2 <xQueueGenericSend+0xc6>
        __asm volatile
 800589a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800589e:	f383 8811 	msr	BASEPRI, r3
 80058a2:	f3bf 8f6f 	isb	sy
 80058a6:	f3bf 8f4f 	dsb	sy
 80058aa:	61fb      	str	r3, [r7, #28]
    }
 80058ac:	bf00      	nop
 80058ae:	bf00      	nop
 80058b0:	e7fd      	b.n	80058ae <xQueueGenericSend+0xc2>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80058b2:	f002 fa0b 	bl	8007ccc <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80058b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80058ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058be:	429a      	cmp	r2, r3
 80058c0:	d302      	bcc.n	80058c8 <xQueueGenericSend+0xdc>
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	2b02      	cmp	r3, #2
 80058c6:	d129      	bne.n	800591c <xQueueGenericSend+0x130>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80058c8:	683a      	ldr	r2, [r7, #0]
 80058ca:	68b9      	ldr	r1, [r7, #8]
 80058cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80058ce:	f000 fad0 	bl	8005e72 <prvCopyDataToQueue>
 80058d2:	62f8      	str	r0, [r7, #44]	@ 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80058d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d010      	beq.n	80058fe <xQueueGenericSend+0x112>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80058dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058de:	3324      	adds	r3, #36	@ 0x24
 80058e0:	4618      	mov	r0, r3
 80058e2:	f001 f817 	bl	8006914 <xTaskRemoveFromEventList>
 80058e6:	4603      	mov	r3, r0
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d013      	beq.n	8005914 <xQueueGenericSend+0x128>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 80058ec:	4b3f      	ldr	r3, [pc, #252]	@ (80059ec <xQueueGenericSend+0x200>)
 80058ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058f2:	601a      	str	r2, [r3, #0]
 80058f4:	f3bf 8f4f 	dsb	sy
 80058f8:	f3bf 8f6f 	isb	sy
 80058fc:	e00a      	b.n	8005914 <xQueueGenericSend+0x128>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 80058fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005900:	2b00      	cmp	r3, #0
 8005902:	d007      	beq.n	8005914 <xQueueGenericSend+0x128>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8005904:	4b39      	ldr	r3, [pc, #228]	@ (80059ec <xQueueGenericSend+0x200>)
 8005906:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800590a:	601a      	str	r2, [r3, #0]
 800590c:	f3bf 8f4f 	dsb	sy
 8005910:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8005914:	f002 fa0c 	bl	8007d30 <vPortExitCritical>
                return pdPASS;
 8005918:	2301      	movs	r3, #1
 800591a:	e063      	b.n	80059e4 <xQueueGenericSend+0x1f8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d103      	bne.n	800592a <xQueueGenericSend+0x13e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8005922:	f002 fa05 	bl	8007d30 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8005926:	2300      	movs	r3, #0
 8005928:	e05c      	b.n	80059e4 <xQueueGenericSend+0x1f8>
                }
                else if( xEntryTimeSet == pdFALSE )
 800592a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800592c:	2b00      	cmp	r3, #0
 800592e:	d106      	bne.n	800593e <xQueueGenericSend+0x152>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8005930:	f107 0314 	add.w	r3, r7, #20
 8005934:	4618      	mov	r0, r3
 8005936:	f001 f851 	bl	80069dc <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800593a:	2301      	movs	r3, #1
 800593c:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800593e:	f002 f9f7 	bl	8007d30 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8005942:	f000 fdc3 	bl	80064cc <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8005946:	f002 f9c1 	bl	8007ccc <vPortEnterCritical>
 800594a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800594c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005950:	b25b      	sxtb	r3, r3
 8005952:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005956:	d103      	bne.n	8005960 <xQueueGenericSend+0x174>
 8005958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800595a:	2200      	movs	r2, #0
 800595c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005962:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005966:	b25b      	sxtb	r3, r3
 8005968:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800596c:	d103      	bne.n	8005976 <xQueueGenericSend+0x18a>
 800596e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005970:	2200      	movs	r2, #0
 8005972:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005976:	f002 f9db 	bl	8007d30 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800597a:	1d3a      	adds	r2, r7, #4
 800597c:	f107 0314 	add.w	r3, r7, #20
 8005980:	4611      	mov	r1, r2
 8005982:	4618      	mov	r0, r3
 8005984:	f001 f840 	bl	8006a08 <xTaskCheckForTimeOut>
 8005988:	4603      	mov	r3, r0
 800598a:	2b00      	cmp	r3, #0
 800598c:	d124      	bne.n	80059d8 <xQueueGenericSend+0x1ec>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800598e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005990:	f000 fb67 	bl	8006062 <prvIsQueueFull>
 8005994:	4603      	mov	r3, r0
 8005996:	2b00      	cmp	r3, #0
 8005998:	d018      	beq.n	80059cc <xQueueGenericSend+0x1e0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800599a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800599c:	3310      	adds	r3, #16
 800599e:	687a      	ldr	r2, [r7, #4]
 80059a0:	4611      	mov	r1, r2
 80059a2:	4618      	mov	r0, r3
 80059a4:	f000 ff64 	bl	8006870 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80059a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80059aa:	f000 faf2 	bl	8005f92 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80059ae:	f000 fd9b 	bl	80064e8 <xTaskResumeAll>
 80059b2:	4603      	mov	r3, r0
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	f47f af7c 	bne.w	80058b2 <xQueueGenericSend+0xc6>
                {
                    portYIELD_WITHIN_API();
 80059ba:	4b0c      	ldr	r3, [pc, #48]	@ (80059ec <xQueueGenericSend+0x200>)
 80059bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059c0:	601a      	str	r2, [r3, #0]
 80059c2:	f3bf 8f4f 	dsb	sy
 80059c6:	f3bf 8f6f 	isb	sy
 80059ca:	e772      	b.n	80058b2 <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80059cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80059ce:	f000 fae0 	bl	8005f92 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80059d2:	f000 fd89 	bl	80064e8 <xTaskResumeAll>
 80059d6:	e76c      	b.n	80058b2 <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80059d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80059da:	f000 fada 	bl	8005f92 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80059de:	f000 fd83 	bl	80064e8 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 80059e2:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	3738      	adds	r7, #56	@ 0x38
 80059e8:	46bd      	mov	sp, r7
 80059ea:	bd80      	pop	{r7, pc}
 80059ec:	e000ed04 	.word	0xe000ed04

080059f0 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b090      	sub	sp, #64	@ 0x40
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	60f8      	str	r0, [r7, #12]
 80059f8:	60b9      	str	r1, [r7, #8]
 80059fa:	607a      	str	r2, [r7, #4]
 80059fc:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	63bb      	str	r3, [r7, #56]	@ 0x38

    configASSERT( pxQueue );
 8005a02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d10b      	bne.n	8005a20 <xQueueGenericSendFromISR+0x30>
        __asm volatile
 8005a08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a0c:	f383 8811 	msr	BASEPRI, r3
 8005a10:	f3bf 8f6f 	isb	sy
 8005a14:	f3bf 8f4f 	dsb	sy
 8005a18:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8005a1a:	bf00      	nop
 8005a1c:	bf00      	nop
 8005a1e:	e7fd      	b.n	8005a1c <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d103      	bne.n	8005a2e <xQueueGenericSendFromISR+0x3e>
 8005a26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d101      	bne.n	8005a32 <xQueueGenericSendFromISR+0x42>
 8005a2e:	2301      	movs	r3, #1
 8005a30:	e000      	b.n	8005a34 <xQueueGenericSendFromISR+0x44>
 8005a32:	2300      	movs	r3, #0
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d10b      	bne.n	8005a50 <xQueueGenericSendFromISR+0x60>
        __asm volatile
 8005a38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a3c:	f383 8811 	msr	BASEPRI, r3
 8005a40:	f3bf 8f6f 	isb	sy
 8005a44:	f3bf 8f4f 	dsb	sy
 8005a48:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 8005a4a:	bf00      	nop
 8005a4c:	bf00      	nop
 8005a4e:	e7fd      	b.n	8005a4c <xQueueGenericSendFromISR+0x5c>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	2b02      	cmp	r3, #2
 8005a54:	d103      	bne.n	8005a5e <xQueueGenericSendFromISR+0x6e>
 8005a56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a5a:	2b01      	cmp	r3, #1
 8005a5c:	d101      	bne.n	8005a62 <xQueueGenericSendFromISR+0x72>
 8005a5e:	2301      	movs	r3, #1
 8005a60:	e000      	b.n	8005a64 <xQueueGenericSendFromISR+0x74>
 8005a62:	2300      	movs	r3, #0
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d10b      	bne.n	8005a80 <xQueueGenericSendFromISR+0x90>
        __asm volatile
 8005a68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a6c:	f383 8811 	msr	BASEPRI, r3
 8005a70:	f3bf 8f6f 	isb	sy
 8005a74:	f3bf 8f4f 	dsb	sy
 8005a78:	623b      	str	r3, [r7, #32]
    }
 8005a7a:	bf00      	nop
 8005a7c:	bf00      	nop
 8005a7e:	e7fd      	b.n	8005a7c <xQueueGenericSendFromISR+0x8c>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005a80:	f002 fa0c 	bl	8007e9c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8005a84:	f3ef 8211 	mrs	r2, BASEPRI
 8005a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a8c:	f383 8811 	msr	BASEPRI, r3
 8005a90:	f3bf 8f6f 	isb	sy
 8005a94:	f3bf 8f4f 	dsb	sy
 8005a98:	61fa      	str	r2, [r7, #28]
 8005a9a:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8005a9c:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005a9e:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005aa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005aa2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005aa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005aa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aa8:	429a      	cmp	r2, r3
 8005aaa:	d302      	bcc.n	8005ab2 <xQueueGenericSendFromISR+0xc2>
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	2b02      	cmp	r3, #2
 8005ab0:	d13f      	bne.n	8005b32 <xQueueGenericSendFromISR+0x142>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8005ab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ab4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005ab8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005abc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005abe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005ac2:	683a      	ldr	r2, [r7, #0]
 8005ac4:	68b9      	ldr	r1, [r7, #8]
 8005ac6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005ac8:	f000 f9d3 	bl	8005e72 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8005acc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005ad0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ad4:	d112      	bne.n	8005afc <xQueueGenericSendFromISR+0x10c>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005ad6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d026      	beq.n	8005b2c <xQueueGenericSendFromISR+0x13c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005ade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ae0:	3324      	adds	r3, #36	@ 0x24
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	f000 ff16 	bl	8006914 <xTaskRemoveFromEventList>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d01e      	beq.n	8005b2c <xQueueGenericSendFromISR+0x13c>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d01b      	beq.n	8005b2c <xQueueGenericSendFromISR+0x13c>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2201      	movs	r2, #1
 8005af8:	601a      	str	r2, [r3, #0]
 8005afa:	e017      	b.n	8005b2c <xQueueGenericSendFromISR+0x13c>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8005afc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005b00:	2b7f      	cmp	r3, #127	@ 0x7f
 8005b02:	d10b      	bne.n	8005b1c <xQueueGenericSendFromISR+0x12c>
        __asm volatile
 8005b04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b08:	f383 8811 	msr	BASEPRI, r3
 8005b0c:	f3bf 8f6f 	isb	sy
 8005b10:	f3bf 8f4f 	dsb	sy
 8005b14:	617b      	str	r3, [r7, #20]
    }
 8005b16:	bf00      	nop
 8005b18:	bf00      	nop
 8005b1a:	e7fd      	b.n	8005b18 <xQueueGenericSendFromISR+0x128>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005b1c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005b20:	3301      	adds	r3, #1
 8005b22:	b2db      	uxtb	r3, r3
 8005b24:	b25a      	sxtb	r2, r3
 8005b26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        {
 8005b30:	e001      	b.n	8005b36 <xQueueGenericSendFromISR+0x146>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8005b32:	2300      	movs	r3, #0
 8005b34:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b38:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8005b3a:	693b      	ldr	r3, [r7, #16]
 8005b3c:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8005b40:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8005b42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005b44:	4618      	mov	r0, r3
 8005b46:	3740      	adds	r7, #64	@ 0x40
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	bd80      	pop	{r7, pc}

08005b4c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b08c      	sub	sp, #48	@ 0x30
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	60f8      	str	r0, [r7, #12]
 8005b54:	60b9      	str	r1, [r7, #8]
 8005b56:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8005b60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d10b      	bne.n	8005b7e <xQueueReceive+0x32>
        __asm volatile
 8005b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b6a:	f383 8811 	msr	BASEPRI, r3
 8005b6e:	f3bf 8f6f 	isb	sy
 8005b72:	f3bf 8f4f 	dsb	sy
 8005b76:	623b      	str	r3, [r7, #32]
    }
 8005b78:	bf00      	nop
 8005b7a:	bf00      	nop
 8005b7c:	e7fd      	b.n	8005b7a <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d103      	bne.n	8005b8c <xQueueReceive+0x40>
 8005b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d101      	bne.n	8005b90 <xQueueReceive+0x44>
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	e000      	b.n	8005b92 <xQueueReceive+0x46>
 8005b90:	2300      	movs	r3, #0
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d10b      	bne.n	8005bae <xQueueReceive+0x62>
        __asm volatile
 8005b96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b9a:	f383 8811 	msr	BASEPRI, r3
 8005b9e:	f3bf 8f6f 	isb	sy
 8005ba2:	f3bf 8f4f 	dsb	sy
 8005ba6:	61fb      	str	r3, [r7, #28]
    }
 8005ba8:	bf00      	nop
 8005baa:	bf00      	nop
 8005bac:	e7fd      	b.n	8005baa <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005bae:	f001 f851 	bl	8006c54 <xTaskGetSchedulerState>
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d102      	bne.n	8005bbe <xQueueReceive+0x72>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d101      	bne.n	8005bc2 <xQueueReceive+0x76>
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e000      	b.n	8005bc4 <xQueueReceive+0x78>
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d10b      	bne.n	8005be0 <xQueueReceive+0x94>
        __asm volatile
 8005bc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bcc:	f383 8811 	msr	BASEPRI, r3
 8005bd0:	f3bf 8f6f 	isb	sy
 8005bd4:	f3bf 8f4f 	dsb	sy
 8005bd8:	61bb      	str	r3, [r7, #24]
    }
 8005bda:	bf00      	nop
 8005bdc:	bf00      	nop
 8005bde:	e7fd      	b.n	8005bdc <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8005be0:	f002 f874 	bl	8007ccc <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005be6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005be8:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d01f      	beq.n	8005c30 <xQueueReceive+0xe4>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005bf0:	68b9      	ldr	r1, [r7, #8]
 8005bf2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005bf4:	f000 f9a7 	bl	8005f46 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bfa:	1e5a      	subs	r2, r3, #1
 8005bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bfe:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c02:	691b      	ldr	r3, [r3, #16]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d00f      	beq.n	8005c28 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005c08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c0a:	3310      	adds	r3, #16
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	f000 fe81 	bl	8006914 <xTaskRemoveFromEventList>
 8005c12:	4603      	mov	r3, r0
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d007      	beq.n	8005c28 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8005c18:	4b3c      	ldr	r3, [pc, #240]	@ (8005d0c <xQueueReceive+0x1c0>)
 8005c1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c1e:	601a      	str	r2, [r3, #0]
 8005c20:	f3bf 8f4f 	dsb	sy
 8005c24:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8005c28:	f002 f882 	bl	8007d30 <vPortExitCritical>
                return pdPASS;
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	e069      	b.n	8005d04 <xQueueReceive+0x1b8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d103      	bne.n	8005c3e <xQueueReceive+0xf2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8005c36:	f002 f87b 	bl	8007d30 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	e062      	b.n	8005d04 <xQueueReceive+0x1b8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8005c3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d106      	bne.n	8005c52 <xQueueReceive+0x106>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8005c44:	f107 0310 	add.w	r3, r7, #16
 8005c48:	4618      	mov	r0, r3
 8005c4a:	f000 fec7 	bl	80069dc <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8005c52:	f002 f86d 	bl	8007d30 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8005c56:	f000 fc39 	bl	80064cc <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8005c5a:	f002 f837 	bl	8007ccc <vPortEnterCritical>
 8005c5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c60:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005c64:	b25b      	sxtb	r3, r3
 8005c66:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005c6a:	d103      	bne.n	8005c74 <xQueueReceive+0x128>
 8005c6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c6e:	2200      	movs	r2, #0
 8005c70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c76:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005c7a:	b25b      	sxtb	r3, r3
 8005c7c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005c80:	d103      	bne.n	8005c8a <xQueueReceive+0x13e>
 8005c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c84:	2200      	movs	r2, #0
 8005c86:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005c8a:	f002 f851 	bl	8007d30 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005c8e:	1d3a      	adds	r2, r7, #4
 8005c90:	f107 0310 	add.w	r3, r7, #16
 8005c94:	4611      	mov	r1, r2
 8005c96:	4618      	mov	r0, r3
 8005c98:	f000 feb6 	bl	8006a08 <xTaskCheckForTimeOut>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d123      	bne.n	8005cea <xQueueReceive+0x19e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005ca2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ca4:	f000 f9c7 	bl	8006036 <prvIsQueueEmpty>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d017      	beq.n	8005cde <xQueueReceive+0x192>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cb0:	3324      	adds	r3, #36	@ 0x24
 8005cb2:	687a      	ldr	r2, [r7, #4]
 8005cb4:	4611      	mov	r1, r2
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	f000 fdda 	bl	8006870 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8005cbc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005cbe:	f000 f968 	bl	8005f92 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8005cc2:	f000 fc11 	bl	80064e8 <xTaskResumeAll>
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d189      	bne.n	8005be0 <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 8005ccc:	4b0f      	ldr	r3, [pc, #60]	@ (8005d0c <xQueueReceive+0x1c0>)
 8005cce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cd2:	601a      	str	r2, [r3, #0]
 8005cd4:	f3bf 8f4f 	dsb	sy
 8005cd8:	f3bf 8f6f 	isb	sy
 8005cdc:	e780      	b.n	8005be0 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8005cde:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ce0:	f000 f957 	bl	8005f92 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8005ce4:	f000 fc00 	bl	80064e8 <xTaskResumeAll>
 8005ce8:	e77a      	b.n	8005be0 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8005cea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005cec:	f000 f951 	bl	8005f92 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8005cf0:	f000 fbfa 	bl	80064e8 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005cf4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005cf6:	f000 f99e 	bl	8006036 <prvIsQueueEmpty>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	f43f af6f 	beq.w	8005be0 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8005d02:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8005d04:	4618      	mov	r0, r3
 8005d06:	3730      	adds	r7, #48	@ 0x30
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}
 8005d0c:	e000ed04 	.word	0xe000ed04

08005d10 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b090      	sub	sp, #64	@ 0x40
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	60f8      	str	r0, [r7, #12]
 8005d18:	60b9      	str	r1, [r7, #8]
 8005d1a:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	63bb      	str	r3, [r7, #56]	@ 0x38

    configASSERT( pxQueue );
 8005d20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d10b      	bne.n	8005d3e <xQueueReceiveFromISR+0x2e>
        __asm volatile
 8005d26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d2a:	f383 8811 	msr	BASEPRI, r3
 8005d2e:	f3bf 8f6f 	isb	sy
 8005d32:	f3bf 8f4f 	dsb	sy
 8005d36:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8005d38:	bf00      	nop
 8005d3a:	bf00      	nop
 8005d3c:	e7fd      	b.n	8005d3a <xQueueReceiveFromISR+0x2a>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d103      	bne.n	8005d4c <xQueueReceiveFromISR+0x3c>
 8005d44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d101      	bne.n	8005d50 <xQueueReceiveFromISR+0x40>
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	e000      	b.n	8005d52 <xQueueReceiveFromISR+0x42>
 8005d50:	2300      	movs	r3, #0
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d10b      	bne.n	8005d6e <xQueueReceiveFromISR+0x5e>
        __asm volatile
 8005d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d5a:	f383 8811 	msr	BASEPRI, r3
 8005d5e:	f3bf 8f6f 	isb	sy
 8005d62:	f3bf 8f4f 	dsb	sy
 8005d66:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 8005d68:	bf00      	nop
 8005d6a:	bf00      	nop
 8005d6c:	e7fd      	b.n	8005d6a <xQueueReceiveFromISR+0x5a>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005d6e:	f002 f895 	bl	8007e9c <vPortValidateInterruptPriority>
        __asm volatile
 8005d72:	f3ef 8211 	mrs	r2, BASEPRI
 8005d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d7a:	f383 8811 	msr	BASEPRI, r3
 8005d7e:	f3bf 8f6f 	isb	sy
 8005d82:	f3bf 8f4f 	dsb	sy
 8005d86:	623a      	str	r2, [r7, #32]
 8005d88:	61fb      	str	r3, [r7, #28]
        return ulOriginalBASEPRI;
 8005d8a:	6a3b      	ldr	r3, [r7, #32]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005d8c:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005d8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d92:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d03f      	beq.n	8005e1a <xQueueReceiveFromISR+0x10a>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 8005d9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d9c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005da0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005da4:	68b9      	ldr	r1, [r7, #8]
 8005da6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005da8:	f000 f8cd 	bl	8005f46 <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005dac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dae:	1e5a      	subs	r2, r3, #1
 8005db0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005db2:	639a      	str	r2, [r3, #56]	@ 0x38

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 8005db4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8005db8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005dbc:	d112      	bne.n	8005de4 <xQueueReceiveFromISR+0xd4>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005dbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dc0:	691b      	ldr	r3, [r3, #16]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d026      	beq.n	8005e14 <xQueueReceiveFromISR+0x104>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005dc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dc8:	3310      	adds	r3, #16
 8005dca:	4618      	mov	r0, r3
 8005dcc:	f000 fda2 	bl	8006914 <xTaskRemoveFromEventList>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d01e      	beq.n	8005e14 <xQueueReceiveFromISR+0x104>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d01b      	beq.n	8005e14 <xQueueReceiveFromISR+0x104>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2201      	movs	r2, #1
 8005de0:	601a      	str	r2, [r3, #0]
 8005de2:	e017      	b.n	8005e14 <xQueueReceiveFromISR+0x104>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                configASSERT( cRxLock != queueINT8_MAX );
 8005de4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8005de8:	2b7f      	cmp	r3, #127	@ 0x7f
 8005dea:	d10b      	bne.n	8005e04 <xQueueReceiveFromISR+0xf4>
        __asm volatile
 8005dec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005df0:	f383 8811 	msr	BASEPRI, r3
 8005df4:	f3bf 8f6f 	isb	sy
 8005df8:	f3bf 8f4f 	dsb	sy
 8005dfc:	61bb      	str	r3, [r7, #24]
    }
 8005dfe:	bf00      	nop
 8005e00:	bf00      	nop
 8005e02:	e7fd      	b.n	8005e00 <xQueueReceiveFromISR+0xf0>

                pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005e04:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005e08:	3301      	adds	r3, #1
 8005e0a:	b2db      	uxtb	r3, r3
 8005e0c:	b25a      	sxtb	r2, r3
 8005e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            }

            xReturn = pdPASS;
 8005e14:	2301      	movs	r3, #1
 8005e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e18:	e001      	b.n	8005e1e <xQueueReceiveFromISR+0x10e>
        }
        else
        {
            xReturn = pdFAIL;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e20:	617b      	str	r3, [r7, #20]
        __asm volatile
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	f383 8811 	msr	BASEPRI, r3
    }
 8005e28:	bf00      	nop
            traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8005e2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	3740      	adds	r7, #64	@ 0x40
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bd80      	pop	{r7, pc}

08005e34 <uxQueueMessagesWaiting>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b084      	sub	sp, #16
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    configASSERT( xQueue );
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d10b      	bne.n	8005e5a <uxQueueMessagesWaiting+0x26>
        __asm volatile
 8005e42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e46:	f383 8811 	msr	BASEPRI, r3
 8005e4a:	f3bf 8f6f 	isb	sy
 8005e4e:	f3bf 8f4f 	dsb	sy
 8005e52:	60bb      	str	r3, [r7, #8]
    }
 8005e54:	bf00      	nop
 8005e56:	bf00      	nop
 8005e58:	e7fd      	b.n	8005e56 <uxQueueMessagesWaiting+0x22>

    taskENTER_CRITICAL();
 8005e5a:	f001 ff37 	bl	8007ccc <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e62:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 8005e64:	f001 ff64 	bl	8007d30 <vPortExitCritical>

    return uxReturn;
 8005e68:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3710      	adds	r7, #16
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}

08005e72 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8005e72:	b580      	push	{r7, lr}
 8005e74:	b086      	sub	sp, #24
 8005e76:	af00      	add	r7, sp, #0
 8005e78:	60f8      	str	r0, [r7, #12]
 8005e7a:	60b9      	str	r1, [r7, #8]
 8005e7c:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8005e7e:	2300      	movs	r3, #0
 8005e80:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e86:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d10d      	bne.n	8005eac <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d14d      	bne.n	8005f34 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	689b      	ldr	r3, [r3, #8]
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f000 fef7 	bl	8006c90 <xTaskPriorityDisinherit>
 8005ea2:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	609a      	str	r2, [r3, #8]
 8005eaa:	e043      	b.n	8005f34 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d119      	bne.n	8005ee6 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	6858      	ldr	r0, [r3, #4]
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eba:	461a      	mov	r2, r3
 8005ebc:	68b9      	ldr	r1, [r7, #8]
 8005ebe:	f002 fa85 	bl	80083cc <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	685a      	ldr	r2, [r3, #4]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eca:	441a      	add	r2, r3
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	685a      	ldr	r2, [r3, #4]
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	d32b      	bcc.n	8005f34 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681a      	ldr	r2, [r3, #0]
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	605a      	str	r2, [r3, #4]
 8005ee4:	e026      	b.n	8005f34 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	68d8      	ldr	r0, [r3, #12]
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eee:	461a      	mov	r2, r3
 8005ef0:	68b9      	ldr	r1, [r7, #8]
 8005ef2:	f002 fa6b 	bl	80083cc <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	68da      	ldr	r2, [r3, #12]
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005efe:	425b      	negs	r3, r3
 8005f00:	441a      	add	r2, r3
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	68da      	ldr	r2, [r3, #12]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	429a      	cmp	r2, r3
 8005f10:	d207      	bcs.n	8005f22 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	689a      	ldr	r2, [r3, #8]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f1a:	425b      	negs	r3, r3
 8005f1c:	441a      	add	r2, r3
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2b02      	cmp	r3, #2
 8005f26:	d105      	bne.n	8005f34 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005f28:	693b      	ldr	r3, [r7, #16]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d002      	beq.n	8005f34 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	3b01      	subs	r3, #1
 8005f32:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	1c5a      	adds	r2, r3, #1
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8005f3c:	697b      	ldr	r3, [r7, #20]
}
 8005f3e:	4618      	mov	r0, r3
 8005f40:	3718      	adds	r7, #24
 8005f42:	46bd      	mov	sp, r7
 8005f44:	bd80      	pop	{r7, pc}

08005f46 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8005f46:	b580      	push	{r7, lr}
 8005f48:	b082      	sub	sp, #8
 8005f4a:	af00      	add	r7, sp, #0
 8005f4c:	6078      	str	r0, [r7, #4]
 8005f4e:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d018      	beq.n	8005f8a <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	68da      	ldr	r2, [r3, #12]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f60:	441a      	add	r2, r3
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	68da      	ldr	r2, [r3, #12]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	689b      	ldr	r3, [r3, #8]
 8005f6e:	429a      	cmp	r2, r3
 8005f70:	d303      	bcc.n	8005f7a <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	68d9      	ldr	r1, [r3, #12]
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f82:	461a      	mov	r2, r3
 8005f84:	6838      	ldr	r0, [r7, #0]
 8005f86:	f002 fa21 	bl	80083cc <memcpy>
    }
}
 8005f8a:	bf00      	nop
 8005f8c:	3708      	adds	r7, #8
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}

08005f92 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005f92:	b580      	push	{r7, lr}
 8005f94:	b084      	sub	sp, #16
 8005f96:	af00      	add	r7, sp, #0
 8005f98:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8005f9a:	f001 fe97 	bl	8007ccc <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005fa4:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8005fa6:	e011      	b.n	8005fcc <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d012      	beq.n	8005fd6 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	3324      	adds	r3, #36	@ 0x24
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	f000 fcad 	bl	8006914 <xTaskRemoveFromEventList>
 8005fba:	4603      	mov	r3, r0
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d001      	beq.n	8005fc4 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8005fc0:	f000 fd8a 	bl	8006ad8 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8005fc4:	7bfb      	ldrb	r3, [r7, #15]
 8005fc6:	3b01      	subs	r3, #1
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8005fcc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	dce9      	bgt.n	8005fa8 <prvUnlockQueue+0x16>
 8005fd4:	e000      	b.n	8005fd8 <prvUnlockQueue+0x46>
                        break;
 8005fd6:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	22ff      	movs	r2, #255	@ 0xff
 8005fdc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8005fe0:	f001 fea6 	bl	8007d30 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8005fe4:	f001 fe72 	bl	8007ccc <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005fee:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8005ff0:	e011      	b.n	8006016 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	691b      	ldr	r3, [r3, #16]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d012      	beq.n	8006020 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	3310      	adds	r3, #16
 8005ffe:	4618      	mov	r0, r3
 8006000:	f000 fc88 	bl	8006914 <xTaskRemoveFromEventList>
 8006004:	4603      	mov	r3, r0
 8006006:	2b00      	cmp	r3, #0
 8006008:	d001      	beq.n	800600e <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 800600a:	f000 fd65 	bl	8006ad8 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 800600e:	7bbb      	ldrb	r3, [r7, #14]
 8006010:	3b01      	subs	r3, #1
 8006012:	b2db      	uxtb	r3, r3
 8006014:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8006016:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800601a:	2b00      	cmp	r3, #0
 800601c:	dce9      	bgt.n	8005ff2 <prvUnlockQueue+0x60>
 800601e:	e000      	b.n	8006022 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8006020:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	22ff      	movs	r2, #255	@ 0xff
 8006026:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 800602a:	f001 fe81 	bl	8007d30 <vPortExitCritical>
}
 800602e:	bf00      	nop
 8006030:	3710      	adds	r7, #16
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}

08006036 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8006036:	b580      	push	{r7, lr}
 8006038:	b084      	sub	sp, #16
 800603a:	af00      	add	r7, sp, #0
 800603c:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800603e:	f001 fe45 	bl	8007ccc <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006046:	2b00      	cmp	r3, #0
 8006048:	d102      	bne.n	8006050 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 800604a:	2301      	movs	r3, #1
 800604c:	60fb      	str	r3, [r7, #12]
 800604e:	e001      	b.n	8006054 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8006050:	2300      	movs	r3, #0
 8006052:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8006054:	f001 fe6c 	bl	8007d30 <vPortExitCritical>

    return xReturn;
 8006058:	68fb      	ldr	r3, [r7, #12]
}
 800605a:	4618      	mov	r0, r3
 800605c:	3710      	adds	r7, #16
 800605e:	46bd      	mov	sp, r7
 8006060:	bd80      	pop	{r7, pc}

08006062 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8006062:	b580      	push	{r7, lr}
 8006064:	b084      	sub	sp, #16
 8006066:	af00      	add	r7, sp, #0
 8006068:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800606a:	f001 fe2f 	bl	8007ccc <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006076:	429a      	cmp	r2, r3
 8006078:	d102      	bne.n	8006080 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 800607a:	2301      	movs	r3, #1
 800607c:	60fb      	str	r3, [r7, #12]
 800607e:	e001      	b.n	8006084 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8006080:	2300      	movs	r3, #0
 8006082:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8006084:	f001 fe54 	bl	8007d30 <vPortExitCritical>

    return xReturn;
 8006088:	68fb      	ldr	r3, [r7, #12]
}
 800608a:	4618      	mov	r0, r3
 800608c:	3710      	adds	r7, #16
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}

08006092 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
 8006092:	b480      	push	{r7}
 8006094:	b087      	sub	sp, #28
 8006096:	af00      	add	r7, sp, #0
 8006098:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    Queue_t * const pxQueue = xQueue;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d10b      	bne.n	80060bc <xQueueIsQueueFullFromISR+0x2a>
        __asm volatile
 80060a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060a8:	f383 8811 	msr	BASEPRI, r3
 80060ac:	f3bf 8f6f 	isb	sy
 80060b0:	f3bf 8f4f 	dsb	sy
 80060b4:	60fb      	str	r3, [r7, #12]
    }
 80060b6:	bf00      	nop
 80060b8:	bf00      	nop
 80060ba:	e7fd      	b.n	80060b8 <xQueueIsQueueFullFromISR+0x26>

    if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80060c0:	693b      	ldr	r3, [r7, #16]
 80060c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060c4:	429a      	cmp	r2, r3
 80060c6:	d102      	bne.n	80060ce <xQueueIsQueueFullFromISR+0x3c>
    {
        xReturn = pdTRUE;
 80060c8:	2301      	movs	r3, #1
 80060ca:	617b      	str	r3, [r7, #20]
 80060cc:	e001      	b.n	80060d2 <xQueueIsQueueFullFromISR+0x40>
    }
    else
    {
        xReturn = pdFALSE;
 80060ce:	2300      	movs	r3, #0
 80060d0:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 80060d2:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80060d4:	4618      	mov	r0, r3
 80060d6:	371c      	adds	r7, #28
 80060d8:	46bd      	mov	sp, r7
 80060da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060de:	4770      	bx	lr

080060e0 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80060e0:	b480      	push	{r7}
 80060e2:	b085      	sub	sp, #20
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
 80060e8:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80060ea:	2300      	movs	r3, #0
 80060ec:	60fb      	str	r3, [r7, #12]
 80060ee:	e014      	b.n	800611a <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80060f0:	4a0f      	ldr	r2, [pc, #60]	@ (8006130 <vQueueAddToRegistry+0x50>)
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d10b      	bne.n	8006114 <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80060fc:	490c      	ldr	r1, [pc, #48]	@ (8006130 <vQueueAddToRegistry+0x50>)
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	683a      	ldr	r2, [r7, #0]
 8006102:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8006106:	4a0a      	ldr	r2, [pc, #40]	@ (8006130 <vQueueAddToRegistry+0x50>)
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	00db      	lsls	r3, r3, #3
 800610c:	4413      	add	r3, r2
 800610e:	687a      	ldr	r2, [r7, #4]
 8006110:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 8006112:	e006      	b.n	8006122 <vQueueAddToRegistry+0x42>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	3301      	adds	r3, #1
 8006118:	60fb      	str	r3, [r7, #12]
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2b07      	cmp	r3, #7
 800611e:	d9e7      	bls.n	80060f0 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8006120:	bf00      	nop
 8006122:	bf00      	nop
 8006124:	3714      	adds	r7, #20
 8006126:	46bd      	mov	sp, r7
 8006128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612c:	4770      	bx	lr
 800612e:	bf00      	nop
 8006130:	20000234 	.word	0x20000234

08006134 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8006134:	b580      	push	{r7, lr}
 8006136:	b086      	sub	sp, #24
 8006138:	af00      	add	r7, sp, #0
 800613a:	60f8      	str	r0, [r7, #12]
 800613c:	60b9      	str	r1, [r7, #8]
 800613e:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8006144:	f001 fdc2 	bl	8007ccc <vPortEnterCritical>
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800614e:	b25b      	sxtb	r3, r3
 8006150:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006154:	d103      	bne.n	800615e <vQueueWaitForMessageRestricted+0x2a>
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	2200      	movs	r2, #0
 800615a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006164:	b25b      	sxtb	r3, r3
 8006166:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800616a:	d103      	bne.n	8006174 <vQueueWaitForMessageRestricted+0x40>
 800616c:	697b      	ldr	r3, [r7, #20]
 800616e:	2200      	movs	r2, #0
 8006170:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006174:	f001 fddc 	bl	8007d30 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800617c:	2b00      	cmp	r3, #0
 800617e:	d106      	bne.n	800618e <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006180:	697b      	ldr	r3, [r7, #20]
 8006182:	3324      	adds	r3, #36	@ 0x24
 8006184:	687a      	ldr	r2, [r7, #4]
 8006186:	68b9      	ldr	r1, [r7, #8]
 8006188:	4618      	mov	r0, r3
 800618a:	f000 fb97 	bl	80068bc <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 800618e:	6978      	ldr	r0, [r7, #20]
 8006190:	f7ff feff 	bl	8005f92 <prvUnlockQueue>
    }
 8006194:	bf00      	nop
 8006196:	3718      	adds	r7, #24
 8006198:	46bd      	mov	sp, r7
 800619a:	bd80      	pop	{r7, pc}

0800619c <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800619c:	b580      	push	{r7, lr}
 800619e:	b08c      	sub	sp, #48	@ 0x30
 80061a0:	af04      	add	r7, sp, #16
 80061a2:	60f8      	str	r0, [r7, #12]
 80061a4:	60b9      	str	r1, [r7, #8]
 80061a6:	603b      	str	r3, [r7, #0]
 80061a8:	4613      	mov	r3, r2
 80061aa:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80061ac:	88fb      	ldrh	r3, [r7, #6]
 80061ae:	009b      	lsls	r3, r3, #2
 80061b0:	4618      	mov	r0, r3
 80061b2:	f001 feb5 	bl	8007f20 <pvPortMalloc>
 80061b6:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d00e      	beq.n	80061dc <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80061be:	2058      	movs	r0, #88	@ 0x58
 80061c0:	f001 feae 	bl	8007f20 <pvPortMalloc>
 80061c4:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 80061c6:	69fb      	ldr	r3, [r7, #28]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d003      	beq.n	80061d4 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 80061cc:	69fb      	ldr	r3, [r7, #28]
 80061ce:	697a      	ldr	r2, [r7, #20]
 80061d0:	631a      	str	r2, [r3, #48]	@ 0x30
 80061d2:	e005      	b.n	80061e0 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 80061d4:	6978      	ldr	r0, [r7, #20]
 80061d6:	f001 ff85 	bl	80080e4 <vPortFree>
 80061da:	e001      	b.n	80061e0 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 80061dc:	2300      	movs	r3, #0
 80061de:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80061e0:	69fb      	ldr	r3, [r7, #28]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d013      	beq.n	800620e <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80061e6:	88fa      	ldrh	r2, [r7, #6]
 80061e8:	2300      	movs	r3, #0
 80061ea:	9303      	str	r3, [sp, #12]
 80061ec:	69fb      	ldr	r3, [r7, #28]
 80061ee:	9302      	str	r3, [sp, #8]
 80061f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061f2:	9301      	str	r3, [sp, #4]
 80061f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061f6:	9300      	str	r3, [sp, #0]
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	68b9      	ldr	r1, [r7, #8]
 80061fc:	68f8      	ldr	r0, [r7, #12]
 80061fe:	f000 f80e 	bl	800621e <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8006202:	69f8      	ldr	r0, [r7, #28]
 8006204:	f000 f8a2 	bl	800634c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8006208:	2301      	movs	r3, #1
 800620a:	61bb      	str	r3, [r7, #24]
 800620c:	e002      	b.n	8006214 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800620e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006212:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8006214:	69bb      	ldr	r3, [r7, #24]
    }
 8006216:	4618      	mov	r0, r3
 8006218:	3720      	adds	r7, #32
 800621a:	46bd      	mov	sp, r7
 800621c:	bd80      	pop	{r7, pc}

0800621e <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800621e:	b580      	push	{r7, lr}
 8006220:	b088      	sub	sp, #32
 8006222:	af00      	add	r7, sp, #0
 8006224:	60f8      	str	r0, [r7, #12]
 8006226:	60b9      	str	r1, [r7, #8]
 8006228:	607a      	str	r2, [r7, #4]
 800622a:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800622c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800622e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	009b      	lsls	r3, r3, #2
 8006234:	461a      	mov	r2, r3
 8006236:	21a5      	movs	r1, #165	@ 0xa5
 8006238:	f002 f894 	bl	8008364 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800623c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800623e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006246:	3b01      	subs	r3, #1
 8006248:	009b      	lsls	r3, r3, #2
 800624a:	4413      	add	r3, r2
 800624c:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800624e:	69bb      	ldr	r3, [r7, #24]
 8006250:	f023 0307 	bic.w	r3, r3, #7
 8006254:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006256:	69bb      	ldr	r3, [r7, #24]
 8006258:	f003 0307 	and.w	r3, r3, #7
 800625c:	2b00      	cmp	r3, #0
 800625e:	d00b      	beq.n	8006278 <prvInitialiseNewTask+0x5a>
        __asm volatile
 8006260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006264:	f383 8811 	msr	BASEPRI, r3
 8006268:	f3bf 8f6f 	isb	sy
 800626c:	f3bf 8f4f 	dsb	sy
 8006270:	617b      	str	r3, [r7, #20]
    }
 8006272:	bf00      	nop
 8006274:	bf00      	nop
 8006276:	e7fd      	b.n	8006274 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d01f      	beq.n	80062be <prvInitialiseNewTask+0xa0>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800627e:	2300      	movs	r3, #0
 8006280:	61fb      	str	r3, [r7, #28]
 8006282:	e012      	b.n	80062aa <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006284:	68ba      	ldr	r2, [r7, #8]
 8006286:	69fb      	ldr	r3, [r7, #28]
 8006288:	4413      	add	r3, r2
 800628a:	7819      	ldrb	r1, [r3, #0]
 800628c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800628e:	69fb      	ldr	r3, [r7, #28]
 8006290:	4413      	add	r3, r2
 8006292:	3334      	adds	r3, #52	@ 0x34
 8006294:	460a      	mov	r2, r1
 8006296:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8006298:	68ba      	ldr	r2, [r7, #8]
 800629a:	69fb      	ldr	r3, [r7, #28]
 800629c:	4413      	add	r3, r2
 800629e:	781b      	ldrb	r3, [r3, #0]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d006      	beq.n	80062b2 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80062a4:	69fb      	ldr	r3, [r7, #28]
 80062a6:	3301      	adds	r3, #1
 80062a8:	61fb      	str	r3, [r7, #28]
 80062aa:	69fb      	ldr	r3, [r7, #28]
 80062ac:	2b09      	cmp	r3, #9
 80062ae:	d9e9      	bls.n	8006284 <prvInitialiseNewTask+0x66>
 80062b0:	e000      	b.n	80062b4 <prvInitialiseNewTask+0x96>
            {
                break;
 80062b2:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80062b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062b6:	2200      	movs	r2, #0
 80062b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80062bc:	e003      	b.n	80062c6 <prvInitialiseNewTask+0xa8>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80062be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062c0:	2200      	movs	r2, #0
 80062c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80062c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062c8:	2b04      	cmp	r3, #4
 80062ca:	d901      	bls.n	80062d0 <prvInitialiseNewTask+0xb2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80062cc:	2304      	movs	r3, #4
 80062ce:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80062d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80062d4:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 80062d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80062da:	649a      	str	r2, [r3, #72]	@ 0x48
            pxNewTCB->uxMutexesHeld = 0;
 80062dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062de:	2200      	movs	r2, #0
 80062e0:	64da      	str	r2, [r3, #76]	@ 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80062e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062e4:	3304      	adds	r3, #4
 80062e6:	4618      	mov	r0, r3
 80062e8:	f7ff f8fc 	bl	80054e4 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80062ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062ee:	3318      	adds	r3, #24
 80062f0:	4618      	mov	r0, r3
 80062f2:	f7ff f8f7 	bl	80054e4 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80062f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062fa:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80062fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062fe:	f1c3 0205 	rsb	r2, r3, #5
 8006302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006304:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006308:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800630a:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 800630c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800630e:	3350      	adds	r3, #80	@ 0x50
 8006310:	2204      	movs	r2, #4
 8006312:	2100      	movs	r1, #0
 8006314:	4618      	mov	r0, r3
 8006316:	f002 f825 	bl	8008364 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 800631a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800631c:	3354      	adds	r3, #84	@ 0x54
 800631e:	2201      	movs	r2, #1
 8006320:	2100      	movs	r1, #0
 8006322:	4618      	mov	r0, r3
 8006324:	f002 f81e 	bl	8008364 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006328:	683a      	ldr	r2, [r7, #0]
 800632a:	68f9      	ldr	r1, [r7, #12]
 800632c:	69b8      	ldr	r0, [r7, #24]
 800632e:	f001 fb99 	bl	8007a64 <pxPortInitialiseStack>
 8006332:	4602      	mov	r2, r0
 8006334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006336:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8006338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800633a:	2b00      	cmp	r3, #0
 800633c:	d002      	beq.n	8006344 <prvInitialiseNewTask+0x126>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800633e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006340:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006342:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8006344:	bf00      	nop
 8006346:	3720      	adds	r7, #32
 8006348:	46bd      	mov	sp, r7
 800634a:	bd80      	pop	{r7, pc}

0800634c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b082      	sub	sp, #8
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8006354:	f001 fcba 	bl	8007ccc <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8006358:	4b2c      	ldr	r3, [pc, #176]	@ (800640c <prvAddNewTaskToReadyList+0xc0>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	3301      	adds	r3, #1
 800635e:	4a2b      	ldr	r2, [pc, #172]	@ (800640c <prvAddNewTaskToReadyList+0xc0>)
 8006360:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8006362:	4b2b      	ldr	r3, [pc, #172]	@ (8006410 <prvAddNewTaskToReadyList+0xc4>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d109      	bne.n	800637e <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800636a:	4a29      	ldr	r2, [pc, #164]	@ (8006410 <prvAddNewTaskToReadyList+0xc4>)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006370:	4b26      	ldr	r3, [pc, #152]	@ (800640c <prvAddNewTaskToReadyList+0xc0>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	2b01      	cmp	r3, #1
 8006376:	d110      	bne.n	800639a <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8006378:	f000 fbd2 	bl	8006b20 <prvInitialiseTaskLists>
 800637c:	e00d      	b.n	800639a <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800637e:	4b25      	ldr	r3, [pc, #148]	@ (8006414 <prvAddNewTaskToReadyList+0xc8>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d109      	bne.n	800639a <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006386:	4b22      	ldr	r3, [pc, #136]	@ (8006410 <prvAddNewTaskToReadyList+0xc4>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006390:	429a      	cmp	r2, r3
 8006392:	d802      	bhi.n	800639a <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8006394:	4a1e      	ldr	r2, [pc, #120]	@ (8006410 <prvAddNewTaskToReadyList+0xc4>)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800639a:	4b1f      	ldr	r3, [pc, #124]	@ (8006418 <prvAddNewTaskToReadyList+0xcc>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	3301      	adds	r3, #1
 80063a0:	4a1d      	ldr	r2, [pc, #116]	@ (8006418 <prvAddNewTaskToReadyList+0xcc>)
 80063a2:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80063a4:	4b1c      	ldr	r3, [pc, #112]	@ (8006418 <prvAddNewTaskToReadyList+0xcc>)
 80063a6:	681a      	ldr	r2, [r3, #0]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	641a      	str	r2, [r3, #64]	@ 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063b0:	2201      	movs	r2, #1
 80063b2:	409a      	lsls	r2, r3
 80063b4:	4b19      	ldr	r3, [pc, #100]	@ (800641c <prvAddNewTaskToReadyList+0xd0>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4313      	orrs	r3, r2
 80063ba:	4a18      	ldr	r2, [pc, #96]	@ (800641c <prvAddNewTaskToReadyList+0xd0>)
 80063bc:	6013      	str	r3, [r2, #0]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063c2:	4613      	mov	r3, r2
 80063c4:	009b      	lsls	r3, r3, #2
 80063c6:	4413      	add	r3, r2
 80063c8:	009b      	lsls	r3, r3, #2
 80063ca:	4a15      	ldr	r2, [pc, #84]	@ (8006420 <prvAddNewTaskToReadyList+0xd4>)
 80063cc:	441a      	add	r2, r3
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	3304      	adds	r3, #4
 80063d2:	4619      	mov	r1, r3
 80063d4:	4610      	mov	r0, r2
 80063d6:	f7ff f892 	bl	80054fe <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80063da:	f001 fca9 	bl	8007d30 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80063de:	4b0d      	ldr	r3, [pc, #52]	@ (8006414 <prvAddNewTaskToReadyList+0xc8>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d00e      	beq.n	8006404 <prvAddNewTaskToReadyList+0xb8>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80063e6:	4b0a      	ldr	r3, [pc, #40]	@ (8006410 <prvAddNewTaskToReadyList+0xc4>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063f0:	429a      	cmp	r2, r3
 80063f2:	d207      	bcs.n	8006404 <prvAddNewTaskToReadyList+0xb8>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80063f4:	4b0b      	ldr	r3, [pc, #44]	@ (8006424 <prvAddNewTaskToReadyList+0xd8>)
 80063f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063fa:	601a      	str	r2, [r3, #0]
 80063fc:	f3bf 8f4f 	dsb	sy
 8006400:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8006404:	bf00      	nop
 8006406:	3708      	adds	r7, #8
 8006408:	46bd      	mov	sp, r7
 800640a:	bd80      	pop	{r7, pc}
 800640c:	2000034c 	.word	0x2000034c
 8006410:	20000274 	.word	0x20000274
 8006414:	20000358 	.word	0x20000358
 8006418:	20000368 	.word	0x20000368
 800641c:	20000354 	.word	0x20000354
 8006420:	20000278 	.word	0x20000278
 8006424:	e000ed04 	.word	0xe000ed04

08006428 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b086      	sub	sp, #24
 800642c:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 800642e:	4b20      	ldr	r3, [pc, #128]	@ (80064b0 <vTaskStartScheduler+0x88>)
 8006430:	9301      	str	r3, [sp, #4]
 8006432:	2300      	movs	r3, #0
 8006434:	9300      	str	r3, [sp, #0]
 8006436:	2300      	movs	r3, #0
 8006438:	2282      	movs	r2, #130	@ 0x82
 800643a:	491e      	ldr	r1, [pc, #120]	@ (80064b4 <vTaskStartScheduler+0x8c>)
 800643c:	481e      	ldr	r0, [pc, #120]	@ (80064b8 <vTaskStartScheduler+0x90>)
 800643e:	f7ff fead 	bl	800619c <xTaskCreate>
 8006442:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2b01      	cmp	r3, #1
 8006448:	d102      	bne.n	8006450 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 800644a:	f000 ff6d 	bl	8007328 <xTimerCreateTimerTask>
 800644e:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	2b01      	cmp	r3, #1
 8006454:	d116      	bne.n	8006484 <vTaskStartScheduler+0x5c>
        __asm volatile
 8006456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800645a:	f383 8811 	msr	BASEPRI, r3
 800645e:	f3bf 8f6f 	isb	sy
 8006462:	f3bf 8f4f 	dsb	sy
 8006466:	60bb      	str	r3, [r7, #8]
    }
 8006468:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 800646a:	4b14      	ldr	r3, [pc, #80]	@ (80064bc <vTaskStartScheduler+0x94>)
 800646c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006470:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8006472:	4b13      	ldr	r3, [pc, #76]	@ (80064c0 <vTaskStartScheduler+0x98>)
 8006474:	2201      	movs	r2, #1
 8006476:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006478:	4b12      	ldr	r3, [pc, #72]	@ (80064c4 <vTaskStartScheduler+0x9c>)
 800647a:	2200      	movs	r2, #0
 800647c:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 800647e:	f001 fb81 	bl	8007b84 <xPortStartScheduler>
 8006482:	e00f      	b.n	80064a4 <vTaskStartScheduler+0x7c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800648a:	d10b      	bne.n	80064a4 <vTaskStartScheduler+0x7c>
        __asm volatile
 800648c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006490:	f383 8811 	msr	BASEPRI, r3
 8006494:	f3bf 8f6f 	isb	sy
 8006498:	f3bf 8f4f 	dsb	sy
 800649c:	607b      	str	r3, [r7, #4]
    }
 800649e:	bf00      	nop
 80064a0:	bf00      	nop
 80064a2:	e7fd      	b.n	80064a0 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80064a4:	4b08      	ldr	r3, [pc, #32]	@ (80064c8 <vTaskStartScheduler+0xa0>)
 80064a6:	681b      	ldr	r3, [r3, #0]
}
 80064a8:	bf00      	nop
 80064aa:	3710      	adds	r7, #16
 80064ac:	46bd      	mov	sp, r7
 80064ae:	bd80      	pop	{r7, pc}
 80064b0:	20000370 	.word	0x20000370
 80064b4:	080092e0 	.word	0x080092e0
 80064b8:	08006af1 	.word	0x08006af1
 80064bc:	2000036c 	.word	0x2000036c
 80064c0:	20000358 	.word	0x20000358
 80064c4:	20000350 	.word	0x20000350
 80064c8:	20000068 	.word	0x20000068

080064cc <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80064cc:	b480      	push	{r7}
 80064ce:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80064d0:	4b04      	ldr	r3, [pc, #16]	@ (80064e4 <vTaskSuspendAll+0x18>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	3301      	adds	r3, #1
 80064d6:	4a03      	ldr	r2, [pc, #12]	@ (80064e4 <vTaskSuspendAll+0x18>)
 80064d8:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80064da:	bf00      	nop
 80064dc:	46bd      	mov	sp, r7
 80064de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e2:	4770      	bx	lr
 80064e4:	20000374 	.word	0x20000374

080064e8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b084      	sub	sp, #16
 80064ec:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80064ee:	2300      	movs	r3, #0
 80064f0:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 80064f2:	2300      	movs	r3, #0
 80064f4:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80064f6:	4b42      	ldr	r3, [pc, #264]	@ (8006600 <xTaskResumeAll+0x118>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d10b      	bne.n	8006516 <xTaskResumeAll+0x2e>
        __asm volatile
 80064fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006502:	f383 8811 	msr	BASEPRI, r3
 8006506:	f3bf 8f6f 	isb	sy
 800650a:	f3bf 8f4f 	dsb	sy
 800650e:	603b      	str	r3, [r7, #0]
    }
 8006510:	bf00      	nop
 8006512:	bf00      	nop
 8006514:	e7fd      	b.n	8006512 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8006516:	f001 fbd9 	bl	8007ccc <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800651a:	4b39      	ldr	r3, [pc, #228]	@ (8006600 <xTaskResumeAll+0x118>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	3b01      	subs	r3, #1
 8006520:	4a37      	ldr	r2, [pc, #220]	@ (8006600 <xTaskResumeAll+0x118>)
 8006522:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006524:	4b36      	ldr	r3, [pc, #216]	@ (8006600 <xTaskResumeAll+0x118>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d161      	bne.n	80065f0 <xTaskResumeAll+0x108>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800652c:	4b35      	ldr	r3, [pc, #212]	@ (8006604 <xTaskResumeAll+0x11c>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d05d      	beq.n	80065f0 <xTaskResumeAll+0x108>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006534:	e02e      	b.n	8006594 <xTaskResumeAll+0xac>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006536:	4b34      	ldr	r3, [pc, #208]	@ (8006608 <xTaskResumeAll+0x120>)
 8006538:	68db      	ldr	r3, [r3, #12]
 800653a:	68db      	ldr	r3, [r3, #12]
 800653c:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	3318      	adds	r3, #24
 8006542:	4618      	mov	r0, r3
 8006544:	f7ff f838 	bl	80055b8 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	3304      	adds	r3, #4
 800654c:	4618      	mov	r0, r3
 800654e:	f7ff f833 	bl	80055b8 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006556:	2201      	movs	r2, #1
 8006558:	409a      	lsls	r2, r3
 800655a:	4b2c      	ldr	r3, [pc, #176]	@ (800660c <xTaskResumeAll+0x124>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4313      	orrs	r3, r2
 8006560:	4a2a      	ldr	r2, [pc, #168]	@ (800660c <xTaskResumeAll+0x124>)
 8006562:	6013      	str	r3, [r2, #0]
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006568:	4613      	mov	r3, r2
 800656a:	009b      	lsls	r3, r3, #2
 800656c:	4413      	add	r3, r2
 800656e:	009b      	lsls	r3, r3, #2
 8006570:	4a27      	ldr	r2, [pc, #156]	@ (8006610 <xTaskResumeAll+0x128>)
 8006572:	441a      	add	r2, r3
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	3304      	adds	r3, #4
 8006578:	4619      	mov	r1, r3
 800657a:	4610      	mov	r0, r2
 800657c:	f7fe ffbf 	bl	80054fe <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006584:	4b23      	ldr	r3, [pc, #140]	@ (8006614 <xTaskResumeAll+0x12c>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800658a:	429a      	cmp	r2, r3
 800658c:	d302      	bcc.n	8006594 <xTaskResumeAll+0xac>
                    {
                        xYieldPending = pdTRUE;
 800658e:	4b22      	ldr	r3, [pc, #136]	@ (8006618 <xTaskResumeAll+0x130>)
 8006590:	2201      	movs	r2, #1
 8006592:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006594:	4b1c      	ldr	r3, [pc, #112]	@ (8006608 <xTaskResumeAll+0x120>)
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d1cc      	bne.n	8006536 <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d001      	beq.n	80065a6 <xTaskResumeAll+0xbe>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80065a2:	f000 fb3b 	bl	8006c1c <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80065a6:	4b1d      	ldr	r3, [pc, #116]	@ (800661c <xTaskResumeAll+0x134>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d010      	beq.n	80065d4 <xTaskResumeAll+0xec>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80065b2:	f000 f847 	bl	8006644 <xTaskIncrementTick>
 80065b6:	4603      	mov	r3, r0
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d002      	beq.n	80065c2 <xTaskResumeAll+0xda>
                            {
                                xYieldPending = pdTRUE;
 80065bc:	4b16      	ldr	r3, [pc, #88]	@ (8006618 <xTaskResumeAll+0x130>)
 80065be:	2201      	movs	r2, #1
 80065c0:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	3b01      	subs	r3, #1
 80065c6:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d1f1      	bne.n	80065b2 <xTaskResumeAll+0xca>

                        xPendedTicks = 0;
 80065ce:	4b13      	ldr	r3, [pc, #76]	@ (800661c <xTaskResumeAll+0x134>)
 80065d0:	2200      	movs	r2, #0
 80065d2:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 80065d4:	4b10      	ldr	r3, [pc, #64]	@ (8006618 <xTaskResumeAll+0x130>)
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d009      	beq.n	80065f0 <xTaskResumeAll+0x108>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80065dc:	2301      	movs	r3, #1
 80065de:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 80065e0:	4b0f      	ldr	r3, [pc, #60]	@ (8006620 <xTaskResumeAll+0x138>)
 80065e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065e6:	601a      	str	r2, [r3, #0]
 80065e8:	f3bf 8f4f 	dsb	sy
 80065ec:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 80065f0:	f001 fb9e 	bl	8007d30 <vPortExitCritical>

    return xAlreadyYielded;
 80065f4:	68bb      	ldr	r3, [r7, #8]
}
 80065f6:	4618      	mov	r0, r3
 80065f8:	3710      	adds	r7, #16
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bd80      	pop	{r7, pc}
 80065fe:	bf00      	nop
 8006600:	20000374 	.word	0x20000374
 8006604:	2000034c 	.word	0x2000034c
 8006608:	2000030c 	.word	0x2000030c
 800660c:	20000354 	.word	0x20000354
 8006610:	20000278 	.word	0x20000278
 8006614:	20000274 	.word	0x20000274
 8006618:	20000360 	.word	0x20000360
 800661c:	2000035c 	.word	0x2000035c
 8006620:	e000ed04 	.word	0xe000ed04

08006624 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006624:	b480      	push	{r7}
 8006626:	b083      	sub	sp, #12
 8006628:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800662a:	4b05      	ldr	r3, [pc, #20]	@ (8006640 <xTaskGetTickCount+0x1c>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8006630:	687b      	ldr	r3, [r7, #4]
}
 8006632:	4618      	mov	r0, r3
 8006634:	370c      	adds	r7, #12
 8006636:	46bd      	mov	sp, r7
 8006638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663c:	4770      	bx	lr
 800663e:	bf00      	nop
 8006640:	20000350 	.word	0x20000350

08006644 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b086      	sub	sp, #24
 8006648:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800664a:	2300      	movs	r3, #0
 800664c:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800664e:	4b4f      	ldr	r3, [pc, #316]	@ (800678c <xTaskIncrementTick+0x148>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	2b00      	cmp	r3, #0
 8006654:	f040 808f 	bne.w	8006776 <xTaskIncrementTick+0x132>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006658:	4b4d      	ldr	r3, [pc, #308]	@ (8006790 <xTaskIncrementTick+0x14c>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	3301      	adds	r3, #1
 800665e:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8006660:	4a4b      	ldr	r2, [pc, #300]	@ (8006790 <xTaskIncrementTick+0x14c>)
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d121      	bne.n	80066b0 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 800666c:	4b49      	ldr	r3, [pc, #292]	@ (8006794 <xTaskIncrementTick+0x150>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d00b      	beq.n	800668e <xTaskIncrementTick+0x4a>
        __asm volatile
 8006676:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800667a:	f383 8811 	msr	BASEPRI, r3
 800667e:	f3bf 8f6f 	isb	sy
 8006682:	f3bf 8f4f 	dsb	sy
 8006686:	603b      	str	r3, [r7, #0]
    }
 8006688:	bf00      	nop
 800668a:	bf00      	nop
 800668c:	e7fd      	b.n	800668a <xTaskIncrementTick+0x46>
 800668e:	4b41      	ldr	r3, [pc, #260]	@ (8006794 <xTaskIncrementTick+0x150>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	60fb      	str	r3, [r7, #12]
 8006694:	4b40      	ldr	r3, [pc, #256]	@ (8006798 <xTaskIncrementTick+0x154>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4a3e      	ldr	r2, [pc, #248]	@ (8006794 <xTaskIncrementTick+0x150>)
 800669a:	6013      	str	r3, [r2, #0]
 800669c:	4a3e      	ldr	r2, [pc, #248]	@ (8006798 <xTaskIncrementTick+0x154>)
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	6013      	str	r3, [r2, #0]
 80066a2:	4b3e      	ldr	r3, [pc, #248]	@ (800679c <xTaskIncrementTick+0x158>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	3301      	adds	r3, #1
 80066a8:	4a3c      	ldr	r2, [pc, #240]	@ (800679c <xTaskIncrementTick+0x158>)
 80066aa:	6013      	str	r3, [r2, #0]
 80066ac:	f000 fab6 	bl	8006c1c <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80066b0:	4b3b      	ldr	r3, [pc, #236]	@ (80067a0 <xTaskIncrementTick+0x15c>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	693a      	ldr	r2, [r7, #16]
 80066b6:	429a      	cmp	r2, r3
 80066b8:	d348      	bcc.n	800674c <xTaskIncrementTick+0x108>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80066ba:	4b36      	ldr	r3, [pc, #216]	@ (8006794 <xTaskIncrementTick+0x150>)
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d104      	bne.n	80066ce <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80066c4:	4b36      	ldr	r3, [pc, #216]	@ (80067a0 <xTaskIncrementTick+0x15c>)
 80066c6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80066ca:	601a      	str	r2, [r3, #0]
                    break;
 80066cc:	e03e      	b.n	800674c <xTaskIncrementTick+0x108>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066ce:	4b31      	ldr	r3, [pc, #196]	@ (8006794 <xTaskIncrementTick+0x150>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	68db      	ldr	r3, [r3, #12]
 80066d4:	68db      	ldr	r3, [r3, #12]
 80066d6:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 80066de:	693a      	ldr	r2, [r7, #16]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	429a      	cmp	r2, r3
 80066e4:	d203      	bcs.n	80066ee <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80066e6:	4a2e      	ldr	r2, [pc, #184]	@ (80067a0 <xTaskIncrementTick+0x15c>)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80066ec:	e02e      	b.n	800674c <xTaskIncrementTick+0x108>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	3304      	adds	r3, #4
 80066f2:	4618      	mov	r0, r3
 80066f4:	f7fe ff60 	bl	80055b8 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d004      	beq.n	800670a <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	3318      	adds	r3, #24
 8006704:	4618      	mov	r0, r3
 8006706:	f7fe ff57 	bl	80055b8 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800670e:	2201      	movs	r2, #1
 8006710:	409a      	lsls	r2, r3
 8006712:	4b24      	ldr	r3, [pc, #144]	@ (80067a4 <xTaskIncrementTick+0x160>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4313      	orrs	r3, r2
 8006718:	4a22      	ldr	r2, [pc, #136]	@ (80067a4 <xTaskIncrementTick+0x160>)
 800671a:	6013      	str	r3, [r2, #0]
 800671c:	68bb      	ldr	r3, [r7, #8]
 800671e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006720:	4613      	mov	r3, r2
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	4413      	add	r3, r2
 8006726:	009b      	lsls	r3, r3, #2
 8006728:	4a1f      	ldr	r2, [pc, #124]	@ (80067a8 <xTaskIncrementTick+0x164>)
 800672a:	441a      	add	r2, r3
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	3304      	adds	r3, #4
 8006730:	4619      	mov	r1, r3
 8006732:	4610      	mov	r0, r2
 8006734:	f7fe fee3 	bl	80054fe <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800673c:	4b1b      	ldr	r3, [pc, #108]	@ (80067ac <xTaskIncrementTick+0x168>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006742:	429a      	cmp	r2, r3
 8006744:	d3b9      	bcc.n	80066ba <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 8006746:	2301      	movs	r3, #1
 8006748:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800674a:	e7b6      	b.n	80066ba <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800674c:	4b17      	ldr	r3, [pc, #92]	@ (80067ac <xTaskIncrementTick+0x168>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006752:	4915      	ldr	r1, [pc, #84]	@ (80067a8 <xTaskIncrementTick+0x164>)
 8006754:	4613      	mov	r3, r2
 8006756:	009b      	lsls	r3, r3, #2
 8006758:	4413      	add	r3, r2
 800675a:	009b      	lsls	r3, r3, #2
 800675c:	440b      	add	r3, r1
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	2b01      	cmp	r3, #1
 8006762:	d901      	bls.n	8006768 <xTaskIncrementTick+0x124>
                {
                    xSwitchRequired = pdTRUE;
 8006764:	2301      	movs	r3, #1
 8006766:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8006768:	4b11      	ldr	r3, [pc, #68]	@ (80067b0 <xTaskIncrementTick+0x16c>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d007      	beq.n	8006780 <xTaskIncrementTick+0x13c>
                {
                    xSwitchRequired = pdTRUE;
 8006770:	2301      	movs	r3, #1
 8006772:	617b      	str	r3, [r7, #20]
 8006774:	e004      	b.n	8006780 <xTaskIncrementTick+0x13c>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8006776:	4b0f      	ldr	r3, [pc, #60]	@ (80067b4 <xTaskIncrementTick+0x170>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	3301      	adds	r3, #1
 800677c:	4a0d      	ldr	r2, [pc, #52]	@ (80067b4 <xTaskIncrementTick+0x170>)
 800677e:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8006780:	697b      	ldr	r3, [r7, #20]
}
 8006782:	4618      	mov	r0, r3
 8006784:	3718      	adds	r7, #24
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}
 800678a:	bf00      	nop
 800678c:	20000374 	.word	0x20000374
 8006790:	20000350 	.word	0x20000350
 8006794:	20000304 	.word	0x20000304
 8006798:	20000308 	.word	0x20000308
 800679c:	20000364 	.word	0x20000364
 80067a0:	2000036c 	.word	0x2000036c
 80067a4:	20000354 	.word	0x20000354
 80067a8:	20000278 	.word	0x20000278
 80067ac:	20000274 	.word	0x20000274
 80067b0:	20000360 	.word	0x20000360
 80067b4:	2000035c 	.word	0x2000035c

080067b8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80067b8:	b480      	push	{r7}
 80067ba:	b087      	sub	sp, #28
 80067bc:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80067be:	4b27      	ldr	r3, [pc, #156]	@ (800685c <vTaskSwitchContext+0xa4>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d003      	beq.n	80067ce <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80067c6:	4b26      	ldr	r3, [pc, #152]	@ (8006860 <vTaskSwitchContext+0xa8>)
 80067c8:	2201      	movs	r2, #1
 80067ca:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 80067cc:	e040      	b.n	8006850 <vTaskSwitchContext+0x98>
        xYieldPending = pdFALSE;
 80067ce:	4b24      	ldr	r3, [pc, #144]	@ (8006860 <vTaskSwitchContext+0xa8>)
 80067d0:	2200      	movs	r2, #0
 80067d2:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80067d4:	4b23      	ldr	r3, [pc, #140]	@ (8006864 <vTaskSwitchContext+0xac>)
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	fab3 f383 	clz	r3, r3
 80067e0:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80067e2:	7afb      	ldrb	r3, [r7, #11]
 80067e4:	f1c3 031f 	rsb	r3, r3, #31
 80067e8:	617b      	str	r3, [r7, #20]
 80067ea:	491f      	ldr	r1, [pc, #124]	@ (8006868 <vTaskSwitchContext+0xb0>)
 80067ec:	697a      	ldr	r2, [r7, #20]
 80067ee:	4613      	mov	r3, r2
 80067f0:	009b      	lsls	r3, r3, #2
 80067f2:	4413      	add	r3, r2
 80067f4:	009b      	lsls	r3, r3, #2
 80067f6:	440b      	add	r3, r1
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d10b      	bne.n	8006816 <vTaskSwitchContext+0x5e>
        __asm volatile
 80067fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006802:	f383 8811 	msr	BASEPRI, r3
 8006806:	f3bf 8f6f 	isb	sy
 800680a:	f3bf 8f4f 	dsb	sy
 800680e:	607b      	str	r3, [r7, #4]
    }
 8006810:	bf00      	nop
 8006812:	bf00      	nop
 8006814:	e7fd      	b.n	8006812 <vTaskSwitchContext+0x5a>
 8006816:	697a      	ldr	r2, [r7, #20]
 8006818:	4613      	mov	r3, r2
 800681a:	009b      	lsls	r3, r3, #2
 800681c:	4413      	add	r3, r2
 800681e:	009b      	lsls	r3, r3, #2
 8006820:	4a11      	ldr	r2, [pc, #68]	@ (8006868 <vTaskSwitchContext+0xb0>)
 8006822:	4413      	add	r3, r2
 8006824:	613b      	str	r3, [r7, #16]
 8006826:	693b      	ldr	r3, [r7, #16]
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	685a      	ldr	r2, [r3, #4]
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	605a      	str	r2, [r3, #4]
 8006830:	693b      	ldr	r3, [r7, #16]
 8006832:	685a      	ldr	r2, [r3, #4]
 8006834:	693b      	ldr	r3, [r7, #16]
 8006836:	3308      	adds	r3, #8
 8006838:	429a      	cmp	r2, r3
 800683a:	d104      	bne.n	8006846 <vTaskSwitchContext+0x8e>
 800683c:	693b      	ldr	r3, [r7, #16]
 800683e:	685b      	ldr	r3, [r3, #4]
 8006840:	685a      	ldr	r2, [r3, #4]
 8006842:	693b      	ldr	r3, [r7, #16]
 8006844:	605a      	str	r2, [r3, #4]
 8006846:	693b      	ldr	r3, [r7, #16]
 8006848:	685b      	ldr	r3, [r3, #4]
 800684a:	68db      	ldr	r3, [r3, #12]
 800684c:	4a07      	ldr	r2, [pc, #28]	@ (800686c <vTaskSwitchContext+0xb4>)
 800684e:	6013      	str	r3, [r2, #0]
}
 8006850:	bf00      	nop
 8006852:	371c      	adds	r7, #28
 8006854:	46bd      	mov	sp, r7
 8006856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685a:	4770      	bx	lr
 800685c:	20000374 	.word	0x20000374
 8006860:	20000360 	.word	0x20000360
 8006864:	20000354 	.word	0x20000354
 8006868:	20000278 	.word	0x20000278
 800686c:	20000274 	.word	0x20000274

08006870 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b084      	sub	sp, #16
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
 8006878:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d10b      	bne.n	8006898 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 8006880:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006884:	f383 8811 	msr	BASEPRI, r3
 8006888:	f3bf 8f6f 	isb	sy
 800688c:	f3bf 8f4f 	dsb	sy
 8006890:	60fb      	str	r3, [r7, #12]
    }
 8006892:	bf00      	nop
 8006894:	bf00      	nop
 8006896:	e7fd      	b.n	8006894 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006898:	4b07      	ldr	r3, [pc, #28]	@ (80068b8 <vTaskPlaceOnEventList+0x48>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	3318      	adds	r3, #24
 800689e:	4619      	mov	r1, r3
 80068a0:	6878      	ldr	r0, [r7, #4]
 80068a2:	f7fe fe50 	bl	8005546 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80068a6:	2101      	movs	r1, #1
 80068a8:	6838      	ldr	r0, [r7, #0]
 80068aa:	f000 fcd7 	bl	800725c <prvAddCurrentTaskToDelayedList>
}
 80068ae:	bf00      	nop
 80068b0:	3710      	adds	r7, #16
 80068b2:	46bd      	mov	sp, r7
 80068b4:	bd80      	pop	{r7, pc}
 80068b6:	bf00      	nop
 80068b8:	20000274 	.word	0x20000274

080068bc <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80068bc:	b580      	push	{r7, lr}
 80068be:	b086      	sub	sp, #24
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	60f8      	str	r0, [r7, #12]
 80068c4:	60b9      	str	r1, [r7, #8]
 80068c6:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d10b      	bne.n	80068e6 <vTaskPlaceOnEventListRestricted+0x2a>
        __asm volatile
 80068ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068d2:	f383 8811 	msr	BASEPRI, r3
 80068d6:	f3bf 8f6f 	isb	sy
 80068da:	f3bf 8f4f 	dsb	sy
 80068de:	617b      	str	r3, [r7, #20]
    }
 80068e0:	bf00      	nop
 80068e2:	bf00      	nop
 80068e4:	e7fd      	b.n	80068e2 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80068e6:	4b0a      	ldr	r3, [pc, #40]	@ (8006910 <vTaskPlaceOnEventListRestricted+0x54>)
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	3318      	adds	r3, #24
 80068ec:	4619      	mov	r1, r3
 80068ee:	68f8      	ldr	r0, [r7, #12]
 80068f0:	f7fe fe05 	bl	80054fe <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d002      	beq.n	8006900 <vTaskPlaceOnEventListRestricted+0x44>
        {
            xTicksToWait = portMAX_DELAY;
 80068fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80068fe:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006900:	6879      	ldr	r1, [r7, #4]
 8006902:	68b8      	ldr	r0, [r7, #8]
 8006904:	f000 fcaa 	bl	800725c <prvAddCurrentTaskToDelayedList>
    }
 8006908:	bf00      	nop
 800690a:	3718      	adds	r7, #24
 800690c:	46bd      	mov	sp, r7
 800690e:	bd80      	pop	{r7, pc}
 8006910:	20000274 	.word	0x20000274

08006914 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b086      	sub	sp, #24
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	68db      	ldr	r3, [r3, #12]
 8006920:	68db      	ldr	r3, [r3, #12]
 8006922:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d10b      	bne.n	8006942 <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 800692a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800692e:	f383 8811 	msr	BASEPRI, r3
 8006932:	f3bf 8f6f 	isb	sy
 8006936:	f3bf 8f4f 	dsb	sy
 800693a:	60fb      	str	r3, [r7, #12]
    }
 800693c:	bf00      	nop
 800693e:	bf00      	nop
 8006940:	e7fd      	b.n	800693e <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006942:	693b      	ldr	r3, [r7, #16]
 8006944:	3318      	adds	r3, #24
 8006946:	4618      	mov	r0, r3
 8006948:	f7fe fe36 	bl	80055b8 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800694c:	4b1d      	ldr	r3, [pc, #116]	@ (80069c4 <xTaskRemoveFromEventList+0xb0>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d11c      	bne.n	800698e <xTaskRemoveFromEventList+0x7a>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006954:	693b      	ldr	r3, [r7, #16]
 8006956:	3304      	adds	r3, #4
 8006958:	4618      	mov	r0, r3
 800695a:	f7fe fe2d 	bl	80055b8 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006962:	2201      	movs	r2, #1
 8006964:	409a      	lsls	r2, r3
 8006966:	4b18      	ldr	r3, [pc, #96]	@ (80069c8 <xTaskRemoveFromEventList+0xb4>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4313      	orrs	r3, r2
 800696c:	4a16      	ldr	r2, [pc, #88]	@ (80069c8 <xTaskRemoveFromEventList+0xb4>)
 800696e:	6013      	str	r3, [r2, #0]
 8006970:	693b      	ldr	r3, [r7, #16]
 8006972:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006974:	4613      	mov	r3, r2
 8006976:	009b      	lsls	r3, r3, #2
 8006978:	4413      	add	r3, r2
 800697a:	009b      	lsls	r3, r3, #2
 800697c:	4a13      	ldr	r2, [pc, #76]	@ (80069cc <xTaskRemoveFromEventList+0xb8>)
 800697e:	441a      	add	r2, r3
 8006980:	693b      	ldr	r3, [r7, #16]
 8006982:	3304      	adds	r3, #4
 8006984:	4619      	mov	r1, r3
 8006986:	4610      	mov	r0, r2
 8006988:	f7fe fdb9 	bl	80054fe <vListInsertEnd>
 800698c:	e005      	b.n	800699a <xTaskRemoveFromEventList+0x86>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	3318      	adds	r3, #24
 8006992:	4619      	mov	r1, r3
 8006994:	480e      	ldr	r0, [pc, #56]	@ (80069d0 <xTaskRemoveFromEventList+0xbc>)
 8006996:	f7fe fdb2 	bl	80054fe <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800699a:	693b      	ldr	r3, [r7, #16]
 800699c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800699e:	4b0d      	ldr	r3, [pc, #52]	@ (80069d4 <xTaskRemoveFromEventList+0xc0>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069a4:	429a      	cmp	r2, r3
 80069a6:	d905      	bls.n	80069b4 <xTaskRemoveFromEventList+0xa0>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80069a8:	2301      	movs	r3, #1
 80069aa:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80069ac:	4b0a      	ldr	r3, [pc, #40]	@ (80069d8 <xTaskRemoveFromEventList+0xc4>)
 80069ae:	2201      	movs	r2, #1
 80069b0:	601a      	str	r2, [r3, #0]
 80069b2:	e001      	b.n	80069b8 <xTaskRemoveFromEventList+0xa4>
    }
    else
    {
        xReturn = pdFALSE;
 80069b4:	2300      	movs	r3, #0
 80069b6:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 80069b8:	697b      	ldr	r3, [r7, #20]
}
 80069ba:	4618      	mov	r0, r3
 80069bc:	3718      	adds	r7, #24
 80069be:	46bd      	mov	sp, r7
 80069c0:	bd80      	pop	{r7, pc}
 80069c2:	bf00      	nop
 80069c4:	20000374 	.word	0x20000374
 80069c8:	20000354 	.word	0x20000354
 80069cc:	20000278 	.word	0x20000278
 80069d0:	2000030c 	.word	0x2000030c
 80069d4:	20000274 	.word	0x20000274
 80069d8:	20000360 	.word	0x20000360

080069dc <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80069dc:	b480      	push	{r7}
 80069de:	b083      	sub	sp, #12
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80069e4:	4b06      	ldr	r3, [pc, #24]	@ (8006a00 <vTaskInternalSetTimeOutState+0x24>)
 80069e6:	681a      	ldr	r2, [r3, #0]
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80069ec:	4b05      	ldr	r3, [pc, #20]	@ (8006a04 <vTaskInternalSetTimeOutState+0x28>)
 80069ee:	681a      	ldr	r2, [r3, #0]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	605a      	str	r2, [r3, #4]
}
 80069f4:	bf00      	nop
 80069f6:	370c      	adds	r7, #12
 80069f8:	46bd      	mov	sp, r7
 80069fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fe:	4770      	bx	lr
 8006a00:	20000364 	.word	0x20000364
 8006a04:	20000350 	.word	0x20000350

08006a08 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b088      	sub	sp, #32
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
 8006a10:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d10b      	bne.n	8006a30 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 8006a18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a1c:	f383 8811 	msr	BASEPRI, r3
 8006a20:	f3bf 8f6f 	isb	sy
 8006a24:	f3bf 8f4f 	dsb	sy
 8006a28:	613b      	str	r3, [r7, #16]
    }
 8006a2a:	bf00      	nop
 8006a2c:	bf00      	nop
 8006a2e:	e7fd      	b.n	8006a2c <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d10b      	bne.n	8006a4e <xTaskCheckForTimeOut+0x46>
        __asm volatile
 8006a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a3a:	f383 8811 	msr	BASEPRI, r3
 8006a3e:	f3bf 8f6f 	isb	sy
 8006a42:	f3bf 8f4f 	dsb	sy
 8006a46:	60fb      	str	r3, [r7, #12]
    }
 8006a48:	bf00      	nop
 8006a4a:	bf00      	nop
 8006a4c:	e7fd      	b.n	8006a4a <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8006a4e:	f001 f93d 	bl	8007ccc <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8006a52:	4b1f      	ldr	r3, [pc, #124]	@ (8006ad0 <xTaskCheckForTimeOut+0xc8>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	69ba      	ldr	r2, [r7, #24]
 8006a5e:	1ad3      	subs	r3, r2, r3
 8006a60:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006a6a:	d102      	bne.n	8006a72 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	61fb      	str	r3, [r7, #28]
 8006a70:	e026      	b.n	8006ac0 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681a      	ldr	r2, [r3, #0]
 8006a76:	4b17      	ldr	r3, [pc, #92]	@ (8006ad4 <xTaskCheckForTimeOut+0xcc>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	429a      	cmp	r2, r3
 8006a7c:	d00a      	beq.n	8006a94 <xTaskCheckForTimeOut+0x8c>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	685b      	ldr	r3, [r3, #4]
 8006a82:	69ba      	ldr	r2, [r7, #24]
 8006a84:	429a      	cmp	r2, r3
 8006a86:	d305      	bcc.n	8006a94 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	601a      	str	r2, [r3, #0]
 8006a92:	e015      	b.n	8006ac0 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	697a      	ldr	r2, [r7, #20]
 8006a9a:	429a      	cmp	r2, r3
 8006a9c:	d20b      	bcs.n	8006ab6 <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	681a      	ldr	r2, [r3, #0]
 8006aa2:	697b      	ldr	r3, [r7, #20]
 8006aa4:	1ad2      	subs	r2, r2, r3
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8006aaa:	6878      	ldr	r0, [r7, #4]
 8006aac:	f7ff ff96 	bl	80069dc <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	61fb      	str	r3, [r7, #28]
 8006ab4:	e004      	b.n	8006ac0 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	2200      	movs	r2, #0
 8006aba:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8006abc:	2301      	movs	r3, #1
 8006abe:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8006ac0:	f001 f936 	bl	8007d30 <vPortExitCritical>

    return xReturn;
 8006ac4:	69fb      	ldr	r3, [r7, #28]
}
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	3720      	adds	r7, #32
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd80      	pop	{r7, pc}
 8006ace:	bf00      	nop
 8006ad0:	20000350 	.word	0x20000350
 8006ad4:	20000364 	.word	0x20000364

08006ad8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006ad8:	b480      	push	{r7}
 8006ada:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8006adc:	4b03      	ldr	r3, [pc, #12]	@ (8006aec <vTaskMissedYield+0x14>)
 8006ade:	2201      	movs	r2, #1
 8006ae0:	601a      	str	r2, [r3, #0]
}
 8006ae2:	bf00      	nop
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aea:	4770      	bx	lr
 8006aec:	20000360 	.word	0x20000360

08006af0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b082      	sub	sp, #8
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8006af8:	f000 f852 	bl	8006ba0 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006afc:	4b06      	ldr	r3, [pc, #24]	@ (8006b18 <prvIdleTask+0x28>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d9f9      	bls.n	8006af8 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8006b04:	4b05      	ldr	r3, [pc, #20]	@ (8006b1c <prvIdleTask+0x2c>)
 8006b06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b0a:	601a      	str	r2, [r3, #0]
 8006b0c:	f3bf 8f4f 	dsb	sy
 8006b10:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8006b14:	e7f0      	b.n	8006af8 <prvIdleTask+0x8>
 8006b16:	bf00      	nop
 8006b18:	20000278 	.word	0x20000278
 8006b1c:	e000ed04 	.word	0xe000ed04

08006b20 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b082      	sub	sp, #8
 8006b24:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006b26:	2300      	movs	r3, #0
 8006b28:	607b      	str	r3, [r7, #4]
 8006b2a:	e00c      	b.n	8006b46 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006b2c:	687a      	ldr	r2, [r7, #4]
 8006b2e:	4613      	mov	r3, r2
 8006b30:	009b      	lsls	r3, r3, #2
 8006b32:	4413      	add	r3, r2
 8006b34:	009b      	lsls	r3, r3, #2
 8006b36:	4a12      	ldr	r2, [pc, #72]	@ (8006b80 <prvInitialiseTaskLists+0x60>)
 8006b38:	4413      	add	r3, r2
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	f7fe fcb2 	bl	80054a4 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	3301      	adds	r3, #1
 8006b44:	607b      	str	r3, [r7, #4]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2b04      	cmp	r3, #4
 8006b4a:	d9ef      	bls.n	8006b2c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8006b4c:	480d      	ldr	r0, [pc, #52]	@ (8006b84 <prvInitialiseTaskLists+0x64>)
 8006b4e:	f7fe fca9 	bl	80054a4 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8006b52:	480d      	ldr	r0, [pc, #52]	@ (8006b88 <prvInitialiseTaskLists+0x68>)
 8006b54:	f7fe fca6 	bl	80054a4 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8006b58:	480c      	ldr	r0, [pc, #48]	@ (8006b8c <prvInitialiseTaskLists+0x6c>)
 8006b5a:	f7fe fca3 	bl	80054a4 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8006b5e:	480c      	ldr	r0, [pc, #48]	@ (8006b90 <prvInitialiseTaskLists+0x70>)
 8006b60:	f7fe fca0 	bl	80054a4 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8006b64:	480b      	ldr	r0, [pc, #44]	@ (8006b94 <prvInitialiseTaskLists+0x74>)
 8006b66:	f7fe fc9d 	bl	80054a4 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8006b6a:	4b0b      	ldr	r3, [pc, #44]	@ (8006b98 <prvInitialiseTaskLists+0x78>)
 8006b6c:	4a05      	ldr	r2, [pc, #20]	@ (8006b84 <prvInitialiseTaskLists+0x64>)
 8006b6e:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006b70:	4b0a      	ldr	r3, [pc, #40]	@ (8006b9c <prvInitialiseTaskLists+0x7c>)
 8006b72:	4a05      	ldr	r2, [pc, #20]	@ (8006b88 <prvInitialiseTaskLists+0x68>)
 8006b74:	601a      	str	r2, [r3, #0]
}
 8006b76:	bf00      	nop
 8006b78:	3708      	adds	r7, #8
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	bd80      	pop	{r7, pc}
 8006b7e:	bf00      	nop
 8006b80:	20000278 	.word	0x20000278
 8006b84:	200002dc 	.word	0x200002dc
 8006b88:	200002f0 	.word	0x200002f0
 8006b8c:	2000030c 	.word	0x2000030c
 8006b90:	20000320 	.word	0x20000320
 8006b94:	20000338 	.word	0x20000338
 8006b98:	20000304 	.word	0x20000304
 8006b9c:	20000308 	.word	0x20000308

08006ba0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b082      	sub	sp, #8
 8006ba4:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006ba6:	e019      	b.n	8006bdc <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8006ba8:	f001 f890 	bl	8007ccc <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006bac:	4b10      	ldr	r3, [pc, #64]	@ (8006bf0 <prvCheckTasksWaitingTermination+0x50>)
 8006bae:	68db      	ldr	r3, [r3, #12]
 8006bb0:	68db      	ldr	r3, [r3, #12]
 8006bb2:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	3304      	adds	r3, #4
 8006bb8:	4618      	mov	r0, r3
 8006bba:	f7fe fcfd 	bl	80055b8 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8006bbe:	4b0d      	ldr	r3, [pc, #52]	@ (8006bf4 <prvCheckTasksWaitingTermination+0x54>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	3b01      	subs	r3, #1
 8006bc4:	4a0b      	ldr	r2, [pc, #44]	@ (8006bf4 <prvCheckTasksWaitingTermination+0x54>)
 8006bc6:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8006bc8:	4b0b      	ldr	r3, [pc, #44]	@ (8006bf8 <prvCheckTasksWaitingTermination+0x58>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	3b01      	subs	r3, #1
 8006bce:	4a0a      	ldr	r2, [pc, #40]	@ (8006bf8 <prvCheckTasksWaitingTermination+0x58>)
 8006bd0:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8006bd2:	f001 f8ad 	bl	8007d30 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8006bd6:	6878      	ldr	r0, [r7, #4]
 8006bd8:	f000 f810 	bl	8006bfc <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006bdc:	4b06      	ldr	r3, [pc, #24]	@ (8006bf8 <prvCheckTasksWaitingTermination+0x58>)
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d1e1      	bne.n	8006ba8 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8006be4:	bf00      	nop
 8006be6:	bf00      	nop
 8006be8:	3708      	adds	r7, #8
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bd80      	pop	{r7, pc}
 8006bee:	bf00      	nop
 8006bf0:	20000320 	.word	0x20000320
 8006bf4:	2000034c 	.word	0x2000034c
 8006bf8:	20000334 	.word	0x20000334

08006bfc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b082      	sub	sp, #8
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c08:	4618      	mov	r0, r3
 8006c0a:	f001 fa6b 	bl	80080e4 <vPortFree>
                vPortFree( pxTCB );
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	f001 fa68 	bl	80080e4 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8006c14:	bf00      	nop
 8006c16:	3708      	adds	r7, #8
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	bd80      	pop	{r7, pc}

08006c1c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006c20:	4b0a      	ldr	r3, [pc, #40]	@ (8006c4c <prvResetNextTaskUnblockTime+0x30>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d104      	bne.n	8006c34 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8006c2a:	4b09      	ldr	r3, [pc, #36]	@ (8006c50 <prvResetNextTaskUnblockTime+0x34>)
 8006c2c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006c30:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8006c32:	e005      	b.n	8006c40 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006c34:	4b05      	ldr	r3, [pc, #20]	@ (8006c4c <prvResetNextTaskUnblockTime+0x30>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	68db      	ldr	r3, [r3, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	4a04      	ldr	r2, [pc, #16]	@ (8006c50 <prvResetNextTaskUnblockTime+0x34>)
 8006c3e:	6013      	str	r3, [r2, #0]
}
 8006c40:	bf00      	nop
 8006c42:	46bd      	mov	sp, r7
 8006c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c48:	4770      	bx	lr
 8006c4a:	bf00      	nop
 8006c4c:	20000304 	.word	0x20000304
 8006c50:	2000036c 	.word	0x2000036c

08006c54 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8006c54:	b480      	push	{r7}
 8006c56:	b083      	sub	sp, #12
 8006c58:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8006c5a:	4b0b      	ldr	r3, [pc, #44]	@ (8006c88 <xTaskGetSchedulerState+0x34>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d102      	bne.n	8006c68 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8006c62:	2301      	movs	r3, #1
 8006c64:	607b      	str	r3, [r7, #4]
 8006c66:	e008      	b.n	8006c7a <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c68:	4b08      	ldr	r3, [pc, #32]	@ (8006c8c <xTaskGetSchedulerState+0x38>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d102      	bne.n	8006c76 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8006c70:	2302      	movs	r3, #2
 8006c72:	607b      	str	r3, [r7, #4]
 8006c74:	e001      	b.n	8006c7a <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8006c76:	2300      	movs	r3, #0
 8006c78:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8006c7a:	687b      	ldr	r3, [r7, #4]
    }
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	370c      	adds	r7, #12
 8006c80:	46bd      	mov	sp, r7
 8006c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c86:	4770      	bx	lr
 8006c88:	20000358 	.word	0x20000358
 8006c8c:	20000374 	.word	0x20000374

08006c90 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b086      	sub	sp, #24
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d065      	beq.n	8006d72 <xTaskPriorityDisinherit+0xe2>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8006ca6:	4b35      	ldr	r3, [pc, #212]	@ (8006d7c <xTaskPriorityDisinherit+0xec>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	693a      	ldr	r2, [r7, #16]
 8006cac:	429a      	cmp	r2, r3
 8006cae:	d00b      	beq.n	8006cc8 <xTaskPriorityDisinherit+0x38>
        __asm volatile
 8006cb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cb4:	f383 8811 	msr	BASEPRI, r3
 8006cb8:	f3bf 8f6f 	isb	sy
 8006cbc:	f3bf 8f4f 	dsb	sy
 8006cc0:	60fb      	str	r3, [r7, #12]
    }
 8006cc2:	bf00      	nop
 8006cc4:	bf00      	nop
 8006cc6:	e7fd      	b.n	8006cc4 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8006cc8:	693b      	ldr	r3, [r7, #16]
 8006cca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d10b      	bne.n	8006ce8 <xTaskPriorityDisinherit+0x58>
        __asm volatile
 8006cd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cd4:	f383 8811 	msr	BASEPRI, r3
 8006cd8:	f3bf 8f6f 	isb	sy
 8006cdc:	f3bf 8f4f 	dsb	sy
 8006ce0:	60bb      	str	r3, [r7, #8]
    }
 8006ce2:	bf00      	nop
 8006ce4:	bf00      	nop
 8006ce6:	e7fd      	b.n	8006ce4 <xTaskPriorityDisinherit+0x54>
            ( pxTCB->uxMutexesHeld )--;
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cec:	1e5a      	subs	r2, r3, #1
 8006cee:	693b      	ldr	r3, [r7, #16]
 8006cf0:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006cf2:	693b      	ldr	r3, [r7, #16]
 8006cf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cf6:	693b      	ldr	r3, [r7, #16]
 8006cf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cfa:	429a      	cmp	r2, r3
 8006cfc:	d039      	beq.n	8006d72 <xTaskPriorityDisinherit+0xe2>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006cfe:	693b      	ldr	r3, [r7, #16]
 8006d00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d135      	bne.n	8006d72 <xTaskPriorityDisinherit+0xe2>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006d06:	693b      	ldr	r3, [r7, #16]
 8006d08:	3304      	adds	r3, #4
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	f7fe fc54 	bl	80055b8 <uxListRemove>
 8006d10:	4603      	mov	r3, r0
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d10a      	bne.n	8006d2c <xTaskPriorityDisinherit+0x9c>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8006d16:	693b      	ldr	r3, [r7, #16]
 8006d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8006d20:	43da      	mvns	r2, r3
 8006d22:	4b17      	ldr	r3, [pc, #92]	@ (8006d80 <xTaskPriorityDisinherit+0xf0>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4013      	ands	r3, r2
 8006d28:	4a15      	ldr	r2, [pc, #84]	@ (8006d80 <xTaskPriorityDisinherit+0xf0>)
 8006d2a:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006d2c:	693b      	ldr	r3, [r7, #16]
 8006d2e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006d30:	693b      	ldr	r3, [r7, #16]
 8006d32:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d34:	693b      	ldr	r3, [r7, #16]
 8006d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d38:	f1c3 0205 	rsb	r2, r3, #5
 8006d3c:	693b      	ldr	r3, [r7, #16]
 8006d3e:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 8006d40:	693b      	ldr	r3, [r7, #16]
 8006d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d44:	2201      	movs	r2, #1
 8006d46:	409a      	lsls	r2, r3
 8006d48:	4b0d      	ldr	r3, [pc, #52]	@ (8006d80 <xTaskPriorityDisinherit+0xf0>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	4a0c      	ldr	r2, [pc, #48]	@ (8006d80 <xTaskPriorityDisinherit+0xf0>)
 8006d50:	6013      	str	r3, [r2, #0]
 8006d52:	693b      	ldr	r3, [r7, #16]
 8006d54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d56:	4613      	mov	r3, r2
 8006d58:	009b      	lsls	r3, r3, #2
 8006d5a:	4413      	add	r3, r2
 8006d5c:	009b      	lsls	r3, r3, #2
 8006d5e:	4a09      	ldr	r2, [pc, #36]	@ (8006d84 <xTaskPriorityDisinherit+0xf4>)
 8006d60:	441a      	add	r2, r3
 8006d62:	693b      	ldr	r3, [r7, #16]
 8006d64:	3304      	adds	r3, #4
 8006d66:	4619      	mov	r1, r3
 8006d68:	4610      	mov	r0, r2
 8006d6a:	f7fe fbc8 	bl	80054fe <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8006d6e:	2301      	movs	r3, #1
 8006d70:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8006d72:	697b      	ldr	r3, [r7, #20]
    }
 8006d74:	4618      	mov	r0, r3
 8006d76:	3718      	adds	r7, #24
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	bd80      	pop	{r7, pc}
 8006d7c:	20000274 	.word	0x20000274
 8006d80:	20000354 	.word	0x20000354
 8006d84:	20000278 	.word	0x20000278

08006d88 <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b086      	sub	sp, #24
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	60f8      	str	r0, [r7, #12]
 8006d90:	60b9      	str	r1, [r7, #8]
 8006d92:	607a      	str	r2, [r7, #4]
 8006d94:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d00b      	beq.n	8006db4 <xTaskGenericNotifyWait+0x2c>
        __asm volatile
 8006d9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006da0:	f383 8811 	msr	BASEPRI, r3
 8006da4:	f3bf 8f6f 	isb	sy
 8006da8:	f3bf 8f4f 	dsb	sy
 8006dac:	613b      	str	r3, [r7, #16]
    }
 8006dae:	bf00      	nop
 8006db0:	bf00      	nop
 8006db2:	e7fd      	b.n	8006db0 <xTaskGenericNotifyWait+0x28>

        taskENTER_CRITICAL();
 8006db4:	f000 ff8a 	bl	8007ccc <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8006db8:	4b31      	ldr	r3, [pc, #196]	@ (8006e80 <xTaskGenericNotifyWait+0xf8>)
 8006dba:	681a      	ldr	r2, [r3, #0]
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	4413      	add	r3, r2
 8006dc0:	3354      	adds	r3, #84	@ 0x54
 8006dc2:	781b      	ldrb	r3, [r3, #0]
 8006dc4:	b2db      	uxtb	r3, r3
 8006dc6:	2b02      	cmp	r3, #2
 8006dc8:	d022      	beq.n	8006e10 <xTaskGenericNotifyWait+0x88>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 8006dca:	4b2d      	ldr	r3, [pc, #180]	@ (8006e80 <xTaskGenericNotifyWait+0xf8>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	68fa      	ldr	r2, [r7, #12]
 8006dd0:	3214      	adds	r2, #20
 8006dd2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006dd6:	68ba      	ldr	r2, [r7, #8]
 8006dd8:	43d2      	mvns	r2, r2
 8006dda:	4011      	ands	r1, r2
 8006ddc:	68fa      	ldr	r2, [r7, #12]
 8006dde:	3214      	adds	r2, #20
 8006de0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 8006de4:	4b26      	ldr	r3, [pc, #152]	@ (8006e80 <xTaskGenericNotifyWait+0xf8>)
 8006de6:	681a      	ldr	r2, [r3, #0]
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	4413      	add	r3, r2
 8006dec:	3354      	adds	r3, #84	@ 0x54
 8006dee:	2201      	movs	r2, #1
 8006df0:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 8006df2:	6a3b      	ldr	r3, [r7, #32]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d00b      	beq.n	8006e10 <xTaskGenericNotifyWait+0x88>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006df8:	2101      	movs	r1, #1
 8006dfa:	6a38      	ldr	r0, [r7, #32]
 8006dfc:	f000 fa2e 	bl	800725c <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 8006e00:	4b20      	ldr	r3, [pc, #128]	@ (8006e84 <xTaskGenericNotifyWait+0xfc>)
 8006e02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e06:	601a      	str	r2, [r3, #0]
 8006e08:	f3bf 8f4f 	dsb	sy
 8006e0c:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8006e10:	f000 ff8e 	bl	8007d30 <vPortExitCritical>

        taskENTER_CRITICAL();
 8006e14:	f000 ff5a 	bl	8007ccc <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT(  );

            if( pulNotificationValue != NULL )
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d007      	beq.n	8006e2e <xTaskGenericNotifyWait+0xa6>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 8006e1e:	4b18      	ldr	r3, [pc, #96]	@ (8006e80 <xTaskGenericNotifyWait+0xf8>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	68fa      	ldr	r2, [r7, #12]
 8006e24:	3214      	adds	r2, #20
 8006e26:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8006e2e:	4b14      	ldr	r3, [pc, #80]	@ (8006e80 <xTaskGenericNotifyWait+0xf8>)
 8006e30:	681a      	ldr	r2, [r3, #0]
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	4413      	add	r3, r2
 8006e36:	3354      	adds	r3, #84	@ 0x54
 8006e38:	781b      	ldrb	r3, [r3, #0]
 8006e3a:	b2db      	uxtb	r3, r3
 8006e3c:	2b02      	cmp	r3, #2
 8006e3e:	d002      	beq.n	8006e46 <xTaskGenericNotifyWait+0xbe>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 8006e40:	2300      	movs	r3, #0
 8006e42:	617b      	str	r3, [r7, #20]
 8006e44:	e00e      	b.n	8006e64 <xTaskGenericNotifyWait+0xdc>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 8006e46:	4b0e      	ldr	r3, [pc, #56]	@ (8006e80 <xTaskGenericNotifyWait+0xf8>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	68fa      	ldr	r2, [r7, #12]
 8006e4c:	3214      	adds	r2, #20
 8006e4e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e52:	687a      	ldr	r2, [r7, #4]
 8006e54:	43d2      	mvns	r2, r2
 8006e56:	4011      	ands	r1, r2
 8006e58:	68fa      	ldr	r2, [r7, #12]
 8006e5a:	3214      	adds	r2, #20
 8006e5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                xReturn = pdTRUE;
 8006e60:	2301      	movs	r3, #1
 8006e62:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 8006e64:	4b06      	ldr	r3, [pc, #24]	@ (8006e80 <xTaskGenericNotifyWait+0xf8>)
 8006e66:	681a      	ldr	r2, [r3, #0]
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	4413      	add	r3, r2
 8006e6c:	3354      	adds	r3, #84	@ 0x54
 8006e6e:	2200      	movs	r2, #0
 8006e70:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 8006e72:	f000 ff5d 	bl	8007d30 <vPortExitCritical>

        return xReturn;
 8006e76:	697b      	ldr	r3, [r7, #20]
    }
 8006e78:	4618      	mov	r0, r3
 8006e7a:	3718      	adds	r7, #24
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bd80      	pop	{r7, pc}
 8006e80:	20000274 	.word	0x20000274
 8006e84:	e000ed04 	.word	0xe000ed04

08006e88 <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b08c      	sub	sp, #48	@ 0x30
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	60f8      	str	r0, [r7, #12]
 8006e90:	60b9      	str	r1, [r7, #8]
 8006e92:	607a      	str	r2, [r7, #4]
 8006e94:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 8006e96:	2301      	movs	r3, #1
 8006e98:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint8_t ucOriginalNotifyState;

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8006e9a:	68bb      	ldr	r3, [r7, #8]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d00b      	beq.n	8006eb8 <xTaskGenericNotify+0x30>
        __asm volatile
 8006ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ea4:	f383 8811 	msr	BASEPRI, r3
 8006ea8:	f3bf 8f6f 	isb	sy
 8006eac:	f3bf 8f4f 	dsb	sy
 8006eb0:	623b      	str	r3, [r7, #32]
    }
 8006eb2:	bf00      	nop
 8006eb4:	bf00      	nop
 8006eb6:	e7fd      	b.n	8006eb4 <xTaskGenericNotify+0x2c>
        configASSERT( xTaskToNotify );
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d10b      	bne.n	8006ed6 <xTaskGenericNotify+0x4e>
        __asm volatile
 8006ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec2:	f383 8811 	msr	BASEPRI, r3
 8006ec6:	f3bf 8f6f 	isb	sy
 8006eca:	f3bf 8f4f 	dsb	sy
 8006ece:	61fb      	str	r3, [r7, #28]
    }
 8006ed0:	bf00      	nop
 8006ed2:	bf00      	nop
 8006ed4:	e7fd      	b.n	8006ed2 <xTaskGenericNotify+0x4a>
        pxTCB = xTaskToNotify;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	62bb      	str	r3, [r7, #40]	@ 0x28

        taskENTER_CRITICAL();
 8006eda:	f000 fef7 	bl	8007ccc <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 8006ede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d006      	beq.n	8006ef2 <xTaskGenericNotify+0x6a>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8006ee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ee6:	68ba      	ldr	r2, [r7, #8]
 8006ee8:	3214      	adds	r2, #20
 8006eea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006eee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ef0:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8006ef2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	4413      	add	r3, r2
 8006ef8:	3354      	adds	r3, #84	@ 0x54
 8006efa:	781b      	ldrb	r3, [r3, #0]
 8006efc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8006f00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	4413      	add	r3, r2
 8006f06:	3354      	adds	r3, #84	@ 0x54
 8006f08:	2202      	movs	r2, #2
 8006f0a:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8006f0c:	78fb      	ldrb	r3, [r7, #3]
 8006f0e:	2b04      	cmp	r3, #4
 8006f10:	d83b      	bhi.n	8006f8a <xTaskGenericNotify+0x102>
 8006f12:	a201      	add	r2, pc, #4	@ (adr r2, 8006f18 <xTaskGenericNotify+0x90>)
 8006f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f18:	08006fab 	.word	0x08006fab
 8006f1c:	08006f2d 	.word	0x08006f2d
 8006f20:	08006f49 	.word	0x08006f49
 8006f24:	08006f61 	.word	0x08006f61
 8006f28:	08006f6f 	.word	0x08006f6f
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8006f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f2e:	68ba      	ldr	r2, [r7, #8]
 8006f30:	3214      	adds	r2, #20
 8006f32:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	ea42 0103 	orr.w	r1, r2, r3
 8006f3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f3e:	68ba      	ldr	r2, [r7, #8]
 8006f40:	3214      	adds	r2, #20
 8006f42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8006f46:	e033      	b.n	8006fb0 <xTaskGenericNotify+0x128>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8006f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f4a:	68ba      	ldr	r2, [r7, #8]
 8006f4c:	3214      	adds	r2, #20
 8006f4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f52:	1c59      	adds	r1, r3, #1
 8006f54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f56:	68ba      	ldr	r2, [r7, #8]
 8006f58:	3214      	adds	r2, #20
 8006f5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8006f5e:	e027      	b.n	8006fb0 <xTaskGenericNotify+0x128>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8006f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f62:	68ba      	ldr	r2, [r7, #8]
 8006f64:	3214      	adds	r2, #20
 8006f66:	6879      	ldr	r1, [r7, #4]
 8006f68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8006f6c:	e020      	b.n	8006fb0 <xTaskGenericNotify+0x128>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8006f6e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f72:	2b02      	cmp	r3, #2
 8006f74:	d006      	beq.n	8006f84 <xTaskGenericNotify+0xfc>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8006f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f78:	68ba      	ldr	r2, [r7, #8]
 8006f7a:	3214      	adds	r2, #20
 8006f7c:	6879      	ldr	r1, [r7, #4]
 8006f7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 8006f82:	e015      	b.n	8006fb0 <xTaskGenericNotify+0x128>
                        xReturn = pdFAIL;
 8006f84:	2300      	movs	r3, #0
 8006f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    break;
 8006f88:	e012      	b.n	8006fb0 <xTaskGenericNotify+0x128>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 8006f8a:	4b2c      	ldr	r3, [pc, #176]	@ (800703c <xTaskGenericNotify+0x1b4>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d00d      	beq.n	8006fae <xTaskGenericNotify+0x126>
        __asm volatile
 8006f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f96:	f383 8811 	msr	BASEPRI, r3
 8006f9a:	f3bf 8f6f 	isb	sy
 8006f9e:	f3bf 8f4f 	dsb	sy
 8006fa2:	61bb      	str	r3, [r7, #24]
    }
 8006fa4:	bf00      	nop
 8006fa6:	bf00      	nop
 8006fa8:	e7fd      	b.n	8006fa6 <xTaskGenericNotify+0x11e>
                    break;
 8006faa:	bf00      	nop
 8006fac:	e000      	b.n	8006fb0 <xTaskGenericNotify+0x128>

                    break;
 8006fae:	bf00      	nop

            traceTASK_NOTIFY(  );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006fb0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006fb4:	2b01      	cmp	r3, #1
 8006fb6:	d13a      	bne.n	800702e <xTaskGenericNotify+0x1a6>
            {
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006fb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fba:	3304      	adds	r3, #4
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	f7fe fafb 	bl	80055b8 <uxListRemove>
                prvAddTaskToReadyList( pxTCB );
 8006fc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fc6:	2201      	movs	r2, #1
 8006fc8:	409a      	lsls	r2, r3
 8006fca:	4b1d      	ldr	r3, [pc, #116]	@ (8007040 <xTaskGenericNotify+0x1b8>)
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	4313      	orrs	r3, r2
 8006fd0:	4a1b      	ldr	r2, [pc, #108]	@ (8007040 <xTaskGenericNotify+0x1b8>)
 8006fd2:	6013      	str	r3, [r2, #0]
 8006fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fd8:	4613      	mov	r3, r2
 8006fda:	009b      	lsls	r3, r3, #2
 8006fdc:	4413      	add	r3, r2
 8006fde:	009b      	lsls	r3, r3, #2
 8006fe0:	4a18      	ldr	r2, [pc, #96]	@ (8007044 <xTaskGenericNotify+0x1bc>)
 8006fe2:	441a      	add	r2, r3
 8006fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fe6:	3304      	adds	r3, #4
 8006fe8:	4619      	mov	r1, r3
 8006fea:	4610      	mov	r0, r2
 8006fec:	f7fe fa87 	bl	80054fe <vListInsertEnd>

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d00b      	beq.n	8007010 <xTaskGenericNotify+0x188>
        __asm volatile
 8006ff8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ffc:	f383 8811 	msr	BASEPRI, r3
 8007000:	f3bf 8f6f 	isb	sy
 8007004:	f3bf 8f4f 	dsb	sy
 8007008:	617b      	str	r3, [r7, #20]
    }
 800700a:	bf00      	nop
 800700c:	bf00      	nop
 800700e:	e7fd      	b.n	800700c <xTaskGenericNotify+0x184>
                         * earliest possible time. */
                        prvResetNextTaskUnblockTime();
                    }
                #endif

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007012:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007014:	4b0c      	ldr	r3, [pc, #48]	@ (8007048 <xTaskGenericNotify+0x1c0>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800701a:	429a      	cmp	r2, r3
 800701c:	d907      	bls.n	800702e <xTaskGenericNotify+0x1a6>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    taskYIELD_IF_USING_PREEMPTION();
 800701e:	4b0b      	ldr	r3, [pc, #44]	@ (800704c <xTaskGenericNotify+0x1c4>)
 8007020:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007024:	601a      	str	r2, [r3, #0]
 8007026:	f3bf 8f4f 	dsb	sy
 800702a:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800702e:	f000 fe7f 	bl	8007d30 <vPortExitCritical>

        return xReturn;
 8007032:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
 8007034:	4618      	mov	r0, r3
 8007036:	3730      	adds	r7, #48	@ 0x30
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}
 800703c:	20000350 	.word	0x20000350
 8007040:	20000354 	.word	0x20000354
 8007044:	20000278 	.word	0x20000278
 8007048:	20000274 	.word	0x20000274
 800704c:	e000ed04 	.word	0xe000ed04

08007050 <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 8007050:	b580      	push	{r7, lr}
 8007052:	b090      	sub	sp, #64	@ 0x40
 8007054:	af00      	add	r7, sp, #0
 8007056:	60f8      	str	r0, [r7, #12]
 8007058:	60b9      	str	r1, [r7, #8]
 800705a:	607a      	str	r2, [r7, #4]
 800705c:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 800705e:	2301      	movs	r3, #1
 8007060:	63fb      	str	r3, [r7, #60]	@ 0x3c
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d10b      	bne.n	8007080 <xTaskGenericNotifyFromISR+0x30>
        __asm volatile
 8007068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800706c:	f383 8811 	msr	BASEPRI, r3
 8007070:	f3bf 8f6f 	isb	sy
 8007074:	f3bf 8f4f 	dsb	sy
 8007078:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
 800707a:	bf00      	nop
 800707c:	bf00      	nop
 800707e:	e7fd      	b.n	800707c <xTaskGenericNotifyFromISR+0x2c>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d00b      	beq.n	800709e <xTaskGenericNotifyFromISR+0x4e>
        __asm volatile
 8007086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800708a:	f383 8811 	msr	BASEPRI, r3
 800708e:	f3bf 8f6f 	isb	sy
 8007092:	f3bf 8f4f 	dsb	sy
 8007096:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8007098:	bf00      	nop
 800709a:	bf00      	nop
 800709c:	e7fd      	b.n	800709a <xTaskGenericNotifyFromISR+0x4a>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800709e:	f000 fefd 	bl	8007e9c <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	63bb      	str	r3, [r7, #56]	@ 0x38
        __asm volatile
 80070a6:	f3ef 8211 	mrs	r2, BASEPRI
 80070aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070ae:	f383 8811 	msr	BASEPRI, r3
 80070b2:	f3bf 8f6f 	isb	sy
 80070b6:	f3bf 8f4f 	dsb	sy
 80070ba:	627a      	str	r2, [r7, #36]	@ 0x24
 80070bc:	623b      	str	r3, [r7, #32]
        return ulOriginalBASEPRI;
 80070be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80070c0:	637b      	str	r3, [r7, #52]	@ 0x34
        {
            if( pulPreviousNotificationValue != NULL )
 80070c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d006      	beq.n	80070d6 <xTaskGenericNotifyFromISR+0x86>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 80070c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070ca:	68ba      	ldr	r2, [r7, #8]
 80070cc:	3214      	adds	r2, #20
 80070ce:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80070d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80070d4:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 80070d6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	4413      	add	r3, r2
 80070dc:	3354      	adds	r3, #84	@ 0x54
 80070de:	781b      	ldrb	r3, [r3, #0]
 80070e0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 80070e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80070e6:	68bb      	ldr	r3, [r7, #8]
 80070e8:	4413      	add	r3, r2
 80070ea:	3354      	adds	r3, #84	@ 0x54
 80070ec:	2202      	movs	r2, #2
 80070ee:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 80070f0:	78fb      	ldrb	r3, [r7, #3]
 80070f2:	2b04      	cmp	r3, #4
 80070f4:	d83b      	bhi.n	800716e <xTaskGenericNotifyFromISR+0x11e>
 80070f6:	a201      	add	r2, pc, #4	@ (adr r2, 80070fc <xTaskGenericNotifyFromISR+0xac>)
 80070f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070fc:	0800718f 	.word	0x0800718f
 8007100:	08007111 	.word	0x08007111
 8007104:	0800712d 	.word	0x0800712d
 8007108:	08007145 	.word	0x08007145
 800710c:	08007153 	.word	0x08007153
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8007110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007112:	68ba      	ldr	r2, [r7, #8]
 8007114:	3214      	adds	r2, #20
 8007116:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	ea42 0103 	orr.w	r1, r2, r3
 8007120:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007122:	68ba      	ldr	r2, [r7, #8]
 8007124:	3214      	adds	r2, #20
 8007126:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800712a:	e033      	b.n	8007194 <xTaskGenericNotifyFromISR+0x144>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 800712c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800712e:	68ba      	ldr	r2, [r7, #8]
 8007130:	3214      	adds	r2, #20
 8007132:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007136:	1c59      	adds	r1, r3, #1
 8007138:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800713a:	68ba      	ldr	r2, [r7, #8]
 800713c:	3214      	adds	r2, #20
 800713e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8007142:	e027      	b.n	8007194 <xTaskGenericNotifyFromISR+0x144>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8007144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007146:	68ba      	ldr	r2, [r7, #8]
 8007148:	3214      	adds	r2, #20
 800714a:	6879      	ldr	r1, [r7, #4]
 800714c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8007150:	e020      	b.n	8007194 <xTaskGenericNotifyFromISR+0x144>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8007152:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007156:	2b02      	cmp	r3, #2
 8007158:	d006      	beq.n	8007168 <xTaskGenericNotifyFromISR+0x118>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800715a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800715c:	68ba      	ldr	r2, [r7, #8]
 800715e:	3214      	adds	r2, #20
 8007160:	6879      	ldr	r1, [r7, #4]
 8007162:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 8007166:	e015      	b.n	8007194 <xTaskGenericNotifyFromISR+0x144>
                        xReturn = pdFAIL;
 8007168:	2300      	movs	r3, #0
 800716a:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    break;
 800716c:	e012      	b.n	8007194 <xTaskGenericNotifyFromISR+0x144>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 800716e:	4b34      	ldr	r3, [pc, #208]	@ (8007240 <xTaskGenericNotifyFromISR+0x1f0>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d00d      	beq.n	8007192 <xTaskGenericNotifyFromISR+0x142>
        __asm volatile
 8007176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800717a:	f383 8811 	msr	BASEPRI, r3
 800717e:	f3bf 8f6f 	isb	sy
 8007182:	f3bf 8f4f 	dsb	sy
 8007186:	61fb      	str	r3, [r7, #28]
    }
 8007188:	bf00      	nop
 800718a:	bf00      	nop
 800718c:	e7fd      	b.n	800718a <xTaskGenericNotifyFromISR+0x13a>
                    break;
 800718e:	bf00      	nop
 8007190:	e000      	b.n	8007194 <xTaskGenericNotifyFromISR+0x144>
                    break;
 8007192:	bf00      	nop

            traceTASK_NOTIFY_FROM_ISR(  );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8007194:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007198:	2b01      	cmp	r3, #1
 800719a:	d146      	bne.n	800722a <xTaskGenericNotifyFromISR+0x1da>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800719c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800719e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d00b      	beq.n	80071bc <xTaskGenericNotifyFromISR+0x16c>
        __asm volatile
 80071a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071a8:	f383 8811 	msr	BASEPRI, r3
 80071ac:	f3bf 8f6f 	isb	sy
 80071b0:	f3bf 8f4f 	dsb	sy
 80071b4:	61bb      	str	r3, [r7, #24]
    }
 80071b6:	bf00      	nop
 80071b8:	bf00      	nop
 80071ba:	e7fd      	b.n	80071b8 <xTaskGenericNotifyFromISR+0x168>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071bc:	4b21      	ldr	r3, [pc, #132]	@ (8007244 <xTaskGenericNotifyFromISR+0x1f4>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d11c      	bne.n	80071fe <xTaskGenericNotifyFromISR+0x1ae>
                {
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80071c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071c6:	3304      	adds	r3, #4
 80071c8:	4618      	mov	r0, r3
 80071ca:	f7fe f9f5 	bl	80055b8 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 80071ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071d2:	2201      	movs	r2, #1
 80071d4:	409a      	lsls	r2, r3
 80071d6:	4b1c      	ldr	r3, [pc, #112]	@ (8007248 <xTaskGenericNotifyFromISR+0x1f8>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	4313      	orrs	r3, r2
 80071dc:	4a1a      	ldr	r2, [pc, #104]	@ (8007248 <xTaskGenericNotifyFromISR+0x1f8>)
 80071de:	6013      	str	r3, [r2, #0]
 80071e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071e4:	4613      	mov	r3, r2
 80071e6:	009b      	lsls	r3, r3, #2
 80071e8:	4413      	add	r3, r2
 80071ea:	009b      	lsls	r3, r3, #2
 80071ec:	4a17      	ldr	r2, [pc, #92]	@ (800724c <xTaskGenericNotifyFromISR+0x1fc>)
 80071ee:	441a      	add	r2, r3
 80071f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071f2:	3304      	adds	r3, #4
 80071f4:	4619      	mov	r1, r3
 80071f6:	4610      	mov	r0, r2
 80071f8:	f7fe f981 	bl	80054fe <vListInsertEnd>
 80071fc:	e005      	b.n	800720a <xTaskGenericNotifyFromISR+0x1ba>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80071fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007200:	3318      	adds	r3, #24
 8007202:	4619      	mov	r1, r3
 8007204:	4812      	ldr	r0, [pc, #72]	@ (8007250 <xTaskGenericNotifyFromISR+0x200>)
 8007206:	f7fe f97a 	bl	80054fe <vListInsertEnd>
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800720a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800720c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800720e:	4b11      	ldr	r3, [pc, #68]	@ (8007254 <xTaskGenericNotifyFromISR+0x204>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007214:	429a      	cmp	r2, r3
 8007216:	d908      	bls.n	800722a <xTaskGenericNotifyFromISR+0x1da>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 8007218:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800721a:	2b00      	cmp	r3, #0
 800721c:	d002      	beq.n	8007224 <xTaskGenericNotifyFromISR+0x1d4>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 800721e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007220:	2201      	movs	r2, #1
 8007222:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter to an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 8007224:	4b0c      	ldr	r3, [pc, #48]	@ (8007258 <xTaskGenericNotifyFromISR+0x208>)
 8007226:	2201      	movs	r2, #1
 8007228:	601a      	str	r2, [r3, #0]
 800722a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800722c:	617b      	str	r3, [r7, #20]
        __asm volatile
 800722e:	697b      	ldr	r3, [r7, #20]
 8007230:	f383 8811 	msr	BASEPRI, r3
    }
 8007234:	bf00      	nop
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

        return xReturn;
 8007236:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    }
 8007238:	4618      	mov	r0, r3
 800723a:	3740      	adds	r7, #64	@ 0x40
 800723c:	46bd      	mov	sp, r7
 800723e:	bd80      	pop	{r7, pc}
 8007240:	20000350 	.word	0x20000350
 8007244:	20000374 	.word	0x20000374
 8007248:	20000354 	.word	0x20000354
 800724c:	20000278 	.word	0x20000278
 8007250:	2000030c 	.word	0x2000030c
 8007254:	20000274 	.word	0x20000274
 8007258:	20000360 	.word	0x20000360

0800725c <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b084      	sub	sp, #16
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
 8007264:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8007266:	4b29      	ldr	r3, [pc, #164]	@ (800730c <prvAddCurrentTaskToDelayedList+0xb0>)
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800726c:	4b28      	ldr	r3, [pc, #160]	@ (8007310 <prvAddCurrentTaskToDelayedList+0xb4>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	3304      	adds	r3, #4
 8007272:	4618      	mov	r0, r3
 8007274:	f7fe f9a0 	bl	80055b8 <uxListRemove>
 8007278:	4603      	mov	r3, r0
 800727a:	2b00      	cmp	r3, #0
 800727c:	d10b      	bne.n	8007296 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800727e:	4b24      	ldr	r3, [pc, #144]	@ (8007310 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007284:	2201      	movs	r2, #1
 8007286:	fa02 f303 	lsl.w	r3, r2, r3
 800728a:	43da      	mvns	r2, r3
 800728c:	4b21      	ldr	r3, [pc, #132]	@ (8007314 <prvAddCurrentTaskToDelayedList+0xb8>)
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4013      	ands	r3, r2
 8007292:	4a20      	ldr	r2, [pc, #128]	@ (8007314 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007294:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800729c:	d10a      	bne.n	80072b4 <prvAddCurrentTaskToDelayedList+0x58>
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d007      	beq.n	80072b4 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80072a4:	4b1a      	ldr	r3, [pc, #104]	@ (8007310 <prvAddCurrentTaskToDelayedList+0xb4>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	3304      	adds	r3, #4
 80072aa:	4619      	mov	r1, r3
 80072ac:	481a      	ldr	r0, [pc, #104]	@ (8007318 <prvAddCurrentTaskToDelayedList+0xbc>)
 80072ae:	f7fe f926 	bl	80054fe <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 80072b2:	e026      	b.n	8007302 <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 80072b4:	68fa      	ldr	r2, [r7, #12]
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	4413      	add	r3, r2
 80072ba:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80072bc:	4b14      	ldr	r3, [pc, #80]	@ (8007310 <prvAddCurrentTaskToDelayedList+0xb4>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	68ba      	ldr	r2, [r7, #8]
 80072c2:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 80072c4:	68ba      	ldr	r2, [r7, #8]
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	429a      	cmp	r2, r3
 80072ca:	d209      	bcs.n	80072e0 <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80072cc:	4b13      	ldr	r3, [pc, #76]	@ (800731c <prvAddCurrentTaskToDelayedList+0xc0>)
 80072ce:	681a      	ldr	r2, [r3, #0]
 80072d0:	4b0f      	ldr	r3, [pc, #60]	@ (8007310 <prvAddCurrentTaskToDelayedList+0xb4>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	3304      	adds	r3, #4
 80072d6:	4619      	mov	r1, r3
 80072d8:	4610      	mov	r0, r2
 80072da:	f7fe f934 	bl	8005546 <vListInsert>
}
 80072de:	e010      	b.n	8007302 <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80072e0:	4b0f      	ldr	r3, [pc, #60]	@ (8007320 <prvAddCurrentTaskToDelayedList+0xc4>)
 80072e2:	681a      	ldr	r2, [r3, #0]
 80072e4:	4b0a      	ldr	r3, [pc, #40]	@ (8007310 <prvAddCurrentTaskToDelayedList+0xb4>)
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	3304      	adds	r3, #4
 80072ea:	4619      	mov	r1, r3
 80072ec:	4610      	mov	r0, r2
 80072ee:	f7fe f92a 	bl	8005546 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 80072f2:	4b0c      	ldr	r3, [pc, #48]	@ (8007324 <prvAddCurrentTaskToDelayedList+0xc8>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	68ba      	ldr	r2, [r7, #8]
 80072f8:	429a      	cmp	r2, r3
 80072fa:	d202      	bcs.n	8007302 <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 80072fc:	4a09      	ldr	r2, [pc, #36]	@ (8007324 <prvAddCurrentTaskToDelayedList+0xc8>)
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	6013      	str	r3, [r2, #0]
}
 8007302:	bf00      	nop
 8007304:	3710      	adds	r7, #16
 8007306:	46bd      	mov	sp, r7
 8007308:	bd80      	pop	{r7, pc}
 800730a:	bf00      	nop
 800730c:	20000350 	.word	0x20000350
 8007310:	20000274 	.word	0x20000274
 8007314:	20000354 	.word	0x20000354
 8007318:	20000338 	.word	0x20000338
 800731c:	20000308 	.word	0x20000308
 8007320:	20000304 	.word	0x20000304
 8007324:	2000036c 	.word	0x2000036c

08007328 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8007328:	b580      	push	{r7, lr}
 800732a:	b084      	sub	sp, #16
 800732c:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800732e:	2300      	movs	r3, #0
 8007330:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8007332:	f000 fb3f 	bl	80079b4 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8007336:	4b12      	ldr	r3, [pc, #72]	@ (8007380 <xTimerCreateTimerTask+0x58>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d00b      	beq.n	8007356 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 800733e:	4b11      	ldr	r3, [pc, #68]	@ (8007384 <xTimerCreateTimerTask+0x5c>)
 8007340:	9301      	str	r3, [sp, #4]
 8007342:	2302      	movs	r3, #2
 8007344:	9300      	str	r3, [sp, #0]
 8007346:	2300      	movs	r3, #0
 8007348:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800734c:	490e      	ldr	r1, [pc, #56]	@ (8007388 <xTimerCreateTimerTask+0x60>)
 800734e:	480f      	ldr	r0, [pc, #60]	@ (800738c <xTimerCreateTimerTask+0x64>)
 8007350:	f7fe ff24 	bl	800619c <xTaskCreate>
 8007354:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d10b      	bne.n	8007374 <xTimerCreateTimerTask+0x4c>
        __asm volatile
 800735c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007360:	f383 8811 	msr	BASEPRI, r3
 8007364:	f3bf 8f6f 	isb	sy
 8007368:	f3bf 8f4f 	dsb	sy
 800736c:	603b      	str	r3, [r7, #0]
    }
 800736e:	bf00      	nop
 8007370:	bf00      	nop
 8007372:	e7fd      	b.n	8007370 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8007374:	687b      	ldr	r3, [r7, #4]
    }
 8007376:	4618      	mov	r0, r3
 8007378:	3708      	adds	r7, #8
 800737a:	46bd      	mov	sp, r7
 800737c:	bd80      	pop	{r7, pc}
 800737e:	bf00      	nop
 8007380:	200003a8 	.word	0x200003a8
 8007384:	200003ac 	.word	0x200003ac
 8007388:	080092e8 	.word	0x080092e8
 800738c:	08007585 	.word	0x08007585

08007390 <xTimerCreate>:
        TimerHandle_t xTimerCreate( const char * const pcTimerName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                                    const TickType_t xTimerPeriodInTicks,
                                    const UBaseType_t uxAutoReload,
                                    void * const pvTimerID,
                                    TimerCallbackFunction_t pxCallbackFunction )
        {
 8007390:	b580      	push	{r7, lr}
 8007392:	b088      	sub	sp, #32
 8007394:	af02      	add	r7, sp, #8
 8007396:	60f8      	str	r0, [r7, #12]
 8007398:	60b9      	str	r1, [r7, #8]
 800739a:	607a      	str	r2, [r7, #4]
 800739c:	603b      	str	r3, [r7, #0]
            Timer_t * pxNewTimer;

            pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800739e:	202c      	movs	r0, #44	@ 0x2c
 80073a0:	f000 fdbe 	bl	8007f20 <pvPortMalloc>
 80073a4:	6178      	str	r0, [r7, #20]

            if( pxNewTimer != NULL )
 80073a6:	697b      	ldr	r3, [r7, #20]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d00d      	beq.n	80073c8 <xTimerCreate+0x38>
            {
                /* Status is thus far zero as the timer is not created statically
                 * and has not been started.  The auto-reload bit may get set in
                 * prvInitialiseNewTimer. */
                pxNewTimer->ucStatus = 0x00;
 80073ac:	697b      	ldr	r3, [r7, #20]
 80073ae:	2200      	movs	r2, #0
 80073b0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80073b4:	697b      	ldr	r3, [r7, #20]
 80073b6:	9301      	str	r3, [sp, #4]
 80073b8:	6a3b      	ldr	r3, [r7, #32]
 80073ba:	9300      	str	r3, [sp, #0]
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	687a      	ldr	r2, [r7, #4]
 80073c0:	68b9      	ldr	r1, [r7, #8]
 80073c2:	68f8      	ldr	r0, [r7, #12]
 80073c4:	f000 f805 	bl	80073d2 <prvInitialiseNewTimer>
            }

            return pxNewTimer;
 80073c8:	697b      	ldr	r3, [r7, #20]
        }
 80073ca:	4618      	mov	r0, r3
 80073cc:	3718      	adds	r7, #24
 80073ce:	46bd      	mov	sp, r7
 80073d0:	bd80      	pop	{r7, pc}

080073d2 <prvInitialiseNewTimer>:
                                       const TickType_t xTimerPeriodInTicks,
                                       const UBaseType_t uxAutoReload,
                                       void * const pvTimerID,
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer )
    {
 80073d2:	b580      	push	{r7, lr}
 80073d4:	b086      	sub	sp, #24
 80073d6:	af00      	add	r7, sp, #0
 80073d8:	60f8      	str	r0, [r7, #12]
 80073da:	60b9      	str	r1, [r7, #8]
 80073dc:	607a      	str	r2, [r7, #4]
 80073de:	603b      	str	r3, [r7, #0]
        /* 0 is not a valid value for xTimerPeriodInTicks. */
        configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d10b      	bne.n	80073fe <prvInitialiseNewTimer+0x2c>
        __asm volatile
 80073e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073ea:	f383 8811 	msr	BASEPRI, r3
 80073ee:	f3bf 8f6f 	isb	sy
 80073f2:	f3bf 8f4f 	dsb	sy
 80073f6:	617b      	str	r3, [r7, #20]
    }
 80073f8:	bf00      	nop
 80073fa:	bf00      	nop
 80073fc:	e7fd      	b.n	80073fa <prvInitialiseNewTimer+0x28>

        if( pxNewTimer != NULL )
 80073fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007400:	2b00      	cmp	r3, #0
 8007402:	d01e      	beq.n	8007442 <prvInitialiseNewTimer+0x70>
        {
            /* Ensure the infrastructure used by the timer service task has been
             * created/initialised. */
            prvCheckForValidListAndQueue();
 8007404:	f000 fad6 	bl	80079b4 <prvCheckForValidListAndQueue>

            /* Initialise the timer structure members using the function
             * parameters. */
            pxNewTimer->pcTimerName = pcTimerName;
 8007408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800740a:	68fa      	ldr	r2, [r7, #12]
 800740c:	601a      	str	r2, [r3, #0]
            pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800740e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007410:	68ba      	ldr	r2, [r7, #8]
 8007412:	619a      	str	r2, [r3, #24]
            pxNewTimer->pvTimerID = pvTimerID;
 8007414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007416:	683a      	ldr	r2, [r7, #0]
 8007418:	61da      	str	r2, [r3, #28]
            pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800741a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800741c:	6a3a      	ldr	r2, [r7, #32]
 800741e:	621a      	str	r2, [r3, #32]
            vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8007420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007422:	3304      	adds	r3, #4
 8007424:	4618      	mov	r0, r3
 8007426:	f7fe f85d 	bl	80054e4 <vListInitialiseItem>

            if( uxAutoReload != pdFALSE )
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2b00      	cmp	r3, #0
 800742e:	d008      	beq.n	8007442 <prvInitialiseNewTimer+0x70>
            {
                pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8007430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007432:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007436:	f043 0304 	orr.w	r3, r3, #4
 800743a:	b2da      	uxtb	r2, r3
 800743c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800743e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
            }

            traceTIMER_CREATE( pxNewTimer );
        }
    }
 8007442:	bf00      	nop
 8007444:	3718      	adds	r7, #24
 8007446:	46bd      	mov	sp, r7
 8007448:	bd80      	pop	{r7, pc}
	...

0800744c <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 800744c:	b580      	push	{r7, lr}
 800744e:	b08a      	sub	sp, #40	@ 0x28
 8007450:	af00      	add	r7, sp, #0
 8007452:	60f8      	str	r0, [r7, #12]
 8007454:	60b9      	str	r1, [r7, #8]
 8007456:	607a      	str	r2, [r7, #4]
 8007458:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 800745a:	2300      	movs	r3, #0
 800745c:	627b      	str	r3, [r7, #36]	@ 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	2b00      	cmp	r3, #0
 8007462:	d10b      	bne.n	800747c <xTimerGenericCommand+0x30>
        __asm volatile
 8007464:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007468:	f383 8811 	msr	BASEPRI, r3
 800746c:	f3bf 8f6f 	isb	sy
 8007470:	f3bf 8f4f 	dsb	sy
 8007474:	623b      	str	r3, [r7, #32]
    }
 8007476:	bf00      	nop
 8007478:	bf00      	nop
 800747a:	e7fd      	b.n	8007478 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 800747c:	4b19      	ldr	r3, [pc, #100]	@ (80074e4 <xTimerGenericCommand+0x98>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d02a      	beq.n	80074da <xTimerGenericCommand+0x8e>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	2b05      	cmp	r3, #5
 8007494:	dc18      	bgt.n	80074c8 <xTimerGenericCommand+0x7c>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007496:	f7ff fbdd 	bl	8006c54 <xTaskGetSchedulerState>
 800749a:	4603      	mov	r3, r0
 800749c:	2b02      	cmp	r3, #2
 800749e:	d109      	bne.n	80074b4 <xTimerGenericCommand+0x68>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80074a0:	4b10      	ldr	r3, [pc, #64]	@ (80074e4 <xTimerGenericCommand+0x98>)
 80074a2:	6818      	ldr	r0, [r3, #0]
 80074a4:	f107 0114 	add.w	r1, r7, #20
 80074a8:	2300      	movs	r3, #0
 80074aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074ac:	f7fe f99e 	bl	80057ec <xQueueGenericSend>
 80074b0:	6278      	str	r0, [r7, #36]	@ 0x24
 80074b2:	e012      	b.n	80074da <xTimerGenericCommand+0x8e>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80074b4:	4b0b      	ldr	r3, [pc, #44]	@ (80074e4 <xTimerGenericCommand+0x98>)
 80074b6:	6818      	ldr	r0, [r3, #0]
 80074b8:	f107 0114 	add.w	r1, r7, #20
 80074bc:	2300      	movs	r3, #0
 80074be:	2200      	movs	r2, #0
 80074c0:	f7fe f994 	bl	80057ec <xQueueGenericSend>
 80074c4:	6278      	str	r0, [r7, #36]	@ 0x24
 80074c6:	e008      	b.n	80074da <xTimerGenericCommand+0x8e>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80074c8:	4b06      	ldr	r3, [pc, #24]	@ (80074e4 <xTimerGenericCommand+0x98>)
 80074ca:	6818      	ldr	r0, [r3, #0]
 80074cc:	f107 0114 	add.w	r1, r7, #20
 80074d0:	2300      	movs	r3, #0
 80074d2:	683a      	ldr	r2, [r7, #0]
 80074d4:	f7fe fa8c 	bl	80059f0 <xQueueGenericSendFromISR>
 80074d8:	6278      	str	r0, [r7, #36]	@ 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80074da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 80074dc:	4618      	mov	r0, r3
 80074de:	3728      	adds	r7, #40	@ 0x28
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}
 80074e4:	200003a8 	.word	0x200003a8

080074e8 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b088      	sub	sp, #32
 80074ec:	af02      	add	r7, sp, #8
 80074ee:	6078      	str	r0, [r7, #4]
 80074f0:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80074f2:	4b23      	ldr	r3, [pc, #140]	@ (8007580 <prvProcessExpiredTimer+0x98>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	68db      	ldr	r3, [r3, #12]
 80074f8:	68db      	ldr	r3, [r3, #12]
 80074fa:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80074fc:	697b      	ldr	r3, [r7, #20]
 80074fe:	3304      	adds	r3, #4
 8007500:	4618      	mov	r0, r3
 8007502:	f7fe f859 	bl	80055b8 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007506:	697b      	ldr	r3, [r7, #20]
 8007508:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800750c:	f003 0304 	and.w	r3, r3, #4
 8007510:	2b00      	cmp	r3, #0
 8007512:	d023      	beq.n	800755c <prvProcessExpiredTimer+0x74>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007514:	697b      	ldr	r3, [r7, #20]
 8007516:	699a      	ldr	r2, [r3, #24]
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	18d1      	adds	r1, r2, r3
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	683a      	ldr	r2, [r7, #0]
 8007520:	6978      	ldr	r0, [r7, #20]
 8007522:	f000 f8d5 	bl	80076d0 <prvInsertTimerInActiveList>
 8007526:	4603      	mov	r3, r0
 8007528:	2b00      	cmp	r3, #0
 800752a:	d020      	beq.n	800756e <prvProcessExpiredTimer+0x86>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800752c:	2300      	movs	r3, #0
 800752e:	9300      	str	r3, [sp, #0]
 8007530:	2300      	movs	r3, #0
 8007532:	687a      	ldr	r2, [r7, #4]
 8007534:	2100      	movs	r1, #0
 8007536:	6978      	ldr	r0, [r7, #20]
 8007538:	f7ff ff88 	bl	800744c <xTimerGenericCommand>
 800753c:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 800753e:	693b      	ldr	r3, [r7, #16]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d114      	bne.n	800756e <prvProcessExpiredTimer+0x86>
        __asm volatile
 8007544:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007548:	f383 8811 	msr	BASEPRI, r3
 800754c:	f3bf 8f6f 	isb	sy
 8007550:	f3bf 8f4f 	dsb	sy
 8007554:	60fb      	str	r3, [r7, #12]
    }
 8007556:	bf00      	nop
 8007558:	bf00      	nop
 800755a:	e7fd      	b.n	8007558 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800755c:	697b      	ldr	r3, [r7, #20]
 800755e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007562:	f023 0301 	bic.w	r3, r3, #1
 8007566:	b2da      	uxtb	r2, r3
 8007568:	697b      	ldr	r3, [r7, #20]
 800756a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800756e:	697b      	ldr	r3, [r7, #20]
 8007570:	6a1b      	ldr	r3, [r3, #32]
 8007572:	6978      	ldr	r0, [r7, #20]
 8007574:	4798      	blx	r3
    }
 8007576:	bf00      	nop
 8007578:	3718      	adds	r7, #24
 800757a:	46bd      	mov	sp, r7
 800757c:	bd80      	pop	{r7, pc}
 800757e:	bf00      	nop
 8007580:	200003a0 	.word	0x200003a0

08007584 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8007584:	b580      	push	{r7, lr}
 8007586:	b084      	sub	sp, #16
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800758c:	f107 0308 	add.w	r3, r7, #8
 8007590:	4618      	mov	r0, r3
 8007592:	f000 f859 	bl	8007648 <prvGetNextExpireTime>
 8007596:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007598:	68bb      	ldr	r3, [r7, #8]
 800759a:	4619      	mov	r1, r3
 800759c:	68f8      	ldr	r0, [r7, #12]
 800759e:	f000 f805 	bl	80075ac <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80075a2:	f000 f8d7 	bl	8007754 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80075a6:	bf00      	nop
 80075a8:	e7f0      	b.n	800758c <prvTimerTask+0x8>
	...

080075ac <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b084      	sub	sp, #16
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
 80075b4:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 80075b6:	f7fe ff89 	bl	80064cc <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80075ba:	f107 0308 	add.w	r3, r7, #8
 80075be:	4618      	mov	r0, r3
 80075c0:	f000 f866 	bl	8007690 <prvSampleTimeNow>
 80075c4:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d130      	bne.n	800762e <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d10a      	bne.n	80075e8 <prvProcessTimerOrBlockTask+0x3c>
 80075d2:	687a      	ldr	r2, [r7, #4]
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	429a      	cmp	r2, r3
 80075d8:	d806      	bhi.n	80075e8 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 80075da:	f7fe ff85 	bl	80064e8 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80075de:	68f9      	ldr	r1, [r7, #12]
 80075e0:	6878      	ldr	r0, [r7, #4]
 80075e2:	f7ff ff81 	bl	80074e8 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 80075e6:	e024      	b.n	8007632 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d008      	beq.n	8007600 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80075ee:	4b13      	ldr	r3, [pc, #76]	@ (800763c <prvProcessTimerOrBlockTask+0x90>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d101      	bne.n	80075fc <prvProcessTimerOrBlockTask+0x50>
 80075f8:	2301      	movs	r3, #1
 80075fa:	e000      	b.n	80075fe <prvProcessTimerOrBlockTask+0x52>
 80075fc:	2300      	movs	r3, #0
 80075fe:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007600:	4b0f      	ldr	r3, [pc, #60]	@ (8007640 <prvProcessTimerOrBlockTask+0x94>)
 8007602:	6818      	ldr	r0, [r3, #0]
 8007604:	687a      	ldr	r2, [r7, #4]
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	1ad3      	subs	r3, r2, r3
 800760a:	683a      	ldr	r2, [r7, #0]
 800760c:	4619      	mov	r1, r3
 800760e:	f7fe fd91 	bl	8006134 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8007612:	f7fe ff69 	bl	80064e8 <xTaskResumeAll>
 8007616:	4603      	mov	r3, r0
 8007618:	2b00      	cmp	r3, #0
 800761a:	d10a      	bne.n	8007632 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 800761c:	4b09      	ldr	r3, [pc, #36]	@ (8007644 <prvProcessTimerOrBlockTask+0x98>)
 800761e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007622:	601a      	str	r2, [r3, #0]
 8007624:	f3bf 8f4f 	dsb	sy
 8007628:	f3bf 8f6f 	isb	sy
    }
 800762c:	e001      	b.n	8007632 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800762e:	f7fe ff5b 	bl	80064e8 <xTaskResumeAll>
    }
 8007632:	bf00      	nop
 8007634:	3710      	adds	r7, #16
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}
 800763a:	bf00      	nop
 800763c:	200003a4 	.word	0x200003a4
 8007640:	200003a8 	.word	0x200003a8
 8007644:	e000ed04 	.word	0xe000ed04

08007648 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8007648:	b480      	push	{r7}
 800764a:	b085      	sub	sp, #20
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007650:	4b0e      	ldr	r3, [pc, #56]	@ (800768c <prvGetNextExpireTime+0x44>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d101      	bne.n	800765e <prvGetNextExpireTime+0x16>
 800765a:	2201      	movs	r2, #1
 800765c:	e000      	b.n	8007660 <prvGetNextExpireTime+0x18>
 800765e:	2200      	movs	r2, #0
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d105      	bne.n	8007678 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800766c:	4b07      	ldr	r3, [pc, #28]	@ (800768c <prvGetNextExpireTime+0x44>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	68db      	ldr	r3, [r3, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	60fb      	str	r3, [r7, #12]
 8007676:	e001      	b.n	800767c <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8007678:	2300      	movs	r3, #0
 800767a:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 800767c:	68fb      	ldr	r3, [r7, #12]
    }
 800767e:	4618      	mov	r0, r3
 8007680:	3714      	adds	r7, #20
 8007682:	46bd      	mov	sp, r7
 8007684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007688:	4770      	bx	lr
 800768a:	bf00      	nop
 800768c:	200003a0 	.word	0x200003a0

08007690 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8007690:	b580      	push	{r7, lr}
 8007692:	b084      	sub	sp, #16
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8007698:	f7fe ffc4 	bl	8006624 <xTaskGetTickCount>
 800769c:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800769e:	4b0b      	ldr	r3, [pc, #44]	@ (80076cc <prvSampleTimeNow+0x3c>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	68fa      	ldr	r2, [r7, #12]
 80076a4:	429a      	cmp	r2, r3
 80076a6:	d205      	bcs.n	80076b4 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 80076a8:	f000 f91e 	bl	80078e8 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2201      	movs	r2, #1
 80076b0:	601a      	str	r2, [r3, #0]
 80076b2:	e002      	b.n	80076ba <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2200      	movs	r2, #0
 80076b8:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 80076ba:	4a04      	ldr	r2, [pc, #16]	@ (80076cc <prvSampleTimeNow+0x3c>)
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 80076c0:	68fb      	ldr	r3, [r7, #12]
    }
 80076c2:	4618      	mov	r0, r3
 80076c4:	3710      	adds	r7, #16
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bd80      	pop	{r7, pc}
 80076ca:	bf00      	nop
 80076cc:	200003b0 	.word	0x200003b0

080076d0 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b086      	sub	sp, #24
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	60f8      	str	r0, [r7, #12]
 80076d8:	60b9      	str	r1, [r7, #8]
 80076da:	607a      	str	r2, [r7, #4]
 80076dc:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 80076de:	2300      	movs	r3, #0
 80076e0:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	68ba      	ldr	r2, [r7, #8]
 80076e6:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	68fa      	ldr	r2, [r7, #12]
 80076ec:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 80076ee:	68ba      	ldr	r2, [r7, #8]
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	429a      	cmp	r2, r3
 80076f4:	d812      	bhi.n	800771c <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076f6:	687a      	ldr	r2, [r7, #4]
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	1ad2      	subs	r2, r2, r3
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	699b      	ldr	r3, [r3, #24]
 8007700:	429a      	cmp	r2, r3
 8007702:	d302      	bcc.n	800770a <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8007704:	2301      	movs	r3, #1
 8007706:	617b      	str	r3, [r7, #20]
 8007708:	e01b      	b.n	8007742 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800770a:	4b10      	ldr	r3, [pc, #64]	@ (800774c <prvInsertTimerInActiveList+0x7c>)
 800770c:	681a      	ldr	r2, [r3, #0]
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	3304      	adds	r3, #4
 8007712:	4619      	mov	r1, r3
 8007714:	4610      	mov	r0, r2
 8007716:	f7fd ff16 	bl	8005546 <vListInsert>
 800771a:	e012      	b.n	8007742 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800771c:	687a      	ldr	r2, [r7, #4]
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	429a      	cmp	r2, r3
 8007722:	d206      	bcs.n	8007732 <prvInsertTimerInActiveList+0x62>
 8007724:	68ba      	ldr	r2, [r7, #8]
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	429a      	cmp	r2, r3
 800772a:	d302      	bcc.n	8007732 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800772c:	2301      	movs	r3, #1
 800772e:	617b      	str	r3, [r7, #20]
 8007730:	e007      	b.n	8007742 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007732:	4b07      	ldr	r3, [pc, #28]	@ (8007750 <prvInsertTimerInActiveList+0x80>)
 8007734:	681a      	ldr	r2, [r3, #0]
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	3304      	adds	r3, #4
 800773a:	4619      	mov	r1, r3
 800773c:	4610      	mov	r0, r2
 800773e:	f7fd ff02 	bl	8005546 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8007742:	697b      	ldr	r3, [r7, #20]
    }
 8007744:	4618      	mov	r0, r3
 8007746:	3718      	adds	r7, #24
 8007748:	46bd      	mov	sp, r7
 800774a:	bd80      	pop	{r7, pc}
 800774c:	200003a4 	.word	0x200003a4
 8007750:	200003a0 	.word	0x200003a0

08007754 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8007754:	b580      	push	{r7, lr}
 8007756:	b08c      	sub	sp, #48	@ 0x30
 8007758:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800775a:	e0b2      	b.n	80078c2 <prvProcessReceivedCommands+0x16e>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800775c:	68bb      	ldr	r3, [r7, #8]
 800775e:	2b00      	cmp	r3, #0
 8007760:	f2c0 80af 	blt.w	80078c2 <prvProcessReceivedCommands+0x16e>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007764:	693b      	ldr	r3, [r7, #16]
 8007766:	627b      	str	r3, [r7, #36]	@ 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800776a:	695b      	ldr	r3, [r3, #20]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d004      	beq.n	800777a <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007772:	3304      	adds	r3, #4
 8007774:	4618      	mov	r0, r3
 8007776:	f7fd ff1f 	bl	80055b8 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800777a:	1d3b      	adds	r3, r7, #4
 800777c:	4618      	mov	r0, r3
 800777e:	f7ff ff87 	bl	8007690 <prvSampleTimeNow>
 8007782:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	2b09      	cmp	r3, #9
 8007788:	f200 8098 	bhi.w	80078bc <prvProcessReceivedCommands+0x168>
 800778c:	a201      	add	r2, pc, #4	@ (adr r2, 8007794 <prvProcessReceivedCommands+0x40>)
 800778e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007792:	bf00      	nop
 8007794:	080077bd 	.word	0x080077bd
 8007798:	080077bd 	.word	0x080077bd
 800779c:	080077bd 	.word	0x080077bd
 80077a0:	08007833 	.word	0x08007833
 80077a4:	08007847 	.word	0x08007847
 80077a8:	08007893 	.word	0x08007893
 80077ac:	080077bd 	.word	0x080077bd
 80077b0:	080077bd 	.word	0x080077bd
 80077b4:	08007833 	.word	0x08007833
 80077b8:	08007847 	.word	0x08007847
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80077bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077be:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80077c2:	f043 0301 	orr.w	r3, r3, #1
 80077c6:	b2da      	uxtb	r2, r3
 80077c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80077ce:	68fa      	ldr	r2, [r7, #12]
 80077d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077d2:	699b      	ldr	r3, [r3, #24]
 80077d4:	18d1      	adds	r1, r2, r3
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	6a3a      	ldr	r2, [r7, #32]
 80077da:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80077dc:	f7ff ff78 	bl	80076d0 <prvInsertTimerInActiveList>
 80077e0:	4603      	mov	r3, r0
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d06c      	beq.n	80078c0 <prvProcessReceivedCommands+0x16c>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80077e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077e8:	6a1b      	ldr	r3, [r3, #32]
 80077ea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80077ec:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80077ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80077f4:	f003 0304 	and.w	r3, r3, #4
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d061      	beq.n	80078c0 <prvProcessReceivedCommands+0x16c>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80077fc:	68fa      	ldr	r2, [r7, #12]
 80077fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007800:	699b      	ldr	r3, [r3, #24]
 8007802:	441a      	add	r2, r3
 8007804:	2300      	movs	r3, #0
 8007806:	9300      	str	r3, [sp, #0]
 8007808:	2300      	movs	r3, #0
 800780a:	2100      	movs	r1, #0
 800780c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800780e:	f7ff fe1d 	bl	800744c <xTimerGenericCommand>
 8007812:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8007814:	69fb      	ldr	r3, [r7, #28]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d152      	bne.n	80078c0 <prvProcessReceivedCommands+0x16c>
        __asm volatile
 800781a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800781e:	f383 8811 	msr	BASEPRI, r3
 8007822:	f3bf 8f6f 	isb	sy
 8007826:	f3bf 8f4f 	dsb	sy
 800782a:	61bb      	str	r3, [r7, #24]
    }
 800782c:	bf00      	nop
 800782e:	bf00      	nop
 8007830:	e7fd      	b.n	800782e <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007834:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007838:	f023 0301 	bic.w	r3, r3, #1
 800783c:	b2da      	uxtb	r2, r3
 800783e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007840:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8007844:	e03d      	b.n	80078c2 <prvProcessReceivedCommands+0x16e>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007848:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800784c:	f043 0301 	orr.w	r3, r3, #1
 8007850:	b2da      	uxtb	r2, r3
 8007852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007854:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007858:	68fa      	ldr	r2, [r7, #12]
 800785a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800785c:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800785e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007860:	699b      	ldr	r3, [r3, #24]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d10b      	bne.n	800787e <prvProcessReceivedCommands+0x12a>
        __asm volatile
 8007866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800786a:	f383 8811 	msr	BASEPRI, r3
 800786e:	f3bf 8f6f 	isb	sy
 8007872:	f3bf 8f4f 	dsb	sy
 8007876:	617b      	str	r3, [r7, #20]
    }
 8007878:	bf00      	nop
 800787a:	bf00      	nop
 800787c:	e7fd      	b.n	800787a <prvProcessReceivedCommands+0x126>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800787e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007880:	699a      	ldr	r2, [r3, #24]
 8007882:	6a3b      	ldr	r3, [r7, #32]
 8007884:	18d1      	adds	r1, r2, r3
 8007886:	6a3b      	ldr	r3, [r7, #32]
 8007888:	6a3a      	ldr	r2, [r7, #32]
 800788a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800788c:	f7ff ff20 	bl	80076d0 <prvInsertTimerInActiveList>
                        break;
 8007890:	e017      	b.n	80078c2 <prvProcessReceivedCommands+0x16e>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007894:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007898:	f003 0302 	and.w	r3, r3, #2
 800789c:	2b00      	cmp	r3, #0
 800789e:	d103      	bne.n	80078a8 <prvProcessReceivedCommands+0x154>
                                {
                                    vPortFree( pxTimer );
 80078a0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80078a2:	f000 fc1f 	bl	80080e4 <vPortFree>
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 80078a6:	e00c      	b.n	80078c2 <prvProcessReceivedCommands+0x16e>
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80078a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078aa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80078ae:	f023 0301 	bic.w	r3, r3, #1
 80078b2:	b2da      	uxtb	r2, r3
 80078b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078b6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 80078ba:	e002      	b.n	80078c2 <prvProcessReceivedCommands+0x16e>

                    default:
                        /* Don't expect to get here. */
                        break;
 80078bc:	bf00      	nop
 80078be:	e000      	b.n	80078c2 <prvProcessReceivedCommands+0x16e>
                        break;
 80078c0:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80078c2:	4b08      	ldr	r3, [pc, #32]	@ (80078e4 <prvProcessReceivedCommands+0x190>)
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f107 0108 	add.w	r1, r7, #8
 80078ca:	2200      	movs	r2, #0
 80078cc:	4618      	mov	r0, r3
 80078ce:	f7fe f93d 	bl	8005b4c <xQueueReceive>
 80078d2:	4603      	mov	r3, r0
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	f47f af41 	bne.w	800775c <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 80078da:	bf00      	nop
 80078dc:	bf00      	nop
 80078de:	3728      	adds	r7, #40	@ 0x28
 80078e0:	46bd      	mov	sp, r7
 80078e2:	bd80      	pop	{r7, pc}
 80078e4:	200003a8 	.word	0x200003a8

080078e8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b088      	sub	sp, #32
 80078ec:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80078ee:	e049      	b.n	8007984 <prvSwitchTimerLists+0x9c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80078f0:	4b2e      	ldr	r3, [pc, #184]	@ (80079ac <prvSwitchTimerLists+0xc4>)
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	68db      	ldr	r3, [r3, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078fa:	4b2c      	ldr	r3, [pc, #176]	@ (80079ac <prvSwitchTimerLists+0xc4>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	68db      	ldr	r3, [r3, #12]
 8007900:	68db      	ldr	r3, [r3, #12]
 8007902:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	3304      	adds	r3, #4
 8007908:	4618      	mov	r0, r3
 800790a:	f7fd fe55 	bl	80055b8 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	6a1b      	ldr	r3, [r3, #32]
 8007912:	68f8      	ldr	r0, [r7, #12]
 8007914:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800791c:	f003 0304 	and.w	r3, r3, #4
 8007920:	2b00      	cmp	r3, #0
 8007922:	d02f      	beq.n	8007984 <prvSwitchTimerLists+0x9c>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	699b      	ldr	r3, [r3, #24]
 8007928:	693a      	ldr	r2, [r7, #16]
 800792a:	4413      	add	r3, r2
 800792c:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 800792e:	68ba      	ldr	r2, [r7, #8]
 8007930:	693b      	ldr	r3, [r7, #16]
 8007932:	429a      	cmp	r2, r3
 8007934:	d90e      	bls.n	8007954 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	68ba      	ldr	r2, [r7, #8]
 800793a:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	68fa      	ldr	r2, [r7, #12]
 8007940:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007942:	4b1a      	ldr	r3, [pc, #104]	@ (80079ac <prvSwitchTimerLists+0xc4>)
 8007944:	681a      	ldr	r2, [r3, #0]
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	3304      	adds	r3, #4
 800794a:	4619      	mov	r1, r3
 800794c:	4610      	mov	r0, r2
 800794e:	f7fd fdfa 	bl	8005546 <vListInsert>
 8007952:	e017      	b.n	8007984 <prvSwitchTimerLists+0x9c>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007954:	2300      	movs	r3, #0
 8007956:	9300      	str	r3, [sp, #0]
 8007958:	2300      	movs	r3, #0
 800795a:	693a      	ldr	r2, [r7, #16]
 800795c:	2100      	movs	r1, #0
 800795e:	68f8      	ldr	r0, [r7, #12]
 8007960:	f7ff fd74 	bl	800744c <xTimerGenericCommand>
 8007964:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d10b      	bne.n	8007984 <prvSwitchTimerLists+0x9c>
        __asm volatile
 800796c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007970:	f383 8811 	msr	BASEPRI, r3
 8007974:	f3bf 8f6f 	isb	sy
 8007978:	f3bf 8f4f 	dsb	sy
 800797c:	603b      	str	r3, [r7, #0]
    }
 800797e:	bf00      	nop
 8007980:	bf00      	nop
 8007982:	e7fd      	b.n	8007980 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007984:	4b09      	ldr	r3, [pc, #36]	@ (80079ac <prvSwitchTimerLists+0xc4>)
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d1b0      	bne.n	80078f0 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 800798e:	4b07      	ldr	r3, [pc, #28]	@ (80079ac <prvSwitchTimerLists+0xc4>)
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 8007994:	4b06      	ldr	r3, [pc, #24]	@ (80079b0 <prvSwitchTimerLists+0xc8>)
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	4a04      	ldr	r2, [pc, #16]	@ (80079ac <prvSwitchTimerLists+0xc4>)
 800799a:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800799c:	4a04      	ldr	r2, [pc, #16]	@ (80079b0 <prvSwitchTimerLists+0xc8>)
 800799e:	697b      	ldr	r3, [r7, #20]
 80079a0:	6013      	str	r3, [r2, #0]
    }
 80079a2:	bf00      	nop
 80079a4:	3718      	adds	r7, #24
 80079a6:	46bd      	mov	sp, r7
 80079a8:	bd80      	pop	{r7, pc}
 80079aa:	bf00      	nop
 80079ac:	200003a0 	.word	0x200003a0
 80079b0:	200003a4 	.word	0x200003a4

080079b4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80079b4:	b580      	push	{r7, lr}
 80079b6:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80079b8:	f000 f988 	bl	8007ccc <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80079bc:	4b12      	ldr	r3, [pc, #72]	@ (8007a08 <prvCheckForValidListAndQueue+0x54>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d11d      	bne.n	8007a00 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 80079c4:	4811      	ldr	r0, [pc, #68]	@ (8007a0c <prvCheckForValidListAndQueue+0x58>)
 80079c6:	f7fd fd6d 	bl	80054a4 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80079ca:	4811      	ldr	r0, [pc, #68]	@ (8007a10 <prvCheckForValidListAndQueue+0x5c>)
 80079cc:	f7fd fd6a 	bl	80054a4 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80079d0:	4b10      	ldr	r3, [pc, #64]	@ (8007a14 <prvCheckForValidListAndQueue+0x60>)
 80079d2:	4a0e      	ldr	r2, [pc, #56]	@ (8007a0c <prvCheckForValidListAndQueue+0x58>)
 80079d4:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80079d6:	4b10      	ldr	r3, [pc, #64]	@ (8007a18 <prvCheckForValidListAndQueue+0x64>)
 80079d8:	4a0d      	ldr	r2, [pc, #52]	@ (8007a10 <prvCheckForValidListAndQueue+0x5c>)
 80079da:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80079dc:	2200      	movs	r2, #0
 80079de:	210c      	movs	r1, #12
 80079e0:	200a      	movs	r0, #10
 80079e2:	f7fd fe7d 	bl	80056e0 <xQueueGenericCreate>
 80079e6:	4603      	mov	r3, r0
 80079e8:	4a07      	ldr	r2, [pc, #28]	@ (8007a08 <prvCheckForValidListAndQueue+0x54>)
 80079ea:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 80079ec:	4b06      	ldr	r3, [pc, #24]	@ (8007a08 <prvCheckForValidListAndQueue+0x54>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d005      	beq.n	8007a00 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80079f4:	4b04      	ldr	r3, [pc, #16]	@ (8007a08 <prvCheckForValidListAndQueue+0x54>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4908      	ldr	r1, [pc, #32]	@ (8007a1c <prvCheckForValidListAndQueue+0x68>)
 80079fa:	4618      	mov	r0, r3
 80079fc:	f7fe fb70 	bl	80060e0 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8007a00:	f000 f996 	bl	8007d30 <vPortExitCritical>
    }
 8007a04:	bf00      	nop
 8007a06:	bd80      	pop	{r7, pc}
 8007a08:	200003a8 	.word	0x200003a8
 8007a0c:	20000378 	.word	0x20000378
 8007a10:	2000038c 	.word	0x2000038c
 8007a14:	200003a0 	.word	0x200003a0
 8007a18:	200003a4 	.word	0x200003a4
 8007a1c:	080092f0 	.word	0x080092f0

08007a20 <pvTimerGetTimerID>:
        return xReturn;
    } /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

    void * pvTimerGetTimerID( const TimerHandle_t xTimer )
    {
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b086      	sub	sp, #24
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
        Timer_t * const pxTimer = xTimer;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	617b      	str	r3, [r7, #20]
        void * pvReturn;

        configASSERT( xTimer );
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d10b      	bne.n	8007a4a <pvTimerGetTimerID+0x2a>
        __asm volatile
 8007a32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a36:	f383 8811 	msr	BASEPRI, r3
 8007a3a:	f3bf 8f6f 	isb	sy
 8007a3e:	f3bf 8f4f 	dsb	sy
 8007a42:	60fb      	str	r3, [r7, #12]
    }
 8007a44:	bf00      	nop
 8007a46:	bf00      	nop
 8007a48:	e7fd      	b.n	8007a46 <pvTimerGetTimerID+0x26>

        taskENTER_CRITICAL();
 8007a4a:	f000 f93f 	bl	8007ccc <vPortEnterCritical>
        {
            pvReturn = pxTimer->pvTimerID;
 8007a4e:	697b      	ldr	r3, [r7, #20]
 8007a50:	69db      	ldr	r3, [r3, #28]
 8007a52:	613b      	str	r3, [r7, #16]
        }
        taskEXIT_CRITICAL();
 8007a54:	f000 f96c 	bl	8007d30 <vPortExitCritical>

        return pvReturn;
 8007a58:	693b      	ldr	r3, [r7, #16]
    }
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	3718      	adds	r7, #24
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}
	...

08007a64 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8007a64:	b480      	push	{r7}
 8007a66:	b085      	sub	sp, #20
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	60f8      	str	r0, [r7, #12]
 8007a6c:	60b9      	str	r1, [r7, #8]
 8007a6e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	3b04      	subs	r3, #4
 8007a74:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007a7c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	3b04      	subs	r3, #4
 8007a82:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	f023 0201 	bic.w	r2, r3, #1
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	3b04      	subs	r3, #4
 8007a92:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8007a94:	4a0c      	ldr	r2, [pc, #48]	@ (8007ac8 <pxPortInitialiseStack+0x64>)
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	3b14      	subs	r3, #20
 8007a9e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8007aa0:	687a      	ldr	r2, [r7, #4]
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	3b04      	subs	r3, #4
 8007aaa:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	f06f 0202 	mvn.w	r2, #2
 8007ab2:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	3b20      	subs	r3, #32
 8007ab8:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8007aba:	68fb      	ldr	r3, [r7, #12]
}
 8007abc:	4618      	mov	r0, r3
 8007abe:	3714      	adds	r7, #20
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac6:	4770      	bx	lr
 8007ac8:	08007acd 	.word	0x08007acd

08007acc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007acc:	b480      	push	{r7}
 8007ace:	b085      	sub	sp, #20
 8007ad0:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8007ad6:	4b13      	ldr	r3, [pc, #76]	@ (8007b24 <prvTaskExitError+0x58>)
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007ade:	d00b      	beq.n	8007af8 <prvTaskExitError+0x2c>
        __asm volatile
 8007ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ae4:	f383 8811 	msr	BASEPRI, r3
 8007ae8:	f3bf 8f6f 	isb	sy
 8007aec:	f3bf 8f4f 	dsb	sy
 8007af0:	60fb      	str	r3, [r7, #12]
    }
 8007af2:	bf00      	nop
 8007af4:	bf00      	nop
 8007af6:	e7fd      	b.n	8007af4 <prvTaskExitError+0x28>
        __asm volatile
 8007af8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007afc:	f383 8811 	msr	BASEPRI, r3
 8007b00:	f3bf 8f6f 	isb	sy
 8007b04:	f3bf 8f4f 	dsb	sy
 8007b08:	60bb      	str	r3, [r7, #8]
    }
 8007b0a:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8007b0c:	bf00      	nop
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d0fc      	beq.n	8007b0e <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8007b14:	bf00      	nop
 8007b16:	bf00      	nop
 8007b18:	3714      	adds	r7, #20
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b20:	4770      	bx	lr
 8007b22:	bf00      	nop
 8007b24:	2000006c 	.word	0x2000006c
	...

08007b30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8007b30:	4b07      	ldr	r3, [pc, #28]	@ (8007b50 <pxCurrentTCBConst2>)
 8007b32:	6819      	ldr	r1, [r3, #0]
 8007b34:	6808      	ldr	r0, [r1, #0]
 8007b36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b3a:	f380 8809 	msr	PSP, r0
 8007b3e:	f3bf 8f6f 	isb	sy
 8007b42:	f04f 0000 	mov.w	r0, #0
 8007b46:	f380 8811 	msr	BASEPRI, r0
 8007b4a:	4770      	bx	lr
 8007b4c:	f3af 8000 	nop.w

08007b50 <pxCurrentTCBConst2>:
 8007b50:	20000274 	.word	0x20000274
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8007b54:	bf00      	nop
 8007b56:	bf00      	nop

08007b58 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8007b58:	4808      	ldr	r0, [pc, #32]	@ (8007b7c <prvPortStartFirstTask+0x24>)
 8007b5a:	6800      	ldr	r0, [r0, #0]
 8007b5c:	6800      	ldr	r0, [r0, #0]
 8007b5e:	f380 8808 	msr	MSP, r0
 8007b62:	f04f 0000 	mov.w	r0, #0
 8007b66:	f380 8814 	msr	CONTROL, r0
 8007b6a:	b662      	cpsie	i
 8007b6c:	b661      	cpsie	f
 8007b6e:	f3bf 8f4f 	dsb	sy
 8007b72:	f3bf 8f6f 	isb	sy
 8007b76:	df00      	svc	0
 8007b78:	bf00      	nop
 8007b7a:	0000      	.short	0x0000
 8007b7c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8007b80:	bf00      	nop
 8007b82:	bf00      	nop

08007b84 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b086      	sub	sp, #24
 8007b88:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007b8a:	4b47      	ldr	r3, [pc, #284]	@ (8007ca8 <xPortStartScheduler+0x124>)
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	4a47      	ldr	r2, [pc, #284]	@ (8007cac <xPortStartScheduler+0x128>)
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d10b      	bne.n	8007bac <xPortStartScheduler+0x28>
        __asm volatile
 8007b94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b98:	f383 8811 	msr	BASEPRI, r3
 8007b9c:	f3bf 8f6f 	isb	sy
 8007ba0:	f3bf 8f4f 	dsb	sy
 8007ba4:	613b      	str	r3, [r7, #16]
    }
 8007ba6:	bf00      	nop
 8007ba8:	bf00      	nop
 8007baa:	e7fd      	b.n	8007ba8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007bac:	4b3e      	ldr	r3, [pc, #248]	@ (8007ca8 <xPortStartScheduler+0x124>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	4a3f      	ldr	r2, [pc, #252]	@ (8007cb0 <xPortStartScheduler+0x12c>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d10b      	bne.n	8007bce <xPortStartScheduler+0x4a>
        __asm volatile
 8007bb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bba:	f383 8811 	msr	BASEPRI, r3
 8007bbe:	f3bf 8f6f 	isb	sy
 8007bc2:	f3bf 8f4f 	dsb	sy
 8007bc6:	60fb      	str	r3, [r7, #12]
    }
 8007bc8:	bf00      	nop
 8007bca:	bf00      	nop
 8007bcc:	e7fd      	b.n	8007bca <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007bce:	4b39      	ldr	r3, [pc, #228]	@ (8007cb4 <xPortStartScheduler+0x130>)
 8007bd0:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007bd2:	697b      	ldr	r3, [r7, #20]
 8007bd4:	781b      	ldrb	r3, [r3, #0]
 8007bd6:	b2db      	uxtb	r3, r3
 8007bd8:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	22ff      	movs	r2, #255	@ 0xff
 8007bde:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007be0:	697b      	ldr	r3, [r7, #20]
 8007be2:	781b      	ldrb	r3, [r3, #0]
 8007be4:	b2db      	uxtb	r3, r3
 8007be6:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007be8:	78fb      	ldrb	r3, [r7, #3]
 8007bea:	b2db      	uxtb	r3, r3
 8007bec:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007bf0:	b2da      	uxtb	r2, r3
 8007bf2:	4b31      	ldr	r3, [pc, #196]	@ (8007cb8 <xPortStartScheduler+0x134>)
 8007bf4:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007bf6:	4b31      	ldr	r3, [pc, #196]	@ (8007cbc <xPortStartScheduler+0x138>)
 8007bf8:	2207      	movs	r2, #7
 8007bfa:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007bfc:	e009      	b.n	8007c12 <xPortStartScheduler+0x8e>
            {
                ulMaxPRIGROUPValue--;
 8007bfe:	4b2f      	ldr	r3, [pc, #188]	@ (8007cbc <xPortStartScheduler+0x138>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	3b01      	subs	r3, #1
 8007c04:	4a2d      	ldr	r2, [pc, #180]	@ (8007cbc <xPortStartScheduler+0x138>)
 8007c06:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007c08:	78fb      	ldrb	r3, [r7, #3]
 8007c0a:	b2db      	uxtb	r3, r3
 8007c0c:	005b      	lsls	r3, r3, #1
 8007c0e:	b2db      	uxtb	r3, r3
 8007c10:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007c12:	78fb      	ldrb	r3, [r7, #3]
 8007c14:	b2db      	uxtb	r3, r3
 8007c16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c1a:	2b80      	cmp	r3, #128	@ 0x80
 8007c1c:	d0ef      	beq.n	8007bfe <xPortStartScheduler+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007c1e:	4b27      	ldr	r3, [pc, #156]	@ (8007cbc <xPortStartScheduler+0x138>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f1c3 0307 	rsb	r3, r3, #7
 8007c26:	2b04      	cmp	r3, #4
 8007c28:	d00b      	beq.n	8007c42 <xPortStartScheduler+0xbe>
        __asm volatile
 8007c2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c2e:	f383 8811 	msr	BASEPRI, r3
 8007c32:	f3bf 8f6f 	isb	sy
 8007c36:	f3bf 8f4f 	dsb	sy
 8007c3a:	60bb      	str	r3, [r7, #8]
    }
 8007c3c:	bf00      	nop
 8007c3e:	bf00      	nop
 8007c40:	e7fd      	b.n	8007c3e <xPortStartScheduler+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007c42:	4b1e      	ldr	r3, [pc, #120]	@ (8007cbc <xPortStartScheduler+0x138>)
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	021b      	lsls	r3, r3, #8
 8007c48:	4a1c      	ldr	r2, [pc, #112]	@ (8007cbc <xPortStartScheduler+0x138>)
 8007c4a:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007c4c:	4b1b      	ldr	r3, [pc, #108]	@ (8007cbc <xPortStartScheduler+0x138>)
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007c54:	4a19      	ldr	r2, [pc, #100]	@ (8007cbc <xPortStartScheduler+0x138>)
 8007c56:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	b2da      	uxtb	r2, r3
 8007c5c:	697b      	ldr	r3, [r7, #20]
 8007c5e:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8007c60:	4b17      	ldr	r3, [pc, #92]	@ (8007cc0 <xPortStartScheduler+0x13c>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	4a16      	ldr	r2, [pc, #88]	@ (8007cc0 <xPortStartScheduler+0x13c>)
 8007c66:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007c6a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8007c6c:	4b14      	ldr	r3, [pc, #80]	@ (8007cc0 <xPortStartScheduler+0x13c>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4a13      	ldr	r2, [pc, #76]	@ (8007cc0 <xPortStartScheduler+0x13c>)
 8007c72:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007c76:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8007c78:	f000 f8e0 	bl	8007e3c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8007c7c:	4b11      	ldr	r3, [pc, #68]	@ (8007cc4 <xPortStartScheduler+0x140>)
 8007c7e:	2200      	movs	r2, #0
 8007c80:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8007c82:	f000 f8ff 	bl	8007e84 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007c86:	4b10      	ldr	r3, [pc, #64]	@ (8007cc8 <xPortStartScheduler+0x144>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	4a0f      	ldr	r2, [pc, #60]	@ (8007cc8 <xPortStartScheduler+0x144>)
 8007c8c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007c90:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8007c92:	f7ff ff61 	bl	8007b58 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8007c96:	f7fe fd8f 	bl	80067b8 <vTaskSwitchContext>
    prvTaskExitError();
 8007c9a:	f7ff ff17 	bl	8007acc <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8007c9e:	2300      	movs	r3, #0
}
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	3718      	adds	r7, #24
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	bd80      	pop	{r7, pc}
 8007ca8:	e000ed00 	.word	0xe000ed00
 8007cac:	410fc271 	.word	0x410fc271
 8007cb0:	410fc270 	.word	0x410fc270
 8007cb4:	e000e400 	.word	0xe000e400
 8007cb8:	200003b4 	.word	0x200003b4
 8007cbc:	200003b8 	.word	0x200003b8
 8007cc0:	e000ed20 	.word	0xe000ed20
 8007cc4:	2000006c 	.word	0x2000006c
 8007cc8:	e000ef34 	.word	0xe000ef34

08007ccc <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b083      	sub	sp, #12
 8007cd0:	af00      	add	r7, sp, #0
        __asm volatile
 8007cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cd6:	f383 8811 	msr	BASEPRI, r3
 8007cda:	f3bf 8f6f 	isb	sy
 8007cde:	f3bf 8f4f 	dsb	sy
 8007ce2:	607b      	str	r3, [r7, #4]
    }
 8007ce4:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8007ce6:	4b10      	ldr	r3, [pc, #64]	@ (8007d28 <vPortEnterCritical+0x5c>)
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	3301      	adds	r3, #1
 8007cec:	4a0e      	ldr	r2, [pc, #56]	@ (8007d28 <vPortEnterCritical+0x5c>)
 8007cee:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8007cf0:	4b0d      	ldr	r3, [pc, #52]	@ (8007d28 <vPortEnterCritical+0x5c>)
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	2b01      	cmp	r3, #1
 8007cf6:	d110      	bne.n	8007d1a <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007cf8:	4b0c      	ldr	r3, [pc, #48]	@ (8007d2c <vPortEnterCritical+0x60>)
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	b2db      	uxtb	r3, r3
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d00b      	beq.n	8007d1a <vPortEnterCritical+0x4e>
        __asm volatile
 8007d02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d06:	f383 8811 	msr	BASEPRI, r3
 8007d0a:	f3bf 8f6f 	isb	sy
 8007d0e:	f3bf 8f4f 	dsb	sy
 8007d12:	603b      	str	r3, [r7, #0]
    }
 8007d14:	bf00      	nop
 8007d16:	bf00      	nop
 8007d18:	e7fd      	b.n	8007d16 <vPortEnterCritical+0x4a>
    }
}
 8007d1a:	bf00      	nop
 8007d1c:	370c      	adds	r7, #12
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d24:	4770      	bx	lr
 8007d26:	bf00      	nop
 8007d28:	2000006c 	.word	0x2000006c
 8007d2c:	e000ed04 	.word	0xe000ed04

08007d30 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007d30:	b480      	push	{r7}
 8007d32:	b083      	sub	sp, #12
 8007d34:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8007d36:	4b12      	ldr	r3, [pc, #72]	@ (8007d80 <vPortExitCritical+0x50>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d10b      	bne.n	8007d56 <vPortExitCritical+0x26>
        __asm volatile
 8007d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d42:	f383 8811 	msr	BASEPRI, r3
 8007d46:	f3bf 8f6f 	isb	sy
 8007d4a:	f3bf 8f4f 	dsb	sy
 8007d4e:	607b      	str	r3, [r7, #4]
    }
 8007d50:	bf00      	nop
 8007d52:	bf00      	nop
 8007d54:	e7fd      	b.n	8007d52 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8007d56:	4b0a      	ldr	r3, [pc, #40]	@ (8007d80 <vPortExitCritical+0x50>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	3b01      	subs	r3, #1
 8007d5c:	4a08      	ldr	r2, [pc, #32]	@ (8007d80 <vPortExitCritical+0x50>)
 8007d5e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8007d60:	4b07      	ldr	r3, [pc, #28]	@ (8007d80 <vPortExitCritical+0x50>)
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d105      	bne.n	8007d74 <vPortExitCritical+0x44>
 8007d68:	2300      	movs	r3, #0
 8007d6a:	603b      	str	r3, [r7, #0]
        __asm volatile
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	f383 8811 	msr	BASEPRI, r3
    }
 8007d72:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8007d74:	bf00      	nop
 8007d76:	370c      	adds	r7, #12
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7e:	4770      	bx	lr
 8007d80:	2000006c 	.word	0x2000006c
	...

08007d90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8007d90:	f3ef 8009 	mrs	r0, PSP
 8007d94:	f3bf 8f6f 	isb	sy
 8007d98:	4b15      	ldr	r3, [pc, #84]	@ (8007df0 <pxCurrentTCBConst>)
 8007d9a:	681a      	ldr	r2, [r3, #0]
 8007d9c:	f01e 0f10 	tst.w	lr, #16
 8007da0:	bf08      	it	eq
 8007da2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007da6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007daa:	6010      	str	r0, [r2, #0]
 8007dac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007db0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007db4:	f380 8811 	msr	BASEPRI, r0
 8007db8:	f3bf 8f4f 	dsb	sy
 8007dbc:	f3bf 8f6f 	isb	sy
 8007dc0:	f7fe fcfa 	bl	80067b8 <vTaskSwitchContext>
 8007dc4:	f04f 0000 	mov.w	r0, #0
 8007dc8:	f380 8811 	msr	BASEPRI, r0
 8007dcc:	bc09      	pop	{r0, r3}
 8007dce:	6819      	ldr	r1, [r3, #0]
 8007dd0:	6808      	ldr	r0, [r1, #0]
 8007dd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dd6:	f01e 0f10 	tst.w	lr, #16
 8007dda:	bf08      	it	eq
 8007ddc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007de0:	f380 8809 	msr	PSP, r0
 8007de4:	f3bf 8f6f 	isb	sy
 8007de8:	4770      	bx	lr
 8007dea:	bf00      	nop
 8007dec:	f3af 8000 	nop.w

08007df0 <pxCurrentTCBConst>:
 8007df0:	20000274 	.word	0x20000274
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8007df4:	bf00      	nop
 8007df6:	bf00      	nop

08007df8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b082      	sub	sp, #8
 8007dfc:	af00      	add	r7, sp, #0
        __asm volatile
 8007dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e02:	f383 8811 	msr	BASEPRI, r3
 8007e06:	f3bf 8f6f 	isb	sy
 8007e0a:	f3bf 8f4f 	dsb	sy
 8007e0e:	607b      	str	r3, [r7, #4]
    }
 8007e10:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8007e12:	f7fe fc17 	bl	8006644 <xTaskIncrementTick>
 8007e16:	4603      	mov	r3, r0
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d003      	beq.n	8007e24 <SysTick_Handler+0x2c>
        {
			traceISR_EXIT_TO_SCHEDULER();
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007e1c:	4b06      	ldr	r3, [pc, #24]	@ (8007e38 <SysTick_Handler+0x40>)
 8007e1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e22:	601a      	str	r2, [r3, #0]
 8007e24:	2300      	movs	r3, #0
 8007e26:	603b      	str	r3, [r7, #0]
        __asm volatile
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	f383 8811 	msr	BASEPRI, r3
    }
 8007e2e:	bf00      	nop
		{
			traceISR_EXIT();
		}
    }
    portENABLE_INTERRUPTS();
}
 8007e30:	bf00      	nop
 8007e32:	3708      	adds	r7, #8
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bd80      	pop	{r7, pc}
 8007e38:	e000ed04 	.word	0xe000ed04

08007e3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8007e3c:	b480      	push	{r7}
 8007e3e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007e40:	4b0b      	ldr	r3, [pc, #44]	@ (8007e70 <vPortSetupTimerInterrupt+0x34>)
 8007e42:	2200      	movs	r2, #0
 8007e44:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007e46:	4b0b      	ldr	r3, [pc, #44]	@ (8007e74 <vPortSetupTimerInterrupt+0x38>)
 8007e48:	2200      	movs	r2, #0
 8007e4a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8007e78 <vPortSetupTimerInterrupt+0x3c>)
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	4a0a      	ldr	r2, [pc, #40]	@ (8007e7c <vPortSetupTimerInterrupt+0x40>)
 8007e52:	fba2 2303 	umull	r2, r3, r2, r3
 8007e56:	099b      	lsrs	r3, r3, #6
 8007e58:	4a09      	ldr	r2, [pc, #36]	@ (8007e80 <vPortSetupTimerInterrupt+0x44>)
 8007e5a:	3b01      	subs	r3, #1
 8007e5c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007e5e:	4b04      	ldr	r3, [pc, #16]	@ (8007e70 <vPortSetupTimerInterrupt+0x34>)
 8007e60:	2207      	movs	r2, #7
 8007e62:	601a      	str	r2, [r3, #0]
}
 8007e64:	bf00      	nop
 8007e66:	46bd      	mov	sp, r7
 8007e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6c:	4770      	bx	lr
 8007e6e:	bf00      	nop
 8007e70:	e000e010 	.word	0xe000e010
 8007e74:	e000e018 	.word	0xe000e018
 8007e78:	2000005c 	.word	0x2000005c
 8007e7c:	10624dd3 	.word	0x10624dd3
 8007e80:	e000e014 	.word	0xe000e014

08007e84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8007e84:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007e94 <vPortEnableVFP+0x10>
 8007e88:	6801      	ldr	r1, [r0, #0]
 8007e8a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007e8e:	6001      	str	r1, [r0, #0]
 8007e90:	4770      	bx	lr
 8007e92:	0000      	.short	0x0000
 8007e94:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8007e98:	bf00      	nop
 8007e9a:	bf00      	nop

08007e9c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8007e9c:	b480      	push	{r7}
 8007e9e:	b085      	sub	sp, #20
 8007ea0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8007ea2:	f3ef 8305 	mrs	r3, IPSR
 8007ea6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	2b0f      	cmp	r3, #15
 8007eac:	d915      	bls.n	8007eda <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007eae:	4a18      	ldr	r2, [pc, #96]	@ (8007f10 <vPortValidateInterruptPriority+0x74>)
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	4413      	add	r3, r2
 8007eb4:	781b      	ldrb	r3, [r3, #0]
 8007eb6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007eb8:	4b16      	ldr	r3, [pc, #88]	@ (8007f14 <vPortValidateInterruptPriority+0x78>)
 8007eba:	781b      	ldrb	r3, [r3, #0]
 8007ebc:	7afa      	ldrb	r2, [r7, #11]
 8007ebe:	429a      	cmp	r2, r3
 8007ec0:	d20b      	bcs.n	8007eda <vPortValidateInterruptPriority+0x3e>
        __asm volatile
 8007ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ec6:	f383 8811 	msr	BASEPRI, r3
 8007eca:	f3bf 8f6f 	isb	sy
 8007ece:	f3bf 8f4f 	dsb	sy
 8007ed2:	607b      	str	r3, [r7, #4]
    }
 8007ed4:	bf00      	nop
 8007ed6:	bf00      	nop
 8007ed8:	e7fd      	b.n	8007ed6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007eda:	4b0f      	ldr	r3, [pc, #60]	@ (8007f18 <vPortValidateInterruptPriority+0x7c>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007ee2:	4b0e      	ldr	r3, [pc, #56]	@ (8007f1c <vPortValidateInterruptPriority+0x80>)
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	429a      	cmp	r2, r3
 8007ee8:	d90b      	bls.n	8007f02 <vPortValidateInterruptPriority+0x66>
        __asm volatile
 8007eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eee:	f383 8811 	msr	BASEPRI, r3
 8007ef2:	f3bf 8f6f 	isb	sy
 8007ef6:	f3bf 8f4f 	dsb	sy
 8007efa:	603b      	str	r3, [r7, #0]
    }
 8007efc:	bf00      	nop
 8007efe:	bf00      	nop
 8007f00:	e7fd      	b.n	8007efe <vPortValidateInterruptPriority+0x62>
    }
 8007f02:	bf00      	nop
 8007f04:	3714      	adds	r7, #20
 8007f06:	46bd      	mov	sp, r7
 8007f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0c:	4770      	bx	lr
 8007f0e:	bf00      	nop
 8007f10:	e000e3f0 	.word	0xe000e3f0
 8007f14:	200003b4 	.word	0x200003b4
 8007f18:	e000ed0c 	.word	0xe000ed0c
 8007f1c:	200003b8 	.word	0x200003b8

08007f20 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b08a      	sub	sp, #40	@ 0x28
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8007f28:	2300      	movs	r3, #0
 8007f2a:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8007f2c:	f7fe face 	bl	80064cc <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8007f30:	4b66      	ldr	r3, [pc, #408]	@ (80080cc <pvPortMalloc+0x1ac>)
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d101      	bne.n	8007f3c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8007f38:	f000 f938 	bl	80081ac <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007f3c:	4b64      	ldr	r3, [pc, #400]	@ (80080d0 <pvPortMalloc+0x1b0>)
 8007f3e:	681a      	ldr	r2, [r3, #0]
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	4013      	ands	r3, r2
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	f040 80a9 	bne.w	800809c <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d02e      	beq.n	8007fae <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8007f50:	2208      	movs	r2, #8
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8007f56:	687a      	ldr	r2, [r7, #4]
 8007f58:	429a      	cmp	r2, r3
 8007f5a:	d228      	bcs.n	8007fae <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 8007f5c:	2208      	movs	r2, #8
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	4413      	add	r3, r2
 8007f62:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f003 0307 	and.w	r3, r3, #7
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d022      	beq.n	8007fb4 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	f023 0307 	bic.w	r3, r3, #7
 8007f74:	3308      	adds	r3, #8
 8007f76:	687a      	ldr	r2, [r7, #4]
 8007f78:	429a      	cmp	r2, r3
 8007f7a:	d215      	bcs.n	8007fa8 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	f023 0307 	bic.w	r3, r3, #7
 8007f82:	3308      	adds	r3, #8
 8007f84:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	f003 0307 	and.w	r3, r3, #7
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d011      	beq.n	8007fb4 <pvPortMalloc+0x94>
        __asm volatile
 8007f90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f94:	f383 8811 	msr	BASEPRI, r3
 8007f98:	f3bf 8f6f 	isb	sy
 8007f9c:	f3bf 8f4f 	dsb	sy
 8007fa0:	617b      	str	r3, [r7, #20]
    }
 8007fa2:	bf00      	nop
 8007fa4:	bf00      	nop
 8007fa6:	e7fd      	b.n	8007fa4 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8007fa8:	2300      	movs	r3, #0
 8007faa:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007fac:	e002      	b.n	8007fb4 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8007fae:	2300      	movs	r3, #0
 8007fb0:	607b      	str	r3, [r7, #4]
 8007fb2:	e000      	b.n	8007fb6 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007fb4:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d06f      	beq.n	800809c <pvPortMalloc+0x17c>
 8007fbc:	4b45      	ldr	r3, [pc, #276]	@ (80080d4 <pvPortMalloc+0x1b4>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	687a      	ldr	r2, [r7, #4]
 8007fc2:	429a      	cmp	r2, r3
 8007fc4:	d86a      	bhi.n	800809c <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8007fc6:	4b44      	ldr	r3, [pc, #272]	@ (80080d8 <pvPortMalloc+0x1b8>)
 8007fc8:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8007fca:	4b43      	ldr	r3, [pc, #268]	@ (80080d8 <pvPortMalloc+0x1b8>)
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007fd0:	e004      	b.n	8007fdc <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 8007fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fd4:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8007fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fde:	685b      	ldr	r3, [r3, #4]
 8007fe0:	687a      	ldr	r2, [r7, #4]
 8007fe2:	429a      	cmp	r2, r3
 8007fe4:	d903      	bls.n	8007fee <pvPortMalloc+0xce>
 8007fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d1f1      	bne.n	8007fd2 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8007fee:	4b37      	ldr	r3, [pc, #220]	@ (80080cc <pvPortMalloc+0x1ac>)
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ff4:	429a      	cmp	r2, r3
 8007ff6:	d051      	beq.n	800809c <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007ff8:	6a3b      	ldr	r3, [r7, #32]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	2208      	movs	r2, #8
 8007ffe:	4413      	add	r3, r2
 8008000:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008004:	681a      	ldr	r2, [r3, #0]
 8008006:	6a3b      	ldr	r3, [r7, #32]
 8008008:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800800a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800800c:	685a      	ldr	r2, [r3, #4]
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	1ad2      	subs	r2, r2, r3
 8008012:	2308      	movs	r3, #8
 8008014:	005b      	lsls	r3, r3, #1
 8008016:	429a      	cmp	r2, r3
 8008018:	d920      	bls.n	800805c <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800801a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	4413      	add	r3, r2
 8008020:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008022:	69bb      	ldr	r3, [r7, #24]
 8008024:	f003 0307 	and.w	r3, r3, #7
 8008028:	2b00      	cmp	r3, #0
 800802a:	d00b      	beq.n	8008044 <pvPortMalloc+0x124>
        __asm volatile
 800802c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008030:	f383 8811 	msr	BASEPRI, r3
 8008034:	f3bf 8f6f 	isb	sy
 8008038:	f3bf 8f4f 	dsb	sy
 800803c:	613b      	str	r3, [r7, #16]
    }
 800803e:	bf00      	nop
 8008040:	bf00      	nop
 8008042:	e7fd      	b.n	8008040 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008046:	685a      	ldr	r2, [r3, #4]
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	1ad2      	subs	r2, r2, r3
 800804c:	69bb      	ldr	r3, [r7, #24]
 800804e:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8008050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008052:	687a      	ldr	r2, [r7, #4]
 8008054:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008056:	69b8      	ldr	r0, [r7, #24]
 8008058:	f000 f90a 	bl	8008270 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800805c:	4b1d      	ldr	r3, [pc, #116]	@ (80080d4 <pvPortMalloc+0x1b4>)
 800805e:	681a      	ldr	r2, [r3, #0]
 8008060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008062:	685b      	ldr	r3, [r3, #4]
 8008064:	1ad3      	subs	r3, r2, r3
 8008066:	4a1b      	ldr	r2, [pc, #108]	@ (80080d4 <pvPortMalloc+0x1b4>)
 8008068:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800806a:	4b1a      	ldr	r3, [pc, #104]	@ (80080d4 <pvPortMalloc+0x1b4>)
 800806c:	681a      	ldr	r2, [r3, #0]
 800806e:	4b1b      	ldr	r3, [pc, #108]	@ (80080dc <pvPortMalloc+0x1bc>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	429a      	cmp	r2, r3
 8008074:	d203      	bcs.n	800807e <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008076:	4b17      	ldr	r3, [pc, #92]	@ (80080d4 <pvPortMalloc+0x1b4>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	4a18      	ldr	r2, [pc, #96]	@ (80080dc <pvPortMalloc+0x1bc>)
 800807c:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 800807e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008080:	685a      	ldr	r2, [r3, #4]
 8008082:	4b13      	ldr	r3, [pc, #76]	@ (80080d0 <pvPortMalloc+0x1b0>)
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	431a      	orrs	r2, r3
 8008088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800808a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800808c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800808e:	2200      	movs	r2, #0
 8008090:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8008092:	4b13      	ldr	r3, [pc, #76]	@ (80080e0 <pvPortMalloc+0x1c0>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	3301      	adds	r3, #1
 8008098:	4a11      	ldr	r2, [pc, #68]	@ (80080e0 <pvPortMalloc+0x1c0>)
 800809a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800809c:	f7fe fa24 	bl	80064e8 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80080a0:	69fb      	ldr	r3, [r7, #28]
 80080a2:	f003 0307 	and.w	r3, r3, #7
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d00b      	beq.n	80080c2 <pvPortMalloc+0x1a2>
        __asm volatile
 80080aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080ae:	f383 8811 	msr	BASEPRI, r3
 80080b2:	f3bf 8f6f 	isb	sy
 80080b6:	f3bf 8f4f 	dsb	sy
 80080ba:	60fb      	str	r3, [r7, #12]
    }
 80080bc:	bf00      	nop
 80080be:	bf00      	nop
 80080c0:	e7fd      	b.n	80080be <pvPortMalloc+0x19e>
    return pvReturn;
 80080c2:	69fb      	ldr	r3, [r7, #28]
}
 80080c4:	4618      	mov	r0, r3
 80080c6:	3728      	adds	r7, #40	@ 0x28
 80080c8:	46bd      	mov	sp, r7
 80080ca:	bd80      	pop	{r7, pc}
 80080cc:	200193c4 	.word	0x200193c4
 80080d0:	200193d8 	.word	0x200193d8
 80080d4:	200193c8 	.word	0x200193c8
 80080d8:	200193bc 	.word	0x200193bc
 80080dc:	200193cc 	.word	0x200193cc
 80080e0:	200193d0 	.word	0x200193d0

080080e4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b086      	sub	sp, #24
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d04f      	beq.n	8008196 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80080f6:	2308      	movs	r3, #8
 80080f8:	425b      	negs	r3, r3
 80080fa:	697a      	ldr	r2, [r7, #20]
 80080fc:	4413      	add	r3, r2
 80080fe:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8008100:	697b      	ldr	r3, [r7, #20]
 8008102:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008104:	693b      	ldr	r3, [r7, #16]
 8008106:	685a      	ldr	r2, [r3, #4]
 8008108:	4b25      	ldr	r3, [pc, #148]	@ (80081a0 <vPortFree+0xbc>)
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	4013      	ands	r3, r2
 800810e:	2b00      	cmp	r3, #0
 8008110:	d10b      	bne.n	800812a <vPortFree+0x46>
        __asm volatile
 8008112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008116:	f383 8811 	msr	BASEPRI, r3
 800811a:	f3bf 8f6f 	isb	sy
 800811e:	f3bf 8f4f 	dsb	sy
 8008122:	60fb      	str	r3, [r7, #12]
    }
 8008124:	bf00      	nop
 8008126:	bf00      	nop
 8008128:	e7fd      	b.n	8008126 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800812a:	693b      	ldr	r3, [r7, #16]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d00b      	beq.n	800814a <vPortFree+0x66>
        __asm volatile
 8008132:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008136:	f383 8811 	msr	BASEPRI, r3
 800813a:	f3bf 8f6f 	isb	sy
 800813e:	f3bf 8f4f 	dsb	sy
 8008142:	60bb      	str	r3, [r7, #8]
    }
 8008144:	bf00      	nop
 8008146:	bf00      	nop
 8008148:	e7fd      	b.n	8008146 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800814a:	693b      	ldr	r3, [r7, #16]
 800814c:	685a      	ldr	r2, [r3, #4]
 800814e:	4b14      	ldr	r3, [pc, #80]	@ (80081a0 <vPortFree+0xbc>)
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	4013      	ands	r3, r2
 8008154:	2b00      	cmp	r3, #0
 8008156:	d01e      	beq.n	8008196 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8008158:	693b      	ldr	r3, [r7, #16]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d11a      	bne.n	8008196 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008160:	693b      	ldr	r3, [r7, #16]
 8008162:	685a      	ldr	r2, [r3, #4]
 8008164:	4b0e      	ldr	r3, [pc, #56]	@ (80081a0 <vPortFree+0xbc>)
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	43db      	mvns	r3, r3
 800816a:	401a      	ands	r2, r3
 800816c:	693b      	ldr	r3, [r7, #16]
 800816e:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8008170:	f7fe f9ac 	bl	80064cc <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8008174:	693b      	ldr	r3, [r7, #16]
 8008176:	685a      	ldr	r2, [r3, #4]
 8008178:	4b0a      	ldr	r3, [pc, #40]	@ (80081a4 <vPortFree+0xc0>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	4413      	add	r3, r2
 800817e:	4a09      	ldr	r2, [pc, #36]	@ (80081a4 <vPortFree+0xc0>)
 8008180:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008182:	6938      	ldr	r0, [r7, #16]
 8008184:	f000 f874 	bl	8008270 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8008188:	4b07      	ldr	r3, [pc, #28]	@ (80081a8 <vPortFree+0xc4>)
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	3301      	adds	r3, #1
 800818e:	4a06      	ldr	r2, [pc, #24]	@ (80081a8 <vPortFree+0xc4>)
 8008190:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8008192:	f7fe f9a9 	bl	80064e8 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8008196:	bf00      	nop
 8008198:	3718      	adds	r7, #24
 800819a:	46bd      	mov	sp, r7
 800819c:	bd80      	pop	{r7, pc}
 800819e:	bf00      	nop
 80081a0:	200193d8 	.word	0x200193d8
 80081a4:	200193c8 	.word	0x200193c8
 80081a8:	200193d4 	.word	0x200193d4

080081ac <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80081ac:	b480      	push	{r7}
 80081ae:	b085      	sub	sp, #20
 80081b0:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80081b2:	f44f 33c8 	mov.w	r3, #102400	@ 0x19000
 80081b6:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 80081b8:	4b27      	ldr	r3, [pc, #156]	@ (8008258 <prvHeapInit+0xac>)
 80081ba:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	f003 0307 	and.w	r3, r3, #7
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d00c      	beq.n	80081e0 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	3307      	adds	r3, #7
 80081ca:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	f023 0307 	bic.w	r3, r3, #7
 80081d2:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80081d4:	68ba      	ldr	r2, [r7, #8]
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	1ad3      	subs	r3, r2, r3
 80081da:	4a1f      	ldr	r2, [pc, #124]	@ (8008258 <prvHeapInit+0xac>)
 80081dc:	4413      	add	r3, r2
 80081de:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80081e4:	4a1d      	ldr	r2, [pc, #116]	@ (800825c <prvHeapInit+0xb0>)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80081ea:	4b1c      	ldr	r3, [pc, #112]	@ (800825c <prvHeapInit+0xb0>)
 80081ec:	2200      	movs	r2, #0
 80081ee:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	68ba      	ldr	r2, [r7, #8]
 80081f4:	4413      	add	r3, r2
 80081f6:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80081f8:	2208      	movs	r2, #8
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	1a9b      	subs	r3, r3, r2
 80081fe:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	f023 0307 	bic.w	r3, r3, #7
 8008206:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	4a15      	ldr	r2, [pc, #84]	@ (8008260 <prvHeapInit+0xb4>)
 800820c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800820e:	4b14      	ldr	r3, [pc, #80]	@ (8008260 <prvHeapInit+0xb4>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	2200      	movs	r2, #0
 8008214:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8008216:	4b12      	ldr	r3, [pc, #72]	@ (8008260 <prvHeapInit+0xb4>)
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	2200      	movs	r2, #0
 800821c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008222:	683b      	ldr	r3, [r7, #0]
 8008224:	68fa      	ldr	r2, [r7, #12]
 8008226:	1ad2      	subs	r2, r2, r3
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800822c:	4b0c      	ldr	r3, [pc, #48]	@ (8008260 <prvHeapInit+0xb4>)
 800822e:	681a      	ldr	r2, [r3, #0]
 8008230:	683b      	ldr	r3, [r7, #0]
 8008232:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	4a0a      	ldr	r2, [pc, #40]	@ (8008264 <prvHeapInit+0xb8>)
 800823a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	685b      	ldr	r3, [r3, #4]
 8008240:	4a09      	ldr	r2, [pc, #36]	@ (8008268 <prvHeapInit+0xbc>)
 8008242:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008244:	4b09      	ldr	r3, [pc, #36]	@ (800826c <prvHeapInit+0xc0>)
 8008246:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800824a:	601a      	str	r2, [r3, #0]
}
 800824c:	bf00      	nop
 800824e:	3714      	adds	r7, #20
 8008250:	46bd      	mov	sp, r7
 8008252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008256:	4770      	bx	lr
 8008258:	200003bc 	.word	0x200003bc
 800825c:	200193bc 	.word	0x200193bc
 8008260:	200193c4 	.word	0x200193c4
 8008264:	200193cc 	.word	0x200193cc
 8008268:	200193c8 	.word	0x200193c8
 800826c:	200193d8 	.word	0x200193d8

08008270 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8008270:	b480      	push	{r7}
 8008272:	b085      	sub	sp, #20
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008278:	4b28      	ldr	r3, [pc, #160]	@ (800831c <prvInsertBlockIntoFreeList+0xac>)
 800827a:	60fb      	str	r3, [r7, #12]
 800827c:	e002      	b.n	8008284 <prvInsertBlockIntoFreeList+0x14>
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	60fb      	str	r3, [r7, #12]
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	687a      	ldr	r2, [r7, #4]
 800828a:	429a      	cmp	r2, r3
 800828c:	d8f7      	bhi.n	800827e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	685b      	ldr	r3, [r3, #4]
 8008296:	68ba      	ldr	r2, [r7, #8]
 8008298:	4413      	add	r3, r2
 800829a:	687a      	ldr	r2, [r7, #4]
 800829c:	429a      	cmp	r2, r3
 800829e:	d108      	bne.n	80082b2 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	685a      	ldr	r2, [r3, #4]
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	685b      	ldr	r3, [r3, #4]
 80082a8:	441a      	add	r2, r3
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	685b      	ldr	r3, [r3, #4]
 80082ba:	68ba      	ldr	r2, [r7, #8]
 80082bc:	441a      	add	r2, r3
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	429a      	cmp	r2, r3
 80082c4:	d118      	bne.n	80082f8 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681a      	ldr	r2, [r3, #0]
 80082ca:	4b15      	ldr	r3, [pc, #84]	@ (8008320 <prvInsertBlockIntoFreeList+0xb0>)
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	429a      	cmp	r2, r3
 80082d0:	d00d      	beq.n	80082ee <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	685a      	ldr	r2, [r3, #4]
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	685b      	ldr	r3, [r3, #4]
 80082dc:	441a      	add	r2, r3
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	681a      	ldr	r2, [r3, #0]
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	601a      	str	r2, [r3, #0]
 80082ec:	e008      	b.n	8008300 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80082ee:	4b0c      	ldr	r3, [pc, #48]	@ (8008320 <prvInsertBlockIntoFreeList+0xb0>)
 80082f0:	681a      	ldr	r2, [r3, #0]
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	601a      	str	r2, [r3, #0]
 80082f6:	e003      	b.n	8008300 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	681a      	ldr	r2, [r3, #0]
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8008300:	68fa      	ldr	r2, [r7, #12]
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	429a      	cmp	r2, r3
 8008306:	d002      	beq.n	800830e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	687a      	ldr	r2, [r7, #4]
 800830c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800830e:	bf00      	nop
 8008310:	3714      	adds	r7, #20
 8008312:	46bd      	mov	sp, r7
 8008314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008318:	4770      	bx	lr
 800831a:	bf00      	nop
 800831c:	200193bc 	.word	0x200193bc
 8008320:	200193c4 	.word	0x200193c4

08008324 <siprintf>:
 8008324:	b40e      	push	{r1, r2, r3}
 8008326:	b500      	push	{lr}
 8008328:	b09c      	sub	sp, #112	@ 0x70
 800832a:	ab1d      	add	r3, sp, #116	@ 0x74
 800832c:	9002      	str	r0, [sp, #8]
 800832e:	9006      	str	r0, [sp, #24]
 8008330:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008334:	4809      	ldr	r0, [pc, #36]	@ (800835c <siprintf+0x38>)
 8008336:	9107      	str	r1, [sp, #28]
 8008338:	9104      	str	r1, [sp, #16]
 800833a:	4909      	ldr	r1, [pc, #36]	@ (8008360 <siprintf+0x3c>)
 800833c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008340:	9105      	str	r1, [sp, #20]
 8008342:	6800      	ldr	r0, [r0, #0]
 8008344:	9301      	str	r3, [sp, #4]
 8008346:	a902      	add	r1, sp, #8
 8008348:	f000 f9a2 	bl	8008690 <_svfiprintf_r>
 800834c:	9b02      	ldr	r3, [sp, #8]
 800834e:	2200      	movs	r2, #0
 8008350:	701a      	strb	r2, [r3, #0]
 8008352:	b01c      	add	sp, #112	@ 0x70
 8008354:	f85d eb04 	ldr.w	lr, [sp], #4
 8008358:	b003      	add	sp, #12
 800835a:	4770      	bx	lr
 800835c:	20000070 	.word	0x20000070
 8008360:	ffff0208 	.word	0xffff0208

08008364 <memset>:
 8008364:	4402      	add	r2, r0
 8008366:	4603      	mov	r3, r0
 8008368:	4293      	cmp	r3, r2
 800836a:	d100      	bne.n	800836e <memset+0xa>
 800836c:	4770      	bx	lr
 800836e:	f803 1b01 	strb.w	r1, [r3], #1
 8008372:	e7f9      	b.n	8008368 <memset+0x4>

08008374 <__errno>:
 8008374:	4b01      	ldr	r3, [pc, #4]	@ (800837c <__errno+0x8>)
 8008376:	6818      	ldr	r0, [r3, #0]
 8008378:	4770      	bx	lr
 800837a:	bf00      	nop
 800837c:	20000070 	.word	0x20000070

08008380 <__libc_init_array>:
 8008380:	b570      	push	{r4, r5, r6, lr}
 8008382:	4d0d      	ldr	r5, [pc, #52]	@ (80083b8 <__libc_init_array+0x38>)
 8008384:	4c0d      	ldr	r4, [pc, #52]	@ (80083bc <__libc_init_array+0x3c>)
 8008386:	1b64      	subs	r4, r4, r5
 8008388:	10a4      	asrs	r4, r4, #2
 800838a:	2600      	movs	r6, #0
 800838c:	42a6      	cmp	r6, r4
 800838e:	d109      	bne.n	80083a4 <__libc_init_array+0x24>
 8008390:	4d0b      	ldr	r5, [pc, #44]	@ (80083c0 <__libc_init_array+0x40>)
 8008392:	4c0c      	ldr	r4, [pc, #48]	@ (80083c4 <__libc_init_array+0x44>)
 8008394:	f000 fc66 	bl	8008c64 <_init>
 8008398:	1b64      	subs	r4, r4, r5
 800839a:	10a4      	asrs	r4, r4, #2
 800839c:	2600      	movs	r6, #0
 800839e:	42a6      	cmp	r6, r4
 80083a0:	d105      	bne.n	80083ae <__libc_init_array+0x2e>
 80083a2:	bd70      	pop	{r4, r5, r6, pc}
 80083a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80083a8:	4798      	blx	r3
 80083aa:	3601      	adds	r6, #1
 80083ac:	e7ee      	b.n	800838c <__libc_init_array+0xc>
 80083ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80083b2:	4798      	blx	r3
 80083b4:	3601      	adds	r6, #1
 80083b6:	e7f2      	b.n	800839e <__libc_init_array+0x1e>
 80083b8:	0800944c 	.word	0x0800944c
 80083bc:	0800944c 	.word	0x0800944c
 80083c0:	0800944c 	.word	0x0800944c
 80083c4:	08009450 	.word	0x08009450

080083c8 <__retarget_lock_acquire_recursive>:
 80083c8:	4770      	bx	lr

080083ca <__retarget_lock_release_recursive>:
 80083ca:	4770      	bx	lr

080083cc <memcpy>:
 80083cc:	440a      	add	r2, r1
 80083ce:	4291      	cmp	r1, r2
 80083d0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80083d4:	d100      	bne.n	80083d8 <memcpy+0xc>
 80083d6:	4770      	bx	lr
 80083d8:	b510      	push	{r4, lr}
 80083da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80083de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80083e2:	4291      	cmp	r1, r2
 80083e4:	d1f9      	bne.n	80083da <memcpy+0xe>
 80083e6:	bd10      	pop	{r4, pc}

080083e8 <_free_r>:
 80083e8:	b538      	push	{r3, r4, r5, lr}
 80083ea:	4605      	mov	r5, r0
 80083ec:	2900      	cmp	r1, #0
 80083ee:	d041      	beq.n	8008474 <_free_r+0x8c>
 80083f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083f4:	1f0c      	subs	r4, r1, #4
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	bfb8      	it	lt
 80083fa:	18e4      	addlt	r4, r4, r3
 80083fc:	f000 f8e0 	bl	80085c0 <__malloc_lock>
 8008400:	4a1d      	ldr	r2, [pc, #116]	@ (8008478 <_free_r+0x90>)
 8008402:	6813      	ldr	r3, [r2, #0]
 8008404:	b933      	cbnz	r3, 8008414 <_free_r+0x2c>
 8008406:	6063      	str	r3, [r4, #4]
 8008408:	6014      	str	r4, [r2, #0]
 800840a:	4628      	mov	r0, r5
 800840c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008410:	f000 b8dc 	b.w	80085cc <__malloc_unlock>
 8008414:	42a3      	cmp	r3, r4
 8008416:	d908      	bls.n	800842a <_free_r+0x42>
 8008418:	6820      	ldr	r0, [r4, #0]
 800841a:	1821      	adds	r1, r4, r0
 800841c:	428b      	cmp	r3, r1
 800841e:	bf01      	itttt	eq
 8008420:	6819      	ldreq	r1, [r3, #0]
 8008422:	685b      	ldreq	r3, [r3, #4]
 8008424:	1809      	addeq	r1, r1, r0
 8008426:	6021      	streq	r1, [r4, #0]
 8008428:	e7ed      	b.n	8008406 <_free_r+0x1e>
 800842a:	461a      	mov	r2, r3
 800842c:	685b      	ldr	r3, [r3, #4]
 800842e:	b10b      	cbz	r3, 8008434 <_free_r+0x4c>
 8008430:	42a3      	cmp	r3, r4
 8008432:	d9fa      	bls.n	800842a <_free_r+0x42>
 8008434:	6811      	ldr	r1, [r2, #0]
 8008436:	1850      	adds	r0, r2, r1
 8008438:	42a0      	cmp	r0, r4
 800843a:	d10b      	bne.n	8008454 <_free_r+0x6c>
 800843c:	6820      	ldr	r0, [r4, #0]
 800843e:	4401      	add	r1, r0
 8008440:	1850      	adds	r0, r2, r1
 8008442:	4283      	cmp	r3, r0
 8008444:	6011      	str	r1, [r2, #0]
 8008446:	d1e0      	bne.n	800840a <_free_r+0x22>
 8008448:	6818      	ldr	r0, [r3, #0]
 800844a:	685b      	ldr	r3, [r3, #4]
 800844c:	6053      	str	r3, [r2, #4]
 800844e:	4408      	add	r0, r1
 8008450:	6010      	str	r0, [r2, #0]
 8008452:	e7da      	b.n	800840a <_free_r+0x22>
 8008454:	d902      	bls.n	800845c <_free_r+0x74>
 8008456:	230c      	movs	r3, #12
 8008458:	602b      	str	r3, [r5, #0]
 800845a:	e7d6      	b.n	800840a <_free_r+0x22>
 800845c:	6820      	ldr	r0, [r4, #0]
 800845e:	1821      	adds	r1, r4, r0
 8008460:	428b      	cmp	r3, r1
 8008462:	bf04      	itt	eq
 8008464:	6819      	ldreq	r1, [r3, #0]
 8008466:	685b      	ldreq	r3, [r3, #4]
 8008468:	6063      	str	r3, [r4, #4]
 800846a:	bf04      	itt	eq
 800846c:	1809      	addeq	r1, r1, r0
 800846e:	6021      	streq	r1, [r4, #0]
 8008470:	6054      	str	r4, [r2, #4]
 8008472:	e7ca      	b.n	800840a <_free_r+0x22>
 8008474:	bd38      	pop	{r3, r4, r5, pc}
 8008476:	bf00      	nop
 8008478:	20019520 	.word	0x20019520

0800847c <sbrk_aligned>:
 800847c:	b570      	push	{r4, r5, r6, lr}
 800847e:	4e0f      	ldr	r6, [pc, #60]	@ (80084bc <sbrk_aligned+0x40>)
 8008480:	460c      	mov	r4, r1
 8008482:	6831      	ldr	r1, [r6, #0]
 8008484:	4605      	mov	r5, r0
 8008486:	b911      	cbnz	r1, 800848e <sbrk_aligned+0x12>
 8008488:	f000 fba6 	bl	8008bd8 <_sbrk_r>
 800848c:	6030      	str	r0, [r6, #0]
 800848e:	4621      	mov	r1, r4
 8008490:	4628      	mov	r0, r5
 8008492:	f000 fba1 	bl	8008bd8 <_sbrk_r>
 8008496:	1c43      	adds	r3, r0, #1
 8008498:	d103      	bne.n	80084a2 <sbrk_aligned+0x26>
 800849a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800849e:	4620      	mov	r0, r4
 80084a0:	bd70      	pop	{r4, r5, r6, pc}
 80084a2:	1cc4      	adds	r4, r0, #3
 80084a4:	f024 0403 	bic.w	r4, r4, #3
 80084a8:	42a0      	cmp	r0, r4
 80084aa:	d0f8      	beq.n	800849e <sbrk_aligned+0x22>
 80084ac:	1a21      	subs	r1, r4, r0
 80084ae:	4628      	mov	r0, r5
 80084b0:	f000 fb92 	bl	8008bd8 <_sbrk_r>
 80084b4:	3001      	adds	r0, #1
 80084b6:	d1f2      	bne.n	800849e <sbrk_aligned+0x22>
 80084b8:	e7ef      	b.n	800849a <sbrk_aligned+0x1e>
 80084ba:	bf00      	nop
 80084bc:	2001951c 	.word	0x2001951c

080084c0 <_malloc_r>:
 80084c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084c4:	1ccd      	adds	r5, r1, #3
 80084c6:	f025 0503 	bic.w	r5, r5, #3
 80084ca:	3508      	adds	r5, #8
 80084cc:	2d0c      	cmp	r5, #12
 80084ce:	bf38      	it	cc
 80084d0:	250c      	movcc	r5, #12
 80084d2:	2d00      	cmp	r5, #0
 80084d4:	4606      	mov	r6, r0
 80084d6:	db01      	blt.n	80084dc <_malloc_r+0x1c>
 80084d8:	42a9      	cmp	r1, r5
 80084da:	d904      	bls.n	80084e6 <_malloc_r+0x26>
 80084dc:	230c      	movs	r3, #12
 80084de:	6033      	str	r3, [r6, #0]
 80084e0:	2000      	movs	r0, #0
 80084e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80085bc <_malloc_r+0xfc>
 80084ea:	f000 f869 	bl	80085c0 <__malloc_lock>
 80084ee:	f8d8 3000 	ldr.w	r3, [r8]
 80084f2:	461c      	mov	r4, r3
 80084f4:	bb44      	cbnz	r4, 8008548 <_malloc_r+0x88>
 80084f6:	4629      	mov	r1, r5
 80084f8:	4630      	mov	r0, r6
 80084fa:	f7ff ffbf 	bl	800847c <sbrk_aligned>
 80084fe:	1c43      	adds	r3, r0, #1
 8008500:	4604      	mov	r4, r0
 8008502:	d158      	bne.n	80085b6 <_malloc_r+0xf6>
 8008504:	f8d8 4000 	ldr.w	r4, [r8]
 8008508:	4627      	mov	r7, r4
 800850a:	2f00      	cmp	r7, #0
 800850c:	d143      	bne.n	8008596 <_malloc_r+0xd6>
 800850e:	2c00      	cmp	r4, #0
 8008510:	d04b      	beq.n	80085aa <_malloc_r+0xea>
 8008512:	6823      	ldr	r3, [r4, #0]
 8008514:	4639      	mov	r1, r7
 8008516:	4630      	mov	r0, r6
 8008518:	eb04 0903 	add.w	r9, r4, r3
 800851c:	f000 fb5c 	bl	8008bd8 <_sbrk_r>
 8008520:	4581      	cmp	r9, r0
 8008522:	d142      	bne.n	80085aa <_malloc_r+0xea>
 8008524:	6821      	ldr	r1, [r4, #0]
 8008526:	1a6d      	subs	r5, r5, r1
 8008528:	4629      	mov	r1, r5
 800852a:	4630      	mov	r0, r6
 800852c:	f7ff ffa6 	bl	800847c <sbrk_aligned>
 8008530:	3001      	adds	r0, #1
 8008532:	d03a      	beq.n	80085aa <_malloc_r+0xea>
 8008534:	6823      	ldr	r3, [r4, #0]
 8008536:	442b      	add	r3, r5
 8008538:	6023      	str	r3, [r4, #0]
 800853a:	f8d8 3000 	ldr.w	r3, [r8]
 800853e:	685a      	ldr	r2, [r3, #4]
 8008540:	bb62      	cbnz	r2, 800859c <_malloc_r+0xdc>
 8008542:	f8c8 7000 	str.w	r7, [r8]
 8008546:	e00f      	b.n	8008568 <_malloc_r+0xa8>
 8008548:	6822      	ldr	r2, [r4, #0]
 800854a:	1b52      	subs	r2, r2, r5
 800854c:	d420      	bmi.n	8008590 <_malloc_r+0xd0>
 800854e:	2a0b      	cmp	r2, #11
 8008550:	d917      	bls.n	8008582 <_malloc_r+0xc2>
 8008552:	1961      	adds	r1, r4, r5
 8008554:	42a3      	cmp	r3, r4
 8008556:	6025      	str	r5, [r4, #0]
 8008558:	bf18      	it	ne
 800855a:	6059      	strne	r1, [r3, #4]
 800855c:	6863      	ldr	r3, [r4, #4]
 800855e:	bf08      	it	eq
 8008560:	f8c8 1000 	streq.w	r1, [r8]
 8008564:	5162      	str	r2, [r4, r5]
 8008566:	604b      	str	r3, [r1, #4]
 8008568:	4630      	mov	r0, r6
 800856a:	f000 f82f 	bl	80085cc <__malloc_unlock>
 800856e:	f104 000b 	add.w	r0, r4, #11
 8008572:	1d23      	adds	r3, r4, #4
 8008574:	f020 0007 	bic.w	r0, r0, #7
 8008578:	1ac2      	subs	r2, r0, r3
 800857a:	bf1c      	itt	ne
 800857c:	1a1b      	subne	r3, r3, r0
 800857e:	50a3      	strne	r3, [r4, r2]
 8008580:	e7af      	b.n	80084e2 <_malloc_r+0x22>
 8008582:	6862      	ldr	r2, [r4, #4]
 8008584:	42a3      	cmp	r3, r4
 8008586:	bf0c      	ite	eq
 8008588:	f8c8 2000 	streq.w	r2, [r8]
 800858c:	605a      	strne	r2, [r3, #4]
 800858e:	e7eb      	b.n	8008568 <_malloc_r+0xa8>
 8008590:	4623      	mov	r3, r4
 8008592:	6864      	ldr	r4, [r4, #4]
 8008594:	e7ae      	b.n	80084f4 <_malloc_r+0x34>
 8008596:	463c      	mov	r4, r7
 8008598:	687f      	ldr	r7, [r7, #4]
 800859a:	e7b6      	b.n	800850a <_malloc_r+0x4a>
 800859c:	461a      	mov	r2, r3
 800859e:	685b      	ldr	r3, [r3, #4]
 80085a0:	42a3      	cmp	r3, r4
 80085a2:	d1fb      	bne.n	800859c <_malloc_r+0xdc>
 80085a4:	2300      	movs	r3, #0
 80085a6:	6053      	str	r3, [r2, #4]
 80085a8:	e7de      	b.n	8008568 <_malloc_r+0xa8>
 80085aa:	230c      	movs	r3, #12
 80085ac:	6033      	str	r3, [r6, #0]
 80085ae:	4630      	mov	r0, r6
 80085b0:	f000 f80c 	bl	80085cc <__malloc_unlock>
 80085b4:	e794      	b.n	80084e0 <_malloc_r+0x20>
 80085b6:	6005      	str	r5, [r0, #0]
 80085b8:	e7d6      	b.n	8008568 <_malloc_r+0xa8>
 80085ba:	bf00      	nop
 80085bc:	20019520 	.word	0x20019520

080085c0 <__malloc_lock>:
 80085c0:	4801      	ldr	r0, [pc, #4]	@ (80085c8 <__malloc_lock+0x8>)
 80085c2:	f7ff bf01 	b.w	80083c8 <__retarget_lock_acquire_recursive>
 80085c6:	bf00      	nop
 80085c8:	20019518 	.word	0x20019518

080085cc <__malloc_unlock>:
 80085cc:	4801      	ldr	r0, [pc, #4]	@ (80085d4 <__malloc_unlock+0x8>)
 80085ce:	f7ff befc 	b.w	80083ca <__retarget_lock_release_recursive>
 80085d2:	bf00      	nop
 80085d4:	20019518 	.word	0x20019518

080085d8 <__ssputs_r>:
 80085d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085dc:	688e      	ldr	r6, [r1, #8]
 80085de:	461f      	mov	r7, r3
 80085e0:	42be      	cmp	r6, r7
 80085e2:	680b      	ldr	r3, [r1, #0]
 80085e4:	4682      	mov	sl, r0
 80085e6:	460c      	mov	r4, r1
 80085e8:	4690      	mov	r8, r2
 80085ea:	d82d      	bhi.n	8008648 <__ssputs_r+0x70>
 80085ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80085f0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80085f4:	d026      	beq.n	8008644 <__ssputs_r+0x6c>
 80085f6:	6965      	ldr	r5, [r4, #20]
 80085f8:	6909      	ldr	r1, [r1, #16]
 80085fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80085fe:	eba3 0901 	sub.w	r9, r3, r1
 8008602:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008606:	1c7b      	adds	r3, r7, #1
 8008608:	444b      	add	r3, r9
 800860a:	106d      	asrs	r5, r5, #1
 800860c:	429d      	cmp	r5, r3
 800860e:	bf38      	it	cc
 8008610:	461d      	movcc	r5, r3
 8008612:	0553      	lsls	r3, r2, #21
 8008614:	d527      	bpl.n	8008666 <__ssputs_r+0x8e>
 8008616:	4629      	mov	r1, r5
 8008618:	f7ff ff52 	bl	80084c0 <_malloc_r>
 800861c:	4606      	mov	r6, r0
 800861e:	b360      	cbz	r0, 800867a <__ssputs_r+0xa2>
 8008620:	6921      	ldr	r1, [r4, #16]
 8008622:	464a      	mov	r2, r9
 8008624:	f7ff fed2 	bl	80083cc <memcpy>
 8008628:	89a3      	ldrh	r3, [r4, #12]
 800862a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800862e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008632:	81a3      	strh	r3, [r4, #12]
 8008634:	6126      	str	r6, [r4, #16]
 8008636:	6165      	str	r5, [r4, #20]
 8008638:	444e      	add	r6, r9
 800863a:	eba5 0509 	sub.w	r5, r5, r9
 800863e:	6026      	str	r6, [r4, #0]
 8008640:	60a5      	str	r5, [r4, #8]
 8008642:	463e      	mov	r6, r7
 8008644:	42be      	cmp	r6, r7
 8008646:	d900      	bls.n	800864a <__ssputs_r+0x72>
 8008648:	463e      	mov	r6, r7
 800864a:	6820      	ldr	r0, [r4, #0]
 800864c:	4632      	mov	r2, r6
 800864e:	4641      	mov	r1, r8
 8008650:	f000 faa8 	bl	8008ba4 <memmove>
 8008654:	68a3      	ldr	r3, [r4, #8]
 8008656:	1b9b      	subs	r3, r3, r6
 8008658:	60a3      	str	r3, [r4, #8]
 800865a:	6823      	ldr	r3, [r4, #0]
 800865c:	4433      	add	r3, r6
 800865e:	6023      	str	r3, [r4, #0]
 8008660:	2000      	movs	r0, #0
 8008662:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008666:	462a      	mov	r2, r5
 8008668:	f000 fac6 	bl	8008bf8 <_realloc_r>
 800866c:	4606      	mov	r6, r0
 800866e:	2800      	cmp	r0, #0
 8008670:	d1e0      	bne.n	8008634 <__ssputs_r+0x5c>
 8008672:	6921      	ldr	r1, [r4, #16]
 8008674:	4650      	mov	r0, sl
 8008676:	f7ff feb7 	bl	80083e8 <_free_r>
 800867a:	230c      	movs	r3, #12
 800867c:	f8ca 3000 	str.w	r3, [sl]
 8008680:	89a3      	ldrh	r3, [r4, #12]
 8008682:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008686:	81a3      	strh	r3, [r4, #12]
 8008688:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800868c:	e7e9      	b.n	8008662 <__ssputs_r+0x8a>
	...

08008690 <_svfiprintf_r>:
 8008690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008694:	4698      	mov	r8, r3
 8008696:	898b      	ldrh	r3, [r1, #12]
 8008698:	061b      	lsls	r3, r3, #24
 800869a:	b09d      	sub	sp, #116	@ 0x74
 800869c:	4607      	mov	r7, r0
 800869e:	460d      	mov	r5, r1
 80086a0:	4614      	mov	r4, r2
 80086a2:	d510      	bpl.n	80086c6 <_svfiprintf_r+0x36>
 80086a4:	690b      	ldr	r3, [r1, #16]
 80086a6:	b973      	cbnz	r3, 80086c6 <_svfiprintf_r+0x36>
 80086a8:	2140      	movs	r1, #64	@ 0x40
 80086aa:	f7ff ff09 	bl	80084c0 <_malloc_r>
 80086ae:	6028      	str	r0, [r5, #0]
 80086b0:	6128      	str	r0, [r5, #16]
 80086b2:	b930      	cbnz	r0, 80086c2 <_svfiprintf_r+0x32>
 80086b4:	230c      	movs	r3, #12
 80086b6:	603b      	str	r3, [r7, #0]
 80086b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80086bc:	b01d      	add	sp, #116	@ 0x74
 80086be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086c2:	2340      	movs	r3, #64	@ 0x40
 80086c4:	616b      	str	r3, [r5, #20]
 80086c6:	2300      	movs	r3, #0
 80086c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80086ca:	2320      	movs	r3, #32
 80086cc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80086d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80086d4:	2330      	movs	r3, #48	@ 0x30
 80086d6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008874 <_svfiprintf_r+0x1e4>
 80086da:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80086de:	f04f 0901 	mov.w	r9, #1
 80086e2:	4623      	mov	r3, r4
 80086e4:	469a      	mov	sl, r3
 80086e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086ea:	b10a      	cbz	r2, 80086f0 <_svfiprintf_r+0x60>
 80086ec:	2a25      	cmp	r2, #37	@ 0x25
 80086ee:	d1f9      	bne.n	80086e4 <_svfiprintf_r+0x54>
 80086f0:	ebba 0b04 	subs.w	fp, sl, r4
 80086f4:	d00b      	beq.n	800870e <_svfiprintf_r+0x7e>
 80086f6:	465b      	mov	r3, fp
 80086f8:	4622      	mov	r2, r4
 80086fa:	4629      	mov	r1, r5
 80086fc:	4638      	mov	r0, r7
 80086fe:	f7ff ff6b 	bl	80085d8 <__ssputs_r>
 8008702:	3001      	adds	r0, #1
 8008704:	f000 80a7 	beq.w	8008856 <_svfiprintf_r+0x1c6>
 8008708:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800870a:	445a      	add	r2, fp
 800870c:	9209      	str	r2, [sp, #36]	@ 0x24
 800870e:	f89a 3000 	ldrb.w	r3, [sl]
 8008712:	2b00      	cmp	r3, #0
 8008714:	f000 809f 	beq.w	8008856 <_svfiprintf_r+0x1c6>
 8008718:	2300      	movs	r3, #0
 800871a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800871e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008722:	f10a 0a01 	add.w	sl, sl, #1
 8008726:	9304      	str	r3, [sp, #16]
 8008728:	9307      	str	r3, [sp, #28]
 800872a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800872e:	931a      	str	r3, [sp, #104]	@ 0x68
 8008730:	4654      	mov	r4, sl
 8008732:	2205      	movs	r2, #5
 8008734:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008738:	484e      	ldr	r0, [pc, #312]	@ (8008874 <_svfiprintf_r+0x1e4>)
 800873a:	f7f7 fd61 	bl	8000200 <memchr>
 800873e:	9a04      	ldr	r2, [sp, #16]
 8008740:	b9d8      	cbnz	r0, 800877a <_svfiprintf_r+0xea>
 8008742:	06d0      	lsls	r0, r2, #27
 8008744:	bf44      	itt	mi
 8008746:	2320      	movmi	r3, #32
 8008748:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800874c:	0711      	lsls	r1, r2, #28
 800874e:	bf44      	itt	mi
 8008750:	232b      	movmi	r3, #43	@ 0x2b
 8008752:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008756:	f89a 3000 	ldrb.w	r3, [sl]
 800875a:	2b2a      	cmp	r3, #42	@ 0x2a
 800875c:	d015      	beq.n	800878a <_svfiprintf_r+0xfa>
 800875e:	9a07      	ldr	r2, [sp, #28]
 8008760:	4654      	mov	r4, sl
 8008762:	2000      	movs	r0, #0
 8008764:	f04f 0c0a 	mov.w	ip, #10
 8008768:	4621      	mov	r1, r4
 800876a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800876e:	3b30      	subs	r3, #48	@ 0x30
 8008770:	2b09      	cmp	r3, #9
 8008772:	d94b      	bls.n	800880c <_svfiprintf_r+0x17c>
 8008774:	b1b0      	cbz	r0, 80087a4 <_svfiprintf_r+0x114>
 8008776:	9207      	str	r2, [sp, #28]
 8008778:	e014      	b.n	80087a4 <_svfiprintf_r+0x114>
 800877a:	eba0 0308 	sub.w	r3, r0, r8
 800877e:	fa09 f303 	lsl.w	r3, r9, r3
 8008782:	4313      	orrs	r3, r2
 8008784:	9304      	str	r3, [sp, #16]
 8008786:	46a2      	mov	sl, r4
 8008788:	e7d2      	b.n	8008730 <_svfiprintf_r+0xa0>
 800878a:	9b03      	ldr	r3, [sp, #12]
 800878c:	1d19      	adds	r1, r3, #4
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	9103      	str	r1, [sp, #12]
 8008792:	2b00      	cmp	r3, #0
 8008794:	bfbb      	ittet	lt
 8008796:	425b      	neglt	r3, r3
 8008798:	f042 0202 	orrlt.w	r2, r2, #2
 800879c:	9307      	strge	r3, [sp, #28]
 800879e:	9307      	strlt	r3, [sp, #28]
 80087a0:	bfb8      	it	lt
 80087a2:	9204      	strlt	r2, [sp, #16]
 80087a4:	7823      	ldrb	r3, [r4, #0]
 80087a6:	2b2e      	cmp	r3, #46	@ 0x2e
 80087a8:	d10a      	bne.n	80087c0 <_svfiprintf_r+0x130>
 80087aa:	7863      	ldrb	r3, [r4, #1]
 80087ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80087ae:	d132      	bne.n	8008816 <_svfiprintf_r+0x186>
 80087b0:	9b03      	ldr	r3, [sp, #12]
 80087b2:	1d1a      	adds	r2, r3, #4
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	9203      	str	r2, [sp, #12]
 80087b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80087bc:	3402      	adds	r4, #2
 80087be:	9305      	str	r3, [sp, #20]
 80087c0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008884 <_svfiprintf_r+0x1f4>
 80087c4:	7821      	ldrb	r1, [r4, #0]
 80087c6:	2203      	movs	r2, #3
 80087c8:	4650      	mov	r0, sl
 80087ca:	f7f7 fd19 	bl	8000200 <memchr>
 80087ce:	b138      	cbz	r0, 80087e0 <_svfiprintf_r+0x150>
 80087d0:	9b04      	ldr	r3, [sp, #16]
 80087d2:	eba0 000a 	sub.w	r0, r0, sl
 80087d6:	2240      	movs	r2, #64	@ 0x40
 80087d8:	4082      	lsls	r2, r0
 80087da:	4313      	orrs	r3, r2
 80087dc:	3401      	adds	r4, #1
 80087de:	9304      	str	r3, [sp, #16]
 80087e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087e4:	4824      	ldr	r0, [pc, #144]	@ (8008878 <_svfiprintf_r+0x1e8>)
 80087e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80087ea:	2206      	movs	r2, #6
 80087ec:	f7f7 fd08 	bl	8000200 <memchr>
 80087f0:	2800      	cmp	r0, #0
 80087f2:	d036      	beq.n	8008862 <_svfiprintf_r+0x1d2>
 80087f4:	4b21      	ldr	r3, [pc, #132]	@ (800887c <_svfiprintf_r+0x1ec>)
 80087f6:	bb1b      	cbnz	r3, 8008840 <_svfiprintf_r+0x1b0>
 80087f8:	9b03      	ldr	r3, [sp, #12]
 80087fa:	3307      	adds	r3, #7
 80087fc:	f023 0307 	bic.w	r3, r3, #7
 8008800:	3308      	adds	r3, #8
 8008802:	9303      	str	r3, [sp, #12]
 8008804:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008806:	4433      	add	r3, r6
 8008808:	9309      	str	r3, [sp, #36]	@ 0x24
 800880a:	e76a      	b.n	80086e2 <_svfiprintf_r+0x52>
 800880c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008810:	460c      	mov	r4, r1
 8008812:	2001      	movs	r0, #1
 8008814:	e7a8      	b.n	8008768 <_svfiprintf_r+0xd8>
 8008816:	2300      	movs	r3, #0
 8008818:	3401      	adds	r4, #1
 800881a:	9305      	str	r3, [sp, #20]
 800881c:	4619      	mov	r1, r3
 800881e:	f04f 0c0a 	mov.w	ip, #10
 8008822:	4620      	mov	r0, r4
 8008824:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008828:	3a30      	subs	r2, #48	@ 0x30
 800882a:	2a09      	cmp	r2, #9
 800882c:	d903      	bls.n	8008836 <_svfiprintf_r+0x1a6>
 800882e:	2b00      	cmp	r3, #0
 8008830:	d0c6      	beq.n	80087c0 <_svfiprintf_r+0x130>
 8008832:	9105      	str	r1, [sp, #20]
 8008834:	e7c4      	b.n	80087c0 <_svfiprintf_r+0x130>
 8008836:	fb0c 2101 	mla	r1, ip, r1, r2
 800883a:	4604      	mov	r4, r0
 800883c:	2301      	movs	r3, #1
 800883e:	e7f0      	b.n	8008822 <_svfiprintf_r+0x192>
 8008840:	ab03      	add	r3, sp, #12
 8008842:	9300      	str	r3, [sp, #0]
 8008844:	462a      	mov	r2, r5
 8008846:	4b0e      	ldr	r3, [pc, #56]	@ (8008880 <_svfiprintf_r+0x1f0>)
 8008848:	a904      	add	r1, sp, #16
 800884a:	4638      	mov	r0, r7
 800884c:	f3af 8000 	nop.w
 8008850:	1c42      	adds	r2, r0, #1
 8008852:	4606      	mov	r6, r0
 8008854:	d1d6      	bne.n	8008804 <_svfiprintf_r+0x174>
 8008856:	89ab      	ldrh	r3, [r5, #12]
 8008858:	065b      	lsls	r3, r3, #25
 800885a:	f53f af2d 	bmi.w	80086b8 <_svfiprintf_r+0x28>
 800885e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008860:	e72c      	b.n	80086bc <_svfiprintf_r+0x2c>
 8008862:	ab03      	add	r3, sp, #12
 8008864:	9300      	str	r3, [sp, #0]
 8008866:	462a      	mov	r2, r5
 8008868:	4b05      	ldr	r3, [pc, #20]	@ (8008880 <_svfiprintf_r+0x1f0>)
 800886a:	a904      	add	r1, sp, #16
 800886c:	4638      	mov	r0, r7
 800886e:	f000 f879 	bl	8008964 <_printf_i>
 8008872:	e7ed      	b.n	8008850 <_svfiprintf_r+0x1c0>
 8008874:	08009411 	.word	0x08009411
 8008878:	0800941b 	.word	0x0800941b
 800887c:	00000000 	.word	0x00000000
 8008880:	080085d9 	.word	0x080085d9
 8008884:	08009417 	.word	0x08009417

08008888 <_printf_common>:
 8008888:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800888c:	4616      	mov	r6, r2
 800888e:	4698      	mov	r8, r3
 8008890:	688a      	ldr	r2, [r1, #8]
 8008892:	690b      	ldr	r3, [r1, #16]
 8008894:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008898:	4293      	cmp	r3, r2
 800889a:	bfb8      	it	lt
 800889c:	4613      	movlt	r3, r2
 800889e:	6033      	str	r3, [r6, #0]
 80088a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80088a4:	4607      	mov	r7, r0
 80088a6:	460c      	mov	r4, r1
 80088a8:	b10a      	cbz	r2, 80088ae <_printf_common+0x26>
 80088aa:	3301      	adds	r3, #1
 80088ac:	6033      	str	r3, [r6, #0]
 80088ae:	6823      	ldr	r3, [r4, #0]
 80088b0:	0699      	lsls	r1, r3, #26
 80088b2:	bf42      	ittt	mi
 80088b4:	6833      	ldrmi	r3, [r6, #0]
 80088b6:	3302      	addmi	r3, #2
 80088b8:	6033      	strmi	r3, [r6, #0]
 80088ba:	6825      	ldr	r5, [r4, #0]
 80088bc:	f015 0506 	ands.w	r5, r5, #6
 80088c0:	d106      	bne.n	80088d0 <_printf_common+0x48>
 80088c2:	f104 0a19 	add.w	sl, r4, #25
 80088c6:	68e3      	ldr	r3, [r4, #12]
 80088c8:	6832      	ldr	r2, [r6, #0]
 80088ca:	1a9b      	subs	r3, r3, r2
 80088cc:	42ab      	cmp	r3, r5
 80088ce:	dc26      	bgt.n	800891e <_printf_common+0x96>
 80088d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80088d4:	6822      	ldr	r2, [r4, #0]
 80088d6:	3b00      	subs	r3, #0
 80088d8:	bf18      	it	ne
 80088da:	2301      	movne	r3, #1
 80088dc:	0692      	lsls	r2, r2, #26
 80088de:	d42b      	bmi.n	8008938 <_printf_common+0xb0>
 80088e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80088e4:	4641      	mov	r1, r8
 80088e6:	4638      	mov	r0, r7
 80088e8:	47c8      	blx	r9
 80088ea:	3001      	adds	r0, #1
 80088ec:	d01e      	beq.n	800892c <_printf_common+0xa4>
 80088ee:	6823      	ldr	r3, [r4, #0]
 80088f0:	6922      	ldr	r2, [r4, #16]
 80088f2:	f003 0306 	and.w	r3, r3, #6
 80088f6:	2b04      	cmp	r3, #4
 80088f8:	bf02      	ittt	eq
 80088fa:	68e5      	ldreq	r5, [r4, #12]
 80088fc:	6833      	ldreq	r3, [r6, #0]
 80088fe:	1aed      	subeq	r5, r5, r3
 8008900:	68a3      	ldr	r3, [r4, #8]
 8008902:	bf0c      	ite	eq
 8008904:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008908:	2500      	movne	r5, #0
 800890a:	4293      	cmp	r3, r2
 800890c:	bfc4      	itt	gt
 800890e:	1a9b      	subgt	r3, r3, r2
 8008910:	18ed      	addgt	r5, r5, r3
 8008912:	2600      	movs	r6, #0
 8008914:	341a      	adds	r4, #26
 8008916:	42b5      	cmp	r5, r6
 8008918:	d11a      	bne.n	8008950 <_printf_common+0xc8>
 800891a:	2000      	movs	r0, #0
 800891c:	e008      	b.n	8008930 <_printf_common+0xa8>
 800891e:	2301      	movs	r3, #1
 8008920:	4652      	mov	r2, sl
 8008922:	4641      	mov	r1, r8
 8008924:	4638      	mov	r0, r7
 8008926:	47c8      	blx	r9
 8008928:	3001      	adds	r0, #1
 800892a:	d103      	bne.n	8008934 <_printf_common+0xac>
 800892c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008930:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008934:	3501      	adds	r5, #1
 8008936:	e7c6      	b.n	80088c6 <_printf_common+0x3e>
 8008938:	18e1      	adds	r1, r4, r3
 800893a:	1c5a      	adds	r2, r3, #1
 800893c:	2030      	movs	r0, #48	@ 0x30
 800893e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008942:	4422      	add	r2, r4
 8008944:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008948:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800894c:	3302      	adds	r3, #2
 800894e:	e7c7      	b.n	80088e0 <_printf_common+0x58>
 8008950:	2301      	movs	r3, #1
 8008952:	4622      	mov	r2, r4
 8008954:	4641      	mov	r1, r8
 8008956:	4638      	mov	r0, r7
 8008958:	47c8      	blx	r9
 800895a:	3001      	adds	r0, #1
 800895c:	d0e6      	beq.n	800892c <_printf_common+0xa4>
 800895e:	3601      	adds	r6, #1
 8008960:	e7d9      	b.n	8008916 <_printf_common+0x8e>
	...

08008964 <_printf_i>:
 8008964:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008968:	7e0f      	ldrb	r7, [r1, #24]
 800896a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800896c:	2f78      	cmp	r7, #120	@ 0x78
 800896e:	4691      	mov	r9, r2
 8008970:	4680      	mov	r8, r0
 8008972:	460c      	mov	r4, r1
 8008974:	469a      	mov	sl, r3
 8008976:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800897a:	d807      	bhi.n	800898c <_printf_i+0x28>
 800897c:	2f62      	cmp	r7, #98	@ 0x62
 800897e:	d80a      	bhi.n	8008996 <_printf_i+0x32>
 8008980:	2f00      	cmp	r7, #0
 8008982:	f000 80d2 	beq.w	8008b2a <_printf_i+0x1c6>
 8008986:	2f58      	cmp	r7, #88	@ 0x58
 8008988:	f000 80b9 	beq.w	8008afe <_printf_i+0x19a>
 800898c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008990:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008994:	e03a      	b.n	8008a0c <_printf_i+0xa8>
 8008996:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800899a:	2b15      	cmp	r3, #21
 800899c:	d8f6      	bhi.n	800898c <_printf_i+0x28>
 800899e:	a101      	add	r1, pc, #4	@ (adr r1, 80089a4 <_printf_i+0x40>)
 80089a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80089a4:	080089fd 	.word	0x080089fd
 80089a8:	08008a11 	.word	0x08008a11
 80089ac:	0800898d 	.word	0x0800898d
 80089b0:	0800898d 	.word	0x0800898d
 80089b4:	0800898d 	.word	0x0800898d
 80089b8:	0800898d 	.word	0x0800898d
 80089bc:	08008a11 	.word	0x08008a11
 80089c0:	0800898d 	.word	0x0800898d
 80089c4:	0800898d 	.word	0x0800898d
 80089c8:	0800898d 	.word	0x0800898d
 80089cc:	0800898d 	.word	0x0800898d
 80089d0:	08008b11 	.word	0x08008b11
 80089d4:	08008a3b 	.word	0x08008a3b
 80089d8:	08008acb 	.word	0x08008acb
 80089dc:	0800898d 	.word	0x0800898d
 80089e0:	0800898d 	.word	0x0800898d
 80089e4:	08008b33 	.word	0x08008b33
 80089e8:	0800898d 	.word	0x0800898d
 80089ec:	08008a3b 	.word	0x08008a3b
 80089f0:	0800898d 	.word	0x0800898d
 80089f4:	0800898d 	.word	0x0800898d
 80089f8:	08008ad3 	.word	0x08008ad3
 80089fc:	6833      	ldr	r3, [r6, #0]
 80089fe:	1d1a      	adds	r2, r3, #4
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	6032      	str	r2, [r6, #0]
 8008a04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008a08:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008a0c:	2301      	movs	r3, #1
 8008a0e:	e09d      	b.n	8008b4c <_printf_i+0x1e8>
 8008a10:	6833      	ldr	r3, [r6, #0]
 8008a12:	6820      	ldr	r0, [r4, #0]
 8008a14:	1d19      	adds	r1, r3, #4
 8008a16:	6031      	str	r1, [r6, #0]
 8008a18:	0606      	lsls	r6, r0, #24
 8008a1a:	d501      	bpl.n	8008a20 <_printf_i+0xbc>
 8008a1c:	681d      	ldr	r5, [r3, #0]
 8008a1e:	e003      	b.n	8008a28 <_printf_i+0xc4>
 8008a20:	0645      	lsls	r5, r0, #25
 8008a22:	d5fb      	bpl.n	8008a1c <_printf_i+0xb8>
 8008a24:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008a28:	2d00      	cmp	r5, #0
 8008a2a:	da03      	bge.n	8008a34 <_printf_i+0xd0>
 8008a2c:	232d      	movs	r3, #45	@ 0x2d
 8008a2e:	426d      	negs	r5, r5
 8008a30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a34:	4859      	ldr	r0, [pc, #356]	@ (8008b9c <_printf_i+0x238>)
 8008a36:	230a      	movs	r3, #10
 8008a38:	e011      	b.n	8008a5e <_printf_i+0xfa>
 8008a3a:	6821      	ldr	r1, [r4, #0]
 8008a3c:	6833      	ldr	r3, [r6, #0]
 8008a3e:	0608      	lsls	r0, r1, #24
 8008a40:	f853 5b04 	ldr.w	r5, [r3], #4
 8008a44:	d402      	bmi.n	8008a4c <_printf_i+0xe8>
 8008a46:	0649      	lsls	r1, r1, #25
 8008a48:	bf48      	it	mi
 8008a4a:	b2ad      	uxthmi	r5, r5
 8008a4c:	2f6f      	cmp	r7, #111	@ 0x6f
 8008a4e:	4853      	ldr	r0, [pc, #332]	@ (8008b9c <_printf_i+0x238>)
 8008a50:	6033      	str	r3, [r6, #0]
 8008a52:	bf14      	ite	ne
 8008a54:	230a      	movne	r3, #10
 8008a56:	2308      	moveq	r3, #8
 8008a58:	2100      	movs	r1, #0
 8008a5a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008a5e:	6866      	ldr	r6, [r4, #4]
 8008a60:	60a6      	str	r6, [r4, #8]
 8008a62:	2e00      	cmp	r6, #0
 8008a64:	bfa2      	ittt	ge
 8008a66:	6821      	ldrge	r1, [r4, #0]
 8008a68:	f021 0104 	bicge.w	r1, r1, #4
 8008a6c:	6021      	strge	r1, [r4, #0]
 8008a6e:	b90d      	cbnz	r5, 8008a74 <_printf_i+0x110>
 8008a70:	2e00      	cmp	r6, #0
 8008a72:	d04b      	beq.n	8008b0c <_printf_i+0x1a8>
 8008a74:	4616      	mov	r6, r2
 8008a76:	fbb5 f1f3 	udiv	r1, r5, r3
 8008a7a:	fb03 5711 	mls	r7, r3, r1, r5
 8008a7e:	5dc7      	ldrb	r7, [r0, r7]
 8008a80:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008a84:	462f      	mov	r7, r5
 8008a86:	42bb      	cmp	r3, r7
 8008a88:	460d      	mov	r5, r1
 8008a8a:	d9f4      	bls.n	8008a76 <_printf_i+0x112>
 8008a8c:	2b08      	cmp	r3, #8
 8008a8e:	d10b      	bne.n	8008aa8 <_printf_i+0x144>
 8008a90:	6823      	ldr	r3, [r4, #0]
 8008a92:	07df      	lsls	r7, r3, #31
 8008a94:	d508      	bpl.n	8008aa8 <_printf_i+0x144>
 8008a96:	6923      	ldr	r3, [r4, #16]
 8008a98:	6861      	ldr	r1, [r4, #4]
 8008a9a:	4299      	cmp	r1, r3
 8008a9c:	bfde      	ittt	le
 8008a9e:	2330      	movle	r3, #48	@ 0x30
 8008aa0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008aa4:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8008aa8:	1b92      	subs	r2, r2, r6
 8008aaa:	6122      	str	r2, [r4, #16]
 8008aac:	f8cd a000 	str.w	sl, [sp]
 8008ab0:	464b      	mov	r3, r9
 8008ab2:	aa03      	add	r2, sp, #12
 8008ab4:	4621      	mov	r1, r4
 8008ab6:	4640      	mov	r0, r8
 8008ab8:	f7ff fee6 	bl	8008888 <_printf_common>
 8008abc:	3001      	adds	r0, #1
 8008abe:	d14a      	bne.n	8008b56 <_printf_i+0x1f2>
 8008ac0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008ac4:	b004      	add	sp, #16
 8008ac6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008aca:	6823      	ldr	r3, [r4, #0]
 8008acc:	f043 0320 	orr.w	r3, r3, #32
 8008ad0:	6023      	str	r3, [r4, #0]
 8008ad2:	4833      	ldr	r0, [pc, #204]	@ (8008ba0 <_printf_i+0x23c>)
 8008ad4:	2778      	movs	r7, #120	@ 0x78
 8008ad6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008ada:	6823      	ldr	r3, [r4, #0]
 8008adc:	6831      	ldr	r1, [r6, #0]
 8008ade:	061f      	lsls	r7, r3, #24
 8008ae0:	f851 5b04 	ldr.w	r5, [r1], #4
 8008ae4:	d402      	bmi.n	8008aec <_printf_i+0x188>
 8008ae6:	065f      	lsls	r7, r3, #25
 8008ae8:	bf48      	it	mi
 8008aea:	b2ad      	uxthmi	r5, r5
 8008aec:	6031      	str	r1, [r6, #0]
 8008aee:	07d9      	lsls	r1, r3, #31
 8008af0:	bf44      	itt	mi
 8008af2:	f043 0320 	orrmi.w	r3, r3, #32
 8008af6:	6023      	strmi	r3, [r4, #0]
 8008af8:	b11d      	cbz	r5, 8008b02 <_printf_i+0x19e>
 8008afa:	2310      	movs	r3, #16
 8008afc:	e7ac      	b.n	8008a58 <_printf_i+0xf4>
 8008afe:	4827      	ldr	r0, [pc, #156]	@ (8008b9c <_printf_i+0x238>)
 8008b00:	e7e9      	b.n	8008ad6 <_printf_i+0x172>
 8008b02:	6823      	ldr	r3, [r4, #0]
 8008b04:	f023 0320 	bic.w	r3, r3, #32
 8008b08:	6023      	str	r3, [r4, #0]
 8008b0a:	e7f6      	b.n	8008afa <_printf_i+0x196>
 8008b0c:	4616      	mov	r6, r2
 8008b0e:	e7bd      	b.n	8008a8c <_printf_i+0x128>
 8008b10:	6833      	ldr	r3, [r6, #0]
 8008b12:	6825      	ldr	r5, [r4, #0]
 8008b14:	6961      	ldr	r1, [r4, #20]
 8008b16:	1d18      	adds	r0, r3, #4
 8008b18:	6030      	str	r0, [r6, #0]
 8008b1a:	062e      	lsls	r6, r5, #24
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	d501      	bpl.n	8008b24 <_printf_i+0x1c0>
 8008b20:	6019      	str	r1, [r3, #0]
 8008b22:	e002      	b.n	8008b2a <_printf_i+0x1c6>
 8008b24:	0668      	lsls	r0, r5, #25
 8008b26:	d5fb      	bpl.n	8008b20 <_printf_i+0x1bc>
 8008b28:	8019      	strh	r1, [r3, #0]
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	6123      	str	r3, [r4, #16]
 8008b2e:	4616      	mov	r6, r2
 8008b30:	e7bc      	b.n	8008aac <_printf_i+0x148>
 8008b32:	6833      	ldr	r3, [r6, #0]
 8008b34:	1d1a      	adds	r2, r3, #4
 8008b36:	6032      	str	r2, [r6, #0]
 8008b38:	681e      	ldr	r6, [r3, #0]
 8008b3a:	6862      	ldr	r2, [r4, #4]
 8008b3c:	2100      	movs	r1, #0
 8008b3e:	4630      	mov	r0, r6
 8008b40:	f7f7 fb5e 	bl	8000200 <memchr>
 8008b44:	b108      	cbz	r0, 8008b4a <_printf_i+0x1e6>
 8008b46:	1b80      	subs	r0, r0, r6
 8008b48:	6060      	str	r0, [r4, #4]
 8008b4a:	6863      	ldr	r3, [r4, #4]
 8008b4c:	6123      	str	r3, [r4, #16]
 8008b4e:	2300      	movs	r3, #0
 8008b50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b54:	e7aa      	b.n	8008aac <_printf_i+0x148>
 8008b56:	6923      	ldr	r3, [r4, #16]
 8008b58:	4632      	mov	r2, r6
 8008b5a:	4649      	mov	r1, r9
 8008b5c:	4640      	mov	r0, r8
 8008b5e:	47d0      	blx	sl
 8008b60:	3001      	adds	r0, #1
 8008b62:	d0ad      	beq.n	8008ac0 <_printf_i+0x15c>
 8008b64:	6823      	ldr	r3, [r4, #0]
 8008b66:	079b      	lsls	r3, r3, #30
 8008b68:	d413      	bmi.n	8008b92 <_printf_i+0x22e>
 8008b6a:	68e0      	ldr	r0, [r4, #12]
 8008b6c:	9b03      	ldr	r3, [sp, #12]
 8008b6e:	4298      	cmp	r0, r3
 8008b70:	bfb8      	it	lt
 8008b72:	4618      	movlt	r0, r3
 8008b74:	e7a6      	b.n	8008ac4 <_printf_i+0x160>
 8008b76:	2301      	movs	r3, #1
 8008b78:	4632      	mov	r2, r6
 8008b7a:	4649      	mov	r1, r9
 8008b7c:	4640      	mov	r0, r8
 8008b7e:	47d0      	blx	sl
 8008b80:	3001      	adds	r0, #1
 8008b82:	d09d      	beq.n	8008ac0 <_printf_i+0x15c>
 8008b84:	3501      	adds	r5, #1
 8008b86:	68e3      	ldr	r3, [r4, #12]
 8008b88:	9903      	ldr	r1, [sp, #12]
 8008b8a:	1a5b      	subs	r3, r3, r1
 8008b8c:	42ab      	cmp	r3, r5
 8008b8e:	dcf2      	bgt.n	8008b76 <_printf_i+0x212>
 8008b90:	e7eb      	b.n	8008b6a <_printf_i+0x206>
 8008b92:	2500      	movs	r5, #0
 8008b94:	f104 0619 	add.w	r6, r4, #25
 8008b98:	e7f5      	b.n	8008b86 <_printf_i+0x222>
 8008b9a:	bf00      	nop
 8008b9c:	08009422 	.word	0x08009422
 8008ba0:	08009433 	.word	0x08009433

08008ba4 <memmove>:
 8008ba4:	4288      	cmp	r0, r1
 8008ba6:	b510      	push	{r4, lr}
 8008ba8:	eb01 0402 	add.w	r4, r1, r2
 8008bac:	d902      	bls.n	8008bb4 <memmove+0x10>
 8008bae:	4284      	cmp	r4, r0
 8008bb0:	4623      	mov	r3, r4
 8008bb2:	d807      	bhi.n	8008bc4 <memmove+0x20>
 8008bb4:	1e43      	subs	r3, r0, #1
 8008bb6:	42a1      	cmp	r1, r4
 8008bb8:	d008      	beq.n	8008bcc <memmove+0x28>
 8008bba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008bbe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008bc2:	e7f8      	b.n	8008bb6 <memmove+0x12>
 8008bc4:	4402      	add	r2, r0
 8008bc6:	4601      	mov	r1, r0
 8008bc8:	428a      	cmp	r2, r1
 8008bca:	d100      	bne.n	8008bce <memmove+0x2a>
 8008bcc:	bd10      	pop	{r4, pc}
 8008bce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008bd2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008bd6:	e7f7      	b.n	8008bc8 <memmove+0x24>

08008bd8 <_sbrk_r>:
 8008bd8:	b538      	push	{r3, r4, r5, lr}
 8008bda:	4d06      	ldr	r5, [pc, #24]	@ (8008bf4 <_sbrk_r+0x1c>)
 8008bdc:	2300      	movs	r3, #0
 8008bde:	4604      	mov	r4, r0
 8008be0:	4608      	mov	r0, r1
 8008be2:	602b      	str	r3, [r5, #0]
 8008be4:	f7f9 fcd0 	bl	8002588 <_sbrk>
 8008be8:	1c43      	adds	r3, r0, #1
 8008bea:	d102      	bne.n	8008bf2 <_sbrk_r+0x1a>
 8008bec:	682b      	ldr	r3, [r5, #0]
 8008bee:	b103      	cbz	r3, 8008bf2 <_sbrk_r+0x1a>
 8008bf0:	6023      	str	r3, [r4, #0]
 8008bf2:	bd38      	pop	{r3, r4, r5, pc}
 8008bf4:	20019514 	.word	0x20019514

08008bf8 <_realloc_r>:
 8008bf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bfc:	4680      	mov	r8, r0
 8008bfe:	4615      	mov	r5, r2
 8008c00:	460c      	mov	r4, r1
 8008c02:	b921      	cbnz	r1, 8008c0e <_realloc_r+0x16>
 8008c04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c08:	4611      	mov	r1, r2
 8008c0a:	f7ff bc59 	b.w	80084c0 <_malloc_r>
 8008c0e:	b92a      	cbnz	r2, 8008c1c <_realloc_r+0x24>
 8008c10:	f7ff fbea 	bl	80083e8 <_free_r>
 8008c14:	2400      	movs	r4, #0
 8008c16:	4620      	mov	r0, r4
 8008c18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c1c:	f000 f81a 	bl	8008c54 <_malloc_usable_size_r>
 8008c20:	4285      	cmp	r5, r0
 8008c22:	4606      	mov	r6, r0
 8008c24:	d802      	bhi.n	8008c2c <_realloc_r+0x34>
 8008c26:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008c2a:	d8f4      	bhi.n	8008c16 <_realloc_r+0x1e>
 8008c2c:	4629      	mov	r1, r5
 8008c2e:	4640      	mov	r0, r8
 8008c30:	f7ff fc46 	bl	80084c0 <_malloc_r>
 8008c34:	4607      	mov	r7, r0
 8008c36:	2800      	cmp	r0, #0
 8008c38:	d0ec      	beq.n	8008c14 <_realloc_r+0x1c>
 8008c3a:	42b5      	cmp	r5, r6
 8008c3c:	462a      	mov	r2, r5
 8008c3e:	4621      	mov	r1, r4
 8008c40:	bf28      	it	cs
 8008c42:	4632      	movcs	r2, r6
 8008c44:	f7ff fbc2 	bl	80083cc <memcpy>
 8008c48:	4621      	mov	r1, r4
 8008c4a:	4640      	mov	r0, r8
 8008c4c:	f7ff fbcc 	bl	80083e8 <_free_r>
 8008c50:	463c      	mov	r4, r7
 8008c52:	e7e0      	b.n	8008c16 <_realloc_r+0x1e>

08008c54 <_malloc_usable_size_r>:
 8008c54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c58:	1f18      	subs	r0, r3, #4
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	bfbc      	itt	lt
 8008c5e:	580b      	ldrlt	r3, [r1, r0]
 8008c60:	18c0      	addlt	r0, r0, r3
 8008c62:	4770      	bx	lr

08008c64 <_init>:
 8008c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c66:	bf00      	nop
 8008c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c6a:	bc08      	pop	{r3}
 8008c6c:	469e      	mov	lr, r3
 8008c6e:	4770      	bx	lr

08008c70 <_fini>:
 8008c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c72:	bf00      	nop
 8008c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c76:	bc08      	pop	{r3}
 8008c78:	469e      	mov	lr, r3
 8008c7a:	4770      	bx	lr
