// Seed: 819887426
module module_0 ();
  always id_1 = id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    output tri1 id_2,
    input logic id_3,
    input supply0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input uwire id_7,
    input supply1 id_8,
    input tri0 id_9,
    output supply0 id_10,
    id_16,
    input wire id_11,
    output tri1 id_12,
    output wand void id_13,
    input uwire id_14
);
  nor primCall (id_1, id_11, id_14, id_16, id_3, id_4, id_5, id_6, id_7, id_8, id_9);
  always @(posedge 1)
    {  {  1 'b0 ,  id_5  -  -1  ,  -1  ,  1  ,  -1 'b0 ,  ~  {  1  { $display }  }  ,  -1  ,  id_8  ,  ~  id_7  ,  id_11  ,  id_6  ,  1  }  *  id_4  ,  -1  ,  1  ,  id_3  }  <= "" |  id_14  ;
  module_0 modCall_1 ();
endmodule
