// Seed: 238459444
module module_0 (
    output supply0 id_0,
    output supply0 id_1,
    input wire id_2,
    output wire id_3
);
  assign id_3 = 1;
  assign module_1.id_6 = 0;
  wire [-1 : 1 'd0] id_5;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input wand id_2,
    output uwire id_3,
    input tri id_4,
    input wor id_5,
    output supply1 id_6,
    input tri id_7,
    input tri0 id_8,
    output wire id_9,
    input wor id_10,
    output tri0 id_11,
    input supply1 id_12,
    output tri1 id_13,
    input uwire id_14
);
  logic id_16;
  ;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_14,
      id_3
  );
endmodule
