--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

e:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf Nexys4DDR_Master.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk100mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
frst        |    0.775(R)|      FAST  |    0.528(R)|      SLOW  |clk100mhz_BUFGP   |   0.000|
ps2_clk     |    0.558(R)|      FAST  |    0.945(R)|      SLOW  |clk100mhz_BUFGP   |   0.000|
ps2_data    |    0.694(R)|      FAST  |    0.880(R)|      SLOW  |clk100mhz_BUFGP   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk100mhz to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
digitselect<0>|        11.228(R)|      SLOW  |         4.305(R)|      FAST  |clk100mhz_BUFGP   |   0.000|
digitselect<1>|        11.390(R)|      SLOW  |         4.400(R)|      FAST  |clk100mhz_BUFGP   |   0.000|
digitselect<2>|        10.610(R)|      SLOW  |         4.005(R)|      FAST  |clk100mhz_BUFGP   |   0.000|
digitselect<3>|        11.465(R)|      SLOW  |         4.455(R)|      FAST  |clk100mhz_BUFGP   |   0.000|
digitselect<4>|        10.710(R)|      SLOW  |         4.068(R)|      FAST  |clk100mhz_BUFGP   |   0.000|
digitselect<5>|        10.519(R)|      SLOW  |         3.921(R)|      FAST  |clk100mhz_BUFGP   |   0.000|
digitselect<6>|        11.609(R)|      SLOW  |         4.623(R)|      FAST  |clk100mhz_BUFGP   |   0.000|
digitselect<7>|        11.120(R)|      SLOW  |         4.439(R)|      FAST  |clk100mhz_BUFGP   |   0.000|
segments<0>   |        13.021(R)|      SLOW  |         4.860(R)|      FAST  |clk100mhz_BUFGP   |   0.000|
segments<1>   |        13.359(R)|      SLOW  |         4.951(R)|      FAST  |clk100mhz_BUFGP   |   0.000|
segments<2>   |        13.757(R)|      SLOW  |         5.154(R)|      FAST  |clk100mhz_BUFGP   |   0.000|
segments<3>   |        14.674(R)|      SLOW  |         5.739(R)|      FAST  |clk100mhz_BUFGP   |   0.000|
segments<4>   |        13.575(R)|      SLOW  |         5.154(R)|      FAST  |clk100mhz_BUFGP   |   0.000|
segments<5>   |        13.369(R)|      SLOW  |         4.989(R)|      FAST  |clk100mhz_BUFGP   |   0.000|
segments<6>   |        13.765(R)|      SLOW  |         5.148(R)|      FAST  |clk100mhz_BUFGP   |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100mhz      |    2.615|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jun 14 22:13:14 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 440 MB



