INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/UVM/Mux4to1/Mux4to1.srcs/sim_1/imports/new/interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/UVM/Mux4to1/Mux4to1.srcs/sim_1/imports/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
