//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Fri Aug  1 06:29:38 2014 (1406860178)
// Cuda compilation tools, release 6.5, V6.5.14
//

.version 4.1
.target sm_20
.address_size 64


.visible .func  (.param .b32 func_retval0) _Z3difffff(
	.param .b32 _Z3difffff_param_0,
	.param .b32 _Z3difffff_param_1,
	.param .b32 _Z3difffff_param_2,
	.param .b32 _Z3difffff_param_3
)
{
	.reg .f32 	%f<9>;


	ld.param.f32 	%f1, [_Z3difffff_param_0];
	ld.param.f32 	%f2, [_Z3difffff_param_1];
	ld.param.f32 	%f3, [_Z3difffff_param_2];
	ld.param.f32 	%f4, [_Z3difffff_param_3];
	fma.rn.f32 	%f5, %f2, 0fC0000000, %f1;
	add.f32 	%f6, %f5, %f3;
	div.rn.f32 	%f7, %f6, %f4;
	div.rn.f32 	%f8, %f7, %f4;
	st.param.f32	[func_retval0+0], %f8;
	ret;
}

.visible .entry _Z19potential_establishPfS_S_S_Pi(
	.param .u64 _Z19potential_establishPfS_S_S_Pi_param_0,
	.param .u64 _Z19potential_establishPfS_S_S_Pi_param_1,
	.param .u64 _Z19potential_establishPfS_S_S_Pi_param_2,
	.param .u64 _Z19potential_establishPfS_S_S_Pi_param_3,
	.param .u64 _Z19potential_establishPfS_S_S_Pi_param_4
)
{
	.reg .pred 	%p<6>;
	.reg .s32 	%r<55>;
	.reg .f32 	%f<35>;
	.reg .s64 	%rd<28>;
	.reg .f64 	%fd<5>;


	ld.param.u64 	%rd6, [_Z19potential_establishPfS_S_S_Pi_param_0];
	ld.param.u64 	%rd7, [_Z19potential_establishPfS_S_S_Pi_param_1];
	ld.param.u64 	%rd4, [_Z19potential_establishPfS_S_S_Pi_param_2];
	ld.param.u64 	%rd5, [_Z19potential_establishPfS_S_S_Pi_param_3];
	ld.param.u64 	%rd8, [_Z19potential_establishPfS_S_S_Pi_param_4];
	cvta.to.global.u64 	%rd1, %rd7;
	cvta.to.global.u64 	%rd2, %rd6;
	cvta.to.global.u64 	%rd9, %rd8;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r13, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	mad.lo.s32 	%r3, %r1, %r13, %r2;
	ldu.global.u32 	%r14, [%rd9];
	add.s32 	%r15, %r14, -2;
	ldu.global.u32 	%r4, [%rd9+4];
	add.s32 	%r5, %r4, -2;
	ldu.global.u32 	%r6, [%rd9+8];
	add.s32 	%r7, %r6, -2;
	mul.lo.s32 	%r16, %r5, %r15;
	mul.lo.s32 	%r17, %r16, %r7;
	setp.ge.s32	%p1, %r3, %r17;
	@%p1 bra 	BB1_4;

	div.s32 	%r18, %r3, %r7;
	div.s32 	%r19, %r18, %r5;
	add.s32 	%r20, %r19, 1;
	rem.s32 	%r21, %r18, %r5;
	add.s32 	%r22, %r21, 1;
	rem.s32 	%r23, %r3, %r7;
	add.s32 	%r24, %r23, 1;
	cvta.to.global.u64 	%rd10, %rd5;
	mul.lo.s32 	%r25, %r6, %r4;
	mul.lo.s32 	%r26, %r25, %r20;
	mul.lo.s32 	%r27, %r22, %r6;
	add.s32 	%r28, %r27, %r26;
	add.s32 	%r29, %r28, %r23;
	add.s32 	%r30, %r28, %r24;
	mad.lo.s32 	%r31, %r25, %r19, %r24;
	add.s32 	%r32, %r31, %r27;
	mad.lo.s32 	%r33, %r21, %r6, %r26;
	add.s32 	%r34, %r33, %r24;
	add.s32 	%r35, %r19, 2;
	mad.lo.s32 	%r36, %r25, %r35, %r24;
	add.s32 	%r37, %r36, %r27;
	add.s32 	%r38, %r21, 2;
	add.s32 	%r39, %r24, %r26;
	mad.lo.s32 	%r40, %r38, %r6, %r39;
	mul.wide.s32 	%rd11, %r37, 4;
	add.s64 	%rd12, %rd2, %rd11;
	mul.wide.s32 	%rd13, %r29, 4;
	add.s64 	%rd14, %rd2, %rd13;
	mul.wide.s32 	%rd15, %r32, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.f32 	%f4, [%rd14+4];
	add.f32 	%f5, %f4, %f4;
	ld.global.f32 	%f6, [%rd12];
	sub.f32 	%f7, %f6, %f5;
	ld.global.f32 	%f8, [%rd16];
	add.f32 	%f9, %f7, %f8;
	ldu.global.f32 	%f10, [%rd10];
	div.rn.f32 	%f11, %f9, %f10;
	div.rn.f32 	%f12, %f11, %f10;
	mul.wide.s32 	%rd17, %r40, 4;
	add.s64 	%rd18, %rd2, %rd17;
	mul.wide.s32 	%rd19, %r34, 4;
	add.s64 	%rd20, %rd2, %rd19;
	ld.global.f32 	%f13, [%rd18];
	sub.f32 	%f14, %f13, %f5;
	ld.global.f32 	%f15, [%rd20];
	add.f32 	%f16, %f14, %f15;
	ldu.global.f32 	%f17, [%rd10+4];
	div.rn.f32 	%f18, %f16, %f17;
	div.rn.f32 	%f19, %f18, %f17;
	add.f32 	%f20, %f12, %f19;
	ld.global.f32 	%f21, [%rd14+8];
	sub.f32 	%f22, %f21, %f5;
	ld.global.f32 	%f23, [%rd14];
	add.f32 	%f24, %f22, %f23;
	ldu.global.f32 	%f25, [%rd10+8];
	div.rn.f32 	%f26, %f24, %f25;
	div.rn.f32 	%f27, %f26, %f25;
	add.f32 	%f28, %f20, %f27;
	cvt.f64.f32	%fd1, %f28;
	add.f64 	%fd2, %fd1, 0d3CA21C2C20F6120F;
	cvt.f64.f32	%fd3, %f4;
	fma.rn.f64 	%fd4, %fd2, 0d3DE80D43DE9CC603, %fd3;
	cvt.rn.f32.f64	%f29, %fd4;
	mul.wide.s32 	%rd21, %r30, 4;
	add.s64 	%rd22, %rd1, %rd21;
	st.global.f32 	[%rd22], %f29;
	bar.sync 	0;
	setp.eq.s32	%p2, %r1, 0;
	setp.ne.s32	%p3, %r2, 0;
	or.pred  	%p4, %p3, %p2;
	@%p4 bra 	BB1_4;

	cvta.to.global.u64 	%rd23, %rd4;
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd3, %rd23, %rd24;
	ld.global.f32 	%f34, [%rd3];
	add.s32 	%r53, %r3, 1;
	mov.u32 	%r54, 0;

BB1_3:
	div.s32 	%r44, %r53, %r7;
	div.s32 	%r45, %r44, %r5;
	add.s32 	%r46, %r45, 1;
	rem.s32 	%r47, %r44, %r5;
	mad.lo.s32 	%r48, %r4, %r46, %r47;
	add.s32 	%r49, %r48, 1;
	rem.s32 	%r50, %r53, %r7;
	mad.lo.s32 	%r51, %r49, %r6, %r50;
	add.s32 	%r52, %r51, 1;
	mul.wide.s32 	%rd25, %r52, 4;
	add.s64 	%rd26, %rd1, %rd25;
	add.s64 	%rd27, %rd2, %rd25;
	ld.global.f32 	%f30, [%rd27];
	ld.global.f32 	%f31, [%rd26];
	sub.f32 	%f32, %f31, %f30;
	abs.f32 	%f33, %f32;
	add.f32 	%f34, %f34, %f33;
	st.global.f32 	[%rd3], %f34;
	add.s32 	%r53, %r53, 1;
	add.s32 	%r54, %r54, 1;
	setp.lt.u32	%p5, %r54, %r1;
	@%p5 bra 	BB1_3;

BB1_4:
	ret;
}


