# Simple-pipeline-CPU
A simple five-stage pipelined CPU that supports MIPS instructions
