Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/huchao/vivado/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 2939f42df6324bc6b76c0b2e58977afe --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot D_latch_dataflow_tb_behav xil_defaultlib.D_latch_dataflow_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_latch_dataflow
Compiling module xil_defaultlib.D_latch_dataflow_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot D_latch_dataflow_tb_behav
