<rss version="2.0">
  <channel>
    <title>GitHub Verilog Languages Daily Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Daily Trending of Verilog Languages in GitHub</description>
    <pubDate>Tue, 07 Jan 2025 02:17:01 GMT</pubDate>
    <item>
      <title>YosysHQ/riscv-formal</title>
      <link>https://github.com/YosysHQ/riscv-formal</link>
      <description>RISC-V Formal Verification Framework</description>
      <guid>https://github.com/YosysHQ/riscv-formal</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>116</stars>
      <forks>25</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/619764?s=40&amp;v=4</avatar>
          <name>cliffordwolf</name>
          <url>https://github.com/cliffordwolf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/93062060?s=40&amp;v=4</avatar>
          <name>KrystalDelusion</name>
          <url>https://github.com/KrystalDelusion</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/59544343?s=40&amp;v=4</avatar>
          <name>clairexen</name>
          <url>https://github.com/clairexen</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/128138?s=40&amp;v=4</avatar>
          <name>jix</name>
          <url>https://github.com/jix</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3623496?s=40&amp;v=4</avatar>
          <name>mmicko</name>
          <url>https://github.com/mmicko</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>The-OpenROAD-Project/OpenROAD</title>
      <link>https://github.com/The-OpenROAD-Project/OpenROAD</link>
      <description>OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/</description>
      <guid>https://github.com/The-OpenROAD-Project/OpenROAD</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,712</stars>
      <forks>582</forks>
      <addStars>2</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/761514?s=40&amp;v=4</avatar>
          <name>maliberty</name>
          <url>https://github.com/maliberty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43450810?s=40&amp;v=4</avatar>
          <name>eder-matheus</name>
          <url>https://github.com/eder-matheus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/34749589?s=40&amp;v=4</avatar>
          <name>jjcherry56</name>
          <url>https://github.com/jjcherry56</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/46405338?s=40&amp;v=4</avatar>
          <name>gadfort</name>
          <url>https://github.com/gadfort</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/56893454?s=40&amp;v=4</avatar>
          <name>osamahammad21</name>
          <url>https://github.com/osamahammad21</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>jotego/jtcores</title>
      <link>https://github.com/jotego/jtcores</link>
      <description>FPGA cores compatible with multiple arcade game machines and KiCAD schematics of arcade games. Working on MiSTer FPGA/Analogue Pocket</description>
      <guid>https://github.com/jotego/jtcores</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>248</stars>
      <forks>43</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1863036?s=40&amp;v=4</avatar>
          <name>jotego</name>
          <url>https://github.com/jotego</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/8644936?s=40&amp;v=4</avatar>
          <name>gyurco</name>
          <url>https://github.com/gyurco</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/80739822?s=40&amp;v=4</avatar>
          <name>skutis</name>
          <url>https://github.com/skutis</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/168713859?s=40&amp;v=4</avatar>
          <name>rp-jt</name>
          <url>https://github.com/rp-jt</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/174308192?s=40&amp;v=4</avatar>
          <name>Leo-Tejada</name>
          <url>https://github.com/Leo-Tejada</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>alexforencich/verilog-ethernet</title>
      <link>https://github.com/alexforencich/verilog-ethernet</link>
      <description>Verilog Ethernet components for FPGA implementation</description>
      <guid>https://github.com/alexforencich/verilog-ethernet</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>2,378</stars>
      <forks>716</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/508807?s=40&amp;v=4</avatar>
          <name>alexforencich</name>
          <url>https://github.com/alexforencich</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/48435475?s=40&amp;v=4</avatar>
          <name>lomotos10</name>
          <url>https://github.com/lomotos10</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>efabless/caravel</title>
      <link>https://github.com/efabless/caravel</link>
      <description>Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.</description>
      <guid>https://github.com/efabless/caravel</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>300</stars>
      <forks>69</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/42048757?s=40&amp;v=4</avatar>
          <name>jeffdi</name>
          <url>https://github.com/jeffdi</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/12645599?s=40&amp;v=4</avatar>
          <name>RTimothyEdwards</name>
          <url>https://github.com/RTimothyEdwards</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/107422726?s=40&amp;v=4</avatar>
          <name>M0stafaRady</name>
          <url>https://github.com/M0stafaRady</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/67271180?s=40&amp;v=4</avatar>
          <name>marwaneltoukhy</name>
          <url>https://github.com/marwaneltoukhy</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/112901987?s=40&amp;v=4</avatar>
          <name>mo-hosni</name>
          <url>https://github.com/mo-hosni</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>lnis-uofu/OpenFPGA</title>
      <link>https://github.com/lnis-uofu/OpenFPGA</link>
      <description>An Open-source FPGA IP Generator</description>
      <guid>https://github.com/lnis-uofu/OpenFPGA</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>859</stars>
      <forks>165</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11499826?s=40&amp;v=4</avatar>
          <name>tangxifan</name>
          <url>https://github.com/tangxifan</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6169914?s=40&amp;v=4</avatar>
          <name>ganeshgore</name>
          <url>https://github.com/ganeshgore</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43420516?s=40&amp;v=4</avatar>
          <name>BaudouinChauviere</name>
          <url>https://github.com/BaudouinChauviere</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>riscv-mcu/e203_hbirdv2</title>
      <link>https://github.com/riscv-mcu/e203_hbirdv2</link>
      <description>The Ultra-Low Power RISC-V Core</description>
      <guid>https://github.com/riscv-mcu/e203_hbirdv2</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,353</stars>
      <forks>348</forks>
      <addStars>2</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/13828612?s=40&amp;v=4</avatar>
          <name>hucan7</name>
          <url>https://github.com/hucan7</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1538922?s=40&amp;v=4</avatar>
          <name>fanghuaqi</name>
          <url>https://github.com/fanghuaqi</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/144345?s=40&amp;v=4</avatar>
          <name>Carton</name>
          <url>https://github.com/Carton</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/766788?s=40&amp;v=4</avatar>
          <name>howard0su</name>
          <url>https://github.com/howard0su</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1916518?s=40&amp;v=4</avatar>
          <name>Icenowy</name>
          <url>https://github.com/Icenowy</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>YosysHQ/picorv32</title>
      <link>https://github.com/YosysHQ/picorv32</link>
      <description>PicoRV32 - A Size-Optimized RISC-V CPU</description>
      <guid>https://github.com/YosysHQ/picorv32</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>3,202</stars>
      <forks>766</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/619764?s=40&amp;v=4</avatar>
          <name>cliffordwolf</name>
          <url>https://github.com/cliffordwolf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/70348?s=40&amp;v=4</avatar>
          <name>wallclimber21</name>
          <url>https://github.com/wallclimber21</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2194902?s=40&amp;v=4</avatar>
          <name>olofk</name>
          <url>https://github.com/olofk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3416?s=40&amp;v=4</avatar>
          <name>thoughtpolice</name>
          <url>https://github.com/thoughtpolice</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1768286?s=40&amp;v=4</avatar>
          <name>ldoolitt</name>
          <url>https://github.com/ldoolitt</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>