5 18 1fd81 4 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (dly_assign1.4.vcd) 2 -o (dly_assign1.4.cdd) 2 -v (dly_assign1.4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 dly_assign1.4.v 1 30 1 
2 1 5 5 5 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 2 11 11 11 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 3 1070007 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 3 107000a 1 0 0 0 1 17 0 1 0 0 0 0
1 d 4 3 107000d 1 0 0 0 1 17 0 1 0 0 0 0
1 e 5 3 1070010 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0 1
4 2 1 0 0 2
3 1 main.u$0 "main.u$0" 0 dly_assign1.4.v 5 9 1 
2 3 6 6 6 20002 1 0 1008 0 0 32 48 1 0
2 4 6 6 6 10002 2 2c 900a 3 0 32 18 0 ffffffff 0 0 0 0
2 5 7 7 7 50008 1 0 21004 0 0 1 16 0 0
2 6 7 7 7 10001 0 1 1410 0 0 1 1 a
2 7 7 7 7 10008 1 37 16 5 6
2 8 8 8 8 240024 1 1 1008 0 0 1 1 b
2 9 8 8 8 210021 2 1 100c 0 0 1 1 e
2 10 8 8 8 210021 2 29 1008 9 0 1 18 0 1 0 0 0 0
2 11 8 8 8 1c001c 1 1 1004 0 0 1 1 d
2 12 8 8 8 14001c 1 28 1000 11 0 1 18 0 1 0 0 0 0
2 13 8 8 8 f000f 1 1 1004 0 0 1 1 c
2 14 8 8 8 7000f 1 27 1000 13 0 1 18 0 1 0 0 0 0
2 15 8 8 8 7001c 1 2b 1000 12 14 1 18 0 1 0 0 0 0
2 16 8 8 8 70021 2 2b 1008 10 15 1 18 0 1 0 0 0 0
2 17 8 8 8 70024 2 56 1000 8 16 1 18 0 1 0 0 0 0
2 18 8 8 8 10001 0 1 1410 0 0 1 1 a
2 19 8 8 8 10024 2 55 12 17 18
4 4 11 7 0 4
4 7 0 19 19 4
4 19 0 0 0 4
3 1 main.u$1 "main.u$1" 0 dly_assign1.4.v 11 19 1 
2 20 12 12 12 50008 1 0 21008 0 0 1 16 1 0
2 21 12 12 12 10001 0 1 1410 0 0 1 1 b
2 22 12 12 12 10008 1 37 1a 20 21
2 23 13 13 13 50008 1 0 21004 0 0 1 16 0 0
2 24 13 13 13 10001 0 1 1410 0 0 1 1 c
2 25 13 13 13 10008 1 37 16 23 24
2 26 14 14 14 50008 1 0 21004 0 0 1 16 0 0
2 27 14 14 14 10001 0 1 1410 0 0 1 1 d
2 28 14 14 14 10008 1 37 16 26 27
2 29 15 15 15 c000f 1 0 21004 0 0 1 16 0 0
2 30 15 15 15 80008 0 1 1410 0 0 1 1 e
2 31 15 15 15 8000f 1 37 16 29 30
2 32 16 16 16 20003 1 0 1008 0 0 32 48 a 0
2 33 16 16 16 10003 2 2c 900a 32 0 32 18 0 ffffffff 0 0 0 0
2 34 17 17 17 50008 1 0 21008 0 0 1 16 1 0
2 35 17 17 17 10001 0 1 1410 0 0 1 1 e
2 36 17 17 17 10008 1 37 1a 34 35
2 37 18 18 18 50008 1 0 21004 0 0 1 16 0 0
2 38 18 18 18 10001 0 1 1410 0 0 1 1 c
2 39 18 18 18 10008 1 37 6 37 38
4 22 11 25 25 22
4 25 0 28 28 22
4 28 0 31 31 22
4 31 0 33 33 22
4 33 0 36 0 22
4 36 0 39 39 22
4 39 0 0 0 22
3 1 main.u$2 "main.u$2" 0 dly_assign1.4.v 21 28 1 
