INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mert Akin/Documents/GITHUB/lab6-ShiftRegisters/lab6_1_1/Register_with_synch_reset_load_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_with_synch_reset_load_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mert Akin/Documents/GITHUB/lab6-ShiftRegisters/lab6_1_1/Register_with_synch_reset_load_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_with_synch_reset_load_behavior_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mert Akin/Documents/GITHUB/lab6-ShiftRegisters/lab6_1_1/lab6_1_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
