
2DRoboPrac.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001d188  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000015a4  0801d388  0801d388  0002d388  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801e92c  0801e92c  00030584  2**0
                  CONTENTS
  4 .ARM          00000008  0801e92c  0801e92c  0002e92c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801e934  0801e934  00030584  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  0801e934  0801e934  0002e934  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801e944  0801e944  0002e944  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000584  20000000  0801e948  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012728  20000588  0801eecc  00030588  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20012cb0  0801eecc  00032cb0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00030584  2**0
                  CONTENTS, READONLY
 12 .comment      00000076  00000000  00000000  000305b2  2**0
                  CONTENTS, READONLY
 13 .debug_info   00028c15  00000000  00000000  00030628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005dcc  00000000  00000000  0005923d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001e00  00000000  00000000  0005f010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000016fd  00000000  00000000  00060e10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00030be9  00000000  00000000  0006250d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000284b4  00000000  00000000  000930f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00115a80  00000000  00000000  000bb5aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008a64  00000000  00000000  001d102c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  001d9a90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000588 	.word	0x20000588
 800021c:	00000000 	.word	0x00000000
 8000220:	0801d370 	.word	0x0801d370

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000058c 	.word	0x2000058c
 800023c:	0801d370 	.word	0x0801d370

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_ldivmod>:
 8000310:	b97b      	cbnz	r3, 8000332 <__aeabi_ldivmod+0x22>
 8000312:	b972      	cbnz	r2, 8000332 <__aeabi_ldivmod+0x22>
 8000314:	2900      	cmp	r1, #0
 8000316:	bfbe      	ittt	lt
 8000318:	2000      	movlt	r0, #0
 800031a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800031e:	e006      	blt.n	800032e <__aeabi_ldivmod+0x1e>
 8000320:	bf08      	it	eq
 8000322:	2800      	cmpeq	r0, #0
 8000324:	bf1c      	itt	ne
 8000326:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800032a:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800032e:	f000 b9bb 	b.w	80006a8 <__aeabi_idiv0>
 8000332:	f1ad 0c08 	sub.w	ip, sp, #8
 8000336:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800033a:	2900      	cmp	r1, #0
 800033c:	db09      	blt.n	8000352 <__aeabi_ldivmod+0x42>
 800033e:	2b00      	cmp	r3, #0
 8000340:	db1a      	blt.n	8000378 <__aeabi_ldivmod+0x68>
 8000342:	f000 f84d 	bl	80003e0 <__udivmoddi4>
 8000346:	f8dd e004 	ldr.w	lr, [sp, #4]
 800034a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800034e:	b004      	add	sp, #16
 8000350:	4770      	bx	lr
 8000352:	4240      	negs	r0, r0
 8000354:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000358:	2b00      	cmp	r3, #0
 800035a:	db1b      	blt.n	8000394 <__aeabi_ldivmod+0x84>
 800035c:	f000 f840 	bl	80003e0 <__udivmoddi4>
 8000360:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000364:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000368:	b004      	add	sp, #16
 800036a:	4240      	negs	r0, r0
 800036c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000370:	4252      	negs	r2, r2
 8000372:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000376:	4770      	bx	lr
 8000378:	4252      	negs	r2, r2
 800037a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800037e:	f000 f82f 	bl	80003e0 <__udivmoddi4>
 8000382:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000386:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800038a:	b004      	add	sp, #16
 800038c:	4240      	negs	r0, r0
 800038e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000392:	4770      	bx	lr
 8000394:	4252      	negs	r2, r2
 8000396:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800039a:	f000 f821 	bl	80003e0 <__udivmoddi4>
 800039e:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003a6:	b004      	add	sp, #16
 80003a8:	4252      	negs	r2, r2
 80003aa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80003c4:	f000 b970 	b.w	80006a8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9e08      	ldr	r6, [sp, #32]
 80003e6:	460d      	mov	r5, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	460f      	mov	r7, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4694      	mov	ip, r2
 80003f4:	d965      	bls.n	80004c2 <__udivmoddi4+0xe2>
 80003f6:	fab2 f382 	clz	r3, r2
 80003fa:	b143      	cbz	r3, 800040e <__udivmoddi4+0x2e>
 80003fc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000400:	f1c3 0220 	rsb	r2, r3, #32
 8000404:	409f      	lsls	r7, r3
 8000406:	fa20 f202 	lsr.w	r2, r0, r2
 800040a:	4317      	orrs	r7, r2
 800040c:	409c      	lsls	r4, r3
 800040e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000412:	fa1f f58c 	uxth.w	r5, ip
 8000416:	fbb7 f1fe 	udiv	r1, r7, lr
 800041a:	0c22      	lsrs	r2, r4, #16
 800041c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000420:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000424:	fb01 f005 	mul.w	r0, r1, r5
 8000428:	4290      	cmp	r0, r2
 800042a:	d90a      	bls.n	8000442 <__udivmoddi4+0x62>
 800042c:	eb1c 0202 	adds.w	r2, ip, r2
 8000430:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000434:	f080 811c 	bcs.w	8000670 <__udivmoddi4+0x290>
 8000438:	4290      	cmp	r0, r2
 800043a:	f240 8119 	bls.w	8000670 <__udivmoddi4+0x290>
 800043e:	3902      	subs	r1, #2
 8000440:	4462      	add	r2, ip
 8000442:	1a12      	subs	r2, r2, r0
 8000444:	b2a4      	uxth	r4, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000452:	fb00 f505 	mul.w	r5, r0, r5
 8000456:	42a5      	cmp	r5, r4
 8000458:	d90a      	bls.n	8000470 <__udivmoddi4+0x90>
 800045a:	eb1c 0404 	adds.w	r4, ip, r4
 800045e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000462:	f080 8107 	bcs.w	8000674 <__udivmoddi4+0x294>
 8000466:	42a5      	cmp	r5, r4
 8000468:	f240 8104 	bls.w	8000674 <__udivmoddi4+0x294>
 800046c:	4464      	add	r4, ip
 800046e:	3802      	subs	r0, #2
 8000470:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000474:	1b64      	subs	r4, r4, r5
 8000476:	2100      	movs	r1, #0
 8000478:	b11e      	cbz	r6, 8000482 <__udivmoddi4+0xa2>
 800047a:	40dc      	lsrs	r4, r3
 800047c:	2300      	movs	r3, #0
 800047e:	e9c6 4300 	strd	r4, r3, [r6]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d908      	bls.n	800049c <__udivmoddi4+0xbc>
 800048a:	2e00      	cmp	r6, #0
 800048c:	f000 80ed 	beq.w	800066a <__udivmoddi4+0x28a>
 8000490:	2100      	movs	r1, #0
 8000492:	e9c6 0500 	strd	r0, r5, [r6]
 8000496:	4608      	mov	r0, r1
 8000498:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049c:	fab3 f183 	clz	r1, r3
 80004a0:	2900      	cmp	r1, #0
 80004a2:	d149      	bne.n	8000538 <__udivmoddi4+0x158>
 80004a4:	42ab      	cmp	r3, r5
 80004a6:	d302      	bcc.n	80004ae <__udivmoddi4+0xce>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	f200 80f8 	bhi.w	800069e <__udivmoddi4+0x2be>
 80004ae:	1a84      	subs	r4, r0, r2
 80004b0:	eb65 0203 	sbc.w	r2, r5, r3
 80004b4:	2001      	movs	r0, #1
 80004b6:	4617      	mov	r7, r2
 80004b8:	2e00      	cmp	r6, #0
 80004ba:	d0e2      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	e9c6 4700 	strd	r4, r7, [r6]
 80004c0:	e7df      	b.n	8000482 <__udivmoddi4+0xa2>
 80004c2:	b902      	cbnz	r2, 80004c6 <__udivmoddi4+0xe6>
 80004c4:	deff      	udf	#255	; 0xff
 80004c6:	fab2 f382 	clz	r3, r2
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	f040 8090 	bne.w	80005f0 <__udivmoddi4+0x210>
 80004d0:	1a8a      	subs	r2, r1, r2
 80004d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d6:	fa1f fe8c 	uxth.w	lr, ip
 80004da:	2101      	movs	r1, #1
 80004dc:	fbb2 f5f7 	udiv	r5, r2, r7
 80004e0:	fb07 2015 	mls	r0, r7, r5, r2
 80004e4:	0c22      	lsrs	r2, r4, #16
 80004e6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80004ea:	fb0e f005 	mul.w	r0, lr, r5
 80004ee:	4290      	cmp	r0, r2
 80004f0:	d908      	bls.n	8000504 <__udivmoddi4+0x124>
 80004f2:	eb1c 0202 	adds.w	r2, ip, r2
 80004f6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x122>
 80004fc:	4290      	cmp	r0, r2
 80004fe:	f200 80cb 	bhi.w	8000698 <__udivmoddi4+0x2b8>
 8000502:	4645      	mov	r5, r8
 8000504:	1a12      	subs	r2, r2, r0
 8000506:	b2a4      	uxth	r4, r4
 8000508:	fbb2 f0f7 	udiv	r0, r2, r7
 800050c:	fb07 2210 	mls	r2, r7, r0, r2
 8000510:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000514:	fb0e fe00 	mul.w	lr, lr, r0
 8000518:	45a6      	cmp	lr, r4
 800051a:	d908      	bls.n	800052e <__udivmoddi4+0x14e>
 800051c:	eb1c 0404 	adds.w	r4, ip, r4
 8000520:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000524:	d202      	bcs.n	800052c <__udivmoddi4+0x14c>
 8000526:	45a6      	cmp	lr, r4
 8000528:	f200 80bb 	bhi.w	80006a2 <__udivmoddi4+0x2c2>
 800052c:	4610      	mov	r0, r2
 800052e:	eba4 040e 	sub.w	r4, r4, lr
 8000532:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000536:	e79f      	b.n	8000478 <__udivmoddi4+0x98>
 8000538:	f1c1 0720 	rsb	r7, r1, #32
 800053c:	408b      	lsls	r3, r1
 800053e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000542:	ea4c 0c03 	orr.w	ip, ip, r3
 8000546:	fa05 f401 	lsl.w	r4, r5, r1
 800054a:	fa20 f307 	lsr.w	r3, r0, r7
 800054e:	40fd      	lsrs	r5, r7
 8000550:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000554:	4323      	orrs	r3, r4
 8000556:	fbb5 f8f9 	udiv	r8, r5, r9
 800055a:	fa1f fe8c 	uxth.w	lr, ip
 800055e:	fb09 5518 	mls	r5, r9, r8, r5
 8000562:	0c1c      	lsrs	r4, r3, #16
 8000564:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000568:	fb08 f50e 	mul.w	r5, r8, lr
 800056c:	42a5      	cmp	r5, r4
 800056e:	fa02 f201 	lsl.w	r2, r2, r1
 8000572:	fa00 f001 	lsl.w	r0, r0, r1
 8000576:	d90b      	bls.n	8000590 <__udivmoddi4+0x1b0>
 8000578:	eb1c 0404 	adds.w	r4, ip, r4
 800057c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000580:	f080 8088 	bcs.w	8000694 <__udivmoddi4+0x2b4>
 8000584:	42a5      	cmp	r5, r4
 8000586:	f240 8085 	bls.w	8000694 <__udivmoddi4+0x2b4>
 800058a:	f1a8 0802 	sub.w	r8, r8, #2
 800058e:	4464      	add	r4, ip
 8000590:	1b64      	subs	r4, r4, r5
 8000592:	b29d      	uxth	r5, r3
 8000594:	fbb4 f3f9 	udiv	r3, r4, r9
 8000598:	fb09 4413 	mls	r4, r9, r3, r4
 800059c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80005a0:	fb03 fe0e 	mul.w	lr, r3, lr
 80005a4:	45a6      	cmp	lr, r4
 80005a6:	d908      	bls.n	80005ba <__udivmoddi4+0x1da>
 80005a8:	eb1c 0404 	adds.w	r4, ip, r4
 80005ac:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80005b0:	d26c      	bcs.n	800068c <__udivmoddi4+0x2ac>
 80005b2:	45a6      	cmp	lr, r4
 80005b4:	d96a      	bls.n	800068c <__udivmoddi4+0x2ac>
 80005b6:	3b02      	subs	r3, #2
 80005b8:	4464      	add	r4, ip
 80005ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80005be:	fba3 9502 	umull	r9, r5, r3, r2
 80005c2:	eba4 040e 	sub.w	r4, r4, lr
 80005c6:	42ac      	cmp	r4, r5
 80005c8:	46c8      	mov	r8, r9
 80005ca:	46ae      	mov	lr, r5
 80005cc:	d356      	bcc.n	800067c <__udivmoddi4+0x29c>
 80005ce:	d053      	beq.n	8000678 <__udivmoddi4+0x298>
 80005d0:	b156      	cbz	r6, 80005e8 <__udivmoddi4+0x208>
 80005d2:	ebb0 0208 	subs.w	r2, r0, r8
 80005d6:	eb64 040e 	sbc.w	r4, r4, lr
 80005da:	fa04 f707 	lsl.w	r7, r4, r7
 80005de:	40ca      	lsrs	r2, r1
 80005e0:	40cc      	lsrs	r4, r1
 80005e2:	4317      	orrs	r7, r2
 80005e4:	e9c6 7400 	strd	r7, r4, [r6]
 80005e8:	4618      	mov	r0, r3
 80005ea:	2100      	movs	r1, #0
 80005ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005f0:	f1c3 0120 	rsb	r1, r3, #32
 80005f4:	fa02 fc03 	lsl.w	ip, r2, r3
 80005f8:	fa20 f201 	lsr.w	r2, r0, r1
 80005fc:	fa25 f101 	lsr.w	r1, r5, r1
 8000600:	409d      	lsls	r5, r3
 8000602:	432a      	orrs	r2, r5
 8000604:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000608:	fa1f fe8c 	uxth.w	lr, ip
 800060c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000610:	fb07 1510 	mls	r5, r7, r0, r1
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800061a:	fb00 f50e 	mul.w	r5, r0, lr
 800061e:	428d      	cmp	r5, r1
 8000620:	fa04 f403 	lsl.w	r4, r4, r3
 8000624:	d908      	bls.n	8000638 <__udivmoddi4+0x258>
 8000626:	eb1c 0101 	adds.w	r1, ip, r1
 800062a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800062e:	d22f      	bcs.n	8000690 <__udivmoddi4+0x2b0>
 8000630:	428d      	cmp	r5, r1
 8000632:	d92d      	bls.n	8000690 <__udivmoddi4+0x2b0>
 8000634:	3802      	subs	r0, #2
 8000636:	4461      	add	r1, ip
 8000638:	1b49      	subs	r1, r1, r5
 800063a:	b292      	uxth	r2, r2
 800063c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000640:	fb07 1115 	mls	r1, r7, r5, r1
 8000644:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000648:	fb05 f10e 	mul.w	r1, r5, lr
 800064c:	4291      	cmp	r1, r2
 800064e:	d908      	bls.n	8000662 <__udivmoddi4+0x282>
 8000650:	eb1c 0202 	adds.w	r2, ip, r2
 8000654:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000658:	d216      	bcs.n	8000688 <__udivmoddi4+0x2a8>
 800065a:	4291      	cmp	r1, r2
 800065c:	d914      	bls.n	8000688 <__udivmoddi4+0x2a8>
 800065e:	3d02      	subs	r5, #2
 8000660:	4462      	add	r2, ip
 8000662:	1a52      	subs	r2, r2, r1
 8000664:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000668:	e738      	b.n	80004dc <__udivmoddi4+0xfc>
 800066a:	4631      	mov	r1, r6
 800066c:	4630      	mov	r0, r6
 800066e:	e708      	b.n	8000482 <__udivmoddi4+0xa2>
 8000670:	4639      	mov	r1, r7
 8000672:	e6e6      	b.n	8000442 <__udivmoddi4+0x62>
 8000674:	4610      	mov	r0, r2
 8000676:	e6fb      	b.n	8000470 <__udivmoddi4+0x90>
 8000678:	4548      	cmp	r0, r9
 800067a:	d2a9      	bcs.n	80005d0 <__udivmoddi4+0x1f0>
 800067c:	ebb9 0802 	subs.w	r8, r9, r2
 8000680:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000684:	3b01      	subs	r3, #1
 8000686:	e7a3      	b.n	80005d0 <__udivmoddi4+0x1f0>
 8000688:	4645      	mov	r5, r8
 800068a:	e7ea      	b.n	8000662 <__udivmoddi4+0x282>
 800068c:	462b      	mov	r3, r5
 800068e:	e794      	b.n	80005ba <__udivmoddi4+0x1da>
 8000690:	4640      	mov	r0, r8
 8000692:	e7d1      	b.n	8000638 <__udivmoddi4+0x258>
 8000694:	46d0      	mov	r8, sl
 8000696:	e77b      	b.n	8000590 <__udivmoddi4+0x1b0>
 8000698:	3d02      	subs	r5, #2
 800069a:	4462      	add	r2, ip
 800069c:	e732      	b.n	8000504 <__udivmoddi4+0x124>
 800069e:	4608      	mov	r0, r1
 80006a0:	e70a      	b.n	80004b8 <__udivmoddi4+0xd8>
 80006a2:	4464      	add	r4, ip
 80006a4:	3802      	subs	r0, #2
 80006a6:	e742      	b.n	800052e <__udivmoddi4+0x14e>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b08a      	sub	sp, #40	; 0x28
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80006b4:	2300      	movs	r3, #0
 80006b6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80006b8:	f00b f960 	bl	800b97c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80006bc:	4b5b      	ldr	r3, [pc, #364]	; (800082c <pvPortMallocMicroROS+0x180>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d101      	bne.n	80006c8 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 80006c4:	f000 f98a 	bl	80009dc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80006c8:	4b59      	ldr	r3, [pc, #356]	; (8000830 <pvPortMallocMicroROS+0x184>)
 80006ca:	681a      	ldr	r2, [r3, #0]
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	4013      	ands	r3, r2
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	f040 8092 	bne.w	80007fa <pvPortMallocMicroROS+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d01f      	beq.n	800071c <pvPortMallocMicroROS+0x70>
			{
				xWantedSize += xHeapStructSize;
 80006dc:	2208      	movs	r2, #8
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	4413      	add	r3, r2
 80006e2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	f003 0307 	and.w	r3, r3, #7
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d016      	beq.n	800071c <pvPortMallocMicroROS+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	f023 0307 	bic.w	r3, r3, #7
 80006f4:	3308      	adds	r3, #8
 80006f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	f003 0307 	and.w	r3, r3, #7
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d00c      	beq.n	800071c <pvPortMallocMicroROS+0x70>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000706:	b672      	cpsid	i
 8000708:	f383 8811 	msr	BASEPRI, r3
 800070c:	f3bf 8f6f 	isb	sy
 8000710:	f3bf 8f4f 	dsb	sy
 8000714:	b662      	cpsie	i
 8000716:	617b      	str	r3, [r7, #20]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000718:	bf00      	nop
 800071a:	e7fe      	b.n	800071a <pvPortMallocMicroROS+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	2b00      	cmp	r3, #0
 8000720:	d06b      	beq.n	80007fa <pvPortMallocMicroROS+0x14e>
 8000722:	4b44      	ldr	r3, [pc, #272]	; (8000834 <pvPortMallocMicroROS+0x188>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	687a      	ldr	r2, [r7, #4]
 8000728:	429a      	cmp	r2, r3
 800072a:	d866      	bhi.n	80007fa <pvPortMallocMicroROS+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800072c:	4b42      	ldr	r3, [pc, #264]	; (8000838 <pvPortMallocMicroROS+0x18c>)
 800072e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8000730:	4b41      	ldr	r3, [pc, #260]	; (8000838 <pvPortMallocMicroROS+0x18c>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000736:	e004      	b.n	8000742 <pvPortMallocMicroROS+0x96>
				{
					pxPreviousBlock = pxBlock;
 8000738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800073a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800073c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000744:	685b      	ldr	r3, [r3, #4]
 8000746:	687a      	ldr	r2, [r7, #4]
 8000748:	429a      	cmp	r2, r3
 800074a:	d903      	bls.n	8000754 <pvPortMallocMicroROS+0xa8>
 800074c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	2b00      	cmp	r3, #0
 8000752:	d1f1      	bne.n	8000738 <pvPortMallocMicroROS+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8000754:	4b35      	ldr	r3, [pc, #212]	; (800082c <pvPortMallocMicroROS+0x180>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800075a:	429a      	cmp	r2, r3
 800075c:	d04d      	beq.n	80007fa <pvPortMallocMicroROS+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800075e:	6a3b      	ldr	r3, [r7, #32]
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	2208      	movs	r2, #8
 8000764:	4413      	add	r3, r2
 8000766:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8000768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800076a:	681a      	ldr	r2, [r3, #0]
 800076c:	6a3b      	ldr	r3, [r7, #32]
 800076e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8000770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000772:	685a      	ldr	r2, [r3, #4]
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	1ad2      	subs	r2, r2, r3
 8000778:	2308      	movs	r3, #8
 800077a:	005b      	lsls	r3, r3, #1
 800077c:	429a      	cmp	r2, r3
 800077e:	d921      	bls.n	80007c4 <pvPortMallocMicroROS+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8000780:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	4413      	add	r3, r2
 8000786:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000788:	69bb      	ldr	r3, [r7, #24]
 800078a:	f003 0307 	and.w	r3, r3, #7
 800078e:	2b00      	cmp	r3, #0
 8000790:	d00c      	beq.n	80007ac <pvPortMallocMicroROS+0x100>
	__asm volatile
 8000792:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000796:	b672      	cpsid	i
 8000798:	f383 8811 	msr	BASEPRI, r3
 800079c:	f3bf 8f6f 	isb	sy
 80007a0:	f3bf 8f4f 	dsb	sy
 80007a4:	b662      	cpsie	i
 80007a6:	613b      	str	r3, [r7, #16]
}
 80007a8:	bf00      	nop
 80007aa:	e7fe      	b.n	80007aa <pvPortMallocMicroROS+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80007ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007ae:	685a      	ldr	r2, [r3, #4]
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	1ad2      	subs	r2, r2, r3
 80007b4:	69bb      	ldr	r3, [r7, #24]
 80007b6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80007b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007ba:	687a      	ldr	r2, [r7, #4]
 80007bc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80007be:	69b8      	ldr	r0, [r7, #24]
 80007c0:	f000 f96e 	bl	8000aa0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80007c4:	4b1b      	ldr	r3, [pc, #108]	; (8000834 <pvPortMallocMicroROS+0x188>)
 80007c6:	681a      	ldr	r2, [r3, #0]
 80007c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007ca:	685b      	ldr	r3, [r3, #4]
 80007cc:	1ad3      	subs	r3, r2, r3
 80007ce:	4a19      	ldr	r2, [pc, #100]	; (8000834 <pvPortMallocMicroROS+0x188>)
 80007d0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80007d2:	4b18      	ldr	r3, [pc, #96]	; (8000834 <pvPortMallocMicroROS+0x188>)
 80007d4:	681a      	ldr	r2, [r3, #0]
 80007d6:	4b19      	ldr	r3, [pc, #100]	; (800083c <pvPortMallocMicroROS+0x190>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	429a      	cmp	r2, r3
 80007dc:	d203      	bcs.n	80007e6 <pvPortMallocMicroROS+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80007de:	4b15      	ldr	r3, [pc, #84]	; (8000834 <pvPortMallocMicroROS+0x188>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	4a16      	ldr	r2, [pc, #88]	; (800083c <pvPortMallocMicroROS+0x190>)
 80007e4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80007e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007e8:	685a      	ldr	r2, [r3, #4]
 80007ea:	4b11      	ldr	r3, [pc, #68]	; (8000830 <pvPortMallocMicroROS+0x184>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	431a      	orrs	r2, r3
 80007f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007f2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80007f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007f6:	2200      	movs	r2, #0
 80007f8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80007fa:	f00b f8cd 	bl	800b998 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80007fe:	69fb      	ldr	r3, [r7, #28]
 8000800:	f003 0307 	and.w	r3, r3, #7
 8000804:	2b00      	cmp	r3, #0
 8000806:	d00c      	beq.n	8000822 <pvPortMallocMicroROS+0x176>
	__asm volatile
 8000808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800080c:	b672      	cpsid	i
 800080e:	f383 8811 	msr	BASEPRI, r3
 8000812:	f3bf 8f6f 	isb	sy
 8000816:	f3bf 8f4f 	dsb	sy
 800081a:	b662      	cpsie	i
 800081c:	60fb      	str	r3, [r7, #12]
}
 800081e:	bf00      	nop
 8000820:	e7fe      	b.n	8000820 <pvPortMallocMicroROS+0x174>
	return pvReturn;
 8000822:	69fb      	ldr	r3, [r7, #28]
}
 8000824:	4618      	mov	r0, r3
 8000826:	3728      	adds	r7, #40	; 0x28
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}
 800082c:	200041ac 	.word	0x200041ac
 8000830:	200041b8 	.word	0x200041b8
 8000834:	200041b0 	.word	0x200041b0
 8000838:	200041a4 	.word	0x200041a4
 800083c:	200041b4 	.word	0x200041b4

08000840 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b086      	sub	sp, #24
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	2b00      	cmp	r3, #0
 8000850:	d04c      	beq.n	80008ec <vPortFreeMicroROS+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8000852:	2308      	movs	r3, #8
 8000854:	425b      	negs	r3, r3
 8000856:	697a      	ldr	r2, [r7, #20]
 8000858:	4413      	add	r3, r2
 800085a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800085c:	697b      	ldr	r3, [r7, #20]
 800085e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8000860:	693b      	ldr	r3, [r7, #16]
 8000862:	685a      	ldr	r2, [r3, #4]
 8000864:	4b23      	ldr	r3, [pc, #140]	; (80008f4 <vPortFreeMicroROS+0xb4>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4013      	ands	r3, r2
 800086a:	2b00      	cmp	r3, #0
 800086c:	d10c      	bne.n	8000888 <vPortFreeMicroROS+0x48>
	__asm volatile
 800086e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000872:	b672      	cpsid	i
 8000874:	f383 8811 	msr	BASEPRI, r3
 8000878:	f3bf 8f6f 	isb	sy
 800087c:	f3bf 8f4f 	dsb	sy
 8000880:	b662      	cpsie	i
 8000882:	60fb      	str	r3, [r7, #12]
}
 8000884:	bf00      	nop
 8000886:	e7fe      	b.n	8000886 <vPortFreeMicroROS+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8000888:	693b      	ldr	r3, [r7, #16]
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d00c      	beq.n	80008aa <vPortFreeMicroROS+0x6a>
	__asm volatile
 8000890:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000894:	b672      	cpsid	i
 8000896:	f383 8811 	msr	BASEPRI, r3
 800089a:	f3bf 8f6f 	isb	sy
 800089e:	f3bf 8f4f 	dsb	sy
 80008a2:	b662      	cpsie	i
 80008a4:	60bb      	str	r3, [r7, #8]
}
 80008a6:	bf00      	nop
 80008a8:	e7fe      	b.n	80008a8 <vPortFreeMicroROS+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80008aa:	693b      	ldr	r3, [r7, #16]
 80008ac:	685a      	ldr	r2, [r3, #4]
 80008ae:	4b11      	ldr	r3, [pc, #68]	; (80008f4 <vPortFreeMicroROS+0xb4>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	4013      	ands	r3, r2
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d019      	beq.n	80008ec <vPortFreeMicroROS+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80008b8:	693b      	ldr	r3, [r7, #16]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d115      	bne.n	80008ec <vPortFreeMicroROS+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80008c0:	693b      	ldr	r3, [r7, #16]
 80008c2:	685a      	ldr	r2, [r3, #4]
 80008c4:	4b0b      	ldr	r3, [pc, #44]	; (80008f4 <vPortFreeMicroROS+0xb4>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	43db      	mvns	r3, r3
 80008ca:	401a      	ands	r2, r3
 80008cc:	693b      	ldr	r3, [r7, #16]
 80008ce:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80008d0:	f00b f854 	bl	800b97c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80008d4:	693b      	ldr	r3, [r7, #16]
 80008d6:	685a      	ldr	r2, [r3, #4]
 80008d8:	4b07      	ldr	r3, [pc, #28]	; (80008f8 <vPortFreeMicroROS+0xb8>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4413      	add	r3, r2
 80008de:	4a06      	ldr	r2, [pc, #24]	; (80008f8 <vPortFreeMicroROS+0xb8>)
 80008e0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80008e2:	6938      	ldr	r0, [r7, #16]
 80008e4:	f000 f8dc 	bl	8000aa0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80008e8:	f00b f856 	bl	800b998 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80008ec:	bf00      	nop
 80008ee:	3718      	adds	r7, #24
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	200041b8 	.word	0x200041b8
 80008f8:	200041b0 	.word	0x200041b0

080008fc <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 80008fc:	b480      	push	{r7}
 80008fe:	b087      	sub	sp, #28
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 8000908:	2308      	movs	r3, #8
 800090a:	425b      	negs	r3, r3
 800090c:	697a      	ldr	r2, [r7, #20]
 800090e:	4413      	add	r3, r2
 8000910:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 8000912:	697b      	ldr	r3, [r7, #20]
 8000914:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 8000916:	693b      	ldr	r3, [r7, #16]
 8000918:	685a      	ldr	r2, [r3, #4]
 800091a:	4b06      	ldr	r3, [pc, #24]	; (8000934 <getBlockSize+0x38>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	43db      	mvns	r3, r3
 8000920:	4013      	ands	r3, r2
 8000922:	60fb      	str	r3, [r7, #12]

	return count;
 8000924:	68fb      	ldr	r3, [r7, #12]
}
 8000926:	4618      	mov	r0, r3
 8000928:	371c      	adds	r7, #28
 800092a:	46bd      	mov	sp, r7
 800092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop
 8000934:	200041b8 	.word	0x200041b8

08000938 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b084      	sub	sp, #16
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
 8000940:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8000942:	f00b f81b 	bl	800b97c <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 8000946:	6838      	ldr	r0, [r7, #0]
 8000948:	f7ff feb0 	bl	80006ac <pvPortMallocMicroROS>
 800094c:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 800094e:	68bb      	ldr	r3, [r7, #8]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d017      	beq.n	8000984 <pvPortReallocMicroROS+0x4c>
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	2b00      	cmp	r3, #0
 8000958:	d014      	beq.n	8000984 <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 800095a:	6878      	ldr	r0, [r7, #4]
 800095c:	f7ff ffce 	bl	80008fc <getBlockSize>
 8000960:	4603      	mov	r3, r0
 8000962:	2208      	movs	r2, #8
 8000964:	1a9b      	subs	r3, r3, r2
 8000966:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 8000968:	683a      	ldr	r2, [r7, #0]
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	429a      	cmp	r2, r3
 800096e:	d201      	bcs.n	8000974 <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 8000974:	68fa      	ldr	r2, [r7, #12]
 8000976:	6879      	ldr	r1, [r7, #4]
 8000978:	68b8      	ldr	r0, [r7, #8]
 800097a:	f01b feb0 	bl	801c6de <memcpy>

		vPortFreeMicroROS(pv);
 800097e:	6878      	ldr	r0, [r7, #4]
 8000980:	f7ff ff5e 	bl	8000840 <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 8000984:	f00b f808 	bl	800b998 <xTaskResumeAll>

	return newmem;
 8000988:	68bb      	ldr	r3, [r7, #8]
}
 800098a:	4618      	mov	r0, r3
 800098c:	3710      	adds	r7, #16
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}

08000992 <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 8000992:	b580      	push	{r7, lr}
 8000994:	b086      	sub	sp, #24
 8000996:	af00      	add	r7, sp, #0
 8000998:	6078      	str	r0, [r7, #4]
 800099a:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 800099c:	f00a ffee 	bl	800b97c <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	687a      	ldr	r2, [r7, #4]
 80009a4:	fb02 f303 	mul.w	r3, r2, r3
 80009a8:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 80009aa:	6978      	ldr	r0, [r7, #20]
 80009ac:	f7ff fe7e 	bl	80006ac <pvPortMallocMicroROS>
 80009b0:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	613b      	str	r3, [r7, #16]

  	while(count--)
 80009b6:	e004      	b.n	80009c2 <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 80009b8:	693b      	ldr	r3, [r7, #16]
 80009ba:	1c5a      	adds	r2, r3, #1
 80009bc:	613a      	str	r2, [r7, #16]
 80009be:	2200      	movs	r2, #0
 80009c0:	701a      	strb	r2, [r3, #0]
  	while(count--)
 80009c2:	697b      	ldr	r3, [r7, #20]
 80009c4:	1e5a      	subs	r2, r3, #1
 80009c6:	617a      	str	r2, [r7, #20]
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d1f5      	bne.n	80009b8 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 80009cc:	f00a ffe4 	bl	800b998 <xTaskResumeAll>
  	return mem;
 80009d0:	68fb      	ldr	r3, [r7, #12]
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	3718      	adds	r7, #24
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
	...

080009dc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80009dc:	b480      	push	{r7}
 80009de:	b085      	sub	sp, #20
 80009e0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80009e2:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80009e6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80009e8:	4b27      	ldr	r3, [pc, #156]	; (8000a88 <prvHeapInit+0xac>)
 80009ea:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	f003 0307 	and.w	r3, r3, #7
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d00c      	beq.n	8000a10 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	3307      	adds	r3, #7
 80009fa:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	f023 0307 	bic.w	r3, r3, #7
 8000a02:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8000a04:	68ba      	ldr	r2, [r7, #8]
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	1ad3      	subs	r3, r2, r3
 8000a0a:	4a1f      	ldr	r2, [pc, #124]	; (8000a88 <prvHeapInit+0xac>)
 8000a0c:	4413      	add	r3, r2
 8000a0e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8000a14:	4a1d      	ldr	r2, [pc, #116]	; (8000a8c <prvHeapInit+0xb0>)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8000a1a:	4b1c      	ldr	r3, [pc, #112]	; (8000a8c <prvHeapInit+0xb0>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	68ba      	ldr	r2, [r7, #8]
 8000a24:	4413      	add	r3, r2
 8000a26:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8000a28:	2208      	movs	r2, #8
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	1a9b      	subs	r3, r3, r2
 8000a2e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	f023 0307 	bic.w	r3, r3, #7
 8000a36:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	4a15      	ldr	r2, [pc, #84]	; (8000a90 <prvHeapInit+0xb4>)
 8000a3c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8000a3e:	4b14      	ldr	r3, [pc, #80]	; (8000a90 <prvHeapInit+0xb4>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	2200      	movs	r2, #0
 8000a44:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8000a46:	4b12      	ldr	r3, [pc, #72]	; (8000a90 <prvHeapInit+0xb4>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	68fa      	ldr	r2, [r7, #12]
 8000a56:	1ad2      	subs	r2, r2, r3
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8000a5c:	4b0c      	ldr	r3, [pc, #48]	; (8000a90 <prvHeapInit+0xb4>)
 8000a5e:	681a      	ldr	r2, [r3, #0]
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	685b      	ldr	r3, [r3, #4]
 8000a68:	4a0a      	ldr	r2, [pc, #40]	; (8000a94 <prvHeapInit+0xb8>)
 8000a6a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	685b      	ldr	r3, [r3, #4]
 8000a70:	4a09      	ldr	r2, [pc, #36]	; (8000a98 <prvHeapInit+0xbc>)
 8000a72:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8000a74:	4b09      	ldr	r3, [pc, #36]	; (8000a9c <prvHeapInit+0xc0>)
 8000a76:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8000a7a:	601a      	str	r2, [r3, #0]
}
 8000a7c:	bf00      	nop
 8000a7e:	3714      	adds	r7, #20
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr
 8000a88:	200005a4 	.word	0x200005a4
 8000a8c:	200041a4 	.word	0x200041a4
 8000a90:	200041ac 	.word	0x200041ac
 8000a94:	200041b4 	.word	0x200041b4
 8000a98:	200041b0 	.word	0x200041b0
 8000a9c:	200041b8 	.word	0x200041b8

08000aa0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b085      	sub	sp, #20
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8000aa8:	4b28      	ldr	r3, [pc, #160]	; (8000b4c <prvInsertBlockIntoFreeList+0xac>)
 8000aaa:	60fb      	str	r3, [r7, #12]
 8000aac:	e002      	b.n	8000ab4 <prvInsertBlockIntoFreeList+0x14>
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	60fb      	str	r3, [r7, #12]
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	687a      	ldr	r2, [r7, #4]
 8000aba:	429a      	cmp	r2, r3
 8000abc:	d8f7      	bhi.n	8000aae <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	68ba      	ldr	r2, [r7, #8]
 8000ac8:	4413      	add	r3, r2
 8000aca:	687a      	ldr	r2, [r7, #4]
 8000acc:	429a      	cmp	r2, r3
 8000ace:	d108      	bne.n	8000ae2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	685a      	ldr	r2, [r3, #4]
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	441a      	add	r2, r3
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	685b      	ldr	r3, [r3, #4]
 8000aea:	68ba      	ldr	r2, [r7, #8]
 8000aec:	441a      	add	r2, r3
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	429a      	cmp	r2, r3
 8000af4:	d118      	bne.n	8000b28 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	681a      	ldr	r2, [r3, #0]
 8000afa:	4b15      	ldr	r3, [pc, #84]	; (8000b50 <prvInsertBlockIntoFreeList+0xb0>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	429a      	cmp	r2, r3
 8000b00:	d00d      	beq.n	8000b1e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	685a      	ldr	r2, [r3, #4]
 8000b06:	68fb      	ldr	r3, [r7, #12]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	685b      	ldr	r3, [r3, #4]
 8000b0c:	441a      	add	r2, r3
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	681a      	ldr	r2, [r3, #0]
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	601a      	str	r2, [r3, #0]
 8000b1c:	e008      	b.n	8000b30 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8000b1e:	4b0c      	ldr	r3, [pc, #48]	; (8000b50 <prvInsertBlockIntoFreeList+0xb0>)
 8000b20:	681a      	ldr	r2, [r3, #0]
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	601a      	str	r2, [r3, #0]
 8000b26:	e003      	b.n	8000b30 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	681a      	ldr	r2, [r3, #0]
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8000b30:	68fa      	ldr	r2, [r7, #12]
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	429a      	cmp	r2, r3
 8000b36:	d002      	beq.n	8000b3e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	687a      	ldr	r2, [r7, #4]
 8000b3c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8000b3e:	bf00      	nop
 8000b40:	3714      	adds	r7, #20
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop
 8000b4c:	200041a4 	.word	0x200041a4
 8000b50:	200041ac 	.word	0x200041ac

08000b54 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b5a:	4b10      	ldr	r3, [pc, #64]	; (8000b9c <MX_DMA_Init+0x48>)
 8000b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b5e:	4a0f      	ldr	r2, [pc, #60]	; (8000b9c <MX_DMA_Init+0x48>)
 8000b60:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b64:	6313      	str	r3, [r2, #48]	; 0x30
 8000b66:	4b0d      	ldr	r3, [pc, #52]	; (8000b9c <MX_DMA_Init+0x48>)
 8000b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b6a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b6e:	607b      	str	r3, [r7, #4]
 8000b70:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8000b72:	2200      	movs	r2, #0
 8000b74:	2105      	movs	r1, #5
 8000b76:	200c      	movs	r0, #12
 8000b78:	f001 f91a 	bl	8001db0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000b7c:	200c      	movs	r0, #12
 8000b7e:	f001 f933 	bl	8001de8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8000b82:	2200      	movs	r2, #0
 8000b84:	2105      	movs	r1, #5
 8000b86:	200e      	movs	r0, #14
 8000b88:	f001 f912 	bl	8001db0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000b8c:	200e      	movs	r0, #14
 8000b8e:	f001 f92b 	bl	8001de8 <HAL_NVIC_EnableIRQ>

}
 8000b92:	bf00      	nop
 8000b94:	3708      	adds	r7, #8
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	40023800 	.word	0x40023800

08000ba0 <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8000bae:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 8000bb0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000bb4:	4904      	ldr	r1, [pc, #16]	; (8000bc8 <cubemx_transport_open+0x28>)
 8000bb6:	68f8      	ldr	r0, [r7, #12]
 8000bb8:	f004 fe90 	bl	80058dc <HAL_UART_Receive_DMA>
    return true;
 8000bbc:	2301      	movs	r3, #1
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	3710      	adds	r7, #16
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	200041bc 	.word	0x200041bc

08000bcc <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b084      	sub	sp, #16
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8000bda:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 8000bdc:	68f8      	ldr	r0, [r7, #12]
 8000bde:	f004 fec1 	bl	8005964 <HAL_UART_DMAStop>
    return true;
 8000be2:	2301      	movs	r3, #1
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	3710      	adds	r7, #16
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}

08000bec <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b086      	sub	sp, #24
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	60f8      	str	r0, [r7, #12]
 8000bf4:	60b9      	str	r1, [r7, #8]
 8000bf6:	607a      	str	r2, [r7, #4]
 8000bf8:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8000c00:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 8000c02:	697b      	ldr	r3, [r7, #20]
 8000c04:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000c06:	2b20      	cmp	r3, #32
 8000c08:	d11a      	bne.n	8000c40 <cubemx_transport_write+0x54>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	b29b      	uxth	r3, r3
 8000c0e:	461a      	mov	r2, r3
 8000c10:	68b9      	ldr	r1, [r7, #8]
 8000c12:	6978      	ldr	r0, [r7, #20]
 8000c14:	f004 fde6 	bl	80057e4 <HAL_UART_Transmit_DMA>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8000c1c:	e002      	b.n	8000c24 <cubemx_transport_write+0x38>
            osDelay(1);
 8000c1e:	2001      	movs	r0, #1
 8000c20:	f009 fe42 	bl	800a8a8 <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8000c24:	7cfb      	ldrb	r3, [r7, #19]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d103      	bne.n	8000c32 <cubemx_transport_write+0x46>
 8000c2a:	697b      	ldr	r3, [r7, #20]
 8000c2c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000c2e:	2b20      	cmp	r3, #32
 8000c30:	d1f5      	bne.n	8000c1e <cubemx_transport_write+0x32>
        }

        return (ret == HAL_OK) ? len : 0;
 8000c32:	7cfb      	ldrb	r3, [r7, #19]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d101      	bne.n	8000c3c <cubemx_transport_write+0x50>
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	e002      	b.n	8000c42 <cubemx_transport_write+0x56>
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	e000      	b.n	8000c42 <cubemx_transport_write+0x56>
    }else{
        return 0;
 8000c40:	2300      	movs	r3, #0
    }
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	3718      	adds	r7, #24
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
	...

08000c4c <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b088      	sub	sp, #32
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	60f8      	str	r0, [r7, #12]
 8000c54:	60b9      	str	r1, [r7, #8]
 8000c56:	607a      	str	r2, [r7, #4]
 8000c58:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8000c60:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 8000c62:	2300      	movs	r3, #0
 8000c64:	61fb      	str	r3, [r7, #28]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c66:	b672      	cpsid	i
}
 8000c68:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 8000c6a:	697b      	ldr	r3, [r7, #20]
 8000c6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8000c76:	4a1c      	ldr	r2, [pc, #112]	; (8000ce8 <cubemx_transport_read+0x9c>)
 8000c78:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000c7a:	b662      	cpsie	i
}
 8000c7c:	bf00      	nop
        __enable_irq();
        ms_used++;
 8000c7e:	69fb      	ldr	r3, [r7, #28]
 8000c80:	3301      	adds	r3, #1
 8000c82:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 8000c84:	2001      	movs	r0, #1
 8000c86:	f009 fe0f 	bl	800a8a8 <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 8000c8a:	4b18      	ldr	r3, [pc, #96]	; (8000cec <cubemx_transport_read+0xa0>)
 8000c8c:	681a      	ldr	r2, [r3, #0]
 8000c8e:	4b16      	ldr	r3, [pc, #88]	; (8000ce8 <cubemx_transport_read+0x9c>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d103      	bne.n	8000c9e <cubemx_transport_read+0x52>
 8000c96:	69fa      	ldr	r2, [r7, #28]
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	429a      	cmp	r2, r3
 8000c9c:	dbe3      	blt.n	8000c66 <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8000ca2:	e011      	b.n	8000cc8 <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 8000ca4:	4b11      	ldr	r3, [pc, #68]	; (8000cec <cubemx_transport_read+0xa0>)
 8000ca6:	681a      	ldr	r2, [r3, #0]
 8000ca8:	68b9      	ldr	r1, [r7, #8]
 8000caa:	69bb      	ldr	r3, [r7, #24]
 8000cac:	440b      	add	r3, r1
 8000cae:	4910      	ldr	r1, [pc, #64]	; (8000cf0 <cubemx_transport_read+0xa4>)
 8000cb0:	5c8a      	ldrb	r2, [r1, r2]
 8000cb2:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 8000cb4:	4b0d      	ldr	r3, [pc, #52]	; (8000cec <cubemx_transport_read+0xa0>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	3301      	adds	r3, #1
 8000cba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000cbe:	4a0b      	ldr	r2, [pc, #44]	; (8000cec <cubemx_transport_read+0xa0>)
 8000cc0:	6013      	str	r3, [r2, #0]
        wrote++;
 8000cc2:	69bb      	ldr	r3, [r7, #24]
 8000cc4:	3301      	adds	r3, #1
 8000cc6:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8000cc8:	4b08      	ldr	r3, [pc, #32]	; (8000cec <cubemx_transport_read+0xa0>)
 8000cca:	681a      	ldr	r2, [r3, #0]
 8000ccc:	4b06      	ldr	r3, [pc, #24]	; (8000ce8 <cubemx_transport_read+0x9c>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	d003      	beq.n	8000cdc <cubemx_transport_read+0x90>
 8000cd4:	69ba      	ldr	r2, [r7, #24]
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d3e3      	bcc.n	8000ca4 <cubemx_transport_read+0x58>
    }
    
    return wrote;
 8000cdc:	69bb      	ldr	r3, [r7, #24]
}
 8000cde:	4618      	mov	r0, r3
 8000ce0:	3720      	adds	r7, #32
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	200049c0 	.word	0x200049c0
 8000cec:	200049bc 	.word	0x200049bc
 8000cf0:	200041bc 	.word	0x200041bc

08000cf4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000cf8:	4a04      	ldr	r2, [pc, #16]	; (8000d0c <MX_FREERTOS_Init+0x18>)
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	4804      	ldr	r0, [pc, #16]	; (8000d10 <MX_FREERTOS_Init+0x1c>)
 8000cfe:	f009 fd2d 	bl	800a75c <osThreadNew>
 8000d02:	4603      	mov	r3, r0
 8000d04:	4a03      	ldr	r2, [pc, #12]	; (8000d14 <MX_FREERTOS_Init+0x20>)
 8000d06:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000d08:	bf00      	nop
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	0801d508 	.word	0x0801d508
 8000d10:	08000dd1 	.word	0x08000dd1
 8000d14:	20004a28 	.word	0x20004a28

08000d18 <service_callback>:
  * @param  argument: Not used
  * @retval None
  */
// サービスのコールバック関数を定義
void service_callback(const void *request, void *response)
{
 8000d18:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000d1c:	b084      	sub	sp, #16
 8000d1e:	af00      	add	r7, sp, #0
 8000d20:	6078      	str	r0, [r7, #4]
 8000d22:	6039      	str	r1, [r7, #0]
	// リクエストとレスポンスを適切な型にキャスト
	custom_test_msgs__srv__AddThreeInts_Request *_req = (custom_test_msgs__srv__AddThreeInts_Request *)request;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	60fb      	str	r3, [r7, #12]
	custom_test_msgs__srv__AddThreeInts_Response *_res = (custom_test_msgs__srv__AddThreeInts_Response *)response;
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	60bb      	str	r3, [r7, #8]
	// 1秒スリープ（重い処理の代わり）
	osDelay(1000);
 8000d2c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d30:	f009 fdba 	bl	800a8a8 <osDelay>
	// レスポンスに合計値をセット
	_res->sum = _req->a + _req->b + _req->c;
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000d40:	1884      	adds	r4, r0, r2
 8000d42:	eb41 0503 	adc.w	r5, r1, r3
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8000d4c:	eb14 0802 	adds.w	r8, r4, r2
 8000d50:	eb45 0903 	adc.w	r9, r5, r3
 8000d54:	68bb      	ldr	r3, [r7, #8]
 8000d56:	e9c3 8900 	strd	r8, r9, [r3]
}
 8000d5a:	bf00      	nop
 8000d5c:	3710      	adds	r7, #16
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08000d64 <subscription_callback>:

void subscription_callback(const void * msgin)
{
 8000d64:	b5b0      	push	{r4, r5, r7, lr}
 8000d66:	b08a      	sub	sp, #40	; 0x28
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
	 // Cast received message to used type
	  const geometry_msgs__msg__Twist * sub = (const geometry_msgs__msg__Twist *)msgin;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	627b      	str	r3, [r7, #36]	; 0x24

	  char hearing[] = "I'm hearing from f7";
 8000d70:	4b12      	ldr	r3, [pc, #72]	; (8000dbc <subscription_callback+0x58>)
 8000d72:	f107 040c 	add.w	r4, r7, #12
 8000d76:	461d      	mov	r5, r3
 8000d78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d7c:	682b      	ldr	r3, [r5, #0]
 8000d7e:	6023      	str	r3, [r4, #0]
	  rosidl_runtime_c__String__assignn(&pub.data, hearing, sizeof(hearing));
 8000d80:	f107 030c 	add.w	r3, r7, #12
 8000d84:	2214      	movs	r2, #20
 8000d86:	4619      	mov	r1, r3
 8000d88:	480d      	ldr	r0, [pc, #52]	; (8000dc0 <subscription_callback+0x5c>)
 8000d8a:	f012 fd05 	bl	8013798 <rosidl_runtime_c__String__assignn>

	  //データのpublish
	  RCSOFTCHECK(rcl_publish(&publisher, &pub, NULL));
 8000d8e:	2200      	movs	r2, #0
 8000d90:	490b      	ldr	r1, [pc, #44]	; (8000dc0 <subscription_callback+0x5c>)
 8000d92:	480c      	ldr	r0, [pc, #48]	; (8000dc4 <subscription_callback+0x60>)
 8000d94:	f00f f91a 	bl	800ffcc <rcl_publish>
 8000d98:	6238      	str	r0, [r7, #32]
 8000d9a:	6a3b      	ldr	r3, [r7, #32]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d004      	beq.n	8000daa <subscription_callback+0x46>
 8000da0:	6a3a      	ldr	r2, [r7, #32]
 8000da2:	21aa      	movs	r1, #170	; 0xaa
 8000da4:	4808      	ldr	r0, [pc, #32]	; (8000dc8 <subscription_callback+0x64>)
 8000da6:	f01b f9a1 	bl	801c0ec <iprintf>

	  HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_RESET);
 8000daa:	2200      	movs	r2, #0
 8000dac:	2180      	movs	r1, #128	; 0x80
 8000dae:	4807      	ldr	r0, [pc, #28]	; (8000dcc <subscription_callback+0x68>)
 8000db0:	f001 fdea 	bl	8002988 <HAL_GPIO_WritePin>
}
 8000db4:	bf00      	nop
 8000db6:	3728      	adds	r7, #40	; 0x28
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bdb0      	pop	{r4, r5, r7, pc}
 8000dbc:	0801d3c0 	.word	0x0801d3c0
 8000dc0:	20004a18 	.word	0x20004a18
 8000dc4:	20004a24 	.word	0x20004a24
 8000dc8:	0801d394 	.word	0x0801d394
 8000dcc:	40020400 	.word	0x40020400

08000dd0 <StartDefaultTask>:
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000dd0:	b5b0      	push	{r4, r5, r7, lr}
 8000dd2:	b0ec      	sub	sp, #432	; 0x1b0
 8000dd4:	af02      	add	r7, sp, #8
 8000dd6:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8000dda:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8000dde:	6018      	str	r0, [r3, #0]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000de0:	f00c fa44 	bl	800d26c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */
  // micro-ROSの初期化
  	printf("start default task");
 8000de4:	48b8      	ldr	r0, [pc, #736]	; (80010c8 <StartDefaultTask+0x2f8>)
 8000de6:	f01b f981 	bl	801c0ec <iprintf>
  	rmw_uros_set_custom_transport(
 8000dea:	4bb8      	ldr	r3, [pc, #736]	; (80010cc <StartDefaultTask+0x2fc>)
 8000dec:	9301      	str	r3, [sp, #4]
 8000dee:	4bb8      	ldr	r3, [pc, #736]	; (80010d0 <StartDefaultTask+0x300>)
 8000df0:	9300      	str	r3, [sp, #0]
 8000df2:	4bb8      	ldr	r3, [pc, #736]	; (80010d4 <StartDefaultTask+0x304>)
 8000df4:	4ab8      	ldr	r2, [pc, #736]	; (80010d8 <StartDefaultTask+0x308>)
 8000df6:	49b9      	ldr	r1, [pc, #740]	; (80010dc <StartDefaultTask+0x30c>)
 8000df8:	2001      	movs	r0, #1
 8000dfa:	f010 fea3 	bl	8011b44 <rmw_uros_set_custom_transport>
  	    cubemx_transport_open,
  	    cubemx_transport_close,
  	    cubemx_transport_write,
  	    cubemx_transport_read);

  	rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 8000dfe:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 8000e02:	4618      	mov	r0, r3
 8000e04:	f010 fb34 	bl	8011470 <rcutils_get_zero_initialized_allocator>
  	freeRTOS_allocator.allocate = microros_allocate;
 8000e08:	4bb5      	ldr	r3, [pc, #724]	; (80010e0 <StartDefaultTask+0x310>)
 8000e0a:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
  	freeRTOS_allocator.deallocate = microros_deallocate;
 8000e0e:	4bb5      	ldr	r3, [pc, #724]	; (80010e4 <StartDefaultTask+0x314>)
 8000e10:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  	freeRTOS_allocator.reallocate = microros_reallocate;
 8000e14:	4bb4      	ldr	r3, [pc, #720]	; (80010e8 <StartDefaultTask+0x318>)
 8000e16:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
  	freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 8000e1a:	4bb4      	ldr	r3, [pc, #720]	; (80010ec <StartDefaultTask+0x31c>)
 8000e1c:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
  	if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 8000e20:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 8000e24:	4618      	mov	r0, r3
 8000e26:	f010 fb31 	bl	801148c <rcutils_set_default_allocator>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	f083 0301 	eor.w	r3, r3, #1
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d003      	beq.n	8000e3e <StartDefaultTask+0x6e>
  		printf("Error on default allocators (line %d)\n", __LINE__);
 8000e36:	21c4      	movs	r1, #196	; 0xc4
 8000e38:	48ad      	ldr	r0, [pc, #692]	; (80010f0 <StartDefaultTask+0x320>)
 8000e3a:	f01b f957 	bl	801c0ec <iprintf>
  	}

      // ここからサービスサーバの実装
  	setvbuf(stdout, NULL, _IONBF, BUFSIZ);
 8000e3e:	4bad      	ldr	r3, [pc, #692]	; (80010f4 <StartDefaultTask+0x324>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	6898      	ldr	r0, [r3, #8]
 8000e44:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e48:	2202      	movs	r2, #2
 8000e4a:	2100      	movs	r1, #0
 8000e4c:	f01b f960 	bl	801c110 <setvbuf>
  	rcl_init_options_t init_options = rcl_get_zero_initialized_init_options();
 8000e50:	f00e fd3c 	bl	800f8cc <rcl_get_zero_initialized_init_options>
 8000e54:	4603      	mov	r3, r0
 8000e56:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  	rcl_allocator_t allocator = rcl_get_default_allocator();
 8000e5a:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f010 fb32 	bl	80114c8 <rcutils_get_default_allocator>
  	rclc_support_t support;
  	rcl_node_t node = rcl_get_zero_initialized_node();
 8000e64:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f00e fe37 	bl	800fadc <rcl_get_zero_initialized_node>
  	rcl_service_t service = rcl_get_zero_initialized_service();
 8000e6e:	f00f f8f3 	bl	8010058 <rcl_get_zero_initialized_service>
 8000e72:	4603      	mov	r3, r0
 8000e74:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  	publisher = rcl_get_zero_initialized_publisher();
 8000e78:	f00e ffda 	bl	800fe30 <rcl_get_zero_initialized_publisher>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	4a9e      	ldr	r2, [pc, #632]	; (80010f8 <StartDefaultTask+0x328>)
 8000e80:	6013      	str	r3, [r2, #0]
  	rcl_subscription_t subscriber = rcl_get_zero_initialized_subscription();
 8000e82:	f00f fa0d 	bl	80102a0 <rcl_get_zero_initialized_subscription>
 8000e86:	4603      	mov	r3, r0
 8000e88:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  	rclc_executor_t executor = rclc_executor_get_zero_initialized_executor();
 8000e8c:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8000e90:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8000e94:	4618      	mov	r0, r3
 8000e96:	f00f fe93 	bl	8010bc0 <rclc_executor_get_zero_initialized_executor>
  	rcl_node_options_t node_ops = rcl_node_get_default_options();
 8000e9a:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8000e9e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f00e ff94 	bl	800fdd0 <rcl_node_get_default_options>

  	RCCHECK(rcl_init_options_init(&init_options, allocator));
 8000ea8:	f507 74b4 	add.w	r4, r7, #360	; 0x168
 8000eac:	466a      	mov	r2, sp
 8000eae:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 8000eb2:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000eb6:	e882 0003 	stmia.w	r2, {r0, r1}
 8000eba:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 8000ebe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ec0:	4620      	mov	r0, r4
 8000ec2:	f00e fd05 	bl	800f8d0 <rcl_init_options_init>
 8000ec6:	f8c7 01a4 	str.w	r0, [r7, #420]	; 0x1a4
 8000eca:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d005      	beq.n	8000ede <StartDefaultTask+0x10e>
 8000ed2:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 8000ed6:	21d3      	movs	r1, #211	; 0xd3
 8000ed8:	4888      	ldr	r0, [pc, #544]	; (80010fc <StartDefaultTask+0x32c>)
 8000eda:	f01b f907 	bl	801c0ec <iprintf>
      // ROS_DOMAIN_IDの設定。今回は123としてる。
  	RCCHECK(rcl_init_options_set_domain_id(&init_options, 0));
 8000ede:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f00e fdf1 	bl	800facc <rcl_init_options_set_domain_id>
 8000eea:	f8c7 01a0 	str.w	r0, [r7, #416]	; 0x1a0
 8000eee:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d005      	beq.n	8000f02 <StartDefaultTask+0x132>
 8000ef6:	f8d7 21a0 	ldr.w	r2, [r7, #416]	; 0x1a0
 8000efa:	21d5      	movs	r1, #213	; 0xd5
 8000efc:	487f      	ldr	r0, [pc, #508]	; (80010fc <StartDefaultTask+0x32c>)
 8000efe:	f01b f8f5 	bl	801c0ec <iprintf>
  	rclc_support_init_with_options(&support, 0, NULL, &init_options, &allocator);
 8000f02:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8000f06:	f507 7090 	add.w	r0, r7, #288	; 0x120
 8000f0a:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 8000f0e:	9300      	str	r3, [sp, #0]
 8000f10:	4613      	mov	r3, r2
 8000f12:	2200      	movs	r2, #0
 8000f14:	2100      	movs	r1, #0
 8000f16:	f010 f983 	bl	8011220 <rclc_support_init_with_options>
      // ノードの作成
  	RCCHECK(rclc_node_init_with_options(&node, "f7_node", "", &support, &node_ops));
 8000f1a:	f507 7290 	add.w	r2, r7, #288	; 0x120
 8000f1e:	f507 708c 	add.w	r0, r7, #280	; 0x118
 8000f22:	f107 0320 	add.w	r3, r7, #32
 8000f26:	9300      	str	r3, [sp, #0]
 8000f28:	4613      	mov	r3, r2
 8000f2a:	4a75      	ldr	r2, [pc, #468]	; (8001100 <StartDefaultTask+0x330>)
 8000f2c:	4975      	ldr	r1, [pc, #468]	; (8001104 <StartDefaultTask+0x334>)
 8000f2e:	f010 f9ad 	bl	801128c <rclc_node_init_with_options>
 8000f32:	f8c7 019c 	str.w	r0, [r7, #412]	; 0x19c
 8000f36:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d005      	beq.n	8000f4a <StartDefaultTask+0x17a>
 8000f3e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000f42:	21d8      	movs	r1, #216	; 0xd8
 8000f44:	486d      	ldr	r0, [pc, #436]	; (80010fc <StartDefaultTask+0x32c>)
 8000f46:	f01b f8d1 	bl	801c0ec <iprintf>
      // サービスの作成
  	RCCHECK(rclc_service_init_default(&service, &node, ROSIDL_GET_SRV_TYPE_SUPPORT(custom_test_msgs, srv, AddThreeInts), "add_three_ints"));
 8000f4a:	f00c feef 	bl	800dd2c <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts>
 8000f4e:	4602      	mov	r2, r0
 8000f50:	f507 718c 	add.w	r1, r7, #280	; 0x118
 8000f54:	f507 708a 	add.w	r0, r7, #276	; 0x114
 8000f58:	4b6b      	ldr	r3, [pc, #428]	; (8001108 <StartDefaultTask+0x338>)
 8000f5a:	f010 fa0d 	bl	8011378 <rclc_service_init_default>
 8000f5e:	f8c7 0198 	str.w	r0, [r7, #408]	; 0x198
 8000f62:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d005      	beq.n	8000f76 <StartDefaultTask+0x1a6>
 8000f6a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000f6e:	21da      	movs	r1, #218	; 0xda
 8000f70:	4862      	ldr	r0, [pc, #392]	; (80010fc <StartDefaultTask+0x32c>)
 8000f72:	f01b f8bb 	bl	801c0ec <iprintf>

  	 //publisherの作成
	RCCHECK(rclc_publisher_init_default(
 8000f76:	f012 fc9f 	bl	80138b8 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String>
 8000f7a:	4602      	mov	r2, r0
 8000f7c:	f507 718c 	add.w	r1, r7, #280	; 0x118
 8000f80:	4b62      	ldr	r3, [pc, #392]	; (800110c <StartDefaultTask+0x33c>)
 8000f82:	485d      	ldr	r0, [pc, #372]	; (80010f8 <StartDefaultTask+0x328>)
 8000f84:	f010 f9be 	bl	8011304 <rclc_publisher_init_default>
 8000f88:	f8c7 0194 	str.w	r0, [r7, #404]	; 0x194
 8000f8c:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d005      	beq.n	8000fa0 <StartDefaultTask+0x1d0>
 8000f94:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8000f98:	21dd      	movs	r1, #221	; 0xdd
 8000f9a:	4858      	ldr	r0, [pc, #352]	; (80010fc <StartDefaultTask+0x32c>)
 8000f9c:	f01b f8a6 	bl	801c0ec <iprintf>
	  &node,
	  ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, String),
	  "/from_f767zi"));

	 //subscriberの作成
		RCCHECK(rclc_subscription_init_default(
 8000fa0:	f00c ffdc 	bl	800df5c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8000fa4:	4602      	mov	r2, r0
 8000fa6:	f507 718c 	add.w	r1, r7, #280	; 0x118
 8000faa:	f507 7088 	add.w	r0, r7, #272	; 0x110
 8000fae:	4b58      	ldr	r3, [pc, #352]	; (8001110 <StartDefaultTask+0x340>)
 8000fb0:	f010 fa1c 	bl	80113ec <rclc_subscription_init_default>
 8000fb4:	f8c7 0190 	str.w	r0, [r7, #400]	; 0x190
 8000fb8:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d005      	beq.n	8000fcc <StartDefaultTask+0x1fc>
 8000fc0:	f8d7 2190 	ldr.w	r2, [r7, #400]	; 0x190
 8000fc4:	21e4      	movs	r1, #228	; 0xe4
 8000fc6:	484d      	ldr	r0, [pc, #308]	; (80010fc <StartDefaultTask+0x32c>)
 8000fc8:	f01b f890 	bl	801c0ec <iprintf>
		  &subscriber,
		  &node,
		  ROSIDL_GET_MSG_TYPE_SUPPORT(geometry_msgs, msg, Twist),
		  "/cmd_ras"));
      // エグゼキューターの作成。三番目の引数はextecuterに登録するコールバック関数の数。
  	RCCHECK(rclc_executor_init(&executor, &support.context, 2, &allocator));
 8000fcc:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 8000fd0:	f507 7190 	add.w	r1, r7, #288	; 0x120
 8000fd4:	f107 0088 	add.w	r0, r7, #136	; 0x88
 8000fd8:	2202      	movs	r2, #2
 8000fda:	f00f fdfd 	bl	8010bd8 <rclc_executor_init>
 8000fde:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
 8000fe2:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d005      	beq.n	8000ff6 <StartDefaultTask+0x226>
 8000fea:	f8d7 218c 	ldr.w	r2, [r7, #396]	; 0x18c
 8000fee:	21ea      	movs	r1, #234	; 0xea
 8000ff0:	4842      	ldr	r0, [pc, #264]	; (80010fc <StartDefaultTask+0x32c>)
 8000ff2:	f01b f87b 	bl	801c0ec <iprintf>

      // エグゼキューターにサービスを追加
  	RCCHECK(rclc_executor_add_service(&executor, &service, &req, &res, &service_callback));
 8000ff6:	f507 718a 	add.w	r1, r7, #276	; 0x114
 8000ffa:	f107 0088 	add.w	r0, r7, #136	; 0x88
 8000ffe:	4b45      	ldr	r3, [pc, #276]	; (8001114 <StartDefaultTask+0x344>)
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	4b45      	ldr	r3, [pc, #276]	; (8001118 <StartDefaultTask+0x348>)
 8001004:	4a45      	ldr	r2, [pc, #276]	; (800111c <StartDefaultTask+0x34c>)
 8001006:	f00f fea1 	bl	8010d4c <rclc_executor_add_service>
 800100a:	f8c7 0188 	str.w	r0, [r7, #392]	; 0x188
 800100e:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001012:	2b00      	cmp	r3, #0
 8001014:	d005      	beq.n	8001022 <StartDefaultTask+0x252>
 8001016:	f8d7 2188 	ldr.w	r2, [r7, #392]	; 0x188
 800101a:	21ed      	movs	r1, #237	; 0xed
 800101c:	4837      	ldr	r0, [pc, #220]	; (80010fc <StartDefaultTask+0x32c>)
 800101e:	f01b f865 	bl	801c0ec <iprintf>
  	RCCHECK(rclc_executor_add_subscription(
 8001022:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8001026:	f107 0088 	add.w	r0, r7, #136	; 0x88
 800102a:	2300      	movs	r3, #0
 800102c:	9300      	str	r3, [sp, #0]
 800102e:	4b3c      	ldr	r3, [pc, #240]	; (8001120 <StartDefaultTask+0x350>)
 8001030:	4a3c      	ldr	r2, [pc, #240]	; (8001124 <StartDefaultTask+0x354>)
 8001032:	f00f fe4d 	bl	8010cd0 <rclc_executor_add_subscription>
 8001036:	f8c7 0184 	str.w	r0, [r7, #388]	; 0x184
 800103a:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 800103e:	2b00      	cmp	r3, #0
 8001040:	d005      	beq.n	800104e <StartDefaultTask+0x27e>
 8001042:	f8d7 2184 	ldr.w	r2, [r7, #388]	; 0x184
 8001046:	21ee      	movs	r1, #238	; 0xee
 8001048:	482c      	ldr	r0, [pc, #176]	; (80010fc <StartDefaultTask+0x32c>)
 800104a:	f01b f84f 	bl	801c0ec <iprintf>
  		  &executor, &subscriber, &sub,
  		  &subscription_callback, ON_NEW_DATA));

    //配列データを扱うときの処理
    rosidl_runtime_c__String__init(&pub);
 800104e:	4836      	ldr	r0, [pc, #216]	; (8001128 <StartDefaultTask+0x358>)
 8001050:	f012 fb44 	bl	80136dc <rosidl_runtime_c__String__init>
    char hello[] = "Hello world from f7";
 8001054:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8001058:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800105c:	4a33      	ldr	r2, [pc, #204]	; (800112c <StartDefaultTask+0x35c>)
 800105e:	461c      	mov	r4, r3
 8001060:	4615      	mov	r5, r2
 8001062:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001064:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001066:	682b      	ldr	r3, [r5, #0]
 8001068:	6023      	str	r3, [r4, #0]
    rosidl_runtime_c__String__assignn(&pub.data, hello, sizeof(hello));
 800106a:	f107 030c 	add.w	r3, r7, #12
 800106e:	2214      	movs	r2, #20
 8001070:	4619      	mov	r1, r3
 8001072:	482d      	ldr	r0, [pc, #180]	; (8001128 <StartDefaultTask+0x358>)
 8001074:	f012 fb90 	bl	8013798 <rosidl_runtime_c__String__assignn>

    RCSOFTCHECK(rcl_publish(&publisher, &pub, NULL));
 8001078:	2200      	movs	r2, #0
 800107a:	492b      	ldr	r1, [pc, #172]	; (8001128 <StartDefaultTask+0x358>)
 800107c:	481e      	ldr	r0, [pc, #120]	; (80010f8 <StartDefaultTask+0x328>)
 800107e:	f00e ffa5 	bl	800ffcc <rcl_publish>
 8001082:	f8c7 0180 	str.w	r0, [r7, #384]	; 0x180
 8001086:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800108a:	2b00      	cmp	r3, #0
 800108c:	d005      	beq.n	800109a <StartDefaultTask+0x2ca>
 800108e:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 8001092:	21f7      	movs	r1, #247	; 0xf7
 8001094:	4826      	ldr	r0, [pc, #152]	; (8001130 <StartDefaultTask+0x360>)
 8001096:	f01b f829 	bl	801c0ec <iprintf>

    //初期化
    HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
 800109a:	2201      	movs	r2, #1
 800109c:	2180      	movs	r1, #128	; 0x80
 800109e:	4825      	ldr	r0, [pc, #148]	; (8001134 <StartDefaultTask+0x364>)
 80010a0:	f001 fc72 	bl	8002988 <HAL_GPIO_WritePin>
  /* Infinite loop */
  for(;;)
  {
	  // エグゼキューターを実行してリクエストを処理
	  rclc_executor_spin_some(&executor, RCL_MS_TO_NS(100));
 80010a4:	f107 0188 	add.w	r1, r7, #136	; 0x88
 80010a8:	a305      	add	r3, pc, #20	; (adr r3, 80010c0 <StartDefaultTask+0x2f0>)
 80010aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ae:	4608      	mov	r0, r1
 80010b0:	f010 f87c 	bl	80111ac <rclc_executor_spin_some>

	  osDelay(100);
 80010b4:	2064      	movs	r0, #100	; 0x64
 80010b6:	f009 fbf7 	bl	800a8a8 <osDelay>
	  rclc_executor_spin_some(&executor, RCL_MS_TO_NS(100));
 80010ba:	e7f3      	b.n	80010a4 <StartDefaultTask+0x2d4>
 80010bc:	f3af 8000 	nop.w
 80010c0:	05f5e100 	.word	0x05f5e100
 80010c4:	00000000 	.word	0x00000000
 80010c8:	0801d3d4 	.word	0x0801d3d4
 80010cc:	08000c4d 	.word	0x08000c4d
 80010d0:	08000bed 	.word	0x08000bed
 80010d4:	08000bcd 	.word	0x08000bcd
 80010d8:	08000ba1 	.word	0x08000ba1
 80010dc:	200079c4 	.word	0x200079c4
 80010e0:	0800130d 	.word	0x0800130d
 80010e4:	08001351 	.word	0x08001351
 80010e8:	08001389 	.word	0x08001389
 80010ec:	080013f5 	.word	0x080013f5
 80010f0:	0801d3e8 	.word	0x0801d3e8
 80010f4:	20000580 	.word	0x20000580
 80010f8:	20004a24 	.word	0x20004a24
 80010fc:	0801d410 	.word	0x0801d410
 8001100:	0801d43c 	.word	0x0801d43c
 8001104:	0801d440 	.word	0x0801d440
 8001108:	0801d448 	.word	0x0801d448
 800110c:	0801d458 	.word	0x0801d458
 8001110:	0801d468 	.word	0x0801d468
 8001114:	08000d19 	.word	0x08000d19
 8001118:	200049e0 	.word	0x200049e0
 800111c:	200049c8 	.word	0x200049c8
 8001120:	08000d65 	.word	0x08000d65
 8001124:	200049e8 	.word	0x200049e8
 8001128:	20004a18 	.word	0x20004a18
 800112c:	0801d474 	.word	0x0801d474
 8001130:	0801d394 	.word	0x0801d394
 8001134:	40020400 	.word	0x40020400

08001138 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b08a      	sub	sp, #40	; 0x28
 800113c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113e:	f107 0314 	add.w	r3, r7, #20
 8001142:	2200      	movs	r2, #0
 8001144:	601a      	str	r2, [r3, #0]
 8001146:	605a      	str	r2, [r3, #4]
 8001148:	609a      	str	r2, [r3, #8]
 800114a:	60da      	str	r2, [r3, #12]
 800114c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800114e:	4b23      	ldr	r3, [pc, #140]	; (80011dc <MX_GPIO_Init+0xa4>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001152:	4a22      	ldr	r2, [pc, #136]	; (80011dc <MX_GPIO_Init+0xa4>)
 8001154:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001158:	6313      	str	r3, [r2, #48]	; 0x30
 800115a:	4b20      	ldr	r3, [pc, #128]	; (80011dc <MX_GPIO_Init+0xa4>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001162:	613b      	str	r3, [r7, #16]
 8001164:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001166:	4b1d      	ldr	r3, [pc, #116]	; (80011dc <MX_GPIO_Init+0xa4>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116a:	4a1c      	ldr	r2, [pc, #112]	; (80011dc <MX_GPIO_Init+0xa4>)
 800116c:	f043 0308 	orr.w	r3, r3, #8
 8001170:	6313      	str	r3, [r2, #48]	; 0x30
 8001172:	4b1a      	ldr	r3, [pc, #104]	; (80011dc <MX_GPIO_Init+0xa4>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001176:	f003 0308 	and.w	r3, r3, #8
 800117a:	60fb      	str	r3, [r7, #12]
 800117c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800117e:	4b17      	ldr	r3, [pc, #92]	; (80011dc <MX_GPIO_Init+0xa4>)
 8001180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001182:	4a16      	ldr	r2, [pc, #88]	; (80011dc <MX_GPIO_Init+0xa4>)
 8001184:	f043 0301 	orr.w	r3, r3, #1
 8001188:	6313      	str	r3, [r2, #48]	; 0x30
 800118a:	4b14      	ldr	r3, [pc, #80]	; (80011dc <MX_GPIO_Init+0xa4>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118e:	f003 0301 	and.w	r3, r3, #1
 8001192:	60bb      	str	r3, [r7, #8]
 8001194:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001196:	4b11      	ldr	r3, [pc, #68]	; (80011dc <MX_GPIO_Init+0xa4>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119a:	4a10      	ldr	r2, [pc, #64]	; (80011dc <MX_GPIO_Init+0xa4>)
 800119c:	f043 0302 	orr.w	r3, r3, #2
 80011a0:	6313      	str	r3, [r2, #48]	; 0x30
 80011a2:	4b0e      	ldr	r3, [pc, #56]	; (80011dc <MX_GPIO_Init+0xa4>)
 80011a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a6:	f003 0302 	and.w	r3, r3, #2
 80011aa:	607b      	str	r3, [r7, #4]
 80011ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80011ae:	2200      	movs	r2, #0
 80011b0:	2180      	movs	r1, #128	; 0x80
 80011b2:	480b      	ldr	r0, [pc, #44]	; (80011e0 <MX_GPIO_Init+0xa8>)
 80011b4:	f001 fbe8 	bl	8002988 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80011b8:	2380      	movs	r3, #128	; 0x80
 80011ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011bc:	2301      	movs	r3, #1
 80011be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c0:	2300      	movs	r3, #0
 80011c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c4:	2300      	movs	r3, #0
 80011c6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80011c8:	f107 0314 	add.w	r3, r7, #20
 80011cc:	4619      	mov	r1, r3
 80011ce:	4804      	ldr	r0, [pc, #16]	; (80011e0 <MX_GPIO_Init+0xa8>)
 80011d0:	f001 fa2e 	bl	8002630 <HAL_GPIO_Init>

}
 80011d4:	bf00      	nop
 80011d6:	3728      	adds	r7, #40	; 0x28
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	40023800 	.word	0x40023800
 80011e0:	40020400 	.word	0x40020400

080011e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011e8:	f000 fcd9 	bl	8001b9e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011ec:	f000 f80e 	bl	800120c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011f0:	f7ff ffa2 	bl	8001138 <MX_GPIO_Init>
  MX_DMA_Init();
 80011f4:	f7ff fcae 	bl	8000b54 <MX_DMA_Init>
  MX_USART3_UART_Init();
 80011f8:	f000 fba8 	bl	800194c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80011fc:	f009 fa44 	bl	800a688 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001200:	f7ff fd78 	bl	8000cf4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001204:	f009 fa74 	bl	800a6f0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001208:	e7fe      	b.n	8001208 <main+0x24>
	...

0800120c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b094      	sub	sp, #80	; 0x50
 8001210:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001212:	f107 031c 	add.w	r3, r7, #28
 8001216:	2234      	movs	r2, #52	; 0x34
 8001218:	2100      	movs	r1, #0
 800121a:	4618      	mov	r0, r3
 800121c:	f01b f996 	bl	801c54c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001220:	f107 0308 	add.w	r3, r7, #8
 8001224:	2200      	movs	r2, #0
 8001226:	601a      	str	r2, [r3, #0]
 8001228:	605a      	str	r2, [r3, #4]
 800122a:	609a      	str	r2, [r3, #8]
 800122c:	60da      	str	r2, [r3, #12]
 800122e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001230:	4b28      	ldr	r3, [pc, #160]	; (80012d4 <SystemClock_Config+0xc8>)
 8001232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001234:	4a27      	ldr	r2, [pc, #156]	; (80012d4 <SystemClock_Config+0xc8>)
 8001236:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800123a:	6413      	str	r3, [r2, #64]	; 0x40
 800123c:	4b25      	ldr	r3, [pc, #148]	; (80012d4 <SystemClock_Config+0xc8>)
 800123e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001240:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001244:	607b      	str	r3, [r7, #4]
 8001246:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001248:	4b23      	ldr	r3, [pc, #140]	; (80012d8 <SystemClock_Config+0xcc>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a22      	ldr	r2, [pc, #136]	; (80012d8 <SystemClock_Config+0xcc>)
 800124e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001252:	6013      	str	r3, [r2, #0]
 8001254:	4b20      	ldr	r3, [pc, #128]	; (80012d8 <SystemClock_Config+0xcc>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800125c:	603b      	str	r3, [r7, #0]
 800125e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001260:	2301      	movs	r3, #1
 8001262:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001264:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001268:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800126a:	2302      	movs	r3, #2
 800126c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800126e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001272:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001274:	2308      	movs	r3, #8
 8001276:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 360;
 8001278:	f44f 73b4 	mov.w	r3, #360	; 0x168
 800127c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800127e:	2302      	movs	r3, #2
 8001280:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001282:	2302      	movs	r3, #2
 8001284:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001286:	2302      	movs	r3, #2
 8001288:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800128a:	f107 031c 	add.w	r3, r7, #28
 800128e:	4618      	mov	r0, r3
 8001290:	f002 fe4c 	bl	8003f2c <HAL_RCC_OscConfig>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800129a:	f000 f831 	bl	8001300 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800129e:	230f      	movs	r3, #15
 80012a0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012a2:	2302      	movs	r3, #2
 80012a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012a6:	2300      	movs	r3, #0
 80012a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80012aa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80012ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80012b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012b4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80012b6:	f107 0308 	add.w	r3, r7, #8
 80012ba:	2105      	movs	r1, #5
 80012bc:	4618      	mov	r0, r3
 80012be:	f003 f8e3 	bl	8004488 <HAL_RCC_ClockConfig>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80012c8:	f000 f81a 	bl	8001300 <Error_Handler>
  }
}
 80012cc:	bf00      	nop
 80012ce:	3750      	adds	r7, #80	; 0x50
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	40023800 	.word	0x40023800
 80012d8:	40007000 	.word	0x40007000

080012dc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a04      	ldr	r2, [pc, #16]	; (80012fc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d101      	bne.n	80012f2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80012ee:	f000 fc63 	bl	8001bb8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80012f2:	bf00      	nop
 80012f4:	3708      	adds	r7, #8
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	40010000 	.word	0x40010000

08001300 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001304:	b672      	cpsid	i
}
 8001306:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001308:	e7fe      	b.n	8001308 <Error_Handler+0x8>
	...

0800130c <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
 8001314:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8001316:	4b0c      	ldr	r3, [pc, #48]	; (8001348 <microros_allocate+0x3c>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	461a      	mov	r2, r3
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	4413      	add	r3, r2
 8001320:	461a      	mov	r2, r3
 8001322:	4b09      	ldr	r3, [pc, #36]	; (8001348 <microros_allocate+0x3c>)
 8001324:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8001326:	4b09      	ldr	r3, [pc, #36]	; (800134c <microros_allocate+0x40>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	461a      	mov	r2, r3
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	4413      	add	r3, r2
 8001330:	461a      	mov	r2, r3
 8001332:	4b06      	ldr	r3, [pc, #24]	; (800134c <microros_allocate+0x40>)
 8001334:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 8001336:	6878      	ldr	r0, [r7, #4]
 8001338:	f7ff f9b8 	bl	80006ac <pvPortMallocMicroROS>
 800133c:	4603      	mov	r3, r0
}
 800133e:	4618      	mov	r0, r3
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	20007968 	.word	0x20007968
 800134c:	2000796c 	.word	0x2000796c

08001350 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d00c      	beq.n	800137a <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f7ff facb 	bl	80008fc <getBlockSize>
 8001366:	4603      	mov	r3, r0
 8001368:	4a06      	ldr	r2, [pc, #24]	; (8001384 <microros_deallocate+0x34>)
 800136a:	6812      	ldr	r2, [r2, #0]
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	461a      	mov	r2, r3
 8001370:	4b04      	ldr	r3, [pc, #16]	; (8001384 <microros_deallocate+0x34>)
 8001372:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 8001374:	6878      	ldr	r0, [r7, #4]
 8001376:	f7ff fa63 	bl	8000840 <vPortFreeMicroROS>
  }
}
 800137a:	bf00      	nop
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	2000796c 	.word	0x2000796c

08001388 <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	60f8      	str	r0, [r7, #12]
 8001390:	60b9      	str	r1, [r7, #8]
 8001392:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8001394:	4b15      	ldr	r3, [pc, #84]	; (80013ec <microros_reallocate+0x64>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	461a      	mov	r2, r3
 800139a:	68bb      	ldr	r3, [r7, #8]
 800139c:	4413      	add	r3, r2
 800139e:	461a      	mov	r2, r3
 80013a0:	4b12      	ldr	r3, [pc, #72]	; (80013ec <microros_reallocate+0x64>)
 80013a2:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 80013a4:	4b12      	ldr	r3, [pc, #72]	; (80013f0 <microros_reallocate+0x68>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	461a      	mov	r2, r3
 80013aa:	68bb      	ldr	r3, [r7, #8]
 80013ac:	4413      	add	r3, r2
 80013ae:	461a      	mov	r2, r3
 80013b0:	4b0f      	ldr	r3, [pc, #60]	; (80013f0 <microros_reallocate+0x68>)
 80013b2:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d104      	bne.n	80013c4 <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 80013ba:	68b8      	ldr	r0, [r7, #8]
 80013bc:	f7ff f976 	bl	80006ac <pvPortMallocMicroROS>
 80013c0:	4603      	mov	r3, r0
 80013c2:	e00e      	b.n	80013e2 <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 80013c4:	68f8      	ldr	r0, [r7, #12]
 80013c6:	f7ff fa99 	bl	80008fc <getBlockSize>
 80013ca:	4603      	mov	r3, r0
 80013cc:	4a08      	ldr	r2, [pc, #32]	; (80013f0 <microros_reallocate+0x68>)
 80013ce:	6812      	ldr	r2, [r2, #0]
 80013d0:	1ad3      	subs	r3, r2, r3
 80013d2:	461a      	mov	r2, r3
 80013d4:	4b06      	ldr	r3, [pc, #24]	; (80013f0 <microros_reallocate+0x68>)
 80013d6:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 80013d8:	68b9      	ldr	r1, [r7, #8]
 80013da:	68f8      	ldr	r0, [r7, #12]
 80013dc:	f7ff faac 	bl	8000938 <pvPortReallocMicroROS>
 80013e0:	4603      	mov	r3, r0
  }
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3710      	adds	r7, #16
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	20007968 	.word	0x20007968
 80013f0:	2000796c 	.word	0x2000796c

080013f4 <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	60f8      	str	r0, [r7, #12]
 80013fc:	60b9      	str	r1, [r7, #8]
 80013fe:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	68ba      	ldr	r2, [r7, #8]
 8001404:	fb02 f303 	mul.w	r3, r2, r3
 8001408:	4a0c      	ldr	r2, [pc, #48]	; (800143c <microros_zero_allocate+0x48>)
 800140a:	6812      	ldr	r2, [r2, #0]
 800140c:	4413      	add	r3, r2
 800140e:	461a      	mov	r2, r3
 8001410:	4b0a      	ldr	r3, [pc, #40]	; (800143c <microros_zero_allocate+0x48>)
 8001412:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	68ba      	ldr	r2, [r7, #8]
 8001418:	fb02 f303 	mul.w	r3, r2, r3
 800141c:	4a08      	ldr	r2, [pc, #32]	; (8001440 <microros_zero_allocate+0x4c>)
 800141e:	6812      	ldr	r2, [r2, #0]
 8001420:	4413      	add	r3, r2
 8001422:	461a      	mov	r2, r3
 8001424:	4b06      	ldr	r3, [pc, #24]	; (8001440 <microros_zero_allocate+0x4c>)
 8001426:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 8001428:	68b9      	ldr	r1, [r7, #8]
 800142a:	68f8      	ldr	r0, [r7, #12]
 800142c:	f7ff fab1 	bl	8000992 <pvPortCallocMicroROS>
 8001430:	4603      	mov	r3, r0
 8001432:	4618      	mov	r0, r3
 8001434:	3710      	adds	r7, #16
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	20007968 	.word	0x20007968
 8001440:	2000796c 	.word	0x2000796c
 8001444:	00000000 	.word	0x00000000

08001448 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 8001448:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800144c:	b086      	sub	sp, #24
 800144e:	af00      	add	r7, sp, #0
 8001450:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001454:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 8001456:	2300      	movs	r3, #0
 8001458:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 800145a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800145e:	a320      	add	r3, pc, #128	; (adr r3, 80014e0 <UTILS_NanosecondsToTimespec+0x98>)
 8001460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001464:	f7fe ff54 	bl	8000310 <__aeabi_ldivmod>
 8001468:	4602      	mov	r2, r0
 800146a:	460b      	mov	r3, r1
 800146c:	6879      	ldr	r1, [r7, #4]
 800146e:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 8001472:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001476:	a31a      	add	r3, pc, #104	; (adr r3, 80014e0 <UTILS_NanosecondsToTimespec+0x98>)
 8001478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800147c:	f7fe ff48 	bl	8000310 <__aeabi_ldivmod>
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	2b00      	cmp	r3, #0
 800148a:	da20      	bge.n	80014ce <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	689b      	ldr	r3, [r3, #8]
 8001490:	4a11      	ldr	r2, [pc, #68]	; (80014d8 <UTILS_NanosecondsToTimespec+0x90>)
 8001492:	fb82 1203 	smull	r1, r2, r2, r3
 8001496:	1712      	asrs	r2, r2, #28
 8001498:	17db      	asrs	r3, r3, #31
 800149a:	1ad3      	subs	r3, r2, r3
 800149c:	3301      	adds	r3, #1
 800149e:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014a6:	6979      	ldr	r1, [r7, #20]
 80014a8:	17c8      	asrs	r0, r1, #31
 80014aa:	460c      	mov	r4, r1
 80014ac:	4605      	mov	r5, r0
 80014ae:	ebb2 0804 	subs.w	r8, r2, r4
 80014b2:	eb63 0905 	sbc.w	r9, r3, r5
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	689a      	ldr	r2, [r3, #8]
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	4906      	ldr	r1, [pc, #24]	; (80014dc <UTILS_NanosecondsToTimespec+0x94>)
 80014c4:	fb01 f303 	mul.w	r3, r1, r3
 80014c8:	441a      	add	r2, r3
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	609a      	str	r2, [r3, #8]
    }
}
 80014ce:	bf00      	nop
 80014d0:	3718      	adds	r7, #24
 80014d2:	46bd      	mov	sp, r7
 80014d4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80014d8:	44b82fa1 	.word	0x44b82fa1
 80014dc:	3b9aca00 	.word	0x3b9aca00
 80014e0:	3b9aca00 	.word	0x3b9aca00
 80014e4:	00000000 	.word	0x00000000

080014e8 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 80014e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80014ec:	b08e      	sub	sp, #56	; 0x38
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	6278      	str	r0, [r7, #36]	; 0x24
 80014f2:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 80014f4:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80014f8:	2300      	movs	r3, #0
 80014fa:	6013      	str	r3, [r2, #0]
 80014fc:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 80014fe:	f04f 0200 	mov.w	r2, #0
 8001502:	f04f 0300 	mov.w	r3, #0
 8001506:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 800150a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800150e:	4618      	mov	r0, r3
 8001510:	f00a fcc8 	bl	800bea4 <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 8001514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001516:	17da      	asrs	r2, r3, #31
 8001518:	61bb      	str	r3, [r7, #24]
 800151a:	61fa      	str	r2, [r7, #28]
 800151c:	f04f 0200 	mov.w	r2, #0
 8001520:	f04f 0300 	mov.w	r3, #0
 8001524:	69b9      	ldr	r1, [r7, #24]
 8001526:	000b      	movs	r3, r1
 8001528:	2200      	movs	r2, #0
 800152a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 800152e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001530:	2200      	movs	r2, #0
 8001532:	461c      	mov	r4, r3
 8001534:	4615      	mov	r5, r2
 8001536:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800153a:	1911      	adds	r1, r2, r4
 800153c:	60b9      	str	r1, [r7, #8]
 800153e:	416b      	adcs	r3, r5
 8001540:	60fb      	str	r3, [r7, #12]
 8001542:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001546:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 800154a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800154e:	4602      	mov	r2, r0
 8001550:	460b      	mov	r3, r1
 8001552:	f04f 0400 	mov.w	r4, #0
 8001556:	f04f 0500 	mov.w	r5, #0
 800155a:	015d      	lsls	r5, r3, #5
 800155c:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8001560:	0154      	lsls	r4, r2, #5
 8001562:	4622      	mov	r2, r4
 8001564:	462b      	mov	r3, r5
 8001566:	ebb2 0800 	subs.w	r8, r2, r0
 800156a:	eb63 0901 	sbc.w	r9, r3, r1
 800156e:	f04f 0200 	mov.w	r2, #0
 8001572:	f04f 0300 	mov.w	r3, #0
 8001576:	ea4f 2349 	mov.w	r3, r9, lsl #9
 800157a:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 800157e:	ea4f 2248 	mov.w	r2, r8, lsl #9
 8001582:	4690      	mov	r8, r2
 8001584:	4699      	mov	r9, r3
 8001586:	eb18 0a00 	adds.w	sl, r8, r0
 800158a:	eb49 0b01 	adc.w	fp, r9, r1
 800158e:	f04f 0200 	mov.w	r2, #0
 8001592:	f04f 0300 	mov.w	r3, #0
 8001596:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800159a:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800159e:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80015a2:	ebb2 040a 	subs.w	r4, r2, sl
 80015a6:	603c      	str	r4, [r7, #0]
 80015a8:	eb63 030b 	sbc.w	r3, r3, fp
 80015ac:	607b      	str	r3, [r7, #4]
 80015ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80015b2:	4623      	mov	r3, r4
 80015b4:	181b      	adds	r3, r3, r0
 80015b6:	613b      	str	r3, [r7, #16]
 80015b8:	462b      	mov	r3, r5
 80015ba:	eb41 0303 	adc.w	r3, r1, r3
 80015be:	617b      	str	r3, [r7, #20]
 80015c0:	6a3a      	ldr	r2, [r7, #32]
 80015c2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80015c6:	f7ff ff3f 	bl	8001448 <UTILS_NanosecondsToTimespec>

    return 0;
 80015ca:	2300      	movs	r3, #0
 80015cc:	4618      	mov	r0, r3
 80015ce:	3738      	adds	r7, #56	; 0x38
 80015d0:	46bd      	mov	sp, r7
 80015d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

080015d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80015de:	4b11      	ldr	r3, [pc, #68]	; (8001624 <HAL_MspInit+0x4c>)
 80015e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e2:	4a10      	ldr	r2, [pc, #64]	; (8001624 <HAL_MspInit+0x4c>)
 80015e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015e8:	6413      	str	r3, [r2, #64]	; 0x40
 80015ea:	4b0e      	ldr	r3, [pc, #56]	; (8001624 <HAL_MspInit+0x4c>)
 80015ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015f2:	607b      	str	r3, [r7, #4]
 80015f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015f6:	4b0b      	ldr	r3, [pc, #44]	; (8001624 <HAL_MspInit+0x4c>)
 80015f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015fa:	4a0a      	ldr	r2, [pc, #40]	; (8001624 <HAL_MspInit+0x4c>)
 80015fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001600:	6453      	str	r3, [r2, #68]	; 0x44
 8001602:	4b08      	ldr	r3, [pc, #32]	; (8001624 <HAL_MspInit+0x4c>)
 8001604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001606:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800160a:	603b      	str	r3, [r7, #0]
 800160c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800160e:	2200      	movs	r2, #0
 8001610:	210f      	movs	r1, #15
 8001612:	f06f 0001 	mvn.w	r0, #1
 8001616:	f000 fbcb 	bl	8001db0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800161a:	bf00      	nop
 800161c:	3708      	adds	r7, #8
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	40023800 	.word	0x40023800

08001628 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b08c      	sub	sp, #48	; 0x30
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001630:	2300      	movs	r3, #0
 8001632:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001634:	2300      	movs	r3, #0
 8001636:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001638:	4b2f      	ldr	r3, [pc, #188]	; (80016f8 <HAL_InitTick+0xd0>)
 800163a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800163c:	4a2e      	ldr	r2, [pc, #184]	; (80016f8 <HAL_InitTick+0xd0>)
 800163e:	f043 0301 	orr.w	r3, r3, #1
 8001642:	6453      	str	r3, [r2, #68]	; 0x44
 8001644:	4b2c      	ldr	r3, [pc, #176]	; (80016f8 <HAL_InitTick+0xd0>)
 8001646:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001648:	f003 0301 	and.w	r3, r3, #1
 800164c:	60bb      	str	r3, [r7, #8]
 800164e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001650:	f107 020c 	add.w	r2, r7, #12
 8001654:	f107 0310 	add.w	r3, r7, #16
 8001658:	4611      	mov	r1, r2
 800165a:	4618      	mov	r0, r3
 800165c:	f003 f93a 	bl	80048d4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001660:	f003 f924 	bl	80048ac <HAL_RCC_GetPCLK2Freq>
 8001664:	4603      	mov	r3, r0
 8001666:	005b      	lsls	r3, r3, #1
 8001668:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800166a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800166c:	4a23      	ldr	r2, [pc, #140]	; (80016fc <HAL_InitTick+0xd4>)
 800166e:	fba2 2303 	umull	r2, r3, r2, r3
 8001672:	0c9b      	lsrs	r3, r3, #18
 8001674:	3b01      	subs	r3, #1
 8001676:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001678:	4b21      	ldr	r3, [pc, #132]	; (8001700 <HAL_InitTick+0xd8>)
 800167a:	4a22      	ldr	r2, [pc, #136]	; (8001704 <HAL_InitTick+0xdc>)
 800167c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800167e:	4b20      	ldr	r3, [pc, #128]	; (8001700 <HAL_InitTick+0xd8>)
 8001680:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001684:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001686:	4a1e      	ldr	r2, [pc, #120]	; (8001700 <HAL_InitTick+0xd8>)
 8001688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800168a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800168c:	4b1c      	ldr	r3, [pc, #112]	; (8001700 <HAL_InitTick+0xd8>)
 800168e:	2200      	movs	r2, #0
 8001690:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001692:	4b1b      	ldr	r3, [pc, #108]	; (8001700 <HAL_InitTick+0xd8>)
 8001694:	2200      	movs	r2, #0
 8001696:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001698:	4b19      	ldr	r3, [pc, #100]	; (8001700 <HAL_InitTick+0xd8>)
 800169a:	2200      	movs	r2, #0
 800169c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800169e:	4818      	ldr	r0, [pc, #96]	; (8001700 <HAL_InitTick+0xd8>)
 80016a0:	f003 fd72 	bl	8005188 <HAL_TIM_Base_Init>
 80016a4:	4603      	mov	r3, r0
 80016a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80016aa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d11b      	bne.n	80016ea <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80016b2:	4813      	ldr	r0, [pc, #76]	; (8001700 <HAL_InitTick+0xd8>)
 80016b4:	f003 fdca 	bl	800524c <HAL_TIM_Base_Start_IT>
 80016b8:	4603      	mov	r3, r0
 80016ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80016be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d111      	bne.n	80016ea <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80016c6:	2019      	movs	r0, #25
 80016c8:	f000 fb8e 	bl	8001de8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2b0f      	cmp	r3, #15
 80016d0:	d808      	bhi.n	80016e4 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80016d2:	2200      	movs	r2, #0
 80016d4:	6879      	ldr	r1, [r7, #4]
 80016d6:	2019      	movs	r0, #25
 80016d8:	f000 fb6a 	bl	8001db0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80016dc:	4a0a      	ldr	r2, [pc, #40]	; (8001708 <HAL_InitTick+0xe0>)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6013      	str	r3, [r2, #0]
 80016e2:	e002      	b.n	80016ea <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80016e4:	2301      	movs	r3, #1
 80016e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80016ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3730      	adds	r7, #48	; 0x30
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	40023800 	.word	0x40023800
 80016fc:	431bde83 	.word	0x431bde83
 8001700:	20007970 	.word	0x20007970
 8001704:	40010000 	.word	0x40010000
 8001708:	20000008 	.word	0x20000008

0800170c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001710:	e7fe      	b.n	8001710 <NMI_Handler+0x4>

08001712 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001712:	b480      	push	{r7}
 8001714:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001716:	e7fe      	b.n	8001716 <HardFault_Handler+0x4>

08001718 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800171c:	e7fe      	b.n	800171c <MemManage_Handler+0x4>

0800171e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800171e:	b480      	push	{r7}
 8001720:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001722:	e7fe      	b.n	8001722 <BusFault_Handler+0x4>

08001724 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001728:	e7fe      	b.n	8001728 <UsageFault_Handler+0x4>

0800172a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800172a:	b480      	push	{r7}
 800172c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800172e:	bf00      	nop
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr

08001738 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800173c:	4802      	ldr	r0, [pc, #8]	; (8001748 <DMA1_Stream1_IRQHandler+0x10>)
 800173e:	f000 fd01 	bl	8002144 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001742:	bf00      	nop
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	20007a4c 	.word	0x20007a4c

0800174c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001750:	4802      	ldr	r0, [pc, #8]	; (800175c <DMA1_Stream3_IRQHandler+0x10>)
 8001752:	f000 fcf7 	bl	8002144 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001756:	bf00      	nop
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	20007aac 	.word	0x20007aac

08001760 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001764:	4802      	ldr	r0, [pc, #8]	; (8001770 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001766:	f003 fde9 	bl	800533c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800176a:	bf00      	nop
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	20007970 	.word	0x20007970

08001774 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001778:	4802      	ldr	r0, [pc, #8]	; (8001784 <USART3_IRQHandler+0x10>)
 800177a:	f004 f985 	bl	8005a88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800177e:	bf00      	nop
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	200079c4 	.word	0x200079c4

08001788 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800178c:	4802      	ldr	r0, [pc, #8]	; (8001798 <OTG_FS_IRQHandler+0x10>)
 800178e:	f001 fa5a 	bl	8002c46 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001792:	bf00      	nop
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	2000d938 	.word	0x2000d938

0800179c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
  return 1;
 80017a0:	2301      	movs	r3, #1
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr

080017ac <_kill>:

int _kill(int pid, int sig)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017b6:	f01a ff5d 	bl	801c674 <__errno>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2216      	movs	r2, #22
 80017be:	601a      	str	r2, [r3, #0]
  return -1;
 80017c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	3708      	adds	r7, #8
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}

080017cc <_exit>:

void _exit (int status)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80017d4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80017d8:	6878      	ldr	r0, [r7, #4]
 80017da:	f7ff ffe7 	bl	80017ac <_kill>
  while (1) {}    /* Make sure we hang here */
 80017de:	e7fe      	b.n	80017de <_exit+0x12>

080017e0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b086      	sub	sp, #24
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	60f8      	str	r0, [r7, #12]
 80017e8:	60b9      	str	r1, [r7, #8]
 80017ea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ec:	2300      	movs	r3, #0
 80017ee:	617b      	str	r3, [r7, #20]
 80017f0:	e00a      	b.n	8001808 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017f2:	f3af 8000 	nop.w
 80017f6:	4601      	mov	r1, r0
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	1c5a      	adds	r2, r3, #1
 80017fc:	60ba      	str	r2, [r7, #8]
 80017fe:	b2ca      	uxtb	r2, r1
 8001800:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	3301      	adds	r3, #1
 8001806:	617b      	str	r3, [r7, #20]
 8001808:	697a      	ldr	r2, [r7, #20]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	429a      	cmp	r2, r3
 800180e:	dbf0      	blt.n	80017f2 <_read+0x12>
  }

  return len;
 8001810:	687b      	ldr	r3, [r7, #4]
}
 8001812:	4618      	mov	r0, r3
 8001814:	3718      	adds	r7, #24
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}

0800181a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800181a:	b580      	push	{r7, lr}
 800181c:	b086      	sub	sp, #24
 800181e:	af00      	add	r7, sp, #0
 8001820:	60f8      	str	r0, [r7, #12]
 8001822:	60b9      	str	r1, [r7, #8]
 8001824:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001826:	2300      	movs	r3, #0
 8001828:	617b      	str	r3, [r7, #20]
 800182a:	e009      	b.n	8001840 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800182c:	68bb      	ldr	r3, [r7, #8]
 800182e:	1c5a      	adds	r2, r3, #1
 8001830:	60ba      	str	r2, [r7, #8]
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	4618      	mov	r0, r3
 8001836:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800183a:	697b      	ldr	r3, [r7, #20]
 800183c:	3301      	adds	r3, #1
 800183e:	617b      	str	r3, [r7, #20]
 8001840:	697a      	ldr	r2, [r7, #20]
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	429a      	cmp	r2, r3
 8001846:	dbf1      	blt.n	800182c <_write+0x12>
  }
  return len;
 8001848:	687b      	ldr	r3, [r7, #4]
}
 800184a:	4618      	mov	r0, r3
 800184c:	3718      	adds	r7, #24
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}

08001852 <_close>:

int _close(int file)
{
 8001852:	b480      	push	{r7}
 8001854:	b083      	sub	sp, #12
 8001856:	af00      	add	r7, sp, #0
 8001858:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800185a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800185e:	4618      	mov	r0, r3
 8001860:	370c      	adds	r7, #12
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr

0800186a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800186a:	b480      	push	{r7}
 800186c:	b083      	sub	sp, #12
 800186e:	af00      	add	r7, sp, #0
 8001870:	6078      	str	r0, [r7, #4]
 8001872:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800187a:	605a      	str	r2, [r3, #4]
  return 0;
 800187c:	2300      	movs	r3, #0
}
 800187e:	4618      	mov	r0, r3
 8001880:	370c      	adds	r7, #12
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr

0800188a <_isatty>:

int _isatty(int file)
{
 800188a:	b480      	push	{r7}
 800188c:	b083      	sub	sp, #12
 800188e:	af00      	add	r7, sp, #0
 8001890:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001892:	2301      	movs	r3, #1
}
 8001894:	4618      	mov	r0, r3
 8001896:	370c      	adds	r7, #12
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr

080018a0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b085      	sub	sp, #20
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	60f8      	str	r0, [r7, #12]
 80018a8:	60b9      	str	r1, [r7, #8]
 80018aa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018ac:	2300      	movs	r3, #0
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3714      	adds	r7, #20
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
	...

080018bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b086      	sub	sp, #24
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018c4:	4a14      	ldr	r2, [pc, #80]	; (8001918 <_sbrk+0x5c>)
 80018c6:	4b15      	ldr	r3, [pc, #84]	; (800191c <_sbrk+0x60>)
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018d0:	4b13      	ldr	r3, [pc, #76]	; (8001920 <_sbrk+0x64>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d102      	bne.n	80018de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018d8:	4b11      	ldr	r3, [pc, #68]	; (8001920 <_sbrk+0x64>)
 80018da:	4a12      	ldr	r2, [pc, #72]	; (8001924 <_sbrk+0x68>)
 80018dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018de:	4b10      	ldr	r3, [pc, #64]	; (8001920 <_sbrk+0x64>)
 80018e0:	681a      	ldr	r2, [r3, #0]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4413      	add	r3, r2
 80018e6:	693a      	ldr	r2, [r7, #16]
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d207      	bcs.n	80018fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018ec:	f01a fec2 	bl	801c674 <__errno>
 80018f0:	4603      	mov	r3, r0
 80018f2:	220c      	movs	r2, #12
 80018f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80018fa:	e009      	b.n	8001910 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018fc:	4b08      	ldr	r3, [pc, #32]	; (8001920 <_sbrk+0x64>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001902:	4b07      	ldr	r3, [pc, #28]	; (8001920 <_sbrk+0x64>)
 8001904:	681a      	ldr	r2, [r3, #0]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4413      	add	r3, r2
 800190a:	4a05      	ldr	r2, [pc, #20]	; (8001920 <_sbrk+0x64>)
 800190c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800190e:	68fb      	ldr	r3, [r7, #12]
}
 8001910:	4618      	mov	r0, r3
 8001912:	3718      	adds	r7, #24
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	20080000 	.word	0x20080000
 800191c:	00000400 	.word	0x00000400
 8001920:	200079c0 	.word	0x200079c0
 8001924:	20012cb0 	.word	0x20012cb0

08001928 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800192c:	4b06      	ldr	r3, [pc, #24]	; (8001948 <SystemInit+0x20>)
 800192e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001932:	4a05      	ldr	r2, [pc, #20]	; (8001948 <SystemInit+0x20>)
 8001934:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001938:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800193c:	bf00      	nop
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop
 8001948:	e000ed00 	.word	0xe000ed00

0800194c <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001950:	4b14      	ldr	r3, [pc, #80]	; (80019a4 <MX_USART3_UART_Init+0x58>)
 8001952:	4a15      	ldr	r2, [pc, #84]	; (80019a8 <MX_USART3_UART_Init+0x5c>)
 8001954:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001956:	4b13      	ldr	r3, [pc, #76]	; (80019a4 <MX_USART3_UART_Init+0x58>)
 8001958:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800195c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800195e:	4b11      	ldr	r3, [pc, #68]	; (80019a4 <MX_USART3_UART_Init+0x58>)
 8001960:	2200      	movs	r2, #0
 8001962:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001964:	4b0f      	ldr	r3, [pc, #60]	; (80019a4 <MX_USART3_UART_Init+0x58>)
 8001966:	2200      	movs	r2, #0
 8001968:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800196a:	4b0e      	ldr	r3, [pc, #56]	; (80019a4 <MX_USART3_UART_Init+0x58>)
 800196c:	2200      	movs	r2, #0
 800196e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001970:	4b0c      	ldr	r3, [pc, #48]	; (80019a4 <MX_USART3_UART_Init+0x58>)
 8001972:	220c      	movs	r2, #12
 8001974:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001976:	4b0b      	ldr	r3, [pc, #44]	; (80019a4 <MX_USART3_UART_Init+0x58>)
 8001978:	2200      	movs	r2, #0
 800197a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800197c:	4b09      	ldr	r3, [pc, #36]	; (80019a4 <MX_USART3_UART_Init+0x58>)
 800197e:	2200      	movs	r2, #0
 8001980:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001982:	4b08      	ldr	r3, [pc, #32]	; (80019a4 <MX_USART3_UART_Init+0x58>)
 8001984:	2200      	movs	r2, #0
 8001986:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001988:	4b06      	ldr	r3, [pc, #24]	; (80019a4 <MX_USART3_UART_Init+0x58>)
 800198a:	2200      	movs	r2, #0
 800198c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800198e:	4805      	ldr	r0, [pc, #20]	; (80019a4 <MX_USART3_UART_Init+0x58>)
 8001990:	f003 feda 	bl	8005748 <HAL_UART_Init>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800199a:	f7ff fcb1 	bl	8001300 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800199e:	bf00      	nop
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	200079c4 	.word	0x200079c4
 80019a8:	40004800 	.word	0x40004800

080019ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b0ae      	sub	sp, #184	; 0xb8
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]
 80019bc:	605a      	str	r2, [r3, #4]
 80019be:	609a      	str	r2, [r3, #8]
 80019c0:	60da      	str	r2, [r3, #12]
 80019c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019c4:	f107 0314 	add.w	r3, r7, #20
 80019c8:	2290      	movs	r2, #144	; 0x90
 80019ca:	2100      	movs	r1, #0
 80019cc:	4618      	mov	r0, r3
 80019ce:	f01a fdbd 	bl	801c54c <memset>
  if(uartHandle->Instance==USART3)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a56      	ldr	r2, [pc, #344]	; (8001b30 <HAL_UART_MspInit+0x184>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	f040 80a4 	bne.w	8001b26 <HAL_UART_MspInit+0x17a>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80019de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019e2:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80019e4:	2300      	movs	r3, #0
 80019e6:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019e8:	f107 0314 	add.w	r3, r7, #20
 80019ec:	4618      	mov	r0, r3
 80019ee:	f002 ffa3 	bl	8004938 <HAL_RCCEx_PeriphCLKConfig>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 80019f8:	f7ff fc82 	bl	8001300 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80019fc:	4b4d      	ldr	r3, [pc, #308]	; (8001b34 <HAL_UART_MspInit+0x188>)
 80019fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a00:	4a4c      	ldr	r2, [pc, #304]	; (8001b34 <HAL_UART_MspInit+0x188>)
 8001a02:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a06:	6413      	str	r3, [r2, #64]	; 0x40
 8001a08:	4b4a      	ldr	r3, [pc, #296]	; (8001b34 <HAL_UART_MspInit+0x188>)
 8001a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a0c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a10:	613b      	str	r3, [r7, #16]
 8001a12:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a14:	4b47      	ldr	r3, [pc, #284]	; (8001b34 <HAL_UART_MspInit+0x188>)
 8001a16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a18:	4a46      	ldr	r2, [pc, #280]	; (8001b34 <HAL_UART_MspInit+0x188>)
 8001a1a:	f043 0308 	orr.w	r3, r3, #8
 8001a1e:	6313      	str	r3, [r2, #48]	; 0x30
 8001a20:	4b44      	ldr	r3, [pc, #272]	; (8001b34 <HAL_UART_MspInit+0x188>)
 8001a22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a24:	f003 0308 	and.w	r3, r3, #8
 8001a28:	60fb      	str	r3, [r7, #12]
 8001a2a:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a2c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001a30:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a34:	2302      	movs	r3, #2
 8001a36:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a40:	2303      	movs	r3, #3
 8001a42:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001a46:	2307      	movs	r3, #7
 8001a48:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a4c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001a50:	4619      	mov	r1, r3
 8001a52:	4839      	ldr	r0, [pc, #228]	; (8001b38 <HAL_UART_MspInit+0x18c>)
 8001a54:	f000 fdec 	bl	8002630 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8001a58:	4b38      	ldr	r3, [pc, #224]	; (8001b3c <HAL_UART_MspInit+0x190>)
 8001a5a:	4a39      	ldr	r2, [pc, #228]	; (8001b40 <HAL_UART_MspInit+0x194>)
 8001a5c:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8001a5e:	4b37      	ldr	r3, [pc, #220]	; (8001b3c <HAL_UART_MspInit+0x190>)
 8001a60:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001a64:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a66:	4b35      	ldr	r3, [pc, #212]	; (8001b3c <HAL_UART_MspInit+0x190>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a6c:	4b33      	ldr	r3, [pc, #204]	; (8001b3c <HAL_UART_MspInit+0x190>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001a72:	4b32      	ldr	r3, [pc, #200]	; (8001b3c <HAL_UART_MspInit+0x190>)
 8001a74:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a78:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a7a:	4b30      	ldr	r3, [pc, #192]	; (8001b3c <HAL_UART_MspInit+0x190>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a80:	4b2e      	ldr	r3, [pc, #184]	; (8001b3c <HAL_UART_MspInit+0x190>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8001a86:	4b2d      	ldr	r3, [pc, #180]	; (8001b3c <HAL_UART_MspInit+0x190>)
 8001a88:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a8c:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001a8e:	4b2b      	ldr	r3, [pc, #172]	; (8001b3c <HAL_UART_MspInit+0x190>)
 8001a90:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001a94:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a96:	4b29      	ldr	r3, [pc, #164]	; (8001b3c <HAL_UART_MspInit+0x190>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001a9c:	4827      	ldr	r0, [pc, #156]	; (8001b3c <HAL_UART_MspInit+0x190>)
 8001a9e:	f000 f9b1 	bl	8001e04 <HAL_DMA_Init>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d001      	beq.n	8001aac <HAL_UART_MspInit+0x100>
    {
      Error_Handler();
 8001aa8:	f7ff fc2a 	bl	8001300 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	4a23      	ldr	r2, [pc, #140]	; (8001b3c <HAL_UART_MspInit+0x190>)
 8001ab0:	675a      	str	r2, [r3, #116]	; 0x74
 8001ab2:	4a22      	ldr	r2, [pc, #136]	; (8001b3c <HAL_UART_MspInit+0x190>)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8001ab8:	4b22      	ldr	r3, [pc, #136]	; (8001b44 <HAL_UART_MspInit+0x198>)
 8001aba:	4a23      	ldr	r2, [pc, #140]	; (8001b48 <HAL_UART_MspInit+0x19c>)
 8001abc:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8001abe:	4b21      	ldr	r3, [pc, #132]	; (8001b44 <HAL_UART_MspInit+0x198>)
 8001ac0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ac4:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ac6:	4b1f      	ldr	r3, [pc, #124]	; (8001b44 <HAL_UART_MspInit+0x198>)
 8001ac8:	2240      	movs	r2, #64	; 0x40
 8001aca:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001acc:	4b1d      	ldr	r3, [pc, #116]	; (8001b44 <HAL_UART_MspInit+0x198>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ad2:	4b1c      	ldr	r3, [pc, #112]	; (8001b44 <HAL_UART_MspInit+0x198>)
 8001ad4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ad8:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ada:	4b1a      	ldr	r3, [pc, #104]	; (8001b44 <HAL_UART_MspInit+0x198>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ae0:	4b18      	ldr	r3, [pc, #96]	; (8001b44 <HAL_UART_MspInit+0x198>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001ae6:	4b17      	ldr	r3, [pc, #92]	; (8001b44 <HAL_UART_MspInit+0x198>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001aec:	4b15      	ldr	r3, [pc, #84]	; (8001b44 <HAL_UART_MspInit+0x198>)
 8001aee:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001af2:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001af4:	4b13      	ldr	r3, [pc, #76]	; (8001b44 <HAL_UART_MspInit+0x198>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001afa:	4812      	ldr	r0, [pc, #72]	; (8001b44 <HAL_UART_MspInit+0x198>)
 8001afc:	f000 f982 	bl	8001e04 <HAL_DMA_Init>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <HAL_UART_MspInit+0x15e>
    {
      Error_Handler();
 8001b06:	f7ff fbfb 	bl	8001300 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4a0d      	ldr	r2, [pc, #52]	; (8001b44 <HAL_UART_MspInit+0x198>)
 8001b0e:	671a      	str	r2, [r3, #112]	; 0x70
 8001b10:	4a0c      	ldr	r2, [pc, #48]	; (8001b44 <HAL_UART_MspInit+0x198>)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8001b16:	2200      	movs	r2, #0
 8001b18:	2105      	movs	r1, #5
 8001b1a:	2027      	movs	r0, #39	; 0x27
 8001b1c:	f000 f948 	bl	8001db0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001b20:	2027      	movs	r0, #39	; 0x27
 8001b22:	f000 f961 	bl	8001de8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001b26:	bf00      	nop
 8001b28:	37b8      	adds	r7, #184	; 0xb8
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	40004800 	.word	0x40004800
 8001b34:	40023800 	.word	0x40023800
 8001b38:	40020c00 	.word	0x40020c00
 8001b3c:	20007a4c 	.word	0x20007a4c
 8001b40:	40026028 	.word	0x40026028
 8001b44:	20007aac 	.word	0x20007aac
 8001b48:	40026058 	.word	0x40026058

08001b4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001b4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b84 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b50:	480d      	ldr	r0, [pc, #52]	; (8001b88 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001b52:	490e      	ldr	r1, [pc, #56]	; (8001b8c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001b54:	4a0e      	ldr	r2, [pc, #56]	; (8001b90 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b58:	e002      	b.n	8001b60 <LoopCopyDataInit>

08001b5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b5e:	3304      	adds	r3, #4

08001b60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b64:	d3f9      	bcc.n	8001b5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b66:	4a0b      	ldr	r2, [pc, #44]	; (8001b94 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001b68:	4c0b      	ldr	r4, [pc, #44]	; (8001b98 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001b6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b6c:	e001      	b.n	8001b72 <LoopFillZerobss>

08001b6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b70:	3204      	adds	r2, #4

08001b72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b74:	d3fb      	bcc.n	8001b6e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b76:	f7ff fed7 	bl	8001928 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b7a:	f01a fd81 	bl	801c680 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b7e:	f7ff fb31 	bl	80011e4 <main>
  bx  lr    
 8001b82:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b84:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001b88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b8c:	20000584 	.word	0x20000584
  ldr r2, =_sidata
 8001b90:	0801e948 	.word	0x0801e948
  ldr r2, =_sbss
 8001b94:	20000588 	.word	0x20000588
  ldr r4, =_ebss
 8001b98:	20012cb0 	.word	0x20012cb0

08001b9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b9c:	e7fe      	b.n	8001b9c <ADC_IRQHandler>

08001b9e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ba2:	2003      	movs	r0, #3
 8001ba4:	f000 f8f9 	bl	8001d9a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ba8:	200f      	movs	r0, #15
 8001baa:	f7ff fd3d 	bl	8001628 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bae:	f7ff fd13 	bl	80015d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bb2:	2300      	movs	r3, #0
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bbc:	4b06      	ldr	r3, [pc, #24]	; (8001bd8 <HAL_IncTick+0x20>)
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	4b06      	ldr	r3, [pc, #24]	; (8001bdc <HAL_IncTick+0x24>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4413      	add	r3, r2
 8001bc8:	4a04      	ldr	r2, [pc, #16]	; (8001bdc <HAL_IncTick+0x24>)
 8001bca:	6013      	str	r3, [r2, #0]
}
 8001bcc:	bf00      	nop
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr
 8001bd6:	bf00      	nop
 8001bd8:	2000000c 	.word	0x2000000c
 8001bdc:	20007b0c 	.word	0x20007b0c

08001be0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  return uwTick;
 8001be4:	4b03      	ldr	r3, [pc, #12]	; (8001bf4 <HAL_GetTick+0x14>)
 8001be6:	681b      	ldr	r3, [r3, #0]
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop
 8001bf4:	20007b0c 	.word	0x20007b0c

08001bf8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b084      	sub	sp, #16
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c00:	f7ff ffee 	bl	8001be0 <HAL_GetTick>
 8001c04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001c10:	d005      	beq.n	8001c1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c12:	4b0a      	ldr	r3, [pc, #40]	; (8001c3c <HAL_Delay+0x44>)
 8001c14:	781b      	ldrb	r3, [r3, #0]
 8001c16:	461a      	mov	r2, r3
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	4413      	add	r3, r2
 8001c1c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c1e:	bf00      	nop
 8001c20:	f7ff ffde 	bl	8001be0 <HAL_GetTick>
 8001c24:	4602      	mov	r2, r0
 8001c26:	68bb      	ldr	r3, [r7, #8]
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	68fa      	ldr	r2, [r7, #12]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d8f7      	bhi.n	8001c20 <HAL_Delay+0x28>
  {
  }
}
 8001c30:	bf00      	nop
 8001c32:	bf00      	nop
 8001c34:	3710      	adds	r7, #16
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	2000000c 	.word	0x2000000c

08001c40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b085      	sub	sp, #20
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f003 0307 	and.w	r3, r3, #7
 8001c4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c50:	4b0b      	ldr	r3, [pc, #44]	; (8001c80 <__NVIC_SetPriorityGrouping+0x40>)
 8001c52:	68db      	ldr	r3, [r3, #12]
 8001c54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c56:	68ba      	ldr	r2, [r7, #8]
 8001c58:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001c68:	4b06      	ldr	r3, [pc, #24]	; (8001c84 <__NVIC_SetPriorityGrouping+0x44>)
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c6e:	4a04      	ldr	r2, [pc, #16]	; (8001c80 <__NVIC_SetPriorityGrouping+0x40>)
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	60d3      	str	r3, [r2, #12]
}
 8001c74:	bf00      	nop
 8001c76:	3714      	adds	r7, #20
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr
 8001c80:	e000ed00 	.word	0xe000ed00
 8001c84:	05fa0000 	.word	0x05fa0000

08001c88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c8c:	4b04      	ldr	r3, [pc, #16]	; (8001ca0 <__NVIC_GetPriorityGrouping+0x18>)
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	0a1b      	lsrs	r3, r3, #8
 8001c92:	f003 0307 	and.w	r3, r3, #7
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr
 8001ca0:	e000ed00 	.word	0xe000ed00

08001ca4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	4603      	mov	r3, r0
 8001cac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	db0b      	blt.n	8001cce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cb6:	79fb      	ldrb	r3, [r7, #7]
 8001cb8:	f003 021f 	and.w	r2, r3, #31
 8001cbc:	4907      	ldr	r1, [pc, #28]	; (8001cdc <__NVIC_EnableIRQ+0x38>)
 8001cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cc2:	095b      	lsrs	r3, r3, #5
 8001cc4:	2001      	movs	r0, #1
 8001cc6:	fa00 f202 	lsl.w	r2, r0, r2
 8001cca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001cce:	bf00      	nop
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop
 8001cdc:	e000e100 	.word	0xe000e100

08001ce0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	6039      	str	r1, [r7, #0]
 8001cea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	db0a      	blt.n	8001d0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	b2da      	uxtb	r2, r3
 8001cf8:	490c      	ldr	r1, [pc, #48]	; (8001d2c <__NVIC_SetPriority+0x4c>)
 8001cfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cfe:	0112      	lsls	r2, r2, #4
 8001d00:	b2d2      	uxtb	r2, r2
 8001d02:	440b      	add	r3, r1
 8001d04:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d08:	e00a      	b.n	8001d20 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	b2da      	uxtb	r2, r3
 8001d0e:	4908      	ldr	r1, [pc, #32]	; (8001d30 <__NVIC_SetPriority+0x50>)
 8001d10:	79fb      	ldrb	r3, [r7, #7]
 8001d12:	f003 030f 	and.w	r3, r3, #15
 8001d16:	3b04      	subs	r3, #4
 8001d18:	0112      	lsls	r2, r2, #4
 8001d1a:	b2d2      	uxtb	r2, r2
 8001d1c:	440b      	add	r3, r1
 8001d1e:	761a      	strb	r2, [r3, #24]
}
 8001d20:	bf00      	nop
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr
 8001d2c:	e000e100 	.word	0xe000e100
 8001d30:	e000ed00 	.word	0xe000ed00

08001d34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b089      	sub	sp, #36	; 0x24
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	60f8      	str	r0, [r7, #12]
 8001d3c:	60b9      	str	r1, [r7, #8]
 8001d3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	f003 0307 	and.w	r3, r3, #7
 8001d46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d48:	69fb      	ldr	r3, [r7, #28]
 8001d4a:	f1c3 0307 	rsb	r3, r3, #7
 8001d4e:	2b04      	cmp	r3, #4
 8001d50:	bf28      	it	cs
 8001d52:	2304      	movcs	r3, #4
 8001d54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	3304      	adds	r3, #4
 8001d5a:	2b06      	cmp	r3, #6
 8001d5c:	d902      	bls.n	8001d64 <NVIC_EncodePriority+0x30>
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	3b03      	subs	r3, #3
 8001d62:	e000      	b.n	8001d66 <NVIC_EncodePriority+0x32>
 8001d64:	2300      	movs	r3, #0
 8001d66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d68:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001d6c:	69bb      	ldr	r3, [r7, #24]
 8001d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d72:	43da      	mvns	r2, r3
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	401a      	ands	r2, r3
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d7c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	fa01 f303 	lsl.w	r3, r1, r3
 8001d86:	43d9      	mvns	r1, r3
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d8c:	4313      	orrs	r3, r2
         );
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3724      	adds	r7, #36	; 0x24
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr

08001d9a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d9a:	b580      	push	{r7, lr}
 8001d9c:	b082      	sub	sp, #8
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f7ff ff4c 	bl	8001c40 <__NVIC_SetPriorityGrouping>
}
 8001da8:	bf00      	nop
 8001daa:	3708      	adds	r7, #8
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}

08001db0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b086      	sub	sp, #24
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	4603      	mov	r3, r0
 8001db8:	60b9      	str	r1, [r7, #8]
 8001dba:	607a      	str	r2, [r7, #4]
 8001dbc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001dc2:	f7ff ff61 	bl	8001c88 <__NVIC_GetPriorityGrouping>
 8001dc6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dc8:	687a      	ldr	r2, [r7, #4]
 8001dca:	68b9      	ldr	r1, [r7, #8]
 8001dcc:	6978      	ldr	r0, [r7, #20]
 8001dce:	f7ff ffb1 	bl	8001d34 <NVIC_EncodePriority>
 8001dd2:	4602      	mov	r2, r0
 8001dd4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dd8:	4611      	mov	r1, r2
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f7ff ff80 	bl	8001ce0 <__NVIC_SetPriority>
}
 8001de0:	bf00      	nop
 8001de2:	3718      	adds	r7, #24
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}

08001de8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	4603      	mov	r3, r0
 8001df0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001df6:	4618      	mov	r0, r3
 8001df8:	f7ff ff54 	bl	8001ca4 <__NVIC_EnableIRQ>
}
 8001dfc:	bf00      	nop
 8001dfe:	3708      	adds	r7, #8
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}

08001e04 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b086      	sub	sp, #24
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001e10:	f7ff fee6 	bl	8001be0 <HAL_GetTick>
 8001e14:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d101      	bne.n	8001e20 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e099      	b.n	8001f54 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2202      	movs	r2, #2
 8001e24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f022 0201 	bic.w	r2, r2, #1
 8001e3e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e40:	e00f      	b.n	8001e62 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e42:	f7ff fecd 	bl	8001be0 <HAL_GetTick>
 8001e46:	4602      	mov	r2, r0
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	1ad3      	subs	r3, r2, r3
 8001e4c:	2b05      	cmp	r3, #5
 8001e4e:	d908      	bls.n	8001e62 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2220      	movs	r2, #32
 8001e54:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2203      	movs	r2, #3
 8001e5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	e078      	b.n	8001f54 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f003 0301 	and.w	r3, r3, #1
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d1e8      	bne.n	8001e42 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001e78:	697a      	ldr	r2, [r7, #20]
 8001e7a:	4b38      	ldr	r3, [pc, #224]	; (8001f5c <HAL_DMA_Init+0x158>)
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	685a      	ldr	r2, [r3, #4]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	691b      	ldr	r3, [r3, #16]
 8001e94:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	699b      	ldr	r3, [r3, #24]
 8001ea0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ea6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6a1b      	ldr	r3, [r3, #32]
 8001eac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001eae:	697a      	ldr	r2, [r7, #20]
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb8:	2b04      	cmp	r3, #4
 8001eba:	d107      	bne.n	8001ecc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	697a      	ldr	r2, [r7, #20]
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	697a      	ldr	r2, [r7, #20]
 8001ed2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	695b      	ldr	r3, [r3, #20]
 8001eda:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	f023 0307 	bic.w	r3, r3, #7
 8001ee2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ee8:	697a      	ldr	r2, [r7, #20]
 8001eea:	4313      	orrs	r3, r2
 8001eec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ef2:	2b04      	cmp	r3, #4
 8001ef4:	d117      	bne.n	8001f26 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001efa:	697a      	ldr	r2, [r7, #20]
 8001efc:	4313      	orrs	r3, r2
 8001efe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d00e      	beq.n	8001f26 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001f08:	6878      	ldr	r0, [r7, #4]
 8001f0a:	f000 fb15 	bl	8002538 <DMA_CheckFifoParam>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d008      	beq.n	8001f26 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2240      	movs	r2, #64	; 0x40
 8001f18:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001f22:	2301      	movs	r3, #1
 8001f24:	e016      	b.n	8001f54 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	697a      	ldr	r2, [r7, #20]
 8001f2c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f2e:	6878      	ldr	r0, [r7, #4]
 8001f30:	f000 facc 	bl	80024cc <DMA_CalcBaseAndBitshift>
 8001f34:	4603      	mov	r3, r0
 8001f36:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f3c:	223f      	movs	r2, #63	; 0x3f
 8001f3e:	409a      	lsls	r2, r3
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2200      	movs	r2, #0
 8001f48:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001f52:	2300      	movs	r3, #0
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3718      	adds	r7, #24
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	e010803f 	.word	0xe010803f

08001f60 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b086      	sub	sp, #24
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	60f8      	str	r0, [r7, #12]
 8001f68:	60b9      	str	r1, [r7, #8]
 8001f6a:	607a      	str	r2, [r7, #4]
 8001f6c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f76:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d101      	bne.n	8001f86 <HAL_DMA_Start_IT+0x26>
 8001f82:	2302      	movs	r3, #2
 8001f84:	e048      	b.n	8002018 <HAL_DMA_Start_IT+0xb8>
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	2201      	movs	r2, #1
 8001f8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	2b01      	cmp	r3, #1
 8001f98:	d137      	bne.n	800200a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2202      	movs	r2, #2
 8001f9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	68b9      	ldr	r1, [r7, #8]
 8001fae:	68f8      	ldr	r0, [r7, #12]
 8001fb0:	f000 fa5e 	bl	8002470 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fb8:	223f      	movs	r2, #63	; 0x3f
 8001fba:	409a      	lsls	r2, r3
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f042 0216 	orr.w	r2, r2, #22
 8001fce:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	695a      	ldr	r2, [r3, #20]
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001fde:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d007      	beq.n	8001ff8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f042 0208 	orr.w	r2, r2, #8
 8001ff6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f042 0201 	orr.w	r2, r2, #1
 8002006:	601a      	str	r2, [r3, #0]
 8002008:	e005      	b.n	8002016 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	2200      	movs	r2, #0
 800200e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002012:	2302      	movs	r3, #2
 8002014:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002016:	7dfb      	ldrb	r3, [r7, #23]
}
 8002018:	4618      	mov	r0, r3
 800201a:	3718      	adds	r7, #24
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}

08002020 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800202c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800202e:	f7ff fdd7 	bl	8001be0 <HAL_GetTick>
 8002032:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800203a:	b2db      	uxtb	r3, r3
 800203c:	2b02      	cmp	r3, #2
 800203e:	d008      	beq.n	8002052 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2280      	movs	r2, #128	; 0x80
 8002044:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2200      	movs	r2, #0
 800204a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e052      	b.n	80020f8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f022 0216 	bic.w	r2, r2, #22
 8002060:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	695a      	ldr	r2, [r3, #20]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002070:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002076:	2b00      	cmp	r3, #0
 8002078:	d103      	bne.n	8002082 <HAL_DMA_Abort+0x62>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800207e:	2b00      	cmp	r3, #0
 8002080:	d007      	beq.n	8002092 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f022 0208 	bic.w	r2, r2, #8
 8002090:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f022 0201 	bic.w	r2, r2, #1
 80020a0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020a2:	e013      	b.n	80020cc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80020a4:	f7ff fd9c 	bl	8001be0 <HAL_GetTick>
 80020a8:	4602      	mov	r2, r0
 80020aa:	68bb      	ldr	r3, [r7, #8]
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	2b05      	cmp	r3, #5
 80020b0:	d90c      	bls.n	80020cc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2220      	movs	r2, #32
 80020b6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2203      	movs	r2, #3
 80020bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2200      	movs	r2, #0
 80020c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80020c8:	2303      	movs	r3, #3
 80020ca:	e015      	b.n	80020f8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 0301 	and.w	r3, r3, #1
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d1e4      	bne.n	80020a4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020de:	223f      	movs	r2, #63	; 0x3f
 80020e0:	409a      	lsls	r2, r3
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2201      	movs	r2, #1
 80020ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2200      	movs	r2, #0
 80020f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 80020f6:	2300      	movs	r3, #0
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3710      	adds	r7, #16
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}

08002100 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800210e:	b2db      	uxtb	r3, r3
 8002110:	2b02      	cmp	r3, #2
 8002112:	d004      	beq.n	800211e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2280      	movs	r2, #128	; 0x80
 8002118:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e00c      	b.n	8002138 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2205      	movs	r2, #5
 8002122:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f022 0201 	bic.w	r2, r2, #1
 8002134:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002136:	2300      	movs	r3, #0
}
 8002138:	4618      	mov	r0, r3
 800213a:	370c      	adds	r7, #12
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr

08002144 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b086      	sub	sp, #24
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 800214c:	2300      	movs	r3, #0
 800214e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002150:	4b8e      	ldr	r3, [pc, #568]	; (800238c <HAL_DMA_IRQHandler+0x248>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a8e      	ldr	r2, [pc, #568]	; (8002390 <HAL_DMA_IRQHandler+0x24c>)
 8002156:	fba2 2303 	umull	r2, r3, r2, r3
 800215a:	0a9b      	lsrs	r3, r3, #10
 800215c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002162:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800216e:	2208      	movs	r2, #8
 8002170:	409a      	lsls	r2, r3
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	4013      	ands	r3, r2
 8002176:	2b00      	cmp	r3, #0
 8002178:	d01a      	beq.n	80021b0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0304 	and.w	r3, r3, #4
 8002184:	2b00      	cmp	r3, #0
 8002186:	d013      	beq.n	80021b0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f022 0204 	bic.w	r2, r2, #4
 8002196:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800219c:	2208      	movs	r2, #8
 800219e:	409a      	lsls	r2, r3
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021a8:	f043 0201 	orr.w	r2, r3, #1
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021b4:	2201      	movs	r2, #1
 80021b6:	409a      	lsls	r2, r3
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	4013      	ands	r3, r2
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d012      	beq.n	80021e6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	695b      	ldr	r3, [r3, #20]
 80021c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d00b      	beq.n	80021e6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021d2:	2201      	movs	r2, #1
 80021d4:	409a      	lsls	r2, r3
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021de:	f043 0202 	orr.w	r2, r3, #2
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021ea:	2204      	movs	r2, #4
 80021ec:	409a      	lsls	r2, r3
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	4013      	ands	r3, r2
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d012      	beq.n	800221c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 0302 	and.w	r3, r3, #2
 8002200:	2b00      	cmp	r3, #0
 8002202:	d00b      	beq.n	800221c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002208:	2204      	movs	r2, #4
 800220a:	409a      	lsls	r2, r3
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002214:	f043 0204 	orr.w	r2, r3, #4
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002220:	2210      	movs	r2, #16
 8002222:	409a      	lsls	r2, r3
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	4013      	ands	r3, r2
 8002228:	2b00      	cmp	r3, #0
 800222a:	d043      	beq.n	80022b4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0308 	and.w	r3, r3, #8
 8002236:	2b00      	cmp	r3, #0
 8002238:	d03c      	beq.n	80022b4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800223e:	2210      	movs	r2, #16
 8002240:	409a      	lsls	r2, r3
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002250:	2b00      	cmp	r3, #0
 8002252:	d018      	beq.n	8002286 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800225e:	2b00      	cmp	r3, #0
 8002260:	d108      	bne.n	8002274 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002266:	2b00      	cmp	r3, #0
 8002268:	d024      	beq.n	80022b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	4798      	blx	r3
 8002272:	e01f      	b.n	80022b4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002278:	2b00      	cmp	r3, #0
 800227a:	d01b      	beq.n	80022b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002280:	6878      	ldr	r0, [r7, #4]
 8002282:	4798      	blx	r3
 8002284:	e016      	b.n	80022b4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002290:	2b00      	cmp	r3, #0
 8002292:	d107      	bne.n	80022a4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f022 0208 	bic.w	r2, r2, #8
 80022a2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d003      	beq.n	80022b4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022b8:	2220      	movs	r2, #32
 80022ba:	409a      	lsls	r2, r3
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	4013      	ands	r3, r2
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	f000 808f 	beq.w	80023e4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 0310 	and.w	r3, r3, #16
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	f000 8087 	beq.w	80023e4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022da:	2220      	movs	r2, #32
 80022dc:	409a      	lsls	r2, r3
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	2b05      	cmp	r3, #5
 80022ec:	d136      	bne.n	800235c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f022 0216 	bic.w	r2, r2, #22
 80022fc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	695a      	ldr	r2, [r3, #20]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800230c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002312:	2b00      	cmp	r3, #0
 8002314:	d103      	bne.n	800231e <HAL_DMA_IRQHandler+0x1da>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800231a:	2b00      	cmp	r3, #0
 800231c:	d007      	beq.n	800232e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f022 0208 	bic.w	r2, r2, #8
 800232c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002332:	223f      	movs	r2, #63	; 0x3f
 8002334:	409a      	lsls	r2, r3
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2201      	movs	r2, #1
 800233e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2200      	movs	r2, #0
 8002346:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800234e:	2b00      	cmp	r3, #0
 8002350:	d07e      	beq.n	8002450 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	4798      	blx	r3
        }
        return;
 800235a:	e079      	b.n	8002450 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d01d      	beq.n	80023a6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002374:	2b00      	cmp	r3, #0
 8002376:	d10d      	bne.n	8002394 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800237c:	2b00      	cmp	r3, #0
 800237e:	d031      	beq.n	80023e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002384:	6878      	ldr	r0, [r7, #4]
 8002386:	4798      	blx	r3
 8002388:	e02c      	b.n	80023e4 <HAL_DMA_IRQHandler+0x2a0>
 800238a:	bf00      	nop
 800238c:	20000004 	.word	0x20000004
 8002390:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002398:	2b00      	cmp	r3, #0
 800239a:	d023      	beq.n	80023e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023a0:	6878      	ldr	r0, [r7, #4]
 80023a2:	4798      	blx	r3
 80023a4:	e01e      	b.n	80023e4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d10f      	bne.n	80023d4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f022 0210 	bic.w	r2, r2, #16
 80023c2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2201      	movs	r2, #1
 80023c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2200      	movs	r2, #0
 80023d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d003      	beq.n	80023e4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d032      	beq.n	8002452 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023f0:	f003 0301 	and.w	r3, r3, #1
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d022      	beq.n	800243e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2205      	movs	r2, #5
 80023fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f022 0201 	bic.w	r2, r2, #1
 800240e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	3301      	adds	r3, #1
 8002414:	60bb      	str	r3, [r7, #8]
 8002416:	697a      	ldr	r2, [r7, #20]
 8002418:	429a      	cmp	r2, r3
 800241a:	d307      	bcc.n	800242c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0301 	and.w	r3, r3, #1
 8002426:	2b00      	cmp	r3, #0
 8002428:	d1f2      	bne.n	8002410 <HAL_DMA_IRQHandler+0x2cc>
 800242a:	e000      	b.n	800242e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800242c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2201      	movs	r2, #1
 8002432:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2200      	movs	r2, #0
 800243a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002442:	2b00      	cmp	r3, #0
 8002444:	d005      	beq.n	8002452 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	4798      	blx	r3
 800244e:	e000      	b.n	8002452 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002450:	bf00      	nop
    }
  }
}
 8002452:	3718      	adds	r7, #24
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}

08002458 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8002464:	4618      	mov	r0, r3
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr

08002470 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002470:	b480      	push	{r7}
 8002472:	b085      	sub	sp, #20
 8002474:	af00      	add	r7, sp, #0
 8002476:	60f8      	str	r0, [r7, #12]
 8002478:	60b9      	str	r1, [r7, #8]
 800247a:	607a      	str	r2, [r7, #4]
 800247c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800248c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	683a      	ldr	r2, [r7, #0]
 8002494:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	689b      	ldr	r3, [r3, #8]
 800249a:	2b40      	cmp	r3, #64	; 0x40
 800249c:	d108      	bne.n	80024b0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	68ba      	ldr	r2, [r7, #8]
 80024ac:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80024ae:	e007      	b.n	80024c0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	68ba      	ldr	r2, [r7, #8]
 80024b6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	687a      	ldr	r2, [r7, #4]
 80024be:	60da      	str	r2, [r3, #12]
}
 80024c0:	bf00      	nop
 80024c2:	3714      	adds	r7, #20
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr

080024cc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b085      	sub	sp, #20
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	3b10      	subs	r3, #16
 80024dc:	4a13      	ldr	r2, [pc, #76]	; (800252c <DMA_CalcBaseAndBitshift+0x60>)
 80024de:	fba2 2303 	umull	r2, r3, r2, r3
 80024e2:	091b      	lsrs	r3, r3, #4
 80024e4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80024e6:	4a12      	ldr	r2, [pc, #72]	; (8002530 <DMA_CalcBaseAndBitshift+0x64>)
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	4413      	add	r3, r2
 80024ec:	781b      	ldrb	r3, [r3, #0]
 80024ee:	461a      	mov	r2, r3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2b03      	cmp	r3, #3
 80024f8:	d908      	bls.n	800250c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	461a      	mov	r2, r3
 8002500:	4b0c      	ldr	r3, [pc, #48]	; (8002534 <DMA_CalcBaseAndBitshift+0x68>)
 8002502:	4013      	ands	r3, r2
 8002504:	1d1a      	adds	r2, r3, #4
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	659a      	str	r2, [r3, #88]	; 0x58
 800250a:	e006      	b.n	800251a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	461a      	mov	r2, r3
 8002512:	4b08      	ldr	r3, [pc, #32]	; (8002534 <DMA_CalcBaseAndBitshift+0x68>)
 8002514:	4013      	ands	r3, r2
 8002516:	687a      	ldr	r2, [r7, #4]
 8002518:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800251e:	4618      	mov	r0, r3
 8002520:	3714      	adds	r7, #20
 8002522:	46bd      	mov	sp, r7
 8002524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002528:	4770      	bx	lr
 800252a:	bf00      	nop
 800252c:	aaaaaaab 	.word	0xaaaaaaab
 8002530:	0801d544 	.word	0x0801d544
 8002534:	fffffc00 	.word	0xfffffc00

08002538 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002538:	b480      	push	{r7}
 800253a:	b085      	sub	sp, #20
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002540:	2300      	movs	r3, #0
 8002542:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002548:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	699b      	ldr	r3, [r3, #24]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d11f      	bne.n	8002592 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	2b03      	cmp	r3, #3
 8002556:	d856      	bhi.n	8002606 <DMA_CheckFifoParam+0xce>
 8002558:	a201      	add	r2, pc, #4	; (adr r2, 8002560 <DMA_CheckFifoParam+0x28>)
 800255a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800255e:	bf00      	nop
 8002560:	08002571 	.word	0x08002571
 8002564:	08002583 	.word	0x08002583
 8002568:	08002571 	.word	0x08002571
 800256c:	08002607 	.word	0x08002607
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002574:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002578:	2b00      	cmp	r3, #0
 800257a:	d046      	beq.n	800260a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002580:	e043      	b.n	800260a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002586:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800258a:	d140      	bne.n	800260e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002590:	e03d      	b.n	800260e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	699b      	ldr	r3, [r3, #24]
 8002596:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800259a:	d121      	bne.n	80025e0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	2b03      	cmp	r3, #3
 80025a0:	d837      	bhi.n	8002612 <DMA_CheckFifoParam+0xda>
 80025a2:	a201      	add	r2, pc, #4	; (adr r2, 80025a8 <DMA_CheckFifoParam+0x70>)
 80025a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025a8:	080025b9 	.word	0x080025b9
 80025ac:	080025bf 	.word	0x080025bf
 80025b0:	080025b9 	.word	0x080025b9
 80025b4:	080025d1 	.word	0x080025d1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	73fb      	strb	r3, [r7, #15]
      break;
 80025bc:	e030      	b.n	8002620 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d025      	beq.n	8002616 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025ce:	e022      	b.n	8002616 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025d4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80025d8:	d11f      	bne.n	800261a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80025de:	e01c      	b.n	800261a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d903      	bls.n	80025ee <DMA_CheckFifoParam+0xb6>
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	2b03      	cmp	r3, #3
 80025ea:	d003      	beq.n	80025f4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80025ec:	e018      	b.n	8002620 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	73fb      	strb	r3, [r7, #15]
      break;
 80025f2:	e015      	b.n	8002620 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d00e      	beq.n	800261e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	73fb      	strb	r3, [r7, #15]
      break;
 8002604:	e00b      	b.n	800261e <DMA_CheckFifoParam+0xe6>
      break;
 8002606:	bf00      	nop
 8002608:	e00a      	b.n	8002620 <DMA_CheckFifoParam+0xe8>
      break;
 800260a:	bf00      	nop
 800260c:	e008      	b.n	8002620 <DMA_CheckFifoParam+0xe8>
      break;
 800260e:	bf00      	nop
 8002610:	e006      	b.n	8002620 <DMA_CheckFifoParam+0xe8>
      break;
 8002612:	bf00      	nop
 8002614:	e004      	b.n	8002620 <DMA_CheckFifoParam+0xe8>
      break;
 8002616:	bf00      	nop
 8002618:	e002      	b.n	8002620 <DMA_CheckFifoParam+0xe8>
      break;   
 800261a:	bf00      	nop
 800261c:	e000      	b.n	8002620 <DMA_CheckFifoParam+0xe8>
      break;
 800261e:	bf00      	nop
    }
  } 
  
  return status; 
 8002620:	7bfb      	ldrb	r3, [r7, #15]
}
 8002622:	4618      	mov	r0, r3
 8002624:	3714      	adds	r7, #20
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop

08002630 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002630:	b480      	push	{r7}
 8002632:	b089      	sub	sp, #36	; 0x24
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
 8002638:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800263a:	2300      	movs	r3, #0
 800263c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800263e:	2300      	movs	r3, #0
 8002640:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002642:	2300      	movs	r3, #0
 8002644:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002646:	2300      	movs	r3, #0
 8002648:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800264a:	2300      	movs	r3, #0
 800264c:	61fb      	str	r3, [r7, #28]
 800264e:	e175      	b.n	800293c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002650:	2201      	movs	r2, #1
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	fa02 f303 	lsl.w	r3, r2, r3
 8002658:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	697a      	ldr	r2, [r7, #20]
 8002660:	4013      	ands	r3, r2
 8002662:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002664:	693a      	ldr	r2, [r7, #16]
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	429a      	cmp	r2, r3
 800266a:	f040 8164 	bne.w	8002936 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	f003 0303 	and.w	r3, r3, #3
 8002676:	2b01      	cmp	r3, #1
 8002678:	d005      	beq.n	8002686 <HAL_GPIO_Init+0x56>
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	f003 0303 	and.w	r3, r3, #3
 8002682:	2b02      	cmp	r3, #2
 8002684:	d130      	bne.n	80026e8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800268c:	69fb      	ldr	r3, [r7, #28]
 800268e:	005b      	lsls	r3, r3, #1
 8002690:	2203      	movs	r2, #3
 8002692:	fa02 f303 	lsl.w	r3, r2, r3
 8002696:	43db      	mvns	r3, r3
 8002698:	69ba      	ldr	r2, [r7, #24]
 800269a:	4013      	ands	r3, r2
 800269c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	68da      	ldr	r2, [r3, #12]
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	005b      	lsls	r3, r3, #1
 80026a6:	fa02 f303 	lsl.w	r3, r2, r3
 80026aa:	69ba      	ldr	r2, [r7, #24]
 80026ac:	4313      	orrs	r3, r2
 80026ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	69ba      	ldr	r2, [r7, #24]
 80026b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026bc:	2201      	movs	r2, #1
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	fa02 f303 	lsl.w	r3, r2, r3
 80026c4:	43db      	mvns	r3, r3
 80026c6:	69ba      	ldr	r2, [r7, #24]
 80026c8:	4013      	ands	r3, r2
 80026ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	091b      	lsrs	r3, r3, #4
 80026d2:	f003 0201 	and.w	r2, r3, #1
 80026d6:	69fb      	ldr	r3, [r7, #28]
 80026d8:	fa02 f303 	lsl.w	r3, r2, r3
 80026dc:	69ba      	ldr	r2, [r7, #24]
 80026de:	4313      	orrs	r3, r2
 80026e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	69ba      	ldr	r2, [r7, #24]
 80026e6:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	f003 0303 	and.w	r3, r3, #3
 80026f0:	2b03      	cmp	r3, #3
 80026f2:	d017      	beq.n	8002724 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	005b      	lsls	r3, r3, #1
 80026fe:	2203      	movs	r2, #3
 8002700:	fa02 f303 	lsl.w	r3, r2, r3
 8002704:	43db      	mvns	r3, r3
 8002706:	69ba      	ldr	r2, [r7, #24]
 8002708:	4013      	ands	r3, r2
 800270a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	689a      	ldr	r2, [r3, #8]
 8002710:	69fb      	ldr	r3, [r7, #28]
 8002712:	005b      	lsls	r3, r3, #1
 8002714:	fa02 f303 	lsl.w	r3, r2, r3
 8002718:	69ba      	ldr	r2, [r7, #24]
 800271a:	4313      	orrs	r3, r2
 800271c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	69ba      	ldr	r2, [r7, #24]
 8002722:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f003 0303 	and.w	r3, r3, #3
 800272c:	2b02      	cmp	r3, #2
 800272e:	d123      	bne.n	8002778 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	08da      	lsrs	r2, r3, #3
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	3208      	adds	r2, #8
 8002738:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800273c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	f003 0307 	and.w	r3, r3, #7
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	220f      	movs	r2, #15
 8002748:	fa02 f303 	lsl.w	r3, r2, r3
 800274c:	43db      	mvns	r3, r3
 800274e:	69ba      	ldr	r2, [r7, #24]
 8002750:	4013      	ands	r3, r2
 8002752:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	691a      	ldr	r2, [r3, #16]
 8002758:	69fb      	ldr	r3, [r7, #28]
 800275a:	f003 0307 	and.w	r3, r3, #7
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	fa02 f303 	lsl.w	r3, r2, r3
 8002764:	69ba      	ldr	r2, [r7, #24]
 8002766:	4313      	orrs	r3, r2
 8002768:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	08da      	lsrs	r2, r3, #3
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	3208      	adds	r2, #8
 8002772:	69b9      	ldr	r1, [r7, #24]
 8002774:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800277e:	69fb      	ldr	r3, [r7, #28]
 8002780:	005b      	lsls	r3, r3, #1
 8002782:	2203      	movs	r2, #3
 8002784:	fa02 f303 	lsl.w	r3, r2, r3
 8002788:	43db      	mvns	r3, r3
 800278a:	69ba      	ldr	r2, [r7, #24]
 800278c:	4013      	ands	r3, r2
 800278e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f003 0203 	and.w	r2, r3, #3
 8002798:	69fb      	ldr	r3, [r7, #28]
 800279a:	005b      	lsls	r3, r3, #1
 800279c:	fa02 f303 	lsl.w	r3, r2, r3
 80027a0:	69ba      	ldr	r2, [r7, #24]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	69ba      	ldr	r2, [r7, #24]
 80027aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	f000 80be 	beq.w	8002936 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027ba:	4b66      	ldr	r3, [pc, #408]	; (8002954 <HAL_GPIO_Init+0x324>)
 80027bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027be:	4a65      	ldr	r2, [pc, #404]	; (8002954 <HAL_GPIO_Init+0x324>)
 80027c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027c4:	6453      	str	r3, [r2, #68]	; 0x44
 80027c6:	4b63      	ldr	r3, [pc, #396]	; (8002954 <HAL_GPIO_Init+0x324>)
 80027c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027ce:	60fb      	str	r3, [r7, #12]
 80027d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80027d2:	4a61      	ldr	r2, [pc, #388]	; (8002958 <HAL_GPIO_Init+0x328>)
 80027d4:	69fb      	ldr	r3, [r7, #28]
 80027d6:	089b      	lsrs	r3, r3, #2
 80027d8:	3302      	adds	r3, #2
 80027da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027de:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80027e0:	69fb      	ldr	r3, [r7, #28]
 80027e2:	f003 0303 	and.w	r3, r3, #3
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	220f      	movs	r2, #15
 80027ea:	fa02 f303 	lsl.w	r3, r2, r3
 80027ee:	43db      	mvns	r3, r3
 80027f0:	69ba      	ldr	r2, [r7, #24]
 80027f2:	4013      	ands	r3, r2
 80027f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4a58      	ldr	r2, [pc, #352]	; (800295c <HAL_GPIO_Init+0x32c>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d037      	beq.n	800286e <HAL_GPIO_Init+0x23e>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	4a57      	ldr	r2, [pc, #348]	; (8002960 <HAL_GPIO_Init+0x330>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d031      	beq.n	800286a <HAL_GPIO_Init+0x23a>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	4a56      	ldr	r2, [pc, #344]	; (8002964 <HAL_GPIO_Init+0x334>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d02b      	beq.n	8002866 <HAL_GPIO_Init+0x236>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4a55      	ldr	r2, [pc, #340]	; (8002968 <HAL_GPIO_Init+0x338>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d025      	beq.n	8002862 <HAL_GPIO_Init+0x232>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	4a54      	ldr	r2, [pc, #336]	; (800296c <HAL_GPIO_Init+0x33c>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d01f      	beq.n	800285e <HAL_GPIO_Init+0x22e>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4a53      	ldr	r2, [pc, #332]	; (8002970 <HAL_GPIO_Init+0x340>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d019      	beq.n	800285a <HAL_GPIO_Init+0x22a>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	4a52      	ldr	r2, [pc, #328]	; (8002974 <HAL_GPIO_Init+0x344>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d013      	beq.n	8002856 <HAL_GPIO_Init+0x226>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4a51      	ldr	r2, [pc, #324]	; (8002978 <HAL_GPIO_Init+0x348>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d00d      	beq.n	8002852 <HAL_GPIO_Init+0x222>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	4a50      	ldr	r2, [pc, #320]	; (800297c <HAL_GPIO_Init+0x34c>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d007      	beq.n	800284e <HAL_GPIO_Init+0x21e>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4a4f      	ldr	r2, [pc, #316]	; (8002980 <HAL_GPIO_Init+0x350>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d101      	bne.n	800284a <HAL_GPIO_Init+0x21a>
 8002846:	2309      	movs	r3, #9
 8002848:	e012      	b.n	8002870 <HAL_GPIO_Init+0x240>
 800284a:	230a      	movs	r3, #10
 800284c:	e010      	b.n	8002870 <HAL_GPIO_Init+0x240>
 800284e:	2308      	movs	r3, #8
 8002850:	e00e      	b.n	8002870 <HAL_GPIO_Init+0x240>
 8002852:	2307      	movs	r3, #7
 8002854:	e00c      	b.n	8002870 <HAL_GPIO_Init+0x240>
 8002856:	2306      	movs	r3, #6
 8002858:	e00a      	b.n	8002870 <HAL_GPIO_Init+0x240>
 800285a:	2305      	movs	r3, #5
 800285c:	e008      	b.n	8002870 <HAL_GPIO_Init+0x240>
 800285e:	2304      	movs	r3, #4
 8002860:	e006      	b.n	8002870 <HAL_GPIO_Init+0x240>
 8002862:	2303      	movs	r3, #3
 8002864:	e004      	b.n	8002870 <HAL_GPIO_Init+0x240>
 8002866:	2302      	movs	r3, #2
 8002868:	e002      	b.n	8002870 <HAL_GPIO_Init+0x240>
 800286a:	2301      	movs	r3, #1
 800286c:	e000      	b.n	8002870 <HAL_GPIO_Init+0x240>
 800286e:	2300      	movs	r3, #0
 8002870:	69fa      	ldr	r2, [r7, #28]
 8002872:	f002 0203 	and.w	r2, r2, #3
 8002876:	0092      	lsls	r2, r2, #2
 8002878:	4093      	lsls	r3, r2
 800287a:	69ba      	ldr	r2, [r7, #24]
 800287c:	4313      	orrs	r3, r2
 800287e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002880:	4935      	ldr	r1, [pc, #212]	; (8002958 <HAL_GPIO_Init+0x328>)
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	089b      	lsrs	r3, r3, #2
 8002886:	3302      	adds	r3, #2
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800288e:	4b3d      	ldr	r3, [pc, #244]	; (8002984 <HAL_GPIO_Init+0x354>)
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	43db      	mvns	r3, r3
 8002898:	69ba      	ldr	r2, [r7, #24]
 800289a:	4013      	ands	r3, r2
 800289c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d003      	beq.n	80028b2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80028aa:	69ba      	ldr	r2, [r7, #24]
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	4313      	orrs	r3, r2
 80028b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028b2:	4a34      	ldr	r2, [pc, #208]	; (8002984 <HAL_GPIO_Init+0x354>)
 80028b4:	69bb      	ldr	r3, [r7, #24]
 80028b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028b8:	4b32      	ldr	r3, [pc, #200]	; (8002984 <HAL_GPIO_Init+0x354>)
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	43db      	mvns	r3, r3
 80028c2:	69ba      	ldr	r2, [r7, #24]
 80028c4:	4013      	ands	r3, r2
 80028c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d003      	beq.n	80028dc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80028d4:	69ba      	ldr	r2, [r7, #24]
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	4313      	orrs	r3, r2
 80028da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028dc:	4a29      	ldr	r2, [pc, #164]	; (8002984 <HAL_GPIO_Init+0x354>)
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028e2:	4b28      	ldr	r3, [pc, #160]	; (8002984 <HAL_GPIO_Init+0x354>)
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	43db      	mvns	r3, r3
 80028ec:	69ba      	ldr	r2, [r7, #24]
 80028ee:	4013      	ands	r3, r2
 80028f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d003      	beq.n	8002906 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80028fe:	69ba      	ldr	r2, [r7, #24]
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	4313      	orrs	r3, r2
 8002904:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002906:	4a1f      	ldr	r2, [pc, #124]	; (8002984 <HAL_GPIO_Init+0x354>)
 8002908:	69bb      	ldr	r3, [r7, #24]
 800290a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800290c:	4b1d      	ldr	r3, [pc, #116]	; (8002984 <HAL_GPIO_Init+0x354>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	43db      	mvns	r3, r3
 8002916:	69ba      	ldr	r2, [r7, #24]
 8002918:	4013      	ands	r3, r2
 800291a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002924:	2b00      	cmp	r3, #0
 8002926:	d003      	beq.n	8002930 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002928:	69ba      	ldr	r2, [r7, #24]
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	4313      	orrs	r3, r2
 800292e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002930:	4a14      	ldr	r2, [pc, #80]	; (8002984 <HAL_GPIO_Init+0x354>)
 8002932:	69bb      	ldr	r3, [r7, #24]
 8002934:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	3301      	adds	r3, #1
 800293a:	61fb      	str	r3, [r7, #28]
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	2b0f      	cmp	r3, #15
 8002940:	f67f ae86 	bls.w	8002650 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002944:	bf00      	nop
 8002946:	bf00      	nop
 8002948:	3724      	adds	r7, #36	; 0x24
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop
 8002954:	40023800 	.word	0x40023800
 8002958:	40013800 	.word	0x40013800
 800295c:	40020000 	.word	0x40020000
 8002960:	40020400 	.word	0x40020400
 8002964:	40020800 	.word	0x40020800
 8002968:	40020c00 	.word	0x40020c00
 800296c:	40021000 	.word	0x40021000
 8002970:	40021400 	.word	0x40021400
 8002974:	40021800 	.word	0x40021800
 8002978:	40021c00 	.word	0x40021c00
 800297c:	40022000 	.word	0x40022000
 8002980:	40022400 	.word	0x40022400
 8002984:	40013c00 	.word	0x40013c00

08002988 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002988:	b480      	push	{r7}
 800298a:	b083      	sub	sp, #12
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
 8002990:	460b      	mov	r3, r1
 8002992:	807b      	strh	r3, [r7, #2]
 8002994:	4613      	mov	r3, r2
 8002996:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002998:	787b      	ldrb	r3, [r7, #1]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d003      	beq.n	80029a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800299e:	887a      	ldrh	r2, [r7, #2]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80029a4:	e003      	b.n	80029ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80029a6:	887b      	ldrh	r3, [r7, #2]
 80029a8:	041a      	lsls	r2, r3, #16
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	619a      	str	r2, [r3, #24]
}
 80029ae:	bf00      	nop
 80029b0:	370c      	adds	r7, #12
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr

080029ba <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80029ba:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029bc:	b08f      	sub	sp, #60	; 0x3c
 80029be:	af0a      	add	r7, sp, #40	; 0x28
 80029c0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d101      	bne.n	80029cc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	e116      	b.n	8002bfa <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d106      	bne.n	80029ec <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2200      	movs	r2, #0
 80029e2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f00a fe32 	bl	800d650 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2203      	movs	r2, #3
 80029f0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d102      	bne.n	8002a06 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2200      	movs	r2, #0
 8002a04:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f004 fb47 	bl	800709e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	603b      	str	r3, [r7, #0]
 8002a16:	687e      	ldr	r6, [r7, #4]
 8002a18:	466d      	mov	r5, sp
 8002a1a:	f106 0410 	add.w	r4, r6, #16
 8002a1e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a20:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a22:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a24:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a26:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002a2a:	e885 0003 	stmia.w	r5, {r0, r1}
 8002a2e:	1d33      	adds	r3, r6, #4
 8002a30:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a32:	6838      	ldr	r0, [r7, #0]
 8002a34:	f004 fa28 	bl	8006e88 <USB_CoreInit>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d005      	beq.n	8002a4a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2202      	movs	r2, #2
 8002a42:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e0d7      	b.n	8002bfa <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	2100      	movs	r1, #0
 8002a50:	4618      	mov	r0, r3
 8002a52:	f004 fb35 	bl	80070c0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a56:	2300      	movs	r3, #0
 8002a58:	73fb      	strb	r3, [r7, #15]
 8002a5a:	e04a      	b.n	8002af2 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002a5c:	7bfa      	ldrb	r2, [r7, #15]
 8002a5e:	6879      	ldr	r1, [r7, #4]
 8002a60:	4613      	mov	r3, r2
 8002a62:	00db      	lsls	r3, r3, #3
 8002a64:	4413      	add	r3, r2
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	440b      	add	r3, r1
 8002a6a:	333d      	adds	r3, #61	; 0x3d
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002a70:	7bfa      	ldrb	r2, [r7, #15]
 8002a72:	6879      	ldr	r1, [r7, #4]
 8002a74:	4613      	mov	r3, r2
 8002a76:	00db      	lsls	r3, r3, #3
 8002a78:	4413      	add	r3, r2
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	440b      	add	r3, r1
 8002a7e:	333c      	adds	r3, #60	; 0x3c
 8002a80:	7bfa      	ldrb	r2, [r7, #15]
 8002a82:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002a84:	7bfa      	ldrb	r2, [r7, #15]
 8002a86:	7bfb      	ldrb	r3, [r7, #15]
 8002a88:	b298      	uxth	r0, r3
 8002a8a:	6879      	ldr	r1, [r7, #4]
 8002a8c:	4613      	mov	r3, r2
 8002a8e:	00db      	lsls	r3, r3, #3
 8002a90:	4413      	add	r3, r2
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	440b      	add	r3, r1
 8002a96:	3344      	adds	r3, #68	; 0x44
 8002a98:	4602      	mov	r2, r0
 8002a9a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002a9c:	7bfa      	ldrb	r2, [r7, #15]
 8002a9e:	6879      	ldr	r1, [r7, #4]
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	00db      	lsls	r3, r3, #3
 8002aa4:	4413      	add	r3, r2
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	440b      	add	r3, r1
 8002aaa:	3340      	adds	r3, #64	; 0x40
 8002aac:	2200      	movs	r2, #0
 8002aae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002ab0:	7bfa      	ldrb	r2, [r7, #15]
 8002ab2:	6879      	ldr	r1, [r7, #4]
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	00db      	lsls	r3, r3, #3
 8002ab8:	4413      	add	r3, r2
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	440b      	add	r3, r1
 8002abe:	3348      	adds	r3, #72	; 0x48
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002ac4:	7bfa      	ldrb	r2, [r7, #15]
 8002ac6:	6879      	ldr	r1, [r7, #4]
 8002ac8:	4613      	mov	r3, r2
 8002aca:	00db      	lsls	r3, r3, #3
 8002acc:	4413      	add	r3, r2
 8002ace:	009b      	lsls	r3, r3, #2
 8002ad0:	440b      	add	r3, r1
 8002ad2:	334c      	adds	r3, #76	; 0x4c
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002ad8:	7bfa      	ldrb	r2, [r7, #15]
 8002ada:	6879      	ldr	r1, [r7, #4]
 8002adc:	4613      	mov	r3, r2
 8002ade:	00db      	lsls	r3, r3, #3
 8002ae0:	4413      	add	r3, r2
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	440b      	add	r3, r1
 8002ae6:	3354      	adds	r3, #84	; 0x54
 8002ae8:	2200      	movs	r2, #0
 8002aea:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002aec:	7bfb      	ldrb	r3, [r7, #15]
 8002aee:	3301      	adds	r3, #1
 8002af0:	73fb      	strb	r3, [r7, #15]
 8002af2:	7bfa      	ldrb	r2, [r7, #15]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d3af      	bcc.n	8002a5c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002afc:	2300      	movs	r3, #0
 8002afe:	73fb      	strb	r3, [r7, #15]
 8002b00:	e044      	b.n	8002b8c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002b02:	7bfa      	ldrb	r2, [r7, #15]
 8002b04:	6879      	ldr	r1, [r7, #4]
 8002b06:	4613      	mov	r3, r2
 8002b08:	00db      	lsls	r3, r3, #3
 8002b0a:	4413      	add	r3, r2
 8002b0c:	009b      	lsls	r3, r3, #2
 8002b0e:	440b      	add	r3, r1
 8002b10:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002b14:	2200      	movs	r2, #0
 8002b16:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002b18:	7bfa      	ldrb	r2, [r7, #15]
 8002b1a:	6879      	ldr	r1, [r7, #4]
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	00db      	lsls	r3, r3, #3
 8002b20:	4413      	add	r3, r2
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	440b      	add	r3, r1
 8002b26:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002b2a:	7bfa      	ldrb	r2, [r7, #15]
 8002b2c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002b2e:	7bfa      	ldrb	r2, [r7, #15]
 8002b30:	6879      	ldr	r1, [r7, #4]
 8002b32:	4613      	mov	r3, r2
 8002b34:	00db      	lsls	r3, r3, #3
 8002b36:	4413      	add	r3, r2
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	440b      	add	r3, r1
 8002b3c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002b40:	2200      	movs	r2, #0
 8002b42:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002b44:	7bfa      	ldrb	r2, [r7, #15]
 8002b46:	6879      	ldr	r1, [r7, #4]
 8002b48:	4613      	mov	r3, r2
 8002b4a:	00db      	lsls	r3, r3, #3
 8002b4c:	4413      	add	r3, r2
 8002b4e:	009b      	lsls	r3, r3, #2
 8002b50:	440b      	add	r3, r1
 8002b52:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002b56:	2200      	movs	r2, #0
 8002b58:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002b5a:	7bfa      	ldrb	r2, [r7, #15]
 8002b5c:	6879      	ldr	r1, [r7, #4]
 8002b5e:	4613      	mov	r3, r2
 8002b60:	00db      	lsls	r3, r3, #3
 8002b62:	4413      	add	r3, r2
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	440b      	add	r3, r1
 8002b68:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002b70:	7bfa      	ldrb	r2, [r7, #15]
 8002b72:	6879      	ldr	r1, [r7, #4]
 8002b74:	4613      	mov	r3, r2
 8002b76:	00db      	lsls	r3, r3, #3
 8002b78:	4413      	add	r3, r2
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	440b      	add	r3, r1
 8002b7e:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002b82:	2200      	movs	r2, #0
 8002b84:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b86:	7bfb      	ldrb	r3, [r7, #15]
 8002b88:	3301      	adds	r3, #1
 8002b8a:	73fb      	strb	r3, [r7, #15]
 8002b8c:	7bfa      	ldrb	r2, [r7, #15]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d3b5      	bcc.n	8002b02 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	603b      	str	r3, [r7, #0]
 8002b9c:	687e      	ldr	r6, [r7, #4]
 8002b9e:	466d      	mov	r5, sp
 8002ba0:	f106 0410 	add.w	r4, r6, #16
 8002ba4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ba6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ba8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002baa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002bac:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002bb0:	e885 0003 	stmia.w	r5, {r0, r1}
 8002bb4:	1d33      	adds	r3, r6, #4
 8002bb6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002bb8:	6838      	ldr	r0, [r7, #0]
 8002bba:	f004 facd 	bl	8007158 <USB_DevInit>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d005      	beq.n	8002bd0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2202      	movs	r2, #2
 8002bc8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e014      	b.n	8002bfa <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d102      	bne.n	8002bee <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002be8:	6878      	ldr	r0, [r7, #4]
 8002bea:	f001 f97b 	bl	8003ee4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f005 fc1b 	bl	800842e <USB_DevDisconnect>

  return HAL_OK;
 8002bf8:	2300      	movs	r3, #0
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3714      	adds	r7, #20
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002c02 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002c02:	b580      	push	{r7, lr}
 8002c04:	b082      	sub	sp, #8
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d101      	bne.n	8002c18 <HAL_PCD_Start+0x16>
 8002c14:	2302      	movs	r3, #2
 8002c16:	e012      	b.n	8002c3e <HAL_PCD_Start+0x3c>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  __HAL_PCD_ENABLE(hpcd);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4618      	mov	r0, r3
 8002c26:	f004 fa29 	bl	800707c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f005 fbdc 	bl	80083ec <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002c3c:	2300      	movs	r3, #0
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	3708      	adds	r7, #8
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}

08002c46 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002c46:	b590      	push	{r4, r7, lr}
 8002c48:	b08d      	sub	sp, #52	; 0x34
 8002c4a:	af00      	add	r7, sp, #0
 8002c4c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c54:	6a3b      	ldr	r3, [r7, #32]
 8002c56:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f005 fc9a 	bl	8008596 <USB_GetMode>
 8002c62:	4603      	mov	r3, r0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	f040 84b7 	bne.w	80035d8 <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f005 fbfe 	bl	8008470 <USB_ReadInterrupts>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	f000 84ad 	beq.w	80035d6 <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	0a1b      	lsrs	r3, r3, #8
 8002c86:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4618      	mov	r0, r3
 8002c96:	f005 fbeb 	bl	8008470 <USB_ReadInterrupts>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	f003 0302 	and.w	r3, r3, #2
 8002ca0:	2b02      	cmp	r3, #2
 8002ca2:	d107      	bne.n	8002cb4 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	695a      	ldr	r2, [r3, #20]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f002 0202 	and.w	r2, r2, #2
 8002cb2:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f005 fbd9 	bl	8008470 <USB_ReadInterrupts>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	f003 0310 	and.w	r3, r3, #16
 8002cc4:	2b10      	cmp	r3, #16
 8002cc6:	d161      	bne.n	8002d8c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	699a      	ldr	r2, [r3, #24]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f022 0210 	bic.w	r2, r2, #16
 8002cd6:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002cd8:	6a3b      	ldr	r3, [r7, #32]
 8002cda:	6a1b      	ldr	r3, [r3, #32]
 8002cdc:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002cde:	69bb      	ldr	r3, [r7, #24]
 8002ce0:	f003 020f 	and.w	r2, r3, #15
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	00db      	lsls	r3, r3, #3
 8002ce8:	4413      	add	r3, r2
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002cf0:	687a      	ldr	r2, [r7, #4]
 8002cf2:	4413      	add	r3, r2
 8002cf4:	3304      	adds	r3, #4
 8002cf6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002cf8:	69bb      	ldr	r3, [r7, #24]
 8002cfa:	0c5b      	lsrs	r3, r3, #17
 8002cfc:	f003 030f 	and.w	r3, r3, #15
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	d124      	bne.n	8002d4e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002d04:	69ba      	ldr	r2, [r7, #24]
 8002d06:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d035      	beq.n	8002d7c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002d14:	69bb      	ldr	r3, [r7, #24]
 8002d16:	091b      	lsrs	r3, r3, #4
 8002d18:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002d1a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	461a      	mov	r2, r3
 8002d22:	6a38      	ldr	r0, [r7, #32]
 8002d24:	f005 fa10 	bl	8008148 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	691a      	ldr	r2, [r3, #16]
 8002d2c:	69bb      	ldr	r3, [r7, #24]
 8002d2e:	091b      	lsrs	r3, r3, #4
 8002d30:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002d34:	441a      	add	r2, r3
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	6a1a      	ldr	r2, [r3, #32]
 8002d3e:	69bb      	ldr	r3, [r7, #24]
 8002d40:	091b      	lsrs	r3, r3, #4
 8002d42:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002d46:	441a      	add	r2, r3
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	621a      	str	r2, [r3, #32]
 8002d4c:	e016      	b.n	8002d7c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002d4e:	69bb      	ldr	r3, [r7, #24]
 8002d50:	0c5b      	lsrs	r3, r3, #17
 8002d52:	f003 030f 	and.w	r3, r3, #15
 8002d56:	2b06      	cmp	r3, #6
 8002d58:	d110      	bne.n	8002d7c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002d60:	2208      	movs	r2, #8
 8002d62:	4619      	mov	r1, r3
 8002d64:	6a38      	ldr	r0, [r7, #32]
 8002d66:	f005 f9ef 	bl	8008148 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	6a1a      	ldr	r2, [r3, #32]
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	091b      	lsrs	r3, r3, #4
 8002d72:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002d76:	441a      	add	r2, r3
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	699a      	ldr	r2, [r3, #24]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f042 0210 	orr.w	r2, r2, #16
 8002d8a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4618      	mov	r0, r3
 8002d92:	f005 fb6d 	bl	8008470 <USB_ReadInterrupts>
 8002d96:	4603      	mov	r3, r0
 8002d98:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d9c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002da0:	f040 80a7 	bne.w	8002ef2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002da4:	2300      	movs	r3, #0
 8002da6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4618      	mov	r0, r3
 8002dae:	f005 fb72 	bl	8008496 <USB_ReadDevAllOutEpInterrupt>
 8002db2:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8002db4:	e099      	b.n	8002eea <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002db6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002db8:	f003 0301 	and.w	r3, r3, #1
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	f000 808e 	beq.w	8002ede <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002dc8:	b2d2      	uxtb	r2, r2
 8002dca:	4611      	mov	r1, r2
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f005 fb96 	bl	80084fe <USB_ReadDevOutEPInterrupt>
 8002dd2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002dd4:	693b      	ldr	r3, [r7, #16]
 8002dd6:	f003 0301 	and.w	r3, r3, #1
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d00c      	beq.n	8002df8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de0:	015a      	lsls	r2, r3, #5
 8002de2:	69fb      	ldr	r3, [r7, #28]
 8002de4:	4413      	add	r3, r2
 8002de6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002dea:	461a      	mov	r2, r3
 8002dec:	2301      	movs	r3, #1
 8002dee:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002df0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f000 fef0 	bl	8003bd8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	f003 0308 	and.w	r3, r3, #8
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d00c      	beq.n	8002e1c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e04:	015a      	lsls	r2, r3, #5
 8002e06:	69fb      	ldr	r3, [r7, #28]
 8002e08:	4413      	add	r3, r2
 8002e0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002e0e:	461a      	mov	r2, r3
 8002e10:	2308      	movs	r3, #8
 8002e12:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002e14:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f000 ffc6 	bl	8003da8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002e1c:	693b      	ldr	r3, [r7, #16]
 8002e1e:	f003 0310 	and.w	r3, r3, #16
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d008      	beq.n	8002e38 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e28:	015a      	lsls	r2, r3, #5
 8002e2a:	69fb      	ldr	r3, [r7, #28]
 8002e2c:	4413      	add	r3, r2
 8002e2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002e32:	461a      	mov	r2, r3
 8002e34:	2310      	movs	r3, #16
 8002e36:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002e38:	693b      	ldr	r3, [r7, #16]
 8002e3a:	f003 0302 	and.w	r3, r3, #2
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d030      	beq.n	8002ea4 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002e42:	6a3b      	ldr	r3, [r7, #32]
 8002e44:	695b      	ldr	r3, [r3, #20]
 8002e46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e4a:	2b80      	cmp	r3, #128	; 0x80
 8002e4c:	d109      	bne.n	8002e62 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002e4e:	69fb      	ldr	r3, [r7, #28]
 8002e50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	69fa      	ldr	r2, [r7, #28]
 8002e58:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002e5c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e60:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002e62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e64:	4613      	mov	r3, r2
 8002e66:	00db      	lsls	r3, r3, #3
 8002e68:	4413      	add	r3, r2
 8002e6a:	009b      	lsls	r3, r3, #2
 8002e6c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002e70:	687a      	ldr	r2, [r7, #4]
 8002e72:	4413      	add	r3, r2
 8002e74:	3304      	adds	r3, #4
 8002e76:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	78db      	ldrb	r3, [r3, #3]
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d108      	bne.n	8002e92 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	2200      	movs	r2, #0
 8002e84:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	6878      	ldr	r0, [r7, #4]
 8002e8e:	f00a fd03 	bl	800d898 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e94:	015a      	lsls	r2, r3, #5
 8002e96:	69fb      	ldr	r3, [r7, #28]
 8002e98:	4413      	add	r3, r2
 8002e9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002e9e:	461a      	mov	r2, r3
 8002ea0:	2302      	movs	r3, #2
 8002ea2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	f003 0320 	and.w	r3, r3, #32
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d008      	beq.n	8002ec0 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb0:	015a      	lsls	r2, r3, #5
 8002eb2:	69fb      	ldr	r3, [r7, #28]
 8002eb4:	4413      	add	r3, r2
 8002eb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002eba:	461a      	mov	r2, r3
 8002ebc:	2320      	movs	r3, #32
 8002ebe:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d009      	beq.n	8002ede <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ecc:	015a      	lsls	r2, r3, #5
 8002ece:	69fb      	ldr	r3, [r7, #28]
 8002ed0:	4413      	add	r3, r2
 8002ed2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002ed6:	461a      	mov	r2, r3
 8002ed8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002edc:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ee6:	085b      	lsrs	r3, r3, #1
 8002ee8:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002eea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	f47f af62 	bne.w	8002db6 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f005 faba 	bl	8008470 <USB_ReadInterrupts>
 8002efc:	4603      	mov	r3, r0
 8002efe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f02:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002f06:	f040 80db 	bne.w	80030c0 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f005 fadb 	bl	80084ca <USB_ReadDevAllInEpInterrupt>
 8002f14:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8002f16:	2300      	movs	r3, #0
 8002f18:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8002f1a:	e0cd      	b.n	80030b8 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002f1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f1e:	f003 0301 	and.w	r3, r3, #1
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	f000 80c2 	beq.w	80030ac <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f2e:	b2d2      	uxtb	r2, r2
 8002f30:	4611      	mov	r1, r2
 8002f32:	4618      	mov	r0, r3
 8002f34:	f005 fb01 	bl	800853a <USB_ReadDevInEPInterrupt>
 8002f38:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	f003 0301 	and.w	r3, r3, #1
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d057      	beq.n	8002ff4 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f46:	f003 030f 	and.w	r3, r3, #15
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f50:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002f52:	69fb      	ldr	r3, [r7, #28]
 8002f54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002f58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	43db      	mvns	r3, r3
 8002f5e:	69f9      	ldr	r1, [r7, #28]
 8002f60:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002f64:	4013      	ands	r3, r2
 8002f66:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f6a:	015a      	lsls	r2, r3, #5
 8002f6c:	69fb      	ldr	r3, [r7, #28]
 8002f6e:	4413      	add	r3, r2
 8002f70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002f74:	461a      	mov	r2, r3
 8002f76:	2301      	movs	r3, #1
 8002f78:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	691b      	ldr	r3, [r3, #16]
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d132      	bne.n	8002fe8 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002f82:	6879      	ldr	r1, [r7, #4]
 8002f84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f86:	4613      	mov	r3, r2
 8002f88:	00db      	lsls	r3, r3, #3
 8002f8a:	4413      	add	r3, r2
 8002f8c:	009b      	lsls	r3, r3, #2
 8002f8e:	440b      	add	r3, r1
 8002f90:	334c      	adds	r3, #76	; 0x4c
 8002f92:	6819      	ldr	r1, [r3, #0]
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f98:	4613      	mov	r3, r2
 8002f9a:	00db      	lsls	r3, r3, #3
 8002f9c:	4413      	add	r3, r2
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	4403      	add	r3, r0
 8002fa2:	3348      	adds	r3, #72	; 0x48
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4419      	add	r1, r3
 8002fa8:	6878      	ldr	r0, [r7, #4]
 8002faa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fac:	4613      	mov	r3, r2
 8002fae:	00db      	lsls	r3, r3, #3
 8002fb0:	4413      	add	r3, r2
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	4403      	add	r3, r0
 8002fb6:	334c      	adds	r3, #76	; 0x4c
 8002fb8:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d113      	bne.n	8002fe8 <HAL_PCD_IRQHandler+0x3a2>
 8002fc0:	6879      	ldr	r1, [r7, #4]
 8002fc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fc4:	4613      	mov	r3, r2
 8002fc6:	00db      	lsls	r3, r3, #3
 8002fc8:	4413      	add	r3, r2
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	440b      	add	r3, r1
 8002fce:	3354      	adds	r3, #84	; 0x54
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d108      	bne.n	8002fe8 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6818      	ldr	r0, [r3, #0]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002fe0:	461a      	mov	r2, r3
 8002fe2:	2101      	movs	r1, #1
 8002fe4:	f005 fb0a 	bl	80085fc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fea:	b2db      	uxtb	r3, r3
 8002fec:	4619      	mov	r1, r3
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f00a fbcd 	bl	800d78e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	f003 0308 	and.w	r3, r3, #8
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d008      	beq.n	8003010 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003000:	015a      	lsls	r2, r3, #5
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	4413      	add	r3, r2
 8003006:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800300a:	461a      	mov	r2, r3
 800300c:	2308      	movs	r3, #8
 800300e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	f003 0310 	and.w	r3, r3, #16
 8003016:	2b00      	cmp	r3, #0
 8003018:	d008      	beq.n	800302c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800301a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800301c:	015a      	lsls	r2, r3, #5
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	4413      	add	r3, r2
 8003022:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003026:	461a      	mov	r2, r3
 8003028:	2310      	movs	r3, #16
 800302a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003032:	2b00      	cmp	r3, #0
 8003034:	d008      	beq.n	8003048 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003038:	015a      	lsls	r2, r3, #5
 800303a:	69fb      	ldr	r3, [r7, #28]
 800303c:	4413      	add	r3, r2
 800303e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003042:	461a      	mov	r2, r3
 8003044:	2340      	movs	r3, #64	; 0x40
 8003046:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	f003 0302 	and.w	r3, r3, #2
 800304e:	2b00      	cmp	r3, #0
 8003050:	d023      	beq.n	800309a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003052:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003054:	6a38      	ldr	r0, [r7, #32]
 8003056:	f004 f9dd 	bl	8007414 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800305a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800305c:	4613      	mov	r3, r2
 800305e:	00db      	lsls	r3, r3, #3
 8003060:	4413      	add	r3, r2
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	3338      	adds	r3, #56	; 0x38
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	4413      	add	r3, r2
 800306a:	3304      	adds	r3, #4
 800306c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	78db      	ldrb	r3, [r3, #3]
 8003072:	2b01      	cmp	r3, #1
 8003074:	d108      	bne.n	8003088 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	2200      	movs	r2, #0
 800307a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800307c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800307e:	b2db      	uxtb	r3, r3
 8003080:	4619      	mov	r1, r3
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f00a fc1a 	bl	800d8bc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800308a:	015a      	lsls	r2, r3, #5
 800308c:	69fb      	ldr	r3, [r7, #28]
 800308e:	4413      	add	r3, r2
 8003090:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003094:	461a      	mov	r2, r3
 8003096:	2302      	movs	r3, #2
 8003098:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d003      	beq.n	80030ac <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80030a4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	f000 fd08 	bl	8003abc <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80030ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ae:	3301      	adds	r3, #1
 80030b0:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80030b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030b4:	085b      	lsrs	r3, r3, #1
 80030b6:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80030b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	f47f af2e 	bne.w	8002f1c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4618      	mov	r0, r3
 80030c6:	f005 f9d3 	bl	8008470 <USB_ReadInterrupts>
 80030ca:	4603      	mov	r3, r0
 80030cc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80030d0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80030d4:	d122      	bne.n	800311c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80030d6:	69fb      	ldr	r3, [r7, #28]
 80030d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	69fa      	ldr	r2, [r7, #28]
 80030e0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80030e4:	f023 0301 	bic.w	r3, r3, #1
 80030e8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d108      	bne.n	8003106 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2200      	movs	r2, #0
 80030f8:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80030fc:	2100      	movs	r1, #0
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f00a fd94 	bl	800dc2c <HAL_PCDEx_LPM_Callback>
 8003104:	e002      	b.n	800310c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f00a fbb8 	bl	800d87c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	695a      	ldr	r2, [r3, #20]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800311a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4618      	mov	r0, r3
 8003122:	f005 f9a5 	bl	8008470 <USB_ReadInterrupts>
 8003126:	4603      	mov	r3, r0
 8003128:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800312c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003130:	d112      	bne.n	8003158 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003132:	69fb      	ldr	r3, [r7, #28]
 8003134:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	f003 0301 	and.w	r3, r3, #1
 800313e:	2b01      	cmp	r3, #1
 8003140:	d102      	bne.n	8003148 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f00a fb74 	bl	800d830 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	695a      	ldr	r2, [r3, #20]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003156:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4618      	mov	r0, r3
 800315e:	f005 f987 	bl	8008470 <USB_ReadInterrupts>
 8003162:	4603      	mov	r3, r0
 8003164:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003168:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800316c:	d121      	bne.n	80031b2 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	695a      	ldr	r2, [r3, #20]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 800317c:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003184:	2b00      	cmp	r3, #0
 8003186:	d111      	bne.n	80031ac <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003196:	089b      	lsrs	r3, r3, #2
 8003198:	f003 020f 	and.w	r2, r3, #15
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80031a2:	2101      	movs	r1, #1
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f00a fd41 	bl	800dc2c <HAL_PCDEx_LPM_Callback>
 80031aa:	e002      	b.n	80031b2 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	f00a fb3f 	bl	800d830 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4618      	mov	r0, r3
 80031b8:	f005 f95a 	bl	8008470 <USB_ReadInterrupts>
 80031bc:	4603      	mov	r3, r0
 80031be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031c6:	f040 80b7 	bne.w	8003338 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80031ca:	69fb      	ldr	r3, [r7, #28]
 80031cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	69fa      	ldr	r2, [r7, #28]
 80031d4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80031d8:	f023 0301 	bic.w	r3, r3, #1
 80031dc:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	2110      	movs	r1, #16
 80031e4:	4618      	mov	r0, r3
 80031e6:	f004 f915 	bl	8007414 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80031ea:	2300      	movs	r3, #0
 80031ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031ee:	e046      	b.n	800327e <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80031f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031f2:	015a      	lsls	r2, r3, #5
 80031f4:	69fb      	ldr	r3, [r7, #28]
 80031f6:	4413      	add	r3, r2
 80031f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80031fc:	461a      	mov	r2, r3
 80031fe:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003202:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003204:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003206:	015a      	lsls	r2, r3, #5
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	4413      	add	r3, r2
 800320c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003214:	0151      	lsls	r1, r2, #5
 8003216:	69fa      	ldr	r2, [r7, #28]
 8003218:	440a      	add	r2, r1
 800321a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800321e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003222:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003226:	015a      	lsls	r2, r3, #5
 8003228:	69fb      	ldr	r3, [r7, #28]
 800322a:	4413      	add	r3, r2
 800322c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003230:	461a      	mov	r2, r3
 8003232:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003236:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800323a:	015a      	lsls	r2, r3, #5
 800323c:	69fb      	ldr	r3, [r7, #28]
 800323e:	4413      	add	r3, r2
 8003240:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003248:	0151      	lsls	r1, r2, #5
 800324a:	69fa      	ldr	r2, [r7, #28]
 800324c:	440a      	add	r2, r1
 800324e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003252:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003256:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003258:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800325a:	015a      	lsls	r2, r3, #5
 800325c:	69fb      	ldr	r3, [r7, #28]
 800325e:	4413      	add	r3, r2
 8003260:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003268:	0151      	lsls	r1, r2, #5
 800326a:	69fa      	ldr	r2, [r7, #28]
 800326c:	440a      	add	r2, r1
 800326e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003272:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003276:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800327a:	3301      	adds	r3, #1
 800327c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003284:	429a      	cmp	r2, r3
 8003286:	d3b3      	bcc.n	80031f0 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003288:	69fb      	ldr	r3, [r7, #28]
 800328a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800328e:	69db      	ldr	r3, [r3, #28]
 8003290:	69fa      	ldr	r2, [r7, #28]
 8003292:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003296:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800329a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d016      	beq.n	80032d2 <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80032aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80032ae:	69fa      	ldr	r2, [r7, #28]
 80032b0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80032b4:	f043 030b 	orr.w	r3, r3, #11
 80032b8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80032bc:	69fb      	ldr	r3, [r7, #28]
 80032be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80032c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032c4:	69fa      	ldr	r2, [r7, #28]
 80032c6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80032ca:	f043 030b 	orr.w	r3, r3, #11
 80032ce:	6453      	str	r3, [r2, #68]	; 0x44
 80032d0:	e015      	b.n	80032fe <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80032d2:	69fb      	ldr	r3, [r7, #28]
 80032d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80032d8:	695a      	ldr	r2, [r3, #20]
 80032da:	69fb      	ldr	r3, [r7, #28]
 80032dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80032e0:	4619      	mov	r1, r3
 80032e2:	f242 032b 	movw	r3, #8235	; 0x202b
 80032e6:	4313      	orrs	r3, r2
 80032e8:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80032f0:	691b      	ldr	r3, [r3, #16]
 80032f2:	69fa      	ldr	r2, [r7, #28]
 80032f4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80032f8:	f043 030b 	orr.w	r3, r3, #11
 80032fc:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	69fa      	ldr	r2, [r7, #28]
 8003308:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800330c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003310:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6818      	ldr	r0, [r3, #0]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	691b      	ldr	r3, [r3, #16]
 800331a:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003322:	461a      	mov	r2, r3
 8003324:	f005 f96a 	bl	80085fc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	695a      	ldr	r2, [r3, #20]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003336:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4618      	mov	r0, r3
 800333e:	f005 f897 	bl	8008470 <USB_ReadInterrupts>
 8003342:	4603      	mov	r3, r0
 8003344:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003348:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800334c:	d124      	bne.n	8003398 <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4618      	mov	r0, r3
 8003354:	f005 f92e 	bl	80085b4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4618      	mov	r0, r3
 800335e:	f004 f8d6 	bl	800750e <USB_GetDevSpeed>
 8003362:	4603      	mov	r3, r0
 8003364:	461a      	mov	r2, r3
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681c      	ldr	r4, [r3, #0]
 800336e:	f001 fa7d 	bl	800486c <HAL_RCC_GetHCLKFreq>
 8003372:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003378:	b2db      	uxtb	r3, r3
 800337a:	461a      	mov	r2, r3
 800337c:	4620      	mov	r0, r4
 800337e:	f003 fddb 	bl	8006f38 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	f00a fa2b 	bl	800d7de <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	695a      	ldr	r2, [r3, #20]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003396:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4618      	mov	r0, r3
 800339e:	f005 f867 	bl	8008470 <USB_ReadInterrupts>
 80033a2:	4603      	mov	r3, r0
 80033a4:	f003 0308 	and.w	r3, r3, #8
 80033a8:	2b08      	cmp	r3, #8
 80033aa:	d10a      	bne.n	80033c2 <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80033ac:	6878      	ldr	r0, [r7, #4]
 80033ae:	f00a fa08 	bl	800d7c2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	695a      	ldr	r2, [r3, #20]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f002 0208 	and.w	r2, r2, #8
 80033c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4618      	mov	r0, r3
 80033c8:	f005 f852 	bl	8008470 <USB_ReadInterrupts>
 80033cc:	4603      	mov	r3, r0
 80033ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033d2:	2b80      	cmp	r3, #128	; 0x80
 80033d4:	d122      	bne.n	800341c <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80033d6:	6a3b      	ldr	r3, [r7, #32]
 80033d8:	699b      	ldr	r3, [r3, #24]
 80033da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80033de:	6a3b      	ldr	r3, [r7, #32]
 80033e0:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80033e2:	2301      	movs	r3, #1
 80033e4:	627b      	str	r3, [r7, #36]	; 0x24
 80033e6:	e014      	b.n	8003412 <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80033e8:	6879      	ldr	r1, [r7, #4]
 80033ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033ec:	4613      	mov	r3, r2
 80033ee:	00db      	lsls	r3, r3, #3
 80033f0:	4413      	add	r3, r2
 80033f2:	009b      	lsls	r3, r3, #2
 80033f4:	440b      	add	r3, r1
 80033f6:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80033fa:	781b      	ldrb	r3, [r3, #0]
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d105      	bne.n	800340c <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003402:	b2db      	uxtb	r3, r3
 8003404:	4619      	mov	r1, r3
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f000 fb27 	bl	8003a5a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800340c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800340e:	3301      	adds	r3, #1
 8003410:	627b      	str	r3, [r7, #36]	; 0x24
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003418:	429a      	cmp	r2, r3
 800341a:	d3e5      	bcc.n	80033e8 <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4618      	mov	r0, r3
 8003422:	f005 f825 	bl	8008470 <USB_ReadInterrupts>
 8003426:	4603      	mov	r3, r0
 8003428:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800342c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003430:	d13b      	bne.n	80034aa <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003432:	2301      	movs	r3, #1
 8003434:	627b      	str	r3, [r7, #36]	; 0x24
 8003436:	e02b      	b.n	8003490 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800343a:	015a      	lsls	r2, r3, #5
 800343c:	69fb      	ldr	r3, [r7, #28]
 800343e:	4413      	add	r3, r2
 8003440:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003448:	6879      	ldr	r1, [r7, #4]
 800344a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800344c:	4613      	mov	r3, r2
 800344e:	00db      	lsls	r3, r3, #3
 8003450:	4413      	add	r3, r2
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	440b      	add	r3, r1
 8003456:	3340      	adds	r3, #64	; 0x40
 8003458:	781b      	ldrb	r3, [r3, #0]
 800345a:	2b01      	cmp	r3, #1
 800345c:	d115      	bne.n	800348a <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800345e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003460:	2b00      	cmp	r3, #0
 8003462:	da12      	bge.n	800348a <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003464:	6879      	ldr	r1, [r7, #4]
 8003466:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003468:	4613      	mov	r3, r2
 800346a:	00db      	lsls	r3, r3, #3
 800346c:	4413      	add	r3, r2
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	440b      	add	r3, r1
 8003472:	333f      	adds	r3, #63	; 0x3f
 8003474:	2201      	movs	r2, #1
 8003476:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800347a:	b2db      	uxtb	r3, r3
 800347c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003480:	b2db      	uxtb	r3, r3
 8003482:	4619      	mov	r1, r3
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	f000 fae8 	bl	8003a5a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800348a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800348c:	3301      	adds	r3, #1
 800348e:	627b      	str	r3, [r7, #36]	; 0x24
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003496:	429a      	cmp	r2, r3
 8003498:	d3ce      	bcc.n	8003438 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	695a      	ldr	r2, [r3, #20]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80034a8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4618      	mov	r0, r3
 80034b0:	f004 ffde 	bl	8008470 <USB_ReadInterrupts>
 80034b4:	4603      	mov	r3, r0
 80034b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034ba:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80034be:	d155      	bne.n	800356c <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80034c0:	2301      	movs	r3, #1
 80034c2:	627b      	str	r3, [r7, #36]	; 0x24
 80034c4:	e045      	b.n	8003552 <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80034c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034c8:	015a      	lsls	r2, r3, #5
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	4413      	add	r3, r2
 80034ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80034d6:	6879      	ldr	r1, [r7, #4]
 80034d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034da:	4613      	mov	r3, r2
 80034dc:	00db      	lsls	r3, r3, #3
 80034de:	4413      	add	r3, r2
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	440b      	add	r3, r1
 80034e4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80034e8:	781b      	ldrb	r3, [r3, #0]
 80034ea:	2b01      	cmp	r3, #1
 80034ec:	d12e      	bne.n	800354c <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80034ee:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	da2b      	bge.n	800354c <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8003500:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003504:	429a      	cmp	r2, r3
 8003506:	d121      	bne.n	800354c <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003508:	6879      	ldr	r1, [r7, #4]
 800350a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800350c:	4613      	mov	r3, r2
 800350e:	00db      	lsls	r3, r3, #3
 8003510:	4413      	add	r3, r2
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	440b      	add	r3, r1
 8003516:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800351a:	2201      	movs	r2, #1
 800351c:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800351e:	6a3b      	ldr	r3, [r7, #32]
 8003520:	699b      	ldr	r3, [r3, #24]
 8003522:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003526:	6a3b      	ldr	r3, [r7, #32]
 8003528:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800352a:	6a3b      	ldr	r3, [r7, #32]
 800352c:	695b      	ldr	r3, [r3, #20]
 800352e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003532:	2b00      	cmp	r3, #0
 8003534:	d10a      	bne.n	800354c <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	69fa      	ldr	r2, [r7, #28]
 8003540:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003544:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003548:	6053      	str	r3, [r2, #4]
            break;
 800354a:	e007      	b.n	800355c <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800354c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800354e:	3301      	adds	r3, #1
 8003550:	627b      	str	r3, [r7, #36]	; 0x24
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003558:	429a      	cmp	r2, r3
 800355a:	d3b4      	bcc.n	80034c6 <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	695a      	ldr	r2, [r3, #20]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800356a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4618      	mov	r0, r3
 8003572:	f004 ff7d 	bl	8008470 <USB_ReadInterrupts>
 8003576:	4603      	mov	r3, r0
 8003578:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800357c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003580:	d10a      	bne.n	8003598 <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f00a f9ac 	bl	800d8e0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	695a      	ldr	r2, [r3, #20]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003596:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4618      	mov	r0, r3
 800359e:	f004 ff67 	bl	8008470 <USB_ReadInterrupts>
 80035a2:	4603      	mov	r3, r0
 80035a4:	f003 0304 	and.w	r3, r3, #4
 80035a8:	2b04      	cmp	r3, #4
 80035aa:	d115      	bne.n	80035d8 <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80035b4:	69bb      	ldr	r3, [r7, #24]
 80035b6:	f003 0304 	and.w	r3, r3, #4
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d002      	beq.n	80035c4 <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f00a f99c 	bl	800d8fc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	6859      	ldr	r1, [r3, #4]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	69ba      	ldr	r2, [r7, #24]
 80035d0:	430a      	orrs	r2, r1
 80035d2:	605a      	str	r2, [r3, #4]
 80035d4:	e000      	b.n	80035d8 <HAL_PCD_IRQHandler+0x992>
      return;
 80035d6:	bf00      	nop
    }
  }
}
 80035d8:	3734      	adds	r7, #52	; 0x34
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd90      	pop	{r4, r7, pc}

080035de <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80035de:	b580      	push	{r7, lr}
 80035e0:	b082      	sub	sp, #8
 80035e2:	af00      	add	r7, sp, #0
 80035e4:	6078      	str	r0, [r7, #4]
 80035e6:	460b      	mov	r3, r1
 80035e8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	d101      	bne.n	80035f8 <HAL_PCD_SetAddress+0x1a>
 80035f4:	2302      	movs	r3, #2
 80035f6:	e013      	b.n	8003620 <HAL_PCD_SetAddress+0x42>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2201      	movs	r2, #1
 80035fc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	78fa      	ldrb	r2, [r7, #3]
 8003604:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	78fa      	ldrb	r2, [r7, #3]
 800360e:	4611      	mov	r1, r2
 8003610:	4618      	mov	r0, r3
 8003612:	f004 fec5 	bl	80083a0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2200      	movs	r2, #0
 800361a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800361e:	2300      	movs	r3, #0
}
 8003620:	4618      	mov	r0, r3
 8003622:	3708      	adds	r7, #8
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}

08003628 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	4608      	mov	r0, r1
 8003632:	4611      	mov	r1, r2
 8003634:	461a      	mov	r2, r3
 8003636:	4603      	mov	r3, r0
 8003638:	70fb      	strb	r3, [r7, #3]
 800363a:	460b      	mov	r3, r1
 800363c:	803b      	strh	r3, [r7, #0]
 800363e:	4613      	mov	r3, r2
 8003640:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003642:	2300      	movs	r3, #0
 8003644:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003646:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800364a:	2b00      	cmp	r3, #0
 800364c:	da0f      	bge.n	800366e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800364e:	78fb      	ldrb	r3, [r7, #3]
 8003650:	f003 020f 	and.w	r2, r3, #15
 8003654:	4613      	mov	r3, r2
 8003656:	00db      	lsls	r3, r3, #3
 8003658:	4413      	add	r3, r2
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	3338      	adds	r3, #56	; 0x38
 800365e:	687a      	ldr	r2, [r7, #4]
 8003660:	4413      	add	r3, r2
 8003662:	3304      	adds	r3, #4
 8003664:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2201      	movs	r2, #1
 800366a:	705a      	strb	r2, [r3, #1]
 800366c:	e00f      	b.n	800368e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800366e:	78fb      	ldrb	r3, [r7, #3]
 8003670:	f003 020f 	and.w	r2, r3, #15
 8003674:	4613      	mov	r3, r2
 8003676:	00db      	lsls	r3, r3, #3
 8003678:	4413      	add	r3, r2
 800367a:	009b      	lsls	r3, r3, #2
 800367c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	4413      	add	r3, r2
 8003684:	3304      	adds	r3, #4
 8003686:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2200      	movs	r2, #0
 800368c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800368e:	78fb      	ldrb	r3, [r7, #3]
 8003690:	f003 030f 	and.w	r3, r3, #15
 8003694:	b2da      	uxtb	r2, r3
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800369a:	883a      	ldrh	r2, [r7, #0]
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	78ba      	ldrb	r2, [r7, #2]
 80036a4:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	785b      	ldrb	r3, [r3, #1]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d004      	beq.n	80036b8 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	781b      	ldrb	r3, [r3, #0]
 80036b2:	b29a      	uxth	r2, r3
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80036b8:	78bb      	ldrb	r3, [r7, #2]
 80036ba:	2b02      	cmp	r3, #2
 80036bc:	d102      	bne.n	80036c4 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2200      	movs	r2, #0
 80036c2:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80036ca:	2b01      	cmp	r3, #1
 80036cc:	d101      	bne.n	80036d2 <HAL_PCD_EP_Open+0xaa>
 80036ce:	2302      	movs	r3, #2
 80036d0:	e00e      	b.n	80036f0 <HAL_PCD_EP_Open+0xc8>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2201      	movs	r2, #1
 80036d6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	68f9      	ldr	r1, [r7, #12]
 80036e0:	4618      	mov	r0, r3
 80036e2:	f003 ff39 	bl	8007558 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2200      	movs	r2, #0
 80036ea:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 80036ee:	7afb      	ldrb	r3, [r7, #11]
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	3710      	adds	r7, #16
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}

080036f8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	460b      	mov	r3, r1
 8003702:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003704:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003708:	2b00      	cmp	r3, #0
 800370a:	da0f      	bge.n	800372c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800370c:	78fb      	ldrb	r3, [r7, #3]
 800370e:	f003 020f 	and.w	r2, r3, #15
 8003712:	4613      	mov	r3, r2
 8003714:	00db      	lsls	r3, r3, #3
 8003716:	4413      	add	r3, r2
 8003718:	009b      	lsls	r3, r3, #2
 800371a:	3338      	adds	r3, #56	; 0x38
 800371c:	687a      	ldr	r2, [r7, #4]
 800371e:	4413      	add	r3, r2
 8003720:	3304      	adds	r3, #4
 8003722:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2201      	movs	r2, #1
 8003728:	705a      	strb	r2, [r3, #1]
 800372a:	e00f      	b.n	800374c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800372c:	78fb      	ldrb	r3, [r7, #3]
 800372e:	f003 020f 	and.w	r2, r3, #15
 8003732:	4613      	mov	r3, r2
 8003734:	00db      	lsls	r3, r3, #3
 8003736:	4413      	add	r3, r2
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	4413      	add	r3, r2
 8003742:	3304      	adds	r3, #4
 8003744:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2200      	movs	r2, #0
 800374a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800374c:	78fb      	ldrb	r3, [r7, #3]
 800374e:	f003 030f 	and.w	r3, r3, #15
 8003752:	b2da      	uxtb	r2, r3
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800375e:	2b01      	cmp	r3, #1
 8003760:	d101      	bne.n	8003766 <HAL_PCD_EP_Close+0x6e>
 8003762:	2302      	movs	r3, #2
 8003764:	e00e      	b.n	8003784 <HAL_PCD_EP_Close+0x8c>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2201      	movs	r2, #1
 800376a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	68f9      	ldr	r1, [r7, #12]
 8003774:	4618      	mov	r0, r3
 8003776:	f003 ff77 	bl	8007668 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8003782:	2300      	movs	r3, #0
}
 8003784:	4618      	mov	r0, r3
 8003786:	3710      	adds	r7, #16
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}

0800378c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b086      	sub	sp, #24
 8003790:	af00      	add	r7, sp, #0
 8003792:	60f8      	str	r0, [r7, #12]
 8003794:	607a      	str	r2, [r7, #4]
 8003796:	603b      	str	r3, [r7, #0]
 8003798:	460b      	mov	r3, r1
 800379a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800379c:	7afb      	ldrb	r3, [r7, #11]
 800379e:	f003 020f 	and.w	r2, r3, #15
 80037a2:	4613      	mov	r3, r2
 80037a4:	00db      	lsls	r3, r3, #3
 80037a6:	4413      	add	r3, r2
 80037a8:	009b      	lsls	r3, r3, #2
 80037aa:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80037ae:	68fa      	ldr	r2, [r7, #12]
 80037b0:	4413      	add	r3, r2
 80037b2:	3304      	adds	r3, #4
 80037b4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	683a      	ldr	r2, [r7, #0]
 80037c0:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	2200      	movs	r2, #0
 80037c6:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	2200      	movs	r2, #0
 80037cc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80037ce:	7afb      	ldrb	r3, [r7, #11]
 80037d0:	f003 030f 	and.w	r3, r3, #15
 80037d4:	b2da      	uxtb	r2, r3
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	691b      	ldr	r3, [r3, #16]
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d102      	bne.n	80037e8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80037e2:	687a      	ldr	r2, [r7, #4]
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80037e8:	7afb      	ldrb	r3, [r7, #11]
 80037ea:	f003 030f 	and.w	r3, r3, #15
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d109      	bne.n	8003806 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	6818      	ldr	r0, [r3, #0]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	691b      	ldr	r3, [r3, #16]
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	461a      	mov	r2, r3
 80037fe:	6979      	ldr	r1, [r7, #20]
 8003800:	f004 fa5e 	bl	8007cc0 <USB_EP0StartXfer>
 8003804:	e008      	b.n	8003818 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	6818      	ldr	r0, [r3, #0]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	691b      	ldr	r3, [r3, #16]
 800380e:	b2db      	uxtb	r3, r3
 8003810:	461a      	mov	r2, r3
 8003812:	6979      	ldr	r1, [r7, #20]
 8003814:	f004 f804 	bl	8007820 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003818:	2300      	movs	r3, #0
}
 800381a:	4618      	mov	r0, r3
 800381c:	3718      	adds	r7, #24
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}

08003822 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003822:	b480      	push	{r7}
 8003824:	b083      	sub	sp, #12
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]
 800382a:	460b      	mov	r3, r1
 800382c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800382e:	78fb      	ldrb	r3, [r7, #3]
 8003830:	f003 020f 	and.w	r2, r3, #15
 8003834:	6879      	ldr	r1, [r7, #4]
 8003836:	4613      	mov	r3, r2
 8003838:	00db      	lsls	r3, r3, #3
 800383a:	4413      	add	r3, r2
 800383c:	009b      	lsls	r3, r3, #2
 800383e:	440b      	add	r3, r1
 8003840:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8003844:	681b      	ldr	r3, [r3, #0]
}
 8003846:	4618      	mov	r0, r3
 8003848:	370c      	adds	r7, #12
 800384a:	46bd      	mov	sp, r7
 800384c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003850:	4770      	bx	lr

08003852 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003852:	b580      	push	{r7, lr}
 8003854:	b086      	sub	sp, #24
 8003856:	af00      	add	r7, sp, #0
 8003858:	60f8      	str	r0, [r7, #12]
 800385a:	607a      	str	r2, [r7, #4]
 800385c:	603b      	str	r3, [r7, #0]
 800385e:	460b      	mov	r3, r1
 8003860:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003862:	7afb      	ldrb	r3, [r7, #11]
 8003864:	f003 020f 	and.w	r2, r3, #15
 8003868:	4613      	mov	r3, r2
 800386a:	00db      	lsls	r3, r3, #3
 800386c:	4413      	add	r3, r2
 800386e:	009b      	lsls	r3, r3, #2
 8003870:	3338      	adds	r3, #56	; 0x38
 8003872:	68fa      	ldr	r2, [r7, #12]
 8003874:	4413      	add	r3, r2
 8003876:	3304      	adds	r3, #4
 8003878:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	683a      	ldr	r2, [r7, #0]
 8003884:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	2200      	movs	r2, #0
 800388a:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	2201      	movs	r2, #1
 8003890:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003892:	7afb      	ldrb	r3, [r7, #11]
 8003894:	f003 030f 	and.w	r3, r3, #15
 8003898:	b2da      	uxtb	r2, r3
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	691b      	ldr	r3, [r3, #16]
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d102      	bne.n	80038ac <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80038ac:	7afb      	ldrb	r3, [r7, #11]
 80038ae:	f003 030f 	and.w	r3, r3, #15
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d109      	bne.n	80038ca <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	6818      	ldr	r0, [r3, #0]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	691b      	ldr	r3, [r3, #16]
 80038be:	b2db      	uxtb	r3, r3
 80038c0:	461a      	mov	r2, r3
 80038c2:	6979      	ldr	r1, [r7, #20]
 80038c4:	f004 f9fc 	bl	8007cc0 <USB_EP0StartXfer>
 80038c8:	e008      	b.n	80038dc <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	6818      	ldr	r0, [r3, #0]
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	691b      	ldr	r3, [r3, #16]
 80038d2:	b2db      	uxtb	r3, r3
 80038d4:	461a      	mov	r2, r3
 80038d6:	6979      	ldr	r1, [r7, #20]
 80038d8:	f003 ffa2 	bl	8007820 <USB_EPStartXfer>
  }

  return HAL_OK;
 80038dc:	2300      	movs	r3, #0
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3718      	adds	r7, #24
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}

080038e6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80038e6:	b580      	push	{r7, lr}
 80038e8:	b084      	sub	sp, #16
 80038ea:	af00      	add	r7, sp, #0
 80038ec:	6078      	str	r0, [r7, #4]
 80038ee:	460b      	mov	r3, r1
 80038f0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80038f2:	78fb      	ldrb	r3, [r7, #3]
 80038f4:	f003 020f 	and.w	r2, r3, #15
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d901      	bls.n	8003904 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	e050      	b.n	80039a6 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003904:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003908:	2b00      	cmp	r3, #0
 800390a:	da0f      	bge.n	800392c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800390c:	78fb      	ldrb	r3, [r7, #3]
 800390e:	f003 020f 	and.w	r2, r3, #15
 8003912:	4613      	mov	r3, r2
 8003914:	00db      	lsls	r3, r3, #3
 8003916:	4413      	add	r3, r2
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	3338      	adds	r3, #56	; 0x38
 800391c:	687a      	ldr	r2, [r7, #4]
 800391e:	4413      	add	r3, r2
 8003920:	3304      	adds	r3, #4
 8003922:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2201      	movs	r2, #1
 8003928:	705a      	strb	r2, [r3, #1]
 800392a:	e00d      	b.n	8003948 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800392c:	78fa      	ldrb	r2, [r7, #3]
 800392e:	4613      	mov	r3, r2
 8003930:	00db      	lsls	r3, r3, #3
 8003932:	4413      	add	r3, r2
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800393a:	687a      	ldr	r2, [r7, #4]
 800393c:	4413      	add	r3, r2
 800393e:	3304      	adds	r3, #4
 8003940:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2200      	movs	r2, #0
 8003946:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2201      	movs	r2, #1
 800394c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800394e:	78fb      	ldrb	r3, [r7, #3]
 8003950:	f003 030f 	and.w	r3, r3, #15
 8003954:	b2da      	uxtb	r2, r3
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003960:	2b01      	cmp	r3, #1
 8003962:	d101      	bne.n	8003968 <HAL_PCD_EP_SetStall+0x82>
 8003964:	2302      	movs	r3, #2
 8003966:	e01e      	b.n	80039a6 <HAL_PCD_EP_SetStall+0xc0>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2201      	movs	r2, #1
 800396c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	68f9      	ldr	r1, [r7, #12]
 8003976:	4618      	mov	r0, r3
 8003978:	f004 fc3e 	bl	80081f8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800397c:	78fb      	ldrb	r3, [r7, #3]
 800397e:	f003 030f 	and.w	r3, r3, #15
 8003982:	2b00      	cmp	r3, #0
 8003984:	d10a      	bne.n	800399c <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6818      	ldr	r0, [r3, #0]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	691b      	ldr	r3, [r3, #16]
 800398e:	b2d9      	uxtb	r1, r3
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003996:	461a      	mov	r2, r3
 8003998:	f004 fe30 	bl	80085fc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80039a4:	2300      	movs	r3, #0
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3710      	adds	r7, #16
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}

080039ae <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80039ae:	b580      	push	{r7, lr}
 80039b0:	b084      	sub	sp, #16
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	6078      	str	r0, [r7, #4]
 80039b6:	460b      	mov	r3, r1
 80039b8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80039ba:	78fb      	ldrb	r3, [r7, #3]
 80039bc:	f003 020f 	and.w	r2, r3, #15
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d901      	bls.n	80039cc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	e042      	b.n	8003a52 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80039cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	da0f      	bge.n	80039f4 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80039d4:	78fb      	ldrb	r3, [r7, #3]
 80039d6:	f003 020f 	and.w	r2, r3, #15
 80039da:	4613      	mov	r3, r2
 80039dc:	00db      	lsls	r3, r3, #3
 80039de:	4413      	add	r3, r2
 80039e0:	009b      	lsls	r3, r3, #2
 80039e2:	3338      	adds	r3, #56	; 0x38
 80039e4:	687a      	ldr	r2, [r7, #4]
 80039e6:	4413      	add	r3, r2
 80039e8:	3304      	adds	r3, #4
 80039ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2201      	movs	r2, #1
 80039f0:	705a      	strb	r2, [r3, #1]
 80039f2:	e00f      	b.n	8003a14 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80039f4:	78fb      	ldrb	r3, [r7, #3]
 80039f6:	f003 020f 	and.w	r2, r3, #15
 80039fa:	4613      	mov	r3, r2
 80039fc:	00db      	lsls	r3, r3, #3
 80039fe:	4413      	add	r3, r2
 8003a00:	009b      	lsls	r3, r3, #2
 8003a02:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003a06:	687a      	ldr	r2, [r7, #4]
 8003a08:	4413      	add	r3, r2
 8003a0a:	3304      	adds	r3, #4
 8003a0c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2200      	movs	r2, #0
 8003a12:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2200      	movs	r2, #0
 8003a18:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a1a:	78fb      	ldrb	r3, [r7, #3]
 8003a1c:	f003 030f 	and.w	r3, r3, #15
 8003a20:	b2da      	uxtb	r2, r3
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d101      	bne.n	8003a34 <HAL_PCD_EP_ClrStall+0x86>
 8003a30:	2302      	movs	r3, #2
 8003a32:	e00e      	b.n	8003a52 <HAL_PCD_EP_ClrStall+0xa4>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2201      	movs	r2, #1
 8003a38:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	68f9      	ldr	r1, [r7, #12]
 8003a42:	4618      	mov	r0, r3
 8003a44:	f004 fc46 	bl	80082d4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003a50:	2300      	movs	r3, #0
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3710      	adds	r7, #16
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}

08003a5a <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003a5a:	b580      	push	{r7, lr}
 8003a5c:	b084      	sub	sp, #16
 8003a5e:	af00      	add	r7, sp, #0
 8003a60:	6078      	str	r0, [r7, #4]
 8003a62:	460b      	mov	r3, r1
 8003a64:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003a66:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	da0c      	bge.n	8003a88 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a6e:	78fb      	ldrb	r3, [r7, #3]
 8003a70:	f003 020f 	and.w	r2, r3, #15
 8003a74:	4613      	mov	r3, r2
 8003a76:	00db      	lsls	r3, r3, #3
 8003a78:	4413      	add	r3, r2
 8003a7a:	009b      	lsls	r3, r3, #2
 8003a7c:	3338      	adds	r3, #56	; 0x38
 8003a7e:	687a      	ldr	r2, [r7, #4]
 8003a80:	4413      	add	r3, r2
 8003a82:	3304      	adds	r3, #4
 8003a84:	60fb      	str	r3, [r7, #12]
 8003a86:	e00c      	b.n	8003aa2 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003a88:	78fb      	ldrb	r3, [r7, #3]
 8003a8a:	f003 020f 	and.w	r2, r3, #15
 8003a8e:	4613      	mov	r3, r2
 8003a90:	00db      	lsls	r3, r3, #3
 8003a92:	4413      	add	r3, r2
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003a9a:	687a      	ldr	r2, [r7, #4]
 8003a9c:	4413      	add	r3, r2
 8003a9e:	3304      	adds	r3, #4
 8003aa0:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	68f9      	ldr	r1, [r7, #12]
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f004 fa65 	bl	8007f78 <USB_EPStopXfer>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003ab2:	7afb      	ldrb	r3, [r7, #11]
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3710      	adds	r7, #16
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}

08003abc <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b08a      	sub	sp, #40	; 0x28
 8003ac0:	af02      	add	r7, sp, #8
 8003ac2:	6078      	str	r0, [r7, #4]
 8003ac4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003ad0:	683a      	ldr	r2, [r7, #0]
 8003ad2:	4613      	mov	r3, r2
 8003ad4:	00db      	lsls	r3, r3, #3
 8003ad6:	4413      	add	r3, r2
 8003ad8:	009b      	lsls	r3, r3, #2
 8003ada:	3338      	adds	r3, #56	; 0x38
 8003adc:	687a      	ldr	r2, [r7, #4]
 8003ade:	4413      	add	r3, r2
 8003ae0:	3304      	adds	r3, #4
 8003ae2:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6a1a      	ldr	r2, [r3, #32]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	699b      	ldr	r3, [r3, #24]
 8003aec:	429a      	cmp	r2, r3
 8003aee:	d901      	bls.n	8003af4 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e06c      	b.n	8003bce <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	699a      	ldr	r2, [r3, #24]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	6a1b      	ldr	r3, [r3, #32]
 8003afc:	1ad3      	subs	r3, r2, r3
 8003afe:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	68db      	ldr	r3, [r3, #12]
 8003b04:	69fa      	ldr	r2, [r7, #28]
 8003b06:	429a      	cmp	r2, r3
 8003b08:	d902      	bls.n	8003b10 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	68db      	ldr	r3, [r3, #12]
 8003b0e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003b10:	69fb      	ldr	r3, [r7, #28]
 8003b12:	3303      	adds	r3, #3
 8003b14:	089b      	lsrs	r3, r3, #2
 8003b16:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003b18:	e02b      	b.n	8003b72 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	699a      	ldr	r2, [r3, #24]
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	6a1b      	ldr	r3, [r3, #32]
 8003b22:	1ad3      	subs	r3, r2, r3
 8003b24:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	68db      	ldr	r3, [r3, #12]
 8003b2a:	69fa      	ldr	r2, [r7, #28]
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d902      	bls.n	8003b36 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	3303      	adds	r3, #3
 8003b3a:	089b      	lsrs	r3, r3, #2
 8003b3c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	6919      	ldr	r1, [r3, #16]
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	b2da      	uxtb	r2, r3
 8003b46:	69fb      	ldr	r3, [r7, #28]
 8003b48:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	9300      	str	r3, [sp, #0]
 8003b52:	4603      	mov	r3, r0
 8003b54:	6978      	ldr	r0, [r7, #20]
 8003b56:	f004 fab9 	bl	80080cc <USB_WritePacket>

    ep->xfer_buff  += len;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	691a      	ldr	r2, [r3, #16]
 8003b5e:	69fb      	ldr	r3, [r7, #28]
 8003b60:	441a      	add	r2, r3
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	6a1a      	ldr	r2, [r3, #32]
 8003b6a:	69fb      	ldr	r3, [r7, #28]
 8003b6c:	441a      	add	r2, r3
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	015a      	lsls	r2, r3, #5
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	4413      	add	r3, r2
 8003b7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b7e:	699b      	ldr	r3, [r3, #24]
 8003b80:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003b82:	69ba      	ldr	r2, [r7, #24]
 8003b84:	429a      	cmp	r2, r3
 8003b86:	d809      	bhi.n	8003b9c <PCD_WriteEmptyTxFifo+0xe0>
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	6a1a      	ldr	r2, [r3, #32]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d203      	bcs.n	8003b9c <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	699b      	ldr	r3, [r3, #24]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d1be      	bne.n	8003b1a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	699a      	ldr	r2, [r3, #24]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	6a1b      	ldr	r3, [r3, #32]
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d811      	bhi.n	8003bcc <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	f003 030f 	and.w	r3, r3, #15
 8003bae:	2201      	movs	r2, #1
 8003bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003bb6:	693b      	ldr	r3, [r7, #16]
 8003bb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003bbc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	43db      	mvns	r3, r3
 8003bc2:	6939      	ldr	r1, [r7, #16]
 8003bc4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003bc8:	4013      	ands	r3, r2
 8003bca:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003bcc:	2300      	movs	r3, #0
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3720      	adds	r7, #32
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}
	...

08003bd8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b088      	sub	sp, #32
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
 8003be0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003be8:	69fb      	ldr	r3, [r7, #28]
 8003bea:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003bec:	69fb      	ldr	r3, [r7, #28]
 8003bee:	333c      	adds	r3, #60	; 0x3c
 8003bf0:	3304      	adds	r3, #4
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	015a      	lsls	r2, r3, #5
 8003bfa:	69bb      	ldr	r3, [r7, #24]
 8003bfc:	4413      	add	r3, r2
 8003bfe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	691b      	ldr	r3, [r3, #16]
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d17b      	bne.n	8003d06 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	f003 0308 	and.w	r3, r3, #8
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d015      	beq.n	8003c44 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	4a61      	ldr	r2, [pc, #388]	; (8003da0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	f240 80b9 	bls.w	8003d94 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	f000 80b3 	beq.w	8003d94 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	015a      	lsls	r2, r3, #5
 8003c32:	69bb      	ldr	r3, [r7, #24]
 8003c34:	4413      	add	r3, r2
 8003c36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c40:	6093      	str	r3, [r2, #8]
 8003c42:	e0a7      	b.n	8003d94 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	f003 0320 	and.w	r3, r3, #32
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d009      	beq.n	8003c62 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	015a      	lsls	r2, r3, #5
 8003c52:	69bb      	ldr	r3, [r7, #24]
 8003c54:	4413      	add	r3, r2
 8003c56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c5a:	461a      	mov	r2, r3
 8003c5c:	2320      	movs	r3, #32
 8003c5e:	6093      	str	r3, [r2, #8]
 8003c60:	e098      	b.n	8003d94 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	f040 8093 	bne.w	8003d94 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	4a4b      	ldr	r2, [pc, #300]	; (8003da0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d90f      	bls.n	8003c96 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d00a      	beq.n	8003c96 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	015a      	lsls	r2, r3, #5
 8003c84:	69bb      	ldr	r3, [r7, #24]
 8003c86:	4413      	add	r3, r2
 8003c88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c8c:	461a      	mov	r2, r3
 8003c8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c92:	6093      	str	r3, [r2, #8]
 8003c94:	e07e      	b.n	8003d94 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003c96:	683a      	ldr	r2, [r7, #0]
 8003c98:	4613      	mov	r3, r2
 8003c9a:	00db      	lsls	r3, r3, #3
 8003c9c:	4413      	add	r3, r2
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003ca4:	687a      	ldr	r2, [r7, #4]
 8003ca6:	4413      	add	r3, r2
 8003ca8:	3304      	adds	r3, #4
 8003caa:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	69da      	ldr	r2, [r3, #28]
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	0159      	lsls	r1, r3, #5
 8003cb4:	69bb      	ldr	r3, [r7, #24]
 8003cb6:	440b      	add	r3, r1
 8003cb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cbc:	691b      	ldr	r3, [r3, #16]
 8003cbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cc2:	1ad2      	subs	r2, r2, r3
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d114      	bne.n	8003cf8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	699b      	ldr	r3, [r3, #24]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d109      	bne.n	8003cea <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6818      	ldr	r0, [r3, #0]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	2101      	movs	r1, #1
 8003ce4:	f004 fc8a 	bl	80085fc <USB_EP0_OutStart>
 8003ce8:	e006      	b.n	8003cf8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	691a      	ldr	r2, [r3, #16]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	6a1b      	ldr	r3, [r3, #32]
 8003cf2:	441a      	add	r2, r3
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	4619      	mov	r1, r3
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f009 fd2a 	bl	800d758 <HAL_PCD_DataOutStageCallback>
 8003d04:	e046      	b.n	8003d94 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	4a26      	ldr	r2, [pc, #152]	; (8003da4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d124      	bne.n	8003d58 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d00a      	beq.n	8003d2e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	015a      	lsls	r2, r3, #5
 8003d1c:	69bb      	ldr	r3, [r7, #24]
 8003d1e:	4413      	add	r3, r2
 8003d20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d24:	461a      	mov	r2, r3
 8003d26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d2a:	6093      	str	r3, [r2, #8]
 8003d2c:	e032      	b.n	8003d94 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	f003 0320 	and.w	r3, r3, #32
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d008      	beq.n	8003d4a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	015a      	lsls	r2, r3, #5
 8003d3c:	69bb      	ldr	r3, [r7, #24]
 8003d3e:	4413      	add	r3, r2
 8003d40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d44:	461a      	mov	r2, r3
 8003d46:	2320      	movs	r3, #32
 8003d48:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	b2db      	uxtb	r3, r3
 8003d4e:	4619      	mov	r1, r3
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	f009 fd01 	bl	800d758 <HAL_PCD_DataOutStageCallback>
 8003d56:	e01d      	b.n	8003d94 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d114      	bne.n	8003d88 <PCD_EP_OutXfrComplete_int+0x1b0>
 8003d5e:	6879      	ldr	r1, [r7, #4]
 8003d60:	683a      	ldr	r2, [r7, #0]
 8003d62:	4613      	mov	r3, r2
 8003d64:	00db      	lsls	r3, r3, #3
 8003d66:	4413      	add	r3, r2
 8003d68:	009b      	lsls	r3, r3, #2
 8003d6a:	440b      	add	r3, r1
 8003d6c:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d108      	bne.n	8003d88 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6818      	ldr	r0, [r3, #0]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003d80:	461a      	mov	r2, r3
 8003d82:	2100      	movs	r1, #0
 8003d84:	f004 fc3a 	bl	80085fc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	b2db      	uxtb	r3, r3
 8003d8c:	4619      	mov	r1, r3
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f009 fce2 	bl	800d758 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003d94:	2300      	movs	r3, #0
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	3720      	adds	r7, #32
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}
 8003d9e:	bf00      	nop
 8003da0:	4f54300a 	.word	0x4f54300a
 8003da4:	4f54310a 	.word	0x4f54310a

08003da8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b086      	sub	sp, #24
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
 8003db0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	333c      	adds	r3, #60	; 0x3c
 8003dc0:	3304      	adds	r3, #4
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	015a      	lsls	r2, r3, #5
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	4413      	add	r3, r2
 8003dce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	4a15      	ldr	r2, [pc, #84]	; (8003e30 <PCD_EP_OutSetupPacket_int+0x88>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d90e      	bls.n	8003dfc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d009      	beq.n	8003dfc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	015a      	lsls	r2, r3, #5
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	4413      	add	r3, r2
 8003df0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003df4:	461a      	mov	r2, r3
 8003df6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003dfa:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003dfc:	6878      	ldr	r0, [r7, #4]
 8003dfe:	f009 fc99 	bl	800d734 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	4a0a      	ldr	r2, [pc, #40]	; (8003e30 <PCD_EP_OutSetupPacket_int+0x88>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d90c      	bls.n	8003e24 <PCD_EP_OutSetupPacket_int+0x7c>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	691b      	ldr	r3, [r3, #16]
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d108      	bne.n	8003e24 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6818      	ldr	r0, [r3, #0]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	2101      	movs	r1, #1
 8003e20:	f004 fbec 	bl	80085fc <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003e24:	2300      	movs	r3, #0
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3718      	adds	r7, #24
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}
 8003e2e:	bf00      	nop
 8003e30:	4f54300a 	.word	0x4f54300a

08003e34 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b085      	sub	sp, #20
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
 8003e3c:	460b      	mov	r3, r1
 8003e3e:	70fb      	strb	r3, [r7, #3]
 8003e40:	4613      	mov	r3, r2
 8003e42:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e4a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003e4c:	78fb      	ldrb	r3, [r7, #3]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d107      	bne.n	8003e62 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003e52:	883b      	ldrh	r3, [r7, #0]
 8003e54:	0419      	lsls	r1, r3, #16
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	68ba      	ldr	r2, [r7, #8]
 8003e5c:	430a      	orrs	r2, r1
 8003e5e:	629a      	str	r2, [r3, #40]	; 0x28
 8003e60:	e028      	b.n	8003eb4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e68:	0c1b      	lsrs	r3, r3, #16
 8003e6a:	68ba      	ldr	r2, [r7, #8]
 8003e6c:	4413      	add	r3, r2
 8003e6e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003e70:	2300      	movs	r3, #0
 8003e72:	73fb      	strb	r3, [r7, #15]
 8003e74:	e00d      	b.n	8003e92 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	7bfb      	ldrb	r3, [r7, #15]
 8003e7c:	3340      	adds	r3, #64	; 0x40
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	4413      	add	r3, r2
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	0c1b      	lsrs	r3, r3, #16
 8003e86:	68ba      	ldr	r2, [r7, #8]
 8003e88:	4413      	add	r3, r2
 8003e8a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003e8c:	7bfb      	ldrb	r3, [r7, #15]
 8003e8e:	3301      	adds	r3, #1
 8003e90:	73fb      	strb	r3, [r7, #15]
 8003e92:	7bfa      	ldrb	r2, [r7, #15]
 8003e94:	78fb      	ldrb	r3, [r7, #3]
 8003e96:	3b01      	subs	r3, #1
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	d3ec      	bcc.n	8003e76 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003e9c:	883b      	ldrh	r3, [r7, #0]
 8003e9e:	0418      	lsls	r0, r3, #16
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6819      	ldr	r1, [r3, #0]
 8003ea4:	78fb      	ldrb	r3, [r7, #3]
 8003ea6:	3b01      	subs	r3, #1
 8003ea8:	68ba      	ldr	r2, [r7, #8]
 8003eaa:	4302      	orrs	r2, r0
 8003eac:	3340      	adds	r3, #64	; 0x40
 8003eae:	009b      	lsls	r3, r3, #2
 8003eb0:	440b      	add	r3, r1
 8003eb2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003eb4:	2300      	movs	r3, #0
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	3714      	adds	r7, #20
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr

08003ec2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003ec2:	b480      	push	{r7}
 8003ec4:	b083      	sub	sp, #12
 8003ec6:	af00      	add	r7, sp, #0
 8003ec8:	6078      	str	r0, [r7, #4]
 8003eca:	460b      	mov	r3, r1
 8003ecc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	887a      	ldrh	r2, [r7, #2]
 8003ed4:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003ed6:	2300      	movs	r3, #0
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	370c      	adds	r7, #12
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr

08003ee4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b085      	sub	sp, #20
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2200      	movs	r2, #0
 8003efe:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	699b      	ldr	r3, [r3, #24]
 8003f06:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003f12:	4b05      	ldr	r3, [pc, #20]	; (8003f28 <HAL_PCDEx_ActivateLPM+0x44>)
 8003f14:	4313      	orrs	r3, r2
 8003f16:	68fa      	ldr	r2, [r7, #12]
 8003f18:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003f1a:	2300      	movs	r3, #0
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	3714      	adds	r7, #20
 8003f20:	46bd      	mov	sp, r7
 8003f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f26:	4770      	bx	lr
 8003f28:	10000003 	.word	0x10000003

08003f2c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b086      	sub	sp, #24
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003f34:	2300      	movs	r3, #0
 8003f36:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d101      	bne.n	8003f42 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e29b      	b.n	800447a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 0301 	and.w	r3, r3, #1
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	f000 8087 	beq.w	800405e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f50:	4b96      	ldr	r3, [pc, #600]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	f003 030c 	and.w	r3, r3, #12
 8003f58:	2b04      	cmp	r3, #4
 8003f5a:	d00c      	beq.n	8003f76 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f5c:	4b93      	ldr	r3, [pc, #588]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	f003 030c 	and.w	r3, r3, #12
 8003f64:	2b08      	cmp	r3, #8
 8003f66:	d112      	bne.n	8003f8e <HAL_RCC_OscConfig+0x62>
 8003f68:	4b90      	ldr	r3, [pc, #576]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f70:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f74:	d10b      	bne.n	8003f8e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f76:	4b8d      	ldr	r3, [pc, #564]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d06c      	beq.n	800405c <HAL_RCC_OscConfig+0x130>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d168      	bne.n	800405c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e275      	b.n	800447a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f96:	d106      	bne.n	8003fa6 <HAL_RCC_OscConfig+0x7a>
 8003f98:	4b84      	ldr	r3, [pc, #528]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a83      	ldr	r2, [pc, #524]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8003f9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fa2:	6013      	str	r3, [r2, #0]
 8003fa4:	e02e      	b.n	8004004 <HAL_RCC_OscConfig+0xd8>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d10c      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x9c>
 8003fae:	4b7f      	ldr	r3, [pc, #508]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a7e      	ldr	r2, [pc, #504]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8003fb4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fb8:	6013      	str	r3, [r2, #0]
 8003fba:	4b7c      	ldr	r3, [pc, #496]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a7b      	ldr	r2, [pc, #492]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8003fc0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003fc4:	6013      	str	r3, [r2, #0]
 8003fc6:	e01d      	b.n	8004004 <HAL_RCC_OscConfig+0xd8>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003fd0:	d10c      	bne.n	8003fec <HAL_RCC_OscConfig+0xc0>
 8003fd2:	4b76      	ldr	r3, [pc, #472]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a75      	ldr	r2, [pc, #468]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8003fd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003fdc:	6013      	str	r3, [r2, #0]
 8003fde:	4b73      	ldr	r3, [pc, #460]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a72      	ldr	r2, [pc, #456]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8003fe4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fe8:	6013      	str	r3, [r2, #0]
 8003fea:	e00b      	b.n	8004004 <HAL_RCC_OscConfig+0xd8>
 8003fec:	4b6f      	ldr	r3, [pc, #444]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a6e      	ldr	r2, [pc, #440]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8003ff2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ff6:	6013      	str	r3, [r2, #0]
 8003ff8:	4b6c      	ldr	r3, [pc, #432]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a6b      	ldr	r2, [pc, #428]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8003ffe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004002:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d013      	beq.n	8004034 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800400c:	f7fd fde8 	bl	8001be0 <HAL_GetTick>
 8004010:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004012:	e008      	b.n	8004026 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004014:	f7fd fde4 	bl	8001be0 <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	2b64      	cmp	r3, #100	; 0x64
 8004020:	d901      	bls.n	8004026 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004022:	2303      	movs	r3, #3
 8004024:	e229      	b.n	800447a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004026:	4b61      	ldr	r3, [pc, #388]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800402e:	2b00      	cmp	r3, #0
 8004030:	d0f0      	beq.n	8004014 <HAL_RCC_OscConfig+0xe8>
 8004032:	e014      	b.n	800405e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004034:	f7fd fdd4 	bl	8001be0 <HAL_GetTick>
 8004038:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800403a:	e008      	b.n	800404e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800403c:	f7fd fdd0 	bl	8001be0 <HAL_GetTick>
 8004040:	4602      	mov	r2, r0
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	2b64      	cmp	r3, #100	; 0x64
 8004048:	d901      	bls.n	800404e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800404a:	2303      	movs	r3, #3
 800404c:	e215      	b.n	800447a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800404e:	4b57      	ldr	r3, [pc, #348]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004056:	2b00      	cmp	r3, #0
 8004058:	d1f0      	bne.n	800403c <HAL_RCC_OscConfig+0x110>
 800405a:	e000      	b.n	800405e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800405c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 0302 	and.w	r3, r3, #2
 8004066:	2b00      	cmp	r3, #0
 8004068:	d069      	beq.n	800413e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800406a:	4b50      	ldr	r3, [pc, #320]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	f003 030c 	and.w	r3, r3, #12
 8004072:	2b00      	cmp	r3, #0
 8004074:	d00b      	beq.n	800408e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004076:	4b4d      	ldr	r3, [pc, #308]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	f003 030c 	and.w	r3, r3, #12
 800407e:	2b08      	cmp	r3, #8
 8004080:	d11c      	bne.n	80040bc <HAL_RCC_OscConfig+0x190>
 8004082:	4b4a      	ldr	r3, [pc, #296]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800408a:	2b00      	cmp	r3, #0
 800408c:	d116      	bne.n	80040bc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800408e:	4b47      	ldr	r3, [pc, #284]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0302 	and.w	r3, r3, #2
 8004096:	2b00      	cmp	r3, #0
 8004098:	d005      	beq.n	80040a6 <HAL_RCC_OscConfig+0x17a>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	68db      	ldr	r3, [r3, #12]
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d001      	beq.n	80040a6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e1e9      	b.n	800447a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040a6:	4b41      	ldr	r3, [pc, #260]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	691b      	ldr	r3, [r3, #16]
 80040b2:	00db      	lsls	r3, r3, #3
 80040b4:	493d      	ldr	r1, [pc, #244]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 80040b6:	4313      	orrs	r3, r2
 80040b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040ba:	e040      	b.n	800413e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d023      	beq.n	800410c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040c4:	4b39      	ldr	r3, [pc, #228]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a38      	ldr	r2, [pc, #224]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 80040ca:	f043 0301 	orr.w	r3, r3, #1
 80040ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040d0:	f7fd fd86 	bl	8001be0 <HAL_GetTick>
 80040d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040d6:	e008      	b.n	80040ea <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040d8:	f7fd fd82 	bl	8001be0 <HAL_GetTick>
 80040dc:	4602      	mov	r2, r0
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	2b02      	cmp	r3, #2
 80040e4:	d901      	bls.n	80040ea <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80040e6:	2303      	movs	r3, #3
 80040e8:	e1c7      	b.n	800447a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040ea:	4b30      	ldr	r3, [pc, #192]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 0302 	and.w	r3, r3, #2
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d0f0      	beq.n	80040d8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040f6:	4b2d      	ldr	r3, [pc, #180]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	691b      	ldr	r3, [r3, #16]
 8004102:	00db      	lsls	r3, r3, #3
 8004104:	4929      	ldr	r1, [pc, #164]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8004106:	4313      	orrs	r3, r2
 8004108:	600b      	str	r3, [r1, #0]
 800410a:	e018      	b.n	800413e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800410c:	4b27      	ldr	r3, [pc, #156]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a26      	ldr	r2, [pc, #152]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8004112:	f023 0301 	bic.w	r3, r3, #1
 8004116:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004118:	f7fd fd62 	bl	8001be0 <HAL_GetTick>
 800411c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800411e:	e008      	b.n	8004132 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004120:	f7fd fd5e 	bl	8001be0 <HAL_GetTick>
 8004124:	4602      	mov	r2, r0
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	1ad3      	subs	r3, r2, r3
 800412a:	2b02      	cmp	r3, #2
 800412c:	d901      	bls.n	8004132 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800412e:	2303      	movs	r3, #3
 8004130:	e1a3      	b.n	800447a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004132:	4b1e      	ldr	r3, [pc, #120]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 0302 	and.w	r3, r3, #2
 800413a:	2b00      	cmp	r3, #0
 800413c:	d1f0      	bne.n	8004120 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 0308 	and.w	r3, r3, #8
 8004146:	2b00      	cmp	r3, #0
 8004148:	d038      	beq.n	80041bc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	695b      	ldr	r3, [r3, #20]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d019      	beq.n	8004186 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004152:	4b16      	ldr	r3, [pc, #88]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8004154:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004156:	4a15      	ldr	r2, [pc, #84]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8004158:	f043 0301 	orr.w	r3, r3, #1
 800415c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800415e:	f7fd fd3f 	bl	8001be0 <HAL_GetTick>
 8004162:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004164:	e008      	b.n	8004178 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004166:	f7fd fd3b 	bl	8001be0 <HAL_GetTick>
 800416a:	4602      	mov	r2, r0
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	1ad3      	subs	r3, r2, r3
 8004170:	2b02      	cmp	r3, #2
 8004172:	d901      	bls.n	8004178 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004174:	2303      	movs	r3, #3
 8004176:	e180      	b.n	800447a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004178:	4b0c      	ldr	r3, [pc, #48]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 800417a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800417c:	f003 0302 	and.w	r3, r3, #2
 8004180:	2b00      	cmp	r3, #0
 8004182:	d0f0      	beq.n	8004166 <HAL_RCC_OscConfig+0x23a>
 8004184:	e01a      	b.n	80041bc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004186:	4b09      	ldr	r3, [pc, #36]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 8004188:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800418a:	4a08      	ldr	r2, [pc, #32]	; (80041ac <HAL_RCC_OscConfig+0x280>)
 800418c:	f023 0301 	bic.w	r3, r3, #1
 8004190:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004192:	f7fd fd25 	bl	8001be0 <HAL_GetTick>
 8004196:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004198:	e00a      	b.n	80041b0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800419a:	f7fd fd21 	bl	8001be0 <HAL_GetTick>
 800419e:	4602      	mov	r2, r0
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	1ad3      	subs	r3, r2, r3
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	d903      	bls.n	80041b0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	e166      	b.n	800447a <HAL_RCC_OscConfig+0x54e>
 80041ac:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041b0:	4b92      	ldr	r3, [pc, #584]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 80041b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041b4:	f003 0302 	and.w	r3, r3, #2
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d1ee      	bne.n	800419a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0304 	and.w	r3, r3, #4
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	f000 80a4 	beq.w	8004312 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041ca:	4b8c      	ldr	r3, [pc, #560]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 80041cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d10d      	bne.n	80041f2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80041d6:	4b89      	ldr	r3, [pc, #548]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 80041d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041da:	4a88      	ldr	r2, [pc, #544]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 80041dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041e0:	6413      	str	r3, [r2, #64]	; 0x40
 80041e2:	4b86      	ldr	r3, [pc, #536]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 80041e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041ea:	60bb      	str	r3, [r7, #8]
 80041ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041ee:	2301      	movs	r3, #1
 80041f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041f2:	4b83      	ldr	r3, [pc, #524]	; (8004400 <HAL_RCC_OscConfig+0x4d4>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d118      	bne.n	8004230 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80041fe:	4b80      	ldr	r3, [pc, #512]	; (8004400 <HAL_RCC_OscConfig+0x4d4>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a7f      	ldr	r2, [pc, #508]	; (8004400 <HAL_RCC_OscConfig+0x4d4>)
 8004204:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004208:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800420a:	f7fd fce9 	bl	8001be0 <HAL_GetTick>
 800420e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004210:	e008      	b.n	8004224 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004212:	f7fd fce5 	bl	8001be0 <HAL_GetTick>
 8004216:	4602      	mov	r2, r0
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	1ad3      	subs	r3, r2, r3
 800421c:	2b64      	cmp	r3, #100	; 0x64
 800421e:	d901      	bls.n	8004224 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004220:	2303      	movs	r3, #3
 8004222:	e12a      	b.n	800447a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004224:	4b76      	ldr	r3, [pc, #472]	; (8004400 <HAL_RCC_OscConfig+0x4d4>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800422c:	2b00      	cmp	r3, #0
 800422e:	d0f0      	beq.n	8004212 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	2b01      	cmp	r3, #1
 8004236:	d106      	bne.n	8004246 <HAL_RCC_OscConfig+0x31a>
 8004238:	4b70      	ldr	r3, [pc, #448]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 800423a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800423c:	4a6f      	ldr	r2, [pc, #444]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 800423e:	f043 0301 	orr.w	r3, r3, #1
 8004242:	6713      	str	r3, [r2, #112]	; 0x70
 8004244:	e02d      	b.n	80042a2 <HAL_RCC_OscConfig+0x376>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d10c      	bne.n	8004268 <HAL_RCC_OscConfig+0x33c>
 800424e:	4b6b      	ldr	r3, [pc, #428]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 8004250:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004252:	4a6a      	ldr	r2, [pc, #424]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 8004254:	f023 0301 	bic.w	r3, r3, #1
 8004258:	6713      	str	r3, [r2, #112]	; 0x70
 800425a:	4b68      	ldr	r3, [pc, #416]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 800425c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800425e:	4a67      	ldr	r2, [pc, #412]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 8004260:	f023 0304 	bic.w	r3, r3, #4
 8004264:	6713      	str	r3, [r2, #112]	; 0x70
 8004266:	e01c      	b.n	80042a2 <HAL_RCC_OscConfig+0x376>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	2b05      	cmp	r3, #5
 800426e:	d10c      	bne.n	800428a <HAL_RCC_OscConfig+0x35e>
 8004270:	4b62      	ldr	r3, [pc, #392]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 8004272:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004274:	4a61      	ldr	r2, [pc, #388]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 8004276:	f043 0304 	orr.w	r3, r3, #4
 800427a:	6713      	str	r3, [r2, #112]	; 0x70
 800427c:	4b5f      	ldr	r3, [pc, #380]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 800427e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004280:	4a5e      	ldr	r2, [pc, #376]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 8004282:	f043 0301 	orr.w	r3, r3, #1
 8004286:	6713      	str	r3, [r2, #112]	; 0x70
 8004288:	e00b      	b.n	80042a2 <HAL_RCC_OscConfig+0x376>
 800428a:	4b5c      	ldr	r3, [pc, #368]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 800428c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800428e:	4a5b      	ldr	r2, [pc, #364]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 8004290:	f023 0301 	bic.w	r3, r3, #1
 8004294:	6713      	str	r3, [r2, #112]	; 0x70
 8004296:	4b59      	ldr	r3, [pc, #356]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 8004298:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800429a:	4a58      	ldr	r2, [pc, #352]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 800429c:	f023 0304 	bic.w	r3, r3, #4
 80042a0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	689b      	ldr	r3, [r3, #8]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d015      	beq.n	80042d6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042aa:	f7fd fc99 	bl	8001be0 <HAL_GetTick>
 80042ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042b0:	e00a      	b.n	80042c8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042b2:	f7fd fc95 	bl	8001be0 <HAL_GetTick>
 80042b6:	4602      	mov	r2, r0
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d901      	bls.n	80042c8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80042c4:	2303      	movs	r3, #3
 80042c6:	e0d8      	b.n	800447a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042c8:	4b4c      	ldr	r3, [pc, #304]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 80042ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042cc:	f003 0302 	and.w	r3, r3, #2
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d0ee      	beq.n	80042b2 <HAL_RCC_OscConfig+0x386>
 80042d4:	e014      	b.n	8004300 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042d6:	f7fd fc83 	bl	8001be0 <HAL_GetTick>
 80042da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042dc:	e00a      	b.n	80042f4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042de:	f7fd fc7f 	bl	8001be0 <HAL_GetTick>
 80042e2:	4602      	mov	r2, r0
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	1ad3      	subs	r3, r2, r3
 80042e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d901      	bls.n	80042f4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80042f0:	2303      	movs	r3, #3
 80042f2:	e0c2      	b.n	800447a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042f4:	4b41      	ldr	r3, [pc, #260]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 80042f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042f8:	f003 0302 	and.w	r3, r3, #2
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d1ee      	bne.n	80042de <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004300:	7dfb      	ldrb	r3, [r7, #23]
 8004302:	2b01      	cmp	r3, #1
 8004304:	d105      	bne.n	8004312 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004306:	4b3d      	ldr	r3, [pc, #244]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 8004308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430a:	4a3c      	ldr	r2, [pc, #240]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 800430c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004310:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	699b      	ldr	r3, [r3, #24]
 8004316:	2b00      	cmp	r3, #0
 8004318:	f000 80ae 	beq.w	8004478 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800431c:	4b37      	ldr	r3, [pc, #220]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	f003 030c 	and.w	r3, r3, #12
 8004324:	2b08      	cmp	r3, #8
 8004326:	d06d      	beq.n	8004404 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	699b      	ldr	r3, [r3, #24]
 800432c:	2b02      	cmp	r3, #2
 800432e:	d14b      	bne.n	80043c8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004330:	4b32      	ldr	r3, [pc, #200]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a31      	ldr	r2, [pc, #196]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 8004336:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800433a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800433c:	f7fd fc50 	bl	8001be0 <HAL_GetTick>
 8004340:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004342:	e008      	b.n	8004356 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004344:	f7fd fc4c 	bl	8001be0 <HAL_GetTick>
 8004348:	4602      	mov	r2, r0
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	2b02      	cmp	r3, #2
 8004350:	d901      	bls.n	8004356 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004352:	2303      	movs	r3, #3
 8004354:	e091      	b.n	800447a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004356:	4b29      	ldr	r3, [pc, #164]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800435e:	2b00      	cmp	r3, #0
 8004360:	d1f0      	bne.n	8004344 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	69da      	ldr	r2, [r3, #28]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6a1b      	ldr	r3, [r3, #32]
 800436a:	431a      	orrs	r2, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004370:	019b      	lsls	r3, r3, #6
 8004372:	431a      	orrs	r2, r3
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004378:	085b      	lsrs	r3, r3, #1
 800437a:	3b01      	subs	r3, #1
 800437c:	041b      	lsls	r3, r3, #16
 800437e:	431a      	orrs	r2, r3
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004384:	061b      	lsls	r3, r3, #24
 8004386:	431a      	orrs	r2, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800438c:	071b      	lsls	r3, r3, #28
 800438e:	491b      	ldr	r1, [pc, #108]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 8004390:	4313      	orrs	r3, r2
 8004392:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004394:	4b19      	ldr	r3, [pc, #100]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a18      	ldr	r2, [pc, #96]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 800439a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800439e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043a0:	f7fd fc1e 	bl	8001be0 <HAL_GetTick>
 80043a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043a6:	e008      	b.n	80043ba <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043a8:	f7fd fc1a 	bl	8001be0 <HAL_GetTick>
 80043ac:	4602      	mov	r2, r0
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	2b02      	cmp	r3, #2
 80043b4:	d901      	bls.n	80043ba <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80043b6:	2303      	movs	r3, #3
 80043b8:	e05f      	b.n	800447a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043ba:	4b10      	ldr	r3, [pc, #64]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d0f0      	beq.n	80043a8 <HAL_RCC_OscConfig+0x47c>
 80043c6:	e057      	b.n	8004478 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043c8:	4b0c      	ldr	r3, [pc, #48]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a0b      	ldr	r2, [pc, #44]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 80043ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80043d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043d4:	f7fd fc04 	bl	8001be0 <HAL_GetTick>
 80043d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043da:	e008      	b.n	80043ee <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043dc:	f7fd fc00 	bl	8001be0 <HAL_GetTick>
 80043e0:	4602      	mov	r2, r0
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	1ad3      	subs	r3, r2, r3
 80043e6:	2b02      	cmp	r3, #2
 80043e8:	d901      	bls.n	80043ee <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80043ea:	2303      	movs	r3, #3
 80043ec:	e045      	b.n	800447a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043ee:	4b03      	ldr	r3, [pc, #12]	; (80043fc <HAL_RCC_OscConfig+0x4d0>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d1f0      	bne.n	80043dc <HAL_RCC_OscConfig+0x4b0>
 80043fa:	e03d      	b.n	8004478 <HAL_RCC_OscConfig+0x54c>
 80043fc:	40023800 	.word	0x40023800
 8004400:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004404:	4b1f      	ldr	r3, [pc, #124]	; (8004484 <HAL_RCC_OscConfig+0x558>)
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	699b      	ldr	r3, [r3, #24]
 800440e:	2b01      	cmp	r3, #1
 8004410:	d030      	beq.n	8004474 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800441c:	429a      	cmp	r2, r3
 800441e:	d129      	bne.n	8004474 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800442a:	429a      	cmp	r2, r3
 800442c:	d122      	bne.n	8004474 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800442e:	68fa      	ldr	r2, [r7, #12]
 8004430:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004434:	4013      	ands	r3, r2
 8004436:	687a      	ldr	r2, [r7, #4]
 8004438:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800443a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800443c:	4293      	cmp	r3, r2
 800443e:	d119      	bne.n	8004474 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800444a:	085b      	lsrs	r3, r3, #1
 800444c:	3b01      	subs	r3, #1
 800444e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004450:	429a      	cmp	r2, r3
 8004452:	d10f      	bne.n	8004474 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800445e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004460:	429a      	cmp	r2, r3
 8004462:	d107      	bne.n	8004474 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800446e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004470:	429a      	cmp	r2, r3
 8004472:	d001      	beq.n	8004478 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	e000      	b.n	800447a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004478:	2300      	movs	r3, #0
}
 800447a:	4618      	mov	r0, r3
 800447c:	3718      	adds	r7, #24
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}
 8004482:	bf00      	nop
 8004484:	40023800 	.word	0x40023800

08004488 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b084      	sub	sp, #16
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
 8004490:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004492:	2300      	movs	r3, #0
 8004494:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d101      	bne.n	80044a0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	e0d0      	b.n	8004642 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80044a0:	4b6a      	ldr	r3, [pc, #424]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 030f 	and.w	r3, r3, #15
 80044a8:	683a      	ldr	r2, [r7, #0]
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d910      	bls.n	80044d0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044ae:	4b67      	ldr	r3, [pc, #412]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f023 020f 	bic.w	r2, r3, #15
 80044b6:	4965      	ldr	r1, [pc, #404]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	4313      	orrs	r3, r2
 80044bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044be:	4b63      	ldr	r3, [pc, #396]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f003 030f 	and.w	r3, r3, #15
 80044c6:	683a      	ldr	r2, [r7, #0]
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d001      	beq.n	80044d0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	e0b8      	b.n	8004642 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f003 0302 	and.w	r3, r3, #2
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d020      	beq.n	800451e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 0304 	and.w	r3, r3, #4
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d005      	beq.n	80044f4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044e8:	4b59      	ldr	r3, [pc, #356]	; (8004650 <HAL_RCC_ClockConfig+0x1c8>)
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	4a58      	ldr	r2, [pc, #352]	; (8004650 <HAL_RCC_ClockConfig+0x1c8>)
 80044ee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80044f2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f003 0308 	and.w	r3, r3, #8
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d005      	beq.n	800450c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004500:	4b53      	ldr	r3, [pc, #332]	; (8004650 <HAL_RCC_ClockConfig+0x1c8>)
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	4a52      	ldr	r2, [pc, #328]	; (8004650 <HAL_RCC_ClockConfig+0x1c8>)
 8004506:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800450a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800450c:	4b50      	ldr	r3, [pc, #320]	; (8004650 <HAL_RCC_ClockConfig+0x1c8>)
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	494d      	ldr	r1, [pc, #308]	; (8004650 <HAL_RCC_ClockConfig+0x1c8>)
 800451a:	4313      	orrs	r3, r2
 800451c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 0301 	and.w	r3, r3, #1
 8004526:	2b00      	cmp	r3, #0
 8004528:	d040      	beq.n	80045ac <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	2b01      	cmp	r3, #1
 8004530:	d107      	bne.n	8004542 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004532:	4b47      	ldr	r3, [pc, #284]	; (8004650 <HAL_RCC_ClockConfig+0x1c8>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800453a:	2b00      	cmp	r3, #0
 800453c:	d115      	bne.n	800456a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e07f      	b.n	8004642 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	2b02      	cmp	r3, #2
 8004548:	d107      	bne.n	800455a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800454a:	4b41      	ldr	r3, [pc, #260]	; (8004650 <HAL_RCC_ClockConfig+0x1c8>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d109      	bne.n	800456a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e073      	b.n	8004642 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800455a:	4b3d      	ldr	r3, [pc, #244]	; (8004650 <HAL_RCC_ClockConfig+0x1c8>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 0302 	and.w	r3, r3, #2
 8004562:	2b00      	cmp	r3, #0
 8004564:	d101      	bne.n	800456a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e06b      	b.n	8004642 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800456a:	4b39      	ldr	r3, [pc, #228]	; (8004650 <HAL_RCC_ClockConfig+0x1c8>)
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	f023 0203 	bic.w	r2, r3, #3
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	4936      	ldr	r1, [pc, #216]	; (8004650 <HAL_RCC_ClockConfig+0x1c8>)
 8004578:	4313      	orrs	r3, r2
 800457a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800457c:	f7fd fb30 	bl	8001be0 <HAL_GetTick>
 8004580:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004582:	e00a      	b.n	800459a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004584:	f7fd fb2c 	bl	8001be0 <HAL_GetTick>
 8004588:	4602      	mov	r2, r0
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004592:	4293      	cmp	r3, r2
 8004594:	d901      	bls.n	800459a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e053      	b.n	8004642 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800459a:	4b2d      	ldr	r3, [pc, #180]	; (8004650 <HAL_RCC_ClockConfig+0x1c8>)
 800459c:	689b      	ldr	r3, [r3, #8]
 800459e:	f003 020c 	and.w	r2, r3, #12
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	009b      	lsls	r3, r3, #2
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d1eb      	bne.n	8004584 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80045ac:	4b27      	ldr	r3, [pc, #156]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 030f 	and.w	r3, r3, #15
 80045b4:	683a      	ldr	r2, [r7, #0]
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d210      	bcs.n	80045dc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045ba:	4b24      	ldr	r3, [pc, #144]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f023 020f 	bic.w	r2, r3, #15
 80045c2:	4922      	ldr	r1, [pc, #136]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	4313      	orrs	r3, r2
 80045c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045ca:	4b20      	ldr	r3, [pc, #128]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 030f 	and.w	r3, r3, #15
 80045d2:	683a      	ldr	r2, [r7, #0]
 80045d4:	429a      	cmp	r2, r3
 80045d6:	d001      	beq.n	80045dc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	e032      	b.n	8004642 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 0304 	and.w	r3, r3, #4
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d008      	beq.n	80045fa <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045e8:	4b19      	ldr	r3, [pc, #100]	; (8004650 <HAL_RCC_ClockConfig+0x1c8>)
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	4916      	ldr	r1, [pc, #88]	; (8004650 <HAL_RCC_ClockConfig+0x1c8>)
 80045f6:	4313      	orrs	r3, r2
 80045f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 0308 	and.w	r3, r3, #8
 8004602:	2b00      	cmp	r3, #0
 8004604:	d009      	beq.n	800461a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004606:	4b12      	ldr	r3, [pc, #72]	; (8004650 <HAL_RCC_ClockConfig+0x1c8>)
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	691b      	ldr	r3, [r3, #16]
 8004612:	00db      	lsls	r3, r3, #3
 8004614:	490e      	ldr	r1, [pc, #56]	; (8004650 <HAL_RCC_ClockConfig+0x1c8>)
 8004616:	4313      	orrs	r3, r2
 8004618:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800461a:	f000 f821 	bl	8004660 <HAL_RCC_GetSysClockFreq>
 800461e:	4602      	mov	r2, r0
 8004620:	4b0b      	ldr	r3, [pc, #44]	; (8004650 <HAL_RCC_ClockConfig+0x1c8>)
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	091b      	lsrs	r3, r3, #4
 8004626:	f003 030f 	and.w	r3, r3, #15
 800462a:	490a      	ldr	r1, [pc, #40]	; (8004654 <HAL_RCC_ClockConfig+0x1cc>)
 800462c:	5ccb      	ldrb	r3, [r1, r3]
 800462e:	fa22 f303 	lsr.w	r3, r2, r3
 8004632:	4a09      	ldr	r2, [pc, #36]	; (8004658 <HAL_RCC_ClockConfig+0x1d0>)
 8004634:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004636:	4b09      	ldr	r3, [pc, #36]	; (800465c <HAL_RCC_ClockConfig+0x1d4>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4618      	mov	r0, r3
 800463c:	f7fc fff4 	bl	8001628 <HAL_InitTick>

  return HAL_OK;
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3710      	adds	r7, #16
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
 800464a:	bf00      	nop
 800464c:	40023c00 	.word	0x40023c00
 8004650:	40023800 	.word	0x40023800
 8004654:	0801d52c 	.word	0x0801d52c
 8004658:	20000004 	.word	0x20000004
 800465c:	20000008 	.word	0x20000008

08004660 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004660:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004664:	b094      	sub	sp, #80	; 0x50
 8004666:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004668:	2300      	movs	r3, #0
 800466a:	647b      	str	r3, [r7, #68]	; 0x44
 800466c:	2300      	movs	r3, #0
 800466e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004670:	2300      	movs	r3, #0
 8004672:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8004674:	2300      	movs	r3, #0
 8004676:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004678:	4b79      	ldr	r3, [pc, #484]	; (8004860 <HAL_RCC_GetSysClockFreq+0x200>)
 800467a:	689b      	ldr	r3, [r3, #8]
 800467c:	f003 030c 	and.w	r3, r3, #12
 8004680:	2b08      	cmp	r3, #8
 8004682:	d00d      	beq.n	80046a0 <HAL_RCC_GetSysClockFreq+0x40>
 8004684:	2b08      	cmp	r3, #8
 8004686:	f200 80e1 	bhi.w	800484c <HAL_RCC_GetSysClockFreq+0x1ec>
 800468a:	2b00      	cmp	r3, #0
 800468c:	d002      	beq.n	8004694 <HAL_RCC_GetSysClockFreq+0x34>
 800468e:	2b04      	cmp	r3, #4
 8004690:	d003      	beq.n	800469a <HAL_RCC_GetSysClockFreq+0x3a>
 8004692:	e0db      	b.n	800484c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004694:	4b73      	ldr	r3, [pc, #460]	; (8004864 <HAL_RCC_GetSysClockFreq+0x204>)
 8004696:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004698:	e0db      	b.n	8004852 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800469a:	4b73      	ldr	r3, [pc, #460]	; (8004868 <HAL_RCC_GetSysClockFreq+0x208>)
 800469c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800469e:	e0d8      	b.n	8004852 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80046a0:	4b6f      	ldr	r3, [pc, #444]	; (8004860 <HAL_RCC_GetSysClockFreq+0x200>)
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80046a8:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80046aa:	4b6d      	ldr	r3, [pc, #436]	; (8004860 <HAL_RCC_GetSysClockFreq+0x200>)
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d063      	beq.n	800477e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046b6:	4b6a      	ldr	r3, [pc, #424]	; (8004860 <HAL_RCC_GetSysClockFreq+0x200>)
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	099b      	lsrs	r3, r3, #6
 80046bc:	2200      	movs	r2, #0
 80046be:	63bb      	str	r3, [r7, #56]	; 0x38
 80046c0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80046c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046c8:	633b      	str	r3, [r7, #48]	; 0x30
 80046ca:	2300      	movs	r3, #0
 80046cc:	637b      	str	r3, [r7, #52]	; 0x34
 80046ce:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80046d2:	4622      	mov	r2, r4
 80046d4:	462b      	mov	r3, r5
 80046d6:	f04f 0000 	mov.w	r0, #0
 80046da:	f04f 0100 	mov.w	r1, #0
 80046de:	0159      	lsls	r1, r3, #5
 80046e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046e4:	0150      	lsls	r0, r2, #5
 80046e6:	4602      	mov	r2, r0
 80046e8:	460b      	mov	r3, r1
 80046ea:	4621      	mov	r1, r4
 80046ec:	1a51      	subs	r1, r2, r1
 80046ee:	6139      	str	r1, [r7, #16]
 80046f0:	4629      	mov	r1, r5
 80046f2:	eb63 0301 	sbc.w	r3, r3, r1
 80046f6:	617b      	str	r3, [r7, #20]
 80046f8:	f04f 0200 	mov.w	r2, #0
 80046fc:	f04f 0300 	mov.w	r3, #0
 8004700:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004704:	4659      	mov	r1, fp
 8004706:	018b      	lsls	r3, r1, #6
 8004708:	4651      	mov	r1, sl
 800470a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800470e:	4651      	mov	r1, sl
 8004710:	018a      	lsls	r2, r1, #6
 8004712:	4651      	mov	r1, sl
 8004714:	ebb2 0801 	subs.w	r8, r2, r1
 8004718:	4659      	mov	r1, fp
 800471a:	eb63 0901 	sbc.w	r9, r3, r1
 800471e:	f04f 0200 	mov.w	r2, #0
 8004722:	f04f 0300 	mov.w	r3, #0
 8004726:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800472a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800472e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004732:	4690      	mov	r8, r2
 8004734:	4699      	mov	r9, r3
 8004736:	4623      	mov	r3, r4
 8004738:	eb18 0303 	adds.w	r3, r8, r3
 800473c:	60bb      	str	r3, [r7, #8]
 800473e:	462b      	mov	r3, r5
 8004740:	eb49 0303 	adc.w	r3, r9, r3
 8004744:	60fb      	str	r3, [r7, #12]
 8004746:	f04f 0200 	mov.w	r2, #0
 800474a:	f04f 0300 	mov.w	r3, #0
 800474e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004752:	4629      	mov	r1, r5
 8004754:	024b      	lsls	r3, r1, #9
 8004756:	4621      	mov	r1, r4
 8004758:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800475c:	4621      	mov	r1, r4
 800475e:	024a      	lsls	r2, r1, #9
 8004760:	4610      	mov	r0, r2
 8004762:	4619      	mov	r1, r3
 8004764:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004766:	2200      	movs	r2, #0
 8004768:	62bb      	str	r3, [r7, #40]	; 0x28
 800476a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800476c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004770:	f7fb fe1e 	bl	80003b0 <__aeabi_uldivmod>
 8004774:	4602      	mov	r2, r0
 8004776:	460b      	mov	r3, r1
 8004778:	4613      	mov	r3, r2
 800477a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800477c:	e058      	b.n	8004830 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800477e:	4b38      	ldr	r3, [pc, #224]	; (8004860 <HAL_RCC_GetSysClockFreq+0x200>)
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	099b      	lsrs	r3, r3, #6
 8004784:	2200      	movs	r2, #0
 8004786:	4618      	mov	r0, r3
 8004788:	4611      	mov	r1, r2
 800478a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800478e:	623b      	str	r3, [r7, #32]
 8004790:	2300      	movs	r3, #0
 8004792:	627b      	str	r3, [r7, #36]	; 0x24
 8004794:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004798:	4642      	mov	r2, r8
 800479a:	464b      	mov	r3, r9
 800479c:	f04f 0000 	mov.w	r0, #0
 80047a0:	f04f 0100 	mov.w	r1, #0
 80047a4:	0159      	lsls	r1, r3, #5
 80047a6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047aa:	0150      	lsls	r0, r2, #5
 80047ac:	4602      	mov	r2, r0
 80047ae:	460b      	mov	r3, r1
 80047b0:	4641      	mov	r1, r8
 80047b2:	ebb2 0a01 	subs.w	sl, r2, r1
 80047b6:	4649      	mov	r1, r9
 80047b8:	eb63 0b01 	sbc.w	fp, r3, r1
 80047bc:	f04f 0200 	mov.w	r2, #0
 80047c0:	f04f 0300 	mov.w	r3, #0
 80047c4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80047c8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80047cc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80047d0:	ebb2 040a 	subs.w	r4, r2, sl
 80047d4:	eb63 050b 	sbc.w	r5, r3, fp
 80047d8:	f04f 0200 	mov.w	r2, #0
 80047dc:	f04f 0300 	mov.w	r3, #0
 80047e0:	00eb      	lsls	r3, r5, #3
 80047e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047e6:	00e2      	lsls	r2, r4, #3
 80047e8:	4614      	mov	r4, r2
 80047ea:	461d      	mov	r5, r3
 80047ec:	4643      	mov	r3, r8
 80047ee:	18e3      	adds	r3, r4, r3
 80047f0:	603b      	str	r3, [r7, #0]
 80047f2:	464b      	mov	r3, r9
 80047f4:	eb45 0303 	adc.w	r3, r5, r3
 80047f8:	607b      	str	r3, [r7, #4]
 80047fa:	f04f 0200 	mov.w	r2, #0
 80047fe:	f04f 0300 	mov.w	r3, #0
 8004802:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004806:	4629      	mov	r1, r5
 8004808:	028b      	lsls	r3, r1, #10
 800480a:	4621      	mov	r1, r4
 800480c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004810:	4621      	mov	r1, r4
 8004812:	028a      	lsls	r2, r1, #10
 8004814:	4610      	mov	r0, r2
 8004816:	4619      	mov	r1, r3
 8004818:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800481a:	2200      	movs	r2, #0
 800481c:	61bb      	str	r3, [r7, #24]
 800481e:	61fa      	str	r2, [r7, #28]
 8004820:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004824:	f7fb fdc4 	bl	80003b0 <__aeabi_uldivmod>
 8004828:	4602      	mov	r2, r0
 800482a:	460b      	mov	r3, r1
 800482c:	4613      	mov	r3, r2
 800482e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004830:	4b0b      	ldr	r3, [pc, #44]	; (8004860 <HAL_RCC_GetSysClockFreq+0x200>)
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	0c1b      	lsrs	r3, r3, #16
 8004836:	f003 0303 	and.w	r3, r3, #3
 800483a:	3301      	adds	r3, #1
 800483c:	005b      	lsls	r3, r3, #1
 800483e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8004840:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004842:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004844:	fbb2 f3f3 	udiv	r3, r2, r3
 8004848:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800484a:	e002      	b.n	8004852 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800484c:	4b05      	ldr	r3, [pc, #20]	; (8004864 <HAL_RCC_GetSysClockFreq+0x204>)
 800484e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004850:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004852:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004854:	4618      	mov	r0, r3
 8004856:	3750      	adds	r7, #80	; 0x50
 8004858:	46bd      	mov	sp, r7
 800485a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800485e:	bf00      	nop
 8004860:	40023800 	.word	0x40023800
 8004864:	00f42400 	.word	0x00f42400
 8004868:	007a1200 	.word	0x007a1200

0800486c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800486c:	b480      	push	{r7}
 800486e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004870:	4b03      	ldr	r3, [pc, #12]	; (8004880 <HAL_RCC_GetHCLKFreq+0x14>)
 8004872:	681b      	ldr	r3, [r3, #0]
}
 8004874:	4618      	mov	r0, r3
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop
 8004880:	20000004 	.word	0x20000004

08004884 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004888:	f7ff fff0 	bl	800486c <HAL_RCC_GetHCLKFreq>
 800488c:	4602      	mov	r2, r0
 800488e:	4b05      	ldr	r3, [pc, #20]	; (80048a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	0a9b      	lsrs	r3, r3, #10
 8004894:	f003 0307 	and.w	r3, r3, #7
 8004898:	4903      	ldr	r1, [pc, #12]	; (80048a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800489a:	5ccb      	ldrb	r3, [r1, r3]
 800489c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	bd80      	pop	{r7, pc}
 80048a4:	40023800 	.word	0x40023800
 80048a8:	0801d53c 	.word	0x0801d53c

080048ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80048b0:	f7ff ffdc 	bl	800486c <HAL_RCC_GetHCLKFreq>
 80048b4:	4602      	mov	r2, r0
 80048b6:	4b05      	ldr	r3, [pc, #20]	; (80048cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	0b5b      	lsrs	r3, r3, #13
 80048bc:	f003 0307 	and.w	r3, r3, #7
 80048c0:	4903      	ldr	r1, [pc, #12]	; (80048d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048c2:	5ccb      	ldrb	r3, [r1, r3]
 80048c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	bd80      	pop	{r7, pc}
 80048cc:	40023800 	.word	0x40023800
 80048d0:	0801d53c 	.word	0x0801d53c

080048d4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b083      	sub	sp, #12
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	220f      	movs	r2, #15
 80048e2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80048e4:	4b12      	ldr	r3, [pc, #72]	; (8004930 <HAL_RCC_GetClockConfig+0x5c>)
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	f003 0203 	and.w	r2, r3, #3
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80048f0:	4b0f      	ldr	r3, [pc, #60]	; (8004930 <HAL_RCC_GetClockConfig+0x5c>)
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80048fc:	4b0c      	ldr	r3, [pc, #48]	; (8004930 <HAL_RCC_GetClockConfig+0x5c>)
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004908:	4b09      	ldr	r3, [pc, #36]	; (8004930 <HAL_RCC_GetClockConfig+0x5c>)
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	08db      	lsrs	r3, r3, #3
 800490e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004916:	4b07      	ldr	r3, [pc, #28]	; (8004934 <HAL_RCC_GetClockConfig+0x60>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 020f 	and.w	r2, r3, #15
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	601a      	str	r2, [r3, #0]
}
 8004922:	bf00      	nop
 8004924:	370c      	adds	r7, #12
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr
 800492e:	bf00      	nop
 8004930:	40023800 	.word	0x40023800
 8004934:	40023c00 	.word	0x40023c00

08004938 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b088      	sub	sp, #32
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004940:	2300      	movs	r3, #0
 8004942:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004944:	2300      	movs	r3, #0
 8004946:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004948:	2300      	movs	r3, #0
 800494a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800494c:	2300      	movs	r3, #0
 800494e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004950:	2300      	movs	r3, #0
 8004952:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 0301 	and.w	r3, r3, #1
 800495c:	2b00      	cmp	r3, #0
 800495e:	d012      	beq.n	8004986 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004960:	4b69      	ldr	r3, [pc, #420]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	4a68      	ldr	r2, [pc, #416]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004966:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800496a:	6093      	str	r3, [r2, #8]
 800496c:	4b66      	ldr	r3, [pc, #408]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800496e:	689a      	ldr	r2, [r3, #8]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004974:	4964      	ldr	r1, [pc, #400]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004976:	4313      	orrs	r3, r2
 8004978:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800497e:	2b00      	cmp	r3, #0
 8004980:	d101      	bne.n	8004986 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004982:	2301      	movs	r3, #1
 8004984:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800498e:	2b00      	cmp	r3, #0
 8004990:	d017      	beq.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004992:	4b5d      	ldr	r3, [pc, #372]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004994:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004998:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049a0:	4959      	ldr	r1, [pc, #356]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049a2:	4313      	orrs	r3, r2
 80049a4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049ac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80049b0:	d101      	bne.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80049b2:	2301      	movs	r3, #1
 80049b4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d101      	bne.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80049be:	2301      	movs	r3, #1
 80049c0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d017      	beq.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80049ce:	4b4e      	ldr	r3, [pc, #312]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049d4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049dc:	494a      	ldr	r1, [pc, #296]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049de:	4313      	orrs	r3, r2
 80049e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80049ec:	d101      	bne.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80049ee:	2301      	movs	r3, #1
 80049f0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d101      	bne.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80049fa:	2301      	movs	r3, #1
 80049fc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d001      	beq.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0320 	and.w	r3, r3, #32
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	f000 808b 	beq.w	8004b32 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004a1c:	4b3a      	ldr	r3, [pc, #232]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a20:	4a39      	ldr	r2, [pc, #228]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a26:	6413      	str	r3, [r2, #64]	; 0x40
 8004a28:	4b37      	ldr	r3, [pc, #220]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a30:	60bb      	str	r3, [r7, #8]
 8004a32:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004a34:	4b35      	ldr	r3, [pc, #212]	; (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a34      	ldr	r2, [pc, #208]	; (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004a3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a3e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a40:	f7fd f8ce 	bl	8001be0 <HAL_GetTick>
 8004a44:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004a46:	e008      	b.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a48:	f7fd f8ca 	bl	8001be0 <HAL_GetTick>
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	1ad3      	subs	r3, r2, r3
 8004a52:	2b64      	cmp	r3, #100	; 0x64
 8004a54:	d901      	bls.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004a56:	2303      	movs	r3, #3
 8004a58:	e38f      	b.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004a5a:	4b2c      	ldr	r3, [pc, #176]	; (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d0f0      	beq.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004a66:	4b28      	ldr	r3, [pc, #160]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a6e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d035      	beq.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a7e:	693a      	ldr	r2, [r7, #16]
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d02e      	beq.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004a84:	4b20      	ldr	r3, [pc, #128]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a8c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004a8e:	4b1e      	ldr	r3, [pc, #120]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a92:	4a1d      	ldr	r2, [pc, #116]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a98:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004a9a:	4b1b      	ldr	r3, [pc, #108]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a9e:	4a1a      	ldr	r2, [pc, #104]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004aa0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004aa4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004aa6:	4a18      	ldr	r2, [pc, #96]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004aac:	4b16      	ldr	r3, [pc, #88]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004aae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ab0:	f003 0301 	and.w	r3, r3, #1
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d114      	bne.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ab8:	f7fd f892 	bl	8001be0 <HAL_GetTick>
 8004abc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004abe:	e00a      	b.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ac0:	f7fd f88e 	bl	8001be0 <HAL_GetTick>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	1ad3      	subs	r3, r2, r3
 8004aca:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d901      	bls.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	e351      	b.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ad6:	4b0c      	ldr	r3, [pc, #48]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ad8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ada:	f003 0302 	and.w	r3, r3, #2
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d0ee      	beq.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ae6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004aea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004aee:	d111      	bne.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004af0:	4b05      	ldr	r3, [pc, #20]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004afc:	4b04      	ldr	r3, [pc, #16]	; (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004afe:	400b      	ands	r3, r1
 8004b00:	4901      	ldr	r1, [pc, #4]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b02:	4313      	orrs	r3, r2
 8004b04:	608b      	str	r3, [r1, #8]
 8004b06:	e00b      	b.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004b08:	40023800 	.word	0x40023800
 8004b0c:	40007000 	.word	0x40007000
 8004b10:	0ffffcff 	.word	0x0ffffcff
 8004b14:	4bac      	ldr	r3, [pc, #688]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	4aab      	ldr	r2, [pc, #684]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b1a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004b1e:	6093      	str	r3, [r2, #8]
 8004b20:	4ba9      	ldr	r3, [pc, #676]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b22:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b2c:	49a6      	ldr	r1, [pc, #664]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f003 0310 	and.w	r3, r3, #16
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d010      	beq.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004b3e:	4ba2      	ldr	r3, [pc, #648]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b44:	4aa0      	ldr	r2, [pc, #640]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b46:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004b4a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004b4e:	4b9e      	ldr	r3, [pc, #632]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b50:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b58:	499b      	ldr	r1, [pc, #620]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d00a      	beq.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004b6c:	4b96      	ldr	r3, [pc, #600]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b72:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004b7a:	4993      	ldr	r1, [pc, #588]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d00a      	beq.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004b8e:	4b8e      	ldr	r3, [pc, #568]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b94:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004b9c:	498a      	ldr	r1, [pc, #552]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d00a      	beq.n	8004bc6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004bb0:	4b85      	ldr	r3, [pc, #532]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bb6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004bbe:	4982      	ldr	r1, [pc, #520]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d00a      	beq.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004bd2:	4b7d      	ldr	r3, [pc, #500]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bd8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004be0:	4979      	ldr	r1, [pc, #484]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004be2:	4313      	orrs	r3, r2
 8004be4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d00a      	beq.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004bf4:	4b74      	ldr	r3, [pc, #464]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bfa:	f023 0203 	bic.w	r2, r3, #3
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c02:	4971      	ldr	r1, [pc, #452]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c04:	4313      	orrs	r3, r2
 8004c06:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d00a      	beq.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004c16:	4b6c      	ldr	r3, [pc, #432]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c1c:	f023 020c 	bic.w	r2, r3, #12
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c24:	4968      	ldr	r1, [pc, #416]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c26:	4313      	orrs	r3, r2
 8004c28:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d00a      	beq.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004c38:	4b63      	ldr	r3, [pc, #396]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c3e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c46:	4960      	ldr	r1, [pc, #384]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d00a      	beq.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004c5a:	4b5b      	ldr	r3, [pc, #364]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c60:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c68:	4957      	ldr	r1, [pc, #348]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d00a      	beq.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004c7c:	4b52      	ldr	r3, [pc, #328]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c82:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c8a:	494f      	ldr	r1, [pc, #316]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d00a      	beq.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004c9e:	4b4a      	ldr	r3, [pc, #296]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ca4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cac:	4946      	ldr	r1, [pc, #280]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d00a      	beq.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004cc0:	4b41      	ldr	r3, [pc, #260]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cc6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cce:	493e      	ldr	r1, [pc, #248]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d00a      	beq.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004ce2:	4b39      	ldr	r3, [pc, #228]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ce8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cf0:	4935      	ldr	r1, [pc, #212]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d00a      	beq.n	8004d1a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004d04:	4b30      	ldr	r3, [pc, #192]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d0a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d12:	492d      	ldr	r1, [pc, #180]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d14:	4313      	orrs	r3, r2
 8004d16:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d011      	beq.n	8004d4a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004d26:	4b28      	ldr	r3, [pc, #160]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d2c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004d34:	4924      	ldr	r1, [pc, #144]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d36:	4313      	orrs	r3, r2
 8004d38:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004d40:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004d44:	d101      	bne.n	8004d4a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004d46:	2301      	movs	r3, #1
 8004d48:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f003 0308 	and.w	r3, r3, #8
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d001      	beq.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004d56:	2301      	movs	r3, #1
 8004d58:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d00a      	beq.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004d66:	4b18      	ldr	r3, [pc, #96]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d6c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d74:	4914      	ldr	r1, [pc, #80]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d76:	4313      	orrs	r3, r2
 8004d78:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d00b      	beq.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004d88:	4b0f      	ldr	r3, [pc, #60]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d8e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004d98:	490b      	ldr	r1, [pc, #44]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d00f      	beq.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004dac:	4b06      	ldr	r3, [pc, #24]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004db2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004dbc:	4902      	ldr	r1, [pc, #8]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004dc4:	e002      	b.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x494>
 8004dc6:	bf00      	nop
 8004dc8:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d00b      	beq.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004dd8:	4b8a      	ldr	r3, [pc, #552]	; (8005004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004dda:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004dde:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004de8:	4986      	ldr	r1, [pc, #536]	; (8005004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004dea:	4313      	orrs	r3, r2
 8004dec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d00b      	beq.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004dfc:	4b81      	ldr	r3, [pc, #516]	; (8005004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004dfe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e02:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e0c:	497d      	ldr	r1, [pc, #500]	; (8005004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004e14:	69fb      	ldr	r3, [r7, #28]
 8004e16:	2b01      	cmp	r3, #1
 8004e18:	d006      	beq.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	f000 80d6 	beq.w	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004e28:	4b76      	ldr	r3, [pc, #472]	; (8005004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a75      	ldr	r2, [pc, #468]	; (8005004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e2e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004e32:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e34:	f7fc fed4 	bl	8001be0 <HAL_GetTick>
 8004e38:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e3a:	e008      	b.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e3c:	f7fc fed0 	bl	8001be0 <HAL_GetTick>
 8004e40:	4602      	mov	r2, r0
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	1ad3      	subs	r3, r2, r3
 8004e46:	2b64      	cmp	r3, #100	; 0x64
 8004e48:	d901      	bls.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e4a:	2303      	movs	r3, #3
 8004e4c:	e195      	b.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e4e:	4b6d      	ldr	r3, [pc, #436]	; (8005004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d1f0      	bne.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f003 0301 	and.w	r3, r3, #1
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d021      	beq.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d11d      	bne.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004e6e:	4b65      	ldr	r3, [pc, #404]	; (8005004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e74:	0c1b      	lsrs	r3, r3, #16
 8004e76:	f003 0303 	and.w	r3, r3, #3
 8004e7a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004e7c:	4b61      	ldr	r3, [pc, #388]	; (8005004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e82:	0e1b      	lsrs	r3, r3, #24
 8004e84:	f003 030f 	and.w	r3, r3, #15
 8004e88:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	019a      	lsls	r2, r3, #6
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	041b      	lsls	r3, r3, #16
 8004e94:	431a      	orrs	r2, r3
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	061b      	lsls	r3, r3, #24
 8004e9a:	431a      	orrs	r2, r3
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	689b      	ldr	r3, [r3, #8]
 8004ea0:	071b      	lsls	r3, r3, #28
 8004ea2:	4958      	ldr	r1, [pc, #352]	; (8005004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d004      	beq.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004eba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ebe:	d00a      	beq.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d02e      	beq.n	8004f2a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ed4:	d129      	bne.n	8004f2a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004ed6:	4b4b      	ldr	r3, [pc, #300]	; (8005004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ed8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004edc:	0c1b      	lsrs	r3, r3, #16
 8004ede:	f003 0303 	and.w	r3, r3, #3
 8004ee2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004ee4:	4b47      	ldr	r3, [pc, #284]	; (8005004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ee6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004eea:	0f1b      	lsrs	r3, r3, #28
 8004eec:	f003 0307 	and.w	r3, r3, #7
 8004ef0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	019a      	lsls	r2, r3, #6
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	041b      	lsls	r3, r3, #16
 8004efc:	431a      	orrs	r2, r3
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	68db      	ldr	r3, [r3, #12]
 8004f02:	061b      	lsls	r3, r3, #24
 8004f04:	431a      	orrs	r2, r3
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	071b      	lsls	r3, r3, #28
 8004f0a:	493e      	ldr	r1, [pc, #248]	; (8005004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004f12:	4b3c      	ldr	r3, [pc, #240]	; (8005004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f14:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f18:	f023 021f 	bic.w	r2, r3, #31
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f20:	3b01      	subs	r3, #1
 8004f22:	4938      	ldr	r1, [pc, #224]	; (8005004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f24:	4313      	orrs	r3, r2
 8004f26:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d01d      	beq.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004f36:	4b33      	ldr	r3, [pc, #204]	; (8005004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f38:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f3c:	0e1b      	lsrs	r3, r3, #24
 8004f3e:	f003 030f 	and.w	r3, r3, #15
 8004f42:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004f44:	4b2f      	ldr	r3, [pc, #188]	; (8005004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f46:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f4a:	0f1b      	lsrs	r3, r3, #28
 8004f4c:	f003 0307 	and.w	r3, r3, #7
 8004f50:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	019a      	lsls	r2, r3, #6
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	691b      	ldr	r3, [r3, #16]
 8004f5c:	041b      	lsls	r3, r3, #16
 8004f5e:	431a      	orrs	r2, r3
 8004f60:	693b      	ldr	r3, [r7, #16]
 8004f62:	061b      	lsls	r3, r3, #24
 8004f64:	431a      	orrs	r2, r3
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	071b      	lsls	r3, r3, #28
 8004f6a:	4926      	ldr	r1, [pc, #152]	; (8005004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d011      	beq.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	019a      	lsls	r2, r3, #6
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	691b      	ldr	r3, [r3, #16]
 8004f88:	041b      	lsls	r3, r3, #16
 8004f8a:	431a      	orrs	r2, r3
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	061b      	lsls	r3, r3, #24
 8004f92:	431a      	orrs	r2, r3
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	071b      	lsls	r3, r3, #28
 8004f9a:	491a      	ldr	r1, [pc, #104]	; (8005004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004fa2:	4b18      	ldr	r3, [pc, #96]	; (8005004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a17      	ldr	r2, [pc, #92]	; (8005004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fa8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004fac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fae:	f7fc fe17 	bl	8001be0 <HAL_GetTick>
 8004fb2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004fb4:	e008      	b.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004fb6:	f7fc fe13 	bl	8001be0 <HAL_GetTick>
 8004fba:	4602      	mov	r2, r0
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	1ad3      	subs	r3, r2, r3
 8004fc0:	2b64      	cmp	r3, #100	; 0x64
 8004fc2:	d901      	bls.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004fc4:	2303      	movs	r3, #3
 8004fc6:	e0d8      	b.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004fc8:	4b0e      	ldr	r3, [pc, #56]	; (8005004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d0f0      	beq.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004fd4:	69bb      	ldr	r3, [r7, #24]
 8004fd6:	2b01      	cmp	r3, #1
 8004fd8:	f040 80ce 	bne.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004fdc:	4b09      	ldr	r3, [pc, #36]	; (8005004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a08      	ldr	r2, [pc, #32]	; (8005004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fe2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004fe6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fe8:	f7fc fdfa 	bl	8001be0 <HAL_GetTick>
 8004fec:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004fee:	e00b      	b.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004ff0:	f7fc fdf6 	bl	8001be0 <HAL_GetTick>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	2b64      	cmp	r3, #100	; 0x64
 8004ffc:	d904      	bls.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ffe:	2303      	movs	r3, #3
 8005000:	e0bb      	b.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005002:	bf00      	nop
 8005004:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005008:	4b5e      	ldr	r3, [pc, #376]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005010:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005014:	d0ec      	beq.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800501e:	2b00      	cmp	r3, #0
 8005020:	d003      	beq.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005026:	2b00      	cmp	r3, #0
 8005028:	d009      	beq.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005032:	2b00      	cmp	r3, #0
 8005034:	d02e      	beq.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800503a:	2b00      	cmp	r3, #0
 800503c:	d12a      	bne.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800503e:	4b51      	ldr	r3, [pc, #324]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005040:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005044:	0c1b      	lsrs	r3, r3, #16
 8005046:	f003 0303 	and.w	r3, r3, #3
 800504a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800504c:	4b4d      	ldr	r3, [pc, #308]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800504e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005052:	0f1b      	lsrs	r3, r3, #28
 8005054:	f003 0307 	and.w	r3, r3, #7
 8005058:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	695b      	ldr	r3, [r3, #20]
 800505e:	019a      	lsls	r2, r3, #6
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	041b      	lsls	r3, r3, #16
 8005064:	431a      	orrs	r2, r3
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	699b      	ldr	r3, [r3, #24]
 800506a:	061b      	lsls	r3, r3, #24
 800506c:	431a      	orrs	r2, r3
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	071b      	lsls	r3, r3, #28
 8005072:	4944      	ldr	r1, [pc, #272]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005074:	4313      	orrs	r3, r2
 8005076:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800507a:	4b42      	ldr	r3, [pc, #264]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800507c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005080:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005088:	3b01      	subs	r3, #1
 800508a:	021b      	lsls	r3, r3, #8
 800508c:	493d      	ldr	r1, [pc, #244]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800508e:	4313      	orrs	r3, r2
 8005090:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800509c:	2b00      	cmp	r3, #0
 800509e:	d022      	beq.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80050a4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80050a8:	d11d      	bne.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80050aa:	4b36      	ldr	r3, [pc, #216]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050b0:	0e1b      	lsrs	r3, r3, #24
 80050b2:	f003 030f 	and.w	r3, r3, #15
 80050b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80050b8:	4b32      	ldr	r3, [pc, #200]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050be:	0f1b      	lsrs	r3, r3, #28
 80050c0:	f003 0307 	and.w	r3, r3, #7
 80050c4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	695b      	ldr	r3, [r3, #20]
 80050ca:	019a      	lsls	r2, r3, #6
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6a1b      	ldr	r3, [r3, #32]
 80050d0:	041b      	lsls	r3, r3, #16
 80050d2:	431a      	orrs	r2, r3
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	061b      	lsls	r3, r3, #24
 80050d8:	431a      	orrs	r2, r3
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	071b      	lsls	r3, r3, #28
 80050de:	4929      	ldr	r1, [pc, #164]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050e0:	4313      	orrs	r3, r2
 80050e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f003 0308 	and.w	r3, r3, #8
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d028      	beq.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80050f2:	4b24      	ldr	r3, [pc, #144]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050f8:	0e1b      	lsrs	r3, r3, #24
 80050fa:	f003 030f 	and.w	r3, r3, #15
 80050fe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005100:	4b20      	ldr	r3, [pc, #128]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005102:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005106:	0c1b      	lsrs	r3, r3, #16
 8005108:	f003 0303 	and.w	r3, r3, #3
 800510c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	695b      	ldr	r3, [r3, #20]
 8005112:	019a      	lsls	r2, r3, #6
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	041b      	lsls	r3, r3, #16
 8005118:	431a      	orrs	r2, r3
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	061b      	lsls	r3, r3, #24
 800511e:	431a      	orrs	r2, r3
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	69db      	ldr	r3, [r3, #28]
 8005124:	071b      	lsls	r3, r3, #28
 8005126:	4917      	ldr	r1, [pc, #92]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005128:	4313      	orrs	r3, r2
 800512a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800512e:	4b15      	ldr	r3, [pc, #84]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005130:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005134:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800513c:	4911      	ldr	r1, [pc, #68]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800513e:	4313      	orrs	r3, r2
 8005140:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005144:	4b0f      	ldr	r3, [pc, #60]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a0e      	ldr	r2, [pc, #56]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800514a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800514e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005150:	f7fc fd46 	bl	8001be0 <HAL_GetTick>
 8005154:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005156:	e008      	b.n	800516a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005158:	f7fc fd42 	bl	8001be0 <HAL_GetTick>
 800515c:	4602      	mov	r2, r0
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	1ad3      	subs	r3, r2, r3
 8005162:	2b64      	cmp	r3, #100	; 0x64
 8005164:	d901      	bls.n	800516a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005166:	2303      	movs	r3, #3
 8005168:	e007      	b.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800516a:	4b06      	ldr	r3, [pc, #24]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005172:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005176:	d1ef      	bne.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005178:	2300      	movs	r3, #0
}
 800517a:	4618      	mov	r0, r3
 800517c:	3720      	adds	r7, #32
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}
 8005182:	bf00      	nop
 8005184:	40023800 	.word	0x40023800

08005188 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b082      	sub	sp, #8
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d101      	bne.n	800519a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005196:	2301      	movs	r3, #1
 8005198:	e049      	b.n	800522e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051a0:	b2db      	uxtb	r3, r3
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d106      	bne.n	80051b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2200      	movs	r2, #0
 80051aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051ae:	6878      	ldr	r0, [r7, #4]
 80051b0:	f000 f841 	bl	8005236 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2202      	movs	r2, #2
 80051b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681a      	ldr	r2, [r3, #0]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	3304      	adds	r3, #4
 80051c4:	4619      	mov	r1, r3
 80051c6:	4610      	mov	r0, r2
 80051c8:	f000 fa00 	bl	80055cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2201      	movs	r2, #1
 80051d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2201      	movs	r2, #1
 80051e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2201      	movs	r2, #1
 80051e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2201      	movs	r2, #1
 80051f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2201      	movs	r2, #1
 80051f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2201      	movs	r2, #1
 8005200:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2201      	movs	r2, #1
 8005208:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2201      	movs	r2, #1
 8005210:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2201      	movs	r2, #1
 8005218:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2201      	movs	r2, #1
 8005220:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800522c:	2300      	movs	r3, #0
}
 800522e:	4618      	mov	r0, r3
 8005230:	3708      	adds	r7, #8
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}

08005236 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005236:	b480      	push	{r7}
 8005238:	b083      	sub	sp, #12
 800523a:	af00      	add	r7, sp, #0
 800523c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800523e:	bf00      	nop
 8005240:	370c      	adds	r7, #12
 8005242:	46bd      	mov	sp, r7
 8005244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005248:	4770      	bx	lr
	...

0800524c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800524c:	b480      	push	{r7}
 800524e:	b085      	sub	sp, #20
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800525a:	b2db      	uxtb	r3, r3
 800525c:	2b01      	cmp	r3, #1
 800525e:	d001      	beq.n	8005264 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e054      	b.n	800530e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2202      	movs	r2, #2
 8005268:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	68da      	ldr	r2, [r3, #12]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f042 0201 	orr.w	r2, r2, #1
 800527a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a26      	ldr	r2, [pc, #152]	; (800531c <HAL_TIM_Base_Start_IT+0xd0>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d022      	beq.n	80052cc <HAL_TIM_Base_Start_IT+0x80>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800528e:	d01d      	beq.n	80052cc <HAL_TIM_Base_Start_IT+0x80>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a22      	ldr	r2, [pc, #136]	; (8005320 <HAL_TIM_Base_Start_IT+0xd4>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d018      	beq.n	80052cc <HAL_TIM_Base_Start_IT+0x80>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a21      	ldr	r2, [pc, #132]	; (8005324 <HAL_TIM_Base_Start_IT+0xd8>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d013      	beq.n	80052cc <HAL_TIM_Base_Start_IT+0x80>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a1f      	ldr	r2, [pc, #124]	; (8005328 <HAL_TIM_Base_Start_IT+0xdc>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d00e      	beq.n	80052cc <HAL_TIM_Base_Start_IT+0x80>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a1e      	ldr	r2, [pc, #120]	; (800532c <HAL_TIM_Base_Start_IT+0xe0>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d009      	beq.n	80052cc <HAL_TIM_Base_Start_IT+0x80>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a1c      	ldr	r2, [pc, #112]	; (8005330 <HAL_TIM_Base_Start_IT+0xe4>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d004      	beq.n	80052cc <HAL_TIM_Base_Start_IT+0x80>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a1b      	ldr	r2, [pc, #108]	; (8005334 <HAL_TIM_Base_Start_IT+0xe8>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d115      	bne.n	80052f8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	689a      	ldr	r2, [r3, #8]
 80052d2:	4b19      	ldr	r3, [pc, #100]	; (8005338 <HAL_TIM_Base_Start_IT+0xec>)
 80052d4:	4013      	ands	r3, r2
 80052d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2b06      	cmp	r3, #6
 80052dc:	d015      	beq.n	800530a <HAL_TIM_Base_Start_IT+0xbe>
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052e4:	d011      	beq.n	800530a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	681a      	ldr	r2, [r3, #0]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f042 0201 	orr.w	r2, r2, #1
 80052f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052f6:	e008      	b.n	800530a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	681a      	ldr	r2, [r3, #0]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f042 0201 	orr.w	r2, r2, #1
 8005306:	601a      	str	r2, [r3, #0]
 8005308:	e000      	b.n	800530c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800530a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800530c:	2300      	movs	r3, #0
}
 800530e:	4618      	mov	r0, r3
 8005310:	3714      	adds	r7, #20
 8005312:	46bd      	mov	sp, r7
 8005314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005318:	4770      	bx	lr
 800531a:	bf00      	nop
 800531c:	40010000 	.word	0x40010000
 8005320:	40000400 	.word	0x40000400
 8005324:	40000800 	.word	0x40000800
 8005328:	40000c00 	.word	0x40000c00
 800532c:	40010400 	.word	0x40010400
 8005330:	40014000 	.word	0x40014000
 8005334:	40001800 	.word	0x40001800
 8005338:	00010007 	.word	0x00010007

0800533c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b082      	sub	sp, #8
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	691b      	ldr	r3, [r3, #16]
 800534a:	f003 0302 	and.w	r3, r3, #2
 800534e:	2b02      	cmp	r3, #2
 8005350:	d122      	bne.n	8005398 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	f003 0302 	and.w	r3, r3, #2
 800535c:	2b02      	cmp	r3, #2
 800535e:	d11b      	bne.n	8005398 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f06f 0202 	mvn.w	r2, #2
 8005368:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2201      	movs	r2, #1
 800536e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	699b      	ldr	r3, [r3, #24]
 8005376:	f003 0303 	and.w	r3, r3, #3
 800537a:	2b00      	cmp	r3, #0
 800537c:	d003      	beq.n	8005386 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f000 f905 	bl	800558e <HAL_TIM_IC_CaptureCallback>
 8005384:	e005      	b.n	8005392 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f000 f8f7 	bl	800557a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	f000 f908 	bl	80055a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	691b      	ldr	r3, [r3, #16]
 800539e:	f003 0304 	and.w	r3, r3, #4
 80053a2:	2b04      	cmp	r3, #4
 80053a4:	d122      	bne.n	80053ec <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	f003 0304 	and.w	r3, r3, #4
 80053b0:	2b04      	cmp	r3, #4
 80053b2:	d11b      	bne.n	80053ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f06f 0204 	mvn.w	r2, #4
 80053bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2202      	movs	r2, #2
 80053c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	699b      	ldr	r3, [r3, #24]
 80053ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d003      	beq.n	80053da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f000 f8db 	bl	800558e <HAL_TIM_IC_CaptureCallback>
 80053d8:	e005      	b.n	80053e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f000 f8cd 	bl	800557a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053e0:	6878      	ldr	r0, [r7, #4]
 80053e2:	f000 f8de 	bl	80055a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2200      	movs	r2, #0
 80053ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	691b      	ldr	r3, [r3, #16]
 80053f2:	f003 0308 	and.w	r3, r3, #8
 80053f6:	2b08      	cmp	r3, #8
 80053f8:	d122      	bne.n	8005440 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	f003 0308 	and.w	r3, r3, #8
 8005404:	2b08      	cmp	r3, #8
 8005406:	d11b      	bne.n	8005440 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f06f 0208 	mvn.w	r2, #8
 8005410:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2204      	movs	r2, #4
 8005416:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	69db      	ldr	r3, [r3, #28]
 800541e:	f003 0303 	and.w	r3, r3, #3
 8005422:	2b00      	cmp	r3, #0
 8005424:	d003      	beq.n	800542e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f000 f8b1 	bl	800558e <HAL_TIM_IC_CaptureCallback>
 800542c:	e005      	b.n	800543a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f000 f8a3 	bl	800557a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005434:	6878      	ldr	r0, [r7, #4]
 8005436:	f000 f8b4 	bl	80055a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2200      	movs	r2, #0
 800543e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	691b      	ldr	r3, [r3, #16]
 8005446:	f003 0310 	and.w	r3, r3, #16
 800544a:	2b10      	cmp	r3, #16
 800544c:	d122      	bne.n	8005494 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	68db      	ldr	r3, [r3, #12]
 8005454:	f003 0310 	and.w	r3, r3, #16
 8005458:	2b10      	cmp	r3, #16
 800545a:	d11b      	bne.n	8005494 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f06f 0210 	mvn.w	r2, #16
 8005464:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2208      	movs	r2, #8
 800546a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	69db      	ldr	r3, [r3, #28]
 8005472:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005476:	2b00      	cmp	r3, #0
 8005478:	d003      	beq.n	8005482 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f000 f887 	bl	800558e <HAL_TIM_IC_CaptureCallback>
 8005480:	e005      	b.n	800548e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f000 f879 	bl	800557a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005488:	6878      	ldr	r0, [r7, #4]
 800548a:	f000 f88a 	bl	80055a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2200      	movs	r2, #0
 8005492:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	691b      	ldr	r3, [r3, #16]
 800549a:	f003 0301 	and.w	r3, r3, #1
 800549e:	2b01      	cmp	r3, #1
 80054a0:	d10e      	bne.n	80054c0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	68db      	ldr	r3, [r3, #12]
 80054a8:	f003 0301 	and.w	r3, r3, #1
 80054ac:	2b01      	cmp	r3, #1
 80054ae:	d107      	bne.n	80054c0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f06f 0201 	mvn.w	r2, #1
 80054b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f7fb ff0e 	bl	80012dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	691b      	ldr	r3, [r3, #16]
 80054c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054ca:	2b80      	cmp	r3, #128	; 0x80
 80054cc:	d10e      	bne.n	80054ec <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	68db      	ldr	r3, [r3, #12]
 80054d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054d8:	2b80      	cmp	r3, #128	; 0x80
 80054da:	d107      	bne.n	80054ec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80054e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f000 f91a 	bl	8005720 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	691b      	ldr	r3, [r3, #16]
 80054f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054fa:	d10e      	bne.n	800551a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	68db      	ldr	r3, [r3, #12]
 8005502:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005506:	2b80      	cmp	r3, #128	; 0x80
 8005508:	d107      	bne.n	800551a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005512:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005514:	6878      	ldr	r0, [r7, #4]
 8005516:	f000 f90d 	bl	8005734 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	691b      	ldr	r3, [r3, #16]
 8005520:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005524:	2b40      	cmp	r3, #64	; 0x40
 8005526:	d10e      	bne.n	8005546 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	68db      	ldr	r3, [r3, #12]
 800552e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005532:	2b40      	cmp	r3, #64	; 0x40
 8005534:	d107      	bne.n	8005546 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800553e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005540:	6878      	ldr	r0, [r7, #4]
 8005542:	f000 f838 	bl	80055b6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	691b      	ldr	r3, [r3, #16]
 800554c:	f003 0320 	and.w	r3, r3, #32
 8005550:	2b20      	cmp	r3, #32
 8005552:	d10e      	bne.n	8005572 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	68db      	ldr	r3, [r3, #12]
 800555a:	f003 0320 	and.w	r3, r3, #32
 800555e:	2b20      	cmp	r3, #32
 8005560:	d107      	bne.n	8005572 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f06f 0220 	mvn.w	r2, #32
 800556a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800556c:	6878      	ldr	r0, [r7, #4]
 800556e:	f000 f8cd 	bl	800570c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005572:	bf00      	nop
 8005574:	3708      	adds	r7, #8
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}

0800557a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800557a:	b480      	push	{r7}
 800557c:	b083      	sub	sp, #12
 800557e:	af00      	add	r7, sp, #0
 8005580:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005582:	bf00      	nop
 8005584:	370c      	adds	r7, #12
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr

0800558e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800558e:	b480      	push	{r7}
 8005590:	b083      	sub	sp, #12
 8005592:	af00      	add	r7, sp, #0
 8005594:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005596:	bf00      	nop
 8005598:	370c      	adds	r7, #12
 800559a:	46bd      	mov	sp, r7
 800559c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a0:	4770      	bx	lr

080055a2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80055a2:	b480      	push	{r7}
 80055a4:	b083      	sub	sp, #12
 80055a6:	af00      	add	r7, sp, #0
 80055a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80055aa:	bf00      	nop
 80055ac:	370c      	adds	r7, #12
 80055ae:	46bd      	mov	sp, r7
 80055b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b4:	4770      	bx	lr

080055b6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80055b6:	b480      	push	{r7}
 80055b8:	b083      	sub	sp, #12
 80055ba:	af00      	add	r7, sp, #0
 80055bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80055be:	bf00      	nop
 80055c0:	370c      	adds	r7, #12
 80055c2:	46bd      	mov	sp, r7
 80055c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c8:	4770      	bx	lr
	...

080055cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b085      	sub	sp, #20
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
 80055d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	4a40      	ldr	r2, [pc, #256]	; (80056e0 <TIM_Base_SetConfig+0x114>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d013      	beq.n	800560c <TIM_Base_SetConfig+0x40>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055ea:	d00f      	beq.n	800560c <TIM_Base_SetConfig+0x40>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	4a3d      	ldr	r2, [pc, #244]	; (80056e4 <TIM_Base_SetConfig+0x118>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d00b      	beq.n	800560c <TIM_Base_SetConfig+0x40>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	4a3c      	ldr	r2, [pc, #240]	; (80056e8 <TIM_Base_SetConfig+0x11c>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d007      	beq.n	800560c <TIM_Base_SetConfig+0x40>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	4a3b      	ldr	r2, [pc, #236]	; (80056ec <TIM_Base_SetConfig+0x120>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d003      	beq.n	800560c <TIM_Base_SetConfig+0x40>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	4a3a      	ldr	r2, [pc, #232]	; (80056f0 <TIM_Base_SetConfig+0x124>)
 8005608:	4293      	cmp	r3, r2
 800560a:	d108      	bne.n	800561e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005612:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	68fa      	ldr	r2, [r7, #12]
 800561a:	4313      	orrs	r3, r2
 800561c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	4a2f      	ldr	r2, [pc, #188]	; (80056e0 <TIM_Base_SetConfig+0x114>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d02b      	beq.n	800567e <TIM_Base_SetConfig+0xb2>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800562c:	d027      	beq.n	800567e <TIM_Base_SetConfig+0xb2>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	4a2c      	ldr	r2, [pc, #176]	; (80056e4 <TIM_Base_SetConfig+0x118>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d023      	beq.n	800567e <TIM_Base_SetConfig+0xb2>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	4a2b      	ldr	r2, [pc, #172]	; (80056e8 <TIM_Base_SetConfig+0x11c>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d01f      	beq.n	800567e <TIM_Base_SetConfig+0xb2>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	4a2a      	ldr	r2, [pc, #168]	; (80056ec <TIM_Base_SetConfig+0x120>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d01b      	beq.n	800567e <TIM_Base_SetConfig+0xb2>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	4a29      	ldr	r2, [pc, #164]	; (80056f0 <TIM_Base_SetConfig+0x124>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d017      	beq.n	800567e <TIM_Base_SetConfig+0xb2>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	4a28      	ldr	r2, [pc, #160]	; (80056f4 <TIM_Base_SetConfig+0x128>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d013      	beq.n	800567e <TIM_Base_SetConfig+0xb2>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	4a27      	ldr	r2, [pc, #156]	; (80056f8 <TIM_Base_SetConfig+0x12c>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d00f      	beq.n	800567e <TIM_Base_SetConfig+0xb2>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	4a26      	ldr	r2, [pc, #152]	; (80056fc <TIM_Base_SetConfig+0x130>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d00b      	beq.n	800567e <TIM_Base_SetConfig+0xb2>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	4a25      	ldr	r2, [pc, #148]	; (8005700 <TIM_Base_SetConfig+0x134>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d007      	beq.n	800567e <TIM_Base_SetConfig+0xb2>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	4a24      	ldr	r2, [pc, #144]	; (8005704 <TIM_Base_SetConfig+0x138>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d003      	beq.n	800567e <TIM_Base_SetConfig+0xb2>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	4a23      	ldr	r2, [pc, #140]	; (8005708 <TIM_Base_SetConfig+0x13c>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d108      	bne.n	8005690 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005684:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	68db      	ldr	r3, [r3, #12]
 800568a:	68fa      	ldr	r2, [r7, #12]
 800568c:	4313      	orrs	r3, r2
 800568e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	695b      	ldr	r3, [r3, #20]
 800569a:	4313      	orrs	r3, r2
 800569c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	68fa      	ldr	r2, [r7, #12]
 80056a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	689a      	ldr	r2, [r3, #8]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	681a      	ldr	r2, [r3, #0]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	4a0a      	ldr	r2, [pc, #40]	; (80056e0 <TIM_Base_SetConfig+0x114>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d003      	beq.n	80056c4 <TIM_Base_SetConfig+0xf8>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	4a0c      	ldr	r2, [pc, #48]	; (80056f0 <TIM_Base_SetConfig+0x124>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d103      	bne.n	80056cc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	691a      	ldr	r2, [r3, #16]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2201      	movs	r2, #1
 80056d0:	615a      	str	r2, [r3, #20]
}
 80056d2:	bf00      	nop
 80056d4:	3714      	adds	r7, #20
 80056d6:	46bd      	mov	sp, r7
 80056d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056dc:	4770      	bx	lr
 80056de:	bf00      	nop
 80056e0:	40010000 	.word	0x40010000
 80056e4:	40000400 	.word	0x40000400
 80056e8:	40000800 	.word	0x40000800
 80056ec:	40000c00 	.word	0x40000c00
 80056f0:	40010400 	.word	0x40010400
 80056f4:	40014000 	.word	0x40014000
 80056f8:	40014400 	.word	0x40014400
 80056fc:	40014800 	.word	0x40014800
 8005700:	40001800 	.word	0x40001800
 8005704:	40001c00 	.word	0x40001c00
 8005708:	40002000 	.word	0x40002000

0800570c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800570c:	b480      	push	{r7}
 800570e:	b083      	sub	sp, #12
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005714:	bf00      	nop
 8005716:	370c      	adds	r7, #12
 8005718:	46bd      	mov	sp, r7
 800571a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571e:	4770      	bx	lr

08005720 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005720:	b480      	push	{r7}
 8005722:	b083      	sub	sp, #12
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005728:	bf00      	nop
 800572a:	370c      	adds	r7, #12
 800572c:	46bd      	mov	sp, r7
 800572e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005732:	4770      	bx	lr

08005734 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005734:	b480      	push	{r7}
 8005736:	b083      	sub	sp, #12
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800573c:	bf00      	nop
 800573e:	370c      	adds	r7, #12
 8005740:	46bd      	mov	sp, r7
 8005742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005746:	4770      	bx	lr

08005748 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b082      	sub	sp, #8
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d101      	bne.n	800575a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e040      	b.n	80057dc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800575e:	2b00      	cmp	r3, #0
 8005760:	d106      	bne.n	8005770 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2200      	movs	r2, #0
 8005766:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f7fc f91e 	bl	80019ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2224      	movs	r2, #36	; 0x24
 8005774:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	681a      	ldr	r2, [r3, #0]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f022 0201 	bic.w	r2, r2, #1
 8005784:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005786:	6878      	ldr	r0, [r7, #4]
 8005788:	f000 fcae 	bl	80060e8 <UART_SetConfig>
 800578c:	4603      	mov	r3, r0
 800578e:	2b01      	cmp	r3, #1
 8005790:	d101      	bne.n	8005796 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005792:	2301      	movs	r3, #1
 8005794:	e022      	b.n	80057dc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800579a:	2b00      	cmp	r3, #0
 800579c:	d002      	beq.n	80057a4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f000 ff06 	bl	80065b0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	685a      	ldr	r2, [r3, #4]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80057b2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	689a      	ldr	r2, [r3, #8]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80057c2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681a      	ldr	r2, [r3, #0]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f042 0201 	orr.w	r2, r2, #1
 80057d2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80057d4:	6878      	ldr	r0, [r7, #4]
 80057d6:	f000 ff8d 	bl	80066f4 <UART_CheckIdleState>
 80057da:	4603      	mov	r3, r0
}
 80057dc:	4618      	mov	r0, r3
 80057de:	3708      	adds	r7, #8
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bd80      	pop	{r7, pc}

080057e4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b08a      	sub	sp, #40	; 0x28
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	60f8      	str	r0, [r7, #12]
 80057ec:	60b9      	str	r1, [r7, #8]
 80057ee:	4613      	mov	r3, r2
 80057f0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80057f6:	2b20      	cmp	r3, #32
 80057f8:	d165      	bne.n	80058c6 <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d002      	beq.n	8005806 <HAL_UART_Transmit_DMA+0x22>
 8005800:	88fb      	ldrh	r3, [r7, #6]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d101      	bne.n	800580a <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8005806:	2301      	movs	r3, #1
 8005808:	e05e      	b.n	80058c8 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	68ba      	ldr	r2, [r7, #8]
 800580e:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	88fa      	ldrh	r2, [r7, #6]
 8005814:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	88fa      	ldrh	r2, [r7, #6]
 800581c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2200      	movs	r2, #0
 8005824:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2221      	movs	r2, #33	; 0x21
 800582c:	67da      	str	r2, [r3, #124]	; 0x7c

    if (huart->hdmatx != NULL)
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005832:	2b00      	cmp	r3, #0
 8005834:	d027      	beq.n	8005886 <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800583a:	4a25      	ldr	r2, [pc, #148]	; (80058d0 <HAL_UART_Transmit_DMA+0xec>)
 800583c:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005842:	4a24      	ldr	r2, [pc, #144]	; (80058d4 <HAL_UART_Transmit_DMA+0xf0>)
 8005844:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800584a:	4a23      	ldr	r2, [pc, #140]	; (80058d8 <HAL_UART_Transmit_DMA+0xf4>)
 800584c:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005852:	2200      	movs	r2, #0
 8005854:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	6f18      	ldr	r0, [r3, #112]	; 0x70
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800585e:	4619      	mov	r1, r3
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	3328      	adds	r3, #40	; 0x28
 8005866:	461a      	mov	r2, r3
 8005868:	88fb      	ldrh	r3, [r7, #6]
 800586a:	f7fc fb79 	bl	8001f60 <HAL_DMA_Start_IT>
 800586e:	4603      	mov	r3, r0
 8005870:	2b00      	cmp	r3, #0
 8005872:	d008      	beq.n	8005886 <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2210      	movs	r2, #16
 8005878:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2220      	movs	r2, #32
 8005880:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_ERROR;
 8005882:	2301      	movs	r3, #1
 8005884:	e020      	b.n	80058c8 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	2240      	movs	r2, #64	; 0x40
 800588c:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	3308      	adds	r3, #8
 8005894:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	e853 3f00 	ldrex	r3, [r3]
 800589c:	613b      	str	r3, [r7, #16]
   return(result);
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058a4:	627b      	str	r3, [r7, #36]	; 0x24
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	3308      	adds	r3, #8
 80058ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058ae:	623a      	str	r2, [r7, #32]
 80058b0:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058b2:	69f9      	ldr	r1, [r7, #28]
 80058b4:	6a3a      	ldr	r2, [r7, #32]
 80058b6:	e841 2300 	strex	r3, r2, [r1]
 80058ba:	61bb      	str	r3, [r7, #24]
   return(result);
 80058bc:	69bb      	ldr	r3, [r7, #24]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d1e5      	bne.n	800588e <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 80058c2:	2300      	movs	r3, #0
 80058c4:	e000      	b.n	80058c8 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 80058c6:	2302      	movs	r3, #2
  }
}
 80058c8:	4618      	mov	r0, r3
 80058ca:	3728      	adds	r7, #40	; 0x28
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bd80      	pop	{r7, pc}
 80058d0:	08006b71 	.word	0x08006b71
 80058d4:	08006c07 	.word	0x08006c07
 80058d8:	08006d89 	.word	0x08006d89

080058dc <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b08a      	sub	sp, #40	; 0x28
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	60f8      	str	r0, [r7, #12]
 80058e4:	60b9      	str	r1, [r7, #8]
 80058e6:	4613      	mov	r3, r2
 80058e8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80058f0:	2b20      	cmp	r3, #32
 80058f2:	d132      	bne.n	800595a <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d002      	beq.n	8005900 <HAL_UART_Receive_DMA+0x24>
 80058fa:	88fb      	ldrh	r3, [r7, #6]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d101      	bne.n	8005904 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8005900:	2301      	movs	r3, #1
 8005902:	e02b      	b.n	800595c <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2200      	movs	r2, #0
 8005908:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005914:	2b00      	cmp	r3, #0
 8005916:	d018      	beq.n	800594a <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	e853 3f00 	ldrex	r3, [r3]
 8005924:	613b      	str	r3, [r7, #16]
   return(result);
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800592c:	627b      	str	r3, [r7, #36]	; 0x24
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	461a      	mov	r2, r3
 8005934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005936:	623b      	str	r3, [r7, #32]
 8005938:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800593a:	69f9      	ldr	r1, [r7, #28]
 800593c:	6a3a      	ldr	r2, [r7, #32]
 800593e:	e841 2300 	strex	r3, r2, [r1]
 8005942:	61bb      	str	r3, [r7, #24]
   return(result);
 8005944:	69bb      	ldr	r3, [r7, #24]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d1e6      	bne.n	8005918 <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800594a:	88fb      	ldrh	r3, [r7, #6]
 800594c:	461a      	mov	r2, r3
 800594e:	68b9      	ldr	r1, [r7, #8]
 8005950:	68f8      	ldr	r0, [r7, #12]
 8005952:	f000 ffe3 	bl	800691c <UART_Start_Receive_DMA>
 8005956:	4603      	mov	r3, r0
 8005958:	e000      	b.n	800595c <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 800595a:	2302      	movs	r3, #2
  }
}
 800595c:	4618      	mov	r0, r3
 800595e:	3728      	adds	r7, #40	; 0x28
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}

08005964 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b090      	sub	sp, #64	; 0x40
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005970:	63fb      	str	r3, [r7, #60]	; 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005978:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	689b      	ldr	r3, [r3, #8]
 8005980:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005984:	2b80      	cmp	r3, #128	; 0x80
 8005986:	d139      	bne.n	80059fc <HAL_UART_DMAStop+0x98>
 8005988:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800598a:	2b21      	cmp	r3, #33	; 0x21
 800598c:	d136      	bne.n	80059fc <HAL_UART_DMAStop+0x98>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	3308      	adds	r3, #8
 8005994:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005996:	6a3b      	ldr	r3, [r7, #32]
 8005998:	e853 3f00 	ldrex	r3, [r3]
 800599c:	61fb      	str	r3, [r7, #28]
   return(result);
 800599e:	69fb      	ldr	r3, [r7, #28]
 80059a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80059a4:	637b      	str	r3, [r7, #52]	; 0x34
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	3308      	adds	r3, #8
 80059ac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80059ae:	62fa      	str	r2, [r7, #44]	; 0x2c
 80059b0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80059b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059b6:	e841 2300 	strex	r3, r2, [r1]
 80059ba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80059bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d1e5      	bne.n	800598e <HAL_UART_DMAStop+0x2a>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d015      	beq.n	80059f6 <HAL_UART_DMAStop+0x92>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059ce:	4618      	mov	r0, r3
 80059d0:	f7fc fb26 	bl	8002020 <HAL_DMA_Abort>
 80059d4:	4603      	mov	r3, r0
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d00d      	beq.n	80059f6 <HAL_UART_DMAStop+0x92>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059de:	4618      	mov	r0, r3
 80059e0:	f7fc fd3a 	bl	8002458 <HAL_DMA_GetError>
 80059e4:	4603      	mov	r3, r0
 80059e6:	2b20      	cmp	r3, #32
 80059e8:	d105      	bne.n	80059f6 <HAL_UART_DMAStop+0x92>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2210      	movs	r2, #16
 80059ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 80059f2:	2303      	movs	r3, #3
 80059f4:	e044      	b.n	8005a80 <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndTxTransfer(huart);
 80059f6:	6878      	ldr	r0, [r7, #4]
 80059f8:	f001 f830 	bl	8006a5c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	689b      	ldr	r3, [r3, #8]
 8005a02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a06:	2b40      	cmp	r3, #64	; 0x40
 8005a08:	d139      	bne.n	8005a7e <HAL_UART_DMAStop+0x11a>
 8005a0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a0c:	2b22      	cmp	r3, #34	; 0x22
 8005a0e:	d136      	bne.n	8005a7e <HAL_UART_DMAStop+0x11a>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	3308      	adds	r3, #8
 8005a16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	e853 3f00 	ldrex	r3, [r3]
 8005a1e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a26:	633b      	str	r3, [r7, #48]	; 0x30
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	3308      	adds	r3, #8
 8005a2e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a30:	61ba      	str	r2, [r7, #24]
 8005a32:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a34:	6979      	ldr	r1, [r7, #20]
 8005a36:	69ba      	ldr	r2, [r7, #24]
 8005a38:	e841 2300 	strex	r3, r2, [r1]
 8005a3c:	613b      	str	r3, [r7, #16]
   return(result);
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d1e5      	bne.n	8005a10 <HAL_UART_DMAStop+0xac>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d015      	beq.n	8005a78 <HAL_UART_DMAStop+0x114>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a50:	4618      	mov	r0, r3
 8005a52:	f7fc fae5 	bl	8002020 <HAL_DMA_Abort>
 8005a56:	4603      	mov	r3, r0
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d00d      	beq.n	8005a78 <HAL_UART_DMAStop+0x114>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a60:	4618      	mov	r0, r3
 8005a62:	f7fc fcf9 	bl	8002458 <HAL_DMA_GetError>
 8005a66:	4603      	mov	r3, r0
 8005a68:	2b20      	cmp	r3, #32
 8005a6a:	d105      	bne.n	8005a78 <HAL_UART_DMAStop+0x114>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2210      	movs	r2, #16
 8005a70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8005a74:	2303      	movs	r3, #3
 8005a76:	e003      	b.n	8005a80 <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8005a78:	6878      	ldr	r0, [r7, #4]
 8005a7a:	f001 f815 	bl	8006aa8 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8005a7e:	2300      	movs	r3, #0
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3740      	adds	r7, #64	; 0x40
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}

08005a88 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b0ba      	sub	sp, #232	; 0xe8
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	69db      	ldr	r3, [r3, #28]
 8005a96:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	689b      	ldr	r3, [r3, #8]
 8005aaa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005aae:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8005ab2:	f640 030f 	movw	r3, #2063	; 0x80f
 8005ab6:	4013      	ands	r3, r2
 8005ab8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005abc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d115      	bne.n	8005af0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005ac4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ac8:	f003 0320 	and.w	r3, r3, #32
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d00f      	beq.n	8005af0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005ad0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ad4:	f003 0320 	and.w	r3, r3, #32
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d009      	beq.n	8005af0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	f000 82ac 	beq.w	800603e <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	4798      	blx	r3
      }
      return;
 8005aee:	e2a6      	b.n	800603e <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005af0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	f000 8117 	beq.w	8005d28 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005afa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005afe:	f003 0301 	and.w	r3, r3, #1
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d106      	bne.n	8005b14 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005b06:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005b0a:	4b85      	ldr	r3, [pc, #532]	; (8005d20 <HAL_UART_IRQHandler+0x298>)
 8005b0c:	4013      	ands	r3, r2
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	f000 810a 	beq.w	8005d28 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005b14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b18:	f003 0301 	and.w	r3, r3, #1
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d011      	beq.n	8005b44 <HAL_UART_IRQHandler+0xbc>
 8005b20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d00b      	beq.n	8005b44 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	2201      	movs	r2, #1
 8005b32:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b3a:	f043 0201 	orr.w	r2, r3, #1
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005b44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b48:	f003 0302 	and.w	r3, r3, #2
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d011      	beq.n	8005b74 <HAL_UART_IRQHandler+0xec>
 8005b50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005b54:	f003 0301 	and.w	r3, r3, #1
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d00b      	beq.n	8005b74 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	2202      	movs	r2, #2
 8005b62:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b6a:	f043 0204 	orr.w	r2, r3, #4
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005b74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b78:	f003 0304 	and.w	r3, r3, #4
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d011      	beq.n	8005ba4 <HAL_UART_IRQHandler+0x11c>
 8005b80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005b84:	f003 0301 	and.w	r3, r3, #1
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d00b      	beq.n	8005ba4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	2204      	movs	r2, #4
 8005b92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b9a:	f043 0202 	orr.w	r2, r3, #2
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005ba4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ba8:	f003 0308 	and.w	r3, r3, #8
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d017      	beq.n	8005be0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005bb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005bb4:	f003 0320 	and.w	r3, r3, #32
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d105      	bne.n	8005bc8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005bbc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005bc0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d00b      	beq.n	8005be0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	2208      	movs	r2, #8
 8005bce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005bd6:	f043 0208 	orr.w	r2, r3, #8
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005be0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005be4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d012      	beq.n	8005c12 <HAL_UART_IRQHandler+0x18a>
 8005bec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005bf0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d00c      	beq.n	8005c12 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005c00:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c08:	f043 0220 	orr.w	r2, r3, #32
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	f000 8212 	beq.w	8006042 <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005c1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c22:	f003 0320 	and.w	r3, r3, #32
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d00d      	beq.n	8005c46 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005c2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c2e:	f003 0320 	and.w	r3, r3, #32
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d007      	beq.n	8005c46 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d003      	beq.n	8005c46 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005c42:	6878      	ldr	r0, [r7, #4]
 8005c44:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c4c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c5a:	2b40      	cmp	r3, #64	; 0x40
 8005c5c:	d005      	beq.n	8005c6a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005c5e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005c62:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d04f      	beq.n	8005d0a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f000 ff1c 	bl	8006aa8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	689b      	ldr	r3, [r3, #8]
 8005c76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c7a:	2b40      	cmp	r3, #64	; 0x40
 8005c7c:	d141      	bne.n	8005d02 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	3308      	adds	r3, #8
 8005c84:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c88:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005c8c:	e853 3f00 	ldrex	r3, [r3]
 8005c90:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005c94:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005c98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c9c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	3308      	adds	r3, #8
 8005ca6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005caa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005cae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cb2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005cb6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005cba:	e841 2300 	strex	r3, r2, [r1]
 8005cbe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005cc2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d1d9      	bne.n	8005c7e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d013      	beq.n	8005cfa <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005cd6:	4a13      	ldr	r2, [pc, #76]	; (8005d24 <HAL_UART_IRQHandler+0x29c>)
 8005cd8:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f7fc fa0e 	bl	8002100 <HAL_DMA_Abort_IT>
 8005ce4:	4603      	mov	r3, r0
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d017      	beq.n	8005d1a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005cee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cf0:	687a      	ldr	r2, [r7, #4]
 8005cf2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005cf4:	4610      	mov	r0, r2
 8005cf6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cf8:	e00f      	b.n	8005d1a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f000 f9d4 	bl	80060a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d00:	e00b      	b.n	8005d1a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005d02:	6878      	ldr	r0, [r7, #4]
 8005d04:	f000 f9d0 	bl	80060a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d08:	e007      	b.n	8005d1a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	f000 f9cc 	bl	80060a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2200      	movs	r2, #0
 8005d14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8005d18:	e193      	b.n	8006042 <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d1a:	bf00      	nop
    return;
 8005d1c:	e191      	b.n	8006042 <HAL_UART_IRQHandler+0x5ba>
 8005d1e:	bf00      	nop
 8005d20:	04000120 	.word	0x04000120
 8005d24:	08006e07 	.word	0x08006e07

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d2c:	2b01      	cmp	r3, #1
 8005d2e:	f040 814c 	bne.w	8005fca <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005d32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d36:	f003 0310 	and.w	r3, r3, #16
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	f000 8145 	beq.w	8005fca <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005d40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d44:	f003 0310 	and.w	r3, r3, #16
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	f000 813e 	beq.w	8005fca <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	2210      	movs	r2, #16
 8005d54:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	689b      	ldr	r3, [r3, #8]
 8005d5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d60:	2b40      	cmp	r3, #64	; 0x40
 8005d62:	f040 80b6 	bne.w	8005ed2 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005d72:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	f000 8165 	beq.w	8006046 <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005d82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005d86:	429a      	cmp	r2, r3
 8005d88:	f080 815d 	bcs.w	8006046 <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005d92:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d9a:	69db      	ldr	r3, [r3, #28]
 8005d9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005da0:	f000 8086 	beq.w	8005eb0 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dac:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005db0:	e853 3f00 	ldrex	r3, [r3]
 8005db4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005db8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005dbc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005dc0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	461a      	mov	r2, r3
 8005dca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005dce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005dd2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dd6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005dda:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005dde:	e841 2300 	strex	r3, r2, [r1]
 8005de2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005de6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d1da      	bne.n	8005da4 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	3308      	adds	r3, #8
 8005df4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005df6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005df8:	e853 3f00 	ldrex	r3, [r3]
 8005dfc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005dfe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005e00:	f023 0301 	bic.w	r3, r3, #1
 8005e04:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	3308      	adds	r3, #8
 8005e0e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005e12:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005e16:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e18:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005e1a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005e1e:	e841 2300 	strex	r3, r2, [r1]
 8005e22:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005e24:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d1e1      	bne.n	8005dee <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	3308      	adds	r3, #8
 8005e30:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e32:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005e34:	e853 3f00 	ldrex	r3, [r3]
 8005e38:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005e3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005e3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e40:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	3308      	adds	r3, #8
 8005e4a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005e4e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005e50:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e52:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005e54:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005e56:	e841 2300 	strex	r3, r2, [r1]
 8005e5a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005e5c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d1e3      	bne.n	8005e2a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2220      	movs	r2, #32
 8005e66:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e78:	e853 3f00 	ldrex	r3, [r3]
 8005e7c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005e7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e80:	f023 0310 	bic.w	r3, r3, #16
 8005e84:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	461a      	mov	r2, r3
 8005e8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005e92:	65bb      	str	r3, [r7, #88]	; 0x58
 8005e94:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e96:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005e98:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005e9a:	e841 2300 	strex	r3, r2, [r1]
 8005e9e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005ea0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d1e4      	bne.n	8005e70 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f7fc f8b8 	bl	8002020 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2202      	movs	r2, #2
 8005eb4:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005ec2:	b29b      	uxth	r3, r3
 8005ec4:	1ad3      	subs	r3, r2, r3
 8005ec6:	b29b      	uxth	r3, r3
 8005ec8:	4619      	mov	r1, r3
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f000 f8f6 	bl	80060bc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005ed0:	e0b9      	b.n	8006046 <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005ede:	b29b      	uxth	r3, r3
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005eec:	b29b      	uxth	r3, r3
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	f000 80ab 	beq.w	800604a <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8005ef4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	f000 80a6 	beq.w	800604a <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f06:	e853 3f00 	ldrex	r3, [r3]
 8005f0a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005f0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f0e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005f12:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	461a      	mov	r2, r3
 8005f1c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005f20:	647b      	str	r3, [r7, #68]	; 0x44
 8005f22:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f24:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005f26:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005f28:	e841 2300 	strex	r3, r2, [r1]
 8005f2c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005f2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d1e4      	bne.n	8005efe <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	3308      	adds	r3, #8
 8005f3a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f3e:	e853 3f00 	ldrex	r3, [r3]
 8005f42:	623b      	str	r3, [r7, #32]
   return(result);
 8005f44:	6a3b      	ldr	r3, [r7, #32]
 8005f46:	f023 0301 	bic.w	r3, r3, #1
 8005f4a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	3308      	adds	r3, #8
 8005f54:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005f58:	633a      	str	r2, [r7, #48]	; 0x30
 8005f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f5c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005f5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f60:	e841 2300 	strex	r3, r2, [r1]
 8005f64:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005f66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d1e3      	bne.n	8005f34 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2220      	movs	r2, #32
 8005f70:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2200      	movs	r2, #0
 8005f78:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	e853 3f00 	ldrex	r3, [r3]
 8005f8c:	60fb      	str	r3, [r7, #12]
   return(result);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	f023 0310 	bic.w	r3, r3, #16
 8005f94:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	461a      	mov	r2, r3
 8005f9e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005fa2:	61fb      	str	r3, [r7, #28]
 8005fa4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fa6:	69b9      	ldr	r1, [r7, #24]
 8005fa8:	69fa      	ldr	r2, [r7, #28]
 8005faa:	e841 2300 	strex	r3, r2, [r1]
 8005fae:	617b      	str	r3, [r7, #20]
   return(result);
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d1e4      	bne.n	8005f80 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2202      	movs	r2, #2
 8005fba:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005fbc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005fc0:	4619      	mov	r1, r3
 8005fc2:	6878      	ldr	r0, [r7, #4]
 8005fc4:	f000 f87a 	bl	80060bc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005fc8:	e03f      	b.n	800604a <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005fca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d00e      	beq.n	8005ff4 <HAL_UART_IRQHandler+0x56c>
 8005fd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005fda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d008      	beq.n	8005ff4 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005fea:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f000 f871 	bl	80060d4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005ff2:	e02d      	b.n	8006050 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005ff4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ff8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d00e      	beq.n	800601e <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006000:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006004:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006008:	2b00      	cmp	r3, #0
 800600a:	d008      	beq.n	800601e <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006010:	2b00      	cmp	r3, #0
 8006012:	d01c      	beq.n	800604e <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006018:	6878      	ldr	r0, [r7, #4]
 800601a:	4798      	blx	r3
    }
    return;
 800601c:	e017      	b.n	800604e <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800601e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006022:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006026:	2b00      	cmp	r3, #0
 8006028:	d012      	beq.n	8006050 <HAL_UART_IRQHandler+0x5c8>
 800602a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800602e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006032:	2b00      	cmp	r3, #0
 8006034:	d00c      	beq.n	8006050 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	f000 fefb 	bl	8006e32 <UART_EndTransmit_IT>
    return;
 800603c:	e008      	b.n	8006050 <HAL_UART_IRQHandler+0x5c8>
      return;
 800603e:	bf00      	nop
 8006040:	e006      	b.n	8006050 <HAL_UART_IRQHandler+0x5c8>
    return;
 8006042:	bf00      	nop
 8006044:	e004      	b.n	8006050 <HAL_UART_IRQHandler+0x5c8>
      return;
 8006046:	bf00      	nop
 8006048:	e002      	b.n	8006050 <HAL_UART_IRQHandler+0x5c8>
      return;
 800604a:	bf00      	nop
 800604c:	e000      	b.n	8006050 <HAL_UART_IRQHandler+0x5c8>
    return;
 800604e:	bf00      	nop
  }

}
 8006050:	37e8      	adds	r7, #232	; 0xe8
 8006052:	46bd      	mov	sp, r7
 8006054:	bd80      	pop	{r7, pc}
 8006056:	bf00      	nop

08006058 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006058:	b480      	push	{r7}
 800605a:	b083      	sub	sp, #12
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006060:	bf00      	nop
 8006062:	370c      	adds	r7, #12
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr

0800606c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800606c:	b480      	push	{r7}
 800606e:	b083      	sub	sp, #12
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8006074:	bf00      	nop
 8006076:	370c      	adds	r7, #12
 8006078:	46bd      	mov	sp, r7
 800607a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607e:	4770      	bx	lr

08006080 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006080:	b480      	push	{r7}
 8006082:	b083      	sub	sp, #12
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006088:	bf00      	nop
 800608a:	370c      	adds	r7, #12
 800608c:	46bd      	mov	sp, r7
 800608e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006092:	4770      	bx	lr

08006094 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006094:	b480      	push	{r7}
 8006096:	b083      	sub	sp, #12
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800609c:	bf00      	nop
 800609e:	370c      	adds	r7, #12
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr

080060a8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b083      	sub	sp, #12
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80060b0:	bf00      	nop
 80060b2:	370c      	adds	r7, #12
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr

080060bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80060bc:	b480      	push	{r7}
 80060be:	b083      	sub	sp, #12
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
 80060c4:	460b      	mov	r3, r1
 80060c6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80060c8:	bf00      	nop
 80060ca:	370c      	adds	r7, #12
 80060cc:	46bd      	mov	sp, r7
 80060ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d2:	4770      	bx	lr

080060d4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80060d4:	b480      	push	{r7}
 80060d6:	b083      	sub	sp, #12
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80060dc:	bf00      	nop
 80060de:	370c      	adds	r7, #12
 80060e0:	46bd      	mov	sp, r7
 80060e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e6:	4770      	bx	lr

080060e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b088      	sub	sp, #32
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80060f0:	2300      	movs	r3, #0
 80060f2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	689a      	ldr	r2, [r3, #8]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	691b      	ldr	r3, [r3, #16]
 80060fc:	431a      	orrs	r2, r3
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	695b      	ldr	r3, [r3, #20]
 8006102:	431a      	orrs	r2, r3
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	69db      	ldr	r3, [r3, #28]
 8006108:	4313      	orrs	r3, r2
 800610a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	681a      	ldr	r2, [r3, #0]
 8006112:	4ba6      	ldr	r3, [pc, #664]	; (80063ac <UART_SetConfig+0x2c4>)
 8006114:	4013      	ands	r3, r2
 8006116:	687a      	ldr	r2, [r7, #4]
 8006118:	6812      	ldr	r2, [r2, #0]
 800611a:	6979      	ldr	r1, [r7, #20]
 800611c:	430b      	orrs	r3, r1
 800611e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	68da      	ldr	r2, [r3, #12]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	430a      	orrs	r2, r1
 8006134:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	699b      	ldr	r3, [r3, #24]
 800613a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6a1b      	ldr	r3, [r3, #32]
 8006140:	697a      	ldr	r2, [r7, #20]
 8006142:	4313      	orrs	r3, r2
 8006144:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	697a      	ldr	r2, [r7, #20]
 8006156:	430a      	orrs	r2, r1
 8006158:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4a94      	ldr	r2, [pc, #592]	; (80063b0 <UART_SetConfig+0x2c8>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d120      	bne.n	80061a6 <UART_SetConfig+0xbe>
 8006164:	4b93      	ldr	r3, [pc, #588]	; (80063b4 <UART_SetConfig+0x2cc>)
 8006166:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800616a:	f003 0303 	and.w	r3, r3, #3
 800616e:	2b03      	cmp	r3, #3
 8006170:	d816      	bhi.n	80061a0 <UART_SetConfig+0xb8>
 8006172:	a201      	add	r2, pc, #4	; (adr r2, 8006178 <UART_SetConfig+0x90>)
 8006174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006178:	08006189 	.word	0x08006189
 800617c:	08006195 	.word	0x08006195
 8006180:	0800618f 	.word	0x0800618f
 8006184:	0800619b 	.word	0x0800619b
 8006188:	2301      	movs	r3, #1
 800618a:	77fb      	strb	r3, [r7, #31]
 800618c:	e150      	b.n	8006430 <UART_SetConfig+0x348>
 800618e:	2302      	movs	r3, #2
 8006190:	77fb      	strb	r3, [r7, #31]
 8006192:	e14d      	b.n	8006430 <UART_SetConfig+0x348>
 8006194:	2304      	movs	r3, #4
 8006196:	77fb      	strb	r3, [r7, #31]
 8006198:	e14a      	b.n	8006430 <UART_SetConfig+0x348>
 800619a:	2308      	movs	r3, #8
 800619c:	77fb      	strb	r3, [r7, #31]
 800619e:	e147      	b.n	8006430 <UART_SetConfig+0x348>
 80061a0:	2310      	movs	r3, #16
 80061a2:	77fb      	strb	r3, [r7, #31]
 80061a4:	e144      	b.n	8006430 <UART_SetConfig+0x348>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4a83      	ldr	r2, [pc, #524]	; (80063b8 <UART_SetConfig+0x2d0>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d132      	bne.n	8006216 <UART_SetConfig+0x12e>
 80061b0:	4b80      	ldr	r3, [pc, #512]	; (80063b4 <UART_SetConfig+0x2cc>)
 80061b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061b6:	f003 030c 	and.w	r3, r3, #12
 80061ba:	2b0c      	cmp	r3, #12
 80061bc:	d828      	bhi.n	8006210 <UART_SetConfig+0x128>
 80061be:	a201      	add	r2, pc, #4	; (adr r2, 80061c4 <UART_SetConfig+0xdc>)
 80061c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061c4:	080061f9 	.word	0x080061f9
 80061c8:	08006211 	.word	0x08006211
 80061cc:	08006211 	.word	0x08006211
 80061d0:	08006211 	.word	0x08006211
 80061d4:	08006205 	.word	0x08006205
 80061d8:	08006211 	.word	0x08006211
 80061dc:	08006211 	.word	0x08006211
 80061e0:	08006211 	.word	0x08006211
 80061e4:	080061ff 	.word	0x080061ff
 80061e8:	08006211 	.word	0x08006211
 80061ec:	08006211 	.word	0x08006211
 80061f0:	08006211 	.word	0x08006211
 80061f4:	0800620b 	.word	0x0800620b
 80061f8:	2300      	movs	r3, #0
 80061fa:	77fb      	strb	r3, [r7, #31]
 80061fc:	e118      	b.n	8006430 <UART_SetConfig+0x348>
 80061fe:	2302      	movs	r3, #2
 8006200:	77fb      	strb	r3, [r7, #31]
 8006202:	e115      	b.n	8006430 <UART_SetConfig+0x348>
 8006204:	2304      	movs	r3, #4
 8006206:	77fb      	strb	r3, [r7, #31]
 8006208:	e112      	b.n	8006430 <UART_SetConfig+0x348>
 800620a:	2308      	movs	r3, #8
 800620c:	77fb      	strb	r3, [r7, #31]
 800620e:	e10f      	b.n	8006430 <UART_SetConfig+0x348>
 8006210:	2310      	movs	r3, #16
 8006212:	77fb      	strb	r3, [r7, #31]
 8006214:	e10c      	b.n	8006430 <UART_SetConfig+0x348>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4a68      	ldr	r2, [pc, #416]	; (80063bc <UART_SetConfig+0x2d4>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d120      	bne.n	8006262 <UART_SetConfig+0x17a>
 8006220:	4b64      	ldr	r3, [pc, #400]	; (80063b4 <UART_SetConfig+0x2cc>)
 8006222:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006226:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800622a:	2b30      	cmp	r3, #48	; 0x30
 800622c:	d013      	beq.n	8006256 <UART_SetConfig+0x16e>
 800622e:	2b30      	cmp	r3, #48	; 0x30
 8006230:	d814      	bhi.n	800625c <UART_SetConfig+0x174>
 8006232:	2b20      	cmp	r3, #32
 8006234:	d009      	beq.n	800624a <UART_SetConfig+0x162>
 8006236:	2b20      	cmp	r3, #32
 8006238:	d810      	bhi.n	800625c <UART_SetConfig+0x174>
 800623a:	2b00      	cmp	r3, #0
 800623c:	d002      	beq.n	8006244 <UART_SetConfig+0x15c>
 800623e:	2b10      	cmp	r3, #16
 8006240:	d006      	beq.n	8006250 <UART_SetConfig+0x168>
 8006242:	e00b      	b.n	800625c <UART_SetConfig+0x174>
 8006244:	2300      	movs	r3, #0
 8006246:	77fb      	strb	r3, [r7, #31]
 8006248:	e0f2      	b.n	8006430 <UART_SetConfig+0x348>
 800624a:	2302      	movs	r3, #2
 800624c:	77fb      	strb	r3, [r7, #31]
 800624e:	e0ef      	b.n	8006430 <UART_SetConfig+0x348>
 8006250:	2304      	movs	r3, #4
 8006252:	77fb      	strb	r3, [r7, #31]
 8006254:	e0ec      	b.n	8006430 <UART_SetConfig+0x348>
 8006256:	2308      	movs	r3, #8
 8006258:	77fb      	strb	r3, [r7, #31]
 800625a:	e0e9      	b.n	8006430 <UART_SetConfig+0x348>
 800625c:	2310      	movs	r3, #16
 800625e:	77fb      	strb	r3, [r7, #31]
 8006260:	e0e6      	b.n	8006430 <UART_SetConfig+0x348>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a56      	ldr	r2, [pc, #344]	; (80063c0 <UART_SetConfig+0x2d8>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d120      	bne.n	80062ae <UART_SetConfig+0x1c6>
 800626c:	4b51      	ldr	r3, [pc, #324]	; (80063b4 <UART_SetConfig+0x2cc>)
 800626e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006272:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006276:	2bc0      	cmp	r3, #192	; 0xc0
 8006278:	d013      	beq.n	80062a2 <UART_SetConfig+0x1ba>
 800627a:	2bc0      	cmp	r3, #192	; 0xc0
 800627c:	d814      	bhi.n	80062a8 <UART_SetConfig+0x1c0>
 800627e:	2b80      	cmp	r3, #128	; 0x80
 8006280:	d009      	beq.n	8006296 <UART_SetConfig+0x1ae>
 8006282:	2b80      	cmp	r3, #128	; 0x80
 8006284:	d810      	bhi.n	80062a8 <UART_SetConfig+0x1c0>
 8006286:	2b00      	cmp	r3, #0
 8006288:	d002      	beq.n	8006290 <UART_SetConfig+0x1a8>
 800628a:	2b40      	cmp	r3, #64	; 0x40
 800628c:	d006      	beq.n	800629c <UART_SetConfig+0x1b4>
 800628e:	e00b      	b.n	80062a8 <UART_SetConfig+0x1c0>
 8006290:	2300      	movs	r3, #0
 8006292:	77fb      	strb	r3, [r7, #31]
 8006294:	e0cc      	b.n	8006430 <UART_SetConfig+0x348>
 8006296:	2302      	movs	r3, #2
 8006298:	77fb      	strb	r3, [r7, #31]
 800629a:	e0c9      	b.n	8006430 <UART_SetConfig+0x348>
 800629c:	2304      	movs	r3, #4
 800629e:	77fb      	strb	r3, [r7, #31]
 80062a0:	e0c6      	b.n	8006430 <UART_SetConfig+0x348>
 80062a2:	2308      	movs	r3, #8
 80062a4:	77fb      	strb	r3, [r7, #31]
 80062a6:	e0c3      	b.n	8006430 <UART_SetConfig+0x348>
 80062a8:	2310      	movs	r3, #16
 80062aa:	77fb      	strb	r3, [r7, #31]
 80062ac:	e0c0      	b.n	8006430 <UART_SetConfig+0x348>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a44      	ldr	r2, [pc, #272]	; (80063c4 <UART_SetConfig+0x2dc>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d125      	bne.n	8006304 <UART_SetConfig+0x21c>
 80062b8:	4b3e      	ldr	r3, [pc, #248]	; (80063b4 <UART_SetConfig+0x2cc>)
 80062ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80062c6:	d017      	beq.n	80062f8 <UART_SetConfig+0x210>
 80062c8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80062cc:	d817      	bhi.n	80062fe <UART_SetConfig+0x216>
 80062ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062d2:	d00b      	beq.n	80062ec <UART_SetConfig+0x204>
 80062d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062d8:	d811      	bhi.n	80062fe <UART_SetConfig+0x216>
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d003      	beq.n	80062e6 <UART_SetConfig+0x1fe>
 80062de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062e2:	d006      	beq.n	80062f2 <UART_SetConfig+0x20a>
 80062e4:	e00b      	b.n	80062fe <UART_SetConfig+0x216>
 80062e6:	2300      	movs	r3, #0
 80062e8:	77fb      	strb	r3, [r7, #31]
 80062ea:	e0a1      	b.n	8006430 <UART_SetConfig+0x348>
 80062ec:	2302      	movs	r3, #2
 80062ee:	77fb      	strb	r3, [r7, #31]
 80062f0:	e09e      	b.n	8006430 <UART_SetConfig+0x348>
 80062f2:	2304      	movs	r3, #4
 80062f4:	77fb      	strb	r3, [r7, #31]
 80062f6:	e09b      	b.n	8006430 <UART_SetConfig+0x348>
 80062f8:	2308      	movs	r3, #8
 80062fa:	77fb      	strb	r3, [r7, #31]
 80062fc:	e098      	b.n	8006430 <UART_SetConfig+0x348>
 80062fe:	2310      	movs	r3, #16
 8006300:	77fb      	strb	r3, [r7, #31]
 8006302:	e095      	b.n	8006430 <UART_SetConfig+0x348>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4a2f      	ldr	r2, [pc, #188]	; (80063c8 <UART_SetConfig+0x2e0>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d125      	bne.n	800635a <UART_SetConfig+0x272>
 800630e:	4b29      	ldr	r3, [pc, #164]	; (80063b4 <UART_SetConfig+0x2cc>)
 8006310:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006314:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006318:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800631c:	d017      	beq.n	800634e <UART_SetConfig+0x266>
 800631e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006322:	d817      	bhi.n	8006354 <UART_SetConfig+0x26c>
 8006324:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006328:	d00b      	beq.n	8006342 <UART_SetConfig+0x25a>
 800632a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800632e:	d811      	bhi.n	8006354 <UART_SetConfig+0x26c>
 8006330:	2b00      	cmp	r3, #0
 8006332:	d003      	beq.n	800633c <UART_SetConfig+0x254>
 8006334:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006338:	d006      	beq.n	8006348 <UART_SetConfig+0x260>
 800633a:	e00b      	b.n	8006354 <UART_SetConfig+0x26c>
 800633c:	2301      	movs	r3, #1
 800633e:	77fb      	strb	r3, [r7, #31]
 8006340:	e076      	b.n	8006430 <UART_SetConfig+0x348>
 8006342:	2302      	movs	r3, #2
 8006344:	77fb      	strb	r3, [r7, #31]
 8006346:	e073      	b.n	8006430 <UART_SetConfig+0x348>
 8006348:	2304      	movs	r3, #4
 800634a:	77fb      	strb	r3, [r7, #31]
 800634c:	e070      	b.n	8006430 <UART_SetConfig+0x348>
 800634e:	2308      	movs	r3, #8
 8006350:	77fb      	strb	r3, [r7, #31]
 8006352:	e06d      	b.n	8006430 <UART_SetConfig+0x348>
 8006354:	2310      	movs	r3, #16
 8006356:	77fb      	strb	r3, [r7, #31]
 8006358:	e06a      	b.n	8006430 <UART_SetConfig+0x348>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a1b      	ldr	r2, [pc, #108]	; (80063cc <UART_SetConfig+0x2e4>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d138      	bne.n	80063d6 <UART_SetConfig+0x2ee>
 8006364:	4b13      	ldr	r3, [pc, #76]	; (80063b4 <UART_SetConfig+0x2cc>)
 8006366:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800636a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800636e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006372:	d017      	beq.n	80063a4 <UART_SetConfig+0x2bc>
 8006374:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006378:	d82a      	bhi.n	80063d0 <UART_SetConfig+0x2e8>
 800637a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800637e:	d00b      	beq.n	8006398 <UART_SetConfig+0x2b0>
 8006380:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006384:	d824      	bhi.n	80063d0 <UART_SetConfig+0x2e8>
 8006386:	2b00      	cmp	r3, #0
 8006388:	d003      	beq.n	8006392 <UART_SetConfig+0x2aa>
 800638a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800638e:	d006      	beq.n	800639e <UART_SetConfig+0x2b6>
 8006390:	e01e      	b.n	80063d0 <UART_SetConfig+0x2e8>
 8006392:	2300      	movs	r3, #0
 8006394:	77fb      	strb	r3, [r7, #31]
 8006396:	e04b      	b.n	8006430 <UART_SetConfig+0x348>
 8006398:	2302      	movs	r3, #2
 800639a:	77fb      	strb	r3, [r7, #31]
 800639c:	e048      	b.n	8006430 <UART_SetConfig+0x348>
 800639e:	2304      	movs	r3, #4
 80063a0:	77fb      	strb	r3, [r7, #31]
 80063a2:	e045      	b.n	8006430 <UART_SetConfig+0x348>
 80063a4:	2308      	movs	r3, #8
 80063a6:	77fb      	strb	r3, [r7, #31]
 80063a8:	e042      	b.n	8006430 <UART_SetConfig+0x348>
 80063aa:	bf00      	nop
 80063ac:	efff69f3 	.word	0xefff69f3
 80063b0:	40011000 	.word	0x40011000
 80063b4:	40023800 	.word	0x40023800
 80063b8:	40004400 	.word	0x40004400
 80063bc:	40004800 	.word	0x40004800
 80063c0:	40004c00 	.word	0x40004c00
 80063c4:	40005000 	.word	0x40005000
 80063c8:	40011400 	.word	0x40011400
 80063cc:	40007800 	.word	0x40007800
 80063d0:	2310      	movs	r3, #16
 80063d2:	77fb      	strb	r3, [r7, #31]
 80063d4:	e02c      	b.n	8006430 <UART_SetConfig+0x348>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	4a72      	ldr	r2, [pc, #456]	; (80065a4 <UART_SetConfig+0x4bc>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d125      	bne.n	800642c <UART_SetConfig+0x344>
 80063e0:	4b71      	ldr	r3, [pc, #452]	; (80065a8 <UART_SetConfig+0x4c0>)
 80063e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063e6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80063ea:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80063ee:	d017      	beq.n	8006420 <UART_SetConfig+0x338>
 80063f0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80063f4:	d817      	bhi.n	8006426 <UART_SetConfig+0x33e>
 80063f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063fa:	d00b      	beq.n	8006414 <UART_SetConfig+0x32c>
 80063fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006400:	d811      	bhi.n	8006426 <UART_SetConfig+0x33e>
 8006402:	2b00      	cmp	r3, #0
 8006404:	d003      	beq.n	800640e <UART_SetConfig+0x326>
 8006406:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800640a:	d006      	beq.n	800641a <UART_SetConfig+0x332>
 800640c:	e00b      	b.n	8006426 <UART_SetConfig+0x33e>
 800640e:	2300      	movs	r3, #0
 8006410:	77fb      	strb	r3, [r7, #31]
 8006412:	e00d      	b.n	8006430 <UART_SetConfig+0x348>
 8006414:	2302      	movs	r3, #2
 8006416:	77fb      	strb	r3, [r7, #31]
 8006418:	e00a      	b.n	8006430 <UART_SetConfig+0x348>
 800641a:	2304      	movs	r3, #4
 800641c:	77fb      	strb	r3, [r7, #31]
 800641e:	e007      	b.n	8006430 <UART_SetConfig+0x348>
 8006420:	2308      	movs	r3, #8
 8006422:	77fb      	strb	r3, [r7, #31]
 8006424:	e004      	b.n	8006430 <UART_SetConfig+0x348>
 8006426:	2310      	movs	r3, #16
 8006428:	77fb      	strb	r3, [r7, #31]
 800642a:	e001      	b.n	8006430 <UART_SetConfig+0x348>
 800642c:	2310      	movs	r3, #16
 800642e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	69db      	ldr	r3, [r3, #28]
 8006434:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006438:	d15b      	bne.n	80064f2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800643a:	7ffb      	ldrb	r3, [r7, #31]
 800643c:	2b08      	cmp	r3, #8
 800643e:	d828      	bhi.n	8006492 <UART_SetConfig+0x3aa>
 8006440:	a201      	add	r2, pc, #4	; (adr r2, 8006448 <UART_SetConfig+0x360>)
 8006442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006446:	bf00      	nop
 8006448:	0800646d 	.word	0x0800646d
 800644c:	08006475 	.word	0x08006475
 8006450:	0800647d 	.word	0x0800647d
 8006454:	08006493 	.word	0x08006493
 8006458:	08006483 	.word	0x08006483
 800645c:	08006493 	.word	0x08006493
 8006460:	08006493 	.word	0x08006493
 8006464:	08006493 	.word	0x08006493
 8006468:	0800648b 	.word	0x0800648b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800646c:	f7fe fa0a 	bl	8004884 <HAL_RCC_GetPCLK1Freq>
 8006470:	61b8      	str	r0, [r7, #24]
        break;
 8006472:	e013      	b.n	800649c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006474:	f7fe fa1a 	bl	80048ac <HAL_RCC_GetPCLK2Freq>
 8006478:	61b8      	str	r0, [r7, #24]
        break;
 800647a:	e00f      	b.n	800649c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800647c:	4b4b      	ldr	r3, [pc, #300]	; (80065ac <UART_SetConfig+0x4c4>)
 800647e:	61bb      	str	r3, [r7, #24]
        break;
 8006480:	e00c      	b.n	800649c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006482:	f7fe f8ed 	bl	8004660 <HAL_RCC_GetSysClockFreq>
 8006486:	61b8      	str	r0, [r7, #24]
        break;
 8006488:	e008      	b.n	800649c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800648a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800648e:	61bb      	str	r3, [r7, #24]
        break;
 8006490:	e004      	b.n	800649c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006492:	2300      	movs	r3, #0
 8006494:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	77bb      	strb	r3, [r7, #30]
        break;
 800649a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800649c:	69bb      	ldr	r3, [r7, #24]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d074      	beq.n	800658c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80064a2:	69bb      	ldr	r3, [r7, #24]
 80064a4:	005a      	lsls	r2, r3, #1
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	085b      	lsrs	r3, r3, #1
 80064ac:	441a      	add	r2, r3
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	685b      	ldr	r3, [r3, #4]
 80064b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80064b6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064b8:	693b      	ldr	r3, [r7, #16]
 80064ba:	2b0f      	cmp	r3, #15
 80064bc:	d916      	bls.n	80064ec <UART_SetConfig+0x404>
 80064be:	693b      	ldr	r3, [r7, #16]
 80064c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064c4:	d212      	bcs.n	80064ec <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	b29b      	uxth	r3, r3
 80064ca:	f023 030f 	bic.w	r3, r3, #15
 80064ce:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80064d0:	693b      	ldr	r3, [r7, #16]
 80064d2:	085b      	lsrs	r3, r3, #1
 80064d4:	b29b      	uxth	r3, r3
 80064d6:	f003 0307 	and.w	r3, r3, #7
 80064da:	b29a      	uxth	r2, r3
 80064dc:	89fb      	ldrh	r3, [r7, #14]
 80064de:	4313      	orrs	r3, r2
 80064e0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	89fa      	ldrh	r2, [r7, #14]
 80064e8:	60da      	str	r2, [r3, #12]
 80064ea:	e04f      	b.n	800658c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80064ec:	2301      	movs	r3, #1
 80064ee:	77bb      	strb	r3, [r7, #30]
 80064f0:	e04c      	b.n	800658c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80064f2:	7ffb      	ldrb	r3, [r7, #31]
 80064f4:	2b08      	cmp	r3, #8
 80064f6:	d828      	bhi.n	800654a <UART_SetConfig+0x462>
 80064f8:	a201      	add	r2, pc, #4	; (adr r2, 8006500 <UART_SetConfig+0x418>)
 80064fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064fe:	bf00      	nop
 8006500:	08006525 	.word	0x08006525
 8006504:	0800652d 	.word	0x0800652d
 8006508:	08006535 	.word	0x08006535
 800650c:	0800654b 	.word	0x0800654b
 8006510:	0800653b 	.word	0x0800653b
 8006514:	0800654b 	.word	0x0800654b
 8006518:	0800654b 	.word	0x0800654b
 800651c:	0800654b 	.word	0x0800654b
 8006520:	08006543 	.word	0x08006543
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006524:	f7fe f9ae 	bl	8004884 <HAL_RCC_GetPCLK1Freq>
 8006528:	61b8      	str	r0, [r7, #24]
        break;
 800652a:	e013      	b.n	8006554 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800652c:	f7fe f9be 	bl	80048ac <HAL_RCC_GetPCLK2Freq>
 8006530:	61b8      	str	r0, [r7, #24]
        break;
 8006532:	e00f      	b.n	8006554 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006534:	4b1d      	ldr	r3, [pc, #116]	; (80065ac <UART_SetConfig+0x4c4>)
 8006536:	61bb      	str	r3, [r7, #24]
        break;
 8006538:	e00c      	b.n	8006554 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800653a:	f7fe f891 	bl	8004660 <HAL_RCC_GetSysClockFreq>
 800653e:	61b8      	str	r0, [r7, #24]
        break;
 8006540:	e008      	b.n	8006554 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006542:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006546:	61bb      	str	r3, [r7, #24]
        break;
 8006548:	e004      	b.n	8006554 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800654a:	2300      	movs	r3, #0
 800654c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800654e:	2301      	movs	r3, #1
 8006550:	77bb      	strb	r3, [r7, #30]
        break;
 8006552:	bf00      	nop
    }

    if (pclk != 0U)
 8006554:	69bb      	ldr	r3, [r7, #24]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d018      	beq.n	800658c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	085a      	lsrs	r2, r3, #1
 8006560:	69bb      	ldr	r3, [r7, #24]
 8006562:	441a      	add	r2, r3
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	fbb2 f3f3 	udiv	r3, r2, r3
 800656c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800656e:	693b      	ldr	r3, [r7, #16]
 8006570:	2b0f      	cmp	r3, #15
 8006572:	d909      	bls.n	8006588 <UART_SetConfig+0x4a0>
 8006574:	693b      	ldr	r3, [r7, #16]
 8006576:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800657a:	d205      	bcs.n	8006588 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800657c:	693b      	ldr	r3, [r7, #16]
 800657e:	b29a      	uxth	r2, r3
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	60da      	str	r2, [r3, #12]
 8006586:	e001      	b.n	800658c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2200      	movs	r2, #0
 8006590:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2200      	movs	r2, #0
 8006596:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006598:	7fbb      	ldrb	r3, [r7, #30]
}
 800659a:	4618      	mov	r0, r3
 800659c:	3720      	adds	r7, #32
 800659e:	46bd      	mov	sp, r7
 80065a0:	bd80      	pop	{r7, pc}
 80065a2:	bf00      	nop
 80065a4:	40007c00 	.word	0x40007c00
 80065a8:	40023800 	.word	0x40023800
 80065ac:	00f42400 	.word	0x00f42400

080065b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b083      	sub	sp, #12
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065bc:	f003 0301 	and.w	r3, r3, #1
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d00a      	beq.n	80065da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	430a      	orrs	r2, r1
 80065d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065de:	f003 0302 	and.w	r3, r3, #2
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d00a      	beq.n	80065fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	430a      	orrs	r2, r1
 80065fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006600:	f003 0304 	and.w	r3, r3, #4
 8006604:	2b00      	cmp	r3, #0
 8006606:	d00a      	beq.n	800661e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	430a      	orrs	r2, r1
 800661c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006622:	f003 0308 	and.w	r3, r3, #8
 8006626:	2b00      	cmp	r3, #0
 8006628:	d00a      	beq.n	8006640 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	430a      	orrs	r2, r1
 800663e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006644:	f003 0310 	and.w	r3, r3, #16
 8006648:	2b00      	cmp	r3, #0
 800664a:	d00a      	beq.n	8006662 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	430a      	orrs	r2, r1
 8006660:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006666:	f003 0320 	and.w	r3, r3, #32
 800666a:	2b00      	cmp	r3, #0
 800666c:	d00a      	beq.n	8006684 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	689b      	ldr	r3, [r3, #8]
 8006674:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	430a      	orrs	r2, r1
 8006682:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006688:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800668c:	2b00      	cmp	r3, #0
 800668e:	d01a      	beq.n	80066c6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	430a      	orrs	r2, r1
 80066a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80066ae:	d10a      	bne.n	80066c6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	685b      	ldr	r3, [r3, #4]
 80066b6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	430a      	orrs	r2, r1
 80066c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d00a      	beq.n	80066e8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	430a      	orrs	r2, r1
 80066e6:	605a      	str	r2, [r3, #4]
  }
}
 80066e8:	bf00      	nop
 80066ea:	370c      	adds	r7, #12
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr

080066f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b086      	sub	sp, #24
 80066f8:	af02      	add	r7, sp, #8
 80066fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2200      	movs	r2, #0
 8006700:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006704:	f7fb fa6c 	bl	8001be0 <HAL_GetTick>
 8006708:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f003 0308 	and.w	r3, r3, #8
 8006714:	2b08      	cmp	r3, #8
 8006716:	d10e      	bne.n	8006736 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006718:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800671c:	9300      	str	r3, [sp, #0]
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	2200      	movs	r2, #0
 8006722:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f000 f831 	bl	800678e <UART_WaitOnFlagUntilTimeout>
 800672c:	4603      	mov	r3, r0
 800672e:	2b00      	cmp	r3, #0
 8006730:	d001      	beq.n	8006736 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006732:	2303      	movs	r3, #3
 8006734:	e027      	b.n	8006786 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f003 0304 	and.w	r3, r3, #4
 8006740:	2b04      	cmp	r3, #4
 8006742:	d10e      	bne.n	8006762 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006744:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006748:	9300      	str	r3, [sp, #0]
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	2200      	movs	r2, #0
 800674e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f000 f81b 	bl	800678e <UART_WaitOnFlagUntilTimeout>
 8006758:	4603      	mov	r3, r0
 800675a:	2b00      	cmp	r3, #0
 800675c:	d001      	beq.n	8006762 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800675e:	2303      	movs	r3, #3
 8006760:	e011      	b.n	8006786 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2220      	movs	r2, #32
 8006766:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2220      	movs	r2, #32
 800676c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2200      	movs	r2, #0
 8006774:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2200      	movs	r2, #0
 800677a:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2200      	movs	r2, #0
 8006780:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006784:	2300      	movs	r3, #0
}
 8006786:	4618      	mov	r0, r3
 8006788:	3710      	adds	r7, #16
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}

0800678e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800678e:	b580      	push	{r7, lr}
 8006790:	b09c      	sub	sp, #112	; 0x70
 8006792:	af00      	add	r7, sp, #0
 8006794:	60f8      	str	r0, [r7, #12]
 8006796:	60b9      	str	r1, [r7, #8]
 8006798:	603b      	str	r3, [r7, #0]
 800679a:	4613      	mov	r3, r2
 800679c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800679e:	e0a7      	b.n	80068f0 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80067a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80067a6:	f000 80a3 	beq.w	80068f0 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067aa:	f7fb fa19 	bl	8001be0 <HAL_GetTick>
 80067ae:	4602      	mov	r2, r0
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	1ad3      	subs	r3, r2, r3
 80067b4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80067b6:	429a      	cmp	r2, r3
 80067b8:	d302      	bcc.n	80067c0 <UART_WaitOnFlagUntilTimeout+0x32>
 80067ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d13f      	bne.n	8006840 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80067c8:	e853 3f00 	ldrex	r3, [r3]
 80067cc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80067ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067d0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80067d4:	667b      	str	r3, [r7, #100]	; 0x64
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	461a      	mov	r2, r3
 80067dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80067de:	65fb      	str	r3, [r7, #92]	; 0x5c
 80067e0:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067e2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80067e4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80067e6:	e841 2300 	strex	r3, r2, [r1]
 80067ea:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80067ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d1e6      	bne.n	80067c0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	3308      	adds	r3, #8
 80067f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067fc:	e853 3f00 	ldrex	r3, [r3]
 8006800:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006804:	f023 0301 	bic.w	r3, r3, #1
 8006808:	663b      	str	r3, [r7, #96]	; 0x60
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	3308      	adds	r3, #8
 8006810:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006812:	64ba      	str	r2, [r7, #72]	; 0x48
 8006814:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006816:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006818:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800681a:	e841 2300 	strex	r3, r2, [r1]
 800681e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006820:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006822:	2b00      	cmp	r3, #0
 8006824:	d1e5      	bne.n	80067f2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2220      	movs	r2, #32
 800682a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2220      	movs	r2, #32
 8006830:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	2200      	movs	r2, #0
 8006838:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 800683c:	2303      	movs	r3, #3
 800683e:	e068      	b.n	8006912 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f003 0304 	and.w	r3, r3, #4
 800684a:	2b00      	cmp	r3, #0
 800684c:	d050      	beq.n	80068f0 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	69db      	ldr	r3, [r3, #28]
 8006854:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006858:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800685c:	d148      	bne.n	80068f0 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006866:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800686e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006870:	e853 3f00 	ldrex	r3, [r3]
 8006874:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006878:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800687c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	461a      	mov	r2, r3
 8006884:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006886:	637b      	str	r3, [r7, #52]	; 0x34
 8006888:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800688a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800688c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800688e:	e841 2300 	strex	r3, r2, [r1]
 8006892:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006894:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006896:	2b00      	cmp	r3, #0
 8006898:	d1e6      	bne.n	8006868 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	3308      	adds	r3, #8
 80068a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068a2:	697b      	ldr	r3, [r7, #20]
 80068a4:	e853 3f00 	ldrex	r3, [r3]
 80068a8:	613b      	str	r3, [r7, #16]
   return(result);
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	f023 0301 	bic.w	r3, r3, #1
 80068b0:	66bb      	str	r3, [r7, #104]	; 0x68
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	3308      	adds	r3, #8
 80068b8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80068ba:	623a      	str	r2, [r7, #32]
 80068bc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068be:	69f9      	ldr	r1, [r7, #28]
 80068c0:	6a3a      	ldr	r2, [r7, #32]
 80068c2:	e841 2300 	strex	r3, r2, [r1]
 80068c6:	61bb      	str	r3, [r7, #24]
   return(result);
 80068c8:	69bb      	ldr	r3, [r7, #24]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d1e5      	bne.n	800689a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	2220      	movs	r2, #32
 80068d2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	2220      	movs	r2, #32
 80068d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2220      	movs	r2, #32
 80068e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	2200      	movs	r2, #0
 80068e8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80068ec:	2303      	movs	r3, #3
 80068ee:	e010      	b.n	8006912 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	69da      	ldr	r2, [r3, #28]
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	4013      	ands	r3, r2
 80068fa:	68ba      	ldr	r2, [r7, #8]
 80068fc:	429a      	cmp	r2, r3
 80068fe:	bf0c      	ite	eq
 8006900:	2301      	moveq	r3, #1
 8006902:	2300      	movne	r3, #0
 8006904:	b2db      	uxtb	r3, r3
 8006906:	461a      	mov	r2, r3
 8006908:	79fb      	ldrb	r3, [r7, #7]
 800690a:	429a      	cmp	r2, r3
 800690c:	f43f af48 	beq.w	80067a0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006910:	2300      	movs	r3, #0
}
 8006912:	4618      	mov	r0, r3
 8006914:	3770      	adds	r7, #112	; 0x70
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}
	...

0800691c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b096      	sub	sp, #88	; 0x58
 8006920:	af00      	add	r7, sp, #0
 8006922:	60f8      	str	r0, [r7, #12]
 8006924:	60b9      	str	r1, [r7, #8]
 8006926:	4613      	mov	r3, r2
 8006928:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	68ba      	ldr	r2, [r7, #8]
 800692e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	88fa      	ldrh	r2, [r7, #6]
 8006934:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	2200      	movs	r2, #0
 800693c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2222      	movs	r2, #34	; 0x22
 8006944:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  if (huart->hdmarx != NULL)
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800694c:	2b00      	cmp	r3, #0
 800694e:	d028      	beq.n	80069a2 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006954:	4a3e      	ldr	r2, [pc, #248]	; (8006a50 <UART_Start_Receive_DMA+0x134>)
 8006956:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800695c:	4a3d      	ldr	r2, [pc, #244]	; (8006a54 <UART_Start_Receive_DMA+0x138>)
 800695e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006964:	4a3c      	ldr	r2, [pc, #240]	; (8006a58 <UART_Start_Receive_DMA+0x13c>)
 8006966:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800696c:	2200      	movs	r2, #0
 800696e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	6f58      	ldr	r0, [r3, #116]	; 0x74
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	3324      	adds	r3, #36	; 0x24
 800697a:	4619      	mov	r1, r3
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006980:	461a      	mov	r2, r3
 8006982:	88fb      	ldrh	r3, [r7, #6]
 8006984:	f7fb faec 	bl	8001f60 <HAL_DMA_Start_IT>
 8006988:	4603      	mov	r3, r0
 800698a:	2b00      	cmp	r3, #0
 800698c:	d009      	beq.n	80069a2 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2210      	movs	r2, #16
 8006992:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	2220      	movs	r2, #32
 800699a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      return HAL_ERROR;
 800699e:	2301      	movs	r3, #1
 80069a0:	e051      	b.n	8006a46 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	691b      	ldr	r3, [r3, #16]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d018      	beq.n	80069dc <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069b2:	e853 3f00 	ldrex	r3, [r3]
 80069b6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80069b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80069be:	657b      	str	r3, [r7, #84]	; 0x54
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	461a      	mov	r2, r3
 80069c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80069c8:	64bb      	str	r3, [r7, #72]	; 0x48
 80069ca:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069cc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80069ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80069d0:	e841 2300 	strex	r3, r2, [r1]
 80069d4:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80069d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d1e6      	bne.n	80069aa <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	3308      	adds	r3, #8
 80069e2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069e6:	e853 3f00 	ldrex	r3, [r3]
 80069ea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80069ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ee:	f043 0301 	orr.w	r3, r3, #1
 80069f2:	653b      	str	r3, [r7, #80]	; 0x50
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	3308      	adds	r3, #8
 80069fa:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80069fc:	637a      	str	r2, [r7, #52]	; 0x34
 80069fe:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a00:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006a02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a04:	e841 2300 	strex	r3, r2, [r1]
 8006a08:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006a0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d1e5      	bne.n	80069dc <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	3308      	adds	r3, #8
 8006a16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	e853 3f00 	ldrex	r3, [r3]
 8006a1e:	613b      	str	r3, [r7, #16]
   return(result);
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	3308      	adds	r3, #8
 8006a2e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006a30:	623a      	str	r2, [r7, #32]
 8006a32:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a34:	69f9      	ldr	r1, [r7, #28]
 8006a36:	6a3a      	ldr	r2, [r7, #32]
 8006a38:	e841 2300 	strex	r3, r2, [r1]
 8006a3c:	61bb      	str	r3, [r7, #24]
   return(result);
 8006a3e:	69bb      	ldr	r3, [r7, #24]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d1e5      	bne.n	8006a10 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8006a44:	2300      	movs	r3, #0
}
 8006a46:	4618      	mov	r0, r3
 8006a48:	3758      	adds	r7, #88	; 0x58
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	bd80      	pop	{r7, pc}
 8006a4e:	bf00      	nop
 8006a50:	08006c23 	.word	0x08006c23
 8006a54:	08006d4b 	.word	0x08006d4b
 8006a58:	08006d89 	.word	0x08006d89

08006a5c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	b089      	sub	sp, #36	; 0x24
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	e853 3f00 	ldrex	r3, [r3]
 8006a70:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006a78:	61fb      	str	r3, [r7, #28]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	461a      	mov	r2, r3
 8006a80:	69fb      	ldr	r3, [r7, #28]
 8006a82:	61bb      	str	r3, [r7, #24]
 8006a84:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a86:	6979      	ldr	r1, [r7, #20]
 8006a88:	69ba      	ldr	r2, [r7, #24]
 8006a8a:	e841 2300 	strex	r3, r2, [r1]
 8006a8e:	613b      	str	r3, [r7, #16]
   return(result);
 8006a90:	693b      	ldr	r3, [r7, #16]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d1e6      	bne.n	8006a64 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2220      	movs	r2, #32
 8006a9a:	67da      	str	r2, [r3, #124]	; 0x7c
}
 8006a9c:	bf00      	nop
 8006a9e:	3724      	adds	r7, #36	; 0x24
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa6:	4770      	bx	lr

08006aa8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b095      	sub	sp, #84	; 0x54
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ab8:	e853 3f00 	ldrex	r3, [r3]
 8006abc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006abe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ac0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006ac4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	461a      	mov	r2, r3
 8006acc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ace:	643b      	str	r3, [r7, #64]	; 0x40
 8006ad0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ad2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006ad4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006ad6:	e841 2300 	strex	r3, r2, [r1]
 8006ada:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006adc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d1e6      	bne.n	8006ab0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	3308      	adds	r3, #8
 8006ae8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aea:	6a3b      	ldr	r3, [r7, #32]
 8006aec:	e853 3f00 	ldrex	r3, [r3]
 8006af0:	61fb      	str	r3, [r7, #28]
   return(result);
 8006af2:	69fb      	ldr	r3, [r7, #28]
 8006af4:	f023 0301 	bic.w	r3, r3, #1
 8006af8:	64bb      	str	r3, [r7, #72]	; 0x48
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	3308      	adds	r3, #8
 8006b00:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006b02:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006b04:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b06:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006b08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006b0a:	e841 2300 	strex	r3, r2, [r1]
 8006b0e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d1e5      	bne.n	8006ae2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b1a:	2b01      	cmp	r3, #1
 8006b1c:	d118      	bne.n	8006b50 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	e853 3f00 	ldrex	r3, [r3]
 8006b2a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	f023 0310 	bic.w	r3, r3, #16
 8006b32:	647b      	str	r3, [r7, #68]	; 0x44
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	461a      	mov	r2, r3
 8006b3a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b3c:	61bb      	str	r3, [r7, #24]
 8006b3e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b40:	6979      	ldr	r1, [r7, #20]
 8006b42:	69ba      	ldr	r2, [r7, #24]
 8006b44:	e841 2300 	strex	r3, r2, [r1]
 8006b48:	613b      	str	r3, [r7, #16]
   return(result);
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d1e6      	bne.n	8006b1e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2220      	movs	r2, #32
 8006b54:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2200      	movs	r2, #0
 8006b62:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006b64:	bf00      	nop
 8006b66:	3754      	adds	r7, #84	; 0x54
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6e:	4770      	bx	lr

08006b70 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b090      	sub	sp, #64	; 0x40
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b7c:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	69db      	ldr	r3, [r3, #28]
 8006b82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b86:	d037      	beq.n	8006bf8 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 8006b88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006b90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	3308      	adds	r3, #8
 8006b96:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b9a:	e853 3f00 	ldrex	r3, [r3]
 8006b9e:	623b      	str	r3, [r7, #32]
   return(result);
 8006ba0:	6a3b      	ldr	r3, [r7, #32]
 8006ba2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ba6:	63bb      	str	r3, [r7, #56]	; 0x38
 8006ba8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	3308      	adds	r3, #8
 8006bae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006bb0:	633a      	str	r2, [r7, #48]	; 0x30
 8006bb2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bb4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006bb6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006bb8:	e841 2300 	strex	r3, r2, [r1]
 8006bbc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d1e5      	bne.n	8006b90 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006bc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bca:	693b      	ldr	r3, [r7, #16]
 8006bcc:	e853 3f00 	ldrex	r3, [r3]
 8006bd0:	60fb      	str	r3, [r7, #12]
   return(result);
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006bd8:	637b      	str	r3, [r7, #52]	; 0x34
 8006bda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	461a      	mov	r2, r3
 8006be0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006be2:	61fb      	str	r3, [r7, #28]
 8006be4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be6:	69b9      	ldr	r1, [r7, #24]
 8006be8:	69fa      	ldr	r2, [r7, #28]
 8006bea:	e841 2300 	strex	r3, r2, [r1]
 8006bee:	617b      	str	r3, [r7, #20]
   return(result);
 8006bf0:	697b      	ldr	r3, [r7, #20]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d1e6      	bne.n	8006bc4 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006bf6:	e002      	b.n	8006bfe <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 8006bf8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8006bfa:	f7ff fa2d 	bl	8006058 <HAL_UART_TxCpltCallback>
}
 8006bfe:	bf00      	nop
 8006c00:	3740      	adds	r7, #64	; 0x40
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}

08006c06 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006c06:	b580      	push	{r7, lr}
 8006c08:	b084      	sub	sp, #16
 8006c0a:	af00      	add	r7, sp, #0
 8006c0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c12:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006c14:	68f8      	ldr	r0, [r7, #12]
 8006c16:	f7ff fa29 	bl	800606c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c1a:	bf00      	nop
 8006c1c:	3710      	adds	r7, #16
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bd80      	pop	{r7, pc}

08006c22 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006c22:	b580      	push	{r7, lr}
 8006c24:	b09c      	sub	sp, #112	; 0x70
 8006c26:	af00      	add	r7, sp, #0
 8006c28:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c2e:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	69db      	ldr	r3, [r3, #28]
 8006c34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c38:	d071      	beq.n	8006d1e <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 8006c3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c4a:	e853 3f00 	ldrex	r3, [r3]
 8006c4e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006c50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006c52:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006c56:	66bb      	str	r3, [r7, #104]	; 0x68
 8006c58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	461a      	mov	r2, r3
 8006c5e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006c60:	65bb      	str	r3, [r7, #88]	; 0x58
 8006c62:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c64:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006c66:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006c68:	e841 2300 	strex	r3, r2, [r1]
 8006c6c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006c6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d1e6      	bne.n	8006c42 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	3308      	adds	r3, #8
 8006c7a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c7e:	e853 3f00 	ldrex	r3, [r3]
 8006c82:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006c84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c86:	f023 0301 	bic.w	r3, r3, #1
 8006c8a:	667b      	str	r3, [r7, #100]	; 0x64
 8006c8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	3308      	adds	r3, #8
 8006c92:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006c94:	647a      	str	r2, [r7, #68]	; 0x44
 8006c96:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c98:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006c9a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006c9c:	e841 2300 	strex	r3, r2, [r1]
 8006ca0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006ca2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d1e5      	bne.n	8006c74 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ca8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	3308      	adds	r3, #8
 8006cae:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cb2:	e853 3f00 	ldrex	r3, [r3]
 8006cb6:	623b      	str	r3, [r7, #32]
   return(result);
 8006cb8:	6a3b      	ldr	r3, [r7, #32]
 8006cba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006cbe:	663b      	str	r3, [r7, #96]	; 0x60
 8006cc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	3308      	adds	r3, #8
 8006cc6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006cc8:	633a      	str	r2, [r7, #48]	; 0x30
 8006cca:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ccc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006cce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006cd0:	e841 2300 	strex	r3, r2, [r1]
 8006cd4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006cd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d1e5      	bne.n	8006ca8 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006cdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006cde:	2220      	movs	r2, #32
 8006ce0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ce4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ce6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ce8:	2b01      	cmp	r3, #1
 8006cea:	d118      	bne.n	8006d1e <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cf2:	693b      	ldr	r3, [r7, #16]
 8006cf4:	e853 3f00 	ldrex	r3, [r3]
 8006cf8:	60fb      	str	r3, [r7, #12]
   return(result);
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	f023 0310 	bic.w	r3, r3, #16
 8006d00:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006d02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	461a      	mov	r2, r3
 8006d08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006d0a:	61fb      	str	r3, [r7, #28]
 8006d0c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d0e:	69b9      	ldr	r1, [r7, #24]
 8006d10:	69fa      	ldr	r2, [r7, #28]
 8006d12:	e841 2300 	strex	r3, r2, [r1]
 8006d16:	617b      	str	r3, [r7, #20]
   return(result);
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d1e6      	bne.n	8006cec <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d20:	2200      	movs	r2, #0
 8006d22:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d28:	2b01      	cmp	r3, #1
 8006d2a:	d107      	bne.n	8006d3c <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006d2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d2e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006d32:	4619      	mov	r1, r3
 8006d34:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006d36:	f7ff f9c1 	bl	80060bc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006d3a:	e002      	b.n	8006d42 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 8006d3c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006d3e:	f7ff f99f 	bl	8006080 <HAL_UART_RxCpltCallback>
}
 8006d42:	bf00      	nop
 8006d44:	3770      	adds	r7, #112	; 0x70
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bd80      	pop	{r7, pc}

08006d4a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006d4a:	b580      	push	{r7, lr}
 8006d4c:	b084      	sub	sp, #16
 8006d4e:	af00      	add	r7, sp, #0
 8006d50:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d56:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d62:	2b01      	cmp	r3, #1
 8006d64:	d109      	bne.n	8006d7a <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006d6c:	085b      	lsrs	r3, r3, #1
 8006d6e:	b29b      	uxth	r3, r3
 8006d70:	4619      	mov	r1, r3
 8006d72:	68f8      	ldr	r0, [r7, #12]
 8006d74:	f7ff f9a2 	bl	80060bc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006d78:	e002      	b.n	8006d80 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8006d7a:	68f8      	ldr	r0, [r7, #12]
 8006d7c:	f7ff f98a 	bl	8006094 <HAL_UART_RxHalfCpltCallback>
}
 8006d80:	bf00      	nop
 8006d82:	3710      	adds	r7, #16
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}

08006d88 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b086      	sub	sp, #24
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d94:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006d9a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006d9c:	697b      	ldr	r3, [r7, #20]
 8006d9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006da2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006da4:	697b      	ldr	r3, [r7, #20]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006dae:	2b80      	cmp	r3, #128	; 0x80
 8006db0:	d109      	bne.n	8006dc6 <UART_DMAError+0x3e>
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	2b21      	cmp	r3, #33	; 0x21
 8006db6:	d106      	bne.n	8006dc6 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8006dc0:	6978      	ldr	r0, [r7, #20]
 8006dc2:	f7ff fe4b 	bl	8006a5c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006dc6:	697b      	ldr	r3, [r7, #20]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	689b      	ldr	r3, [r3, #8]
 8006dcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006dd0:	2b40      	cmp	r3, #64	; 0x40
 8006dd2:	d109      	bne.n	8006de8 <UART_DMAError+0x60>
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	2b22      	cmp	r3, #34	; 0x22
 8006dd8:	d106      	bne.n	8006de8 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8006de2:	6978      	ldr	r0, [r7, #20]
 8006de4:	f7ff fe60 	bl	8006aa8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006dee:	f043 0210 	orr.w	r2, r3, #16
 8006df2:	697b      	ldr	r3, [r7, #20]
 8006df4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006df8:	6978      	ldr	r0, [r7, #20]
 8006dfa:	f7ff f955 	bl	80060a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006dfe:	bf00      	nop
 8006e00:	3718      	adds	r7, #24
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}

08006e06 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006e06:	b580      	push	{r7, lr}
 8006e08:	b084      	sub	sp, #16
 8006e0a:	af00      	add	r7, sp, #0
 8006e0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e12:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	2200      	movs	r2, #0
 8006e18:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	2200      	movs	r2, #0
 8006e20:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006e24:	68f8      	ldr	r0, [r7, #12]
 8006e26:	f7ff f93f 	bl	80060a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e2a:	bf00      	nop
 8006e2c:	3710      	adds	r7, #16
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}

08006e32 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006e32:	b580      	push	{r7, lr}
 8006e34:	b088      	sub	sp, #32
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	e853 3f00 	ldrex	r3, [r3]
 8006e46:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e4e:	61fb      	str	r3, [r7, #28]
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	461a      	mov	r2, r3
 8006e56:	69fb      	ldr	r3, [r7, #28]
 8006e58:	61bb      	str	r3, [r7, #24]
 8006e5a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e5c:	6979      	ldr	r1, [r7, #20]
 8006e5e:	69ba      	ldr	r2, [r7, #24]
 8006e60:	e841 2300 	strex	r3, r2, [r1]
 8006e64:	613b      	str	r3, [r7, #16]
   return(result);
 8006e66:	693b      	ldr	r3, [r7, #16]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d1e6      	bne.n	8006e3a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2220      	movs	r2, #32
 8006e70:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2200      	movs	r2, #0
 8006e76:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006e78:	6878      	ldr	r0, [r7, #4]
 8006e7a:	f7ff f8ed 	bl	8006058 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e7e:	bf00      	nop
 8006e80:	3720      	adds	r7, #32
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}
	...

08006e88 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006e88:	b084      	sub	sp, #16
 8006e8a:	b580      	push	{r7, lr}
 8006e8c:	b084      	sub	sp, #16
 8006e8e:	af00      	add	r7, sp, #0
 8006e90:	6078      	str	r0, [r7, #4]
 8006e92:	f107 001c 	add.w	r0, r7, #28
 8006e96:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006e9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e9c:	2b01      	cmp	r3, #1
 8006e9e:	d120      	bne.n	8006ee2 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ea4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	68da      	ldr	r2, [r3, #12]
 8006eb0:	4b20      	ldr	r3, [pc, #128]	; (8006f34 <USB_CoreInit+0xac>)
 8006eb2:	4013      	ands	r3, r2
 8006eb4:	687a      	ldr	r2, [r7, #4]
 8006eb6:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	68db      	ldr	r3, [r3, #12]
 8006ebc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006ec4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ec6:	2b01      	cmp	r3, #1
 8006ec8:	d105      	bne.n	8006ed6 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	68db      	ldr	r3, [r3, #12]
 8006ece:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f001 fbee 	bl	80086b8 <USB_CoreReset>
 8006edc:	4603      	mov	r3, r0
 8006ede:	73fb      	strb	r3, [r7, #15]
 8006ee0:	e010      	b.n	8006f04 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	68db      	ldr	r3, [r3, #12]
 8006ee6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f001 fbe2 	bl	80086b8 <USB_CoreReset>
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006efc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8006f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f06:	2b01      	cmp	r3, #1
 8006f08:	d10b      	bne.n	8006f22 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	689b      	ldr	r3, [r3, #8]
 8006f0e:	f043 0206 	orr.w	r2, r3, #6
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	689b      	ldr	r3, [r3, #8]
 8006f1a:	f043 0220 	orr.w	r2, r3, #32
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006f22:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3710      	adds	r7, #16
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006f2e:	b004      	add	sp, #16
 8006f30:	4770      	bx	lr
 8006f32:	bf00      	nop
 8006f34:	ffbdffbf 	.word	0xffbdffbf

08006f38 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b087      	sub	sp, #28
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	60f8      	str	r0, [r7, #12]
 8006f40:	60b9      	str	r1, [r7, #8]
 8006f42:	4613      	mov	r3, r2
 8006f44:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006f46:	79fb      	ldrb	r3, [r7, #7]
 8006f48:	2b02      	cmp	r3, #2
 8006f4a:	d165      	bne.n	8007018 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	4a41      	ldr	r2, [pc, #260]	; (8007054 <USB_SetTurnaroundTime+0x11c>)
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d906      	bls.n	8006f62 <USB_SetTurnaroundTime+0x2a>
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	4a40      	ldr	r2, [pc, #256]	; (8007058 <USB_SetTurnaroundTime+0x120>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d202      	bcs.n	8006f62 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006f5c:	230f      	movs	r3, #15
 8006f5e:	617b      	str	r3, [r7, #20]
 8006f60:	e062      	b.n	8007028 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	4a3c      	ldr	r2, [pc, #240]	; (8007058 <USB_SetTurnaroundTime+0x120>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d306      	bcc.n	8006f78 <USB_SetTurnaroundTime+0x40>
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	4a3b      	ldr	r2, [pc, #236]	; (800705c <USB_SetTurnaroundTime+0x124>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d202      	bcs.n	8006f78 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006f72:	230e      	movs	r3, #14
 8006f74:	617b      	str	r3, [r7, #20]
 8006f76:	e057      	b.n	8007028 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	4a38      	ldr	r2, [pc, #224]	; (800705c <USB_SetTurnaroundTime+0x124>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d306      	bcc.n	8006f8e <USB_SetTurnaroundTime+0x56>
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	4a37      	ldr	r2, [pc, #220]	; (8007060 <USB_SetTurnaroundTime+0x128>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d202      	bcs.n	8006f8e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006f88:	230d      	movs	r3, #13
 8006f8a:	617b      	str	r3, [r7, #20]
 8006f8c:	e04c      	b.n	8007028 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	4a33      	ldr	r2, [pc, #204]	; (8007060 <USB_SetTurnaroundTime+0x128>)
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d306      	bcc.n	8006fa4 <USB_SetTurnaroundTime+0x6c>
 8006f96:	68bb      	ldr	r3, [r7, #8]
 8006f98:	4a32      	ldr	r2, [pc, #200]	; (8007064 <USB_SetTurnaroundTime+0x12c>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d802      	bhi.n	8006fa4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006f9e:	230c      	movs	r3, #12
 8006fa0:	617b      	str	r3, [r7, #20]
 8006fa2:	e041      	b.n	8007028 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	4a2f      	ldr	r2, [pc, #188]	; (8007064 <USB_SetTurnaroundTime+0x12c>)
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d906      	bls.n	8006fba <USB_SetTurnaroundTime+0x82>
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	4a2e      	ldr	r2, [pc, #184]	; (8007068 <USB_SetTurnaroundTime+0x130>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d802      	bhi.n	8006fba <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006fb4:	230b      	movs	r3, #11
 8006fb6:	617b      	str	r3, [r7, #20]
 8006fb8:	e036      	b.n	8007028 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	4a2a      	ldr	r2, [pc, #168]	; (8007068 <USB_SetTurnaroundTime+0x130>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d906      	bls.n	8006fd0 <USB_SetTurnaroundTime+0x98>
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	4a29      	ldr	r2, [pc, #164]	; (800706c <USB_SetTurnaroundTime+0x134>)
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d802      	bhi.n	8006fd0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006fca:	230a      	movs	r3, #10
 8006fcc:	617b      	str	r3, [r7, #20]
 8006fce:	e02b      	b.n	8007028 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	4a26      	ldr	r2, [pc, #152]	; (800706c <USB_SetTurnaroundTime+0x134>)
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d906      	bls.n	8006fe6 <USB_SetTurnaroundTime+0xae>
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	4a25      	ldr	r2, [pc, #148]	; (8007070 <USB_SetTurnaroundTime+0x138>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d202      	bcs.n	8006fe6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006fe0:	2309      	movs	r3, #9
 8006fe2:	617b      	str	r3, [r7, #20]
 8006fe4:	e020      	b.n	8007028 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006fe6:	68bb      	ldr	r3, [r7, #8]
 8006fe8:	4a21      	ldr	r2, [pc, #132]	; (8007070 <USB_SetTurnaroundTime+0x138>)
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d306      	bcc.n	8006ffc <USB_SetTurnaroundTime+0xc4>
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	4a20      	ldr	r2, [pc, #128]	; (8007074 <USB_SetTurnaroundTime+0x13c>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d802      	bhi.n	8006ffc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006ff6:	2308      	movs	r3, #8
 8006ff8:	617b      	str	r3, [r7, #20]
 8006ffa:	e015      	b.n	8007028 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	4a1d      	ldr	r2, [pc, #116]	; (8007074 <USB_SetTurnaroundTime+0x13c>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d906      	bls.n	8007012 <USB_SetTurnaroundTime+0xda>
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	4a1c      	ldr	r2, [pc, #112]	; (8007078 <USB_SetTurnaroundTime+0x140>)
 8007008:	4293      	cmp	r3, r2
 800700a:	d202      	bcs.n	8007012 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800700c:	2307      	movs	r3, #7
 800700e:	617b      	str	r3, [r7, #20]
 8007010:	e00a      	b.n	8007028 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007012:	2306      	movs	r3, #6
 8007014:	617b      	str	r3, [r7, #20]
 8007016:	e007      	b.n	8007028 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007018:	79fb      	ldrb	r3, [r7, #7]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d102      	bne.n	8007024 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800701e:	2309      	movs	r3, #9
 8007020:	617b      	str	r3, [r7, #20]
 8007022:	e001      	b.n	8007028 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007024:	2309      	movs	r3, #9
 8007026:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	68db      	ldr	r3, [r3, #12]
 800702c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	68da      	ldr	r2, [r3, #12]
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	029b      	lsls	r3, r3, #10
 800703c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8007040:	431a      	orrs	r2, r3
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007046:	2300      	movs	r3, #0
}
 8007048:	4618      	mov	r0, r3
 800704a:	371c      	adds	r7, #28
 800704c:	46bd      	mov	sp, r7
 800704e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007052:	4770      	bx	lr
 8007054:	00d8acbf 	.word	0x00d8acbf
 8007058:	00e4e1c0 	.word	0x00e4e1c0
 800705c:	00f42400 	.word	0x00f42400
 8007060:	01067380 	.word	0x01067380
 8007064:	011a499f 	.word	0x011a499f
 8007068:	01312cff 	.word	0x01312cff
 800706c:	014ca43f 	.word	0x014ca43f
 8007070:	016e3600 	.word	0x016e3600
 8007074:	01a6ab1f 	.word	0x01a6ab1f
 8007078:	01e84800 	.word	0x01e84800

0800707c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800707c:	b480      	push	{r7}
 800707e:	b083      	sub	sp, #12
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	689b      	ldr	r3, [r3, #8]
 8007088:	f043 0201 	orr.w	r2, r3, #1
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007090:	2300      	movs	r3, #0
}
 8007092:	4618      	mov	r0, r3
 8007094:	370c      	adds	r7, #12
 8007096:	46bd      	mov	sp, r7
 8007098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709c:	4770      	bx	lr

0800709e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800709e:	b480      	push	{r7}
 80070a0:	b083      	sub	sp, #12
 80070a2:	af00      	add	r7, sp, #0
 80070a4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	689b      	ldr	r3, [r3, #8]
 80070aa:	f023 0201 	bic.w	r2, r3, #1
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80070b2:	2300      	movs	r3, #0
}
 80070b4:	4618      	mov	r0, r3
 80070b6:	370c      	adds	r7, #12
 80070b8:	46bd      	mov	sp, r7
 80070ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070be:	4770      	bx	lr

080070c0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b084      	sub	sp, #16
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
 80070c8:	460b      	mov	r3, r1
 80070ca:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80070cc:	2300      	movs	r3, #0
 80070ce:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	68db      	ldr	r3, [r3, #12]
 80070d4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80070dc:	78fb      	ldrb	r3, [r7, #3]
 80070de:	2b01      	cmp	r3, #1
 80070e0:	d115      	bne.n	800710e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	68db      	ldr	r3, [r3, #12]
 80070e6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80070ee:	2001      	movs	r0, #1
 80070f0:	f7fa fd82 	bl	8001bf8 <HAL_Delay>
      ms++;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	3301      	adds	r3, #1
 80070f8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80070fa:	6878      	ldr	r0, [r7, #4]
 80070fc:	f001 fa4b 	bl	8008596 <USB_GetMode>
 8007100:	4603      	mov	r3, r0
 8007102:	2b01      	cmp	r3, #1
 8007104:	d01e      	beq.n	8007144 <USB_SetCurrentMode+0x84>
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	2b31      	cmp	r3, #49	; 0x31
 800710a:	d9f0      	bls.n	80070ee <USB_SetCurrentMode+0x2e>
 800710c:	e01a      	b.n	8007144 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800710e:	78fb      	ldrb	r3, [r7, #3]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d115      	bne.n	8007140 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	68db      	ldr	r3, [r3, #12]
 8007118:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007120:	2001      	movs	r0, #1
 8007122:	f7fa fd69 	bl	8001bf8 <HAL_Delay>
      ms++;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	3301      	adds	r3, #1
 800712a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800712c:	6878      	ldr	r0, [r7, #4]
 800712e:	f001 fa32 	bl	8008596 <USB_GetMode>
 8007132:	4603      	mov	r3, r0
 8007134:	2b00      	cmp	r3, #0
 8007136:	d005      	beq.n	8007144 <USB_SetCurrentMode+0x84>
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	2b31      	cmp	r3, #49	; 0x31
 800713c:	d9f0      	bls.n	8007120 <USB_SetCurrentMode+0x60>
 800713e:	e001      	b.n	8007144 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007140:	2301      	movs	r3, #1
 8007142:	e005      	b.n	8007150 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	2b32      	cmp	r3, #50	; 0x32
 8007148:	d101      	bne.n	800714e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800714a:	2301      	movs	r3, #1
 800714c:	e000      	b.n	8007150 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800714e:	2300      	movs	r3, #0
}
 8007150:	4618      	mov	r0, r3
 8007152:	3710      	adds	r7, #16
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}

08007158 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007158:	b084      	sub	sp, #16
 800715a:	b580      	push	{r7, lr}
 800715c:	b086      	sub	sp, #24
 800715e:	af00      	add	r7, sp, #0
 8007160:	6078      	str	r0, [r7, #4]
 8007162:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007166:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800716a:	2300      	movs	r3, #0
 800716c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007172:	2300      	movs	r3, #0
 8007174:	613b      	str	r3, [r7, #16]
 8007176:	e009      	b.n	800718c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007178:	687a      	ldr	r2, [r7, #4]
 800717a:	693b      	ldr	r3, [r7, #16]
 800717c:	3340      	adds	r3, #64	; 0x40
 800717e:	009b      	lsls	r3, r3, #2
 8007180:	4413      	add	r3, r2
 8007182:	2200      	movs	r2, #0
 8007184:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007186:	693b      	ldr	r3, [r7, #16]
 8007188:	3301      	adds	r3, #1
 800718a:	613b      	str	r3, [r7, #16]
 800718c:	693b      	ldr	r3, [r7, #16]
 800718e:	2b0e      	cmp	r3, #14
 8007190:	d9f2      	bls.n	8007178 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007192:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007194:	2b00      	cmp	r3, #0
 8007196:	d11c      	bne.n	80071d2 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800719e:	685b      	ldr	r3, [r3, #4]
 80071a0:	68fa      	ldr	r2, [r7, #12]
 80071a2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80071a6:	f043 0302 	orr.w	r3, r3, #2
 80071aa:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071b0:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	601a      	str	r2, [r3, #0]
 80071d0:	e005      	b.n	80071de <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071d6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80071e4:	461a      	mov	r2, r3
 80071e6:	2300      	movs	r3, #0
 80071e8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071f0:	4619      	mov	r1, r3
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071f8:	461a      	mov	r2, r3
 80071fa:	680b      	ldr	r3, [r1, #0]
 80071fc:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80071fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007200:	2b01      	cmp	r3, #1
 8007202:	d10c      	bne.n	800721e <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007204:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007206:	2b00      	cmp	r3, #0
 8007208:	d104      	bne.n	8007214 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800720a:	2100      	movs	r1, #0
 800720c:	6878      	ldr	r0, [r7, #4]
 800720e:	f000 f965 	bl	80074dc <USB_SetDevSpeed>
 8007212:	e008      	b.n	8007226 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007214:	2101      	movs	r1, #1
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f000 f960 	bl	80074dc <USB_SetDevSpeed>
 800721c:	e003      	b.n	8007226 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800721e:	2103      	movs	r1, #3
 8007220:	6878      	ldr	r0, [r7, #4]
 8007222:	f000 f95b 	bl	80074dc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007226:	2110      	movs	r1, #16
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	f000 f8f3 	bl	8007414 <USB_FlushTxFifo>
 800722e:	4603      	mov	r3, r0
 8007230:	2b00      	cmp	r3, #0
 8007232:	d001      	beq.n	8007238 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8007234:	2301      	movs	r3, #1
 8007236:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007238:	6878      	ldr	r0, [r7, #4]
 800723a:	f000 f91f 	bl	800747c <USB_FlushRxFifo>
 800723e:	4603      	mov	r3, r0
 8007240:	2b00      	cmp	r3, #0
 8007242:	d001      	beq.n	8007248 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8007244:	2301      	movs	r3, #1
 8007246:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800724e:	461a      	mov	r2, r3
 8007250:	2300      	movs	r3, #0
 8007252:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800725a:	461a      	mov	r2, r3
 800725c:	2300      	movs	r3, #0
 800725e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007266:	461a      	mov	r2, r3
 8007268:	2300      	movs	r3, #0
 800726a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800726c:	2300      	movs	r3, #0
 800726e:	613b      	str	r3, [r7, #16]
 8007270:	e043      	b.n	80072fa <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007272:	693b      	ldr	r3, [r7, #16]
 8007274:	015a      	lsls	r2, r3, #5
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	4413      	add	r3, r2
 800727a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007284:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007288:	d118      	bne.n	80072bc <USB_DevInit+0x164>
    {
      if (i == 0U)
 800728a:	693b      	ldr	r3, [r7, #16]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d10a      	bne.n	80072a6 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007290:	693b      	ldr	r3, [r7, #16]
 8007292:	015a      	lsls	r2, r3, #5
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	4413      	add	r3, r2
 8007298:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800729c:	461a      	mov	r2, r3
 800729e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80072a2:	6013      	str	r3, [r2, #0]
 80072a4:	e013      	b.n	80072ce <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80072a6:	693b      	ldr	r3, [r7, #16]
 80072a8:	015a      	lsls	r2, r3, #5
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	4413      	add	r3, r2
 80072ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072b2:	461a      	mov	r2, r3
 80072b4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80072b8:	6013      	str	r3, [r2, #0]
 80072ba:	e008      	b.n	80072ce <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80072bc:	693b      	ldr	r3, [r7, #16]
 80072be:	015a      	lsls	r2, r3, #5
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	4413      	add	r3, r2
 80072c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072c8:	461a      	mov	r2, r3
 80072ca:	2300      	movs	r3, #0
 80072cc:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80072ce:	693b      	ldr	r3, [r7, #16]
 80072d0:	015a      	lsls	r2, r3, #5
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	4413      	add	r3, r2
 80072d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072da:	461a      	mov	r2, r3
 80072dc:	2300      	movs	r3, #0
 80072de:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80072e0:	693b      	ldr	r3, [r7, #16]
 80072e2:	015a      	lsls	r2, r3, #5
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	4413      	add	r3, r2
 80072e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072ec:	461a      	mov	r2, r3
 80072ee:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80072f2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80072f4:	693b      	ldr	r3, [r7, #16]
 80072f6:	3301      	adds	r3, #1
 80072f8:	613b      	str	r3, [r7, #16]
 80072fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072fc:	693a      	ldr	r2, [r7, #16]
 80072fe:	429a      	cmp	r2, r3
 8007300:	d3b7      	bcc.n	8007272 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007302:	2300      	movs	r3, #0
 8007304:	613b      	str	r3, [r7, #16]
 8007306:	e043      	b.n	8007390 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007308:	693b      	ldr	r3, [r7, #16]
 800730a:	015a      	lsls	r2, r3, #5
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	4413      	add	r3, r2
 8007310:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800731a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800731e:	d118      	bne.n	8007352 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8007320:	693b      	ldr	r3, [r7, #16]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d10a      	bne.n	800733c <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007326:	693b      	ldr	r3, [r7, #16]
 8007328:	015a      	lsls	r2, r3, #5
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	4413      	add	r3, r2
 800732e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007332:	461a      	mov	r2, r3
 8007334:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007338:	6013      	str	r3, [r2, #0]
 800733a:	e013      	b.n	8007364 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800733c:	693b      	ldr	r3, [r7, #16]
 800733e:	015a      	lsls	r2, r3, #5
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	4413      	add	r3, r2
 8007344:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007348:	461a      	mov	r2, r3
 800734a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800734e:	6013      	str	r3, [r2, #0]
 8007350:	e008      	b.n	8007364 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007352:	693b      	ldr	r3, [r7, #16]
 8007354:	015a      	lsls	r2, r3, #5
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	4413      	add	r3, r2
 800735a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800735e:	461a      	mov	r2, r3
 8007360:	2300      	movs	r3, #0
 8007362:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007364:	693b      	ldr	r3, [r7, #16]
 8007366:	015a      	lsls	r2, r3, #5
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	4413      	add	r3, r2
 800736c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007370:	461a      	mov	r2, r3
 8007372:	2300      	movs	r3, #0
 8007374:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007376:	693b      	ldr	r3, [r7, #16]
 8007378:	015a      	lsls	r2, r3, #5
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	4413      	add	r3, r2
 800737e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007382:	461a      	mov	r2, r3
 8007384:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007388:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800738a:	693b      	ldr	r3, [r7, #16]
 800738c:	3301      	adds	r3, #1
 800738e:	613b      	str	r3, [r7, #16]
 8007390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007392:	693a      	ldr	r2, [r7, #16]
 8007394:	429a      	cmp	r2, r3
 8007396:	d3b7      	bcc.n	8007308 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800739e:	691b      	ldr	r3, [r3, #16]
 80073a0:	68fa      	ldr	r2, [r7, #12]
 80073a2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80073a6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073aa:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2200      	movs	r2, #0
 80073b0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80073b8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80073ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d105      	bne.n	80073cc <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	699b      	ldr	r3, [r3, #24]
 80073c4:	f043 0210 	orr.w	r2, r3, #16
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	699a      	ldr	r2, [r3, #24]
 80073d0:	4b0e      	ldr	r3, [pc, #56]	; (800740c <USB_DevInit+0x2b4>)
 80073d2:	4313      	orrs	r3, r2
 80073d4:	687a      	ldr	r2, [r7, #4]
 80073d6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80073d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d005      	beq.n	80073ea <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	699b      	ldr	r3, [r3, #24]
 80073e2:	f043 0208 	orr.w	r2, r3, #8
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80073ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073ec:	2b01      	cmp	r3, #1
 80073ee:	d105      	bne.n	80073fc <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	699a      	ldr	r2, [r3, #24]
 80073f4:	4b06      	ldr	r3, [pc, #24]	; (8007410 <USB_DevInit+0x2b8>)
 80073f6:	4313      	orrs	r3, r2
 80073f8:	687a      	ldr	r2, [r7, #4]
 80073fa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80073fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80073fe:	4618      	mov	r0, r3
 8007400:	3718      	adds	r7, #24
 8007402:	46bd      	mov	sp, r7
 8007404:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007408:	b004      	add	sp, #16
 800740a:	4770      	bx	lr
 800740c:	803c3800 	.word	0x803c3800
 8007410:	40000004 	.word	0x40000004

08007414 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007414:	b480      	push	{r7}
 8007416:	b085      	sub	sp, #20
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
 800741c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800741e:	2300      	movs	r3, #0
 8007420:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	3301      	adds	r3, #1
 8007426:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	4a13      	ldr	r2, [pc, #76]	; (8007478 <USB_FlushTxFifo+0x64>)
 800742c:	4293      	cmp	r3, r2
 800742e:	d901      	bls.n	8007434 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007430:	2303      	movs	r3, #3
 8007432:	e01b      	b.n	800746c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	691b      	ldr	r3, [r3, #16]
 8007438:	2b00      	cmp	r3, #0
 800743a:	daf2      	bge.n	8007422 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800743c:	2300      	movs	r3, #0
 800743e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	019b      	lsls	r3, r3, #6
 8007444:	f043 0220 	orr.w	r2, r3, #32
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	3301      	adds	r3, #1
 8007450:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	4a08      	ldr	r2, [pc, #32]	; (8007478 <USB_FlushTxFifo+0x64>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d901      	bls.n	800745e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800745a:	2303      	movs	r3, #3
 800745c:	e006      	b.n	800746c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	691b      	ldr	r3, [r3, #16]
 8007462:	f003 0320 	and.w	r3, r3, #32
 8007466:	2b20      	cmp	r3, #32
 8007468:	d0f0      	beq.n	800744c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800746a:	2300      	movs	r3, #0
}
 800746c:	4618      	mov	r0, r3
 800746e:	3714      	adds	r7, #20
 8007470:	46bd      	mov	sp, r7
 8007472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007476:	4770      	bx	lr
 8007478:	00030d40 	.word	0x00030d40

0800747c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800747c:	b480      	push	{r7}
 800747e:	b085      	sub	sp, #20
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007484:	2300      	movs	r3, #0
 8007486:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	3301      	adds	r3, #1
 800748c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	4a11      	ldr	r2, [pc, #68]	; (80074d8 <USB_FlushRxFifo+0x5c>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d901      	bls.n	800749a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007496:	2303      	movs	r3, #3
 8007498:	e018      	b.n	80074cc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	691b      	ldr	r3, [r3, #16]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	daf2      	bge.n	8007488 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80074a2:	2300      	movs	r3, #0
 80074a4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2210      	movs	r2, #16
 80074aa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	3301      	adds	r3, #1
 80074b0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	4a08      	ldr	r2, [pc, #32]	; (80074d8 <USB_FlushRxFifo+0x5c>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d901      	bls.n	80074be <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80074ba:	2303      	movs	r3, #3
 80074bc:	e006      	b.n	80074cc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	691b      	ldr	r3, [r3, #16]
 80074c2:	f003 0310 	and.w	r3, r3, #16
 80074c6:	2b10      	cmp	r3, #16
 80074c8:	d0f0      	beq.n	80074ac <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80074ca:	2300      	movs	r3, #0
}
 80074cc:	4618      	mov	r0, r3
 80074ce:	3714      	adds	r7, #20
 80074d0:	46bd      	mov	sp, r7
 80074d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d6:	4770      	bx	lr
 80074d8:	00030d40 	.word	0x00030d40

080074dc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80074dc:	b480      	push	{r7}
 80074de:	b085      	sub	sp, #20
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
 80074e4:	460b      	mov	r3, r1
 80074e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074f2:	681a      	ldr	r2, [r3, #0]
 80074f4:	78fb      	ldrb	r3, [r7, #3]
 80074f6:	68f9      	ldr	r1, [r7, #12]
 80074f8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80074fc:	4313      	orrs	r3, r2
 80074fe:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007500:	2300      	movs	r3, #0
}
 8007502:	4618      	mov	r0, r3
 8007504:	3714      	adds	r7, #20
 8007506:	46bd      	mov	sp, r7
 8007508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750c:	4770      	bx	lr

0800750e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800750e:	b480      	push	{r7}
 8007510:	b087      	sub	sp, #28
 8007512:	af00      	add	r7, sp, #0
 8007514:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800751a:	693b      	ldr	r3, [r7, #16]
 800751c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007520:	689b      	ldr	r3, [r3, #8]
 8007522:	f003 0306 	and.w	r3, r3, #6
 8007526:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d102      	bne.n	8007534 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800752e:	2300      	movs	r3, #0
 8007530:	75fb      	strb	r3, [r7, #23]
 8007532:	e00a      	b.n	800754a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	2b02      	cmp	r3, #2
 8007538:	d002      	beq.n	8007540 <USB_GetDevSpeed+0x32>
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	2b06      	cmp	r3, #6
 800753e:	d102      	bne.n	8007546 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007540:	2302      	movs	r3, #2
 8007542:	75fb      	strb	r3, [r7, #23]
 8007544:	e001      	b.n	800754a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007546:	230f      	movs	r3, #15
 8007548:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800754a:	7dfb      	ldrb	r3, [r7, #23]
}
 800754c:	4618      	mov	r0, r3
 800754e:	371c      	adds	r7, #28
 8007550:	46bd      	mov	sp, r7
 8007552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007556:	4770      	bx	lr

08007558 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007558:	b480      	push	{r7}
 800755a:	b085      	sub	sp, #20
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
 8007560:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	781b      	ldrb	r3, [r3, #0]
 800756a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	785b      	ldrb	r3, [r3, #1]
 8007570:	2b01      	cmp	r3, #1
 8007572:	d139      	bne.n	80075e8 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800757a:	69da      	ldr	r2, [r3, #28]
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	781b      	ldrb	r3, [r3, #0]
 8007580:	f003 030f 	and.w	r3, r3, #15
 8007584:	2101      	movs	r1, #1
 8007586:	fa01 f303 	lsl.w	r3, r1, r3
 800758a:	b29b      	uxth	r3, r3
 800758c:	68f9      	ldr	r1, [r7, #12]
 800758e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007592:	4313      	orrs	r3, r2
 8007594:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007596:	68bb      	ldr	r3, [r7, #8]
 8007598:	015a      	lsls	r2, r3, #5
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	4413      	add	r3, r2
 800759e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d153      	bne.n	8007654 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	015a      	lsls	r2, r3, #5
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	4413      	add	r3, r2
 80075b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075b8:	681a      	ldr	r2, [r3, #0]
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	68db      	ldr	r3, [r3, #12]
 80075be:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	791b      	ldrb	r3, [r3, #4]
 80075c6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80075c8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	059b      	lsls	r3, r3, #22
 80075ce:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80075d0:	431a      	orrs	r2, r3
 80075d2:	68bb      	ldr	r3, [r7, #8]
 80075d4:	0159      	lsls	r1, r3, #5
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	440b      	add	r3, r1
 80075da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075de:	4619      	mov	r1, r3
 80075e0:	4b20      	ldr	r3, [pc, #128]	; (8007664 <USB_ActivateEndpoint+0x10c>)
 80075e2:	4313      	orrs	r3, r2
 80075e4:	600b      	str	r3, [r1, #0]
 80075e6:	e035      	b.n	8007654 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075ee:	69da      	ldr	r2, [r3, #28]
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	781b      	ldrb	r3, [r3, #0]
 80075f4:	f003 030f 	and.w	r3, r3, #15
 80075f8:	2101      	movs	r1, #1
 80075fa:	fa01 f303 	lsl.w	r3, r1, r3
 80075fe:	041b      	lsls	r3, r3, #16
 8007600:	68f9      	ldr	r1, [r7, #12]
 8007602:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007606:	4313      	orrs	r3, r2
 8007608:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	015a      	lsls	r2, r3, #5
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	4413      	add	r3, r2
 8007612:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800761c:	2b00      	cmp	r3, #0
 800761e:	d119      	bne.n	8007654 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	015a      	lsls	r2, r3, #5
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	4413      	add	r3, r2
 8007628:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800762c:	681a      	ldr	r2, [r3, #0]
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	68db      	ldr	r3, [r3, #12]
 8007632:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	791b      	ldrb	r3, [r3, #4]
 800763a:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800763c:	430b      	orrs	r3, r1
 800763e:	431a      	orrs	r2, r3
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	0159      	lsls	r1, r3, #5
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	440b      	add	r3, r1
 8007648:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800764c:	4619      	mov	r1, r3
 800764e:	4b05      	ldr	r3, [pc, #20]	; (8007664 <USB_ActivateEndpoint+0x10c>)
 8007650:	4313      	orrs	r3, r2
 8007652:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007654:	2300      	movs	r3, #0
}
 8007656:	4618      	mov	r0, r3
 8007658:	3714      	adds	r7, #20
 800765a:	46bd      	mov	sp, r7
 800765c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007660:	4770      	bx	lr
 8007662:	bf00      	nop
 8007664:	10008000 	.word	0x10008000

08007668 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007668:	b480      	push	{r7}
 800766a:	b085      	sub	sp, #20
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
 8007670:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	781b      	ldrb	r3, [r3, #0]
 800767a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	785b      	ldrb	r3, [r3, #1]
 8007680:	2b01      	cmp	r3, #1
 8007682:	d161      	bne.n	8007748 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	015a      	lsls	r2, r3, #5
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	4413      	add	r3, r2
 800768c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007696:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800769a:	d11f      	bne.n	80076dc <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	015a      	lsls	r2, r3, #5
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	4413      	add	r3, r2
 80076a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	68ba      	ldr	r2, [r7, #8]
 80076ac:	0151      	lsls	r1, r2, #5
 80076ae:	68fa      	ldr	r2, [r7, #12]
 80076b0:	440a      	add	r2, r1
 80076b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80076b6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80076ba:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	015a      	lsls	r2, r3, #5
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	4413      	add	r3, r2
 80076c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	68ba      	ldr	r2, [r7, #8]
 80076cc:	0151      	lsls	r1, r2, #5
 80076ce:	68fa      	ldr	r2, [r7, #12]
 80076d0:	440a      	add	r2, r1
 80076d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80076d6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80076da:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	781b      	ldrb	r3, [r3, #0]
 80076e8:	f003 030f 	and.w	r3, r3, #15
 80076ec:	2101      	movs	r1, #1
 80076ee:	fa01 f303 	lsl.w	r3, r1, r3
 80076f2:	b29b      	uxth	r3, r3
 80076f4:	43db      	mvns	r3, r3
 80076f6:	68f9      	ldr	r1, [r7, #12]
 80076f8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80076fc:	4013      	ands	r3, r2
 80076fe:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007706:	69da      	ldr	r2, [r3, #28]
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	781b      	ldrb	r3, [r3, #0]
 800770c:	f003 030f 	and.w	r3, r3, #15
 8007710:	2101      	movs	r1, #1
 8007712:	fa01 f303 	lsl.w	r3, r1, r3
 8007716:	b29b      	uxth	r3, r3
 8007718:	43db      	mvns	r3, r3
 800771a:	68f9      	ldr	r1, [r7, #12]
 800771c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007720:	4013      	ands	r3, r2
 8007722:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007724:	68bb      	ldr	r3, [r7, #8]
 8007726:	015a      	lsls	r2, r3, #5
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	4413      	add	r3, r2
 800772c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007730:	681a      	ldr	r2, [r3, #0]
 8007732:	68bb      	ldr	r3, [r7, #8]
 8007734:	0159      	lsls	r1, r3, #5
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	440b      	add	r3, r1
 800773a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800773e:	4619      	mov	r1, r3
 8007740:	4b35      	ldr	r3, [pc, #212]	; (8007818 <USB_DeactivateEndpoint+0x1b0>)
 8007742:	4013      	ands	r3, r2
 8007744:	600b      	str	r3, [r1, #0]
 8007746:	e060      	b.n	800780a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	015a      	lsls	r2, r3, #5
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	4413      	add	r3, r2
 8007750:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800775a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800775e:	d11f      	bne.n	80077a0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007760:	68bb      	ldr	r3, [r7, #8]
 8007762:	015a      	lsls	r2, r3, #5
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	4413      	add	r3, r2
 8007768:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	68ba      	ldr	r2, [r7, #8]
 8007770:	0151      	lsls	r1, r2, #5
 8007772:	68fa      	ldr	r2, [r7, #12]
 8007774:	440a      	add	r2, r1
 8007776:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800777a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800777e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	015a      	lsls	r2, r3, #5
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	4413      	add	r3, r2
 8007788:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	68ba      	ldr	r2, [r7, #8]
 8007790:	0151      	lsls	r1, r2, #5
 8007792:	68fa      	ldr	r2, [r7, #12]
 8007794:	440a      	add	r2, r1
 8007796:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800779a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800779e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80077a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	781b      	ldrb	r3, [r3, #0]
 80077ac:	f003 030f 	and.w	r3, r3, #15
 80077b0:	2101      	movs	r1, #1
 80077b2:	fa01 f303 	lsl.w	r3, r1, r3
 80077b6:	041b      	lsls	r3, r3, #16
 80077b8:	43db      	mvns	r3, r3
 80077ba:	68f9      	ldr	r1, [r7, #12]
 80077bc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80077c0:	4013      	ands	r3, r2
 80077c2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80077ca:	69da      	ldr	r2, [r3, #28]
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	781b      	ldrb	r3, [r3, #0]
 80077d0:	f003 030f 	and.w	r3, r3, #15
 80077d4:	2101      	movs	r1, #1
 80077d6:	fa01 f303 	lsl.w	r3, r1, r3
 80077da:	041b      	lsls	r3, r3, #16
 80077dc:	43db      	mvns	r3, r3
 80077de:	68f9      	ldr	r1, [r7, #12]
 80077e0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80077e4:	4013      	ands	r3, r2
 80077e6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80077e8:	68bb      	ldr	r3, [r7, #8]
 80077ea:	015a      	lsls	r2, r3, #5
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	4413      	add	r3, r2
 80077f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077f4:	681a      	ldr	r2, [r3, #0]
 80077f6:	68bb      	ldr	r3, [r7, #8]
 80077f8:	0159      	lsls	r1, r3, #5
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	440b      	add	r3, r1
 80077fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007802:	4619      	mov	r1, r3
 8007804:	4b05      	ldr	r3, [pc, #20]	; (800781c <USB_DeactivateEndpoint+0x1b4>)
 8007806:	4013      	ands	r3, r2
 8007808:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800780a:	2300      	movs	r3, #0
}
 800780c:	4618      	mov	r0, r3
 800780e:	3714      	adds	r7, #20
 8007810:	46bd      	mov	sp, r7
 8007812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007816:	4770      	bx	lr
 8007818:	ec337800 	.word	0xec337800
 800781c:	eff37800 	.word	0xeff37800

08007820 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b08a      	sub	sp, #40	; 0x28
 8007824:	af02      	add	r7, sp, #8
 8007826:	60f8      	str	r0, [r7, #12]
 8007828:	60b9      	str	r1, [r7, #8]
 800782a:	4613      	mov	r3, r2
 800782c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	781b      	ldrb	r3, [r3, #0]
 8007836:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	785b      	ldrb	r3, [r3, #1]
 800783c:	2b01      	cmp	r3, #1
 800783e:	f040 8163 	bne.w	8007b08 <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007842:	68bb      	ldr	r3, [r7, #8]
 8007844:	699b      	ldr	r3, [r3, #24]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d132      	bne.n	80078b0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800784a:	69bb      	ldr	r3, [r7, #24]
 800784c:	015a      	lsls	r2, r3, #5
 800784e:	69fb      	ldr	r3, [r7, #28]
 8007850:	4413      	add	r3, r2
 8007852:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007856:	691a      	ldr	r2, [r3, #16]
 8007858:	69bb      	ldr	r3, [r7, #24]
 800785a:	0159      	lsls	r1, r3, #5
 800785c:	69fb      	ldr	r3, [r7, #28]
 800785e:	440b      	add	r3, r1
 8007860:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007864:	4619      	mov	r1, r3
 8007866:	4ba5      	ldr	r3, [pc, #660]	; (8007afc <USB_EPStartXfer+0x2dc>)
 8007868:	4013      	ands	r3, r2
 800786a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800786c:	69bb      	ldr	r3, [r7, #24]
 800786e:	015a      	lsls	r2, r3, #5
 8007870:	69fb      	ldr	r3, [r7, #28]
 8007872:	4413      	add	r3, r2
 8007874:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007878:	691b      	ldr	r3, [r3, #16]
 800787a:	69ba      	ldr	r2, [r7, #24]
 800787c:	0151      	lsls	r1, r2, #5
 800787e:	69fa      	ldr	r2, [r7, #28]
 8007880:	440a      	add	r2, r1
 8007882:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007886:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800788a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800788c:	69bb      	ldr	r3, [r7, #24]
 800788e:	015a      	lsls	r2, r3, #5
 8007890:	69fb      	ldr	r3, [r7, #28]
 8007892:	4413      	add	r3, r2
 8007894:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007898:	691a      	ldr	r2, [r3, #16]
 800789a:	69bb      	ldr	r3, [r7, #24]
 800789c:	0159      	lsls	r1, r3, #5
 800789e:	69fb      	ldr	r3, [r7, #28]
 80078a0:	440b      	add	r3, r1
 80078a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078a6:	4619      	mov	r1, r3
 80078a8:	4b95      	ldr	r3, [pc, #596]	; (8007b00 <USB_EPStartXfer+0x2e0>)
 80078aa:	4013      	ands	r3, r2
 80078ac:	610b      	str	r3, [r1, #16]
 80078ae:	e074      	b.n	800799a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80078b0:	69bb      	ldr	r3, [r7, #24]
 80078b2:	015a      	lsls	r2, r3, #5
 80078b4:	69fb      	ldr	r3, [r7, #28]
 80078b6:	4413      	add	r3, r2
 80078b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078bc:	691a      	ldr	r2, [r3, #16]
 80078be:	69bb      	ldr	r3, [r7, #24]
 80078c0:	0159      	lsls	r1, r3, #5
 80078c2:	69fb      	ldr	r3, [r7, #28]
 80078c4:	440b      	add	r3, r1
 80078c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078ca:	4619      	mov	r1, r3
 80078cc:	4b8c      	ldr	r3, [pc, #560]	; (8007b00 <USB_EPStartXfer+0x2e0>)
 80078ce:	4013      	ands	r3, r2
 80078d0:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80078d2:	69bb      	ldr	r3, [r7, #24]
 80078d4:	015a      	lsls	r2, r3, #5
 80078d6:	69fb      	ldr	r3, [r7, #28]
 80078d8:	4413      	add	r3, r2
 80078da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078de:	691a      	ldr	r2, [r3, #16]
 80078e0:	69bb      	ldr	r3, [r7, #24]
 80078e2:	0159      	lsls	r1, r3, #5
 80078e4:	69fb      	ldr	r3, [r7, #28]
 80078e6:	440b      	add	r3, r1
 80078e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078ec:	4619      	mov	r1, r3
 80078ee:	4b83      	ldr	r3, [pc, #524]	; (8007afc <USB_EPStartXfer+0x2dc>)
 80078f0:	4013      	ands	r3, r2
 80078f2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80078f4:	69bb      	ldr	r3, [r7, #24]
 80078f6:	015a      	lsls	r2, r3, #5
 80078f8:	69fb      	ldr	r3, [r7, #28]
 80078fa:	4413      	add	r3, r2
 80078fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007900:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	6999      	ldr	r1, [r3, #24]
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	68db      	ldr	r3, [r3, #12]
 800790a:	440b      	add	r3, r1
 800790c:	1e59      	subs	r1, r3, #1
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	68db      	ldr	r3, [r3, #12]
 8007912:	fbb1 f3f3 	udiv	r3, r1, r3
 8007916:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007918:	4b7a      	ldr	r3, [pc, #488]	; (8007b04 <USB_EPStartXfer+0x2e4>)
 800791a:	400b      	ands	r3, r1
 800791c:	69b9      	ldr	r1, [r7, #24]
 800791e:	0148      	lsls	r0, r1, #5
 8007920:	69f9      	ldr	r1, [r7, #28]
 8007922:	4401      	add	r1, r0
 8007924:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007928:	4313      	orrs	r3, r2
 800792a:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800792c:	69bb      	ldr	r3, [r7, #24]
 800792e:	015a      	lsls	r2, r3, #5
 8007930:	69fb      	ldr	r3, [r7, #28]
 8007932:	4413      	add	r3, r2
 8007934:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007938:	691a      	ldr	r2, [r3, #16]
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	699b      	ldr	r3, [r3, #24]
 800793e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007942:	69b9      	ldr	r1, [r7, #24]
 8007944:	0148      	lsls	r0, r1, #5
 8007946:	69f9      	ldr	r1, [r7, #28]
 8007948:	4401      	add	r1, r0
 800794a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800794e:	4313      	orrs	r3, r2
 8007950:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	791b      	ldrb	r3, [r3, #4]
 8007956:	2b01      	cmp	r3, #1
 8007958:	d11f      	bne.n	800799a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800795a:	69bb      	ldr	r3, [r7, #24]
 800795c:	015a      	lsls	r2, r3, #5
 800795e:	69fb      	ldr	r3, [r7, #28]
 8007960:	4413      	add	r3, r2
 8007962:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007966:	691b      	ldr	r3, [r3, #16]
 8007968:	69ba      	ldr	r2, [r7, #24]
 800796a:	0151      	lsls	r1, r2, #5
 800796c:	69fa      	ldr	r2, [r7, #28]
 800796e:	440a      	add	r2, r1
 8007970:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007974:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8007978:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800797a:	69bb      	ldr	r3, [r7, #24]
 800797c:	015a      	lsls	r2, r3, #5
 800797e:	69fb      	ldr	r3, [r7, #28]
 8007980:	4413      	add	r3, r2
 8007982:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007986:	691b      	ldr	r3, [r3, #16]
 8007988:	69ba      	ldr	r2, [r7, #24]
 800798a:	0151      	lsls	r1, r2, #5
 800798c:	69fa      	ldr	r2, [r7, #28]
 800798e:	440a      	add	r2, r1
 8007990:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007994:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007998:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800799a:	79fb      	ldrb	r3, [r7, #7]
 800799c:	2b01      	cmp	r3, #1
 800799e:	d14b      	bne.n	8007a38 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	695b      	ldr	r3, [r3, #20]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d009      	beq.n	80079bc <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80079a8:	69bb      	ldr	r3, [r7, #24]
 80079aa:	015a      	lsls	r2, r3, #5
 80079ac:	69fb      	ldr	r3, [r7, #28]
 80079ae:	4413      	add	r3, r2
 80079b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079b4:	461a      	mov	r2, r3
 80079b6:	68bb      	ldr	r3, [r7, #8]
 80079b8:	695b      	ldr	r3, [r3, #20]
 80079ba:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	791b      	ldrb	r3, [r3, #4]
 80079c0:	2b01      	cmp	r3, #1
 80079c2:	d128      	bne.n	8007a16 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80079c4:	69fb      	ldr	r3, [r7, #28]
 80079c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079ca:	689b      	ldr	r3, [r3, #8]
 80079cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d110      	bne.n	80079f6 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80079d4:	69bb      	ldr	r3, [r7, #24]
 80079d6:	015a      	lsls	r2, r3, #5
 80079d8:	69fb      	ldr	r3, [r7, #28]
 80079da:	4413      	add	r3, r2
 80079dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	69ba      	ldr	r2, [r7, #24]
 80079e4:	0151      	lsls	r1, r2, #5
 80079e6:	69fa      	ldr	r2, [r7, #28]
 80079e8:	440a      	add	r2, r1
 80079ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80079ee:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80079f2:	6013      	str	r3, [r2, #0]
 80079f4:	e00f      	b.n	8007a16 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80079f6:	69bb      	ldr	r3, [r7, #24]
 80079f8:	015a      	lsls	r2, r3, #5
 80079fa:	69fb      	ldr	r3, [r7, #28]
 80079fc:	4413      	add	r3, r2
 80079fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	69ba      	ldr	r2, [r7, #24]
 8007a06:	0151      	lsls	r1, r2, #5
 8007a08:	69fa      	ldr	r2, [r7, #28]
 8007a0a:	440a      	add	r2, r1
 8007a0c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a14:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007a16:	69bb      	ldr	r3, [r7, #24]
 8007a18:	015a      	lsls	r2, r3, #5
 8007a1a:	69fb      	ldr	r3, [r7, #28]
 8007a1c:	4413      	add	r3, r2
 8007a1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	69ba      	ldr	r2, [r7, #24]
 8007a26:	0151      	lsls	r1, r2, #5
 8007a28:	69fa      	ldr	r2, [r7, #28]
 8007a2a:	440a      	add	r2, r1
 8007a2c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a30:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007a34:	6013      	str	r3, [r2, #0]
 8007a36:	e137      	b.n	8007ca8 <USB_EPStartXfer+0x488>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007a38:	69bb      	ldr	r3, [r7, #24]
 8007a3a:	015a      	lsls	r2, r3, #5
 8007a3c:	69fb      	ldr	r3, [r7, #28]
 8007a3e:	4413      	add	r3, r2
 8007a40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	69ba      	ldr	r2, [r7, #24]
 8007a48:	0151      	lsls	r1, r2, #5
 8007a4a:	69fa      	ldr	r2, [r7, #28]
 8007a4c:	440a      	add	r2, r1
 8007a4e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a52:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007a56:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	791b      	ldrb	r3, [r3, #4]
 8007a5c:	2b01      	cmp	r3, #1
 8007a5e:	d015      	beq.n	8007a8c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	699b      	ldr	r3, [r3, #24]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	f000 811f 	beq.w	8007ca8 <USB_EPStartXfer+0x488>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007a6a:	69fb      	ldr	r3, [r7, #28]
 8007a6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a72:	68bb      	ldr	r3, [r7, #8]
 8007a74:	781b      	ldrb	r3, [r3, #0]
 8007a76:	f003 030f 	and.w	r3, r3, #15
 8007a7a:	2101      	movs	r1, #1
 8007a7c:	fa01 f303 	lsl.w	r3, r1, r3
 8007a80:	69f9      	ldr	r1, [r7, #28]
 8007a82:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007a86:	4313      	orrs	r3, r2
 8007a88:	634b      	str	r3, [r1, #52]	; 0x34
 8007a8a:	e10d      	b.n	8007ca8 <USB_EPStartXfer+0x488>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007a8c:	69fb      	ldr	r3, [r7, #28]
 8007a8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a92:	689b      	ldr	r3, [r3, #8]
 8007a94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d110      	bne.n	8007abe <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007a9c:	69bb      	ldr	r3, [r7, #24]
 8007a9e:	015a      	lsls	r2, r3, #5
 8007aa0:	69fb      	ldr	r3, [r7, #28]
 8007aa2:	4413      	add	r3, r2
 8007aa4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	69ba      	ldr	r2, [r7, #24]
 8007aac:	0151      	lsls	r1, r2, #5
 8007aae:	69fa      	ldr	r2, [r7, #28]
 8007ab0:	440a      	add	r2, r1
 8007ab2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ab6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007aba:	6013      	str	r3, [r2, #0]
 8007abc:	e00f      	b.n	8007ade <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007abe:	69bb      	ldr	r3, [r7, #24]
 8007ac0:	015a      	lsls	r2, r3, #5
 8007ac2:	69fb      	ldr	r3, [r7, #28]
 8007ac4:	4413      	add	r3, r2
 8007ac6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	69ba      	ldr	r2, [r7, #24]
 8007ace:	0151      	lsls	r1, r2, #5
 8007ad0:	69fa      	ldr	r2, [r7, #28]
 8007ad2:	440a      	add	r2, r1
 8007ad4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ad8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007adc:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007ade:	68bb      	ldr	r3, [r7, #8]
 8007ae0:	6919      	ldr	r1, [r3, #16]
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	781a      	ldrb	r2, [r3, #0]
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	699b      	ldr	r3, [r3, #24]
 8007aea:	b298      	uxth	r0, r3
 8007aec:	79fb      	ldrb	r3, [r7, #7]
 8007aee:	9300      	str	r3, [sp, #0]
 8007af0:	4603      	mov	r3, r0
 8007af2:	68f8      	ldr	r0, [r7, #12]
 8007af4:	f000 faea 	bl	80080cc <USB_WritePacket>
 8007af8:	e0d6      	b.n	8007ca8 <USB_EPStartXfer+0x488>
 8007afa:	bf00      	nop
 8007afc:	e007ffff 	.word	0xe007ffff
 8007b00:	fff80000 	.word	0xfff80000
 8007b04:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007b08:	69bb      	ldr	r3, [r7, #24]
 8007b0a:	015a      	lsls	r2, r3, #5
 8007b0c:	69fb      	ldr	r3, [r7, #28]
 8007b0e:	4413      	add	r3, r2
 8007b10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b14:	691a      	ldr	r2, [r3, #16]
 8007b16:	69bb      	ldr	r3, [r7, #24]
 8007b18:	0159      	lsls	r1, r3, #5
 8007b1a:	69fb      	ldr	r3, [r7, #28]
 8007b1c:	440b      	add	r3, r1
 8007b1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b22:	4619      	mov	r1, r3
 8007b24:	4b63      	ldr	r3, [pc, #396]	; (8007cb4 <USB_EPStartXfer+0x494>)
 8007b26:	4013      	ands	r3, r2
 8007b28:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007b2a:	69bb      	ldr	r3, [r7, #24]
 8007b2c:	015a      	lsls	r2, r3, #5
 8007b2e:	69fb      	ldr	r3, [r7, #28]
 8007b30:	4413      	add	r3, r2
 8007b32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b36:	691a      	ldr	r2, [r3, #16]
 8007b38:	69bb      	ldr	r3, [r7, #24]
 8007b3a:	0159      	lsls	r1, r3, #5
 8007b3c:	69fb      	ldr	r3, [r7, #28]
 8007b3e:	440b      	add	r3, r1
 8007b40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b44:	4619      	mov	r1, r3
 8007b46:	4b5c      	ldr	r3, [pc, #368]	; (8007cb8 <USB_EPStartXfer+0x498>)
 8007b48:	4013      	ands	r3, r2
 8007b4a:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	699b      	ldr	r3, [r3, #24]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d123      	bne.n	8007b9c <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007b54:	69bb      	ldr	r3, [r7, #24]
 8007b56:	015a      	lsls	r2, r3, #5
 8007b58:	69fb      	ldr	r3, [r7, #28]
 8007b5a:	4413      	add	r3, r2
 8007b5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b60:	691a      	ldr	r2, [r3, #16]
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	68db      	ldr	r3, [r3, #12]
 8007b66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b6a:	69b9      	ldr	r1, [r7, #24]
 8007b6c:	0148      	lsls	r0, r1, #5
 8007b6e:	69f9      	ldr	r1, [r7, #28]
 8007b70:	4401      	add	r1, r0
 8007b72:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007b76:	4313      	orrs	r3, r2
 8007b78:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007b7a:	69bb      	ldr	r3, [r7, #24]
 8007b7c:	015a      	lsls	r2, r3, #5
 8007b7e:	69fb      	ldr	r3, [r7, #28]
 8007b80:	4413      	add	r3, r2
 8007b82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b86:	691b      	ldr	r3, [r3, #16]
 8007b88:	69ba      	ldr	r2, [r7, #24]
 8007b8a:	0151      	lsls	r1, r2, #5
 8007b8c:	69fa      	ldr	r2, [r7, #28]
 8007b8e:	440a      	add	r2, r1
 8007b90:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007b94:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007b98:	6113      	str	r3, [r2, #16]
 8007b9a:	e037      	b.n	8007c0c <USB_EPStartXfer+0x3ec>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	699a      	ldr	r2, [r3, #24]
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	68db      	ldr	r3, [r3, #12]
 8007ba4:	4413      	add	r3, r2
 8007ba6:	1e5a      	subs	r2, r3, #1
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	68db      	ldr	r3, [r3, #12]
 8007bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bb0:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8007bb2:	68bb      	ldr	r3, [r7, #8]
 8007bb4:	68db      	ldr	r3, [r3, #12]
 8007bb6:	8afa      	ldrh	r2, [r7, #22]
 8007bb8:	fb03 f202 	mul.w	r2, r3, r2
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007bc0:	69bb      	ldr	r3, [r7, #24]
 8007bc2:	015a      	lsls	r2, r3, #5
 8007bc4:	69fb      	ldr	r3, [r7, #28]
 8007bc6:	4413      	add	r3, r2
 8007bc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bcc:	691a      	ldr	r2, [r3, #16]
 8007bce:	8afb      	ldrh	r3, [r7, #22]
 8007bd0:	04d9      	lsls	r1, r3, #19
 8007bd2:	4b3a      	ldr	r3, [pc, #232]	; (8007cbc <USB_EPStartXfer+0x49c>)
 8007bd4:	400b      	ands	r3, r1
 8007bd6:	69b9      	ldr	r1, [r7, #24]
 8007bd8:	0148      	lsls	r0, r1, #5
 8007bda:	69f9      	ldr	r1, [r7, #28]
 8007bdc:	4401      	add	r1, r0
 8007bde:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007be2:	4313      	orrs	r3, r2
 8007be4:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007be6:	69bb      	ldr	r3, [r7, #24]
 8007be8:	015a      	lsls	r2, r3, #5
 8007bea:	69fb      	ldr	r3, [r7, #28]
 8007bec:	4413      	add	r3, r2
 8007bee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bf2:	691a      	ldr	r2, [r3, #16]
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	69db      	ldr	r3, [r3, #28]
 8007bf8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007bfc:	69b9      	ldr	r1, [r7, #24]
 8007bfe:	0148      	lsls	r0, r1, #5
 8007c00:	69f9      	ldr	r1, [r7, #28]
 8007c02:	4401      	add	r1, r0
 8007c04:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007c08:	4313      	orrs	r3, r2
 8007c0a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007c0c:	79fb      	ldrb	r3, [r7, #7]
 8007c0e:	2b01      	cmp	r3, #1
 8007c10:	d10d      	bne.n	8007c2e <USB_EPStartXfer+0x40e>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007c12:	68bb      	ldr	r3, [r7, #8]
 8007c14:	691b      	ldr	r3, [r3, #16]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d009      	beq.n	8007c2e <USB_EPStartXfer+0x40e>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007c1a:	68bb      	ldr	r3, [r7, #8]
 8007c1c:	6919      	ldr	r1, [r3, #16]
 8007c1e:	69bb      	ldr	r3, [r7, #24]
 8007c20:	015a      	lsls	r2, r3, #5
 8007c22:	69fb      	ldr	r3, [r7, #28]
 8007c24:	4413      	add	r3, r2
 8007c26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c2a:	460a      	mov	r2, r1
 8007c2c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	791b      	ldrb	r3, [r3, #4]
 8007c32:	2b01      	cmp	r3, #1
 8007c34:	d128      	bne.n	8007c88 <USB_EPStartXfer+0x468>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007c36:	69fb      	ldr	r3, [r7, #28]
 8007c38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c3c:	689b      	ldr	r3, [r3, #8]
 8007c3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d110      	bne.n	8007c68 <USB_EPStartXfer+0x448>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007c46:	69bb      	ldr	r3, [r7, #24]
 8007c48:	015a      	lsls	r2, r3, #5
 8007c4a:	69fb      	ldr	r3, [r7, #28]
 8007c4c:	4413      	add	r3, r2
 8007c4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	69ba      	ldr	r2, [r7, #24]
 8007c56:	0151      	lsls	r1, r2, #5
 8007c58:	69fa      	ldr	r2, [r7, #28]
 8007c5a:	440a      	add	r2, r1
 8007c5c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c60:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007c64:	6013      	str	r3, [r2, #0]
 8007c66:	e00f      	b.n	8007c88 <USB_EPStartXfer+0x468>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007c68:	69bb      	ldr	r3, [r7, #24]
 8007c6a:	015a      	lsls	r2, r3, #5
 8007c6c:	69fb      	ldr	r3, [r7, #28]
 8007c6e:	4413      	add	r3, r2
 8007c70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	69ba      	ldr	r2, [r7, #24]
 8007c78:	0151      	lsls	r1, r2, #5
 8007c7a:	69fa      	ldr	r2, [r7, #28]
 8007c7c:	440a      	add	r2, r1
 8007c7e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c86:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007c88:	69bb      	ldr	r3, [r7, #24]
 8007c8a:	015a      	lsls	r2, r3, #5
 8007c8c:	69fb      	ldr	r3, [r7, #28]
 8007c8e:	4413      	add	r3, r2
 8007c90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	69ba      	ldr	r2, [r7, #24]
 8007c98:	0151      	lsls	r1, r2, #5
 8007c9a:	69fa      	ldr	r2, [r7, #28]
 8007c9c:	440a      	add	r2, r1
 8007c9e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007ca2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007ca6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007ca8:	2300      	movs	r3, #0
}
 8007caa:	4618      	mov	r0, r3
 8007cac:	3720      	adds	r7, #32
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	bd80      	pop	{r7, pc}
 8007cb2:	bf00      	nop
 8007cb4:	fff80000 	.word	0xfff80000
 8007cb8:	e007ffff 	.word	0xe007ffff
 8007cbc:	1ff80000 	.word	0x1ff80000

08007cc0 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b087      	sub	sp, #28
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	60f8      	str	r0, [r7, #12]
 8007cc8:	60b9      	str	r1, [r7, #8]
 8007cca:	4613      	mov	r3, r2
 8007ccc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	781b      	ldrb	r3, [r3, #0]
 8007cd6:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	785b      	ldrb	r3, [r3, #1]
 8007cdc:	2b01      	cmp	r3, #1
 8007cde:	f040 80ce 	bne.w	8007e7e <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007ce2:	68bb      	ldr	r3, [r7, #8]
 8007ce4:	699b      	ldr	r3, [r3, #24]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d132      	bne.n	8007d50 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007cea:	693b      	ldr	r3, [r7, #16]
 8007cec:	015a      	lsls	r2, r3, #5
 8007cee:	697b      	ldr	r3, [r7, #20]
 8007cf0:	4413      	add	r3, r2
 8007cf2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007cf6:	691a      	ldr	r2, [r3, #16]
 8007cf8:	693b      	ldr	r3, [r7, #16]
 8007cfa:	0159      	lsls	r1, r3, #5
 8007cfc:	697b      	ldr	r3, [r7, #20]
 8007cfe:	440b      	add	r3, r1
 8007d00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d04:	4619      	mov	r1, r3
 8007d06:	4b9a      	ldr	r3, [pc, #616]	; (8007f70 <USB_EP0StartXfer+0x2b0>)
 8007d08:	4013      	ands	r3, r2
 8007d0a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007d0c:	693b      	ldr	r3, [r7, #16]
 8007d0e:	015a      	lsls	r2, r3, #5
 8007d10:	697b      	ldr	r3, [r7, #20]
 8007d12:	4413      	add	r3, r2
 8007d14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d18:	691b      	ldr	r3, [r3, #16]
 8007d1a:	693a      	ldr	r2, [r7, #16]
 8007d1c:	0151      	lsls	r1, r2, #5
 8007d1e:	697a      	ldr	r2, [r7, #20]
 8007d20:	440a      	add	r2, r1
 8007d22:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d26:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007d2a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007d2c:	693b      	ldr	r3, [r7, #16]
 8007d2e:	015a      	lsls	r2, r3, #5
 8007d30:	697b      	ldr	r3, [r7, #20]
 8007d32:	4413      	add	r3, r2
 8007d34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d38:	691a      	ldr	r2, [r3, #16]
 8007d3a:	693b      	ldr	r3, [r7, #16]
 8007d3c:	0159      	lsls	r1, r3, #5
 8007d3e:	697b      	ldr	r3, [r7, #20]
 8007d40:	440b      	add	r3, r1
 8007d42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d46:	4619      	mov	r1, r3
 8007d48:	4b8a      	ldr	r3, [pc, #552]	; (8007f74 <USB_EP0StartXfer+0x2b4>)
 8007d4a:	4013      	ands	r3, r2
 8007d4c:	610b      	str	r3, [r1, #16]
 8007d4e:	e04e      	b.n	8007dee <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007d50:	693b      	ldr	r3, [r7, #16]
 8007d52:	015a      	lsls	r2, r3, #5
 8007d54:	697b      	ldr	r3, [r7, #20]
 8007d56:	4413      	add	r3, r2
 8007d58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d5c:	691a      	ldr	r2, [r3, #16]
 8007d5e:	693b      	ldr	r3, [r7, #16]
 8007d60:	0159      	lsls	r1, r3, #5
 8007d62:	697b      	ldr	r3, [r7, #20]
 8007d64:	440b      	add	r3, r1
 8007d66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d6a:	4619      	mov	r1, r3
 8007d6c:	4b81      	ldr	r3, [pc, #516]	; (8007f74 <USB_EP0StartXfer+0x2b4>)
 8007d6e:	4013      	ands	r3, r2
 8007d70:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007d72:	693b      	ldr	r3, [r7, #16]
 8007d74:	015a      	lsls	r2, r3, #5
 8007d76:	697b      	ldr	r3, [r7, #20]
 8007d78:	4413      	add	r3, r2
 8007d7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d7e:	691a      	ldr	r2, [r3, #16]
 8007d80:	693b      	ldr	r3, [r7, #16]
 8007d82:	0159      	lsls	r1, r3, #5
 8007d84:	697b      	ldr	r3, [r7, #20]
 8007d86:	440b      	add	r3, r1
 8007d88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d8c:	4619      	mov	r1, r3
 8007d8e:	4b78      	ldr	r3, [pc, #480]	; (8007f70 <USB_EP0StartXfer+0x2b0>)
 8007d90:	4013      	ands	r3, r2
 8007d92:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 8007d94:	68bb      	ldr	r3, [r7, #8]
 8007d96:	699a      	ldr	r2, [r3, #24]
 8007d98:	68bb      	ldr	r3, [r7, #8]
 8007d9a:	68db      	ldr	r3, [r3, #12]
 8007d9c:	429a      	cmp	r2, r3
 8007d9e:	d903      	bls.n	8007da8 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	68da      	ldr	r2, [r3, #12]
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007da8:	693b      	ldr	r3, [r7, #16]
 8007daa:	015a      	lsls	r2, r3, #5
 8007dac:	697b      	ldr	r3, [r7, #20]
 8007dae:	4413      	add	r3, r2
 8007db0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007db4:	691b      	ldr	r3, [r3, #16]
 8007db6:	693a      	ldr	r2, [r7, #16]
 8007db8:	0151      	lsls	r1, r2, #5
 8007dba:	697a      	ldr	r2, [r7, #20]
 8007dbc:	440a      	add	r2, r1
 8007dbe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007dc2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007dc6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007dc8:	693b      	ldr	r3, [r7, #16]
 8007dca:	015a      	lsls	r2, r3, #5
 8007dcc:	697b      	ldr	r3, [r7, #20]
 8007dce:	4413      	add	r3, r2
 8007dd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dd4:	691a      	ldr	r2, [r3, #16]
 8007dd6:	68bb      	ldr	r3, [r7, #8]
 8007dd8:	699b      	ldr	r3, [r3, #24]
 8007dda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007dde:	6939      	ldr	r1, [r7, #16]
 8007de0:	0148      	lsls	r0, r1, #5
 8007de2:	6979      	ldr	r1, [r7, #20]
 8007de4:	4401      	add	r1, r0
 8007de6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007dea:	4313      	orrs	r3, r2
 8007dec:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007dee:	79fb      	ldrb	r3, [r7, #7]
 8007df0:	2b01      	cmp	r3, #1
 8007df2:	d11e      	bne.n	8007e32 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	695b      	ldr	r3, [r3, #20]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d009      	beq.n	8007e10 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007dfc:	693b      	ldr	r3, [r7, #16]
 8007dfe:	015a      	lsls	r2, r3, #5
 8007e00:	697b      	ldr	r3, [r7, #20]
 8007e02:	4413      	add	r3, r2
 8007e04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e08:	461a      	mov	r2, r3
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	695b      	ldr	r3, [r3, #20]
 8007e0e:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007e10:	693b      	ldr	r3, [r7, #16]
 8007e12:	015a      	lsls	r2, r3, #5
 8007e14:	697b      	ldr	r3, [r7, #20]
 8007e16:	4413      	add	r3, r2
 8007e18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	693a      	ldr	r2, [r7, #16]
 8007e20:	0151      	lsls	r1, r2, #5
 8007e22:	697a      	ldr	r2, [r7, #20]
 8007e24:	440a      	add	r2, r1
 8007e26:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e2a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007e2e:	6013      	str	r3, [r2, #0]
 8007e30:	e097      	b.n	8007f62 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007e32:	693b      	ldr	r3, [r7, #16]
 8007e34:	015a      	lsls	r2, r3, #5
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	4413      	add	r3, r2
 8007e3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	693a      	ldr	r2, [r7, #16]
 8007e42:	0151      	lsls	r1, r2, #5
 8007e44:	697a      	ldr	r2, [r7, #20]
 8007e46:	440a      	add	r2, r1
 8007e48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e4c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007e50:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8007e52:	68bb      	ldr	r3, [r7, #8]
 8007e54:	699b      	ldr	r3, [r3, #24]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	f000 8083 	beq.w	8007f62 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007e5c:	697b      	ldr	r3, [r7, #20]
 8007e5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	781b      	ldrb	r3, [r3, #0]
 8007e68:	f003 030f 	and.w	r3, r3, #15
 8007e6c:	2101      	movs	r1, #1
 8007e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8007e72:	6979      	ldr	r1, [r7, #20]
 8007e74:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e78:	4313      	orrs	r3, r2
 8007e7a:	634b      	str	r3, [r1, #52]	; 0x34
 8007e7c:	e071      	b.n	8007f62 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007e7e:	693b      	ldr	r3, [r7, #16]
 8007e80:	015a      	lsls	r2, r3, #5
 8007e82:	697b      	ldr	r3, [r7, #20]
 8007e84:	4413      	add	r3, r2
 8007e86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e8a:	691a      	ldr	r2, [r3, #16]
 8007e8c:	693b      	ldr	r3, [r7, #16]
 8007e8e:	0159      	lsls	r1, r3, #5
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	440b      	add	r3, r1
 8007e94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e98:	4619      	mov	r1, r3
 8007e9a:	4b36      	ldr	r3, [pc, #216]	; (8007f74 <USB_EP0StartXfer+0x2b4>)
 8007e9c:	4013      	ands	r3, r2
 8007e9e:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007ea0:	693b      	ldr	r3, [r7, #16]
 8007ea2:	015a      	lsls	r2, r3, #5
 8007ea4:	697b      	ldr	r3, [r7, #20]
 8007ea6:	4413      	add	r3, r2
 8007ea8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007eac:	691a      	ldr	r2, [r3, #16]
 8007eae:	693b      	ldr	r3, [r7, #16]
 8007eb0:	0159      	lsls	r1, r3, #5
 8007eb2:	697b      	ldr	r3, [r7, #20]
 8007eb4:	440b      	add	r3, r1
 8007eb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007eba:	4619      	mov	r1, r3
 8007ebc:	4b2c      	ldr	r3, [pc, #176]	; (8007f70 <USB_EP0StartXfer+0x2b0>)
 8007ebe:	4013      	ands	r3, r2
 8007ec0:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 8007ec2:	68bb      	ldr	r3, [r7, #8]
 8007ec4:	699b      	ldr	r3, [r3, #24]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d003      	beq.n	8007ed2 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8007eca:	68bb      	ldr	r3, [r7, #8]
 8007ecc:	68da      	ldr	r2, [r3, #12]
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	68da      	ldr	r2, [r3, #12]
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007eda:	693b      	ldr	r3, [r7, #16]
 8007edc:	015a      	lsls	r2, r3, #5
 8007ede:	697b      	ldr	r3, [r7, #20]
 8007ee0:	4413      	add	r3, r2
 8007ee2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ee6:	691b      	ldr	r3, [r3, #16]
 8007ee8:	693a      	ldr	r2, [r7, #16]
 8007eea:	0151      	lsls	r1, r2, #5
 8007eec:	697a      	ldr	r2, [r7, #20]
 8007eee:	440a      	add	r2, r1
 8007ef0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007ef4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007ef8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007efa:	693b      	ldr	r3, [r7, #16]
 8007efc:	015a      	lsls	r2, r3, #5
 8007efe:	697b      	ldr	r3, [r7, #20]
 8007f00:	4413      	add	r3, r2
 8007f02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f06:	691a      	ldr	r2, [r3, #16]
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	69db      	ldr	r3, [r3, #28]
 8007f0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007f10:	6939      	ldr	r1, [r7, #16]
 8007f12:	0148      	lsls	r0, r1, #5
 8007f14:	6979      	ldr	r1, [r7, #20]
 8007f16:	4401      	add	r1, r0
 8007f18:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007f1c:	4313      	orrs	r3, r2
 8007f1e:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8007f20:	79fb      	ldrb	r3, [r7, #7]
 8007f22:	2b01      	cmp	r3, #1
 8007f24:	d10d      	bne.n	8007f42 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007f26:	68bb      	ldr	r3, [r7, #8]
 8007f28:	691b      	ldr	r3, [r3, #16]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d009      	beq.n	8007f42 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	6919      	ldr	r1, [r3, #16]
 8007f32:	693b      	ldr	r3, [r7, #16]
 8007f34:	015a      	lsls	r2, r3, #5
 8007f36:	697b      	ldr	r3, [r7, #20]
 8007f38:	4413      	add	r3, r2
 8007f3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f3e:	460a      	mov	r2, r1
 8007f40:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007f42:	693b      	ldr	r3, [r7, #16]
 8007f44:	015a      	lsls	r2, r3, #5
 8007f46:	697b      	ldr	r3, [r7, #20]
 8007f48:	4413      	add	r3, r2
 8007f4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	693a      	ldr	r2, [r7, #16]
 8007f52:	0151      	lsls	r1, r2, #5
 8007f54:	697a      	ldr	r2, [r7, #20]
 8007f56:	440a      	add	r2, r1
 8007f58:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f5c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007f60:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007f62:	2300      	movs	r3, #0
}
 8007f64:	4618      	mov	r0, r3
 8007f66:	371c      	adds	r7, #28
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6e:	4770      	bx	lr
 8007f70:	e007ffff 	.word	0xe007ffff
 8007f74:	fff80000 	.word	0xfff80000

08007f78 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007f78:	b480      	push	{r7}
 8007f7a:	b087      	sub	sp, #28
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	6078      	str	r0, [r7, #4]
 8007f80:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007f82:	2300      	movs	r3, #0
 8007f84:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007f86:	2300      	movs	r3, #0
 8007f88:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	785b      	ldrb	r3, [r3, #1]
 8007f92:	2b01      	cmp	r3, #1
 8007f94:	d14a      	bne.n	800802c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007f96:	683b      	ldr	r3, [r7, #0]
 8007f98:	781b      	ldrb	r3, [r3, #0]
 8007f9a:	015a      	lsls	r2, r3, #5
 8007f9c:	693b      	ldr	r3, [r7, #16]
 8007f9e:	4413      	add	r3, r2
 8007fa0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007faa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007fae:	f040 8086 	bne.w	80080be <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	781b      	ldrb	r3, [r3, #0]
 8007fb6:	015a      	lsls	r2, r3, #5
 8007fb8:	693b      	ldr	r3, [r7, #16]
 8007fba:	4413      	add	r3, r2
 8007fbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	683a      	ldr	r2, [r7, #0]
 8007fc4:	7812      	ldrb	r2, [r2, #0]
 8007fc6:	0151      	lsls	r1, r2, #5
 8007fc8:	693a      	ldr	r2, [r7, #16]
 8007fca:	440a      	add	r2, r1
 8007fcc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007fd0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007fd4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	781b      	ldrb	r3, [r3, #0]
 8007fda:	015a      	lsls	r2, r3, #5
 8007fdc:	693b      	ldr	r3, [r7, #16]
 8007fde:	4413      	add	r3, r2
 8007fe0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	683a      	ldr	r2, [r7, #0]
 8007fe8:	7812      	ldrb	r2, [r2, #0]
 8007fea:	0151      	lsls	r1, r2, #5
 8007fec:	693a      	ldr	r2, [r7, #16]
 8007fee:	440a      	add	r2, r1
 8007ff0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ff4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007ff8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	3301      	adds	r3, #1
 8007ffe:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	f242 7210 	movw	r2, #10000	; 0x2710
 8008006:	4293      	cmp	r3, r2
 8008008:	d902      	bls.n	8008010 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800800a:	2301      	movs	r3, #1
 800800c:	75fb      	strb	r3, [r7, #23]
          break;
 800800e:	e056      	b.n	80080be <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	781b      	ldrb	r3, [r3, #0]
 8008014:	015a      	lsls	r2, r3, #5
 8008016:	693b      	ldr	r3, [r7, #16]
 8008018:	4413      	add	r3, r2
 800801a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008024:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008028:	d0e7      	beq.n	8007ffa <USB_EPStopXfer+0x82>
 800802a:	e048      	b.n	80080be <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	781b      	ldrb	r3, [r3, #0]
 8008030:	015a      	lsls	r2, r3, #5
 8008032:	693b      	ldr	r3, [r7, #16]
 8008034:	4413      	add	r3, r2
 8008036:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008040:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008044:	d13b      	bne.n	80080be <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	781b      	ldrb	r3, [r3, #0]
 800804a:	015a      	lsls	r2, r3, #5
 800804c:	693b      	ldr	r3, [r7, #16]
 800804e:	4413      	add	r3, r2
 8008050:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	683a      	ldr	r2, [r7, #0]
 8008058:	7812      	ldrb	r2, [r2, #0]
 800805a:	0151      	lsls	r1, r2, #5
 800805c:	693a      	ldr	r2, [r7, #16]
 800805e:	440a      	add	r2, r1
 8008060:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008064:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008068:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	781b      	ldrb	r3, [r3, #0]
 800806e:	015a      	lsls	r2, r3, #5
 8008070:	693b      	ldr	r3, [r7, #16]
 8008072:	4413      	add	r3, r2
 8008074:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	683a      	ldr	r2, [r7, #0]
 800807c:	7812      	ldrb	r2, [r2, #0]
 800807e:	0151      	lsls	r1, r2, #5
 8008080:	693a      	ldr	r2, [r7, #16]
 8008082:	440a      	add	r2, r1
 8008084:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008088:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800808c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	3301      	adds	r3, #1
 8008092:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	f242 7210 	movw	r2, #10000	; 0x2710
 800809a:	4293      	cmp	r3, r2
 800809c:	d902      	bls.n	80080a4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800809e:	2301      	movs	r3, #1
 80080a0:	75fb      	strb	r3, [r7, #23]
          break;
 80080a2:	e00c      	b.n	80080be <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	781b      	ldrb	r3, [r3, #0]
 80080a8:	015a      	lsls	r2, r3, #5
 80080aa:	693b      	ldr	r3, [r7, #16]
 80080ac:	4413      	add	r3, r2
 80080ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80080b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80080bc:	d0e7      	beq.n	800808e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80080be:	7dfb      	ldrb	r3, [r7, #23]
}
 80080c0:	4618      	mov	r0, r3
 80080c2:	371c      	adds	r7, #28
 80080c4:	46bd      	mov	sp, r7
 80080c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ca:	4770      	bx	lr

080080cc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80080cc:	b480      	push	{r7}
 80080ce:	b089      	sub	sp, #36	; 0x24
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	60f8      	str	r0, [r7, #12]
 80080d4:	60b9      	str	r1, [r7, #8]
 80080d6:	4611      	mov	r1, r2
 80080d8:	461a      	mov	r2, r3
 80080da:	460b      	mov	r3, r1
 80080dc:	71fb      	strb	r3, [r7, #7]
 80080de:	4613      	mov	r3, r2
 80080e0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80080e6:	68bb      	ldr	r3, [r7, #8]
 80080e8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80080ea:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d123      	bne.n	800813a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80080f2:	88bb      	ldrh	r3, [r7, #4]
 80080f4:	3303      	adds	r3, #3
 80080f6:	089b      	lsrs	r3, r3, #2
 80080f8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80080fa:	2300      	movs	r3, #0
 80080fc:	61bb      	str	r3, [r7, #24]
 80080fe:	e018      	b.n	8008132 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008100:	79fb      	ldrb	r3, [r7, #7]
 8008102:	031a      	lsls	r2, r3, #12
 8008104:	697b      	ldr	r3, [r7, #20]
 8008106:	4413      	add	r3, r2
 8008108:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800810c:	461a      	mov	r2, r3
 800810e:	69fb      	ldr	r3, [r7, #28]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008114:	69fb      	ldr	r3, [r7, #28]
 8008116:	3301      	adds	r3, #1
 8008118:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800811a:	69fb      	ldr	r3, [r7, #28]
 800811c:	3301      	adds	r3, #1
 800811e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008120:	69fb      	ldr	r3, [r7, #28]
 8008122:	3301      	adds	r3, #1
 8008124:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008126:	69fb      	ldr	r3, [r7, #28]
 8008128:	3301      	adds	r3, #1
 800812a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800812c:	69bb      	ldr	r3, [r7, #24]
 800812e:	3301      	adds	r3, #1
 8008130:	61bb      	str	r3, [r7, #24]
 8008132:	69ba      	ldr	r2, [r7, #24]
 8008134:	693b      	ldr	r3, [r7, #16]
 8008136:	429a      	cmp	r2, r3
 8008138:	d3e2      	bcc.n	8008100 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800813a:	2300      	movs	r3, #0
}
 800813c:	4618      	mov	r0, r3
 800813e:	3724      	adds	r7, #36	; 0x24
 8008140:	46bd      	mov	sp, r7
 8008142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008146:	4770      	bx	lr

08008148 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008148:	b480      	push	{r7}
 800814a:	b08b      	sub	sp, #44	; 0x2c
 800814c:	af00      	add	r7, sp, #0
 800814e:	60f8      	str	r0, [r7, #12]
 8008150:	60b9      	str	r1, [r7, #8]
 8008152:	4613      	mov	r3, r2
 8008154:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800815a:	68bb      	ldr	r3, [r7, #8]
 800815c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800815e:	88fb      	ldrh	r3, [r7, #6]
 8008160:	089b      	lsrs	r3, r3, #2
 8008162:	b29b      	uxth	r3, r3
 8008164:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008166:	88fb      	ldrh	r3, [r7, #6]
 8008168:	f003 0303 	and.w	r3, r3, #3
 800816c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800816e:	2300      	movs	r3, #0
 8008170:	623b      	str	r3, [r7, #32]
 8008172:	e014      	b.n	800819e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008174:	69bb      	ldr	r3, [r7, #24]
 8008176:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800817a:	681a      	ldr	r2, [r3, #0]
 800817c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800817e:	601a      	str	r2, [r3, #0]
    pDest++;
 8008180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008182:	3301      	adds	r3, #1
 8008184:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008188:	3301      	adds	r3, #1
 800818a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800818c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800818e:	3301      	adds	r3, #1
 8008190:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008194:	3301      	adds	r3, #1
 8008196:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008198:	6a3b      	ldr	r3, [r7, #32]
 800819a:	3301      	adds	r3, #1
 800819c:	623b      	str	r3, [r7, #32]
 800819e:	6a3a      	ldr	r2, [r7, #32]
 80081a0:	697b      	ldr	r3, [r7, #20]
 80081a2:	429a      	cmp	r2, r3
 80081a4:	d3e6      	bcc.n	8008174 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80081a6:	8bfb      	ldrh	r3, [r7, #30]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d01e      	beq.n	80081ea <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80081ac:	2300      	movs	r3, #0
 80081ae:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80081b0:	69bb      	ldr	r3, [r7, #24]
 80081b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80081b6:	461a      	mov	r2, r3
 80081b8:	f107 0310 	add.w	r3, r7, #16
 80081bc:	6812      	ldr	r2, [r2, #0]
 80081be:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80081c0:	693a      	ldr	r2, [r7, #16]
 80081c2:	6a3b      	ldr	r3, [r7, #32]
 80081c4:	b2db      	uxtb	r3, r3
 80081c6:	00db      	lsls	r3, r3, #3
 80081c8:	fa22 f303 	lsr.w	r3, r2, r3
 80081cc:	b2da      	uxtb	r2, r3
 80081ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081d0:	701a      	strb	r2, [r3, #0]
      i++;
 80081d2:	6a3b      	ldr	r3, [r7, #32]
 80081d4:	3301      	adds	r3, #1
 80081d6:	623b      	str	r3, [r7, #32]
      pDest++;
 80081d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081da:	3301      	adds	r3, #1
 80081dc:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80081de:	8bfb      	ldrh	r3, [r7, #30]
 80081e0:	3b01      	subs	r3, #1
 80081e2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80081e4:	8bfb      	ldrh	r3, [r7, #30]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d1ea      	bne.n	80081c0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80081ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80081ec:	4618      	mov	r0, r3
 80081ee:	372c      	adds	r7, #44	; 0x2c
 80081f0:	46bd      	mov	sp, r7
 80081f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f6:	4770      	bx	lr

080081f8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80081f8:	b480      	push	{r7}
 80081fa:	b085      	sub	sp, #20
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
 8008200:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	781b      	ldrb	r3, [r3, #0]
 800820a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	785b      	ldrb	r3, [r3, #1]
 8008210:	2b01      	cmp	r3, #1
 8008212:	d12c      	bne.n	800826e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	015a      	lsls	r2, r3, #5
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	4413      	add	r3, r2
 800821c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	2b00      	cmp	r3, #0
 8008224:	db12      	blt.n	800824c <USB_EPSetStall+0x54>
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d00f      	beq.n	800824c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800822c:	68bb      	ldr	r3, [r7, #8]
 800822e:	015a      	lsls	r2, r3, #5
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	4413      	add	r3, r2
 8008234:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	68ba      	ldr	r2, [r7, #8]
 800823c:	0151      	lsls	r1, r2, #5
 800823e:	68fa      	ldr	r2, [r7, #12]
 8008240:	440a      	add	r2, r1
 8008242:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008246:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800824a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	015a      	lsls	r2, r3, #5
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	4413      	add	r3, r2
 8008254:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	68ba      	ldr	r2, [r7, #8]
 800825c:	0151      	lsls	r1, r2, #5
 800825e:	68fa      	ldr	r2, [r7, #12]
 8008260:	440a      	add	r2, r1
 8008262:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008266:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800826a:	6013      	str	r3, [r2, #0]
 800826c:	e02b      	b.n	80082c6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	015a      	lsls	r2, r3, #5
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	4413      	add	r3, r2
 8008276:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	2b00      	cmp	r3, #0
 800827e:	db12      	blt.n	80082a6 <USB_EPSetStall+0xae>
 8008280:	68bb      	ldr	r3, [r7, #8]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d00f      	beq.n	80082a6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008286:	68bb      	ldr	r3, [r7, #8]
 8008288:	015a      	lsls	r2, r3, #5
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	4413      	add	r3, r2
 800828e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	68ba      	ldr	r2, [r7, #8]
 8008296:	0151      	lsls	r1, r2, #5
 8008298:	68fa      	ldr	r2, [r7, #12]
 800829a:	440a      	add	r2, r1
 800829c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80082a0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80082a4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	015a      	lsls	r2, r3, #5
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	4413      	add	r3, r2
 80082ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	68ba      	ldr	r2, [r7, #8]
 80082b6:	0151      	lsls	r1, r2, #5
 80082b8:	68fa      	ldr	r2, [r7, #12]
 80082ba:	440a      	add	r2, r1
 80082bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80082c0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80082c4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80082c6:	2300      	movs	r3, #0
}
 80082c8:	4618      	mov	r0, r3
 80082ca:	3714      	adds	r7, #20
 80082cc:	46bd      	mov	sp, r7
 80082ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d2:	4770      	bx	lr

080082d4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80082d4:	b480      	push	{r7}
 80082d6:	b085      	sub	sp, #20
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
 80082dc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	781b      	ldrb	r3, [r3, #0]
 80082e6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	785b      	ldrb	r3, [r3, #1]
 80082ec:	2b01      	cmp	r3, #1
 80082ee:	d128      	bne.n	8008342 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	015a      	lsls	r2, r3, #5
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	4413      	add	r3, r2
 80082f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	68ba      	ldr	r2, [r7, #8]
 8008300:	0151      	lsls	r1, r2, #5
 8008302:	68fa      	ldr	r2, [r7, #12]
 8008304:	440a      	add	r2, r1
 8008306:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800830a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800830e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	791b      	ldrb	r3, [r3, #4]
 8008314:	2b03      	cmp	r3, #3
 8008316:	d003      	beq.n	8008320 <USB_EPClearStall+0x4c>
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	791b      	ldrb	r3, [r3, #4]
 800831c:	2b02      	cmp	r3, #2
 800831e:	d138      	bne.n	8008392 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008320:	68bb      	ldr	r3, [r7, #8]
 8008322:	015a      	lsls	r2, r3, #5
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	4413      	add	r3, r2
 8008328:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	68ba      	ldr	r2, [r7, #8]
 8008330:	0151      	lsls	r1, r2, #5
 8008332:	68fa      	ldr	r2, [r7, #12]
 8008334:	440a      	add	r2, r1
 8008336:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800833a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800833e:	6013      	str	r3, [r2, #0]
 8008340:	e027      	b.n	8008392 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008342:	68bb      	ldr	r3, [r7, #8]
 8008344:	015a      	lsls	r2, r3, #5
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	4413      	add	r3, r2
 800834a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	68ba      	ldr	r2, [r7, #8]
 8008352:	0151      	lsls	r1, r2, #5
 8008354:	68fa      	ldr	r2, [r7, #12]
 8008356:	440a      	add	r2, r1
 8008358:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800835c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008360:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	791b      	ldrb	r3, [r3, #4]
 8008366:	2b03      	cmp	r3, #3
 8008368:	d003      	beq.n	8008372 <USB_EPClearStall+0x9e>
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	791b      	ldrb	r3, [r3, #4]
 800836e:	2b02      	cmp	r3, #2
 8008370:	d10f      	bne.n	8008392 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	015a      	lsls	r2, r3, #5
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	4413      	add	r3, r2
 800837a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	68ba      	ldr	r2, [r7, #8]
 8008382:	0151      	lsls	r1, r2, #5
 8008384:	68fa      	ldr	r2, [r7, #12]
 8008386:	440a      	add	r2, r1
 8008388:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800838c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008390:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008392:	2300      	movs	r3, #0
}
 8008394:	4618      	mov	r0, r3
 8008396:	3714      	adds	r7, #20
 8008398:	46bd      	mov	sp, r7
 800839a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839e:	4770      	bx	lr

080083a0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80083a0:	b480      	push	{r7}
 80083a2:	b085      	sub	sp, #20
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
 80083a8:	460b      	mov	r3, r1
 80083aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	68fa      	ldr	r2, [r7, #12]
 80083ba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80083be:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80083c2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083ca:	681a      	ldr	r2, [r3, #0]
 80083cc:	78fb      	ldrb	r3, [r7, #3]
 80083ce:	011b      	lsls	r3, r3, #4
 80083d0:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80083d4:	68f9      	ldr	r1, [r7, #12]
 80083d6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80083da:	4313      	orrs	r3, r2
 80083dc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80083de:	2300      	movs	r3, #0
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	3714      	adds	r7, #20
 80083e4:	46bd      	mov	sp, r7
 80083e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ea:	4770      	bx	lr

080083ec <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b085      	sub	sp, #20
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	68fa      	ldr	r2, [r7, #12]
 8008402:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008406:	f023 0303 	bic.w	r3, r3, #3
 800840a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008412:	685b      	ldr	r3, [r3, #4]
 8008414:	68fa      	ldr	r2, [r7, #12]
 8008416:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800841a:	f023 0302 	bic.w	r3, r3, #2
 800841e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008420:	2300      	movs	r3, #0
}
 8008422:	4618      	mov	r0, r3
 8008424:	3714      	adds	r7, #20
 8008426:	46bd      	mov	sp, r7
 8008428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842c:	4770      	bx	lr

0800842e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800842e:	b480      	push	{r7}
 8008430:	b085      	sub	sp, #20
 8008432:	af00      	add	r7, sp, #0
 8008434:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	68fa      	ldr	r2, [r7, #12]
 8008444:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008448:	f023 0303 	bic.w	r3, r3, #3
 800844c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008454:	685b      	ldr	r3, [r3, #4]
 8008456:	68fa      	ldr	r2, [r7, #12]
 8008458:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800845c:	f043 0302 	orr.w	r3, r3, #2
 8008460:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008462:	2300      	movs	r3, #0
}
 8008464:	4618      	mov	r0, r3
 8008466:	3714      	adds	r7, #20
 8008468:	46bd      	mov	sp, r7
 800846a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846e:	4770      	bx	lr

08008470 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008470:	b480      	push	{r7}
 8008472:	b085      	sub	sp, #20
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	695b      	ldr	r3, [r3, #20]
 800847c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	699b      	ldr	r3, [r3, #24]
 8008482:	68fa      	ldr	r2, [r7, #12]
 8008484:	4013      	ands	r3, r2
 8008486:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008488:	68fb      	ldr	r3, [r7, #12]
}
 800848a:	4618      	mov	r0, r3
 800848c:	3714      	adds	r7, #20
 800848e:	46bd      	mov	sp, r7
 8008490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008494:	4770      	bx	lr

08008496 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008496:	b480      	push	{r7}
 8008498:	b085      	sub	sp, #20
 800849a:	af00      	add	r7, sp, #0
 800849c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084a8:	699b      	ldr	r3, [r3, #24]
 80084aa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084b2:	69db      	ldr	r3, [r3, #28]
 80084b4:	68ba      	ldr	r2, [r7, #8]
 80084b6:	4013      	ands	r3, r2
 80084b8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80084ba:	68bb      	ldr	r3, [r7, #8]
 80084bc:	0c1b      	lsrs	r3, r3, #16
}
 80084be:	4618      	mov	r0, r3
 80084c0:	3714      	adds	r7, #20
 80084c2:	46bd      	mov	sp, r7
 80084c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c8:	4770      	bx	lr

080084ca <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80084ca:	b480      	push	{r7}
 80084cc:	b085      	sub	sp, #20
 80084ce:	af00      	add	r7, sp, #0
 80084d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084dc:	699b      	ldr	r3, [r3, #24]
 80084de:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084e6:	69db      	ldr	r3, [r3, #28]
 80084e8:	68ba      	ldr	r2, [r7, #8]
 80084ea:	4013      	ands	r3, r2
 80084ec:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80084ee:	68bb      	ldr	r3, [r7, #8]
 80084f0:	b29b      	uxth	r3, r3
}
 80084f2:	4618      	mov	r0, r3
 80084f4:	3714      	adds	r7, #20
 80084f6:	46bd      	mov	sp, r7
 80084f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fc:	4770      	bx	lr

080084fe <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80084fe:	b480      	push	{r7}
 8008500:	b085      	sub	sp, #20
 8008502:	af00      	add	r7, sp, #0
 8008504:	6078      	str	r0, [r7, #4]
 8008506:	460b      	mov	r3, r1
 8008508:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800850e:	78fb      	ldrb	r3, [r7, #3]
 8008510:	015a      	lsls	r2, r3, #5
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	4413      	add	r3, r2
 8008516:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800851a:	689b      	ldr	r3, [r3, #8]
 800851c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008524:	695b      	ldr	r3, [r3, #20]
 8008526:	68ba      	ldr	r2, [r7, #8]
 8008528:	4013      	ands	r3, r2
 800852a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800852c:	68bb      	ldr	r3, [r7, #8]
}
 800852e:	4618      	mov	r0, r3
 8008530:	3714      	adds	r7, #20
 8008532:	46bd      	mov	sp, r7
 8008534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008538:	4770      	bx	lr

0800853a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800853a:	b480      	push	{r7}
 800853c:	b087      	sub	sp, #28
 800853e:	af00      	add	r7, sp, #0
 8008540:	6078      	str	r0, [r7, #4]
 8008542:	460b      	mov	r3, r1
 8008544:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800854a:	697b      	ldr	r3, [r7, #20]
 800854c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008550:	691b      	ldr	r3, [r3, #16]
 8008552:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008554:	697b      	ldr	r3, [r7, #20]
 8008556:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800855a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800855c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800855e:	78fb      	ldrb	r3, [r7, #3]
 8008560:	f003 030f 	and.w	r3, r3, #15
 8008564:	68fa      	ldr	r2, [r7, #12]
 8008566:	fa22 f303 	lsr.w	r3, r2, r3
 800856a:	01db      	lsls	r3, r3, #7
 800856c:	b2db      	uxtb	r3, r3
 800856e:	693a      	ldr	r2, [r7, #16]
 8008570:	4313      	orrs	r3, r2
 8008572:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008574:	78fb      	ldrb	r3, [r7, #3]
 8008576:	015a      	lsls	r2, r3, #5
 8008578:	697b      	ldr	r3, [r7, #20]
 800857a:	4413      	add	r3, r2
 800857c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008580:	689b      	ldr	r3, [r3, #8]
 8008582:	693a      	ldr	r2, [r7, #16]
 8008584:	4013      	ands	r3, r2
 8008586:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008588:	68bb      	ldr	r3, [r7, #8]
}
 800858a:	4618      	mov	r0, r3
 800858c:	371c      	adds	r7, #28
 800858e:	46bd      	mov	sp, r7
 8008590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008594:	4770      	bx	lr

08008596 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008596:	b480      	push	{r7}
 8008598:	b083      	sub	sp, #12
 800859a:	af00      	add	r7, sp, #0
 800859c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	695b      	ldr	r3, [r3, #20]
 80085a2:	f003 0301 	and.w	r3, r3, #1
}
 80085a6:	4618      	mov	r0, r3
 80085a8:	370c      	adds	r7, #12
 80085aa:	46bd      	mov	sp, r7
 80085ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b0:	4770      	bx	lr
	...

080085b4 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80085b4:	b480      	push	{r7}
 80085b6:	b085      	sub	sp, #20
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085c6:	681a      	ldr	r2, [r3, #0]
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085ce:	4619      	mov	r1, r3
 80085d0:	4b09      	ldr	r3, [pc, #36]	; (80085f8 <USB_ActivateSetup+0x44>)
 80085d2:	4013      	ands	r3, r2
 80085d4:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80085dc:	685b      	ldr	r3, [r3, #4]
 80085de:	68fa      	ldr	r2, [r7, #12]
 80085e0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80085e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80085e8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80085ea:	2300      	movs	r3, #0
}
 80085ec:	4618      	mov	r0, r3
 80085ee:	3714      	adds	r7, #20
 80085f0:	46bd      	mov	sp, r7
 80085f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f6:	4770      	bx	lr
 80085f8:	fffff800 	.word	0xfffff800

080085fc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80085fc:	b480      	push	{r7}
 80085fe:	b087      	sub	sp, #28
 8008600:	af00      	add	r7, sp, #0
 8008602:	60f8      	str	r0, [r7, #12]
 8008604:	460b      	mov	r3, r1
 8008606:	607a      	str	r2, [r7, #4]
 8008608:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	333c      	adds	r3, #60	; 0x3c
 8008612:	3304      	adds	r3, #4
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008618:	693b      	ldr	r3, [r7, #16]
 800861a:	4a26      	ldr	r2, [pc, #152]	; (80086b4 <USB_EP0_OutStart+0xb8>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d90a      	bls.n	8008636 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008620:	697b      	ldr	r3, [r7, #20]
 8008622:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800862c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008630:	d101      	bne.n	8008636 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008632:	2300      	movs	r3, #0
 8008634:	e037      	b.n	80086a6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008636:	697b      	ldr	r3, [r7, #20]
 8008638:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800863c:	461a      	mov	r2, r3
 800863e:	2300      	movs	r3, #0
 8008640:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008642:	697b      	ldr	r3, [r7, #20]
 8008644:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008648:	691b      	ldr	r3, [r3, #16]
 800864a:	697a      	ldr	r2, [r7, #20]
 800864c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008650:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008654:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008656:	697b      	ldr	r3, [r7, #20]
 8008658:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800865c:	691b      	ldr	r3, [r3, #16]
 800865e:	697a      	ldr	r2, [r7, #20]
 8008660:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008664:	f043 0318 	orr.w	r3, r3, #24
 8008668:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800866a:	697b      	ldr	r3, [r7, #20]
 800866c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008670:	691b      	ldr	r3, [r3, #16]
 8008672:	697a      	ldr	r2, [r7, #20]
 8008674:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008678:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800867c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800867e:	7afb      	ldrb	r3, [r7, #11]
 8008680:	2b01      	cmp	r3, #1
 8008682:	d10f      	bne.n	80086a4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008684:	697b      	ldr	r3, [r7, #20]
 8008686:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800868a:	461a      	mov	r2, r3
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008690:	697b      	ldr	r3, [r7, #20]
 8008692:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	697a      	ldr	r2, [r7, #20]
 800869a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800869e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80086a2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80086a4:	2300      	movs	r3, #0
}
 80086a6:	4618      	mov	r0, r3
 80086a8:	371c      	adds	r7, #28
 80086aa:	46bd      	mov	sp, r7
 80086ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b0:	4770      	bx	lr
 80086b2:	bf00      	nop
 80086b4:	4f54300a 	.word	0x4f54300a

080086b8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80086b8:	b480      	push	{r7}
 80086ba:	b085      	sub	sp, #20
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80086c0:	2300      	movs	r3, #0
 80086c2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	3301      	adds	r3, #1
 80086c8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	4a13      	ldr	r2, [pc, #76]	; (800871c <USB_CoreReset+0x64>)
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d901      	bls.n	80086d6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80086d2:	2303      	movs	r3, #3
 80086d4:	e01b      	b.n	800870e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	691b      	ldr	r3, [r3, #16]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	daf2      	bge.n	80086c4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80086de:	2300      	movs	r3, #0
 80086e0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	691b      	ldr	r3, [r3, #16]
 80086e6:	f043 0201 	orr.w	r2, r3, #1
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	3301      	adds	r3, #1
 80086f2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	4a09      	ldr	r2, [pc, #36]	; (800871c <USB_CoreReset+0x64>)
 80086f8:	4293      	cmp	r3, r2
 80086fa:	d901      	bls.n	8008700 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80086fc:	2303      	movs	r3, #3
 80086fe:	e006      	b.n	800870e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	691b      	ldr	r3, [r3, #16]
 8008704:	f003 0301 	and.w	r3, r3, #1
 8008708:	2b01      	cmp	r3, #1
 800870a:	d0f0      	beq.n	80086ee <USB_CoreReset+0x36>

  return HAL_OK;
 800870c:	2300      	movs	r3, #0
}
 800870e:	4618      	mov	r0, r3
 8008710:	3714      	adds	r7, #20
 8008712:	46bd      	mov	sp, r7
 8008714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008718:	4770      	bx	lr
 800871a:	bf00      	nop
 800871c:	00030d40 	.word	0x00030d40

08008720 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b084      	sub	sp, #16
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
 8008728:	460b      	mov	r3, r1
 800872a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800872c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8008730:	f013 f9e4 	bl	801bafc <malloc>
 8008734:	4603      	mov	r3, r0
 8008736:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d109      	bne.n	8008752 <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	32b0      	adds	r2, #176	; 0xb0
 8008748:	2100      	movs	r1, #0
 800874a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800874e:	2302      	movs	r3, #2
 8008750:	e0d4      	b.n	80088fc <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008752:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8008756:	2100      	movs	r1, #0
 8008758:	68f8      	ldr	r0, [r7, #12]
 800875a:	f013 fef7 	bl	801c54c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	32b0      	adds	r2, #176	; 0xb0
 8008768:	68f9      	ldr	r1, [r7, #12]
 800876a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	32b0      	adds	r2, #176	; 0xb0
 8008778:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	7c1b      	ldrb	r3, [r3, #16]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d138      	bne.n	80087fc <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800878a:	4b5e      	ldr	r3, [pc, #376]	; (8008904 <USBD_CDC_Init+0x1e4>)
 800878c:	7819      	ldrb	r1, [r3, #0]
 800878e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008792:	2202      	movs	r2, #2
 8008794:	6878      	ldr	r0, [r7, #4]
 8008796:	f005 f926 	bl	800d9e6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800879a:	4b5a      	ldr	r3, [pc, #360]	; (8008904 <USBD_CDC_Init+0x1e4>)
 800879c:	781b      	ldrb	r3, [r3, #0]
 800879e:	f003 020f 	and.w	r2, r3, #15
 80087a2:	6879      	ldr	r1, [r7, #4]
 80087a4:	4613      	mov	r3, r2
 80087a6:	009b      	lsls	r3, r3, #2
 80087a8:	4413      	add	r3, r2
 80087aa:	009b      	lsls	r3, r3, #2
 80087ac:	440b      	add	r3, r1
 80087ae:	3324      	adds	r3, #36	; 0x24
 80087b0:	2201      	movs	r2, #1
 80087b2:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80087b4:	4b54      	ldr	r3, [pc, #336]	; (8008908 <USBD_CDC_Init+0x1e8>)
 80087b6:	7819      	ldrb	r1, [r3, #0]
 80087b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80087bc:	2202      	movs	r2, #2
 80087be:	6878      	ldr	r0, [r7, #4]
 80087c0:	f005 f911 	bl	800d9e6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80087c4:	4b50      	ldr	r3, [pc, #320]	; (8008908 <USBD_CDC_Init+0x1e8>)
 80087c6:	781b      	ldrb	r3, [r3, #0]
 80087c8:	f003 020f 	and.w	r2, r3, #15
 80087cc:	6879      	ldr	r1, [r7, #4]
 80087ce:	4613      	mov	r3, r2
 80087d0:	009b      	lsls	r3, r3, #2
 80087d2:	4413      	add	r3, r2
 80087d4:	009b      	lsls	r3, r3, #2
 80087d6:	440b      	add	r3, r1
 80087d8:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80087dc:	2201      	movs	r2, #1
 80087de:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80087e0:	4b4a      	ldr	r3, [pc, #296]	; (800890c <USBD_CDC_Init+0x1ec>)
 80087e2:	781b      	ldrb	r3, [r3, #0]
 80087e4:	f003 020f 	and.w	r2, r3, #15
 80087e8:	6879      	ldr	r1, [r7, #4]
 80087ea:	4613      	mov	r3, r2
 80087ec:	009b      	lsls	r3, r3, #2
 80087ee:	4413      	add	r3, r2
 80087f0:	009b      	lsls	r3, r3, #2
 80087f2:	440b      	add	r3, r1
 80087f4:	3326      	adds	r3, #38	; 0x26
 80087f6:	2210      	movs	r2, #16
 80087f8:	801a      	strh	r2, [r3, #0]
 80087fa:	e035      	b.n	8008868 <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80087fc:	4b41      	ldr	r3, [pc, #260]	; (8008904 <USBD_CDC_Init+0x1e4>)
 80087fe:	7819      	ldrb	r1, [r3, #0]
 8008800:	2340      	movs	r3, #64	; 0x40
 8008802:	2202      	movs	r2, #2
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f005 f8ee 	bl	800d9e6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800880a:	4b3e      	ldr	r3, [pc, #248]	; (8008904 <USBD_CDC_Init+0x1e4>)
 800880c:	781b      	ldrb	r3, [r3, #0]
 800880e:	f003 020f 	and.w	r2, r3, #15
 8008812:	6879      	ldr	r1, [r7, #4]
 8008814:	4613      	mov	r3, r2
 8008816:	009b      	lsls	r3, r3, #2
 8008818:	4413      	add	r3, r2
 800881a:	009b      	lsls	r3, r3, #2
 800881c:	440b      	add	r3, r1
 800881e:	3324      	adds	r3, #36	; 0x24
 8008820:	2201      	movs	r2, #1
 8008822:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008824:	4b38      	ldr	r3, [pc, #224]	; (8008908 <USBD_CDC_Init+0x1e8>)
 8008826:	7819      	ldrb	r1, [r3, #0]
 8008828:	2340      	movs	r3, #64	; 0x40
 800882a:	2202      	movs	r2, #2
 800882c:	6878      	ldr	r0, [r7, #4]
 800882e:	f005 f8da 	bl	800d9e6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008832:	4b35      	ldr	r3, [pc, #212]	; (8008908 <USBD_CDC_Init+0x1e8>)
 8008834:	781b      	ldrb	r3, [r3, #0]
 8008836:	f003 020f 	and.w	r2, r3, #15
 800883a:	6879      	ldr	r1, [r7, #4]
 800883c:	4613      	mov	r3, r2
 800883e:	009b      	lsls	r3, r3, #2
 8008840:	4413      	add	r3, r2
 8008842:	009b      	lsls	r3, r3, #2
 8008844:	440b      	add	r3, r1
 8008846:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800884a:	2201      	movs	r2, #1
 800884c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800884e:	4b2f      	ldr	r3, [pc, #188]	; (800890c <USBD_CDC_Init+0x1ec>)
 8008850:	781b      	ldrb	r3, [r3, #0]
 8008852:	f003 020f 	and.w	r2, r3, #15
 8008856:	6879      	ldr	r1, [r7, #4]
 8008858:	4613      	mov	r3, r2
 800885a:	009b      	lsls	r3, r3, #2
 800885c:	4413      	add	r3, r2
 800885e:	009b      	lsls	r3, r3, #2
 8008860:	440b      	add	r3, r1
 8008862:	3326      	adds	r3, #38	; 0x26
 8008864:	2210      	movs	r2, #16
 8008866:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008868:	4b28      	ldr	r3, [pc, #160]	; (800890c <USBD_CDC_Init+0x1ec>)
 800886a:	7819      	ldrb	r1, [r3, #0]
 800886c:	2308      	movs	r3, #8
 800886e:	2203      	movs	r2, #3
 8008870:	6878      	ldr	r0, [r7, #4]
 8008872:	f005 f8b8 	bl	800d9e6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008876:	4b25      	ldr	r3, [pc, #148]	; (800890c <USBD_CDC_Init+0x1ec>)
 8008878:	781b      	ldrb	r3, [r3, #0]
 800887a:	f003 020f 	and.w	r2, r3, #15
 800887e:	6879      	ldr	r1, [r7, #4]
 8008880:	4613      	mov	r3, r2
 8008882:	009b      	lsls	r3, r3, #2
 8008884:	4413      	add	r3, r2
 8008886:	009b      	lsls	r3, r3, #2
 8008888:	440b      	add	r3, r1
 800888a:	3324      	adds	r3, #36	; 0x24
 800888c:	2201      	movs	r2, #1
 800888e:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	2200      	movs	r2, #0
 8008894:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800889e:	687a      	ldr	r2, [r7, #4]
 80088a0:	33b0      	adds	r3, #176	; 0xb0
 80088a2:	009b      	lsls	r3, r3, #2
 80088a4:	4413      	add	r3, r2
 80088a6:	685b      	ldr	r3, [r3, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	2200      	movs	r2, #0
 80088b0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	2200      	movs	r2, #0
 80088b8:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d101      	bne.n	80088ca <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 80088c6:	2302      	movs	r3, #2
 80088c8:	e018      	b.n	80088fc <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	7c1b      	ldrb	r3, [r3, #16]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d10a      	bne.n	80088e8 <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80088d2:	4b0d      	ldr	r3, [pc, #52]	; (8008908 <USBD_CDC_Init+0x1e8>)
 80088d4:	7819      	ldrb	r1, [r3, #0]
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80088dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80088e0:	6878      	ldr	r0, [r7, #4]
 80088e2:	f005 f96f 	bl	800dbc4 <USBD_LL_PrepareReceive>
 80088e6:	e008      	b.n	80088fa <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80088e8:	4b07      	ldr	r3, [pc, #28]	; (8008908 <USBD_CDC_Init+0x1e8>)
 80088ea:	7819      	ldrb	r1, [r3, #0]
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80088f2:	2340      	movs	r3, #64	; 0x40
 80088f4:	6878      	ldr	r0, [r7, #4]
 80088f6:	f005 f965 	bl	800dbc4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80088fa:	2300      	movs	r3, #0
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	3710      	adds	r7, #16
 8008900:	46bd      	mov	sp, r7
 8008902:	bd80      	pop	{r7, pc}
 8008904:	20000097 	.word	0x20000097
 8008908:	20000098 	.word	0x20000098
 800890c:	20000099 	.word	0x20000099

08008910 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008910:	b580      	push	{r7, lr}
 8008912:	b082      	sub	sp, #8
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
 8008918:	460b      	mov	r3, r1
 800891a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800891c:	4b3a      	ldr	r3, [pc, #232]	; (8008a08 <USBD_CDC_DeInit+0xf8>)
 800891e:	781b      	ldrb	r3, [r3, #0]
 8008920:	4619      	mov	r1, r3
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f005 f885 	bl	800da32 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008928:	4b37      	ldr	r3, [pc, #220]	; (8008a08 <USBD_CDC_DeInit+0xf8>)
 800892a:	781b      	ldrb	r3, [r3, #0]
 800892c:	f003 020f 	and.w	r2, r3, #15
 8008930:	6879      	ldr	r1, [r7, #4]
 8008932:	4613      	mov	r3, r2
 8008934:	009b      	lsls	r3, r3, #2
 8008936:	4413      	add	r3, r2
 8008938:	009b      	lsls	r3, r3, #2
 800893a:	440b      	add	r3, r1
 800893c:	3324      	adds	r3, #36	; 0x24
 800893e:	2200      	movs	r2, #0
 8008940:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8008942:	4b32      	ldr	r3, [pc, #200]	; (8008a0c <USBD_CDC_DeInit+0xfc>)
 8008944:	781b      	ldrb	r3, [r3, #0]
 8008946:	4619      	mov	r1, r3
 8008948:	6878      	ldr	r0, [r7, #4]
 800894a:	f005 f872 	bl	800da32 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800894e:	4b2f      	ldr	r3, [pc, #188]	; (8008a0c <USBD_CDC_DeInit+0xfc>)
 8008950:	781b      	ldrb	r3, [r3, #0]
 8008952:	f003 020f 	and.w	r2, r3, #15
 8008956:	6879      	ldr	r1, [r7, #4]
 8008958:	4613      	mov	r3, r2
 800895a:	009b      	lsls	r3, r3, #2
 800895c:	4413      	add	r3, r2
 800895e:	009b      	lsls	r3, r3, #2
 8008960:	440b      	add	r3, r1
 8008962:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008966:	2200      	movs	r2, #0
 8008968:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800896a:	4b29      	ldr	r3, [pc, #164]	; (8008a10 <USBD_CDC_DeInit+0x100>)
 800896c:	781b      	ldrb	r3, [r3, #0]
 800896e:	4619      	mov	r1, r3
 8008970:	6878      	ldr	r0, [r7, #4]
 8008972:	f005 f85e 	bl	800da32 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8008976:	4b26      	ldr	r3, [pc, #152]	; (8008a10 <USBD_CDC_DeInit+0x100>)
 8008978:	781b      	ldrb	r3, [r3, #0]
 800897a:	f003 020f 	and.w	r2, r3, #15
 800897e:	6879      	ldr	r1, [r7, #4]
 8008980:	4613      	mov	r3, r2
 8008982:	009b      	lsls	r3, r3, #2
 8008984:	4413      	add	r3, r2
 8008986:	009b      	lsls	r3, r3, #2
 8008988:	440b      	add	r3, r1
 800898a:	3324      	adds	r3, #36	; 0x24
 800898c:	2200      	movs	r2, #0
 800898e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008990:	4b1f      	ldr	r3, [pc, #124]	; (8008a10 <USBD_CDC_DeInit+0x100>)
 8008992:	781b      	ldrb	r3, [r3, #0]
 8008994:	f003 020f 	and.w	r2, r3, #15
 8008998:	6879      	ldr	r1, [r7, #4]
 800899a:	4613      	mov	r3, r2
 800899c:	009b      	lsls	r3, r3, #2
 800899e:	4413      	add	r3, r2
 80089a0:	009b      	lsls	r3, r3, #2
 80089a2:	440b      	add	r3, r1
 80089a4:	3326      	adds	r3, #38	; 0x26
 80089a6:	2200      	movs	r2, #0
 80089a8:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	32b0      	adds	r2, #176	; 0xb0
 80089b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d01f      	beq.n	80089fc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80089c2:	687a      	ldr	r2, [r7, #4]
 80089c4:	33b0      	adds	r3, #176	; 0xb0
 80089c6:	009b      	lsls	r3, r3, #2
 80089c8:	4413      	add	r3, r2
 80089ca:	685b      	ldr	r3, [r3, #4]
 80089cc:	685b      	ldr	r3, [r3, #4]
 80089ce:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	32b0      	adds	r2, #176	; 0xb0
 80089da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089de:	4618      	mov	r0, r3
 80089e0:	f013 f894 	bl	801bb0c <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	32b0      	adds	r2, #176	; 0xb0
 80089ee:	2100      	movs	r1, #0
 80089f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2200      	movs	r2, #0
 80089f8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80089fc:	2300      	movs	r3, #0
}
 80089fe:	4618      	mov	r0, r3
 8008a00:	3708      	adds	r7, #8
 8008a02:	46bd      	mov	sp, r7
 8008a04:	bd80      	pop	{r7, pc}
 8008a06:	bf00      	nop
 8008a08:	20000097 	.word	0x20000097
 8008a0c:	20000098 	.word	0x20000098
 8008a10:	20000099 	.word	0x20000099

08008a14 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b086      	sub	sp, #24
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
 8008a1c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	32b0      	adds	r2, #176	; 0xb0
 8008a28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a2c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8008a2e:	2300      	movs	r3, #0
 8008a30:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8008a32:	2300      	movs	r3, #0
 8008a34:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a36:	2300      	movs	r3, #0
 8008a38:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008a3a:	693b      	ldr	r3, [r7, #16]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d101      	bne.n	8008a44 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008a40:	2303      	movs	r3, #3
 8008a42:	e0bf      	b.n	8008bc4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	781b      	ldrb	r3, [r3, #0]
 8008a48:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d050      	beq.n	8008af2 <USBD_CDC_Setup+0xde>
 8008a50:	2b20      	cmp	r3, #32
 8008a52:	f040 80af 	bne.w	8008bb4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	88db      	ldrh	r3, [r3, #6]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d03a      	beq.n	8008ad4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	781b      	ldrb	r3, [r3, #0]
 8008a62:	b25b      	sxtb	r3, r3
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	da1b      	bge.n	8008aa0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008a6e:	687a      	ldr	r2, [r7, #4]
 8008a70:	33b0      	adds	r3, #176	; 0xb0
 8008a72:	009b      	lsls	r3, r3, #2
 8008a74:	4413      	add	r3, r2
 8008a76:	685b      	ldr	r3, [r3, #4]
 8008a78:	689b      	ldr	r3, [r3, #8]
 8008a7a:	683a      	ldr	r2, [r7, #0]
 8008a7c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8008a7e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008a80:	683a      	ldr	r2, [r7, #0]
 8008a82:	88d2      	ldrh	r2, [r2, #6]
 8008a84:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	88db      	ldrh	r3, [r3, #6]
 8008a8a:	2b07      	cmp	r3, #7
 8008a8c:	bf28      	it	cs
 8008a8e:	2307      	movcs	r3, #7
 8008a90:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008a92:	693b      	ldr	r3, [r7, #16]
 8008a94:	89fa      	ldrh	r2, [r7, #14]
 8008a96:	4619      	mov	r1, r3
 8008a98:	6878      	ldr	r0, [r7, #4]
 8008a9a:	f001 fd6d 	bl	800a578 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008a9e:	e090      	b.n	8008bc2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	785a      	ldrb	r2, [r3, #1]
 8008aa4:	693b      	ldr	r3, [r7, #16]
 8008aa6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	88db      	ldrh	r3, [r3, #6]
 8008aae:	2b3f      	cmp	r3, #63	; 0x3f
 8008ab0:	d803      	bhi.n	8008aba <USBD_CDC_Setup+0xa6>
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	88db      	ldrh	r3, [r3, #6]
 8008ab6:	b2da      	uxtb	r2, r3
 8008ab8:	e000      	b.n	8008abc <USBD_CDC_Setup+0xa8>
 8008aba:	2240      	movs	r2, #64	; 0x40
 8008abc:	693b      	ldr	r3, [r7, #16]
 8008abe:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008ac2:	6939      	ldr	r1, [r7, #16]
 8008ac4:	693b      	ldr	r3, [r7, #16]
 8008ac6:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8008aca:	461a      	mov	r2, r3
 8008acc:	6878      	ldr	r0, [r7, #4]
 8008ace:	f001 fd7f 	bl	800a5d0 <USBD_CtlPrepareRx>
      break;
 8008ad2:	e076      	b.n	8008bc2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008ada:	687a      	ldr	r2, [r7, #4]
 8008adc:	33b0      	adds	r3, #176	; 0xb0
 8008ade:	009b      	lsls	r3, r3, #2
 8008ae0:	4413      	add	r3, r2
 8008ae2:	685b      	ldr	r3, [r3, #4]
 8008ae4:	689b      	ldr	r3, [r3, #8]
 8008ae6:	683a      	ldr	r2, [r7, #0]
 8008ae8:	7850      	ldrb	r0, [r2, #1]
 8008aea:	2200      	movs	r2, #0
 8008aec:	6839      	ldr	r1, [r7, #0]
 8008aee:	4798      	blx	r3
      break;
 8008af0:	e067      	b.n	8008bc2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008af2:	683b      	ldr	r3, [r7, #0]
 8008af4:	785b      	ldrb	r3, [r3, #1]
 8008af6:	2b0b      	cmp	r3, #11
 8008af8:	d851      	bhi.n	8008b9e <USBD_CDC_Setup+0x18a>
 8008afa:	a201      	add	r2, pc, #4	; (adr r2, 8008b00 <USBD_CDC_Setup+0xec>)
 8008afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b00:	08008b31 	.word	0x08008b31
 8008b04:	08008bad 	.word	0x08008bad
 8008b08:	08008b9f 	.word	0x08008b9f
 8008b0c:	08008b9f 	.word	0x08008b9f
 8008b10:	08008b9f 	.word	0x08008b9f
 8008b14:	08008b9f 	.word	0x08008b9f
 8008b18:	08008b9f 	.word	0x08008b9f
 8008b1c:	08008b9f 	.word	0x08008b9f
 8008b20:	08008b9f 	.word	0x08008b9f
 8008b24:	08008b9f 	.word	0x08008b9f
 8008b28:	08008b5b 	.word	0x08008b5b
 8008b2c:	08008b85 	.word	0x08008b85
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b36:	b2db      	uxtb	r3, r3
 8008b38:	2b03      	cmp	r3, #3
 8008b3a:	d107      	bne.n	8008b4c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008b3c:	f107 030a 	add.w	r3, r7, #10
 8008b40:	2202      	movs	r2, #2
 8008b42:	4619      	mov	r1, r3
 8008b44:	6878      	ldr	r0, [r7, #4]
 8008b46:	f001 fd17 	bl	800a578 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008b4a:	e032      	b.n	8008bb2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008b4c:	6839      	ldr	r1, [r7, #0]
 8008b4e:	6878      	ldr	r0, [r7, #4]
 8008b50:	f001 fca1 	bl	800a496 <USBD_CtlError>
            ret = USBD_FAIL;
 8008b54:	2303      	movs	r3, #3
 8008b56:	75fb      	strb	r3, [r7, #23]
          break;
 8008b58:	e02b      	b.n	8008bb2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b60:	b2db      	uxtb	r3, r3
 8008b62:	2b03      	cmp	r3, #3
 8008b64:	d107      	bne.n	8008b76 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008b66:	f107 030d 	add.w	r3, r7, #13
 8008b6a:	2201      	movs	r2, #1
 8008b6c:	4619      	mov	r1, r3
 8008b6e:	6878      	ldr	r0, [r7, #4]
 8008b70:	f001 fd02 	bl	800a578 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008b74:	e01d      	b.n	8008bb2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008b76:	6839      	ldr	r1, [r7, #0]
 8008b78:	6878      	ldr	r0, [r7, #4]
 8008b7a:	f001 fc8c 	bl	800a496 <USBD_CtlError>
            ret = USBD_FAIL;
 8008b7e:	2303      	movs	r3, #3
 8008b80:	75fb      	strb	r3, [r7, #23]
          break;
 8008b82:	e016      	b.n	8008bb2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b8a:	b2db      	uxtb	r3, r3
 8008b8c:	2b03      	cmp	r3, #3
 8008b8e:	d00f      	beq.n	8008bb0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008b90:	6839      	ldr	r1, [r7, #0]
 8008b92:	6878      	ldr	r0, [r7, #4]
 8008b94:	f001 fc7f 	bl	800a496 <USBD_CtlError>
            ret = USBD_FAIL;
 8008b98:	2303      	movs	r3, #3
 8008b9a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008b9c:	e008      	b.n	8008bb0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008b9e:	6839      	ldr	r1, [r7, #0]
 8008ba0:	6878      	ldr	r0, [r7, #4]
 8008ba2:	f001 fc78 	bl	800a496 <USBD_CtlError>
          ret = USBD_FAIL;
 8008ba6:	2303      	movs	r3, #3
 8008ba8:	75fb      	strb	r3, [r7, #23]
          break;
 8008baa:	e002      	b.n	8008bb2 <USBD_CDC_Setup+0x19e>
          break;
 8008bac:	bf00      	nop
 8008bae:	e008      	b.n	8008bc2 <USBD_CDC_Setup+0x1ae>
          break;
 8008bb0:	bf00      	nop
      }
      break;
 8008bb2:	e006      	b.n	8008bc2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008bb4:	6839      	ldr	r1, [r7, #0]
 8008bb6:	6878      	ldr	r0, [r7, #4]
 8008bb8:	f001 fc6d 	bl	800a496 <USBD_CtlError>
      ret = USBD_FAIL;
 8008bbc:	2303      	movs	r3, #3
 8008bbe:	75fb      	strb	r3, [r7, #23]
      break;
 8008bc0:	bf00      	nop
  }

  return (uint8_t)ret;
 8008bc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	3718      	adds	r7, #24
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	bd80      	pop	{r7, pc}

08008bcc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b084      	sub	sp, #16
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	6078      	str	r0, [r7, #4]
 8008bd4:	460b      	mov	r3, r1
 8008bd6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008bde:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	32b0      	adds	r2, #176	; 0xb0
 8008bea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d101      	bne.n	8008bf6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8008bf2:	2303      	movs	r3, #3
 8008bf4:	e065      	b.n	8008cc2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	32b0      	adds	r2, #176	; 0xb0
 8008c00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c04:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008c06:	78fb      	ldrb	r3, [r7, #3]
 8008c08:	f003 020f 	and.w	r2, r3, #15
 8008c0c:	6879      	ldr	r1, [r7, #4]
 8008c0e:	4613      	mov	r3, r2
 8008c10:	009b      	lsls	r3, r3, #2
 8008c12:	4413      	add	r3, r2
 8008c14:	009b      	lsls	r3, r3, #2
 8008c16:	440b      	add	r3, r1
 8008c18:	3318      	adds	r3, #24
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d02f      	beq.n	8008c80 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8008c20:	78fb      	ldrb	r3, [r7, #3]
 8008c22:	f003 020f 	and.w	r2, r3, #15
 8008c26:	6879      	ldr	r1, [r7, #4]
 8008c28:	4613      	mov	r3, r2
 8008c2a:	009b      	lsls	r3, r3, #2
 8008c2c:	4413      	add	r3, r2
 8008c2e:	009b      	lsls	r3, r3, #2
 8008c30:	440b      	add	r3, r1
 8008c32:	3318      	adds	r3, #24
 8008c34:	681a      	ldr	r2, [r3, #0]
 8008c36:	78fb      	ldrb	r3, [r7, #3]
 8008c38:	f003 010f 	and.w	r1, r3, #15
 8008c3c:	68f8      	ldr	r0, [r7, #12]
 8008c3e:	460b      	mov	r3, r1
 8008c40:	00db      	lsls	r3, r3, #3
 8008c42:	440b      	add	r3, r1
 8008c44:	009b      	lsls	r3, r3, #2
 8008c46:	4403      	add	r3, r0
 8008c48:	3348      	adds	r3, #72	; 0x48
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	fbb2 f1f3 	udiv	r1, r2, r3
 8008c50:	fb01 f303 	mul.w	r3, r1, r3
 8008c54:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d112      	bne.n	8008c80 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008c5a:	78fb      	ldrb	r3, [r7, #3]
 8008c5c:	f003 020f 	and.w	r2, r3, #15
 8008c60:	6879      	ldr	r1, [r7, #4]
 8008c62:	4613      	mov	r3, r2
 8008c64:	009b      	lsls	r3, r3, #2
 8008c66:	4413      	add	r3, r2
 8008c68:	009b      	lsls	r3, r3, #2
 8008c6a:	440b      	add	r3, r1
 8008c6c:	3318      	adds	r3, #24
 8008c6e:	2200      	movs	r2, #0
 8008c70:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008c72:	78f9      	ldrb	r1, [r7, #3]
 8008c74:	2300      	movs	r3, #0
 8008c76:	2200      	movs	r2, #0
 8008c78:	6878      	ldr	r0, [r7, #4]
 8008c7a:	f004 ff82 	bl	800db82 <USBD_LL_Transmit>
 8008c7e:	e01f      	b.n	8008cc0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008c80:	68bb      	ldr	r3, [r7, #8]
 8008c82:	2200      	movs	r2, #0
 8008c84:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008c8e:	687a      	ldr	r2, [r7, #4]
 8008c90:	33b0      	adds	r3, #176	; 0xb0
 8008c92:	009b      	lsls	r3, r3, #2
 8008c94:	4413      	add	r3, r2
 8008c96:	685b      	ldr	r3, [r3, #4]
 8008c98:	691b      	ldr	r3, [r3, #16]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d010      	beq.n	8008cc0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008ca4:	687a      	ldr	r2, [r7, #4]
 8008ca6:	33b0      	adds	r3, #176	; 0xb0
 8008ca8:	009b      	lsls	r3, r3, #2
 8008caa:	4413      	add	r3, r2
 8008cac:	685b      	ldr	r3, [r3, #4]
 8008cae:	691b      	ldr	r3, [r3, #16]
 8008cb0:	68ba      	ldr	r2, [r7, #8]
 8008cb2:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8008cb6:	68ba      	ldr	r2, [r7, #8]
 8008cb8:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8008cbc:	78fa      	ldrb	r2, [r7, #3]
 8008cbe:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008cc0:	2300      	movs	r3, #0
}
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	3710      	adds	r7, #16
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	bd80      	pop	{r7, pc}

08008cca <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008cca:	b580      	push	{r7, lr}
 8008ccc:	b084      	sub	sp, #16
 8008cce:	af00      	add	r7, sp, #0
 8008cd0:	6078      	str	r0, [r7, #4]
 8008cd2:	460b      	mov	r3, r1
 8008cd4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	32b0      	adds	r2, #176	; 0xb0
 8008ce0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ce4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	32b0      	adds	r2, #176	; 0xb0
 8008cf0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d101      	bne.n	8008cfc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008cf8:	2303      	movs	r3, #3
 8008cfa:	e01a      	b.n	8008d32 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008cfc:	78fb      	ldrb	r3, [r7, #3]
 8008cfe:	4619      	mov	r1, r3
 8008d00:	6878      	ldr	r0, [r7, #4]
 8008d02:	f004 ff80 	bl	800dc06 <USBD_LL_GetRxDataSize>
 8008d06:	4602      	mov	r2, r0
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008d14:	687a      	ldr	r2, [r7, #4]
 8008d16:	33b0      	adds	r3, #176	; 0xb0
 8008d18:	009b      	lsls	r3, r3, #2
 8008d1a:	4413      	add	r3, r2
 8008d1c:	685b      	ldr	r3, [r3, #4]
 8008d1e:	68db      	ldr	r3, [r3, #12]
 8008d20:	68fa      	ldr	r2, [r7, #12]
 8008d22:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8008d26:	68fa      	ldr	r2, [r7, #12]
 8008d28:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8008d2c:	4611      	mov	r1, r2
 8008d2e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008d30:	2300      	movs	r3, #0
}
 8008d32:	4618      	mov	r0, r3
 8008d34:	3710      	adds	r7, #16
 8008d36:	46bd      	mov	sp, r7
 8008d38:	bd80      	pop	{r7, pc}

08008d3a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008d3a:	b580      	push	{r7, lr}
 8008d3c:	b084      	sub	sp, #16
 8008d3e:	af00      	add	r7, sp, #0
 8008d40:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	32b0      	adds	r2, #176	; 0xb0
 8008d4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d50:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d101      	bne.n	8008d5c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008d58:	2303      	movs	r3, #3
 8008d5a:	e025      	b.n	8008da8 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008d62:	687a      	ldr	r2, [r7, #4]
 8008d64:	33b0      	adds	r3, #176	; 0xb0
 8008d66:	009b      	lsls	r3, r3, #2
 8008d68:	4413      	add	r3, r2
 8008d6a:	685b      	ldr	r3, [r3, #4]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d01a      	beq.n	8008da6 <USBD_CDC_EP0_RxReady+0x6c>
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008d76:	2bff      	cmp	r3, #255	; 0xff
 8008d78:	d015      	beq.n	8008da6 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008d80:	687a      	ldr	r2, [r7, #4]
 8008d82:	33b0      	adds	r3, #176	; 0xb0
 8008d84:	009b      	lsls	r3, r3, #2
 8008d86:	4413      	add	r3, r2
 8008d88:	685b      	ldr	r3, [r3, #4]
 8008d8a:	689b      	ldr	r3, [r3, #8]
 8008d8c:	68fa      	ldr	r2, [r7, #12]
 8008d8e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8008d92:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008d94:	68fa      	ldr	r2, [r7, #12]
 8008d96:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008d9a:	b292      	uxth	r2, r2
 8008d9c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	22ff      	movs	r2, #255	; 0xff
 8008da2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8008da6:	2300      	movs	r3, #0
}
 8008da8:	4618      	mov	r0, r3
 8008daa:	3710      	adds	r7, #16
 8008dac:	46bd      	mov	sp, r7
 8008dae:	bd80      	pop	{r7, pc}

08008db0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b086      	sub	sp, #24
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008db8:	2182      	movs	r1, #130	; 0x82
 8008dba:	4818      	ldr	r0, [pc, #96]	; (8008e1c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008dbc:	f000 fd09 	bl	80097d2 <USBD_GetEpDesc>
 8008dc0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008dc2:	2101      	movs	r1, #1
 8008dc4:	4815      	ldr	r0, [pc, #84]	; (8008e1c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008dc6:	f000 fd04 	bl	80097d2 <USBD_GetEpDesc>
 8008dca:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008dcc:	2181      	movs	r1, #129	; 0x81
 8008dce:	4813      	ldr	r0, [pc, #76]	; (8008e1c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008dd0:	f000 fcff 	bl	80097d2 <USBD_GetEpDesc>
 8008dd4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008dd6:	697b      	ldr	r3, [r7, #20]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d002      	beq.n	8008de2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008ddc:	697b      	ldr	r3, [r7, #20]
 8008dde:	2210      	movs	r2, #16
 8008de0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008de2:	693b      	ldr	r3, [r7, #16]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d006      	beq.n	8008df6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	2200      	movs	r2, #0
 8008dec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008df0:	711a      	strb	r2, [r3, #4]
 8008df2:	2200      	movs	r2, #0
 8008df4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d006      	beq.n	8008e0a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	2200      	movs	r2, #0
 8008e00:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008e04:	711a      	strb	r2, [r3, #4]
 8008e06:	2200      	movs	r2, #0
 8008e08:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2243      	movs	r2, #67	; 0x43
 8008e0e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008e10:	4b02      	ldr	r3, [pc, #8]	; (8008e1c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8008e12:	4618      	mov	r0, r3
 8008e14:	3718      	adds	r7, #24
 8008e16:	46bd      	mov	sp, r7
 8008e18:	bd80      	pop	{r7, pc}
 8008e1a:	bf00      	nop
 8008e1c:	20000054 	.word	0x20000054

08008e20 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008e20:	b580      	push	{r7, lr}
 8008e22:	b086      	sub	sp, #24
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008e28:	2182      	movs	r1, #130	; 0x82
 8008e2a:	4818      	ldr	r0, [pc, #96]	; (8008e8c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008e2c:	f000 fcd1 	bl	80097d2 <USBD_GetEpDesc>
 8008e30:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008e32:	2101      	movs	r1, #1
 8008e34:	4815      	ldr	r0, [pc, #84]	; (8008e8c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008e36:	f000 fccc 	bl	80097d2 <USBD_GetEpDesc>
 8008e3a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008e3c:	2181      	movs	r1, #129	; 0x81
 8008e3e:	4813      	ldr	r0, [pc, #76]	; (8008e8c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008e40:	f000 fcc7 	bl	80097d2 <USBD_GetEpDesc>
 8008e44:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008e46:	697b      	ldr	r3, [r7, #20]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d002      	beq.n	8008e52 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008e4c:	697b      	ldr	r3, [r7, #20]
 8008e4e:	2210      	movs	r2, #16
 8008e50:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008e52:	693b      	ldr	r3, [r7, #16]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d006      	beq.n	8008e66 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008e58:	693b      	ldr	r3, [r7, #16]
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	711a      	strb	r2, [r3, #4]
 8008e5e:	2200      	movs	r2, #0
 8008e60:	f042 0202 	orr.w	r2, r2, #2
 8008e64:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d006      	beq.n	8008e7a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	2200      	movs	r2, #0
 8008e70:	711a      	strb	r2, [r3, #4]
 8008e72:	2200      	movs	r2, #0
 8008e74:	f042 0202 	orr.w	r2, r2, #2
 8008e78:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	2243      	movs	r2, #67	; 0x43
 8008e7e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008e80:	4b02      	ldr	r3, [pc, #8]	; (8008e8c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008e82:	4618      	mov	r0, r3
 8008e84:	3718      	adds	r7, #24
 8008e86:	46bd      	mov	sp, r7
 8008e88:	bd80      	pop	{r7, pc}
 8008e8a:	bf00      	nop
 8008e8c:	20000054 	.word	0x20000054

08008e90 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008e90:	b580      	push	{r7, lr}
 8008e92:	b086      	sub	sp, #24
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008e98:	2182      	movs	r1, #130	; 0x82
 8008e9a:	4818      	ldr	r0, [pc, #96]	; (8008efc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008e9c:	f000 fc99 	bl	80097d2 <USBD_GetEpDesc>
 8008ea0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008ea2:	2101      	movs	r1, #1
 8008ea4:	4815      	ldr	r0, [pc, #84]	; (8008efc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008ea6:	f000 fc94 	bl	80097d2 <USBD_GetEpDesc>
 8008eaa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008eac:	2181      	movs	r1, #129	; 0x81
 8008eae:	4813      	ldr	r0, [pc, #76]	; (8008efc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008eb0:	f000 fc8f 	bl	80097d2 <USBD_GetEpDesc>
 8008eb4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008eb6:	697b      	ldr	r3, [r7, #20]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d002      	beq.n	8008ec2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008ebc:	697b      	ldr	r3, [r7, #20]
 8008ebe:	2210      	movs	r2, #16
 8008ec0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008ec2:	693b      	ldr	r3, [r7, #16]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d006      	beq.n	8008ed6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008ec8:	693b      	ldr	r3, [r7, #16]
 8008eca:	2200      	movs	r2, #0
 8008ecc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008ed0:	711a      	strb	r2, [r3, #4]
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d006      	beq.n	8008eea <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	2200      	movs	r2, #0
 8008ee0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008ee4:	711a      	strb	r2, [r3, #4]
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	2243      	movs	r2, #67	; 0x43
 8008eee:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008ef0:	4b02      	ldr	r3, [pc, #8]	; (8008efc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	3718      	adds	r7, #24
 8008ef6:	46bd      	mov	sp, r7
 8008ef8:	bd80      	pop	{r7, pc}
 8008efa:	bf00      	nop
 8008efc:	20000054 	.word	0x20000054

08008f00 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008f00:	b480      	push	{r7}
 8008f02:	b083      	sub	sp, #12
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	220a      	movs	r2, #10
 8008f0c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008f0e:	4b03      	ldr	r3, [pc, #12]	; (8008f1c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	370c      	adds	r7, #12
 8008f14:	46bd      	mov	sp, r7
 8008f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1a:	4770      	bx	lr
 8008f1c:	20000010 	.word	0x20000010

08008f20 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008f20:	b480      	push	{r7}
 8008f22:	b083      	sub	sp, #12
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
 8008f28:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008f2a:	683b      	ldr	r3, [r7, #0]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d101      	bne.n	8008f34 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008f30:	2303      	movs	r3, #3
 8008f32:	e009      	b.n	8008f48 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008f3a:	687a      	ldr	r2, [r7, #4]
 8008f3c:	33b0      	adds	r3, #176	; 0xb0
 8008f3e:	009b      	lsls	r3, r3, #2
 8008f40:	4413      	add	r3, r2
 8008f42:	683a      	ldr	r2, [r7, #0]
 8008f44:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008f46:	2300      	movs	r3, #0
}
 8008f48:	4618      	mov	r0, r3
 8008f4a:	370c      	adds	r7, #12
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f52:	4770      	bx	lr

08008f54 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008f54:	b480      	push	{r7}
 8008f56:	b087      	sub	sp, #28
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	60f8      	str	r0, [r7, #12]
 8008f5c:	60b9      	str	r1, [r7, #8]
 8008f5e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	32b0      	adds	r2, #176	; 0xb0
 8008f6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f6e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008f70:	697b      	ldr	r3, [r7, #20]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d101      	bne.n	8008f7a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008f76:	2303      	movs	r3, #3
 8008f78:	e008      	b.n	8008f8c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008f7a:	697b      	ldr	r3, [r7, #20]
 8008f7c:	68ba      	ldr	r2, [r7, #8]
 8008f7e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8008f82:	697b      	ldr	r3, [r7, #20]
 8008f84:	687a      	ldr	r2, [r7, #4]
 8008f86:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8008f8a:	2300      	movs	r3, #0
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	371c      	adds	r7, #28
 8008f90:	46bd      	mov	sp, r7
 8008f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f96:	4770      	bx	lr

08008f98 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008f98:	b480      	push	{r7}
 8008f9a:	b085      	sub	sp, #20
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
 8008fa0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	32b0      	adds	r2, #176	; 0xb0
 8008fac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fb0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d101      	bne.n	8008fbc <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008fb8:	2303      	movs	r3, #3
 8008fba:	e004      	b.n	8008fc6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	683a      	ldr	r2, [r7, #0]
 8008fc0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8008fc4:	2300      	movs	r3, #0
}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	3714      	adds	r7, #20
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd0:	4770      	bx	lr
	...

08008fd4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b084      	sub	sp, #16
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	32b0      	adds	r2, #176	; 0xb0
 8008fe6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fea:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	32b0      	adds	r2, #176	; 0xb0
 8008ff6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d101      	bne.n	8009002 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008ffe:	2303      	movs	r3, #3
 8009000:	e018      	b.n	8009034 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	7c1b      	ldrb	r3, [r3, #16]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d10a      	bne.n	8009020 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800900a:	4b0c      	ldr	r3, [pc, #48]	; (800903c <USBD_CDC_ReceivePacket+0x68>)
 800900c:	7819      	ldrb	r1, [r3, #0]
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009014:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	f004 fdd3 	bl	800dbc4 <USBD_LL_PrepareReceive>
 800901e:	e008      	b.n	8009032 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009020:	4b06      	ldr	r3, [pc, #24]	; (800903c <USBD_CDC_ReceivePacket+0x68>)
 8009022:	7819      	ldrb	r1, [r3, #0]
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800902a:	2340      	movs	r3, #64	; 0x40
 800902c:	6878      	ldr	r0, [r7, #4]
 800902e:	f004 fdc9 	bl	800dbc4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009032:	2300      	movs	r3, #0
}
 8009034:	4618      	mov	r0, r3
 8009036:	3710      	adds	r7, #16
 8009038:	46bd      	mov	sp, r7
 800903a:	bd80      	pop	{r7, pc}
 800903c:	20000098 	.word	0x20000098

08009040 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009040:	b580      	push	{r7, lr}
 8009042:	b086      	sub	sp, #24
 8009044:	af00      	add	r7, sp, #0
 8009046:	60f8      	str	r0, [r7, #12]
 8009048:	60b9      	str	r1, [r7, #8]
 800904a:	4613      	mov	r3, r2
 800904c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	2b00      	cmp	r3, #0
 8009052:	d101      	bne.n	8009058 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009054:	2303      	movs	r3, #3
 8009056:	e01f      	b.n	8009098 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	2200      	movs	r2, #0
 800905c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	2200      	movs	r2, #0
 8009064:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	2200      	movs	r2, #0
 800906c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d003      	beq.n	800907e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	68ba      	ldr	r2, [r7, #8]
 800907a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	2201      	movs	r2, #1
 8009082:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	79fa      	ldrb	r2, [r7, #7]
 800908a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800908c:	68f8      	ldr	r0, [r7, #12]
 800908e:	f004 fc43 	bl	800d918 <USBD_LL_Init>
 8009092:	4603      	mov	r3, r0
 8009094:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009096:	7dfb      	ldrb	r3, [r7, #23]
}
 8009098:	4618      	mov	r0, r3
 800909a:	3718      	adds	r7, #24
 800909c:	46bd      	mov	sp, r7
 800909e:	bd80      	pop	{r7, pc}

080090a0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b084      	sub	sp, #16
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
 80090a8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80090aa:	2300      	movs	r3, #0
 80090ac:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80090ae:	683b      	ldr	r3, [r7, #0]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d101      	bne.n	80090b8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80090b4:	2303      	movs	r3, #3
 80090b6:	e025      	b.n	8009104 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	683a      	ldr	r2, [r7, #0]
 80090bc:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	32ae      	adds	r2, #174	; 0xae
 80090ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d00f      	beq.n	80090f4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	32ae      	adds	r2, #174	; 0xae
 80090de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090e4:	f107 020e 	add.w	r2, r7, #14
 80090e8:	4610      	mov	r0, r2
 80090ea:	4798      	blx	r3
 80090ec:	4602      	mov	r2, r0
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 80090fa:	1c5a      	adds	r2, r3, #1
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8009102:	2300      	movs	r3, #0
}
 8009104:	4618      	mov	r0, r3
 8009106:	3710      	adds	r7, #16
 8009108:	46bd      	mov	sp, r7
 800910a:	bd80      	pop	{r7, pc}

0800910c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b082      	sub	sp, #8
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009114:	6878      	ldr	r0, [r7, #4]
 8009116:	f004 fc4b 	bl	800d9b0 <USBD_LL_Start>
 800911a:	4603      	mov	r3, r0
}
 800911c:	4618      	mov	r0, r3
 800911e:	3708      	adds	r7, #8
 8009120:	46bd      	mov	sp, r7
 8009122:	bd80      	pop	{r7, pc}

08009124 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009124:	b480      	push	{r7}
 8009126:	b083      	sub	sp, #12
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800912c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800912e:	4618      	mov	r0, r3
 8009130:	370c      	adds	r7, #12
 8009132:	46bd      	mov	sp, r7
 8009134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009138:	4770      	bx	lr

0800913a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800913a:	b580      	push	{r7, lr}
 800913c:	b084      	sub	sp, #16
 800913e:	af00      	add	r7, sp, #0
 8009140:	6078      	str	r0, [r7, #4]
 8009142:	460b      	mov	r3, r1
 8009144:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009146:	2300      	movs	r3, #0
 8009148:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009150:	2b00      	cmp	r3, #0
 8009152:	d009      	beq.n	8009168 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	78fa      	ldrb	r2, [r7, #3]
 800915e:	4611      	mov	r1, r2
 8009160:	6878      	ldr	r0, [r7, #4]
 8009162:	4798      	blx	r3
 8009164:	4603      	mov	r3, r0
 8009166:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009168:	7bfb      	ldrb	r3, [r7, #15]
}
 800916a:	4618      	mov	r0, r3
 800916c:	3710      	adds	r7, #16
 800916e:	46bd      	mov	sp, r7
 8009170:	bd80      	pop	{r7, pc}

08009172 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009172:	b580      	push	{r7, lr}
 8009174:	b084      	sub	sp, #16
 8009176:	af00      	add	r7, sp, #0
 8009178:	6078      	str	r0, [r7, #4]
 800917a:	460b      	mov	r3, r1
 800917c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800917e:	2300      	movs	r3, #0
 8009180:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009188:	685b      	ldr	r3, [r3, #4]
 800918a:	78fa      	ldrb	r2, [r7, #3]
 800918c:	4611      	mov	r1, r2
 800918e:	6878      	ldr	r0, [r7, #4]
 8009190:	4798      	blx	r3
 8009192:	4603      	mov	r3, r0
 8009194:	2b00      	cmp	r3, #0
 8009196:	d001      	beq.n	800919c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009198:	2303      	movs	r3, #3
 800919a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800919c:	7bfb      	ldrb	r3, [r7, #15]
}
 800919e:	4618      	mov	r0, r3
 80091a0:	3710      	adds	r7, #16
 80091a2:	46bd      	mov	sp, r7
 80091a4:	bd80      	pop	{r7, pc}

080091a6 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80091a6:	b580      	push	{r7, lr}
 80091a8:	b084      	sub	sp, #16
 80091aa:	af00      	add	r7, sp, #0
 80091ac:	6078      	str	r0, [r7, #4]
 80091ae:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80091b6:	6839      	ldr	r1, [r7, #0]
 80091b8:	4618      	mov	r0, r3
 80091ba:	f001 f932 	bl	800a422 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2201      	movs	r2, #1
 80091c2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80091cc:	461a      	mov	r2, r3
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80091da:	f003 031f 	and.w	r3, r3, #31
 80091de:	2b02      	cmp	r3, #2
 80091e0:	d01a      	beq.n	8009218 <USBD_LL_SetupStage+0x72>
 80091e2:	2b02      	cmp	r3, #2
 80091e4:	d822      	bhi.n	800922c <USBD_LL_SetupStage+0x86>
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d002      	beq.n	80091f0 <USBD_LL_SetupStage+0x4a>
 80091ea:	2b01      	cmp	r3, #1
 80091ec:	d00a      	beq.n	8009204 <USBD_LL_SetupStage+0x5e>
 80091ee:	e01d      	b.n	800922c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80091f6:	4619      	mov	r1, r3
 80091f8:	6878      	ldr	r0, [r7, #4]
 80091fa:	f000 fb5f 	bl	80098bc <USBD_StdDevReq>
 80091fe:	4603      	mov	r3, r0
 8009200:	73fb      	strb	r3, [r7, #15]
      break;
 8009202:	e020      	b.n	8009246 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800920a:	4619      	mov	r1, r3
 800920c:	6878      	ldr	r0, [r7, #4]
 800920e:	f000 fbc7 	bl	80099a0 <USBD_StdItfReq>
 8009212:	4603      	mov	r3, r0
 8009214:	73fb      	strb	r3, [r7, #15]
      break;
 8009216:	e016      	b.n	8009246 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800921e:	4619      	mov	r1, r3
 8009220:	6878      	ldr	r0, [r7, #4]
 8009222:	f000 fc29 	bl	8009a78 <USBD_StdEPReq>
 8009226:	4603      	mov	r3, r0
 8009228:	73fb      	strb	r3, [r7, #15]
      break;
 800922a:	e00c      	b.n	8009246 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009232:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009236:	b2db      	uxtb	r3, r3
 8009238:	4619      	mov	r1, r3
 800923a:	6878      	ldr	r0, [r7, #4]
 800923c:	f004 fc18 	bl	800da70 <USBD_LL_StallEP>
 8009240:	4603      	mov	r3, r0
 8009242:	73fb      	strb	r3, [r7, #15]
      break;
 8009244:	bf00      	nop
  }

  return ret;
 8009246:	7bfb      	ldrb	r3, [r7, #15]
}
 8009248:	4618      	mov	r0, r3
 800924a:	3710      	adds	r7, #16
 800924c:	46bd      	mov	sp, r7
 800924e:	bd80      	pop	{r7, pc}

08009250 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b086      	sub	sp, #24
 8009254:	af00      	add	r7, sp, #0
 8009256:	60f8      	str	r0, [r7, #12]
 8009258:	460b      	mov	r3, r1
 800925a:	607a      	str	r2, [r7, #4]
 800925c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800925e:	2300      	movs	r3, #0
 8009260:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8009262:	7afb      	ldrb	r3, [r7, #11]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d16e      	bne.n	8009346 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800926e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009276:	2b03      	cmp	r3, #3
 8009278:	f040 8098 	bne.w	80093ac <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800927c:	693b      	ldr	r3, [r7, #16]
 800927e:	689a      	ldr	r2, [r3, #8]
 8009280:	693b      	ldr	r3, [r7, #16]
 8009282:	68db      	ldr	r3, [r3, #12]
 8009284:	429a      	cmp	r2, r3
 8009286:	d913      	bls.n	80092b0 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8009288:	693b      	ldr	r3, [r7, #16]
 800928a:	689a      	ldr	r2, [r3, #8]
 800928c:	693b      	ldr	r3, [r7, #16]
 800928e:	68db      	ldr	r3, [r3, #12]
 8009290:	1ad2      	subs	r2, r2, r3
 8009292:	693b      	ldr	r3, [r7, #16]
 8009294:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009296:	693b      	ldr	r3, [r7, #16]
 8009298:	68da      	ldr	r2, [r3, #12]
 800929a:	693b      	ldr	r3, [r7, #16]
 800929c:	689b      	ldr	r3, [r3, #8]
 800929e:	4293      	cmp	r3, r2
 80092a0:	bf28      	it	cs
 80092a2:	4613      	movcs	r3, r2
 80092a4:	461a      	mov	r2, r3
 80092a6:	6879      	ldr	r1, [r7, #4]
 80092a8:	68f8      	ldr	r0, [r7, #12]
 80092aa:	f001 f9ae 	bl	800a60a <USBD_CtlContinueRx>
 80092ae:	e07d      	b.n	80093ac <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80092b6:	f003 031f 	and.w	r3, r3, #31
 80092ba:	2b02      	cmp	r3, #2
 80092bc:	d014      	beq.n	80092e8 <USBD_LL_DataOutStage+0x98>
 80092be:	2b02      	cmp	r3, #2
 80092c0:	d81d      	bhi.n	80092fe <USBD_LL_DataOutStage+0xae>
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d002      	beq.n	80092cc <USBD_LL_DataOutStage+0x7c>
 80092c6:	2b01      	cmp	r3, #1
 80092c8:	d003      	beq.n	80092d2 <USBD_LL_DataOutStage+0x82>
 80092ca:	e018      	b.n	80092fe <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80092cc:	2300      	movs	r3, #0
 80092ce:	75bb      	strb	r3, [r7, #22]
            break;
 80092d0:	e018      	b.n	8009304 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80092d8:	b2db      	uxtb	r3, r3
 80092da:	4619      	mov	r1, r3
 80092dc:	68f8      	ldr	r0, [r7, #12]
 80092de:	f000 fa5e 	bl	800979e <USBD_CoreFindIF>
 80092e2:	4603      	mov	r3, r0
 80092e4:	75bb      	strb	r3, [r7, #22]
            break;
 80092e6:	e00d      	b.n	8009304 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80092ee:	b2db      	uxtb	r3, r3
 80092f0:	4619      	mov	r1, r3
 80092f2:	68f8      	ldr	r0, [r7, #12]
 80092f4:	f000 fa60 	bl	80097b8 <USBD_CoreFindEP>
 80092f8:	4603      	mov	r3, r0
 80092fa:	75bb      	strb	r3, [r7, #22]
            break;
 80092fc:	e002      	b.n	8009304 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80092fe:	2300      	movs	r3, #0
 8009300:	75bb      	strb	r3, [r7, #22]
            break;
 8009302:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009304:	7dbb      	ldrb	r3, [r7, #22]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d119      	bne.n	800933e <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009310:	b2db      	uxtb	r3, r3
 8009312:	2b03      	cmp	r3, #3
 8009314:	d113      	bne.n	800933e <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009316:	7dba      	ldrb	r2, [r7, #22]
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	32ae      	adds	r2, #174	; 0xae
 800931c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009320:	691b      	ldr	r3, [r3, #16]
 8009322:	2b00      	cmp	r3, #0
 8009324:	d00b      	beq.n	800933e <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8009326:	7dba      	ldrb	r2, [r7, #22]
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800932e:	7dba      	ldrb	r2, [r7, #22]
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	32ae      	adds	r2, #174	; 0xae
 8009334:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009338:	691b      	ldr	r3, [r3, #16]
 800933a:	68f8      	ldr	r0, [r7, #12]
 800933c:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800933e:	68f8      	ldr	r0, [r7, #12]
 8009340:	f001 f974 	bl	800a62c <USBD_CtlSendStatus>
 8009344:	e032      	b.n	80093ac <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009346:	7afb      	ldrb	r3, [r7, #11]
 8009348:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800934c:	b2db      	uxtb	r3, r3
 800934e:	4619      	mov	r1, r3
 8009350:	68f8      	ldr	r0, [r7, #12]
 8009352:	f000 fa31 	bl	80097b8 <USBD_CoreFindEP>
 8009356:	4603      	mov	r3, r0
 8009358:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800935a:	7dbb      	ldrb	r3, [r7, #22]
 800935c:	2bff      	cmp	r3, #255	; 0xff
 800935e:	d025      	beq.n	80093ac <USBD_LL_DataOutStage+0x15c>
 8009360:	7dbb      	ldrb	r3, [r7, #22]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d122      	bne.n	80093ac <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800936c:	b2db      	uxtb	r3, r3
 800936e:	2b03      	cmp	r3, #3
 8009370:	d117      	bne.n	80093a2 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009372:	7dba      	ldrb	r2, [r7, #22]
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	32ae      	adds	r2, #174	; 0xae
 8009378:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800937c:	699b      	ldr	r3, [r3, #24]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d00f      	beq.n	80093a2 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8009382:	7dba      	ldrb	r2, [r7, #22]
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800938a:	7dba      	ldrb	r2, [r7, #22]
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	32ae      	adds	r2, #174	; 0xae
 8009390:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009394:	699b      	ldr	r3, [r3, #24]
 8009396:	7afa      	ldrb	r2, [r7, #11]
 8009398:	4611      	mov	r1, r2
 800939a:	68f8      	ldr	r0, [r7, #12]
 800939c:	4798      	blx	r3
 800939e:	4603      	mov	r3, r0
 80093a0:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80093a2:	7dfb      	ldrb	r3, [r7, #23]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d001      	beq.n	80093ac <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80093a8:	7dfb      	ldrb	r3, [r7, #23]
 80093aa:	e000      	b.n	80093ae <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80093ac:	2300      	movs	r3, #0
}
 80093ae:	4618      	mov	r0, r3
 80093b0:	3718      	adds	r7, #24
 80093b2:	46bd      	mov	sp, r7
 80093b4:	bd80      	pop	{r7, pc}

080093b6 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80093b6:	b580      	push	{r7, lr}
 80093b8:	b086      	sub	sp, #24
 80093ba:	af00      	add	r7, sp, #0
 80093bc:	60f8      	str	r0, [r7, #12]
 80093be:	460b      	mov	r3, r1
 80093c0:	607a      	str	r2, [r7, #4]
 80093c2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80093c4:	7afb      	ldrb	r3, [r7, #11]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d16f      	bne.n	80094aa <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	3314      	adds	r3, #20
 80093ce:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80093d6:	2b02      	cmp	r3, #2
 80093d8:	d15a      	bne.n	8009490 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80093da:	693b      	ldr	r3, [r7, #16]
 80093dc:	689a      	ldr	r2, [r3, #8]
 80093de:	693b      	ldr	r3, [r7, #16]
 80093e0:	68db      	ldr	r3, [r3, #12]
 80093e2:	429a      	cmp	r2, r3
 80093e4:	d914      	bls.n	8009410 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80093e6:	693b      	ldr	r3, [r7, #16]
 80093e8:	689a      	ldr	r2, [r3, #8]
 80093ea:	693b      	ldr	r3, [r7, #16]
 80093ec:	68db      	ldr	r3, [r3, #12]
 80093ee:	1ad2      	subs	r2, r2, r3
 80093f0:	693b      	ldr	r3, [r7, #16]
 80093f2:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80093f4:	693b      	ldr	r3, [r7, #16]
 80093f6:	689b      	ldr	r3, [r3, #8]
 80093f8:	461a      	mov	r2, r3
 80093fa:	6879      	ldr	r1, [r7, #4]
 80093fc:	68f8      	ldr	r0, [r7, #12]
 80093fe:	f001 f8d6 	bl	800a5ae <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009402:	2300      	movs	r3, #0
 8009404:	2200      	movs	r2, #0
 8009406:	2100      	movs	r1, #0
 8009408:	68f8      	ldr	r0, [r7, #12]
 800940a:	f004 fbdb 	bl	800dbc4 <USBD_LL_PrepareReceive>
 800940e:	e03f      	b.n	8009490 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009410:	693b      	ldr	r3, [r7, #16]
 8009412:	68da      	ldr	r2, [r3, #12]
 8009414:	693b      	ldr	r3, [r7, #16]
 8009416:	689b      	ldr	r3, [r3, #8]
 8009418:	429a      	cmp	r2, r3
 800941a:	d11c      	bne.n	8009456 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800941c:	693b      	ldr	r3, [r7, #16]
 800941e:	685a      	ldr	r2, [r3, #4]
 8009420:	693b      	ldr	r3, [r7, #16]
 8009422:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009424:	429a      	cmp	r2, r3
 8009426:	d316      	bcc.n	8009456 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009428:	693b      	ldr	r3, [r7, #16]
 800942a:	685a      	ldr	r2, [r3, #4]
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009432:	429a      	cmp	r2, r3
 8009434:	d20f      	bcs.n	8009456 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009436:	2200      	movs	r2, #0
 8009438:	2100      	movs	r1, #0
 800943a:	68f8      	ldr	r0, [r7, #12]
 800943c:	f001 f8b7 	bl	800a5ae <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	2200      	movs	r2, #0
 8009444:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009448:	2300      	movs	r3, #0
 800944a:	2200      	movs	r2, #0
 800944c:	2100      	movs	r1, #0
 800944e:	68f8      	ldr	r0, [r7, #12]
 8009450:	f004 fbb8 	bl	800dbc4 <USBD_LL_PrepareReceive>
 8009454:	e01c      	b.n	8009490 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800945c:	b2db      	uxtb	r3, r3
 800945e:	2b03      	cmp	r3, #3
 8009460:	d10f      	bne.n	8009482 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009468:	68db      	ldr	r3, [r3, #12]
 800946a:	2b00      	cmp	r3, #0
 800946c:	d009      	beq.n	8009482 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	2200      	movs	r2, #0
 8009472:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800947c:	68db      	ldr	r3, [r3, #12]
 800947e:	68f8      	ldr	r0, [r7, #12]
 8009480:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009482:	2180      	movs	r1, #128	; 0x80
 8009484:	68f8      	ldr	r0, [r7, #12]
 8009486:	f004 faf3 	bl	800da70 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800948a:	68f8      	ldr	r0, [r7, #12]
 800948c:	f001 f8e1 	bl	800a652 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009496:	2b00      	cmp	r3, #0
 8009498:	d03a      	beq.n	8009510 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800949a:	68f8      	ldr	r0, [r7, #12]
 800949c:	f7ff fe42 	bl	8009124 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	2200      	movs	r2, #0
 80094a4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80094a8:	e032      	b.n	8009510 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80094aa:	7afb      	ldrb	r3, [r7, #11]
 80094ac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80094b0:	b2db      	uxtb	r3, r3
 80094b2:	4619      	mov	r1, r3
 80094b4:	68f8      	ldr	r0, [r7, #12]
 80094b6:	f000 f97f 	bl	80097b8 <USBD_CoreFindEP>
 80094ba:	4603      	mov	r3, r0
 80094bc:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80094be:	7dfb      	ldrb	r3, [r7, #23]
 80094c0:	2bff      	cmp	r3, #255	; 0xff
 80094c2:	d025      	beq.n	8009510 <USBD_LL_DataInStage+0x15a>
 80094c4:	7dfb      	ldrb	r3, [r7, #23]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d122      	bne.n	8009510 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80094d0:	b2db      	uxtb	r3, r3
 80094d2:	2b03      	cmp	r3, #3
 80094d4:	d11c      	bne.n	8009510 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80094d6:	7dfa      	ldrb	r2, [r7, #23]
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	32ae      	adds	r2, #174	; 0xae
 80094dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094e0:	695b      	ldr	r3, [r3, #20]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d014      	beq.n	8009510 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80094e6:	7dfa      	ldrb	r2, [r7, #23]
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80094ee:	7dfa      	ldrb	r2, [r7, #23]
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	32ae      	adds	r2, #174	; 0xae
 80094f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094f8:	695b      	ldr	r3, [r3, #20]
 80094fa:	7afa      	ldrb	r2, [r7, #11]
 80094fc:	4611      	mov	r1, r2
 80094fe:	68f8      	ldr	r0, [r7, #12]
 8009500:	4798      	blx	r3
 8009502:	4603      	mov	r3, r0
 8009504:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009506:	7dbb      	ldrb	r3, [r7, #22]
 8009508:	2b00      	cmp	r3, #0
 800950a:	d001      	beq.n	8009510 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800950c:	7dbb      	ldrb	r3, [r7, #22]
 800950e:	e000      	b.n	8009512 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8009510:	2300      	movs	r3, #0
}
 8009512:	4618      	mov	r0, r3
 8009514:	3718      	adds	r7, #24
 8009516:	46bd      	mov	sp, r7
 8009518:	bd80      	pop	{r7, pc}

0800951a <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800951a:	b580      	push	{r7, lr}
 800951c:	b084      	sub	sp, #16
 800951e:	af00      	add	r7, sp, #0
 8009520:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009522:	2300      	movs	r3, #0
 8009524:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2201      	movs	r2, #1
 800952a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	2200      	movs	r2, #0
 8009532:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2200      	movs	r2, #0
 800953a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2200      	movs	r2, #0
 8009540:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2200      	movs	r2, #0
 8009548:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009552:	2b00      	cmp	r3, #0
 8009554:	d014      	beq.n	8009580 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800955c:	685b      	ldr	r3, [r3, #4]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d00e      	beq.n	8009580 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009568:	685b      	ldr	r3, [r3, #4]
 800956a:	687a      	ldr	r2, [r7, #4]
 800956c:	6852      	ldr	r2, [r2, #4]
 800956e:	b2d2      	uxtb	r2, r2
 8009570:	4611      	mov	r1, r2
 8009572:	6878      	ldr	r0, [r7, #4]
 8009574:	4798      	blx	r3
 8009576:	4603      	mov	r3, r0
 8009578:	2b00      	cmp	r3, #0
 800957a:	d001      	beq.n	8009580 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800957c:	2303      	movs	r3, #3
 800957e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009580:	2340      	movs	r3, #64	; 0x40
 8009582:	2200      	movs	r2, #0
 8009584:	2100      	movs	r1, #0
 8009586:	6878      	ldr	r0, [r7, #4]
 8009588:	f004 fa2d 	bl	800d9e6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2201      	movs	r2, #1
 8009590:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2240      	movs	r2, #64	; 0x40
 8009598:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800959c:	2340      	movs	r3, #64	; 0x40
 800959e:	2200      	movs	r2, #0
 80095a0:	2180      	movs	r1, #128	; 0x80
 80095a2:	6878      	ldr	r0, [r7, #4]
 80095a4:	f004 fa1f 	bl	800d9e6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2201      	movs	r2, #1
 80095ac:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2240      	movs	r2, #64	; 0x40
 80095b2:	621a      	str	r2, [r3, #32]

  return ret;
 80095b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80095b6:	4618      	mov	r0, r3
 80095b8:	3710      	adds	r7, #16
 80095ba:	46bd      	mov	sp, r7
 80095bc:	bd80      	pop	{r7, pc}

080095be <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80095be:	b480      	push	{r7}
 80095c0:	b083      	sub	sp, #12
 80095c2:	af00      	add	r7, sp, #0
 80095c4:	6078      	str	r0, [r7, #4]
 80095c6:	460b      	mov	r3, r1
 80095c8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	78fa      	ldrb	r2, [r7, #3]
 80095ce:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80095d0:	2300      	movs	r3, #0
}
 80095d2:	4618      	mov	r0, r3
 80095d4:	370c      	adds	r7, #12
 80095d6:	46bd      	mov	sp, r7
 80095d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095dc:	4770      	bx	lr

080095de <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80095de:	b480      	push	{r7}
 80095e0:	b083      	sub	sp, #12
 80095e2:	af00      	add	r7, sp, #0
 80095e4:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80095ec:	b2da      	uxtb	r2, r3
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2204      	movs	r2, #4
 80095f8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80095fc:	2300      	movs	r3, #0
}
 80095fe:	4618      	mov	r0, r3
 8009600:	370c      	adds	r7, #12
 8009602:	46bd      	mov	sp, r7
 8009604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009608:	4770      	bx	lr

0800960a <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800960a:	b480      	push	{r7}
 800960c:	b083      	sub	sp, #12
 800960e:	af00      	add	r7, sp, #0
 8009610:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009618:	b2db      	uxtb	r3, r3
 800961a:	2b04      	cmp	r3, #4
 800961c:	d106      	bne.n	800962c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8009624:	b2da      	uxtb	r2, r3
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800962c:	2300      	movs	r3, #0
}
 800962e:	4618      	mov	r0, r3
 8009630:	370c      	adds	r7, #12
 8009632:	46bd      	mov	sp, r7
 8009634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009638:	4770      	bx	lr

0800963a <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800963a:	b580      	push	{r7, lr}
 800963c:	b082      	sub	sp, #8
 800963e:	af00      	add	r7, sp, #0
 8009640:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009648:	b2db      	uxtb	r3, r3
 800964a:	2b03      	cmp	r3, #3
 800964c:	d110      	bne.n	8009670 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009654:	2b00      	cmp	r3, #0
 8009656:	d00b      	beq.n	8009670 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800965e:	69db      	ldr	r3, [r3, #28]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d005      	beq.n	8009670 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800966a:	69db      	ldr	r3, [r3, #28]
 800966c:	6878      	ldr	r0, [r7, #4]
 800966e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009670:	2300      	movs	r3, #0
}
 8009672:	4618      	mov	r0, r3
 8009674:	3708      	adds	r7, #8
 8009676:	46bd      	mov	sp, r7
 8009678:	bd80      	pop	{r7, pc}

0800967a <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800967a:	b580      	push	{r7, lr}
 800967c:	b082      	sub	sp, #8
 800967e:	af00      	add	r7, sp, #0
 8009680:	6078      	str	r0, [r7, #4]
 8009682:	460b      	mov	r3, r1
 8009684:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	32ae      	adds	r2, #174	; 0xae
 8009690:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d101      	bne.n	800969c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009698:	2303      	movs	r3, #3
 800969a:	e01c      	b.n	80096d6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80096a2:	b2db      	uxtb	r3, r3
 80096a4:	2b03      	cmp	r3, #3
 80096a6:	d115      	bne.n	80096d4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	32ae      	adds	r2, #174	; 0xae
 80096b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096b6:	6a1b      	ldr	r3, [r3, #32]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d00b      	beq.n	80096d4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	32ae      	adds	r2, #174	; 0xae
 80096c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096ca:	6a1b      	ldr	r3, [r3, #32]
 80096cc:	78fa      	ldrb	r2, [r7, #3]
 80096ce:	4611      	mov	r1, r2
 80096d0:	6878      	ldr	r0, [r7, #4]
 80096d2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80096d4:	2300      	movs	r3, #0
}
 80096d6:	4618      	mov	r0, r3
 80096d8:	3708      	adds	r7, #8
 80096da:	46bd      	mov	sp, r7
 80096dc:	bd80      	pop	{r7, pc}

080096de <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80096de:	b580      	push	{r7, lr}
 80096e0:	b082      	sub	sp, #8
 80096e2:	af00      	add	r7, sp, #0
 80096e4:	6078      	str	r0, [r7, #4]
 80096e6:	460b      	mov	r3, r1
 80096e8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	32ae      	adds	r2, #174	; 0xae
 80096f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d101      	bne.n	8009700 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80096fc:	2303      	movs	r3, #3
 80096fe:	e01c      	b.n	800973a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009706:	b2db      	uxtb	r3, r3
 8009708:	2b03      	cmp	r3, #3
 800970a:	d115      	bne.n	8009738 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	32ae      	adds	r2, #174	; 0xae
 8009716:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800971a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800971c:	2b00      	cmp	r3, #0
 800971e:	d00b      	beq.n	8009738 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	32ae      	adds	r2, #174	; 0xae
 800972a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800972e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009730:	78fa      	ldrb	r2, [r7, #3]
 8009732:	4611      	mov	r1, r2
 8009734:	6878      	ldr	r0, [r7, #4]
 8009736:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009738:	2300      	movs	r3, #0
}
 800973a:	4618      	mov	r0, r3
 800973c:	3708      	adds	r7, #8
 800973e:	46bd      	mov	sp, r7
 8009740:	bd80      	pop	{r7, pc}

08009742 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009742:	b480      	push	{r7}
 8009744:	b083      	sub	sp, #12
 8009746:	af00      	add	r7, sp, #0
 8009748:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800974a:	2300      	movs	r3, #0
}
 800974c:	4618      	mov	r0, r3
 800974e:	370c      	adds	r7, #12
 8009750:	46bd      	mov	sp, r7
 8009752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009756:	4770      	bx	lr

08009758 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009758:	b580      	push	{r7, lr}
 800975a:	b084      	sub	sp, #16
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009760:	2300      	movs	r3, #0
 8009762:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2201      	movs	r2, #1
 8009768:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009772:	2b00      	cmp	r3, #0
 8009774:	d00e      	beq.n	8009794 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800977c:	685b      	ldr	r3, [r3, #4]
 800977e:	687a      	ldr	r2, [r7, #4]
 8009780:	6852      	ldr	r2, [r2, #4]
 8009782:	b2d2      	uxtb	r2, r2
 8009784:	4611      	mov	r1, r2
 8009786:	6878      	ldr	r0, [r7, #4]
 8009788:	4798      	blx	r3
 800978a:	4603      	mov	r3, r0
 800978c:	2b00      	cmp	r3, #0
 800978e:	d001      	beq.n	8009794 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009790:	2303      	movs	r3, #3
 8009792:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009794:	7bfb      	ldrb	r3, [r7, #15]
}
 8009796:	4618      	mov	r0, r3
 8009798:	3710      	adds	r7, #16
 800979a:	46bd      	mov	sp, r7
 800979c:	bd80      	pop	{r7, pc}

0800979e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800979e:	b480      	push	{r7}
 80097a0:	b083      	sub	sp, #12
 80097a2:	af00      	add	r7, sp, #0
 80097a4:	6078      	str	r0, [r7, #4]
 80097a6:	460b      	mov	r3, r1
 80097a8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80097aa:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80097ac:	4618      	mov	r0, r3
 80097ae:	370c      	adds	r7, #12
 80097b0:	46bd      	mov	sp, r7
 80097b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b6:	4770      	bx	lr

080097b8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80097b8:	b480      	push	{r7}
 80097ba:	b083      	sub	sp, #12
 80097bc:	af00      	add	r7, sp, #0
 80097be:	6078      	str	r0, [r7, #4]
 80097c0:	460b      	mov	r3, r1
 80097c2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80097c4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80097c6:	4618      	mov	r0, r3
 80097c8:	370c      	adds	r7, #12
 80097ca:	46bd      	mov	sp, r7
 80097cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d0:	4770      	bx	lr

080097d2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80097d2:	b580      	push	{r7, lr}
 80097d4:	b086      	sub	sp, #24
 80097d6:	af00      	add	r7, sp, #0
 80097d8:	6078      	str	r0, [r7, #4]
 80097da:	460b      	mov	r3, r1
 80097dc:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80097e6:	2300      	movs	r3, #0
 80097e8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	885b      	ldrh	r3, [r3, #2]
 80097ee:	b29a      	uxth	r2, r3
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	781b      	ldrb	r3, [r3, #0]
 80097f4:	b29b      	uxth	r3, r3
 80097f6:	429a      	cmp	r2, r3
 80097f8:	d920      	bls.n	800983c <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	781b      	ldrb	r3, [r3, #0]
 80097fe:	b29b      	uxth	r3, r3
 8009800:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009802:	e013      	b.n	800982c <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009804:	f107 030a 	add.w	r3, r7, #10
 8009808:	4619      	mov	r1, r3
 800980a:	6978      	ldr	r0, [r7, #20]
 800980c:	f000 f81b 	bl	8009846 <USBD_GetNextDesc>
 8009810:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009812:	697b      	ldr	r3, [r7, #20]
 8009814:	785b      	ldrb	r3, [r3, #1]
 8009816:	2b05      	cmp	r3, #5
 8009818:	d108      	bne.n	800982c <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800981a:	697b      	ldr	r3, [r7, #20]
 800981c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800981e:	693b      	ldr	r3, [r7, #16]
 8009820:	789b      	ldrb	r3, [r3, #2]
 8009822:	78fa      	ldrb	r2, [r7, #3]
 8009824:	429a      	cmp	r2, r3
 8009826:	d008      	beq.n	800983a <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009828:	2300      	movs	r3, #0
 800982a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	885b      	ldrh	r3, [r3, #2]
 8009830:	b29a      	uxth	r2, r3
 8009832:	897b      	ldrh	r3, [r7, #10]
 8009834:	429a      	cmp	r2, r3
 8009836:	d8e5      	bhi.n	8009804 <USBD_GetEpDesc+0x32>
 8009838:	e000      	b.n	800983c <USBD_GetEpDesc+0x6a>
          break;
 800983a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800983c:	693b      	ldr	r3, [r7, #16]
}
 800983e:	4618      	mov	r0, r3
 8009840:	3718      	adds	r7, #24
 8009842:	46bd      	mov	sp, r7
 8009844:	bd80      	pop	{r7, pc}

08009846 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009846:	b480      	push	{r7}
 8009848:	b085      	sub	sp, #20
 800984a:	af00      	add	r7, sp, #0
 800984c:	6078      	str	r0, [r7, #4]
 800984e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009854:	683b      	ldr	r3, [r7, #0]
 8009856:	881a      	ldrh	r2, [r3, #0]
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	781b      	ldrb	r3, [r3, #0]
 800985c:	b29b      	uxth	r3, r3
 800985e:	4413      	add	r3, r2
 8009860:	b29a      	uxth	r2, r3
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	781b      	ldrb	r3, [r3, #0]
 800986a:	461a      	mov	r2, r3
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	4413      	add	r3, r2
 8009870:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009872:	68fb      	ldr	r3, [r7, #12]
}
 8009874:	4618      	mov	r0, r3
 8009876:	3714      	adds	r7, #20
 8009878:	46bd      	mov	sp, r7
 800987a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987e:	4770      	bx	lr

08009880 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009880:	b480      	push	{r7}
 8009882:	b087      	sub	sp, #28
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800988c:	697b      	ldr	r3, [r7, #20]
 800988e:	781b      	ldrb	r3, [r3, #0]
 8009890:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009892:	697b      	ldr	r3, [r7, #20]
 8009894:	3301      	adds	r3, #1
 8009896:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009898:	697b      	ldr	r3, [r7, #20]
 800989a:	781b      	ldrb	r3, [r3, #0]
 800989c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800989e:	8a3b      	ldrh	r3, [r7, #16]
 80098a0:	021b      	lsls	r3, r3, #8
 80098a2:	b21a      	sxth	r2, r3
 80098a4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80098a8:	4313      	orrs	r3, r2
 80098aa:	b21b      	sxth	r3, r3
 80098ac:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80098ae:	89fb      	ldrh	r3, [r7, #14]
}
 80098b0:	4618      	mov	r0, r3
 80098b2:	371c      	adds	r7, #28
 80098b4:	46bd      	mov	sp, r7
 80098b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ba:	4770      	bx	lr

080098bc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b084      	sub	sp, #16
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
 80098c4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80098c6:	2300      	movs	r3, #0
 80098c8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	781b      	ldrb	r3, [r3, #0]
 80098ce:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80098d2:	2b40      	cmp	r3, #64	; 0x40
 80098d4:	d005      	beq.n	80098e2 <USBD_StdDevReq+0x26>
 80098d6:	2b40      	cmp	r3, #64	; 0x40
 80098d8:	d857      	bhi.n	800998a <USBD_StdDevReq+0xce>
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d00f      	beq.n	80098fe <USBD_StdDevReq+0x42>
 80098de:	2b20      	cmp	r3, #32
 80098e0:	d153      	bne.n	800998a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	32ae      	adds	r2, #174	; 0xae
 80098ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098f0:	689b      	ldr	r3, [r3, #8]
 80098f2:	6839      	ldr	r1, [r7, #0]
 80098f4:	6878      	ldr	r0, [r7, #4]
 80098f6:	4798      	blx	r3
 80098f8:	4603      	mov	r3, r0
 80098fa:	73fb      	strb	r3, [r7, #15]
      break;
 80098fc:	e04a      	b.n	8009994 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	785b      	ldrb	r3, [r3, #1]
 8009902:	2b09      	cmp	r3, #9
 8009904:	d83b      	bhi.n	800997e <USBD_StdDevReq+0xc2>
 8009906:	a201      	add	r2, pc, #4	; (adr r2, 800990c <USBD_StdDevReq+0x50>)
 8009908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800990c:	08009961 	.word	0x08009961
 8009910:	08009975 	.word	0x08009975
 8009914:	0800997f 	.word	0x0800997f
 8009918:	0800996b 	.word	0x0800996b
 800991c:	0800997f 	.word	0x0800997f
 8009920:	0800993f 	.word	0x0800993f
 8009924:	08009935 	.word	0x08009935
 8009928:	0800997f 	.word	0x0800997f
 800992c:	08009957 	.word	0x08009957
 8009930:	08009949 	.word	0x08009949
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009934:	6839      	ldr	r1, [r7, #0]
 8009936:	6878      	ldr	r0, [r7, #4]
 8009938:	f000 fa3c 	bl	8009db4 <USBD_GetDescriptor>
          break;
 800993c:	e024      	b.n	8009988 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800993e:	6839      	ldr	r1, [r7, #0]
 8009940:	6878      	ldr	r0, [r7, #4]
 8009942:	f000 fbcb 	bl	800a0dc <USBD_SetAddress>
          break;
 8009946:	e01f      	b.n	8009988 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009948:	6839      	ldr	r1, [r7, #0]
 800994a:	6878      	ldr	r0, [r7, #4]
 800994c:	f000 fc0a 	bl	800a164 <USBD_SetConfig>
 8009950:	4603      	mov	r3, r0
 8009952:	73fb      	strb	r3, [r7, #15]
          break;
 8009954:	e018      	b.n	8009988 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009956:	6839      	ldr	r1, [r7, #0]
 8009958:	6878      	ldr	r0, [r7, #4]
 800995a:	f000 fcad 	bl	800a2b8 <USBD_GetConfig>
          break;
 800995e:	e013      	b.n	8009988 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009960:	6839      	ldr	r1, [r7, #0]
 8009962:	6878      	ldr	r0, [r7, #4]
 8009964:	f000 fcde 	bl	800a324 <USBD_GetStatus>
          break;
 8009968:	e00e      	b.n	8009988 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800996a:	6839      	ldr	r1, [r7, #0]
 800996c:	6878      	ldr	r0, [r7, #4]
 800996e:	f000 fd0d 	bl	800a38c <USBD_SetFeature>
          break;
 8009972:	e009      	b.n	8009988 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009974:	6839      	ldr	r1, [r7, #0]
 8009976:	6878      	ldr	r0, [r7, #4]
 8009978:	f000 fd31 	bl	800a3de <USBD_ClrFeature>
          break;
 800997c:	e004      	b.n	8009988 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800997e:	6839      	ldr	r1, [r7, #0]
 8009980:	6878      	ldr	r0, [r7, #4]
 8009982:	f000 fd88 	bl	800a496 <USBD_CtlError>
          break;
 8009986:	bf00      	nop
      }
      break;
 8009988:	e004      	b.n	8009994 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800998a:	6839      	ldr	r1, [r7, #0]
 800998c:	6878      	ldr	r0, [r7, #4]
 800998e:	f000 fd82 	bl	800a496 <USBD_CtlError>
      break;
 8009992:	bf00      	nop
  }

  return ret;
 8009994:	7bfb      	ldrb	r3, [r7, #15]
}
 8009996:	4618      	mov	r0, r3
 8009998:	3710      	adds	r7, #16
 800999a:	46bd      	mov	sp, r7
 800999c:	bd80      	pop	{r7, pc}
 800999e:	bf00      	nop

080099a0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b084      	sub	sp, #16
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]
 80099a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80099aa:	2300      	movs	r3, #0
 80099ac:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80099ae:	683b      	ldr	r3, [r7, #0]
 80099b0:	781b      	ldrb	r3, [r3, #0]
 80099b2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80099b6:	2b40      	cmp	r3, #64	; 0x40
 80099b8:	d005      	beq.n	80099c6 <USBD_StdItfReq+0x26>
 80099ba:	2b40      	cmp	r3, #64	; 0x40
 80099bc:	d852      	bhi.n	8009a64 <USBD_StdItfReq+0xc4>
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d001      	beq.n	80099c6 <USBD_StdItfReq+0x26>
 80099c2:	2b20      	cmp	r3, #32
 80099c4:	d14e      	bne.n	8009a64 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80099cc:	b2db      	uxtb	r3, r3
 80099ce:	3b01      	subs	r3, #1
 80099d0:	2b02      	cmp	r3, #2
 80099d2:	d840      	bhi.n	8009a56 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80099d4:	683b      	ldr	r3, [r7, #0]
 80099d6:	889b      	ldrh	r3, [r3, #4]
 80099d8:	b2db      	uxtb	r3, r3
 80099da:	2b01      	cmp	r3, #1
 80099dc:	d836      	bhi.n	8009a4c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80099de:	683b      	ldr	r3, [r7, #0]
 80099e0:	889b      	ldrh	r3, [r3, #4]
 80099e2:	b2db      	uxtb	r3, r3
 80099e4:	4619      	mov	r1, r3
 80099e6:	6878      	ldr	r0, [r7, #4]
 80099e8:	f7ff fed9 	bl	800979e <USBD_CoreFindIF>
 80099ec:	4603      	mov	r3, r0
 80099ee:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80099f0:	7bbb      	ldrb	r3, [r7, #14]
 80099f2:	2bff      	cmp	r3, #255	; 0xff
 80099f4:	d01d      	beq.n	8009a32 <USBD_StdItfReq+0x92>
 80099f6:	7bbb      	ldrb	r3, [r7, #14]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d11a      	bne.n	8009a32 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80099fc:	7bba      	ldrb	r2, [r7, #14]
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	32ae      	adds	r2, #174	; 0xae
 8009a02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a06:	689b      	ldr	r3, [r3, #8]
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d00f      	beq.n	8009a2c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009a0c:	7bba      	ldrb	r2, [r7, #14]
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009a14:	7bba      	ldrb	r2, [r7, #14]
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	32ae      	adds	r2, #174	; 0xae
 8009a1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a1e:	689b      	ldr	r3, [r3, #8]
 8009a20:	6839      	ldr	r1, [r7, #0]
 8009a22:	6878      	ldr	r0, [r7, #4]
 8009a24:	4798      	blx	r3
 8009a26:	4603      	mov	r3, r0
 8009a28:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009a2a:	e004      	b.n	8009a36 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009a2c:	2303      	movs	r3, #3
 8009a2e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009a30:	e001      	b.n	8009a36 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009a32:	2303      	movs	r3, #3
 8009a34:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	88db      	ldrh	r3, [r3, #6]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d110      	bne.n	8009a60 <USBD_StdItfReq+0xc0>
 8009a3e:	7bfb      	ldrb	r3, [r7, #15]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d10d      	bne.n	8009a60 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009a44:	6878      	ldr	r0, [r7, #4]
 8009a46:	f000 fdf1 	bl	800a62c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009a4a:	e009      	b.n	8009a60 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009a4c:	6839      	ldr	r1, [r7, #0]
 8009a4e:	6878      	ldr	r0, [r7, #4]
 8009a50:	f000 fd21 	bl	800a496 <USBD_CtlError>
          break;
 8009a54:	e004      	b.n	8009a60 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009a56:	6839      	ldr	r1, [r7, #0]
 8009a58:	6878      	ldr	r0, [r7, #4]
 8009a5a:	f000 fd1c 	bl	800a496 <USBD_CtlError>
          break;
 8009a5e:	e000      	b.n	8009a62 <USBD_StdItfReq+0xc2>
          break;
 8009a60:	bf00      	nop
      }
      break;
 8009a62:	e004      	b.n	8009a6e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009a64:	6839      	ldr	r1, [r7, #0]
 8009a66:	6878      	ldr	r0, [r7, #4]
 8009a68:	f000 fd15 	bl	800a496 <USBD_CtlError>
      break;
 8009a6c:	bf00      	nop
  }

  return ret;
 8009a6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a70:	4618      	mov	r0, r3
 8009a72:	3710      	adds	r7, #16
 8009a74:	46bd      	mov	sp, r7
 8009a76:	bd80      	pop	{r7, pc}

08009a78 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b084      	sub	sp, #16
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
 8009a80:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009a82:	2300      	movs	r3, #0
 8009a84:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	889b      	ldrh	r3, [r3, #4]
 8009a8a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009a8c:	683b      	ldr	r3, [r7, #0]
 8009a8e:	781b      	ldrb	r3, [r3, #0]
 8009a90:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009a94:	2b40      	cmp	r3, #64	; 0x40
 8009a96:	d007      	beq.n	8009aa8 <USBD_StdEPReq+0x30>
 8009a98:	2b40      	cmp	r3, #64	; 0x40
 8009a9a:	f200 817f 	bhi.w	8009d9c <USBD_StdEPReq+0x324>
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d02a      	beq.n	8009af8 <USBD_StdEPReq+0x80>
 8009aa2:	2b20      	cmp	r3, #32
 8009aa4:	f040 817a 	bne.w	8009d9c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009aa8:	7bbb      	ldrb	r3, [r7, #14]
 8009aaa:	4619      	mov	r1, r3
 8009aac:	6878      	ldr	r0, [r7, #4]
 8009aae:	f7ff fe83 	bl	80097b8 <USBD_CoreFindEP>
 8009ab2:	4603      	mov	r3, r0
 8009ab4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009ab6:	7b7b      	ldrb	r3, [r7, #13]
 8009ab8:	2bff      	cmp	r3, #255	; 0xff
 8009aba:	f000 8174 	beq.w	8009da6 <USBD_StdEPReq+0x32e>
 8009abe:	7b7b      	ldrb	r3, [r7, #13]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	f040 8170 	bne.w	8009da6 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8009ac6:	7b7a      	ldrb	r2, [r7, #13]
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009ace:	7b7a      	ldrb	r2, [r7, #13]
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	32ae      	adds	r2, #174	; 0xae
 8009ad4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ad8:	689b      	ldr	r3, [r3, #8]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	f000 8163 	beq.w	8009da6 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009ae0:	7b7a      	ldrb	r2, [r7, #13]
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	32ae      	adds	r2, #174	; 0xae
 8009ae6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009aea:	689b      	ldr	r3, [r3, #8]
 8009aec:	6839      	ldr	r1, [r7, #0]
 8009aee:	6878      	ldr	r0, [r7, #4]
 8009af0:	4798      	blx	r3
 8009af2:	4603      	mov	r3, r0
 8009af4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009af6:	e156      	b.n	8009da6 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	785b      	ldrb	r3, [r3, #1]
 8009afc:	2b03      	cmp	r3, #3
 8009afe:	d008      	beq.n	8009b12 <USBD_StdEPReq+0x9a>
 8009b00:	2b03      	cmp	r3, #3
 8009b02:	f300 8145 	bgt.w	8009d90 <USBD_StdEPReq+0x318>
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	f000 809b 	beq.w	8009c42 <USBD_StdEPReq+0x1ca>
 8009b0c:	2b01      	cmp	r3, #1
 8009b0e:	d03c      	beq.n	8009b8a <USBD_StdEPReq+0x112>
 8009b10:	e13e      	b.n	8009d90 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b18:	b2db      	uxtb	r3, r3
 8009b1a:	2b02      	cmp	r3, #2
 8009b1c:	d002      	beq.n	8009b24 <USBD_StdEPReq+0xac>
 8009b1e:	2b03      	cmp	r3, #3
 8009b20:	d016      	beq.n	8009b50 <USBD_StdEPReq+0xd8>
 8009b22:	e02c      	b.n	8009b7e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009b24:	7bbb      	ldrb	r3, [r7, #14]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d00d      	beq.n	8009b46 <USBD_StdEPReq+0xce>
 8009b2a:	7bbb      	ldrb	r3, [r7, #14]
 8009b2c:	2b80      	cmp	r3, #128	; 0x80
 8009b2e:	d00a      	beq.n	8009b46 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009b30:	7bbb      	ldrb	r3, [r7, #14]
 8009b32:	4619      	mov	r1, r3
 8009b34:	6878      	ldr	r0, [r7, #4]
 8009b36:	f003 ff9b 	bl	800da70 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009b3a:	2180      	movs	r1, #128	; 0x80
 8009b3c:	6878      	ldr	r0, [r7, #4]
 8009b3e:	f003 ff97 	bl	800da70 <USBD_LL_StallEP>
 8009b42:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009b44:	e020      	b.n	8009b88 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009b46:	6839      	ldr	r1, [r7, #0]
 8009b48:	6878      	ldr	r0, [r7, #4]
 8009b4a:	f000 fca4 	bl	800a496 <USBD_CtlError>
              break;
 8009b4e:	e01b      	b.n	8009b88 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009b50:	683b      	ldr	r3, [r7, #0]
 8009b52:	885b      	ldrh	r3, [r3, #2]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d10e      	bne.n	8009b76 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009b58:	7bbb      	ldrb	r3, [r7, #14]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d00b      	beq.n	8009b76 <USBD_StdEPReq+0xfe>
 8009b5e:	7bbb      	ldrb	r3, [r7, #14]
 8009b60:	2b80      	cmp	r3, #128	; 0x80
 8009b62:	d008      	beq.n	8009b76 <USBD_StdEPReq+0xfe>
 8009b64:	683b      	ldr	r3, [r7, #0]
 8009b66:	88db      	ldrh	r3, [r3, #6]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d104      	bne.n	8009b76 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009b6c:	7bbb      	ldrb	r3, [r7, #14]
 8009b6e:	4619      	mov	r1, r3
 8009b70:	6878      	ldr	r0, [r7, #4]
 8009b72:	f003 ff7d 	bl	800da70 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009b76:	6878      	ldr	r0, [r7, #4]
 8009b78:	f000 fd58 	bl	800a62c <USBD_CtlSendStatus>

              break;
 8009b7c:	e004      	b.n	8009b88 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009b7e:	6839      	ldr	r1, [r7, #0]
 8009b80:	6878      	ldr	r0, [r7, #4]
 8009b82:	f000 fc88 	bl	800a496 <USBD_CtlError>
              break;
 8009b86:	bf00      	nop
          }
          break;
 8009b88:	e107      	b.n	8009d9a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b90:	b2db      	uxtb	r3, r3
 8009b92:	2b02      	cmp	r3, #2
 8009b94:	d002      	beq.n	8009b9c <USBD_StdEPReq+0x124>
 8009b96:	2b03      	cmp	r3, #3
 8009b98:	d016      	beq.n	8009bc8 <USBD_StdEPReq+0x150>
 8009b9a:	e04b      	b.n	8009c34 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009b9c:	7bbb      	ldrb	r3, [r7, #14]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d00d      	beq.n	8009bbe <USBD_StdEPReq+0x146>
 8009ba2:	7bbb      	ldrb	r3, [r7, #14]
 8009ba4:	2b80      	cmp	r3, #128	; 0x80
 8009ba6:	d00a      	beq.n	8009bbe <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009ba8:	7bbb      	ldrb	r3, [r7, #14]
 8009baa:	4619      	mov	r1, r3
 8009bac:	6878      	ldr	r0, [r7, #4]
 8009bae:	f003 ff5f 	bl	800da70 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009bb2:	2180      	movs	r1, #128	; 0x80
 8009bb4:	6878      	ldr	r0, [r7, #4]
 8009bb6:	f003 ff5b 	bl	800da70 <USBD_LL_StallEP>
 8009bba:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009bbc:	e040      	b.n	8009c40 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009bbe:	6839      	ldr	r1, [r7, #0]
 8009bc0:	6878      	ldr	r0, [r7, #4]
 8009bc2:	f000 fc68 	bl	800a496 <USBD_CtlError>
              break;
 8009bc6:	e03b      	b.n	8009c40 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009bc8:	683b      	ldr	r3, [r7, #0]
 8009bca:	885b      	ldrh	r3, [r3, #2]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d136      	bne.n	8009c3e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009bd0:	7bbb      	ldrb	r3, [r7, #14]
 8009bd2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d004      	beq.n	8009be4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009bda:	7bbb      	ldrb	r3, [r7, #14]
 8009bdc:	4619      	mov	r1, r3
 8009bde:	6878      	ldr	r0, [r7, #4]
 8009be0:	f003 ff65 	bl	800daae <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009be4:	6878      	ldr	r0, [r7, #4]
 8009be6:	f000 fd21 	bl	800a62c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009bea:	7bbb      	ldrb	r3, [r7, #14]
 8009bec:	4619      	mov	r1, r3
 8009bee:	6878      	ldr	r0, [r7, #4]
 8009bf0:	f7ff fde2 	bl	80097b8 <USBD_CoreFindEP>
 8009bf4:	4603      	mov	r3, r0
 8009bf6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009bf8:	7b7b      	ldrb	r3, [r7, #13]
 8009bfa:	2bff      	cmp	r3, #255	; 0xff
 8009bfc:	d01f      	beq.n	8009c3e <USBD_StdEPReq+0x1c6>
 8009bfe:	7b7b      	ldrb	r3, [r7, #13]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d11c      	bne.n	8009c3e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009c04:	7b7a      	ldrb	r2, [r7, #13]
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009c0c:	7b7a      	ldrb	r2, [r7, #13]
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	32ae      	adds	r2, #174	; 0xae
 8009c12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c16:	689b      	ldr	r3, [r3, #8]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d010      	beq.n	8009c3e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009c1c:	7b7a      	ldrb	r2, [r7, #13]
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	32ae      	adds	r2, #174	; 0xae
 8009c22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c26:	689b      	ldr	r3, [r3, #8]
 8009c28:	6839      	ldr	r1, [r7, #0]
 8009c2a:	6878      	ldr	r0, [r7, #4]
 8009c2c:	4798      	blx	r3
 8009c2e:	4603      	mov	r3, r0
 8009c30:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009c32:	e004      	b.n	8009c3e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009c34:	6839      	ldr	r1, [r7, #0]
 8009c36:	6878      	ldr	r0, [r7, #4]
 8009c38:	f000 fc2d 	bl	800a496 <USBD_CtlError>
              break;
 8009c3c:	e000      	b.n	8009c40 <USBD_StdEPReq+0x1c8>
              break;
 8009c3e:	bf00      	nop
          }
          break;
 8009c40:	e0ab      	b.n	8009d9a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009c48:	b2db      	uxtb	r3, r3
 8009c4a:	2b02      	cmp	r3, #2
 8009c4c:	d002      	beq.n	8009c54 <USBD_StdEPReq+0x1dc>
 8009c4e:	2b03      	cmp	r3, #3
 8009c50:	d032      	beq.n	8009cb8 <USBD_StdEPReq+0x240>
 8009c52:	e097      	b.n	8009d84 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009c54:	7bbb      	ldrb	r3, [r7, #14]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d007      	beq.n	8009c6a <USBD_StdEPReq+0x1f2>
 8009c5a:	7bbb      	ldrb	r3, [r7, #14]
 8009c5c:	2b80      	cmp	r3, #128	; 0x80
 8009c5e:	d004      	beq.n	8009c6a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009c60:	6839      	ldr	r1, [r7, #0]
 8009c62:	6878      	ldr	r0, [r7, #4]
 8009c64:	f000 fc17 	bl	800a496 <USBD_CtlError>
                break;
 8009c68:	e091      	b.n	8009d8e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009c6a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	da0b      	bge.n	8009c8a <USBD_StdEPReq+0x212>
 8009c72:	7bbb      	ldrb	r3, [r7, #14]
 8009c74:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009c78:	4613      	mov	r3, r2
 8009c7a:	009b      	lsls	r3, r3, #2
 8009c7c:	4413      	add	r3, r2
 8009c7e:	009b      	lsls	r3, r3, #2
 8009c80:	3310      	adds	r3, #16
 8009c82:	687a      	ldr	r2, [r7, #4]
 8009c84:	4413      	add	r3, r2
 8009c86:	3304      	adds	r3, #4
 8009c88:	e00b      	b.n	8009ca2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009c8a:	7bbb      	ldrb	r3, [r7, #14]
 8009c8c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009c90:	4613      	mov	r3, r2
 8009c92:	009b      	lsls	r3, r3, #2
 8009c94:	4413      	add	r3, r2
 8009c96:	009b      	lsls	r3, r3, #2
 8009c98:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009c9c:	687a      	ldr	r2, [r7, #4]
 8009c9e:	4413      	add	r3, r2
 8009ca0:	3304      	adds	r3, #4
 8009ca2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009ca4:	68bb      	ldr	r3, [r7, #8]
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009caa:	68bb      	ldr	r3, [r7, #8]
 8009cac:	2202      	movs	r2, #2
 8009cae:	4619      	mov	r1, r3
 8009cb0:	6878      	ldr	r0, [r7, #4]
 8009cb2:	f000 fc61 	bl	800a578 <USBD_CtlSendData>
              break;
 8009cb6:	e06a      	b.n	8009d8e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009cb8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	da11      	bge.n	8009ce4 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009cc0:	7bbb      	ldrb	r3, [r7, #14]
 8009cc2:	f003 020f 	and.w	r2, r3, #15
 8009cc6:	6879      	ldr	r1, [r7, #4]
 8009cc8:	4613      	mov	r3, r2
 8009cca:	009b      	lsls	r3, r3, #2
 8009ccc:	4413      	add	r3, r2
 8009cce:	009b      	lsls	r3, r3, #2
 8009cd0:	440b      	add	r3, r1
 8009cd2:	3324      	adds	r3, #36	; 0x24
 8009cd4:	881b      	ldrh	r3, [r3, #0]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d117      	bne.n	8009d0a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009cda:	6839      	ldr	r1, [r7, #0]
 8009cdc:	6878      	ldr	r0, [r7, #4]
 8009cde:	f000 fbda 	bl	800a496 <USBD_CtlError>
                  break;
 8009ce2:	e054      	b.n	8009d8e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009ce4:	7bbb      	ldrb	r3, [r7, #14]
 8009ce6:	f003 020f 	and.w	r2, r3, #15
 8009cea:	6879      	ldr	r1, [r7, #4]
 8009cec:	4613      	mov	r3, r2
 8009cee:	009b      	lsls	r3, r3, #2
 8009cf0:	4413      	add	r3, r2
 8009cf2:	009b      	lsls	r3, r3, #2
 8009cf4:	440b      	add	r3, r1
 8009cf6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009cfa:	881b      	ldrh	r3, [r3, #0]
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d104      	bne.n	8009d0a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009d00:	6839      	ldr	r1, [r7, #0]
 8009d02:	6878      	ldr	r0, [r7, #4]
 8009d04:	f000 fbc7 	bl	800a496 <USBD_CtlError>
                  break;
 8009d08:	e041      	b.n	8009d8e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009d0a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	da0b      	bge.n	8009d2a <USBD_StdEPReq+0x2b2>
 8009d12:	7bbb      	ldrb	r3, [r7, #14]
 8009d14:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009d18:	4613      	mov	r3, r2
 8009d1a:	009b      	lsls	r3, r3, #2
 8009d1c:	4413      	add	r3, r2
 8009d1e:	009b      	lsls	r3, r3, #2
 8009d20:	3310      	adds	r3, #16
 8009d22:	687a      	ldr	r2, [r7, #4]
 8009d24:	4413      	add	r3, r2
 8009d26:	3304      	adds	r3, #4
 8009d28:	e00b      	b.n	8009d42 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009d2a:	7bbb      	ldrb	r3, [r7, #14]
 8009d2c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009d30:	4613      	mov	r3, r2
 8009d32:	009b      	lsls	r3, r3, #2
 8009d34:	4413      	add	r3, r2
 8009d36:	009b      	lsls	r3, r3, #2
 8009d38:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009d3c:	687a      	ldr	r2, [r7, #4]
 8009d3e:	4413      	add	r3, r2
 8009d40:	3304      	adds	r3, #4
 8009d42:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009d44:	7bbb      	ldrb	r3, [r7, #14]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d002      	beq.n	8009d50 <USBD_StdEPReq+0x2d8>
 8009d4a:	7bbb      	ldrb	r3, [r7, #14]
 8009d4c:	2b80      	cmp	r3, #128	; 0x80
 8009d4e:	d103      	bne.n	8009d58 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8009d50:	68bb      	ldr	r3, [r7, #8]
 8009d52:	2200      	movs	r2, #0
 8009d54:	601a      	str	r2, [r3, #0]
 8009d56:	e00e      	b.n	8009d76 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009d58:	7bbb      	ldrb	r3, [r7, #14]
 8009d5a:	4619      	mov	r1, r3
 8009d5c:	6878      	ldr	r0, [r7, #4]
 8009d5e:	f003 fec5 	bl	800daec <USBD_LL_IsStallEP>
 8009d62:	4603      	mov	r3, r0
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d003      	beq.n	8009d70 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8009d68:	68bb      	ldr	r3, [r7, #8]
 8009d6a:	2201      	movs	r2, #1
 8009d6c:	601a      	str	r2, [r3, #0]
 8009d6e:	e002      	b.n	8009d76 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8009d70:	68bb      	ldr	r3, [r7, #8]
 8009d72:	2200      	movs	r2, #0
 8009d74:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009d76:	68bb      	ldr	r3, [r7, #8]
 8009d78:	2202      	movs	r2, #2
 8009d7a:	4619      	mov	r1, r3
 8009d7c:	6878      	ldr	r0, [r7, #4]
 8009d7e:	f000 fbfb 	bl	800a578 <USBD_CtlSendData>
              break;
 8009d82:	e004      	b.n	8009d8e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8009d84:	6839      	ldr	r1, [r7, #0]
 8009d86:	6878      	ldr	r0, [r7, #4]
 8009d88:	f000 fb85 	bl	800a496 <USBD_CtlError>
              break;
 8009d8c:	bf00      	nop
          }
          break;
 8009d8e:	e004      	b.n	8009d9a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8009d90:	6839      	ldr	r1, [r7, #0]
 8009d92:	6878      	ldr	r0, [r7, #4]
 8009d94:	f000 fb7f 	bl	800a496 <USBD_CtlError>
          break;
 8009d98:	bf00      	nop
      }
      break;
 8009d9a:	e005      	b.n	8009da8 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8009d9c:	6839      	ldr	r1, [r7, #0]
 8009d9e:	6878      	ldr	r0, [r7, #4]
 8009da0:	f000 fb79 	bl	800a496 <USBD_CtlError>
      break;
 8009da4:	e000      	b.n	8009da8 <USBD_StdEPReq+0x330>
      break;
 8009da6:	bf00      	nop
  }

  return ret;
 8009da8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009daa:	4618      	mov	r0, r3
 8009dac:	3710      	adds	r7, #16
 8009dae:	46bd      	mov	sp, r7
 8009db0:	bd80      	pop	{r7, pc}
	...

08009db4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b084      	sub	sp, #16
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
 8009dbc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009dca:	683b      	ldr	r3, [r7, #0]
 8009dcc:	885b      	ldrh	r3, [r3, #2]
 8009dce:	0a1b      	lsrs	r3, r3, #8
 8009dd0:	b29b      	uxth	r3, r3
 8009dd2:	3b01      	subs	r3, #1
 8009dd4:	2b0e      	cmp	r3, #14
 8009dd6:	f200 8152 	bhi.w	800a07e <USBD_GetDescriptor+0x2ca>
 8009dda:	a201      	add	r2, pc, #4	; (adr r2, 8009de0 <USBD_GetDescriptor+0x2c>)
 8009ddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009de0:	08009e51 	.word	0x08009e51
 8009de4:	08009e69 	.word	0x08009e69
 8009de8:	08009ea9 	.word	0x08009ea9
 8009dec:	0800a07f 	.word	0x0800a07f
 8009df0:	0800a07f 	.word	0x0800a07f
 8009df4:	0800a01f 	.word	0x0800a01f
 8009df8:	0800a04b 	.word	0x0800a04b
 8009dfc:	0800a07f 	.word	0x0800a07f
 8009e00:	0800a07f 	.word	0x0800a07f
 8009e04:	0800a07f 	.word	0x0800a07f
 8009e08:	0800a07f 	.word	0x0800a07f
 8009e0c:	0800a07f 	.word	0x0800a07f
 8009e10:	0800a07f 	.word	0x0800a07f
 8009e14:	0800a07f 	.word	0x0800a07f
 8009e18:	08009e1d 	.word	0x08009e1d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e22:	69db      	ldr	r3, [r3, #28]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d00b      	beq.n	8009e40 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e2e:	69db      	ldr	r3, [r3, #28]
 8009e30:	687a      	ldr	r2, [r7, #4]
 8009e32:	7c12      	ldrb	r2, [r2, #16]
 8009e34:	f107 0108 	add.w	r1, r7, #8
 8009e38:	4610      	mov	r0, r2
 8009e3a:	4798      	blx	r3
 8009e3c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009e3e:	e126      	b.n	800a08e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009e40:	6839      	ldr	r1, [r7, #0]
 8009e42:	6878      	ldr	r0, [r7, #4]
 8009e44:	f000 fb27 	bl	800a496 <USBD_CtlError>
        err++;
 8009e48:	7afb      	ldrb	r3, [r7, #11]
 8009e4a:	3301      	adds	r3, #1
 8009e4c:	72fb      	strb	r3, [r7, #11]
      break;
 8009e4e:	e11e      	b.n	800a08e <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	687a      	ldr	r2, [r7, #4]
 8009e5a:	7c12      	ldrb	r2, [r2, #16]
 8009e5c:	f107 0108 	add.w	r1, r7, #8
 8009e60:	4610      	mov	r0, r2
 8009e62:	4798      	blx	r3
 8009e64:	60f8      	str	r0, [r7, #12]
      break;
 8009e66:	e112      	b.n	800a08e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	7c1b      	ldrb	r3, [r3, #16]
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d10d      	bne.n	8009e8c <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e78:	f107 0208 	add.w	r2, r7, #8
 8009e7c:	4610      	mov	r0, r2
 8009e7e:	4798      	blx	r3
 8009e80:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	3301      	adds	r3, #1
 8009e86:	2202      	movs	r2, #2
 8009e88:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009e8a:	e100      	b.n	800a08e <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e94:	f107 0208 	add.w	r2, r7, #8
 8009e98:	4610      	mov	r0, r2
 8009e9a:	4798      	blx	r3
 8009e9c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	3301      	adds	r3, #1
 8009ea2:	2202      	movs	r2, #2
 8009ea4:	701a      	strb	r2, [r3, #0]
      break;
 8009ea6:	e0f2      	b.n	800a08e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009ea8:	683b      	ldr	r3, [r7, #0]
 8009eaa:	885b      	ldrh	r3, [r3, #2]
 8009eac:	b2db      	uxtb	r3, r3
 8009eae:	2b05      	cmp	r3, #5
 8009eb0:	f200 80ac 	bhi.w	800a00c <USBD_GetDescriptor+0x258>
 8009eb4:	a201      	add	r2, pc, #4	; (adr r2, 8009ebc <USBD_GetDescriptor+0x108>)
 8009eb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009eba:	bf00      	nop
 8009ebc:	08009ed5 	.word	0x08009ed5
 8009ec0:	08009f09 	.word	0x08009f09
 8009ec4:	08009f3d 	.word	0x08009f3d
 8009ec8:	08009f71 	.word	0x08009f71
 8009ecc:	08009fa5 	.word	0x08009fa5
 8009ed0:	08009fd9 	.word	0x08009fd9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009eda:	685b      	ldr	r3, [r3, #4]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d00b      	beq.n	8009ef8 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ee6:	685b      	ldr	r3, [r3, #4]
 8009ee8:	687a      	ldr	r2, [r7, #4]
 8009eea:	7c12      	ldrb	r2, [r2, #16]
 8009eec:	f107 0108 	add.w	r1, r7, #8
 8009ef0:	4610      	mov	r0, r2
 8009ef2:	4798      	blx	r3
 8009ef4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ef6:	e091      	b.n	800a01c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009ef8:	6839      	ldr	r1, [r7, #0]
 8009efa:	6878      	ldr	r0, [r7, #4]
 8009efc:	f000 facb 	bl	800a496 <USBD_CtlError>
            err++;
 8009f00:	7afb      	ldrb	r3, [r7, #11]
 8009f02:	3301      	adds	r3, #1
 8009f04:	72fb      	strb	r3, [r7, #11]
          break;
 8009f06:	e089      	b.n	800a01c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f0e:	689b      	ldr	r3, [r3, #8]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d00b      	beq.n	8009f2c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f1a:	689b      	ldr	r3, [r3, #8]
 8009f1c:	687a      	ldr	r2, [r7, #4]
 8009f1e:	7c12      	ldrb	r2, [r2, #16]
 8009f20:	f107 0108 	add.w	r1, r7, #8
 8009f24:	4610      	mov	r0, r2
 8009f26:	4798      	blx	r3
 8009f28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f2a:	e077      	b.n	800a01c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009f2c:	6839      	ldr	r1, [r7, #0]
 8009f2e:	6878      	ldr	r0, [r7, #4]
 8009f30:	f000 fab1 	bl	800a496 <USBD_CtlError>
            err++;
 8009f34:	7afb      	ldrb	r3, [r7, #11]
 8009f36:	3301      	adds	r3, #1
 8009f38:	72fb      	strb	r3, [r7, #11]
          break;
 8009f3a:	e06f      	b.n	800a01c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f42:	68db      	ldr	r3, [r3, #12]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d00b      	beq.n	8009f60 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f4e:	68db      	ldr	r3, [r3, #12]
 8009f50:	687a      	ldr	r2, [r7, #4]
 8009f52:	7c12      	ldrb	r2, [r2, #16]
 8009f54:	f107 0108 	add.w	r1, r7, #8
 8009f58:	4610      	mov	r0, r2
 8009f5a:	4798      	blx	r3
 8009f5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f5e:	e05d      	b.n	800a01c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009f60:	6839      	ldr	r1, [r7, #0]
 8009f62:	6878      	ldr	r0, [r7, #4]
 8009f64:	f000 fa97 	bl	800a496 <USBD_CtlError>
            err++;
 8009f68:	7afb      	ldrb	r3, [r7, #11]
 8009f6a:	3301      	adds	r3, #1
 8009f6c:	72fb      	strb	r3, [r7, #11]
          break;
 8009f6e:	e055      	b.n	800a01c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f76:	691b      	ldr	r3, [r3, #16]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d00b      	beq.n	8009f94 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f82:	691b      	ldr	r3, [r3, #16]
 8009f84:	687a      	ldr	r2, [r7, #4]
 8009f86:	7c12      	ldrb	r2, [r2, #16]
 8009f88:	f107 0108 	add.w	r1, r7, #8
 8009f8c:	4610      	mov	r0, r2
 8009f8e:	4798      	blx	r3
 8009f90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f92:	e043      	b.n	800a01c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009f94:	6839      	ldr	r1, [r7, #0]
 8009f96:	6878      	ldr	r0, [r7, #4]
 8009f98:	f000 fa7d 	bl	800a496 <USBD_CtlError>
            err++;
 8009f9c:	7afb      	ldrb	r3, [r7, #11]
 8009f9e:	3301      	adds	r3, #1
 8009fa0:	72fb      	strb	r3, [r7, #11]
          break;
 8009fa2:	e03b      	b.n	800a01c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009faa:	695b      	ldr	r3, [r3, #20]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d00b      	beq.n	8009fc8 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009fb6:	695b      	ldr	r3, [r3, #20]
 8009fb8:	687a      	ldr	r2, [r7, #4]
 8009fba:	7c12      	ldrb	r2, [r2, #16]
 8009fbc:	f107 0108 	add.w	r1, r7, #8
 8009fc0:	4610      	mov	r0, r2
 8009fc2:	4798      	blx	r3
 8009fc4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009fc6:	e029      	b.n	800a01c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009fc8:	6839      	ldr	r1, [r7, #0]
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f000 fa63 	bl	800a496 <USBD_CtlError>
            err++;
 8009fd0:	7afb      	ldrb	r3, [r7, #11]
 8009fd2:	3301      	adds	r3, #1
 8009fd4:	72fb      	strb	r3, [r7, #11]
          break;
 8009fd6:	e021      	b.n	800a01c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009fde:	699b      	ldr	r3, [r3, #24]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d00b      	beq.n	8009ffc <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009fea:	699b      	ldr	r3, [r3, #24]
 8009fec:	687a      	ldr	r2, [r7, #4]
 8009fee:	7c12      	ldrb	r2, [r2, #16]
 8009ff0:	f107 0108 	add.w	r1, r7, #8
 8009ff4:	4610      	mov	r0, r2
 8009ff6:	4798      	blx	r3
 8009ff8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ffa:	e00f      	b.n	800a01c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009ffc:	6839      	ldr	r1, [r7, #0]
 8009ffe:	6878      	ldr	r0, [r7, #4]
 800a000:	f000 fa49 	bl	800a496 <USBD_CtlError>
            err++;
 800a004:	7afb      	ldrb	r3, [r7, #11]
 800a006:	3301      	adds	r3, #1
 800a008:	72fb      	strb	r3, [r7, #11]
          break;
 800a00a:	e007      	b.n	800a01c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a00c:	6839      	ldr	r1, [r7, #0]
 800a00e:	6878      	ldr	r0, [r7, #4]
 800a010:	f000 fa41 	bl	800a496 <USBD_CtlError>
          err++;
 800a014:	7afb      	ldrb	r3, [r7, #11]
 800a016:	3301      	adds	r3, #1
 800a018:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a01a:	bf00      	nop
      }
      break;
 800a01c:	e037      	b.n	800a08e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	7c1b      	ldrb	r3, [r3, #16]
 800a022:	2b00      	cmp	r3, #0
 800a024:	d109      	bne.n	800a03a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a02c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a02e:	f107 0208 	add.w	r2, r7, #8
 800a032:	4610      	mov	r0, r2
 800a034:	4798      	blx	r3
 800a036:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a038:	e029      	b.n	800a08e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a03a:	6839      	ldr	r1, [r7, #0]
 800a03c:	6878      	ldr	r0, [r7, #4]
 800a03e:	f000 fa2a 	bl	800a496 <USBD_CtlError>
        err++;
 800a042:	7afb      	ldrb	r3, [r7, #11]
 800a044:	3301      	adds	r3, #1
 800a046:	72fb      	strb	r3, [r7, #11]
      break;
 800a048:	e021      	b.n	800a08e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	7c1b      	ldrb	r3, [r3, #16]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d10d      	bne.n	800a06e <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a05a:	f107 0208 	add.w	r2, r7, #8
 800a05e:	4610      	mov	r0, r2
 800a060:	4798      	blx	r3
 800a062:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	3301      	adds	r3, #1
 800a068:	2207      	movs	r2, #7
 800a06a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a06c:	e00f      	b.n	800a08e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a06e:	6839      	ldr	r1, [r7, #0]
 800a070:	6878      	ldr	r0, [r7, #4]
 800a072:	f000 fa10 	bl	800a496 <USBD_CtlError>
        err++;
 800a076:	7afb      	ldrb	r3, [r7, #11]
 800a078:	3301      	adds	r3, #1
 800a07a:	72fb      	strb	r3, [r7, #11]
      break;
 800a07c:	e007      	b.n	800a08e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800a07e:	6839      	ldr	r1, [r7, #0]
 800a080:	6878      	ldr	r0, [r7, #4]
 800a082:	f000 fa08 	bl	800a496 <USBD_CtlError>
      err++;
 800a086:	7afb      	ldrb	r3, [r7, #11]
 800a088:	3301      	adds	r3, #1
 800a08a:	72fb      	strb	r3, [r7, #11]
      break;
 800a08c:	bf00      	nop
  }

  if (err != 0U)
 800a08e:	7afb      	ldrb	r3, [r7, #11]
 800a090:	2b00      	cmp	r3, #0
 800a092:	d11e      	bne.n	800a0d2 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800a094:	683b      	ldr	r3, [r7, #0]
 800a096:	88db      	ldrh	r3, [r3, #6]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d016      	beq.n	800a0ca <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800a09c:	893b      	ldrh	r3, [r7, #8]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d00e      	beq.n	800a0c0 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800a0a2:	683b      	ldr	r3, [r7, #0]
 800a0a4:	88da      	ldrh	r2, [r3, #6]
 800a0a6:	893b      	ldrh	r3, [r7, #8]
 800a0a8:	4293      	cmp	r3, r2
 800a0aa:	bf28      	it	cs
 800a0ac:	4613      	movcs	r3, r2
 800a0ae:	b29b      	uxth	r3, r3
 800a0b0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a0b2:	893b      	ldrh	r3, [r7, #8]
 800a0b4:	461a      	mov	r2, r3
 800a0b6:	68f9      	ldr	r1, [r7, #12]
 800a0b8:	6878      	ldr	r0, [r7, #4]
 800a0ba:	f000 fa5d 	bl	800a578 <USBD_CtlSendData>
 800a0be:	e009      	b.n	800a0d4 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a0c0:	6839      	ldr	r1, [r7, #0]
 800a0c2:	6878      	ldr	r0, [r7, #4]
 800a0c4:	f000 f9e7 	bl	800a496 <USBD_CtlError>
 800a0c8:	e004      	b.n	800a0d4 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a0ca:	6878      	ldr	r0, [r7, #4]
 800a0cc:	f000 faae 	bl	800a62c <USBD_CtlSendStatus>
 800a0d0:	e000      	b.n	800a0d4 <USBD_GetDescriptor+0x320>
    return;
 800a0d2:	bf00      	nop
  }
}
 800a0d4:	3710      	adds	r7, #16
 800a0d6:	46bd      	mov	sp, r7
 800a0d8:	bd80      	pop	{r7, pc}
 800a0da:	bf00      	nop

0800a0dc <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	b084      	sub	sp, #16
 800a0e0:	af00      	add	r7, sp, #0
 800a0e2:	6078      	str	r0, [r7, #4]
 800a0e4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a0e6:	683b      	ldr	r3, [r7, #0]
 800a0e8:	889b      	ldrh	r3, [r3, #4]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d131      	bne.n	800a152 <USBD_SetAddress+0x76>
 800a0ee:	683b      	ldr	r3, [r7, #0]
 800a0f0:	88db      	ldrh	r3, [r3, #6]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d12d      	bne.n	800a152 <USBD_SetAddress+0x76>
 800a0f6:	683b      	ldr	r3, [r7, #0]
 800a0f8:	885b      	ldrh	r3, [r3, #2]
 800a0fa:	2b7f      	cmp	r3, #127	; 0x7f
 800a0fc:	d829      	bhi.n	800a152 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	885b      	ldrh	r3, [r3, #2]
 800a102:	b2db      	uxtb	r3, r3
 800a104:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a108:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a110:	b2db      	uxtb	r3, r3
 800a112:	2b03      	cmp	r3, #3
 800a114:	d104      	bne.n	800a120 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a116:	6839      	ldr	r1, [r7, #0]
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	f000 f9bc 	bl	800a496 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a11e:	e01d      	b.n	800a15c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	7bfa      	ldrb	r2, [r7, #15]
 800a124:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a128:	7bfb      	ldrb	r3, [r7, #15]
 800a12a:	4619      	mov	r1, r3
 800a12c:	6878      	ldr	r0, [r7, #4]
 800a12e:	f003 fd09 	bl	800db44 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a132:	6878      	ldr	r0, [r7, #4]
 800a134:	f000 fa7a 	bl	800a62c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a138:	7bfb      	ldrb	r3, [r7, #15]
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d004      	beq.n	800a148 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	2202      	movs	r2, #2
 800a142:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a146:	e009      	b.n	800a15c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	2201      	movs	r2, #1
 800a14c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a150:	e004      	b.n	800a15c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a152:	6839      	ldr	r1, [r7, #0]
 800a154:	6878      	ldr	r0, [r7, #4]
 800a156:	f000 f99e 	bl	800a496 <USBD_CtlError>
  }
}
 800a15a:	bf00      	nop
 800a15c:	bf00      	nop
 800a15e:	3710      	adds	r7, #16
 800a160:	46bd      	mov	sp, r7
 800a162:	bd80      	pop	{r7, pc}

0800a164 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a164:	b580      	push	{r7, lr}
 800a166:	b084      	sub	sp, #16
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
 800a16c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a16e:	2300      	movs	r3, #0
 800a170:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a172:	683b      	ldr	r3, [r7, #0]
 800a174:	885b      	ldrh	r3, [r3, #2]
 800a176:	b2da      	uxtb	r2, r3
 800a178:	4b4e      	ldr	r3, [pc, #312]	; (800a2b4 <USBD_SetConfig+0x150>)
 800a17a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a17c:	4b4d      	ldr	r3, [pc, #308]	; (800a2b4 <USBD_SetConfig+0x150>)
 800a17e:	781b      	ldrb	r3, [r3, #0]
 800a180:	2b01      	cmp	r3, #1
 800a182:	d905      	bls.n	800a190 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a184:	6839      	ldr	r1, [r7, #0]
 800a186:	6878      	ldr	r0, [r7, #4]
 800a188:	f000 f985 	bl	800a496 <USBD_CtlError>
    return USBD_FAIL;
 800a18c:	2303      	movs	r3, #3
 800a18e:	e08c      	b.n	800a2aa <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a196:	b2db      	uxtb	r3, r3
 800a198:	2b02      	cmp	r3, #2
 800a19a:	d002      	beq.n	800a1a2 <USBD_SetConfig+0x3e>
 800a19c:	2b03      	cmp	r3, #3
 800a19e:	d029      	beq.n	800a1f4 <USBD_SetConfig+0x90>
 800a1a0:	e075      	b.n	800a28e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a1a2:	4b44      	ldr	r3, [pc, #272]	; (800a2b4 <USBD_SetConfig+0x150>)
 800a1a4:	781b      	ldrb	r3, [r3, #0]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d020      	beq.n	800a1ec <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a1aa:	4b42      	ldr	r3, [pc, #264]	; (800a2b4 <USBD_SetConfig+0x150>)
 800a1ac:	781b      	ldrb	r3, [r3, #0]
 800a1ae:	461a      	mov	r2, r3
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a1b4:	4b3f      	ldr	r3, [pc, #252]	; (800a2b4 <USBD_SetConfig+0x150>)
 800a1b6:	781b      	ldrb	r3, [r3, #0]
 800a1b8:	4619      	mov	r1, r3
 800a1ba:	6878      	ldr	r0, [r7, #4]
 800a1bc:	f7fe ffbd 	bl	800913a <USBD_SetClassConfig>
 800a1c0:	4603      	mov	r3, r0
 800a1c2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a1c4:	7bfb      	ldrb	r3, [r7, #15]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d008      	beq.n	800a1dc <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a1ca:	6839      	ldr	r1, [r7, #0]
 800a1cc:	6878      	ldr	r0, [r7, #4]
 800a1ce:	f000 f962 	bl	800a496 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	2202      	movs	r2, #2
 800a1d6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a1da:	e065      	b.n	800a2a8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a1dc:	6878      	ldr	r0, [r7, #4]
 800a1de:	f000 fa25 	bl	800a62c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2203      	movs	r2, #3
 800a1e6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a1ea:	e05d      	b.n	800a2a8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a1ec:	6878      	ldr	r0, [r7, #4]
 800a1ee:	f000 fa1d 	bl	800a62c <USBD_CtlSendStatus>
      break;
 800a1f2:	e059      	b.n	800a2a8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a1f4:	4b2f      	ldr	r3, [pc, #188]	; (800a2b4 <USBD_SetConfig+0x150>)
 800a1f6:	781b      	ldrb	r3, [r3, #0]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d112      	bne.n	800a222 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2202      	movs	r2, #2
 800a200:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800a204:	4b2b      	ldr	r3, [pc, #172]	; (800a2b4 <USBD_SetConfig+0x150>)
 800a206:	781b      	ldrb	r3, [r3, #0]
 800a208:	461a      	mov	r2, r3
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a20e:	4b29      	ldr	r3, [pc, #164]	; (800a2b4 <USBD_SetConfig+0x150>)
 800a210:	781b      	ldrb	r3, [r3, #0]
 800a212:	4619      	mov	r1, r3
 800a214:	6878      	ldr	r0, [r7, #4]
 800a216:	f7fe ffac 	bl	8009172 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a21a:	6878      	ldr	r0, [r7, #4]
 800a21c:	f000 fa06 	bl	800a62c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a220:	e042      	b.n	800a2a8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a222:	4b24      	ldr	r3, [pc, #144]	; (800a2b4 <USBD_SetConfig+0x150>)
 800a224:	781b      	ldrb	r3, [r3, #0]
 800a226:	461a      	mov	r2, r3
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	685b      	ldr	r3, [r3, #4]
 800a22c:	429a      	cmp	r2, r3
 800a22e:	d02a      	beq.n	800a286 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	685b      	ldr	r3, [r3, #4]
 800a234:	b2db      	uxtb	r3, r3
 800a236:	4619      	mov	r1, r3
 800a238:	6878      	ldr	r0, [r7, #4]
 800a23a:	f7fe ff9a 	bl	8009172 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a23e:	4b1d      	ldr	r3, [pc, #116]	; (800a2b4 <USBD_SetConfig+0x150>)
 800a240:	781b      	ldrb	r3, [r3, #0]
 800a242:	461a      	mov	r2, r3
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a248:	4b1a      	ldr	r3, [pc, #104]	; (800a2b4 <USBD_SetConfig+0x150>)
 800a24a:	781b      	ldrb	r3, [r3, #0]
 800a24c:	4619      	mov	r1, r3
 800a24e:	6878      	ldr	r0, [r7, #4]
 800a250:	f7fe ff73 	bl	800913a <USBD_SetClassConfig>
 800a254:	4603      	mov	r3, r0
 800a256:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a258:	7bfb      	ldrb	r3, [r7, #15]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d00f      	beq.n	800a27e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a25e:	6839      	ldr	r1, [r7, #0]
 800a260:	6878      	ldr	r0, [r7, #4]
 800a262:	f000 f918 	bl	800a496 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	685b      	ldr	r3, [r3, #4]
 800a26a:	b2db      	uxtb	r3, r3
 800a26c:	4619      	mov	r1, r3
 800a26e:	6878      	ldr	r0, [r7, #4]
 800a270:	f7fe ff7f 	bl	8009172 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	2202      	movs	r2, #2
 800a278:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a27c:	e014      	b.n	800a2a8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a27e:	6878      	ldr	r0, [r7, #4]
 800a280:	f000 f9d4 	bl	800a62c <USBD_CtlSendStatus>
      break;
 800a284:	e010      	b.n	800a2a8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a286:	6878      	ldr	r0, [r7, #4]
 800a288:	f000 f9d0 	bl	800a62c <USBD_CtlSendStatus>
      break;
 800a28c:	e00c      	b.n	800a2a8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a28e:	6839      	ldr	r1, [r7, #0]
 800a290:	6878      	ldr	r0, [r7, #4]
 800a292:	f000 f900 	bl	800a496 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a296:	4b07      	ldr	r3, [pc, #28]	; (800a2b4 <USBD_SetConfig+0x150>)
 800a298:	781b      	ldrb	r3, [r3, #0]
 800a29a:	4619      	mov	r1, r3
 800a29c:	6878      	ldr	r0, [r7, #4]
 800a29e:	f7fe ff68 	bl	8009172 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a2a2:	2303      	movs	r3, #3
 800a2a4:	73fb      	strb	r3, [r7, #15]
      break;
 800a2a6:	bf00      	nop
  }

  return ret;
 800a2a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2aa:	4618      	mov	r0, r3
 800a2ac:	3710      	adds	r7, #16
 800a2ae:	46bd      	mov	sp, r7
 800a2b0:	bd80      	pop	{r7, pc}
 800a2b2:	bf00      	nop
 800a2b4:	20007b10 	.word	0x20007b10

0800a2b8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a2b8:	b580      	push	{r7, lr}
 800a2ba:	b082      	sub	sp, #8
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]
 800a2c0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a2c2:	683b      	ldr	r3, [r7, #0]
 800a2c4:	88db      	ldrh	r3, [r3, #6]
 800a2c6:	2b01      	cmp	r3, #1
 800a2c8:	d004      	beq.n	800a2d4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a2ca:	6839      	ldr	r1, [r7, #0]
 800a2cc:	6878      	ldr	r0, [r7, #4]
 800a2ce:	f000 f8e2 	bl	800a496 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a2d2:	e023      	b.n	800a31c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a2da:	b2db      	uxtb	r3, r3
 800a2dc:	2b02      	cmp	r3, #2
 800a2de:	dc02      	bgt.n	800a2e6 <USBD_GetConfig+0x2e>
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	dc03      	bgt.n	800a2ec <USBD_GetConfig+0x34>
 800a2e4:	e015      	b.n	800a312 <USBD_GetConfig+0x5a>
 800a2e6:	2b03      	cmp	r3, #3
 800a2e8:	d00b      	beq.n	800a302 <USBD_GetConfig+0x4a>
 800a2ea:	e012      	b.n	800a312 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	3308      	adds	r3, #8
 800a2f6:	2201      	movs	r2, #1
 800a2f8:	4619      	mov	r1, r3
 800a2fa:	6878      	ldr	r0, [r7, #4]
 800a2fc:	f000 f93c 	bl	800a578 <USBD_CtlSendData>
        break;
 800a300:	e00c      	b.n	800a31c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	3304      	adds	r3, #4
 800a306:	2201      	movs	r2, #1
 800a308:	4619      	mov	r1, r3
 800a30a:	6878      	ldr	r0, [r7, #4]
 800a30c:	f000 f934 	bl	800a578 <USBD_CtlSendData>
        break;
 800a310:	e004      	b.n	800a31c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a312:	6839      	ldr	r1, [r7, #0]
 800a314:	6878      	ldr	r0, [r7, #4]
 800a316:	f000 f8be 	bl	800a496 <USBD_CtlError>
        break;
 800a31a:	bf00      	nop
}
 800a31c:	bf00      	nop
 800a31e:	3708      	adds	r7, #8
 800a320:	46bd      	mov	sp, r7
 800a322:	bd80      	pop	{r7, pc}

0800a324 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a324:	b580      	push	{r7, lr}
 800a326:	b082      	sub	sp, #8
 800a328:	af00      	add	r7, sp, #0
 800a32a:	6078      	str	r0, [r7, #4]
 800a32c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a334:	b2db      	uxtb	r3, r3
 800a336:	3b01      	subs	r3, #1
 800a338:	2b02      	cmp	r3, #2
 800a33a:	d81e      	bhi.n	800a37a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a33c:	683b      	ldr	r3, [r7, #0]
 800a33e:	88db      	ldrh	r3, [r3, #6]
 800a340:	2b02      	cmp	r3, #2
 800a342:	d004      	beq.n	800a34e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a344:	6839      	ldr	r1, [r7, #0]
 800a346:	6878      	ldr	r0, [r7, #4]
 800a348:	f000 f8a5 	bl	800a496 <USBD_CtlError>
        break;
 800a34c:	e01a      	b.n	800a384 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	2201      	movs	r2, #1
 800a352:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d005      	beq.n	800a36a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	68db      	ldr	r3, [r3, #12]
 800a362:	f043 0202 	orr.w	r2, r3, #2
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	330c      	adds	r3, #12
 800a36e:	2202      	movs	r2, #2
 800a370:	4619      	mov	r1, r3
 800a372:	6878      	ldr	r0, [r7, #4]
 800a374:	f000 f900 	bl	800a578 <USBD_CtlSendData>
      break;
 800a378:	e004      	b.n	800a384 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a37a:	6839      	ldr	r1, [r7, #0]
 800a37c:	6878      	ldr	r0, [r7, #4]
 800a37e:	f000 f88a 	bl	800a496 <USBD_CtlError>
      break;
 800a382:	bf00      	nop
  }
}
 800a384:	bf00      	nop
 800a386:	3708      	adds	r7, #8
 800a388:	46bd      	mov	sp, r7
 800a38a:	bd80      	pop	{r7, pc}

0800a38c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a38c:	b580      	push	{r7, lr}
 800a38e:	b082      	sub	sp, #8
 800a390:	af00      	add	r7, sp, #0
 800a392:	6078      	str	r0, [r7, #4]
 800a394:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a396:	683b      	ldr	r3, [r7, #0]
 800a398:	885b      	ldrh	r3, [r3, #2]
 800a39a:	2b01      	cmp	r3, #1
 800a39c:	d107      	bne.n	800a3ae <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	2201      	movs	r2, #1
 800a3a2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a3a6:	6878      	ldr	r0, [r7, #4]
 800a3a8:	f000 f940 	bl	800a62c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a3ac:	e013      	b.n	800a3d6 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a3ae:	683b      	ldr	r3, [r7, #0]
 800a3b0:	885b      	ldrh	r3, [r3, #2]
 800a3b2:	2b02      	cmp	r3, #2
 800a3b4:	d10b      	bne.n	800a3ce <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800a3b6:	683b      	ldr	r3, [r7, #0]
 800a3b8:	889b      	ldrh	r3, [r3, #4]
 800a3ba:	0a1b      	lsrs	r3, r3, #8
 800a3bc:	b29b      	uxth	r3, r3
 800a3be:	b2da      	uxtb	r2, r3
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a3c6:	6878      	ldr	r0, [r7, #4]
 800a3c8:	f000 f930 	bl	800a62c <USBD_CtlSendStatus>
}
 800a3cc:	e003      	b.n	800a3d6 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a3ce:	6839      	ldr	r1, [r7, #0]
 800a3d0:	6878      	ldr	r0, [r7, #4]
 800a3d2:	f000 f860 	bl	800a496 <USBD_CtlError>
}
 800a3d6:	bf00      	nop
 800a3d8:	3708      	adds	r7, #8
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	bd80      	pop	{r7, pc}

0800a3de <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a3de:	b580      	push	{r7, lr}
 800a3e0:	b082      	sub	sp, #8
 800a3e2:	af00      	add	r7, sp, #0
 800a3e4:	6078      	str	r0, [r7, #4]
 800a3e6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a3ee:	b2db      	uxtb	r3, r3
 800a3f0:	3b01      	subs	r3, #1
 800a3f2:	2b02      	cmp	r3, #2
 800a3f4:	d80b      	bhi.n	800a40e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a3f6:	683b      	ldr	r3, [r7, #0]
 800a3f8:	885b      	ldrh	r3, [r3, #2]
 800a3fa:	2b01      	cmp	r3, #1
 800a3fc:	d10c      	bne.n	800a418 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	2200      	movs	r2, #0
 800a402:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a406:	6878      	ldr	r0, [r7, #4]
 800a408:	f000 f910 	bl	800a62c <USBD_CtlSendStatus>
      }
      break;
 800a40c:	e004      	b.n	800a418 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a40e:	6839      	ldr	r1, [r7, #0]
 800a410:	6878      	ldr	r0, [r7, #4]
 800a412:	f000 f840 	bl	800a496 <USBD_CtlError>
      break;
 800a416:	e000      	b.n	800a41a <USBD_ClrFeature+0x3c>
      break;
 800a418:	bf00      	nop
  }
}
 800a41a:	bf00      	nop
 800a41c:	3708      	adds	r7, #8
 800a41e:	46bd      	mov	sp, r7
 800a420:	bd80      	pop	{r7, pc}

0800a422 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a422:	b580      	push	{r7, lr}
 800a424:	b084      	sub	sp, #16
 800a426:	af00      	add	r7, sp, #0
 800a428:	6078      	str	r0, [r7, #4]
 800a42a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a42c:	683b      	ldr	r3, [r7, #0]
 800a42e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	781a      	ldrb	r2, [r3, #0]
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	3301      	adds	r3, #1
 800a43c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	781a      	ldrb	r2, [r3, #0]
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	3301      	adds	r3, #1
 800a44a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a44c:	68f8      	ldr	r0, [r7, #12]
 800a44e:	f7ff fa17 	bl	8009880 <SWAPBYTE>
 800a452:	4603      	mov	r3, r0
 800a454:	461a      	mov	r2, r3
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	3301      	adds	r3, #1
 800a45e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	3301      	adds	r3, #1
 800a464:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a466:	68f8      	ldr	r0, [r7, #12]
 800a468:	f7ff fa0a 	bl	8009880 <SWAPBYTE>
 800a46c:	4603      	mov	r3, r0
 800a46e:	461a      	mov	r2, r3
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	3301      	adds	r3, #1
 800a478:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	3301      	adds	r3, #1
 800a47e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a480:	68f8      	ldr	r0, [r7, #12]
 800a482:	f7ff f9fd 	bl	8009880 <SWAPBYTE>
 800a486:	4603      	mov	r3, r0
 800a488:	461a      	mov	r2, r3
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	80da      	strh	r2, [r3, #6]
}
 800a48e:	bf00      	nop
 800a490:	3710      	adds	r7, #16
 800a492:	46bd      	mov	sp, r7
 800a494:	bd80      	pop	{r7, pc}

0800a496 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a496:	b580      	push	{r7, lr}
 800a498:	b082      	sub	sp, #8
 800a49a:	af00      	add	r7, sp, #0
 800a49c:	6078      	str	r0, [r7, #4]
 800a49e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a4a0:	2180      	movs	r1, #128	; 0x80
 800a4a2:	6878      	ldr	r0, [r7, #4]
 800a4a4:	f003 fae4 	bl	800da70 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a4a8:	2100      	movs	r1, #0
 800a4aa:	6878      	ldr	r0, [r7, #4]
 800a4ac:	f003 fae0 	bl	800da70 <USBD_LL_StallEP>
}
 800a4b0:	bf00      	nop
 800a4b2:	3708      	adds	r7, #8
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	bd80      	pop	{r7, pc}

0800a4b8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b086      	sub	sp, #24
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	60f8      	str	r0, [r7, #12]
 800a4c0:	60b9      	str	r1, [r7, #8]
 800a4c2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d036      	beq.n	800a53c <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800a4d2:	6938      	ldr	r0, [r7, #16]
 800a4d4:	f000 f836 	bl	800a544 <USBD_GetLen>
 800a4d8:	4603      	mov	r3, r0
 800a4da:	3301      	adds	r3, #1
 800a4dc:	b29b      	uxth	r3, r3
 800a4de:	005b      	lsls	r3, r3, #1
 800a4e0:	b29a      	uxth	r2, r3
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a4e6:	7dfb      	ldrb	r3, [r7, #23]
 800a4e8:	68ba      	ldr	r2, [r7, #8]
 800a4ea:	4413      	add	r3, r2
 800a4ec:	687a      	ldr	r2, [r7, #4]
 800a4ee:	7812      	ldrb	r2, [r2, #0]
 800a4f0:	701a      	strb	r2, [r3, #0]
  idx++;
 800a4f2:	7dfb      	ldrb	r3, [r7, #23]
 800a4f4:	3301      	adds	r3, #1
 800a4f6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a4f8:	7dfb      	ldrb	r3, [r7, #23]
 800a4fa:	68ba      	ldr	r2, [r7, #8]
 800a4fc:	4413      	add	r3, r2
 800a4fe:	2203      	movs	r2, #3
 800a500:	701a      	strb	r2, [r3, #0]
  idx++;
 800a502:	7dfb      	ldrb	r3, [r7, #23]
 800a504:	3301      	adds	r3, #1
 800a506:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a508:	e013      	b.n	800a532 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800a50a:	7dfb      	ldrb	r3, [r7, #23]
 800a50c:	68ba      	ldr	r2, [r7, #8]
 800a50e:	4413      	add	r3, r2
 800a510:	693a      	ldr	r2, [r7, #16]
 800a512:	7812      	ldrb	r2, [r2, #0]
 800a514:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a516:	693b      	ldr	r3, [r7, #16]
 800a518:	3301      	adds	r3, #1
 800a51a:	613b      	str	r3, [r7, #16]
    idx++;
 800a51c:	7dfb      	ldrb	r3, [r7, #23]
 800a51e:	3301      	adds	r3, #1
 800a520:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a522:	7dfb      	ldrb	r3, [r7, #23]
 800a524:	68ba      	ldr	r2, [r7, #8]
 800a526:	4413      	add	r3, r2
 800a528:	2200      	movs	r2, #0
 800a52a:	701a      	strb	r2, [r3, #0]
    idx++;
 800a52c:	7dfb      	ldrb	r3, [r7, #23]
 800a52e:	3301      	adds	r3, #1
 800a530:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a532:	693b      	ldr	r3, [r7, #16]
 800a534:	781b      	ldrb	r3, [r3, #0]
 800a536:	2b00      	cmp	r3, #0
 800a538:	d1e7      	bne.n	800a50a <USBD_GetString+0x52>
 800a53a:	e000      	b.n	800a53e <USBD_GetString+0x86>
    return;
 800a53c:	bf00      	nop
  }
}
 800a53e:	3718      	adds	r7, #24
 800a540:	46bd      	mov	sp, r7
 800a542:	bd80      	pop	{r7, pc}

0800a544 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a544:	b480      	push	{r7}
 800a546:	b085      	sub	sp, #20
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a54c:	2300      	movs	r3, #0
 800a54e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a554:	e005      	b.n	800a562 <USBD_GetLen+0x1e>
  {
    len++;
 800a556:	7bfb      	ldrb	r3, [r7, #15]
 800a558:	3301      	adds	r3, #1
 800a55a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a55c:	68bb      	ldr	r3, [r7, #8]
 800a55e:	3301      	adds	r3, #1
 800a560:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a562:	68bb      	ldr	r3, [r7, #8]
 800a564:	781b      	ldrb	r3, [r3, #0]
 800a566:	2b00      	cmp	r3, #0
 800a568:	d1f5      	bne.n	800a556 <USBD_GetLen+0x12>
  }

  return len;
 800a56a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a56c:	4618      	mov	r0, r3
 800a56e:	3714      	adds	r7, #20
 800a570:	46bd      	mov	sp, r7
 800a572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a576:	4770      	bx	lr

0800a578 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b084      	sub	sp, #16
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	60f8      	str	r0, [r7, #12]
 800a580:	60b9      	str	r1, [r7, #8]
 800a582:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	2202      	movs	r2, #2
 800a588:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	687a      	ldr	r2, [r7, #4]
 800a590:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	687a      	ldr	r2, [r7, #4]
 800a596:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	68ba      	ldr	r2, [r7, #8]
 800a59c:	2100      	movs	r1, #0
 800a59e:	68f8      	ldr	r0, [r7, #12]
 800a5a0:	f003 faef 	bl	800db82 <USBD_LL_Transmit>

  return USBD_OK;
 800a5a4:	2300      	movs	r3, #0
}
 800a5a6:	4618      	mov	r0, r3
 800a5a8:	3710      	adds	r7, #16
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	bd80      	pop	{r7, pc}

0800a5ae <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a5ae:	b580      	push	{r7, lr}
 800a5b0:	b084      	sub	sp, #16
 800a5b2:	af00      	add	r7, sp, #0
 800a5b4:	60f8      	str	r0, [r7, #12]
 800a5b6:	60b9      	str	r1, [r7, #8]
 800a5b8:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	68ba      	ldr	r2, [r7, #8]
 800a5be:	2100      	movs	r1, #0
 800a5c0:	68f8      	ldr	r0, [r7, #12]
 800a5c2:	f003 fade 	bl	800db82 <USBD_LL_Transmit>

  return USBD_OK;
 800a5c6:	2300      	movs	r3, #0
}
 800a5c8:	4618      	mov	r0, r3
 800a5ca:	3710      	adds	r7, #16
 800a5cc:	46bd      	mov	sp, r7
 800a5ce:	bd80      	pop	{r7, pc}

0800a5d0 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a5d0:	b580      	push	{r7, lr}
 800a5d2:	b084      	sub	sp, #16
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	60f8      	str	r0, [r7, #12]
 800a5d8:	60b9      	str	r1, [r7, #8]
 800a5da:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	2203      	movs	r2, #3
 800a5e0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	687a      	ldr	r2, [r7, #4]
 800a5e8:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	687a      	ldr	r2, [r7, #4]
 800a5f0:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	68ba      	ldr	r2, [r7, #8]
 800a5f8:	2100      	movs	r1, #0
 800a5fa:	68f8      	ldr	r0, [r7, #12]
 800a5fc:	f003 fae2 	bl	800dbc4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a600:	2300      	movs	r3, #0
}
 800a602:	4618      	mov	r0, r3
 800a604:	3710      	adds	r7, #16
 800a606:	46bd      	mov	sp, r7
 800a608:	bd80      	pop	{r7, pc}

0800a60a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a60a:	b580      	push	{r7, lr}
 800a60c:	b084      	sub	sp, #16
 800a60e:	af00      	add	r7, sp, #0
 800a610:	60f8      	str	r0, [r7, #12]
 800a612:	60b9      	str	r1, [r7, #8]
 800a614:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	68ba      	ldr	r2, [r7, #8]
 800a61a:	2100      	movs	r1, #0
 800a61c:	68f8      	ldr	r0, [r7, #12]
 800a61e:	f003 fad1 	bl	800dbc4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a622:	2300      	movs	r3, #0
}
 800a624:	4618      	mov	r0, r3
 800a626:	3710      	adds	r7, #16
 800a628:	46bd      	mov	sp, r7
 800a62a:	bd80      	pop	{r7, pc}

0800a62c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a62c:	b580      	push	{r7, lr}
 800a62e:	b082      	sub	sp, #8
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	2204      	movs	r2, #4
 800a638:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a63c:	2300      	movs	r3, #0
 800a63e:	2200      	movs	r2, #0
 800a640:	2100      	movs	r1, #0
 800a642:	6878      	ldr	r0, [r7, #4]
 800a644:	f003 fa9d 	bl	800db82 <USBD_LL_Transmit>

  return USBD_OK;
 800a648:	2300      	movs	r3, #0
}
 800a64a:	4618      	mov	r0, r3
 800a64c:	3708      	adds	r7, #8
 800a64e:	46bd      	mov	sp, r7
 800a650:	bd80      	pop	{r7, pc}

0800a652 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a652:	b580      	push	{r7, lr}
 800a654:	b082      	sub	sp, #8
 800a656:	af00      	add	r7, sp, #0
 800a658:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	2205      	movs	r2, #5
 800a65e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a662:	2300      	movs	r3, #0
 800a664:	2200      	movs	r2, #0
 800a666:	2100      	movs	r1, #0
 800a668:	6878      	ldr	r0, [r7, #4]
 800a66a:	f003 faab 	bl	800dbc4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a66e:	2300      	movs	r3, #0
}
 800a670:	4618      	mov	r0, r3
 800a672:	3708      	adds	r7, #8
 800a674:	46bd      	mov	sp, r7
 800a676:	bd80      	pop	{r7, pc}

0800a678 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a678:	b480      	push	{r7}
 800a67a:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800a67c:	bf00      	nop
 800a67e:	46bd      	mov	sp, r7
 800a680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a684:	4770      	bx	lr
	...

0800a688 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a688:	b480      	push	{r7}
 800a68a:	b085      	sub	sp, #20
 800a68c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a68e:	f3ef 8305 	mrs	r3, IPSR
 800a692:	60bb      	str	r3, [r7, #8]
  return(result);
 800a694:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a696:	2b00      	cmp	r3, #0
 800a698:	d10f      	bne.n	800a6ba <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a69a:	f3ef 8310 	mrs	r3, PRIMASK
 800a69e:	607b      	str	r3, [r7, #4]
  return(result);
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d105      	bne.n	800a6b2 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a6a6:	f3ef 8311 	mrs	r3, BASEPRI
 800a6aa:	603b      	str	r3, [r7, #0]
  return(result);
 800a6ac:	683b      	ldr	r3, [r7, #0]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d007      	beq.n	800a6c2 <osKernelInitialize+0x3a>
 800a6b2:	4b0e      	ldr	r3, [pc, #56]	; (800a6ec <osKernelInitialize+0x64>)
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	2b02      	cmp	r3, #2
 800a6b8:	d103      	bne.n	800a6c2 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800a6ba:	f06f 0305 	mvn.w	r3, #5
 800a6be:	60fb      	str	r3, [r7, #12]
 800a6c0:	e00c      	b.n	800a6dc <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a6c2:	4b0a      	ldr	r3, [pc, #40]	; (800a6ec <osKernelInitialize+0x64>)
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d105      	bne.n	800a6d6 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a6ca:	4b08      	ldr	r3, [pc, #32]	; (800a6ec <osKernelInitialize+0x64>)
 800a6cc:	2201      	movs	r2, #1
 800a6ce:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	60fb      	str	r3, [r7, #12]
 800a6d4:	e002      	b.n	800a6dc <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800a6d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a6da:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800a6dc:	68fb      	ldr	r3, [r7, #12]
}
 800a6de:	4618      	mov	r0, r3
 800a6e0:	3714      	adds	r7, #20
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e8:	4770      	bx	lr
 800a6ea:	bf00      	nop
 800a6ec:	20007b14 	.word	0x20007b14

0800a6f0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a6f0:	b580      	push	{r7, lr}
 800a6f2:	b084      	sub	sp, #16
 800a6f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a6f6:	f3ef 8305 	mrs	r3, IPSR
 800a6fa:	60bb      	str	r3, [r7, #8]
  return(result);
 800a6fc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d10f      	bne.n	800a722 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a702:	f3ef 8310 	mrs	r3, PRIMASK
 800a706:	607b      	str	r3, [r7, #4]
  return(result);
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d105      	bne.n	800a71a <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a70e:	f3ef 8311 	mrs	r3, BASEPRI
 800a712:	603b      	str	r3, [r7, #0]
  return(result);
 800a714:	683b      	ldr	r3, [r7, #0]
 800a716:	2b00      	cmp	r3, #0
 800a718:	d007      	beq.n	800a72a <osKernelStart+0x3a>
 800a71a:	4b0f      	ldr	r3, [pc, #60]	; (800a758 <osKernelStart+0x68>)
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	2b02      	cmp	r3, #2
 800a720:	d103      	bne.n	800a72a <osKernelStart+0x3a>
    stat = osErrorISR;
 800a722:	f06f 0305 	mvn.w	r3, #5
 800a726:	60fb      	str	r3, [r7, #12]
 800a728:	e010      	b.n	800a74c <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a72a:	4b0b      	ldr	r3, [pc, #44]	; (800a758 <osKernelStart+0x68>)
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	2b01      	cmp	r3, #1
 800a730:	d109      	bne.n	800a746 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a732:	f7ff ffa1 	bl	800a678 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a736:	4b08      	ldr	r3, [pc, #32]	; (800a758 <osKernelStart+0x68>)
 800a738:	2202      	movs	r2, #2
 800a73a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a73c:	f001 f8b4 	bl	800b8a8 <vTaskStartScheduler>
      stat = osOK;
 800a740:	2300      	movs	r3, #0
 800a742:	60fb      	str	r3, [r7, #12]
 800a744:	e002      	b.n	800a74c <osKernelStart+0x5c>
    } else {
      stat = osError;
 800a746:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a74a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800a74c:	68fb      	ldr	r3, [r7, #12]
}
 800a74e:	4618      	mov	r0, r3
 800a750:	3710      	adds	r7, #16
 800a752:	46bd      	mov	sp, r7
 800a754:	bd80      	pop	{r7, pc}
 800a756:	bf00      	nop
 800a758:	20007b14 	.word	0x20007b14

0800a75c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a75c:	b580      	push	{r7, lr}
 800a75e:	b090      	sub	sp, #64	; 0x40
 800a760:	af04      	add	r7, sp, #16
 800a762:	60f8      	str	r0, [r7, #12]
 800a764:	60b9      	str	r1, [r7, #8]
 800a766:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a768:	2300      	movs	r3, #0
 800a76a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a76c:	f3ef 8305 	mrs	r3, IPSR
 800a770:	61fb      	str	r3, [r7, #28]
  return(result);
 800a772:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800a774:	2b00      	cmp	r3, #0
 800a776:	f040 808f 	bne.w	800a898 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a77a:	f3ef 8310 	mrs	r3, PRIMASK
 800a77e:	61bb      	str	r3, [r7, #24]
  return(result);
 800a780:	69bb      	ldr	r3, [r7, #24]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d105      	bne.n	800a792 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a786:	f3ef 8311 	mrs	r3, BASEPRI
 800a78a:	617b      	str	r3, [r7, #20]
  return(result);
 800a78c:	697b      	ldr	r3, [r7, #20]
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d003      	beq.n	800a79a <osThreadNew+0x3e>
 800a792:	4b44      	ldr	r3, [pc, #272]	; (800a8a4 <osThreadNew+0x148>)
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	2b02      	cmp	r3, #2
 800a798:	d07e      	beq.n	800a898 <osThreadNew+0x13c>
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d07b      	beq.n	800a898 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 800a7a0:	2380      	movs	r3, #128	; 0x80
 800a7a2:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800a7a4:	2318      	movs	r3, #24
 800a7a6:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800a7ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a7b0:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d045      	beq.n	800a844 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d002      	beq.n	800a7c6 <osThreadNew+0x6a>
        name = attr->name;
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	699b      	ldr	r3, [r3, #24]
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d002      	beq.n	800a7d4 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	699b      	ldr	r3, [r3, #24]
 800a7d2:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a7d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d008      	beq.n	800a7ec <osThreadNew+0x90>
 800a7da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7dc:	2b38      	cmp	r3, #56	; 0x38
 800a7de:	d805      	bhi.n	800a7ec <osThreadNew+0x90>
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	685b      	ldr	r3, [r3, #4]
 800a7e4:	f003 0301 	and.w	r3, r3, #1
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d001      	beq.n	800a7f0 <osThreadNew+0x94>
        return (NULL);
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	e054      	b.n	800a89a <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	695b      	ldr	r3, [r3, #20]
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d003      	beq.n	800a800 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	695b      	ldr	r3, [r3, #20]
 800a7fc:	089b      	lsrs	r3, r3, #2
 800a7fe:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	689b      	ldr	r3, [r3, #8]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d00e      	beq.n	800a826 <osThreadNew+0xca>
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	68db      	ldr	r3, [r3, #12]
 800a80c:	2b5b      	cmp	r3, #91	; 0x5b
 800a80e:	d90a      	bls.n	800a826 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a814:	2b00      	cmp	r3, #0
 800a816:	d006      	beq.n	800a826 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	695b      	ldr	r3, [r3, #20]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d002      	beq.n	800a826 <osThreadNew+0xca>
        mem = 1;
 800a820:	2301      	movs	r3, #1
 800a822:	623b      	str	r3, [r7, #32]
 800a824:	e010      	b.n	800a848 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	689b      	ldr	r3, [r3, #8]
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d10c      	bne.n	800a848 <osThreadNew+0xec>
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	68db      	ldr	r3, [r3, #12]
 800a832:	2b00      	cmp	r3, #0
 800a834:	d108      	bne.n	800a848 <osThreadNew+0xec>
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	691b      	ldr	r3, [r3, #16]
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d104      	bne.n	800a848 <osThreadNew+0xec>
          mem = 0;
 800a83e:	2300      	movs	r3, #0
 800a840:	623b      	str	r3, [r7, #32]
 800a842:	e001      	b.n	800a848 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 800a844:	2300      	movs	r3, #0
 800a846:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800a848:	6a3b      	ldr	r3, [r7, #32]
 800a84a:	2b01      	cmp	r3, #1
 800a84c:	d110      	bne.n	800a870 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800a852:	687a      	ldr	r2, [r7, #4]
 800a854:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a856:	9202      	str	r2, [sp, #8]
 800a858:	9301      	str	r3, [sp, #4]
 800a85a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a85c:	9300      	str	r3, [sp, #0]
 800a85e:	68bb      	ldr	r3, [r7, #8]
 800a860:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a862:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a864:	68f8      	ldr	r0, [r7, #12]
 800a866:	f000 fe3f 	bl	800b4e8 <xTaskCreateStatic>
 800a86a:	4603      	mov	r3, r0
 800a86c:	613b      	str	r3, [r7, #16]
 800a86e:	e013      	b.n	800a898 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 800a870:	6a3b      	ldr	r3, [r7, #32]
 800a872:	2b00      	cmp	r3, #0
 800a874:	d110      	bne.n	800a898 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a878:	b29a      	uxth	r2, r3
 800a87a:	f107 0310 	add.w	r3, r7, #16
 800a87e:	9301      	str	r3, [sp, #4]
 800a880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a882:	9300      	str	r3, [sp, #0]
 800a884:	68bb      	ldr	r3, [r7, #8]
 800a886:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a888:	68f8      	ldr	r0, [r7, #12]
 800a88a:	f000 fe90 	bl	800b5ae <xTaskCreate>
 800a88e:	4603      	mov	r3, r0
 800a890:	2b01      	cmp	r3, #1
 800a892:	d001      	beq.n	800a898 <osThreadNew+0x13c>
          hTask = NULL;
 800a894:	2300      	movs	r3, #0
 800a896:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a898:	693b      	ldr	r3, [r7, #16]
}
 800a89a:	4618      	mov	r0, r3
 800a89c:	3730      	adds	r7, #48	; 0x30
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	bd80      	pop	{r7, pc}
 800a8a2:	bf00      	nop
 800a8a4:	20007b14 	.word	0x20007b14

0800a8a8 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b086      	sub	sp, #24
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a8b0:	f3ef 8305 	mrs	r3, IPSR
 800a8b4:	613b      	str	r3, [r7, #16]
  return(result);
 800a8b6:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d10f      	bne.n	800a8dc <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a8bc:	f3ef 8310 	mrs	r3, PRIMASK
 800a8c0:	60fb      	str	r3, [r7, #12]
  return(result);
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d105      	bne.n	800a8d4 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a8c8:	f3ef 8311 	mrs	r3, BASEPRI
 800a8cc:	60bb      	str	r3, [r7, #8]
  return(result);
 800a8ce:	68bb      	ldr	r3, [r7, #8]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d007      	beq.n	800a8e4 <osDelay+0x3c>
 800a8d4:	4b0a      	ldr	r3, [pc, #40]	; (800a900 <osDelay+0x58>)
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	2b02      	cmp	r3, #2
 800a8da:	d103      	bne.n	800a8e4 <osDelay+0x3c>
    stat = osErrorISR;
 800a8dc:	f06f 0305 	mvn.w	r3, #5
 800a8e0:	617b      	str	r3, [r7, #20]
 800a8e2:	e007      	b.n	800a8f4 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d002      	beq.n	800a8f4 <osDelay+0x4c>
      vTaskDelay(ticks);
 800a8ee:	6878      	ldr	r0, [r7, #4]
 800a8f0:	f000 ffa4 	bl	800b83c <vTaskDelay>
    }
  }

  return (stat);
 800a8f4:	697b      	ldr	r3, [r7, #20]
}
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	3718      	adds	r7, #24
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	bd80      	pop	{r7, pc}
 800a8fe:	bf00      	nop
 800a900:	20007b14 	.word	0x20007b14

0800a904 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a904:	b480      	push	{r7}
 800a906:	b085      	sub	sp, #20
 800a908:	af00      	add	r7, sp, #0
 800a90a:	60f8      	str	r0, [r7, #12]
 800a90c:	60b9      	str	r1, [r7, #8]
 800a90e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	4a07      	ldr	r2, [pc, #28]	; (800a930 <vApplicationGetIdleTaskMemory+0x2c>)
 800a914:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a916:	68bb      	ldr	r3, [r7, #8]
 800a918:	4a06      	ldr	r2, [pc, #24]	; (800a934 <vApplicationGetIdleTaskMemory+0x30>)
 800a91a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	2280      	movs	r2, #128	; 0x80
 800a920:	601a      	str	r2, [r3, #0]
}
 800a922:	bf00      	nop
 800a924:	3714      	adds	r7, #20
 800a926:	46bd      	mov	sp, r7
 800a928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a92c:	4770      	bx	lr
 800a92e:	bf00      	nop
 800a930:	20007b18 	.word	0x20007b18
 800a934:	20007b74 	.word	0x20007b74

0800a938 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a938:	b480      	push	{r7}
 800a93a:	b085      	sub	sp, #20
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	60f8      	str	r0, [r7, #12]
 800a940:	60b9      	str	r1, [r7, #8]
 800a942:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	4a07      	ldr	r2, [pc, #28]	; (800a964 <vApplicationGetTimerTaskMemory+0x2c>)
 800a948:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a94a:	68bb      	ldr	r3, [r7, #8]
 800a94c:	4a06      	ldr	r2, [pc, #24]	; (800a968 <vApplicationGetTimerTaskMemory+0x30>)
 800a94e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a956:	601a      	str	r2, [r3, #0]
}
 800a958:	bf00      	nop
 800a95a:	3714      	adds	r7, #20
 800a95c:	46bd      	mov	sp, r7
 800a95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a962:	4770      	bx	lr
 800a964:	20007d74 	.word	0x20007d74
 800a968:	20007dd0 	.word	0x20007dd0

0800a96c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a96c:	b480      	push	{r7}
 800a96e:	b083      	sub	sp, #12
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	f103 0208 	add.w	r2, r3, #8
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a984:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	f103 0208 	add.w	r2, r3, #8
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	f103 0208 	add.w	r2, r3, #8
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	2200      	movs	r2, #0
 800a99e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a9a0:	bf00      	nop
 800a9a2:	370c      	adds	r7, #12
 800a9a4:	46bd      	mov	sp, r7
 800a9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9aa:	4770      	bx	lr

0800a9ac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a9ac:	b480      	push	{r7}
 800a9ae:	b083      	sub	sp, #12
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	2200      	movs	r2, #0
 800a9b8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a9ba:	bf00      	nop
 800a9bc:	370c      	adds	r7, #12
 800a9be:	46bd      	mov	sp, r7
 800a9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c4:	4770      	bx	lr

0800a9c6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a9c6:	b480      	push	{r7}
 800a9c8:	b085      	sub	sp, #20
 800a9ca:	af00      	add	r7, sp, #0
 800a9cc:	6078      	str	r0, [r7, #4]
 800a9ce:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	685b      	ldr	r3, [r3, #4]
 800a9d4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a9d6:	683b      	ldr	r3, [r7, #0]
 800a9d8:	68fa      	ldr	r2, [r7, #12]
 800a9da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	689a      	ldr	r2, [r3, #8]
 800a9e0:	683b      	ldr	r3, [r7, #0]
 800a9e2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	689b      	ldr	r3, [r3, #8]
 800a9e8:	683a      	ldr	r2, [r7, #0]
 800a9ea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	683a      	ldr	r2, [r7, #0]
 800a9f0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a9f2:	683b      	ldr	r3, [r7, #0]
 800a9f4:	687a      	ldr	r2, [r7, #4]
 800a9f6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	1c5a      	adds	r2, r3, #1
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	601a      	str	r2, [r3, #0]
}
 800aa02:	bf00      	nop
 800aa04:	3714      	adds	r7, #20
 800aa06:	46bd      	mov	sp, r7
 800aa08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0c:	4770      	bx	lr

0800aa0e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800aa0e:	b480      	push	{r7}
 800aa10:	b085      	sub	sp, #20
 800aa12:	af00      	add	r7, sp, #0
 800aa14:	6078      	str	r0, [r7, #4]
 800aa16:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800aa18:	683b      	ldr	r3, [r7, #0]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800aa1e:	68bb      	ldr	r3, [r7, #8]
 800aa20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aa24:	d103      	bne.n	800aa2e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	691b      	ldr	r3, [r3, #16]
 800aa2a:	60fb      	str	r3, [r7, #12]
 800aa2c:	e00c      	b.n	800aa48 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	3308      	adds	r3, #8
 800aa32:	60fb      	str	r3, [r7, #12]
 800aa34:	e002      	b.n	800aa3c <vListInsert+0x2e>
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	685b      	ldr	r3, [r3, #4]
 800aa3a:	60fb      	str	r3, [r7, #12]
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	685b      	ldr	r3, [r3, #4]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	68ba      	ldr	r2, [r7, #8]
 800aa44:	429a      	cmp	r2, r3
 800aa46:	d2f6      	bcs.n	800aa36 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	685a      	ldr	r2, [r3, #4]
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800aa50:	683b      	ldr	r3, [r7, #0]
 800aa52:	685b      	ldr	r3, [r3, #4]
 800aa54:	683a      	ldr	r2, [r7, #0]
 800aa56:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800aa58:	683b      	ldr	r3, [r7, #0]
 800aa5a:	68fa      	ldr	r2, [r7, #12]
 800aa5c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	683a      	ldr	r2, [r7, #0]
 800aa62:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800aa64:	683b      	ldr	r3, [r7, #0]
 800aa66:	687a      	ldr	r2, [r7, #4]
 800aa68:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	1c5a      	adds	r2, r3, #1
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	601a      	str	r2, [r3, #0]
}
 800aa74:	bf00      	nop
 800aa76:	3714      	adds	r7, #20
 800aa78:	46bd      	mov	sp, r7
 800aa7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7e:	4770      	bx	lr

0800aa80 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800aa80:	b480      	push	{r7}
 800aa82:	b085      	sub	sp, #20
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	691b      	ldr	r3, [r3, #16]
 800aa8c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	685b      	ldr	r3, [r3, #4]
 800aa92:	687a      	ldr	r2, [r7, #4]
 800aa94:	6892      	ldr	r2, [r2, #8]
 800aa96:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	689b      	ldr	r3, [r3, #8]
 800aa9c:	687a      	ldr	r2, [r7, #4]
 800aa9e:	6852      	ldr	r2, [r2, #4]
 800aaa0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	685b      	ldr	r3, [r3, #4]
 800aaa6:	687a      	ldr	r2, [r7, #4]
 800aaa8:	429a      	cmp	r2, r3
 800aaaa:	d103      	bne.n	800aab4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	689a      	ldr	r2, [r3, #8]
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	2200      	movs	r2, #0
 800aab8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	1e5a      	subs	r2, r3, #1
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	681b      	ldr	r3, [r3, #0]
}
 800aac8:	4618      	mov	r0, r3
 800aaca:	3714      	adds	r7, #20
 800aacc:	46bd      	mov	sp, r7
 800aace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad2:	4770      	bx	lr

0800aad4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800aad4:	b580      	push	{r7, lr}
 800aad6:	b084      	sub	sp, #16
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
 800aadc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d10c      	bne.n	800ab02 <xQueueGenericReset+0x2e>
	__asm volatile
 800aae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaec:	b672      	cpsid	i
 800aaee:	f383 8811 	msr	BASEPRI, r3
 800aaf2:	f3bf 8f6f 	isb	sy
 800aaf6:	f3bf 8f4f 	dsb	sy
 800aafa:	b662      	cpsie	i
 800aafc:	60bb      	str	r3, [r7, #8]
}
 800aafe:	bf00      	nop
 800ab00:	e7fe      	b.n	800ab00 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800ab02:	f002 f8a3 	bl	800cc4c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	681a      	ldr	r2, [r3, #0]
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab0e:	68f9      	ldr	r1, [r7, #12]
 800ab10:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ab12:	fb01 f303 	mul.w	r3, r1, r3
 800ab16:	441a      	add	r2, r3
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	2200      	movs	r2, #0
 800ab20:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	681a      	ldr	r2, [r3, #0]
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	681a      	ldr	r2, [r3, #0]
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab32:	3b01      	subs	r3, #1
 800ab34:	68f9      	ldr	r1, [r7, #12]
 800ab36:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ab38:	fb01 f303 	mul.w	r3, r1, r3
 800ab3c:	441a      	add	r2, r3
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	22ff      	movs	r2, #255	; 0xff
 800ab46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	22ff      	movs	r2, #255	; 0xff
 800ab4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800ab52:	683b      	ldr	r3, [r7, #0]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d114      	bne.n	800ab82 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	691b      	ldr	r3, [r3, #16]
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d01a      	beq.n	800ab96 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	3310      	adds	r3, #16
 800ab64:	4618      	mov	r0, r3
 800ab66:	f001 f937 	bl	800bdd8 <xTaskRemoveFromEventList>
 800ab6a:	4603      	mov	r3, r0
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d012      	beq.n	800ab96 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ab70:	4b0c      	ldr	r3, [pc, #48]	; (800aba4 <xQueueGenericReset+0xd0>)
 800ab72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab76:	601a      	str	r2, [r3, #0]
 800ab78:	f3bf 8f4f 	dsb	sy
 800ab7c:	f3bf 8f6f 	isb	sy
 800ab80:	e009      	b.n	800ab96 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	3310      	adds	r3, #16
 800ab86:	4618      	mov	r0, r3
 800ab88:	f7ff fef0 	bl	800a96c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	3324      	adds	r3, #36	; 0x24
 800ab90:	4618      	mov	r0, r3
 800ab92:	f7ff feeb 	bl	800a96c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ab96:	f002 f88d 	bl	800ccb4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ab9a:	2301      	movs	r3, #1
}
 800ab9c:	4618      	mov	r0, r3
 800ab9e:	3710      	adds	r7, #16
 800aba0:	46bd      	mov	sp, r7
 800aba2:	bd80      	pop	{r7, pc}
 800aba4:	e000ed04 	.word	0xe000ed04

0800aba8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b08e      	sub	sp, #56	; 0x38
 800abac:	af02      	add	r7, sp, #8
 800abae:	60f8      	str	r0, [r7, #12]
 800abb0:	60b9      	str	r1, [r7, #8]
 800abb2:	607a      	str	r2, [r7, #4]
 800abb4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d10c      	bne.n	800abd6 <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800abbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abc0:	b672      	cpsid	i
 800abc2:	f383 8811 	msr	BASEPRI, r3
 800abc6:	f3bf 8f6f 	isb	sy
 800abca:	f3bf 8f4f 	dsb	sy
 800abce:	b662      	cpsie	i
 800abd0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800abd2:	bf00      	nop
 800abd4:	e7fe      	b.n	800abd4 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800abd6:	683b      	ldr	r3, [r7, #0]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d10c      	bne.n	800abf6 <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800abdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abe0:	b672      	cpsid	i
 800abe2:	f383 8811 	msr	BASEPRI, r3
 800abe6:	f3bf 8f6f 	isb	sy
 800abea:	f3bf 8f4f 	dsb	sy
 800abee:	b662      	cpsie	i
 800abf0:	627b      	str	r3, [r7, #36]	; 0x24
}
 800abf2:	bf00      	nop
 800abf4:	e7fe      	b.n	800abf4 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d002      	beq.n	800ac02 <xQueueGenericCreateStatic+0x5a>
 800abfc:	68bb      	ldr	r3, [r7, #8]
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d001      	beq.n	800ac06 <xQueueGenericCreateStatic+0x5e>
 800ac02:	2301      	movs	r3, #1
 800ac04:	e000      	b.n	800ac08 <xQueueGenericCreateStatic+0x60>
 800ac06:	2300      	movs	r3, #0
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d10c      	bne.n	800ac26 <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800ac0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac10:	b672      	cpsid	i
 800ac12:	f383 8811 	msr	BASEPRI, r3
 800ac16:	f3bf 8f6f 	isb	sy
 800ac1a:	f3bf 8f4f 	dsb	sy
 800ac1e:	b662      	cpsie	i
 800ac20:	623b      	str	r3, [r7, #32]
}
 800ac22:	bf00      	nop
 800ac24:	e7fe      	b.n	800ac24 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d102      	bne.n	800ac32 <xQueueGenericCreateStatic+0x8a>
 800ac2c:	68bb      	ldr	r3, [r7, #8]
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d101      	bne.n	800ac36 <xQueueGenericCreateStatic+0x8e>
 800ac32:	2301      	movs	r3, #1
 800ac34:	e000      	b.n	800ac38 <xQueueGenericCreateStatic+0x90>
 800ac36:	2300      	movs	r3, #0
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d10c      	bne.n	800ac56 <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800ac3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac40:	b672      	cpsid	i
 800ac42:	f383 8811 	msr	BASEPRI, r3
 800ac46:	f3bf 8f6f 	isb	sy
 800ac4a:	f3bf 8f4f 	dsb	sy
 800ac4e:	b662      	cpsie	i
 800ac50:	61fb      	str	r3, [r7, #28]
}
 800ac52:	bf00      	nop
 800ac54:	e7fe      	b.n	800ac54 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ac56:	2350      	movs	r3, #80	; 0x50
 800ac58:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ac5a:	697b      	ldr	r3, [r7, #20]
 800ac5c:	2b50      	cmp	r3, #80	; 0x50
 800ac5e:	d00c      	beq.n	800ac7a <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 800ac60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac64:	b672      	cpsid	i
 800ac66:	f383 8811 	msr	BASEPRI, r3
 800ac6a:	f3bf 8f6f 	isb	sy
 800ac6e:	f3bf 8f4f 	dsb	sy
 800ac72:	b662      	cpsie	i
 800ac74:	61bb      	str	r3, [r7, #24]
}
 800ac76:	bf00      	nop
 800ac78:	e7fe      	b.n	800ac78 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ac7a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ac7c:	683b      	ldr	r3, [r7, #0]
 800ac7e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800ac80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d00d      	beq.n	800aca2 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800ac86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac88:	2201      	movs	r2, #1
 800ac8a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ac8e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800ac92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac94:	9300      	str	r3, [sp, #0]
 800ac96:	4613      	mov	r3, r2
 800ac98:	687a      	ldr	r2, [r7, #4]
 800ac9a:	68b9      	ldr	r1, [r7, #8]
 800ac9c:	68f8      	ldr	r0, [r7, #12]
 800ac9e:	f000 f805 	bl	800acac <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800aca2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800aca4:	4618      	mov	r0, r3
 800aca6:	3730      	adds	r7, #48	; 0x30
 800aca8:	46bd      	mov	sp, r7
 800acaa:	bd80      	pop	{r7, pc}

0800acac <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800acac:	b580      	push	{r7, lr}
 800acae:	b084      	sub	sp, #16
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	60f8      	str	r0, [r7, #12]
 800acb4:	60b9      	str	r1, [r7, #8]
 800acb6:	607a      	str	r2, [r7, #4]
 800acb8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800acba:	68bb      	ldr	r3, [r7, #8]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d103      	bne.n	800acc8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800acc0:	69bb      	ldr	r3, [r7, #24]
 800acc2:	69ba      	ldr	r2, [r7, #24]
 800acc4:	601a      	str	r2, [r3, #0]
 800acc6:	e002      	b.n	800acce <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800acc8:	69bb      	ldr	r3, [r7, #24]
 800acca:	687a      	ldr	r2, [r7, #4]
 800accc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800acce:	69bb      	ldr	r3, [r7, #24]
 800acd0:	68fa      	ldr	r2, [r7, #12]
 800acd2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800acd4:	69bb      	ldr	r3, [r7, #24]
 800acd6:	68ba      	ldr	r2, [r7, #8]
 800acd8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800acda:	2101      	movs	r1, #1
 800acdc:	69b8      	ldr	r0, [r7, #24]
 800acde:	f7ff fef9 	bl	800aad4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800ace2:	69bb      	ldr	r3, [r7, #24]
 800ace4:	78fa      	ldrb	r2, [r7, #3]
 800ace6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800acea:	bf00      	nop
 800acec:	3710      	adds	r7, #16
 800acee:	46bd      	mov	sp, r7
 800acf0:	bd80      	pop	{r7, pc}
	...

0800acf4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800acf4:	b580      	push	{r7, lr}
 800acf6:	b08e      	sub	sp, #56	; 0x38
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	60f8      	str	r0, [r7, #12]
 800acfc:	60b9      	str	r1, [r7, #8]
 800acfe:	607a      	str	r2, [r7, #4]
 800ad00:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ad02:	2300      	movs	r3, #0
 800ad04:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ad0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d10c      	bne.n	800ad2a <xQueueGenericSend+0x36>
	__asm volatile
 800ad10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad14:	b672      	cpsid	i
 800ad16:	f383 8811 	msr	BASEPRI, r3
 800ad1a:	f3bf 8f6f 	isb	sy
 800ad1e:	f3bf 8f4f 	dsb	sy
 800ad22:	b662      	cpsie	i
 800ad24:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ad26:	bf00      	nop
 800ad28:	e7fe      	b.n	800ad28 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ad2a:	68bb      	ldr	r3, [r7, #8]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d103      	bne.n	800ad38 <xQueueGenericSend+0x44>
 800ad30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d101      	bne.n	800ad3c <xQueueGenericSend+0x48>
 800ad38:	2301      	movs	r3, #1
 800ad3a:	e000      	b.n	800ad3e <xQueueGenericSend+0x4a>
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d10c      	bne.n	800ad5c <xQueueGenericSend+0x68>
	__asm volatile
 800ad42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad46:	b672      	cpsid	i
 800ad48:	f383 8811 	msr	BASEPRI, r3
 800ad4c:	f3bf 8f6f 	isb	sy
 800ad50:	f3bf 8f4f 	dsb	sy
 800ad54:	b662      	cpsie	i
 800ad56:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ad58:	bf00      	nop
 800ad5a:	e7fe      	b.n	800ad5a <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ad5c:	683b      	ldr	r3, [r7, #0]
 800ad5e:	2b02      	cmp	r3, #2
 800ad60:	d103      	bne.n	800ad6a <xQueueGenericSend+0x76>
 800ad62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad66:	2b01      	cmp	r3, #1
 800ad68:	d101      	bne.n	800ad6e <xQueueGenericSend+0x7a>
 800ad6a:	2301      	movs	r3, #1
 800ad6c:	e000      	b.n	800ad70 <xQueueGenericSend+0x7c>
 800ad6e:	2300      	movs	r3, #0
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d10c      	bne.n	800ad8e <xQueueGenericSend+0x9a>
	__asm volatile
 800ad74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad78:	b672      	cpsid	i
 800ad7a:	f383 8811 	msr	BASEPRI, r3
 800ad7e:	f3bf 8f6f 	isb	sy
 800ad82:	f3bf 8f4f 	dsb	sy
 800ad86:	b662      	cpsie	i
 800ad88:	623b      	str	r3, [r7, #32]
}
 800ad8a:	bf00      	nop
 800ad8c:	e7fe      	b.n	800ad8c <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ad8e:	f001 fa11 	bl	800c1b4 <xTaskGetSchedulerState>
 800ad92:	4603      	mov	r3, r0
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d102      	bne.n	800ad9e <xQueueGenericSend+0xaa>
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d101      	bne.n	800ada2 <xQueueGenericSend+0xae>
 800ad9e:	2301      	movs	r3, #1
 800ada0:	e000      	b.n	800ada4 <xQueueGenericSend+0xb0>
 800ada2:	2300      	movs	r3, #0
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d10c      	bne.n	800adc2 <xQueueGenericSend+0xce>
	__asm volatile
 800ada8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adac:	b672      	cpsid	i
 800adae:	f383 8811 	msr	BASEPRI, r3
 800adb2:	f3bf 8f6f 	isb	sy
 800adb6:	f3bf 8f4f 	dsb	sy
 800adba:	b662      	cpsie	i
 800adbc:	61fb      	str	r3, [r7, #28]
}
 800adbe:	bf00      	nop
 800adc0:	e7fe      	b.n	800adc0 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800adc2:	f001 ff43 	bl	800cc4c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800adc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adc8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800adca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800adce:	429a      	cmp	r2, r3
 800add0:	d302      	bcc.n	800add8 <xQueueGenericSend+0xe4>
 800add2:	683b      	ldr	r3, [r7, #0]
 800add4:	2b02      	cmp	r3, #2
 800add6:	d129      	bne.n	800ae2c <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800add8:	683a      	ldr	r2, [r7, #0]
 800adda:	68b9      	ldr	r1, [r7, #8]
 800addc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800adde:	f000 fa15 	bl	800b20c <prvCopyDataToQueue>
 800ade2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ade4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ade6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d010      	beq.n	800ae0e <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800adec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adee:	3324      	adds	r3, #36	; 0x24
 800adf0:	4618      	mov	r0, r3
 800adf2:	f000 fff1 	bl	800bdd8 <xTaskRemoveFromEventList>
 800adf6:	4603      	mov	r3, r0
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d013      	beq.n	800ae24 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800adfc:	4b3f      	ldr	r3, [pc, #252]	; (800aefc <xQueueGenericSend+0x208>)
 800adfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae02:	601a      	str	r2, [r3, #0]
 800ae04:	f3bf 8f4f 	dsb	sy
 800ae08:	f3bf 8f6f 	isb	sy
 800ae0c:	e00a      	b.n	800ae24 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ae0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d007      	beq.n	800ae24 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ae14:	4b39      	ldr	r3, [pc, #228]	; (800aefc <xQueueGenericSend+0x208>)
 800ae16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae1a:	601a      	str	r2, [r3, #0]
 800ae1c:	f3bf 8f4f 	dsb	sy
 800ae20:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ae24:	f001 ff46 	bl	800ccb4 <vPortExitCritical>
				return pdPASS;
 800ae28:	2301      	movs	r3, #1
 800ae2a:	e063      	b.n	800aef4 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d103      	bne.n	800ae3a <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ae32:	f001 ff3f 	bl	800ccb4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ae36:	2300      	movs	r3, #0
 800ae38:	e05c      	b.n	800aef4 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ae3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d106      	bne.n	800ae4e <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ae40:	f107 0314 	add.w	r3, r7, #20
 800ae44:	4618      	mov	r0, r3
 800ae46:	f001 f855 	bl	800bef4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ae4a:	2301      	movs	r3, #1
 800ae4c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ae4e:	f001 ff31 	bl	800ccb4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ae52:	f000 fd93 	bl	800b97c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ae56:	f001 fef9 	bl	800cc4c <vPortEnterCritical>
 800ae5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae5c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ae60:	b25b      	sxtb	r3, r3
 800ae62:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ae66:	d103      	bne.n	800ae70 <xQueueGenericSend+0x17c>
 800ae68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae6a:	2200      	movs	r2, #0
 800ae6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ae70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae72:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ae76:	b25b      	sxtb	r3, r3
 800ae78:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ae7c:	d103      	bne.n	800ae86 <xQueueGenericSend+0x192>
 800ae7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae80:	2200      	movs	r2, #0
 800ae82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ae86:	f001 ff15 	bl	800ccb4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ae8a:	1d3a      	adds	r2, r7, #4
 800ae8c:	f107 0314 	add.w	r3, r7, #20
 800ae90:	4611      	mov	r1, r2
 800ae92:	4618      	mov	r0, r3
 800ae94:	f001 f844 	bl	800bf20 <xTaskCheckForTimeOut>
 800ae98:	4603      	mov	r3, r0
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d124      	bne.n	800aee8 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ae9e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aea0:	f000 faac 	bl	800b3fc <prvIsQueueFull>
 800aea4:	4603      	mov	r3, r0
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d018      	beq.n	800aedc <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800aeaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aeac:	3310      	adds	r3, #16
 800aeae:	687a      	ldr	r2, [r7, #4]
 800aeb0:	4611      	mov	r1, r2
 800aeb2:	4618      	mov	r0, r3
 800aeb4:	f000 ff3c 	bl	800bd30 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800aeb8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aeba:	f000 fa37 	bl	800b32c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800aebe:	f000 fd6b 	bl	800b998 <xTaskResumeAll>
 800aec2:	4603      	mov	r3, r0
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	f47f af7c 	bne.w	800adc2 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800aeca:	4b0c      	ldr	r3, [pc, #48]	; (800aefc <xQueueGenericSend+0x208>)
 800aecc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aed0:	601a      	str	r2, [r3, #0]
 800aed2:	f3bf 8f4f 	dsb	sy
 800aed6:	f3bf 8f6f 	isb	sy
 800aeda:	e772      	b.n	800adc2 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800aedc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aede:	f000 fa25 	bl	800b32c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800aee2:	f000 fd59 	bl	800b998 <xTaskResumeAll>
 800aee6:	e76c      	b.n	800adc2 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800aee8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aeea:	f000 fa1f 	bl	800b32c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800aeee:	f000 fd53 	bl	800b998 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800aef2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800aef4:	4618      	mov	r0, r3
 800aef6:	3738      	adds	r7, #56	; 0x38
 800aef8:	46bd      	mov	sp, r7
 800aefa:	bd80      	pop	{r7, pc}
 800aefc:	e000ed04 	.word	0xe000ed04

0800af00 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800af00:	b580      	push	{r7, lr}
 800af02:	b08e      	sub	sp, #56	; 0x38
 800af04:	af00      	add	r7, sp, #0
 800af06:	60f8      	str	r0, [r7, #12]
 800af08:	60b9      	str	r1, [r7, #8]
 800af0a:	607a      	str	r2, [r7, #4]
 800af0c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800af12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af14:	2b00      	cmp	r3, #0
 800af16:	d10c      	bne.n	800af32 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 800af18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af1c:	b672      	cpsid	i
 800af1e:	f383 8811 	msr	BASEPRI, r3
 800af22:	f3bf 8f6f 	isb	sy
 800af26:	f3bf 8f4f 	dsb	sy
 800af2a:	b662      	cpsie	i
 800af2c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800af2e:	bf00      	nop
 800af30:	e7fe      	b.n	800af30 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800af32:	68bb      	ldr	r3, [r7, #8]
 800af34:	2b00      	cmp	r3, #0
 800af36:	d103      	bne.n	800af40 <xQueueGenericSendFromISR+0x40>
 800af38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d101      	bne.n	800af44 <xQueueGenericSendFromISR+0x44>
 800af40:	2301      	movs	r3, #1
 800af42:	e000      	b.n	800af46 <xQueueGenericSendFromISR+0x46>
 800af44:	2300      	movs	r3, #0
 800af46:	2b00      	cmp	r3, #0
 800af48:	d10c      	bne.n	800af64 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800af4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af4e:	b672      	cpsid	i
 800af50:	f383 8811 	msr	BASEPRI, r3
 800af54:	f3bf 8f6f 	isb	sy
 800af58:	f3bf 8f4f 	dsb	sy
 800af5c:	b662      	cpsie	i
 800af5e:	623b      	str	r3, [r7, #32]
}
 800af60:	bf00      	nop
 800af62:	e7fe      	b.n	800af62 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800af64:	683b      	ldr	r3, [r7, #0]
 800af66:	2b02      	cmp	r3, #2
 800af68:	d103      	bne.n	800af72 <xQueueGenericSendFromISR+0x72>
 800af6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800af6e:	2b01      	cmp	r3, #1
 800af70:	d101      	bne.n	800af76 <xQueueGenericSendFromISR+0x76>
 800af72:	2301      	movs	r3, #1
 800af74:	e000      	b.n	800af78 <xQueueGenericSendFromISR+0x78>
 800af76:	2300      	movs	r3, #0
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d10c      	bne.n	800af96 <xQueueGenericSendFromISR+0x96>
	__asm volatile
 800af7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af80:	b672      	cpsid	i
 800af82:	f383 8811 	msr	BASEPRI, r3
 800af86:	f3bf 8f6f 	isb	sy
 800af8a:	f3bf 8f4f 	dsb	sy
 800af8e:	b662      	cpsie	i
 800af90:	61fb      	str	r3, [r7, #28]
}
 800af92:	bf00      	nop
 800af94:	e7fe      	b.n	800af94 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800af96:	f001 ff41 	bl	800ce1c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800af9a:	f3ef 8211 	mrs	r2, BASEPRI
 800af9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afa2:	b672      	cpsid	i
 800afa4:	f383 8811 	msr	BASEPRI, r3
 800afa8:	f3bf 8f6f 	isb	sy
 800afac:	f3bf 8f4f 	dsb	sy
 800afb0:	b662      	cpsie	i
 800afb2:	61ba      	str	r2, [r7, #24]
 800afb4:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800afb6:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800afb8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800afba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800afbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800afc2:	429a      	cmp	r2, r3
 800afc4:	d302      	bcc.n	800afcc <xQueueGenericSendFromISR+0xcc>
 800afc6:	683b      	ldr	r3, [r7, #0]
 800afc8:	2b02      	cmp	r3, #2
 800afca:	d12c      	bne.n	800b026 <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800afcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800afd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800afd6:	683a      	ldr	r2, [r7, #0]
 800afd8:	68b9      	ldr	r1, [r7, #8]
 800afda:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800afdc:	f000 f916 	bl	800b20c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800afe0:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800afe4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800afe8:	d112      	bne.n	800b010 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800afea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d016      	beq.n	800b020 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aff4:	3324      	adds	r3, #36	; 0x24
 800aff6:	4618      	mov	r0, r3
 800aff8:	f000 feee 	bl	800bdd8 <xTaskRemoveFromEventList>
 800affc:	4603      	mov	r3, r0
 800affe:	2b00      	cmp	r3, #0
 800b000:	d00e      	beq.n	800b020 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	2b00      	cmp	r3, #0
 800b006:	d00b      	beq.n	800b020 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	2201      	movs	r2, #1
 800b00c:	601a      	str	r2, [r3, #0]
 800b00e:	e007      	b.n	800b020 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b010:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b014:	3301      	adds	r3, #1
 800b016:	b2db      	uxtb	r3, r3
 800b018:	b25a      	sxtb	r2, r3
 800b01a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b01c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b020:	2301      	movs	r3, #1
 800b022:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800b024:	e001      	b.n	800b02a <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b026:	2300      	movs	r3, #0
 800b028:	637b      	str	r3, [r7, #52]	; 0x34
 800b02a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b02c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b02e:	693b      	ldr	r3, [r7, #16]
 800b030:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b034:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b036:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b038:	4618      	mov	r0, r3
 800b03a:	3738      	adds	r7, #56	; 0x38
 800b03c:	46bd      	mov	sp, r7
 800b03e:	bd80      	pop	{r7, pc}

0800b040 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b040:	b580      	push	{r7, lr}
 800b042:	b08c      	sub	sp, #48	; 0x30
 800b044:	af00      	add	r7, sp, #0
 800b046:	60f8      	str	r0, [r7, #12]
 800b048:	60b9      	str	r1, [r7, #8]
 800b04a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b04c:	2300      	movs	r3, #0
 800b04e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b056:	2b00      	cmp	r3, #0
 800b058:	d10c      	bne.n	800b074 <xQueueReceive+0x34>
	__asm volatile
 800b05a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b05e:	b672      	cpsid	i
 800b060:	f383 8811 	msr	BASEPRI, r3
 800b064:	f3bf 8f6f 	isb	sy
 800b068:	f3bf 8f4f 	dsb	sy
 800b06c:	b662      	cpsie	i
 800b06e:	623b      	str	r3, [r7, #32]
}
 800b070:	bf00      	nop
 800b072:	e7fe      	b.n	800b072 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b074:	68bb      	ldr	r3, [r7, #8]
 800b076:	2b00      	cmp	r3, #0
 800b078:	d103      	bne.n	800b082 <xQueueReceive+0x42>
 800b07a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b07c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d101      	bne.n	800b086 <xQueueReceive+0x46>
 800b082:	2301      	movs	r3, #1
 800b084:	e000      	b.n	800b088 <xQueueReceive+0x48>
 800b086:	2300      	movs	r3, #0
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d10c      	bne.n	800b0a6 <xQueueReceive+0x66>
	__asm volatile
 800b08c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b090:	b672      	cpsid	i
 800b092:	f383 8811 	msr	BASEPRI, r3
 800b096:	f3bf 8f6f 	isb	sy
 800b09a:	f3bf 8f4f 	dsb	sy
 800b09e:	b662      	cpsie	i
 800b0a0:	61fb      	str	r3, [r7, #28]
}
 800b0a2:	bf00      	nop
 800b0a4:	e7fe      	b.n	800b0a4 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b0a6:	f001 f885 	bl	800c1b4 <xTaskGetSchedulerState>
 800b0aa:	4603      	mov	r3, r0
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d102      	bne.n	800b0b6 <xQueueReceive+0x76>
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d101      	bne.n	800b0ba <xQueueReceive+0x7a>
 800b0b6:	2301      	movs	r3, #1
 800b0b8:	e000      	b.n	800b0bc <xQueueReceive+0x7c>
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d10c      	bne.n	800b0da <xQueueReceive+0x9a>
	__asm volatile
 800b0c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0c4:	b672      	cpsid	i
 800b0c6:	f383 8811 	msr	BASEPRI, r3
 800b0ca:	f3bf 8f6f 	isb	sy
 800b0ce:	f3bf 8f4f 	dsb	sy
 800b0d2:	b662      	cpsie	i
 800b0d4:	61bb      	str	r3, [r7, #24]
}
 800b0d6:	bf00      	nop
 800b0d8:	e7fe      	b.n	800b0d8 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b0da:	f001 fdb7 	bl	800cc4c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b0de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0e2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b0e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d01f      	beq.n	800b12a <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b0ea:	68b9      	ldr	r1, [r7, #8]
 800b0ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b0ee:	f000 f8f7 	bl	800b2e0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b0f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0f4:	1e5a      	subs	r2, r3, #1
 800b0f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0f8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b0fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0fc:	691b      	ldr	r3, [r3, #16]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d00f      	beq.n	800b122 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b104:	3310      	adds	r3, #16
 800b106:	4618      	mov	r0, r3
 800b108:	f000 fe66 	bl	800bdd8 <xTaskRemoveFromEventList>
 800b10c:	4603      	mov	r3, r0
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d007      	beq.n	800b122 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b112:	4b3d      	ldr	r3, [pc, #244]	; (800b208 <xQueueReceive+0x1c8>)
 800b114:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b118:	601a      	str	r2, [r3, #0]
 800b11a:	f3bf 8f4f 	dsb	sy
 800b11e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b122:	f001 fdc7 	bl	800ccb4 <vPortExitCritical>
				return pdPASS;
 800b126:	2301      	movs	r3, #1
 800b128:	e069      	b.n	800b1fe <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d103      	bne.n	800b138 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b130:	f001 fdc0 	bl	800ccb4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b134:	2300      	movs	r3, #0
 800b136:	e062      	b.n	800b1fe <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b138:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d106      	bne.n	800b14c <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b13e:	f107 0310 	add.w	r3, r7, #16
 800b142:	4618      	mov	r0, r3
 800b144:	f000 fed6 	bl	800bef4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b148:	2301      	movs	r3, #1
 800b14a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b14c:	f001 fdb2 	bl	800ccb4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b150:	f000 fc14 	bl	800b97c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b154:	f001 fd7a 	bl	800cc4c <vPortEnterCritical>
 800b158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b15a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b15e:	b25b      	sxtb	r3, r3
 800b160:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b164:	d103      	bne.n	800b16e <xQueueReceive+0x12e>
 800b166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b168:	2200      	movs	r2, #0
 800b16a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b16e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b170:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b174:	b25b      	sxtb	r3, r3
 800b176:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b17a:	d103      	bne.n	800b184 <xQueueReceive+0x144>
 800b17c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b17e:	2200      	movs	r2, #0
 800b180:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b184:	f001 fd96 	bl	800ccb4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b188:	1d3a      	adds	r2, r7, #4
 800b18a:	f107 0310 	add.w	r3, r7, #16
 800b18e:	4611      	mov	r1, r2
 800b190:	4618      	mov	r0, r3
 800b192:	f000 fec5 	bl	800bf20 <xTaskCheckForTimeOut>
 800b196:	4603      	mov	r3, r0
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d123      	bne.n	800b1e4 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b19c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b19e:	f000 f917 	bl	800b3d0 <prvIsQueueEmpty>
 800b1a2:	4603      	mov	r3, r0
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d017      	beq.n	800b1d8 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b1a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1aa:	3324      	adds	r3, #36	; 0x24
 800b1ac:	687a      	ldr	r2, [r7, #4]
 800b1ae:	4611      	mov	r1, r2
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	f000 fdbd 	bl	800bd30 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b1b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b1b8:	f000 f8b8 	bl	800b32c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b1bc:	f000 fbec 	bl	800b998 <xTaskResumeAll>
 800b1c0:	4603      	mov	r3, r0
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d189      	bne.n	800b0da <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800b1c6:	4b10      	ldr	r3, [pc, #64]	; (800b208 <xQueueReceive+0x1c8>)
 800b1c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b1cc:	601a      	str	r2, [r3, #0]
 800b1ce:	f3bf 8f4f 	dsb	sy
 800b1d2:	f3bf 8f6f 	isb	sy
 800b1d6:	e780      	b.n	800b0da <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b1d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b1da:	f000 f8a7 	bl	800b32c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b1de:	f000 fbdb 	bl	800b998 <xTaskResumeAll>
 800b1e2:	e77a      	b.n	800b0da <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b1e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b1e6:	f000 f8a1 	bl	800b32c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b1ea:	f000 fbd5 	bl	800b998 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b1ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b1f0:	f000 f8ee 	bl	800b3d0 <prvIsQueueEmpty>
 800b1f4:	4603      	mov	r3, r0
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	f43f af6f 	beq.w	800b0da <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b1fc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b1fe:	4618      	mov	r0, r3
 800b200:	3730      	adds	r7, #48	; 0x30
 800b202:	46bd      	mov	sp, r7
 800b204:	bd80      	pop	{r7, pc}
 800b206:	bf00      	nop
 800b208:	e000ed04 	.word	0xe000ed04

0800b20c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b20c:	b580      	push	{r7, lr}
 800b20e:	b086      	sub	sp, #24
 800b210:	af00      	add	r7, sp, #0
 800b212:	60f8      	str	r0, [r7, #12]
 800b214:	60b9      	str	r1, [r7, #8]
 800b216:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b218:	2300      	movs	r3, #0
 800b21a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b220:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b226:	2b00      	cmp	r3, #0
 800b228:	d10d      	bne.n	800b246 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d14d      	bne.n	800b2ce <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	689b      	ldr	r3, [r3, #8]
 800b236:	4618      	mov	r0, r3
 800b238:	f000 ffda 	bl	800c1f0 <xTaskPriorityDisinherit>
 800b23c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	2200      	movs	r2, #0
 800b242:	609a      	str	r2, [r3, #8]
 800b244:	e043      	b.n	800b2ce <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d119      	bne.n	800b280 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	6858      	ldr	r0, [r3, #4]
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b254:	461a      	mov	r2, r3
 800b256:	68b9      	ldr	r1, [r7, #8]
 800b258:	f011 fa41 	bl	801c6de <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	685a      	ldr	r2, [r3, #4]
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b264:	441a      	add	r2, r3
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	685a      	ldr	r2, [r3, #4]
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	689b      	ldr	r3, [r3, #8]
 800b272:	429a      	cmp	r2, r3
 800b274:	d32b      	bcc.n	800b2ce <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	681a      	ldr	r2, [r3, #0]
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	605a      	str	r2, [r3, #4]
 800b27e:	e026      	b.n	800b2ce <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	68d8      	ldr	r0, [r3, #12]
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b288:	461a      	mov	r2, r3
 800b28a:	68b9      	ldr	r1, [r7, #8]
 800b28c:	f011 fa27 	bl	801c6de <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	68da      	ldr	r2, [r3, #12]
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b298:	425b      	negs	r3, r3
 800b29a:	441a      	add	r2, r3
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	68da      	ldr	r2, [r3, #12]
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	429a      	cmp	r2, r3
 800b2aa:	d207      	bcs.n	800b2bc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	689a      	ldr	r2, [r3, #8]
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2b4:	425b      	negs	r3, r3
 800b2b6:	441a      	add	r2, r3
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	2b02      	cmp	r3, #2
 800b2c0:	d105      	bne.n	800b2ce <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b2c2:	693b      	ldr	r3, [r7, #16]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d002      	beq.n	800b2ce <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b2c8:	693b      	ldr	r3, [r7, #16]
 800b2ca:	3b01      	subs	r3, #1
 800b2cc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b2ce:	693b      	ldr	r3, [r7, #16]
 800b2d0:	1c5a      	adds	r2, r3, #1
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b2d6:	697b      	ldr	r3, [r7, #20]
}
 800b2d8:	4618      	mov	r0, r3
 800b2da:	3718      	adds	r7, #24
 800b2dc:	46bd      	mov	sp, r7
 800b2de:	bd80      	pop	{r7, pc}

0800b2e0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b2e0:	b580      	push	{r7, lr}
 800b2e2:	b082      	sub	sp, #8
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	6078      	str	r0, [r7, #4]
 800b2e8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d018      	beq.n	800b324 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	68da      	ldr	r2, [r3, #12]
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2fa:	441a      	add	r2, r3
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	68da      	ldr	r2, [r3, #12]
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	689b      	ldr	r3, [r3, #8]
 800b308:	429a      	cmp	r2, r3
 800b30a:	d303      	bcc.n	800b314 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	681a      	ldr	r2, [r3, #0]
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	68d9      	ldr	r1, [r3, #12]
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b31c:	461a      	mov	r2, r3
 800b31e:	6838      	ldr	r0, [r7, #0]
 800b320:	f011 f9dd 	bl	801c6de <memcpy>
	}
}
 800b324:	bf00      	nop
 800b326:	3708      	adds	r7, #8
 800b328:	46bd      	mov	sp, r7
 800b32a:	bd80      	pop	{r7, pc}

0800b32c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b32c:	b580      	push	{r7, lr}
 800b32e:	b084      	sub	sp, #16
 800b330:	af00      	add	r7, sp, #0
 800b332:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b334:	f001 fc8a 	bl	800cc4c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b33e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b340:	e011      	b.n	800b366 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b346:	2b00      	cmp	r3, #0
 800b348:	d012      	beq.n	800b370 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	3324      	adds	r3, #36	; 0x24
 800b34e:	4618      	mov	r0, r3
 800b350:	f000 fd42 	bl	800bdd8 <xTaskRemoveFromEventList>
 800b354:	4603      	mov	r3, r0
 800b356:	2b00      	cmp	r3, #0
 800b358:	d001      	beq.n	800b35e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b35a:	f000 fe47 	bl	800bfec <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b35e:	7bfb      	ldrb	r3, [r7, #15]
 800b360:	3b01      	subs	r3, #1
 800b362:	b2db      	uxtb	r3, r3
 800b364:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b366:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	dce9      	bgt.n	800b342 <prvUnlockQueue+0x16>
 800b36e:	e000      	b.n	800b372 <prvUnlockQueue+0x46>
					break;
 800b370:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	22ff      	movs	r2, #255	; 0xff
 800b376:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b37a:	f001 fc9b 	bl	800ccb4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b37e:	f001 fc65 	bl	800cc4c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b388:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b38a:	e011      	b.n	800b3b0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	691b      	ldr	r3, [r3, #16]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d012      	beq.n	800b3ba <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	3310      	adds	r3, #16
 800b398:	4618      	mov	r0, r3
 800b39a:	f000 fd1d 	bl	800bdd8 <xTaskRemoveFromEventList>
 800b39e:	4603      	mov	r3, r0
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d001      	beq.n	800b3a8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b3a4:	f000 fe22 	bl	800bfec <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b3a8:	7bbb      	ldrb	r3, [r7, #14]
 800b3aa:	3b01      	subs	r3, #1
 800b3ac:	b2db      	uxtb	r3, r3
 800b3ae:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b3b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	dce9      	bgt.n	800b38c <prvUnlockQueue+0x60>
 800b3b8:	e000      	b.n	800b3bc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b3ba:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	22ff      	movs	r2, #255	; 0xff
 800b3c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b3c4:	f001 fc76 	bl	800ccb4 <vPortExitCritical>
}
 800b3c8:	bf00      	nop
 800b3ca:	3710      	adds	r7, #16
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	bd80      	pop	{r7, pc}

0800b3d0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b3d0:	b580      	push	{r7, lr}
 800b3d2:	b084      	sub	sp, #16
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b3d8:	f001 fc38 	bl	800cc4c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d102      	bne.n	800b3ea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b3e4:	2301      	movs	r3, #1
 800b3e6:	60fb      	str	r3, [r7, #12]
 800b3e8:	e001      	b.n	800b3ee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b3ee:	f001 fc61 	bl	800ccb4 <vPortExitCritical>

	return xReturn;
 800b3f2:	68fb      	ldr	r3, [r7, #12]
}
 800b3f4:	4618      	mov	r0, r3
 800b3f6:	3710      	adds	r7, #16
 800b3f8:	46bd      	mov	sp, r7
 800b3fa:	bd80      	pop	{r7, pc}

0800b3fc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b3fc:	b580      	push	{r7, lr}
 800b3fe:	b084      	sub	sp, #16
 800b400:	af00      	add	r7, sp, #0
 800b402:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b404:	f001 fc22 	bl	800cc4c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b410:	429a      	cmp	r2, r3
 800b412:	d102      	bne.n	800b41a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b414:	2301      	movs	r3, #1
 800b416:	60fb      	str	r3, [r7, #12]
 800b418:	e001      	b.n	800b41e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b41a:	2300      	movs	r3, #0
 800b41c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b41e:	f001 fc49 	bl	800ccb4 <vPortExitCritical>

	return xReturn;
 800b422:	68fb      	ldr	r3, [r7, #12]
}
 800b424:	4618      	mov	r0, r3
 800b426:	3710      	adds	r7, #16
 800b428:	46bd      	mov	sp, r7
 800b42a:	bd80      	pop	{r7, pc}

0800b42c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b42c:	b480      	push	{r7}
 800b42e:	b085      	sub	sp, #20
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
 800b434:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b436:	2300      	movs	r3, #0
 800b438:	60fb      	str	r3, [r7, #12]
 800b43a:	e014      	b.n	800b466 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b43c:	4a0f      	ldr	r2, [pc, #60]	; (800b47c <vQueueAddToRegistry+0x50>)
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b444:	2b00      	cmp	r3, #0
 800b446:	d10b      	bne.n	800b460 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b448:	490c      	ldr	r1, [pc, #48]	; (800b47c <vQueueAddToRegistry+0x50>)
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	683a      	ldr	r2, [r7, #0]
 800b44e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b452:	4a0a      	ldr	r2, [pc, #40]	; (800b47c <vQueueAddToRegistry+0x50>)
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	00db      	lsls	r3, r3, #3
 800b458:	4413      	add	r3, r2
 800b45a:	687a      	ldr	r2, [r7, #4]
 800b45c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b45e:	e006      	b.n	800b46e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	3301      	adds	r3, #1
 800b464:	60fb      	str	r3, [r7, #12]
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	2b07      	cmp	r3, #7
 800b46a:	d9e7      	bls.n	800b43c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b46c:	bf00      	nop
 800b46e:	bf00      	nop
 800b470:	3714      	adds	r7, #20
 800b472:	46bd      	mov	sp, r7
 800b474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b478:	4770      	bx	lr
 800b47a:	bf00      	nop
 800b47c:	200081d0 	.word	0x200081d0

0800b480 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b480:	b580      	push	{r7, lr}
 800b482:	b086      	sub	sp, #24
 800b484:	af00      	add	r7, sp, #0
 800b486:	60f8      	str	r0, [r7, #12]
 800b488:	60b9      	str	r1, [r7, #8]
 800b48a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b490:	f001 fbdc 	bl	800cc4c <vPortEnterCritical>
 800b494:	697b      	ldr	r3, [r7, #20]
 800b496:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b49a:	b25b      	sxtb	r3, r3
 800b49c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b4a0:	d103      	bne.n	800b4aa <vQueueWaitForMessageRestricted+0x2a>
 800b4a2:	697b      	ldr	r3, [r7, #20]
 800b4a4:	2200      	movs	r2, #0
 800b4a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b4aa:	697b      	ldr	r3, [r7, #20]
 800b4ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b4b0:	b25b      	sxtb	r3, r3
 800b4b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b4b6:	d103      	bne.n	800b4c0 <vQueueWaitForMessageRestricted+0x40>
 800b4b8:	697b      	ldr	r3, [r7, #20]
 800b4ba:	2200      	movs	r2, #0
 800b4bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b4c0:	f001 fbf8 	bl	800ccb4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b4c4:	697b      	ldr	r3, [r7, #20]
 800b4c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d106      	bne.n	800b4da <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b4cc:	697b      	ldr	r3, [r7, #20]
 800b4ce:	3324      	adds	r3, #36	; 0x24
 800b4d0:	687a      	ldr	r2, [r7, #4]
 800b4d2:	68b9      	ldr	r1, [r7, #8]
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	f000 fc51 	bl	800bd7c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b4da:	6978      	ldr	r0, [r7, #20]
 800b4dc:	f7ff ff26 	bl	800b32c <prvUnlockQueue>
	}
 800b4e0:	bf00      	nop
 800b4e2:	3718      	adds	r7, #24
 800b4e4:	46bd      	mov	sp, r7
 800b4e6:	bd80      	pop	{r7, pc}

0800b4e8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b4e8:	b580      	push	{r7, lr}
 800b4ea:	b08e      	sub	sp, #56	; 0x38
 800b4ec:	af04      	add	r7, sp, #16
 800b4ee:	60f8      	str	r0, [r7, #12]
 800b4f0:	60b9      	str	r1, [r7, #8]
 800b4f2:	607a      	str	r2, [r7, #4]
 800b4f4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b4f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d10c      	bne.n	800b516 <xTaskCreateStatic+0x2e>
	__asm volatile
 800b4fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b500:	b672      	cpsid	i
 800b502:	f383 8811 	msr	BASEPRI, r3
 800b506:	f3bf 8f6f 	isb	sy
 800b50a:	f3bf 8f4f 	dsb	sy
 800b50e:	b662      	cpsie	i
 800b510:	623b      	str	r3, [r7, #32]
}
 800b512:	bf00      	nop
 800b514:	e7fe      	b.n	800b514 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800b516:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d10c      	bne.n	800b536 <xTaskCreateStatic+0x4e>
	__asm volatile
 800b51c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b520:	b672      	cpsid	i
 800b522:	f383 8811 	msr	BASEPRI, r3
 800b526:	f3bf 8f6f 	isb	sy
 800b52a:	f3bf 8f4f 	dsb	sy
 800b52e:	b662      	cpsie	i
 800b530:	61fb      	str	r3, [r7, #28]
}
 800b532:	bf00      	nop
 800b534:	e7fe      	b.n	800b534 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b536:	235c      	movs	r3, #92	; 0x5c
 800b538:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b53a:	693b      	ldr	r3, [r7, #16]
 800b53c:	2b5c      	cmp	r3, #92	; 0x5c
 800b53e:	d00c      	beq.n	800b55a <xTaskCreateStatic+0x72>
	__asm volatile
 800b540:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b544:	b672      	cpsid	i
 800b546:	f383 8811 	msr	BASEPRI, r3
 800b54a:	f3bf 8f6f 	isb	sy
 800b54e:	f3bf 8f4f 	dsb	sy
 800b552:	b662      	cpsie	i
 800b554:	61bb      	str	r3, [r7, #24]
}
 800b556:	bf00      	nop
 800b558:	e7fe      	b.n	800b558 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b55a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b55c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d01e      	beq.n	800b5a0 <xTaskCreateStatic+0xb8>
 800b562:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b564:	2b00      	cmp	r3, #0
 800b566:	d01b      	beq.n	800b5a0 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b568:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b56a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b56c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b56e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b570:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b574:	2202      	movs	r2, #2
 800b576:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b57a:	2300      	movs	r3, #0
 800b57c:	9303      	str	r3, [sp, #12]
 800b57e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b580:	9302      	str	r3, [sp, #8]
 800b582:	f107 0314 	add.w	r3, r7, #20
 800b586:	9301      	str	r3, [sp, #4]
 800b588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b58a:	9300      	str	r3, [sp, #0]
 800b58c:	683b      	ldr	r3, [r7, #0]
 800b58e:	687a      	ldr	r2, [r7, #4]
 800b590:	68b9      	ldr	r1, [r7, #8]
 800b592:	68f8      	ldr	r0, [r7, #12]
 800b594:	f000 f850 	bl	800b638 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b598:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b59a:	f000 f8df 	bl	800b75c <prvAddNewTaskToReadyList>
 800b59e:	e001      	b.n	800b5a4 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800b5a0:	2300      	movs	r3, #0
 800b5a2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b5a4:	697b      	ldr	r3, [r7, #20]
	}
 800b5a6:	4618      	mov	r0, r3
 800b5a8:	3728      	adds	r7, #40	; 0x28
 800b5aa:	46bd      	mov	sp, r7
 800b5ac:	bd80      	pop	{r7, pc}

0800b5ae <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b5ae:	b580      	push	{r7, lr}
 800b5b0:	b08c      	sub	sp, #48	; 0x30
 800b5b2:	af04      	add	r7, sp, #16
 800b5b4:	60f8      	str	r0, [r7, #12]
 800b5b6:	60b9      	str	r1, [r7, #8]
 800b5b8:	603b      	str	r3, [r7, #0]
 800b5ba:	4613      	mov	r3, r2
 800b5bc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b5be:	88fb      	ldrh	r3, [r7, #6]
 800b5c0:	009b      	lsls	r3, r3, #2
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	f001 fc6e 	bl	800cea4 <pvPortMalloc>
 800b5c8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b5ca:	697b      	ldr	r3, [r7, #20]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d00e      	beq.n	800b5ee <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b5d0:	205c      	movs	r0, #92	; 0x5c
 800b5d2:	f001 fc67 	bl	800cea4 <pvPortMalloc>
 800b5d6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b5d8:	69fb      	ldr	r3, [r7, #28]
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d003      	beq.n	800b5e6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b5de:	69fb      	ldr	r3, [r7, #28]
 800b5e0:	697a      	ldr	r2, [r7, #20]
 800b5e2:	631a      	str	r2, [r3, #48]	; 0x30
 800b5e4:	e005      	b.n	800b5f2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b5e6:	6978      	ldr	r0, [r7, #20]
 800b5e8:	f001 fd26 	bl	800d038 <vPortFree>
 800b5ec:	e001      	b.n	800b5f2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b5f2:	69fb      	ldr	r3, [r7, #28]
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d017      	beq.n	800b628 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b5f8:	69fb      	ldr	r3, [r7, #28]
 800b5fa:	2200      	movs	r2, #0
 800b5fc:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b600:	88fa      	ldrh	r2, [r7, #6]
 800b602:	2300      	movs	r3, #0
 800b604:	9303      	str	r3, [sp, #12]
 800b606:	69fb      	ldr	r3, [r7, #28]
 800b608:	9302      	str	r3, [sp, #8]
 800b60a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b60c:	9301      	str	r3, [sp, #4]
 800b60e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b610:	9300      	str	r3, [sp, #0]
 800b612:	683b      	ldr	r3, [r7, #0]
 800b614:	68b9      	ldr	r1, [r7, #8]
 800b616:	68f8      	ldr	r0, [r7, #12]
 800b618:	f000 f80e 	bl	800b638 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b61c:	69f8      	ldr	r0, [r7, #28]
 800b61e:	f000 f89d 	bl	800b75c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b622:	2301      	movs	r3, #1
 800b624:	61bb      	str	r3, [r7, #24]
 800b626:	e002      	b.n	800b62e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b628:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b62c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b62e:	69bb      	ldr	r3, [r7, #24]
	}
 800b630:	4618      	mov	r0, r3
 800b632:	3720      	adds	r7, #32
 800b634:	46bd      	mov	sp, r7
 800b636:	bd80      	pop	{r7, pc}

0800b638 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b638:	b580      	push	{r7, lr}
 800b63a:	b088      	sub	sp, #32
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	60f8      	str	r0, [r7, #12]
 800b640:	60b9      	str	r1, [r7, #8]
 800b642:	607a      	str	r2, [r7, #4]
 800b644:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b648:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	009b      	lsls	r3, r3, #2
 800b64e:	461a      	mov	r2, r3
 800b650:	21a5      	movs	r1, #165	; 0xa5
 800b652:	f010 ff7b 	bl	801c54c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b658:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b65a:	6879      	ldr	r1, [r7, #4]
 800b65c:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800b660:	440b      	add	r3, r1
 800b662:	009b      	lsls	r3, r3, #2
 800b664:	4413      	add	r3, r2
 800b666:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b668:	69bb      	ldr	r3, [r7, #24]
 800b66a:	f023 0307 	bic.w	r3, r3, #7
 800b66e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b670:	69bb      	ldr	r3, [r7, #24]
 800b672:	f003 0307 	and.w	r3, r3, #7
 800b676:	2b00      	cmp	r3, #0
 800b678:	d00c      	beq.n	800b694 <prvInitialiseNewTask+0x5c>
	__asm volatile
 800b67a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b67e:	b672      	cpsid	i
 800b680:	f383 8811 	msr	BASEPRI, r3
 800b684:	f3bf 8f6f 	isb	sy
 800b688:	f3bf 8f4f 	dsb	sy
 800b68c:	b662      	cpsie	i
 800b68e:	617b      	str	r3, [r7, #20]
}
 800b690:	bf00      	nop
 800b692:	e7fe      	b.n	800b692 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b694:	68bb      	ldr	r3, [r7, #8]
 800b696:	2b00      	cmp	r3, #0
 800b698:	d01f      	beq.n	800b6da <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b69a:	2300      	movs	r3, #0
 800b69c:	61fb      	str	r3, [r7, #28]
 800b69e:	e012      	b.n	800b6c6 <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b6a0:	68ba      	ldr	r2, [r7, #8]
 800b6a2:	69fb      	ldr	r3, [r7, #28]
 800b6a4:	4413      	add	r3, r2
 800b6a6:	7819      	ldrb	r1, [r3, #0]
 800b6a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b6aa:	69fb      	ldr	r3, [r7, #28]
 800b6ac:	4413      	add	r3, r2
 800b6ae:	3334      	adds	r3, #52	; 0x34
 800b6b0:	460a      	mov	r2, r1
 800b6b2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b6b4:	68ba      	ldr	r2, [r7, #8]
 800b6b6:	69fb      	ldr	r3, [r7, #28]
 800b6b8:	4413      	add	r3, r2
 800b6ba:	781b      	ldrb	r3, [r3, #0]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d006      	beq.n	800b6ce <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b6c0:	69fb      	ldr	r3, [r7, #28]
 800b6c2:	3301      	adds	r3, #1
 800b6c4:	61fb      	str	r3, [r7, #28]
 800b6c6:	69fb      	ldr	r3, [r7, #28]
 800b6c8:	2b0f      	cmp	r3, #15
 800b6ca:	d9e9      	bls.n	800b6a0 <prvInitialiseNewTask+0x68>
 800b6cc:	e000      	b.n	800b6d0 <prvInitialiseNewTask+0x98>
			{
				break;
 800b6ce:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b6d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6d2:	2200      	movs	r2, #0
 800b6d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b6d8:	e003      	b.n	800b6e2 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b6da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6dc:	2200      	movs	r2, #0
 800b6de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b6e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6e4:	2b37      	cmp	r3, #55	; 0x37
 800b6e6:	d901      	bls.n	800b6ec <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b6e8:	2337      	movs	r3, #55	; 0x37
 800b6ea:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b6ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b6f0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b6f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b6f6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b6f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6fa:	2200      	movs	r2, #0
 800b6fc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b6fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b700:	3304      	adds	r3, #4
 800b702:	4618      	mov	r0, r3
 800b704:	f7ff f952 	bl	800a9ac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b70a:	3318      	adds	r3, #24
 800b70c:	4618      	mov	r0, r3
 800b70e:	f7ff f94d 	bl	800a9ac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b714:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b716:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b71a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b71e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b720:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b724:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b726:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b728:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b72a:	2200      	movs	r2, #0
 800b72c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b72e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b730:	2200      	movs	r2, #0
 800b732:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b736:	683a      	ldr	r2, [r7, #0]
 800b738:	68f9      	ldr	r1, [r7, #12]
 800b73a:	69b8      	ldr	r0, [r7, #24]
 800b73c:	f001 f97a 	bl	800ca34 <pxPortInitialiseStack>
 800b740:	4602      	mov	r2, r0
 800b742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b744:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b746:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d002      	beq.n	800b752 <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b74c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b74e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b750:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b752:	bf00      	nop
 800b754:	3720      	adds	r7, #32
 800b756:	46bd      	mov	sp, r7
 800b758:	bd80      	pop	{r7, pc}
	...

0800b75c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b75c:	b580      	push	{r7, lr}
 800b75e:	b082      	sub	sp, #8
 800b760:	af00      	add	r7, sp, #0
 800b762:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b764:	f001 fa72 	bl	800cc4c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b768:	4b2d      	ldr	r3, [pc, #180]	; (800b820 <prvAddNewTaskToReadyList+0xc4>)
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	3301      	adds	r3, #1
 800b76e:	4a2c      	ldr	r2, [pc, #176]	; (800b820 <prvAddNewTaskToReadyList+0xc4>)
 800b770:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b772:	4b2c      	ldr	r3, [pc, #176]	; (800b824 <prvAddNewTaskToReadyList+0xc8>)
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	2b00      	cmp	r3, #0
 800b778:	d109      	bne.n	800b78e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b77a:	4a2a      	ldr	r2, [pc, #168]	; (800b824 <prvAddNewTaskToReadyList+0xc8>)
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b780:	4b27      	ldr	r3, [pc, #156]	; (800b820 <prvAddNewTaskToReadyList+0xc4>)
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	2b01      	cmp	r3, #1
 800b786:	d110      	bne.n	800b7aa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b788:	f000 fc54 	bl	800c034 <prvInitialiseTaskLists>
 800b78c:	e00d      	b.n	800b7aa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b78e:	4b26      	ldr	r3, [pc, #152]	; (800b828 <prvAddNewTaskToReadyList+0xcc>)
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	2b00      	cmp	r3, #0
 800b794:	d109      	bne.n	800b7aa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b796:	4b23      	ldr	r3, [pc, #140]	; (800b824 <prvAddNewTaskToReadyList+0xc8>)
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7a0:	429a      	cmp	r2, r3
 800b7a2:	d802      	bhi.n	800b7aa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b7a4:	4a1f      	ldr	r2, [pc, #124]	; (800b824 <prvAddNewTaskToReadyList+0xc8>)
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b7aa:	4b20      	ldr	r3, [pc, #128]	; (800b82c <prvAddNewTaskToReadyList+0xd0>)
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	3301      	adds	r3, #1
 800b7b0:	4a1e      	ldr	r2, [pc, #120]	; (800b82c <prvAddNewTaskToReadyList+0xd0>)
 800b7b2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b7b4:	4b1d      	ldr	r3, [pc, #116]	; (800b82c <prvAddNewTaskToReadyList+0xd0>)
 800b7b6:	681a      	ldr	r2, [r3, #0]
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7c0:	4b1b      	ldr	r3, [pc, #108]	; (800b830 <prvAddNewTaskToReadyList+0xd4>)
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	429a      	cmp	r2, r3
 800b7c6:	d903      	bls.n	800b7d0 <prvAddNewTaskToReadyList+0x74>
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7cc:	4a18      	ldr	r2, [pc, #96]	; (800b830 <prvAddNewTaskToReadyList+0xd4>)
 800b7ce:	6013      	str	r3, [r2, #0]
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7d4:	4613      	mov	r3, r2
 800b7d6:	009b      	lsls	r3, r3, #2
 800b7d8:	4413      	add	r3, r2
 800b7da:	009b      	lsls	r3, r3, #2
 800b7dc:	4a15      	ldr	r2, [pc, #84]	; (800b834 <prvAddNewTaskToReadyList+0xd8>)
 800b7de:	441a      	add	r2, r3
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	3304      	adds	r3, #4
 800b7e4:	4619      	mov	r1, r3
 800b7e6:	4610      	mov	r0, r2
 800b7e8:	f7ff f8ed 	bl	800a9c6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b7ec:	f001 fa62 	bl	800ccb4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b7f0:	4b0d      	ldr	r3, [pc, #52]	; (800b828 <prvAddNewTaskToReadyList+0xcc>)
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d00e      	beq.n	800b816 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b7f8:	4b0a      	ldr	r3, [pc, #40]	; (800b824 <prvAddNewTaskToReadyList+0xc8>)
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b802:	429a      	cmp	r2, r3
 800b804:	d207      	bcs.n	800b816 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b806:	4b0c      	ldr	r3, [pc, #48]	; (800b838 <prvAddNewTaskToReadyList+0xdc>)
 800b808:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b80c:	601a      	str	r2, [r3, #0]
 800b80e:	f3bf 8f4f 	dsb	sy
 800b812:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b816:	bf00      	nop
 800b818:	3708      	adds	r7, #8
 800b81a:	46bd      	mov	sp, r7
 800b81c:	bd80      	pop	{r7, pc}
 800b81e:	bf00      	nop
 800b820:	200086e4 	.word	0x200086e4
 800b824:	20008210 	.word	0x20008210
 800b828:	200086f0 	.word	0x200086f0
 800b82c:	20008700 	.word	0x20008700
 800b830:	200086ec 	.word	0x200086ec
 800b834:	20008214 	.word	0x20008214
 800b838:	e000ed04 	.word	0xe000ed04

0800b83c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b83c:	b580      	push	{r7, lr}
 800b83e:	b084      	sub	sp, #16
 800b840:	af00      	add	r7, sp, #0
 800b842:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b844:	2300      	movs	r3, #0
 800b846:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d019      	beq.n	800b882 <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b84e:	4b14      	ldr	r3, [pc, #80]	; (800b8a0 <vTaskDelay+0x64>)
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d00c      	beq.n	800b870 <vTaskDelay+0x34>
	__asm volatile
 800b856:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b85a:	b672      	cpsid	i
 800b85c:	f383 8811 	msr	BASEPRI, r3
 800b860:	f3bf 8f6f 	isb	sy
 800b864:	f3bf 8f4f 	dsb	sy
 800b868:	b662      	cpsie	i
 800b86a:	60bb      	str	r3, [r7, #8]
}
 800b86c:	bf00      	nop
 800b86e:	e7fe      	b.n	800b86e <vTaskDelay+0x32>
			vTaskSuspendAll();
 800b870:	f000 f884 	bl	800b97c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b874:	2100      	movs	r1, #0
 800b876:	6878      	ldr	r0, [r7, #4]
 800b878:	f000 fd2c 	bl	800c2d4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b87c:	f000 f88c 	bl	800b998 <xTaskResumeAll>
 800b880:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	2b00      	cmp	r3, #0
 800b886:	d107      	bne.n	800b898 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 800b888:	4b06      	ldr	r3, [pc, #24]	; (800b8a4 <vTaskDelay+0x68>)
 800b88a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b88e:	601a      	str	r2, [r3, #0]
 800b890:	f3bf 8f4f 	dsb	sy
 800b894:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b898:	bf00      	nop
 800b89a:	3710      	adds	r7, #16
 800b89c:	46bd      	mov	sp, r7
 800b89e:	bd80      	pop	{r7, pc}
 800b8a0:	2000870c 	.word	0x2000870c
 800b8a4:	e000ed04 	.word	0xe000ed04

0800b8a8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b8a8:	b580      	push	{r7, lr}
 800b8aa:	b08a      	sub	sp, #40	; 0x28
 800b8ac:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b8b2:	2300      	movs	r3, #0
 800b8b4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b8b6:	463a      	mov	r2, r7
 800b8b8:	1d39      	adds	r1, r7, #4
 800b8ba:	f107 0308 	add.w	r3, r7, #8
 800b8be:	4618      	mov	r0, r3
 800b8c0:	f7ff f820 	bl	800a904 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b8c4:	6839      	ldr	r1, [r7, #0]
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	68ba      	ldr	r2, [r7, #8]
 800b8ca:	9202      	str	r2, [sp, #8]
 800b8cc:	9301      	str	r3, [sp, #4]
 800b8ce:	2300      	movs	r3, #0
 800b8d0:	9300      	str	r3, [sp, #0]
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	460a      	mov	r2, r1
 800b8d6:	4923      	ldr	r1, [pc, #140]	; (800b964 <vTaskStartScheduler+0xbc>)
 800b8d8:	4823      	ldr	r0, [pc, #140]	; (800b968 <vTaskStartScheduler+0xc0>)
 800b8da:	f7ff fe05 	bl	800b4e8 <xTaskCreateStatic>
 800b8de:	4603      	mov	r3, r0
 800b8e0:	4a22      	ldr	r2, [pc, #136]	; (800b96c <vTaskStartScheduler+0xc4>)
 800b8e2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b8e4:	4b21      	ldr	r3, [pc, #132]	; (800b96c <vTaskStartScheduler+0xc4>)
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d002      	beq.n	800b8f2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b8ec:	2301      	movs	r3, #1
 800b8ee:	617b      	str	r3, [r7, #20]
 800b8f0:	e001      	b.n	800b8f6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b8f2:	2300      	movs	r3, #0
 800b8f4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b8f6:	697b      	ldr	r3, [r7, #20]
 800b8f8:	2b01      	cmp	r3, #1
 800b8fa:	d102      	bne.n	800b902 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b8fc:	f000 fd3e 	bl	800c37c <xTimerCreateTimerTask>
 800b900:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b902:	697b      	ldr	r3, [r7, #20]
 800b904:	2b01      	cmp	r3, #1
 800b906:	d118      	bne.n	800b93a <vTaskStartScheduler+0x92>
	__asm volatile
 800b908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b90c:	b672      	cpsid	i
 800b90e:	f383 8811 	msr	BASEPRI, r3
 800b912:	f3bf 8f6f 	isb	sy
 800b916:	f3bf 8f4f 	dsb	sy
 800b91a:	b662      	cpsie	i
 800b91c:	613b      	str	r3, [r7, #16]
}
 800b91e:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b920:	4b13      	ldr	r3, [pc, #76]	; (800b970 <vTaskStartScheduler+0xc8>)
 800b922:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b926:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b928:	4b12      	ldr	r3, [pc, #72]	; (800b974 <vTaskStartScheduler+0xcc>)
 800b92a:	2201      	movs	r2, #1
 800b92c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b92e:	4b12      	ldr	r3, [pc, #72]	; (800b978 <vTaskStartScheduler+0xd0>)
 800b930:	2200      	movs	r2, #0
 800b932:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b934:	f001 f90c 	bl	800cb50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b938:	e010      	b.n	800b95c <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b93a:	697b      	ldr	r3, [r7, #20]
 800b93c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b940:	d10c      	bne.n	800b95c <vTaskStartScheduler+0xb4>
	__asm volatile
 800b942:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b946:	b672      	cpsid	i
 800b948:	f383 8811 	msr	BASEPRI, r3
 800b94c:	f3bf 8f6f 	isb	sy
 800b950:	f3bf 8f4f 	dsb	sy
 800b954:	b662      	cpsie	i
 800b956:	60fb      	str	r3, [r7, #12]
}
 800b958:	bf00      	nop
 800b95a:	e7fe      	b.n	800b95a <vTaskStartScheduler+0xb2>
}
 800b95c:	bf00      	nop
 800b95e:	3718      	adds	r7, #24
 800b960:	46bd      	mov	sp, r7
 800b962:	bd80      	pop	{r7, pc}
 800b964:	0801d488 	.word	0x0801d488
 800b968:	0800c005 	.word	0x0800c005
 800b96c:	20008708 	.word	0x20008708
 800b970:	20008704 	.word	0x20008704
 800b974:	200086f0 	.word	0x200086f0
 800b978:	200086e8 	.word	0x200086e8

0800b97c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b97c:	b480      	push	{r7}
 800b97e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800b980:	4b04      	ldr	r3, [pc, #16]	; (800b994 <vTaskSuspendAll+0x18>)
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	3301      	adds	r3, #1
 800b986:	4a03      	ldr	r2, [pc, #12]	; (800b994 <vTaskSuspendAll+0x18>)
 800b988:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800b98a:	bf00      	nop
 800b98c:	46bd      	mov	sp, r7
 800b98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b992:	4770      	bx	lr
 800b994:	2000870c 	.word	0x2000870c

0800b998 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b998:	b580      	push	{r7, lr}
 800b99a:	b084      	sub	sp, #16
 800b99c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b99e:	2300      	movs	r3, #0
 800b9a0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b9a6:	4b43      	ldr	r3, [pc, #268]	; (800bab4 <xTaskResumeAll+0x11c>)
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d10c      	bne.n	800b9c8 <xTaskResumeAll+0x30>
	__asm volatile
 800b9ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9b2:	b672      	cpsid	i
 800b9b4:	f383 8811 	msr	BASEPRI, r3
 800b9b8:	f3bf 8f6f 	isb	sy
 800b9bc:	f3bf 8f4f 	dsb	sy
 800b9c0:	b662      	cpsie	i
 800b9c2:	603b      	str	r3, [r7, #0]
}
 800b9c4:	bf00      	nop
 800b9c6:	e7fe      	b.n	800b9c6 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b9c8:	f001 f940 	bl	800cc4c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b9cc:	4b39      	ldr	r3, [pc, #228]	; (800bab4 <xTaskResumeAll+0x11c>)
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	3b01      	subs	r3, #1
 800b9d2:	4a38      	ldr	r2, [pc, #224]	; (800bab4 <xTaskResumeAll+0x11c>)
 800b9d4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b9d6:	4b37      	ldr	r3, [pc, #220]	; (800bab4 <xTaskResumeAll+0x11c>)
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d162      	bne.n	800baa4 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b9de:	4b36      	ldr	r3, [pc, #216]	; (800bab8 <xTaskResumeAll+0x120>)
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d05e      	beq.n	800baa4 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b9e6:	e02f      	b.n	800ba48 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b9e8:	4b34      	ldr	r3, [pc, #208]	; (800babc <xTaskResumeAll+0x124>)
 800b9ea:	68db      	ldr	r3, [r3, #12]
 800b9ec:	68db      	ldr	r3, [r3, #12]
 800b9ee:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	3318      	adds	r3, #24
 800b9f4:	4618      	mov	r0, r3
 800b9f6:	f7ff f843 	bl	800aa80 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	3304      	adds	r3, #4
 800b9fe:	4618      	mov	r0, r3
 800ba00:	f7ff f83e 	bl	800aa80 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba08:	4b2d      	ldr	r3, [pc, #180]	; (800bac0 <xTaskResumeAll+0x128>)
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	429a      	cmp	r2, r3
 800ba0e:	d903      	bls.n	800ba18 <xTaskResumeAll+0x80>
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba14:	4a2a      	ldr	r2, [pc, #168]	; (800bac0 <xTaskResumeAll+0x128>)
 800ba16:	6013      	str	r3, [r2, #0]
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba1c:	4613      	mov	r3, r2
 800ba1e:	009b      	lsls	r3, r3, #2
 800ba20:	4413      	add	r3, r2
 800ba22:	009b      	lsls	r3, r3, #2
 800ba24:	4a27      	ldr	r2, [pc, #156]	; (800bac4 <xTaskResumeAll+0x12c>)
 800ba26:	441a      	add	r2, r3
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	3304      	adds	r3, #4
 800ba2c:	4619      	mov	r1, r3
 800ba2e:	4610      	mov	r0, r2
 800ba30:	f7fe ffc9 	bl	800a9c6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba38:	4b23      	ldr	r3, [pc, #140]	; (800bac8 <xTaskResumeAll+0x130>)
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba3e:	429a      	cmp	r2, r3
 800ba40:	d302      	bcc.n	800ba48 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800ba42:	4b22      	ldr	r3, [pc, #136]	; (800bacc <xTaskResumeAll+0x134>)
 800ba44:	2201      	movs	r2, #1
 800ba46:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ba48:	4b1c      	ldr	r3, [pc, #112]	; (800babc <xTaskResumeAll+0x124>)
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d1cb      	bne.n	800b9e8 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d001      	beq.n	800ba5a <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ba56:	f000 fb8d 	bl	800c174 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800ba5a:	4b1d      	ldr	r3, [pc, #116]	; (800bad0 <xTaskResumeAll+0x138>)
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d010      	beq.n	800ba88 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ba66:	f000 f847 	bl	800baf8 <xTaskIncrementTick>
 800ba6a:	4603      	mov	r3, r0
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d002      	beq.n	800ba76 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800ba70:	4b16      	ldr	r3, [pc, #88]	; (800bacc <xTaskResumeAll+0x134>)
 800ba72:	2201      	movs	r2, #1
 800ba74:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	3b01      	subs	r3, #1
 800ba7a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d1f1      	bne.n	800ba66 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800ba82:	4b13      	ldr	r3, [pc, #76]	; (800bad0 <xTaskResumeAll+0x138>)
 800ba84:	2200      	movs	r2, #0
 800ba86:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ba88:	4b10      	ldr	r3, [pc, #64]	; (800bacc <xTaskResumeAll+0x134>)
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d009      	beq.n	800baa4 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ba90:	2301      	movs	r3, #1
 800ba92:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ba94:	4b0f      	ldr	r3, [pc, #60]	; (800bad4 <xTaskResumeAll+0x13c>)
 800ba96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba9a:	601a      	str	r2, [r3, #0]
 800ba9c:	f3bf 8f4f 	dsb	sy
 800baa0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800baa4:	f001 f906 	bl	800ccb4 <vPortExitCritical>

	return xAlreadyYielded;
 800baa8:	68bb      	ldr	r3, [r7, #8]
}
 800baaa:	4618      	mov	r0, r3
 800baac:	3710      	adds	r7, #16
 800baae:	46bd      	mov	sp, r7
 800bab0:	bd80      	pop	{r7, pc}
 800bab2:	bf00      	nop
 800bab4:	2000870c 	.word	0x2000870c
 800bab8:	200086e4 	.word	0x200086e4
 800babc:	200086a4 	.word	0x200086a4
 800bac0:	200086ec 	.word	0x200086ec
 800bac4:	20008214 	.word	0x20008214
 800bac8:	20008210 	.word	0x20008210
 800bacc:	200086f8 	.word	0x200086f8
 800bad0:	200086f4 	.word	0x200086f4
 800bad4:	e000ed04 	.word	0xe000ed04

0800bad8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800bad8:	b480      	push	{r7}
 800bada:	b083      	sub	sp, #12
 800badc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800bade:	4b05      	ldr	r3, [pc, #20]	; (800baf4 <xTaskGetTickCount+0x1c>)
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800bae4:	687b      	ldr	r3, [r7, #4]
}
 800bae6:	4618      	mov	r0, r3
 800bae8:	370c      	adds	r7, #12
 800baea:	46bd      	mov	sp, r7
 800baec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf0:	4770      	bx	lr
 800baf2:	bf00      	nop
 800baf4:	200086e8 	.word	0x200086e8

0800baf8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800baf8:	b580      	push	{r7, lr}
 800bafa:	b086      	sub	sp, #24
 800bafc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800bafe:	2300      	movs	r3, #0
 800bb00:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bb02:	4b50      	ldr	r3, [pc, #320]	; (800bc44 <xTaskIncrementTick+0x14c>)
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	f040 808b 	bne.w	800bc22 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800bb0c:	4b4e      	ldr	r3, [pc, #312]	; (800bc48 <xTaskIncrementTick+0x150>)
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	3301      	adds	r3, #1
 800bb12:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800bb14:	4a4c      	ldr	r2, [pc, #304]	; (800bc48 <xTaskIncrementTick+0x150>)
 800bb16:	693b      	ldr	r3, [r7, #16]
 800bb18:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800bb1a:	693b      	ldr	r3, [r7, #16]
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d122      	bne.n	800bb66 <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 800bb20:	4b4a      	ldr	r3, [pc, #296]	; (800bc4c <xTaskIncrementTick+0x154>)
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d00c      	beq.n	800bb44 <xTaskIncrementTick+0x4c>
	__asm volatile
 800bb2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb2e:	b672      	cpsid	i
 800bb30:	f383 8811 	msr	BASEPRI, r3
 800bb34:	f3bf 8f6f 	isb	sy
 800bb38:	f3bf 8f4f 	dsb	sy
 800bb3c:	b662      	cpsie	i
 800bb3e:	603b      	str	r3, [r7, #0]
}
 800bb40:	bf00      	nop
 800bb42:	e7fe      	b.n	800bb42 <xTaskIncrementTick+0x4a>
 800bb44:	4b41      	ldr	r3, [pc, #260]	; (800bc4c <xTaskIncrementTick+0x154>)
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	60fb      	str	r3, [r7, #12]
 800bb4a:	4b41      	ldr	r3, [pc, #260]	; (800bc50 <xTaskIncrementTick+0x158>)
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	4a3f      	ldr	r2, [pc, #252]	; (800bc4c <xTaskIncrementTick+0x154>)
 800bb50:	6013      	str	r3, [r2, #0]
 800bb52:	4a3f      	ldr	r2, [pc, #252]	; (800bc50 <xTaskIncrementTick+0x158>)
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	6013      	str	r3, [r2, #0]
 800bb58:	4b3e      	ldr	r3, [pc, #248]	; (800bc54 <xTaskIncrementTick+0x15c>)
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	3301      	adds	r3, #1
 800bb5e:	4a3d      	ldr	r2, [pc, #244]	; (800bc54 <xTaskIncrementTick+0x15c>)
 800bb60:	6013      	str	r3, [r2, #0]
 800bb62:	f000 fb07 	bl	800c174 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800bb66:	4b3c      	ldr	r3, [pc, #240]	; (800bc58 <xTaskIncrementTick+0x160>)
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	693a      	ldr	r2, [r7, #16]
 800bb6c:	429a      	cmp	r2, r3
 800bb6e:	d349      	bcc.n	800bc04 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bb70:	4b36      	ldr	r3, [pc, #216]	; (800bc4c <xTaskIncrementTick+0x154>)
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d104      	bne.n	800bb84 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bb7a:	4b37      	ldr	r3, [pc, #220]	; (800bc58 <xTaskIncrementTick+0x160>)
 800bb7c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bb80:	601a      	str	r2, [r3, #0]
					break;
 800bb82:	e03f      	b.n	800bc04 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb84:	4b31      	ldr	r3, [pc, #196]	; (800bc4c <xTaskIncrementTick+0x154>)
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	68db      	ldr	r3, [r3, #12]
 800bb8a:	68db      	ldr	r3, [r3, #12]
 800bb8c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800bb8e:	68bb      	ldr	r3, [r7, #8]
 800bb90:	685b      	ldr	r3, [r3, #4]
 800bb92:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800bb94:	693a      	ldr	r2, [r7, #16]
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	429a      	cmp	r2, r3
 800bb9a:	d203      	bcs.n	800bba4 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800bb9c:	4a2e      	ldr	r2, [pc, #184]	; (800bc58 <xTaskIncrementTick+0x160>)
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800bba2:	e02f      	b.n	800bc04 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bba4:	68bb      	ldr	r3, [r7, #8]
 800bba6:	3304      	adds	r3, #4
 800bba8:	4618      	mov	r0, r3
 800bbaa:	f7fe ff69 	bl	800aa80 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bbae:	68bb      	ldr	r3, [r7, #8]
 800bbb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d004      	beq.n	800bbc0 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bbb6:	68bb      	ldr	r3, [r7, #8]
 800bbb8:	3318      	adds	r3, #24
 800bbba:	4618      	mov	r0, r3
 800bbbc:	f7fe ff60 	bl	800aa80 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800bbc0:	68bb      	ldr	r3, [r7, #8]
 800bbc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bbc4:	4b25      	ldr	r3, [pc, #148]	; (800bc5c <xTaskIncrementTick+0x164>)
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	429a      	cmp	r2, r3
 800bbca:	d903      	bls.n	800bbd4 <xTaskIncrementTick+0xdc>
 800bbcc:	68bb      	ldr	r3, [r7, #8]
 800bbce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bbd0:	4a22      	ldr	r2, [pc, #136]	; (800bc5c <xTaskIncrementTick+0x164>)
 800bbd2:	6013      	str	r3, [r2, #0]
 800bbd4:	68bb      	ldr	r3, [r7, #8]
 800bbd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bbd8:	4613      	mov	r3, r2
 800bbda:	009b      	lsls	r3, r3, #2
 800bbdc:	4413      	add	r3, r2
 800bbde:	009b      	lsls	r3, r3, #2
 800bbe0:	4a1f      	ldr	r2, [pc, #124]	; (800bc60 <xTaskIncrementTick+0x168>)
 800bbe2:	441a      	add	r2, r3
 800bbe4:	68bb      	ldr	r3, [r7, #8]
 800bbe6:	3304      	adds	r3, #4
 800bbe8:	4619      	mov	r1, r3
 800bbea:	4610      	mov	r0, r2
 800bbec:	f7fe feeb 	bl	800a9c6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bbf0:	68bb      	ldr	r3, [r7, #8]
 800bbf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bbf4:	4b1b      	ldr	r3, [pc, #108]	; (800bc64 <xTaskIncrementTick+0x16c>)
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bbfa:	429a      	cmp	r2, r3
 800bbfc:	d3b8      	bcc.n	800bb70 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800bbfe:	2301      	movs	r3, #1
 800bc00:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bc02:	e7b5      	b.n	800bb70 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bc04:	4b17      	ldr	r3, [pc, #92]	; (800bc64 <xTaskIncrementTick+0x16c>)
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc0a:	4915      	ldr	r1, [pc, #84]	; (800bc60 <xTaskIncrementTick+0x168>)
 800bc0c:	4613      	mov	r3, r2
 800bc0e:	009b      	lsls	r3, r3, #2
 800bc10:	4413      	add	r3, r2
 800bc12:	009b      	lsls	r3, r3, #2
 800bc14:	440b      	add	r3, r1
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	2b01      	cmp	r3, #1
 800bc1a:	d907      	bls.n	800bc2c <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800bc1c:	2301      	movs	r3, #1
 800bc1e:	617b      	str	r3, [r7, #20]
 800bc20:	e004      	b.n	800bc2c <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800bc22:	4b11      	ldr	r3, [pc, #68]	; (800bc68 <xTaskIncrementTick+0x170>)
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	3301      	adds	r3, #1
 800bc28:	4a0f      	ldr	r2, [pc, #60]	; (800bc68 <xTaskIncrementTick+0x170>)
 800bc2a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800bc2c:	4b0f      	ldr	r3, [pc, #60]	; (800bc6c <xTaskIncrementTick+0x174>)
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d001      	beq.n	800bc38 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800bc34:	2301      	movs	r3, #1
 800bc36:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800bc38:	697b      	ldr	r3, [r7, #20]
}
 800bc3a:	4618      	mov	r0, r3
 800bc3c:	3718      	adds	r7, #24
 800bc3e:	46bd      	mov	sp, r7
 800bc40:	bd80      	pop	{r7, pc}
 800bc42:	bf00      	nop
 800bc44:	2000870c 	.word	0x2000870c
 800bc48:	200086e8 	.word	0x200086e8
 800bc4c:	2000869c 	.word	0x2000869c
 800bc50:	200086a0 	.word	0x200086a0
 800bc54:	200086fc 	.word	0x200086fc
 800bc58:	20008704 	.word	0x20008704
 800bc5c:	200086ec 	.word	0x200086ec
 800bc60:	20008214 	.word	0x20008214
 800bc64:	20008210 	.word	0x20008210
 800bc68:	200086f4 	.word	0x200086f4
 800bc6c:	200086f8 	.word	0x200086f8

0800bc70 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800bc70:	b480      	push	{r7}
 800bc72:	b085      	sub	sp, #20
 800bc74:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bc76:	4b29      	ldr	r3, [pc, #164]	; (800bd1c <vTaskSwitchContext+0xac>)
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d003      	beq.n	800bc86 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800bc7e:	4b28      	ldr	r3, [pc, #160]	; (800bd20 <vTaskSwitchContext+0xb0>)
 800bc80:	2201      	movs	r2, #1
 800bc82:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bc84:	e043      	b.n	800bd0e <vTaskSwitchContext+0x9e>
		xYieldPending = pdFALSE;
 800bc86:	4b26      	ldr	r3, [pc, #152]	; (800bd20 <vTaskSwitchContext+0xb0>)
 800bc88:	2200      	movs	r2, #0
 800bc8a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc8c:	4b25      	ldr	r3, [pc, #148]	; (800bd24 <vTaskSwitchContext+0xb4>)
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	60fb      	str	r3, [r7, #12]
 800bc92:	e012      	b.n	800bcba <vTaskSwitchContext+0x4a>
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d10c      	bne.n	800bcb4 <vTaskSwitchContext+0x44>
	__asm volatile
 800bc9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc9e:	b672      	cpsid	i
 800bca0:	f383 8811 	msr	BASEPRI, r3
 800bca4:	f3bf 8f6f 	isb	sy
 800bca8:	f3bf 8f4f 	dsb	sy
 800bcac:	b662      	cpsie	i
 800bcae:	607b      	str	r3, [r7, #4]
}
 800bcb0:	bf00      	nop
 800bcb2:	e7fe      	b.n	800bcb2 <vTaskSwitchContext+0x42>
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	3b01      	subs	r3, #1
 800bcb8:	60fb      	str	r3, [r7, #12]
 800bcba:	491b      	ldr	r1, [pc, #108]	; (800bd28 <vTaskSwitchContext+0xb8>)
 800bcbc:	68fa      	ldr	r2, [r7, #12]
 800bcbe:	4613      	mov	r3, r2
 800bcc0:	009b      	lsls	r3, r3, #2
 800bcc2:	4413      	add	r3, r2
 800bcc4:	009b      	lsls	r3, r3, #2
 800bcc6:	440b      	add	r3, r1
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	d0e2      	beq.n	800bc94 <vTaskSwitchContext+0x24>
 800bcce:	68fa      	ldr	r2, [r7, #12]
 800bcd0:	4613      	mov	r3, r2
 800bcd2:	009b      	lsls	r3, r3, #2
 800bcd4:	4413      	add	r3, r2
 800bcd6:	009b      	lsls	r3, r3, #2
 800bcd8:	4a13      	ldr	r2, [pc, #76]	; (800bd28 <vTaskSwitchContext+0xb8>)
 800bcda:	4413      	add	r3, r2
 800bcdc:	60bb      	str	r3, [r7, #8]
 800bcde:	68bb      	ldr	r3, [r7, #8]
 800bce0:	685b      	ldr	r3, [r3, #4]
 800bce2:	685a      	ldr	r2, [r3, #4]
 800bce4:	68bb      	ldr	r3, [r7, #8]
 800bce6:	605a      	str	r2, [r3, #4]
 800bce8:	68bb      	ldr	r3, [r7, #8]
 800bcea:	685a      	ldr	r2, [r3, #4]
 800bcec:	68bb      	ldr	r3, [r7, #8]
 800bcee:	3308      	adds	r3, #8
 800bcf0:	429a      	cmp	r2, r3
 800bcf2:	d104      	bne.n	800bcfe <vTaskSwitchContext+0x8e>
 800bcf4:	68bb      	ldr	r3, [r7, #8]
 800bcf6:	685b      	ldr	r3, [r3, #4]
 800bcf8:	685a      	ldr	r2, [r3, #4]
 800bcfa:	68bb      	ldr	r3, [r7, #8]
 800bcfc:	605a      	str	r2, [r3, #4]
 800bcfe:	68bb      	ldr	r3, [r7, #8]
 800bd00:	685b      	ldr	r3, [r3, #4]
 800bd02:	68db      	ldr	r3, [r3, #12]
 800bd04:	4a09      	ldr	r2, [pc, #36]	; (800bd2c <vTaskSwitchContext+0xbc>)
 800bd06:	6013      	str	r3, [r2, #0]
 800bd08:	4a06      	ldr	r2, [pc, #24]	; (800bd24 <vTaskSwitchContext+0xb4>)
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	6013      	str	r3, [r2, #0]
}
 800bd0e:	bf00      	nop
 800bd10:	3714      	adds	r7, #20
 800bd12:	46bd      	mov	sp, r7
 800bd14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd18:	4770      	bx	lr
 800bd1a:	bf00      	nop
 800bd1c:	2000870c 	.word	0x2000870c
 800bd20:	200086f8 	.word	0x200086f8
 800bd24:	200086ec 	.word	0x200086ec
 800bd28:	20008214 	.word	0x20008214
 800bd2c:	20008210 	.word	0x20008210

0800bd30 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bd30:	b580      	push	{r7, lr}
 800bd32:	b084      	sub	sp, #16
 800bd34:	af00      	add	r7, sp, #0
 800bd36:	6078      	str	r0, [r7, #4]
 800bd38:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d10c      	bne.n	800bd5a <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800bd40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd44:	b672      	cpsid	i
 800bd46:	f383 8811 	msr	BASEPRI, r3
 800bd4a:	f3bf 8f6f 	isb	sy
 800bd4e:	f3bf 8f4f 	dsb	sy
 800bd52:	b662      	cpsie	i
 800bd54:	60fb      	str	r3, [r7, #12]
}
 800bd56:	bf00      	nop
 800bd58:	e7fe      	b.n	800bd58 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bd5a:	4b07      	ldr	r3, [pc, #28]	; (800bd78 <vTaskPlaceOnEventList+0x48>)
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	3318      	adds	r3, #24
 800bd60:	4619      	mov	r1, r3
 800bd62:	6878      	ldr	r0, [r7, #4]
 800bd64:	f7fe fe53 	bl	800aa0e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bd68:	2101      	movs	r1, #1
 800bd6a:	6838      	ldr	r0, [r7, #0]
 800bd6c:	f000 fab2 	bl	800c2d4 <prvAddCurrentTaskToDelayedList>
}
 800bd70:	bf00      	nop
 800bd72:	3710      	adds	r7, #16
 800bd74:	46bd      	mov	sp, r7
 800bd76:	bd80      	pop	{r7, pc}
 800bd78:	20008210 	.word	0x20008210

0800bd7c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bd7c:	b580      	push	{r7, lr}
 800bd7e:	b086      	sub	sp, #24
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	60f8      	str	r0, [r7, #12]
 800bd84:	60b9      	str	r1, [r7, #8]
 800bd86:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d10c      	bne.n	800bda8 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 800bd8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd92:	b672      	cpsid	i
 800bd94:	f383 8811 	msr	BASEPRI, r3
 800bd98:	f3bf 8f6f 	isb	sy
 800bd9c:	f3bf 8f4f 	dsb	sy
 800bda0:	b662      	cpsie	i
 800bda2:	617b      	str	r3, [r7, #20]
}
 800bda4:	bf00      	nop
 800bda6:	e7fe      	b.n	800bda6 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bda8:	4b0a      	ldr	r3, [pc, #40]	; (800bdd4 <vTaskPlaceOnEventListRestricted+0x58>)
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	3318      	adds	r3, #24
 800bdae:	4619      	mov	r1, r3
 800bdb0:	68f8      	ldr	r0, [r7, #12]
 800bdb2:	f7fe fe08 	bl	800a9c6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d002      	beq.n	800bdc2 <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 800bdbc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bdc0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800bdc2:	6879      	ldr	r1, [r7, #4]
 800bdc4:	68b8      	ldr	r0, [r7, #8]
 800bdc6:	f000 fa85 	bl	800c2d4 <prvAddCurrentTaskToDelayedList>
	}
 800bdca:	bf00      	nop
 800bdcc:	3718      	adds	r7, #24
 800bdce:	46bd      	mov	sp, r7
 800bdd0:	bd80      	pop	{r7, pc}
 800bdd2:	bf00      	nop
 800bdd4:	20008210 	.word	0x20008210

0800bdd8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bdd8:	b580      	push	{r7, lr}
 800bdda:	b086      	sub	sp, #24
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	68db      	ldr	r3, [r3, #12]
 800bde4:	68db      	ldr	r3, [r3, #12]
 800bde6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800bde8:	693b      	ldr	r3, [r7, #16]
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d10c      	bne.n	800be08 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800bdee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdf2:	b672      	cpsid	i
 800bdf4:	f383 8811 	msr	BASEPRI, r3
 800bdf8:	f3bf 8f6f 	isb	sy
 800bdfc:	f3bf 8f4f 	dsb	sy
 800be00:	b662      	cpsie	i
 800be02:	60fb      	str	r3, [r7, #12]
}
 800be04:	bf00      	nop
 800be06:	e7fe      	b.n	800be06 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800be08:	693b      	ldr	r3, [r7, #16]
 800be0a:	3318      	adds	r3, #24
 800be0c:	4618      	mov	r0, r3
 800be0e:	f7fe fe37 	bl	800aa80 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800be12:	4b1e      	ldr	r3, [pc, #120]	; (800be8c <xTaskRemoveFromEventList+0xb4>)
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	2b00      	cmp	r3, #0
 800be18:	d11d      	bne.n	800be56 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800be1a:	693b      	ldr	r3, [r7, #16]
 800be1c:	3304      	adds	r3, #4
 800be1e:	4618      	mov	r0, r3
 800be20:	f7fe fe2e 	bl	800aa80 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800be24:	693b      	ldr	r3, [r7, #16]
 800be26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be28:	4b19      	ldr	r3, [pc, #100]	; (800be90 <xTaskRemoveFromEventList+0xb8>)
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	429a      	cmp	r2, r3
 800be2e:	d903      	bls.n	800be38 <xTaskRemoveFromEventList+0x60>
 800be30:	693b      	ldr	r3, [r7, #16]
 800be32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be34:	4a16      	ldr	r2, [pc, #88]	; (800be90 <xTaskRemoveFromEventList+0xb8>)
 800be36:	6013      	str	r3, [r2, #0]
 800be38:	693b      	ldr	r3, [r7, #16]
 800be3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be3c:	4613      	mov	r3, r2
 800be3e:	009b      	lsls	r3, r3, #2
 800be40:	4413      	add	r3, r2
 800be42:	009b      	lsls	r3, r3, #2
 800be44:	4a13      	ldr	r2, [pc, #76]	; (800be94 <xTaskRemoveFromEventList+0xbc>)
 800be46:	441a      	add	r2, r3
 800be48:	693b      	ldr	r3, [r7, #16]
 800be4a:	3304      	adds	r3, #4
 800be4c:	4619      	mov	r1, r3
 800be4e:	4610      	mov	r0, r2
 800be50:	f7fe fdb9 	bl	800a9c6 <vListInsertEnd>
 800be54:	e005      	b.n	800be62 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800be56:	693b      	ldr	r3, [r7, #16]
 800be58:	3318      	adds	r3, #24
 800be5a:	4619      	mov	r1, r3
 800be5c:	480e      	ldr	r0, [pc, #56]	; (800be98 <xTaskRemoveFromEventList+0xc0>)
 800be5e:	f7fe fdb2 	bl	800a9c6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800be62:	693b      	ldr	r3, [r7, #16]
 800be64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be66:	4b0d      	ldr	r3, [pc, #52]	; (800be9c <xTaskRemoveFromEventList+0xc4>)
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be6c:	429a      	cmp	r2, r3
 800be6e:	d905      	bls.n	800be7c <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800be70:	2301      	movs	r3, #1
 800be72:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800be74:	4b0a      	ldr	r3, [pc, #40]	; (800bea0 <xTaskRemoveFromEventList+0xc8>)
 800be76:	2201      	movs	r2, #1
 800be78:	601a      	str	r2, [r3, #0]
 800be7a:	e001      	b.n	800be80 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800be7c:	2300      	movs	r3, #0
 800be7e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800be80:	697b      	ldr	r3, [r7, #20]
}
 800be82:	4618      	mov	r0, r3
 800be84:	3718      	adds	r7, #24
 800be86:	46bd      	mov	sp, r7
 800be88:	bd80      	pop	{r7, pc}
 800be8a:	bf00      	nop
 800be8c:	2000870c 	.word	0x2000870c
 800be90:	200086ec 	.word	0x200086ec
 800be94:	20008214 	.word	0x20008214
 800be98:	200086a4 	.word	0x200086a4
 800be9c:	20008210 	.word	0x20008210
 800bea0:	200086f8 	.word	0x200086f8

0800bea4 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bea4:	b580      	push	{r7, lr}
 800bea6:	b084      	sub	sp, #16
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d10c      	bne.n	800becc <vTaskSetTimeOutState+0x28>
	__asm volatile
 800beb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800beb6:	b672      	cpsid	i
 800beb8:	f383 8811 	msr	BASEPRI, r3
 800bebc:	f3bf 8f6f 	isb	sy
 800bec0:	f3bf 8f4f 	dsb	sy
 800bec4:	b662      	cpsie	i
 800bec6:	60fb      	str	r3, [r7, #12]
}
 800bec8:	bf00      	nop
 800beca:	e7fe      	b.n	800beca <vTaskSetTimeOutState+0x26>
	taskENTER_CRITICAL();
 800becc:	f000 febe 	bl	800cc4c <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bed0:	4b06      	ldr	r3, [pc, #24]	; (800beec <vTaskSetTimeOutState+0x48>)
 800bed2:	681a      	ldr	r2, [r3, #0]
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 800bed8:	4b05      	ldr	r3, [pc, #20]	; (800bef0 <vTaskSetTimeOutState+0x4c>)
 800beda:	681a      	ldr	r2, [r3, #0]
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 800bee0:	f000 fee8 	bl	800ccb4 <vPortExitCritical>
}
 800bee4:	bf00      	nop
 800bee6:	3710      	adds	r7, #16
 800bee8:	46bd      	mov	sp, r7
 800beea:	bd80      	pop	{r7, pc}
 800beec:	200086fc 	.word	0x200086fc
 800bef0:	200086e8 	.word	0x200086e8

0800bef4 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bef4:	b480      	push	{r7}
 800bef6:	b083      	sub	sp, #12
 800bef8:	af00      	add	r7, sp, #0
 800befa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800befc:	4b06      	ldr	r3, [pc, #24]	; (800bf18 <vTaskInternalSetTimeOutState+0x24>)
 800befe:	681a      	ldr	r2, [r3, #0]
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bf04:	4b05      	ldr	r3, [pc, #20]	; (800bf1c <vTaskInternalSetTimeOutState+0x28>)
 800bf06:	681a      	ldr	r2, [r3, #0]
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	605a      	str	r2, [r3, #4]
}
 800bf0c:	bf00      	nop
 800bf0e:	370c      	adds	r7, #12
 800bf10:	46bd      	mov	sp, r7
 800bf12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf16:	4770      	bx	lr
 800bf18:	200086fc 	.word	0x200086fc
 800bf1c:	200086e8 	.word	0x200086e8

0800bf20 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bf20:	b580      	push	{r7, lr}
 800bf22:	b088      	sub	sp, #32
 800bf24:	af00      	add	r7, sp, #0
 800bf26:	6078      	str	r0, [r7, #4]
 800bf28:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d10c      	bne.n	800bf4a <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800bf30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf34:	b672      	cpsid	i
 800bf36:	f383 8811 	msr	BASEPRI, r3
 800bf3a:	f3bf 8f6f 	isb	sy
 800bf3e:	f3bf 8f4f 	dsb	sy
 800bf42:	b662      	cpsie	i
 800bf44:	613b      	str	r3, [r7, #16]
}
 800bf46:	bf00      	nop
 800bf48:	e7fe      	b.n	800bf48 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800bf4a:	683b      	ldr	r3, [r7, #0]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d10c      	bne.n	800bf6a <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800bf50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf54:	b672      	cpsid	i
 800bf56:	f383 8811 	msr	BASEPRI, r3
 800bf5a:	f3bf 8f6f 	isb	sy
 800bf5e:	f3bf 8f4f 	dsb	sy
 800bf62:	b662      	cpsie	i
 800bf64:	60fb      	str	r3, [r7, #12]
}
 800bf66:	bf00      	nop
 800bf68:	e7fe      	b.n	800bf68 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800bf6a:	f000 fe6f 	bl	800cc4c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800bf6e:	4b1d      	ldr	r3, [pc, #116]	; (800bfe4 <xTaskCheckForTimeOut+0xc4>)
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	685b      	ldr	r3, [r3, #4]
 800bf78:	69ba      	ldr	r2, [r7, #24]
 800bf7a:	1ad3      	subs	r3, r2, r3
 800bf7c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800bf7e:	683b      	ldr	r3, [r7, #0]
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bf86:	d102      	bne.n	800bf8e <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bf88:	2300      	movs	r3, #0
 800bf8a:	61fb      	str	r3, [r7, #28]
 800bf8c:	e023      	b.n	800bfd6 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	681a      	ldr	r2, [r3, #0]
 800bf92:	4b15      	ldr	r3, [pc, #84]	; (800bfe8 <xTaskCheckForTimeOut+0xc8>)
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	429a      	cmp	r2, r3
 800bf98:	d007      	beq.n	800bfaa <xTaskCheckForTimeOut+0x8a>
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	685b      	ldr	r3, [r3, #4]
 800bf9e:	69ba      	ldr	r2, [r7, #24]
 800bfa0:	429a      	cmp	r2, r3
 800bfa2:	d302      	bcc.n	800bfaa <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bfa4:	2301      	movs	r3, #1
 800bfa6:	61fb      	str	r3, [r7, #28]
 800bfa8:	e015      	b.n	800bfd6 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bfaa:	683b      	ldr	r3, [r7, #0]
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	697a      	ldr	r2, [r7, #20]
 800bfb0:	429a      	cmp	r2, r3
 800bfb2:	d20b      	bcs.n	800bfcc <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800bfb4:	683b      	ldr	r3, [r7, #0]
 800bfb6:	681a      	ldr	r2, [r3, #0]
 800bfb8:	697b      	ldr	r3, [r7, #20]
 800bfba:	1ad2      	subs	r2, r2, r3
 800bfbc:	683b      	ldr	r3, [r7, #0]
 800bfbe:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bfc0:	6878      	ldr	r0, [r7, #4]
 800bfc2:	f7ff ff97 	bl	800bef4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800bfc6:	2300      	movs	r3, #0
 800bfc8:	61fb      	str	r3, [r7, #28]
 800bfca:	e004      	b.n	800bfd6 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800bfcc:	683b      	ldr	r3, [r7, #0]
 800bfce:	2200      	movs	r2, #0
 800bfd0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bfd2:	2301      	movs	r3, #1
 800bfd4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bfd6:	f000 fe6d 	bl	800ccb4 <vPortExitCritical>

	return xReturn;
 800bfda:	69fb      	ldr	r3, [r7, #28]
}
 800bfdc:	4618      	mov	r0, r3
 800bfde:	3720      	adds	r7, #32
 800bfe0:	46bd      	mov	sp, r7
 800bfe2:	bd80      	pop	{r7, pc}
 800bfe4:	200086e8 	.word	0x200086e8
 800bfe8:	200086fc 	.word	0x200086fc

0800bfec <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bfec:	b480      	push	{r7}
 800bfee:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bff0:	4b03      	ldr	r3, [pc, #12]	; (800c000 <vTaskMissedYield+0x14>)
 800bff2:	2201      	movs	r2, #1
 800bff4:	601a      	str	r2, [r3, #0]
}
 800bff6:	bf00      	nop
 800bff8:	46bd      	mov	sp, r7
 800bffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bffe:	4770      	bx	lr
 800c000:	200086f8 	.word	0x200086f8

0800c004 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c004:	b580      	push	{r7, lr}
 800c006:	b082      	sub	sp, #8
 800c008:	af00      	add	r7, sp, #0
 800c00a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c00c:	f000 f852 	bl	800c0b4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c010:	4b06      	ldr	r3, [pc, #24]	; (800c02c <prvIdleTask+0x28>)
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	2b01      	cmp	r3, #1
 800c016:	d9f9      	bls.n	800c00c <prvIdleTask+0x8>
			{
				taskYIELD();
 800c018:	4b05      	ldr	r3, [pc, #20]	; (800c030 <prvIdleTask+0x2c>)
 800c01a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c01e:	601a      	str	r2, [r3, #0]
 800c020:	f3bf 8f4f 	dsb	sy
 800c024:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c028:	e7f0      	b.n	800c00c <prvIdleTask+0x8>
 800c02a:	bf00      	nop
 800c02c:	20008214 	.word	0x20008214
 800c030:	e000ed04 	.word	0xe000ed04

0800c034 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c034:	b580      	push	{r7, lr}
 800c036:	b082      	sub	sp, #8
 800c038:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c03a:	2300      	movs	r3, #0
 800c03c:	607b      	str	r3, [r7, #4]
 800c03e:	e00c      	b.n	800c05a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c040:	687a      	ldr	r2, [r7, #4]
 800c042:	4613      	mov	r3, r2
 800c044:	009b      	lsls	r3, r3, #2
 800c046:	4413      	add	r3, r2
 800c048:	009b      	lsls	r3, r3, #2
 800c04a:	4a12      	ldr	r2, [pc, #72]	; (800c094 <prvInitialiseTaskLists+0x60>)
 800c04c:	4413      	add	r3, r2
 800c04e:	4618      	mov	r0, r3
 800c050:	f7fe fc8c 	bl	800a96c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	3301      	adds	r3, #1
 800c058:	607b      	str	r3, [r7, #4]
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	2b37      	cmp	r3, #55	; 0x37
 800c05e:	d9ef      	bls.n	800c040 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c060:	480d      	ldr	r0, [pc, #52]	; (800c098 <prvInitialiseTaskLists+0x64>)
 800c062:	f7fe fc83 	bl	800a96c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c066:	480d      	ldr	r0, [pc, #52]	; (800c09c <prvInitialiseTaskLists+0x68>)
 800c068:	f7fe fc80 	bl	800a96c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c06c:	480c      	ldr	r0, [pc, #48]	; (800c0a0 <prvInitialiseTaskLists+0x6c>)
 800c06e:	f7fe fc7d 	bl	800a96c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c072:	480c      	ldr	r0, [pc, #48]	; (800c0a4 <prvInitialiseTaskLists+0x70>)
 800c074:	f7fe fc7a 	bl	800a96c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c078:	480b      	ldr	r0, [pc, #44]	; (800c0a8 <prvInitialiseTaskLists+0x74>)
 800c07a:	f7fe fc77 	bl	800a96c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c07e:	4b0b      	ldr	r3, [pc, #44]	; (800c0ac <prvInitialiseTaskLists+0x78>)
 800c080:	4a05      	ldr	r2, [pc, #20]	; (800c098 <prvInitialiseTaskLists+0x64>)
 800c082:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c084:	4b0a      	ldr	r3, [pc, #40]	; (800c0b0 <prvInitialiseTaskLists+0x7c>)
 800c086:	4a05      	ldr	r2, [pc, #20]	; (800c09c <prvInitialiseTaskLists+0x68>)
 800c088:	601a      	str	r2, [r3, #0]
}
 800c08a:	bf00      	nop
 800c08c:	3708      	adds	r7, #8
 800c08e:	46bd      	mov	sp, r7
 800c090:	bd80      	pop	{r7, pc}
 800c092:	bf00      	nop
 800c094:	20008214 	.word	0x20008214
 800c098:	20008674 	.word	0x20008674
 800c09c:	20008688 	.word	0x20008688
 800c0a0:	200086a4 	.word	0x200086a4
 800c0a4:	200086b8 	.word	0x200086b8
 800c0a8:	200086d0 	.word	0x200086d0
 800c0ac:	2000869c 	.word	0x2000869c
 800c0b0:	200086a0 	.word	0x200086a0

0800c0b4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	b082      	sub	sp, #8
 800c0b8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c0ba:	e019      	b.n	800c0f0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c0bc:	f000 fdc6 	bl	800cc4c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c0c0:	4b10      	ldr	r3, [pc, #64]	; (800c104 <prvCheckTasksWaitingTermination+0x50>)
 800c0c2:	68db      	ldr	r3, [r3, #12]
 800c0c4:	68db      	ldr	r3, [r3, #12]
 800c0c6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	3304      	adds	r3, #4
 800c0cc:	4618      	mov	r0, r3
 800c0ce:	f7fe fcd7 	bl	800aa80 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c0d2:	4b0d      	ldr	r3, [pc, #52]	; (800c108 <prvCheckTasksWaitingTermination+0x54>)
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	3b01      	subs	r3, #1
 800c0d8:	4a0b      	ldr	r2, [pc, #44]	; (800c108 <prvCheckTasksWaitingTermination+0x54>)
 800c0da:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c0dc:	4b0b      	ldr	r3, [pc, #44]	; (800c10c <prvCheckTasksWaitingTermination+0x58>)
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	3b01      	subs	r3, #1
 800c0e2:	4a0a      	ldr	r2, [pc, #40]	; (800c10c <prvCheckTasksWaitingTermination+0x58>)
 800c0e4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c0e6:	f000 fde5 	bl	800ccb4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c0ea:	6878      	ldr	r0, [r7, #4]
 800c0ec:	f000 f810 	bl	800c110 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c0f0:	4b06      	ldr	r3, [pc, #24]	; (800c10c <prvCheckTasksWaitingTermination+0x58>)
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d1e1      	bne.n	800c0bc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c0f8:	bf00      	nop
 800c0fa:	bf00      	nop
 800c0fc:	3708      	adds	r7, #8
 800c0fe:	46bd      	mov	sp, r7
 800c100:	bd80      	pop	{r7, pc}
 800c102:	bf00      	nop
 800c104:	200086b8 	.word	0x200086b8
 800c108:	200086e4 	.word	0x200086e4
 800c10c:	200086cc 	.word	0x200086cc

0800c110 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c110:	b580      	push	{r7, lr}
 800c112:	b084      	sub	sp, #16
 800c114:	af00      	add	r7, sp, #0
 800c116:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d108      	bne.n	800c134 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c126:	4618      	mov	r0, r3
 800c128:	f000 ff86 	bl	800d038 <vPortFree>
				vPortFree( pxTCB );
 800c12c:	6878      	ldr	r0, [r7, #4]
 800c12e:	f000 ff83 	bl	800d038 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c132:	e01a      	b.n	800c16a <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c13a:	2b01      	cmp	r3, #1
 800c13c:	d103      	bne.n	800c146 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800c13e:	6878      	ldr	r0, [r7, #4]
 800c140:	f000 ff7a 	bl	800d038 <vPortFree>
	}
 800c144:	e011      	b.n	800c16a <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c14c:	2b02      	cmp	r3, #2
 800c14e:	d00c      	beq.n	800c16a <prvDeleteTCB+0x5a>
	__asm volatile
 800c150:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c154:	b672      	cpsid	i
 800c156:	f383 8811 	msr	BASEPRI, r3
 800c15a:	f3bf 8f6f 	isb	sy
 800c15e:	f3bf 8f4f 	dsb	sy
 800c162:	b662      	cpsie	i
 800c164:	60fb      	str	r3, [r7, #12]
}
 800c166:	bf00      	nop
 800c168:	e7fe      	b.n	800c168 <prvDeleteTCB+0x58>
	}
 800c16a:	bf00      	nop
 800c16c:	3710      	adds	r7, #16
 800c16e:	46bd      	mov	sp, r7
 800c170:	bd80      	pop	{r7, pc}
	...

0800c174 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c174:	b480      	push	{r7}
 800c176:	b083      	sub	sp, #12
 800c178:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c17a:	4b0c      	ldr	r3, [pc, #48]	; (800c1ac <prvResetNextTaskUnblockTime+0x38>)
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	2b00      	cmp	r3, #0
 800c182:	d104      	bne.n	800c18e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c184:	4b0a      	ldr	r3, [pc, #40]	; (800c1b0 <prvResetNextTaskUnblockTime+0x3c>)
 800c186:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c18a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c18c:	e008      	b.n	800c1a0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c18e:	4b07      	ldr	r3, [pc, #28]	; (800c1ac <prvResetNextTaskUnblockTime+0x38>)
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	68db      	ldr	r3, [r3, #12]
 800c194:	68db      	ldr	r3, [r3, #12]
 800c196:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	685b      	ldr	r3, [r3, #4]
 800c19c:	4a04      	ldr	r2, [pc, #16]	; (800c1b0 <prvResetNextTaskUnblockTime+0x3c>)
 800c19e:	6013      	str	r3, [r2, #0]
}
 800c1a0:	bf00      	nop
 800c1a2:	370c      	adds	r7, #12
 800c1a4:	46bd      	mov	sp, r7
 800c1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1aa:	4770      	bx	lr
 800c1ac:	2000869c 	.word	0x2000869c
 800c1b0:	20008704 	.word	0x20008704

0800c1b4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c1b4:	b480      	push	{r7}
 800c1b6:	b083      	sub	sp, #12
 800c1b8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c1ba:	4b0b      	ldr	r3, [pc, #44]	; (800c1e8 <xTaskGetSchedulerState+0x34>)
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d102      	bne.n	800c1c8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c1c2:	2301      	movs	r3, #1
 800c1c4:	607b      	str	r3, [r7, #4]
 800c1c6:	e008      	b.n	800c1da <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c1c8:	4b08      	ldr	r3, [pc, #32]	; (800c1ec <xTaskGetSchedulerState+0x38>)
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d102      	bne.n	800c1d6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c1d0:	2302      	movs	r3, #2
 800c1d2:	607b      	str	r3, [r7, #4]
 800c1d4:	e001      	b.n	800c1da <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c1d6:	2300      	movs	r3, #0
 800c1d8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c1da:	687b      	ldr	r3, [r7, #4]
	}
 800c1dc:	4618      	mov	r0, r3
 800c1de:	370c      	adds	r7, #12
 800c1e0:	46bd      	mov	sp, r7
 800c1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e6:	4770      	bx	lr
 800c1e8:	200086f0 	.word	0x200086f0
 800c1ec:	2000870c 	.word	0x2000870c

0800c1f0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	b086      	sub	sp, #24
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c1fc:	2300      	movs	r3, #0
 800c1fe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	2b00      	cmp	r3, #0
 800c204:	d05a      	beq.n	800c2bc <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c206:	4b30      	ldr	r3, [pc, #192]	; (800c2c8 <xTaskPriorityDisinherit+0xd8>)
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	693a      	ldr	r2, [r7, #16]
 800c20c:	429a      	cmp	r2, r3
 800c20e:	d00c      	beq.n	800c22a <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800c210:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c214:	b672      	cpsid	i
 800c216:	f383 8811 	msr	BASEPRI, r3
 800c21a:	f3bf 8f6f 	isb	sy
 800c21e:	f3bf 8f4f 	dsb	sy
 800c222:	b662      	cpsie	i
 800c224:	60fb      	str	r3, [r7, #12]
}
 800c226:	bf00      	nop
 800c228:	e7fe      	b.n	800c228 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800c22a:	693b      	ldr	r3, [r7, #16]
 800c22c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d10c      	bne.n	800c24c <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800c232:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c236:	b672      	cpsid	i
 800c238:	f383 8811 	msr	BASEPRI, r3
 800c23c:	f3bf 8f6f 	isb	sy
 800c240:	f3bf 8f4f 	dsb	sy
 800c244:	b662      	cpsie	i
 800c246:	60bb      	str	r3, [r7, #8]
}
 800c248:	bf00      	nop
 800c24a:	e7fe      	b.n	800c24a <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800c24c:	693b      	ldr	r3, [r7, #16]
 800c24e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c250:	1e5a      	subs	r2, r3, #1
 800c252:	693b      	ldr	r3, [r7, #16]
 800c254:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c256:	693b      	ldr	r3, [r7, #16]
 800c258:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c25a:	693b      	ldr	r3, [r7, #16]
 800c25c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c25e:	429a      	cmp	r2, r3
 800c260:	d02c      	beq.n	800c2bc <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c262:	693b      	ldr	r3, [r7, #16]
 800c264:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c266:	2b00      	cmp	r3, #0
 800c268:	d128      	bne.n	800c2bc <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c26a:	693b      	ldr	r3, [r7, #16]
 800c26c:	3304      	adds	r3, #4
 800c26e:	4618      	mov	r0, r3
 800c270:	f7fe fc06 	bl	800aa80 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c274:	693b      	ldr	r3, [r7, #16]
 800c276:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c278:	693b      	ldr	r3, [r7, #16]
 800c27a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c27c:	693b      	ldr	r3, [r7, #16]
 800c27e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c280:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c284:	693b      	ldr	r3, [r7, #16]
 800c286:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c288:	693b      	ldr	r3, [r7, #16]
 800c28a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c28c:	4b0f      	ldr	r3, [pc, #60]	; (800c2cc <xTaskPriorityDisinherit+0xdc>)
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	429a      	cmp	r2, r3
 800c292:	d903      	bls.n	800c29c <xTaskPriorityDisinherit+0xac>
 800c294:	693b      	ldr	r3, [r7, #16]
 800c296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c298:	4a0c      	ldr	r2, [pc, #48]	; (800c2cc <xTaskPriorityDisinherit+0xdc>)
 800c29a:	6013      	str	r3, [r2, #0]
 800c29c:	693b      	ldr	r3, [r7, #16]
 800c29e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2a0:	4613      	mov	r3, r2
 800c2a2:	009b      	lsls	r3, r3, #2
 800c2a4:	4413      	add	r3, r2
 800c2a6:	009b      	lsls	r3, r3, #2
 800c2a8:	4a09      	ldr	r2, [pc, #36]	; (800c2d0 <xTaskPriorityDisinherit+0xe0>)
 800c2aa:	441a      	add	r2, r3
 800c2ac:	693b      	ldr	r3, [r7, #16]
 800c2ae:	3304      	adds	r3, #4
 800c2b0:	4619      	mov	r1, r3
 800c2b2:	4610      	mov	r0, r2
 800c2b4:	f7fe fb87 	bl	800a9c6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c2b8:	2301      	movs	r3, #1
 800c2ba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c2bc:	697b      	ldr	r3, [r7, #20]
	}
 800c2be:	4618      	mov	r0, r3
 800c2c0:	3718      	adds	r7, #24
 800c2c2:	46bd      	mov	sp, r7
 800c2c4:	bd80      	pop	{r7, pc}
 800c2c6:	bf00      	nop
 800c2c8:	20008210 	.word	0x20008210
 800c2cc:	200086ec 	.word	0x200086ec
 800c2d0:	20008214 	.word	0x20008214

0800c2d4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c2d4:	b580      	push	{r7, lr}
 800c2d6:	b084      	sub	sp, #16
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	6078      	str	r0, [r7, #4]
 800c2dc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c2de:	4b21      	ldr	r3, [pc, #132]	; (800c364 <prvAddCurrentTaskToDelayedList+0x90>)
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c2e4:	4b20      	ldr	r3, [pc, #128]	; (800c368 <prvAddCurrentTaskToDelayedList+0x94>)
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	3304      	adds	r3, #4
 800c2ea:	4618      	mov	r0, r3
 800c2ec:	f7fe fbc8 	bl	800aa80 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c2f6:	d10a      	bne.n	800c30e <prvAddCurrentTaskToDelayedList+0x3a>
 800c2f8:	683b      	ldr	r3, [r7, #0]
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d007      	beq.n	800c30e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c2fe:	4b1a      	ldr	r3, [pc, #104]	; (800c368 <prvAddCurrentTaskToDelayedList+0x94>)
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	3304      	adds	r3, #4
 800c304:	4619      	mov	r1, r3
 800c306:	4819      	ldr	r0, [pc, #100]	; (800c36c <prvAddCurrentTaskToDelayedList+0x98>)
 800c308:	f7fe fb5d 	bl	800a9c6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c30c:	e026      	b.n	800c35c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c30e:	68fa      	ldr	r2, [r7, #12]
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	4413      	add	r3, r2
 800c314:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c316:	4b14      	ldr	r3, [pc, #80]	; (800c368 <prvAddCurrentTaskToDelayedList+0x94>)
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	68ba      	ldr	r2, [r7, #8]
 800c31c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c31e:	68ba      	ldr	r2, [r7, #8]
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	429a      	cmp	r2, r3
 800c324:	d209      	bcs.n	800c33a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c326:	4b12      	ldr	r3, [pc, #72]	; (800c370 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c328:	681a      	ldr	r2, [r3, #0]
 800c32a:	4b0f      	ldr	r3, [pc, #60]	; (800c368 <prvAddCurrentTaskToDelayedList+0x94>)
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	3304      	adds	r3, #4
 800c330:	4619      	mov	r1, r3
 800c332:	4610      	mov	r0, r2
 800c334:	f7fe fb6b 	bl	800aa0e <vListInsert>
}
 800c338:	e010      	b.n	800c35c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c33a:	4b0e      	ldr	r3, [pc, #56]	; (800c374 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c33c:	681a      	ldr	r2, [r3, #0]
 800c33e:	4b0a      	ldr	r3, [pc, #40]	; (800c368 <prvAddCurrentTaskToDelayedList+0x94>)
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	3304      	adds	r3, #4
 800c344:	4619      	mov	r1, r3
 800c346:	4610      	mov	r0, r2
 800c348:	f7fe fb61 	bl	800aa0e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c34c:	4b0a      	ldr	r3, [pc, #40]	; (800c378 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	68ba      	ldr	r2, [r7, #8]
 800c352:	429a      	cmp	r2, r3
 800c354:	d202      	bcs.n	800c35c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c356:	4a08      	ldr	r2, [pc, #32]	; (800c378 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c358:	68bb      	ldr	r3, [r7, #8]
 800c35a:	6013      	str	r3, [r2, #0]
}
 800c35c:	bf00      	nop
 800c35e:	3710      	adds	r7, #16
 800c360:	46bd      	mov	sp, r7
 800c362:	bd80      	pop	{r7, pc}
 800c364:	200086e8 	.word	0x200086e8
 800c368:	20008210 	.word	0x20008210
 800c36c:	200086d0 	.word	0x200086d0
 800c370:	200086a0 	.word	0x200086a0
 800c374:	2000869c 	.word	0x2000869c
 800c378:	20008704 	.word	0x20008704

0800c37c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c37c:	b580      	push	{r7, lr}
 800c37e:	b08a      	sub	sp, #40	; 0x28
 800c380:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c382:	2300      	movs	r3, #0
 800c384:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c386:	f000 fb15 	bl	800c9b4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c38a:	4b1d      	ldr	r3, [pc, #116]	; (800c400 <xTimerCreateTimerTask+0x84>)
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d021      	beq.n	800c3d6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c392:	2300      	movs	r3, #0
 800c394:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c396:	2300      	movs	r3, #0
 800c398:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c39a:	1d3a      	adds	r2, r7, #4
 800c39c:	f107 0108 	add.w	r1, r7, #8
 800c3a0:	f107 030c 	add.w	r3, r7, #12
 800c3a4:	4618      	mov	r0, r3
 800c3a6:	f7fe fac7 	bl	800a938 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c3aa:	6879      	ldr	r1, [r7, #4]
 800c3ac:	68bb      	ldr	r3, [r7, #8]
 800c3ae:	68fa      	ldr	r2, [r7, #12]
 800c3b0:	9202      	str	r2, [sp, #8]
 800c3b2:	9301      	str	r3, [sp, #4]
 800c3b4:	2302      	movs	r3, #2
 800c3b6:	9300      	str	r3, [sp, #0]
 800c3b8:	2300      	movs	r3, #0
 800c3ba:	460a      	mov	r2, r1
 800c3bc:	4911      	ldr	r1, [pc, #68]	; (800c404 <xTimerCreateTimerTask+0x88>)
 800c3be:	4812      	ldr	r0, [pc, #72]	; (800c408 <xTimerCreateTimerTask+0x8c>)
 800c3c0:	f7ff f892 	bl	800b4e8 <xTaskCreateStatic>
 800c3c4:	4603      	mov	r3, r0
 800c3c6:	4a11      	ldr	r2, [pc, #68]	; (800c40c <xTimerCreateTimerTask+0x90>)
 800c3c8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c3ca:	4b10      	ldr	r3, [pc, #64]	; (800c40c <xTimerCreateTimerTask+0x90>)
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d001      	beq.n	800c3d6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c3d2:	2301      	movs	r3, #1
 800c3d4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c3d6:	697b      	ldr	r3, [r7, #20]
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d10c      	bne.n	800c3f6 <xTimerCreateTimerTask+0x7a>
	__asm volatile
 800c3dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3e0:	b672      	cpsid	i
 800c3e2:	f383 8811 	msr	BASEPRI, r3
 800c3e6:	f3bf 8f6f 	isb	sy
 800c3ea:	f3bf 8f4f 	dsb	sy
 800c3ee:	b662      	cpsie	i
 800c3f0:	613b      	str	r3, [r7, #16]
}
 800c3f2:	bf00      	nop
 800c3f4:	e7fe      	b.n	800c3f4 <xTimerCreateTimerTask+0x78>
	return xReturn;
 800c3f6:	697b      	ldr	r3, [r7, #20]
}
 800c3f8:	4618      	mov	r0, r3
 800c3fa:	3718      	adds	r7, #24
 800c3fc:	46bd      	mov	sp, r7
 800c3fe:	bd80      	pop	{r7, pc}
 800c400:	20008740 	.word	0x20008740
 800c404:	0801d490 	.word	0x0801d490
 800c408:	0800c54d 	.word	0x0800c54d
 800c40c:	20008744 	.word	0x20008744

0800c410 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c410:	b580      	push	{r7, lr}
 800c412:	b08a      	sub	sp, #40	; 0x28
 800c414:	af00      	add	r7, sp, #0
 800c416:	60f8      	str	r0, [r7, #12]
 800c418:	60b9      	str	r1, [r7, #8]
 800c41a:	607a      	str	r2, [r7, #4]
 800c41c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c41e:	2300      	movs	r3, #0
 800c420:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	2b00      	cmp	r3, #0
 800c426:	d10c      	bne.n	800c442 <xTimerGenericCommand+0x32>
	__asm volatile
 800c428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c42c:	b672      	cpsid	i
 800c42e:	f383 8811 	msr	BASEPRI, r3
 800c432:	f3bf 8f6f 	isb	sy
 800c436:	f3bf 8f4f 	dsb	sy
 800c43a:	b662      	cpsie	i
 800c43c:	623b      	str	r3, [r7, #32]
}
 800c43e:	bf00      	nop
 800c440:	e7fe      	b.n	800c440 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c442:	4b1a      	ldr	r3, [pc, #104]	; (800c4ac <xTimerGenericCommand+0x9c>)
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	2b00      	cmp	r3, #0
 800c448:	d02a      	beq.n	800c4a0 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c44a:	68bb      	ldr	r3, [r7, #8]
 800c44c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c456:	68bb      	ldr	r3, [r7, #8]
 800c458:	2b05      	cmp	r3, #5
 800c45a:	dc18      	bgt.n	800c48e <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c45c:	f7ff feaa 	bl	800c1b4 <xTaskGetSchedulerState>
 800c460:	4603      	mov	r3, r0
 800c462:	2b02      	cmp	r3, #2
 800c464:	d109      	bne.n	800c47a <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c466:	4b11      	ldr	r3, [pc, #68]	; (800c4ac <xTimerGenericCommand+0x9c>)
 800c468:	6818      	ldr	r0, [r3, #0]
 800c46a:	f107 0110 	add.w	r1, r7, #16
 800c46e:	2300      	movs	r3, #0
 800c470:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c472:	f7fe fc3f 	bl	800acf4 <xQueueGenericSend>
 800c476:	6278      	str	r0, [r7, #36]	; 0x24
 800c478:	e012      	b.n	800c4a0 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c47a:	4b0c      	ldr	r3, [pc, #48]	; (800c4ac <xTimerGenericCommand+0x9c>)
 800c47c:	6818      	ldr	r0, [r3, #0]
 800c47e:	f107 0110 	add.w	r1, r7, #16
 800c482:	2300      	movs	r3, #0
 800c484:	2200      	movs	r2, #0
 800c486:	f7fe fc35 	bl	800acf4 <xQueueGenericSend>
 800c48a:	6278      	str	r0, [r7, #36]	; 0x24
 800c48c:	e008      	b.n	800c4a0 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c48e:	4b07      	ldr	r3, [pc, #28]	; (800c4ac <xTimerGenericCommand+0x9c>)
 800c490:	6818      	ldr	r0, [r3, #0]
 800c492:	f107 0110 	add.w	r1, r7, #16
 800c496:	2300      	movs	r3, #0
 800c498:	683a      	ldr	r2, [r7, #0]
 800c49a:	f7fe fd31 	bl	800af00 <xQueueGenericSendFromISR>
 800c49e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c4a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c4a2:	4618      	mov	r0, r3
 800c4a4:	3728      	adds	r7, #40	; 0x28
 800c4a6:	46bd      	mov	sp, r7
 800c4a8:	bd80      	pop	{r7, pc}
 800c4aa:	bf00      	nop
 800c4ac:	20008740 	.word	0x20008740

0800c4b0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c4b0:	b580      	push	{r7, lr}
 800c4b2:	b088      	sub	sp, #32
 800c4b4:	af02      	add	r7, sp, #8
 800c4b6:	6078      	str	r0, [r7, #4]
 800c4b8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c4ba:	4b23      	ldr	r3, [pc, #140]	; (800c548 <prvProcessExpiredTimer+0x98>)
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	68db      	ldr	r3, [r3, #12]
 800c4c0:	68db      	ldr	r3, [r3, #12]
 800c4c2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c4c4:	697b      	ldr	r3, [r7, #20]
 800c4c6:	3304      	adds	r3, #4
 800c4c8:	4618      	mov	r0, r3
 800c4ca:	f7fe fad9 	bl	800aa80 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c4ce:	697b      	ldr	r3, [r7, #20]
 800c4d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c4d4:	f003 0304 	and.w	r3, r3, #4
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d024      	beq.n	800c526 <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c4dc:	697b      	ldr	r3, [r7, #20]
 800c4de:	699a      	ldr	r2, [r3, #24]
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	18d1      	adds	r1, r2, r3
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	683a      	ldr	r2, [r7, #0]
 800c4e8:	6978      	ldr	r0, [r7, #20]
 800c4ea:	f000 f8d3 	bl	800c694 <prvInsertTimerInActiveList>
 800c4ee:	4603      	mov	r3, r0
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d021      	beq.n	800c538 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c4f4:	2300      	movs	r3, #0
 800c4f6:	9300      	str	r3, [sp, #0]
 800c4f8:	2300      	movs	r3, #0
 800c4fa:	687a      	ldr	r2, [r7, #4]
 800c4fc:	2100      	movs	r1, #0
 800c4fe:	6978      	ldr	r0, [r7, #20]
 800c500:	f7ff ff86 	bl	800c410 <xTimerGenericCommand>
 800c504:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c506:	693b      	ldr	r3, [r7, #16]
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d115      	bne.n	800c538 <prvProcessExpiredTimer+0x88>
	__asm volatile
 800c50c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c510:	b672      	cpsid	i
 800c512:	f383 8811 	msr	BASEPRI, r3
 800c516:	f3bf 8f6f 	isb	sy
 800c51a:	f3bf 8f4f 	dsb	sy
 800c51e:	b662      	cpsie	i
 800c520:	60fb      	str	r3, [r7, #12]
}
 800c522:	bf00      	nop
 800c524:	e7fe      	b.n	800c524 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c526:	697b      	ldr	r3, [r7, #20]
 800c528:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c52c:	f023 0301 	bic.w	r3, r3, #1
 800c530:	b2da      	uxtb	r2, r3
 800c532:	697b      	ldr	r3, [r7, #20]
 800c534:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c538:	697b      	ldr	r3, [r7, #20]
 800c53a:	6a1b      	ldr	r3, [r3, #32]
 800c53c:	6978      	ldr	r0, [r7, #20]
 800c53e:	4798      	blx	r3
}
 800c540:	bf00      	nop
 800c542:	3718      	adds	r7, #24
 800c544:	46bd      	mov	sp, r7
 800c546:	bd80      	pop	{r7, pc}
 800c548:	20008738 	.word	0x20008738

0800c54c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c54c:	b580      	push	{r7, lr}
 800c54e:	b084      	sub	sp, #16
 800c550:	af00      	add	r7, sp, #0
 800c552:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c554:	f107 0308 	add.w	r3, r7, #8
 800c558:	4618      	mov	r0, r3
 800c55a:	f000 f857 	bl	800c60c <prvGetNextExpireTime>
 800c55e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c560:	68bb      	ldr	r3, [r7, #8]
 800c562:	4619      	mov	r1, r3
 800c564:	68f8      	ldr	r0, [r7, #12]
 800c566:	f000 f803 	bl	800c570 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c56a:	f000 f8d5 	bl	800c718 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c56e:	e7f1      	b.n	800c554 <prvTimerTask+0x8>

0800c570 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c570:	b580      	push	{r7, lr}
 800c572:	b084      	sub	sp, #16
 800c574:	af00      	add	r7, sp, #0
 800c576:	6078      	str	r0, [r7, #4]
 800c578:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c57a:	f7ff f9ff 	bl	800b97c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c57e:	f107 0308 	add.w	r3, r7, #8
 800c582:	4618      	mov	r0, r3
 800c584:	f000 f866 	bl	800c654 <prvSampleTimeNow>
 800c588:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c58a:	68bb      	ldr	r3, [r7, #8]
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d130      	bne.n	800c5f2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c590:	683b      	ldr	r3, [r7, #0]
 800c592:	2b00      	cmp	r3, #0
 800c594:	d10a      	bne.n	800c5ac <prvProcessTimerOrBlockTask+0x3c>
 800c596:	687a      	ldr	r2, [r7, #4]
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	429a      	cmp	r2, r3
 800c59c:	d806      	bhi.n	800c5ac <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c59e:	f7ff f9fb 	bl	800b998 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c5a2:	68f9      	ldr	r1, [r7, #12]
 800c5a4:	6878      	ldr	r0, [r7, #4]
 800c5a6:	f7ff ff83 	bl	800c4b0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c5aa:	e024      	b.n	800c5f6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c5ac:	683b      	ldr	r3, [r7, #0]
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d008      	beq.n	800c5c4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c5b2:	4b13      	ldr	r3, [pc, #76]	; (800c600 <prvProcessTimerOrBlockTask+0x90>)
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d101      	bne.n	800c5c0 <prvProcessTimerOrBlockTask+0x50>
 800c5bc:	2301      	movs	r3, #1
 800c5be:	e000      	b.n	800c5c2 <prvProcessTimerOrBlockTask+0x52>
 800c5c0:	2300      	movs	r3, #0
 800c5c2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c5c4:	4b0f      	ldr	r3, [pc, #60]	; (800c604 <prvProcessTimerOrBlockTask+0x94>)
 800c5c6:	6818      	ldr	r0, [r3, #0]
 800c5c8:	687a      	ldr	r2, [r7, #4]
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	1ad3      	subs	r3, r2, r3
 800c5ce:	683a      	ldr	r2, [r7, #0]
 800c5d0:	4619      	mov	r1, r3
 800c5d2:	f7fe ff55 	bl	800b480 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c5d6:	f7ff f9df 	bl	800b998 <xTaskResumeAll>
 800c5da:	4603      	mov	r3, r0
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d10a      	bne.n	800c5f6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c5e0:	4b09      	ldr	r3, [pc, #36]	; (800c608 <prvProcessTimerOrBlockTask+0x98>)
 800c5e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c5e6:	601a      	str	r2, [r3, #0]
 800c5e8:	f3bf 8f4f 	dsb	sy
 800c5ec:	f3bf 8f6f 	isb	sy
}
 800c5f0:	e001      	b.n	800c5f6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c5f2:	f7ff f9d1 	bl	800b998 <xTaskResumeAll>
}
 800c5f6:	bf00      	nop
 800c5f8:	3710      	adds	r7, #16
 800c5fa:	46bd      	mov	sp, r7
 800c5fc:	bd80      	pop	{r7, pc}
 800c5fe:	bf00      	nop
 800c600:	2000873c 	.word	0x2000873c
 800c604:	20008740 	.word	0x20008740
 800c608:	e000ed04 	.word	0xe000ed04

0800c60c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c60c:	b480      	push	{r7}
 800c60e:	b085      	sub	sp, #20
 800c610:	af00      	add	r7, sp, #0
 800c612:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c614:	4b0e      	ldr	r3, [pc, #56]	; (800c650 <prvGetNextExpireTime+0x44>)
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d101      	bne.n	800c622 <prvGetNextExpireTime+0x16>
 800c61e:	2201      	movs	r2, #1
 800c620:	e000      	b.n	800c624 <prvGetNextExpireTime+0x18>
 800c622:	2200      	movs	r2, #0
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d105      	bne.n	800c63c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c630:	4b07      	ldr	r3, [pc, #28]	; (800c650 <prvGetNextExpireTime+0x44>)
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	68db      	ldr	r3, [r3, #12]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	60fb      	str	r3, [r7, #12]
 800c63a:	e001      	b.n	800c640 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c63c:	2300      	movs	r3, #0
 800c63e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c640:	68fb      	ldr	r3, [r7, #12]
}
 800c642:	4618      	mov	r0, r3
 800c644:	3714      	adds	r7, #20
 800c646:	46bd      	mov	sp, r7
 800c648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c64c:	4770      	bx	lr
 800c64e:	bf00      	nop
 800c650:	20008738 	.word	0x20008738

0800c654 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c654:	b580      	push	{r7, lr}
 800c656:	b084      	sub	sp, #16
 800c658:	af00      	add	r7, sp, #0
 800c65a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c65c:	f7ff fa3c 	bl	800bad8 <xTaskGetTickCount>
 800c660:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c662:	4b0b      	ldr	r3, [pc, #44]	; (800c690 <prvSampleTimeNow+0x3c>)
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	68fa      	ldr	r2, [r7, #12]
 800c668:	429a      	cmp	r2, r3
 800c66a:	d205      	bcs.n	800c678 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c66c:	f000 f93c 	bl	800c8e8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	2201      	movs	r2, #1
 800c674:	601a      	str	r2, [r3, #0]
 800c676:	e002      	b.n	800c67e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	2200      	movs	r2, #0
 800c67c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c67e:	4a04      	ldr	r2, [pc, #16]	; (800c690 <prvSampleTimeNow+0x3c>)
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c684:	68fb      	ldr	r3, [r7, #12]
}
 800c686:	4618      	mov	r0, r3
 800c688:	3710      	adds	r7, #16
 800c68a:	46bd      	mov	sp, r7
 800c68c:	bd80      	pop	{r7, pc}
 800c68e:	bf00      	nop
 800c690:	20008748 	.word	0x20008748

0800c694 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c694:	b580      	push	{r7, lr}
 800c696:	b086      	sub	sp, #24
 800c698:	af00      	add	r7, sp, #0
 800c69a:	60f8      	str	r0, [r7, #12]
 800c69c:	60b9      	str	r1, [r7, #8]
 800c69e:	607a      	str	r2, [r7, #4]
 800c6a0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c6a2:	2300      	movs	r3, #0
 800c6a4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	68ba      	ldr	r2, [r7, #8]
 800c6aa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	68fa      	ldr	r2, [r7, #12]
 800c6b0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c6b2:	68ba      	ldr	r2, [r7, #8]
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	429a      	cmp	r2, r3
 800c6b8:	d812      	bhi.n	800c6e0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c6ba:	687a      	ldr	r2, [r7, #4]
 800c6bc:	683b      	ldr	r3, [r7, #0]
 800c6be:	1ad2      	subs	r2, r2, r3
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	699b      	ldr	r3, [r3, #24]
 800c6c4:	429a      	cmp	r2, r3
 800c6c6:	d302      	bcc.n	800c6ce <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c6c8:	2301      	movs	r3, #1
 800c6ca:	617b      	str	r3, [r7, #20]
 800c6cc:	e01b      	b.n	800c706 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c6ce:	4b10      	ldr	r3, [pc, #64]	; (800c710 <prvInsertTimerInActiveList+0x7c>)
 800c6d0:	681a      	ldr	r2, [r3, #0]
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	3304      	adds	r3, #4
 800c6d6:	4619      	mov	r1, r3
 800c6d8:	4610      	mov	r0, r2
 800c6da:	f7fe f998 	bl	800aa0e <vListInsert>
 800c6de:	e012      	b.n	800c706 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c6e0:	687a      	ldr	r2, [r7, #4]
 800c6e2:	683b      	ldr	r3, [r7, #0]
 800c6e4:	429a      	cmp	r2, r3
 800c6e6:	d206      	bcs.n	800c6f6 <prvInsertTimerInActiveList+0x62>
 800c6e8:	68ba      	ldr	r2, [r7, #8]
 800c6ea:	683b      	ldr	r3, [r7, #0]
 800c6ec:	429a      	cmp	r2, r3
 800c6ee:	d302      	bcc.n	800c6f6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c6f0:	2301      	movs	r3, #1
 800c6f2:	617b      	str	r3, [r7, #20]
 800c6f4:	e007      	b.n	800c706 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c6f6:	4b07      	ldr	r3, [pc, #28]	; (800c714 <prvInsertTimerInActiveList+0x80>)
 800c6f8:	681a      	ldr	r2, [r3, #0]
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	3304      	adds	r3, #4
 800c6fe:	4619      	mov	r1, r3
 800c700:	4610      	mov	r0, r2
 800c702:	f7fe f984 	bl	800aa0e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c706:	697b      	ldr	r3, [r7, #20]
}
 800c708:	4618      	mov	r0, r3
 800c70a:	3718      	adds	r7, #24
 800c70c:	46bd      	mov	sp, r7
 800c70e:	bd80      	pop	{r7, pc}
 800c710:	2000873c 	.word	0x2000873c
 800c714:	20008738 	.word	0x20008738

0800c718 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c718:	b580      	push	{r7, lr}
 800c71a:	b08e      	sub	sp, #56	; 0x38
 800c71c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c71e:	e0d0      	b.n	800c8c2 <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	2b00      	cmp	r3, #0
 800c724:	da1a      	bge.n	800c75c <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c726:	1d3b      	adds	r3, r7, #4
 800c728:	3304      	adds	r3, #4
 800c72a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c72c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d10c      	bne.n	800c74c <prvProcessReceivedCommands+0x34>
	__asm volatile
 800c732:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c736:	b672      	cpsid	i
 800c738:	f383 8811 	msr	BASEPRI, r3
 800c73c:	f3bf 8f6f 	isb	sy
 800c740:	f3bf 8f4f 	dsb	sy
 800c744:	b662      	cpsie	i
 800c746:	61fb      	str	r3, [r7, #28]
}
 800c748:	bf00      	nop
 800c74a:	e7fe      	b.n	800c74a <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c74c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c752:	6850      	ldr	r0, [r2, #4]
 800c754:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c756:	6892      	ldr	r2, [r2, #8]
 800c758:	4611      	mov	r1, r2
 800c75a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	2b00      	cmp	r3, #0
 800c760:	f2c0 80af 	blt.w	800c8c2 <prvProcessReceivedCommands+0x1aa>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c76a:	695b      	ldr	r3, [r3, #20]
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d004      	beq.n	800c77a <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c772:	3304      	adds	r3, #4
 800c774:	4618      	mov	r0, r3
 800c776:	f7fe f983 	bl	800aa80 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c77a:	463b      	mov	r3, r7
 800c77c:	4618      	mov	r0, r3
 800c77e:	f7ff ff69 	bl	800c654 <prvSampleTimeNow>
 800c782:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	2b09      	cmp	r3, #9
 800c788:	f200 809a 	bhi.w	800c8c0 <prvProcessReceivedCommands+0x1a8>
 800c78c:	a201      	add	r2, pc, #4	; (adr r2, 800c794 <prvProcessReceivedCommands+0x7c>)
 800c78e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c792:	bf00      	nop
 800c794:	0800c7bd 	.word	0x0800c7bd
 800c798:	0800c7bd 	.word	0x0800c7bd
 800c79c:	0800c7bd 	.word	0x0800c7bd
 800c7a0:	0800c835 	.word	0x0800c835
 800c7a4:	0800c849 	.word	0x0800c849
 800c7a8:	0800c897 	.word	0x0800c897
 800c7ac:	0800c7bd 	.word	0x0800c7bd
 800c7b0:	0800c7bd 	.word	0x0800c7bd
 800c7b4:	0800c835 	.word	0x0800c835
 800c7b8:	0800c849 	.word	0x0800c849
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c7bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7be:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c7c2:	f043 0301 	orr.w	r3, r3, #1
 800c7c6:	b2da      	uxtb	r2, r3
 800c7c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7ca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c7ce:	68ba      	ldr	r2, [r7, #8]
 800c7d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7d2:	699b      	ldr	r3, [r3, #24]
 800c7d4:	18d1      	adds	r1, r2, r3
 800c7d6:	68bb      	ldr	r3, [r7, #8]
 800c7d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c7da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c7dc:	f7ff ff5a 	bl	800c694 <prvInsertTimerInActiveList>
 800c7e0:	4603      	mov	r3, r0
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d06d      	beq.n	800c8c2 <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c7e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7e8:	6a1b      	ldr	r3, [r3, #32]
 800c7ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c7ec:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c7ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7f0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c7f4:	f003 0304 	and.w	r3, r3, #4
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d062      	beq.n	800c8c2 <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c7fc:	68ba      	ldr	r2, [r7, #8]
 800c7fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c800:	699b      	ldr	r3, [r3, #24]
 800c802:	441a      	add	r2, r3
 800c804:	2300      	movs	r3, #0
 800c806:	9300      	str	r3, [sp, #0]
 800c808:	2300      	movs	r3, #0
 800c80a:	2100      	movs	r1, #0
 800c80c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c80e:	f7ff fdff 	bl	800c410 <xTimerGenericCommand>
 800c812:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c814:	6a3b      	ldr	r3, [r7, #32]
 800c816:	2b00      	cmp	r3, #0
 800c818:	d153      	bne.n	800c8c2 <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 800c81a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c81e:	b672      	cpsid	i
 800c820:	f383 8811 	msr	BASEPRI, r3
 800c824:	f3bf 8f6f 	isb	sy
 800c828:	f3bf 8f4f 	dsb	sy
 800c82c:	b662      	cpsie	i
 800c82e:	61bb      	str	r3, [r7, #24]
}
 800c830:	bf00      	nop
 800c832:	e7fe      	b.n	800c832 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c836:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c83a:	f023 0301 	bic.w	r3, r3, #1
 800c83e:	b2da      	uxtb	r2, r3
 800c840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c842:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800c846:	e03c      	b.n	800c8c2 <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c84a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c84e:	f043 0301 	orr.w	r3, r3, #1
 800c852:	b2da      	uxtb	r2, r3
 800c854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c856:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c85a:	68ba      	ldr	r2, [r7, #8]
 800c85c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c85e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c862:	699b      	ldr	r3, [r3, #24]
 800c864:	2b00      	cmp	r3, #0
 800c866:	d10c      	bne.n	800c882 <prvProcessReceivedCommands+0x16a>
	__asm volatile
 800c868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c86c:	b672      	cpsid	i
 800c86e:	f383 8811 	msr	BASEPRI, r3
 800c872:	f3bf 8f6f 	isb	sy
 800c876:	f3bf 8f4f 	dsb	sy
 800c87a:	b662      	cpsie	i
 800c87c:	617b      	str	r3, [r7, #20]
}
 800c87e:	bf00      	nop
 800c880:	e7fe      	b.n	800c880 <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c884:	699a      	ldr	r2, [r3, #24]
 800c886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c888:	18d1      	adds	r1, r2, r3
 800c88a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c88c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c88e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c890:	f7ff ff00 	bl	800c694 <prvInsertTimerInActiveList>
					break;
 800c894:	e015      	b.n	800c8c2 <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c898:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c89c:	f003 0302 	and.w	r3, r3, #2
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d103      	bne.n	800c8ac <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 800c8a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c8a6:	f000 fbc7 	bl	800d038 <vPortFree>
 800c8aa:	e00a      	b.n	800c8c2 <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c8ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c8b2:	f023 0301 	bic.w	r3, r3, #1
 800c8b6:	b2da      	uxtb	r2, r3
 800c8b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8ba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c8be:	e000      	b.n	800c8c2 <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
 800c8c0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c8c2:	4b08      	ldr	r3, [pc, #32]	; (800c8e4 <prvProcessReceivedCommands+0x1cc>)
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	1d39      	adds	r1, r7, #4
 800c8c8:	2200      	movs	r2, #0
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	f7fe fbb8 	bl	800b040 <xQueueReceive>
 800c8d0:	4603      	mov	r3, r0
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	f47f af24 	bne.w	800c720 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800c8d8:	bf00      	nop
 800c8da:	bf00      	nop
 800c8dc:	3730      	adds	r7, #48	; 0x30
 800c8de:	46bd      	mov	sp, r7
 800c8e0:	bd80      	pop	{r7, pc}
 800c8e2:	bf00      	nop
 800c8e4:	20008740 	.word	0x20008740

0800c8e8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c8e8:	b580      	push	{r7, lr}
 800c8ea:	b088      	sub	sp, #32
 800c8ec:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c8ee:	e04a      	b.n	800c986 <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c8f0:	4b2e      	ldr	r3, [pc, #184]	; (800c9ac <prvSwitchTimerLists+0xc4>)
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	68db      	ldr	r3, [r3, #12]
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c8fa:	4b2c      	ldr	r3, [pc, #176]	; (800c9ac <prvSwitchTimerLists+0xc4>)
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	68db      	ldr	r3, [r3, #12]
 800c900:	68db      	ldr	r3, [r3, #12]
 800c902:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	3304      	adds	r3, #4
 800c908:	4618      	mov	r0, r3
 800c90a:	f7fe f8b9 	bl	800aa80 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	6a1b      	ldr	r3, [r3, #32]
 800c912:	68f8      	ldr	r0, [r7, #12]
 800c914:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c91c:	f003 0304 	and.w	r3, r3, #4
 800c920:	2b00      	cmp	r3, #0
 800c922:	d030      	beq.n	800c986 <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	699b      	ldr	r3, [r3, #24]
 800c928:	693a      	ldr	r2, [r7, #16]
 800c92a:	4413      	add	r3, r2
 800c92c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c92e:	68ba      	ldr	r2, [r7, #8]
 800c930:	693b      	ldr	r3, [r7, #16]
 800c932:	429a      	cmp	r2, r3
 800c934:	d90e      	bls.n	800c954 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	68ba      	ldr	r2, [r7, #8]
 800c93a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	68fa      	ldr	r2, [r7, #12]
 800c940:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c942:	4b1a      	ldr	r3, [pc, #104]	; (800c9ac <prvSwitchTimerLists+0xc4>)
 800c944:	681a      	ldr	r2, [r3, #0]
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	3304      	adds	r3, #4
 800c94a:	4619      	mov	r1, r3
 800c94c:	4610      	mov	r0, r2
 800c94e:	f7fe f85e 	bl	800aa0e <vListInsert>
 800c952:	e018      	b.n	800c986 <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c954:	2300      	movs	r3, #0
 800c956:	9300      	str	r3, [sp, #0]
 800c958:	2300      	movs	r3, #0
 800c95a:	693a      	ldr	r2, [r7, #16]
 800c95c:	2100      	movs	r1, #0
 800c95e:	68f8      	ldr	r0, [r7, #12]
 800c960:	f7ff fd56 	bl	800c410 <xTimerGenericCommand>
 800c964:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	2b00      	cmp	r3, #0
 800c96a:	d10c      	bne.n	800c986 <prvSwitchTimerLists+0x9e>
	__asm volatile
 800c96c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c970:	b672      	cpsid	i
 800c972:	f383 8811 	msr	BASEPRI, r3
 800c976:	f3bf 8f6f 	isb	sy
 800c97a:	f3bf 8f4f 	dsb	sy
 800c97e:	b662      	cpsie	i
 800c980:	603b      	str	r3, [r7, #0]
}
 800c982:	bf00      	nop
 800c984:	e7fe      	b.n	800c984 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c986:	4b09      	ldr	r3, [pc, #36]	; (800c9ac <prvSwitchTimerLists+0xc4>)
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d1af      	bne.n	800c8f0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c990:	4b06      	ldr	r3, [pc, #24]	; (800c9ac <prvSwitchTimerLists+0xc4>)
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c996:	4b06      	ldr	r3, [pc, #24]	; (800c9b0 <prvSwitchTimerLists+0xc8>)
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	4a04      	ldr	r2, [pc, #16]	; (800c9ac <prvSwitchTimerLists+0xc4>)
 800c99c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c99e:	4a04      	ldr	r2, [pc, #16]	; (800c9b0 <prvSwitchTimerLists+0xc8>)
 800c9a0:	697b      	ldr	r3, [r7, #20]
 800c9a2:	6013      	str	r3, [r2, #0]
}
 800c9a4:	bf00      	nop
 800c9a6:	3718      	adds	r7, #24
 800c9a8:	46bd      	mov	sp, r7
 800c9aa:	bd80      	pop	{r7, pc}
 800c9ac:	20008738 	.word	0x20008738
 800c9b0:	2000873c 	.word	0x2000873c

0800c9b4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c9b4:	b580      	push	{r7, lr}
 800c9b6:	b082      	sub	sp, #8
 800c9b8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c9ba:	f000 f947 	bl	800cc4c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c9be:	4b15      	ldr	r3, [pc, #84]	; (800ca14 <prvCheckForValidListAndQueue+0x60>)
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d120      	bne.n	800ca08 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c9c6:	4814      	ldr	r0, [pc, #80]	; (800ca18 <prvCheckForValidListAndQueue+0x64>)
 800c9c8:	f7fd ffd0 	bl	800a96c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c9cc:	4813      	ldr	r0, [pc, #76]	; (800ca1c <prvCheckForValidListAndQueue+0x68>)
 800c9ce:	f7fd ffcd 	bl	800a96c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c9d2:	4b13      	ldr	r3, [pc, #76]	; (800ca20 <prvCheckForValidListAndQueue+0x6c>)
 800c9d4:	4a10      	ldr	r2, [pc, #64]	; (800ca18 <prvCheckForValidListAndQueue+0x64>)
 800c9d6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c9d8:	4b12      	ldr	r3, [pc, #72]	; (800ca24 <prvCheckForValidListAndQueue+0x70>)
 800c9da:	4a10      	ldr	r2, [pc, #64]	; (800ca1c <prvCheckForValidListAndQueue+0x68>)
 800c9dc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c9de:	2300      	movs	r3, #0
 800c9e0:	9300      	str	r3, [sp, #0]
 800c9e2:	4b11      	ldr	r3, [pc, #68]	; (800ca28 <prvCheckForValidListAndQueue+0x74>)
 800c9e4:	4a11      	ldr	r2, [pc, #68]	; (800ca2c <prvCheckForValidListAndQueue+0x78>)
 800c9e6:	2110      	movs	r1, #16
 800c9e8:	200a      	movs	r0, #10
 800c9ea:	f7fe f8dd 	bl	800aba8 <xQueueGenericCreateStatic>
 800c9ee:	4603      	mov	r3, r0
 800c9f0:	4a08      	ldr	r2, [pc, #32]	; (800ca14 <prvCheckForValidListAndQueue+0x60>)
 800c9f2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c9f4:	4b07      	ldr	r3, [pc, #28]	; (800ca14 <prvCheckForValidListAndQueue+0x60>)
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d005      	beq.n	800ca08 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c9fc:	4b05      	ldr	r3, [pc, #20]	; (800ca14 <prvCheckForValidListAndQueue+0x60>)
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	490b      	ldr	r1, [pc, #44]	; (800ca30 <prvCheckForValidListAndQueue+0x7c>)
 800ca02:	4618      	mov	r0, r3
 800ca04:	f7fe fd12 	bl	800b42c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ca08:	f000 f954 	bl	800ccb4 <vPortExitCritical>
}
 800ca0c:	bf00      	nop
 800ca0e:	46bd      	mov	sp, r7
 800ca10:	bd80      	pop	{r7, pc}
 800ca12:	bf00      	nop
 800ca14:	20008740 	.word	0x20008740
 800ca18:	20008710 	.word	0x20008710
 800ca1c:	20008724 	.word	0x20008724
 800ca20:	20008738 	.word	0x20008738
 800ca24:	2000873c 	.word	0x2000873c
 800ca28:	200087ec 	.word	0x200087ec
 800ca2c:	2000874c 	.word	0x2000874c
 800ca30:	0801d498 	.word	0x0801d498

0800ca34 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ca34:	b480      	push	{r7}
 800ca36:	b085      	sub	sp, #20
 800ca38:	af00      	add	r7, sp, #0
 800ca3a:	60f8      	str	r0, [r7, #12]
 800ca3c:	60b9      	str	r1, [r7, #8]
 800ca3e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	3b04      	subs	r3, #4
 800ca44:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ca4c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	3b04      	subs	r3, #4
 800ca52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ca54:	68bb      	ldr	r3, [r7, #8]
 800ca56:	f023 0201 	bic.w	r2, r3, #1
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	3b04      	subs	r3, #4
 800ca62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ca64:	4a0c      	ldr	r2, [pc, #48]	; (800ca98 <pxPortInitialiseStack+0x64>)
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	3b14      	subs	r3, #20
 800ca6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ca70:	687a      	ldr	r2, [r7, #4]
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	3b04      	subs	r3, #4
 800ca7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	f06f 0202 	mvn.w	r2, #2
 800ca82:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	3b20      	subs	r3, #32
 800ca88:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ca8a:	68fb      	ldr	r3, [r7, #12]
}
 800ca8c:	4618      	mov	r0, r3
 800ca8e:	3714      	adds	r7, #20
 800ca90:	46bd      	mov	sp, r7
 800ca92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca96:	4770      	bx	lr
 800ca98:	0800ca9d 	.word	0x0800ca9d

0800ca9c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ca9c:	b480      	push	{r7}
 800ca9e:	b085      	sub	sp, #20
 800caa0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800caa2:	2300      	movs	r3, #0
 800caa4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800caa6:	4b14      	ldr	r3, [pc, #80]	; (800caf8 <prvTaskExitError+0x5c>)
 800caa8:	681b      	ldr	r3, [r3, #0]
 800caaa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800caae:	d00c      	beq.n	800caca <prvTaskExitError+0x2e>
	__asm volatile
 800cab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cab4:	b672      	cpsid	i
 800cab6:	f383 8811 	msr	BASEPRI, r3
 800caba:	f3bf 8f6f 	isb	sy
 800cabe:	f3bf 8f4f 	dsb	sy
 800cac2:	b662      	cpsie	i
 800cac4:	60fb      	str	r3, [r7, #12]
}
 800cac6:	bf00      	nop
 800cac8:	e7fe      	b.n	800cac8 <prvTaskExitError+0x2c>
	__asm volatile
 800caca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cace:	b672      	cpsid	i
 800cad0:	f383 8811 	msr	BASEPRI, r3
 800cad4:	f3bf 8f6f 	isb	sy
 800cad8:	f3bf 8f4f 	dsb	sy
 800cadc:	b662      	cpsie	i
 800cade:	60bb      	str	r3, [r7, #8]
}
 800cae0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800cae2:	bf00      	nop
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d0fc      	beq.n	800cae4 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800caea:	bf00      	nop
 800caec:	bf00      	nop
 800caee:	3714      	adds	r7, #20
 800caf0:	46bd      	mov	sp, r7
 800caf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caf6:	4770      	bx	lr
 800caf8:	2000009c 	.word	0x2000009c
 800cafc:	00000000 	.word	0x00000000

0800cb00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cb00:	4b07      	ldr	r3, [pc, #28]	; (800cb20 <pxCurrentTCBConst2>)
 800cb02:	6819      	ldr	r1, [r3, #0]
 800cb04:	6808      	ldr	r0, [r1, #0]
 800cb06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb0a:	f380 8809 	msr	PSP, r0
 800cb0e:	f3bf 8f6f 	isb	sy
 800cb12:	f04f 0000 	mov.w	r0, #0
 800cb16:	f380 8811 	msr	BASEPRI, r0
 800cb1a:	4770      	bx	lr
 800cb1c:	f3af 8000 	nop.w

0800cb20 <pxCurrentTCBConst2>:
 800cb20:	20008210 	.word	0x20008210
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cb24:	bf00      	nop
 800cb26:	bf00      	nop

0800cb28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800cb28:	4808      	ldr	r0, [pc, #32]	; (800cb4c <prvPortStartFirstTask+0x24>)
 800cb2a:	6800      	ldr	r0, [r0, #0]
 800cb2c:	6800      	ldr	r0, [r0, #0]
 800cb2e:	f380 8808 	msr	MSP, r0
 800cb32:	f04f 0000 	mov.w	r0, #0
 800cb36:	f380 8814 	msr	CONTROL, r0
 800cb3a:	b662      	cpsie	i
 800cb3c:	b661      	cpsie	f
 800cb3e:	f3bf 8f4f 	dsb	sy
 800cb42:	f3bf 8f6f 	isb	sy
 800cb46:	df00      	svc	0
 800cb48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800cb4a:	bf00      	nop
 800cb4c:	e000ed08 	.word	0xe000ed08

0800cb50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800cb50:	b580      	push	{r7, lr}
 800cb52:	b084      	sub	sp, #16
 800cb54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cb56:	4b37      	ldr	r3, [pc, #220]	; (800cc34 <xPortStartScheduler+0xe4>)
 800cb58:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	781b      	ldrb	r3, [r3, #0]
 800cb5e:	b2db      	uxtb	r3, r3
 800cb60:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	22ff      	movs	r2, #255	; 0xff
 800cb66:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	781b      	ldrb	r3, [r3, #0]
 800cb6c:	b2db      	uxtb	r3, r3
 800cb6e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cb70:	78fb      	ldrb	r3, [r7, #3]
 800cb72:	b2db      	uxtb	r3, r3
 800cb74:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800cb78:	b2da      	uxtb	r2, r3
 800cb7a:	4b2f      	ldr	r3, [pc, #188]	; (800cc38 <xPortStartScheduler+0xe8>)
 800cb7c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cb7e:	4b2f      	ldr	r3, [pc, #188]	; (800cc3c <xPortStartScheduler+0xec>)
 800cb80:	2207      	movs	r2, #7
 800cb82:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cb84:	e009      	b.n	800cb9a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800cb86:	4b2d      	ldr	r3, [pc, #180]	; (800cc3c <xPortStartScheduler+0xec>)
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	3b01      	subs	r3, #1
 800cb8c:	4a2b      	ldr	r2, [pc, #172]	; (800cc3c <xPortStartScheduler+0xec>)
 800cb8e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cb90:	78fb      	ldrb	r3, [r7, #3]
 800cb92:	b2db      	uxtb	r3, r3
 800cb94:	005b      	lsls	r3, r3, #1
 800cb96:	b2db      	uxtb	r3, r3
 800cb98:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cb9a:	78fb      	ldrb	r3, [r7, #3]
 800cb9c:	b2db      	uxtb	r3, r3
 800cb9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cba2:	2b80      	cmp	r3, #128	; 0x80
 800cba4:	d0ef      	beq.n	800cb86 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cba6:	4b25      	ldr	r3, [pc, #148]	; (800cc3c <xPortStartScheduler+0xec>)
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	f1c3 0307 	rsb	r3, r3, #7
 800cbae:	2b04      	cmp	r3, #4
 800cbb0:	d00c      	beq.n	800cbcc <xPortStartScheduler+0x7c>
	__asm volatile
 800cbb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbb6:	b672      	cpsid	i
 800cbb8:	f383 8811 	msr	BASEPRI, r3
 800cbbc:	f3bf 8f6f 	isb	sy
 800cbc0:	f3bf 8f4f 	dsb	sy
 800cbc4:	b662      	cpsie	i
 800cbc6:	60bb      	str	r3, [r7, #8]
}
 800cbc8:	bf00      	nop
 800cbca:	e7fe      	b.n	800cbca <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cbcc:	4b1b      	ldr	r3, [pc, #108]	; (800cc3c <xPortStartScheduler+0xec>)
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	021b      	lsls	r3, r3, #8
 800cbd2:	4a1a      	ldr	r2, [pc, #104]	; (800cc3c <xPortStartScheduler+0xec>)
 800cbd4:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cbd6:	4b19      	ldr	r3, [pc, #100]	; (800cc3c <xPortStartScheduler+0xec>)
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cbde:	4a17      	ldr	r2, [pc, #92]	; (800cc3c <xPortStartScheduler+0xec>)
 800cbe0:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	b2da      	uxtb	r2, r3
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cbea:	4b15      	ldr	r3, [pc, #84]	; (800cc40 <xPortStartScheduler+0xf0>)
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	4a14      	ldr	r2, [pc, #80]	; (800cc40 <xPortStartScheduler+0xf0>)
 800cbf0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800cbf4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cbf6:	4b12      	ldr	r3, [pc, #72]	; (800cc40 <xPortStartScheduler+0xf0>)
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	4a11      	ldr	r2, [pc, #68]	; (800cc40 <xPortStartScheduler+0xf0>)
 800cbfc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800cc00:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cc02:	f000 f8dd 	bl	800cdc0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cc06:	4b0f      	ldr	r3, [pc, #60]	; (800cc44 <xPortStartScheduler+0xf4>)
 800cc08:	2200      	movs	r2, #0
 800cc0a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cc0c:	f000 f8fc 	bl	800ce08 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cc10:	4b0d      	ldr	r3, [pc, #52]	; (800cc48 <xPortStartScheduler+0xf8>)
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	4a0c      	ldr	r2, [pc, #48]	; (800cc48 <xPortStartScheduler+0xf8>)
 800cc16:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800cc1a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cc1c:	f7ff ff84 	bl	800cb28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cc20:	f7ff f826 	bl	800bc70 <vTaskSwitchContext>
	prvTaskExitError();
 800cc24:	f7ff ff3a 	bl	800ca9c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cc28:	2300      	movs	r3, #0
}
 800cc2a:	4618      	mov	r0, r3
 800cc2c:	3710      	adds	r7, #16
 800cc2e:	46bd      	mov	sp, r7
 800cc30:	bd80      	pop	{r7, pc}
 800cc32:	bf00      	nop
 800cc34:	e000e400 	.word	0xe000e400
 800cc38:	2000883c 	.word	0x2000883c
 800cc3c:	20008840 	.word	0x20008840
 800cc40:	e000ed20 	.word	0xe000ed20
 800cc44:	2000009c 	.word	0x2000009c
 800cc48:	e000ef34 	.word	0xe000ef34

0800cc4c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cc4c:	b480      	push	{r7}
 800cc4e:	b083      	sub	sp, #12
 800cc50:	af00      	add	r7, sp, #0
	__asm volatile
 800cc52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc56:	b672      	cpsid	i
 800cc58:	f383 8811 	msr	BASEPRI, r3
 800cc5c:	f3bf 8f6f 	isb	sy
 800cc60:	f3bf 8f4f 	dsb	sy
 800cc64:	b662      	cpsie	i
 800cc66:	607b      	str	r3, [r7, #4]
}
 800cc68:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800cc6a:	4b10      	ldr	r3, [pc, #64]	; (800ccac <vPortEnterCritical+0x60>)
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	3301      	adds	r3, #1
 800cc70:	4a0e      	ldr	r2, [pc, #56]	; (800ccac <vPortEnterCritical+0x60>)
 800cc72:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800cc74:	4b0d      	ldr	r3, [pc, #52]	; (800ccac <vPortEnterCritical+0x60>)
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	2b01      	cmp	r3, #1
 800cc7a:	d111      	bne.n	800cca0 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cc7c:	4b0c      	ldr	r3, [pc, #48]	; (800ccb0 <vPortEnterCritical+0x64>)
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	b2db      	uxtb	r3, r3
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d00c      	beq.n	800cca0 <vPortEnterCritical+0x54>
	__asm volatile
 800cc86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc8a:	b672      	cpsid	i
 800cc8c:	f383 8811 	msr	BASEPRI, r3
 800cc90:	f3bf 8f6f 	isb	sy
 800cc94:	f3bf 8f4f 	dsb	sy
 800cc98:	b662      	cpsie	i
 800cc9a:	603b      	str	r3, [r7, #0]
}
 800cc9c:	bf00      	nop
 800cc9e:	e7fe      	b.n	800cc9e <vPortEnterCritical+0x52>
	}
}
 800cca0:	bf00      	nop
 800cca2:	370c      	adds	r7, #12
 800cca4:	46bd      	mov	sp, r7
 800cca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccaa:	4770      	bx	lr
 800ccac:	2000009c 	.word	0x2000009c
 800ccb0:	e000ed04 	.word	0xe000ed04

0800ccb4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ccb4:	b480      	push	{r7}
 800ccb6:	b083      	sub	sp, #12
 800ccb8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ccba:	4b13      	ldr	r3, [pc, #76]	; (800cd08 <vPortExitCritical+0x54>)
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d10c      	bne.n	800ccdc <vPortExitCritical+0x28>
	__asm volatile
 800ccc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccc6:	b672      	cpsid	i
 800ccc8:	f383 8811 	msr	BASEPRI, r3
 800cccc:	f3bf 8f6f 	isb	sy
 800ccd0:	f3bf 8f4f 	dsb	sy
 800ccd4:	b662      	cpsie	i
 800ccd6:	607b      	str	r3, [r7, #4]
}
 800ccd8:	bf00      	nop
 800ccda:	e7fe      	b.n	800ccda <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800ccdc:	4b0a      	ldr	r3, [pc, #40]	; (800cd08 <vPortExitCritical+0x54>)
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	3b01      	subs	r3, #1
 800cce2:	4a09      	ldr	r2, [pc, #36]	; (800cd08 <vPortExitCritical+0x54>)
 800cce4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800cce6:	4b08      	ldr	r3, [pc, #32]	; (800cd08 <vPortExitCritical+0x54>)
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d105      	bne.n	800ccfa <vPortExitCritical+0x46>
 800ccee:	2300      	movs	r3, #0
 800ccf0:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ccf2:	683b      	ldr	r3, [r7, #0]
 800ccf4:	f383 8811 	msr	BASEPRI, r3
}
 800ccf8:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ccfa:	bf00      	nop
 800ccfc:	370c      	adds	r7, #12
 800ccfe:	46bd      	mov	sp, r7
 800cd00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd04:	4770      	bx	lr
 800cd06:	bf00      	nop
 800cd08:	2000009c 	.word	0x2000009c
 800cd0c:	00000000 	.word	0x00000000

0800cd10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cd10:	f3ef 8009 	mrs	r0, PSP
 800cd14:	f3bf 8f6f 	isb	sy
 800cd18:	4b15      	ldr	r3, [pc, #84]	; (800cd70 <pxCurrentTCBConst>)
 800cd1a:	681a      	ldr	r2, [r3, #0]
 800cd1c:	f01e 0f10 	tst.w	lr, #16
 800cd20:	bf08      	it	eq
 800cd22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cd26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd2a:	6010      	str	r0, [r2, #0]
 800cd2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cd30:	f04f 0050 	mov.w	r0, #80	; 0x50
 800cd34:	b672      	cpsid	i
 800cd36:	f380 8811 	msr	BASEPRI, r0
 800cd3a:	f3bf 8f4f 	dsb	sy
 800cd3e:	f3bf 8f6f 	isb	sy
 800cd42:	b662      	cpsie	i
 800cd44:	f7fe ff94 	bl	800bc70 <vTaskSwitchContext>
 800cd48:	f04f 0000 	mov.w	r0, #0
 800cd4c:	f380 8811 	msr	BASEPRI, r0
 800cd50:	bc09      	pop	{r0, r3}
 800cd52:	6819      	ldr	r1, [r3, #0]
 800cd54:	6808      	ldr	r0, [r1, #0]
 800cd56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd5a:	f01e 0f10 	tst.w	lr, #16
 800cd5e:	bf08      	it	eq
 800cd60:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cd64:	f380 8809 	msr	PSP, r0
 800cd68:	f3bf 8f6f 	isb	sy
 800cd6c:	4770      	bx	lr
 800cd6e:	bf00      	nop

0800cd70 <pxCurrentTCBConst>:
 800cd70:	20008210 	.word	0x20008210
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cd74:	bf00      	nop
 800cd76:	bf00      	nop

0800cd78 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cd78:	b580      	push	{r7, lr}
 800cd7a:	b082      	sub	sp, #8
 800cd7c:	af00      	add	r7, sp, #0
	__asm volatile
 800cd7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd82:	b672      	cpsid	i
 800cd84:	f383 8811 	msr	BASEPRI, r3
 800cd88:	f3bf 8f6f 	isb	sy
 800cd8c:	f3bf 8f4f 	dsb	sy
 800cd90:	b662      	cpsie	i
 800cd92:	607b      	str	r3, [r7, #4]
}
 800cd94:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cd96:	f7fe feaf 	bl	800baf8 <xTaskIncrementTick>
 800cd9a:	4603      	mov	r3, r0
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d003      	beq.n	800cda8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cda0:	4b06      	ldr	r3, [pc, #24]	; (800cdbc <SysTick_Handler+0x44>)
 800cda2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cda6:	601a      	str	r2, [r3, #0]
 800cda8:	2300      	movs	r3, #0
 800cdaa:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cdac:	683b      	ldr	r3, [r7, #0]
 800cdae:	f383 8811 	msr	BASEPRI, r3
}
 800cdb2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cdb4:	bf00      	nop
 800cdb6:	3708      	adds	r7, #8
 800cdb8:	46bd      	mov	sp, r7
 800cdba:	bd80      	pop	{r7, pc}
 800cdbc:	e000ed04 	.word	0xe000ed04

0800cdc0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cdc0:	b480      	push	{r7}
 800cdc2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cdc4:	4b0b      	ldr	r3, [pc, #44]	; (800cdf4 <vPortSetupTimerInterrupt+0x34>)
 800cdc6:	2200      	movs	r2, #0
 800cdc8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cdca:	4b0b      	ldr	r3, [pc, #44]	; (800cdf8 <vPortSetupTimerInterrupt+0x38>)
 800cdcc:	2200      	movs	r2, #0
 800cdce:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cdd0:	4b0a      	ldr	r3, [pc, #40]	; (800cdfc <vPortSetupTimerInterrupt+0x3c>)
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	4a0a      	ldr	r2, [pc, #40]	; (800ce00 <vPortSetupTimerInterrupt+0x40>)
 800cdd6:	fba2 2303 	umull	r2, r3, r2, r3
 800cdda:	099b      	lsrs	r3, r3, #6
 800cddc:	4a09      	ldr	r2, [pc, #36]	; (800ce04 <vPortSetupTimerInterrupt+0x44>)
 800cdde:	3b01      	subs	r3, #1
 800cde0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cde2:	4b04      	ldr	r3, [pc, #16]	; (800cdf4 <vPortSetupTimerInterrupt+0x34>)
 800cde4:	2207      	movs	r2, #7
 800cde6:	601a      	str	r2, [r3, #0]
}
 800cde8:	bf00      	nop
 800cdea:	46bd      	mov	sp, r7
 800cdec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf0:	4770      	bx	lr
 800cdf2:	bf00      	nop
 800cdf4:	e000e010 	.word	0xe000e010
 800cdf8:	e000e018 	.word	0xe000e018
 800cdfc:	20000004 	.word	0x20000004
 800ce00:	10624dd3 	.word	0x10624dd3
 800ce04:	e000e014 	.word	0xe000e014

0800ce08 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ce08:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800ce18 <vPortEnableVFP+0x10>
 800ce0c:	6801      	ldr	r1, [r0, #0]
 800ce0e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800ce12:	6001      	str	r1, [r0, #0]
 800ce14:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ce16:	bf00      	nop
 800ce18:	e000ed88 	.word	0xe000ed88

0800ce1c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ce1c:	b480      	push	{r7}
 800ce1e:	b085      	sub	sp, #20
 800ce20:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ce22:	f3ef 8305 	mrs	r3, IPSR
 800ce26:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ce28:	68fb      	ldr	r3, [r7, #12]
 800ce2a:	2b0f      	cmp	r3, #15
 800ce2c:	d916      	bls.n	800ce5c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ce2e:	4a19      	ldr	r2, [pc, #100]	; (800ce94 <vPortValidateInterruptPriority+0x78>)
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	4413      	add	r3, r2
 800ce34:	781b      	ldrb	r3, [r3, #0]
 800ce36:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ce38:	4b17      	ldr	r3, [pc, #92]	; (800ce98 <vPortValidateInterruptPriority+0x7c>)
 800ce3a:	781b      	ldrb	r3, [r3, #0]
 800ce3c:	7afa      	ldrb	r2, [r7, #11]
 800ce3e:	429a      	cmp	r2, r3
 800ce40:	d20c      	bcs.n	800ce5c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800ce42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce46:	b672      	cpsid	i
 800ce48:	f383 8811 	msr	BASEPRI, r3
 800ce4c:	f3bf 8f6f 	isb	sy
 800ce50:	f3bf 8f4f 	dsb	sy
 800ce54:	b662      	cpsie	i
 800ce56:	607b      	str	r3, [r7, #4]
}
 800ce58:	bf00      	nop
 800ce5a:	e7fe      	b.n	800ce5a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ce5c:	4b0f      	ldr	r3, [pc, #60]	; (800ce9c <vPortValidateInterruptPriority+0x80>)
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ce64:	4b0e      	ldr	r3, [pc, #56]	; (800cea0 <vPortValidateInterruptPriority+0x84>)
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	429a      	cmp	r2, r3
 800ce6a:	d90c      	bls.n	800ce86 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800ce6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce70:	b672      	cpsid	i
 800ce72:	f383 8811 	msr	BASEPRI, r3
 800ce76:	f3bf 8f6f 	isb	sy
 800ce7a:	f3bf 8f4f 	dsb	sy
 800ce7e:	b662      	cpsie	i
 800ce80:	603b      	str	r3, [r7, #0]
}
 800ce82:	bf00      	nop
 800ce84:	e7fe      	b.n	800ce84 <vPortValidateInterruptPriority+0x68>
	}
 800ce86:	bf00      	nop
 800ce88:	3714      	adds	r7, #20
 800ce8a:	46bd      	mov	sp, r7
 800ce8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce90:	4770      	bx	lr
 800ce92:	bf00      	nop
 800ce94:	e000e3f0 	.word	0xe000e3f0
 800ce98:	2000883c 	.word	0x2000883c
 800ce9c:	e000ed0c 	.word	0xe000ed0c
 800cea0:	20008840 	.word	0x20008840

0800cea4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800cea4:	b580      	push	{r7, lr}
 800cea6:	b08a      	sub	sp, #40	; 0x28
 800cea8:	af00      	add	r7, sp, #0
 800ceaa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ceac:	2300      	movs	r3, #0
 800ceae:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ceb0:	f7fe fd64 	bl	800b97c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ceb4:	4b5b      	ldr	r3, [pc, #364]	; (800d024 <pvPortMalloc+0x180>)
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d101      	bne.n	800cec0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800cebc:	f000 f91a 	bl	800d0f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800cec0:	4b59      	ldr	r3, [pc, #356]	; (800d028 <pvPortMalloc+0x184>)
 800cec2:	681a      	ldr	r2, [r3, #0]
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	4013      	ands	r3, r2
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	f040 8092 	bne.w	800cff2 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d01f      	beq.n	800cf14 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800ced4:	2208      	movs	r2, #8
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	4413      	add	r3, r2
 800ceda:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	f003 0307 	and.w	r3, r3, #7
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d016      	beq.n	800cf14 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	f023 0307 	bic.w	r3, r3, #7
 800ceec:	3308      	adds	r3, #8
 800ceee:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	f003 0307 	and.w	r3, r3, #7
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d00c      	beq.n	800cf14 <pvPortMalloc+0x70>
	__asm volatile
 800cefa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cefe:	b672      	cpsid	i
 800cf00:	f383 8811 	msr	BASEPRI, r3
 800cf04:	f3bf 8f6f 	isb	sy
 800cf08:	f3bf 8f4f 	dsb	sy
 800cf0c:	b662      	cpsie	i
 800cf0e:	617b      	str	r3, [r7, #20]
}
 800cf10:	bf00      	nop
 800cf12:	e7fe      	b.n	800cf12 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d06b      	beq.n	800cff2 <pvPortMalloc+0x14e>
 800cf1a:	4b44      	ldr	r3, [pc, #272]	; (800d02c <pvPortMalloc+0x188>)
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	687a      	ldr	r2, [r7, #4]
 800cf20:	429a      	cmp	r2, r3
 800cf22:	d866      	bhi.n	800cff2 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800cf24:	4b42      	ldr	r3, [pc, #264]	; (800d030 <pvPortMalloc+0x18c>)
 800cf26:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800cf28:	4b41      	ldr	r3, [pc, #260]	; (800d030 <pvPortMalloc+0x18c>)
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cf2e:	e004      	b.n	800cf3a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800cf30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf32:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800cf34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cf3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf3c:	685b      	ldr	r3, [r3, #4]
 800cf3e:	687a      	ldr	r2, [r7, #4]
 800cf40:	429a      	cmp	r2, r3
 800cf42:	d903      	bls.n	800cf4c <pvPortMalloc+0xa8>
 800cf44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d1f1      	bne.n	800cf30 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800cf4c:	4b35      	ldr	r3, [pc, #212]	; (800d024 <pvPortMalloc+0x180>)
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cf52:	429a      	cmp	r2, r3
 800cf54:	d04d      	beq.n	800cff2 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800cf56:	6a3b      	ldr	r3, [r7, #32]
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	2208      	movs	r2, #8
 800cf5c:	4413      	add	r3, r2
 800cf5e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800cf60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf62:	681a      	ldr	r2, [r3, #0]
 800cf64:	6a3b      	ldr	r3, [r7, #32]
 800cf66:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800cf68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf6a:	685a      	ldr	r2, [r3, #4]
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	1ad2      	subs	r2, r2, r3
 800cf70:	2308      	movs	r3, #8
 800cf72:	005b      	lsls	r3, r3, #1
 800cf74:	429a      	cmp	r2, r3
 800cf76:	d921      	bls.n	800cfbc <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800cf78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	4413      	add	r3, r2
 800cf7e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cf80:	69bb      	ldr	r3, [r7, #24]
 800cf82:	f003 0307 	and.w	r3, r3, #7
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d00c      	beq.n	800cfa4 <pvPortMalloc+0x100>
	__asm volatile
 800cf8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf8e:	b672      	cpsid	i
 800cf90:	f383 8811 	msr	BASEPRI, r3
 800cf94:	f3bf 8f6f 	isb	sy
 800cf98:	f3bf 8f4f 	dsb	sy
 800cf9c:	b662      	cpsie	i
 800cf9e:	613b      	str	r3, [r7, #16]
}
 800cfa0:	bf00      	nop
 800cfa2:	e7fe      	b.n	800cfa2 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800cfa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfa6:	685a      	ldr	r2, [r3, #4]
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	1ad2      	subs	r2, r2, r3
 800cfac:	69bb      	ldr	r3, [r7, #24]
 800cfae:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800cfb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfb2:	687a      	ldr	r2, [r7, #4]
 800cfb4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800cfb6:	69b8      	ldr	r0, [r7, #24]
 800cfb8:	f000 f8fe 	bl	800d1b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800cfbc:	4b1b      	ldr	r3, [pc, #108]	; (800d02c <pvPortMalloc+0x188>)
 800cfbe:	681a      	ldr	r2, [r3, #0]
 800cfc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfc2:	685b      	ldr	r3, [r3, #4]
 800cfc4:	1ad3      	subs	r3, r2, r3
 800cfc6:	4a19      	ldr	r2, [pc, #100]	; (800d02c <pvPortMalloc+0x188>)
 800cfc8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800cfca:	4b18      	ldr	r3, [pc, #96]	; (800d02c <pvPortMalloc+0x188>)
 800cfcc:	681a      	ldr	r2, [r3, #0]
 800cfce:	4b19      	ldr	r3, [pc, #100]	; (800d034 <pvPortMalloc+0x190>)
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	429a      	cmp	r2, r3
 800cfd4:	d203      	bcs.n	800cfde <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800cfd6:	4b15      	ldr	r3, [pc, #84]	; (800d02c <pvPortMalloc+0x188>)
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	4a16      	ldr	r2, [pc, #88]	; (800d034 <pvPortMalloc+0x190>)
 800cfdc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800cfde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfe0:	685a      	ldr	r2, [r3, #4]
 800cfe2:	4b11      	ldr	r3, [pc, #68]	; (800d028 <pvPortMalloc+0x184>)
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	431a      	orrs	r2, r3
 800cfe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfea:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800cfec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfee:	2200      	movs	r2, #0
 800cff0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800cff2:	f7fe fcd1 	bl	800b998 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800cff6:	69fb      	ldr	r3, [r7, #28]
 800cff8:	f003 0307 	and.w	r3, r3, #7
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d00c      	beq.n	800d01a <pvPortMalloc+0x176>
	__asm volatile
 800d000:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d004:	b672      	cpsid	i
 800d006:	f383 8811 	msr	BASEPRI, r3
 800d00a:	f3bf 8f6f 	isb	sy
 800d00e:	f3bf 8f4f 	dsb	sy
 800d012:	b662      	cpsie	i
 800d014:	60fb      	str	r3, [r7, #12]
}
 800d016:	bf00      	nop
 800d018:	e7fe      	b.n	800d018 <pvPortMalloc+0x174>
	return pvReturn;
 800d01a:	69fb      	ldr	r3, [r7, #28]
}
 800d01c:	4618      	mov	r0, r3
 800d01e:	3728      	adds	r7, #40	; 0x28
 800d020:	46bd      	mov	sp, r7
 800d022:	bd80      	pop	{r7, pc}
 800d024:	2000c44c 	.word	0x2000c44c
 800d028:	2000c458 	.word	0x2000c458
 800d02c:	2000c450 	.word	0x2000c450
 800d030:	2000c444 	.word	0x2000c444
 800d034:	2000c454 	.word	0x2000c454

0800d038 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d038:	b580      	push	{r7, lr}
 800d03a:	b086      	sub	sp, #24
 800d03c:	af00      	add	r7, sp, #0
 800d03e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	2b00      	cmp	r3, #0
 800d048:	d04c      	beq.n	800d0e4 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d04a:	2308      	movs	r3, #8
 800d04c:	425b      	negs	r3, r3
 800d04e:	697a      	ldr	r2, [r7, #20]
 800d050:	4413      	add	r3, r2
 800d052:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d054:	697b      	ldr	r3, [r7, #20]
 800d056:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d058:	693b      	ldr	r3, [r7, #16]
 800d05a:	685a      	ldr	r2, [r3, #4]
 800d05c:	4b23      	ldr	r3, [pc, #140]	; (800d0ec <vPortFree+0xb4>)
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	4013      	ands	r3, r2
 800d062:	2b00      	cmp	r3, #0
 800d064:	d10c      	bne.n	800d080 <vPortFree+0x48>
	__asm volatile
 800d066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d06a:	b672      	cpsid	i
 800d06c:	f383 8811 	msr	BASEPRI, r3
 800d070:	f3bf 8f6f 	isb	sy
 800d074:	f3bf 8f4f 	dsb	sy
 800d078:	b662      	cpsie	i
 800d07a:	60fb      	str	r3, [r7, #12]
}
 800d07c:	bf00      	nop
 800d07e:	e7fe      	b.n	800d07e <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d080:	693b      	ldr	r3, [r7, #16]
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	2b00      	cmp	r3, #0
 800d086:	d00c      	beq.n	800d0a2 <vPortFree+0x6a>
	__asm volatile
 800d088:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d08c:	b672      	cpsid	i
 800d08e:	f383 8811 	msr	BASEPRI, r3
 800d092:	f3bf 8f6f 	isb	sy
 800d096:	f3bf 8f4f 	dsb	sy
 800d09a:	b662      	cpsie	i
 800d09c:	60bb      	str	r3, [r7, #8]
}
 800d09e:	bf00      	nop
 800d0a0:	e7fe      	b.n	800d0a0 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d0a2:	693b      	ldr	r3, [r7, #16]
 800d0a4:	685a      	ldr	r2, [r3, #4]
 800d0a6:	4b11      	ldr	r3, [pc, #68]	; (800d0ec <vPortFree+0xb4>)
 800d0a8:	681b      	ldr	r3, [r3, #0]
 800d0aa:	4013      	ands	r3, r2
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	d019      	beq.n	800d0e4 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d0b0:	693b      	ldr	r3, [r7, #16]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d115      	bne.n	800d0e4 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d0b8:	693b      	ldr	r3, [r7, #16]
 800d0ba:	685a      	ldr	r2, [r3, #4]
 800d0bc:	4b0b      	ldr	r3, [pc, #44]	; (800d0ec <vPortFree+0xb4>)
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	43db      	mvns	r3, r3
 800d0c2:	401a      	ands	r2, r3
 800d0c4:	693b      	ldr	r3, [r7, #16]
 800d0c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d0c8:	f7fe fc58 	bl	800b97c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d0cc:	693b      	ldr	r3, [r7, #16]
 800d0ce:	685a      	ldr	r2, [r3, #4]
 800d0d0:	4b07      	ldr	r3, [pc, #28]	; (800d0f0 <vPortFree+0xb8>)
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	4413      	add	r3, r2
 800d0d6:	4a06      	ldr	r2, [pc, #24]	; (800d0f0 <vPortFree+0xb8>)
 800d0d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d0da:	6938      	ldr	r0, [r7, #16]
 800d0dc:	f000 f86c 	bl	800d1b8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800d0e0:	f7fe fc5a 	bl	800b998 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d0e4:	bf00      	nop
 800d0e6:	3718      	adds	r7, #24
 800d0e8:	46bd      	mov	sp, r7
 800d0ea:	bd80      	pop	{r7, pc}
 800d0ec:	2000c458 	.word	0x2000c458
 800d0f0:	2000c450 	.word	0x2000c450

0800d0f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d0f4:	b480      	push	{r7}
 800d0f6:	b085      	sub	sp, #20
 800d0f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d0fa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800d0fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d100:	4b27      	ldr	r3, [pc, #156]	; (800d1a0 <prvHeapInit+0xac>)
 800d102:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	f003 0307 	and.w	r3, r3, #7
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d00c      	beq.n	800d128 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	3307      	adds	r3, #7
 800d112:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	f023 0307 	bic.w	r3, r3, #7
 800d11a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d11c:	68ba      	ldr	r2, [r7, #8]
 800d11e:	68fb      	ldr	r3, [r7, #12]
 800d120:	1ad3      	subs	r3, r2, r3
 800d122:	4a1f      	ldr	r2, [pc, #124]	; (800d1a0 <prvHeapInit+0xac>)
 800d124:	4413      	add	r3, r2
 800d126:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d12c:	4a1d      	ldr	r2, [pc, #116]	; (800d1a4 <prvHeapInit+0xb0>)
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d132:	4b1c      	ldr	r3, [pc, #112]	; (800d1a4 <prvHeapInit+0xb0>)
 800d134:	2200      	movs	r2, #0
 800d136:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	68ba      	ldr	r2, [r7, #8]
 800d13c:	4413      	add	r3, r2
 800d13e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d140:	2208      	movs	r2, #8
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	1a9b      	subs	r3, r3, r2
 800d146:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d148:	68fb      	ldr	r3, [r7, #12]
 800d14a:	f023 0307 	bic.w	r3, r3, #7
 800d14e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d150:	68fb      	ldr	r3, [r7, #12]
 800d152:	4a15      	ldr	r2, [pc, #84]	; (800d1a8 <prvHeapInit+0xb4>)
 800d154:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d156:	4b14      	ldr	r3, [pc, #80]	; (800d1a8 <prvHeapInit+0xb4>)
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	2200      	movs	r2, #0
 800d15c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d15e:	4b12      	ldr	r3, [pc, #72]	; (800d1a8 <prvHeapInit+0xb4>)
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	2200      	movs	r2, #0
 800d164:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d16a:	683b      	ldr	r3, [r7, #0]
 800d16c:	68fa      	ldr	r2, [r7, #12]
 800d16e:	1ad2      	subs	r2, r2, r3
 800d170:	683b      	ldr	r3, [r7, #0]
 800d172:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d174:	4b0c      	ldr	r3, [pc, #48]	; (800d1a8 <prvHeapInit+0xb4>)
 800d176:	681a      	ldr	r2, [r3, #0]
 800d178:	683b      	ldr	r3, [r7, #0]
 800d17a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d17c:	683b      	ldr	r3, [r7, #0]
 800d17e:	685b      	ldr	r3, [r3, #4]
 800d180:	4a0a      	ldr	r2, [pc, #40]	; (800d1ac <prvHeapInit+0xb8>)
 800d182:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d184:	683b      	ldr	r3, [r7, #0]
 800d186:	685b      	ldr	r3, [r3, #4]
 800d188:	4a09      	ldr	r2, [pc, #36]	; (800d1b0 <prvHeapInit+0xbc>)
 800d18a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d18c:	4b09      	ldr	r3, [pc, #36]	; (800d1b4 <prvHeapInit+0xc0>)
 800d18e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d192:	601a      	str	r2, [r3, #0]
}
 800d194:	bf00      	nop
 800d196:	3714      	adds	r7, #20
 800d198:	46bd      	mov	sp, r7
 800d19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d19e:	4770      	bx	lr
 800d1a0:	20008844 	.word	0x20008844
 800d1a4:	2000c444 	.word	0x2000c444
 800d1a8:	2000c44c 	.word	0x2000c44c
 800d1ac:	2000c454 	.word	0x2000c454
 800d1b0:	2000c450 	.word	0x2000c450
 800d1b4:	2000c458 	.word	0x2000c458

0800d1b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d1b8:	b480      	push	{r7}
 800d1ba:	b085      	sub	sp, #20
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d1c0:	4b28      	ldr	r3, [pc, #160]	; (800d264 <prvInsertBlockIntoFreeList+0xac>)
 800d1c2:	60fb      	str	r3, [r7, #12]
 800d1c4:	e002      	b.n	800d1cc <prvInsertBlockIntoFreeList+0x14>
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	60fb      	str	r3, [r7, #12]
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	687a      	ldr	r2, [r7, #4]
 800d1d2:	429a      	cmp	r2, r3
 800d1d4:	d8f7      	bhi.n	800d1c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d1d6:	68fb      	ldr	r3, [r7, #12]
 800d1d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	685b      	ldr	r3, [r3, #4]
 800d1de:	68ba      	ldr	r2, [r7, #8]
 800d1e0:	4413      	add	r3, r2
 800d1e2:	687a      	ldr	r2, [r7, #4]
 800d1e4:	429a      	cmp	r2, r3
 800d1e6:	d108      	bne.n	800d1fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d1e8:	68fb      	ldr	r3, [r7, #12]
 800d1ea:	685a      	ldr	r2, [r3, #4]
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	685b      	ldr	r3, [r3, #4]
 800d1f0:	441a      	add	r2, r3
 800d1f2:	68fb      	ldr	r3, [r7, #12]
 800d1f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	685b      	ldr	r3, [r3, #4]
 800d202:	68ba      	ldr	r2, [r7, #8]
 800d204:	441a      	add	r2, r3
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	429a      	cmp	r2, r3
 800d20c:	d118      	bne.n	800d240 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	681a      	ldr	r2, [r3, #0]
 800d212:	4b15      	ldr	r3, [pc, #84]	; (800d268 <prvInsertBlockIntoFreeList+0xb0>)
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	429a      	cmp	r2, r3
 800d218:	d00d      	beq.n	800d236 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	685a      	ldr	r2, [r3, #4]
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	685b      	ldr	r3, [r3, #4]
 800d224:	441a      	add	r2, r3
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	681a      	ldr	r2, [r3, #0]
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	601a      	str	r2, [r3, #0]
 800d234:	e008      	b.n	800d248 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d236:	4b0c      	ldr	r3, [pc, #48]	; (800d268 <prvInsertBlockIntoFreeList+0xb0>)
 800d238:	681a      	ldr	r2, [r3, #0]
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	601a      	str	r2, [r3, #0]
 800d23e:	e003      	b.n	800d248 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	681a      	ldr	r2, [r3, #0]
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d248:	68fa      	ldr	r2, [r7, #12]
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	429a      	cmp	r2, r3
 800d24e:	d002      	beq.n	800d256 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	687a      	ldr	r2, [r7, #4]
 800d254:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d256:	bf00      	nop
 800d258:	3714      	adds	r7, #20
 800d25a:	46bd      	mov	sp, r7
 800d25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d260:	4770      	bx	lr
 800d262:	bf00      	nop
 800d264:	2000c444 	.word	0x2000c444
 800d268:	2000c44c 	.word	0x2000c44c

0800d26c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d26c:	b580      	push	{r7, lr}
 800d26e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d270:	2200      	movs	r2, #0
 800d272:	4912      	ldr	r1, [pc, #72]	; (800d2bc <MX_USB_DEVICE_Init+0x50>)
 800d274:	4812      	ldr	r0, [pc, #72]	; (800d2c0 <MX_USB_DEVICE_Init+0x54>)
 800d276:	f7fb fee3 	bl	8009040 <USBD_Init>
 800d27a:	4603      	mov	r3, r0
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d001      	beq.n	800d284 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d280:	f7f4 f83e 	bl	8001300 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d284:	490f      	ldr	r1, [pc, #60]	; (800d2c4 <MX_USB_DEVICE_Init+0x58>)
 800d286:	480e      	ldr	r0, [pc, #56]	; (800d2c0 <MX_USB_DEVICE_Init+0x54>)
 800d288:	f7fb ff0a 	bl	80090a0 <USBD_RegisterClass>
 800d28c:	4603      	mov	r3, r0
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d001      	beq.n	800d296 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d292:	f7f4 f835 	bl	8001300 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d296:	490c      	ldr	r1, [pc, #48]	; (800d2c8 <MX_USB_DEVICE_Init+0x5c>)
 800d298:	4809      	ldr	r0, [pc, #36]	; (800d2c0 <MX_USB_DEVICE_Init+0x54>)
 800d29a:	f7fb fe41 	bl	8008f20 <USBD_CDC_RegisterInterface>
 800d29e:	4603      	mov	r3, r0
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d001      	beq.n	800d2a8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d2a4:	f7f4 f82c 	bl	8001300 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d2a8:	4805      	ldr	r0, [pc, #20]	; (800d2c0 <MX_USB_DEVICE_Init+0x54>)
 800d2aa:	f7fb ff2f 	bl	800910c <USBD_Start>
 800d2ae:	4603      	mov	r3, r0
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d001      	beq.n	800d2b8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d2b4:	f7f4 f824 	bl	8001300 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d2b8:	bf00      	nop
 800d2ba:	bd80      	pop	{r7, pc}
 800d2bc:	200000b4 	.word	0x200000b4
 800d2c0:	2000c45c 	.word	0x2000c45c
 800d2c4:	2000001c 	.word	0x2000001c
 800d2c8:	200000a0 	.word	0x200000a0

0800d2cc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d2cc:	b580      	push	{r7, lr}
 800d2ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d2d0:	2200      	movs	r2, #0
 800d2d2:	4905      	ldr	r1, [pc, #20]	; (800d2e8 <CDC_Init_FS+0x1c>)
 800d2d4:	4805      	ldr	r0, [pc, #20]	; (800d2ec <CDC_Init_FS+0x20>)
 800d2d6:	f7fb fe3d 	bl	8008f54 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d2da:	4905      	ldr	r1, [pc, #20]	; (800d2f0 <CDC_Init_FS+0x24>)
 800d2dc:	4803      	ldr	r0, [pc, #12]	; (800d2ec <CDC_Init_FS+0x20>)
 800d2de:	f7fb fe5b 	bl	8008f98 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d2e2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d2e4:	4618      	mov	r0, r3
 800d2e6:	bd80      	pop	{r7, pc}
 800d2e8:	2000cf38 	.word	0x2000cf38
 800d2ec:	2000c45c 	.word	0x2000c45c
 800d2f0:	2000c738 	.word	0x2000c738

0800d2f4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d2f4:	b480      	push	{r7}
 800d2f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d2f8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d2fa:	4618      	mov	r0, r3
 800d2fc:	46bd      	mov	sp, r7
 800d2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d302:	4770      	bx	lr

0800d304 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d304:	b480      	push	{r7}
 800d306:	b083      	sub	sp, #12
 800d308:	af00      	add	r7, sp, #0
 800d30a:	4603      	mov	r3, r0
 800d30c:	6039      	str	r1, [r7, #0]
 800d30e:	71fb      	strb	r3, [r7, #7]
 800d310:	4613      	mov	r3, r2
 800d312:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d314:	79fb      	ldrb	r3, [r7, #7]
 800d316:	2b23      	cmp	r3, #35	; 0x23
 800d318:	d84a      	bhi.n	800d3b0 <CDC_Control_FS+0xac>
 800d31a:	a201      	add	r2, pc, #4	; (adr r2, 800d320 <CDC_Control_FS+0x1c>)
 800d31c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d320:	0800d3b1 	.word	0x0800d3b1
 800d324:	0800d3b1 	.word	0x0800d3b1
 800d328:	0800d3b1 	.word	0x0800d3b1
 800d32c:	0800d3b1 	.word	0x0800d3b1
 800d330:	0800d3b1 	.word	0x0800d3b1
 800d334:	0800d3b1 	.word	0x0800d3b1
 800d338:	0800d3b1 	.word	0x0800d3b1
 800d33c:	0800d3b1 	.word	0x0800d3b1
 800d340:	0800d3b1 	.word	0x0800d3b1
 800d344:	0800d3b1 	.word	0x0800d3b1
 800d348:	0800d3b1 	.word	0x0800d3b1
 800d34c:	0800d3b1 	.word	0x0800d3b1
 800d350:	0800d3b1 	.word	0x0800d3b1
 800d354:	0800d3b1 	.word	0x0800d3b1
 800d358:	0800d3b1 	.word	0x0800d3b1
 800d35c:	0800d3b1 	.word	0x0800d3b1
 800d360:	0800d3b1 	.word	0x0800d3b1
 800d364:	0800d3b1 	.word	0x0800d3b1
 800d368:	0800d3b1 	.word	0x0800d3b1
 800d36c:	0800d3b1 	.word	0x0800d3b1
 800d370:	0800d3b1 	.word	0x0800d3b1
 800d374:	0800d3b1 	.word	0x0800d3b1
 800d378:	0800d3b1 	.word	0x0800d3b1
 800d37c:	0800d3b1 	.word	0x0800d3b1
 800d380:	0800d3b1 	.word	0x0800d3b1
 800d384:	0800d3b1 	.word	0x0800d3b1
 800d388:	0800d3b1 	.word	0x0800d3b1
 800d38c:	0800d3b1 	.word	0x0800d3b1
 800d390:	0800d3b1 	.word	0x0800d3b1
 800d394:	0800d3b1 	.word	0x0800d3b1
 800d398:	0800d3b1 	.word	0x0800d3b1
 800d39c:	0800d3b1 	.word	0x0800d3b1
 800d3a0:	0800d3b1 	.word	0x0800d3b1
 800d3a4:	0800d3b1 	.word	0x0800d3b1
 800d3a8:	0800d3b1 	.word	0x0800d3b1
 800d3ac:	0800d3b1 	.word	0x0800d3b1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d3b0:	bf00      	nop
  }

  return (USBD_OK);
 800d3b2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d3b4:	4618      	mov	r0, r3
 800d3b6:	370c      	adds	r7, #12
 800d3b8:	46bd      	mov	sp, r7
 800d3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3be:	4770      	bx	lr

0800d3c0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d3c0:	b580      	push	{r7, lr}
 800d3c2:	b082      	sub	sp, #8
 800d3c4:	af00      	add	r7, sp, #0
 800d3c6:	6078      	str	r0, [r7, #4]
 800d3c8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d3ca:	6879      	ldr	r1, [r7, #4]
 800d3cc:	4805      	ldr	r0, [pc, #20]	; (800d3e4 <CDC_Receive_FS+0x24>)
 800d3ce:	f7fb fde3 	bl	8008f98 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d3d2:	4804      	ldr	r0, [pc, #16]	; (800d3e4 <CDC_Receive_FS+0x24>)
 800d3d4:	f7fb fdfe 	bl	8008fd4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d3d8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d3da:	4618      	mov	r0, r3
 800d3dc:	3708      	adds	r7, #8
 800d3de:	46bd      	mov	sp, r7
 800d3e0:	bd80      	pop	{r7, pc}
 800d3e2:	bf00      	nop
 800d3e4:	2000c45c 	.word	0x2000c45c

0800d3e8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d3e8:	b480      	push	{r7}
 800d3ea:	b087      	sub	sp, #28
 800d3ec:	af00      	add	r7, sp, #0
 800d3ee:	60f8      	str	r0, [r7, #12]
 800d3f0:	60b9      	str	r1, [r7, #8]
 800d3f2:	4613      	mov	r3, r2
 800d3f4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800d3f6:	2300      	movs	r3, #0
 800d3f8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800d3fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d3fe:	4618      	mov	r0, r3
 800d400:	371c      	adds	r7, #28
 800d402:	46bd      	mov	sp, r7
 800d404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d408:	4770      	bx	lr
	...

0800d40c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d40c:	b480      	push	{r7}
 800d40e:	b083      	sub	sp, #12
 800d410:	af00      	add	r7, sp, #0
 800d412:	4603      	mov	r3, r0
 800d414:	6039      	str	r1, [r7, #0]
 800d416:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800d418:	683b      	ldr	r3, [r7, #0]
 800d41a:	2212      	movs	r2, #18
 800d41c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800d41e:	4b03      	ldr	r3, [pc, #12]	; (800d42c <USBD_FS_DeviceDescriptor+0x20>)
}
 800d420:	4618      	mov	r0, r3
 800d422:	370c      	adds	r7, #12
 800d424:	46bd      	mov	sp, r7
 800d426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d42a:	4770      	bx	lr
 800d42c:	200000d4 	.word	0x200000d4

0800d430 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d430:	b480      	push	{r7}
 800d432:	b083      	sub	sp, #12
 800d434:	af00      	add	r7, sp, #0
 800d436:	4603      	mov	r3, r0
 800d438:	6039      	str	r1, [r7, #0]
 800d43a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d43c:	683b      	ldr	r3, [r7, #0]
 800d43e:	2204      	movs	r2, #4
 800d440:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d442:	4b03      	ldr	r3, [pc, #12]	; (800d450 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800d444:	4618      	mov	r0, r3
 800d446:	370c      	adds	r7, #12
 800d448:	46bd      	mov	sp, r7
 800d44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d44e:	4770      	bx	lr
 800d450:	200000f4 	.word	0x200000f4

0800d454 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d454:	b580      	push	{r7, lr}
 800d456:	b082      	sub	sp, #8
 800d458:	af00      	add	r7, sp, #0
 800d45a:	4603      	mov	r3, r0
 800d45c:	6039      	str	r1, [r7, #0]
 800d45e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d460:	79fb      	ldrb	r3, [r7, #7]
 800d462:	2b00      	cmp	r3, #0
 800d464:	d105      	bne.n	800d472 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d466:	683a      	ldr	r2, [r7, #0]
 800d468:	4907      	ldr	r1, [pc, #28]	; (800d488 <USBD_FS_ProductStrDescriptor+0x34>)
 800d46a:	4808      	ldr	r0, [pc, #32]	; (800d48c <USBD_FS_ProductStrDescriptor+0x38>)
 800d46c:	f7fd f824 	bl	800a4b8 <USBD_GetString>
 800d470:	e004      	b.n	800d47c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d472:	683a      	ldr	r2, [r7, #0]
 800d474:	4904      	ldr	r1, [pc, #16]	; (800d488 <USBD_FS_ProductStrDescriptor+0x34>)
 800d476:	4805      	ldr	r0, [pc, #20]	; (800d48c <USBD_FS_ProductStrDescriptor+0x38>)
 800d478:	f7fd f81e 	bl	800a4b8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d47c:	4b02      	ldr	r3, [pc, #8]	; (800d488 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800d47e:	4618      	mov	r0, r3
 800d480:	3708      	adds	r7, #8
 800d482:	46bd      	mov	sp, r7
 800d484:	bd80      	pop	{r7, pc}
 800d486:	bf00      	nop
 800d488:	2000d738 	.word	0x2000d738
 800d48c:	0801d4a0 	.word	0x0801d4a0

0800d490 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d490:	b580      	push	{r7, lr}
 800d492:	b082      	sub	sp, #8
 800d494:	af00      	add	r7, sp, #0
 800d496:	4603      	mov	r3, r0
 800d498:	6039      	str	r1, [r7, #0]
 800d49a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d49c:	683a      	ldr	r2, [r7, #0]
 800d49e:	4904      	ldr	r1, [pc, #16]	; (800d4b0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800d4a0:	4804      	ldr	r0, [pc, #16]	; (800d4b4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800d4a2:	f7fd f809 	bl	800a4b8 <USBD_GetString>
  return USBD_StrDesc;
 800d4a6:	4b02      	ldr	r3, [pc, #8]	; (800d4b0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800d4a8:	4618      	mov	r0, r3
 800d4aa:	3708      	adds	r7, #8
 800d4ac:	46bd      	mov	sp, r7
 800d4ae:	bd80      	pop	{r7, pc}
 800d4b0:	2000d738 	.word	0x2000d738
 800d4b4:	0801d4b8 	.word	0x0801d4b8

0800d4b8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d4b8:	b580      	push	{r7, lr}
 800d4ba:	b082      	sub	sp, #8
 800d4bc:	af00      	add	r7, sp, #0
 800d4be:	4603      	mov	r3, r0
 800d4c0:	6039      	str	r1, [r7, #0]
 800d4c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d4c4:	683b      	ldr	r3, [r7, #0]
 800d4c6:	221a      	movs	r2, #26
 800d4c8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d4ca:	f000 f855 	bl	800d578 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800d4ce:	4b02      	ldr	r3, [pc, #8]	; (800d4d8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800d4d0:	4618      	mov	r0, r3
 800d4d2:	3708      	adds	r7, #8
 800d4d4:	46bd      	mov	sp, r7
 800d4d6:	bd80      	pop	{r7, pc}
 800d4d8:	200000f8 	.word	0x200000f8

0800d4dc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d4dc:	b580      	push	{r7, lr}
 800d4de:	b082      	sub	sp, #8
 800d4e0:	af00      	add	r7, sp, #0
 800d4e2:	4603      	mov	r3, r0
 800d4e4:	6039      	str	r1, [r7, #0]
 800d4e6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d4e8:	79fb      	ldrb	r3, [r7, #7]
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d105      	bne.n	800d4fa <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d4ee:	683a      	ldr	r2, [r7, #0]
 800d4f0:	4907      	ldr	r1, [pc, #28]	; (800d510 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d4f2:	4808      	ldr	r0, [pc, #32]	; (800d514 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d4f4:	f7fc ffe0 	bl	800a4b8 <USBD_GetString>
 800d4f8:	e004      	b.n	800d504 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d4fa:	683a      	ldr	r2, [r7, #0]
 800d4fc:	4904      	ldr	r1, [pc, #16]	; (800d510 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d4fe:	4805      	ldr	r0, [pc, #20]	; (800d514 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d500:	f7fc ffda 	bl	800a4b8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d504:	4b02      	ldr	r3, [pc, #8]	; (800d510 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800d506:	4618      	mov	r0, r3
 800d508:	3708      	adds	r7, #8
 800d50a:	46bd      	mov	sp, r7
 800d50c:	bd80      	pop	{r7, pc}
 800d50e:	bf00      	nop
 800d510:	2000d738 	.word	0x2000d738
 800d514:	0801d4cc 	.word	0x0801d4cc

0800d518 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d518:	b580      	push	{r7, lr}
 800d51a:	b082      	sub	sp, #8
 800d51c:	af00      	add	r7, sp, #0
 800d51e:	4603      	mov	r3, r0
 800d520:	6039      	str	r1, [r7, #0]
 800d522:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d524:	79fb      	ldrb	r3, [r7, #7]
 800d526:	2b00      	cmp	r3, #0
 800d528:	d105      	bne.n	800d536 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d52a:	683a      	ldr	r2, [r7, #0]
 800d52c:	4907      	ldr	r1, [pc, #28]	; (800d54c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d52e:	4808      	ldr	r0, [pc, #32]	; (800d550 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d530:	f7fc ffc2 	bl	800a4b8 <USBD_GetString>
 800d534:	e004      	b.n	800d540 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d536:	683a      	ldr	r2, [r7, #0]
 800d538:	4904      	ldr	r1, [pc, #16]	; (800d54c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d53a:	4805      	ldr	r0, [pc, #20]	; (800d550 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d53c:	f7fc ffbc 	bl	800a4b8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d540:	4b02      	ldr	r3, [pc, #8]	; (800d54c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800d542:	4618      	mov	r0, r3
 800d544:	3708      	adds	r7, #8
 800d546:	46bd      	mov	sp, r7
 800d548:	bd80      	pop	{r7, pc}
 800d54a:	bf00      	nop
 800d54c:	2000d738 	.word	0x2000d738
 800d550:	0801d4d8 	.word	0x0801d4d8

0800d554 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d554:	b480      	push	{r7}
 800d556:	b083      	sub	sp, #12
 800d558:	af00      	add	r7, sp, #0
 800d55a:	4603      	mov	r3, r0
 800d55c:	6039      	str	r1, [r7, #0]
 800d55e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800d560:	683b      	ldr	r3, [r7, #0]
 800d562:	220c      	movs	r2, #12
 800d564:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800d566:	4b03      	ldr	r3, [pc, #12]	; (800d574 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800d568:	4618      	mov	r0, r3
 800d56a:	370c      	adds	r7, #12
 800d56c:	46bd      	mov	sp, r7
 800d56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d572:	4770      	bx	lr
 800d574:	200000e8 	.word	0x200000e8

0800d578 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d578:	b580      	push	{r7, lr}
 800d57a:	b084      	sub	sp, #16
 800d57c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d57e:	4b0f      	ldr	r3, [pc, #60]	; (800d5bc <Get_SerialNum+0x44>)
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d584:	4b0e      	ldr	r3, [pc, #56]	; (800d5c0 <Get_SerialNum+0x48>)
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d58a:	4b0e      	ldr	r3, [pc, #56]	; (800d5c4 <Get_SerialNum+0x4c>)
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d590:	68fa      	ldr	r2, [r7, #12]
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	4413      	add	r3, r2
 800d596:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d009      	beq.n	800d5b2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d59e:	2208      	movs	r2, #8
 800d5a0:	4909      	ldr	r1, [pc, #36]	; (800d5c8 <Get_SerialNum+0x50>)
 800d5a2:	68f8      	ldr	r0, [r7, #12]
 800d5a4:	f000 f814 	bl	800d5d0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d5a8:	2204      	movs	r2, #4
 800d5aa:	4908      	ldr	r1, [pc, #32]	; (800d5cc <Get_SerialNum+0x54>)
 800d5ac:	68b8      	ldr	r0, [r7, #8]
 800d5ae:	f000 f80f 	bl	800d5d0 <IntToUnicode>
  }
}
 800d5b2:	bf00      	nop
 800d5b4:	3710      	adds	r7, #16
 800d5b6:	46bd      	mov	sp, r7
 800d5b8:	bd80      	pop	{r7, pc}
 800d5ba:	bf00      	nop
 800d5bc:	1ff0f420 	.word	0x1ff0f420
 800d5c0:	1ff0f424 	.word	0x1ff0f424
 800d5c4:	1ff0f428 	.word	0x1ff0f428
 800d5c8:	200000fa 	.word	0x200000fa
 800d5cc:	2000010a 	.word	0x2000010a

0800d5d0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d5d0:	b480      	push	{r7}
 800d5d2:	b087      	sub	sp, #28
 800d5d4:	af00      	add	r7, sp, #0
 800d5d6:	60f8      	str	r0, [r7, #12]
 800d5d8:	60b9      	str	r1, [r7, #8]
 800d5da:	4613      	mov	r3, r2
 800d5dc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d5de:	2300      	movs	r3, #0
 800d5e0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d5e2:	2300      	movs	r3, #0
 800d5e4:	75fb      	strb	r3, [r7, #23]
 800d5e6:	e027      	b.n	800d638 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	0f1b      	lsrs	r3, r3, #28
 800d5ec:	2b09      	cmp	r3, #9
 800d5ee:	d80b      	bhi.n	800d608 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	0f1b      	lsrs	r3, r3, #28
 800d5f4:	b2da      	uxtb	r2, r3
 800d5f6:	7dfb      	ldrb	r3, [r7, #23]
 800d5f8:	005b      	lsls	r3, r3, #1
 800d5fa:	4619      	mov	r1, r3
 800d5fc:	68bb      	ldr	r3, [r7, #8]
 800d5fe:	440b      	add	r3, r1
 800d600:	3230      	adds	r2, #48	; 0x30
 800d602:	b2d2      	uxtb	r2, r2
 800d604:	701a      	strb	r2, [r3, #0]
 800d606:	e00a      	b.n	800d61e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	0f1b      	lsrs	r3, r3, #28
 800d60c:	b2da      	uxtb	r2, r3
 800d60e:	7dfb      	ldrb	r3, [r7, #23]
 800d610:	005b      	lsls	r3, r3, #1
 800d612:	4619      	mov	r1, r3
 800d614:	68bb      	ldr	r3, [r7, #8]
 800d616:	440b      	add	r3, r1
 800d618:	3237      	adds	r2, #55	; 0x37
 800d61a:	b2d2      	uxtb	r2, r2
 800d61c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	011b      	lsls	r3, r3, #4
 800d622:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d624:	7dfb      	ldrb	r3, [r7, #23]
 800d626:	005b      	lsls	r3, r3, #1
 800d628:	3301      	adds	r3, #1
 800d62a:	68ba      	ldr	r2, [r7, #8]
 800d62c:	4413      	add	r3, r2
 800d62e:	2200      	movs	r2, #0
 800d630:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d632:	7dfb      	ldrb	r3, [r7, #23]
 800d634:	3301      	adds	r3, #1
 800d636:	75fb      	strb	r3, [r7, #23]
 800d638:	7dfa      	ldrb	r2, [r7, #23]
 800d63a:	79fb      	ldrb	r3, [r7, #7]
 800d63c:	429a      	cmp	r2, r3
 800d63e:	d3d3      	bcc.n	800d5e8 <IntToUnicode+0x18>
  }
}
 800d640:	bf00      	nop
 800d642:	bf00      	nop
 800d644:	371c      	adds	r7, #28
 800d646:	46bd      	mov	sp, r7
 800d648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d64c:	4770      	bx	lr
	...

0800d650 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d650:	b580      	push	{r7, lr}
 800d652:	b0ae      	sub	sp, #184	; 0xb8
 800d654:	af00      	add	r7, sp, #0
 800d656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d658:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800d65c:	2200      	movs	r2, #0
 800d65e:	601a      	str	r2, [r3, #0]
 800d660:	605a      	str	r2, [r3, #4]
 800d662:	609a      	str	r2, [r3, #8]
 800d664:	60da      	str	r2, [r3, #12]
 800d666:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800d668:	f107 0314 	add.w	r3, r7, #20
 800d66c:	2290      	movs	r2, #144	; 0x90
 800d66e:	2100      	movs	r1, #0
 800d670:	4618      	mov	r0, r3
 800d672:	f00e ff6b 	bl	801c54c <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d67e:	d151      	bne.n	800d724 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800d680:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800d684:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800d686:	2300      	movs	r3, #0
 800d688:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800d68c:	f107 0314 	add.w	r3, r7, #20
 800d690:	4618      	mov	r0, r3
 800d692:	f7f7 f951 	bl	8004938 <HAL_RCCEx_PeriphCLKConfig>
 800d696:	4603      	mov	r3, r0
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d001      	beq.n	800d6a0 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800d69c:	f7f3 fe30 	bl	8001300 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d6a0:	4b22      	ldr	r3, [pc, #136]	; (800d72c <HAL_PCD_MspInit+0xdc>)
 800d6a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d6a4:	4a21      	ldr	r2, [pc, #132]	; (800d72c <HAL_PCD_MspInit+0xdc>)
 800d6a6:	f043 0301 	orr.w	r3, r3, #1
 800d6aa:	6313      	str	r3, [r2, #48]	; 0x30
 800d6ac:	4b1f      	ldr	r3, [pc, #124]	; (800d72c <HAL_PCD_MspInit+0xdc>)
 800d6ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d6b0:	f003 0301 	and.w	r3, r3, #1
 800d6b4:	613b      	str	r3, [r7, #16]
 800d6b6:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800d6b8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800d6bc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d6c0:	2302      	movs	r3, #2
 800d6c2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d6c6:	2300      	movs	r3, #0
 800d6c8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d6cc:	2303      	movs	r3, #3
 800d6ce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d6d2:	230a      	movs	r3, #10
 800d6d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d6d8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800d6dc:	4619      	mov	r1, r3
 800d6de:	4814      	ldr	r0, [pc, #80]	; (800d730 <HAL_PCD_MspInit+0xe0>)
 800d6e0:	f7f4 ffa6 	bl	8002630 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d6e4:	4b11      	ldr	r3, [pc, #68]	; (800d72c <HAL_PCD_MspInit+0xdc>)
 800d6e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d6e8:	4a10      	ldr	r2, [pc, #64]	; (800d72c <HAL_PCD_MspInit+0xdc>)
 800d6ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d6ee:	6353      	str	r3, [r2, #52]	; 0x34
 800d6f0:	4b0e      	ldr	r3, [pc, #56]	; (800d72c <HAL_PCD_MspInit+0xdc>)
 800d6f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d6f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d6f8:	60fb      	str	r3, [r7, #12]
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	4b0b      	ldr	r3, [pc, #44]	; (800d72c <HAL_PCD_MspInit+0xdc>)
 800d6fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d700:	4a0a      	ldr	r2, [pc, #40]	; (800d72c <HAL_PCD_MspInit+0xdc>)
 800d702:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d706:	6453      	str	r3, [r2, #68]	; 0x44
 800d708:	4b08      	ldr	r3, [pc, #32]	; (800d72c <HAL_PCD_MspInit+0xdc>)
 800d70a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d70c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d710:	60bb      	str	r3, [r7, #8]
 800d712:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800d714:	2200      	movs	r2, #0
 800d716:	2105      	movs	r1, #5
 800d718:	2043      	movs	r0, #67	; 0x43
 800d71a:	f7f4 fb49 	bl	8001db0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d71e:	2043      	movs	r0, #67	; 0x43
 800d720:	f7f4 fb62 	bl	8001de8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d724:	bf00      	nop
 800d726:	37b8      	adds	r7, #184	; 0xb8
 800d728:	46bd      	mov	sp, r7
 800d72a:	bd80      	pop	{r7, pc}
 800d72c:	40023800 	.word	0x40023800
 800d730:	40020000 	.word	0x40020000

0800d734 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d734:	b580      	push	{r7, lr}
 800d736:	b082      	sub	sp, #8
 800d738:	af00      	add	r7, sp, #0
 800d73a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800d748:	4619      	mov	r1, r3
 800d74a:	4610      	mov	r0, r2
 800d74c:	f7fb fd2b 	bl	80091a6 <USBD_LL_SetupStage>
}
 800d750:	bf00      	nop
 800d752:	3708      	adds	r7, #8
 800d754:	46bd      	mov	sp, r7
 800d756:	bd80      	pop	{r7, pc}

0800d758 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d758:	b580      	push	{r7, lr}
 800d75a:	b082      	sub	sp, #8
 800d75c:	af00      	add	r7, sp, #0
 800d75e:	6078      	str	r0, [r7, #4]
 800d760:	460b      	mov	r3, r1
 800d762:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
 800d76a:	78fa      	ldrb	r2, [r7, #3]
 800d76c:	6879      	ldr	r1, [r7, #4]
 800d76e:	4613      	mov	r3, r2
 800d770:	00db      	lsls	r3, r3, #3
 800d772:	4413      	add	r3, r2
 800d774:	009b      	lsls	r3, r3, #2
 800d776:	440b      	add	r3, r1
 800d778:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800d77c:	681a      	ldr	r2, [r3, #0]
 800d77e:	78fb      	ldrb	r3, [r7, #3]
 800d780:	4619      	mov	r1, r3
 800d782:	f7fb fd65 	bl	8009250 <USBD_LL_DataOutStage>
}
 800d786:	bf00      	nop
 800d788:	3708      	adds	r7, #8
 800d78a:	46bd      	mov	sp, r7
 800d78c:	bd80      	pop	{r7, pc}

0800d78e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d78e:	b580      	push	{r7, lr}
 800d790:	b082      	sub	sp, #8
 800d792:	af00      	add	r7, sp, #0
 800d794:	6078      	str	r0, [r7, #4]
 800d796:	460b      	mov	r3, r1
 800d798:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
 800d7a0:	78fa      	ldrb	r2, [r7, #3]
 800d7a2:	6879      	ldr	r1, [r7, #4]
 800d7a4:	4613      	mov	r3, r2
 800d7a6:	00db      	lsls	r3, r3, #3
 800d7a8:	4413      	add	r3, r2
 800d7aa:	009b      	lsls	r3, r3, #2
 800d7ac:	440b      	add	r3, r1
 800d7ae:	334c      	adds	r3, #76	; 0x4c
 800d7b0:	681a      	ldr	r2, [r3, #0]
 800d7b2:	78fb      	ldrb	r3, [r7, #3]
 800d7b4:	4619      	mov	r1, r3
 800d7b6:	f7fb fdfe 	bl	80093b6 <USBD_LL_DataInStage>
}
 800d7ba:	bf00      	nop
 800d7bc:	3708      	adds	r7, #8
 800d7be:	46bd      	mov	sp, r7
 800d7c0:	bd80      	pop	{r7, pc}

0800d7c2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d7c2:	b580      	push	{r7, lr}
 800d7c4:	b082      	sub	sp, #8
 800d7c6:	af00      	add	r7, sp, #0
 800d7c8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800d7d0:	4618      	mov	r0, r3
 800d7d2:	f7fb ff32 	bl	800963a <USBD_LL_SOF>
}
 800d7d6:	bf00      	nop
 800d7d8:	3708      	adds	r7, #8
 800d7da:	46bd      	mov	sp, r7
 800d7dc:	bd80      	pop	{r7, pc}

0800d7de <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d7de:	b580      	push	{r7, lr}
 800d7e0:	b084      	sub	sp, #16
 800d7e2:	af00      	add	r7, sp, #0
 800d7e4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d7e6:	2301      	movs	r3, #1
 800d7e8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	68db      	ldr	r3, [r3, #12]
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d102      	bne.n	800d7f8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800d7f2:	2300      	movs	r3, #0
 800d7f4:	73fb      	strb	r3, [r7, #15]
 800d7f6:	e008      	b.n	800d80a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	68db      	ldr	r3, [r3, #12]
 800d7fc:	2b02      	cmp	r3, #2
 800d7fe:	d102      	bne.n	800d806 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800d800:	2301      	movs	r3, #1
 800d802:	73fb      	strb	r3, [r7, #15]
 800d804:	e001      	b.n	800d80a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800d806:	f7f3 fd7b 	bl	8001300 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800d810:	7bfa      	ldrb	r2, [r7, #15]
 800d812:	4611      	mov	r1, r2
 800d814:	4618      	mov	r0, r3
 800d816:	f7fb fed2 	bl	80095be <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800d820:	4618      	mov	r0, r3
 800d822:	f7fb fe7a 	bl	800951a <USBD_LL_Reset>
}
 800d826:	bf00      	nop
 800d828:	3710      	adds	r7, #16
 800d82a:	46bd      	mov	sp, r7
 800d82c:	bd80      	pop	{r7, pc}
	...

0800d830 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d830:	b580      	push	{r7, lr}
 800d832:	b082      	sub	sp, #8
 800d834:	af00      	add	r7, sp, #0
 800d836:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800d83e:	4618      	mov	r0, r3
 800d840:	f7fb fecd 	bl	80095de <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	687a      	ldr	r2, [r7, #4]
 800d850:	6812      	ldr	r2, [r2, #0]
 800d852:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d856:	f043 0301 	orr.w	r3, r3, #1
 800d85a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	6a1b      	ldr	r3, [r3, #32]
 800d860:	2b00      	cmp	r3, #0
 800d862:	d005      	beq.n	800d870 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d864:	4b04      	ldr	r3, [pc, #16]	; (800d878 <HAL_PCD_SuspendCallback+0x48>)
 800d866:	691b      	ldr	r3, [r3, #16]
 800d868:	4a03      	ldr	r2, [pc, #12]	; (800d878 <HAL_PCD_SuspendCallback+0x48>)
 800d86a:	f043 0306 	orr.w	r3, r3, #6
 800d86e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d870:	bf00      	nop
 800d872:	3708      	adds	r7, #8
 800d874:	46bd      	mov	sp, r7
 800d876:	bd80      	pop	{r7, pc}
 800d878:	e000ed00 	.word	0xe000ed00

0800d87c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d87c:	b580      	push	{r7, lr}
 800d87e:	b082      	sub	sp, #8
 800d880:	af00      	add	r7, sp, #0
 800d882:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800d88a:	4618      	mov	r0, r3
 800d88c:	f7fb febd 	bl	800960a <USBD_LL_Resume>
}
 800d890:	bf00      	nop
 800d892:	3708      	adds	r7, #8
 800d894:	46bd      	mov	sp, r7
 800d896:	bd80      	pop	{r7, pc}

0800d898 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d898:	b580      	push	{r7, lr}
 800d89a:	b082      	sub	sp, #8
 800d89c:	af00      	add	r7, sp, #0
 800d89e:	6078      	str	r0, [r7, #4]
 800d8a0:	460b      	mov	r3, r1
 800d8a2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800d8aa:	78fa      	ldrb	r2, [r7, #3]
 800d8ac:	4611      	mov	r1, r2
 800d8ae:	4618      	mov	r0, r3
 800d8b0:	f7fb ff15 	bl	80096de <USBD_LL_IsoOUTIncomplete>
}
 800d8b4:	bf00      	nop
 800d8b6:	3708      	adds	r7, #8
 800d8b8:	46bd      	mov	sp, r7
 800d8ba:	bd80      	pop	{r7, pc}

0800d8bc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d8bc:	b580      	push	{r7, lr}
 800d8be:	b082      	sub	sp, #8
 800d8c0:	af00      	add	r7, sp, #0
 800d8c2:	6078      	str	r0, [r7, #4]
 800d8c4:	460b      	mov	r3, r1
 800d8c6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800d8ce:	78fa      	ldrb	r2, [r7, #3]
 800d8d0:	4611      	mov	r1, r2
 800d8d2:	4618      	mov	r0, r3
 800d8d4:	f7fb fed1 	bl	800967a <USBD_LL_IsoINIncomplete>
}
 800d8d8:	bf00      	nop
 800d8da:	3708      	adds	r7, #8
 800d8dc:	46bd      	mov	sp, r7
 800d8de:	bd80      	pop	{r7, pc}

0800d8e0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d8e0:	b580      	push	{r7, lr}
 800d8e2:	b082      	sub	sp, #8
 800d8e4:	af00      	add	r7, sp, #0
 800d8e6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800d8ee:	4618      	mov	r0, r3
 800d8f0:	f7fb ff27 	bl	8009742 <USBD_LL_DevConnected>
}
 800d8f4:	bf00      	nop
 800d8f6:	3708      	adds	r7, #8
 800d8f8:	46bd      	mov	sp, r7
 800d8fa:	bd80      	pop	{r7, pc}

0800d8fc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d8fc:	b580      	push	{r7, lr}
 800d8fe:	b082      	sub	sp, #8
 800d900:	af00      	add	r7, sp, #0
 800d902:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800d90a:	4618      	mov	r0, r3
 800d90c:	f7fb ff24 	bl	8009758 <USBD_LL_DevDisconnected>
}
 800d910:	bf00      	nop
 800d912:	3708      	adds	r7, #8
 800d914:	46bd      	mov	sp, r7
 800d916:	bd80      	pop	{r7, pc}

0800d918 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d918:	b580      	push	{r7, lr}
 800d91a:	b082      	sub	sp, #8
 800d91c:	af00      	add	r7, sp, #0
 800d91e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	781b      	ldrb	r3, [r3, #0]
 800d924:	2b00      	cmp	r3, #0
 800d926:	d13c      	bne.n	800d9a2 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800d928:	4a20      	ldr	r2, [pc, #128]	; (800d9ac <USBD_LL_Init+0x94>)
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
  pdev->pData = &hpcd_USB_OTG_FS;
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	4a1e      	ldr	r2, [pc, #120]	; (800d9ac <USBD_LL_Init+0x94>)
 800d934:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d938:	4b1c      	ldr	r3, [pc, #112]	; (800d9ac <USBD_LL_Init+0x94>)
 800d93a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800d93e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800d940:	4b1a      	ldr	r3, [pc, #104]	; (800d9ac <USBD_LL_Init+0x94>)
 800d942:	2206      	movs	r2, #6
 800d944:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800d946:	4b19      	ldr	r3, [pc, #100]	; (800d9ac <USBD_LL_Init+0x94>)
 800d948:	2202      	movs	r2, #2
 800d94a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d94c:	4b17      	ldr	r3, [pc, #92]	; (800d9ac <USBD_LL_Init+0x94>)
 800d94e:	2200      	movs	r2, #0
 800d950:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d952:	4b16      	ldr	r3, [pc, #88]	; (800d9ac <USBD_LL_Init+0x94>)
 800d954:	2202      	movs	r2, #2
 800d956:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d958:	4b14      	ldr	r3, [pc, #80]	; (800d9ac <USBD_LL_Init+0x94>)
 800d95a:	2200      	movs	r2, #0
 800d95c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800d95e:	4b13      	ldr	r3, [pc, #76]	; (800d9ac <USBD_LL_Init+0x94>)
 800d960:	2200      	movs	r2, #0
 800d962:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800d964:	4b11      	ldr	r3, [pc, #68]	; (800d9ac <USBD_LL_Init+0x94>)
 800d966:	2200      	movs	r2, #0
 800d968:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800d96a:	4b10      	ldr	r3, [pc, #64]	; (800d9ac <USBD_LL_Init+0x94>)
 800d96c:	2200      	movs	r2, #0
 800d96e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800d970:	4b0e      	ldr	r3, [pc, #56]	; (800d9ac <USBD_LL_Init+0x94>)
 800d972:	2200      	movs	r2, #0
 800d974:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800d976:	480d      	ldr	r0, [pc, #52]	; (800d9ac <USBD_LL_Init+0x94>)
 800d978:	f7f5 f81f 	bl	80029ba <HAL_PCD_Init>
 800d97c:	4603      	mov	r3, r0
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d001      	beq.n	800d986 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800d982:	f7f3 fcbd 	bl	8001300 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800d986:	2180      	movs	r1, #128	; 0x80
 800d988:	4808      	ldr	r0, [pc, #32]	; (800d9ac <USBD_LL_Init+0x94>)
 800d98a:	f7f6 fa9a 	bl	8003ec2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800d98e:	2240      	movs	r2, #64	; 0x40
 800d990:	2100      	movs	r1, #0
 800d992:	4806      	ldr	r0, [pc, #24]	; (800d9ac <USBD_LL_Init+0x94>)
 800d994:	f7f6 fa4e 	bl	8003e34 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800d998:	2280      	movs	r2, #128	; 0x80
 800d99a:	2101      	movs	r1, #1
 800d99c:	4803      	ldr	r0, [pc, #12]	; (800d9ac <USBD_LL_Init+0x94>)
 800d99e:	f7f6 fa49 	bl	8003e34 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800d9a2:	2300      	movs	r3, #0
}
 800d9a4:	4618      	mov	r0, r3
 800d9a6:	3708      	adds	r7, #8
 800d9a8:	46bd      	mov	sp, r7
 800d9aa:	bd80      	pop	{r7, pc}
 800d9ac:	2000d938 	.word	0x2000d938

0800d9b0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d9b0:	b580      	push	{r7, lr}
 800d9b2:	b084      	sub	sp, #16
 800d9b4:	af00      	add	r7, sp, #0
 800d9b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d9b8:	2300      	movs	r3, #0
 800d9ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d9bc:	2300      	movs	r3, #0
 800d9be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800d9c6:	4618      	mov	r0, r3
 800d9c8:	f7f5 f91b 	bl	8002c02 <HAL_PCD_Start>
 800d9cc:	4603      	mov	r3, r0
 800d9ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d9d0:	7bfb      	ldrb	r3, [r7, #15]
 800d9d2:	4618      	mov	r0, r3
 800d9d4:	f000 f97e 	bl	800dcd4 <USBD_Get_USB_Status>
 800d9d8:	4603      	mov	r3, r0
 800d9da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d9dc:	7bbb      	ldrb	r3, [r7, #14]
}
 800d9de:	4618      	mov	r0, r3
 800d9e0:	3710      	adds	r7, #16
 800d9e2:	46bd      	mov	sp, r7
 800d9e4:	bd80      	pop	{r7, pc}

0800d9e6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d9e6:	b580      	push	{r7, lr}
 800d9e8:	b084      	sub	sp, #16
 800d9ea:	af00      	add	r7, sp, #0
 800d9ec:	6078      	str	r0, [r7, #4]
 800d9ee:	4608      	mov	r0, r1
 800d9f0:	4611      	mov	r1, r2
 800d9f2:	461a      	mov	r2, r3
 800d9f4:	4603      	mov	r3, r0
 800d9f6:	70fb      	strb	r3, [r7, #3]
 800d9f8:	460b      	mov	r3, r1
 800d9fa:	70bb      	strb	r3, [r7, #2]
 800d9fc:	4613      	mov	r3, r2
 800d9fe:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da00:	2300      	movs	r3, #0
 800da02:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800da04:	2300      	movs	r3, #0
 800da06:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800da0e:	78bb      	ldrb	r3, [r7, #2]
 800da10:	883a      	ldrh	r2, [r7, #0]
 800da12:	78f9      	ldrb	r1, [r7, #3]
 800da14:	f7f5 fe08 	bl	8003628 <HAL_PCD_EP_Open>
 800da18:	4603      	mov	r3, r0
 800da1a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800da1c:	7bfb      	ldrb	r3, [r7, #15]
 800da1e:	4618      	mov	r0, r3
 800da20:	f000 f958 	bl	800dcd4 <USBD_Get_USB_Status>
 800da24:	4603      	mov	r3, r0
 800da26:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800da28:	7bbb      	ldrb	r3, [r7, #14]
}
 800da2a:	4618      	mov	r0, r3
 800da2c:	3710      	adds	r7, #16
 800da2e:	46bd      	mov	sp, r7
 800da30:	bd80      	pop	{r7, pc}

0800da32 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800da32:	b580      	push	{r7, lr}
 800da34:	b084      	sub	sp, #16
 800da36:	af00      	add	r7, sp, #0
 800da38:	6078      	str	r0, [r7, #4]
 800da3a:	460b      	mov	r3, r1
 800da3c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da3e:	2300      	movs	r3, #0
 800da40:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800da42:	2300      	movs	r3, #0
 800da44:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800da4c:	78fa      	ldrb	r2, [r7, #3]
 800da4e:	4611      	mov	r1, r2
 800da50:	4618      	mov	r0, r3
 800da52:	f7f5 fe51 	bl	80036f8 <HAL_PCD_EP_Close>
 800da56:	4603      	mov	r3, r0
 800da58:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800da5a:	7bfb      	ldrb	r3, [r7, #15]
 800da5c:	4618      	mov	r0, r3
 800da5e:	f000 f939 	bl	800dcd4 <USBD_Get_USB_Status>
 800da62:	4603      	mov	r3, r0
 800da64:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800da66:	7bbb      	ldrb	r3, [r7, #14]
}
 800da68:	4618      	mov	r0, r3
 800da6a:	3710      	adds	r7, #16
 800da6c:	46bd      	mov	sp, r7
 800da6e:	bd80      	pop	{r7, pc}

0800da70 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800da70:	b580      	push	{r7, lr}
 800da72:	b084      	sub	sp, #16
 800da74:	af00      	add	r7, sp, #0
 800da76:	6078      	str	r0, [r7, #4]
 800da78:	460b      	mov	r3, r1
 800da7a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da7c:	2300      	movs	r3, #0
 800da7e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800da80:	2300      	movs	r3, #0
 800da82:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800da8a:	78fa      	ldrb	r2, [r7, #3]
 800da8c:	4611      	mov	r1, r2
 800da8e:	4618      	mov	r0, r3
 800da90:	f7f5 ff29 	bl	80038e6 <HAL_PCD_EP_SetStall>
 800da94:	4603      	mov	r3, r0
 800da96:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800da98:	7bfb      	ldrb	r3, [r7, #15]
 800da9a:	4618      	mov	r0, r3
 800da9c:	f000 f91a 	bl	800dcd4 <USBD_Get_USB_Status>
 800daa0:	4603      	mov	r3, r0
 800daa2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800daa4:	7bbb      	ldrb	r3, [r7, #14]
}
 800daa6:	4618      	mov	r0, r3
 800daa8:	3710      	adds	r7, #16
 800daaa:	46bd      	mov	sp, r7
 800daac:	bd80      	pop	{r7, pc}

0800daae <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800daae:	b580      	push	{r7, lr}
 800dab0:	b084      	sub	sp, #16
 800dab2:	af00      	add	r7, sp, #0
 800dab4:	6078      	str	r0, [r7, #4]
 800dab6:	460b      	mov	r3, r1
 800dab8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800daba:	2300      	movs	r3, #0
 800dabc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dabe:	2300      	movs	r3, #0
 800dac0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800dac8:	78fa      	ldrb	r2, [r7, #3]
 800daca:	4611      	mov	r1, r2
 800dacc:	4618      	mov	r0, r3
 800dace:	f7f5 ff6e 	bl	80039ae <HAL_PCD_EP_ClrStall>
 800dad2:	4603      	mov	r3, r0
 800dad4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dad6:	7bfb      	ldrb	r3, [r7, #15]
 800dad8:	4618      	mov	r0, r3
 800dada:	f000 f8fb 	bl	800dcd4 <USBD_Get_USB_Status>
 800dade:	4603      	mov	r3, r0
 800dae0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dae2:	7bbb      	ldrb	r3, [r7, #14]
}
 800dae4:	4618      	mov	r0, r3
 800dae6:	3710      	adds	r7, #16
 800dae8:	46bd      	mov	sp, r7
 800daea:	bd80      	pop	{r7, pc}

0800daec <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800daec:	b480      	push	{r7}
 800daee:	b085      	sub	sp, #20
 800daf0:	af00      	add	r7, sp, #0
 800daf2:	6078      	str	r0, [r7, #4]
 800daf4:	460b      	mov	r3, r1
 800daf6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800dafe:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800db00:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800db04:	2b00      	cmp	r3, #0
 800db06:	da0b      	bge.n	800db20 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800db08:	78fb      	ldrb	r3, [r7, #3]
 800db0a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800db0e:	68f9      	ldr	r1, [r7, #12]
 800db10:	4613      	mov	r3, r2
 800db12:	00db      	lsls	r3, r3, #3
 800db14:	4413      	add	r3, r2
 800db16:	009b      	lsls	r3, r3, #2
 800db18:	440b      	add	r3, r1
 800db1a:	333e      	adds	r3, #62	; 0x3e
 800db1c:	781b      	ldrb	r3, [r3, #0]
 800db1e:	e00b      	b.n	800db38 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800db20:	78fb      	ldrb	r3, [r7, #3]
 800db22:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800db26:	68f9      	ldr	r1, [r7, #12]
 800db28:	4613      	mov	r3, r2
 800db2a:	00db      	lsls	r3, r3, #3
 800db2c:	4413      	add	r3, r2
 800db2e:	009b      	lsls	r3, r3, #2
 800db30:	440b      	add	r3, r1
 800db32:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800db36:	781b      	ldrb	r3, [r3, #0]
  }
}
 800db38:	4618      	mov	r0, r3
 800db3a:	3714      	adds	r7, #20
 800db3c:	46bd      	mov	sp, r7
 800db3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db42:	4770      	bx	lr

0800db44 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800db44:	b580      	push	{r7, lr}
 800db46:	b084      	sub	sp, #16
 800db48:	af00      	add	r7, sp, #0
 800db4a:	6078      	str	r0, [r7, #4]
 800db4c:	460b      	mov	r3, r1
 800db4e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db50:	2300      	movs	r3, #0
 800db52:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db54:	2300      	movs	r3, #0
 800db56:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800db5e:	78fa      	ldrb	r2, [r7, #3]
 800db60:	4611      	mov	r1, r2
 800db62:	4618      	mov	r0, r3
 800db64:	f7f5 fd3b 	bl	80035de <HAL_PCD_SetAddress>
 800db68:	4603      	mov	r3, r0
 800db6a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800db6c:	7bfb      	ldrb	r3, [r7, #15]
 800db6e:	4618      	mov	r0, r3
 800db70:	f000 f8b0 	bl	800dcd4 <USBD_Get_USB_Status>
 800db74:	4603      	mov	r3, r0
 800db76:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800db78:	7bbb      	ldrb	r3, [r7, #14]
}
 800db7a:	4618      	mov	r0, r3
 800db7c:	3710      	adds	r7, #16
 800db7e:	46bd      	mov	sp, r7
 800db80:	bd80      	pop	{r7, pc}

0800db82 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800db82:	b580      	push	{r7, lr}
 800db84:	b086      	sub	sp, #24
 800db86:	af00      	add	r7, sp, #0
 800db88:	60f8      	str	r0, [r7, #12]
 800db8a:	607a      	str	r2, [r7, #4]
 800db8c:	603b      	str	r3, [r7, #0]
 800db8e:	460b      	mov	r3, r1
 800db90:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db92:	2300      	movs	r3, #0
 800db94:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db96:	2300      	movs	r3, #0
 800db98:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800dba0:	7af9      	ldrb	r1, [r7, #11]
 800dba2:	683b      	ldr	r3, [r7, #0]
 800dba4:	687a      	ldr	r2, [r7, #4]
 800dba6:	f7f5 fe54 	bl	8003852 <HAL_PCD_EP_Transmit>
 800dbaa:	4603      	mov	r3, r0
 800dbac:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dbae:	7dfb      	ldrb	r3, [r7, #23]
 800dbb0:	4618      	mov	r0, r3
 800dbb2:	f000 f88f 	bl	800dcd4 <USBD_Get_USB_Status>
 800dbb6:	4603      	mov	r3, r0
 800dbb8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800dbba:	7dbb      	ldrb	r3, [r7, #22]
}
 800dbbc:	4618      	mov	r0, r3
 800dbbe:	3718      	adds	r7, #24
 800dbc0:	46bd      	mov	sp, r7
 800dbc2:	bd80      	pop	{r7, pc}

0800dbc4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dbc4:	b580      	push	{r7, lr}
 800dbc6:	b086      	sub	sp, #24
 800dbc8:	af00      	add	r7, sp, #0
 800dbca:	60f8      	str	r0, [r7, #12]
 800dbcc:	607a      	str	r2, [r7, #4]
 800dbce:	603b      	str	r3, [r7, #0]
 800dbd0:	460b      	mov	r3, r1
 800dbd2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dbd4:	2300      	movs	r3, #0
 800dbd6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dbd8:	2300      	movs	r3, #0
 800dbda:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800dbe2:	7af9      	ldrb	r1, [r7, #11]
 800dbe4:	683b      	ldr	r3, [r7, #0]
 800dbe6:	687a      	ldr	r2, [r7, #4]
 800dbe8:	f7f5 fdd0 	bl	800378c <HAL_PCD_EP_Receive>
 800dbec:	4603      	mov	r3, r0
 800dbee:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dbf0:	7dfb      	ldrb	r3, [r7, #23]
 800dbf2:	4618      	mov	r0, r3
 800dbf4:	f000 f86e 	bl	800dcd4 <USBD_Get_USB_Status>
 800dbf8:	4603      	mov	r3, r0
 800dbfa:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800dbfc:	7dbb      	ldrb	r3, [r7, #22]
}
 800dbfe:	4618      	mov	r0, r3
 800dc00:	3718      	adds	r7, #24
 800dc02:	46bd      	mov	sp, r7
 800dc04:	bd80      	pop	{r7, pc}

0800dc06 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dc06:	b580      	push	{r7, lr}
 800dc08:	b082      	sub	sp, #8
 800dc0a:	af00      	add	r7, sp, #0
 800dc0c:	6078      	str	r0, [r7, #4]
 800dc0e:	460b      	mov	r3, r1
 800dc10:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800dc18:	78fa      	ldrb	r2, [r7, #3]
 800dc1a:	4611      	mov	r1, r2
 800dc1c:	4618      	mov	r0, r3
 800dc1e:	f7f5 fe00 	bl	8003822 <HAL_PCD_EP_GetRxCount>
 800dc22:	4603      	mov	r3, r0
}
 800dc24:	4618      	mov	r0, r3
 800dc26:	3708      	adds	r7, #8
 800dc28:	46bd      	mov	sp, r7
 800dc2a:	bd80      	pop	{r7, pc}

0800dc2c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800dc2c:	b580      	push	{r7, lr}
 800dc2e:	b082      	sub	sp, #8
 800dc30:	af00      	add	r7, sp, #0
 800dc32:	6078      	str	r0, [r7, #4]
 800dc34:	460b      	mov	r3, r1
 800dc36:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800dc38:	78fb      	ldrb	r3, [r7, #3]
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d002      	beq.n	800dc44 <HAL_PCDEx_LPM_Callback+0x18>
 800dc3e:	2b01      	cmp	r3, #1
 800dc40:	d01f      	beq.n	800dc82 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800dc42:	e03b      	b.n	800dcbc <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	6a1b      	ldr	r3, [r3, #32]
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d007      	beq.n	800dc5c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800dc4c:	f000 f83c 	bl	800dcc8 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dc50:	4b1c      	ldr	r3, [pc, #112]	; (800dcc4 <HAL_PCDEx_LPM_Callback+0x98>)
 800dc52:	691b      	ldr	r3, [r3, #16]
 800dc54:	4a1b      	ldr	r2, [pc, #108]	; (800dcc4 <HAL_PCDEx_LPM_Callback+0x98>)
 800dc56:	f023 0306 	bic.w	r3, r3, #6
 800dc5a:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800dc64:	681b      	ldr	r3, [r3, #0]
 800dc66:	687a      	ldr	r2, [r7, #4]
 800dc68:	6812      	ldr	r2, [r2, #0]
 800dc6a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800dc6e:	f023 0301 	bic.w	r3, r3, #1
 800dc72:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800dc7a:	4618      	mov	r0, r3
 800dc7c:	f7fb fcc5 	bl	800960a <USBD_LL_Resume>
    break;
 800dc80:	e01c      	b.n	800dcbc <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	687a      	ldr	r2, [r7, #4]
 800dc8e:	6812      	ldr	r2, [r2, #0]
 800dc90:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800dc94:	f043 0301 	orr.w	r3, r3, #1
 800dc98:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800dca0:	4618      	mov	r0, r3
 800dca2:	f7fb fc9c 	bl	80095de <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	6a1b      	ldr	r3, [r3, #32]
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	d005      	beq.n	800dcba <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dcae:	4b05      	ldr	r3, [pc, #20]	; (800dcc4 <HAL_PCDEx_LPM_Callback+0x98>)
 800dcb0:	691b      	ldr	r3, [r3, #16]
 800dcb2:	4a04      	ldr	r2, [pc, #16]	; (800dcc4 <HAL_PCDEx_LPM_Callback+0x98>)
 800dcb4:	f043 0306 	orr.w	r3, r3, #6
 800dcb8:	6113      	str	r3, [r2, #16]
    break;
 800dcba:	bf00      	nop
}
 800dcbc:	bf00      	nop
 800dcbe:	3708      	adds	r7, #8
 800dcc0:	46bd      	mov	sp, r7
 800dcc2:	bd80      	pop	{r7, pc}
 800dcc4:	e000ed00 	.word	0xe000ed00

0800dcc8 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800dcc8:	b580      	push	{r7, lr}
 800dcca:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800dccc:	f7f3 fa9e 	bl	800120c <SystemClock_Config>
}
 800dcd0:	bf00      	nop
 800dcd2:	bd80      	pop	{r7, pc}

0800dcd4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800dcd4:	b480      	push	{r7}
 800dcd6:	b085      	sub	sp, #20
 800dcd8:	af00      	add	r7, sp, #0
 800dcda:	4603      	mov	r3, r0
 800dcdc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dcde:	2300      	movs	r3, #0
 800dce0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800dce2:	79fb      	ldrb	r3, [r7, #7]
 800dce4:	2b03      	cmp	r3, #3
 800dce6:	d817      	bhi.n	800dd18 <USBD_Get_USB_Status+0x44>
 800dce8:	a201      	add	r2, pc, #4	; (adr r2, 800dcf0 <USBD_Get_USB_Status+0x1c>)
 800dcea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dcee:	bf00      	nop
 800dcf0:	0800dd01 	.word	0x0800dd01
 800dcf4:	0800dd07 	.word	0x0800dd07
 800dcf8:	0800dd0d 	.word	0x0800dd0d
 800dcfc:	0800dd13 	.word	0x0800dd13
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800dd00:	2300      	movs	r3, #0
 800dd02:	73fb      	strb	r3, [r7, #15]
    break;
 800dd04:	e00b      	b.n	800dd1e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800dd06:	2303      	movs	r3, #3
 800dd08:	73fb      	strb	r3, [r7, #15]
    break;
 800dd0a:	e008      	b.n	800dd1e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800dd0c:	2301      	movs	r3, #1
 800dd0e:	73fb      	strb	r3, [r7, #15]
    break;
 800dd10:	e005      	b.n	800dd1e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800dd12:	2303      	movs	r3, #3
 800dd14:	73fb      	strb	r3, [r7, #15]
    break;
 800dd16:	e002      	b.n	800dd1e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800dd18:	2303      	movs	r3, #3
 800dd1a:	73fb      	strb	r3, [r7, #15]
    break;
 800dd1c:	bf00      	nop
  }
  return usb_status;
 800dd1e:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd20:	4618      	mov	r0, r3
 800dd22:	3714      	adds	r7, #20
 800dd24:	46bd      	mov	sp, r7
 800dd26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd2a:	4770      	bx	lr

0800dd2c <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts>:
 800dd2c:	4b04      	ldr	r3, [pc, #16]	; (800dd40 <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x14>)
 800dd2e:	681a      	ldr	r2, [r3, #0]
 800dd30:	b10a      	cbz	r2, 800dd36 <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0xa>
 800dd32:	4803      	ldr	r0, [pc, #12]	; (800dd40 <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x14>)
 800dd34:	4770      	bx	lr
 800dd36:	4a03      	ldr	r2, [pc, #12]	; (800dd44 <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x18>)
 800dd38:	4801      	ldr	r0, [pc, #4]	; (800dd40 <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x14>)
 800dd3a:	6812      	ldr	r2, [r2, #0]
 800dd3c:	601a      	str	r2, [r3, #0]
 800dd3e:	4770      	bx	lr
 800dd40:	2000011c 	.word	0x2000011c
 800dd44:	2000049c 	.word	0x2000049c

0800dd48 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request>:
 800dd48:	4b04      	ldr	r3, [pc, #16]	; (800dd5c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x14>)
 800dd4a:	4805      	ldr	r0, [pc, #20]	; (800dd60 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x18>)
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	4905      	ldr	r1, [pc, #20]	; (800dd64 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x1c>)
 800dd50:	4a05      	ldr	r2, [pc, #20]	; (800dd68 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x20>)
 800dd52:	6003      	str	r3, [r0, #0]
 800dd54:	600b      	str	r3, [r1, #0]
 800dd56:	6013      	str	r3, [r2, #0]
 800dd58:	4770      	bx	lr
 800dd5a:	bf00      	nop
 800dd5c:	2000049c 	.word	0x2000049c
 800dd60:	20000138 	.word	0x20000138
 800dd64:	20000144 	.word	0x20000144
 800dd68:	2000011c 	.word	0x2000011c

0800dd6c <custom_test_msgs__srv__AddThreeInts_Request__rosidl_typesupport_introspection_c__AddThreeInts_Request_init_function>:
 800dd6c:	f005 be34 	b.w	80139d8 <custom_test_msgs__srv__AddThreeInts_Request__init>

0800dd70 <custom_test_msgs__srv__AddThreeInts_Request__rosidl_typesupport_introspection_c__AddThreeInts_Request_fini_function>:
 800dd70:	f005 be36 	b.w	80139e0 <custom_test_msgs__srv__AddThreeInts_Request__fini>

0800dd74 <custom_test_msgs__srv__AddThreeInts_Response__rosidl_typesupport_introspection_c__AddThreeInts_Response_init_function>:
 800dd74:	f005 be36 	b.w	80139e4 <custom_test_msgs__srv__AddThreeInts_Response__init>

0800dd78 <custom_test_msgs__srv__AddThreeInts_Response__rosidl_typesupport_introspection_c__AddThreeInts_Response_fini_function>:
 800dd78:	f005 be38 	b.w	80139ec <custom_test_msgs__srv__AddThreeInts_Response__fini>

0800dd7c <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request>:
 800dd7c:	4b04      	ldr	r3, [pc, #16]	; (800dd90 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x14>)
 800dd7e:	681a      	ldr	r2, [r3, #0]
 800dd80:	b10a      	cbz	r2, 800dd86 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0xa>
 800dd82:	4803      	ldr	r0, [pc, #12]	; (800dd90 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x14>)
 800dd84:	4770      	bx	lr
 800dd86:	4a03      	ldr	r2, [pc, #12]	; (800dd94 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x18>)
 800dd88:	4801      	ldr	r0, [pc, #4]	; (800dd90 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x14>)
 800dd8a:	6812      	ldr	r2, [r2, #0]
 800dd8c:	601a      	str	r2, [r3, #0]
 800dd8e:	4770      	bx	lr
 800dd90:	20000204 	.word	0x20000204
 800dd94:	200004a0 	.word	0x200004a0

0800dd98 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response>:
 800dd98:	4b04      	ldr	r3, [pc, #16]	; (800ddac <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0x14>)
 800dd9a:	681a      	ldr	r2, [r3, #0]
 800dd9c:	b10a      	cbz	r2, 800dda2 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0xa>
 800dd9e:	4803      	ldr	r0, [pc, #12]	; (800ddac <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0x14>)
 800dda0:	4770      	bx	lr
 800dda2:	4a03      	ldr	r2, [pc, #12]	; (800ddb0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0x18>)
 800dda4:	4801      	ldr	r0, [pc, #4]	; (800ddac <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0x14>)
 800dda6:	6812      	ldr	r2, [r2, #0]
 800dda8:	601a      	str	r2, [r3, #0]
 800ddaa:	4770      	bx	lr
 800ddac:	2000024c 	.word	0x2000024c
 800ddb0:	200004a0 	.word	0x200004a0

0800ddb4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts>:
 800ddb4:	4b13      	ldr	r3, [pc, #76]	; (800de04 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x50>)
 800ddb6:	681a      	ldr	r2, [r3, #0]
 800ddb8:	b132      	cbz	r2, 800ddc8 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x14>
 800ddba:	685b      	ldr	r3, [r3, #4]
 800ddbc:	689a      	ldr	r2, [r3, #8]
 800ddbe:	b152      	cbz	r2, 800ddd6 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x22>
 800ddc0:	68da      	ldr	r2, [r3, #12]
 800ddc2:	b182      	cbz	r2, 800dde6 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x32>
 800ddc4:	480f      	ldr	r0, [pc, #60]	; (800de04 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x50>)
 800ddc6:	4770      	bx	lr
 800ddc8:	4a0f      	ldr	r2, [pc, #60]	; (800de08 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x54>)
 800ddca:	6812      	ldr	r2, [r2, #0]
 800ddcc:	601a      	str	r2, [r3, #0]
 800ddce:	685b      	ldr	r3, [r3, #4]
 800ddd0:	689a      	ldr	r2, [r3, #8]
 800ddd2:	2a00      	cmp	r2, #0
 800ddd4:	d1f4      	bne.n	800ddc0 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0xc>
 800ddd6:	4a0d      	ldr	r2, [pc, #52]	; (800de0c <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x58>)
 800ddd8:	6811      	ldr	r1, [r2, #0]
 800ddda:	b179      	cbz	r1, 800ddfc <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x48>
 800dddc:	6852      	ldr	r2, [r2, #4]
 800ddde:	609a      	str	r2, [r3, #8]
 800dde0:	68da      	ldr	r2, [r3, #12]
 800dde2:	2a00      	cmp	r2, #0
 800dde4:	d1ee      	bne.n	800ddc4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x10>
 800dde6:	4a0a      	ldr	r2, [pc, #40]	; (800de10 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x5c>)
 800dde8:	6811      	ldr	r1, [r2, #0]
 800ddea:	b119      	cbz	r1, 800ddf4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x40>
 800ddec:	6852      	ldr	r2, [r2, #4]
 800ddee:	4805      	ldr	r0, [pc, #20]	; (800de04 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x50>)
 800ddf0:	60da      	str	r2, [r3, #12]
 800ddf2:	4770      	bx	lr
 800ddf4:	4904      	ldr	r1, [pc, #16]	; (800de08 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x54>)
 800ddf6:	6809      	ldr	r1, [r1, #0]
 800ddf8:	6011      	str	r1, [r2, #0]
 800ddfa:	e7f7      	b.n	800ddec <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x38>
 800ddfc:	4902      	ldr	r1, [pc, #8]	; (800de08 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x54>)
 800ddfe:	6809      	ldr	r1, [r1, #0]
 800de00:	6011      	str	r1, [r2, #0]
 800de02:	e7eb      	b.n	800dddc <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x28>
 800de04:	20000268 	.word	0x20000268
 800de08:	200004a0 	.word	0x200004a0
 800de0c:	20000204 	.word	0x20000204
 800de10:	2000024c 	.word	0x2000024c

0800de14 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request>:
 800de14:	4800      	ldr	r0, [pc, #0]	; (800de18 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x4>)
 800de16:	4770      	bx	lr
 800de18:	20000290 	.word	0x20000290

0800de1c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response>:
 800de1c:	4800      	ldr	r0, [pc, #0]	; (800de20 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0x4>)
 800de1e:	4770      	bx	lr
 800de20:	2000029c 	.word	0x2000029c

0800de24 <_AddThreeInts_Response__max_serialized_size>:
 800de24:	2108      	movs	r1, #8
 800de26:	2000      	movs	r0, #0
 800de28:	b508      	push	{r3, lr}
 800de2a:	f001 fcdf 	bl	800f7ec <ucdr_alignment>
 800de2e:	3008      	adds	r0, #8
 800de30:	bd08      	pop	{r3, pc}
 800de32:	bf00      	nop

0800de34 <_AddThreeInts_Response__cdr_deserialize>:
 800de34:	b109      	cbz	r1, 800de3a <_AddThreeInts_Response__cdr_deserialize+0x6>
 800de36:	f001 ba25 	b.w	800f284 <ucdr_deserialize_int64_t>
 800de3a:	4608      	mov	r0, r1
 800de3c:	4770      	bx	lr
 800de3e:	bf00      	nop

0800de40 <get_serialized_size_custom_test_msgs__srv__AddThreeInts_Request>:
 800de40:	b1b8      	cbz	r0, 800de72 <get_serialized_size_custom_test_msgs__srv__AddThreeInts_Request+0x32>
 800de42:	b538      	push	{r3, r4, r5, lr}
 800de44:	460d      	mov	r5, r1
 800de46:	2108      	movs	r1, #8
 800de48:	4628      	mov	r0, r5
 800de4a:	f001 fccf 	bl	800f7ec <ucdr_alignment>
 800de4e:	f105 0308 	add.w	r3, r5, #8
 800de52:	2108      	movs	r1, #8
 800de54:	f1c5 0508 	rsb	r5, r5, #8
 800de58:	181c      	adds	r4, r3, r0
 800de5a:	4620      	mov	r0, r4
 800de5c:	f001 fcc6 	bl	800f7ec <ucdr_alignment>
 800de60:	2108      	movs	r1, #8
 800de62:	4408      	add	r0, r1
 800de64:	4404      	add	r4, r0
 800de66:	4620      	mov	r0, r4
 800de68:	f001 fcc0 	bl	800f7ec <ucdr_alignment>
 800de6c:	4428      	add	r0, r5
 800de6e:	4420      	add	r0, r4
 800de70:	bd38      	pop	{r3, r4, r5, pc}
 800de72:	4770      	bx	lr

0800de74 <_AddThreeInts_Response__get_serialized_size>:
 800de74:	b130      	cbz	r0, 800de84 <_AddThreeInts_Response__get_serialized_size+0x10>
 800de76:	2108      	movs	r1, #8
 800de78:	2000      	movs	r0, #0
 800de7a:	b508      	push	{r3, lr}
 800de7c:	f001 fcb6 	bl	800f7ec <ucdr_alignment>
 800de80:	3008      	adds	r0, #8
 800de82:	bd08      	pop	{r3, pc}
 800de84:	4770      	bx	lr
 800de86:	bf00      	nop

0800de88 <_AddThreeInts_Request__cdr_deserialize>:
 800de88:	b538      	push	{r3, r4, r5, lr}
 800de8a:	460c      	mov	r4, r1
 800de8c:	b171      	cbz	r1, 800deac <_AddThreeInts_Request__cdr_deserialize+0x24>
 800de8e:	4605      	mov	r5, r0
 800de90:	f001 f9f8 	bl	800f284 <ucdr_deserialize_int64_t>
 800de94:	f104 0108 	add.w	r1, r4, #8
 800de98:	4628      	mov	r0, r5
 800de9a:	f001 f9f3 	bl	800f284 <ucdr_deserialize_int64_t>
 800de9e:	f104 0110 	add.w	r1, r4, #16
 800dea2:	4628      	mov	r0, r5
 800dea4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dea8:	f001 b9ec 	b.w	800f284 <ucdr_deserialize_int64_t>
 800deac:	4608      	mov	r0, r1
 800deae:	bd38      	pop	{r3, r4, r5, pc}

0800deb0 <_AddThreeInts_Request__cdr_serialize>:
 800deb0:	b198      	cbz	r0, 800deda <_AddThreeInts_Request__cdr_serialize+0x2a>
 800deb2:	b570      	push	{r4, r5, r6, lr}
 800deb4:	460d      	mov	r5, r1
 800deb6:	4604      	mov	r4, r0
 800deb8:	e9d0 2300 	ldrd	r2, r3, [r0]
 800debc:	4608      	mov	r0, r1
 800debe:	f001 f911 	bl	800f0e4 <ucdr_serialize_int64_t>
 800dec2:	4628      	mov	r0, r5
 800dec4:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 800dec8:	f001 f90c 	bl	800f0e4 <ucdr_serialize_int64_t>
 800decc:	4628      	mov	r0, r5
 800dece:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 800ded2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ded6:	f001 b905 	b.w	800f0e4 <ucdr_serialize_int64_t>
 800deda:	4770      	bx	lr

0800dedc <_AddThreeInts_Response__cdr_serialize>:
 800dedc:	b120      	cbz	r0, 800dee8 <_AddThreeInts_Response__cdr_serialize+0xc>
 800dede:	e9d0 2300 	ldrd	r2, r3, [r0]
 800dee2:	4608      	mov	r0, r1
 800dee4:	f001 b8fe 	b.w	800f0e4 <ucdr_serialize_int64_t>
 800dee8:	4770      	bx	lr
 800deea:	bf00      	nop

0800deec <get_serialized_size_custom_test_msgs__srv__AddThreeInts_Response>:
 800deec:	b138      	cbz	r0, 800defe <get_serialized_size_custom_test_msgs__srv__AddThreeInts_Response+0x12>
 800deee:	b508      	push	{r3, lr}
 800def0:	460b      	mov	r3, r1
 800def2:	2108      	movs	r1, #8
 800def4:	4618      	mov	r0, r3
 800def6:	f001 fc79 	bl	800f7ec <ucdr_alignment>
 800defa:	3008      	adds	r0, #8
 800defc:	bd08      	pop	{r3, pc}
 800defe:	4770      	bx	lr

0800df00 <_AddThreeInts_Request__get_serialized_size>:
 800df00:	b190      	cbz	r0, 800df28 <_AddThreeInts_Request__get_serialized_size+0x28>
 800df02:	2108      	movs	r1, #8
 800df04:	2000      	movs	r0, #0
 800df06:	b510      	push	{r4, lr}
 800df08:	f001 fc70 	bl	800f7ec <ucdr_alignment>
 800df0c:	2108      	movs	r1, #8
 800df0e:	1844      	adds	r4, r0, r1
 800df10:	4620      	mov	r0, r4
 800df12:	f001 fc6b 	bl	800f7ec <ucdr_alignment>
 800df16:	2108      	movs	r1, #8
 800df18:	4408      	add	r0, r1
 800df1a:	4404      	add	r4, r0
 800df1c:	4620      	mov	r0, r4
 800df1e:	f001 fc65 	bl	800f7ec <ucdr_alignment>
 800df22:	3008      	adds	r0, #8
 800df24:	4420      	add	r0, r4
 800df26:	bd10      	pop	{r4, pc}
 800df28:	4770      	bx	lr
 800df2a:	bf00      	nop

0800df2c <_AddThreeInts_Request__max_serialized_size>:
 800df2c:	b538      	push	{r3, r4, r5, lr}
 800df2e:	2108      	movs	r1, #8
 800df30:	2000      	movs	r0, #0
 800df32:	f001 fc5b 	bl	800f7ec <ucdr_alignment>
 800df36:	2108      	movs	r1, #8
 800df38:	1845      	adds	r5, r0, r1
 800df3a:	4628      	mov	r0, r5
 800df3c:	f001 fc56 	bl	800f7ec <ucdr_alignment>
 800df40:	2108      	movs	r1, #8
 800df42:	1844      	adds	r4, r0, r1
 800df44:	442c      	add	r4, r5
 800df46:	4620      	mov	r0, r4
 800df48:	f001 fc50 	bl	800f7ec <ucdr_alignment>
 800df4c:	3008      	adds	r0, #8
 800df4e:	4420      	add	r0, r4
 800df50:	bd38      	pop	{r3, r4, r5, pc}
 800df52:	bf00      	nop

0800df54 <rosidl_typesupport_microxrcedds_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts>:
 800df54:	4800      	ldr	r0, [pc, #0]	; (800df58 <rosidl_typesupport_microxrcedds_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x4>)
 800df56:	4770      	bx	lr
 800df58:	20000284 	.word	0x20000284

0800df5c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800df5c:	4b04      	ldr	r3, [pc, #16]	; (800df70 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800df5e:	681a      	ldr	r2, [r3, #0]
 800df60:	b10a      	cbz	r2, 800df66 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xa>
 800df62:	4803      	ldr	r0, [pc, #12]	; (800df70 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800df64:	4770      	bx	lr
 800df66:	4a03      	ldr	r2, [pc, #12]	; (800df74 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x18>)
 800df68:	4801      	ldr	r0, [pc, #4]	; (800df70 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800df6a:	6812      	ldr	r2, [r2, #0]
 800df6c:	601a      	str	r2, [r3, #0]
 800df6e:	4770      	bx	lr
 800df70:	200002e8 	.word	0x200002e8
 800df74:	2000049c 	.word	0x2000049c

0800df78 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800df78:	4a02      	ldr	r2, [pc, #8]	; (800df84 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xc>)
 800df7a:	4b03      	ldr	r3, [pc, #12]	; (800df88 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x10>)
 800df7c:	6812      	ldr	r2, [r2, #0]
 800df7e:	601a      	str	r2, [r3, #0]
 800df80:	4770      	bx	lr
 800df82:	bf00      	nop
 800df84:	2000049c 	.word	0x2000049c
 800df88:	200002e8 	.word	0x200002e8

0800df8c <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_init_function>:
 800df8c:	f005 bd30 	b.w	80139f0 <geometry_msgs__msg__Twist__init>

0800df90 <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_fini_function>:
 800df90:	f005 bd52 	b.w	8013a38 <geometry_msgs__msg__Twist__fini>

0800df94 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800df94:	b510      	push	{r4, lr}
 800df96:	4c08      	ldr	r4, [pc, #32]	; (800dfb8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x24>)
 800df98:	f000 f818 	bl	800dfcc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800df9c:	60e0      	str	r0, [r4, #12]
 800df9e:	f000 f815 	bl	800dfcc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800dfa2:	4b06      	ldr	r3, [pc, #24]	; (800dfbc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800dfa4:	64a0      	str	r0, [r4, #72]	; 0x48
 800dfa6:	681a      	ldr	r2, [r3, #0]
 800dfa8:	b10a      	cbz	r2, 800dfae <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x1a>
 800dfaa:	4804      	ldr	r0, [pc, #16]	; (800dfbc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800dfac:	bd10      	pop	{r4, pc}
 800dfae:	4a04      	ldr	r2, [pc, #16]	; (800dfc0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x2c>)
 800dfb0:	4802      	ldr	r0, [pc, #8]	; (800dfbc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800dfb2:	6812      	ldr	r2, [r2, #0]
 800dfb4:	601a      	str	r2, [r3, #0]
 800dfb6:	bd10      	pop	{r4, pc}
 800dfb8:	200002f4 	.word	0x200002f4
 800dfbc:	2000036c 	.word	0x2000036c
 800dfc0:	200004a0 	.word	0x200004a0

0800dfc4 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_init_function>:
 800dfc4:	f005 bd44 	b.w	8013a50 <geometry_msgs__msg__Vector3__init>

0800dfc8 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_fini_function>:
 800dfc8:	f005 bd46 	b.w	8013a58 <geometry_msgs__msg__Vector3__fini>

0800dfcc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 800dfcc:	4b04      	ldr	r3, [pc, #16]	; (800dfe0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800dfce:	681a      	ldr	r2, [r3, #0]
 800dfd0:	b10a      	cbz	r2, 800dfd6 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0xa>
 800dfd2:	4803      	ldr	r0, [pc, #12]	; (800dfe0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800dfd4:	4770      	bx	lr
 800dfd6:	4a03      	ldr	r2, [pc, #12]	; (800dfe4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x18>)
 800dfd8:	4801      	ldr	r0, [pc, #4]	; (800dfe0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800dfda:	6812      	ldr	r2, [r2, #0]
 800dfdc:	601a      	str	r2, [r3, #0]
 800dfde:	4770      	bx	lr
 800dfe0:	2000042c 	.word	0x2000042c
 800dfe4:	200004a0 	.word	0x200004a0

0800dfe8 <get_serialized_size_geometry_msgs__msg__Twist>:
 800dfe8:	b538      	push	{r3, r4, r5, lr}
 800dfea:	4604      	mov	r4, r0
 800dfec:	b150      	cbz	r0, 800e004 <get_serialized_size_geometry_msgs__msg__Twist+0x1c>
 800dfee:	460d      	mov	r5, r1
 800dff0:	f000 f866 	bl	800e0c0 <get_serialized_size_geometry_msgs__msg__Vector3>
 800dff4:	4603      	mov	r3, r0
 800dff6:	f104 0018 	add.w	r0, r4, #24
 800dffa:	461c      	mov	r4, r3
 800dffc:	18e9      	adds	r1, r5, r3
 800dffe:	f000 f85f 	bl	800e0c0 <get_serialized_size_geometry_msgs__msg__Vector3>
 800e002:	4420      	add	r0, r4
 800e004:	bd38      	pop	{r3, r4, r5, pc}
 800e006:	bf00      	nop

0800e008 <_Twist__cdr_deserialize>:
 800e008:	b570      	push	{r4, r5, r6, lr}
 800e00a:	460c      	mov	r4, r1
 800e00c:	b199      	cbz	r1, 800e036 <_Twist__cdr_deserialize+0x2e>
 800e00e:	4605      	mov	r5, r0
 800e010:	f000 f8de 	bl	800e1d0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800e014:	4603      	mov	r3, r0
 800e016:	4621      	mov	r1, r4
 800e018:	4628      	mov	r0, r5
 800e01a:	685b      	ldr	r3, [r3, #4]
 800e01c:	68db      	ldr	r3, [r3, #12]
 800e01e:	4798      	blx	r3
 800e020:	f000 f8d6 	bl	800e1d0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800e024:	4603      	mov	r3, r0
 800e026:	f104 0118 	add.w	r1, r4, #24
 800e02a:	4628      	mov	r0, r5
 800e02c:	685b      	ldr	r3, [r3, #4]
 800e02e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e032:	68db      	ldr	r3, [r3, #12]
 800e034:	4718      	bx	r3
 800e036:	4608      	mov	r0, r1
 800e038:	bd70      	pop	{r4, r5, r6, pc}
 800e03a:	bf00      	nop

0800e03c <_Twist__cdr_serialize>:
 800e03c:	b510      	push	{r4, lr}
 800e03e:	b082      	sub	sp, #8
 800e040:	9101      	str	r1, [sp, #4]
 800e042:	b1a0      	cbz	r0, 800e06e <_Twist__cdr_serialize+0x32>
 800e044:	4604      	mov	r4, r0
 800e046:	f000 f8c3 	bl	800e1d0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800e04a:	4603      	mov	r3, r0
 800e04c:	9901      	ldr	r1, [sp, #4]
 800e04e:	4620      	mov	r0, r4
 800e050:	685b      	ldr	r3, [r3, #4]
 800e052:	689b      	ldr	r3, [r3, #8]
 800e054:	4798      	blx	r3
 800e056:	f000 f8bb 	bl	800e1d0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800e05a:	4603      	mov	r3, r0
 800e05c:	9901      	ldr	r1, [sp, #4]
 800e05e:	f104 0018 	add.w	r0, r4, #24
 800e062:	685b      	ldr	r3, [r3, #4]
 800e064:	689b      	ldr	r3, [r3, #8]
 800e066:	b002      	add	sp, #8
 800e068:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e06c:	4718      	bx	r3
 800e06e:	b002      	add	sp, #8
 800e070:	bd10      	pop	{r4, pc}
 800e072:	bf00      	nop

0800e074 <_Twist__get_serialized_size>:
 800e074:	b510      	push	{r4, lr}
 800e076:	4604      	mov	r4, r0
 800e078:	b148      	cbz	r0, 800e08e <_Twist__get_serialized_size+0x1a>
 800e07a:	2100      	movs	r1, #0
 800e07c:	f000 f820 	bl	800e0c0 <get_serialized_size_geometry_msgs__msg__Vector3>
 800e080:	4601      	mov	r1, r0
 800e082:	f104 0018 	add.w	r0, r4, #24
 800e086:	460c      	mov	r4, r1
 800e088:	f000 f81a 	bl	800e0c0 <get_serialized_size_geometry_msgs__msg__Vector3>
 800e08c:	4420      	add	r0, r4
 800e08e:	bd10      	pop	{r4, pc}

0800e090 <_Twist__max_serialized_size>:
 800e090:	b510      	push	{r4, lr}
 800e092:	b082      	sub	sp, #8
 800e094:	2301      	movs	r3, #1
 800e096:	2100      	movs	r1, #0
 800e098:	f10d 0007 	add.w	r0, sp, #7
 800e09c:	f88d 3007 	strb.w	r3, [sp, #7]
 800e0a0:	f000 f87c 	bl	800e19c <max_serialized_size_geometry_msgs__msg__Vector3>
 800e0a4:	4604      	mov	r4, r0
 800e0a6:	f10d 0007 	add.w	r0, sp, #7
 800e0aa:	4621      	mov	r1, r4
 800e0ac:	f000 f876 	bl	800e19c <max_serialized_size_geometry_msgs__msg__Vector3>
 800e0b0:	4420      	add	r0, r4
 800e0b2:	b002      	add	sp, #8
 800e0b4:	bd10      	pop	{r4, pc}
 800e0b6:	bf00      	nop

0800e0b8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800e0b8:	4800      	ldr	r0, [pc, #0]	; (800e0bc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x4>)
 800e0ba:	4770      	bx	lr
 800e0bc:	20000438 	.word	0x20000438

0800e0c0 <get_serialized_size_geometry_msgs__msg__Vector3>:
 800e0c0:	b1b8      	cbz	r0, 800e0f2 <get_serialized_size_geometry_msgs__msg__Vector3+0x32>
 800e0c2:	b538      	push	{r3, r4, r5, lr}
 800e0c4:	460d      	mov	r5, r1
 800e0c6:	2108      	movs	r1, #8
 800e0c8:	4628      	mov	r0, r5
 800e0ca:	f001 fb8f 	bl	800f7ec <ucdr_alignment>
 800e0ce:	f105 0308 	add.w	r3, r5, #8
 800e0d2:	2108      	movs	r1, #8
 800e0d4:	f1c5 0508 	rsb	r5, r5, #8
 800e0d8:	181c      	adds	r4, r3, r0
 800e0da:	4620      	mov	r0, r4
 800e0dc:	f001 fb86 	bl	800f7ec <ucdr_alignment>
 800e0e0:	2108      	movs	r1, #8
 800e0e2:	4408      	add	r0, r1
 800e0e4:	4404      	add	r4, r0
 800e0e6:	4620      	mov	r0, r4
 800e0e8:	f001 fb80 	bl	800f7ec <ucdr_alignment>
 800e0ec:	4428      	add	r0, r5
 800e0ee:	4420      	add	r0, r4
 800e0f0:	bd38      	pop	{r3, r4, r5, pc}
 800e0f2:	4770      	bx	lr

0800e0f4 <_Vector3__cdr_deserialize>:
 800e0f4:	b538      	push	{r3, r4, r5, lr}
 800e0f6:	460c      	mov	r4, r1
 800e0f8:	b171      	cbz	r1, 800e118 <_Vector3__cdr_deserialize+0x24>
 800e0fa:	4605      	mov	r5, r0
 800e0fc:	f001 fa58 	bl	800f5b0 <ucdr_deserialize_double>
 800e100:	f104 0108 	add.w	r1, r4, #8
 800e104:	4628      	mov	r0, r5
 800e106:	f001 fa53 	bl	800f5b0 <ucdr_deserialize_double>
 800e10a:	f104 0110 	add.w	r1, r4, #16
 800e10e:	4628      	mov	r0, r5
 800e110:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e114:	f001 ba4c 	b.w	800f5b0 <ucdr_deserialize_double>
 800e118:	4608      	mov	r0, r1
 800e11a:	bd38      	pop	{r3, r4, r5, pc}

0800e11c <_Vector3__cdr_serialize>:
 800e11c:	b198      	cbz	r0, 800e146 <_Vector3__cdr_serialize+0x2a>
 800e11e:	b538      	push	{r3, r4, r5, lr}
 800e120:	460d      	mov	r5, r1
 800e122:	4604      	mov	r4, r0
 800e124:	ed90 0b00 	vldr	d0, [r0]
 800e128:	4608      	mov	r0, r1
 800e12a:	f001 f971 	bl	800f410 <ucdr_serialize_double>
 800e12e:	4628      	mov	r0, r5
 800e130:	ed94 0b02 	vldr	d0, [r4, #8]
 800e134:	f001 f96c 	bl	800f410 <ucdr_serialize_double>
 800e138:	4628      	mov	r0, r5
 800e13a:	ed94 0b04 	vldr	d0, [r4, #16]
 800e13e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e142:	f001 b965 	b.w	800f410 <ucdr_serialize_double>
 800e146:	4770      	bx	lr

0800e148 <_Vector3__get_serialized_size>:
 800e148:	b190      	cbz	r0, 800e170 <_Vector3__get_serialized_size+0x28>
 800e14a:	2108      	movs	r1, #8
 800e14c:	2000      	movs	r0, #0
 800e14e:	b510      	push	{r4, lr}
 800e150:	f001 fb4c 	bl	800f7ec <ucdr_alignment>
 800e154:	2108      	movs	r1, #8
 800e156:	1844      	adds	r4, r0, r1
 800e158:	4620      	mov	r0, r4
 800e15a:	f001 fb47 	bl	800f7ec <ucdr_alignment>
 800e15e:	2108      	movs	r1, #8
 800e160:	4408      	add	r0, r1
 800e162:	4404      	add	r4, r0
 800e164:	4620      	mov	r0, r4
 800e166:	f001 fb41 	bl	800f7ec <ucdr_alignment>
 800e16a:	3008      	adds	r0, #8
 800e16c:	4420      	add	r0, r4
 800e16e:	bd10      	pop	{r4, pc}
 800e170:	4770      	bx	lr
 800e172:	bf00      	nop

0800e174 <_Vector3__max_serialized_size>:
 800e174:	b538      	push	{r3, r4, r5, lr}
 800e176:	2108      	movs	r1, #8
 800e178:	2000      	movs	r0, #0
 800e17a:	f001 fb37 	bl	800f7ec <ucdr_alignment>
 800e17e:	2108      	movs	r1, #8
 800e180:	1845      	adds	r5, r0, r1
 800e182:	4628      	mov	r0, r5
 800e184:	f001 fb32 	bl	800f7ec <ucdr_alignment>
 800e188:	2108      	movs	r1, #8
 800e18a:	1844      	adds	r4, r0, r1
 800e18c:	442c      	add	r4, r5
 800e18e:	4620      	mov	r0, r4
 800e190:	f001 fb2c 	bl	800f7ec <ucdr_alignment>
 800e194:	3008      	adds	r0, #8
 800e196:	4420      	add	r0, r4
 800e198:	bd38      	pop	{r3, r4, r5, pc}
 800e19a:	bf00      	nop

0800e19c <max_serialized_size_geometry_msgs__msg__Vector3>:
 800e19c:	b570      	push	{r4, r5, r6, lr}
 800e19e:	460c      	mov	r4, r1
 800e1a0:	2301      	movs	r3, #1
 800e1a2:	2108      	movs	r1, #8
 800e1a4:	f104 0508 	add.w	r5, r4, #8
 800e1a8:	7003      	strb	r3, [r0, #0]
 800e1aa:	4620      	mov	r0, r4
 800e1ac:	f1c4 0408 	rsb	r4, r4, #8
 800e1b0:	f001 fb1c 	bl	800f7ec <ucdr_alignment>
 800e1b4:	1946      	adds	r6, r0, r5
 800e1b6:	2108      	movs	r1, #8
 800e1b8:	4630      	mov	r0, r6
 800e1ba:	f001 fb17 	bl	800f7ec <ucdr_alignment>
 800e1be:	2108      	movs	r1, #8
 800e1c0:	1845      	adds	r5, r0, r1
 800e1c2:	4435      	add	r5, r6
 800e1c4:	4628      	mov	r0, r5
 800e1c6:	f001 fb11 	bl	800f7ec <ucdr_alignment>
 800e1ca:	4420      	add	r0, r4
 800e1cc:	4428      	add	r0, r5
 800e1ce:	bd70      	pop	{r4, r5, r6, pc}

0800e1d0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 800e1d0:	4800      	ldr	r0, [pc, #0]	; (800e1d4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x4>)
 800e1d2:	4770      	bx	lr
 800e1d4:	20000460 	.word	0x20000460

0800e1d8 <ucdr_serialize_bool>:
 800e1d8:	b538      	push	{r3, r4, r5, lr}
 800e1da:	460d      	mov	r5, r1
 800e1dc:	2101      	movs	r1, #1
 800e1de:	4604      	mov	r4, r0
 800e1e0:	f001 fab8 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800e1e4:	b148      	cbz	r0, 800e1fa <ucdr_serialize_bool+0x22>
 800e1e6:	68a3      	ldr	r3, [r4, #8]
 800e1e8:	2101      	movs	r1, #1
 800e1ea:	701d      	strb	r5, [r3, #0]
 800e1ec:	68a2      	ldr	r2, [r4, #8]
 800e1ee:	6923      	ldr	r3, [r4, #16]
 800e1f0:	440a      	add	r2, r1
 800e1f2:	7561      	strb	r1, [r4, #21]
 800e1f4:	440b      	add	r3, r1
 800e1f6:	60a2      	str	r2, [r4, #8]
 800e1f8:	6123      	str	r3, [r4, #16]
 800e1fa:	7da0      	ldrb	r0, [r4, #22]
 800e1fc:	f080 0001 	eor.w	r0, r0, #1
 800e200:	bd38      	pop	{r3, r4, r5, pc}
 800e202:	bf00      	nop

0800e204 <ucdr_deserialize_bool>:
 800e204:	b538      	push	{r3, r4, r5, lr}
 800e206:	460d      	mov	r5, r1
 800e208:	2101      	movs	r1, #1
 800e20a:	4604      	mov	r4, r0
 800e20c:	f001 faa2 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800e210:	b160      	cbz	r0, 800e22c <ucdr_deserialize_bool+0x28>
 800e212:	68a2      	ldr	r2, [r4, #8]
 800e214:	2101      	movs	r1, #1
 800e216:	6923      	ldr	r3, [r4, #16]
 800e218:	f812 0b01 	ldrb.w	r0, [r2], #1
 800e21c:	440b      	add	r3, r1
 800e21e:	3800      	subs	r0, #0
 800e220:	bf18      	it	ne
 800e222:	2001      	movne	r0, #1
 800e224:	7028      	strb	r0, [r5, #0]
 800e226:	60a2      	str	r2, [r4, #8]
 800e228:	6123      	str	r3, [r4, #16]
 800e22a:	7561      	strb	r1, [r4, #21]
 800e22c:	7da0      	ldrb	r0, [r4, #22]
 800e22e:	f080 0001 	eor.w	r0, r0, #1
 800e232:	bd38      	pop	{r3, r4, r5, pc}

0800e234 <ucdr_serialize_uint8_t>:
 800e234:	b538      	push	{r3, r4, r5, lr}
 800e236:	460d      	mov	r5, r1
 800e238:	2101      	movs	r1, #1
 800e23a:	4604      	mov	r4, r0
 800e23c:	f001 fa8a 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800e240:	b148      	cbz	r0, 800e256 <ucdr_serialize_uint8_t+0x22>
 800e242:	68a3      	ldr	r3, [r4, #8]
 800e244:	2101      	movs	r1, #1
 800e246:	701d      	strb	r5, [r3, #0]
 800e248:	68a2      	ldr	r2, [r4, #8]
 800e24a:	6923      	ldr	r3, [r4, #16]
 800e24c:	440a      	add	r2, r1
 800e24e:	7561      	strb	r1, [r4, #21]
 800e250:	440b      	add	r3, r1
 800e252:	60a2      	str	r2, [r4, #8]
 800e254:	6123      	str	r3, [r4, #16]
 800e256:	7da0      	ldrb	r0, [r4, #22]
 800e258:	f080 0001 	eor.w	r0, r0, #1
 800e25c:	bd38      	pop	{r3, r4, r5, pc}
 800e25e:	bf00      	nop

0800e260 <ucdr_deserialize_uint8_t>:
 800e260:	b538      	push	{r3, r4, r5, lr}
 800e262:	460d      	mov	r5, r1
 800e264:	2101      	movs	r1, #1
 800e266:	4604      	mov	r4, r0
 800e268:	f001 fa74 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800e26c:	b150      	cbz	r0, 800e284 <ucdr_deserialize_uint8_t+0x24>
 800e26e:	68a3      	ldr	r3, [r4, #8]
 800e270:	2101      	movs	r1, #1
 800e272:	781b      	ldrb	r3, [r3, #0]
 800e274:	702b      	strb	r3, [r5, #0]
 800e276:	68a2      	ldr	r2, [r4, #8]
 800e278:	6923      	ldr	r3, [r4, #16]
 800e27a:	440a      	add	r2, r1
 800e27c:	7561      	strb	r1, [r4, #21]
 800e27e:	440b      	add	r3, r1
 800e280:	60a2      	str	r2, [r4, #8]
 800e282:	6123      	str	r3, [r4, #16]
 800e284:	7da0      	ldrb	r0, [r4, #22]
 800e286:	f080 0001 	eor.w	r0, r0, #1
 800e28a:	bd38      	pop	{r3, r4, r5, pc}

0800e28c <ucdr_serialize_uint16_t>:
 800e28c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e290:	460b      	mov	r3, r1
 800e292:	b082      	sub	sp, #8
 800e294:	4604      	mov	r4, r0
 800e296:	2102      	movs	r1, #2
 800e298:	f8ad 3006 	strh.w	r3, [sp, #6]
 800e29c:	f001 faae 	bl	800f7fc <ucdr_buffer_alignment>
 800e2a0:	4601      	mov	r1, r0
 800e2a2:	4620      	mov	r0, r4
 800e2a4:	7d67      	ldrb	r7, [r4, #21]
 800e2a6:	f001 faf1 	bl	800f88c <ucdr_advance_buffer>
 800e2aa:	2102      	movs	r1, #2
 800e2ac:	4620      	mov	r0, r4
 800e2ae:	f001 fa45 	bl	800f73c <ucdr_check_buffer_available_for>
 800e2b2:	bb78      	cbnz	r0, 800e314 <ucdr_serialize_uint16_t+0x88>
 800e2b4:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800e2b8:	42ab      	cmp	r3, r5
 800e2ba:	d926      	bls.n	800e30a <ucdr_serialize_uint16_t+0x7e>
 800e2bc:	1b5e      	subs	r6, r3, r5
 800e2be:	60a3      	str	r3, [r4, #8]
 800e2c0:	6923      	ldr	r3, [r4, #16]
 800e2c2:	4620      	mov	r0, r4
 800e2c4:	f1c6 0802 	rsb	r8, r6, #2
 800e2c8:	4433      	add	r3, r6
 800e2ca:	4641      	mov	r1, r8
 800e2cc:	6123      	str	r3, [r4, #16]
 800e2ce:	f001 fa41 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800e2d2:	2800      	cmp	r0, #0
 800e2d4:	d03b      	beq.n	800e34e <ucdr_serialize_uint16_t+0xc2>
 800e2d6:	7d23      	ldrb	r3, [r4, #20]
 800e2d8:	2b01      	cmp	r3, #1
 800e2da:	d04a      	beq.n	800e372 <ucdr_serialize_uint16_t+0xe6>
 800e2dc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800e2e0:	702b      	strb	r3, [r5, #0]
 800e2e2:	2e00      	cmp	r6, #0
 800e2e4:	d040      	beq.n	800e368 <ucdr_serialize_uint16_t+0xdc>
 800e2e6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800e2ea:	706b      	strb	r3, [r5, #1]
 800e2ec:	6923      	ldr	r3, [r4, #16]
 800e2ee:	2102      	movs	r1, #2
 800e2f0:	68a2      	ldr	r2, [r4, #8]
 800e2f2:	3302      	adds	r3, #2
 800e2f4:	7da0      	ldrb	r0, [r4, #22]
 800e2f6:	4442      	add	r2, r8
 800e2f8:	7561      	strb	r1, [r4, #21]
 800e2fa:	1b9e      	subs	r6, r3, r6
 800e2fc:	f080 0001 	eor.w	r0, r0, #1
 800e300:	60a2      	str	r2, [r4, #8]
 800e302:	6126      	str	r6, [r4, #16]
 800e304:	b002      	add	sp, #8
 800e306:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e30a:	2102      	movs	r1, #2
 800e30c:	4620      	mov	r0, r4
 800e30e:	f001 fa21 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800e312:	b190      	cbz	r0, 800e33a <ucdr_serialize_uint16_t+0xae>
 800e314:	7d23      	ldrb	r3, [r4, #20]
 800e316:	2b01      	cmp	r3, #1
 800e318:	68a3      	ldr	r3, [r4, #8]
 800e31a:	d014      	beq.n	800e346 <ucdr_serialize_uint16_t+0xba>
 800e31c:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800e320:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e324:	7019      	strb	r1, [r3, #0]
 800e326:	68a3      	ldr	r3, [r4, #8]
 800e328:	705a      	strb	r2, [r3, #1]
 800e32a:	2102      	movs	r1, #2
 800e32c:	68a2      	ldr	r2, [r4, #8]
 800e32e:	6923      	ldr	r3, [r4, #16]
 800e330:	440a      	add	r2, r1
 800e332:	7561      	strb	r1, [r4, #21]
 800e334:	440b      	add	r3, r1
 800e336:	60a2      	str	r2, [r4, #8]
 800e338:	6123      	str	r3, [r4, #16]
 800e33a:	7da0      	ldrb	r0, [r4, #22]
 800e33c:	f080 0001 	eor.w	r0, r0, #1
 800e340:	b002      	add	sp, #8
 800e342:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e346:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800e34a:	801a      	strh	r2, [r3, #0]
 800e34c:	e7ed      	b.n	800e32a <ucdr_serialize_uint16_t+0x9e>
 800e34e:	68a2      	ldr	r2, [r4, #8]
 800e350:	6923      	ldr	r3, [r4, #16]
 800e352:	7da0      	ldrb	r0, [r4, #22]
 800e354:	1b92      	subs	r2, r2, r6
 800e356:	1b9b      	subs	r3, r3, r6
 800e358:	7567      	strb	r7, [r4, #21]
 800e35a:	f080 0001 	eor.w	r0, r0, #1
 800e35e:	60a2      	str	r2, [r4, #8]
 800e360:	6123      	str	r3, [r4, #16]
 800e362:	b002      	add	sp, #8
 800e364:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e368:	68a3      	ldr	r3, [r4, #8]
 800e36a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e36e:	701a      	strb	r2, [r3, #0]
 800e370:	e7bc      	b.n	800e2ec <ucdr_serialize_uint16_t+0x60>
 800e372:	4628      	mov	r0, r5
 800e374:	f10d 0506 	add.w	r5, sp, #6
 800e378:	4632      	mov	r2, r6
 800e37a:	4629      	mov	r1, r5
 800e37c:	f00e f9af 	bl	801c6de <memcpy>
 800e380:	4642      	mov	r2, r8
 800e382:	19a9      	adds	r1, r5, r6
 800e384:	68a0      	ldr	r0, [r4, #8]
 800e386:	f00e f9aa 	bl	801c6de <memcpy>
 800e38a:	e7af      	b.n	800e2ec <ucdr_serialize_uint16_t+0x60>

0800e38c <ucdr_serialize_endian_uint16_t>:
 800e38c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e390:	4604      	mov	r4, r0
 800e392:	b083      	sub	sp, #12
 800e394:	460d      	mov	r5, r1
 800e396:	2102      	movs	r1, #2
 800e398:	f8ad 2006 	strh.w	r2, [sp, #6]
 800e39c:	f001 fa2e 	bl	800f7fc <ucdr_buffer_alignment>
 800e3a0:	4601      	mov	r1, r0
 800e3a2:	4620      	mov	r0, r4
 800e3a4:	f894 8015 	ldrb.w	r8, [r4, #21]
 800e3a8:	f001 fa70 	bl	800f88c <ucdr_advance_buffer>
 800e3ac:	2102      	movs	r1, #2
 800e3ae:	4620      	mov	r0, r4
 800e3b0:	f001 f9c4 	bl	800f73c <ucdr_check_buffer_available_for>
 800e3b4:	bb70      	cbnz	r0, 800e414 <ucdr_serialize_endian_uint16_t+0x88>
 800e3b6:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800e3ba:	42be      	cmp	r6, r7
 800e3bc:	d925      	bls.n	800e40a <ucdr_serialize_endian_uint16_t+0x7e>
 800e3be:	6923      	ldr	r3, [r4, #16]
 800e3c0:	4620      	mov	r0, r4
 800e3c2:	60a6      	str	r6, [r4, #8]
 800e3c4:	1bf6      	subs	r6, r6, r7
 800e3c6:	4433      	add	r3, r6
 800e3c8:	f1c6 0902 	rsb	r9, r6, #2
 800e3cc:	6123      	str	r3, [r4, #16]
 800e3ce:	4649      	mov	r1, r9
 800e3d0:	f001 f9c0 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800e3d4:	2800      	cmp	r0, #0
 800e3d6:	d039      	beq.n	800e44c <ucdr_serialize_endian_uint16_t+0xc0>
 800e3d8:	2d01      	cmp	r5, #1
 800e3da:	d04a      	beq.n	800e472 <ucdr_serialize_endian_uint16_t+0xe6>
 800e3dc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800e3e0:	703b      	strb	r3, [r7, #0]
 800e3e2:	2e00      	cmp	r6, #0
 800e3e4:	d040      	beq.n	800e468 <ucdr_serialize_endian_uint16_t+0xdc>
 800e3e6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800e3ea:	707b      	strb	r3, [r7, #1]
 800e3ec:	6923      	ldr	r3, [r4, #16]
 800e3ee:	2102      	movs	r1, #2
 800e3f0:	68a2      	ldr	r2, [r4, #8]
 800e3f2:	7da0      	ldrb	r0, [r4, #22]
 800e3f4:	3302      	adds	r3, #2
 800e3f6:	444a      	add	r2, r9
 800e3f8:	7561      	strb	r1, [r4, #21]
 800e3fa:	1b9b      	subs	r3, r3, r6
 800e3fc:	f080 0001 	eor.w	r0, r0, #1
 800e400:	60a2      	str	r2, [r4, #8]
 800e402:	6123      	str	r3, [r4, #16]
 800e404:	b003      	add	sp, #12
 800e406:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e40a:	2102      	movs	r1, #2
 800e40c:	4620      	mov	r0, r4
 800e40e:	f001 f9a1 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800e412:	b188      	cbz	r0, 800e438 <ucdr_serialize_endian_uint16_t+0xac>
 800e414:	2d01      	cmp	r5, #1
 800e416:	68a3      	ldr	r3, [r4, #8]
 800e418:	d014      	beq.n	800e444 <ucdr_serialize_endian_uint16_t+0xb8>
 800e41a:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800e41e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e422:	7019      	strb	r1, [r3, #0]
 800e424:	68a3      	ldr	r3, [r4, #8]
 800e426:	705a      	strb	r2, [r3, #1]
 800e428:	2102      	movs	r1, #2
 800e42a:	68a2      	ldr	r2, [r4, #8]
 800e42c:	6923      	ldr	r3, [r4, #16]
 800e42e:	440a      	add	r2, r1
 800e430:	7561      	strb	r1, [r4, #21]
 800e432:	440b      	add	r3, r1
 800e434:	60a2      	str	r2, [r4, #8]
 800e436:	6123      	str	r3, [r4, #16]
 800e438:	7da0      	ldrb	r0, [r4, #22]
 800e43a:	f080 0001 	eor.w	r0, r0, #1
 800e43e:	b003      	add	sp, #12
 800e440:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e444:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800e448:	801a      	strh	r2, [r3, #0]
 800e44a:	e7ed      	b.n	800e428 <ucdr_serialize_endian_uint16_t+0x9c>
 800e44c:	68a2      	ldr	r2, [r4, #8]
 800e44e:	6923      	ldr	r3, [r4, #16]
 800e450:	7da0      	ldrb	r0, [r4, #22]
 800e452:	1b92      	subs	r2, r2, r6
 800e454:	1b9b      	subs	r3, r3, r6
 800e456:	f884 8015 	strb.w	r8, [r4, #21]
 800e45a:	f080 0001 	eor.w	r0, r0, #1
 800e45e:	60a2      	str	r2, [r4, #8]
 800e460:	6123      	str	r3, [r4, #16]
 800e462:	b003      	add	sp, #12
 800e464:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e468:	68a3      	ldr	r3, [r4, #8]
 800e46a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e46e:	701a      	strb	r2, [r3, #0]
 800e470:	e7bc      	b.n	800e3ec <ucdr_serialize_endian_uint16_t+0x60>
 800e472:	f10d 0506 	add.w	r5, sp, #6
 800e476:	4632      	mov	r2, r6
 800e478:	4638      	mov	r0, r7
 800e47a:	4629      	mov	r1, r5
 800e47c:	f00e f92f 	bl	801c6de <memcpy>
 800e480:	464a      	mov	r2, r9
 800e482:	19a9      	adds	r1, r5, r6
 800e484:	68a0      	ldr	r0, [r4, #8]
 800e486:	f00e f92a 	bl	801c6de <memcpy>
 800e48a:	e7af      	b.n	800e3ec <ucdr_serialize_endian_uint16_t+0x60>

0800e48c <ucdr_deserialize_uint16_t>:
 800e48c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e490:	4604      	mov	r4, r0
 800e492:	460d      	mov	r5, r1
 800e494:	2102      	movs	r1, #2
 800e496:	f001 f9b1 	bl	800f7fc <ucdr_buffer_alignment>
 800e49a:	4601      	mov	r1, r0
 800e49c:	4620      	mov	r0, r4
 800e49e:	f894 8015 	ldrb.w	r8, [r4, #21]
 800e4a2:	f001 f9f3 	bl	800f88c <ucdr_advance_buffer>
 800e4a6:	2102      	movs	r1, #2
 800e4a8:	4620      	mov	r0, r4
 800e4aa:	f001 f947 	bl	800f73c <ucdr_check_buffer_available_for>
 800e4ae:	bb60      	cbnz	r0, 800e50a <ucdr_deserialize_uint16_t+0x7e>
 800e4b0:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800e4b4:	42be      	cmp	r6, r7
 800e4b6:	d923      	bls.n	800e500 <ucdr_deserialize_uint16_t+0x74>
 800e4b8:	6923      	ldr	r3, [r4, #16]
 800e4ba:	4620      	mov	r0, r4
 800e4bc:	60a6      	str	r6, [r4, #8]
 800e4be:	1bf6      	subs	r6, r6, r7
 800e4c0:	4433      	add	r3, r6
 800e4c2:	f1c6 0902 	rsb	r9, r6, #2
 800e4c6:	6123      	str	r3, [r4, #16]
 800e4c8:	4649      	mov	r1, r9
 800e4ca:	f001 f943 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800e4ce:	2800      	cmp	r0, #0
 800e4d0:	d034      	beq.n	800e53c <ucdr_deserialize_uint16_t+0xb0>
 800e4d2:	7d23      	ldrb	r3, [r4, #20]
 800e4d4:	2b01      	cmp	r3, #1
 800e4d6:	d042      	beq.n	800e55e <ucdr_deserialize_uint16_t+0xd2>
 800e4d8:	787b      	ldrb	r3, [r7, #1]
 800e4da:	702b      	strb	r3, [r5, #0]
 800e4dc:	2e00      	cmp	r6, #0
 800e4de:	d03a      	beq.n	800e556 <ucdr_deserialize_uint16_t+0xca>
 800e4e0:	783b      	ldrb	r3, [r7, #0]
 800e4e2:	706b      	strb	r3, [r5, #1]
 800e4e4:	6923      	ldr	r3, [r4, #16]
 800e4e6:	2102      	movs	r1, #2
 800e4e8:	68a2      	ldr	r2, [r4, #8]
 800e4ea:	3302      	adds	r3, #2
 800e4ec:	7da0      	ldrb	r0, [r4, #22]
 800e4ee:	444a      	add	r2, r9
 800e4f0:	7561      	strb	r1, [r4, #21]
 800e4f2:	1b9b      	subs	r3, r3, r6
 800e4f4:	f080 0001 	eor.w	r0, r0, #1
 800e4f8:	60a2      	str	r2, [r4, #8]
 800e4fa:	6123      	str	r3, [r4, #16]
 800e4fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e500:	2102      	movs	r1, #2
 800e502:	4620      	mov	r0, r4
 800e504:	f001 f926 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800e508:	b180      	cbz	r0, 800e52c <ucdr_deserialize_uint16_t+0xa0>
 800e50a:	7d23      	ldrb	r3, [r4, #20]
 800e50c:	2b01      	cmp	r3, #1
 800e50e:	68a3      	ldr	r3, [r4, #8]
 800e510:	d011      	beq.n	800e536 <ucdr_deserialize_uint16_t+0xaa>
 800e512:	785b      	ldrb	r3, [r3, #1]
 800e514:	702b      	strb	r3, [r5, #0]
 800e516:	68a3      	ldr	r3, [r4, #8]
 800e518:	781b      	ldrb	r3, [r3, #0]
 800e51a:	706b      	strb	r3, [r5, #1]
 800e51c:	2102      	movs	r1, #2
 800e51e:	68a2      	ldr	r2, [r4, #8]
 800e520:	6923      	ldr	r3, [r4, #16]
 800e522:	440a      	add	r2, r1
 800e524:	7561      	strb	r1, [r4, #21]
 800e526:	440b      	add	r3, r1
 800e528:	60a2      	str	r2, [r4, #8]
 800e52a:	6123      	str	r3, [r4, #16]
 800e52c:	7da0      	ldrb	r0, [r4, #22]
 800e52e:	f080 0001 	eor.w	r0, r0, #1
 800e532:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e536:	881b      	ldrh	r3, [r3, #0]
 800e538:	802b      	strh	r3, [r5, #0]
 800e53a:	e7ef      	b.n	800e51c <ucdr_deserialize_uint16_t+0x90>
 800e53c:	68a2      	ldr	r2, [r4, #8]
 800e53e:	6923      	ldr	r3, [r4, #16]
 800e540:	1b92      	subs	r2, r2, r6
 800e542:	7da0      	ldrb	r0, [r4, #22]
 800e544:	1b9b      	subs	r3, r3, r6
 800e546:	f884 8015 	strb.w	r8, [r4, #21]
 800e54a:	f080 0001 	eor.w	r0, r0, #1
 800e54e:	60a2      	str	r2, [r4, #8]
 800e550:	6123      	str	r3, [r4, #16]
 800e552:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e556:	68a3      	ldr	r3, [r4, #8]
 800e558:	781b      	ldrb	r3, [r3, #0]
 800e55a:	706b      	strb	r3, [r5, #1]
 800e55c:	e7c2      	b.n	800e4e4 <ucdr_deserialize_uint16_t+0x58>
 800e55e:	4639      	mov	r1, r7
 800e560:	4632      	mov	r2, r6
 800e562:	4628      	mov	r0, r5
 800e564:	f00e f8bb 	bl	801c6de <memcpy>
 800e568:	464a      	mov	r2, r9
 800e56a:	19a8      	adds	r0, r5, r6
 800e56c:	68a1      	ldr	r1, [r4, #8]
 800e56e:	f00e f8b6 	bl	801c6de <memcpy>
 800e572:	e7b7      	b.n	800e4e4 <ucdr_deserialize_uint16_t+0x58>

0800e574 <ucdr_deserialize_endian_uint16_t>:
 800e574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e578:	4604      	mov	r4, r0
 800e57a:	460e      	mov	r6, r1
 800e57c:	2102      	movs	r1, #2
 800e57e:	4615      	mov	r5, r2
 800e580:	f001 f93c 	bl	800f7fc <ucdr_buffer_alignment>
 800e584:	4601      	mov	r1, r0
 800e586:	4620      	mov	r0, r4
 800e588:	f894 8015 	ldrb.w	r8, [r4, #21]
 800e58c:	f001 f97e 	bl	800f88c <ucdr_advance_buffer>
 800e590:	2102      	movs	r1, #2
 800e592:	4620      	mov	r0, r4
 800e594:	f001 f8d2 	bl	800f73c <ucdr_check_buffer_available_for>
 800e598:	bb70      	cbnz	r0, 800e5f8 <ucdr_deserialize_endian_uint16_t+0x84>
 800e59a:	e9d4 7901 	ldrd	r7, r9, [r4, #4]
 800e59e:	454f      	cmp	r7, r9
 800e5a0:	d925      	bls.n	800e5ee <ucdr_deserialize_endian_uint16_t+0x7a>
 800e5a2:	6923      	ldr	r3, [r4, #16]
 800e5a4:	4620      	mov	r0, r4
 800e5a6:	60a7      	str	r7, [r4, #8]
 800e5a8:	eba7 0709 	sub.w	r7, r7, r9
 800e5ac:	443b      	add	r3, r7
 800e5ae:	f1c7 0a02 	rsb	sl, r7, #2
 800e5b2:	6123      	str	r3, [r4, #16]
 800e5b4:	4651      	mov	r1, sl
 800e5b6:	f001 f8cd 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800e5ba:	2800      	cmp	r0, #0
 800e5bc:	d034      	beq.n	800e628 <ucdr_deserialize_endian_uint16_t+0xb4>
 800e5be:	2e01      	cmp	r6, #1
 800e5c0:	d043      	beq.n	800e64a <ucdr_deserialize_endian_uint16_t+0xd6>
 800e5c2:	f899 3001 	ldrb.w	r3, [r9, #1]
 800e5c6:	702b      	strb	r3, [r5, #0]
 800e5c8:	2f00      	cmp	r7, #0
 800e5ca:	d03a      	beq.n	800e642 <ucdr_deserialize_endian_uint16_t+0xce>
 800e5cc:	f899 3000 	ldrb.w	r3, [r9]
 800e5d0:	706b      	strb	r3, [r5, #1]
 800e5d2:	6923      	ldr	r3, [r4, #16]
 800e5d4:	2102      	movs	r1, #2
 800e5d6:	68a2      	ldr	r2, [r4, #8]
 800e5d8:	3302      	adds	r3, #2
 800e5da:	7da0      	ldrb	r0, [r4, #22]
 800e5dc:	4452      	add	r2, sl
 800e5de:	7561      	strb	r1, [r4, #21]
 800e5e0:	1bdb      	subs	r3, r3, r7
 800e5e2:	f080 0001 	eor.w	r0, r0, #1
 800e5e6:	60a2      	str	r2, [r4, #8]
 800e5e8:	6123      	str	r3, [r4, #16]
 800e5ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e5ee:	2102      	movs	r1, #2
 800e5f0:	4620      	mov	r0, r4
 800e5f2:	f001 f8af 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800e5f6:	b178      	cbz	r0, 800e618 <ucdr_deserialize_endian_uint16_t+0xa4>
 800e5f8:	2e01      	cmp	r6, #1
 800e5fa:	68a3      	ldr	r3, [r4, #8]
 800e5fc:	d011      	beq.n	800e622 <ucdr_deserialize_endian_uint16_t+0xae>
 800e5fe:	785b      	ldrb	r3, [r3, #1]
 800e600:	702b      	strb	r3, [r5, #0]
 800e602:	68a3      	ldr	r3, [r4, #8]
 800e604:	781b      	ldrb	r3, [r3, #0]
 800e606:	706b      	strb	r3, [r5, #1]
 800e608:	2102      	movs	r1, #2
 800e60a:	68a2      	ldr	r2, [r4, #8]
 800e60c:	6923      	ldr	r3, [r4, #16]
 800e60e:	440a      	add	r2, r1
 800e610:	7561      	strb	r1, [r4, #21]
 800e612:	440b      	add	r3, r1
 800e614:	60a2      	str	r2, [r4, #8]
 800e616:	6123      	str	r3, [r4, #16]
 800e618:	7da0      	ldrb	r0, [r4, #22]
 800e61a:	f080 0001 	eor.w	r0, r0, #1
 800e61e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e622:	881b      	ldrh	r3, [r3, #0]
 800e624:	802b      	strh	r3, [r5, #0]
 800e626:	e7ef      	b.n	800e608 <ucdr_deserialize_endian_uint16_t+0x94>
 800e628:	68a2      	ldr	r2, [r4, #8]
 800e62a:	6923      	ldr	r3, [r4, #16]
 800e62c:	1bd2      	subs	r2, r2, r7
 800e62e:	7da0      	ldrb	r0, [r4, #22]
 800e630:	1bdb      	subs	r3, r3, r7
 800e632:	f884 8015 	strb.w	r8, [r4, #21]
 800e636:	f080 0001 	eor.w	r0, r0, #1
 800e63a:	60a2      	str	r2, [r4, #8]
 800e63c:	6123      	str	r3, [r4, #16]
 800e63e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e642:	68a3      	ldr	r3, [r4, #8]
 800e644:	781b      	ldrb	r3, [r3, #0]
 800e646:	706b      	strb	r3, [r5, #1]
 800e648:	e7c3      	b.n	800e5d2 <ucdr_deserialize_endian_uint16_t+0x5e>
 800e64a:	4649      	mov	r1, r9
 800e64c:	463a      	mov	r2, r7
 800e64e:	4628      	mov	r0, r5
 800e650:	f00e f845 	bl	801c6de <memcpy>
 800e654:	4652      	mov	r2, sl
 800e656:	19e8      	adds	r0, r5, r7
 800e658:	68a1      	ldr	r1, [r4, #8]
 800e65a:	f00e f840 	bl	801c6de <memcpy>
 800e65e:	e7b8      	b.n	800e5d2 <ucdr_deserialize_endian_uint16_t+0x5e>

0800e660 <ucdr_serialize_uint32_t>:
 800e660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e664:	b082      	sub	sp, #8
 800e666:	4604      	mov	r4, r0
 800e668:	9101      	str	r1, [sp, #4]
 800e66a:	2104      	movs	r1, #4
 800e66c:	f001 f8c6 	bl	800f7fc <ucdr_buffer_alignment>
 800e670:	4601      	mov	r1, r0
 800e672:	4620      	mov	r0, r4
 800e674:	7d67      	ldrb	r7, [r4, #21]
 800e676:	f001 f909 	bl	800f88c <ucdr_advance_buffer>
 800e67a:	2104      	movs	r1, #4
 800e67c:	4620      	mov	r0, r4
 800e67e:	f001 f85d 	bl	800f73c <ucdr_check_buffer_available_for>
 800e682:	2800      	cmp	r0, #0
 800e684:	d139      	bne.n	800e6fa <ucdr_serialize_uint32_t+0x9a>
 800e686:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800e68a:	42ab      	cmp	r3, r5
 800e68c:	d930      	bls.n	800e6f0 <ucdr_serialize_uint32_t+0x90>
 800e68e:	1b5e      	subs	r6, r3, r5
 800e690:	60a3      	str	r3, [r4, #8]
 800e692:	6923      	ldr	r3, [r4, #16]
 800e694:	4620      	mov	r0, r4
 800e696:	f1c6 0804 	rsb	r8, r6, #4
 800e69a:	4433      	add	r3, r6
 800e69c:	4641      	mov	r1, r8
 800e69e:	6123      	str	r3, [r4, #16]
 800e6a0:	f001 f858 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800e6a4:	2800      	cmp	r0, #0
 800e6a6:	d04c      	beq.n	800e742 <ucdr_serialize_uint32_t+0xe2>
 800e6a8:	7d23      	ldrb	r3, [r4, #20]
 800e6aa:	2b01      	cmp	r3, #1
 800e6ac:	d063      	beq.n	800e776 <ucdr_serialize_uint32_t+0x116>
 800e6ae:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800e6b2:	702b      	strb	r3, [r5, #0]
 800e6b4:	2e00      	cmp	r6, #0
 800e6b6:	d051      	beq.n	800e75c <ucdr_serialize_uint32_t+0xfc>
 800e6b8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800e6bc:	2e01      	cmp	r6, #1
 800e6be:	706b      	strb	r3, [r5, #1]
 800e6c0:	d050      	beq.n	800e764 <ucdr_serialize_uint32_t+0x104>
 800e6c2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800e6c6:	2e02      	cmp	r6, #2
 800e6c8:	70ab      	strb	r3, [r5, #2]
 800e6ca:	d04f      	beq.n	800e76c <ucdr_serialize_uint32_t+0x10c>
 800e6cc:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800e6d0:	70eb      	strb	r3, [r5, #3]
 800e6d2:	6923      	ldr	r3, [r4, #16]
 800e6d4:	2104      	movs	r1, #4
 800e6d6:	68a2      	ldr	r2, [r4, #8]
 800e6d8:	3304      	adds	r3, #4
 800e6da:	7da0      	ldrb	r0, [r4, #22]
 800e6dc:	4442      	add	r2, r8
 800e6de:	7561      	strb	r1, [r4, #21]
 800e6e0:	1b9e      	subs	r6, r3, r6
 800e6e2:	f080 0001 	eor.w	r0, r0, #1
 800e6e6:	60a2      	str	r2, [r4, #8]
 800e6e8:	6126      	str	r6, [r4, #16]
 800e6ea:	b002      	add	sp, #8
 800e6ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e6f0:	2104      	movs	r1, #4
 800e6f2:	4620      	mov	r0, r4
 800e6f4:	f001 f82e 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800e6f8:	b1d0      	cbz	r0, 800e730 <ucdr_serialize_uint32_t+0xd0>
 800e6fa:	7d23      	ldrb	r3, [r4, #20]
 800e6fc:	2b01      	cmp	r3, #1
 800e6fe:	68a3      	ldr	r3, [r4, #8]
 800e700:	d01c      	beq.n	800e73c <ucdr_serialize_uint32_t+0xdc>
 800e702:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800e706:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e70a:	f89d 1005 	ldrb.w	r1, [sp, #5]
 800e70e:	7018      	strb	r0, [r3, #0]
 800e710:	68a3      	ldr	r3, [r4, #8]
 800e712:	705a      	strb	r2, [r3, #1]
 800e714:	68a3      	ldr	r3, [r4, #8]
 800e716:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800e71a:	7099      	strb	r1, [r3, #2]
 800e71c:	68a3      	ldr	r3, [r4, #8]
 800e71e:	70da      	strb	r2, [r3, #3]
 800e720:	2104      	movs	r1, #4
 800e722:	68a2      	ldr	r2, [r4, #8]
 800e724:	6923      	ldr	r3, [r4, #16]
 800e726:	440a      	add	r2, r1
 800e728:	7561      	strb	r1, [r4, #21]
 800e72a:	440b      	add	r3, r1
 800e72c:	60a2      	str	r2, [r4, #8]
 800e72e:	6123      	str	r3, [r4, #16]
 800e730:	7da0      	ldrb	r0, [r4, #22]
 800e732:	f080 0001 	eor.w	r0, r0, #1
 800e736:	b002      	add	sp, #8
 800e738:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e73c:	9a01      	ldr	r2, [sp, #4]
 800e73e:	601a      	str	r2, [r3, #0]
 800e740:	e7ee      	b.n	800e720 <ucdr_serialize_uint32_t+0xc0>
 800e742:	68a2      	ldr	r2, [r4, #8]
 800e744:	6923      	ldr	r3, [r4, #16]
 800e746:	7da0      	ldrb	r0, [r4, #22]
 800e748:	1b92      	subs	r2, r2, r6
 800e74a:	1b9b      	subs	r3, r3, r6
 800e74c:	7567      	strb	r7, [r4, #21]
 800e74e:	f080 0001 	eor.w	r0, r0, #1
 800e752:	60a2      	str	r2, [r4, #8]
 800e754:	6123      	str	r3, [r4, #16]
 800e756:	b002      	add	sp, #8
 800e758:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e75c:	68a3      	ldr	r3, [r4, #8]
 800e75e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e762:	701a      	strb	r2, [r3, #0]
 800e764:	68a3      	ldr	r3, [r4, #8]
 800e766:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800e76a:	701a      	strb	r2, [r3, #0]
 800e76c:	68a3      	ldr	r3, [r4, #8]
 800e76e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800e772:	701a      	strb	r2, [r3, #0]
 800e774:	e7ad      	b.n	800e6d2 <ucdr_serialize_uint32_t+0x72>
 800e776:	4628      	mov	r0, r5
 800e778:	ad01      	add	r5, sp, #4
 800e77a:	4632      	mov	r2, r6
 800e77c:	4629      	mov	r1, r5
 800e77e:	f00d ffae 	bl	801c6de <memcpy>
 800e782:	4642      	mov	r2, r8
 800e784:	19a9      	adds	r1, r5, r6
 800e786:	68a0      	ldr	r0, [r4, #8]
 800e788:	f00d ffa9 	bl	801c6de <memcpy>
 800e78c:	e7a1      	b.n	800e6d2 <ucdr_serialize_uint32_t+0x72>
 800e78e:	bf00      	nop

0800e790 <ucdr_serialize_endian_uint32_t>:
 800e790:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e794:	4604      	mov	r4, r0
 800e796:	b083      	sub	sp, #12
 800e798:	460d      	mov	r5, r1
 800e79a:	2104      	movs	r1, #4
 800e79c:	9201      	str	r2, [sp, #4]
 800e79e:	f001 f82d 	bl	800f7fc <ucdr_buffer_alignment>
 800e7a2:	4601      	mov	r1, r0
 800e7a4:	4620      	mov	r0, r4
 800e7a6:	f894 8015 	ldrb.w	r8, [r4, #21]
 800e7aa:	f001 f86f 	bl	800f88c <ucdr_advance_buffer>
 800e7ae:	2104      	movs	r1, #4
 800e7b0:	4620      	mov	r0, r4
 800e7b2:	f000 ffc3 	bl	800f73c <ucdr_check_buffer_available_for>
 800e7b6:	2800      	cmp	r0, #0
 800e7b8:	d138      	bne.n	800e82c <ucdr_serialize_endian_uint32_t+0x9c>
 800e7ba:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800e7be:	42b7      	cmp	r7, r6
 800e7c0:	d92f      	bls.n	800e822 <ucdr_serialize_endian_uint32_t+0x92>
 800e7c2:	6923      	ldr	r3, [r4, #16]
 800e7c4:	4620      	mov	r0, r4
 800e7c6:	60a7      	str	r7, [r4, #8]
 800e7c8:	1bbf      	subs	r7, r7, r6
 800e7ca:	443b      	add	r3, r7
 800e7cc:	f1c7 0904 	rsb	r9, r7, #4
 800e7d0:	6123      	str	r3, [r4, #16]
 800e7d2:	4649      	mov	r1, r9
 800e7d4:	f000 ffbe 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800e7d8:	2800      	cmp	r0, #0
 800e7da:	d04a      	beq.n	800e872 <ucdr_serialize_endian_uint32_t+0xe2>
 800e7dc:	2d01      	cmp	r5, #1
 800e7de:	d063      	beq.n	800e8a8 <ucdr_serialize_endian_uint32_t+0x118>
 800e7e0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800e7e4:	7033      	strb	r3, [r6, #0]
 800e7e6:	2f00      	cmp	r7, #0
 800e7e8:	d051      	beq.n	800e88e <ucdr_serialize_endian_uint32_t+0xfe>
 800e7ea:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800e7ee:	2f01      	cmp	r7, #1
 800e7f0:	7073      	strb	r3, [r6, #1]
 800e7f2:	d050      	beq.n	800e896 <ucdr_serialize_endian_uint32_t+0x106>
 800e7f4:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800e7f8:	2f02      	cmp	r7, #2
 800e7fa:	70b3      	strb	r3, [r6, #2]
 800e7fc:	d04f      	beq.n	800e89e <ucdr_serialize_endian_uint32_t+0x10e>
 800e7fe:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800e802:	70f3      	strb	r3, [r6, #3]
 800e804:	6923      	ldr	r3, [r4, #16]
 800e806:	2104      	movs	r1, #4
 800e808:	68a2      	ldr	r2, [r4, #8]
 800e80a:	7da0      	ldrb	r0, [r4, #22]
 800e80c:	3304      	adds	r3, #4
 800e80e:	444a      	add	r2, r9
 800e810:	7561      	strb	r1, [r4, #21]
 800e812:	1bdb      	subs	r3, r3, r7
 800e814:	f080 0001 	eor.w	r0, r0, #1
 800e818:	60a2      	str	r2, [r4, #8]
 800e81a:	6123      	str	r3, [r4, #16]
 800e81c:	b003      	add	sp, #12
 800e81e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e822:	2104      	movs	r1, #4
 800e824:	4620      	mov	r0, r4
 800e826:	f000 ff95 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800e82a:	b1c8      	cbz	r0, 800e860 <ucdr_serialize_endian_uint32_t+0xd0>
 800e82c:	2d01      	cmp	r5, #1
 800e82e:	68a3      	ldr	r3, [r4, #8]
 800e830:	d01c      	beq.n	800e86c <ucdr_serialize_endian_uint32_t+0xdc>
 800e832:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800e836:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e83a:	f89d 1005 	ldrb.w	r1, [sp, #5]
 800e83e:	7018      	strb	r0, [r3, #0]
 800e840:	68a3      	ldr	r3, [r4, #8]
 800e842:	705a      	strb	r2, [r3, #1]
 800e844:	68a3      	ldr	r3, [r4, #8]
 800e846:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800e84a:	7099      	strb	r1, [r3, #2]
 800e84c:	68a3      	ldr	r3, [r4, #8]
 800e84e:	70da      	strb	r2, [r3, #3]
 800e850:	2104      	movs	r1, #4
 800e852:	68a2      	ldr	r2, [r4, #8]
 800e854:	6923      	ldr	r3, [r4, #16]
 800e856:	440a      	add	r2, r1
 800e858:	7561      	strb	r1, [r4, #21]
 800e85a:	440b      	add	r3, r1
 800e85c:	60a2      	str	r2, [r4, #8]
 800e85e:	6123      	str	r3, [r4, #16]
 800e860:	7da0      	ldrb	r0, [r4, #22]
 800e862:	f080 0001 	eor.w	r0, r0, #1
 800e866:	b003      	add	sp, #12
 800e868:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e86c:	9a01      	ldr	r2, [sp, #4]
 800e86e:	601a      	str	r2, [r3, #0]
 800e870:	e7ee      	b.n	800e850 <ucdr_serialize_endian_uint32_t+0xc0>
 800e872:	68a2      	ldr	r2, [r4, #8]
 800e874:	6923      	ldr	r3, [r4, #16]
 800e876:	7da0      	ldrb	r0, [r4, #22]
 800e878:	1bd2      	subs	r2, r2, r7
 800e87a:	1bdb      	subs	r3, r3, r7
 800e87c:	f884 8015 	strb.w	r8, [r4, #21]
 800e880:	f080 0001 	eor.w	r0, r0, #1
 800e884:	60a2      	str	r2, [r4, #8]
 800e886:	6123      	str	r3, [r4, #16]
 800e888:	b003      	add	sp, #12
 800e88a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e88e:	68a3      	ldr	r3, [r4, #8]
 800e890:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e894:	701a      	strb	r2, [r3, #0]
 800e896:	68a3      	ldr	r3, [r4, #8]
 800e898:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800e89c:	701a      	strb	r2, [r3, #0]
 800e89e:	68a3      	ldr	r3, [r4, #8]
 800e8a0:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800e8a4:	701a      	strb	r2, [r3, #0]
 800e8a6:	e7ad      	b.n	800e804 <ucdr_serialize_endian_uint32_t+0x74>
 800e8a8:	ad01      	add	r5, sp, #4
 800e8aa:	463a      	mov	r2, r7
 800e8ac:	4630      	mov	r0, r6
 800e8ae:	4629      	mov	r1, r5
 800e8b0:	f00d ff15 	bl	801c6de <memcpy>
 800e8b4:	464a      	mov	r2, r9
 800e8b6:	19e9      	adds	r1, r5, r7
 800e8b8:	68a0      	ldr	r0, [r4, #8]
 800e8ba:	f00d ff10 	bl	801c6de <memcpy>
 800e8be:	e7a1      	b.n	800e804 <ucdr_serialize_endian_uint32_t+0x74>

0800e8c0 <ucdr_deserialize_uint32_t>:
 800e8c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e8c4:	4604      	mov	r4, r0
 800e8c6:	460d      	mov	r5, r1
 800e8c8:	2104      	movs	r1, #4
 800e8ca:	f000 ff97 	bl	800f7fc <ucdr_buffer_alignment>
 800e8ce:	4601      	mov	r1, r0
 800e8d0:	4620      	mov	r0, r4
 800e8d2:	f894 8015 	ldrb.w	r8, [r4, #21]
 800e8d6:	f000 ffd9 	bl	800f88c <ucdr_advance_buffer>
 800e8da:	2104      	movs	r1, #4
 800e8dc:	4620      	mov	r0, r4
 800e8de:	f000 ff2d 	bl	800f73c <ucdr_check_buffer_available_for>
 800e8e2:	2800      	cmp	r0, #0
 800e8e4:	d138      	bne.n	800e958 <ucdr_deserialize_uint32_t+0x98>
 800e8e6:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800e8ea:	42b7      	cmp	r7, r6
 800e8ec:	d92f      	bls.n	800e94e <ucdr_deserialize_uint32_t+0x8e>
 800e8ee:	6923      	ldr	r3, [r4, #16]
 800e8f0:	4620      	mov	r0, r4
 800e8f2:	60a7      	str	r7, [r4, #8]
 800e8f4:	1bbf      	subs	r7, r7, r6
 800e8f6:	443b      	add	r3, r7
 800e8f8:	f1c7 0904 	rsb	r9, r7, #4
 800e8fc:	6123      	str	r3, [r4, #16]
 800e8fe:	4649      	mov	r1, r9
 800e900:	f000 ff28 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800e904:	2800      	cmp	r0, #0
 800e906:	d046      	beq.n	800e996 <ucdr_deserialize_uint32_t+0xd6>
 800e908:	7d23      	ldrb	r3, [r4, #20]
 800e90a:	2b01      	cmp	r3, #1
 800e90c:	d05c      	beq.n	800e9c8 <ucdr_deserialize_uint32_t+0x108>
 800e90e:	78f3      	ldrb	r3, [r6, #3]
 800e910:	702b      	strb	r3, [r5, #0]
 800e912:	2f00      	cmp	r7, #0
 800e914:	d04c      	beq.n	800e9b0 <ucdr_deserialize_uint32_t+0xf0>
 800e916:	78b3      	ldrb	r3, [r6, #2]
 800e918:	2f01      	cmp	r7, #1
 800e91a:	706b      	strb	r3, [r5, #1]
 800e91c:	f105 0302 	add.w	r3, r5, #2
 800e920:	d04a      	beq.n	800e9b8 <ucdr_deserialize_uint32_t+0xf8>
 800e922:	7873      	ldrb	r3, [r6, #1]
 800e924:	2f02      	cmp	r7, #2
 800e926:	70ab      	strb	r3, [r5, #2]
 800e928:	f105 0303 	add.w	r3, r5, #3
 800e92c:	d048      	beq.n	800e9c0 <ucdr_deserialize_uint32_t+0x100>
 800e92e:	7833      	ldrb	r3, [r6, #0]
 800e930:	70eb      	strb	r3, [r5, #3]
 800e932:	6923      	ldr	r3, [r4, #16]
 800e934:	2104      	movs	r1, #4
 800e936:	68a2      	ldr	r2, [r4, #8]
 800e938:	3304      	adds	r3, #4
 800e93a:	7da0      	ldrb	r0, [r4, #22]
 800e93c:	444a      	add	r2, r9
 800e93e:	7561      	strb	r1, [r4, #21]
 800e940:	1bdb      	subs	r3, r3, r7
 800e942:	f080 0001 	eor.w	r0, r0, #1
 800e946:	60a2      	str	r2, [r4, #8]
 800e948:	6123      	str	r3, [r4, #16]
 800e94a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e94e:	2104      	movs	r1, #4
 800e950:	4620      	mov	r0, r4
 800e952:	f000 feff 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800e956:	b1b0      	cbz	r0, 800e986 <ucdr_deserialize_uint32_t+0xc6>
 800e958:	7d23      	ldrb	r3, [r4, #20]
 800e95a:	2b01      	cmp	r3, #1
 800e95c:	68a3      	ldr	r3, [r4, #8]
 800e95e:	d017      	beq.n	800e990 <ucdr_deserialize_uint32_t+0xd0>
 800e960:	78db      	ldrb	r3, [r3, #3]
 800e962:	702b      	strb	r3, [r5, #0]
 800e964:	68a3      	ldr	r3, [r4, #8]
 800e966:	789b      	ldrb	r3, [r3, #2]
 800e968:	706b      	strb	r3, [r5, #1]
 800e96a:	68a3      	ldr	r3, [r4, #8]
 800e96c:	785b      	ldrb	r3, [r3, #1]
 800e96e:	70ab      	strb	r3, [r5, #2]
 800e970:	68a3      	ldr	r3, [r4, #8]
 800e972:	781b      	ldrb	r3, [r3, #0]
 800e974:	70eb      	strb	r3, [r5, #3]
 800e976:	2104      	movs	r1, #4
 800e978:	68a2      	ldr	r2, [r4, #8]
 800e97a:	6923      	ldr	r3, [r4, #16]
 800e97c:	440a      	add	r2, r1
 800e97e:	7561      	strb	r1, [r4, #21]
 800e980:	440b      	add	r3, r1
 800e982:	60a2      	str	r2, [r4, #8]
 800e984:	6123      	str	r3, [r4, #16]
 800e986:	7da0      	ldrb	r0, [r4, #22]
 800e988:	f080 0001 	eor.w	r0, r0, #1
 800e98c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e990:	681b      	ldr	r3, [r3, #0]
 800e992:	602b      	str	r3, [r5, #0]
 800e994:	e7ef      	b.n	800e976 <ucdr_deserialize_uint32_t+0xb6>
 800e996:	68a2      	ldr	r2, [r4, #8]
 800e998:	6923      	ldr	r3, [r4, #16]
 800e99a:	1bd2      	subs	r2, r2, r7
 800e99c:	7da0      	ldrb	r0, [r4, #22]
 800e99e:	1bdb      	subs	r3, r3, r7
 800e9a0:	f884 8015 	strb.w	r8, [r4, #21]
 800e9a4:	f080 0001 	eor.w	r0, r0, #1
 800e9a8:	60a2      	str	r2, [r4, #8]
 800e9aa:	6123      	str	r3, [r4, #16]
 800e9ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e9b0:	68a3      	ldr	r3, [r4, #8]
 800e9b2:	789b      	ldrb	r3, [r3, #2]
 800e9b4:	706b      	strb	r3, [r5, #1]
 800e9b6:	1cab      	adds	r3, r5, #2
 800e9b8:	68a2      	ldr	r2, [r4, #8]
 800e9ba:	7852      	ldrb	r2, [r2, #1]
 800e9bc:	f803 2b01 	strb.w	r2, [r3], #1
 800e9c0:	68a2      	ldr	r2, [r4, #8]
 800e9c2:	7812      	ldrb	r2, [r2, #0]
 800e9c4:	701a      	strb	r2, [r3, #0]
 800e9c6:	e7b4      	b.n	800e932 <ucdr_deserialize_uint32_t+0x72>
 800e9c8:	4631      	mov	r1, r6
 800e9ca:	463a      	mov	r2, r7
 800e9cc:	4628      	mov	r0, r5
 800e9ce:	f00d fe86 	bl	801c6de <memcpy>
 800e9d2:	464a      	mov	r2, r9
 800e9d4:	19e8      	adds	r0, r5, r7
 800e9d6:	68a1      	ldr	r1, [r4, #8]
 800e9d8:	f00d fe81 	bl	801c6de <memcpy>
 800e9dc:	e7a9      	b.n	800e932 <ucdr_deserialize_uint32_t+0x72>
 800e9de:	bf00      	nop

0800e9e0 <ucdr_deserialize_endian_uint32_t>:
 800e9e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e9e4:	4604      	mov	r4, r0
 800e9e6:	460e      	mov	r6, r1
 800e9e8:	2104      	movs	r1, #4
 800e9ea:	4615      	mov	r5, r2
 800e9ec:	f000 ff06 	bl	800f7fc <ucdr_buffer_alignment>
 800e9f0:	4601      	mov	r1, r0
 800e9f2:	4620      	mov	r0, r4
 800e9f4:	f894 8015 	ldrb.w	r8, [r4, #21]
 800e9f8:	f000 ff48 	bl	800f88c <ucdr_advance_buffer>
 800e9fc:	2104      	movs	r1, #4
 800e9fe:	4620      	mov	r0, r4
 800ea00:	f000 fe9c 	bl	800f73c <ucdr_check_buffer_available_for>
 800ea04:	2800      	cmp	r0, #0
 800ea06:	d13c      	bne.n	800ea82 <ucdr_deserialize_endian_uint32_t+0xa2>
 800ea08:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 800ea0c:	42bb      	cmp	r3, r7
 800ea0e:	d933      	bls.n	800ea78 <ucdr_deserialize_endian_uint32_t+0x98>
 800ea10:	eba3 0907 	sub.w	r9, r3, r7
 800ea14:	60a3      	str	r3, [r4, #8]
 800ea16:	6923      	ldr	r3, [r4, #16]
 800ea18:	4620      	mov	r0, r4
 800ea1a:	f1c9 0a04 	rsb	sl, r9, #4
 800ea1e:	444b      	add	r3, r9
 800ea20:	4651      	mov	r1, sl
 800ea22:	6123      	str	r3, [r4, #16]
 800ea24:	f000 fe96 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800ea28:	2800      	cmp	r0, #0
 800ea2a:	d048      	beq.n	800eabe <ucdr_deserialize_endian_uint32_t+0xde>
 800ea2c:	2e01      	cmp	r6, #1
 800ea2e:	d061      	beq.n	800eaf4 <ucdr_deserialize_endian_uint32_t+0x114>
 800ea30:	78fb      	ldrb	r3, [r7, #3]
 800ea32:	702b      	strb	r3, [r5, #0]
 800ea34:	f1b9 0f00 	cmp.w	r9, #0
 800ea38:	d050      	beq.n	800eadc <ucdr_deserialize_endian_uint32_t+0xfc>
 800ea3a:	78bb      	ldrb	r3, [r7, #2]
 800ea3c:	f1b9 0f01 	cmp.w	r9, #1
 800ea40:	706b      	strb	r3, [r5, #1]
 800ea42:	f105 0302 	add.w	r3, r5, #2
 800ea46:	d04d      	beq.n	800eae4 <ucdr_deserialize_endian_uint32_t+0x104>
 800ea48:	787b      	ldrb	r3, [r7, #1]
 800ea4a:	f1b9 0f02 	cmp.w	r9, #2
 800ea4e:	70ab      	strb	r3, [r5, #2]
 800ea50:	f105 0303 	add.w	r3, r5, #3
 800ea54:	d04a      	beq.n	800eaec <ucdr_deserialize_endian_uint32_t+0x10c>
 800ea56:	783b      	ldrb	r3, [r7, #0]
 800ea58:	70eb      	strb	r3, [r5, #3]
 800ea5a:	6923      	ldr	r3, [r4, #16]
 800ea5c:	2104      	movs	r1, #4
 800ea5e:	68a2      	ldr	r2, [r4, #8]
 800ea60:	3304      	adds	r3, #4
 800ea62:	7da0      	ldrb	r0, [r4, #22]
 800ea64:	4452      	add	r2, sl
 800ea66:	7561      	strb	r1, [r4, #21]
 800ea68:	eba3 0309 	sub.w	r3, r3, r9
 800ea6c:	f080 0001 	eor.w	r0, r0, #1
 800ea70:	60a2      	str	r2, [r4, #8]
 800ea72:	6123      	str	r3, [r4, #16]
 800ea74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea78:	2104      	movs	r1, #4
 800ea7a:	4620      	mov	r0, r4
 800ea7c:	f000 fe6a 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800ea80:	b1a8      	cbz	r0, 800eaae <ucdr_deserialize_endian_uint32_t+0xce>
 800ea82:	2e01      	cmp	r6, #1
 800ea84:	68a3      	ldr	r3, [r4, #8]
 800ea86:	d017      	beq.n	800eab8 <ucdr_deserialize_endian_uint32_t+0xd8>
 800ea88:	78db      	ldrb	r3, [r3, #3]
 800ea8a:	702b      	strb	r3, [r5, #0]
 800ea8c:	68a3      	ldr	r3, [r4, #8]
 800ea8e:	789b      	ldrb	r3, [r3, #2]
 800ea90:	706b      	strb	r3, [r5, #1]
 800ea92:	68a3      	ldr	r3, [r4, #8]
 800ea94:	785b      	ldrb	r3, [r3, #1]
 800ea96:	70ab      	strb	r3, [r5, #2]
 800ea98:	68a3      	ldr	r3, [r4, #8]
 800ea9a:	781b      	ldrb	r3, [r3, #0]
 800ea9c:	70eb      	strb	r3, [r5, #3]
 800ea9e:	2104      	movs	r1, #4
 800eaa0:	68a2      	ldr	r2, [r4, #8]
 800eaa2:	6923      	ldr	r3, [r4, #16]
 800eaa4:	440a      	add	r2, r1
 800eaa6:	7561      	strb	r1, [r4, #21]
 800eaa8:	440b      	add	r3, r1
 800eaaa:	60a2      	str	r2, [r4, #8]
 800eaac:	6123      	str	r3, [r4, #16]
 800eaae:	7da0      	ldrb	r0, [r4, #22]
 800eab0:	f080 0001 	eor.w	r0, r0, #1
 800eab4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eab8:	681b      	ldr	r3, [r3, #0]
 800eaba:	602b      	str	r3, [r5, #0]
 800eabc:	e7ef      	b.n	800ea9e <ucdr_deserialize_endian_uint32_t+0xbe>
 800eabe:	68a2      	ldr	r2, [r4, #8]
 800eac0:	6923      	ldr	r3, [r4, #16]
 800eac2:	eba2 0209 	sub.w	r2, r2, r9
 800eac6:	7da0      	ldrb	r0, [r4, #22]
 800eac8:	eba3 0309 	sub.w	r3, r3, r9
 800eacc:	f884 8015 	strb.w	r8, [r4, #21]
 800ead0:	f080 0001 	eor.w	r0, r0, #1
 800ead4:	60a2      	str	r2, [r4, #8]
 800ead6:	6123      	str	r3, [r4, #16]
 800ead8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eadc:	68a3      	ldr	r3, [r4, #8]
 800eade:	789b      	ldrb	r3, [r3, #2]
 800eae0:	706b      	strb	r3, [r5, #1]
 800eae2:	1cab      	adds	r3, r5, #2
 800eae4:	68a2      	ldr	r2, [r4, #8]
 800eae6:	7852      	ldrb	r2, [r2, #1]
 800eae8:	f803 2b01 	strb.w	r2, [r3], #1
 800eaec:	68a2      	ldr	r2, [r4, #8]
 800eaee:	7812      	ldrb	r2, [r2, #0]
 800eaf0:	701a      	strb	r2, [r3, #0]
 800eaf2:	e7b2      	b.n	800ea5a <ucdr_deserialize_endian_uint32_t+0x7a>
 800eaf4:	4639      	mov	r1, r7
 800eaf6:	464a      	mov	r2, r9
 800eaf8:	4628      	mov	r0, r5
 800eafa:	f00d fdf0 	bl	801c6de <memcpy>
 800eafe:	4652      	mov	r2, sl
 800eb00:	eb05 0009 	add.w	r0, r5, r9
 800eb04:	68a1      	ldr	r1, [r4, #8]
 800eb06:	f00d fdea 	bl	801c6de <memcpy>
 800eb0a:	e7a6      	b.n	800ea5a <ucdr_deserialize_endian_uint32_t+0x7a>

0800eb0c <ucdr_serialize_uint64_t>:
 800eb0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb10:	4604      	mov	r4, r0
 800eb12:	b082      	sub	sp, #8
 800eb14:	2108      	movs	r1, #8
 800eb16:	e9cd 2300 	strd	r2, r3, [sp]
 800eb1a:	f000 fe6f 	bl	800f7fc <ucdr_buffer_alignment>
 800eb1e:	4601      	mov	r1, r0
 800eb20:	4620      	mov	r0, r4
 800eb22:	7d67      	ldrb	r7, [r4, #21]
 800eb24:	f000 feb2 	bl	800f88c <ucdr_advance_buffer>
 800eb28:	2108      	movs	r1, #8
 800eb2a:	4620      	mov	r0, r4
 800eb2c:	f000 fe06 	bl	800f73c <ucdr_check_buffer_available_for>
 800eb30:	2800      	cmp	r0, #0
 800eb32:	d14e      	bne.n	800ebd2 <ucdr_serialize_uint64_t+0xc6>
 800eb34:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800eb38:	42ab      	cmp	r3, r5
 800eb3a:	d945      	bls.n	800ebc8 <ucdr_serialize_uint64_t+0xbc>
 800eb3c:	1b5e      	subs	r6, r3, r5
 800eb3e:	60a3      	str	r3, [r4, #8]
 800eb40:	6923      	ldr	r3, [r4, #16]
 800eb42:	4620      	mov	r0, r4
 800eb44:	f1c6 0808 	rsb	r8, r6, #8
 800eb48:	4433      	add	r3, r6
 800eb4a:	4641      	mov	r1, r8
 800eb4c:	6123      	str	r3, [r4, #16]
 800eb4e:	f000 fe01 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800eb52:	2800      	cmp	r0, #0
 800eb54:	d074      	beq.n	800ec40 <ucdr_serialize_uint64_t+0x134>
 800eb56:	7d23      	ldrb	r3, [r4, #20]
 800eb58:	2b01      	cmp	r3, #1
 800eb5a:	f000 809b 	beq.w	800ec94 <ucdr_serialize_uint64_t+0x188>
 800eb5e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800eb62:	702b      	strb	r3, [r5, #0]
 800eb64:	2e00      	cmp	r6, #0
 800eb66:	d078      	beq.n	800ec5a <ucdr_serialize_uint64_t+0x14e>
 800eb68:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800eb6c:	2e01      	cmp	r6, #1
 800eb6e:	706b      	strb	r3, [r5, #1]
 800eb70:	d077      	beq.n	800ec62 <ucdr_serialize_uint64_t+0x156>
 800eb72:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800eb76:	2e02      	cmp	r6, #2
 800eb78:	70ab      	strb	r3, [r5, #2]
 800eb7a:	d076      	beq.n	800ec6a <ucdr_serialize_uint64_t+0x15e>
 800eb7c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800eb80:	2e03      	cmp	r6, #3
 800eb82:	70eb      	strb	r3, [r5, #3]
 800eb84:	d075      	beq.n	800ec72 <ucdr_serialize_uint64_t+0x166>
 800eb86:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800eb8a:	2e04      	cmp	r6, #4
 800eb8c:	712b      	strb	r3, [r5, #4]
 800eb8e:	d074      	beq.n	800ec7a <ucdr_serialize_uint64_t+0x16e>
 800eb90:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800eb94:	2e05      	cmp	r6, #5
 800eb96:	716b      	strb	r3, [r5, #5]
 800eb98:	d073      	beq.n	800ec82 <ucdr_serialize_uint64_t+0x176>
 800eb9a:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800eb9e:	2e06      	cmp	r6, #6
 800eba0:	71ab      	strb	r3, [r5, #6]
 800eba2:	d072      	beq.n	800ec8a <ucdr_serialize_uint64_t+0x17e>
 800eba4:	f89d 3000 	ldrb.w	r3, [sp]
 800eba8:	71eb      	strb	r3, [r5, #7]
 800ebaa:	6923      	ldr	r3, [r4, #16]
 800ebac:	2108      	movs	r1, #8
 800ebae:	68a2      	ldr	r2, [r4, #8]
 800ebb0:	3308      	adds	r3, #8
 800ebb2:	7da0      	ldrb	r0, [r4, #22]
 800ebb4:	4442      	add	r2, r8
 800ebb6:	7561      	strb	r1, [r4, #21]
 800ebb8:	1b9e      	subs	r6, r3, r6
 800ebba:	f080 0001 	eor.w	r0, r0, #1
 800ebbe:	60a2      	str	r2, [r4, #8]
 800ebc0:	6126      	str	r6, [r4, #16]
 800ebc2:	b002      	add	sp, #8
 800ebc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ebc8:	2108      	movs	r1, #8
 800ebca:	4620      	mov	r0, r4
 800ebcc:	f000 fdc2 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800ebd0:	b350      	cbz	r0, 800ec28 <ucdr_serialize_uint64_t+0x11c>
 800ebd2:	7d23      	ldrb	r3, [r4, #20]
 800ebd4:	2b01      	cmp	r3, #1
 800ebd6:	d02d      	beq.n	800ec34 <ucdr_serialize_uint64_t+0x128>
 800ebd8:	68a3      	ldr	r3, [r4, #8]
 800ebda:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800ebde:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ebe2:	f89d 1005 	ldrb.w	r1, [sp, #5]
 800ebe6:	7018      	strb	r0, [r3, #0]
 800ebe8:	68a3      	ldr	r3, [r4, #8]
 800ebea:	705a      	strb	r2, [r3, #1]
 800ebec:	68a3      	ldr	r3, [r4, #8]
 800ebee:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800ebf2:	f89d 0003 	ldrb.w	r0, [sp, #3]
 800ebf6:	7099      	strb	r1, [r3, #2]
 800ebf8:	68a3      	ldr	r3, [r4, #8]
 800ebfa:	70da      	strb	r2, [r3, #3]
 800ebfc:	68a3      	ldr	r3, [r4, #8]
 800ebfe:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800ec02:	f89d 1001 	ldrb.w	r1, [sp, #1]
 800ec06:	7118      	strb	r0, [r3, #4]
 800ec08:	68a3      	ldr	r3, [r4, #8]
 800ec0a:	715a      	strb	r2, [r3, #5]
 800ec0c:	68a3      	ldr	r3, [r4, #8]
 800ec0e:	f89d 2000 	ldrb.w	r2, [sp]
 800ec12:	7199      	strb	r1, [r3, #6]
 800ec14:	68a3      	ldr	r3, [r4, #8]
 800ec16:	71da      	strb	r2, [r3, #7]
 800ec18:	2108      	movs	r1, #8
 800ec1a:	68a2      	ldr	r2, [r4, #8]
 800ec1c:	6923      	ldr	r3, [r4, #16]
 800ec1e:	440a      	add	r2, r1
 800ec20:	7561      	strb	r1, [r4, #21]
 800ec22:	440b      	add	r3, r1
 800ec24:	60a2      	str	r2, [r4, #8]
 800ec26:	6123      	str	r3, [r4, #16]
 800ec28:	7da0      	ldrb	r0, [r4, #22]
 800ec2a:	f080 0001 	eor.w	r0, r0, #1
 800ec2e:	b002      	add	sp, #8
 800ec30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec34:	466b      	mov	r3, sp
 800ec36:	68a2      	ldr	r2, [r4, #8]
 800ec38:	cb03      	ldmia	r3!, {r0, r1}
 800ec3a:	6010      	str	r0, [r2, #0]
 800ec3c:	6051      	str	r1, [r2, #4]
 800ec3e:	e7eb      	b.n	800ec18 <ucdr_serialize_uint64_t+0x10c>
 800ec40:	68a2      	ldr	r2, [r4, #8]
 800ec42:	6923      	ldr	r3, [r4, #16]
 800ec44:	7da0      	ldrb	r0, [r4, #22]
 800ec46:	1b92      	subs	r2, r2, r6
 800ec48:	1b9b      	subs	r3, r3, r6
 800ec4a:	7567      	strb	r7, [r4, #21]
 800ec4c:	f080 0001 	eor.w	r0, r0, #1
 800ec50:	60a2      	str	r2, [r4, #8]
 800ec52:	6123      	str	r3, [r4, #16]
 800ec54:	b002      	add	sp, #8
 800ec56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec5a:	68a3      	ldr	r3, [r4, #8]
 800ec5c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ec60:	701a      	strb	r2, [r3, #0]
 800ec62:	68a3      	ldr	r3, [r4, #8]
 800ec64:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800ec68:	701a      	strb	r2, [r3, #0]
 800ec6a:	68a3      	ldr	r3, [r4, #8]
 800ec6c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800ec70:	701a      	strb	r2, [r3, #0]
 800ec72:	68a3      	ldr	r3, [r4, #8]
 800ec74:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800ec78:	701a      	strb	r2, [r3, #0]
 800ec7a:	68a3      	ldr	r3, [r4, #8]
 800ec7c:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800ec80:	701a      	strb	r2, [r3, #0]
 800ec82:	68a3      	ldr	r3, [r4, #8]
 800ec84:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800ec88:	701a      	strb	r2, [r3, #0]
 800ec8a:	68a3      	ldr	r3, [r4, #8]
 800ec8c:	f89d 2000 	ldrb.w	r2, [sp]
 800ec90:	701a      	strb	r2, [r3, #0]
 800ec92:	e78a      	b.n	800ebaa <ucdr_serialize_uint64_t+0x9e>
 800ec94:	4628      	mov	r0, r5
 800ec96:	466d      	mov	r5, sp
 800ec98:	4632      	mov	r2, r6
 800ec9a:	4629      	mov	r1, r5
 800ec9c:	f00d fd1f 	bl	801c6de <memcpy>
 800eca0:	4642      	mov	r2, r8
 800eca2:	19a9      	adds	r1, r5, r6
 800eca4:	68a0      	ldr	r0, [r4, #8]
 800eca6:	f00d fd1a 	bl	801c6de <memcpy>
 800ecaa:	e77e      	b.n	800ebaa <ucdr_serialize_uint64_t+0x9e>

0800ecac <ucdr_serialize_int16_t>:
 800ecac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ecb0:	460b      	mov	r3, r1
 800ecb2:	b082      	sub	sp, #8
 800ecb4:	4604      	mov	r4, r0
 800ecb6:	2102      	movs	r1, #2
 800ecb8:	f8ad 3006 	strh.w	r3, [sp, #6]
 800ecbc:	f000 fd9e 	bl	800f7fc <ucdr_buffer_alignment>
 800ecc0:	4601      	mov	r1, r0
 800ecc2:	4620      	mov	r0, r4
 800ecc4:	7d67      	ldrb	r7, [r4, #21]
 800ecc6:	f000 fde1 	bl	800f88c <ucdr_advance_buffer>
 800ecca:	2102      	movs	r1, #2
 800eccc:	4620      	mov	r0, r4
 800ecce:	f000 fd35 	bl	800f73c <ucdr_check_buffer_available_for>
 800ecd2:	bb78      	cbnz	r0, 800ed34 <ucdr_serialize_int16_t+0x88>
 800ecd4:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800ecd8:	42ab      	cmp	r3, r5
 800ecda:	d926      	bls.n	800ed2a <ucdr_serialize_int16_t+0x7e>
 800ecdc:	1b5e      	subs	r6, r3, r5
 800ecde:	60a3      	str	r3, [r4, #8]
 800ece0:	6923      	ldr	r3, [r4, #16]
 800ece2:	4620      	mov	r0, r4
 800ece4:	f1c6 0802 	rsb	r8, r6, #2
 800ece8:	4433      	add	r3, r6
 800ecea:	4641      	mov	r1, r8
 800ecec:	6123      	str	r3, [r4, #16]
 800ecee:	f000 fd31 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800ecf2:	2800      	cmp	r0, #0
 800ecf4:	d03b      	beq.n	800ed6e <ucdr_serialize_int16_t+0xc2>
 800ecf6:	7d23      	ldrb	r3, [r4, #20]
 800ecf8:	2b01      	cmp	r3, #1
 800ecfa:	d04a      	beq.n	800ed92 <ucdr_serialize_int16_t+0xe6>
 800ecfc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800ed00:	702b      	strb	r3, [r5, #0]
 800ed02:	2e00      	cmp	r6, #0
 800ed04:	d040      	beq.n	800ed88 <ucdr_serialize_int16_t+0xdc>
 800ed06:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800ed0a:	706b      	strb	r3, [r5, #1]
 800ed0c:	6923      	ldr	r3, [r4, #16]
 800ed0e:	2102      	movs	r1, #2
 800ed10:	68a2      	ldr	r2, [r4, #8]
 800ed12:	3302      	adds	r3, #2
 800ed14:	7da0      	ldrb	r0, [r4, #22]
 800ed16:	4442      	add	r2, r8
 800ed18:	7561      	strb	r1, [r4, #21]
 800ed1a:	1b9e      	subs	r6, r3, r6
 800ed1c:	f080 0001 	eor.w	r0, r0, #1
 800ed20:	60a2      	str	r2, [r4, #8]
 800ed22:	6126      	str	r6, [r4, #16]
 800ed24:	b002      	add	sp, #8
 800ed26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed2a:	2102      	movs	r1, #2
 800ed2c:	4620      	mov	r0, r4
 800ed2e:	f000 fd11 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800ed32:	b190      	cbz	r0, 800ed5a <ucdr_serialize_int16_t+0xae>
 800ed34:	7d23      	ldrb	r3, [r4, #20]
 800ed36:	2b01      	cmp	r3, #1
 800ed38:	68a3      	ldr	r3, [r4, #8]
 800ed3a:	d014      	beq.n	800ed66 <ucdr_serialize_int16_t+0xba>
 800ed3c:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800ed40:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ed44:	7019      	strb	r1, [r3, #0]
 800ed46:	68a3      	ldr	r3, [r4, #8]
 800ed48:	705a      	strb	r2, [r3, #1]
 800ed4a:	2102      	movs	r1, #2
 800ed4c:	68a2      	ldr	r2, [r4, #8]
 800ed4e:	6923      	ldr	r3, [r4, #16]
 800ed50:	440a      	add	r2, r1
 800ed52:	7561      	strb	r1, [r4, #21]
 800ed54:	440b      	add	r3, r1
 800ed56:	60a2      	str	r2, [r4, #8]
 800ed58:	6123      	str	r3, [r4, #16]
 800ed5a:	7da0      	ldrb	r0, [r4, #22]
 800ed5c:	f080 0001 	eor.w	r0, r0, #1
 800ed60:	b002      	add	sp, #8
 800ed62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed66:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800ed6a:	801a      	strh	r2, [r3, #0]
 800ed6c:	e7ed      	b.n	800ed4a <ucdr_serialize_int16_t+0x9e>
 800ed6e:	68a2      	ldr	r2, [r4, #8]
 800ed70:	6923      	ldr	r3, [r4, #16]
 800ed72:	7da0      	ldrb	r0, [r4, #22]
 800ed74:	1b92      	subs	r2, r2, r6
 800ed76:	1b9b      	subs	r3, r3, r6
 800ed78:	7567      	strb	r7, [r4, #21]
 800ed7a:	f080 0001 	eor.w	r0, r0, #1
 800ed7e:	60a2      	str	r2, [r4, #8]
 800ed80:	6123      	str	r3, [r4, #16]
 800ed82:	b002      	add	sp, #8
 800ed84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed88:	68a3      	ldr	r3, [r4, #8]
 800ed8a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ed8e:	701a      	strb	r2, [r3, #0]
 800ed90:	e7bc      	b.n	800ed0c <ucdr_serialize_int16_t+0x60>
 800ed92:	4628      	mov	r0, r5
 800ed94:	f10d 0506 	add.w	r5, sp, #6
 800ed98:	4632      	mov	r2, r6
 800ed9a:	4629      	mov	r1, r5
 800ed9c:	f00d fc9f 	bl	801c6de <memcpy>
 800eda0:	4642      	mov	r2, r8
 800eda2:	19a9      	adds	r1, r5, r6
 800eda4:	68a0      	ldr	r0, [r4, #8]
 800eda6:	f00d fc9a 	bl	801c6de <memcpy>
 800edaa:	e7af      	b.n	800ed0c <ucdr_serialize_int16_t+0x60>

0800edac <ucdr_deserialize_int16_t>:
 800edac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800edb0:	4604      	mov	r4, r0
 800edb2:	460d      	mov	r5, r1
 800edb4:	2102      	movs	r1, #2
 800edb6:	f000 fd21 	bl	800f7fc <ucdr_buffer_alignment>
 800edba:	4601      	mov	r1, r0
 800edbc:	4620      	mov	r0, r4
 800edbe:	f894 8015 	ldrb.w	r8, [r4, #21]
 800edc2:	f000 fd63 	bl	800f88c <ucdr_advance_buffer>
 800edc6:	2102      	movs	r1, #2
 800edc8:	4620      	mov	r0, r4
 800edca:	f000 fcb7 	bl	800f73c <ucdr_check_buffer_available_for>
 800edce:	bb60      	cbnz	r0, 800ee2a <ucdr_deserialize_int16_t+0x7e>
 800edd0:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800edd4:	42be      	cmp	r6, r7
 800edd6:	d923      	bls.n	800ee20 <ucdr_deserialize_int16_t+0x74>
 800edd8:	6923      	ldr	r3, [r4, #16]
 800edda:	4620      	mov	r0, r4
 800eddc:	60a6      	str	r6, [r4, #8]
 800edde:	1bf6      	subs	r6, r6, r7
 800ede0:	4433      	add	r3, r6
 800ede2:	f1c6 0902 	rsb	r9, r6, #2
 800ede6:	6123      	str	r3, [r4, #16]
 800ede8:	4649      	mov	r1, r9
 800edea:	f000 fcb3 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800edee:	2800      	cmp	r0, #0
 800edf0:	d034      	beq.n	800ee5c <ucdr_deserialize_int16_t+0xb0>
 800edf2:	7d23      	ldrb	r3, [r4, #20]
 800edf4:	2b01      	cmp	r3, #1
 800edf6:	d042      	beq.n	800ee7e <ucdr_deserialize_int16_t+0xd2>
 800edf8:	787b      	ldrb	r3, [r7, #1]
 800edfa:	702b      	strb	r3, [r5, #0]
 800edfc:	2e00      	cmp	r6, #0
 800edfe:	d03a      	beq.n	800ee76 <ucdr_deserialize_int16_t+0xca>
 800ee00:	783b      	ldrb	r3, [r7, #0]
 800ee02:	706b      	strb	r3, [r5, #1]
 800ee04:	6923      	ldr	r3, [r4, #16]
 800ee06:	2102      	movs	r1, #2
 800ee08:	68a2      	ldr	r2, [r4, #8]
 800ee0a:	3302      	adds	r3, #2
 800ee0c:	7da0      	ldrb	r0, [r4, #22]
 800ee0e:	444a      	add	r2, r9
 800ee10:	7561      	strb	r1, [r4, #21]
 800ee12:	1b9b      	subs	r3, r3, r6
 800ee14:	f080 0001 	eor.w	r0, r0, #1
 800ee18:	60a2      	str	r2, [r4, #8]
 800ee1a:	6123      	str	r3, [r4, #16]
 800ee1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ee20:	2102      	movs	r1, #2
 800ee22:	4620      	mov	r0, r4
 800ee24:	f000 fc96 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800ee28:	b180      	cbz	r0, 800ee4c <ucdr_deserialize_int16_t+0xa0>
 800ee2a:	7d23      	ldrb	r3, [r4, #20]
 800ee2c:	2b01      	cmp	r3, #1
 800ee2e:	68a3      	ldr	r3, [r4, #8]
 800ee30:	d011      	beq.n	800ee56 <ucdr_deserialize_int16_t+0xaa>
 800ee32:	785b      	ldrb	r3, [r3, #1]
 800ee34:	702b      	strb	r3, [r5, #0]
 800ee36:	68a3      	ldr	r3, [r4, #8]
 800ee38:	781b      	ldrb	r3, [r3, #0]
 800ee3a:	706b      	strb	r3, [r5, #1]
 800ee3c:	2102      	movs	r1, #2
 800ee3e:	68a2      	ldr	r2, [r4, #8]
 800ee40:	6923      	ldr	r3, [r4, #16]
 800ee42:	440a      	add	r2, r1
 800ee44:	7561      	strb	r1, [r4, #21]
 800ee46:	440b      	add	r3, r1
 800ee48:	60a2      	str	r2, [r4, #8]
 800ee4a:	6123      	str	r3, [r4, #16]
 800ee4c:	7da0      	ldrb	r0, [r4, #22]
 800ee4e:	f080 0001 	eor.w	r0, r0, #1
 800ee52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ee56:	881b      	ldrh	r3, [r3, #0]
 800ee58:	802b      	strh	r3, [r5, #0]
 800ee5a:	e7ef      	b.n	800ee3c <ucdr_deserialize_int16_t+0x90>
 800ee5c:	68a2      	ldr	r2, [r4, #8]
 800ee5e:	6923      	ldr	r3, [r4, #16]
 800ee60:	1b92      	subs	r2, r2, r6
 800ee62:	7da0      	ldrb	r0, [r4, #22]
 800ee64:	1b9b      	subs	r3, r3, r6
 800ee66:	f884 8015 	strb.w	r8, [r4, #21]
 800ee6a:	f080 0001 	eor.w	r0, r0, #1
 800ee6e:	60a2      	str	r2, [r4, #8]
 800ee70:	6123      	str	r3, [r4, #16]
 800ee72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ee76:	68a3      	ldr	r3, [r4, #8]
 800ee78:	781b      	ldrb	r3, [r3, #0]
 800ee7a:	706b      	strb	r3, [r5, #1]
 800ee7c:	e7c2      	b.n	800ee04 <ucdr_deserialize_int16_t+0x58>
 800ee7e:	4639      	mov	r1, r7
 800ee80:	4632      	mov	r2, r6
 800ee82:	4628      	mov	r0, r5
 800ee84:	f00d fc2b 	bl	801c6de <memcpy>
 800ee88:	464a      	mov	r2, r9
 800ee8a:	19a8      	adds	r0, r5, r6
 800ee8c:	68a1      	ldr	r1, [r4, #8]
 800ee8e:	f00d fc26 	bl	801c6de <memcpy>
 800ee92:	e7b7      	b.n	800ee04 <ucdr_deserialize_int16_t+0x58>

0800ee94 <ucdr_serialize_int32_t>:
 800ee94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee98:	b082      	sub	sp, #8
 800ee9a:	4604      	mov	r4, r0
 800ee9c:	9101      	str	r1, [sp, #4]
 800ee9e:	2104      	movs	r1, #4
 800eea0:	f000 fcac 	bl	800f7fc <ucdr_buffer_alignment>
 800eea4:	4601      	mov	r1, r0
 800eea6:	4620      	mov	r0, r4
 800eea8:	7d67      	ldrb	r7, [r4, #21]
 800eeaa:	f000 fcef 	bl	800f88c <ucdr_advance_buffer>
 800eeae:	2104      	movs	r1, #4
 800eeb0:	4620      	mov	r0, r4
 800eeb2:	f000 fc43 	bl	800f73c <ucdr_check_buffer_available_for>
 800eeb6:	2800      	cmp	r0, #0
 800eeb8:	d139      	bne.n	800ef2e <ucdr_serialize_int32_t+0x9a>
 800eeba:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800eebe:	42ab      	cmp	r3, r5
 800eec0:	d930      	bls.n	800ef24 <ucdr_serialize_int32_t+0x90>
 800eec2:	1b5e      	subs	r6, r3, r5
 800eec4:	60a3      	str	r3, [r4, #8]
 800eec6:	6923      	ldr	r3, [r4, #16]
 800eec8:	4620      	mov	r0, r4
 800eeca:	f1c6 0804 	rsb	r8, r6, #4
 800eece:	4433      	add	r3, r6
 800eed0:	4641      	mov	r1, r8
 800eed2:	6123      	str	r3, [r4, #16]
 800eed4:	f000 fc3e 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800eed8:	2800      	cmp	r0, #0
 800eeda:	d04c      	beq.n	800ef76 <ucdr_serialize_int32_t+0xe2>
 800eedc:	7d23      	ldrb	r3, [r4, #20]
 800eede:	2b01      	cmp	r3, #1
 800eee0:	d063      	beq.n	800efaa <ucdr_serialize_int32_t+0x116>
 800eee2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800eee6:	702b      	strb	r3, [r5, #0]
 800eee8:	2e00      	cmp	r6, #0
 800eeea:	d051      	beq.n	800ef90 <ucdr_serialize_int32_t+0xfc>
 800eeec:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800eef0:	2e01      	cmp	r6, #1
 800eef2:	706b      	strb	r3, [r5, #1]
 800eef4:	d050      	beq.n	800ef98 <ucdr_serialize_int32_t+0x104>
 800eef6:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800eefa:	2e02      	cmp	r6, #2
 800eefc:	70ab      	strb	r3, [r5, #2]
 800eefe:	d04f      	beq.n	800efa0 <ucdr_serialize_int32_t+0x10c>
 800ef00:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800ef04:	70eb      	strb	r3, [r5, #3]
 800ef06:	6923      	ldr	r3, [r4, #16]
 800ef08:	2104      	movs	r1, #4
 800ef0a:	68a2      	ldr	r2, [r4, #8]
 800ef0c:	3304      	adds	r3, #4
 800ef0e:	7da0      	ldrb	r0, [r4, #22]
 800ef10:	4442      	add	r2, r8
 800ef12:	7561      	strb	r1, [r4, #21]
 800ef14:	1b9e      	subs	r6, r3, r6
 800ef16:	f080 0001 	eor.w	r0, r0, #1
 800ef1a:	60a2      	str	r2, [r4, #8]
 800ef1c:	6126      	str	r6, [r4, #16]
 800ef1e:	b002      	add	sp, #8
 800ef20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef24:	2104      	movs	r1, #4
 800ef26:	4620      	mov	r0, r4
 800ef28:	f000 fc14 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800ef2c:	b1d0      	cbz	r0, 800ef64 <ucdr_serialize_int32_t+0xd0>
 800ef2e:	7d23      	ldrb	r3, [r4, #20]
 800ef30:	2b01      	cmp	r3, #1
 800ef32:	68a3      	ldr	r3, [r4, #8]
 800ef34:	d01c      	beq.n	800ef70 <ucdr_serialize_int32_t+0xdc>
 800ef36:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800ef3a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ef3e:	f89d 1005 	ldrb.w	r1, [sp, #5]
 800ef42:	7018      	strb	r0, [r3, #0]
 800ef44:	68a3      	ldr	r3, [r4, #8]
 800ef46:	705a      	strb	r2, [r3, #1]
 800ef48:	68a3      	ldr	r3, [r4, #8]
 800ef4a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800ef4e:	7099      	strb	r1, [r3, #2]
 800ef50:	68a3      	ldr	r3, [r4, #8]
 800ef52:	70da      	strb	r2, [r3, #3]
 800ef54:	2104      	movs	r1, #4
 800ef56:	68a2      	ldr	r2, [r4, #8]
 800ef58:	6923      	ldr	r3, [r4, #16]
 800ef5a:	440a      	add	r2, r1
 800ef5c:	7561      	strb	r1, [r4, #21]
 800ef5e:	440b      	add	r3, r1
 800ef60:	60a2      	str	r2, [r4, #8]
 800ef62:	6123      	str	r3, [r4, #16]
 800ef64:	7da0      	ldrb	r0, [r4, #22]
 800ef66:	f080 0001 	eor.w	r0, r0, #1
 800ef6a:	b002      	add	sp, #8
 800ef6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef70:	9a01      	ldr	r2, [sp, #4]
 800ef72:	601a      	str	r2, [r3, #0]
 800ef74:	e7ee      	b.n	800ef54 <ucdr_serialize_int32_t+0xc0>
 800ef76:	68a2      	ldr	r2, [r4, #8]
 800ef78:	6923      	ldr	r3, [r4, #16]
 800ef7a:	7da0      	ldrb	r0, [r4, #22]
 800ef7c:	1b92      	subs	r2, r2, r6
 800ef7e:	1b9b      	subs	r3, r3, r6
 800ef80:	7567      	strb	r7, [r4, #21]
 800ef82:	f080 0001 	eor.w	r0, r0, #1
 800ef86:	60a2      	str	r2, [r4, #8]
 800ef88:	6123      	str	r3, [r4, #16]
 800ef8a:	b002      	add	sp, #8
 800ef8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef90:	68a3      	ldr	r3, [r4, #8]
 800ef92:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ef96:	701a      	strb	r2, [r3, #0]
 800ef98:	68a3      	ldr	r3, [r4, #8]
 800ef9a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800ef9e:	701a      	strb	r2, [r3, #0]
 800efa0:	68a3      	ldr	r3, [r4, #8]
 800efa2:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800efa6:	701a      	strb	r2, [r3, #0]
 800efa8:	e7ad      	b.n	800ef06 <ucdr_serialize_int32_t+0x72>
 800efaa:	4628      	mov	r0, r5
 800efac:	ad01      	add	r5, sp, #4
 800efae:	4632      	mov	r2, r6
 800efb0:	4629      	mov	r1, r5
 800efb2:	f00d fb94 	bl	801c6de <memcpy>
 800efb6:	4642      	mov	r2, r8
 800efb8:	19a9      	adds	r1, r5, r6
 800efba:	68a0      	ldr	r0, [r4, #8]
 800efbc:	f00d fb8f 	bl	801c6de <memcpy>
 800efc0:	e7a1      	b.n	800ef06 <ucdr_serialize_int32_t+0x72>
 800efc2:	bf00      	nop

0800efc4 <ucdr_deserialize_int32_t>:
 800efc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800efc8:	4604      	mov	r4, r0
 800efca:	460d      	mov	r5, r1
 800efcc:	2104      	movs	r1, #4
 800efce:	f000 fc15 	bl	800f7fc <ucdr_buffer_alignment>
 800efd2:	4601      	mov	r1, r0
 800efd4:	4620      	mov	r0, r4
 800efd6:	f894 8015 	ldrb.w	r8, [r4, #21]
 800efda:	f000 fc57 	bl	800f88c <ucdr_advance_buffer>
 800efde:	2104      	movs	r1, #4
 800efe0:	4620      	mov	r0, r4
 800efe2:	f000 fbab 	bl	800f73c <ucdr_check_buffer_available_for>
 800efe6:	2800      	cmp	r0, #0
 800efe8:	d138      	bne.n	800f05c <ucdr_deserialize_int32_t+0x98>
 800efea:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800efee:	42b7      	cmp	r7, r6
 800eff0:	d92f      	bls.n	800f052 <ucdr_deserialize_int32_t+0x8e>
 800eff2:	6923      	ldr	r3, [r4, #16]
 800eff4:	4620      	mov	r0, r4
 800eff6:	60a7      	str	r7, [r4, #8]
 800eff8:	1bbf      	subs	r7, r7, r6
 800effa:	443b      	add	r3, r7
 800effc:	f1c7 0904 	rsb	r9, r7, #4
 800f000:	6123      	str	r3, [r4, #16]
 800f002:	4649      	mov	r1, r9
 800f004:	f000 fba6 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800f008:	2800      	cmp	r0, #0
 800f00a:	d046      	beq.n	800f09a <ucdr_deserialize_int32_t+0xd6>
 800f00c:	7d23      	ldrb	r3, [r4, #20]
 800f00e:	2b01      	cmp	r3, #1
 800f010:	d05c      	beq.n	800f0cc <ucdr_deserialize_int32_t+0x108>
 800f012:	78f3      	ldrb	r3, [r6, #3]
 800f014:	702b      	strb	r3, [r5, #0]
 800f016:	2f00      	cmp	r7, #0
 800f018:	d04c      	beq.n	800f0b4 <ucdr_deserialize_int32_t+0xf0>
 800f01a:	78b3      	ldrb	r3, [r6, #2]
 800f01c:	2f01      	cmp	r7, #1
 800f01e:	706b      	strb	r3, [r5, #1]
 800f020:	f105 0302 	add.w	r3, r5, #2
 800f024:	d04a      	beq.n	800f0bc <ucdr_deserialize_int32_t+0xf8>
 800f026:	7873      	ldrb	r3, [r6, #1]
 800f028:	2f02      	cmp	r7, #2
 800f02a:	70ab      	strb	r3, [r5, #2]
 800f02c:	f105 0303 	add.w	r3, r5, #3
 800f030:	d048      	beq.n	800f0c4 <ucdr_deserialize_int32_t+0x100>
 800f032:	7833      	ldrb	r3, [r6, #0]
 800f034:	70eb      	strb	r3, [r5, #3]
 800f036:	6923      	ldr	r3, [r4, #16]
 800f038:	2104      	movs	r1, #4
 800f03a:	68a2      	ldr	r2, [r4, #8]
 800f03c:	3304      	adds	r3, #4
 800f03e:	7da0      	ldrb	r0, [r4, #22]
 800f040:	444a      	add	r2, r9
 800f042:	7561      	strb	r1, [r4, #21]
 800f044:	1bdb      	subs	r3, r3, r7
 800f046:	f080 0001 	eor.w	r0, r0, #1
 800f04a:	60a2      	str	r2, [r4, #8]
 800f04c:	6123      	str	r3, [r4, #16]
 800f04e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f052:	2104      	movs	r1, #4
 800f054:	4620      	mov	r0, r4
 800f056:	f000 fb7d 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800f05a:	b1b0      	cbz	r0, 800f08a <ucdr_deserialize_int32_t+0xc6>
 800f05c:	7d23      	ldrb	r3, [r4, #20]
 800f05e:	2b01      	cmp	r3, #1
 800f060:	68a3      	ldr	r3, [r4, #8]
 800f062:	d017      	beq.n	800f094 <ucdr_deserialize_int32_t+0xd0>
 800f064:	78db      	ldrb	r3, [r3, #3]
 800f066:	702b      	strb	r3, [r5, #0]
 800f068:	68a3      	ldr	r3, [r4, #8]
 800f06a:	789b      	ldrb	r3, [r3, #2]
 800f06c:	706b      	strb	r3, [r5, #1]
 800f06e:	68a3      	ldr	r3, [r4, #8]
 800f070:	785b      	ldrb	r3, [r3, #1]
 800f072:	70ab      	strb	r3, [r5, #2]
 800f074:	68a3      	ldr	r3, [r4, #8]
 800f076:	781b      	ldrb	r3, [r3, #0]
 800f078:	70eb      	strb	r3, [r5, #3]
 800f07a:	2104      	movs	r1, #4
 800f07c:	68a2      	ldr	r2, [r4, #8]
 800f07e:	6923      	ldr	r3, [r4, #16]
 800f080:	440a      	add	r2, r1
 800f082:	7561      	strb	r1, [r4, #21]
 800f084:	440b      	add	r3, r1
 800f086:	60a2      	str	r2, [r4, #8]
 800f088:	6123      	str	r3, [r4, #16]
 800f08a:	7da0      	ldrb	r0, [r4, #22]
 800f08c:	f080 0001 	eor.w	r0, r0, #1
 800f090:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f094:	681b      	ldr	r3, [r3, #0]
 800f096:	602b      	str	r3, [r5, #0]
 800f098:	e7ef      	b.n	800f07a <ucdr_deserialize_int32_t+0xb6>
 800f09a:	68a2      	ldr	r2, [r4, #8]
 800f09c:	6923      	ldr	r3, [r4, #16]
 800f09e:	1bd2      	subs	r2, r2, r7
 800f0a0:	7da0      	ldrb	r0, [r4, #22]
 800f0a2:	1bdb      	subs	r3, r3, r7
 800f0a4:	f884 8015 	strb.w	r8, [r4, #21]
 800f0a8:	f080 0001 	eor.w	r0, r0, #1
 800f0ac:	60a2      	str	r2, [r4, #8]
 800f0ae:	6123      	str	r3, [r4, #16]
 800f0b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f0b4:	68a3      	ldr	r3, [r4, #8]
 800f0b6:	789b      	ldrb	r3, [r3, #2]
 800f0b8:	706b      	strb	r3, [r5, #1]
 800f0ba:	1cab      	adds	r3, r5, #2
 800f0bc:	68a2      	ldr	r2, [r4, #8]
 800f0be:	7852      	ldrb	r2, [r2, #1]
 800f0c0:	f803 2b01 	strb.w	r2, [r3], #1
 800f0c4:	68a2      	ldr	r2, [r4, #8]
 800f0c6:	7812      	ldrb	r2, [r2, #0]
 800f0c8:	701a      	strb	r2, [r3, #0]
 800f0ca:	e7b4      	b.n	800f036 <ucdr_deserialize_int32_t+0x72>
 800f0cc:	4631      	mov	r1, r6
 800f0ce:	463a      	mov	r2, r7
 800f0d0:	4628      	mov	r0, r5
 800f0d2:	f00d fb04 	bl	801c6de <memcpy>
 800f0d6:	464a      	mov	r2, r9
 800f0d8:	19e8      	adds	r0, r5, r7
 800f0da:	68a1      	ldr	r1, [r4, #8]
 800f0dc:	f00d faff 	bl	801c6de <memcpy>
 800f0e0:	e7a9      	b.n	800f036 <ucdr_deserialize_int32_t+0x72>
 800f0e2:	bf00      	nop

0800f0e4 <ucdr_serialize_int64_t>:
 800f0e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f0e8:	4604      	mov	r4, r0
 800f0ea:	b082      	sub	sp, #8
 800f0ec:	2108      	movs	r1, #8
 800f0ee:	e9cd 2300 	strd	r2, r3, [sp]
 800f0f2:	f000 fb83 	bl	800f7fc <ucdr_buffer_alignment>
 800f0f6:	4601      	mov	r1, r0
 800f0f8:	4620      	mov	r0, r4
 800f0fa:	7d67      	ldrb	r7, [r4, #21]
 800f0fc:	f000 fbc6 	bl	800f88c <ucdr_advance_buffer>
 800f100:	2108      	movs	r1, #8
 800f102:	4620      	mov	r0, r4
 800f104:	f000 fb1a 	bl	800f73c <ucdr_check_buffer_available_for>
 800f108:	2800      	cmp	r0, #0
 800f10a:	d14e      	bne.n	800f1aa <ucdr_serialize_int64_t+0xc6>
 800f10c:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800f110:	42ab      	cmp	r3, r5
 800f112:	d945      	bls.n	800f1a0 <ucdr_serialize_int64_t+0xbc>
 800f114:	1b5e      	subs	r6, r3, r5
 800f116:	60a3      	str	r3, [r4, #8]
 800f118:	6923      	ldr	r3, [r4, #16]
 800f11a:	4620      	mov	r0, r4
 800f11c:	f1c6 0808 	rsb	r8, r6, #8
 800f120:	4433      	add	r3, r6
 800f122:	4641      	mov	r1, r8
 800f124:	6123      	str	r3, [r4, #16]
 800f126:	f000 fb15 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800f12a:	2800      	cmp	r0, #0
 800f12c:	d074      	beq.n	800f218 <ucdr_serialize_int64_t+0x134>
 800f12e:	7d23      	ldrb	r3, [r4, #20]
 800f130:	2b01      	cmp	r3, #1
 800f132:	f000 809b 	beq.w	800f26c <ucdr_serialize_int64_t+0x188>
 800f136:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800f13a:	702b      	strb	r3, [r5, #0]
 800f13c:	2e00      	cmp	r6, #0
 800f13e:	d078      	beq.n	800f232 <ucdr_serialize_int64_t+0x14e>
 800f140:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f144:	2e01      	cmp	r6, #1
 800f146:	706b      	strb	r3, [r5, #1]
 800f148:	d077      	beq.n	800f23a <ucdr_serialize_int64_t+0x156>
 800f14a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800f14e:	2e02      	cmp	r6, #2
 800f150:	70ab      	strb	r3, [r5, #2]
 800f152:	d076      	beq.n	800f242 <ucdr_serialize_int64_t+0x15e>
 800f154:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800f158:	2e03      	cmp	r6, #3
 800f15a:	70eb      	strb	r3, [r5, #3]
 800f15c:	d075      	beq.n	800f24a <ucdr_serialize_int64_t+0x166>
 800f15e:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800f162:	2e04      	cmp	r6, #4
 800f164:	712b      	strb	r3, [r5, #4]
 800f166:	d074      	beq.n	800f252 <ucdr_serialize_int64_t+0x16e>
 800f168:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800f16c:	2e05      	cmp	r6, #5
 800f16e:	716b      	strb	r3, [r5, #5]
 800f170:	d073      	beq.n	800f25a <ucdr_serialize_int64_t+0x176>
 800f172:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800f176:	2e06      	cmp	r6, #6
 800f178:	71ab      	strb	r3, [r5, #6]
 800f17a:	d072      	beq.n	800f262 <ucdr_serialize_int64_t+0x17e>
 800f17c:	f89d 3000 	ldrb.w	r3, [sp]
 800f180:	71eb      	strb	r3, [r5, #7]
 800f182:	6923      	ldr	r3, [r4, #16]
 800f184:	2108      	movs	r1, #8
 800f186:	68a2      	ldr	r2, [r4, #8]
 800f188:	3308      	adds	r3, #8
 800f18a:	7da0      	ldrb	r0, [r4, #22]
 800f18c:	4442      	add	r2, r8
 800f18e:	7561      	strb	r1, [r4, #21]
 800f190:	1b9e      	subs	r6, r3, r6
 800f192:	f080 0001 	eor.w	r0, r0, #1
 800f196:	60a2      	str	r2, [r4, #8]
 800f198:	6126      	str	r6, [r4, #16]
 800f19a:	b002      	add	sp, #8
 800f19c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1a0:	2108      	movs	r1, #8
 800f1a2:	4620      	mov	r0, r4
 800f1a4:	f000 fad6 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800f1a8:	b350      	cbz	r0, 800f200 <ucdr_serialize_int64_t+0x11c>
 800f1aa:	7d23      	ldrb	r3, [r4, #20]
 800f1ac:	2b01      	cmp	r3, #1
 800f1ae:	d02d      	beq.n	800f20c <ucdr_serialize_int64_t+0x128>
 800f1b0:	68a3      	ldr	r3, [r4, #8]
 800f1b2:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800f1b6:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f1ba:	f89d 1005 	ldrb.w	r1, [sp, #5]
 800f1be:	7018      	strb	r0, [r3, #0]
 800f1c0:	68a3      	ldr	r3, [r4, #8]
 800f1c2:	705a      	strb	r2, [r3, #1]
 800f1c4:	68a3      	ldr	r3, [r4, #8]
 800f1c6:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f1ca:	f89d 0003 	ldrb.w	r0, [sp, #3]
 800f1ce:	7099      	strb	r1, [r3, #2]
 800f1d0:	68a3      	ldr	r3, [r4, #8]
 800f1d2:	70da      	strb	r2, [r3, #3]
 800f1d4:	68a3      	ldr	r3, [r4, #8]
 800f1d6:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800f1da:	f89d 1001 	ldrb.w	r1, [sp, #1]
 800f1de:	7118      	strb	r0, [r3, #4]
 800f1e0:	68a3      	ldr	r3, [r4, #8]
 800f1e2:	715a      	strb	r2, [r3, #5]
 800f1e4:	68a3      	ldr	r3, [r4, #8]
 800f1e6:	f89d 2000 	ldrb.w	r2, [sp]
 800f1ea:	7199      	strb	r1, [r3, #6]
 800f1ec:	68a3      	ldr	r3, [r4, #8]
 800f1ee:	71da      	strb	r2, [r3, #7]
 800f1f0:	2108      	movs	r1, #8
 800f1f2:	68a2      	ldr	r2, [r4, #8]
 800f1f4:	6923      	ldr	r3, [r4, #16]
 800f1f6:	440a      	add	r2, r1
 800f1f8:	7561      	strb	r1, [r4, #21]
 800f1fa:	440b      	add	r3, r1
 800f1fc:	60a2      	str	r2, [r4, #8]
 800f1fe:	6123      	str	r3, [r4, #16]
 800f200:	7da0      	ldrb	r0, [r4, #22]
 800f202:	f080 0001 	eor.w	r0, r0, #1
 800f206:	b002      	add	sp, #8
 800f208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f20c:	466b      	mov	r3, sp
 800f20e:	68a2      	ldr	r2, [r4, #8]
 800f210:	cb03      	ldmia	r3!, {r0, r1}
 800f212:	6010      	str	r0, [r2, #0]
 800f214:	6051      	str	r1, [r2, #4]
 800f216:	e7eb      	b.n	800f1f0 <ucdr_serialize_int64_t+0x10c>
 800f218:	68a2      	ldr	r2, [r4, #8]
 800f21a:	6923      	ldr	r3, [r4, #16]
 800f21c:	7da0      	ldrb	r0, [r4, #22]
 800f21e:	1b92      	subs	r2, r2, r6
 800f220:	1b9b      	subs	r3, r3, r6
 800f222:	7567      	strb	r7, [r4, #21]
 800f224:	f080 0001 	eor.w	r0, r0, #1
 800f228:	60a2      	str	r2, [r4, #8]
 800f22a:	6123      	str	r3, [r4, #16]
 800f22c:	b002      	add	sp, #8
 800f22e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f232:	68a3      	ldr	r3, [r4, #8]
 800f234:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f238:	701a      	strb	r2, [r3, #0]
 800f23a:	68a3      	ldr	r3, [r4, #8]
 800f23c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800f240:	701a      	strb	r2, [r3, #0]
 800f242:	68a3      	ldr	r3, [r4, #8]
 800f244:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f248:	701a      	strb	r2, [r3, #0]
 800f24a:	68a3      	ldr	r3, [r4, #8]
 800f24c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800f250:	701a      	strb	r2, [r3, #0]
 800f252:	68a3      	ldr	r3, [r4, #8]
 800f254:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800f258:	701a      	strb	r2, [r3, #0]
 800f25a:	68a3      	ldr	r3, [r4, #8]
 800f25c:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800f260:	701a      	strb	r2, [r3, #0]
 800f262:	68a3      	ldr	r3, [r4, #8]
 800f264:	f89d 2000 	ldrb.w	r2, [sp]
 800f268:	701a      	strb	r2, [r3, #0]
 800f26a:	e78a      	b.n	800f182 <ucdr_serialize_int64_t+0x9e>
 800f26c:	4628      	mov	r0, r5
 800f26e:	466d      	mov	r5, sp
 800f270:	4632      	mov	r2, r6
 800f272:	4629      	mov	r1, r5
 800f274:	f00d fa33 	bl	801c6de <memcpy>
 800f278:	4642      	mov	r2, r8
 800f27a:	19a9      	adds	r1, r5, r6
 800f27c:	68a0      	ldr	r0, [r4, #8]
 800f27e:	f00d fa2e 	bl	801c6de <memcpy>
 800f282:	e77e      	b.n	800f182 <ucdr_serialize_int64_t+0x9e>

0800f284 <ucdr_deserialize_int64_t>:
 800f284:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f288:	4604      	mov	r4, r0
 800f28a:	460d      	mov	r5, r1
 800f28c:	2108      	movs	r1, #8
 800f28e:	f000 fab5 	bl	800f7fc <ucdr_buffer_alignment>
 800f292:	4601      	mov	r1, r0
 800f294:	4620      	mov	r0, r4
 800f296:	f894 8015 	ldrb.w	r8, [r4, #21]
 800f29a:	f000 faf7 	bl	800f88c <ucdr_advance_buffer>
 800f29e:	2108      	movs	r1, #8
 800f2a0:	4620      	mov	r0, r4
 800f2a2:	f000 fa4b 	bl	800f73c <ucdr_check_buffer_available_for>
 800f2a6:	2800      	cmp	r0, #0
 800f2a8:	d151      	bne.n	800f34e <ucdr_deserialize_int64_t+0xca>
 800f2aa:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800f2ae:	42be      	cmp	r6, r7
 800f2b0:	d948      	bls.n	800f344 <ucdr_deserialize_int64_t+0xc0>
 800f2b2:	6923      	ldr	r3, [r4, #16]
 800f2b4:	4620      	mov	r0, r4
 800f2b6:	60a6      	str	r6, [r4, #8]
 800f2b8:	1bf6      	subs	r6, r6, r7
 800f2ba:	4433      	add	r3, r6
 800f2bc:	f1c6 0908 	rsb	r9, r6, #8
 800f2c0:	6123      	str	r3, [r4, #16]
 800f2c2:	4649      	mov	r1, r9
 800f2c4:	f000 fa46 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800f2c8:	2800      	cmp	r0, #0
 800f2ca:	d06d      	beq.n	800f3a8 <ucdr_deserialize_int64_t+0x124>
 800f2cc:	7d23      	ldrb	r3, [r4, #20]
 800f2ce:	2b01      	cmp	r3, #1
 800f2d0:	f000 8093 	beq.w	800f3fa <ucdr_deserialize_int64_t+0x176>
 800f2d4:	79fb      	ldrb	r3, [r7, #7]
 800f2d6:	702b      	strb	r3, [r5, #0]
 800f2d8:	2e00      	cmp	r6, #0
 800f2da:	d072      	beq.n	800f3c2 <ucdr_deserialize_int64_t+0x13e>
 800f2dc:	79bb      	ldrb	r3, [r7, #6]
 800f2de:	2e01      	cmp	r6, #1
 800f2e0:	706b      	strb	r3, [r5, #1]
 800f2e2:	f105 0302 	add.w	r3, r5, #2
 800f2e6:	d070      	beq.n	800f3ca <ucdr_deserialize_int64_t+0x146>
 800f2e8:	797b      	ldrb	r3, [r7, #5]
 800f2ea:	2e02      	cmp	r6, #2
 800f2ec:	70ab      	strb	r3, [r5, #2]
 800f2ee:	f105 0303 	add.w	r3, r5, #3
 800f2f2:	d06e      	beq.n	800f3d2 <ucdr_deserialize_int64_t+0x14e>
 800f2f4:	793b      	ldrb	r3, [r7, #4]
 800f2f6:	2e03      	cmp	r6, #3
 800f2f8:	70eb      	strb	r3, [r5, #3]
 800f2fa:	f105 0304 	add.w	r3, r5, #4
 800f2fe:	d06c      	beq.n	800f3da <ucdr_deserialize_int64_t+0x156>
 800f300:	78fb      	ldrb	r3, [r7, #3]
 800f302:	2e04      	cmp	r6, #4
 800f304:	712b      	strb	r3, [r5, #4]
 800f306:	f105 0305 	add.w	r3, r5, #5
 800f30a:	d06a      	beq.n	800f3e2 <ucdr_deserialize_int64_t+0x15e>
 800f30c:	78bb      	ldrb	r3, [r7, #2]
 800f30e:	2e05      	cmp	r6, #5
 800f310:	716b      	strb	r3, [r5, #5]
 800f312:	f105 0306 	add.w	r3, r5, #6
 800f316:	d068      	beq.n	800f3ea <ucdr_deserialize_int64_t+0x166>
 800f318:	787b      	ldrb	r3, [r7, #1]
 800f31a:	2e06      	cmp	r6, #6
 800f31c:	71ab      	strb	r3, [r5, #6]
 800f31e:	f105 0307 	add.w	r3, r5, #7
 800f322:	d066      	beq.n	800f3f2 <ucdr_deserialize_int64_t+0x16e>
 800f324:	783b      	ldrb	r3, [r7, #0]
 800f326:	71eb      	strb	r3, [r5, #7]
 800f328:	6923      	ldr	r3, [r4, #16]
 800f32a:	2108      	movs	r1, #8
 800f32c:	68a2      	ldr	r2, [r4, #8]
 800f32e:	3308      	adds	r3, #8
 800f330:	7da0      	ldrb	r0, [r4, #22]
 800f332:	444a      	add	r2, r9
 800f334:	7561      	strb	r1, [r4, #21]
 800f336:	1b9e      	subs	r6, r3, r6
 800f338:	f080 0001 	eor.w	r0, r0, #1
 800f33c:	60a2      	str	r2, [r4, #8]
 800f33e:	6126      	str	r6, [r4, #16]
 800f340:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f344:	2108      	movs	r1, #8
 800f346:	4620      	mov	r0, r4
 800f348:	f000 fa04 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800f34c:	b310      	cbz	r0, 800f394 <ucdr_deserialize_int64_t+0x110>
 800f34e:	7d23      	ldrb	r3, [r4, #20]
 800f350:	2b01      	cmp	r3, #1
 800f352:	68a3      	ldr	r3, [r4, #8]
 800f354:	d023      	beq.n	800f39e <ucdr_deserialize_int64_t+0x11a>
 800f356:	79db      	ldrb	r3, [r3, #7]
 800f358:	702b      	strb	r3, [r5, #0]
 800f35a:	68a3      	ldr	r3, [r4, #8]
 800f35c:	799b      	ldrb	r3, [r3, #6]
 800f35e:	706b      	strb	r3, [r5, #1]
 800f360:	68a3      	ldr	r3, [r4, #8]
 800f362:	795b      	ldrb	r3, [r3, #5]
 800f364:	70ab      	strb	r3, [r5, #2]
 800f366:	68a3      	ldr	r3, [r4, #8]
 800f368:	791b      	ldrb	r3, [r3, #4]
 800f36a:	70eb      	strb	r3, [r5, #3]
 800f36c:	68a3      	ldr	r3, [r4, #8]
 800f36e:	78db      	ldrb	r3, [r3, #3]
 800f370:	712b      	strb	r3, [r5, #4]
 800f372:	68a3      	ldr	r3, [r4, #8]
 800f374:	789b      	ldrb	r3, [r3, #2]
 800f376:	716b      	strb	r3, [r5, #5]
 800f378:	68a3      	ldr	r3, [r4, #8]
 800f37a:	785b      	ldrb	r3, [r3, #1]
 800f37c:	71ab      	strb	r3, [r5, #6]
 800f37e:	68a3      	ldr	r3, [r4, #8]
 800f380:	781b      	ldrb	r3, [r3, #0]
 800f382:	71eb      	strb	r3, [r5, #7]
 800f384:	2108      	movs	r1, #8
 800f386:	68a2      	ldr	r2, [r4, #8]
 800f388:	6923      	ldr	r3, [r4, #16]
 800f38a:	440a      	add	r2, r1
 800f38c:	7561      	strb	r1, [r4, #21]
 800f38e:	440b      	add	r3, r1
 800f390:	60a2      	str	r2, [r4, #8]
 800f392:	6123      	str	r3, [r4, #16]
 800f394:	7da0      	ldrb	r0, [r4, #22]
 800f396:	f080 0001 	eor.w	r0, r0, #1
 800f39a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f39e:	681a      	ldr	r2, [r3, #0]
 800f3a0:	685b      	ldr	r3, [r3, #4]
 800f3a2:	602a      	str	r2, [r5, #0]
 800f3a4:	606b      	str	r3, [r5, #4]
 800f3a6:	e7ed      	b.n	800f384 <ucdr_deserialize_int64_t+0x100>
 800f3a8:	68a2      	ldr	r2, [r4, #8]
 800f3aa:	6923      	ldr	r3, [r4, #16]
 800f3ac:	1b92      	subs	r2, r2, r6
 800f3ae:	7da0      	ldrb	r0, [r4, #22]
 800f3b0:	1b9b      	subs	r3, r3, r6
 800f3b2:	f884 8015 	strb.w	r8, [r4, #21]
 800f3b6:	f080 0001 	eor.w	r0, r0, #1
 800f3ba:	60a2      	str	r2, [r4, #8]
 800f3bc:	6123      	str	r3, [r4, #16]
 800f3be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f3c2:	68a3      	ldr	r3, [r4, #8]
 800f3c4:	799b      	ldrb	r3, [r3, #6]
 800f3c6:	706b      	strb	r3, [r5, #1]
 800f3c8:	1cab      	adds	r3, r5, #2
 800f3ca:	68a2      	ldr	r2, [r4, #8]
 800f3cc:	7952      	ldrb	r2, [r2, #5]
 800f3ce:	f803 2b01 	strb.w	r2, [r3], #1
 800f3d2:	68a2      	ldr	r2, [r4, #8]
 800f3d4:	7912      	ldrb	r2, [r2, #4]
 800f3d6:	f803 2b01 	strb.w	r2, [r3], #1
 800f3da:	68a2      	ldr	r2, [r4, #8]
 800f3dc:	78d2      	ldrb	r2, [r2, #3]
 800f3de:	f803 2b01 	strb.w	r2, [r3], #1
 800f3e2:	68a2      	ldr	r2, [r4, #8]
 800f3e4:	7892      	ldrb	r2, [r2, #2]
 800f3e6:	f803 2b01 	strb.w	r2, [r3], #1
 800f3ea:	68a2      	ldr	r2, [r4, #8]
 800f3ec:	7852      	ldrb	r2, [r2, #1]
 800f3ee:	f803 2b01 	strb.w	r2, [r3], #1
 800f3f2:	68a2      	ldr	r2, [r4, #8]
 800f3f4:	7812      	ldrb	r2, [r2, #0]
 800f3f6:	701a      	strb	r2, [r3, #0]
 800f3f8:	e796      	b.n	800f328 <ucdr_deserialize_int64_t+0xa4>
 800f3fa:	4639      	mov	r1, r7
 800f3fc:	4632      	mov	r2, r6
 800f3fe:	4628      	mov	r0, r5
 800f400:	f00d f96d 	bl	801c6de <memcpy>
 800f404:	464a      	mov	r2, r9
 800f406:	19a8      	adds	r0, r5, r6
 800f408:	68a1      	ldr	r1, [r4, #8]
 800f40a:	f00d f968 	bl	801c6de <memcpy>
 800f40e:	e78b      	b.n	800f328 <ucdr_deserialize_int64_t+0xa4>

0800f410 <ucdr_serialize_double>:
 800f410:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f414:	4604      	mov	r4, r0
 800f416:	b082      	sub	sp, #8
 800f418:	2108      	movs	r1, #8
 800f41a:	ed8d 0b00 	vstr	d0, [sp]
 800f41e:	f000 f9ed 	bl	800f7fc <ucdr_buffer_alignment>
 800f422:	4601      	mov	r1, r0
 800f424:	4620      	mov	r0, r4
 800f426:	7d67      	ldrb	r7, [r4, #21]
 800f428:	f000 fa30 	bl	800f88c <ucdr_advance_buffer>
 800f42c:	2108      	movs	r1, #8
 800f42e:	4620      	mov	r0, r4
 800f430:	f000 f984 	bl	800f73c <ucdr_check_buffer_available_for>
 800f434:	2800      	cmp	r0, #0
 800f436:	d14e      	bne.n	800f4d6 <ucdr_serialize_double+0xc6>
 800f438:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800f43c:	42ab      	cmp	r3, r5
 800f43e:	d945      	bls.n	800f4cc <ucdr_serialize_double+0xbc>
 800f440:	1b5e      	subs	r6, r3, r5
 800f442:	60a3      	str	r3, [r4, #8]
 800f444:	6923      	ldr	r3, [r4, #16]
 800f446:	4620      	mov	r0, r4
 800f448:	f1c6 0808 	rsb	r8, r6, #8
 800f44c:	4433      	add	r3, r6
 800f44e:	4641      	mov	r1, r8
 800f450:	6123      	str	r3, [r4, #16]
 800f452:	f000 f97f 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800f456:	2800      	cmp	r0, #0
 800f458:	d074      	beq.n	800f544 <ucdr_serialize_double+0x134>
 800f45a:	7d23      	ldrb	r3, [r4, #20]
 800f45c:	2b01      	cmp	r3, #1
 800f45e:	f000 809b 	beq.w	800f598 <ucdr_serialize_double+0x188>
 800f462:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800f466:	702b      	strb	r3, [r5, #0]
 800f468:	2e00      	cmp	r6, #0
 800f46a:	d078      	beq.n	800f55e <ucdr_serialize_double+0x14e>
 800f46c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f470:	2e01      	cmp	r6, #1
 800f472:	706b      	strb	r3, [r5, #1]
 800f474:	d077      	beq.n	800f566 <ucdr_serialize_double+0x156>
 800f476:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800f47a:	2e02      	cmp	r6, #2
 800f47c:	70ab      	strb	r3, [r5, #2]
 800f47e:	d076      	beq.n	800f56e <ucdr_serialize_double+0x15e>
 800f480:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800f484:	2e03      	cmp	r6, #3
 800f486:	70eb      	strb	r3, [r5, #3]
 800f488:	d075      	beq.n	800f576 <ucdr_serialize_double+0x166>
 800f48a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800f48e:	2e04      	cmp	r6, #4
 800f490:	712b      	strb	r3, [r5, #4]
 800f492:	d074      	beq.n	800f57e <ucdr_serialize_double+0x16e>
 800f494:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800f498:	2e05      	cmp	r6, #5
 800f49a:	716b      	strb	r3, [r5, #5]
 800f49c:	d073      	beq.n	800f586 <ucdr_serialize_double+0x176>
 800f49e:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800f4a2:	2e06      	cmp	r6, #6
 800f4a4:	71ab      	strb	r3, [r5, #6]
 800f4a6:	d072      	beq.n	800f58e <ucdr_serialize_double+0x17e>
 800f4a8:	f89d 3000 	ldrb.w	r3, [sp]
 800f4ac:	71eb      	strb	r3, [r5, #7]
 800f4ae:	6923      	ldr	r3, [r4, #16]
 800f4b0:	2108      	movs	r1, #8
 800f4b2:	68a2      	ldr	r2, [r4, #8]
 800f4b4:	3308      	adds	r3, #8
 800f4b6:	7da0      	ldrb	r0, [r4, #22]
 800f4b8:	4442      	add	r2, r8
 800f4ba:	7561      	strb	r1, [r4, #21]
 800f4bc:	1b9e      	subs	r6, r3, r6
 800f4be:	f080 0001 	eor.w	r0, r0, #1
 800f4c2:	60a2      	str	r2, [r4, #8]
 800f4c4:	6126      	str	r6, [r4, #16]
 800f4c6:	b002      	add	sp, #8
 800f4c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4cc:	2108      	movs	r1, #8
 800f4ce:	4620      	mov	r0, r4
 800f4d0:	f000 f940 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800f4d4:	b350      	cbz	r0, 800f52c <ucdr_serialize_double+0x11c>
 800f4d6:	7d23      	ldrb	r3, [r4, #20]
 800f4d8:	2b01      	cmp	r3, #1
 800f4da:	d02d      	beq.n	800f538 <ucdr_serialize_double+0x128>
 800f4dc:	68a3      	ldr	r3, [r4, #8]
 800f4de:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800f4e2:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f4e6:	f89d 1005 	ldrb.w	r1, [sp, #5]
 800f4ea:	7018      	strb	r0, [r3, #0]
 800f4ec:	68a3      	ldr	r3, [r4, #8]
 800f4ee:	705a      	strb	r2, [r3, #1]
 800f4f0:	68a3      	ldr	r3, [r4, #8]
 800f4f2:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f4f6:	f89d 0003 	ldrb.w	r0, [sp, #3]
 800f4fa:	7099      	strb	r1, [r3, #2]
 800f4fc:	68a3      	ldr	r3, [r4, #8]
 800f4fe:	70da      	strb	r2, [r3, #3]
 800f500:	68a3      	ldr	r3, [r4, #8]
 800f502:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800f506:	f89d 1001 	ldrb.w	r1, [sp, #1]
 800f50a:	7118      	strb	r0, [r3, #4]
 800f50c:	68a3      	ldr	r3, [r4, #8]
 800f50e:	715a      	strb	r2, [r3, #5]
 800f510:	68a3      	ldr	r3, [r4, #8]
 800f512:	f89d 2000 	ldrb.w	r2, [sp]
 800f516:	7199      	strb	r1, [r3, #6]
 800f518:	68a3      	ldr	r3, [r4, #8]
 800f51a:	71da      	strb	r2, [r3, #7]
 800f51c:	2108      	movs	r1, #8
 800f51e:	68a2      	ldr	r2, [r4, #8]
 800f520:	6923      	ldr	r3, [r4, #16]
 800f522:	440a      	add	r2, r1
 800f524:	7561      	strb	r1, [r4, #21]
 800f526:	440b      	add	r3, r1
 800f528:	60a2      	str	r2, [r4, #8]
 800f52a:	6123      	str	r3, [r4, #16]
 800f52c:	7da0      	ldrb	r0, [r4, #22]
 800f52e:	f080 0001 	eor.w	r0, r0, #1
 800f532:	b002      	add	sp, #8
 800f534:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f538:	466b      	mov	r3, sp
 800f53a:	68a2      	ldr	r2, [r4, #8]
 800f53c:	cb03      	ldmia	r3!, {r0, r1}
 800f53e:	6010      	str	r0, [r2, #0]
 800f540:	6051      	str	r1, [r2, #4]
 800f542:	e7eb      	b.n	800f51c <ucdr_serialize_double+0x10c>
 800f544:	68a2      	ldr	r2, [r4, #8]
 800f546:	6923      	ldr	r3, [r4, #16]
 800f548:	7da0      	ldrb	r0, [r4, #22]
 800f54a:	1b92      	subs	r2, r2, r6
 800f54c:	1b9b      	subs	r3, r3, r6
 800f54e:	7567      	strb	r7, [r4, #21]
 800f550:	f080 0001 	eor.w	r0, r0, #1
 800f554:	60a2      	str	r2, [r4, #8]
 800f556:	6123      	str	r3, [r4, #16]
 800f558:	b002      	add	sp, #8
 800f55a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f55e:	68a3      	ldr	r3, [r4, #8]
 800f560:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f564:	701a      	strb	r2, [r3, #0]
 800f566:	68a3      	ldr	r3, [r4, #8]
 800f568:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800f56c:	701a      	strb	r2, [r3, #0]
 800f56e:	68a3      	ldr	r3, [r4, #8]
 800f570:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f574:	701a      	strb	r2, [r3, #0]
 800f576:	68a3      	ldr	r3, [r4, #8]
 800f578:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800f57c:	701a      	strb	r2, [r3, #0]
 800f57e:	68a3      	ldr	r3, [r4, #8]
 800f580:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800f584:	701a      	strb	r2, [r3, #0]
 800f586:	68a3      	ldr	r3, [r4, #8]
 800f588:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800f58c:	701a      	strb	r2, [r3, #0]
 800f58e:	68a3      	ldr	r3, [r4, #8]
 800f590:	f89d 2000 	ldrb.w	r2, [sp]
 800f594:	701a      	strb	r2, [r3, #0]
 800f596:	e78a      	b.n	800f4ae <ucdr_serialize_double+0x9e>
 800f598:	4628      	mov	r0, r5
 800f59a:	466d      	mov	r5, sp
 800f59c:	4632      	mov	r2, r6
 800f59e:	4629      	mov	r1, r5
 800f5a0:	f00d f89d 	bl	801c6de <memcpy>
 800f5a4:	4642      	mov	r2, r8
 800f5a6:	19a9      	adds	r1, r5, r6
 800f5a8:	68a0      	ldr	r0, [r4, #8]
 800f5aa:	f00d f898 	bl	801c6de <memcpy>
 800f5ae:	e77e      	b.n	800f4ae <ucdr_serialize_double+0x9e>

0800f5b0 <ucdr_deserialize_double>:
 800f5b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f5b4:	4604      	mov	r4, r0
 800f5b6:	460d      	mov	r5, r1
 800f5b8:	2108      	movs	r1, #8
 800f5ba:	f000 f91f 	bl	800f7fc <ucdr_buffer_alignment>
 800f5be:	4601      	mov	r1, r0
 800f5c0:	4620      	mov	r0, r4
 800f5c2:	f894 8015 	ldrb.w	r8, [r4, #21]
 800f5c6:	f000 f961 	bl	800f88c <ucdr_advance_buffer>
 800f5ca:	2108      	movs	r1, #8
 800f5cc:	4620      	mov	r0, r4
 800f5ce:	f000 f8b5 	bl	800f73c <ucdr_check_buffer_available_for>
 800f5d2:	2800      	cmp	r0, #0
 800f5d4:	d151      	bne.n	800f67a <ucdr_deserialize_double+0xca>
 800f5d6:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800f5da:	42be      	cmp	r6, r7
 800f5dc:	d948      	bls.n	800f670 <ucdr_deserialize_double+0xc0>
 800f5de:	6923      	ldr	r3, [r4, #16]
 800f5e0:	4620      	mov	r0, r4
 800f5e2:	60a6      	str	r6, [r4, #8]
 800f5e4:	1bf6      	subs	r6, r6, r7
 800f5e6:	4433      	add	r3, r6
 800f5e8:	f1c6 0908 	rsb	r9, r6, #8
 800f5ec:	6123      	str	r3, [r4, #16]
 800f5ee:	4649      	mov	r1, r9
 800f5f0:	f000 f8b0 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800f5f4:	2800      	cmp	r0, #0
 800f5f6:	d06d      	beq.n	800f6d4 <ucdr_deserialize_double+0x124>
 800f5f8:	7d23      	ldrb	r3, [r4, #20]
 800f5fa:	2b01      	cmp	r3, #1
 800f5fc:	f000 8093 	beq.w	800f726 <ucdr_deserialize_double+0x176>
 800f600:	79fb      	ldrb	r3, [r7, #7]
 800f602:	702b      	strb	r3, [r5, #0]
 800f604:	2e00      	cmp	r6, #0
 800f606:	d072      	beq.n	800f6ee <ucdr_deserialize_double+0x13e>
 800f608:	79bb      	ldrb	r3, [r7, #6]
 800f60a:	2e01      	cmp	r6, #1
 800f60c:	706b      	strb	r3, [r5, #1]
 800f60e:	f105 0302 	add.w	r3, r5, #2
 800f612:	d070      	beq.n	800f6f6 <ucdr_deserialize_double+0x146>
 800f614:	797b      	ldrb	r3, [r7, #5]
 800f616:	2e02      	cmp	r6, #2
 800f618:	70ab      	strb	r3, [r5, #2]
 800f61a:	f105 0303 	add.w	r3, r5, #3
 800f61e:	d06e      	beq.n	800f6fe <ucdr_deserialize_double+0x14e>
 800f620:	793b      	ldrb	r3, [r7, #4]
 800f622:	2e03      	cmp	r6, #3
 800f624:	70eb      	strb	r3, [r5, #3]
 800f626:	f105 0304 	add.w	r3, r5, #4
 800f62a:	d06c      	beq.n	800f706 <ucdr_deserialize_double+0x156>
 800f62c:	78fb      	ldrb	r3, [r7, #3]
 800f62e:	2e04      	cmp	r6, #4
 800f630:	712b      	strb	r3, [r5, #4]
 800f632:	f105 0305 	add.w	r3, r5, #5
 800f636:	d06a      	beq.n	800f70e <ucdr_deserialize_double+0x15e>
 800f638:	78bb      	ldrb	r3, [r7, #2]
 800f63a:	2e05      	cmp	r6, #5
 800f63c:	716b      	strb	r3, [r5, #5]
 800f63e:	f105 0306 	add.w	r3, r5, #6
 800f642:	d068      	beq.n	800f716 <ucdr_deserialize_double+0x166>
 800f644:	787b      	ldrb	r3, [r7, #1]
 800f646:	2e06      	cmp	r6, #6
 800f648:	71ab      	strb	r3, [r5, #6]
 800f64a:	f105 0307 	add.w	r3, r5, #7
 800f64e:	d066      	beq.n	800f71e <ucdr_deserialize_double+0x16e>
 800f650:	783b      	ldrb	r3, [r7, #0]
 800f652:	71eb      	strb	r3, [r5, #7]
 800f654:	6923      	ldr	r3, [r4, #16]
 800f656:	2108      	movs	r1, #8
 800f658:	68a2      	ldr	r2, [r4, #8]
 800f65a:	3308      	adds	r3, #8
 800f65c:	7da0      	ldrb	r0, [r4, #22]
 800f65e:	444a      	add	r2, r9
 800f660:	7561      	strb	r1, [r4, #21]
 800f662:	1b9e      	subs	r6, r3, r6
 800f664:	f080 0001 	eor.w	r0, r0, #1
 800f668:	60a2      	str	r2, [r4, #8]
 800f66a:	6126      	str	r6, [r4, #16]
 800f66c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f670:	2108      	movs	r1, #8
 800f672:	4620      	mov	r0, r4
 800f674:	f000 f86e 	bl	800f754 <ucdr_check_final_buffer_behavior>
 800f678:	b310      	cbz	r0, 800f6c0 <ucdr_deserialize_double+0x110>
 800f67a:	7d23      	ldrb	r3, [r4, #20]
 800f67c:	2b01      	cmp	r3, #1
 800f67e:	68a3      	ldr	r3, [r4, #8]
 800f680:	d023      	beq.n	800f6ca <ucdr_deserialize_double+0x11a>
 800f682:	79db      	ldrb	r3, [r3, #7]
 800f684:	702b      	strb	r3, [r5, #0]
 800f686:	68a3      	ldr	r3, [r4, #8]
 800f688:	799b      	ldrb	r3, [r3, #6]
 800f68a:	706b      	strb	r3, [r5, #1]
 800f68c:	68a3      	ldr	r3, [r4, #8]
 800f68e:	795b      	ldrb	r3, [r3, #5]
 800f690:	70ab      	strb	r3, [r5, #2]
 800f692:	68a3      	ldr	r3, [r4, #8]
 800f694:	791b      	ldrb	r3, [r3, #4]
 800f696:	70eb      	strb	r3, [r5, #3]
 800f698:	68a3      	ldr	r3, [r4, #8]
 800f69a:	78db      	ldrb	r3, [r3, #3]
 800f69c:	712b      	strb	r3, [r5, #4]
 800f69e:	68a3      	ldr	r3, [r4, #8]
 800f6a0:	789b      	ldrb	r3, [r3, #2]
 800f6a2:	716b      	strb	r3, [r5, #5]
 800f6a4:	68a3      	ldr	r3, [r4, #8]
 800f6a6:	785b      	ldrb	r3, [r3, #1]
 800f6a8:	71ab      	strb	r3, [r5, #6]
 800f6aa:	68a3      	ldr	r3, [r4, #8]
 800f6ac:	781b      	ldrb	r3, [r3, #0]
 800f6ae:	71eb      	strb	r3, [r5, #7]
 800f6b0:	2108      	movs	r1, #8
 800f6b2:	68a2      	ldr	r2, [r4, #8]
 800f6b4:	6923      	ldr	r3, [r4, #16]
 800f6b6:	440a      	add	r2, r1
 800f6b8:	7561      	strb	r1, [r4, #21]
 800f6ba:	440b      	add	r3, r1
 800f6bc:	60a2      	str	r2, [r4, #8]
 800f6be:	6123      	str	r3, [r4, #16]
 800f6c0:	7da0      	ldrb	r0, [r4, #22]
 800f6c2:	f080 0001 	eor.w	r0, r0, #1
 800f6c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f6ca:	681a      	ldr	r2, [r3, #0]
 800f6cc:	685b      	ldr	r3, [r3, #4]
 800f6ce:	602a      	str	r2, [r5, #0]
 800f6d0:	606b      	str	r3, [r5, #4]
 800f6d2:	e7ed      	b.n	800f6b0 <ucdr_deserialize_double+0x100>
 800f6d4:	68a2      	ldr	r2, [r4, #8]
 800f6d6:	6923      	ldr	r3, [r4, #16]
 800f6d8:	1b92      	subs	r2, r2, r6
 800f6da:	7da0      	ldrb	r0, [r4, #22]
 800f6dc:	1b9b      	subs	r3, r3, r6
 800f6de:	f884 8015 	strb.w	r8, [r4, #21]
 800f6e2:	f080 0001 	eor.w	r0, r0, #1
 800f6e6:	60a2      	str	r2, [r4, #8]
 800f6e8:	6123      	str	r3, [r4, #16]
 800f6ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f6ee:	68a3      	ldr	r3, [r4, #8]
 800f6f0:	799b      	ldrb	r3, [r3, #6]
 800f6f2:	706b      	strb	r3, [r5, #1]
 800f6f4:	1cab      	adds	r3, r5, #2
 800f6f6:	68a2      	ldr	r2, [r4, #8]
 800f6f8:	7952      	ldrb	r2, [r2, #5]
 800f6fa:	f803 2b01 	strb.w	r2, [r3], #1
 800f6fe:	68a2      	ldr	r2, [r4, #8]
 800f700:	7912      	ldrb	r2, [r2, #4]
 800f702:	f803 2b01 	strb.w	r2, [r3], #1
 800f706:	68a2      	ldr	r2, [r4, #8]
 800f708:	78d2      	ldrb	r2, [r2, #3]
 800f70a:	f803 2b01 	strb.w	r2, [r3], #1
 800f70e:	68a2      	ldr	r2, [r4, #8]
 800f710:	7892      	ldrb	r2, [r2, #2]
 800f712:	f803 2b01 	strb.w	r2, [r3], #1
 800f716:	68a2      	ldr	r2, [r4, #8]
 800f718:	7852      	ldrb	r2, [r2, #1]
 800f71a:	f803 2b01 	strb.w	r2, [r3], #1
 800f71e:	68a2      	ldr	r2, [r4, #8]
 800f720:	7812      	ldrb	r2, [r2, #0]
 800f722:	701a      	strb	r2, [r3, #0]
 800f724:	e796      	b.n	800f654 <ucdr_deserialize_double+0xa4>
 800f726:	4639      	mov	r1, r7
 800f728:	4632      	mov	r2, r6
 800f72a:	4628      	mov	r0, r5
 800f72c:	f00c ffd7 	bl	801c6de <memcpy>
 800f730:	464a      	mov	r2, r9
 800f732:	19a8      	adds	r0, r5, r6
 800f734:	68a1      	ldr	r1, [r4, #8]
 800f736:	f00c ffd2 	bl	801c6de <memcpy>
 800f73a:	e78b      	b.n	800f654 <ucdr_deserialize_double+0xa4>

0800f73c <ucdr_check_buffer_available_for>:
 800f73c:	7d83      	ldrb	r3, [r0, #22]
 800f73e:	b93b      	cbnz	r3, 800f750 <ucdr_check_buffer_available_for+0x14>
 800f740:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 800f744:	4419      	add	r1, r3
 800f746:	4288      	cmp	r0, r1
 800f748:	bf34      	ite	cc
 800f74a:	2000      	movcc	r0, #0
 800f74c:	2001      	movcs	r0, #1
 800f74e:	4770      	bx	lr
 800f750:	2000      	movs	r0, #0
 800f752:	4770      	bx	lr

0800f754 <ucdr_check_final_buffer_behavior>:
 800f754:	7d83      	ldrb	r3, [r0, #22]
 800f756:	b943      	cbnz	r3, 800f76a <ucdr_check_final_buffer_behavior+0x16>
 800f758:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 800f75c:	b510      	push	{r4, lr}
 800f75e:	4291      	cmp	r1, r2
 800f760:	4604      	mov	r4, r0
 800f762:	d205      	bcs.n	800f770 <ucdr_check_final_buffer_behavior+0x1c>
 800f764:	2301      	movs	r3, #1
 800f766:	4618      	mov	r0, r3
 800f768:	bd10      	pop	{r4, pc}
 800f76a:	2300      	movs	r3, #0
 800f76c:	4618      	mov	r0, r3
 800f76e:	4770      	bx	lr
 800f770:	6982      	ldr	r2, [r0, #24]
 800f772:	b13a      	cbz	r2, 800f784 <ucdr_check_final_buffer_behavior+0x30>
 800f774:	69c1      	ldr	r1, [r0, #28]
 800f776:	4790      	blx	r2
 800f778:	f080 0301 	eor.w	r3, r0, #1
 800f77c:	75a0      	strb	r0, [r4, #22]
 800f77e:	b2db      	uxtb	r3, r3
 800f780:	4618      	mov	r0, r3
 800f782:	bd10      	pop	{r4, pc}
 800f784:	2001      	movs	r0, #1
 800f786:	75a0      	strb	r0, [r4, #22]
 800f788:	e7fa      	b.n	800f780 <ucdr_check_final_buffer_behavior+0x2c>
 800f78a:	bf00      	nop

0800f78c <ucdr_set_on_full_buffer_callback>:
 800f78c:	e9c0 1206 	strd	r1, r2, [r0, #24]
 800f790:	4770      	bx	lr
 800f792:	bf00      	nop

0800f794 <ucdr_init_buffer_origin_offset_endian>:
 800f794:	b410      	push	{r4}
 800f796:	9c01      	ldr	r4, [sp, #4]
 800f798:	440a      	add	r2, r1
 800f79a:	6001      	str	r1, [r0, #0]
 800f79c:	6042      	str	r2, [r0, #4]
 800f79e:	190a      	adds	r2, r1, r4
 800f7a0:	441c      	add	r4, r3
 800f7a2:	6082      	str	r2, [r0, #8]
 800f7a4:	2200      	movs	r2, #0
 800f7a6:	e9c0 3403 	strd	r3, r4, [r0, #12]
 800f7aa:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800f7ae:	7542      	strb	r2, [r0, #21]
 800f7b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f7b4:	7582      	strb	r2, [r0, #22]
 800f7b6:	7503      	strb	r3, [r0, #20]
 800f7b8:	e9c0 2206 	strd	r2, r2, [r0, #24]
 800f7bc:	4770      	bx	lr
 800f7be:	bf00      	nop

0800f7c0 <ucdr_init_buffer_origin_offset>:
 800f7c0:	b510      	push	{r4, lr}
 800f7c2:	b082      	sub	sp, #8
 800f7c4:	9c04      	ldr	r4, [sp, #16]
 800f7c6:	9400      	str	r4, [sp, #0]
 800f7c8:	2401      	movs	r4, #1
 800f7ca:	9401      	str	r4, [sp, #4]
 800f7cc:	f7ff ffe2 	bl	800f794 <ucdr_init_buffer_origin_offset_endian>
 800f7d0:	b002      	add	sp, #8
 800f7d2:	bd10      	pop	{r4, pc}

0800f7d4 <ucdr_init_buffer_origin>:
 800f7d4:	b510      	push	{r4, lr}
 800f7d6:	2400      	movs	r4, #0
 800f7d8:	b082      	sub	sp, #8
 800f7da:	9400      	str	r4, [sp, #0]
 800f7dc:	f7ff fff0 	bl	800f7c0 <ucdr_init_buffer_origin_offset>
 800f7e0:	b002      	add	sp, #8
 800f7e2:	bd10      	pop	{r4, pc}

0800f7e4 <ucdr_init_buffer>:
 800f7e4:	2300      	movs	r3, #0
 800f7e6:	f7ff bff5 	b.w	800f7d4 <ucdr_init_buffer_origin>
 800f7ea:	bf00      	nop

0800f7ec <ucdr_alignment>:
 800f7ec:	fbb0 f2f1 	udiv	r2, r0, r1
 800f7f0:	fb02 0011 	mls	r0, r2, r1, r0
 800f7f4:	1e4b      	subs	r3, r1, #1
 800f7f6:	1a08      	subs	r0, r1, r0
 800f7f8:	4018      	ands	r0, r3
 800f7fa:	4770      	bx	lr

0800f7fc <ucdr_buffer_alignment>:
 800f7fc:	7d43      	ldrb	r3, [r0, #21]
 800f7fe:	428b      	cmp	r3, r1
 800f800:	d209      	bcs.n	800f816 <ucdr_buffer_alignment+0x1a>
 800f802:	6903      	ldr	r3, [r0, #16]
 800f804:	1e4a      	subs	r2, r1, #1
 800f806:	fbb3 f0f1 	udiv	r0, r3, r1
 800f80a:	fb01 3010 	mls	r0, r1, r0, r3
 800f80e:	1a09      	subs	r1, r1, r0
 800f810:	ea01 0002 	and.w	r0, r1, r2
 800f814:	4770      	bx	lr
 800f816:	2000      	movs	r0, #0
 800f818:	4770      	bx	lr
 800f81a:	bf00      	nop

0800f81c <ucdr_align_to>:
 800f81c:	b538      	push	{r3, r4, r5, lr}
 800f81e:	4604      	mov	r4, r0
 800f820:	460d      	mov	r5, r1
 800f822:	f7ff ffeb 	bl	800f7fc <ucdr_buffer_alignment>
 800f826:	68a3      	ldr	r3, [r4, #8]
 800f828:	7565      	strb	r5, [r4, #21]
 800f82a:	181a      	adds	r2, r3, r0
 800f82c:	6923      	ldr	r3, [r4, #16]
 800f82e:	4418      	add	r0, r3
 800f830:	6863      	ldr	r3, [r4, #4]
 800f832:	4293      	cmp	r3, r2
 800f834:	6120      	str	r0, [r4, #16]
 800f836:	bf28      	it	cs
 800f838:	4613      	movcs	r3, r2
 800f83a:	60a3      	str	r3, [r4, #8]
 800f83c:	bd38      	pop	{r3, r4, r5, pc}
 800f83e:	bf00      	nop

0800f840 <ucdr_buffer_length>:
 800f840:	6882      	ldr	r2, [r0, #8]
 800f842:	6800      	ldr	r0, [r0, #0]
 800f844:	1a10      	subs	r0, r2, r0
 800f846:	4770      	bx	lr

0800f848 <ucdr_buffer_remaining>:
 800f848:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 800f84c:	1a10      	subs	r0, r2, r0
 800f84e:	4770      	bx	lr

0800f850 <ucdr_check_final_buffer_behavior_array>:
 800f850:	b538      	push	{r3, r4, r5, lr}
 800f852:	7d83      	ldrb	r3, [r0, #22]
 800f854:	b9a3      	cbnz	r3, 800f880 <ucdr_check_final_buffer_behavior_array+0x30>
 800f856:	4604      	mov	r4, r0
 800f858:	460d      	mov	r5, r1
 800f85a:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 800f85e:	429a      	cmp	r2, r3
 800f860:	d300      	bcc.n	800f864 <ucdr_check_final_buffer_behavior_array+0x14>
 800f862:	b931      	cbnz	r1, 800f872 <ucdr_check_final_buffer_behavior_array+0x22>
 800f864:	4620      	mov	r0, r4
 800f866:	f7ff ffef 	bl	800f848 <ucdr_buffer_remaining>
 800f86a:	42a8      	cmp	r0, r5
 800f86c:	bf28      	it	cs
 800f86e:	4628      	movcs	r0, r5
 800f870:	bd38      	pop	{r3, r4, r5, pc}
 800f872:	6983      	ldr	r3, [r0, #24]
 800f874:	b133      	cbz	r3, 800f884 <ucdr_check_final_buffer_behavior_array+0x34>
 800f876:	69c1      	ldr	r1, [r0, #28]
 800f878:	4798      	blx	r3
 800f87a:	75a0      	strb	r0, [r4, #22]
 800f87c:	2800      	cmp	r0, #0
 800f87e:	d0f1      	beq.n	800f864 <ucdr_check_final_buffer_behavior_array+0x14>
 800f880:	2000      	movs	r0, #0
 800f882:	bd38      	pop	{r3, r4, r5, pc}
 800f884:	2301      	movs	r3, #1
 800f886:	7583      	strb	r3, [r0, #22]
 800f888:	e7fa      	b.n	800f880 <ucdr_check_final_buffer_behavior_array+0x30>
 800f88a:	bf00      	nop

0800f88c <ucdr_advance_buffer>:
 800f88c:	b538      	push	{r3, r4, r5, lr}
 800f88e:	4604      	mov	r4, r0
 800f890:	460d      	mov	r5, r1
 800f892:	f7ff ff53 	bl	800f73c <ucdr_check_buffer_available_for>
 800f896:	b178      	cbz	r0, 800f8b8 <ucdr_advance_buffer+0x2c>
 800f898:	6923      	ldr	r3, [r4, #16]
 800f89a:	68a2      	ldr	r2, [r4, #8]
 800f89c:	442b      	add	r3, r5
 800f89e:	442a      	add	r2, r5
 800f8a0:	6123      	str	r3, [r4, #16]
 800f8a2:	2301      	movs	r3, #1
 800f8a4:	60a2      	str	r2, [r4, #8]
 800f8a6:	7563      	strb	r3, [r4, #21]
 800f8a8:	bd38      	pop	{r3, r4, r5, pc}
 800f8aa:	68a2      	ldr	r2, [r4, #8]
 800f8ac:	1a2d      	subs	r5, r5, r0
 800f8ae:	6923      	ldr	r3, [r4, #16]
 800f8b0:	4402      	add	r2, r0
 800f8b2:	4418      	add	r0, r3
 800f8b4:	60a2      	str	r2, [r4, #8]
 800f8b6:	6120      	str	r0, [r4, #16]
 800f8b8:	4629      	mov	r1, r5
 800f8ba:	2201      	movs	r2, #1
 800f8bc:	4620      	mov	r0, r4
 800f8be:	f7ff ffc7 	bl	800f850 <ucdr_check_final_buffer_behavior_array>
 800f8c2:	2800      	cmp	r0, #0
 800f8c4:	d1f1      	bne.n	800f8aa <ucdr_advance_buffer+0x1e>
 800f8c6:	2301      	movs	r3, #1
 800f8c8:	7563      	strb	r3, [r4, #21]
 800f8ca:	bd38      	pop	{r3, r4, r5, pc}

0800f8cc <rcl_get_zero_initialized_init_options>:
 800f8cc:	2000      	movs	r0, #0
 800f8ce:	4770      	bx	lr

0800f8d0 <rcl_init_options_init>:
 800f8d0:	b084      	sub	sp, #16
 800f8d2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f8d4:	b097      	sub	sp, #92	; 0x5c
 800f8d6:	ae1d      	add	r6, sp, #116	; 0x74
 800f8d8:	e886 000e 	stmia.w	r6, {r1, r2, r3}
 800f8dc:	2800      	cmp	r0, #0
 800f8de:	d058      	beq.n	800f992 <rcl_init_options_init+0xc2>
 800f8e0:	6803      	ldr	r3, [r0, #0]
 800f8e2:	4605      	mov	r5, r0
 800f8e4:	b133      	cbz	r3, 800f8f4 <rcl_init_options_init+0x24>
 800f8e6:	2464      	movs	r4, #100	; 0x64
 800f8e8:	4620      	mov	r0, r4
 800f8ea:	b017      	add	sp, #92	; 0x5c
 800f8ec:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800f8f0:	b004      	add	sp, #16
 800f8f2:	4770      	bx	lr
 800f8f4:	4630      	mov	r0, r6
 800f8f6:	f001 fdf5 	bl	80114e4 <rcutils_allocator_is_valid>
 800f8fa:	2800      	cmp	r0, #0
 800f8fc:	d049      	beq.n	800f992 <rcl_init_options_init+0xc2>
 800f8fe:	46b4      	mov	ip, r6
 800f900:	ac11      	add	r4, sp, #68	; 0x44
 800f902:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f906:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f908:	f8dc 3000 	ldr.w	r3, [ip]
 800f90c:	2050      	movs	r0, #80	; 0x50
 800f90e:	9921      	ldr	r1, [sp, #132]	; 0x84
 800f910:	6023      	str	r3, [r4, #0]
 800f912:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f914:	4798      	blx	r3
 800f916:	4604      	mov	r4, r0
 800f918:	6028      	str	r0, [r5, #0]
 800f91a:	2800      	cmp	r0, #0
 800f91c:	d03b      	beq.n	800f996 <rcl_init_options_init+0xc6>
 800f91e:	f10d 0c44 	add.w	ip, sp, #68	; 0x44
 800f922:	4686      	mov	lr, r0
 800f924:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f928:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f92c:	f8dc 3000 	ldr.w	r3, [ip]
 800f930:	a802      	add	r0, sp, #8
 800f932:	f8ce 3000 	str.w	r3, [lr]
 800f936:	f001 fff3 	bl	8011920 <rmw_get_zero_initialized_init_options>
 800f93a:	f10d 0e08 	add.w	lr, sp, #8
 800f93e:	f104 0c18 	add.w	ip, r4, #24
 800f942:	682f      	ldr	r7, [r5, #0]
 800f944:	ac20      	add	r4, sp, #128	; 0x80
 800f946:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800f94a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f94e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800f952:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f956:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800f95a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f95e:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800f962:	e88c 0003 	stmia.w	ip, {r0, r1}
 800f966:	e894 0003 	ldmia.w	r4, {r0, r1}
 800f96a:	e88d 0003 	stmia.w	sp, {r0, r1}
 800f96e:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800f972:	f107 0018 	add.w	r0, r7, #24
 800f976:	f002 f8fb 	bl	8011b70 <rmw_init_options_init>
 800f97a:	4604      	mov	r4, r0
 800f97c:	2800      	cmp	r0, #0
 800f97e:	d0b3      	beq.n	800f8e8 <rcl_init_options_init+0x18>
 800f980:	9921      	ldr	r1, [sp, #132]	; 0x84
 800f982:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800f984:	6828      	ldr	r0, [r5, #0]
 800f986:	4798      	blx	r3
 800f988:	4620      	mov	r0, r4
 800f98a:	f007 febb 	bl	8017704 <rcl_convert_rmw_ret_to_rcl_ret>
 800f98e:	4604      	mov	r4, r0
 800f990:	e7aa      	b.n	800f8e8 <rcl_init_options_init+0x18>
 800f992:	240b      	movs	r4, #11
 800f994:	e7a8      	b.n	800f8e8 <rcl_init_options_init+0x18>
 800f996:	240a      	movs	r4, #10
 800f998:	e7a6      	b.n	800f8e8 <rcl_init_options_init+0x18>
 800f99a:	bf00      	nop

0800f99c <rcl_init_options_fini>:
 800f99c:	b530      	push	{r4, r5, lr}
 800f99e:	b087      	sub	sp, #28
 800f9a0:	b1f0      	cbz	r0, 800f9e0 <rcl_init_options_fini+0x44>
 800f9a2:	6803      	ldr	r3, [r0, #0]
 800f9a4:	4604      	mov	r4, r0
 800f9a6:	b1db      	cbz	r3, 800f9e0 <rcl_init_options_fini+0x44>
 800f9a8:	469c      	mov	ip, r3
 800f9aa:	f10d 0e04 	add.w	lr, sp, #4
 800f9ae:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f9b2:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f9b6:	f8dc 3000 	ldr.w	r3, [ip]
 800f9ba:	a801      	add	r0, sp, #4
 800f9bc:	f8ce 3000 	str.w	r3, [lr]
 800f9c0:	f001 fd90 	bl	80114e4 <rcutils_allocator_is_valid>
 800f9c4:	b160      	cbz	r0, 800f9e0 <rcl_init_options_fini+0x44>
 800f9c6:	6820      	ldr	r0, [r4, #0]
 800f9c8:	3018      	adds	r0, #24
 800f9ca:	f002 f98b 	bl	8011ce4 <rmw_init_options_fini>
 800f9ce:	4605      	mov	r5, r0
 800f9d0:	b950      	cbnz	r0, 800f9e8 <rcl_init_options_fini+0x4c>
 800f9d2:	6820      	ldr	r0, [r4, #0]
 800f9d4:	9b02      	ldr	r3, [sp, #8]
 800f9d6:	9905      	ldr	r1, [sp, #20]
 800f9d8:	4798      	blx	r3
 800f9da:	4628      	mov	r0, r5
 800f9dc:	b007      	add	sp, #28
 800f9de:	bd30      	pop	{r4, r5, pc}
 800f9e0:	250b      	movs	r5, #11
 800f9e2:	4628      	mov	r0, r5
 800f9e4:	b007      	add	sp, #28
 800f9e6:	bd30      	pop	{r4, r5, pc}
 800f9e8:	f007 fe8c 	bl	8017704 <rcl_convert_rmw_ret_to_rcl_ret>
 800f9ec:	4605      	mov	r5, r0
 800f9ee:	e7f8      	b.n	800f9e2 <rcl_init_options_fini+0x46>

0800f9f0 <rcl_init_options_copy>:
 800f9f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f9f4:	b094      	sub	sp, #80	; 0x50
 800f9f6:	2800      	cmp	r0, #0
 800f9f8:	d05b      	beq.n	800fab2 <rcl_init_options_copy+0xc2>
 800f9fa:	4604      	mov	r4, r0
 800f9fc:	6800      	ldr	r0, [r0, #0]
 800f9fe:	2800      	cmp	r0, #0
 800fa00:	d057      	beq.n	800fab2 <rcl_init_options_copy+0xc2>
 800fa02:	460e      	mov	r6, r1
 800fa04:	f001 fd6e 	bl	80114e4 <rcutils_allocator_is_valid>
 800fa08:	2e00      	cmp	r6, #0
 800fa0a:	d052      	beq.n	800fab2 <rcl_init_options_copy+0xc2>
 800fa0c:	f080 0001 	eor.w	r0, r0, #1
 800fa10:	b2c0      	uxtb	r0, r0
 800fa12:	2800      	cmp	r0, #0
 800fa14:	d14d      	bne.n	800fab2 <rcl_init_options_copy+0xc2>
 800fa16:	6833      	ldr	r3, [r6, #0]
 800fa18:	b123      	cbz	r3, 800fa24 <rcl_init_options_copy+0x34>
 800fa1a:	2464      	movs	r4, #100	; 0x64
 800fa1c:	4620      	mov	r0, r4
 800fa1e:	b014      	add	sp, #80	; 0x50
 800fa20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa24:	6827      	ldr	r7, [r4, #0]
 800fa26:	ad0f      	add	r5, sp, #60	; 0x3c
 800fa28:	46bc      	mov	ip, r7
 800fa2a:	f8d7 8000 	ldr.w	r8, [r7]
 800fa2e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800fa32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800fa34:	f8dc 3000 	ldr.w	r3, [ip]
 800fa38:	2050      	movs	r0, #80	; 0x50
 800fa3a:	4619      	mov	r1, r3
 800fa3c:	602b      	str	r3, [r5, #0]
 800fa3e:	47c0      	blx	r8
 800fa40:	4605      	mov	r5, r0
 800fa42:	6030      	str	r0, [r6, #0]
 800fa44:	b3d0      	cbz	r0, 800fabc <rcl_init_options_copy+0xcc>
 800fa46:	f10d 0c3c 	add.w	ip, sp, #60	; 0x3c
 800fa4a:	4686      	mov	lr, r0
 800fa4c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800fa50:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800fa54:	f8dc 3000 	ldr.w	r3, [ip]
 800fa58:	4668      	mov	r0, sp
 800fa5a:	f8ce 3000 	str.w	r3, [lr]
 800fa5e:	f001 ff5f 	bl	8011920 <rmw_get_zero_initialized_init_options>
 800fa62:	46ee      	mov	lr, sp
 800fa64:	f105 0c18 	add.w	ip, r5, #24
 800fa68:	6824      	ldr	r4, [r4, #0]
 800fa6a:	6835      	ldr	r5, [r6, #0]
 800fa6c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800fa70:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800fa74:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800fa78:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800fa7c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800fa80:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800fa84:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800fa88:	e88c 0003 	stmia.w	ip, {r0, r1}
 800fa8c:	f104 0018 	add.w	r0, r4, #24
 800fa90:	f105 0118 	add.w	r1, r5, #24
 800fa94:	f002 f8d4 	bl	8011c40 <rmw_init_options_copy>
 800fa98:	4604      	mov	r4, r0
 800fa9a:	2800      	cmp	r0, #0
 800fa9c:	d0be      	beq.n	800fa1c <rcl_init_options_copy+0x2c>
 800fa9e:	f001 fd47 	bl	8011530 <rcutils_get_error_string>
 800faa2:	f001 fd5d 	bl	8011560 <rcutils_reset_error>
 800faa6:	4630      	mov	r0, r6
 800faa8:	f7ff ff78 	bl	800f99c <rcl_init_options_fini>
 800faac:	b140      	cbz	r0, 800fac0 <rcl_init_options_copy+0xd0>
 800faae:	4604      	mov	r4, r0
 800fab0:	e7b4      	b.n	800fa1c <rcl_init_options_copy+0x2c>
 800fab2:	240b      	movs	r4, #11
 800fab4:	4620      	mov	r0, r4
 800fab6:	b014      	add	sp, #80	; 0x50
 800fab8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fabc:	240a      	movs	r4, #10
 800fabe:	e7ad      	b.n	800fa1c <rcl_init_options_copy+0x2c>
 800fac0:	4620      	mov	r0, r4
 800fac2:	b014      	add	sp, #80	; 0x50
 800fac4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fac8:	f007 be1c 	b.w	8017704 <rcl_convert_rmw_ret_to_rcl_ret>

0800facc <rcl_init_options_set_domain_id>:
 800facc:	b120      	cbz	r0, 800fad8 <rcl_init_options_set_domain_id+0xc>
 800face:	6803      	ldr	r3, [r0, #0]
 800fad0:	b113      	cbz	r3, 800fad8 <rcl_init_options_set_domain_id+0xc>
 800fad2:	2000      	movs	r0, #0
 800fad4:	6259      	str	r1, [r3, #36]	; 0x24
 800fad6:	4770      	bx	lr
 800fad8:	200b      	movs	r0, #11
 800fada:	4770      	bx	lr

0800fadc <rcl_get_zero_initialized_node>:
 800fadc:	4a03      	ldr	r2, [pc, #12]	; (800faec <rcl_get_zero_initialized_node+0x10>)
 800fade:	4603      	mov	r3, r0
 800fae0:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fae4:	e883 0003 	stmia.w	r3, {r0, r1}
 800fae8:	4618      	mov	r0, r3
 800faea:	4770      	bx	lr
 800faec:	0801dabc 	.word	0x0801dabc

0800faf0 <rcl_node_init>:
 800faf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800faf4:	b0a9      	sub	sp, #164	; 0xa4
 800faf6:	4604      	mov	r4, r0
 800faf8:	460e      	mov	r6, r1
 800fafa:	4615      	mov	r5, r2
 800fafc:	f8dd 80c8 	ldr.w	r8, [sp, #200]	; 0xc8
 800fb00:	a823      	add	r0, sp, #140	; 0x8c
 800fb02:	461f      	mov	r7, r3
 800fb04:	f007 ff0e 	bl	8017924 <rcl_guard_condition_get_default_options>
 800fb08:	f1b8 0f00 	cmp.w	r8, #0
 800fb0c:	f000 80f3 	beq.w	800fcf6 <rcl_node_init+0x206>
 800fb10:	4640      	mov	r0, r8
 800fb12:	f001 fce7 	bl	80114e4 <rcutils_allocator_is_valid>
 800fb16:	2d00      	cmp	r5, #0
 800fb18:	bf18      	it	ne
 800fb1a:	2c00      	cmpne	r4, #0
 800fb1c:	f080 0001 	eor.w	r0, r0, #1
 800fb20:	bf0c      	ite	eq
 800fb22:	f04f 0c01 	moveq.w	ip, #1
 800fb26:	f04f 0c00 	movne.w	ip, #0
 800fb2a:	2e00      	cmp	r6, #0
 800fb2c:	bf08      	it	eq
 800fb2e:	f04c 0c01 	orreq.w	ip, ip, #1
 800fb32:	ea4c 0c00 	orr.w	ip, ip, r0
 800fb36:	f01c 09ff 	ands.w	r9, ip, #255	; 0xff
 800fb3a:	f040 80dc 	bne.w	800fcf6 <rcl_node_init+0x206>
 800fb3e:	f8d4 a004 	ldr.w	sl, [r4, #4]
 800fb42:	f1ba 0f00 	cmp.w	sl, #0
 800fb46:	f040 80fc 	bne.w	800fd42 <rcl_node_init+0x252>
 800fb4a:	2f00      	cmp	r7, #0
 800fb4c:	f000 80d3 	beq.w	800fcf6 <rcl_node_init+0x206>
 800fb50:	4638      	mov	r0, r7
 800fb52:	f007 fdf5 	bl	8017740 <rcl_context_is_valid>
 800fb56:	4683      	mov	fp, r0
 800fb58:	2800      	cmp	r0, #0
 800fb5a:	f000 80d2 	beq.w	800fd02 <rcl_node_init+0x212>
 800fb5e:	4652      	mov	r2, sl
 800fb60:	4630      	mov	r0, r6
 800fb62:	a922      	add	r1, sp, #136	; 0x88
 800fb64:	f8cd a088 	str.w	sl, [sp, #136]	; 0x88
 800fb68:	f001 ff8c 	bl	8011a84 <rmw_validate_node_name>
 800fb6c:	4682      	mov	sl, r0
 800fb6e:	2800      	cmp	r0, #0
 800fb70:	f040 80c3 	bne.w	800fcfa <rcl_node_init+0x20a>
 800fb74:	9822      	ldr	r0, [sp, #136]	; 0x88
 800fb76:	2800      	cmp	r0, #0
 800fb78:	f040 80f1 	bne.w	800fd5e <rcl_node_init+0x26e>
 800fb7c:	4628      	mov	r0, r5
 800fb7e:	f7f0 fb69 	bl	8000254 <strlen>
 800fb82:	2800      	cmp	r0, #0
 800fb84:	f040 80c0 	bne.w	800fd08 <rcl_node_init+0x218>
 800fb88:	4d79      	ldr	r5, [pc, #484]	; (800fd70 <rcl_node_init+0x280>)
 800fb8a:	a922      	add	r1, sp, #136	; 0x88
 800fb8c:	2200      	movs	r2, #0
 800fb8e:	4628      	mov	r0, r5
 800fb90:	f001 ff5a 	bl	8011a48 <rmw_validate_namespace>
 800fb94:	4682      	mov	sl, r0
 800fb96:	2800      	cmp	r0, #0
 800fb98:	f040 80af 	bne.w	800fcfa <rcl_node_init+0x20a>
 800fb9c:	9822      	ldr	r0, [sp, #136]	; 0x88
 800fb9e:	2800      	cmp	r0, #0
 800fba0:	f040 80d5 	bne.w	800fd4e <rcl_node_init+0x25e>
 800fba4:	f8d8 3000 	ldr.w	r3, [r8]
 800fba8:	2078      	movs	r0, #120	; 0x78
 800fbaa:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800fbae:	4798      	blx	r3
 800fbb0:	4682      	mov	sl, r0
 800fbb2:	6060      	str	r0, [r4, #4]
 800fbb4:	2800      	cmp	r0, #0
 800fbb6:	f000 80cf 	beq.w	800fd58 <rcl_node_init+0x268>
 800fbba:	2200      	movs	r2, #0
 800fbbc:	2300      	movs	r3, #0
 800fbbe:	a808      	add	r0, sp, #32
 800fbc0:	e9ca 231a 	strd	r2, r3, [sl, #104]	; 0x68
 800fbc4:	e9ca 231c 	strd	r2, r3, [sl, #112]	; 0x70
 800fbc8:	f000 f902 	bl	800fdd0 <rcl_node_get_default_options>
 800fbcc:	a908      	add	r1, sp, #32
 800fbce:	4650      	mov	r0, sl
 800fbd0:	2268      	movs	r2, #104	; 0x68
 800fbd2:	f00c fd84 	bl	801c6de <memcpy>
 800fbd6:	6861      	ldr	r1, [r4, #4]
 800fbd8:	4640      	mov	r0, r8
 800fbda:	6027      	str	r7, [r4, #0]
 800fbdc:	f000 f906 	bl	800fdec <rcl_node_options_copy>
 800fbe0:	2800      	cmp	r0, #0
 800fbe2:	d158      	bne.n	800fc96 <rcl_node_init+0x1a6>
 800fbe4:	4628      	mov	r0, r5
 800fbe6:	f7f0 fb35 	bl	8000254 <strlen>
 800fbea:	4428      	add	r0, r5
 800fbec:	f810 3c01 	ldrb.w	r3, [r0, #-1]
 800fbf0:	e9cd 5603 	strd	r5, r6, [sp, #12]
 800fbf4:	2b2f      	cmp	r3, #47	; 0x2f
 800fbf6:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800fbfa:	9300      	str	r3, [sp, #0]
 800fbfc:	bf0c      	ite	eq
 800fbfe:	4b5d      	ldreq	r3, [pc, #372]	; (800fd74 <rcl_node_init+0x284>)
 800fc00:	4b5d      	ldrne	r3, [pc, #372]	; (800fd78 <rcl_node_init+0x288>)
 800fc02:	9302      	str	r3, [sp, #8]
 800fc04:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800fc08:	9301      	str	r3, [sp, #4]
 800fc0a:	f8d4 a004 	ldr.w	sl, [r4, #4]
 800fc0e:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 800fc12:	f001 fcc1 	bl	8011598 <rcutils_format_string_limit>
 800fc16:	6823      	ldr	r3, [r4, #0]
 800fc18:	f8ca 0074 	str.w	r0, [sl, #116]	; 0x74
 800fc1c:	4631      	mov	r1, r6
 800fc1e:	6818      	ldr	r0, [r3, #0]
 800fc20:	462a      	mov	r2, r5
 800fc22:	6866      	ldr	r6, [r4, #4]
 800fc24:	3028      	adds	r0, #40	; 0x28
 800fc26:	f002 fa89 	bl	801213c <rmw_create_node>
 800fc2a:	6863      	ldr	r3, [r4, #4]
 800fc2c:	66b0      	str	r0, [r6, #104]	; 0x68
 800fc2e:	6e98      	ldr	r0, [r3, #104]	; 0x68
 800fc30:	2800      	cmp	r0, #0
 800fc32:	d032      	beq.n	800fc9a <rcl_node_init+0x1aa>
 800fc34:	f002 fb12 	bl	801225c <rmw_node_get_graph_guard_condition>
 800fc38:	4682      	mov	sl, r0
 800fc3a:	b360      	cbz	r0, 800fc96 <rcl_node_init+0x1a6>
 800fc3c:	f8d8 3000 	ldr.w	r3, [r8]
 800fc40:	2008      	movs	r0, #8
 800fc42:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800fc46:	6866      	ldr	r6, [r4, #4]
 800fc48:	4798      	blx	r3
 800fc4a:	6863      	ldr	r3, [r4, #4]
 800fc4c:	66f0      	str	r0, [r6, #108]	; 0x6c
 800fc4e:	f8d3 b06c 	ldr.w	fp, [r3, #108]	; 0x6c
 800fc52:	f1bb 0f00 	cmp.w	fp, #0
 800fc56:	d020      	beq.n	800fc9a <rcl_node_init+0x1aa>
 800fc58:	a806      	add	r0, sp, #24
 800fc5a:	ae23      	add	r6, sp, #140	; 0x8c
 800fc5c:	f007 fdd6 	bl	801780c <rcl_get_zero_initialized_guard_condition>
 800fc60:	a806      	add	r0, sp, #24
 800fc62:	6863      	ldr	r3, [r4, #4]
 800fc64:	46c4      	mov	ip, r8
 800fc66:	c803      	ldmia	r0, {r0, r1}
 800fc68:	f8d3 e06c 	ldr.w	lr, [r3, #108]	; 0x6c
 800fc6c:	e88b 0003 	stmia.w	fp, {r0, r1}
 800fc70:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800fc74:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800fc76:	f8dc 3000 	ldr.w	r3, [ip]
 800fc7a:	6033      	str	r3, [r6, #0]
 800fc7c:	ab28      	add	r3, sp, #160	; 0xa0
 800fc7e:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 800fc82:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800fc86:	4651      	mov	r1, sl
 800fc88:	463a      	mov	r2, r7
 800fc8a:	4670      	mov	r0, lr
 800fc8c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fc8e:	f007 fdc7 	bl	8017820 <rcl_guard_condition_init_from_rmw>
 800fc92:	4682      	mov	sl, r0
 800fc94:	b328      	cbz	r0, 800fce2 <rcl_node_init+0x1f2>
 800fc96:	6863      	ldr	r3, [r4, #4]
 800fc98:	b1f3      	cbz	r3, 800fcd8 <rcl_node_init+0x1e8>
 800fc9a:	6f58      	ldr	r0, [r3, #116]	; 0x74
 800fc9c:	b128      	cbz	r0, 800fcaa <rcl_node_init+0x1ba>
 800fc9e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800fca2:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800fca6:	4798      	blx	r3
 800fca8:	6863      	ldr	r3, [r4, #4]
 800fcaa:	6e98      	ldr	r0, [r3, #104]	; 0x68
 800fcac:	b110      	cbz	r0, 800fcb4 <rcl_node_init+0x1c4>
 800fcae:	f002 fa57 	bl	8012160 <rmw_destroy_node>
 800fcb2:	6863      	ldr	r3, [r4, #4]
 800fcb4:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800fcb6:	b148      	cbz	r0, 800fccc <rcl_node_init+0x1dc>
 800fcb8:	f007 fe0e 	bl	80178d8 <rcl_guard_condition_fini>
 800fcbc:	6863      	ldr	r3, [r4, #4]
 800fcbe:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800fcc2:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800fcc4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800fcc8:	4798      	blx	r3
 800fcca:	6863      	ldr	r3, [r4, #4]
 800fccc:	4618      	mov	r0, r3
 800fcce:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800fcd2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800fcd6:	4798      	blx	r3
 800fcd8:	2300      	movs	r3, #0
 800fcda:	f04f 0a01 	mov.w	sl, #1
 800fcde:	e9c4 3300 	strd	r3, r3, [r4]
 800fce2:	f1b9 0f00 	cmp.w	r9, #0
 800fce6:	d008      	beq.n	800fcfa <rcl_node_init+0x20a>
 800fce8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800fcec:	4628      	mov	r0, r5
 800fcee:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800fcf2:	4798      	blx	r3
 800fcf4:	e001      	b.n	800fcfa <rcl_node_init+0x20a>
 800fcf6:	f04f 0a0b 	mov.w	sl, #11
 800fcfa:	4650      	mov	r0, sl
 800fcfc:	b029      	add	sp, #164	; 0xa4
 800fcfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd02:	f04f 0a65 	mov.w	sl, #101	; 0x65
 800fd06:	e7f8      	b.n	800fcfa <rcl_node_init+0x20a>
 800fd08:	782b      	ldrb	r3, [r5, #0]
 800fd0a:	2b2f      	cmp	r3, #47	; 0x2f
 800fd0c:	f43f af3d 	beq.w	800fb8a <rcl_node_init+0x9a>
 800fd10:	9503      	str	r5, [sp, #12]
 800fd12:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800fd16:	9300      	str	r3, [sp, #0]
 800fd18:	4b18      	ldr	r3, [pc, #96]	; (800fd7c <rcl_node_init+0x28c>)
 800fd1a:	9302      	str	r3, [sp, #8]
 800fd1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800fd20:	9301      	str	r3, [sp, #4]
 800fd22:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 800fd26:	f001 fc37 	bl	8011598 <rcutils_format_string_limit>
 800fd2a:	4605      	mov	r5, r0
 800fd2c:	b1e0      	cbz	r0, 800fd68 <rcl_node_init+0x278>
 800fd2e:	2200      	movs	r2, #0
 800fd30:	a922      	add	r1, sp, #136	; 0x88
 800fd32:	9222      	str	r2, [sp, #136]	; 0x88
 800fd34:	f001 fe88 	bl	8011a48 <rmw_validate_namespace>
 800fd38:	4682      	mov	sl, r0
 800fd3a:	2800      	cmp	r0, #0
 800fd3c:	d1d4      	bne.n	800fce8 <rcl_node_init+0x1f8>
 800fd3e:	46d9      	mov	r9, fp
 800fd40:	e72c      	b.n	800fb9c <rcl_node_init+0xac>
 800fd42:	f04f 0a64 	mov.w	sl, #100	; 0x64
 800fd46:	4650      	mov	r0, sl
 800fd48:	b029      	add	sp, #164	; 0xa4
 800fd4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd4e:	f04f 0aca 	mov.w	sl, #202	; 0xca
 800fd52:	f001 fe8b 	bl	8011a6c <rmw_namespace_validation_result_string>
 800fd56:	e7c4      	b.n	800fce2 <rcl_node_init+0x1f2>
 800fd58:	f04f 0a0a 	mov.w	sl, #10
 800fd5c:	e7c1      	b.n	800fce2 <rcl_node_init+0x1f2>
 800fd5e:	f04f 0ac9 	mov.w	sl, #201	; 0xc9
 800fd62:	f001 fee3 	bl	8011b2c <rmw_node_name_validation_result_string>
 800fd66:	e7c8      	b.n	800fcfa <rcl_node_init+0x20a>
 800fd68:	f04f 0a0a 	mov.w	sl, #10
 800fd6c:	e7c5      	b.n	800fcfa <rcl_node_init+0x20a>
 800fd6e:	bf00      	nop
 800fd70:	0801daa4 	.word	0x0801daa4
 800fd74:	0801daac 	.word	0x0801daac
 800fd78:	0801dab4 	.word	0x0801dab4
 800fd7c:	0801daa8 	.word	0x0801daa8

0800fd80 <rcl_node_is_valid>:
 800fd80:	b130      	cbz	r0, 800fd90 <rcl_node_is_valid+0x10>
 800fd82:	6843      	ldr	r3, [r0, #4]
 800fd84:	b123      	cbz	r3, 800fd90 <rcl_node_is_valid+0x10>
 800fd86:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800fd88:	b113      	cbz	r3, 800fd90 <rcl_node_is_valid+0x10>
 800fd8a:	6800      	ldr	r0, [r0, #0]
 800fd8c:	f007 bcd8 	b.w	8017740 <rcl_context_is_valid>
 800fd90:	2000      	movs	r0, #0
 800fd92:	4770      	bx	lr

0800fd94 <rcl_node_get_name>:
 800fd94:	b120      	cbz	r0, 800fda0 <rcl_node_get_name+0xc>
 800fd96:	6840      	ldr	r0, [r0, #4]
 800fd98:	b110      	cbz	r0, 800fda0 <rcl_node_get_name+0xc>
 800fd9a:	6e80      	ldr	r0, [r0, #104]	; 0x68
 800fd9c:	b100      	cbz	r0, 800fda0 <rcl_node_get_name+0xc>
 800fd9e:	6880      	ldr	r0, [r0, #8]
 800fda0:	4770      	bx	lr
 800fda2:	bf00      	nop

0800fda4 <rcl_node_get_namespace>:
 800fda4:	b120      	cbz	r0, 800fdb0 <rcl_node_get_namespace+0xc>
 800fda6:	6840      	ldr	r0, [r0, #4]
 800fda8:	b110      	cbz	r0, 800fdb0 <rcl_node_get_namespace+0xc>
 800fdaa:	6e80      	ldr	r0, [r0, #104]	; 0x68
 800fdac:	b100      	cbz	r0, 800fdb0 <rcl_node_get_namespace+0xc>
 800fdae:	68c0      	ldr	r0, [r0, #12]
 800fdb0:	4770      	bx	lr
 800fdb2:	bf00      	nop

0800fdb4 <rcl_node_get_options>:
 800fdb4:	b128      	cbz	r0, 800fdc2 <rcl_node_get_options+0xe>
 800fdb6:	6840      	ldr	r0, [r0, #4]
 800fdb8:	b118      	cbz	r0, 800fdc2 <rcl_node_get_options+0xe>
 800fdba:	6e83      	ldr	r3, [r0, #104]	; 0x68
 800fdbc:	2b00      	cmp	r3, #0
 800fdbe:	bf08      	it	eq
 800fdc0:	2000      	moveq	r0, #0
 800fdc2:	4770      	bx	lr

0800fdc4 <rcl_node_get_rmw_handle>:
 800fdc4:	b110      	cbz	r0, 800fdcc <rcl_node_get_rmw_handle+0x8>
 800fdc6:	6840      	ldr	r0, [r0, #4]
 800fdc8:	b100      	cbz	r0, 800fdcc <rcl_node_get_rmw_handle+0x8>
 800fdca:	6e80      	ldr	r0, [r0, #104]	; 0x68
 800fdcc:	4770      	bx	lr
 800fdce:	bf00      	nop

0800fdd0 <rcl_node_get_default_options>:
 800fdd0:	b510      	push	{r4, lr}
 800fdd2:	4604      	mov	r4, r0
 800fdd4:	2268      	movs	r2, #104	; 0x68
 800fdd6:	2100      	movs	r1, #0
 800fdd8:	f00c fbb8 	bl	801c54c <memset>
 800fddc:	4620      	mov	r0, r4
 800fdde:	f001 fb73 	bl	80114c8 <rcutils_get_default_allocator>
 800fde2:	2301      	movs	r3, #1
 800fde4:	4620      	mov	r0, r4
 800fde6:	7523      	strb	r3, [r4, #20]
 800fde8:	bd10      	pop	{r4, pc}
 800fdea:	bf00      	nop

0800fdec <rcl_node_options_copy>:
 800fdec:	2800      	cmp	r0, #0
 800fdee:	bf18      	it	ne
 800fdf0:	4288      	cmpne	r0, r1
 800fdf2:	d01b      	beq.n	800fe2c <rcl_node_options_copy+0x40>
 800fdf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fdf6:	fab1 f681 	clz	r6, r1
 800fdfa:	460c      	mov	r4, r1
 800fdfc:	0976      	lsrs	r6, r6, #5
 800fdfe:	b199      	cbz	r1, 800fe28 <rcl_node_options_copy+0x3c>
 800fe00:	4605      	mov	r5, r0
 800fe02:	8a87      	ldrh	r7, [r0, #20]
 800fe04:	4684      	mov	ip, r0
 800fe06:	468e      	mov	lr, r1
 800fe08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fe0a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800fe0e:	682b      	ldr	r3, [r5, #0]
 800fe10:	2250      	movs	r2, #80	; 0x50
 800fe12:	f10c 0118 	add.w	r1, ip, #24
 800fe16:	f104 0018 	add.w	r0, r4, #24
 800fe1a:	f8ce 3000 	str.w	r3, [lr]
 800fe1e:	82a7      	strh	r7, [r4, #20]
 800fe20:	f00c fc5d 	bl	801c6de <memcpy>
 800fe24:	4630      	mov	r0, r6
 800fe26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fe28:	200b      	movs	r0, #11
 800fe2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fe2c:	200b      	movs	r0, #11
 800fe2e:	4770      	bx	lr

0800fe30 <rcl_get_zero_initialized_publisher>:
 800fe30:	4b01      	ldr	r3, [pc, #4]	; (800fe38 <rcl_get_zero_initialized_publisher+0x8>)
 800fe32:	6818      	ldr	r0, [r3, #0]
 800fe34:	4770      	bx	lr
 800fe36:	bf00      	nop
 800fe38:	0801dac4 	.word	0x0801dac4

0800fe3c <rcl_publisher_init>:
 800fe3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fe40:	b088      	sub	sp, #32
 800fe42:	9e10      	ldr	r6, [sp, #64]	; 0x40
 800fe44:	2e00      	cmp	r6, #0
 800fe46:	d06b      	beq.n	800ff20 <rcl_publisher_init+0xe4>
 800fe48:	f106 0a50 	add.w	sl, r6, #80	; 0x50
 800fe4c:	4605      	mov	r5, r0
 800fe4e:	460f      	mov	r7, r1
 800fe50:	4690      	mov	r8, r2
 800fe52:	4650      	mov	r0, sl
 800fe54:	4699      	mov	r9, r3
 800fe56:	f001 fb45 	bl	80114e4 <rcutils_allocator_is_valid>
 800fe5a:	f080 0401 	eor.w	r4, r0, #1
 800fe5e:	b2e4      	uxtb	r4, r4
 800fe60:	2c00      	cmp	r4, #0
 800fe62:	d15d      	bne.n	800ff20 <rcl_publisher_init+0xe4>
 800fe64:	2d00      	cmp	r5, #0
 800fe66:	d05b      	beq.n	800ff20 <rcl_publisher_init+0xe4>
 800fe68:	682b      	ldr	r3, [r5, #0]
 800fe6a:	b123      	cbz	r3, 800fe76 <rcl_publisher_init+0x3a>
 800fe6c:	2464      	movs	r4, #100	; 0x64
 800fe6e:	4620      	mov	r0, r4
 800fe70:	b008      	add	sp, #32
 800fe72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe76:	4638      	mov	r0, r7
 800fe78:	f7ff ff82 	bl	800fd80 <rcl_node_is_valid>
 800fe7c:	2800      	cmp	r0, #0
 800fe7e:	d054      	beq.n	800ff2a <rcl_publisher_init+0xee>
 800fe80:	f1b8 0f00 	cmp.w	r8, #0
 800fe84:	d04c      	beq.n	800ff20 <rcl_publisher_init+0xe4>
 800fe86:	fab9 f389 	clz	r3, r9
 800fe8a:	095b      	lsrs	r3, r3, #5
 800fe8c:	f1b9 0f00 	cmp.w	r9, #0
 800fe90:	d046      	beq.n	800ff20 <rcl_publisher_init+0xe4>
 800fe92:	aa07      	add	r2, sp, #28
 800fe94:	9307      	str	r3, [sp, #28]
 800fe96:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800fe9a:	f106 0358 	add.w	r3, r6, #88	; 0x58
 800fe9e:	9205      	str	r2, [sp, #20]
 800fea0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800fea4:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800fea8:	4649      	mov	r1, r9
 800feaa:	4638      	mov	r0, r7
 800feac:	e89a 000c 	ldmia.w	sl, {r2, r3}
 800feb0:	f007 fe82 	bl	8017bb8 <rcl_node_resolve_name>
 800feb4:	2800      	cmp	r0, #0
 800feb6:	d14f      	bne.n	800ff58 <rcl_publisher_init+0x11c>
 800feb8:	6d33      	ldr	r3, [r6, #80]	; 0x50
 800feba:	20c8      	movs	r0, #200	; 0xc8
 800febc:	6e31      	ldr	r1, [r6, #96]	; 0x60
 800febe:	4798      	blx	r3
 800fec0:	6028      	str	r0, [r5, #0]
 800fec2:	2800      	cmp	r0, #0
 800fec4:	d050      	beq.n	800ff68 <rcl_publisher_init+0x12c>
 800fec6:	4638      	mov	r0, r7
 800fec8:	f7ff ff7c 	bl	800fdc4 <rcl_node_get_rmw_handle>
 800fecc:	f106 0364 	add.w	r3, r6, #100	; 0x64
 800fed0:	4641      	mov	r1, r8
 800fed2:	9a07      	ldr	r2, [sp, #28]
 800fed4:	9300      	str	r3, [sp, #0]
 800fed6:	4633      	mov	r3, r6
 800fed8:	682c      	ldr	r4, [r5, #0]
 800feda:	f002 fa29 	bl	8012330 <rmw_create_publisher>
 800fede:	682b      	ldr	r3, [r5, #0]
 800fee0:	f8c4 00c4 	str.w	r0, [r4, #196]	; 0xc4
 800fee4:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 800fee8:	b370      	cbz	r0, 800ff48 <rcl_publisher_init+0x10c>
 800feea:	f103 0170 	add.w	r1, r3, #112	; 0x70
 800feee:	f002 fb03 	bl	80124f8 <rmw_publisher_get_actual_qos>
 800fef2:	682b      	ldr	r3, [r5, #0]
 800fef4:	4604      	mov	r4, r0
 800fef6:	b9d0      	cbnz	r0, 800ff2e <rcl_publisher_init+0xf2>
 800fef8:	f896 2048 	ldrb.w	r2, [r6, #72]	; 0x48
 800fefc:	4631      	mov	r1, r6
 800fefe:	4618      	mov	r0, r3
 800ff00:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
 800ff04:	2270      	movs	r2, #112	; 0x70
 800ff06:	f00c fbea 	bl	801c6de <memcpy>
 800ff0a:	683a      	ldr	r2, [r7, #0]
 800ff0c:	f8c0 20c0 	str.w	r2, [r0, #192]	; 0xc0
 800ff10:	9807      	ldr	r0, [sp, #28]
 800ff12:	6d73      	ldr	r3, [r6, #84]	; 0x54
 800ff14:	6e31      	ldr	r1, [r6, #96]	; 0x60
 800ff16:	4798      	blx	r3
 800ff18:	4620      	mov	r0, r4
 800ff1a:	b008      	add	sp, #32
 800ff1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff20:	240b      	movs	r4, #11
 800ff22:	4620      	mov	r0, r4
 800ff24:	b008      	add	sp, #32
 800ff26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff2a:	24c8      	movs	r4, #200	; 0xc8
 800ff2c:	e79f      	b.n	800fe6e <rcl_publisher_init+0x32>
 800ff2e:	b1cb      	cbz	r3, 800ff64 <rcl_publisher_init+0x128>
 800ff30:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800ff34:	b142      	cbz	r2, 800ff48 <rcl_publisher_init+0x10c>
 800ff36:	4638      	mov	r0, r7
 800ff38:	f7ff ff44 	bl	800fdc4 <rcl_node_get_rmw_handle>
 800ff3c:	682b      	ldr	r3, [r5, #0]
 800ff3e:	f8d3 10c4 	ldr.w	r1, [r3, #196]	; 0xc4
 800ff42:	f002 faed 	bl	8012520 <rmw_destroy_publisher>
 800ff46:	682b      	ldr	r3, [r5, #0]
 800ff48:	4618      	mov	r0, r3
 800ff4a:	6d72      	ldr	r2, [r6, #84]	; 0x54
 800ff4c:	6e31      	ldr	r1, [r6, #96]	; 0x60
 800ff4e:	2401      	movs	r4, #1
 800ff50:	4790      	blx	r2
 800ff52:	2300      	movs	r3, #0
 800ff54:	602b      	str	r3, [r5, #0]
 800ff56:	e7db      	b.n	800ff10 <rcl_publisher_init+0xd4>
 800ff58:	2867      	cmp	r0, #103	; 0x67
 800ff5a:	d007      	beq.n	800ff6c <rcl_publisher_init+0x130>
 800ff5c:	2869      	cmp	r0, #105	; 0x69
 800ff5e:	d005      	beq.n	800ff6c <rcl_publisher_init+0x130>
 800ff60:	280a      	cmp	r0, #10
 800ff62:	d001      	beq.n	800ff68 <rcl_publisher_init+0x12c>
 800ff64:	2401      	movs	r4, #1
 800ff66:	e7d3      	b.n	800ff10 <rcl_publisher_init+0xd4>
 800ff68:	240a      	movs	r4, #10
 800ff6a:	e7d1      	b.n	800ff10 <rcl_publisher_init+0xd4>
 800ff6c:	2467      	movs	r4, #103	; 0x67
 800ff6e:	e7cf      	b.n	800ff10 <rcl_publisher_init+0xd4>

0800ff70 <rcl_publisher_get_default_options>:
 800ff70:	b570      	push	{r4, r5, r6, lr}
 800ff72:	4d14      	ldr	r5, [pc, #80]	; (800ffc4 <rcl_publisher_get_default_options+0x54>)
 800ff74:	b088      	sub	sp, #32
 800ff76:	4604      	mov	r4, r0
 800ff78:	2250      	movs	r2, #80	; 0x50
 800ff7a:	4913      	ldr	r1, [pc, #76]	; (800ffc8 <rcl_publisher_get_default_options+0x58>)
 800ff7c:	4628      	mov	r0, r5
 800ff7e:	f00c fbae 	bl	801c6de <memcpy>
 800ff82:	a802      	add	r0, sp, #8
 800ff84:	f001 faa0 	bl	80114c8 <rcutils_get_default_allocator>
 800ff88:	f10d 0c08 	add.w	ip, sp, #8
 800ff8c:	f105 0e50 	add.w	lr, r5, #80	; 0x50
 800ff90:	466e      	mov	r6, sp
 800ff92:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ff96:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ff9a:	f8dc 3000 	ldr.w	r3, [ip]
 800ff9e:	4630      	mov	r0, r6
 800ffa0:	f8ce 3000 	str.w	r3, [lr]
 800ffa4:	f001 fccc 	bl	8011940 <rmw_get_default_publisher_options>
 800ffa8:	f105 0364 	add.w	r3, r5, #100	; 0x64
 800ffac:	2270      	movs	r2, #112	; 0x70
 800ffae:	e896 0003 	ldmia.w	r6, {r0, r1}
 800ffb2:	e883 0003 	stmia.w	r3, {r0, r1}
 800ffb6:	4629      	mov	r1, r5
 800ffb8:	4620      	mov	r0, r4
 800ffba:	f00c fb90 	bl	801c6de <memcpy>
 800ffbe:	4620      	mov	r0, r4
 800ffc0:	b008      	add	sp, #32
 800ffc2:	bd70      	pop	{r4, r5, r6, pc}
 800ffc4:	2000de40 	.word	0x2000de40
 800ffc8:	0801dac8 	.word	0x0801dac8

0800ffcc <rcl_publish>:
 800ffcc:	b1f8      	cbz	r0, 801000e <rcl_publish+0x42>
 800ffce:	6803      	ldr	r3, [r0, #0]
 800ffd0:	b570      	push	{r4, r5, r6, lr}
 800ffd2:	4604      	mov	r4, r0
 800ffd4:	b1b3      	cbz	r3, 8010004 <rcl_publish+0x38>
 800ffd6:	4616      	mov	r6, r2
 800ffd8:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800ffdc:	b192      	cbz	r2, 8010004 <rcl_publish+0x38>
 800ffde:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 800ffe2:	460d      	mov	r5, r1
 800ffe4:	f007 fbac 	bl	8017740 <rcl_context_is_valid>
 800ffe8:	b160      	cbz	r0, 8010004 <rcl_publish+0x38>
 800ffea:	6823      	ldr	r3, [r4, #0]
 800ffec:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 800fff0:	b140      	cbz	r0, 8010004 <rcl_publish+0x38>
 800fff2:	b155      	cbz	r5, 801000a <rcl_publish+0x3e>
 800fff4:	4632      	mov	r2, r6
 800fff6:	4629      	mov	r1, r5
 800fff8:	f002 f93a 	bl	8012270 <rmw_publish>
 800fffc:	3800      	subs	r0, #0
 800fffe:	bf18      	it	ne
 8010000:	2001      	movne	r0, #1
 8010002:	bd70      	pop	{r4, r5, r6, pc}
 8010004:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8010008:	bd70      	pop	{r4, r5, r6, pc}
 801000a:	200b      	movs	r0, #11
 801000c:	bd70      	pop	{r4, r5, r6, pc}
 801000e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8010012:	4770      	bx	lr

08010014 <rcl_publisher_is_valid>:
 8010014:	b1a0      	cbz	r0, 8010040 <rcl_publisher_is_valid+0x2c>
 8010016:	6803      	ldr	r3, [r0, #0]
 8010018:	b510      	push	{r4, lr}
 801001a:	4604      	mov	r4, r0
 801001c:	b173      	cbz	r3, 801003c <rcl_publisher_is_valid+0x28>
 801001e:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8010022:	b15a      	cbz	r2, 801003c <rcl_publisher_is_valid+0x28>
 8010024:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 8010028:	f007 fb8a 	bl	8017740 <rcl_context_is_valid>
 801002c:	b130      	cbz	r0, 801003c <rcl_publisher_is_valid+0x28>
 801002e:	6823      	ldr	r3, [r4, #0]
 8010030:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 8010034:	3800      	subs	r0, #0
 8010036:	bf18      	it	ne
 8010038:	2001      	movne	r0, #1
 801003a:	bd10      	pop	{r4, pc}
 801003c:	2000      	movs	r0, #0
 801003e:	bd10      	pop	{r4, pc}
 8010040:	2000      	movs	r0, #0
 8010042:	4770      	bx	lr

08010044 <rcl_publisher_is_valid_except_context>:
 8010044:	b130      	cbz	r0, 8010054 <rcl_publisher_is_valid_except_context+0x10>
 8010046:	6800      	ldr	r0, [r0, #0]
 8010048:	b120      	cbz	r0, 8010054 <rcl_publisher_is_valid_except_context+0x10>
 801004a:	f8d0 00c4 	ldr.w	r0, [r0, #196]	; 0xc4
 801004e:	3800      	subs	r0, #0
 8010050:	bf18      	it	ne
 8010052:	2001      	movne	r0, #1
 8010054:	4770      	bx	lr
 8010056:	bf00      	nop

08010058 <rcl_get_zero_initialized_service>:
 8010058:	4b01      	ldr	r3, [pc, #4]	; (8010060 <rcl_get_zero_initialized_service+0x8>)
 801005a:	6818      	ldr	r0, [r3, #0]
 801005c:	4770      	bx	lr
 801005e:	bf00      	nop
 8010060:	0801db18 	.word	0x0801db18

08010064 <rcl_service_init>:
 8010064:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010068:	b088      	sub	sp, #32
 801006a:	9f10      	ldr	r7, [sp, #64]	; 0x40
 801006c:	b1ff      	cbz	r7, 80100ae <rcl_service_init+0x4a>
 801006e:	f107 0a50 	add.w	sl, r7, #80	; 0x50
 8010072:	4605      	mov	r5, r0
 8010074:	460e      	mov	r6, r1
 8010076:	4691      	mov	r9, r2
 8010078:	4650      	mov	r0, sl
 801007a:	4698      	mov	r8, r3
 801007c:	f001 fa32 	bl	80114e4 <rcutils_allocator_is_valid>
 8010080:	f080 0401 	eor.w	r4, r0, #1
 8010084:	b2e4      	uxtb	r4, r4
 8010086:	b994      	cbnz	r4, 80100ae <rcl_service_init+0x4a>
 8010088:	b18d      	cbz	r5, 80100ae <rcl_service_init+0x4a>
 801008a:	4630      	mov	r0, r6
 801008c:	f7ff fe78 	bl	800fd80 <rcl_node_is_valid>
 8010090:	2800      	cmp	r0, #0
 8010092:	d05d      	beq.n	8010150 <rcl_service_init+0xec>
 8010094:	f1b8 0f00 	cmp.w	r8, #0
 8010098:	d009      	beq.n	80100ae <rcl_service_init+0x4a>
 801009a:	f1b9 0f00 	cmp.w	r9, #0
 801009e:	d006      	beq.n	80100ae <rcl_service_init+0x4a>
 80100a0:	682b      	ldr	r3, [r5, #0]
 80100a2:	b14b      	cbz	r3, 80100b8 <rcl_service_init+0x54>
 80100a4:	2464      	movs	r4, #100	; 0x64
 80100a6:	4620      	mov	r0, r4
 80100a8:	b008      	add	sp, #32
 80100aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80100ae:	240b      	movs	r4, #11
 80100b0:	4620      	mov	r0, r4
 80100b2:	b008      	add	sp, #32
 80100b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80100b8:	aa07      	add	r2, sp, #28
 80100ba:	9304      	str	r3, [sp, #16]
 80100bc:	9307      	str	r3, [sp, #28]
 80100be:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80100c2:	9205      	str	r2, [sp, #20]
 80100c4:	2201      	movs	r2, #1
 80100c6:	9203      	str	r2, [sp, #12]
 80100c8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80100cc:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80100d0:	4641      	mov	r1, r8
 80100d2:	4630      	mov	r0, r6
 80100d4:	e89a 000c 	ldmia.w	sl, {r2, r3}
 80100d8:	f007 fd6e 	bl	8017bb8 <rcl_node_resolve_name>
 80100dc:	2800      	cmp	r0, #0
 80100de:	d146      	bne.n	801016e <rcl_service_init+0x10a>
 80100e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80100e2:	f44f 7088 	mov.w	r0, #272	; 0x110
 80100e6:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80100e8:	4798      	blx	r3
 80100ea:	6028      	str	r0, [r5, #0]
 80100ec:	2800      	cmp	r0, #0
 80100ee:	d046      	beq.n	801017e <rcl_service_init+0x11a>
 80100f0:	4630      	mov	r0, r6
 80100f2:	f7ff fe67 	bl	800fdc4 <rcl_node_get_rmw_handle>
 80100f6:	463b      	mov	r3, r7
 80100f8:	4649      	mov	r1, r9
 80100fa:	9a07      	ldr	r2, [sp, #28]
 80100fc:	682c      	ldr	r4, [r5, #0]
 80100fe:	f002 fbb3 	bl	8012868 <rmw_create_service>
 8010102:	682b      	ldr	r3, [r5, #0]
 8010104:	f8c4 0108 	str.w	r0, [r4, #264]	; 0x108
 8010108:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 801010c:	b338      	cbz	r0, 801015e <rcl_service_init+0xfa>
 801010e:	f103 0168 	add.w	r1, r3, #104	; 0x68
 8010112:	f002 fcdb 	bl	8012acc <rmw_service_request_subscription_get_actual_qos>
 8010116:	bb00      	cbnz	r0, 801015a <rcl_service_init+0xf6>
 8010118:	682b      	ldr	r3, [r5, #0]
 801011a:	f103 01b8 	add.w	r1, r3, #184	; 0xb8
 801011e:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 8010122:	f002 fcbf 	bl	8012aa4 <rmw_service_response_publisher_get_actual_qos>
 8010126:	4604      	mov	r4, r0
 8010128:	b9b8      	cbnz	r0, 801015a <rcl_service_init+0xf6>
 801012a:	6828      	ldr	r0, [r5, #0]
 801012c:	2268      	movs	r2, #104	; 0x68
 801012e:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8010132:	4639      	mov	r1, r7
 8010134:	f880 30b0 	strb.w	r3, [r0, #176]	; 0xb0
 8010138:	f880 3100 	strb.w	r3, [r0, #256]	; 0x100
 801013c:	f00c facf 	bl	801c6de <memcpy>
 8010140:	9807      	ldr	r0, [sp, #28]
 8010142:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010144:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8010146:	4798      	blx	r3
 8010148:	4620      	mov	r0, r4
 801014a:	b008      	add	sp, #32
 801014c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010150:	24c8      	movs	r4, #200	; 0xc8
 8010152:	4620      	mov	r0, r4
 8010154:	b008      	add	sp, #32
 8010156:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801015a:	682b      	ldr	r3, [r5, #0]
 801015c:	b16b      	cbz	r3, 801017a <rcl_service_init+0x116>
 801015e:	4618      	mov	r0, r3
 8010160:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010162:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8010164:	2401      	movs	r4, #1
 8010166:	4790      	blx	r2
 8010168:	2300      	movs	r3, #0
 801016a:	602b      	str	r3, [r5, #0]
 801016c:	e7e8      	b.n	8010140 <rcl_service_init+0xdc>
 801016e:	f1a0 0368 	sub.w	r3, r0, #104	; 0x68
 8010172:	2b01      	cmp	r3, #1
 8010174:	d905      	bls.n	8010182 <rcl_service_init+0x11e>
 8010176:	280a      	cmp	r0, #10
 8010178:	d001      	beq.n	801017e <rcl_service_init+0x11a>
 801017a:	2401      	movs	r4, #1
 801017c:	e7e0      	b.n	8010140 <rcl_service_init+0xdc>
 801017e:	240a      	movs	r4, #10
 8010180:	e7de      	b.n	8010140 <rcl_service_init+0xdc>
 8010182:	2468      	movs	r4, #104	; 0x68
 8010184:	e7dc      	b.n	8010140 <rcl_service_init+0xdc>
 8010186:	bf00      	nop

08010188 <rcl_service_get_default_options>:
 8010188:	b530      	push	{r4, r5, lr}
 801018a:	4d0f      	ldr	r5, [pc, #60]	; (80101c8 <rcl_service_get_default_options+0x40>)
 801018c:	b087      	sub	sp, #28
 801018e:	4604      	mov	r4, r0
 8010190:	2250      	movs	r2, #80	; 0x50
 8010192:	490e      	ldr	r1, [pc, #56]	; (80101cc <rcl_service_get_default_options+0x44>)
 8010194:	4628      	mov	r0, r5
 8010196:	f00c faa2 	bl	801c6de <memcpy>
 801019a:	4668      	mov	r0, sp
 801019c:	f001 f994 	bl	80114c8 <rcutils_get_default_allocator>
 80101a0:	46ec      	mov	ip, sp
 80101a2:	f105 0e50 	add.w	lr, r5, #80	; 0x50
 80101a6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80101aa:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80101ae:	f8dc 3000 	ldr.w	r3, [ip]
 80101b2:	2268      	movs	r2, #104	; 0x68
 80101b4:	4629      	mov	r1, r5
 80101b6:	4620      	mov	r0, r4
 80101b8:	f8ce 3000 	str.w	r3, [lr]
 80101bc:	f00c fa8f 	bl	801c6de <memcpy>
 80101c0:	4620      	mov	r0, r4
 80101c2:	b007      	add	sp, #28
 80101c4:	bd30      	pop	{r4, r5, pc}
 80101c6:	bf00      	nop
 80101c8:	2000deb0 	.word	0x2000deb0
 80101cc:	0801db20 	.word	0x0801db20

080101d0 <rcl_service_get_rmw_handle>:
 80101d0:	b118      	cbz	r0, 80101da <rcl_service_get_rmw_handle+0xa>
 80101d2:	6800      	ldr	r0, [r0, #0]
 80101d4:	b108      	cbz	r0, 80101da <rcl_service_get_rmw_handle+0xa>
 80101d6:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 80101da:	4770      	bx	lr

080101dc <rcl_take_request>:
 80101dc:	b570      	push	{r4, r5, r6, lr}
 80101de:	468e      	mov	lr, r1
 80101e0:	b08c      	sub	sp, #48	; 0x30
 80101e2:	460c      	mov	r4, r1
 80101e4:	4616      	mov	r6, r2
 80101e6:	f10d 0c18 	add.w	ip, sp, #24
 80101ea:	4605      	mov	r5, r0
 80101ec:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80101f0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80101f4:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80101f8:	e88c 0003 	stmia.w	ip, {r0, r1}
 80101fc:	b30d      	cbz	r5, 8010242 <rcl_take_request+0x66>
 80101fe:	682b      	ldr	r3, [r5, #0]
 8010200:	b1fb      	cbz	r3, 8010242 <rcl_take_request+0x66>
 8010202:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 8010206:	b1e0      	cbz	r0, 8010242 <rcl_take_request+0x66>
 8010208:	b336      	cbz	r6, 8010258 <rcl_take_request+0x7c>
 801020a:	2300      	movs	r3, #0
 801020c:	4632      	mov	r2, r6
 801020e:	a902      	add	r1, sp, #8
 8010210:	f88d 3007 	strb.w	r3, [sp, #7]
 8010214:	f10d 0307 	add.w	r3, sp, #7
 8010218:	f002 fa24 	bl	8012664 <rmw_take_request>
 801021c:	4605      	mov	r5, r0
 801021e:	b198      	cbz	r0, 8010248 <rcl_take_request+0x6c>
 8010220:	280a      	cmp	r0, #10
 8010222:	bf18      	it	ne
 8010224:	2501      	movne	r5, #1
 8010226:	f10d 0e18 	add.w	lr, sp, #24
 801022a:	46a4      	mov	ip, r4
 801022c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8010230:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8010234:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8010238:	e88c 0003 	stmia.w	ip, {r0, r1}
 801023c:	4628      	mov	r0, r5
 801023e:	b00c      	add	sp, #48	; 0x30
 8010240:	bd70      	pop	{r4, r5, r6, pc}
 8010242:	f44f 7516 	mov.w	r5, #600	; 0x258
 8010246:	e7ee      	b.n	8010226 <rcl_take_request+0x4a>
 8010248:	f89d 2007 	ldrb.w	r2, [sp, #7]
 801024c:	f240 2359 	movw	r3, #601	; 0x259
 8010250:	2a00      	cmp	r2, #0
 8010252:	bf08      	it	eq
 8010254:	461d      	moveq	r5, r3
 8010256:	e7e6      	b.n	8010226 <rcl_take_request+0x4a>
 8010258:	250b      	movs	r5, #11
 801025a:	e7e4      	b.n	8010226 <rcl_take_request+0x4a>

0801025c <rcl_send_response>:
 801025c:	b170      	cbz	r0, 801027c <rcl_send_response+0x20>
 801025e:	6800      	ldr	r0, [r0, #0]
 8010260:	b160      	cbz	r0, 801027c <rcl_send_response+0x20>
 8010262:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 8010266:	b148      	cbz	r0, 801027c <rcl_send_response+0x20>
 8010268:	b169      	cbz	r1, 8010286 <rcl_send_response+0x2a>
 801026a:	b510      	push	{r4, lr}
 801026c:	b14a      	cbz	r2, 8010282 <rcl_send_response+0x26>
 801026e:	f002 fa57 	bl	8012720 <rmw_send_response>
 8010272:	b110      	cbz	r0, 801027a <rcl_send_response+0x1e>
 8010274:	2802      	cmp	r0, #2
 8010276:	bf18      	it	ne
 8010278:	2001      	movne	r0, #1
 801027a:	bd10      	pop	{r4, pc}
 801027c:	f44f 7016 	mov.w	r0, #600	; 0x258
 8010280:	4770      	bx	lr
 8010282:	200b      	movs	r0, #11
 8010284:	bd10      	pop	{r4, pc}
 8010286:	200b      	movs	r0, #11
 8010288:	4770      	bx	lr
 801028a:	bf00      	nop

0801028c <rcl_service_is_valid>:
 801028c:	b130      	cbz	r0, 801029c <rcl_service_is_valid+0x10>
 801028e:	6800      	ldr	r0, [r0, #0]
 8010290:	b120      	cbz	r0, 801029c <rcl_service_is_valid+0x10>
 8010292:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 8010296:	3800      	subs	r0, #0
 8010298:	bf18      	it	ne
 801029a:	2001      	movne	r0, #1
 801029c:	4770      	bx	lr
 801029e:	bf00      	nop

080102a0 <rcl_get_zero_initialized_subscription>:
 80102a0:	4b01      	ldr	r3, [pc, #4]	; (80102a8 <rcl_get_zero_initialized_subscription+0x8>)
 80102a2:	6818      	ldr	r0, [r3, #0]
 80102a4:	4770      	bx	lr
 80102a6:	bf00      	nop
 80102a8:	0801db70 	.word	0x0801db70

080102ac <rcl_subscription_init>:
 80102ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80102b0:	b088      	sub	sp, #32
 80102b2:	9f10      	ldr	r7, [sp, #64]	; 0x40
 80102b4:	b1ff      	cbz	r7, 80102f6 <rcl_subscription_init+0x4a>
 80102b6:	f107 0a50 	add.w	sl, r7, #80	; 0x50
 80102ba:	4605      	mov	r5, r0
 80102bc:	460e      	mov	r6, r1
 80102be:	4691      	mov	r9, r2
 80102c0:	4650      	mov	r0, sl
 80102c2:	4698      	mov	r8, r3
 80102c4:	f001 f90e 	bl	80114e4 <rcutils_allocator_is_valid>
 80102c8:	f080 0401 	eor.w	r4, r0, #1
 80102cc:	b2e4      	uxtb	r4, r4
 80102ce:	b994      	cbnz	r4, 80102f6 <rcl_subscription_init+0x4a>
 80102d0:	b18d      	cbz	r5, 80102f6 <rcl_subscription_init+0x4a>
 80102d2:	4630      	mov	r0, r6
 80102d4:	f7ff fd54 	bl	800fd80 <rcl_node_is_valid>
 80102d8:	2800      	cmp	r0, #0
 80102da:	d055      	beq.n	8010388 <rcl_subscription_init+0xdc>
 80102dc:	f1b9 0f00 	cmp.w	r9, #0
 80102e0:	d009      	beq.n	80102f6 <rcl_subscription_init+0x4a>
 80102e2:	f1b8 0f00 	cmp.w	r8, #0
 80102e6:	d006      	beq.n	80102f6 <rcl_subscription_init+0x4a>
 80102e8:	682b      	ldr	r3, [r5, #0]
 80102ea:	b14b      	cbz	r3, 8010300 <rcl_subscription_init+0x54>
 80102ec:	2464      	movs	r4, #100	; 0x64
 80102ee:	4620      	mov	r0, r4
 80102f0:	b008      	add	sp, #32
 80102f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80102f6:	240b      	movs	r4, #11
 80102f8:	4620      	mov	r0, r4
 80102fa:	b008      	add	sp, #32
 80102fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010300:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8010304:	aa07      	add	r2, sp, #28
 8010306:	9307      	str	r3, [sp, #28]
 8010308:	f107 0358 	add.w	r3, r7, #88	; 0x58
 801030c:	9205      	str	r2, [sp, #20]
 801030e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8010312:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8010316:	4641      	mov	r1, r8
 8010318:	4630      	mov	r0, r6
 801031a:	e89a 000c 	ldmia.w	sl, {r2, r3}
 801031e:	f007 fc4b 	bl	8017bb8 <rcl_node_resolve_name>
 8010322:	2800      	cmp	r0, #0
 8010324:	d15f      	bne.n	80103e6 <rcl_subscription_init+0x13a>
 8010326:	21c8      	movs	r1, #200	; 0xc8
 8010328:	2001      	movs	r0, #1
 801032a:	e9d7 3217 	ldrd	r3, r2, [r7, #92]	; 0x5c
 801032e:	4798      	blx	r3
 8010330:	6028      	str	r0, [r5, #0]
 8010332:	2800      	cmp	r0, #0
 8010334:	d05f      	beq.n	80103f6 <rcl_subscription_init+0x14a>
 8010336:	4630      	mov	r0, r6
 8010338:	f7ff fd44 	bl	800fdc4 <rcl_node_get_rmw_handle>
 801033c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8010340:	4649      	mov	r1, r9
 8010342:	9a07      	ldr	r2, [sp, #28]
 8010344:	9300      	str	r3, [sp, #0]
 8010346:	463b      	mov	r3, r7
 8010348:	682c      	ldr	r4, [r5, #0]
 801034a:	f002 fbd3 	bl	8012af4 <rmw_create_subscription>
 801034e:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
 8010352:	682c      	ldr	r4, [r5, #0]
 8010354:	f8d4 00c0 	ldr.w	r0, [r4, #192]	; 0xc0
 8010358:	b348      	cbz	r0, 80103ae <rcl_subscription_init+0x102>
 801035a:	f104 0170 	add.w	r1, r4, #112	; 0x70
 801035e:	f002 fcbf 	bl	8012ce0 <rmw_subscription_get_actual_qos>
 8010362:	4604      	mov	r4, r0
 8010364:	b9a8      	cbnz	r0, 8010392 <rcl_subscription_init+0xe6>
 8010366:	6828      	ldr	r0, [r5, #0]
 8010368:	2270      	movs	r2, #112	; 0x70
 801036a:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 801036e:	4639      	mov	r1, r7
 8010370:	f880 30b8 	strb.w	r3, [r0, #184]	; 0xb8
 8010374:	f00c f9b3 	bl	801c6de <memcpy>
 8010378:	9807      	ldr	r0, [sp, #28]
 801037a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801037c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 801037e:	4798      	blx	r3
 8010380:	4620      	mov	r0, r4
 8010382:	b008      	add	sp, #32
 8010384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010388:	24c8      	movs	r4, #200	; 0xc8
 801038a:	4620      	mov	r0, r4
 801038c:	b008      	add	sp, #32
 801038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010392:	682c      	ldr	r4, [r5, #0]
 8010394:	b36c      	cbz	r4, 80103f2 <rcl_subscription_init+0x146>
 8010396:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 801039a:	b14b      	cbz	r3, 80103b0 <rcl_subscription_init+0x104>
 801039c:	4630      	mov	r0, r6
 801039e:	f7ff fd11 	bl	800fdc4 <rcl_node_get_rmw_handle>
 80103a2:	682b      	ldr	r3, [r5, #0]
 80103a4:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 80103a8:	f002 fcae 	bl	8012d08 <rmw_destroy_subscription>
 80103ac:	682c      	ldr	r4, [r5, #0]
 80103ae:	b194      	cbz	r4, 80103d6 <rcl_subscription_init+0x12a>
 80103b0:	f104 0650 	add.w	r6, r4, #80	; 0x50
 80103b4:	4630      	mov	r0, r6
 80103b6:	f001 f895 	bl	80114e4 <rcutils_allocator_is_valid>
 80103ba:	b158      	cbz	r0, 80103d4 <rcl_subscription_init+0x128>
 80103bc:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80103be:	b148      	cbz	r0, 80103d4 <rcl_subscription_init+0x128>
 80103c0:	4631      	mov	r1, r6
 80103c2:	f001 fac5 	bl	8011950 <rmw_subscription_content_filter_options_fini>
 80103c6:	4606      	mov	r6, r0
 80103c8:	b9c8      	cbnz	r0, 80103fe <rcl_subscription_init+0x152>
 80103ca:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80103cc:	6e21      	ldr	r1, [r4, #96]	; 0x60
 80103ce:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80103d0:	4798      	blx	r3
 80103d2:	66e6      	str	r6, [r4, #108]	; 0x6c
 80103d4:	682c      	ldr	r4, [r5, #0]
 80103d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80103d8:	4620      	mov	r0, r4
 80103da:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80103dc:	2401      	movs	r4, #1
 80103de:	4798      	blx	r3
 80103e0:	2300      	movs	r3, #0
 80103e2:	602b      	str	r3, [r5, #0]
 80103e4:	e7c8      	b.n	8010378 <rcl_subscription_init+0xcc>
 80103e6:	2867      	cmp	r0, #103	; 0x67
 80103e8:	d007      	beq.n	80103fa <rcl_subscription_init+0x14e>
 80103ea:	2869      	cmp	r0, #105	; 0x69
 80103ec:	d005      	beq.n	80103fa <rcl_subscription_init+0x14e>
 80103ee:	280a      	cmp	r0, #10
 80103f0:	d001      	beq.n	80103f6 <rcl_subscription_init+0x14a>
 80103f2:	2401      	movs	r4, #1
 80103f4:	e7c0      	b.n	8010378 <rcl_subscription_init+0xcc>
 80103f6:	240a      	movs	r4, #10
 80103f8:	e7be      	b.n	8010378 <rcl_subscription_init+0xcc>
 80103fa:	2467      	movs	r4, #103	; 0x67
 80103fc:	e7bc      	b.n	8010378 <rcl_subscription_init+0xcc>
 80103fe:	f007 f981 	bl	8017704 <rcl_convert_rmw_ret_to_rcl_ret>
 8010402:	682c      	ldr	r4, [r5, #0]
 8010404:	e7e7      	b.n	80103d6 <rcl_subscription_init+0x12a>
 8010406:	bf00      	nop

08010408 <rcl_subscription_get_default_options>:
 8010408:	b570      	push	{r4, r5, r6, lr}
 801040a:	4d14      	ldr	r5, [pc, #80]	; (801045c <rcl_subscription_get_default_options+0x54>)
 801040c:	b08a      	sub	sp, #40	; 0x28
 801040e:	4604      	mov	r4, r0
 8010410:	2250      	movs	r2, #80	; 0x50
 8010412:	4913      	ldr	r1, [pc, #76]	; (8010460 <rcl_subscription_get_default_options+0x58>)
 8010414:	4628      	mov	r0, r5
 8010416:	f00c f962 	bl	801c6de <memcpy>
 801041a:	a804      	add	r0, sp, #16
 801041c:	f001 f854 	bl	80114c8 <rcutils_get_default_allocator>
 8010420:	f10d 0c10 	add.w	ip, sp, #16
 8010424:	f105 0e50 	add.w	lr, r5, #80	; 0x50
 8010428:	466e      	mov	r6, sp
 801042a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801042e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8010432:	f8dc 3000 	ldr.w	r3, [ip]
 8010436:	4630      	mov	r0, r6
 8010438:	f8ce 3000 	str.w	r3, [lr]
 801043c:	f001 faa2 	bl	8011984 <rmw_get_default_subscription_options>
 8010440:	f105 0364 	add.w	r3, r5, #100	; 0x64
 8010444:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8010448:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801044c:	2270      	movs	r2, #112	; 0x70
 801044e:	4629      	mov	r1, r5
 8010450:	4620      	mov	r0, r4
 8010452:	f00c f944 	bl	801c6de <memcpy>
 8010456:	4620      	mov	r0, r4
 8010458:	b00a      	add	sp, #40	; 0x28
 801045a:	bd70      	pop	{r4, r5, r6, pc}
 801045c:	2000df18 	.word	0x2000df18
 8010460:	0801db78 	.word	0x0801db78

08010464 <rcl_take>:
 8010464:	2800      	cmp	r0, #0
 8010466:	d049      	beq.n	80104fc <rcl_take+0x98>
 8010468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801046c:	4615      	mov	r5, r2
 801046e:	6802      	ldr	r2, [r0, #0]
 8010470:	b0a4      	sub	sp, #144	; 0x90
 8010472:	4604      	mov	r4, r0
 8010474:	2a00      	cmp	r2, #0
 8010476:	d039      	beq.n	80104ec <rcl_take+0x88>
 8010478:	461f      	mov	r7, r3
 801047a:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 801047e:	b3ab      	cbz	r3, 80104ec <rcl_take+0x88>
 8010480:	460e      	mov	r6, r1
 8010482:	2900      	cmp	r1, #0
 8010484:	d038      	beq.n	80104f8 <rcl_take+0x94>
 8010486:	2d00      	cmp	r5, #0
 8010488:	d03c      	beq.n	8010504 <rcl_take+0xa0>
 801048a:	a802      	add	r0, sp, #8
 801048c:	f04f 0800 	mov.w	r8, #0
 8010490:	f001 fa7e 	bl	8011990 <rmw_get_zero_initialized_message_info>
 8010494:	f10d 0c08 	add.w	ip, sp, #8
 8010498:	46ae      	mov	lr, r5
 801049a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801049e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80104a2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80104a6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80104aa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80104ae:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80104b2:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 80104b6:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 80104ba:	f88d 804f 	strb.w	r8, [sp, #79]	; 0x4f
 80104be:	462b      	mov	r3, r5
 80104c0:	6820      	ldr	r0, [r4, #0]
 80104c2:	f10d 024f 	add.w	r2, sp, #79	; 0x4f
 80104c6:	4631      	mov	r1, r6
 80104c8:	f8d0 00c0 	ldr.w	r0, [r0, #192]	; 0xc0
 80104cc:	9700      	str	r7, [sp, #0]
 80104ce:	f002 fc7d 	bl	8012dcc <rmw_take_with_info>
 80104d2:	4603      	mov	r3, r0
 80104d4:	b9c0      	cbnz	r0, 8010508 <rcl_take+0xa4>
 80104d6:	f89d 104f 	ldrb.w	r1, [sp, #79]	; 0x4f
 80104da:	f240 1291 	movw	r2, #401	; 0x191
 80104de:	2900      	cmp	r1, #0
 80104e0:	bf08      	it	eq
 80104e2:	4613      	moveq	r3, r2
 80104e4:	4618      	mov	r0, r3
 80104e6:	b024      	add	sp, #144	; 0x90
 80104e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80104ec:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80104f0:	4618      	mov	r0, r3
 80104f2:	b024      	add	sp, #144	; 0x90
 80104f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80104f8:	230b      	movs	r3, #11
 80104fa:	e7f3      	b.n	80104e4 <rcl_take+0x80>
 80104fc:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8010500:	4618      	mov	r0, r3
 8010502:	4770      	bx	lr
 8010504:	ad14      	add	r5, sp, #80	; 0x50
 8010506:	e7c0      	b.n	801048a <rcl_take+0x26>
 8010508:	f007 f8fc 	bl	8017704 <rcl_convert_rmw_ret_to_rcl_ret>
 801050c:	4603      	mov	r3, r0
 801050e:	e7e9      	b.n	80104e4 <rcl_take+0x80>

08010510 <rcl_subscription_get_rmw_handle>:
 8010510:	b118      	cbz	r0, 801051a <rcl_subscription_get_rmw_handle+0xa>
 8010512:	6800      	ldr	r0, [r0, #0]
 8010514:	b108      	cbz	r0, 801051a <rcl_subscription_get_rmw_handle+0xa>
 8010516:	f8d0 00c0 	ldr.w	r0, [r0, #192]	; 0xc0
 801051a:	4770      	bx	lr

0801051c <rcl_subscription_is_valid>:
 801051c:	b130      	cbz	r0, 801052c <rcl_subscription_is_valid+0x10>
 801051e:	6800      	ldr	r0, [r0, #0]
 8010520:	b120      	cbz	r0, 801052c <rcl_subscription_is_valid+0x10>
 8010522:	f8d0 00c0 	ldr.w	r0, [r0, #192]	; 0xc0
 8010526:	3800      	subs	r0, #0
 8010528:	bf18      	it	ne
 801052a:	2001      	movne	r0, #1
 801052c:	4770      	bx	lr
 801052e:	bf00      	nop

08010530 <_rclc_check_for_new_data>:
 8010530:	2800      	cmp	r0, #0
 8010532:	d046      	beq.n	80105c2 <_rclc_check_for_new_data+0x92>
 8010534:	4603      	mov	r3, r0
 8010536:	b530      	push	{r4, r5, lr}
 8010538:	7802      	ldrb	r2, [r0, #0]
 801053a:	b085      	sub	sp, #20
 801053c:	2a0a      	cmp	r2, #10
 801053e:	d842      	bhi.n	80105c6 <_rclc_check_for_new_data+0x96>
 8010540:	e8df f002 	tbb	[pc, r2]
 8010544:	14181212 	.word	0x14181212
 8010548:	06060614 	.word	0x06060614
 801054c:	2e1a      	.short	0x2e1a
 801054e:	16          	.byte	0x16
 801054f:	00          	.byte	0x00
 8010550:	6a0a      	ldr	r2, [r1, #32]
 8010552:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8010554:	2000      	movs	r0, #0
 8010556:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 801055a:	1a12      	subs	r2, r2, r0
 801055c:	bf18      	it	ne
 801055e:	2201      	movne	r2, #1
 8010560:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8010564:	b005      	add	sp, #20
 8010566:	bd30      	pop	{r4, r5, pc}
 8010568:	680a      	ldr	r2, [r1, #0]
 801056a:	e7f2      	b.n	8010552 <_rclc_check_for_new_data+0x22>
 801056c:	698a      	ldr	r2, [r1, #24]
 801056e:	e7f0      	b.n	8010552 <_rclc_check_for_new_data+0x22>
 8010570:	688a      	ldr	r2, [r1, #8]
 8010572:	e7ee      	b.n	8010552 <_rclc_check_for_new_data+0x22>
 8010574:	690a      	ldr	r2, [r1, #16]
 8010576:	e7ec      	b.n	8010552 <_rclc_check_for_new_data+0x22>
 8010578:	685c      	ldr	r4, [r3, #4]
 801057a:	4608      	mov	r0, r1
 801057c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010580:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010584:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010588:	f104 0110 	add.w	r1, r4, #16
 801058c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8010590:	9500      	str	r5, [sp, #0]
 8010592:	f104 0341 	add.w	r3, r4, #65	; 0x41
 8010596:	f104 0240 	add.w	r2, r4, #64	; 0x40
 801059a:	f008 fe79 	bl	8019290 <rcl_action_client_wait_set_get_entities_ready>
 801059e:	e7e1      	b.n	8010564 <_rclc_check_for_new_data+0x34>
 80105a0:	685c      	ldr	r4, [r3, #4]
 80105a2:	4608      	mov	r0, r1
 80105a4:	f104 0222 	add.w	r2, r4, #34	; 0x22
 80105a8:	f104 0123 	add.w	r1, r4, #35	; 0x23
 80105ac:	f104 0321 	add.w	r3, r4, #33	; 0x21
 80105b0:	e9cd 2100 	strd	r2, r1, [sp]
 80105b4:	f104 0220 	add.w	r2, r4, #32
 80105b8:	f104 0110 	add.w	r1, r4, #16
 80105bc:	f009 f880 	bl	80196c0 <rcl_action_server_wait_set_get_entities_ready>
 80105c0:	e7d0      	b.n	8010564 <_rclc_check_for_new_data+0x34>
 80105c2:	200b      	movs	r0, #11
 80105c4:	4770      	bx	lr
 80105c6:	2001      	movs	r0, #1
 80105c8:	e7cc      	b.n	8010564 <_rclc_check_for_new_data+0x34>
 80105ca:	bf00      	nop

080105cc <_rclc_take_new_data>:
 80105cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80105ce:	b09b      	sub	sp, #108	; 0x6c
 80105d0:	2800      	cmp	r0, #0
 80105d2:	f000 8088 	beq.w	80106e6 <_rclc_take_new_data+0x11a>
 80105d6:	7803      	ldrb	r3, [r0, #0]
 80105d8:	4604      	mov	r4, r0
 80105da:	2b0a      	cmp	r3, #10
 80105dc:	f200 8167 	bhi.w	80108ae <_rclc_take_new_data+0x2e2>
 80105e0:	e8df f003 	tbb	[pc, r3]
 80105e4:	44152d2d 	.word	0x44152d2d
 80105e8:	19191944 	.word	0x19191944
 80105ec:	065a      	.short	0x065a
 80105ee:	15          	.byte	0x15
 80105ef:	00          	.byte	0x00
 80105f0:	6840      	ldr	r0, [r0, #4]
 80105f2:	f890 3020 	ldrb.w	r3, [r0, #32]
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	f040 80b2 	bne.w	8010760 <_rclc_take_new_data+0x194>
 80105fc:	f890 3022 	ldrb.w	r3, [r0, #34]	; 0x22
 8010600:	2b00      	cmp	r3, #0
 8010602:	f040 80e4 	bne.w	80107ce <_rclc_take_new_data+0x202>
 8010606:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 801060a:	2b00      	cmp	r3, #0
 801060c:	d16f      	bne.n	80106ee <_rclc_take_new_data+0x122>
 801060e:	2500      	movs	r5, #0
 8010610:	4628      	mov	r0, r5
 8010612:	b01b      	add	sp, #108	; 0x6c
 8010614:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010616:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8010618:	6a0b      	ldr	r3, [r1, #32]
 801061a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801061e:	2b00      	cmp	r3, #0
 8010620:	d0f5      	beq.n	801060e <_rclc_take_new_data+0x42>
 8010622:	6882      	ldr	r2, [r0, #8]
 8010624:	f100 0110 	add.w	r1, r0, #16
 8010628:	6840      	ldr	r0, [r0, #4]
 801062a:	f7ff fdd7 	bl	80101dc <rcl_take_request>
 801062e:	4605      	mov	r5, r0
 8010630:	2800      	cmp	r0, #0
 8010632:	d0ec      	beq.n	801060e <_rclc_take_new_data+0x42>
 8010634:	f240 2359 	movw	r3, #601	; 0x259
 8010638:	4298      	cmp	r0, r3
 801063a:	d013      	beq.n	8010664 <_rclc_take_new_data+0x98>
 801063c:	e029      	b.n	8010692 <_rclc_take_new_data+0xc6>
 801063e:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8010640:	680b      	ldr	r3, [r1, #0]
 8010642:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010646:	2b00      	cmp	r3, #0
 8010648:	d0e1      	beq.n	801060e <_rclc_take_new_data+0x42>
 801064a:	2300      	movs	r3, #0
 801064c:	aa0a      	add	r2, sp, #40	; 0x28
 801064e:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 8010652:	f7ff ff07 	bl	8010464 <rcl_take>
 8010656:	4605      	mov	r5, r0
 8010658:	2800      	cmp	r0, #0
 801065a:	d0d9      	beq.n	8010610 <_rclc_take_new_data+0x44>
 801065c:	f240 1391 	movw	r3, #401	; 0x191
 8010660:	4298      	cmp	r0, r3
 8010662:	d116      	bne.n	8010692 <_rclc_take_new_data+0xc6>
 8010664:	2300      	movs	r3, #0
 8010666:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
 801066a:	e7d1      	b.n	8010610 <_rclc_take_new_data+0x44>
 801066c:	6b42      	ldr	r2, [r0, #52]	; 0x34
 801066e:	698b      	ldr	r3, [r1, #24]
 8010670:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010674:	2b00      	cmp	r3, #0
 8010676:	d0ca      	beq.n	801060e <_rclc_take_new_data+0x42>
 8010678:	6882      	ldr	r2, [r0, #8]
 801067a:	f100 0110 	add.w	r1, r0, #16
 801067e:	6840      	ldr	r0, [r0, #4]
 8010680:	f006 ffee 	bl	8017660 <rcl_take_response>
 8010684:	4605      	mov	r5, r0
 8010686:	2800      	cmp	r0, #0
 8010688:	d0c1      	beq.n	801060e <_rclc_take_new_data+0x42>
 801068a:	f240 13f5 	movw	r3, #501	; 0x1f5
 801068e:	4298      	cmp	r0, r3
 8010690:	d0be      	beq.n	8010610 <_rclc_take_new_data+0x44>
 8010692:	f000 ff65 	bl	8011560 <rcutils_reset_error>
 8010696:	e7bb      	b.n	8010610 <_rclc_take_new_data+0x44>
 8010698:	6840      	ldr	r0, [r0, #4]
 801069a:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 801069e:	2b00      	cmp	r3, #0
 80106a0:	d17d      	bne.n	801079e <_rclc_take_new_data+0x1d2>
 80106a2:	69c3      	ldr	r3, [r0, #28]
 80106a4:	b11b      	cbz	r3, 80106ae <_rclc_take_new_data+0xe2>
 80106a6:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80106aa:	2b00      	cmp	r3, #0
 80106ac:	d144      	bne.n	8010738 <_rclc_take_new_data+0x16c>
 80106ae:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 80106b2:	2b00      	cmp	r3, #0
 80106b4:	f040 80ac 	bne.w	8010810 <_rclc_take_new_data+0x244>
 80106b8:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 80106bc:	2b00      	cmp	r3, #0
 80106be:	d0a6      	beq.n	801060e <_rclc_take_new_data+0x42>
 80106c0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80106c2:	a90a      	add	r1, sp, #40	; 0x28
 80106c4:	3010      	adds	r0, #16
 80106c6:	f008 fcbb 	bl	8019040 <rcl_action_take_result_response>
 80106ca:	4605      	mov	r5, r0
 80106cc:	2800      	cmp	r0, #0
 80106ce:	d1e0      	bne.n	8010692 <_rclc_take_new_data+0xc6>
 80106d0:	6860      	ldr	r0, [r4, #4]
 80106d2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80106d6:	f009 f923 	bl	8019920 <rclc_action_find_handle_by_result_request_sequence_number>
 80106da:	2800      	cmp	r0, #0
 80106dc:	d098      	beq.n	8010610 <_rclc_take_new_data+0x44>
 80106de:	2301      	movs	r3, #1
 80106e0:	f880 3023 	strb.w	r3, [r0, #35]	; 0x23
 80106e4:	e794      	b.n	8010610 <_rclc_take_new_data+0x44>
 80106e6:	250b      	movs	r5, #11
 80106e8:	4628      	mov	r0, r5
 80106ea:	b01b      	add	sp, #108	; 0x6c
 80106ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80106ee:	ae04      	add	r6, sp, #16
 80106f0:	3010      	adds	r0, #16
 80106f2:	aa0a      	add	r2, sp, #40	; 0x28
 80106f4:	4631      	mov	r1, r6
 80106f6:	f008 ff17 	bl	8019528 <rcl_action_take_cancel_request>
 80106fa:	4605      	mov	r5, r0
 80106fc:	2800      	cmp	r0, #0
 80106fe:	d1c8      	bne.n	8010692 <_rclc_take_new_data+0xc6>
 8010700:	a90a      	add	r1, sp, #40	; 0x28
 8010702:	6860      	ldr	r0, [r4, #4]
 8010704:	f009 f8cc 	bl	80198a0 <rclc_action_find_goal_handle_by_uuid>
 8010708:	4607      	mov	r7, r0
 801070a:	2800      	cmp	r0, #0
 801070c:	f000 80bb 	beq.w	8010886 <_rclc_take_new_data+0x2ba>
 8010710:	2101      	movs	r1, #1
 8010712:	f990 0008 	ldrsb.w	r0, [r0, #8]
 8010716:	f009 f84d 	bl	80197b4 <rcl_action_transition_goal_state>
 801071a:	2803      	cmp	r0, #3
 801071c:	4684      	mov	ip, r0
 801071e:	f040 80a7 	bne.w	8010870 <_rclc_take_new_data+0x2a4>
 8010722:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8010726:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8010728:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801072a:	e896 0003 	ldmia.w	r6, {r0, r1}
 801072e:	e884 0003 	stmia.w	r4, {r0, r1}
 8010732:	f887 c008 	strb.w	ip, [r7, #8]
 8010736:	e76b      	b.n	8010610 <_rclc_take_new_data+0x44>
 8010738:	6a81      	ldr	r1, [r0, #40]	; 0x28
 801073a:	3010      	adds	r0, #16
 801073c:	f008 fd00 	bl	8019140 <rcl_action_take_feedback>
 8010740:	4605      	mov	r5, r0
 8010742:	2800      	cmp	r0, #0
 8010744:	d1a5      	bne.n	8010692 <_rclc_take_new_data+0xc6>
 8010746:	6860      	ldr	r0, [r4, #4]
 8010748:	6a81      	ldr	r1, [r0, #40]	; 0x28
 801074a:	f009 f8a9 	bl	80198a0 <rclc_action_find_goal_handle_by_uuid>
 801074e:	4603      	mov	r3, r0
 8010750:	2800      	cmp	r0, #0
 8010752:	f000 80a3 	beq.w	801089c <_rclc_take_new_data+0x2d0>
 8010756:	2201      	movs	r2, #1
 8010758:	6860      	ldr	r0, [r4, #4]
 801075a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 801075e:	e7a6      	b.n	80106ae <_rclc_take_new_data+0xe2>
 8010760:	f009 f878 	bl	8019854 <rclc_action_take_goal_handle>
 8010764:	4606      	mov	r6, r0
 8010766:	6860      	ldr	r0, [r4, #4]
 8010768:	2e00      	cmp	r6, #0
 801076a:	f43f af47 	beq.w	80105fc <_rclc_take_new_data+0x30>
 801076e:	6070      	str	r0, [r6, #4]
 8010770:	f106 0128 	add.w	r1, r6, #40	; 0x28
 8010774:	69f2      	ldr	r2, [r6, #28]
 8010776:	3010      	adds	r0, #16
 8010778:	f008 fe20 	bl	80193bc <rcl_action_take_goal_request>
 801077c:	4605      	mov	r5, r0
 801077e:	2800      	cmp	r0, #0
 8010780:	f040 808e 	bne.w	80108a0 <_rclc_take_new_data+0x2d4>
 8010784:	69f7      	ldr	r7, [r6, #28]
 8010786:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8010788:	7235      	strb	r5, [r6, #8]
 801078a:	f8c6 0009 	str.w	r0, [r6, #9]
 801078e:	f8c6 100d 	str.w	r1, [r6, #13]
 8010792:	6860      	ldr	r0, [r4, #4]
 8010794:	f8c6 2011 	str.w	r2, [r6, #17]
 8010798:	f8c6 3015 	str.w	r3, [r6, #21]
 801079c:	e72e      	b.n	80105fc <_rclc_take_new_data+0x30>
 801079e:	aa04      	add	r2, sp, #16
 80107a0:	a90a      	add	r1, sp, #40	; 0x28
 80107a2:	3010      	adds	r0, #16
 80107a4:	f008 fbd4 	bl	8018f50 <rcl_action_take_goal_response>
 80107a8:	4605      	mov	r5, r0
 80107aa:	2800      	cmp	r0, #0
 80107ac:	f47f af71 	bne.w	8010692 <_rclc_take_new_data+0xc6>
 80107b0:	6860      	ldr	r0, [r4, #4]
 80107b2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80107b6:	f009 f8a1 	bl	80198fc <rclc_action_find_handle_by_goal_request_sequence_number>
 80107ba:	b130      	cbz	r0, 80107ca <_rclc_take_new_data+0x1fe>
 80107bc:	f89d 3010 	ldrb.w	r3, [sp, #16]
 80107c0:	2201      	movs	r2, #1
 80107c2:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
 80107c6:	f880 2020 	strb.w	r2, [r0, #32]
 80107ca:	6860      	ldr	r0, [r4, #4]
 80107cc:	e769      	b.n	80106a2 <_rclc_take_new_data+0xd6>
 80107ce:	3010      	adds	r0, #16
 80107d0:	aa04      	add	r2, sp, #16
 80107d2:	a90a      	add	r1, sp, #40	; 0x28
 80107d4:	f008 fe68 	bl	80194a8 <rcl_action_take_result_request>
 80107d8:	4605      	mov	r5, r0
 80107da:	2800      	cmp	r0, #0
 80107dc:	f47f af59 	bne.w	8010692 <_rclc_take_new_data+0xc6>
 80107e0:	a904      	add	r1, sp, #16
 80107e2:	6860      	ldr	r0, [r4, #4]
 80107e4:	f009 f85c 	bl	80198a0 <rclc_action_find_goal_handle_by_uuid>
 80107e8:	4607      	mov	r7, r0
 80107ea:	b160      	cbz	r0, 8010806 <_rclc_take_new_data+0x23a>
 80107ec:	ad0a      	add	r5, sp, #40	; 0x28
 80107ee:	f100 0640 	add.w	r6, r0, #64	; 0x40
 80107f2:	f04f 0c02 	mov.w	ip, #2
 80107f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80107f8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80107fa:	e895 0003 	ldmia.w	r5, {r0, r1}
 80107fe:	e886 0003 	stmia.w	r6, {r0, r1}
 8010802:	f887 c008 	strb.w	ip, [r7, #8]
 8010806:	6860      	ldr	r0, [r4, #4]
 8010808:	2300      	movs	r3, #0
 801080a:	f880 3022 	strb.w	r3, [r0, #34]	; 0x22
 801080e:	e6fa      	b.n	8010606 <_rclc_take_new_data+0x3a>
 8010810:	f100 0230 	add.w	r2, r0, #48	; 0x30
 8010814:	a90a      	add	r1, sp, #40	; 0x28
 8010816:	3010      	adds	r0, #16
 8010818:	f008 fc52 	bl	80190c0 <rcl_action_take_cancel_response>
 801081c:	4605      	mov	r5, r0
 801081e:	2800      	cmp	r0, #0
 8010820:	f47f af37 	bne.w	8010692 <_rclc_take_new_data+0xc6>
 8010824:	6860      	ldr	r0, [r4, #4]
 8010826:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801082a:	f009 f88b 	bl	8019944 <rclc_action_find_handle_by_cancel_request_sequence_number>
 801082e:	4606      	mov	r6, r0
 8010830:	6860      	ldr	r0, [r4, #4]
 8010832:	2e00      	cmp	r6, #0
 8010834:	f43f af40 	beq.w	80106b8 <_rclc_take_new_data+0xec>
 8010838:	2701      	movs	r7, #1
 801083a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 801083c:	84b7      	strh	r7, [r6, #36]	; 0x24
 801083e:	2b00      	cmp	r3, #0
 8010840:	f43f af3a 	beq.w	80106b8 <_rclc_take_new_data+0xec>
 8010844:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8010846:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 801084a:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 801084e:	f009 f827 	bl	80198a0 <rclc_action_find_goal_handle_by_uuid>
 8010852:	b138      	cbz	r0, 8010864 <_rclc_take_new_data+0x298>
 8010854:	6860      	ldr	r0, [r4, #4]
 8010856:	3501      	adds	r5, #1
 8010858:	f886 7025 	strb.w	r7, [r6, #37]	; 0x25
 801085c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 801085e:	42ab      	cmp	r3, r5
 8010860:	d8f0      	bhi.n	8010844 <_rclc_take_new_data+0x278>
 8010862:	e729      	b.n	80106b8 <_rclc_take_new_data+0xec>
 8010864:	6860      	ldr	r0, [r4, #4]
 8010866:	3501      	adds	r5, #1
 8010868:	6b83      	ldr	r3, [r0, #56]	; 0x38
 801086a:	42ab      	cmp	r3, r5
 801086c:	d8ea      	bhi.n	8010844 <_rclc_take_new_data+0x278>
 801086e:	e723      	b.n	80106b8 <_rclc_take_new_data+0xec>
 8010870:	ab06      	add	r3, sp, #24
 8010872:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8010874:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8010878:	2103      	movs	r1, #3
 801087a:	6860      	ldr	r0, [r4, #4]
 801087c:	e896 000c 	ldmia.w	r6, {r2, r3}
 8010880:	f009 f8d6 	bl	8019a30 <rclc_action_server_goal_cancel_reject>
 8010884:	e6c4      	b.n	8010610 <_rclc_take_new_data+0x44>
 8010886:	ab06      	add	r3, sp, #24
 8010888:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801088a:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 801088e:	2102      	movs	r1, #2
 8010890:	6860      	ldr	r0, [r4, #4]
 8010892:	e896 000c 	ldmia.w	r6, {r2, r3}
 8010896:	f009 f8cb 	bl	8019a30 <rclc_action_server_goal_cancel_reject>
 801089a:	e6b9      	b.n	8010610 <_rclc_take_new_data+0x44>
 801089c:	6860      	ldr	r0, [r4, #4]
 801089e:	e706      	b.n	80106ae <_rclc_take_new_data+0xe2>
 80108a0:	4631      	mov	r1, r6
 80108a2:	6860      	ldr	r0, [r4, #4]
 80108a4:	f008 ffe6 	bl	8019874 <rclc_action_remove_used_goal_handle>
 80108a8:	f000 fe5a 	bl	8011560 <rcutils_reset_error>
 80108ac:	e6b0      	b.n	8010610 <_rclc_take_new_data+0x44>
 80108ae:	2501      	movs	r5, #1
 80108b0:	e6ae      	b.n	8010610 <_rclc_take_new_data+0x44>
 80108b2:	bf00      	nop

080108b4 <_rclc_execute.part.0>:
 80108b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80108b6:	7803      	ldrb	r3, [r0, #0]
 80108b8:	b085      	sub	sp, #20
 80108ba:	4604      	mov	r4, r0
 80108bc:	2b0a      	cmp	r3, #10
 80108be:	f200 8139 	bhi.w	8010b34 <_rclc_execute.part.0+0x280>
 80108c2:	e8df f003 	tbb	[pc, r3]
 80108c6:	4268      	.short	0x4268
 80108c8:	06a75b4d 	.word	0x06a75b4d
 80108cc:	721d0606 	.word	0x721d0606
 80108d0:	62          	.byte	0x62
 80108d1:	00          	.byte	0x00
 80108d2:	2b06      	cmp	r3, #6
 80108d4:	f000 8126 	beq.w	8010b24 <_rclc_execute.part.0+0x270>
 80108d8:	2b07      	cmp	r3, #7
 80108da:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80108dc:	f040 811c 	bne.w	8010b18 <_rclc_execute.part.0+0x264>
 80108e0:	f104 0510 	add.w	r5, r4, #16
 80108e4:	e9d0 120a 	ldrd	r1, r2, [r0, #40]	; 0x28
 80108e8:	6880      	ldr	r0, [r0, #8]
 80108ea:	4798      	blx	r3
 80108ec:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80108ee:	4629      	mov	r1, r5
 80108f0:	6860      	ldr	r0, [r4, #4]
 80108f2:	f7ff fcb3 	bl	801025c <rcl_send_response>
 80108f6:	4604      	mov	r4, r0
 80108f8:	b378      	cbz	r0, 801095a <_rclc_execute.part.0+0xa6>
 80108fa:	f000 fe31 	bl	8011560 <rcutils_reset_error>
 80108fe:	e02c      	b.n	801095a <_rclc_execute.part.0+0xa6>
 8010900:	6840      	ldr	r0, [r0, #4]
 8010902:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 8010906:	2b00      	cmp	r3, #0
 8010908:	f000 808e 	beq.w	8010a28 <_rclc_execute.part.0+0x174>
 801090c:	2600      	movs	r6, #0
 801090e:	2701      	movs	r7, #1
 8010910:	e004      	b.n	801091c <_rclc_execute.part.0+0x68>
 8010912:	f008 ff79 	bl	8019808 <rclc_action_send_result_request>
 8010916:	b998      	cbnz	r0, 8010940 <_rclc_execute.part.0+0x8c>
 8010918:	722f      	strb	r7, [r5, #8]
 801091a:	6860      	ldr	r0, [r4, #4]
 801091c:	f009 f824 	bl	8019968 <rclc_action_find_first_handle_with_goal_response>
 8010920:	4605      	mov	r5, r0
 8010922:	2800      	cmp	r0, #0
 8010924:	d07f      	beq.n	8010a26 <_rclc_execute.part.0+0x172>
 8010926:	6863      	ldr	r3, [r4, #4]
 8010928:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 801092a:	699b      	ldr	r3, [r3, #24]
 801092c:	f895 1021 	ldrb.w	r1, [r5, #33]	; 0x21
 8010930:	f885 6020 	strb.w	r6, [r5, #32]
 8010934:	4798      	blx	r3
 8010936:	f895 3021 	ldrb.w	r3, [r5, #33]	; 0x21
 801093a:	4628      	mov	r0, r5
 801093c:	2b00      	cmp	r3, #0
 801093e:	d1e8      	bne.n	8010912 <_rclc_execute.part.0+0x5e>
 8010940:	6860      	ldr	r0, [r4, #4]
 8010942:	4629      	mov	r1, r5
 8010944:	f008 ff96 	bl	8019874 <rclc_action_remove_used_goal_handle>
 8010948:	e7e7      	b.n	801091a <_rclc_execute.part.0+0x66>
 801094a:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 801094e:	e9d4 130b 	ldrd	r1, r3, [r4, #44]	; 0x2c
 8010952:	b100      	cbz	r0, 8010956 <_rclc_execute.part.0+0xa2>
 8010954:	68a0      	ldr	r0, [r4, #8]
 8010956:	2400      	movs	r4, #0
 8010958:	4798      	blx	r3
 801095a:	4620      	mov	r0, r4
 801095c:	b005      	add	sp, #20
 801095e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010960:	6840      	ldr	r0, [r0, #4]
 8010962:	f007 fbab 	bl	80180bc <rcl_timer_call>
 8010966:	f240 3321 	movw	r3, #801	; 0x321
 801096a:	4604      	mov	r4, r0
 801096c:	4298      	cmp	r0, r3
 801096e:	d001      	beq.n	8010974 <_rclc_execute.part.0+0xc0>
 8010970:	2800      	cmp	r0, #0
 8010972:	d1c2      	bne.n	80108fa <_rclc_execute.part.0+0x46>
 8010974:	2400      	movs	r4, #0
 8010976:	4620      	mov	r0, r4
 8010978:	b005      	add	sp, #20
 801097a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801097c:	2400      	movs	r4, #0
 801097e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8010980:	6880      	ldr	r0, [r0, #8]
 8010982:	4798      	blx	r3
 8010984:	4620      	mov	r0, r4
 8010986:	b005      	add	sp, #20
 8010988:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801098a:	2400      	movs	r4, #0
 801098c:	6b03      	ldr	r3, [r0, #48]	; 0x30
 801098e:	4798      	blx	r3
 8010990:	4620      	mov	r0, r4
 8010992:	b005      	add	sp, #20
 8010994:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010996:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 801099a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801099c:	b100      	cbz	r0, 80109a0 <_rclc_execute.part.0+0xec>
 801099e:	68a0      	ldr	r0, [r4, #8]
 80109a0:	2400      	movs	r4, #0
 80109a2:	4798      	blx	r3
 80109a4:	4620      	mov	r0, r4
 80109a6:	b005      	add	sp, #20
 80109a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80109aa:	6840      	ldr	r0, [r0, #4]
 80109ac:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 80109b0:	bb3b      	cbnz	r3, 8010a02 <_rclc_execute.part.0+0x14e>
 80109b2:	f890 3020 	ldrb.w	r3, [r0, #32]
 80109b6:	2b00      	cmp	r3, #0
 80109b8:	d07d      	beq.n	8010ab6 <_rclc_execute.part.0+0x202>
 80109ba:	f640 0634 	movw	r6, #2100	; 0x834
 80109be:	2701      	movs	r7, #1
 80109c0:	e007      	b.n	80109d2 <_rclc_execute.part.0+0x11e>
 80109c2:	4628      	mov	r0, r5
 80109c4:	f008 ffe8 	bl	8019998 <rclc_action_server_response_goal_request>
 80109c8:	4629      	mov	r1, r5
 80109ca:	6860      	ldr	r0, [r4, #4]
 80109cc:	f008 ff52 	bl	8019874 <rclc_action_remove_used_goal_handle>
 80109d0:	6860      	ldr	r0, [r4, #4]
 80109d2:	2100      	movs	r1, #0
 80109d4:	f008 ff7a 	bl	80198cc <rclc_action_find_first_handle_by_status>
 80109d8:	4605      	mov	r5, r0
 80109da:	2800      	cmp	r0, #0
 80109dc:	d068      	beq.n	8010ab0 <_rclc_execute.part.0+0x1fc>
 80109de:	6863      	ldr	r3, [r4, #4]
 80109e0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80109e2:	699b      	ldr	r3, [r3, #24]
 80109e4:	4798      	blx	r3
 80109e6:	42b0      	cmp	r0, r6
 80109e8:	f04f 0100 	mov.w	r1, #0
 80109ec:	d1e9      	bne.n	80109c2 <_rclc_execute.part.0+0x10e>
 80109ee:	2101      	movs	r1, #1
 80109f0:	4628      	mov	r0, r5
 80109f2:	f008 ffd1 	bl	8019998 <rclc_action_server_response_goal_request>
 80109f6:	722f      	strb	r7, [r5, #8]
 80109f8:	e7ea      	b.n	80109d0 <_rclc_execute.part.0+0x11c>
 80109fa:	6848      	ldr	r0, [r1, #4]
 80109fc:	f008 ff3a 	bl	8019874 <rclc_action_remove_used_goal_handle>
 8010a00:	6860      	ldr	r0, [r4, #4]
 8010a02:	f008 ff6f 	bl	80198e4 <rclc_action_find_first_terminated_handle>
 8010a06:	4601      	mov	r1, r0
 8010a08:	2800      	cmp	r0, #0
 8010a0a:	d1f6      	bne.n	80109fa <_rclc_execute.part.0+0x146>
 8010a0c:	6860      	ldr	r0, [r4, #4]
 8010a0e:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
 8010a12:	e7ce      	b.n	80109b2 <_rclc_execute.part.0+0xfe>
 8010a14:	2400      	movs	r4, #0
 8010a16:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8010a18:	f100 0110 	add.w	r1, r0, #16
 8010a1c:	6880      	ldr	r0, [r0, #8]
 8010a1e:	4798      	blx	r3
 8010a20:	4620      	mov	r0, r4
 8010a22:	b005      	add	sp, #20
 8010a24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010a26:	6860      	ldr	r0, [r4, #4]
 8010a28:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8010a2c:	b18b      	cbz	r3, 8010a52 <_rclc_execute.part.0+0x19e>
 8010a2e:	68c5      	ldr	r5, [r0, #12]
 8010a30:	b32d      	cbz	r5, 8010a7e <_rclc_execute.part.0+0x1ca>
 8010a32:	2600      	movs	r6, #0
 8010a34:	f895 3022 	ldrb.w	r3, [r5, #34]	; 0x22
 8010a38:	b143      	cbz	r3, 8010a4c <_rclc_execute.part.0+0x198>
 8010a3a:	69c3      	ldr	r3, [r0, #28]
 8010a3c:	f885 6022 	strb.w	r6, [r5, #34]	; 0x22
 8010a40:	b123      	cbz	r3, 8010a4c <_rclc_execute.part.0+0x198>
 8010a42:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8010a44:	4628      	mov	r0, r5
 8010a46:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8010a48:	4798      	blx	r3
 8010a4a:	6860      	ldr	r0, [r4, #4]
 8010a4c:	682d      	ldr	r5, [r5, #0]
 8010a4e:	2d00      	cmp	r5, #0
 8010a50:	d1f0      	bne.n	8010a34 <_rclc_execute.part.0+0x180>
 8010a52:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 8010a56:	b193      	cbz	r3, 8010a7e <_rclc_execute.part.0+0x1ca>
 8010a58:	68c5      	ldr	r5, [r0, #12]
 8010a5a:	b185      	cbz	r5, 8010a7e <_rclc_execute.part.0+0x1ca>
 8010a5c:	2600      	movs	r6, #0
 8010a5e:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 8010a62:	b14b      	cbz	r3, 8010a78 <_rclc_execute.part.0+0x1c4>
 8010a64:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8010a66:	f885 6024 	strb.w	r6, [r5, #36]	; 0x24
 8010a6a:	b12b      	cbz	r3, 8010a78 <_rclc_execute.part.0+0x1c4>
 8010a6c:	4628      	mov	r0, r5
 8010a6e:	f895 1025 	ldrb.w	r1, [r5, #37]	; 0x25
 8010a72:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8010a74:	4798      	blx	r3
 8010a76:	6860      	ldr	r0, [r4, #4]
 8010a78:	682d      	ldr	r5, [r5, #0]
 8010a7a:	2d00      	cmp	r5, #0
 8010a7c:	d1ef      	bne.n	8010a5e <_rclc_execute.part.0+0x1aa>
 8010a7e:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	f43f af76 	beq.w	8010974 <_rclc_execute.part.0+0xc0>
 8010a88:	2700      	movs	r7, #0
 8010a8a:	e00b      	b.n	8010aa4 <_rclc_execute.part.0+0x1f0>
 8010a8c:	6863      	ldr	r3, [r4, #4]
 8010a8e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8010a90:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8010a92:	6a1e      	ldr	r6, [r3, #32]
 8010a94:	f885 7023 	strb.w	r7, [r5, #35]	; 0x23
 8010a98:	47b0      	blx	r6
 8010a9a:	6860      	ldr	r0, [r4, #4]
 8010a9c:	4629      	mov	r1, r5
 8010a9e:	f008 fee9 	bl	8019874 <rclc_action_remove_used_goal_handle>
 8010aa2:	6860      	ldr	r0, [r4, #4]
 8010aa4:	f008 ff6c 	bl	8019980 <rclc_action_find_first_handle_with_result_response>
 8010aa8:	4605      	mov	r5, r0
 8010aaa:	2800      	cmp	r0, #0
 8010aac:	d1ee      	bne.n	8010a8c <_rclc_execute.part.0+0x1d8>
 8010aae:	e761      	b.n	8010974 <_rclc_execute.part.0+0xc0>
 8010ab0:	6860      	ldr	r0, [r4, #4]
 8010ab2:	f880 5020 	strb.w	r5, [r0, #32]
 8010ab6:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8010aba:	2b00      	cmp	r3, #0
 8010abc:	f43f af5a 	beq.w	8010974 <_rclc_execute.part.0+0xc0>
 8010ac0:	68c5      	ldr	r5, [r0, #12]
 8010ac2:	b1b5      	cbz	r5, 8010af2 <_rclc_execute.part.0+0x23e>
 8010ac4:	2602      	movs	r6, #2
 8010ac6:	e001      	b.n	8010acc <_rclc_execute.part.0+0x218>
 8010ac8:	682d      	ldr	r5, [r5, #0]
 8010aca:	b195      	cbz	r5, 8010af2 <_rclc_execute.part.0+0x23e>
 8010acc:	f995 3008 	ldrsb.w	r3, [r5, #8]
 8010ad0:	2b03      	cmp	r3, #3
 8010ad2:	d1f9      	bne.n	8010ac8 <_rclc_execute.part.0+0x214>
 8010ad4:	69c3      	ldr	r3, [r0, #28]
 8010ad6:	4628      	mov	r0, r5
 8010ad8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8010ada:	4798      	blx	r3
 8010adc:	4603      	mov	r3, r0
 8010ade:	f105 0260 	add.w	r2, r5, #96	; 0x60
 8010ae2:	4628      	mov	r0, r5
 8010ae4:	f885 3025 	strb.w	r3, [r5, #37]	; 0x25
 8010ae8:	b143      	cbz	r3, 8010afc <_rclc_execute.part.0+0x248>
 8010aea:	f008 ff75 	bl	80199d8 <rclc_action_server_goal_cancel_accept>
 8010aee:	6860      	ldr	r0, [r4, #4]
 8010af0:	e7ea      	b.n	8010ac8 <_rclc_execute.part.0+0x214>
 8010af2:	2300      	movs	r3, #0
 8010af4:	461c      	mov	r4, r3
 8010af6:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
 8010afa:	e72e      	b.n	801095a <_rclc_execute.part.0+0xa6>
 8010afc:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8010afe:	f105 0758 	add.w	r7, r5, #88	; 0x58
 8010b02:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8010b06:	2101      	movs	r1, #1
 8010b08:	6860      	ldr	r0, [r4, #4]
 8010b0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010b0e:	f008 ff8f 	bl	8019a30 <rclc_action_server_goal_cancel_reject>
 8010b12:	722e      	strb	r6, [r5, #8]
 8010b14:	6860      	ldr	r0, [r4, #4]
 8010b16:	e7d7      	b.n	8010ac8 <_rclc_execute.part.0+0x214>
 8010b18:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8010b1a:	f104 0510 	add.w	r5, r4, #16
 8010b1e:	6880      	ldr	r0, [r0, #8]
 8010b20:	4798      	blx	r3
 8010b22:	e6e3      	b.n	80108ec <_rclc_execute.part.0+0x38>
 8010b24:	f100 0510 	add.w	r5, r0, #16
 8010b28:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8010b2a:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8010b2c:	4629      	mov	r1, r5
 8010b2e:	6880      	ldr	r0, [r0, #8]
 8010b30:	4798      	blx	r3
 8010b32:	e6db      	b.n	80108ec <_rclc_execute.part.0+0x38>
 8010b34:	2401      	movs	r4, #1
 8010b36:	e710      	b.n	801095a <_rclc_execute.part.0+0xa6>

08010b38 <rclc_executor_trigger_any>:
 8010b38:	2800      	cmp	r0, #0
 8010b3a:	d03d      	beq.n	8010bb8 <rclc_executor_trigger_any+0x80>
 8010b3c:	2900      	cmp	r1, #0
 8010b3e:	d03c      	beq.n	8010bba <rclc_executor_trigger_any+0x82>
 8010b40:	4603      	mov	r3, r0
 8010b42:	f890 0038 	ldrb.w	r0, [r0, #56]	; 0x38
 8010b46:	2200      	movs	r2, #0
 8010b48:	2800      	cmp	r0, #0
 8010b4a:	d035      	beq.n	8010bb8 <rclc_executor_trigger_any+0x80>
 8010b4c:	b430      	push	{r4, r5}
 8010b4e:	f893 c000 	ldrb.w	ip, [r3]
 8010b52:	f1bc 0f08 	cmp.w	ip, #8
 8010b56:	d11d      	bne.n	8010b94 <rclc_executor_trigger_any+0x5c>
 8010b58:	685c      	ldr	r4, [r3, #4]
 8010b5a:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8010b5c:	f035 457f 	bics.w	r5, r5, #4278190080	; 0xff000000
 8010b60:	d105      	bne.n	8010b6e <rclc_executor_trigger_any+0x36>
 8010b62:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
 8010b66:	b910      	cbnz	r0, 8010b6e <rclc_executor_trigger_any+0x36>
 8010b68:	f894 0043 	ldrb.w	r0, [r4, #67]	; 0x43
 8010b6c:	b128      	cbz	r0, 8010b7a <rclc_executor_trigger_any+0x42>
 8010b6e:	bc30      	pop	{r4, r5}
 8010b70:	4770      	bx	lr
 8010b72:	f893 0039 	ldrb.w	r0, [r3, #57]	; 0x39
 8010b76:	2800      	cmp	r0, #0
 8010b78:	d1f9      	bne.n	8010b6e <rclc_executor_trigger_any+0x36>
 8010b7a:	3201      	adds	r2, #1
 8010b7c:	3340      	adds	r3, #64	; 0x40
 8010b7e:	4291      	cmp	r1, r2
 8010b80:	d017      	beq.n	8010bb2 <rclc_executor_trigger_any+0x7a>
 8010b82:	f893 0038 	ldrb.w	r0, [r3, #56]	; 0x38
 8010b86:	2800      	cmp	r0, #0
 8010b88:	d0f1      	beq.n	8010b6e <rclc_executor_trigger_any+0x36>
 8010b8a:	f893 c000 	ldrb.w	ip, [r3]
 8010b8e:	f1bc 0f08 	cmp.w	ip, #8
 8010b92:	d0e1      	beq.n	8010b58 <rclc_executor_trigger_any+0x20>
 8010b94:	f1bc 0f09 	cmp.w	ip, #9
 8010b98:	d1eb      	bne.n	8010b72 <rclc_executor_trigger_any+0x3a>
 8010b9a:	685c      	ldr	r4, [r3, #4]
 8010b9c:	6a25      	ldr	r5, [r4, #32]
 8010b9e:	2d00      	cmp	r5, #0
 8010ba0:	d1e5      	bne.n	8010b6e <rclc_executor_trigger_any+0x36>
 8010ba2:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
 8010ba6:	2800      	cmp	r0, #0
 8010ba8:	d1e1      	bne.n	8010b6e <rclc_executor_trigger_any+0x36>
 8010baa:	3201      	adds	r2, #1
 8010bac:	3340      	adds	r3, #64	; 0x40
 8010bae:	4291      	cmp	r1, r2
 8010bb0:	d1e7      	bne.n	8010b82 <rclc_executor_trigger_any+0x4a>
 8010bb2:	2000      	movs	r0, #0
 8010bb4:	bc30      	pop	{r4, r5}
 8010bb6:	4770      	bx	lr
 8010bb8:	4770      	bx	lr
 8010bba:	4608      	mov	r0, r1
 8010bbc:	4770      	bx	lr
 8010bbe:	bf00      	nop

08010bc0 <rclc_executor_get_zero_initialized_executor>:
 8010bc0:	b510      	push	{r4, lr}
 8010bc2:	4604      	mov	r4, r0
 8010bc4:	2288      	movs	r2, #136	; 0x88
 8010bc6:	4902      	ldr	r1, [pc, #8]	; (8010bd0 <rclc_executor_get_zero_initialized_executor+0x10>)
 8010bc8:	f00b fd89 	bl	801c6de <memcpy>
 8010bcc:	4620      	mov	r0, r4
 8010bce:	bd10      	pop	{r4, pc}
 8010bd0:	0801dbc8 	.word	0x0801dbc8
 8010bd4:	00000000 	.word	0x00000000

08010bd8 <rclc_executor_init>:
 8010bd8:	2900      	cmp	r1, #0
 8010bda:	d06a      	beq.n	8010cb2 <rclc_executor_init+0xda>
 8010bdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010be0:	4605      	mov	r5, r0
 8010be2:	b0b0      	sub	sp, #192	; 0xc0
 8010be4:	2800      	cmp	r0, #0
 8010be6:	d05c      	beq.n	8010ca2 <rclc_executor_init+0xca>
 8010be8:	4616      	mov	r6, r2
 8010bea:	4618      	mov	r0, r3
 8010bec:	4688      	mov	r8, r1
 8010bee:	461f      	mov	r7, r3
 8010bf0:	f000 fc78 	bl	80114e4 <rcutils_allocator_is_valid>
 8010bf4:	2e00      	cmp	r6, #0
 8010bf6:	d054      	beq.n	8010ca2 <rclc_executor_init+0xca>
 8010bf8:	f080 0401 	eor.w	r4, r0, #1
 8010bfc:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8010c00:	d14f      	bne.n	8010ca2 <rclc_executor_init+0xca>
 8010c02:	2288      	movs	r2, #136	; 0x88
 8010c04:	4930      	ldr	r1, [pc, #192]	; (8010cc8 <rclc_executor_init+0xf0>)
 8010c06:	a80e      	add	r0, sp, #56	; 0x38
 8010c08:	f00b fd69 	bl	801c6de <memcpy>
 8010c0c:	a90e      	add	r1, sp, #56	; 0x38
 8010c0e:	2288      	movs	r2, #136	; 0x88
 8010c10:	4628      	mov	r0, r5
 8010c12:	f00b fd64 	bl	801c6de <memcpy>
 8010c16:	4668      	mov	r0, sp
 8010c18:	f8c5 8000 	str.w	r8, [r5]
 8010c1c:	60ae      	str	r6, [r5, #8]
 8010c1e:	f007 fbc3 	bl	80183a8 <rcl_get_zero_initialized_wait_set>
 8010c22:	46ec      	mov	ip, sp
 8010c24:	f105 0e14 	add.w	lr, r5, #20
 8010c28:	f8d7 8000 	ldr.w	r8, [r7]
 8010c2c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010c30:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8010c34:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010c38:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8010c3c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010c40:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8010cc0 <rclc_executor_init+0xe8>
 8010c44:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8010c48:	f8dc 3000 	ldr.w	r3, [ip]
 8010c4c:	01b0      	lsls	r0, r6, #6
 8010c4e:	6939      	ldr	r1, [r7, #16]
 8010c50:	f8ce 3000 	str.w	r3, [lr]
 8010c54:	612f      	str	r7, [r5, #16]
 8010c56:	ed85 7b1a 	vstr	d7, [r5, #104]	; 0x68
 8010c5a:	47c0      	blx	r8
 8010c5c:	6068      	str	r0, [r5, #4]
 8010c5e:	b908      	cbnz	r0, 8010c64 <rclc_executor_init+0x8c>
 8010c60:	e029      	b.n	8010cb6 <rclc_executor_init+0xde>
 8010c62:	6868      	ldr	r0, [r5, #4]
 8010c64:	eb00 1084 	add.w	r0, r0, r4, lsl #6
 8010c68:	3401      	adds	r4, #1
 8010c6a:	4631      	mov	r1, r6
 8010c6c:	f000 fac0 	bl	80111f0 <rclc_executor_handle_init>
 8010c70:	42a6      	cmp	r6, r4
 8010c72:	d8f6      	bhi.n	8010c62 <rclc_executor_init+0x8a>
 8010c74:	f105 0048 	add.w	r0, r5, #72	; 0x48
 8010c78:	f000 faae 	bl	80111d8 <rclc_executor_handle_counters_zero_init>
 8010c7c:	4a13      	ldr	r2, [pc, #76]	; (8010ccc <rclc_executor_init+0xf4>)
 8010c7e:	2300      	movs	r3, #0
 8010c80:	6868      	ldr	r0, [r5, #4]
 8010c82:	e9c5 231e 	strd	r2, r3, [r5, #120]	; 0x78
 8010c86:	b168      	cbz	r0, 8010ca4 <rclc_executor_init+0xcc>
 8010c88:	68ab      	ldr	r3, [r5, #8]
 8010c8a:	b173      	cbz	r3, 8010caa <rclc_executor_init+0xd2>
 8010c8c:	692a      	ldr	r2, [r5, #16]
 8010c8e:	fab2 f382 	clz	r3, r2
 8010c92:	095b      	lsrs	r3, r3, #5
 8010c94:	b14a      	cbz	r2, 8010caa <rclc_executor_init+0xd2>
 8010c96:	4618      	mov	r0, r3
 8010c98:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80
 8010c9c:	b030      	add	sp, #192	; 0xc0
 8010c9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010ca2:	200b      	movs	r0, #11
 8010ca4:	b030      	add	sp, #192	; 0xc0
 8010ca6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010caa:	2000      	movs	r0, #0
 8010cac:	b030      	add	sp, #192	; 0xc0
 8010cae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010cb2:	200b      	movs	r0, #11
 8010cb4:	4770      	bx	lr
 8010cb6:	200a      	movs	r0, #10
 8010cb8:	e7f4      	b.n	8010ca4 <rclc_executor_init+0xcc>
 8010cba:	bf00      	nop
 8010cbc:	f3af 8000 	nop.w
 8010cc0:	3b9aca00 	.word	0x3b9aca00
 8010cc4:	00000000 	.word	0x00000000
 8010cc8:	0801dbc8 	.word	0x0801dbc8
 8010ccc:	08010b39 	.word	0x08010b39

08010cd0 <rclc_executor_add_subscription>:
 8010cd0:	2b00      	cmp	r3, #0
 8010cd2:	bf18      	it	ne
 8010cd4:	2a00      	cmpne	r2, #0
 8010cd6:	b570      	push	{r4, r5, r6, lr}
 8010cd8:	4604      	mov	r4, r0
 8010cda:	bf0c      	ite	eq
 8010cdc:	2001      	moveq	r0, #1
 8010cde:	2000      	movne	r0, #0
 8010ce0:	f89d c010 	ldrb.w	ip, [sp, #16]
 8010ce4:	2900      	cmp	r1, #0
 8010ce6:	bf08      	it	eq
 8010ce8:	f040 0001 	orreq.w	r0, r0, #1
 8010cec:	bb28      	cbnz	r0, 8010d3a <rclc_executor_add_subscription+0x6a>
 8010cee:	fab4 f584 	clz	r5, r4
 8010cf2:	096d      	lsrs	r5, r5, #5
 8010cf4:	b30c      	cbz	r4, 8010d3a <rclc_executor_add_subscription+0x6a>
 8010cf6:	e9d4 0602 	ldrd	r0, r6, [r4, #8]
 8010cfa:	4286      	cmp	r6, r0
 8010cfc:	d301      	bcc.n	8010d02 <rclc_executor_add_subscription+0x32>
 8010cfe:	2001      	movs	r0, #1
 8010d00:	bd70      	pop	{r4, r5, r6, pc}
 8010d02:	6860      	ldr	r0, [r4, #4]
 8010d04:	ea4f 1e86 	mov.w	lr, r6, lsl #6
 8010d08:	f800 500e 	strb.w	r5, [r0, lr]
 8010d0c:	eb00 1086 	add.w	r0, r0, r6, lsl #6
 8010d10:	3601      	adds	r6, #1
 8010d12:	6303      	str	r3, [r0, #48]	; 0x30
 8010d14:	2301      	movs	r3, #1
 8010d16:	62c5      	str	r5, [r0, #44]	; 0x2c
 8010d18:	f104 0514 	add.w	r5, r4, #20
 8010d1c:	f880 c001 	strb.w	ip, [r0, #1]
 8010d20:	8703      	strh	r3, [r0, #56]	; 0x38
 8010d22:	e9c0 1201 	strd	r1, r2, [r0, #4]
 8010d26:	4628      	mov	r0, r5
 8010d28:	60e6      	str	r6, [r4, #12]
 8010d2a:	f007 fb51 	bl	80183d0 <rcl_wait_set_is_valid>
 8010d2e:	b930      	cbnz	r0, 8010d3e <rclc_executor_add_subscription+0x6e>
 8010d30:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8010d32:	2000      	movs	r0, #0
 8010d34:	3301      	adds	r3, #1
 8010d36:	64a3      	str	r3, [r4, #72]	; 0x48
 8010d38:	bd70      	pop	{r4, r5, r6, pc}
 8010d3a:	200b      	movs	r0, #11
 8010d3c:	bd70      	pop	{r4, r5, r6, pc}
 8010d3e:	4628      	mov	r0, r5
 8010d40:	f007 fb4c 	bl	80183dc <rcl_wait_set_fini>
 8010d44:	2800      	cmp	r0, #0
 8010d46:	d0f3      	beq.n	8010d30 <rclc_executor_add_subscription+0x60>
 8010d48:	bd70      	pop	{r4, r5, r6, pc}
 8010d4a:	bf00      	nop

08010d4c <rclc_executor_add_service>:
 8010d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d4e:	9d06      	ldr	r5, [sp, #24]
 8010d50:	4604      	mov	r4, r0
 8010d52:	2b00      	cmp	r3, #0
 8010d54:	bf18      	it	ne
 8010d56:	2d00      	cmpne	r5, #0
 8010d58:	bf0c      	ite	eq
 8010d5a:	2001      	moveq	r0, #1
 8010d5c:	2000      	movne	r0, #0
 8010d5e:	2a00      	cmp	r2, #0
 8010d60:	bf08      	it	eq
 8010d62:	f040 0001 	orreq.w	r0, r0, #1
 8010d66:	2900      	cmp	r1, #0
 8010d68:	bf08      	it	eq
 8010d6a:	f040 0001 	orreq.w	r0, r0, #1
 8010d6e:	bb40      	cbnz	r0, 8010dc2 <rclc_executor_add_service+0x76>
 8010d70:	fab4 f684 	clz	r6, r4
 8010d74:	0976      	lsrs	r6, r6, #5
 8010d76:	b324      	cbz	r4, 8010dc2 <rclc_executor_add_service+0x76>
 8010d78:	e9d4 7002 	ldrd	r7, r0, [r4, #8]
 8010d7c:	42b8      	cmp	r0, r7
 8010d7e:	d301      	bcc.n	8010d84 <rclc_executor_add_service+0x38>
 8010d80:	2001      	movs	r0, #1
 8010d82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010d84:	6867      	ldr	r7, [r4, #4]
 8010d86:	ea4f 1e80 	mov.w	lr, r0, lsl #6
 8010d8a:	f100 0c01 	add.w	ip, r0, #1
 8010d8e:	eb07 1080 	add.w	r0, r7, r0, lsl #6
 8010d92:	6283      	str	r3, [r0, #40]	; 0x28
 8010d94:	2305      	movs	r3, #5
 8010d96:	6305      	str	r5, [r0, #48]	; 0x30
 8010d98:	f104 0514 	add.w	r5, r4, #20
 8010d9c:	e9c0 1201 	strd	r1, r2, [r0, #4]
 8010da0:	f827 300e 	strh.w	r3, [r7, lr]
 8010da4:	2301      	movs	r3, #1
 8010da6:	62c6      	str	r6, [r0, #44]	; 0x2c
 8010da8:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
 8010dac:	4628      	mov	r0, r5
 8010dae:	f8c4 c00c 	str.w	ip, [r4, #12]
 8010db2:	f007 fb0d 	bl	80183d0 <rcl_wait_set_is_valid>
 8010db6:	b930      	cbnz	r0, 8010dc6 <rclc_executor_add_service+0x7a>
 8010db8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8010dba:	2000      	movs	r0, #0
 8010dbc:	3301      	adds	r3, #1
 8010dbe:	6563      	str	r3, [r4, #84]	; 0x54
 8010dc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010dc2:	200b      	movs	r0, #11
 8010dc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010dc6:	4628      	mov	r0, r5
 8010dc8:	f007 fb08 	bl	80183dc <rcl_wait_set_fini>
 8010dcc:	2800      	cmp	r0, #0
 8010dce:	d0f3      	beq.n	8010db8 <rclc_executor_add_service+0x6c>
 8010dd0:	e7d7      	b.n	8010d82 <rclc_executor_add_service+0x36>
 8010dd2:	bf00      	nop

08010dd4 <rclc_executor_prepare>:
 8010dd4:	2800      	cmp	r0, #0
 8010dd6:	d044      	beq.n	8010e62 <rclc_executor_prepare+0x8e>
 8010dd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010dda:	f100 0514 	add.w	r5, r0, #20
 8010dde:	b09b      	sub	sp, #108	; 0x6c
 8010de0:	4604      	mov	r4, r0
 8010de2:	4628      	mov	r0, r5
 8010de4:	f007 faf4 	bl	80183d0 <rcl_wait_set_is_valid>
 8010de8:	b110      	cbz	r0, 8010df0 <rclc_executor_prepare+0x1c>
 8010dea:	2000      	movs	r0, #0
 8010dec:	b01b      	add	sp, #108	; 0x6c
 8010dee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010df0:	4628      	mov	r0, r5
 8010df2:	f007 faf3 	bl	80183dc <rcl_wait_set_fini>
 8010df6:	2800      	cmp	r0, #0
 8010df8:	d130      	bne.n	8010e5c <rclc_executor_prepare+0x88>
 8010dfa:	a80c      	add	r0, sp, #48	; 0x30
 8010dfc:	ae04      	add	r6, sp, #16
 8010dfe:	f007 fad3 	bl	80183a8 <rcl_get_zero_initialized_wait_set>
 8010e02:	f10d 0c30 	add.w	ip, sp, #48	; 0x30
 8010e06:	46ae      	mov	lr, r5
 8010e08:	6927      	ldr	r7, [r4, #16]
 8010e0a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010e0e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8010e12:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010e16:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8010e1a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010e1e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8010e22:	f8dc 3000 	ldr.w	r3, [ip]
 8010e26:	f8ce 3000 	str.w	r3, [lr]
 8010e2a:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8010e2c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8010e2e:	683b      	ldr	r3, [r7, #0]
 8010e30:	4628      	mov	r0, r5
 8010e32:	6822      	ldr	r2, [r4, #0]
 8010e34:	6033      	str	r3, [r6, #0]
 8010e36:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010e38:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8010e3a:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8010e3e:	e9d4 3213 	ldrd	r3, r2, [r4, #76]	; 0x4c
 8010e42:	e9cd 2100 	strd	r2, r1, [sp]
 8010e46:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8010e48:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8010e4a:	f007 fdc7 	bl	80189dc <rcl_wait_set_init>
 8010e4e:	2800      	cmp	r0, #0
 8010e50:	d0cc      	beq.n	8010dec <rclc_executor_prepare+0x18>
 8010e52:	900b      	str	r0, [sp, #44]	; 0x2c
 8010e54:	f000 fb84 	bl	8011560 <rcutils_reset_error>
 8010e58:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8010e5a:	e7c7      	b.n	8010dec <rclc_executor_prepare+0x18>
 8010e5c:	f000 fb80 	bl	8011560 <rcutils_reset_error>
 8010e60:	e7cb      	b.n	8010dfa <rclc_executor_prepare+0x26>
 8010e62:	200b      	movs	r0, #11
 8010e64:	4770      	bx	lr
 8010e66:	bf00      	nop

08010e68 <rclc_executor_spin_some.part.0>:
 8010e68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e6c:	4605      	mov	r5, r0
 8010e6e:	4691      	mov	r9, r2
 8010e70:	4698      	mov	r8, r3
 8010e72:	f7ff ffaf 	bl	8010dd4 <rclc_executor_prepare>
 8010e76:	f105 0614 	add.w	r6, r5, #20
 8010e7a:	4630      	mov	r0, r6
 8010e7c:	f007 fb7a 	bl	8018574 <rcl_wait_set_clear>
 8010e80:	4607      	mov	r7, r0
 8010e82:	2800      	cmp	r0, #0
 8010e84:	f040 80a8 	bne.w	8010fd8 <rclc_executor_spin_some.part.0+0x170>
 8010e88:	68ab      	ldr	r3, [r5, #8]
 8010e8a:	b30b      	cbz	r3, 8010ed0 <rclc_executor_spin_some.part.0+0x68>
 8010e8c:	4604      	mov	r4, r0
 8010e8e:	6869      	ldr	r1, [r5, #4]
 8010e90:	01a2      	lsls	r2, r4, #6
 8010e92:	eb01 1c84 	add.w	ip, r1, r4, lsl #6
 8010e96:	f89c 3038 	ldrb.w	r3, [ip, #56]	; 0x38
 8010e9a:	b1cb      	cbz	r3, 8010ed0 <rclc_executor_spin_some.part.0+0x68>
 8010e9c:	5c8b      	ldrb	r3, [r1, r2]
 8010e9e:	2b0a      	cmp	r3, #10
 8010ea0:	f200 80de 	bhi.w	8011060 <rclc_executor_spin_some.part.0+0x1f8>
 8010ea4:	e8df f003 	tbb	[pc, r3]
 8010ea8:	8da99d9d 	.word	0x8da99d9d
 8010eac:	0606068d 	.word	0x0606068d
 8010eb0:	c1ce      	.short	0xc1ce
 8010eb2:	b5          	.byte	0xb5
 8010eb3:	00          	.byte	0x00
 8010eb4:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 8010eb8:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8010ebc:	4630      	mov	r0, r6
 8010ebe:	f007 fea9 	bl	8018c14 <rcl_wait_set_add_service>
 8010ec2:	2800      	cmp	r0, #0
 8010ec4:	f040 8087 	bne.w	8010fd6 <rclc_executor_spin_some.part.0+0x16e>
 8010ec8:	3401      	adds	r4, #1
 8010eca:	68ab      	ldr	r3, [r5, #8]
 8010ecc:	429c      	cmp	r4, r3
 8010ece:	d3de      	bcc.n	8010e8e <rclc_executor_spin_some.part.0+0x26>
 8010ed0:	4643      	mov	r3, r8
 8010ed2:	464a      	mov	r2, r9
 8010ed4:	4630      	mov	r0, r6
 8010ed6:	f007 fecb 	bl	8018c70 <rcl_wait>
 8010eda:	f895 3080 	ldrb.w	r3, [r5, #128]	; 0x80
 8010ede:	2b00      	cmp	r3, #0
 8010ee0:	f000 80c6 	beq.w	8011070 <rclc_executor_spin_some.part.0+0x208>
 8010ee4:	2b01      	cmp	r3, #1
 8010ee6:	f040 80bb 	bne.w	8011060 <rclc_executor_spin_some.part.0+0x1f8>
 8010eea:	68ab      	ldr	r3, [r5, #8]
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	f000 8159 	beq.w	80111a4 <rclc_executor_spin_some.part.0+0x33c>
 8010ef2:	2400      	movs	r4, #0
 8010ef4:	f240 1991 	movw	r9, #401	; 0x191
 8010ef8:	46a0      	mov	r8, r4
 8010efa:	e00a      	b.n	8010f12 <rclc_executor_spin_some.part.0+0xaa>
 8010efc:	f7ff fb18 	bl	8010530 <_rclc_check_for_new_data>
 8010f00:	4604      	mov	r4, r0
 8010f02:	b110      	cbz	r0, 8010f0a <rclc_executor_spin_some.part.0+0xa2>
 8010f04:	4548      	cmp	r0, r9
 8010f06:	f040 80b1 	bne.w	801106c <rclc_executor_spin_some.part.0+0x204>
 8010f0a:	68ab      	ldr	r3, [r5, #8]
 8010f0c:	4598      	cmp	r8, r3
 8010f0e:	f080 8126 	bcs.w	801115e <rclc_executor_spin_some.part.0+0x2f6>
 8010f12:	686a      	ldr	r2, [r5, #4]
 8010f14:	4631      	mov	r1, r6
 8010f16:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 8010f1a:	f108 0801 	add.w	r8, r8, #1
 8010f1e:	f890 c038 	ldrb.w	ip, [r0, #56]	; 0x38
 8010f22:	f1bc 0f00 	cmp.w	ip, #0
 8010f26:	d1e9      	bne.n	8010efc <rclc_executor_spin_some.part.0+0x94>
 8010f28:	4619      	mov	r1, r3
 8010f2a:	4610      	mov	r0, r2
 8010f2c:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	; 0x78
 8010f30:	4798      	blx	r3
 8010f32:	2800      	cmp	r0, #0
 8010f34:	f000 809a 	beq.w	801106c <rclc_executor_spin_some.part.0+0x204>
 8010f38:	68ab      	ldr	r3, [r5, #8]
 8010f3a:	2b00      	cmp	r3, #0
 8010f3c:	f000 8096 	beq.w	801106c <rclc_executor_spin_some.part.0+0x204>
 8010f40:	f04f 0800 	mov.w	r8, #0
 8010f44:	f240 1991 	movw	r9, #401	; 0x191
 8010f48:	e009      	b.n	8010f5e <rclc_executor_spin_some.part.0+0xf6>
 8010f4a:	f7ff fb3f 	bl	80105cc <_rclc_take_new_data>
 8010f4e:	4604      	mov	r4, r0
 8010f50:	b110      	cbz	r0, 8010f58 <rclc_executor_spin_some.part.0+0xf0>
 8010f52:	4548      	cmp	r0, r9
 8010f54:	f040 808a 	bne.w	801106c <rclc_executor_spin_some.part.0+0x204>
 8010f58:	68ab      	ldr	r3, [r5, #8]
 8010f5a:	4598      	cmp	r8, r3
 8010f5c:	d209      	bcs.n	8010f72 <rclc_executor_spin_some.part.0+0x10a>
 8010f5e:	6868      	ldr	r0, [r5, #4]
 8010f60:	4631      	mov	r1, r6
 8010f62:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 8010f66:	f108 0801 	add.w	r8, r8, #1
 8010f6a:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 8010f6e:	2a00      	cmp	r2, #0
 8010f70:	d1eb      	bne.n	8010f4a <rclc_executor_spin_some.part.0+0xe2>
 8010f72:	2b00      	cmp	r3, #0
 8010f74:	d07a      	beq.n	801106c <rclc_executor_spin_some.part.0+0x204>
 8010f76:	2600      	movs	r6, #0
 8010f78:	e00e      	b.n	8010f98 <rclc_executor_spin_some.part.0+0x130>
 8010f7a:	f812 200c 	ldrb.w	r2, [r2, ip]
 8010f7e:	2a08      	cmp	r2, #8
 8010f80:	f000 80fc 	beq.w	801117c <rclc_executor_spin_some.part.0+0x314>
 8010f84:	2a09      	cmp	r2, #9
 8010f86:	f000 80ee 	beq.w	8011166 <rclc_executor_spin_some.part.0+0x2fe>
 8010f8a:	f890 2039 	ldrb.w	r2, [r0, #57]	; 0x39
 8010f8e:	b98a      	cbnz	r2, 8010fb4 <rclc_executor_spin_some.part.0+0x14c>
 8010f90:	3601      	adds	r6, #1
 8010f92:	429e      	cmp	r6, r3
 8010f94:	d267      	bcs.n	8011066 <rclc_executor_spin_some.part.0+0x1fe>
 8010f96:	2400      	movs	r4, #0
 8010f98:	686a      	ldr	r2, [r5, #4]
 8010f9a:	ea4f 1c86 	mov.w	ip, r6, lsl #6
 8010f9e:	eb02 1086 	add.w	r0, r2, r6, lsl #6
 8010fa2:	f890 1038 	ldrb.w	r1, [r0, #56]	; 0x38
 8010fa6:	2900      	cmp	r1, #0
 8010fa8:	d060      	beq.n	801106c <rclc_executor_spin_some.part.0+0x204>
 8010faa:	7841      	ldrb	r1, [r0, #1]
 8010fac:	2900      	cmp	r1, #0
 8010fae:	d0e4      	beq.n	8010f7a <rclc_executor_spin_some.part.0+0x112>
 8010fb0:	2901      	cmp	r1, #1
 8010fb2:	d1ed      	bne.n	8010f90 <rclc_executor_spin_some.part.0+0x128>
 8010fb4:	f7ff fc7e 	bl	80108b4 <_rclc_execute.part.0>
 8010fb8:	2800      	cmp	r0, #0
 8010fba:	f040 80b5 	bne.w	8011128 <rclc_executor_spin_some.part.0+0x2c0>
 8010fbe:	68ab      	ldr	r3, [r5, #8]
 8010fc0:	e7e6      	b.n	8010f90 <rclc_executor_spin_some.part.0+0x128>
 8010fc2:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 8010fc6:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8010fca:	4630      	mov	r0, r6
 8010fcc:	f007 fdf6 	bl	8018bbc <rcl_wait_set_add_client>
 8010fd0:	2800      	cmp	r0, #0
 8010fd2:	f43f af79 	beq.w	8010ec8 <rclc_executor_spin_some.part.0+0x60>
 8010fd6:	4607      	mov	r7, r0
 8010fd8:	f000 fac2 	bl	8011560 <rcutils_reset_error>
 8010fdc:	4638      	mov	r0, r7
 8010fde:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010fe2:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 8010fe6:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8010fea:	4630      	mov	r0, r6
 8010fec:	f007 fa96 	bl	801851c <rcl_wait_set_add_subscription>
 8010ff0:	2800      	cmp	r0, #0
 8010ff2:	f43f af69 	beq.w	8010ec8 <rclc_executor_spin_some.part.0+0x60>
 8010ff6:	4607      	mov	r7, r0
 8010ff8:	e7ee      	b.n	8010fd8 <rclc_executor_spin_some.part.0+0x170>
 8010ffa:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 8010ffe:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8011002:	4630      	mov	r0, r6
 8011004:	f007 fdaa 	bl	8018b5c <rcl_wait_set_add_timer>
 8011008:	2800      	cmp	r0, #0
 801100a:	f43f af5d 	beq.w	8010ec8 <rclc_executor_spin_some.part.0+0x60>
 801100e:	4607      	mov	r7, r0
 8011010:	e7e2      	b.n	8010fd8 <rclc_executor_spin_some.part.0+0x170>
 8011012:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 8011016:	f8dc 1004 	ldr.w	r1, [ip, #4]
 801101a:	4630      	mov	r0, r6
 801101c:	f007 fd72 	bl	8018b04 <rcl_wait_set_add_guard_condition>
 8011020:	2800      	cmp	r0, #0
 8011022:	f43f af51 	beq.w	8010ec8 <rclc_executor_spin_some.part.0+0x60>
 8011026:	4607      	mov	r7, r0
 8011028:	e7d6      	b.n	8010fd8 <rclc_executor_spin_some.part.0+0x170>
 801102a:	f8dc 1004 	ldr.w	r1, [ip, #4]
 801102e:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 8011032:	4630      	mov	r0, r6
 8011034:	3110      	adds	r1, #16
 8011036:	f008 faef 	bl	8019618 <rcl_action_wait_set_add_action_server>
 801103a:	2800      	cmp	r0, #0
 801103c:	f43f af44 	beq.w	8010ec8 <rclc_executor_spin_some.part.0+0x60>
 8011040:	4607      	mov	r7, r0
 8011042:	e7c9      	b.n	8010fd8 <rclc_executor_spin_some.part.0+0x170>
 8011044:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8011048:	2300      	movs	r3, #0
 801104a:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 801104e:	4630      	mov	r0, r6
 8011050:	3110      	adds	r1, #16
 8011052:	f008 f8b9 	bl	80191c8 <rcl_action_wait_set_add_action_client>
 8011056:	2800      	cmp	r0, #0
 8011058:	f43f af36 	beq.w	8010ec8 <rclc_executor_spin_some.part.0+0x60>
 801105c:	4607      	mov	r7, r0
 801105e:	e7bb      	b.n	8010fd8 <rclc_executor_spin_some.part.0+0x170>
 8011060:	2701      	movs	r7, #1
 8011062:	f000 fa7d 	bl	8011560 <rcutils_reset_error>
 8011066:	4638      	mov	r0, r7
 8011068:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801106c:	4627      	mov	r7, r4
 801106e:	e7fa      	b.n	8011066 <rclc_executor_spin_some.part.0+0x1fe>
 8011070:	68ab      	ldr	r3, [r5, #8]
 8011072:	2b00      	cmp	r3, #0
 8011074:	f000 8093 	beq.w	801119e <rclc_executor_spin_some.part.0+0x336>
 8011078:	2400      	movs	r4, #0
 801107a:	f240 1991 	movw	r9, #401	; 0x191
 801107e:	46a0      	mov	r8, r4
 8011080:	e008      	b.n	8011094 <rclc_executor_spin_some.part.0+0x22c>
 8011082:	f7ff fa55 	bl	8010530 <_rclc_check_for_new_data>
 8011086:	4604      	mov	r4, r0
 8011088:	b108      	cbz	r0, 801108e <rclc_executor_spin_some.part.0+0x226>
 801108a:	4548      	cmp	r0, r9
 801108c:	d1ee      	bne.n	801106c <rclc_executor_spin_some.part.0+0x204>
 801108e:	68ab      	ldr	r3, [r5, #8]
 8011090:	4598      	cmp	r8, r3
 8011092:	d266      	bcs.n	8011162 <rclc_executor_spin_some.part.0+0x2fa>
 8011094:	686a      	ldr	r2, [r5, #4]
 8011096:	4631      	mov	r1, r6
 8011098:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 801109c:	f108 0801 	add.w	r8, r8, #1
 80110a0:	f890 c038 	ldrb.w	ip, [r0, #56]	; 0x38
 80110a4:	f1bc 0f00 	cmp.w	ip, #0
 80110a8:	d1eb      	bne.n	8011082 <rclc_executor_spin_some.part.0+0x21a>
 80110aa:	4619      	mov	r1, r3
 80110ac:	4610      	mov	r0, r2
 80110ae:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	; 0x78
 80110b2:	4798      	blx	r3
 80110b4:	2800      	cmp	r0, #0
 80110b6:	d0d9      	beq.n	801106c <rclc_executor_spin_some.part.0+0x204>
 80110b8:	68ab      	ldr	r3, [r5, #8]
 80110ba:	2b00      	cmp	r3, #0
 80110bc:	d0d6      	beq.n	801106c <rclc_executor_spin_some.part.0+0x204>
 80110be:	f04f 0a00 	mov.w	sl, #0
 80110c2:	f240 1891 	movw	r8, #401	; 0x191
 80110c6:	f240 2959 	movw	r9, #601	; 0x259
 80110ca:	e00e      	b.n	80110ea <rclc_executor_spin_some.part.0+0x282>
 80110cc:	f813 300b 	ldrb.w	r3, [r3, fp]
 80110d0:	2b08      	cmp	r3, #8
 80110d2:	d034      	beq.n	801113e <rclc_executor_spin_some.part.0+0x2d6>
 80110d4:	2b09      	cmp	r3, #9
 80110d6:	d029      	beq.n	801112c <rclc_executor_spin_some.part.0+0x2c4>
 80110d8:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80110dc:	bb03      	cbnz	r3, 8011120 <rclc_executor_spin_some.part.0+0x2b8>
 80110de:	f10a 0a01 	add.w	sl, sl, #1
 80110e2:	68ab      	ldr	r3, [r5, #8]
 80110e4:	459a      	cmp	sl, r3
 80110e6:	d2be      	bcs.n	8011066 <rclc_executor_spin_some.part.0+0x1fe>
 80110e8:	2400      	movs	r4, #0
 80110ea:	6868      	ldr	r0, [r5, #4]
 80110ec:	ea4f 1b8a 	mov.w	fp, sl, lsl #6
 80110f0:	eb00 108a 	add.w	r0, r0, sl, lsl #6
 80110f4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80110f8:	2b00      	cmp	r3, #0
 80110fa:	d0b7      	beq.n	801106c <rclc_executor_spin_some.part.0+0x204>
 80110fc:	4631      	mov	r1, r6
 80110fe:	f7ff fa65 	bl	80105cc <_rclc_take_new_data>
 8011102:	2800      	cmp	r0, #0
 8011104:	bf18      	it	ne
 8011106:	4540      	cmpne	r0, r8
 8011108:	d001      	beq.n	801110e <rclc_executor_spin_some.part.0+0x2a6>
 801110a:	4548      	cmp	r0, r9
 801110c:	d10c      	bne.n	8011128 <rclc_executor_spin_some.part.0+0x2c0>
 801110e:	686b      	ldr	r3, [r5, #4]
 8011110:	eb13 000b 	adds.w	r0, r3, fp
 8011114:	d021      	beq.n	801115a <rclc_executor_spin_some.part.0+0x2f2>
 8011116:	7842      	ldrb	r2, [r0, #1]
 8011118:	2a00      	cmp	r2, #0
 801111a:	d0d7      	beq.n	80110cc <rclc_executor_spin_some.part.0+0x264>
 801111c:	2a01      	cmp	r2, #1
 801111e:	d1de      	bne.n	80110de <rclc_executor_spin_some.part.0+0x276>
 8011120:	f7ff fbc8 	bl	80108b4 <_rclc_execute.part.0>
 8011124:	2800      	cmp	r0, #0
 8011126:	d0da      	beq.n	80110de <rclc_executor_spin_some.part.0+0x276>
 8011128:	4607      	mov	r7, r0
 801112a:	e79c      	b.n	8011066 <rclc_executor_spin_some.part.0+0x1fe>
 801112c:	6843      	ldr	r3, [r0, #4]
 801112e:	6a1a      	ldr	r2, [r3, #32]
 8011130:	2a00      	cmp	r2, #0
 8011132:	d1f5      	bne.n	8011120 <rclc_executor_spin_some.part.0+0x2b8>
 8011134:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8011138:	2b00      	cmp	r3, #0
 801113a:	d0d0      	beq.n	80110de <rclc_executor_spin_some.part.0+0x276>
 801113c:	e7f0      	b.n	8011120 <rclc_executor_spin_some.part.0+0x2b8>
 801113e:	6843      	ldr	r3, [r0, #4]
 8011140:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8011142:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8011146:	d1eb      	bne.n	8011120 <rclc_executor_spin_some.part.0+0x2b8>
 8011148:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 801114c:	2a00      	cmp	r2, #0
 801114e:	d1e7      	bne.n	8011120 <rclc_executor_spin_some.part.0+0x2b8>
 8011150:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8011154:	2b00      	cmp	r3, #0
 8011156:	d0c2      	beq.n	80110de <rclc_executor_spin_some.part.0+0x276>
 8011158:	e7e2      	b.n	8011120 <rclc_executor_spin_some.part.0+0x2b8>
 801115a:	270b      	movs	r7, #11
 801115c:	e783      	b.n	8011066 <rclc_executor_spin_some.part.0+0x1fe>
 801115e:	686a      	ldr	r2, [r5, #4]
 8011160:	e6e2      	b.n	8010f28 <rclc_executor_spin_some.part.0+0xc0>
 8011162:	686a      	ldr	r2, [r5, #4]
 8011164:	e7a1      	b.n	80110aa <rclc_executor_spin_some.part.0+0x242>
 8011166:	6842      	ldr	r2, [r0, #4]
 8011168:	6a11      	ldr	r1, [r2, #32]
 801116a:	2900      	cmp	r1, #0
 801116c:	f47f af22 	bne.w	8010fb4 <rclc_executor_spin_some.part.0+0x14c>
 8011170:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8011174:	2a00      	cmp	r2, #0
 8011176:	f43f af0b 	beq.w	8010f90 <rclc_executor_spin_some.part.0+0x128>
 801117a:	e71b      	b.n	8010fb4 <rclc_executor_spin_some.part.0+0x14c>
 801117c:	6842      	ldr	r2, [r0, #4]
 801117e:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8011180:	f031 417f 	bics.w	r1, r1, #4278190080	; 0xff000000
 8011184:	f47f af16 	bne.w	8010fb4 <rclc_executor_spin_some.part.0+0x14c>
 8011188:	f892 1044 	ldrb.w	r1, [r2, #68]	; 0x44
 801118c:	2900      	cmp	r1, #0
 801118e:	f47f af11 	bne.w	8010fb4 <rclc_executor_spin_some.part.0+0x14c>
 8011192:	f892 2043 	ldrb.w	r2, [r2, #67]	; 0x43
 8011196:	2a00      	cmp	r2, #0
 8011198:	f43f aefa 	beq.w	8010f90 <rclc_executor_spin_some.part.0+0x128>
 801119c:	e70a      	b.n	8010fb4 <rclc_executor_spin_some.part.0+0x14c>
 801119e:	686a      	ldr	r2, [r5, #4]
 80111a0:	461c      	mov	r4, r3
 80111a2:	e782      	b.n	80110aa <rclc_executor_spin_some.part.0+0x242>
 80111a4:	686a      	ldr	r2, [r5, #4]
 80111a6:	461c      	mov	r4, r3
 80111a8:	e6be      	b.n	8010f28 <rclc_executor_spin_some.part.0+0xc0>
 80111aa:	bf00      	nop

080111ac <rclc_executor_spin_some>:
 80111ac:	b190      	cbz	r0, 80111d4 <rclc_executor_spin_some+0x28>
 80111ae:	b570      	push	{r4, r5, r6, lr}
 80111b0:	4604      	mov	r4, r0
 80111b2:	6800      	ldr	r0, [r0, #0]
 80111b4:	4616      	mov	r6, r2
 80111b6:	461d      	mov	r5, r3
 80111b8:	f006 fac2 	bl	8017740 <rcl_context_is_valid>
 80111bc:	b130      	cbz	r0, 80111cc <rclc_executor_spin_some+0x20>
 80111be:	4632      	mov	r2, r6
 80111c0:	462b      	mov	r3, r5
 80111c2:	4620      	mov	r0, r4
 80111c4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80111c8:	f7ff be4e 	b.w	8010e68 <rclc_executor_spin_some.part.0>
 80111cc:	f000 f9c8 	bl	8011560 <rcutils_reset_error>
 80111d0:	2001      	movs	r0, #1
 80111d2:	bd70      	pop	{r4, r5, r6, pc}
 80111d4:	200b      	movs	r0, #11
 80111d6:	4770      	bx	lr

080111d8 <rclc_executor_handle_counters_zero_init>:
 80111d8:	b130      	cbz	r0, 80111e8 <rclc_executor_handle_counters_zero_init+0x10>
 80111da:	2220      	movs	r2, #32
 80111dc:	2100      	movs	r1, #0
 80111de:	b508      	push	{r3, lr}
 80111e0:	f00b f9b4 	bl	801c54c <memset>
 80111e4:	2000      	movs	r0, #0
 80111e6:	bd08      	pop	{r3, pc}
 80111e8:	200b      	movs	r0, #11
 80111ea:	4770      	bx	lr
 80111ec:	0000      	movs	r0, r0
	...

080111f0 <rclc_executor_handle_init>:
 80111f0:	4603      	mov	r3, r0
 80111f2:	b178      	cbz	r0, 8011214 <rclc_executor_handle_init+0x24>
 80111f4:	2200      	movs	r2, #0
 80111f6:	f04f 0c0b 	mov.w	ip, #11
 80111fa:	6341      	str	r1, [r0, #52]	; 0x34
 80111fc:	4610      	mov	r0, r2
 80111fe:	f8a3 c000 	strh.w	ip, [r3]
 8011202:	631a      	str	r2, [r3, #48]	; 0x30
 8011204:	871a      	strh	r2, [r3, #56]	; 0x38
 8011206:	ed9f 7b04 	vldr	d7, [pc, #16]	; 8011218 <rclc_executor_handle_init+0x28>
 801120a:	e9c3 2201 	strd	r2, r2, [r3, #4]
 801120e:	ed83 7b0a 	vstr	d7, [r3, #40]	; 0x28
 8011212:	4770      	bx	lr
 8011214:	200b      	movs	r0, #11
 8011216:	4770      	bx	lr
	...

08011220 <rclc_support_init_with_options>:
 8011220:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011224:	b083      	sub	sp, #12
 8011226:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8011228:	2b00      	cmp	r3, #0
 801122a:	bf18      	it	ne
 801122c:	2f00      	cmpne	r7, #0
 801122e:	d027      	beq.n	8011280 <rclc_support_init_with_options+0x60>
 8011230:	4604      	mov	r4, r0
 8011232:	b328      	cbz	r0, 8011280 <rclc_support_init_with_options+0x60>
 8011234:	46e9      	mov	r9, sp
 8011236:	461d      	mov	r5, r3
 8011238:	460e      	mov	r6, r1
 801123a:	4690      	mov	r8, r2
 801123c:	4648      	mov	r0, r9
 801123e:	f006 fa75 	bl	801772c <rcl_get_zero_initialized_context>
 8011242:	462a      	mov	r2, r5
 8011244:	4623      	mov	r3, r4
 8011246:	e899 0003 	ldmia.w	r9, {r0, r1}
 801124a:	e884 0003 	stmia.w	r4, {r0, r1}
 801124e:	4641      	mov	r1, r8
 8011250:	4630      	mov	r0, r6
 8011252:	f006 fb89 	bl	8017968 <rcl_init>
 8011256:	4605      	mov	r5, r0
 8011258:	b960      	cbnz	r0, 8011274 <rclc_support_init_with_options+0x54>
 801125a:	463a      	mov	r2, r7
 801125c:	f104 010c 	add.w	r1, r4, #12
 8011260:	2003      	movs	r0, #3
 8011262:	60a7      	str	r7, [r4, #8]
 8011264:	f006 fe96 	bl	8017f94 <rcl_clock_init>
 8011268:	4605      	mov	r5, r0
 801126a:	b918      	cbnz	r0, 8011274 <rclc_support_init_with_options+0x54>
 801126c:	4628      	mov	r0, r5
 801126e:	b003      	add	sp, #12
 8011270:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011274:	f000 f974 	bl	8011560 <rcutils_reset_error>
 8011278:	4628      	mov	r0, r5
 801127a:	b003      	add	sp, #12
 801127c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011280:	250b      	movs	r5, #11
 8011282:	4628      	mov	r0, r5
 8011284:	b003      	add	sp, #12
 8011286:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801128a:	bf00      	nop

0801128c <rclc_node_init_with_options>:
 801128c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011290:	b087      	sub	sp, #28
 8011292:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8011294:	2e00      	cmp	r6, #0
 8011296:	bf18      	it	ne
 8011298:	2b00      	cmpne	r3, #0
 801129a:	bf0c      	ite	eq
 801129c:	f04f 0c01 	moveq.w	ip, #1
 80112a0:	f04f 0c00 	movne.w	ip, #0
 80112a4:	2a00      	cmp	r2, #0
 80112a6:	bf08      	it	eq
 80112a8:	f04c 0c01 	orreq.w	ip, ip, #1
 80112ac:	2900      	cmp	r1, #0
 80112ae:	bf08      	it	eq
 80112b0:	f04c 0c01 	orreq.w	ip, ip, #1
 80112b4:	f1bc 0f00 	cmp.w	ip, #0
 80112b8:	d118      	bne.n	80112ec <rclc_node_init_with_options+0x60>
 80112ba:	4604      	mov	r4, r0
 80112bc:	b1b0      	cbz	r0, 80112ec <rclc_node_init_with_options+0x60>
 80112be:	f10d 0910 	add.w	r9, sp, #16
 80112c2:	460d      	mov	r5, r1
 80112c4:	4698      	mov	r8, r3
 80112c6:	4617      	mov	r7, r2
 80112c8:	4648      	mov	r0, r9
 80112ca:	f7fe fc07 	bl	800fadc <rcl_get_zero_initialized_node>
 80112ce:	9600      	str	r6, [sp, #0]
 80112d0:	4643      	mov	r3, r8
 80112d2:	463a      	mov	r2, r7
 80112d4:	e899 0003 	ldmia.w	r9, {r0, r1}
 80112d8:	e884 0003 	stmia.w	r4, {r0, r1}
 80112dc:	4629      	mov	r1, r5
 80112de:	4620      	mov	r0, r4
 80112e0:	f7fe fc06 	bl	800faf0 <rcl_node_init>
 80112e4:	b930      	cbnz	r0, 80112f4 <rclc_node_init_with_options+0x68>
 80112e6:	b007      	add	sp, #28
 80112e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80112ec:	200b      	movs	r0, #11
 80112ee:	b007      	add	sp, #28
 80112f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80112f4:	9003      	str	r0, [sp, #12]
 80112f6:	f000 f933 	bl	8011560 <rcutils_reset_error>
 80112fa:	9803      	ldr	r0, [sp, #12]
 80112fc:	b007      	add	sp, #28
 80112fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011302:	bf00      	nop

08011304 <rclc_publisher_init_default>:
 8011304:	2b00      	cmp	r3, #0
 8011306:	bf18      	it	ne
 8011308:	2a00      	cmpne	r2, #0
 801130a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801130e:	4616      	mov	r6, r2
 8011310:	bf0c      	ite	eq
 8011312:	2201      	moveq	r2, #1
 8011314:	2200      	movne	r2, #0
 8011316:	b0a0      	sub	sp, #128	; 0x80
 8011318:	2900      	cmp	r1, #0
 801131a:	bf08      	it	eq
 801131c:	f042 0201 	orreq.w	r2, r2, #1
 8011320:	bb1a      	cbnz	r2, 801136a <rclc_publisher_init_default+0x66>
 8011322:	4604      	mov	r4, r0
 8011324:	b308      	cbz	r0, 801136a <rclc_publisher_init_default+0x66>
 8011326:	f10d 0810 	add.w	r8, sp, #16
 801132a:	461f      	mov	r7, r3
 801132c:	460d      	mov	r5, r1
 801132e:	f7fe fd7f 	bl	800fe30 <rcl_get_zero_initialized_publisher>
 8011332:	6020      	str	r0, [r4, #0]
 8011334:	4640      	mov	r0, r8
 8011336:	f7fe fe1b 	bl	800ff70 <rcl_publisher_get_default_options>
 801133a:	2250      	movs	r2, #80	; 0x50
 801133c:	490d      	ldr	r1, [pc, #52]	; (8011374 <rclc_publisher_init_default+0x70>)
 801133e:	4640      	mov	r0, r8
 8011340:	f00b f9cd 	bl	801c6de <memcpy>
 8011344:	463b      	mov	r3, r7
 8011346:	4632      	mov	r2, r6
 8011348:	4629      	mov	r1, r5
 801134a:	4620      	mov	r0, r4
 801134c:	f8cd 8000 	str.w	r8, [sp]
 8011350:	f7fe fd74 	bl	800fe3c <rcl_publisher_init>
 8011354:	b910      	cbnz	r0, 801135c <rclc_publisher_init_default+0x58>
 8011356:	b020      	add	sp, #128	; 0x80
 8011358:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801135c:	9003      	str	r0, [sp, #12]
 801135e:	f000 f8ff 	bl	8011560 <rcutils_reset_error>
 8011362:	9803      	ldr	r0, [sp, #12]
 8011364:	b020      	add	sp, #128	; 0x80
 8011366:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801136a:	200b      	movs	r0, #11
 801136c:	b020      	add	sp, #128	; 0x80
 801136e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011372:	bf00      	nop
 8011374:	0801dc50 	.word	0x0801dc50

08011378 <rclc_service_init_default>:
 8011378:	2b00      	cmp	r3, #0
 801137a:	bf18      	it	ne
 801137c:	2a00      	cmpne	r2, #0
 801137e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011382:	4616      	mov	r6, r2
 8011384:	bf0c      	ite	eq
 8011386:	2201      	moveq	r2, #1
 8011388:	2200      	movne	r2, #0
 801138a:	b09e      	sub	sp, #120	; 0x78
 801138c:	2900      	cmp	r1, #0
 801138e:	bf08      	it	eq
 8011390:	f042 0201 	orreq.w	r2, r2, #1
 8011394:	bb1a      	cbnz	r2, 80113de <rclc_service_init_default+0x66>
 8011396:	4604      	mov	r4, r0
 8011398:	b308      	cbz	r0, 80113de <rclc_service_init_default+0x66>
 801139a:	f10d 0810 	add.w	r8, sp, #16
 801139e:	461f      	mov	r7, r3
 80113a0:	460d      	mov	r5, r1
 80113a2:	f7fe fe59 	bl	8010058 <rcl_get_zero_initialized_service>
 80113a6:	6020      	str	r0, [r4, #0]
 80113a8:	4640      	mov	r0, r8
 80113aa:	f7fe feed 	bl	8010188 <rcl_service_get_default_options>
 80113ae:	2250      	movs	r2, #80	; 0x50
 80113b0:	490d      	ldr	r1, [pc, #52]	; (80113e8 <rclc_service_init_default+0x70>)
 80113b2:	4640      	mov	r0, r8
 80113b4:	f00b f993 	bl	801c6de <memcpy>
 80113b8:	463b      	mov	r3, r7
 80113ba:	4632      	mov	r2, r6
 80113bc:	4629      	mov	r1, r5
 80113be:	4620      	mov	r0, r4
 80113c0:	f8cd 8000 	str.w	r8, [sp]
 80113c4:	f7fe fe4e 	bl	8010064 <rcl_service_init>
 80113c8:	b910      	cbnz	r0, 80113d0 <rclc_service_init_default+0x58>
 80113ca:	b01e      	add	sp, #120	; 0x78
 80113cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80113d0:	9003      	str	r0, [sp, #12]
 80113d2:	f000 f8c5 	bl	8011560 <rcutils_reset_error>
 80113d6:	9803      	ldr	r0, [sp, #12]
 80113d8:	b01e      	add	sp, #120	; 0x78
 80113da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80113de:	200b      	movs	r0, #11
 80113e0:	b01e      	add	sp, #120	; 0x78
 80113e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80113e6:	bf00      	nop
 80113e8:	0801dca0 	.word	0x0801dca0

080113ec <rclc_subscription_init_default>:
 80113ec:	2b00      	cmp	r3, #0
 80113ee:	bf18      	it	ne
 80113f0:	2a00      	cmpne	r2, #0
 80113f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80113f6:	4616      	mov	r6, r2
 80113f8:	bf0c      	ite	eq
 80113fa:	2201      	moveq	r2, #1
 80113fc:	2200      	movne	r2, #0
 80113fe:	b0a0      	sub	sp, #128	; 0x80
 8011400:	2900      	cmp	r1, #0
 8011402:	bf08      	it	eq
 8011404:	f042 0201 	orreq.w	r2, r2, #1
 8011408:	bb1a      	cbnz	r2, 8011452 <rclc_subscription_init_default+0x66>
 801140a:	4604      	mov	r4, r0
 801140c:	b308      	cbz	r0, 8011452 <rclc_subscription_init_default+0x66>
 801140e:	f10d 0810 	add.w	r8, sp, #16
 8011412:	461f      	mov	r7, r3
 8011414:	460d      	mov	r5, r1
 8011416:	f7fe ff43 	bl	80102a0 <rcl_get_zero_initialized_subscription>
 801141a:	6020      	str	r0, [r4, #0]
 801141c:	4640      	mov	r0, r8
 801141e:	f7fe fff3 	bl	8010408 <rcl_subscription_get_default_options>
 8011422:	2250      	movs	r2, #80	; 0x50
 8011424:	490d      	ldr	r1, [pc, #52]	; (801145c <rclc_subscription_init_default+0x70>)
 8011426:	4640      	mov	r0, r8
 8011428:	f00b f959 	bl	801c6de <memcpy>
 801142c:	463b      	mov	r3, r7
 801142e:	4632      	mov	r2, r6
 8011430:	4629      	mov	r1, r5
 8011432:	4620      	mov	r0, r4
 8011434:	f8cd 8000 	str.w	r8, [sp]
 8011438:	f7fe ff38 	bl	80102ac <rcl_subscription_init>
 801143c:	b910      	cbnz	r0, 8011444 <rclc_subscription_init_default+0x58>
 801143e:	b020      	add	sp, #128	; 0x80
 8011440:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011444:	9003      	str	r0, [sp, #12]
 8011446:	f000 f88b 	bl	8011560 <rcutils_reset_error>
 801144a:	9803      	ldr	r0, [sp, #12]
 801144c:	b020      	add	sp, #128	; 0x80
 801144e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011452:	200b      	movs	r0, #11
 8011454:	b020      	add	sp, #128	; 0x80
 8011456:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801145a:	bf00      	nop
 801145c:	0801dcf0 	.word	0x0801dcf0

08011460 <__default_zero_allocate>:
 8011460:	f00a bad4 	b.w	801ba0c <calloc>

08011464 <__default_reallocate>:
 8011464:	f00a bc72 	b.w	801bd4c <realloc>

08011468 <__default_deallocate>:
 8011468:	f00a bb50 	b.w	801bb0c <free>

0801146c <__default_allocate>:
 801146c:	f00a bb46 	b.w	801bafc <malloc>

08011470 <rcutils_get_zero_initialized_allocator>:
 8011470:	b510      	push	{r4, lr}
 8011472:	4c05      	ldr	r4, [pc, #20]	; (8011488 <rcutils_get_zero_initialized_allocator+0x18>)
 8011474:	4686      	mov	lr, r0
 8011476:	4684      	mov	ip, r0
 8011478:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801147a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801147e:	6823      	ldr	r3, [r4, #0]
 8011480:	4670      	mov	r0, lr
 8011482:	f8cc 3000 	str.w	r3, [ip]
 8011486:	bd10      	pop	{r4, pc}
 8011488:	0801dd40 	.word	0x0801dd40

0801148c <rcutils_set_default_allocator>:
 801148c:	b1a8      	cbz	r0, 80114ba <rcutils_set_default_allocator+0x2e>
 801148e:	6802      	ldr	r2, [r0, #0]
 8011490:	b1a2      	cbz	r2, 80114bc <rcutils_set_default_allocator+0x30>
 8011492:	6841      	ldr	r1, [r0, #4]
 8011494:	b1a1      	cbz	r1, 80114c0 <rcutils_set_default_allocator+0x34>
 8011496:	b410      	push	{r4}
 8011498:	68c4      	ldr	r4, [r0, #12]
 801149a:	b164      	cbz	r4, 80114b6 <rcutils_set_default_allocator+0x2a>
 801149c:	6880      	ldr	r0, [r0, #8]
 801149e:	b138      	cbz	r0, 80114b0 <rcutils_set_default_allocator+0x24>
 80114a0:	4b08      	ldr	r3, [pc, #32]	; (80114c4 <rcutils_set_default_allocator+0x38>)
 80114a2:	601a      	str	r2, [r3, #0]
 80114a4:	2200      	movs	r2, #0
 80114a6:	e9c3 1001 	strd	r1, r0, [r3, #4]
 80114aa:	2001      	movs	r0, #1
 80114ac:	e9c3 4203 	strd	r4, r2, [r3, #12]
 80114b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80114b4:	4770      	bx	lr
 80114b6:	4620      	mov	r0, r4
 80114b8:	e7fa      	b.n	80114b0 <rcutils_set_default_allocator+0x24>
 80114ba:	4770      	bx	lr
 80114bc:	4610      	mov	r0, r2
 80114be:	4770      	bx	lr
 80114c0:	4608      	mov	r0, r1
 80114c2:	4770      	bx	lr
 80114c4:	20000488 	.word	0x20000488

080114c8 <rcutils_get_default_allocator>:
 80114c8:	b510      	push	{r4, lr}
 80114ca:	4c05      	ldr	r4, [pc, #20]	; (80114e0 <rcutils_get_default_allocator+0x18>)
 80114cc:	4686      	mov	lr, r0
 80114ce:	4684      	mov	ip, r0
 80114d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80114d2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80114d6:	6823      	ldr	r3, [r4, #0]
 80114d8:	4670      	mov	r0, lr
 80114da:	f8cc 3000 	str.w	r3, [ip]
 80114de:	bd10      	pop	{r4, pc}
 80114e0:	20000488 	.word	0x20000488

080114e4 <rcutils_allocator_is_valid>:
 80114e4:	b158      	cbz	r0, 80114fe <rcutils_allocator_is_valid+0x1a>
 80114e6:	6803      	ldr	r3, [r0, #0]
 80114e8:	b143      	cbz	r3, 80114fc <rcutils_allocator_is_valid+0x18>
 80114ea:	6843      	ldr	r3, [r0, #4]
 80114ec:	b133      	cbz	r3, 80114fc <rcutils_allocator_is_valid+0x18>
 80114ee:	68c3      	ldr	r3, [r0, #12]
 80114f0:	b123      	cbz	r3, 80114fc <rcutils_allocator_is_valid+0x18>
 80114f2:	6880      	ldr	r0, [r0, #8]
 80114f4:	3800      	subs	r0, #0
 80114f6:	bf18      	it	ne
 80114f8:	2001      	movne	r0, #1
 80114fa:	4770      	bx	lr
 80114fc:	4618      	mov	r0, r3
 80114fe:	4770      	bx	lr

08011500 <rcutils_get_env>:
 8011500:	b168      	cbz	r0, 801151e <rcutils_get_env+0x1e>
 8011502:	b510      	push	{r4, lr}
 8011504:	460c      	mov	r4, r1
 8011506:	b129      	cbz	r1, 8011514 <rcutils_get_env+0x14>
 8011508:	f00a fab0 	bl	801ba6c <getenv>
 801150c:	b120      	cbz	r0, 8011518 <rcutils_get_env+0x18>
 801150e:	6020      	str	r0, [r4, #0]
 8011510:	2000      	movs	r0, #0
 8011512:	bd10      	pop	{r4, pc}
 8011514:	4803      	ldr	r0, [pc, #12]	; (8011524 <rcutils_get_env+0x24>)
 8011516:	bd10      	pop	{r4, pc}
 8011518:	4b03      	ldr	r3, [pc, #12]	; (8011528 <rcutils_get_env+0x28>)
 801151a:	6023      	str	r3, [r4, #0]
 801151c:	bd10      	pop	{r4, pc}
 801151e:	4803      	ldr	r0, [pc, #12]	; (801152c <rcutils_get_env+0x2c>)
 8011520:	4770      	bx	lr
 8011522:	bf00      	nop
 8011524:	0801dd70 	.word	0x0801dd70
 8011528:	0801e128 	.word	0x0801e128
 801152c:	0801dd54 	.word	0x0801dd54

08011530 <rcutils_get_error_string>:
 8011530:	4b06      	ldr	r3, [pc, #24]	; (801154c <rcutils_get_error_string+0x1c>)
 8011532:	781b      	ldrb	r3, [r3, #0]
 8011534:	b13b      	cbz	r3, 8011546 <rcutils_get_error_string+0x16>
 8011536:	4b06      	ldr	r3, [pc, #24]	; (8011550 <rcutils_get_error_string+0x20>)
 8011538:	781a      	ldrb	r2, [r3, #0]
 801153a:	b90a      	cbnz	r2, 8011540 <rcutils_get_error_string+0x10>
 801153c:	2201      	movs	r2, #1
 801153e:	701a      	strb	r2, [r3, #0]
 8011540:	4b04      	ldr	r3, [pc, #16]	; (8011554 <rcutils_get_error_string+0x24>)
 8011542:	7818      	ldrb	r0, [r3, #0]
 8011544:	4770      	bx	lr
 8011546:	4b04      	ldr	r3, [pc, #16]	; (8011558 <rcutils_get_error_string+0x28>)
 8011548:	7818      	ldrb	r0, [r3, #0]
 801154a:	4770      	bx	lr
 801154c:	2000df88 	.word	0x2000df88
 8011550:	2000dfa1 	.word	0x2000dfa1
 8011554:	2000dfa0 	.word	0x2000dfa0
 8011558:	0801d6ec 	.word	0x0801d6ec
 801155c:	00000000 	.word	0x00000000

08011560 <rcutils_reset_error>:
 8011560:	ed9f 7b07 	vldr	d7, [pc, #28]	; 8011580 <rcutils_reset_error+0x20>
 8011564:	2300      	movs	r3, #0
 8011566:	4a08      	ldr	r2, [pc, #32]	; (8011588 <rcutils_reset_error+0x28>)
 8011568:	4808      	ldr	r0, [pc, #32]	; (801158c <rcutils_reset_error+0x2c>)
 801156a:	8013      	strh	r3, [r2, #0]
 801156c:	4908      	ldr	r1, [pc, #32]	; (8011590 <rcutils_reset_error+0x30>)
 801156e:	7003      	strb	r3, [r0, #0]
 8011570:	700b      	strb	r3, [r1, #0]
 8011572:	ed82 7b02 	vstr	d7, [r2, #8]
 8011576:	4a07      	ldr	r2, [pc, #28]	; (8011594 <rcutils_reset_error+0x34>)
 8011578:	7013      	strb	r3, [r2, #0]
 801157a:	4770      	bx	lr
 801157c:	f3af 8000 	nop.w
	...
 8011588:	2000df90 	.word	0x2000df90
 801158c:	2000dfa1 	.word	0x2000dfa1
 8011590:	2000dfa0 	.word	0x2000dfa0
 8011594:	2000df88 	.word	0x2000df88

08011598 <rcutils_format_string_limit>:
 8011598:	b40f      	push	{r0, r1, r2, r3}
 801159a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801159c:	b083      	sub	sp, #12
 801159e:	ac08      	add	r4, sp, #32
 80115a0:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80115a2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80115a6:	b326      	cbz	r6, 80115f2 <rcutils_format_string_limit+0x5a>
 80115a8:	a808      	add	r0, sp, #32
 80115aa:	f7ff ff9b 	bl	80114e4 <rcutils_allocator_is_valid>
 80115ae:	b300      	cbz	r0, 80115f2 <rcutils_format_string_limit+0x5a>
 80115b0:	2100      	movs	r1, #0
 80115b2:	ab0f      	add	r3, sp, #60	; 0x3c
 80115b4:	4632      	mov	r2, r6
 80115b6:	4608      	mov	r0, r1
 80115b8:	e9cd 3300 	strd	r3, r3, [sp]
 80115bc:	f000 f906 	bl	80117cc <rcutils_vsnprintf>
 80115c0:	1c43      	adds	r3, r0, #1
 80115c2:	4605      	mov	r5, r0
 80115c4:	d015      	beq.n	80115f2 <rcutils_format_string_limit+0x5a>
 80115c6:	1c47      	adds	r7, r0, #1
 80115c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80115ca:	429f      	cmp	r7, r3
 80115cc:	d901      	bls.n	80115d2 <rcutils_format_string_limit+0x3a>
 80115ce:	1e5d      	subs	r5, r3, #1
 80115d0:	461f      	mov	r7, r3
 80115d2:	9b08      	ldr	r3, [sp, #32]
 80115d4:	4638      	mov	r0, r7
 80115d6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80115d8:	4798      	blx	r3
 80115da:	4604      	mov	r4, r0
 80115dc:	b148      	cbz	r0, 80115f2 <rcutils_format_string_limit+0x5a>
 80115de:	4632      	mov	r2, r6
 80115e0:	4639      	mov	r1, r7
 80115e2:	9b01      	ldr	r3, [sp, #4]
 80115e4:	f000 f8f2 	bl	80117cc <rcutils_vsnprintf>
 80115e8:	2800      	cmp	r0, #0
 80115ea:	db09      	blt.n	8011600 <rcutils_format_string_limit+0x68>
 80115ec:	2300      	movs	r3, #0
 80115ee:	5563      	strb	r3, [r4, r5]
 80115f0:	e000      	b.n	80115f4 <rcutils_format_string_limit+0x5c>
 80115f2:	2400      	movs	r4, #0
 80115f4:	4620      	mov	r0, r4
 80115f6:	b003      	add	sp, #12
 80115f8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80115fc:	b004      	add	sp, #16
 80115fe:	4770      	bx	lr
 8011600:	4620      	mov	r0, r4
 8011602:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011604:	990c      	ldr	r1, [sp, #48]	; 0x30
 8011606:	2400      	movs	r4, #0
 8011608:	4798      	blx	r3
 801160a:	e7f3      	b.n	80115f4 <rcutils_format_string_limit+0x5c>

0801160c <rcutils_repl_str>:
 801160c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011610:	ed2d 8b02 	vpush	{d8}
 8011614:	b087      	sub	sp, #28
 8011616:	2600      	movs	r6, #0
 8011618:	4680      	mov	r8, r0
 801161a:	468a      	mov	sl, r1
 801161c:	9000      	str	r0, [sp, #0]
 801161e:	4608      	mov	r0, r1
 8011620:	ee08 2a10 	vmov	s16, r2
 8011624:	4699      	mov	r9, r3
 8011626:	2510      	movs	r5, #16
 8011628:	f7ee fe14 	bl	8000254 <strlen>
 801162c:	4637      	mov	r7, r6
 801162e:	46b3      	mov	fp, r6
 8011630:	9001      	str	r0, [sp, #4]
 8011632:	e01e      	b.n	8011672 <rcutils_repl_str+0x66>
 8011634:	f10b 0b01 	add.w	fp, fp, #1
 8011638:	9b01      	ldr	r3, [sp, #4]
 801163a:	455e      	cmp	r6, fp
 801163c:	eb04 0803 	add.w	r8, r4, r3
 8011640:	d211      	bcs.n	8011666 <rcutils_repl_str+0x5a>
 8011642:	442e      	add	r6, r5
 8011644:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8011648:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801164c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011650:	00b1      	lsls	r1, r6, #2
 8011652:	4798      	blx	r3
 8011654:	2800      	cmp	r0, #0
 8011656:	f000 8088 	beq.w	801176a <rcutils_repl_str+0x15e>
 801165a:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 801165e:	4607      	mov	r7, r0
 8011660:	bf28      	it	cs
 8011662:	f44f 1580 	movcs.w	r5, #1048576	; 0x100000
 8011666:	9a00      	ldr	r2, [sp, #0]
 8011668:	eb07 038b 	add.w	r3, r7, fp, lsl #2
 801166c:	1aa4      	subs	r4, r4, r2
 801166e:	f843 4c04 	str.w	r4, [r3, #-4]
 8011672:	4651      	mov	r1, sl
 8011674:	4640      	mov	r0, r8
 8011676:	f00a ff90 	bl	801c59a <strstr>
 801167a:	4604      	mov	r4, r0
 801167c:	4638      	mov	r0, r7
 801167e:	2c00      	cmp	r4, #0
 8011680:	d1d8      	bne.n	8011634 <rcutils_repl_str+0x28>
 8011682:	4640      	mov	r0, r8
 8011684:	f7ee fde6 	bl	8000254 <strlen>
 8011688:	9b00      	ldr	r3, [sp, #0]
 801168a:	eba8 0803 	sub.w	r8, r8, r3
 801168e:	eb08 0400 	add.w	r4, r8, r0
 8011692:	9402      	str	r4, [sp, #8]
 8011694:	f1bb 0f00 	cmp.w	fp, #0
 8011698:	d045      	beq.n	8011726 <rcutils_repl_str+0x11a>
 801169a:	ee18 0a10 	vmov	r0, s16
 801169e:	f7ee fdd9 	bl	8000254 <strlen>
 80116a2:	9a01      	ldr	r2, [sp, #4]
 80116a4:	4606      	mov	r6, r0
 80116a6:	f8d9 3000 	ldr.w	r3, [r9]
 80116aa:	1a82      	subs	r2, r0, r2
 80116ac:	f8d9 1010 	ldr.w	r1, [r9, #16]
 80116b0:	fb0b 4202 	mla	r2, fp, r2, r4
 80116b4:	1c50      	adds	r0, r2, #1
 80116b6:	9205      	str	r2, [sp, #20]
 80116b8:	4798      	blx	r3
 80116ba:	4682      	mov	sl, r0
 80116bc:	2800      	cmp	r0, #0
 80116be:	d054      	beq.n	801176a <rcutils_repl_str+0x15e>
 80116c0:	683a      	ldr	r2, [r7, #0]
 80116c2:	463d      	mov	r5, r7
 80116c4:	9900      	ldr	r1, [sp, #0]
 80116c6:	2401      	movs	r4, #1
 80116c8:	f00b f809 	bl	801c6de <memcpy>
 80116cc:	683b      	ldr	r3, [r7, #0]
 80116ce:	e9cd 7a03 	strd	r7, sl, [sp, #12]
 80116d2:	eb0a 0803 	add.w	r8, sl, r3
 80116d6:	ee18 7a10 	vmov	r7, s16
 80116da:	f8dd a000 	ldr.w	sl, [sp]
 80116de:	f8cd 9000 	str.w	r9, [sp]
 80116e2:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80116e6:	4632      	mov	r2, r6
 80116e8:	4639      	mov	r1, r7
 80116ea:	4640      	mov	r0, r8
 80116ec:	44b0      	add	r8, r6
 80116ee:	f00a fff6 	bl	801c6de <memcpy>
 80116f2:	f855 2b04 	ldr.w	r2, [r5], #4
 80116f6:	45a3      	cmp	fp, r4
 80116f8:	444a      	add	r2, r9
 80116fa:	eb0a 0102 	add.w	r1, sl, r2
 80116fe:	d02a      	beq.n	8011756 <rcutils_repl_str+0x14a>
 8011700:	6828      	ldr	r0, [r5, #0]
 8011702:	1a82      	subs	r2, r0, r2
 8011704:	4640      	mov	r0, r8
 8011706:	4490      	add	r8, r2
 8011708:	f00a ffe9 	bl	801c6de <memcpy>
 801170c:	1c62      	adds	r2, r4, #1
 801170e:	45a3      	cmp	fp, r4
 8011710:	4614      	mov	r4, r2
 8011712:	d8e8      	bhi.n	80116e6 <rcutils_repl_str+0xda>
 8011714:	f8dd 9000 	ldr.w	r9, [sp]
 8011718:	e9dd 7a03 	ldrd	r7, sl, [sp, #12]
 801171c:	2300      	movs	r3, #0
 801171e:	9a05      	ldr	r2, [sp, #20]
 8011720:	f80a 3002 	strb.w	r3, [sl, r2]
 8011724:	e00b      	b.n	801173e <rcutils_repl_str+0x132>
 8011726:	4620      	mov	r0, r4
 8011728:	f8d9 3000 	ldr.w	r3, [r9]
 801172c:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8011730:	3001      	adds	r0, #1
 8011732:	4798      	blx	r3
 8011734:	4682      	mov	sl, r0
 8011736:	b110      	cbz	r0, 801173e <rcutils_repl_str+0x132>
 8011738:	9900      	ldr	r1, [sp, #0]
 801173a:	f00a ffc8 	bl	801c6ce <strcpy>
 801173e:	4638      	mov	r0, r7
 8011740:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8011744:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8011748:	4798      	blx	r3
 801174a:	4650      	mov	r0, sl
 801174c:	b007      	add	sp, #28
 801174e:	ecbd 8b02 	vpop	{d8}
 8011752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011756:	9b02      	ldr	r3, [sp, #8]
 8011758:	4640      	mov	r0, r8
 801175a:	f8dd 9000 	ldr.w	r9, [sp]
 801175e:	1a9a      	subs	r2, r3, r2
 8011760:	e9dd 7a03 	ldrd	r7, sl, [sp, #12]
 8011764:	f00a ffbb 	bl	801c6de <memcpy>
 8011768:	e7d8      	b.n	801171c <rcutils_repl_str+0x110>
 801176a:	f04f 0a00 	mov.w	sl, #0
 801176e:	e7e6      	b.n	801173e <rcutils_repl_str+0x132>

08011770 <rcutils_snprintf>:
 8011770:	b40c      	push	{r2, r3}
 8011772:	b530      	push	{r4, r5, lr}
 8011774:	b083      	sub	sp, #12
 8011776:	ab06      	add	r3, sp, #24
 8011778:	f853 2b04 	ldr.w	r2, [r3], #4
 801177c:	9301      	str	r3, [sp, #4]
 801177e:	b1e2      	cbz	r2, 80117ba <rcutils_snprintf+0x4a>
 8011780:	fab0 f480 	clz	r4, r0
 8011784:	fab1 f581 	clz	r5, r1
 8011788:	ea50 0c01 	orrs.w	ip, r0, r1
 801178c:	ea4f 1454 	mov.w	r4, r4, lsr #5
 8011790:	ea4f 1555 	mov.w	r5, r5, lsr #5
 8011794:	d008      	beq.n	80117a8 <rcutils_snprintf+0x38>
 8011796:	b984      	cbnz	r4, 80117ba <rcutils_snprintf+0x4a>
 8011798:	b97d      	cbnz	r5, 80117ba <rcutils_snprintf+0x4a>
 801179a:	f00a fe09 	bl	801c3b0 <vsniprintf>
 801179e:	b003      	add	sp, #12
 80117a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80117a4:	b002      	add	sp, #8
 80117a6:	4770      	bx	lr
 80117a8:	4661      	mov	r1, ip
 80117aa:	4660      	mov	r0, ip
 80117ac:	f00a fe00 	bl	801c3b0 <vsniprintf>
 80117b0:	b003      	add	sp, #12
 80117b2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80117b6:	b002      	add	sp, #8
 80117b8:	4770      	bx	lr
 80117ba:	f00a ff5b 	bl	801c674 <__errno>
 80117be:	2216      	movs	r2, #22
 80117c0:	4603      	mov	r3, r0
 80117c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80117c6:	601a      	str	r2, [r3, #0]
 80117c8:	e7e9      	b.n	801179e <rcutils_snprintf+0x2e>
 80117ca:	bf00      	nop

080117cc <rcutils_vsnprintf>:
 80117cc:	b570      	push	{r4, r5, r6, lr}
 80117ce:	b1b2      	cbz	r2, 80117fe <rcutils_vsnprintf+0x32>
 80117d0:	fab0 f480 	clz	r4, r0
 80117d4:	fab1 f581 	clz	r5, r1
 80117d8:	ea50 0c01 	orrs.w	ip, r0, r1
 80117dc:	ea4f 1454 	mov.w	r4, r4, lsr #5
 80117e0:	ea4f 1555 	mov.w	r5, r5, lsr #5
 80117e4:	d005      	beq.n	80117f2 <rcutils_vsnprintf+0x26>
 80117e6:	b954      	cbnz	r4, 80117fe <rcutils_vsnprintf+0x32>
 80117e8:	b94d      	cbnz	r5, 80117fe <rcutils_vsnprintf+0x32>
 80117ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80117ee:	f00a bddf 	b.w	801c3b0 <vsniprintf>
 80117f2:	4661      	mov	r1, ip
 80117f4:	4660      	mov	r0, ip
 80117f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80117fa:	f00a bdd9 	b.w	801c3b0 <vsniprintf>
 80117fe:	f00a ff39 	bl	801c674 <__errno>
 8011802:	2316      	movs	r3, #22
 8011804:	6003      	str	r3, [r0, #0]
 8011806:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801180a:	bd70      	pop	{r4, r5, r6, pc}

0801180c <rcutils_strdup>:
 801180c:	b084      	sub	sp, #16
 801180e:	b570      	push	{r4, r5, r6, lr}
 8011810:	b082      	sub	sp, #8
 8011812:	4605      	mov	r5, r0
 8011814:	ac07      	add	r4, sp, #28
 8011816:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 801181a:	b1b0      	cbz	r0, 801184a <rcutils_strdup+0x3e>
 801181c:	f7ee fd1a 	bl	8000254 <strlen>
 8011820:	1c42      	adds	r2, r0, #1
 8011822:	9b07      	ldr	r3, [sp, #28]
 8011824:	4606      	mov	r6, r0
 8011826:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011828:	4610      	mov	r0, r2
 801182a:	9201      	str	r2, [sp, #4]
 801182c:	4798      	blx	r3
 801182e:	4604      	mov	r4, r0
 8011830:	b128      	cbz	r0, 801183e <rcutils_strdup+0x32>
 8011832:	9a01      	ldr	r2, [sp, #4]
 8011834:	4629      	mov	r1, r5
 8011836:	f00a ff52 	bl	801c6de <memcpy>
 801183a:	2300      	movs	r3, #0
 801183c:	55a3      	strb	r3, [r4, r6]
 801183e:	4620      	mov	r0, r4
 8011840:	b002      	add	sp, #8
 8011842:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011846:	b004      	add	sp, #16
 8011848:	4770      	bx	lr
 801184a:	4604      	mov	r4, r0
 801184c:	e7f7      	b.n	801183e <rcutils_strdup+0x32>
 801184e:	bf00      	nop

08011850 <rcutils_strndup>:
 8011850:	b082      	sub	sp, #8
 8011852:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011854:	ac06      	add	r4, sp, #24
 8011856:	4605      	mov	r5, r0
 8011858:	e884 000c 	stmia.w	r4, {r2, r3}
 801185c:	b188      	cbz	r0, 8011882 <rcutils_strndup+0x32>
 801185e:	1c4f      	adds	r7, r1, #1
 8011860:	460e      	mov	r6, r1
 8011862:	990a      	ldr	r1, [sp, #40]	; 0x28
 8011864:	4638      	mov	r0, r7
 8011866:	4790      	blx	r2
 8011868:	4604      	mov	r4, r0
 801186a:	b128      	cbz	r0, 8011878 <rcutils_strndup+0x28>
 801186c:	463a      	mov	r2, r7
 801186e:	4629      	mov	r1, r5
 8011870:	f00a ff35 	bl	801c6de <memcpy>
 8011874:	2300      	movs	r3, #0
 8011876:	55a3      	strb	r3, [r4, r6]
 8011878:	4620      	mov	r0, r4
 801187a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801187e:	b002      	add	sp, #8
 8011880:	4770      	bx	lr
 8011882:	4604      	mov	r4, r0
 8011884:	e7f8      	b.n	8011878 <rcutils_strndup+0x28>
 8011886:	bf00      	nop

08011888 <rcutils_system_time_now>:
 8011888:	b300      	cbz	r0, 80118cc <rcutils_system_time_now+0x44>
 801188a:	b570      	push	{r4, r5, r6, lr}
 801188c:	b084      	sub	sp, #16
 801188e:	4604      	mov	r4, r0
 8011890:	2001      	movs	r0, #1
 8011892:	4669      	mov	r1, sp
 8011894:	f7ef fe28 	bl	80014e8 <clock_gettime>
 8011898:	e9dd 3100 	ldrd	r3, r1, [sp]
 801189c:	2900      	cmp	r1, #0
 801189e:	db12      	blt.n	80118c6 <rcutils_system_time_now+0x3e>
 80118a0:	ea53 0201 	orrs.w	r2, r3, r1
 80118a4:	9d02      	ldr	r5, [sp, #8]
 80118a6:	d101      	bne.n	80118ac <rcutils_system_time_now+0x24>
 80118a8:	2d00      	cmp	r5, #0
 80118aa:	db0c      	blt.n	80118c6 <rcutils_system_time_now+0x3e>
 80118ac:	4e08      	ldr	r6, [pc, #32]	; (80118d0 <rcutils_system_time_now+0x48>)
 80118ae:	2000      	movs	r0, #0
 80118b0:	fba3 3206 	umull	r3, r2, r3, r6
 80118b4:	195b      	adds	r3, r3, r5
 80118b6:	fb06 2201 	mla	r2, r6, r1, r2
 80118ba:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 80118be:	e9c4 3200 	strd	r3, r2, [r4]
 80118c2:	b004      	add	sp, #16
 80118c4:	bd70      	pop	{r4, r5, r6, pc}
 80118c6:	2002      	movs	r0, #2
 80118c8:	b004      	add	sp, #16
 80118ca:	bd70      	pop	{r4, r5, r6, pc}
 80118cc:	200b      	movs	r0, #11
 80118ce:	4770      	bx	lr
 80118d0:	3b9aca00 	.word	0x3b9aca00

080118d4 <rcutils_steady_time_now>:
 80118d4:	b300      	cbz	r0, 8011918 <rcutils_steady_time_now+0x44>
 80118d6:	b570      	push	{r4, r5, r6, lr}
 80118d8:	b084      	sub	sp, #16
 80118da:	4604      	mov	r4, r0
 80118dc:	2000      	movs	r0, #0
 80118de:	4669      	mov	r1, sp
 80118e0:	f7ef fe02 	bl	80014e8 <clock_gettime>
 80118e4:	e9dd 3100 	ldrd	r3, r1, [sp]
 80118e8:	2900      	cmp	r1, #0
 80118ea:	db12      	blt.n	8011912 <rcutils_steady_time_now+0x3e>
 80118ec:	ea53 0201 	orrs.w	r2, r3, r1
 80118f0:	9d02      	ldr	r5, [sp, #8]
 80118f2:	d101      	bne.n	80118f8 <rcutils_steady_time_now+0x24>
 80118f4:	2d00      	cmp	r5, #0
 80118f6:	db0c      	blt.n	8011912 <rcutils_steady_time_now+0x3e>
 80118f8:	4e08      	ldr	r6, [pc, #32]	; (801191c <rcutils_steady_time_now+0x48>)
 80118fa:	2000      	movs	r0, #0
 80118fc:	fba3 3206 	umull	r3, r2, r3, r6
 8011900:	195b      	adds	r3, r3, r5
 8011902:	fb06 2201 	mla	r2, r6, r1, r2
 8011906:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 801190a:	e9c4 3200 	strd	r3, r2, [r4]
 801190e:	b004      	add	sp, #16
 8011910:	bd70      	pop	{r4, r5, r6, pc}
 8011912:	2002      	movs	r0, #2
 8011914:	b004      	add	sp, #16
 8011916:	bd70      	pop	{r4, r5, r6, pc}
 8011918:	200b      	movs	r0, #11
 801191a:	4770      	bx	lr
 801191c:	3b9aca00 	.word	0x3b9aca00

08011920 <rmw_get_zero_initialized_init_options>:
 8011920:	b510      	push	{r4, lr}
 8011922:	4604      	mov	r4, r0
 8011924:	2238      	movs	r2, #56	; 0x38
 8011926:	2100      	movs	r1, #0
 8011928:	f00a fe10 	bl	801c54c <memset>
 801192c:	f104 0010 	add.w	r0, r4, #16
 8011930:	f000 f80a 	bl	8011948 <rmw_get_default_security_options>
 8011934:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011938:	4620      	mov	r0, r4
 801193a:	60e3      	str	r3, [r4, #12]
 801193c:	bd10      	pop	{r4, pc}
 801193e:	bf00      	nop

08011940 <rmw_get_default_publisher_options>:
 8011940:	2200      	movs	r2, #0
 8011942:	6002      	str	r2, [r0, #0]
 8011944:	7102      	strb	r2, [r0, #4]
 8011946:	4770      	bx	lr

08011948 <rmw_get_default_security_options>:
 8011948:	2200      	movs	r2, #0
 801194a:	7002      	strb	r2, [r0, #0]
 801194c:	6042      	str	r2, [r0, #4]
 801194e:	4770      	bx	lr

08011950 <rmw_subscription_content_filter_options_fini>:
 8011950:	b1b0      	cbz	r0, 8011980 <rmw_subscription_content_filter_options_fini+0x30>
 8011952:	b538      	push	{r3, r4, r5, lr}
 8011954:	4604      	mov	r4, r0
 8011956:	4608      	mov	r0, r1
 8011958:	460d      	mov	r5, r1
 801195a:	f7ff fdc3 	bl	80114e4 <rcutils_allocator_is_valid>
 801195e:	b168      	cbz	r0, 801197c <rmw_subscription_content_filter_options_fini+0x2c>
 8011960:	6820      	ldr	r0, [r4, #0]
 8011962:	b120      	cbz	r0, 801196e <rmw_subscription_content_filter_options_fini+0x1e>
 8011964:	686b      	ldr	r3, [r5, #4]
 8011966:	6929      	ldr	r1, [r5, #16]
 8011968:	4798      	blx	r3
 801196a:	2300      	movs	r3, #0
 801196c:	6023      	str	r3, [r4, #0]
 801196e:	1d20      	adds	r0, r4, #4
 8011970:	f008 f932 	bl	8019bd8 <rcutils_string_array_fini>
 8011974:	3800      	subs	r0, #0
 8011976:	bf18      	it	ne
 8011978:	2001      	movne	r0, #1
 801197a:	bd38      	pop	{r3, r4, r5, pc}
 801197c:	200b      	movs	r0, #11
 801197e:	bd38      	pop	{r3, r4, r5, pc}
 8011980:	200b      	movs	r0, #11
 8011982:	4770      	bx	lr

08011984 <rmw_get_default_subscription_options>:
 8011984:	2200      	movs	r2, #0
 8011986:	e9c0 2200 	strd	r2, r2, [r0]
 801198a:	6082      	str	r2, [r0, #8]
 801198c:	4770      	bx	lr
 801198e:	bf00      	nop

08011990 <rmw_get_zero_initialized_message_info>:
 8011990:	b510      	push	{r4, lr}
 8011992:	4604      	mov	r4, r0
 8011994:	2240      	movs	r2, #64	; 0x40
 8011996:	2100      	movs	r1, #0
 8011998:	f00a fdd8 	bl	801c54c <memset>
 801199c:	4620      	mov	r0, r4
 801199e:	bd10      	pop	{r4, pc}

080119a0 <rmw_validate_namespace_with_size>:
 80119a0:	2800      	cmp	r0, #0
 80119a2:	d043      	beq.n	8011a2c <rmw_validate_namespace_with_size+0x8c>
 80119a4:	b570      	push	{r4, r5, r6, lr}
 80119a6:	4614      	mov	r4, r2
 80119a8:	b0c2      	sub	sp, #264	; 0x108
 80119aa:	b32a      	cbz	r2, 80119f8 <rmw_validate_namespace_with_size+0x58>
 80119ac:	2901      	cmp	r1, #1
 80119ae:	460d      	mov	r5, r1
 80119b0:	461e      	mov	r6, r3
 80119b2:	d102      	bne.n	80119ba <rmw_validate_namespace_with_size+0x1a>
 80119b4:	7803      	ldrb	r3, [r0, #0]
 80119b6:	2b2f      	cmp	r3, #47	; 0x2f
 80119b8:	d012      	beq.n	80119e0 <rmw_validate_namespace_with_size+0x40>
 80119ba:	aa01      	add	r2, sp, #4
 80119bc:	4669      	mov	r1, sp
 80119be:	f008 faff 	bl	8019fc0 <rmw_validate_full_topic_name>
 80119c2:	b980      	cbnz	r0, 80119e6 <rmw_validate_namespace_with_size+0x46>
 80119c4:	9a00      	ldr	r2, [sp, #0]
 80119c6:	b14a      	cbz	r2, 80119dc <rmw_validate_namespace_with_size+0x3c>
 80119c8:	2a07      	cmp	r2, #7
 80119ca:	d007      	beq.n	80119dc <rmw_validate_namespace_with_size+0x3c>
 80119cc:	1e53      	subs	r3, r2, #1
 80119ce:	2b05      	cmp	r3, #5
 80119d0:	d82e      	bhi.n	8011a30 <rmw_validate_namespace_with_size+0x90>
 80119d2:	e8df f003 	tbb	[pc, r3]
 80119d6:	1f1c      	.short	0x1f1c
 80119d8:	14282522 	.word	0x14282522
 80119dc:	2df5      	cmp	r5, #245	; 0xf5
 80119de:	d804      	bhi.n	80119ea <rmw_validate_namespace_with_size+0x4a>
 80119e0:	2300      	movs	r3, #0
 80119e2:	4618      	mov	r0, r3
 80119e4:	6023      	str	r3, [r4, #0]
 80119e6:	b042      	add	sp, #264	; 0x108
 80119e8:	bd70      	pop	{r4, r5, r6, pc}
 80119ea:	2307      	movs	r3, #7
 80119ec:	6023      	str	r3, [r4, #0]
 80119ee:	2e00      	cmp	r6, #0
 80119f0:	d0f9      	beq.n	80119e6 <rmw_validate_namespace_with_size+0x46>
 80119f2:	23f4      	movs	r3, #244	; 0xf4
 80119f4:	6033      	str	r3, [r6, #0]
 80119f6:	e7f6      	b.n	80119e6 <rmw_validate_namespace_with_size+0x46>
 80119f8:	200b      	movs	r0, #11
 80119fa:	b042      	add	sp, #264	; 0x108
 80119fc:	bd70      	pop	{r4, r5, r6, pc}
 80119fe:	2306      	movs	r3, #6
 8011a00:	6023      	str	r3, [r4, #0]
 8011a02:	2e00      	cmp	r6, #0
 8011a04:	d0ef      	beq.n	80119e6 <rmw_validate_namespace_with_size+0x46>
 8011a06:	9b01      	ldr	r3, [sp, #4]
 8011a08:	6033      	str	r3, [r6, #0]
 8011a0a:	b042      	add	sp, #264	; 0x108
 8011a0c:	bd70      	pop	{r4, r5, r6, pc}
 8011a0e:	2301      	movs	r3, #1
 8011a10:	6023      	str	r3, [r4, #0]
 8011a12:	e7f6      	b.n	8011a02 <rmw_validate_namespace_with_size+0x62>
 8011a14:	2302      	movs	r3, #2
 8011a16:	6023      	str	r3, [r4, #0]
 8011a18:	e7f3      	b.n	8011a02 <rmw_validate_namespace_with_size+0x62>
 8011a1a:	2303      	movs	r3, #3
 8011a1c:	6023      	str	r3, [r4, #0]
 8011a1e:	e7f0      	b.n	8011a02 <rmw_validate_namespace_with_size+0x62>
 8011a20:	2304      	movs	r3, #4
 8011a22:	6023      	str	r3, [r4, #0]
 8011a24:	e7ed      	b.n	8011a02 <rmw_validate_namespace_with_size+0x62>
 8011a26:	2305      	movs	r3, #5
 8011a28:	6023      	str	r3, [r4, #0]
 8011a2a:	e7ea      	b.n	8011a02 <rmw_validate_namespace_with_size+0x62>
 8011a2c:	200b      	movs	r0, #11
 8011a2e:	4770      	bx	lr
 8011a30:	4613      	mov	r3, r2
 8011a32:	f44f 7180 	mov.w	r1, #256	; 0x100
 8011a36:	4a03      	ldr	r2, [pc, #12]	; (8011a44 <rmw_validate_namespace_with_size+0xa4>)
 8011a38:	a802      	add	r0, sp, #8
 8011a3a:	f7ff fe99 	bl	8011770 <rcutils_snprintf>
 8011a3e:	2001      	movs	r0, #1
 8011a40:	e7d1      	b.n	80119e6 <rmw_validate_namespace_with_size+0x46>
 8011a42:	bf00      	nop
 8011a44:	0801dd8c 	.word	0x0801dd8c

08011a48 <rmw_validate_namespace>:
 8011a48:	b168      	cbz	r0, 8011a66 <rmw_validate_namespace+0x1e>
 8011a4a:	b570      	push	{r4, r5, r6, lr}
 8011a4c:	460d      	mov	r5, r1
 8011a4e:	4616      	mov	r6, r2
 8011a50:	4604      	mov	r4, r0
 8011a52:	f7ee fbff 	bl	8000254 <strlen>
 8011a56:	4633      	mov	r3, r6
 8011a58:	4601      	mov	r1, r0
 8011a5a:	462a      	mov	r2, r5
 8011a5c:	4620      	mov	r0, r4
 8011a5e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011a62:	f7ff bf9d 	b.w	80119a0 <rmw_validate_namespace_with_size>
 8011a66:	200b      	movs	r0, #11
 8011a68:	4770      	bx	lr
 8011a6a:	bf00      	nop

08011a6c <rmw_namespace_validation_result_string>:
 8011a6c:	2807      	cmp	r0, #7
 8011a6e:	d803      	bhi.n	8011a78 <rmw_namespace_validation_result_string+0xc>
 8011a70:	4b02      	ldr	r3, [pc, #8]	; (8011a7c <rmw_namespace_validation_result_string+0x10>)
 8011a72:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8011a76:	4770      	bx	lr
 8011a78:	4801      	ldr	r0, [pc, #4]	; (8011a80 <rmw_namespace_validation_result_string+0x14>)
 8011a7a:	4770      	bx	lr
 8011a7c:	0801df84 	.word	0x0801df84
 8011a80:	0801dddc 	.word	0x0801dddc

08011a84 <rmw_validate_node_name>:
 8011a84:	2800      	cmp	r0, #0
 8011a86:	d042      	beq.n	8011b0e <rmw_validate_node_name+0x8a>
 8011a88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011a8c:	460d      	mov	r5, r1
 8011a8e:	2900      	cmp	r1, #0
 8011a90:	d03f      	beq.n	8011b12 <rmw_validate_node_name+0x8e>
 8011a92:	4604      	mov	r4, r0
 8011a94:	4616      	mov	r6, r2
 8011a96:	f7ee fbdd 	bl	8000254 <strlen>
 8011a9a:	b310      	cbz	r0, 8011ae2 <rmw_validate_node_name+0x5e>
 8011a9c:	1e63      	subs	r3, r4, #1
 8011a9e:	f1c4 0101 	rsb	r1, r4, #1
 8011aa2:	eb03 0800 	add.w	r8, r3, r0
 8011aa6:	18cf      	adds	r7, r1, r3
 8011aa8:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 8011aac:	f1ae 0230 	sub.w	r2, lr, #48	; 0x30
 8011ab0:	f02e 0c20 	bic.w	ip, lr, #32
 8011ab4:	2a09      	cmp	r2, #9
 8011ab6:	f1ac 0c41 	sub.w	ip, ip, #65	; 0x41
 8011aba:	d905      	bls.n	8011ac8 <rmw_validate_node_name+0x44>
 8011abc:	f1bc 0f19 	cmp.w	ip, #25
 8011ac0:	d902      	bls.n	8011ac8 <rmw_validate_node_name+0x44>
 8011ac2:	f1be 0f5f 	cmp.w	lr, #95	; 0x5f
 8011ac6:	d114      	bne.n	8011af2 <rmw_validate_node_name+0x6e>
 8011ac8:	4598      	cmp	r8, r3
 8011aca:	d1ec      	bne.n	8011aa6 <rmw_validate_node_name+0x22>
 8011acc:	7822      	ldrb	r2, [r4, #0]
 8011ace:	4b16      	ldr	r3, [pc, #88]	; (8011b28 <rmw_validate_node_name+0xa4>)
 8011ad0:	5cd3      	ldrb	r3, [r2, r3]
 8011ad2:	f013 0304 	ands.w	r3, r3, #4
 8011ad6:	d113      	bne.n	8011b00 <rmw_validate_node_name+0x7c>
 8011ad8:	28ff      	cmp	r0, #255	; 0xff
 8011ada:	d81c      	bhi.n	8011b16 <rmw_validate_node_name+0x92>
 8011adc:	4618      	mov	r0, r3
 8011ade:	602b      	str	r3, [r5, #0]
 8011ae0:	e00c      	b.n	8011afc <rmw_validate_node_name+0x78>
 8011ae2:	2301      	movs	r3, #1
 8011ae4:	602b      	str	r3, [r5, #0]
 8011ae6:	b17e      	cbz	r6, 8011b08 <rmw_validate_node_name+0x84>
 8011ae8:	2300      	movs	r3, #0
 8011aea:	4618      	mov	r0, r3
 8011aec:	6033      	str	r3, [r6, #0]
 8011aee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011af2:	2302      	movs	r3, #2
 8011af4:	602b      	str	r3, [r5, #0]
 8011af6:	b13e      	cbz	r6, 8011b08 <rmw_validate_node_name+0x84>
 8011af8:	2000      	movs	r0, #0
 8011afa:	6037      	str	r7, [r6, #0]
 8011afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b00:	2303      	movs	r3, #3
 8011b02:	602b      	str	r3, [r5, #0]
 8011b04:	2e00      	cmp	r6, #0
 8011b06:	d1ef      	bne.n	8011ae8 <rmw_validate_node_name+0x64>
 8011b08:	2000      	movs	r0, #0
 8011b0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b0e:	200b      	movs	r0, #11
 8011b10:	4770      	bx	lr
 8011b12:	200b      	movs	r0, #11
 8011b14:	e7f2      	b.n	8011afc <rmw_validate_node_name+0x78>
 8011b16:	2204      	movs	r2, #4
 8011b18:	602a      	str	r2, [r5, #0]
 8011b1a:	2e00      	cmp	r6, #0
 8011b1c:	d0f4      	beq.n	8011b08 <rmw_validate_node_name+0x84>
 8011b1e:	22fe      	movs	r2, #254	; 0xfe
 8011b20:	4618      	mov	r0, r3
 8011b22:	6032      	str	r2, [r6, #0]
 8011b24:	e7ea      	b.n	8011afc <rmw_validate_node_name+0x78>
 8011b26:	bf00      	nop
 8011b28:	0801e7bc 	.word	0x0801e7bc

08011b2c <rmw_node_name_validation_result_string>:
 8011b2c:	2804      	cmp	r0, #4
 8011b2e:	d803      	bhi.n	8011b38 <rmw_node_name_validation_result_string+0xc>
 8011b30:	4b02      	ldr	r3, [pc, #8]	; (8011b3c <rmw_node_name_validation_result_string+0x10>)
 8011b32:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8011b36:	4770      	bx	lr
 8011b38:	4801      	ldr	r0, [pc, #4]	; (8011b40 <rmw_node_name_validation_result_string+0x14>)
 8011b3a:	4770      	bx	lr
 8011b3c:	0801e090 	.word	0x0801e090
 8011b40:	0801dfa4 	.word	0x0801dfa4

08011b44 <rmw_uros_set_custom_transport>:
 8011b44:	b470      	push	{r4, r5, r6}
 8011b46:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 8011b4a:	b162      	cbz	r2, 8011b66 <rmw_uros_set_custom_transport+0x22>
 8011b4c:	b15b      	cbz	r3, 8011b66 <rmw_uros_set_custom_transport+0x22>
 8011b4e:	b155      	cbz	r5, 8011b66 <rmw_uros_set_custom_transport+0x22>
 8011b50:	b14e      	cbz	r6, 8011b66 <rmw_uros_set_custom_transport+0x22>
 8011b52:	4c06      	ldr	r4, [pc, #24]	; (8011b6c <rmw_uros_set_custom_transport+0x28>)
 8011b54:	7020      	strb	r0, [r4, #0]
 8011b56:	2000      	movs	r0, #0
 8011b58:	6166      	str	r6, [r4, #20]
 8011b5a:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8011b5e:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8011b62:	bc70      	pop	{r4, r5, r6}
 8011b64:	4770      	bx	lr
 8011b66:	200b      	movs	r0, #11
 8011b68:	bc70      	pop	{r4, r5, r6}
 8011b6a:	4770      	bx	lr
 8011b6c:	2000dfa4 	.word	0x2000dfa4

08011b70 <rmw_init_options_init>:
 8011b70:	b084      	sub	sp, #16
 8011b72:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011b74:	b083      	sub	sp, #12
 8011b76:	ad09      	add	r5, sp, #36	; 0x24
 8011b78:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 8011b7c:	b130      	cbz	r0, 8011b8c <rmw_init_options_init+0x1c>
 8011b7e:	4604      	mov	r4, r0
 8011b80:	4628      	mov	r0, r5
 8011b82:	f7ff fcaf 	bl	80114e4 <rcutils_allocator_is_valid>
 8011b86:	b108      	cbz	r0, 8011b8c <rmw_init_options_init+0x1c>
 8011b88:	68a6      	ldr	r6, [r4, #8]
 8011b8a:	b12e      	cbz	r6, 8011b98 <rmw_init_options_init+0x28>
 8011b8c:	200b      	movs	r0, #11
 8011b8e:	b003      	add	sp, #12
 8011b90:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8011b94:	b004      	add	sp, #16
 8011b96:	4770      	bx	lr
 8011b98:	2200      	movs	r2, #0
 8011b9a:	2300      	movs	r3, #0
 8011b9c:	f104 0c20 	add.w	ip, r4, #32
 8011ba0:	f8df e098 	ldr.w	lr, [pc, #152]	; 8011c3c <rmw_init_options_init+0xcc>
 8011ba4:	466f      	mov	r7, sp
 8011ba6:	e9c4 2300 	strd	r2, r3, [r4]
 8011baa:	4b20      	ldr	r3, [pc, #128]	; (8011c2c <rmw_init_options_init+0xbc>)
 8011bac:	681b      	ldr	r3, [r3, #0]
 8011bae:	60a3      	str	r3, [r4, #8]
 8011bb0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011bb2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8011bb6:	682b      	ldr	r3, [r5, #0]
 8011bb8:	4638      	mov	r0, r7
 8011bba:	f8cc 3000 	str.w	r3, [ip]
 8011bbe:	f8c4 e01c 	str.w	lr, [r4, #28]
 8011bc2:	60e6      	str	r6, [r4, #12]
 8011bc4:	f7ff fec0 	bl	8011948 <rmw_get_default_security_options>
 8011bc8:	f104 0310 	add.w	r3, r4, #16
 8011bcc:	2203      	movs	r2, #3
 8011bce:	e897 0003 	ldmia.w	r7, {r0, r1}
 8011bd2:	e883 0003 	stmia.w	r3, {r0, r1}
 8011bd6:	4816      	ldr	r0, [pc, #88]	; (8011c30 <rmw_init_options_init+0xc0>)
 8011bd8:	4916      	ldr	r1, [pc, #88]	; (8011c34 <rmw_init_options_init+0xc4>)
 8011bda:	7626      	strb	r6, [r4, #24]
 8011bdc:	f001 fa62 	bl	80130a4 <rmw_uxrce_init_init_options_impl_memory>
 8011be0:	4813      	ldr	r0, [pc, #76]	; (8011c30 <rmw_init_options_init+0xc0>)
 8011be2:	f008 fb51 	bl	801a288 <get_memory>
 8011be6:	b1f0      	cbz	r0, 8011c26 <rmw_init_options_init+0xb6>
 8011be8:	4a13      	ldr	r2, [pc, #76]	; (8011c38 <rmw_init_options_init+0xc8>)
 8011bea:	6883      	ldr	r3, [r0, #8]
 8011bec:	6851      	ldr	r1, [r2, #4]
 8011bee:	6363      	str	r3, [r4, #52]	; 0x34
 8011bf0:	7810      	ldrb	r0, [r2, #0]
 8011bf2:	6159      	str	r1, [r3, #20]
 8011bf4:	68d1      	ldr	r1, [r2, #12]
 8011bf6:	7418      	strb	r0, [r3, #16]
 8011bf8:	61d9      	str	r1, [r3, #28]
 8011bfa:	6911      	ldr	r1, [r2, #16]
 8011bfc:	6219      	str	r1, [r3, #32]
 8011bfe:	6951      	ldr	r1, [r2, #20]
 8011c00:	6892      	ldr	r2, [r2, #8]
 8011c02:	6259      	str	r1, [r3, #36]	; 0x24
 8011c04:	619a      	str	r2, [r3, #24]
 8011c06:	f004 fa91 	bl	801612c <uxr_nanos>
 8011c0a:	f00a f833 	bl	801bc74 <srand>
 8011c0e:	f00a f85f 	bl	801bcd0 <rand>
 8011c12:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011c14:	6298      	str	r0, [r3, #40]	; 0x28
 8011c16:	2800      	cmp	r0, #0
 8011c18:	d0f9      	beq.n	8011c0e <rmw_init_options_init+0x9e>
 8011c1a:	2000      	movs	r0, #0
 8011c1c:	b003      	add	sp, #12
 8011c1e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8011c22:	b004      	add	sp, #16
 8011c24:	4770      	bx	lr
 8011c26:	2001      	movs	r0, #1
 8011c28:	e7b1      	b.n	8011b8e <rmw_init_options_init+0x1e>
 8011c2a:	bf00      	nop
 8011c2c:	0801e714 	.word	0x0801e714
 8011c30:	200129fc 	.word	0x200129fc
 8011c34:	2000e298 	.word	0x2000e298
 8011c38:	2000dfa4 	.word	0x2000dfa4
 8011c3c:	0801daa4 	.word	0x0801daa4

08011c40 <rmw_init_options_copy>:
 8011c40:	2800      	cmp	r0, #0
 8011c42:	d047      	beq.n	8011cd4 <rmw_init_options_copy+0x94>
 8011c44:	b570      	push	{r4, r5, r6, lr}
 8011c46:	460d      	mov	r5, r1
 8011c48:	b149      	cbz	r1, 8011c5e <rmw_init_options_copy+0x1e>
 8011c4a:	4604      	mov	r4, r0
 8011c4c:	6880      	ldr	r0, [r0, #8]
 8011c4e:	b120      	cbz	r0, 8011c5a <rmw_init_options_copy+0x1a>
 8011c50:	4b22      	ldr	r3, [pc, #136]	; (8011cdc <rmw_init_options_copy+0x9c>)
 8011c52:	6819      	ldr	r1, [r3, #0]
 8011c54:	f7ee faf4 	bl	8000240 <strcmp>
 8011c58:	bba8      	cbnz	r0, 8011cc6 <rmw_init_options_copy+0x86>
 8011c5a:	68ab      	ldr	r3, [r5, #8]
 8011c5c:	b11b      	cbz	r3, 8011c66 <rmw_init_options_copy+0x26>
 8011c5e:	f04f 0c0b 	mov.w	ip, #11
 8011c62:	4660      	mov	r0, ip
 8011c64:	bd70      	pop	{r4, r5, r6, pc}
 8011c66:	4623      	mov	r3, r4
 8011c68:	462a      	mov	r2, r5
 8011c6a:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8011c6e:	f8d3 e000 	ldr.w	lr, [r3]
 8011c72:	3310      	adds	r3, #16
 8011c74:	f853 cc0c 	ldr.w	ip, [r3, #-12]
 8011c78:	3210      	adds	r2, #16
 8011c7a:	f853 0c08 	ldr.w	r0, [r3, #-8]
 8011c7e:	f853 1c04 	ldr.w	r1, [r3, #-4]
 8011c82:	42b3      	cmp	r3, r6
 8011c84:	f842 ec10 	str.w	lr, [r2, #-16]
 8011c88:	f842 cc0c 	str.w	ip, [r2, #-12]
 8011c8c:	f842 0c08 	str.w	r0, [r2, #-8]
 8011c90:	f842 1c04 	str.w	r1, [r2, #-4]
 8011c94:	d1eb      	bne.n	8011c6e <rmw_init_options_copy+0x2e>
 8011c96:	6819      	ldr	r1, [r3, #0]
 8011c98:	685b      	ldr	r3, [r3, #4]
 8011c9a:	4811      	ldr	r0, [pc, #68]	; (8011ce0 <rmw_init_options_copy+0xa0>)
 8011c9c:	6011      	str	r1, [r2, #0]
 8011c9e:	6053      	str	r3, [r2, #4]
 8011ca0:	f008 faf2 	bl	801a288 <get_memory>
 8011ca4:	b198      	cbz	r0, 8011cce <rmw_init_options_copy+0x8e>
 8011ca6:	6883      	ldr	r3, [r0, #8]
 8011ca8:	f04f 0c00 	mov.w	ip, #0
 8011cac:	636b      	str	r3, [r5, #52]	; 0x34
 8011cae:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8011cb0:	f103 0410 	add.w	r4, r3, #16
 8011cb4:	3510      	adds	r5, #16
 8011cb6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011cb8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8011cba:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8011cbe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8011cc2:	4660      	mov	r0, ip
 8011cc4:	bd70      	pop	{r4, r5, r6, pc}
 8011cc6:	f04f 0c0c 	mov.w	ip, #12
 8011cca:	4660      	mov	r0, ip
 8011ccc:	bd70      	pop	{r4, r5, r6, pc}
 8011cce:	f04f 0c01 	mov.w	ip, #1
 8011cd2:	e7c6      	b.n	8011c62 <rmw_init_options_copy+0x22>
 8011cd4:	f04f 0c0b 	mov.w	ip, #11
 8011cd8:	4660      	mov	r0, ip
 8011cda:	4770      	bx	lr
 8011cdc:	0801e714 	.word	0x0801e714
 8011ce0:	200129fc 	.word	0x200129fc

08011ce4 <rmw_init_options_fini>:
 8011ce4:	b510      	push	{r4, lr}
 8011ce6:	b08e      	sub	sp, #56	; 0x38
 8011ce8:	b388      	cbz	r0, 8011d4e <rmw_init_options_fini+0x6a>
 8011cea:	4604      	mov	r4, r0
 8011cec:	3020      	adds	r0, #32
 8011cee:	f7ff fbf9 	bl	80114e4 <rcutils_allocator_is_valid>
 8011cf2:	b360      	cbz	r0, 8011d4e <rmw_init_options_fini+0x6a>
 8011cf4:	68a0      	ldr	r0, [r4, #8]
 8011cf6:	b120      	cbz	r0, 8011d02 <rmw_init_options_fini+0x1e>
 8011cf8:	4b1a      	ldr	r3, [pc, #104]	; (8011d64 <rmw_init_options_fini+0x80>)
 8011cfa:	6819      	ldr	r1, [r3, #0]
 8011cfc:	f7ee faa0 	bl	8000240 <strcmp>
 8011d00:	bb68      	cbnz	r0, 8011d5e <rmw_init_options_fini+0x7a>
 8011d02:	4b19      	ldr	r3, [pc, #100]	; (8011d68 <rmw_init_options_fini+0x84>)
 8011d04:	6819      	ldr	r1, [r3, #0]
 8011d06:	b331      	cbz	r1, 8011d56 <rmw_init_options_fini+0x72>
 8011d08:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8011d0a:	e001      	b.n	8011d10 <rmw_init_options_fini+0x2c>
 8011d0c:	6849      	ldr	r1, [r1, #4]
 8011d0e:	b311      	cbz	r1, 8011d56 <rmw_init_options_fini+0x72>
 8011d10:	688b      	ldr	r3, [r1, #8]
 8011d12:	429a      	cmp	r2, r3
 8011d14:	d1fa      	bne.n	8011d0c <rmw_init_options_fini+0x28>
 8011d16:	4814      	ldr	r0, [pc, #80]	; (8011d68 <rmw_init_options_fini+0x84>)
 8011d18:	f008 fac6 	bl	801a2a8 <put_memory>
 8011d1c:	4668      	mov	r0, sp
 8011d1e:	f7ff fdff 	bl	8011920 <rmw_get_zero_initialized_init_options>
 8011d22:	46ee      	mov	lr, sp
 8011d24:	46a4      	mov	ip, r4
 8011d26:	2400      	movs	r4, #0
 8011d28:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8011d2c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8011d30:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8011d34:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8011d38:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8011d3c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8011d40:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8011d44:	e88c 0003 	stmia.w	ip, {r0, r1}
 8011d48:	4620      	mov	r0, r4
 8011d4a:	b00e      	add	sp, #56	; 0x38
 8011d4c:	bd10      	pop	{r4, pc}
 8011d4e:	240b      	movs	r4, #11
 8011d50:	4620      	mov	r0, r4
 8011d52:	b00e      	add	sp, #56	; 0x38
 8011d54:	bd10      	pop	{r4, pc}
 8011d56:	2401      	movs	r4, #1
 8011d58:	4620      	mov	r0, r4
 8011d5a:	b00e      	add	sp, #56	; 0x38
 8011d5c:	bd10      	pop	{r4, pc}
 8011d5e:	240c      	movs	r4, #12
 8011d60:	e7f2      	b.n	8011d48 <rmw_init_options_fini+0x64>
 8011d62:	bf00      	nop
 8011d64:	0801e714 	.word	0x0801e714
 8011d68:	200129fc 	.word	0x200129fc

08011d6c <rmw_init>:
 8011d6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011d70:	b083      	sub	sp, #12
 8011d72:	2800      	cmp	r0, #0
 8011d74:	f000 80d3 	beq.w	8011f1e <rmw_init+0x1b2>
 8011d78:	460e      	mov	r6, r1
 8011d7a:	2900      	cmp	r1, #0
 8011d7c:	f000 80cf 	beq.w	8011f1e <rmw_init+0x1b2>
 8011d80:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8011d82:	4605      	mov	r5, r0
 8011d84:	2b00      	cmp	r3, #0
 8011d86:	f000 80ca 	beq.w	8011f1e <rmw_init+0x1b2>
 8011d8a:	4b78      	ldr	r3, [pc, #480]	; (8011f6c <rmw_init+0x200>)
 8011d8c:	6880      	ldr	r0, [r0, #8]
 8011d8e:	681f      	ldr	r7, [r3, #0]
 8011d90:	b128      	cbz	r0, 8011d9e <rmw_init+0x32>
 8011d92:	4639      	mov	r1, r7
 8011d94:	f7ee fa54 	bl	8000240 <strcmp>
 8011d98:	2800      	cmp	r0, #0
 8011d9a:	f040 80ca 	bne.w	8011f32 <rmw_init+0x1c6>
 8011d9e:	4c74      	ldr	r4, [pc, #464]	; (8011f70 <rmw_init+0x204>)
 8011da0:	f04f 0800 	mov.w	r8, #0
 8011da4:	4973      	ldr	r1, [pc, #460]	; (8011f74 <rmw_init+0x208>)
 8011da6:	4874      	ldr	r0, [pc, #464]	; (8011f78 <rmw_init+0x20c>)
 8011da8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011dac:	60b7      	str	r7, [r6, #8]
 8011dae:	e9c6 2300 	strd	r2, r3, [r6]
 8011db2:	68eb      	ldr	r3, [r5, #12]
 8011db4:	2201      	movs	r2, #1
 8011db6:	64b3      	str	r3, [r6, #72]	; 0x48
 8011db8:	f001 f914 	bl	8012fe4 <rmw_uxrce_init_session_memory>
 8011dbc:	4620      	mov	r0, r4
 8011dbe:	2204      	movs	r2, #4
 8011dc0:	496e      	ldr	r1, [pc, #440]	; (8011f7c <rmw_init+0x210>)
 8011dc2:	f001 f94f 	bl	8013064 <rmw_uxrce_init_static_input_buffer_memory>
 8011dc6:	486c      	ldr	r0, [pc, #432]	; (8011f78 <rmw_init+0x20c>)
 8011dc8:	f884 800d 	strb.w	r8, [r4, #13]
 8011dcc:	f008 fa5c 	bl	801a288 <get_memory>
 8011dd0:	2800      	cmp	r0, #0
 8011dd2:	f000 80a9 	beq.w	8011f28 <rmw_init+0x1bc>
 8011dd6:	6884      	ldr	r4, [r0, #8]
 8011dd8:	6b68      	ldr	r0, [r5, #52]	; 0x34
 8011dda:	f104 0910 	add.w	r9, r4, #16
 8011dde:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8011de0:	f890 c010 	ldrb.w	ip, [r0, #16]
 8011de4:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 8011de8:	9101      	str	r1, [sp, #4]
 8011dea:	4661      	mov	r1, ip
 8011dec:	6a00      	ldr	r0, [r0, #32]
 8011dee:	9000      	str	r0, [sp, #0]
 8011df0:	4648      	mov	r0, r9
 8011df2:	f002 f943 	bl	801407c <uxr_set_custom_transport_callbacks>
 8011df6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8011dfa:	f504 5380 	add.w	r3, r4, #4096	; 0x1000
 8011dfe:	4960      	ldr	r1, [pc, #384]	; (8011f80 <rmw_init+0x214>)
 8011e00:	4860      	ldr	r0, [pc, #384]	; (8011f84 <rmw_init+0x218>)
 8011e02:	e9c4 22e3 	strd	r2, r2, [r4, #908]	; 0x38c
 8011e06:	f504 725e 	add.w	r2, r4, #888	; 0x378
 8011e0a:	e9c4 22e1 	strd	r2, r2, [r4, #900]	; 0x384
 8011e0e:	f8c3 8594 	str.w	r8, [r3, #1428]	; 0x594
 8011e12:	2201      	movs	r2, #1
 8011e14:	f8c3 8598 	str.w	r8, [r3, #1432]	; 0x598
 8011e18:	f8c3 859c 	str.w	r8, [r3, #1436]	; 0x59c
 8011e1c:	f8c3 85a0 	str.w	r8, [r3, #1440]	; 0x5a0
 8011e20:	e9c4 78da 	strd	r7, r8, [r4, #872]	; 0x368
 8011e24:	64f4      	str	r4, [r6, #76]	; 0x4c
 8011e26:	f001 f8bd 	bl	8012fa4 <rmw_uxrce_init_node_memory>
 8011e2a:	2205      	movs	r2, #5
 8011e2c:	4956      	ldr	r1, [pc, #344]	; (8011f88 <rmw_init+0x21c>)
 8011e2e:	4857      	ldr	r0, [pc, #348]	; (8011f8c <rmw_init+0x220>)
 8011e30:	f001 f898 	bl	8012f64 <rmw_uxrce_init_subscription_memory>
 8011e34:	220a      	movs	r2, #10
 8011e36:	4956      	ldr	r1, [pc, #344]	; (8011f90 <rmw_init+0x224>)
 8011e38:	4856      	ldr	r0, [pc, #344]	; (8011f94 <rmw_init+0x228>)
 8011e3a:	f001 f873 	bl	8012f24 <rmw_uxrce_init_publisher_memory>
 8011e3e:	2201      	movs	r2, #1
 8011e40:	4955      	ldr	r1, [pc, #340]	; (8011f98 <rmw_init+0x22c>)
 8011e42:	4856      	ldr	r0, [pc, #344]	; (8011f9c <rmw_init+0x230>)
 8011e44:	f001 f82e 	bl	8012ea4 <rmw_uxrce_init_service_memory>
 8011e48:	2201      	movs	r2, #1
 8011e4a:	4955      	ldr	r1, [pc, #340]	; (8011fa0 <rmw_init+0x234>)
 8011e4c:	4855      	ldr	r0, [pc, #340]	; (8011fa4 <rmw_init+0x238>)
 8011e4e:	f001 f849 	bl	8012ee4 <rmw_uxrce_init_client_memory>
 8011e52:	220f      	movs	r2, #15
 8011e54:	4954      	ldr	r1, [pc, #336]	; (8011fa8 <rmw_init+0x23c>)
 8011e56:	4855      	ldr	r0, [pc, #340]	; (8011fac <rmw_init+0x240>)
 8011e58:	f001 f8e4 	bl	8013024 <rmw_uxrce_init_topic_memory>
 8011e5c:	2203      	movs	r2, #3
 8011e5e:	4954      	ldr	r1, [pc, #336]	; (8011fb0 <rmw_init+0x244>)
 8011e60:	4854      	ldr	r0, [pc, #336]	; (8011fb4 <rmw_init+0x248>)
 8011e62:	f001 f91f 	bl	80130a4 <rmw_uxrce_init_init_options_impl_memory>
 8011e66:	2204      	movs	r2, #4
 8011e68:	4953      	ldr	r1, [pc, #332]	; (8011fb8 <rmw_init+0x24c>)
 8011e6a:	4854      	ldr	r0, [pc, #336]	; (8011fbc <rmw_init+0x250>)
 8011e6c:	f001 f93a 	bl	80130e4 <rmw_uxrce_init_wait_set_memory>
 8011e70:	4953      	ldr	r1, [pc, #332]	; (8011fc0 <rmw_init+0x254>)
 8011e72:	4854      	ldr	r0, [pc, #336]	; (8011fc4 <rmw_init+0x258>)
 8011e74:	2204      	movs	r2, #4
 8011e76:	f001 f955 	bl	8013124 <rmw_uxrce_init_guard_condition_memory>
 8011e7a:	4642      	mov	r2, r8
 8011e7c:	6b69      	ldr	r1, [r5, #52]	; 0x34
 8011e7e:	6cf0      	ldr	r0, [r6, #76]	; 0x4c
 8011e80:	f000 fff8 	bl	8012e74 <rmw_uxrce_transport_init>
 8011e84:	4607      	mov	r7, r0
 8011e86:	2800      	cmp	r0, #0
 8011e88:	d158      	bne.n	8011f3c <rmw_init+0x1d0>
 8011e8a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8011e8c:	f504 7528 	add.w	r5, r4, #672	; 0x2a0
 8011e90:	f504 7122 	add.w	r1, r4, #648	; 0x288
 8011e94:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011e96:	4628      	mov	r0, r5
 8011e98:	f002 fb22 	bl	80144e0 <uxr_init_session>
 8011e9c:	4622      	mov	r2, r4
 8011e9e:	494a      	ldr	r1, [pc, #296]	; (8011fc8 <rmw_init+0x25c>)
 8011ea0:	4628      	mov	r0, r5
 8011ea2:	f002 fb41 	bl	8014528 <uxr_set_topic_callback>
 8011ea6:	463a      	mov	r2, r7
 8011ea8:	4948      	ldr	r1, [pc, #288]	; (8011fcc <rmw_init+0x260>)
 8011eaa:	4628      	mov	r0, r5
 8011eac:	f002 fb38 	bl	8014520 <uxr_set_status_callback>
 8011eb0:	463a      	mov	r2, r7
 8011eb2:	4947      	ldr	r1, [pc, #284]	; (8011fd0 <rmw_init+0x264>)
 8011eb4:	4628      	mov	r0, r5
 8011eb6:	f002 fb3b 	bl	8014530 <uxr_set_request_callback>
 8011eba:	463a      	mov	r2, r7
 8011ebc:	4945      	ldr	r1, [pc, #276]	; (8011fd4 <rmw_init+0x268>)
 8011ebe:	4628      	mov	r0, r5
 8011ec0:	f002 fb3a 	bl	8014538 <uxr_set_reply_callback>
 8011ec4:	f8b4 2298 	ldrh.w	r2, [r4, #664]	; 0x298
 8011ec8:	2304      	movs	r3, #4
 8011eca:	f504 7165 	add.w	r1, r4, #916	; 0x394
 8011ece:	0092      	lsls	r2, r2, #2
 8011ed0:	4628      	mov	r0, r5
 8011ed2:	f002 fb71 	bl	80145b8 <uxr_create_input_reliable_stream>
 8011ed6:	f8b4 2298 	ldrh.w	r2, [r4, #664]	; 0x298
 8011eda:	2304      	movs	r3, #4
 8011edc:	f604 3194 	addw	r1, r4, #2964	; 0xb94
 8011ee0:	0092      	lsls	r2, r2, #2
 8011ee2:	f8c4 0374 	str.w	r0, [r4, #884]	; 0x374
 8011ee6:	4628      	mov	r0, r5
 8011ee8:	f002 fb3c 	bl	8014564 <uxr_create_output_reliable_stream>
 8011eec:	f8c4 0378 	str.w	r0, [r4, #888]	; 0x378
 8011ef0:	4628      	mov	r0, r5
 8011ef2:	f002 fb5b 	bl	80145ac <uxr_create_input_best_effort_stream>
 8011ef6:	f241 3194 	movw	r1, #5012	; 0x1394
 8011efa:	f8c4 0380 	str.w	r0, [r4, #896]	; 0x380
 8011efe:	4628      	mov	r0, r5
 8011f00:	4421      	add	r1, r4
 8011f02:	f8b4 2298 	ldrh.w	r2, [r4, #664]	; 0x298
 8011f06:	f002 fb1b 	bl	8014540 <uxr_create_output_best_effort_stream>
 8011f0a:	f8c4 037c 	str.w	r0, [r4, #892]	; 0x37c
 8011f0e:	4628      	mov	r0, r5
 8011f10:	f003 f8a4 	bl	801505c <uxr_create_session>
 8011f14:	b1f8      	cbz	r0, 8011f56 <rmw_init+0x1ea>
 8011f16:	4638      	mov	r0, r7
 8011f18:	b003      	add	sp, #12
 8011f1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011f1e:	270b      	movs	r7, #11
 8011f20:	4638      	mov	r0, r7
 8011f22:	b003      	add	sp, #12
 8011f24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011f28:	2701      	movs	r7, #1
 8011f2a:	4638      	mov	r0, r7
 8011f2c:	b003      	add	sp, #12
 8011f2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011f32:	270c      	movs	r7, #12
 8011f34:	4638      	mov	r0, r7
 8011f36:	b003      	add	sp, #12
 8011f38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011f3c:	4648      	mov	r0, r9
 8011f3e:	f002 f8db 	bl	80140f8 <uxr_close_custom_transport>
 8011f42:	4621      	mov	r1, r4
 8011f44:	480c      	ldr	r0, [pc, #48]	; (8011f78 <rmw_init+0x20c>)
 8011f46:	f008 f9af 	bl	801a2a8 <put_memory>
 8011f4a:	4638      	mov	r0, r7
 8011f4c:	f8c6 804c 	str.w	r8, [r6, #76]	; 0x4c
 8011f50:	b003      	add	sp, #12
 8011f52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011f56:	4648      	mov	r0, r9
 8011f58:	f002 f8ce 	bl	80140f8 <uxr_close_custom_transport>
 8011f5c:	4621      	mov	r1, r4
 8011f5e:	4806      	ldr	r0, [pc, #24]	; (8011f78 <rmw_init+0x20c>)
 8011f60:	f008 f9a2 	bl	801a2a8 <put_memory>
 8011f64:	64f7      	str	r7, [r6, #76]	; 0x4c
 8011f66:	2701      	movs	r7, #1
 8011f68:	e7d5      	b.n	8011f16 <rmw_init+0x1aa>
 8011f6a:	bf00      	nop
 8011f6c:	0801e714 	.word	0x0801e714
 8011f70:	20012a4c 	.word	0x20012a4c
 8011f74:	2000ecf8 	.word	0x2000ecf8
 8011f78:	20012a3c 	.word	0x20012a3c
 8011f7c:	200102a0 	.word	0x200102a0
 8011f80:	2000e31c 	.word	0x2000e31c
 8011f84:	20012a0c 	.word	0x20012a0c
 8011f88:	200123a0 	.word	0x200123a0
 8011f8c:	20012a5c 	.word	0x20012a5c
 8011f90:	2000e3c0 	.word	0x2000e3c0
 8011f94:	20012a1c 	.word	0x20012a1c
 8011f98:	2000ec30 	.word	0x2000ec30
 8011f9c:	20012a2c 	.word	0x20012a2c
 8011fa0:	2000e150 	.word	0x2000e150
 8011fa4:	2000e13c 	.word	0x2000e13c
 8011fa8:	200127d8 	.word	0x200127d8
 8011fac:	20012a6c 	.word	0x20012a6c
 8011fb0:	2000e298 	.word	0x2000e298
 8011fb4:	200129fc 	.word	0x200129fc
 8011fb8:	2001297c 	.word	0x2001297c
 8011fbc:	20012a7c 	.word	0x20012a7c
 8011fc0:	2000e218 	.word	0x2000e218
 8011fc4:	200129ec 	.word	0x200129ec
 8011fc8:	0801a0c1 	.word	0x0801a0c1
 8011fcc:	0801a0b9 	.word	0x0801a0b9
 8011fd0:	0801a159 	.word	0x0801a159
 8011fd4:	0801a1f5 	.word	0x0801a1f5

08011fd8 <rmw_context_fini>:
 8011fd8:	4b17      	ldr	r3, [pc, #92]	; (8012038 <rmw_context_fini+0x60>)
 8011fda:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8011fdc:	b570      	push	{r4, r5, r6, lr}
 8011fde:	681c      	ldr	r4, [r3, #0]
 8011fe0:	4605      	mov	r5, r0
 8011fe2:	b334      	cbz	r4, 8012032 <rmw_context_fini+0x5a>
 8011fe4:	2600      	movs	r6, #0
 8011fe6:	e9d4 4001 	ldrd	r4, r0, [r4, #4]
 8011fea:	6902      	ldr	r2, [r0, #16]
 8011fec:	428a      	cmp	r2, r1
 8011fee:	d018      	beq.n	8012022 <rmw_context_fini+0x4a>
 8011ff0:	2c00      	cmp	r4, #0
 8011ff2:	d1f8      	bne.n	8011fe6 <rmw_context_fini+0xe>
 8011ff4:	b189      	cbz	r1, 801201a <rmw_context_fini+0x42>
 8011ff6:	f8d1 3388 	ldr.w	r3, [r1, #904]	; 0x388
 8011ffa:	f501 7028 	add.w	r0, r1, #672	; 0x2a0
 8011ffe:	789b      	ldrb	r3, [r3, #2]
 8012000:	2b01      	cmp	r3, #1
 8012002:	bf14      	ite	ne
 8012004:	210a      	movne	r1, #10
 8012006:	2100      	moveq	r1, #0
 8012008:	f003 f800 	bl	801500c <uxr_delete_session_retries>
 801200c:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
 801200e:	f001 f8a9 	bl	8013164 <rmw_uxrce_fini_session_memory>
 8012012:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
 8012014:	3010      	adds	r0, #16
 8012016:	f002 f86f 	bl	80140f8 <uxr_close_custom_transport>
 801201a:	2300      	movs	r3, #0
 801201c:	4630      	mov	r0, r6
 801201e:	64eb      	str	r3, [r5, #76]	; 0x4c
 8012020:	bd70      	pop	{r4, r5, r6, pc}
 8012022:	3018      	adds	r0, #24
 8012024:	f000 f89c 	bl	8012160 <rmw_destroy_node>
 8012028:	6ce9      	ldr	r1, [r5, #76]	; 0x4c
 801202a:	4606      	mov	r6, r0
 801202c:	2c00      	cmp	r4, #0
 801202e:	d1da      	bne.n	8011fe6 <rmw_context_fini+0xe>
 8012030:	e7e0      	b.n	8011ff4 <rmw_context_fini+0x1c>
 8012032:	4626      	mov	r6, r4
 8012034:	e7de      	b.n	8011ff4 <rmw_context_fini+0x1c>
 8012036:	bf00      	nop
 8012038:	20012a0c 	.word	0x20012a0c

0801203c <create_node>:
 801203c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012040:	b083      	sub	sp, #12
 8012042:	2b00      	cmp	r3, #0
 8012044:	d064      	beq.n	8012110 <create_node+0xd4>
 8012046:	4606      	mov	r6, r0
 8012048:	4838      	ldr	r0, [pc, #224]	; (801212c <create_node+0xf0>)
 801204a:	460f      	mov	r7, r1
 801204c:	4690      	mov	r8, r2
 801204e:	461d      	mov	r5, r3
 8012050:	f008 f91a 	bl	801a288 <get_memory>
 8012054:	2800      	cmp	r0, #0
 8012056:	d05b      	beq.n	8012110 <create_node+0xd4>
 8012058:	6884      	ldr	r4, [r0, #8]
 801205a:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 801205c:	f104 092c 	add.w	r9, r4, #44	; 0x2c
 8012060:	f104 0518 	add.w	r5, r4, #24
 8012064:	6123      	str	r3, [r4, #16]
 8012066:	f008 f977 	bl	801a358 <rmw_get_implementation_identifier>
 801206a:	f8c4 9020 	str.w	r9, [r4, #32]
 801206e:	e9c4 0406 	strd	r0, r4, [r4, #24]
 8012072:	4630      	mov	r0, r6
 8012074:	f7ee f8ee 	bl	8000254 <strlen>
 8012078:	1c42      	adds	r2, r0, #1
 801207a:	2a3c      	cmp	r2, #60	; 0x3c
 801207c:	d840      	bhi.n	8012100 <create_node+0xc4>
 801207e:	4648      	mov	r0, r9
 8012080:	f104 0968 	add.w	r9, r4, #104	; 0x68
 8012084:	4631      	mov	r1, r6
 8012086:	f00a fb2a 	bl	801c6de <memcpy>
 801208a:	4638      	mov	r0, r7
 801208c:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
 8012090:	f7ee f8e0 	bl	8000254 <strlen>
 8012094:	1c42      	adds	r2, r0, #1
 8012096:	2a3c      	cmp	r2, #60	; 0x3c
 8012098:	d832      	bhi.n	8012100 <create_node+0xc4>
 801209a:	4639      	mov	r1, r7
 801209c:	4648      	mov	r0, r9
 801209e:	f00a fb1e 	bl	801c6de <memcpy>
 80120a2:	6923      	ldr	r3, [r4, #16]
 80120a4:	2101      	movs	r1, #1
 80120a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80120aa:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	; 0x594
 80120ae:	1842      	adds	r2, r0, r1
 80120b0:	f8a3 2594 	strh.w	r2, [r3, #1428]	; 0x594
 80120b4:	f002 f824 	bl	8014100 <uxr_object_id>
 80120b8:	6160      	str	r0, [r4, #20]
 80120ba:	783b      	ldrb	r3, [r7, #0]
 80120bc:	2b2f      	cmp	r3, #47	; 0x2f
 80120be:	d12c      	bne.n	801211a <create_node+0xde>
 80120c0:	787b      	ldrb	r3, [r7, #1]
 80120c2:	bb53      	cbnz	r3, 801211a <create_node+0xde>
 80120c4:	4633      	mov	r3, r6
 80120c6:	4a1a      	ldr	r2, [pc, #104]	; (8012130 <create_node+0xf4>)
 80120c8:	213c      	movs	r1, #60	; 0x3c
 80120ca:	481a      	ldr	r0, [pc, #104]	; (8012134 <create_node+0xf8>)
 80120cc:	f00a f8ce 	bl	801c26c <sniprintf>
 80120d0:	6920      	ldr	r0, [r4, #16]
 80120d2:	2106      	movs	r1, #6
 80120d4:	fa1f f388 	uxth.w	r3, r8
 80120d8:	f8d0 2384 	ldr.w	r2, [r0, #900]	; 0x384
 80120dc:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80120e0:	9101      	str	r1, [sp, #4]
 80120e2:	4914      	ldr	r1, [pc, #80]	; (8012134 <create_node+0xf8>)
 80120e4:	9100      	str	r1, [sp, #0]
 80120e6:	6811      	ldr	r1, [r2, #0]
 80120e8:	6962      	ldr	r2, [r4, #20]
 80120ea:	f001 fd5b 	bl	8013ba4 <uxr_buffer_create_participant_bin>
 80120ee:	4602      	mov	r2, r0
 80120f0:	6920      	ldr	r0, [r4, #16]
 80120f2:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 80120f6:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 80120fa:	f001 f9b7 	bl	801346c <run_xrce_session>
 80120fe:	b918      	cbnz	r0, 8012108 <create_node+0xcc>
 8012100:	4628      	mov	r0, r5
 8012102:	2500      	movs	r5, #0
 8012104:	f001 f834 	bl	8013170 <rmw_uxrce_fini_node_memory>
 8012108:	4628      	mov	r0, r5
 801210a:	b003      	add	sp, #12
 801210c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012110:	2500      	movs	r5, #0
 8012112:	4628      	mov	r0, r5
 8012114:	b003      	add	sp, #12
 8012116:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801211a:	463b      	mov	r3, r7
 801211c:	4a06      	ldr	r2, [pc, #24]	; (8012138 <create_node+0xfc>)
 801211e:	213c      	movs	r1, #60	; 0x3c
 8012120:	9600      	str	r6, [sp, #0]
 8012122:	4804      	ldr	r0, [pc, #16]	; (8012134 <create_node+0xf8>)
 8012124:	f00a f8a2 	bl	801c26c <sniprintf>
 8012128:	e7d2      	b.n	80120d0 <create_node+0x94>
 801212a:	bf00      	nop
 801212c:	20012a0c 	.word	0x20012a0c
 8012130:	0801e0b4 	.word	0x0801e0b4
 8012134:	2000dfc0 	.word	0x2000dfc0
 8012138:	0801dab4 	.word	0x0801dab4

0801213c <rmw_create_node>:
 801213c:	468c      	mov	ip, r1
 801213e:	4611      	mov	r1, r2
 8012140:	f1bc 0f00 	cmp.w	ip, #0
 8012144:	d00a      	beq.n	801215c <rmw_create_node+0x20>
 8012146:	f89c 3000 	ldrb.w	r3, [ip]
 801214a:	b13b      	cbz	r3, 801215c <rmw_create_node+0x20>
 801214c:	b132      	cbz	r2, 801215c <rmw_create_node+0x20>
 801214e:	7813      	ldrb	r3, [r2, #0]
 8012150:	b123      	cbz	r3, 801215c <rmw_create_node+0x20>
 8012152:	4603      	mov	r3, r0
 8012154:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8012156:	4660      	mov	r0, ip
 8012158:	f7ff bf70 	b.w	801203c <create_node>
 801215c:	2000      	movs	r0, #0
 801215e:	4770      	bx	lr

08012160 <rmw_destroy_node>:
 8012160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012162:	b328      	cbz	r0, 80121b0 <rmw_destroy_node+0x50>
 8012164:	4607      	mov	r7, r0
 8012166:	6800      	ldr	r0, [r0, #0]
 8012168:	b120      	cbz	r0, 8012174 <rmw_destroy_node+0x14>
 801216a:	4b37      	ldr	r3, [pc, #220]	; (8012248 <rmw_destroy_node+0xe8>)
 801216c:	6819      	ldr	r1, [r3, #0]
 801216e:	f7ee f867 	bl	8000240 <strcmp>
 8012172:	b9e8      	cbnz	r0, 80121b0 <rmw_destroy_node+0x50>
 8012174:	687d      	ldr	r5, [r7, #4]
 8012176:	b1dd      	cbz	r5, 80121b0 <rmw_destroy_node+0x50>
 8012178:	4b34      	ldr	r3, [pc, #208]	; (801224c <rmw_destroy_node+0xec>)
 801217a:	681c      	ldr	r4, [r3, #0]
 801217c:	2c00      	cmp	r4, #0
 801217e:	d060      	beq.n	8012242 <rmw_destroy_node+0xe2>
 8012180:	2600      	movs	r6, #0
 8012182:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8012186:	f8d1 3080 	ldr.w	r3, [r1, #128]	; 0x80
 801218a:	429d      	cmp	r5, r3
 801218c:	d013      	beq.n	80121b6 <rmw_destroy_node+0x56>
 801218e:	2c00      	cmp	r4, #0
 8012190:	d1f7      	bne.n	8012182 <rmw_destroy_node+0x22>
 8012192:	4b2f      	ldr	r3, [pc, #188]	; (8012250 <rmw_destroy_node+0xf0>)
 8012194:	681c      	ldr	r4, [r3, #0]
 8012196:	b1c4      	cbz	r4, 80121ca <rmw_destroy_node+0x6a>
 8012198:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 801219c:	6a0b      	ldr	r3, [r1, #32]
 801219e:	429d      	cmp	r5, r3
 80121a0:	d1f9      	bne.n	8012196 <rmw_destroy_node+0x36>
 80121a2:	317c      	adds	r1, #124	; 0x7c
 80121a4:	4638      	mov	r0, r7
 80121a6:	f000 fdaf 	bl	8012d08 <rmw_destroy_subscription>
 80121aa:	2801      	cmp	r0, #1
 80121ac:	4606      	mov	r6, r0
 80121ae:	d1f2      	bne.n	8012196 <rmw_destroy_node+0x36>
 80121b0:	2601      	movs	r6, #1
 80121b2:	4630      	mov	r0, r6
 80121b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80121b6:	3184      	adds	r1, #132	; 0x84
 80121b8:	4638      	mov	r0, r7
 80121ba:	f000 f9b1 	bl	8012520 <rmw_destroy_publisher>
 80121be:	2801      	cmp	r0, #1
 80121c0:	4606      	mov	r6, r0
 80121c2:	d0f5      	beq.n	80121b0 <rmw_destroy_node+0x50>
 80121c4:	2c00      	cmp	r4, #0
 80121c6:	d1dc      	bne.n	8012182 <rmw_destroy_node+0x22>
 80121c8:	e7e3      	b.n	8012192 <rmw_destroy_node+0x32>
 80121ca:	4b22      	ldr	r3, [pc, #136]	; (8012254 <rmw_destroy_node+0xf4>)
 80121cc:	681c      	ldr	r4, [r3, #0]
 80121ce:	b16c      	cbz	r4, 80121ec <rmw_destroy_node+0x8c>
 80121d0:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 80121d4:	6f8b      	ldr	r3, [r1, #120]	; 0x78
 80121d6:	429d      	cmp	r5, r3
 80121d8:	d1f9      	bne.n	80121ce <rmw_destroy_node+0x6e>
 80121da:	317c      	adds	r1, #124	; 0x7c
 80121dc:	4638      	mov	r0, r7
 80121de:	f000 fc1d 	bl	8012a1c <rmw_destroy_service>
 80121e2:	2801      	cmp	r0, #1
 80121e4:	4606      	mov	r6, r0
 80121e6:	d0e3      	beq.n	80121b0 <rmw_destroy_node+0x50>
 80121e8:	2c00      	cmp	r4, #0
 80121ea:	d1f1      	bne.n	80121d0 <rmw_destroy_node+0x70>
 80121ec:	4b1a      	ldr	r3, [pc, #104]	; (8012258 <rmw_destroy_node+0xf8>)
 80121ee:	681c      	ldr	r4, [r3, #0]
 80121f0:	b16c      	cbz	r4, 801220e <rmw_destroy_node+0xae>
 80121f2:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 80121f6:	6f8b      	ldr	r3, [r1, #120]	; 0x78
 80121f8:	429d      	cmp	r5, r3
 80121fa:	d1f9      	bne.n	80121f0 <rmw_destroy_node+0x90>
 80121fc:	317c      	adds	r1, #124	; 0x7c
 80121fe:	4638      	mov	r0, r7
 8012200:	f008 f866 	bl	801a2d0 <rmw_destroy_client>
 8012204:	2801      	cmp	r0, #1
 8012206:	4606      	mov	r6, r0
 8012208:	d0d2      	beq.n	80121b0 <rmw_destroy_node+0x50>
 801220a:	2c00      	cmp	r4, #0
 801220c:	d1f1      	bne.n	80121f2 <rmw_destroy_node+0x92>
 801220e:	6928      	ldr	r0, [r5, #16]
 8012210:	696a      	ldr	r2, [r5, #20]
 8012212:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8012216:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801221a:	6819      	ldr	r1, [r3, #0]
 801221c:	f001 fc76 	bl	8013b0c <uxr_buffer_delete_entity>
 8012220:	4602      	mov	r2, r0
 8012222:	6928      	ldr	r0, [r5, #16]
 8012224:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8012228:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 801222c:	f001 f91e 	bl	801346c <run_xrce_session>
 8012230:	4603      	mov	r3, r0
 8012232:	4638      	mov	r0, r7
 8012234:	2b00      	cmp	r3, #0
 8012236:	bf08      	it	eq
 8012238:	2602      	moveq	r6, #2
 801223a:	f000 ff99 	bl	8013170 <rmw_uxrce_fini_node_memory>
 801223e:	4630      	mov	r0, r6
 8012240:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012242:	4626      	mov	r6, r4
 8012244:	e7a5      	b.n	8012192 <rmw_destroy_node+0x32>
 8012246:	bf00      	nop
 8012248:	0801e714 	.word	0x0801e714
 801224c:	20012a1c 	.word	0x20012a1c
 8012250:	20012a5c 	.word	0x20012a5c
 8012254:	20012a2c 	.word	0x20012a2c
 8012258:	2000e13c 	.word	0x2000e13c

0801225c <rmw_node_get_graph_guard_condition>:
 801225c:	6843      	ldr	r3, [r0, #4]
 801225e:	6918      	ldr	r0, [r3, #16]
 8012260:	f500 705a 	add.w	r0, r0, #872	; 0x368
 8012264:	4770      	bx	lr
 8012266:	bf00      	nop

08012268 <flush_session>:
 8012268:	6fc9      	ldr	r1, [r1, #124]	; 0x7c
 801226a:	f002 bd85 	b.w	8014d78 <uxr_run_session_until_confirm_delivery>
 801226e:	bf00      	nop

08012270 <rmw_publish>:
 8012270:	2800      	cmp	r0, #0
 8012272:	d053      	beq.n	801231c <rmw_publish+0xac>
 8012274:	b570      	push	{r4, r5, r6, lr}
 8012276:	460d      	mov	r5, r1
 8012278:	b08e      	sub	sp, #56	; 0x38
 801227a:	2900      	cmp	r1, #0
 801227c:	d04b      	beq.n	8012316 <rmw_publish+0xa6>
 801227e:	4604      	mov	r4, r0
 8012280:	6800      	ldr	r0, [r0, #0]
 8012282:	f001 fa05 	bl	8013690 <is_uxrce_rmw_identifier_valid>
 8012286:	2800      	cmp	r0, #0
 8012288:	d045      	beq.n	8012316 <rmw_publish+0xa6>
 801228a:	6866      	ldr	r6, [r4, #4]
 801228c:	2e00      	cmp	r6, #0
 801228e:	d042      	beq.n	8012316 <rmw_publish+0xa6>
 8012290:	69b4      	ldr	r4, [r6, #24]
 8012292:	4628      	mov	r0, r5
 8012294:	6923      	ldr	r3, [r4, #16]
 8012296:	4798      	blx	r3
 8012298:	69f3      	ldr	r3, [r6, #28]
 801229a:	9005      	str	r0, [sp, #20]
 801229c:	b113      	cbz	r3, 80122a4 <rmw_publish+0x34>
 801229e:	a805      	add	r0, sp, #20
 80122a0:	4798      	blx	r3
 80122a2:	9805      	ldr	r0, [sp, #20]
 80122a4:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 80122a8:	691b      	ldr	r3, [r3, #16]
 80122aa:	9000      	str	r0, [sp, #0]
 80122ac:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 80122b0:	6972      	ldr	r2, [r6, #20]
 80122b2:	ab06      	add	r3, sp, #24
 80122b4:	6fb1      	ldr	r1, [r6, #120]	; 0x78
 80122b6:	f003 ffd9 	bl	801626c <uxr_prepare_output_stream>
 80122ba:	b1d8      	cbz	r0, 80122f4 <rmw_publish+0x84>
 80122bc:	68a3      	ldr	r3, [r4, #8]
 80122be:	a906      	add	r1, sp, #24
 80122c0:	4628      	mov	r0, r5
 80122c2:	4798      	blx	r3
 80122c4:	6a33      	ldr	r3, [r6, #32]
 80122c6:	4604      	mov	r4, r0
 80122c8:	b10b      	cbz	r3, 80122ce <rmw_publish+0x5e>
 80122ca:	a806      	add	r0, sp, #24
 80122cc:	4798      	blx	r3
 80122ce:	f896 307a 	ldrb.w	r3, [r6, #122]	; 0x7a
 80122d2:	2b01      	cmp	r3, #1
 80122d4:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 80122d8:	d022      	beq.n	8012320 <rmw_publish+0xb0>
 80122da:	6918      	ldr	r0, [r3, #16]
 80122dc:	6ff1      	ldr	r1, [r6, #124]	; 0x7c
 80122de:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80122e2:	f002 fd49 	bl	8014d78 <uxr_run_session_until_confirm_delivery>
 80122e6:	4020      	ands	r0, r4
 80122e8:	b2c4      	uxtb	r4, r0
 80122ea:	f084 0001 	eor.w	r0, r4, #1
 80122ee:	b2c0      	uxtb	r0, r0
 80122f0:	b00e      	add	sp, #56	; 0x38
 80122f2:	bd70      	pop	{r4, r5, r6, pc}
 80122f4:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 80122f8:	6918      	ldr	r0, [r3, #16]
 80122fa:	9b05      	ldr	r3, [sp, #20]
 80122fc:	9602      	str	r6, [sp, #8]
 80122fe:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8012302:	9300      	str	r3, [sp, #0]
 8012304:	4b09      	ldr	r3, [pc, #36]	; (801232c <rmw_publish+0xbc>)
 8012306:	9301      	str	r3, [sp, #4]
 8012308:	ab06      	add	r3, sp, #24
 801230a:	6972      	ldr	r2, [r6, #20]
 801230c:	6fb1      	ldr	r1, [r6, #120]	; 0x78
 801230e:	f003 ffdd 	bl	80162cc <uxr_prepare_output_stream_fragmented>
 8012312:	2800      	cmp	r0, #0
 8012314:	d1d2      	bne.n	80122bc <rmw_publish+0x4c>
 8012316:	2001      	movs	r0, #1
 8012318:	b00e      	add	sp, #56	; 0x38
 801231a:	bd70      	pop	{r4, r5, r6, pc}
 801231c:	2001      	movs	r0, #1
 801231e:	4770      	bx	lr
 8012320:	6918      	ldr	r0, [r3, #16]
 8012322:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8012326:	f002 f96d 	bl	8014604 <uxr_flash_output_streams>
 801232a:	e7de      	b.n	80122ea <rmw_publish+0x7a>
 801232c:	08012269 	.word	0x08012269

08012330 <rmw_create_publisher>:
 8012330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012334:	b087      	sub	sp, #28
 8012336:	2800      	cmp	r0, #0
 8012338:	f000 80d2 	beq.w	80124e0 <rmw_create_publisher+0x1b0>
 801233c:	460e      	mov	r6, r1
 801233e:	2900      	cmp	r1, #0
 8012340:	f000 80ce 	beq.w	80124e0 <rmw_create_publisher+0x1b0>
 8012344:	4604      	mov	r4, r0
 8012346:	6800      	ldr	r0, [r0, #0]
 8012348:	4615      	mov	r5, r2
 801234a:	461f      	mov	r7, r3
 801234c:	f001 f9a0 	bl	8013690 <is_uxrce_rmw_identifier_valid>
 8012350:	f080 0001 	eor.w	r0, r0, #1
 8012354:	b2c0      	uxtb	r0, r0
 8012356:	2800      	cmp	r0, #0
 8012358:	f040 80c2 	bne.w	80124e0 <rmw_create_publisher+0x1b0>
 801235c:	2d00      	cmp	r5, #0
 801235e:	f000 80bf 	beq.w	80124e0 <rmw_create_publisher+0x1b0>
 8012362:	782b      	ldrb	r3, [r5, #0]
 8012364:	2b00      	cmp	r3, #0
 8012366:	f000 80bb 	beq.w	80124e0 <rmw_create_publisher+0x1b0>
 801236a:	2f00      	cmp	r7, #0
 801236c:	f000 80b8 	beq.w	80124e0 <rmw_create_publisher+0x1b0>
 8012370:	485e      	ldr	r0, [pc, #376]	; (80124ec <rmw_create_publisher+0x1bc>)
 8012372:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8012376:	f007 ff87 	bl	801a288 <get_memory>
 801237a:	2800      	cmp	r0, #0
 801237c:	f000 80b0 	beq.w	80124e0 <rmw_create_publisher+0x1b0>
 8012380:	6884      	ldr	r4, [r0, #8]
 8012382:	f104 0a9c 	add.w	sl, r4, #156	; 0x9c
 8012386:	f8c4 4088 	str.w	r4, [r4, #136]	; 0x88
 801238a:	f007 ffe5 	bl	801a358 <rmw_get_implementation_identifier>
 801238e:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
 8012392:	f8c4 a08c 	str.w	sl, [r4, #140]	; 0x8c
 8012396:	4628      	mov	r0, r5
 8012398:	f7ed ff5c 	bl	8000254 <strlen>
 801239c:	3001      	adds	r0, #1
 801239e:	f104 0884 	add.w	r8, r4, #132	; 0x84
 80123a2:	283c      	cmp	r0, #60	; 0x3c
 80123a4:	f200 808f 	bhi.w	80124c6 <rmw_create_publisher+0x196>
 80123a8:	462b      	mov	r3, r5
 80123aa:	4a51      	ldr	r2, [pc, #324]	; (80124f0 <rmw_create_publisher+0x1c0>)
 80123ac:	213c      	movs	r1, #60	; 0x3c
 80123ae:	4650      	mov	r0, sl
 80123b0:	f009 ff5c 	bl	801c26c <sniprintf>
 80123b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80123b8:	4639      	mov	r1, r7
 80123ba:	2250      	movs	r2, #80	; 0x50
 80123bc:	67e3      	str	r3, [r4, #124]	; 0x7c
 80123be:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80123c2:	f8c4 9080 	str.w	r9, [r4, #128]	; 0x80
 80123c6:	f00a f98a 	bl	801c6de <memcpy>
 80123ca:	7a3b      	ldrb	r3, [r7, #8]
 80123cc:	4630      	mov	r0, r6
 80123ce:	4949      	ldr	r1, [pc, #292]	; (80124f4 <rmw_create_publisher+0x1c4>)
 80123d0:	2b02      	cmp	r3, #2
 80123d2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80123d6:	bf0c      	ite	eq
 80123d8:	f8d3 337c 	ldreq.w	r3, [r3, #892]	; 0x37c
 80123dc:	f8d3 3378 	ldrne.w	r3, [r3, #888]	; 0x378
 80123e0:	67a3      	str	r3, [r4, #120]	; 0x78
 80123e2:	2300      	movs	r3, #0
 80123e4:	e9c4 3307 	strd	r3, r3, [r4, #28]
 80123e8:	f001 f960 	bl	80136ac <get_message_typesupport_handle>
 80123ec:	2800      	cmp	r0, #0
 80123ee:	d06a      	beq.n	80124c6 <rmw_create_publisher+0x196>
 80123f0:	6842      	ldr	r2, [r0, #4]
 80123f2:	61a2      	str	r2, [r4, #24]
 80123f4:	2a00      	cmp	r2, #0
 80123f6:	d066      	beq.n	80124c6 <rmw_create_publisher+0x196>
 80123f8:	4629      	mov	r1, r5
 80123fa:	463b      	mov	r3, r7
 80123fc:	4648      	mov	r0, r9
 80123fe:	f007 ffdb 	bl	801a3b8 <create_topic>
 8012402:	6260      	str	r0, [r4, #36]	; 0x24
 8012404:	2800      	cmp	r0, #0
 8012406:	d062      	beq.n	80124ce <rmw_create_publisher+0x19e>
 8012408:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801240c:	2103      	movs	r1, #3
 801240e:	2506      	movs	r5, #6
 8012410:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8012414:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	; 0x598
 8012418:	1c42      	adds	r2, r0, #1
 801241a:	f8a3 2598 	strh.w	r2, [r3, #1432]	; 0x598
 801241e:	f001 fe6f 	bl	8014100 <uxr_object_id>
 8012422:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8012426:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801242a:	6120      	str	r0, [r4, #16]
 801242c:	f8d3 3384 	ldr.w	r3, [r3, #900]	; 0x384
 8012430:	6910      	ldr	r0, [r2, #16]
 8012432:	9500      	str	r5, [sp, #0]
 8012434:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8012438:	6819      	ldr	r1, [r3, #0]
 801243a:	6922      	ldr	r2, [r4, #16]
 801243c:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8012440:	f001 fc18 	bl	8013c74 <uxr_buffer_create_publisher_bin>
 8012444:	4602      	mov	r2, r0
 8012446:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801244a:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 801244e:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8012452:	f001 f80b 	bl	801346c <run_xrce_session>
 8012456:	b3b0      	cbz	r0, 80124c6 <rmw_create_publisher+0x196>
 8012458:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801245c:	2105      	movs	r1, #5
 801245e:	f10d 0a10 	add.w	sl, sp, #16
 8012462:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8012466:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	; 0x59a
 801246a:	1c42      	adds	r2, r0, #1
 801246c:	f8a3 259a 	strh.w	r2, [r3, #1434]	; 0x59a
 8012470:	f001 fe46 	bl	8014100 <uxr_object_id>
 8012474:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8012478:	4639      	mov	r1, r7
 801247a:	6160      	str	r0, [r4, #20]
 801247c:	691e      	ldr	r6, [r3, #16]
 801247e:	4650      	mov	r0, sl
 8012480:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8012484:	f8d4 b024 	ldr.w	fp, [r4, #36]	; 0x24
 8012488:	f506 7628 	add.w	r6, r6, #672	; 0x2a0
 801248c:	f8d3 7384 	ldr.w	r7, [r3, #900]	; 0x384
 8012490:	f001 f808 	bl	80134a4 <convert_qos_profile>
 8012494:	9503      	str	r5, [sp, #12]
 8012496:	e89a 0003 	ldmia.w	sl, {r0, r1}
 801249a:	9001      	str	r0, [sp, #4]
 801249c:	4630      	mov	r0, r6
 801249e:	f8ad 1008 	strh.w	r1, [sp, #8]
 80124a2:	f8db 3010 	ldr.w	r3, [fp, #16]
 80124a6:	9300      	str	r3, [sp, #0]
 80124a8:	6839      	ldr	r1, [r7, #0]
 80124aa:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 80124ae:	f001 fc41 	bl	8013d34 <uxr_buffer_create_datawriter_bin>
 80124b2:	4602      	mov	r2, r0
 80124b4:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80124b8:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 80124bc:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 80124c0:	f000 ffd4 	bl	801346c <run_xrce_session>
 80124c4:	b970      	cbnz	r0, 80124e4 <rmw_create_publisher+0x1b4>
 80124c6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80124c8:	b108      	cbz	r0, 80124ce <rmw_create_publisher+0x19e>
 80124ca:	f000 fec1 	bl	8013250 <rmw_uxrce_fini_topic_memory>
 80124ce:	4640      	mov	r0, r8
 80124d0:	f04f 0800 	mov.w	r8, #0
 80124d4:	f000 fe64 	bl	80131a0 <rmw_uxrce_fini_publisher_memory>
 80124d8:	4640      	mov	r0, r8
 80124da:	b007      	add	sp, #28
 80124dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80124e0:	f04f 0800 	mov.w	r8, #0
 80124e4:	4640      	mov	r0, r8
 80124e6:	b007      	add	sp, #28
 80124e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80124ec:	20012a1c 	.word	0x20012a1c
 80124f0:	0801e0b4 	.word	0x0801e0b4
 80124f4:	0801d658 	.word	0x0801d658

080124f8 <rmw_publisher_get_actual_qos>:
 80124f8:	b178      	cbz	r0, 801251a <rmw_publisher_get_actual_qos+0x22>
 80124fa:	b510      	push	{r4, lr}
 80124fc:	fab1 f481 	clz	r4, r1
 8012500:	0964      	lsrs	r4, r4, #5
 8012502:	b141      	cbz	r1, 8012516 <rmw_publisher_get_actual_qos+0x1e>
 8012504:	6843      	ldr	r3, [r0, #4]
 8012506:	2250      	movs	r2, #80	; 0x50
 8012508:	4608      	mov	r0, r1
 801250a:	f103 0128 	add.w	r1, r3, #40	; 0x28
 801250e:	f00a f8e6 	bl	801c6de <memcpy>
 8012512:	4620      	mov	r0, r4
 8012514:	bd10      	pop	{r4, pc}
 8012516:	200b      	movs	r0, #11
 8012518:	bd10      	pop	{r4, pc}
 801251a:	200b      	movs	r0, #11
 801251c:	4770      	bx	lr
 801251e:	bf00      	nop

08012520 <rmw_destroy_publisher>:
 8012520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012524:	b128      	cbz	r0, 8012532 <rmw_destroy_publisher+0x12>
 8012526:	4604      	mov	r4, r0
 8012528:	6800      	ldr	r0, [r0, #0]
 801252a:	460d      	mov	r5, r1
 801252c:	f001 f8b0 	bl	8013690 <is_uxrce_rmw_identifier_valid>
 8012530:	b918      	cbnz	r0, 801253a <rmw_destroy_publisher+0x1a>
 8012532:	2401      	movs	r4, #1
 8012534:	4620      	mov	r0, r4
 8012536:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801253a:	6863      	ldr	r3, [r4, #4]
 801253c:	2b00      	cmp	r3, #0
 801253e:	d0f8      	beq.n	8012532 <rmw_destroy_publisher+0x12>
 8012540:	fab5 f485 	clz	r4, r5
 8012544:	0964      	lsrs	r4, r4, #5
 8012546:	2d00      	cmp	r5, #0
 8012548:	d0f3      	beq.n	8012532 <rmw_destroy_publisher+0x12>
 801254a:	6828      	ldr	r0, [r5, #0]
 801254c:	f001 f8a0 	bl	8013690 <is_uxrce_rmw_identifier_valid>
 8012550:	2800      	cmp	r0, #0
 8012552:	d0ee      	beq.n	8012532 <rmw_destroy_publisher+0x12>
 8012554:	686e      	ldr	r6, [r5, #4]
 8012556:	2e00      	cmp	r6, #0
 8012558:	d0eb      	beq.n	8012532 <rmw_destroy_publisher+0x12>
 801255a:	6a70      	ldr	r0, [r6, #36]	; 0x24
 801255c:	f8d6 7080 	ldr.w	r7, [r6, #128]	; 0x80
 8012560:	f007 ff7a 	bl	801a458 <destroy_topic>
 8012564:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8012568:	6972      	ldr	r2, [r6, #20]
 801256a:	6918      	ldr	r0, [r3, #16]
 801256c:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8012570:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8012574:	6819      	ldr	r1, [r3, #0]
 8012576:	f001 fac9 	bl	8013b0c <uxr_buffer_delete_entity>
 801257a:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 801257e:	4680      	mov	r8, r0
 8012580:	6932      	ldr	r2, [r6, #16]
 8012582:	6918      	ldr	r0, [r3, #16]
 8012584:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8012588:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801258c:	6819      	ldr	r1, [r3, #0]
 801258e:	f001 fabd 	bl	8013b0c <uxr_buffer_delete_entity>
 8012592:	4606      	mov	r6, r0
 8012594:	6938      	ldr	r0, [r7, #16]
 8012596:	4642      	mov	r2, r8
 8012598:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 801259c:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 80125a0:	f000 ff64 	bl	801346c <run_xrce_session>
 80125a4:	693f      	ldr	r7, [r7, #16]
 80125a6:	4632      	mov	r2, r6
 80125a8:	4606      	mov	r6, r0
 80125aa:	f8d7 3390 	ldr.w	r3, [r7, #912]	; 0x390
 80125ae:	4638      	mov	r0, r7
 80125b0:	f8d7 1388 	ldr.w	r1, [r7, #904]	; 0x388
 80125b4:	f000 ff5a 	bl	801346c <run_xrce_session>
 80125b8:	b126      	cbz	r6, 80125c4 <rmw_destroy_publisher+0xa4>
 80125ba:	b118      	cbz	r0, 80125c4 <rmw_destroy_publisher+0xa4>
 80125bc:	4628      	mov	r0, r5
 80125be:	f000 fdef 	bl	80131a0 <rmw_uxrce_fini_publisher_memory>
 80125c2:	e7b7      	b.n	8012534 <rmw_destroy_publisher+0x14>
 80125c4:	2402      	movs	r4, #2
 80125c6:	e7f9      	b.n	80125bc <rmw_destroy_publisher+0x9c>

080125c8 <rmw_send_request>:
 80125c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80125cc:	4604      	mov	r4, r0
 80125ce:	6800      	ldr	r0, [r0, #0]
 80125d0:	b08b      	sub	sp, #44	; 0x2c
 80125d2:	460e      	mov	r6, r1
 80125d4:	4615      	mov	r5, r2
 80125d6:	b128      	cbz	r0, 80125e4 <rmw_send_request+0x1c>
 80125d8:	4b21      	ldr	r3, [pc, #132]	; (8012660 <rmw_send_request+0x98>)
 80125da:	6819      	ldr	r1, [r3, #0]
 80125dc:	f7ed fe30 	bl	8000240 <strcmp>
 80125e0:	2800      	cmp	r0, #0
 80125e2:	d139      	bne.n	8012658 <rmw_send_request+0x90>
 80125e4:	6864      	ldr	r4, [r4, #4]
 80125e6:	2700      	movs	r7, #0
 80125e8:	6963      	ldr	r3, [r4, #20]
 80125ea:	f8d4 8078 	ldr.w	r8, [r4, #120]	; 0x78
 80125ee:	689b      	ldr	r3, [r3, #8]
 80125f0:	4798      	blx	r3
 80125f2:	f8d0 9004 	ldr.w	r9, [r0, #4]
 80125f6:	4630      	mov	r0, r6
 80125f8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80125fc:	4798      	blx	r3
 80125fe:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8012602:	9000      	str	r0, [sp, #0]
 8012604:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 8012608:	6922      	ldr	r2, [r4, #16]
 801260a:	ab02      	add	r3, sp, #8
 801260c:	6f21      	ldr	r1, [r4, #112]	; 0x70
 801260e:	f003 fe2d 	bl	801626c <uxr_prepare_output_stream>
 8012612:	e9c5 0700 	strd	r0, r7, [r5]
 8012616:	b198      	cbz	r0, 8012640 <rmw_send_request+0x78>
 8012618:	f8d9 3008 	ldr.w	r3, [r9, #8]
 801261c:	a902      	add	r1, sp, #8
 801261e:	4630      	mov	r0, r6
 8012620:	4798      	blx	r3
 8012622:	f894 3072 	ldrb.w	r3, [r4, #114]	; 0x72
 8012626:	f8d8 0010 	ldr.w	r0, [r8, #16]
 801262a:	2b01      	cmp	r3, #1
 801262c:	d00c      	beq.n	8012648 <rmw_send_request+0x80>
 801262e:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8012630:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8012634:	f002 fba0 	bl	8014d78 <uxr_run_session_until_confirm_delivery>
 8012638:	4638      	mov	r0, r7
 801263a:	b00b      	add	sp, #44	; 0x2c
 801263c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012640:	2001      	movs	r0, #1
 8012642:	b00b      	add	sp, #44	; 0x2c
 8012644:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012648:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801264c:	f001 ffda 	bl	8014604 <uxr_flash_output_streams>
 8012650:	4638      	mov	r0, r7
 8012652:	b00b      	add	sp, #44	; 0x2c
 8012654:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012658:	200c      	movs	r0, #12
 801265a:	b00b      	add	sp, #44	; 0x2c
 801265c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012660:	0801e714 	.word	0x0801e714

08012664 <rmw_take_request>:
 8012664:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012668:	4605      	mov	r5, r0
 801266a:	6800      	ldr	r0, [r0, #0]
 801266c:	b089      	sub	sp, #36	; 0x24
 801266e:	460c      	mov	r4, r1
 8012670:	4690      	mov	r8, r2
 8012672:	461e      	mov	r6, r3
 8012674:	b128      	cbz	r0, 8012682 <rmw_take_request+0x1e>
 8012676:	4b28      	ldr	r3, [pc, #160]	; (8012718 <rmw_take_request+0xb4>)
 8012678:	6819      	ldr	r1, [r3, #0]
 801267a:	f7ed fde1 	bl	8000240 <strcmp>
 801267e:	2800      	cmp	r0, #0
 8012680:	d146      	bne.n	8012710 <rmw_take_request+0xac>
 8012682:	b10e      	cbz	r6, 8012688 <rmw_take_request+0x24>
 8012684:	2300      	movs	r3, #0
 8012686:	7033      	strb	r3, [r6, #0]
 8012688:	f8d5 9004 	ldr.w	r9, [r5, #4]
 801268c:	f000 fe70 	bl	8013370 <rmw_uxrce_clean_expired_static_input_buffer>
 8012690:	4648      	mov	r0, r9
 8012692:	f000 fe43 	bl	801331c <rmw_uxrce_find_static_input_buffer_by_owner>
 8012696:	4607      	mov	r7, r0
 8012698:	b3b0      	cbz	r0, 8012708 <rmw_take_request+0xa4>
 801269a:	6885      	ldr	r5, [r0, #8]
 801269c:	f8d5 2838 	ldr.w	r2, [r5, #2104]	; 0x838
 80126a0:	f8d5 383c 	ldr.w	r3, [r5, #2108]	; 0x83c
 80126a4:	e9c4 3208 	strd	r3, r2, [r4, #32]
 80126a8:	f895 3837 	ldrb.w	r3, [r5, #2103]	; 0x837
 80126ac:	7423      	strb	r3, [r4, #16]
 80126ae:	f8b5 2834 	ldrh.w	r2, [r5, #2100]	; 0x834
 80126b2:	f895 3836 	ldrb.w	r3, [r5, #2102]	; 0x836
 80126b6:	f8a4 2011 	strh.w	r2, [r4, #17]
 80126ba:	74e3      	strb	r3, [r4, #19]
 80126bc:	f8d5 1828 	ldr.w	r1, [r5, #2088]	; 0x828
 80126c0:	f8d5 282c 	ldr.w	r2, [r5, #2092]	; 0x82c
 80126c4:	f8d5 3830 	ldr.w	r3, [r5, #2096]	; 0x830
 80126c8:	6161      	str	r1, [r4, #20]
 80126ca:	61a2      	str	r2, [r4, #24]
 80126cc:	61e3      	str	r3, [r4, #28]
 80126ce:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80126d2:	689b      	ldr	r3, [r3, #8]
 80126d4:	4798      	blx	r3
 80126d6:	6844      	ldr	r4, [r0, #4]
 80126d8:	f8d5 2810 	ldr.w	r2, [r5, #2064]	; 0x810
 80126dc:	f105 0110 	add.w	r1, r5, #16
 80126e0:	4668      	mov	r0, sp
 80126e2:	f7fd f87f 	bl	800f7e4 <ucdr_init_buffer>
 80126e6:	4641      	mov	r1, r8
 80126e8:	68e3      	ldr	r3, [r4, #12]
 80126ea:	4668      	mov	r0, sp
 80126ec:	4798      	blx	r3
 80126ee:	4639      	mov	r1, r7
 80126f0:	4604      	mov	r4, r0
 80126f2:	480a      	ldr	r0, [pc, #40]	; (801271c <rmw_take_request+0xb8>)
 80126f4:	f007 fdd8 	bl	801a2a8 <put_memory>
 80126f8:	b106      	cbz	r6, 80126fc <rmw_take_request+0x98>
 80126fa:	7034      	strb	r4, [r6, #0]
 80126fc:	f084 0001 	eor.w	r0, r4, #1
 8012700:	b2c0      	uxtb	r0, r0
 8012702:	b009      	add	sp, #36	; 0x24
 8012704:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012708:	2001      	movs	r0, #1
 801270a:	b009      	add	sp, #36	; 0x24
 801270c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012710:	200c      	movs	r0, #12
 8012712:	b009      	add	sp, #36	; 0x24
 8012714:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012718:	0801e714 	.word	0x0801e714
 801271c:	20012a4c 	.word	0x20012a4c

08012720 <rmw_send_response>:
 8012720:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012722:	4605      	mov	r5, r0
 8012724:	6800      	ldr	r0, [r0, #0]
 8012726:	b091      	sub	sp, #68	; 0x44
 8012728:	460c      	mov	r4, r1
 801272a:	4616      	mov	r6, r2
 801272c:	b128      	cbz	r0, 801273a <rmw_send_response+0x1a>
 801272e:	4b29      	ldr	r3, [pc, #164]	; (80127d4 <rmw_send_response+0xb4>)
 8012730:	6819      	ldr	r1, [r3, #0]
 8012732:	f7ed fd85 	bl	8000240 <strcmp>
 8012736:	2800      	cmp	r0, #0
 8012738:	d141      	bne.n	80127be <rmw_send_response+0x9e>
 801273a:	686d      	ldr	r5, [r5, #4]
 801273c:	68a1      	ldr	r1, [r4, #8]
 801273e:	6860      	ldr	r0, [r4, #4]
 8012740:	6faf      	ldr	r7, [r5, #120]	; 0x78
 8012742:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8012746:	9307      	str	r3, [sp, #28]
 8012748:	4623      	mov	r3, r4
 801274a:	9206      	str	r2, [sp, #24]
 801274c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012750:	789b      	ldrb	r3, [r3, #2]
 8012752:	f88d 2017 	strb.w	r2, [sp, #23]
 8012756:	f88d 3016 	strb.w	r3, [sp, #22]
 801275a:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 801275e:	68e2      	ldr	r2, [r4, #12]
 8012760:	f8ad 3014 	strh.w	r3, [sp, #20]
 8012764:	ab02      	add	r3, sp, #8
 8012766:	696c      	ldr	r4, [r5, #20]
 8012768:	c307      	stmia	r3!, {r0, r1, r2}
 801276a:	68e3      	ldr	r3, [r4, #12]
 801276c:	4798      	blx	r3
 801276e:	6844      	ldr	r4, [r0, #4]
 8012770:	4630      	mov	r0, r6
 8012772:	6923      	ldr	r3, [r4, #16]
 8012774:	4798      	blx	r3
 8012776:	f100 0318 	add.w	r3, r0, #24
 801277a:	6938      	ldr	r0, [r7, #16]
 801277c:	9300      	str	r3, [sp, #0]
 801277e:	ab08      	add	r3, sp, #32
 8012780:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8012784:	692a      	ldr	r2, [r5, #16]
 8012786:	6f29      	ldr	r1, [r5, #112]	; 0x70
 8012788:	f003 fd70 	bl	801626c <uxr_prepare_output_stream>
 801278c:	b910      	cbnz	r0, 8012794 <rmw_send_response+0x74>
 801278e:	2001      	movs	r0, #1
 8012790:	b011      	add	sp, #68	; 0x44
 8012792:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012794:	a902      	add	r1, sp, #8
 8012796:	a808      	add	r0, sp, #32
 8012798:	f004 fed4 	bl	8017544 <uxr_serialize_SampleIdentity>
 801279c:	68a3      	ldr	r3, [r4, #8]
 801279e:	a908      	add	r1, sp, #32
 80127a0:	4630      	mov	r0, r6
 80127a2:	4798      	blx	r3
 80127a4:	f895 3072 	ldrb.w	r3, [r5, #114]	; 0x72
 80127a8:	6938      	ldr	r0, [r7, #16]
 80127aa:	2b01      	cmp	r3, #1
 80127ac:	d00a      	beq.n	80127c4 <rmw_send_response+0xa4>
 80127ae:	6f69      	ldr	r1, [r5, #116]	; 0x74
 80127b0:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80127b4:	f002 fae0 	bl	8014d78 <uxr_run_session_until_confirm_delivery>
 80127b8:	2000      	movs	r0, #0
 80127ba:	b011      	add	sp, #68	; 0x44
 80127bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80127be:	200c      	movs	r0, #12
 80127c0:	b011      	add	sp, #68	; 0x44
 80127c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80127c4:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80127c8:	f001 ff1c 	bl	8014604 <uxr_flash_output_streams>
 80127cc:	2000      	movs	r0, #0
 80127ce:	b011      	add	sp, #68	; 0x44
 80127d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80127d2:	bf00      	nop
 80127d4:	0801e714 	.word	0x0801e714

080127d8 <rmw_take_response>:
 80127d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80127dc:	4604      	mov	r4, r0
 80127de:	6800      	ldr	r0, [r0, #0]
 80127e0:	b088      	sub	sp, #32
 80127e2:	460f      	mov	r7, r1
 80127e4:	4690      	mov	r8, r2
 80127e6:	461d      	mov	r5, r3
 80127e8:	b120      	cbz	r0, 80127f4 <rmw_take_response+0x1c>
 80127ea:	4b1d      	ldr	r3, [pc, #116]	; (8012860 <rmw_take_response+0x88>)
 80127ec:	6819      	ldr	r1, [r3, #0]
 80127ee:	f7ed fd27 	bl	8000240 <strcmp>
 80127f2:	bb68      	cbnz	r0, 8012850 <rmw_take_response+0x78>
 80127f4:	b10d      	cbz	r5, 80127fa <rmw_take_response+0x22>
 80127f6:	2300      	movs	r3, #0
 80127f8:	702b      	strb	r3, [r5, #0]
 80127fa:	6864      	ldr	r4, [r4, #4]
 80127fc:	f000 fdb8 	bl	8013370 <rmw_uxrce_clean_expired_static_input_buffer>
 8012800:	4620      	mov	r0, r4
 8012802:	f000 fd8b 	bl	801331c <rmw_uxrce_find_static_input_buffer_by_owner>
 8012806:	4606      	mov	r6, r0
 8012808:	b330      	cbz	r0, 8012858 <rmw_take_response+0x80>
 801280a:	6963      	ldr	r3, [r4, #20]
 801280c:	6884      	ldr	r4, [r0, #8]
 801280e:	68db      	ldr	r3, [r3, #12]
 8012810:	f504 6203 	add.w	r2, r4, #2096	; 0x830
 8012814:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 8012818:	e9c7 0108 	strd	r0, r1, [r7, #32]
 801281c:	4798      	blx	r3
 801281e:	6847      	ldr	r7, [r0, #4]
 8012820:	f8d4 2810 	ldr.w	r2, [r4, #2064]	; 0x810
 8012824:	f104 0110 	add.w	r1, r4, #16
 8012828:	4668      	mov	r0, sp
 801282a:	f7fc ffdb 	bl	800f7e4 <ucdr_init_buffer>
 801282e:	4641      	mov	r1, r8
 8012830:	68fb      	ldr	r3, [r7, #12]
 8012832:	4668      	mov	r0, sp
 8012834:	4798      	blx	r3
 8012836:	4631      	mov	r1, r6
 8012838:	4604      	mov	r4, r0
 801283a:	480a      	ldr	r0, [pc, #40]	; (8012864 <rmw_take_response+0x8c>)
 801283c:	f007 fd34 	bl	801a2a8 <put_memory>
 8012840:	b105      	cbz	r5, 8012844 <rmw_take_response+0x6c>
 8012842:	702c      	strb	r4, [r5, #0]
 8012844:	f084 0001 	eor.w	r0, r4, #1
 8012848:	b2c0      	uxtb	r0, r0
 801284a:	b008      	add	sp, #32
 801284c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012850:	200c      	movs	r0, #12
 8012852:	b008      	add	sp, #32
 8012854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012858:	2001      	movs	r0, #1
 801285a:	b008      	add	sp, #32
 801285c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012860:	0801e714 	.word	0x0801e714
 8012864:	20012a4c 	.word	0x20012a4c

08012868 <rmw_create_service>:
 8012868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801286c:	b091      	sub	sp, #68	; 0x44
 801286e:	2900      	cmp	r1, #0
 8012870:	f000 80bb 	beq.w	80129ea <rmw_create_service+0x182>
 8012874:	4606      	mov	r6, r0
 8012876:	2800      	cmp	r0, #0
 8012878:	f000 80b7 	beq.w	80129ea <rmw_create_service+0x182>
 801287c:	4614      	mov	r4, r2
 801287e:	6800      	ldr	r0, [r0, #0]
 8012880:	4689      	mov	r9, r1
 8012882:	461d      	mov	r5, r3
 8012884:	f000 ff04 	bl	8013690 <is_uxrce_rmw_identifier_valid>
 8012888:	2c00      	cmp	r4, #0
 801288a:	f000 80ae 	beq.w	80129ea <rmw_create_service+0x182>
 801288e:	f080 0001 	eor.w	r0, r0, #1
 8012892:	b2c0      	uxtb	r0, r0
 8012894:	2800      	cmp	r0, #0
 8012896:	f040 80a8 	bne.w	80129ea <rmw_create_service+0x182>
 801289a:	7823      	ldrb	r3, [r4, #0]
 801289c:	2b00      	cmp	r3, #0
 801289e:	f000 80a4 	beq.w	80129ea <rmw_create_service+0x182>
 80128a2:	2d00      	cmp	r5, #0
 80128a4:	f000 80a1 	beq.w	80129ea <rmw_create_service+0x182>
 80128a8:	4856      	ldr	r0, [pc, #344]	; (8012a04 <rmw_create_service+0x19c>)
 80128aa:	f8d6 8004 	ldr.w	r8, [r6, #4]
 80128ae:	f007 fceb 	bl	801a288 <get_memory>
 80128b2:	4606      	mov	r6, r0
 80128b4:	2800      	cmp	r0, #0
 80128b6:	f000 8099 	beq.w	80129ec <rmw_create_service+0x184>
 80128ba:	6887      	ldr	r7, [r0, #8]
 80128bc:	f107 0a88 	add.w	sl, r7, #136	; 0x88
 80128c0:	f8c7 7080 	str.w	r7, [r7, #128]	; 0x80
 80128c4:	f007 fd48 	bl	801a358 <rmw_get_implementation_identifier>
 80128c8:	67f8      	str	r0, [r7, #124]	; 0x7c
 80128ca:	f8c7 a084 	str.w	sl, [r7, #132]	; 0x84
 80128ce:	4620      	mov	r0, r4
 80128d0:	f7ed fcc0 	bl	8000254 <strlen>
 80128d4:	1c42      	adds	r2, r0, #1
 80128d6:	f107 067c 	add.w	r6, r7, #124	; 0x7c
 80128da:	2a3c      	cmp	r2, #60	; 0x3c
 80128dc:	f200 808a 	bhi.w	80129f4 <rmw_create_service+0x18c>
 80128e0:	4621      	mov	r1, r4
 80128e2:	4650      	mov	r0, sl
 80128e4:	f009 fefb 	bl	801c6de <memcpy>
 80128e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80128ec:	4629      	mov	r1, r5
 80128ee:	2250      	movs	r2, #80	; 0x50
 80128f0:	f107 0020 	add.w	r0, r7, #32
 80128f4:	f8c7 8078 	str.w	r8, [r7, #120]	; 0x78
 80128f8:	677b      	str	r3, [r7, #116]	; 0x74
 80128fa:	f009 fef0 	bl	801c6de <memcpy>
 80128fe:	4648      	mov	r0, r9
 8012900:	4941      	ldr	r1, [pc, #260]	; (8012a08 <rmw_create_service+0x1a0>)
 8012902:	f000 fedf 	bl	80136c4 <get_service_typesupport_handle>
 8012906:	2800      	cmp	r0, #0
 8012908:	d074      	beq.n	80129f4 <rmw_create_service+0x18c>
 801290a:	6843      	ldr	r3, [r0, #4]
 801290c:	617b      	str	r3, [r7, #20]
 801290e:	2b00      	cmp	r3, #0
 8012910:	d070      	beq.n	80129f4 <rmw_create_service+0x18c>
 8012912:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8012916:	2108      	movs	r1, #8
 8012918:	f8df a0f4 	ldr.w	sl, [pc, #244]	; 8012a10 <rmw_create_service+0x1a8>
 801291c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8012920:	f8df 90f0 	ldr.w	r9, [pc, #240]	; 8012a14 <rmw_create_service+0x1ac>
 8012924:	f8b3 05a2 	ldrh.w	r0, [r3, #1442]	; 0x5a2
 8012928:	1c42      	adds	r2, r0, #1
 801292a:	f8a3 25a2 	strh.w	r2, [r3, #1442]	; 0x5a2
 801292e:	f001 fbe7 	bl	8014100 <uxr_object_id>
 8012932:	2364      	movs	r3, #100	; 0x64
 8012934:	6138      	str	r0, [r7, #16]
 8012936:	4652      	mov	r2, sl
 8012938:	4649      	mov	r1, r9
 801293a:	6978      	ldr	r0, [r7, #20]
 801293c:	f000 fdfc 	bl	8013538 <generate_service_types>
 8012940:	2800      	cmp	r0, #0
 8012942:	d057      	beq.n	80129f4 <rmw_create_service+0x18c>
 8012944:	f8df b0d0 	ldr.w	fp, [pc, #208]	; 8012a18 <rmw_create_service+0x1b0>
 8012948:	233c      	movs	r3, #60	; 0x3c
 801294a:	4a30      	ldr	r2, [pc, #192]	; (8012a0c <rmw_create_service+0x1a4>)
 801294c:	4620      	mov	r0, r4
 801294e:	4659      	mov	r1, fp
 8012950:	f000 fdc0 	bl	80134d4 <generate_service_topics>
 8012954:	2800      	cmp	r0, #0
 8012956:	d04d      	beq.n	80129f4 <rmw_create_service+0x18c>
 8012958:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801295c:	a80c      	add	r0, sp, #48	; 0x30
 801295e:	4629      	mov	r1, r5
 8012960:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8012964:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8012968:	f000 fd9c 	bl	80134a4 <convert_qos_profile>
 801296c:	4a27      	ldr	r2, [pc, #156]	; (8012a0c <rmw_create_service+0x1a4>)
 801296e:	a80c      	add	r0, sp, #48	; 0x30
 8012970:	9400      	str	r4, [sp, #0]
 8012972:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012974:	e9cd b203 	strd	fp, r2, [sp, #12]
 8012978:	e9cd 9a01 	strd	r9, sl, [sp, #4]
 801297c:	c803      	ldmia	r0, {r0, r1}
 801297e:	9a08      	ldr	r2, [sp, #32]
 8012980:	9005      	str	r0, [sp, #20]
 8012982:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 8012986:	2306      	movs	r3, #6
 8012988:	f8ad 1018 	strh.w	r1, [sp, #24]
 801298c:	9307      	str	r3, [sp, #28]
 801298e:	6811      	ldr	r1, [r2, #0]
 8012990:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8012994:	693a      	ldr	r2, [r7, #16]
 8012996:	f001 fabb 	bl	8013f10 <uxr_buffer_create_replier_bin>
 801299a:	4602      	mov	r2, r0
 801299c:	f8d8 0010 	ldr.w	r0, [r8, #16]
 80129a0:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 80129a4:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 80129a8:	f000 fd60 	bl	801346c <run_xrce_session>
 80129ac:	b310      	cbz	r0, 80129f4 <rmw_create_service+0x18c>
 80129ae:	7a2b      	ldrb	r3, [r5, #8]
 80129b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80129b4:	f8d8 0010 	ldr.w	r0, [r8, #16]
 80129b8:	2b02      	cmp	r3, #2
 80129ba:	920e      	str	r2, [sp, #56]	; 0x38
 80129bc:	f04f 0200 	mov.w	r2, #0
 80129c0:	920f      	str	r2, [sp, #60]	; 0x3c
 80129c2:	bf0c      	ite	eq
 80129c4:	e9d0 23df 	ldrdeq	r2, r3, [r0, #892]	; 0x37c
 80129c8:	e9d0 32dd 	ldrdne	r3, r2, [r0, #884]	; 0x374
 80129cc:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80129d0:	930b      	str	r3, [sp, #44]	; 0x2c
 80129d2:	ab0e      	add	r3, sp, #56	; 0x38
 80129d4:	673a      	str	r2, [r7, #112]	; 0x70
 80129d6:	f8d0 20e4 	ldr.w	r2, [r0, #228]	; 0xe4
 80129da:	9300      	str	r3, [sp, #0]
 80129dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80129de:	6811      	ldr	r1, [r2, #0]
 80129e0:	693a      	ldr	r2, [r7, #16]
 80129e2:	f001 fbbd 	bl	8014160 <uxr_buffer_request_data>
 80129e6:	8338      	strh	r0, [r7, #24]
 80129e8:	e000      	b.n	80129ec <rmw_create_service+0x184>
 80129ea:	2600      	movs	r6, #0
 80129ec:	4630      	mov	r0, r6
 80129ee:	b011      	add	sp, #68	; 0x44
 80129f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80129f4:	4630      	mov	r0, r6
 80129f6:	2600      	movs	r6, #0
 80129f8:	f000 fbfe 	bl	80131f8 <rmw_uxrce_fini_service_memory>
 80129fc:	4630      	mov	r0, r6
 80129fe:	b011      	add	sp, #68	; 0x44
 8012a00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a04:	20012a2c 	.word	0x20012a2c
 8012a08:	0801d658 	.word	0x0801d658
 8012a0c:	2000e09c 	.word	0x2000e09c
 8012a10:	2000e0d8 	.word	0x2000e0d8
 8012a14:	2000e038 	.word	0x2000e038
 8012a18:	2000dffc 	.word	0x2000dffc

08012a1c <rmw_destroy_service>:
 8012a1c:	b570      	push	{r4, r5, r6, lr}
 8012a1e:	b128      	cbz	r0, 8012a2c <rmw_destroy_service+0x10>
 8012a20:	4604      	mov	r4, r0
 8012a22:	6800      	ldr	r0, [r0, #0]
 8012a24:	460d      	mov	r5, r1
 8012a26:	f000 fe33 	bl	8013690 <is_uxrce_rmw_identifier_valid>
 8012a2a:	b910      	cbnz	r0, 8012a32 <rmw_destroy_service+0x16>
 8012a2c:	2401      	movs	r4, #1
 8012a2e:	4620      	mov	r0, r4
 8012a30:	bd70      	pop	{r4, r5, r6, pc}
 8012a32:	6863      	ldr	r3, [r4, #4]
 8012a34:	2b00      	cmp	r3, #0
 8012a36:	d0f9      	beq.n	8012a2c <rmw_destroy_service+0x10>
 8012a38:	2d00      	cmp	r5, #0
 8012a3a:	d0f7      	beq.n	8012a2c <rmw_destroy_service+0x10>
 8012a3c:	6828      	ldr	r0, [r5, #0]
 8012a3e:	f000 fe27 	bl	8013690 <is_uxrce_rmw_identifier_valid>
 8012a42:	2800      	cmp	r0, #0
 8012a44:	d0f2      	beq.n	8012a2c <rmw_destroy_service+0x10>
 8012a46:	686e      	ldr	r6, [r5, #4]
 8012a48:	2e00      	cmp	r6, #0
 8012a4a:	d0ef      	beq.n	8012a2c <rmw_destroy_service+0x10>
 8012a4c:	6864      	ldr	r4, [r4, #4]
 8012a4e:	6932      	ldr	r2, [r6, #16]
 8012a50:	6920      	ldr	r0, [r4, #16]
 8012a52:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8012a56:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8012a5a:	6819      	ldr	r1, [r3, #0]
 8012a5c:	f001 fbba 	bl	80141d4 <uxr_buffer_cancel_data>
 8012a60:	4602      	mov	r2, r0
 8012a62:	6920      	ldr	r0, [r4, #16]
 8012a64:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8012a68:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8012a6c:	f000 fcfe 	bl	801346c <run_xrce_session>
 8012a70:	6920      	ldr	r0, [r4, #16]
 8012a72:	6932      	ldr	r2, [r6, #16]
 8012a74:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8012a78:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8012a7c:	6819      	ldr	r1, [r3, #0]
 8012a7e:	f001 f845 	bl	8013b0c <uxr_buffer_delete_entity>
 8012a82:	4602      	mov	r2, r0
 8012a84:	6920      	ldr	r0, [r4, #16]
 8012a86:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8012a8a:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8012a8e:	f000 fced 	bl	801346c <run_xrce_session>
 8012a92:	4603      	mov	r3, r0
 8012a94:	4628      	mov	r0, r5
 8012a96:	2b00      	cmp	r3, #0
 8012a98:	bf14      	ite	ne
 8012a9a:	2400      	movne	r4, #0
 8012a9c:	2402      	moveq	r4, #2
 8012a9e:	f000 fbab 	bl	80131f8 <rmw_uxrce_fini_service_memory>
 8012aa2:	e7c4      	b.n	8012a2e <rmw_destroy_service+0x12>

08012aa4 <rmw_service_response_publisher_get_actual_qos>:
 8012aa4:	b181      	cbz	r1, 8012ac8 <rmw_service_response_publisher_get_actual_qos+0x24>
 8012aa6:	4603      	mov	r3, r0
 8012aa8:	b510      	push	{r4, lr}
 8012aaa:	fab0 f480 	clz	r4, r0
 8012aae:	0964      	lsrs	r4, r4, #5
 8012ab0:	b140      	cbz	r0, 8012ac4 <rmw_service_response_publisher_get_actual_qos+0x20>
 8012ab2:	685b      	ldr	r3, [r3, #4]
 8012ab4:	4608      	mov	r0, r1
 8012ab6:	2250      	movs	r2, #80	; 0x50
 8012ab8:	f103 0120 	add.w	r1, r3, #32
 8012abc:	f009 fe0f 	bl	801c6de <memcpy>
 8012ac0:	4620      	mov	r0, r4
 8012ac2:	bd10      	pop	{r4, pc}
 8012ac4:	200b      	movs	r0, #11
 8012ac6:	bd10      	pop	{r4, pc}
 8012ac8:	200b      	movs	r0, #11
 8012aca:	4770      	bx	lr

08012acc <rmw_service_request_subscription_get_actual_qos>:
 8012acc:	b178      	cbz	r0, 8012aee <rmw_service_request_subscription_get_actual_qos+0x22>
 8012ace:	b510      	push	{r4, lr}
 8012ad0:	fab1 f481 	clz	r4, r1
 8012ad4:	0964      	lsrs	r4, r4, #5
 8012ad6:	b141      	cbz	r1, 8012aea <rmw_service_request_subscription_get_actual_qos+0x1e>
 8012ad8:	6843      	ldr	r3, [r0, #4]
 8012ada:	2250      	movs	r2, #80	; 0x50
 8012adc:	4608      	mov	r0, r1
 8012ade:	f103 0120 	add.w	r1, r3, #32
 8012ae2:	f009 fdfc 	bl	801c6de <memcpy>
 8012ae6:	4620      	mov	r0, r4
 8012ae8:	bd10      	pop	{r4, pc}
 8012aea:	200b      	movs	r0, #11
 8012aec:	bd10      	pop	{r4, pc}
 8012aee:	200b      	movs	r0, #11
 8012af0:	4770      	bx	lr
 8012af2:	bf00      	nop

08012af4 <rmw_create_subscription>:
 8012af4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012af8:	b08d      	sub	sp, #52	; 0x34
 8012afa:	2900      	cmp	r1, #0
 8012afc:	f000 80d8 	beq.w	8012cb0 <rmw_create_subscription+0x1bc>
 8012b00:	4604      	mov	r4, r0
 8012b02:	2800      	cmp	r0, #0
 8012b04:	f000 80d4 	beq.w	8012cb0 <rmw_create_subscription+0x1bc>
 8012b08:	6800      	ldr	r0, [r0, #0]
 8012b0a:	460e      	mov	r6, r1
 8012b0c:	4615      	mov	r5, r2
 8012b0e:	461f      	mov	r7, r3
 8012b10:	f000 fdbe 	bl	8013690 <is_uxrce_rmw_identifier_valid>
 8012b14:	f080 0001 	eor.w	r0, r0, #1
 8012b18:	b2c0      	uxtb	r0, r0
 8012b1a:	2800      	cmp	r0, #0
 8012b1c:	f040 80c8 	bne.w	8012cb0 <rmw_create_subscription+0x1bc>
 8012b20:	2d00      	cmp	r5, #0
 8012b22:	f000 80c5 	beq.w	8012cb0 <rmw_create_subscription+0x1bc>
 8012b26:	782b      	ldrb	r3, [r5, #0]
 8012b28:	2b00      	cmp	r3, #0
 8012b2a:	f000 80c1 	beq.w	8012cb0 <rmw_create_subscription+0x1bc>
 8012b2e:	2f00      	cmp	r7, #0
 8012b30:	f000 80be 	beq.w	8012cb0 <rmw_create_subscription+0x1bc>
 8012b34:	4867      	ldr	r0, [pc, #412]	; (8012cd4 <rmw_create_subscription+0x1e0>)
 8012b36:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8012b3a:	f007 fba5 	bl	801a288 <get_memory>
 8012b3e:	4604      	mov	r4, r0
 8012b40:	2800      	cmp	r0, #0
 8012b42:	f000 80b6 	beq.w	8012cb2 <rmw_create_subscription+0x1be>
 8012b46:	f8d0 8008 	ldr.w	r8, [r0, #8]
 8012b4a:	f108 0a98 	add.w	sl, r8, #152	; 0x98
 8012b4e:	f8c8 8080 	str.w	r8, [r8, #128]	; 0x80
 8012b52:	f007 fc01 	bl	801a358 <rmw_get_implementation_identifier>
 8012b56:	f8c8 007c 	str.w	r0, [r8, #124]	; 0x7c
 8012b5a:	f8c8 a084 	str.w	sl, [r8, #132]	; 0x84
 8012b5e:	4628      	mov	r0, r5
 8012b60:	f7ed fb78 	bl	8000254 <strlen>
 8012b64:	3001      	adds	r0, #1
 8012b66:	f108 047c 	add.w	r4, r8, #124	; 0x7c
 8012b6a:	283c      	cmp	r0, #60	; 0x3c
 8012b6c:	f200 80a5 	bhi.w	8012cba <rmw_create_subscription+0x1c6>
 8012b70:	462b      	mov	r3, r5
 8012b72:	4a59      	ldr	r2, [pc, #356]	; (8012cd8 <rmw_create_subscription+0x1e4>)
 8012b74:	213c      	movs	r1, #60	; 0x3c
 8012b76:	4650      	mov	r0, sl
 8012b78:	f009 fb78 	bl	801c26c <sniprintf>
 8012b7c:	4639      	mov	r1, r7
 8012b7e:	2250      	movs	r2, #80	; 0x50
 8012b80:	f108 0028 	add.w	r0, r8, #40	; 0x28
 8012b84:	f8c8 9020 	str.w	r9, [r8, #32]
 8012b88:	f009 fda9 	bl	801c6de <memcpy>
 8012b8c:	4630      	mov	r0, r6
 8012b8e:	4953      	ldr	r1, [pc, #332]	; (8012cdc <rmw_create_subscription+0x1e8>)
 8012b90:	f000 fd8c 	bl	80136ac <get_message_typesupport_handle>
 8012b94:	2800      	cmp	r0, #0
 8012b96:	f000 8090 	beq.w	8012cba <rmw_create_subscription+0x1c6>
 8012b9a:	6842      	ldr	r2, [r0, #4]
 8012b9c:	f8c8 2018 	str.w	r2, [r8, #24]
 8012ba0:	2a00      	cmp	r2, #0
 8012ba2:	f000 808a 	beq.w	8012cba <rmw_create_subscription+0x1c6>
 8012ba6:	4629      	mov	r1, r5
 8012ba8:	463b      	mov	r3, r7
 8012baa:	4648      	mov	r0, r9
 8012bac:	f007 fc04 	bl	801a3b8 <create_topic>
 8012bb0:	f8c8 001c 	str.w	r0, [r8, #28]
 8012bb4:	2800      	cmp	r0, #0
 8012bb6:	f000 8085 	beq.w	8012cc4 <rmw_create_subscription+0x1d0>
 8012bba:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8012bbe:	2104      	movs	r1, #4
 8012bc0:	2506      	movs	r5, #6
 8012bc2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8012bc6:	f8b3 059c 	ldrh.w	r0, [r3, #1436]	; 0x59c
 8012bca:	1c42      	adds	r2, r0, #1
 8012bcc:	f8a3 259c 	strh.w	r2, [r3, #1436]	; 0x59c
 8012bd0:	f001 fa96 	bl	8014100 <uxr_object_id>
 8012bd4:	f8c8 0010 	str.w	r0, [r8, #16]
 8012bd8:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8012bdc:	f8d0 3384 	ldr.w	r3, [r0, #900]	; 0x384
 8012be0:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8012be4:	9500      	str	r5, [sp, #0]
 8012be6:	6819      	ldr	r1, [r3, #0]
 8012be8:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8012bec:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8012bf0:	f001 f870 	bl	8013cd4 <uxr_buffer_create_subscriber_bin>
 8012bf4:	4602      	mov	r2, r0
 8012bf6:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8012bfa:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8012bfe:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8012c02:	f000 fc33 	bl	801346c <run_xrce_session>
 8012c06:	2800      	cmp	r0, #0
 8012c08:	d057      	beq.n	8012cba <rmw_create_subscription+0x1c6>
 8012c0a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8012c0e:	4629      	mov	r1, r5
 8012c10:	ae08      	add	r6, sp, #32
 8012c12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8012c16:	f8b3 059e 	ldrh.w	r0, [r3, #1438]	; 0x59e
 8012c1a:	1c42      	adds	r2, r0, #1
 8012c1c:	f8a3 259e 	strh.w	r2, [r3, #1438]	; 0x59e
 8012c20:	f001 fa6e 	bl	8014100 <uxr_object_id>
 8012c24:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8012c28:	f8d8 301c 	ldr.w	r3, [r8, #28]
 8012c2c:	4639      	mov	r1, r7
 8012c2e:	f8c8 0014 	str.w	r0, [r8, #20]
 8012c32:	4630      	mov	r0, r6
 8012c34:	f8da b384 	ldr.w	fp, [sl, #900]	; 0x384
 8012c38:	9305      	str	r3, [sp, #20]
 8012c3a:	f000 fc33 	bl	80134a4 <convert_qos_profile>
 8012c3e:	9503      	str	r5, [sp, #12]
 8012c40:	9b05      	ldr	r3, [sp, #20]
 8012c42:	e896 0003 	ldmia.w	r6, {r0, r1}
 8012c46:	9001      	str	r0, [sp, #4]
 8012c48:	f50a 7028 	add.w	r0, sl, #672	; 0x2a0
 8012c4c:	f8ad 1008 	strh.w	r1, [sp, #8]
 8012c50:	691b      	ldr	r3, [r3, #16]
 8012c52:	9300      	str	r3, [sp, #0]
 8012c54:	f8db 1000 	ldr.w	r1, [fp]
 8012c58:	e9d8 3204 	ldrd	r3, r2, [r8, #16]
 8012c5c:	f001 f8e0 	bl	8013e20 <uxr_buffer_create_datareader_bin>
 8012c60:	4602      	mov	r2, r0
 8012c62:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8012c66:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8012c6a:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8012c6e:	f000 fbfd 	bl	801346c <run_xrce_session>
 8012c72:	b310      	cbz	r0, 8012cba <rmw_create_subscription+0x1c6>
 8012c74:	7a3b      	ldrb	r3, [r7, #8]
 8012c76:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012c7a:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8012c7e:	2b02      	cmp	r3, #2
 8012c80:	920a      	str	r2, [sp, #40]	; 0x28
 8012c82:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8012c86:	f04f 0200 	mov.w	r2, #0
 8012c8a:	bf08      	it	eq
 8012c8c:	f8d0 3380 	ldreq.w	r3, [r0, #896]	; 0x380
 8012c90:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8012c94:	bf18      	it	ne
 8012c96:	f8d0 30d4 	ldrne.w	r3, [r0, #212]	; 0xd4
 8012c9a:	920b      	str	r2, [sp, #44]	; 0x2c
 8012c9c:	9307      	str	r3, [sp, #28]
 8012c9e:	ab0a      	add	r3, sp, #40	; 0x28
 8012ca0:	9300      	str	r3, [sp, #0]
 8012ca2:	9b07      	ldr	r3, [sp, #28]
 8012ca4:	f8d8 2014 	ldr.w	r2, [r8, #20]
 8012ca8:	6809      	ldr	r1, [r1, #0]
 8012caa:	f001 fa59 	bl	8014160 <uxr_buffer_request_data>
 8012cae:	e000      	b.n	8012cb2 <rmw_create_subscription+0x1be>
 8012cb0:	2400      	movs	r4, #0
 8012cb2:	4620      	mov	r0, r4
 8012cb4:	b00d      	add	sp, #52	; 0x34
 8012cb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012cba:	f8d8 001c 	ldr.w	r0, [r8, #28]
 8012cbe:	b108      	cbz	r0, 8012cc4 <rmw_create_subscription+0x1d0>
 8012cc0:	f000 fac6 	bl	8013250 <rmw_uxrce_fini_topic_memory>
 8012cc4:	4620      	mov	r0, r4
 8012cc6:	2400      	movs	r4, #0
 8012cc8:	f000 fa80 	bl	80131cc <rmw_uxrce_fini_subscription_memory>
 8012ccc:	4620      	mov	r0, r4
 8012cce:	b00d      	add	sp, #52	; 0x34
 8012cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012cd4:	20012a5c 	.word	0x20012a5c
 8012cd8:	0801e0b4 	.word	0x0801e0b4
 8012cdc:	0801d658 	.word	0x0801d658

08012ce0 <rmw_subscription_get_actual_qos>:
 8012ce0:	b178      	cbz	r0, 8012d02 <rmw_subscription_get_actual_qos+0x22>
 8012ce2:	b510      	push	{r4, lr}
 8012ce4:	fab1 f481 	clz	r4, r1
 8012ce8:	0964      	lsrs	r4, r4, #5
 8012cea:	b141      	cbz	r1, 8012cfe <rmw_subscription_get_actual_qos+0x1e>
 8012cec:	6843      	ldr	r3, [r0, #4]
 8012cee:	2250      	movs	r2, #80	; 0x50
 8012cf0:	4608      	mov	r0, r1
 8012cf2:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8012cf6:	f009 fcf2 	bl	801c6de <memcpy>
 8012cfa:	4620      	mov	r0, r4
 8012cfc:	bd10      	pop	{r4, pc}
 8012cfe:	200b      	movs	r0, #11
 8012d00:	bd10      	pop	{r4, pc}
 8012d02:	200b      	movs	r0, #11
 8012d04:	4770      	bx	lr
 8012d06:	bf00      	nop

08012d08 <rmw_destroy_subscription>:
 8012d08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012d0c:	b128      	cbz	r0, 8012d1a <rmw_destroy_subscription+0x12>
 8012d0e:	4604      	mov	r4, r0
 8012d10:	6800      	ldr	r0, [r0, #0]
 8012d12:	460d      	mov	r5, r1
 8012d14:	f000 fcbc 	bl	8013690 <is_uxrce_rmw_identifier_valid>
 8012d18:	b918      	cbnz	r0, 8012d22 <rmw_destroy_subscription+0x1a>
 8012d1a:	2401      	movs	r4, #1
 8012d1c:	4620      	mov	r0, r4
 8012d1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012d22:	6863      	ldr	r3, [r4, #4]
 8012d24:	2b00      	cmp	r3, #0
 8012d26:	d0f8      	beq.n	8012d1a <rmw_destroy_subscription+0x12>
 8012d28:	fab5 f485 	clz	r4, r5
 8012d2c:	0964      	lsrs	r4, r4, #5
 8012d2e:	2d00      	cmp	r5, #0
 8012d30:	d0f3      	beq.n	8012d1a <rmw_destroy_subscription+0x12>
 8012d32:	6828      	ldr	r0, [r5, #0]
 8012d34:	f000 fcac 	bl	8013690 <is_uxrce_rmw_identifier_valid>
 8012d38:	2800      	cmp	r0, #0
 8012d3a:	d0ee      	beq.n	8012d1a <rmw_destroy_subscription+0x12>
 8012d3c:	686e      	ldr	r6, [r5, #4]
 8012d3e:	2e00      	cmp	r6, #0
 8012d40:	d0eb      	beq.n	8012d1a <rmw_destroy_subscription+0x12>
 8012d42:	6a37      	ldr	r7, [r6, #32]
 8012d44:	6972      	ldr	r2, [r6, #20]
 8012d46:	6938      	ldr	r0, [r7, #16]
 8012d48:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8012d4c:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8012d50:	6819      	ldr	r1, [r3, #0]
 8012d52:	f001 fa3f 	bl	80141d4 <uxr_buffer_cancel_data>
 8012d56:	4602      	mov	r2, r0
 8012d58:	6938      	ldr	r0, [r7, #16]
 8012d5a:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8012d5e:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8012d62:	f000 fb83 	bl	801346c <run_xrce_session>
 8012d66:	69f0      	ldr	r0, [r6, #28]
 8012d68:	f007 fb76 	bl	801a458 <destroy_topic>
 8012d6c:	6a33      	ldr	r3, [r6, #32]
 8012d6e:	6972      	ldr	r2, [r6, #20]
 8012d70:	6918      	ldr	r0, [r3, #16]
 8012d72:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8012d76:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8012d7a:	6819      	ldr	r1, [r3, #0]
 8012d7c:	f000 fec6 	bl	8013b0c <uxr_buffer_delete_entity>
 8012d80:	6a33      	ldr	r3, [r6, #32]
 8012d82:	4680      	mov	r8, r0
 8012d84:	6932      	ldr	r2, [r6, #16]
 8012d86:	6918      	ldr	r0, [r3, #16]
 8012d88:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8012d8c:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8012d90:	6819      	ldr	r1, [r3, #0]
 8012d92:	f000 febb 	bl	8013b0c <uxr_buffer_delete_entity>
 8012d96:	4606      	mov	r6, r0
 8012d98:	6938      	ldr	r0, [r7, #16]
 8012d9a:	4642      	mov	r2, r8
 8012d9c:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8012da0:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8012da4:	f000 fb62 	bl	801346c <run_xrce_session>
 8012da8:	693f      	ldr	r7, [r7, #16]
 8012daa:	4632      	mov	r2, r6
 8012dac:	4606      	mov	r6, r0
 8012dae:	f8d7 3390 	ldr.w	r3, [r7, #912]	; 0x390
 8012db2:	4638      	mov	r0, r7
 8012db4:	f8d7 1388 	ldr.w	r1, [r7, #904]	; 0x388
 8012db8:	f000 fb58 	bl	801346c <run_xrce_session>
 8012dbc:	b126      	cbz	r6, 8012dc8 <rmw_destroy_subscription+0xc0>
 8012dbe:	b118      	cbz	r0, 8012dc8 <rmw_destroy_subscription+0xc0>
 8012dc0:	4628      	mov	r0, r5
 8012dc2:	f000 fa03 	bl	80131cc <rmw_uxrce_fini_subscription_memory>
 8012dc6:	e7a9      	b.n	8012d1c <rmw_destroy_subscription+0x14>
 8012dc8:	2402      	movs	r4, #2
 8012dca:	e7f9      	b.n	8012dc0 <rmw_destroy_subscription+0xb8>

08012dcc <rmw_take_with_info>:
 8012dcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012dce:	4604      	mov	r4, r0
 8012dd0:	6800      	ldr	r0, [r0, #0]
 8012dd2:	b089      	sub	sp, #36	; 0x24
 8012dd4:	460f      	mov	r7, r1
 8012dd6:	4615      	mov	r5, r2
 8012dd8:	b128      	cbz	r0, 8012de6 <rmw_take_with_info+0x1a>
 8012dda:	4b24      	ldr	r3, [pc, #144]	; (8012e6c <rmw_take_with_info+0xa0>)
 8012ddc:	6819      	ldr	r1, [r3, #0]
 8012dde:	f7ed fa2f 	bl	8000240 <strcmp>
 8012de2:	2800      	cmp	r0, #0
 8012de4:	d13e      	bne.n	8012e64 <rmw_take_with_info+0x98>
 8012de6:	b305      	cbz	r5, 8012e2a <rmw_take_with_info+0x5e>
 8012de8:	2300      	movs	r3, #0
 8012dea:	6864      	ldr	r4, [r4, #4]
 8012dec:	702b      	strb	r3, [r5, #0]
 8012dee:	f000 fabf 	bl	8013370 <rmw_uxrce_clean_expired_static_input_buffer>
 8012df2:	4620      	mov	r0, r4
 8012df4:	f000 fa92 	bl	801331c <rmw_uxrce_find_static_input_buffer_by_owner>
 8012df8:	4606      	mov	r6, r0
 8012dfa:	b1f0      	cbz	r0, 8012e3a <rmw_take_with_info+0x6e>
 8012dfc:	6881      	ldr	r1, [r0, #8]
 8012dfe:	4668      	mov	r0, sp
 8012e00:	f8d1 2810 	ldr.w	r2, [r1, #2064]	; 0x810
 8012e04:	3110      	adds	r1, #16
 8012e06:	f7fc fced 	bl	800f7e4 <ucdr_init_buffer>
 8012e0a:	69a3      	ldr	r3, [r4, #24]
 8012e0c:	4639      	mov	r1, r7
 8012e0e:	4668      	mov	r0, sp
 8012e10:	68db      	ldr	r3, [r3, #12]
 8012e12:	4798      	blx	r3
 8012e14:	4604      	mov	r4, r0
 8012e16:	4631      	mov	r1, r6
 8012e18:	4815      	ldr	r0, [pc, #84]	; (8012e70 <rmw_take_with_info+0xa4>)
 8012e1a:	f007 fa45 	bl	801a2a8 <put_memory>
 8012e1e:	702c      	strb	r4, [r5, #0]
 8012e20:	f084 0001 	eor.w	r0, r4, #1
 8012e24:	b2c0      	uxtb	r0, r0
 8012e26:	b009      	add	sp, #36	; 0x24
 8012e28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012e2a:	6864      	ldr	r4, [r4, #4]
 8012e2c:	f000 faa0 	bl	8013370 <rmw_uxrce_clean_expired_static_input_buffer>
 8012e30:	4620      	mov	r0, r4
 8012e32:	f000 fa73 	bl	801331c <rmw_uxrce_find_static_input_buffer_by_owner>
 8012e36:	4605      	mov	r5, r0
 8012e38:	b910      	cbnz	r0, 8012e40 <rmw_take_with_info+0x74>
 8012e3a:	2001      	movs	r0, #1
 8012e3c:	b009      	add	sp, #36	; 0x24
 8012e3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012e40:	68a9      	ldr	r1, [r5, #8]
 8012e42:	4668      	mov	r0, sp
 8012e44:	f8d1 2810 	ldr.w	r2, [r1, #2064]	; 0x810
 8012e48:	3110      	adds	r1, #16
 8012e4a:	f7fc fccb 	bl	800f7e4 <ucdr_init_buffer>
 8012e4e:	69a3      	ldr	r3, [r4, #24]
 8012e50:	4639      	mov	r1, r7
 8012e52:	4668      	mov	r0, sp
 8012e54:	68db      	ldr	r3, [r3, #12]
 8012e56:	4798      	blx	r3
 8012e58:	4629      	mov	r1, r5
 8012e5a:	4604      	mov	r4, r0
 8012e5c:	4804      	ldr	r0, [pc, #16]	; (8012e70 <rmw_take_with_info+0xa4>)
 8012e5e:	f007 fa23 	bl	801a2a8 <put_memory>
 8012e62:	e7dd      	b.n	8012e20 <rmw_take_with_info+0x54>
 8012e64:	200c      	movs	r0, #12
 8012e66:	b009      	add	sp, #36	; 0x24
 8012e68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012e6a:	bf00      	nop
 8012e6c:	0801e714 	.word	0x0801e714
 8012e70:	20012a4c 	.word	0x20012a4c

08012e74 <rmw_uxrce_transport_init>:
 8012e74:	b508      	push	{r3, lr}
 8012e76:	b108      	cbz	r0, 8012e7c <rmw_uxrce_transport_init+0x8>
 8012e78:	f100 0210 	add.w	r2, r0, #16
 8012e7c:	b139      	cbz	r1, 8012e8e <rmw_uxrce_transport_init+0x1a>
 8012e7e:	6949      	ldr	r1, [r1, #20]
 8012e80:	4610      	mov	r0, r2
 8012e82:	f001 f905 	bl	8014090 <uxr_init_custom_transport>
 8012e86:	f080 0001 	eor.w	r0, r0, #1
 8012e8a:	b2c0      	uxtb	r0, r0
 8012e8c:	bd08      	pop	{r3, pc}
 8012e8e:	4b04      	ldr	r3, [pc, #16]	; (8012ea0 <rmw_uxrce_transport_init+0x2c>)
 8012e90:	4610      	mov	r0, r2
 8012e92:	6859      	ldr	r1, [r3, #4]
 8012e94:	f001 f8fc 	bl	8014090 <uxr_init_custom_transport>
 8012e98:	f080 0001 	eor.w	r0, r0, #1
 8012e9c:	b2c0      	uxtb	r0, r0
 8012e9e:	bd08      	pop	{r3, pc}
 8012ea0:	2000dfa4 	.word	0x2000dfa4

08012ea4 <rmw_uxrce_init_service_memory>:
 8012ea4:	b1e2      	cbz	r2, 8012ee0 <rmw_uxrce_init_service_memory+0x3c>
 8012ea6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012eaa:	7b05      	ldrb	r5, [r0, #12]
 8012eac:	4606      	mov	r6, r0
 8012eae:	b9ad      	cbnz	r5, 8012edc <rmw_uxrce_init_service_memory+0x38>
 8012eb0:	23c8      	movs	r3, #200	; 0xc8
 8012eb2:	4617      	mov	r7, r2
 8012eb4:	460c      	mov	r4, r1
 8012eb6:	46a8      	mov	r8, r5
 8012eb8:	6083      	str	r3, [r0, #8]
 8012eba:	f240 1301 	movw	r3, #257	; 0x101
 8012ebe:	e9c0 5500 	strd	r5, r5, [r0]
 8012ec2:	8183      	strh	r3, [r0, #12]
 8012ec4:	3501      	adds	r5, #1
 8012ec6:	4621      	mov	r1, r4
 8012ec8:	4630      	mov	r0, r6
 8012eca:	f007 f9ed 	bl	801a2a8 <put_memory>
 8012ece:	42af      	cmp	r7, r5
 8012ed0:	60a4      	str	r4, [r4, #8]
 8012ed2:	f104 04c8 	add.w	r4, r4, #200	; 0xc8
 8012ed6:	f804 8cbc 	strb.w	r8, [r4, #-188]
 8012eda:	d1f3      	bne.n	8012ec4 <rmw_uxrce_init_service_memory+0x20>
 8012edc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012ee0:	4770      	bx	lr
 8012ee2:	bf00      	nop

08012ee4 <rmw_uxrce_init_client_memory>:
 8012ee4:	b1e2      	cbz	r2, 8012f20 <rmw_uxrce_init_client_memory+0x3c>
 8012ee6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012eea:	7b05      	ldrb	r5, [r0, #12]
 8012eec:	4606      	mov	r6, r0
 8012eee:	b9ad      	cbnz	r5, 8012f1c <rmw_uxrce_init_client_memory+0x38>
 8012ef0:	23c8      	movs	r3, #200	; 0xc8
 8012ef2:	4617      	mov	r7, r2
 8012ef4:	460c      	mov	r4, r1
 8012ef6:	46a8      	mov	r8, r5
 8012ef8:	6083      	str	r3, [r0, #8]
 8012efa:	f240 1301 	movw	r3, #257	; 0x101
 8012efe:	e9c0 5500 	strd	r5, r5, [r0]
 8012f02:	8183      	strh	r3, [r0, #12]
 8012f04:	3501      	adds	r5, #1
 8012f06:	4621      	mov	r1, r4
 8012f08:	4630      	mov	r0, r6
 8012f0a:	f007 f9cd 	bl	801a2a8 <put_memory>
 8012f0e:	42af      	cmp	r7, r5
 8012f10:	60a4      	str	r4, [r4, #8]
 8012f12:	f104 04c8 	add.w	r4, r4, #200	; 0xc8
 8012f16:	f804 8cbc 	strb.w	r8, [r4, #-188]
 8012f1a:	d1f3      	bne.n	8012f04 <rmw_uxrce_init_client_memory+0x20>
 8012f1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f20:	4770      	bx	lr
 8012f22:	bf00      	nop

08012f24 <rmw_uxrce_init_publisher_memory>:
 8012f24:	b1e2      	cbz	r2, 8012f60 <rmw_uxrce_init_publisher_memory+0x3c>
 8012f26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012f2a:	7b05      	ldrb	r5, [r0, #12]
 8012f2c:	4606      	mov	r6, r0
 8012f2e:	b9ad      	cbnz	r5, 8012f5c <rmw_uxrce_init_publisher_memory+0x38>
 8012f30:	23d8      	movs	r3, #216	; 0xd8
 8012f32:	4617      	mov	r7, r2
 8012f34:	460c      	mov	r4, r1
 8012f36:	46a8      	mov	r8, r5
 8012f38:	6083      	str	r3, [r0, #8]
 8012f3a:	f240 1301 	movw	r3, #257	; 0x101
 8012f3e:	e9c0 5500 	strd	r5, r5, [r0]
 8012f42:	8183      	strh	r3, [r0, #12]
 8012f44:	3501      	adds	r5, #1
 8012f46:	4621      	mov	r1, r4
 8012f48:	4630      	mov	r0, r6
 8012f4a:	f007 f9ad 	bl	801a2a8 <put_memory>
 8012f4e:	42af      	cmp	r7, r5
 8012f50:	60a4      	str	r4, [r4, #8]
 8012f52:	f104 04d8 	add.w	r4, r4, #216	; 0xd8
 8012f56:	f804 8ccc 	strb.w	r8, [r4, #-204]
 8012f5a:	d1f3      	bne.n	8012f44 <rmw_uxrce_init_publisher_memory+0x20>
 8012f5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f60:	4770      	bx	lr
 8012f62:	bf00      	nop

08012f64 <rmw_uxrce_init_subscription_memory>:
 8012f64:	b1e2      	cbz	r2, 8012fa0 <rmw_uxrce_init_subscription_memory+0x3c>
 8012f66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012f6a:	7b05      	ldrb	r5, [r0, #12]
 8012f6c:	4606      	mov	r6, r0
 8012f6e:	b9ad      	cbnz	r5, 8012f9c <rmw_uxrce_init_subscription_memory+0x38>
 8012f70:	23d8      	movs	r3, #216	; 0xd8
 8012f72:	4617      	mov	r7, r2
 8012f74:	460c      	mov	r4, r1
 8012f76:	46a8      	mov	r8, r5
 8012f78:	6083      	str	r3, [r0, #8]
 8012f7a:	f240 1301 	movw	r3, #257	; 0x101
 8012f7e:	e9c0 5500 	strd	r5, r5, [r0]
 8012f82:	8183      	strh	r3, [r0, #12]
 8012f84:	3501      	adds	r5, #1
 8012f86:	4621      	mov	r1, r4
 8012f88:	4630      	mov	r0, r6
 8012f8a:	f007 f98d 	bl	801a2a8 <put_memory>
 8012f8e:	42af      	cmp	r7, r5
 8012f90:	60a4      	str	r4, [r4, #8]
 8012f92:	f104 04d8 	add.w	r4, r4, #216	; 0xd8
 8012f96:	f804 8ccc 	strb.w	r8, [r4, #-204]
 8012f9a:	d1f3      	bne.n	8012f84 <rmw_uxrce_init_subscription_memory+0x20>
 8012f9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012fa0:	4770      	bx	lr
 8012fa2:	bf00      	nop

08012fa4 <rmw_uxrce_init_node_memory>:
 8012fa4:	b1e2      	cbz	r2, 8012fe0 <rmw_uxrce_init_node_memory+0x3c>
 8012fa6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012faa:	7b05      	ldrb	r5, [r0, #12]
 8012fac:	4606      	mov	r6, r0
 8012fae:	b9ad      	cbnz	r5, 8012fdc <rmw_uxrce_init_node_memory+0x38>
 8012fb0:	23a4      	movs	r3, #164	; 0xa4
 8012fb2:	4617      	mov	r7, r2
 8012fb4:	460c      	mov	r4, r1
 8012fb6:	46a8      	mov	r8, r5
 8012fb8:	6083      	str	r3, [r0, #8]
 8012fba:	f240 1301 	movw	r3, #257	; 0x101
 8012fbe:	e9c0 5500 	strd	r5, r5, [r0]
 8012fc2:	8183      	strh	r3, [r0, #12]
 8012fc4:	3501      	adds	r5, #1
 8012fc6:	4621      	mov	r1, r4
 8012fc8:	4630      	mov	r0, r6
 8012fca:	f007 f96d 	bl	801a2a8 <put_memory>
 8012fce:	42af      	cmp	r7, r5
 8012fd0:	60a4      	str	r4, [r4, #8]
 8012fd2:	f104 04a4 	add.w	r4, r4, #164	; 0xa4
 8012fd6:	f804 8c98 	strb.w	r8, [r4, #-152]
 8012fda:	d1f3      	bne.n	8012fc4 <rmw_uxrce_init_node_memory+0x20>
 8012fdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012fe0:	4770      	bx	lr
 8012fe2:	bf00      	nop

08012fe4 <rmw_uxrce_init_session_memory>:
 8012fe4:	b1ea      	cbz	r2, 8013022 <rmw_uxrce_init_session_memory+0x3e>
 8012fe6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012fea:	7b05      	ldrb	r5, [r0, #12]
 8012fec:	4606      	mov	r6, r0
 8012fee:	b9b5      	cbnz	r5, 801301e <rmw_uxrce_init_session_memory+0x3a>
 8012ff0:	f241 58a8 	movw	r8, #5544	; 0x15a8
 8012ff4:	f240 1301 	movw	r3, #257	; 0x101
 8012ff8:	4617      	mov	r7, r2
 8012ffa:	460c      	mov	r4, r1
 8012ffc:	46a9      	mov	r9, r5
 8012ffe:	f8c0 8008 	str.w	r8, [r0, #8]
 8013002:	8183      	strh	r3, [r0, #12]
 8013004:	e9c0 5500 	strd	r5, r5, [r0]
 8013008:	3501      	adds	r5, #1
 801300a:	4621      	mov	r1, r4
 801300c:	4630      	mov	r0, r6
 801300e:	f007 f94b 	bl	801a2a8 <put_memory>
 8013012:	42af      	cmp	r7, r5
 8013014:	60a4      	str	r4, [r4, #8]
 8013016:	f884 900c 	strb.w	r9, [r4, #12]
 801301a:	4444      	add	r4, r8
 801301c:	d1f4      	bne.n	8013008 <rmw_uxrce_init_session_memory+0x24>
 801301e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013022:	4770      	bx	lr

08013024 <rmw_uxrce_init_topic_memory>:
 8013024:	b1e2      	cbz	r2, 8013060 <rmw_uxrce_init_topic_memory+0x3c>
 8013026:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801302a:	7b05      	ldrb	r5, [r0, #12]
 801302c:	4606      	mov	r6, r0
 801302e:	b9ad      	cbnz	r5, 801305c <rmw_uxrce_init_topic_memory+0x38>
 8013030:	231c      	movs	r3, #28
 8013032:	4617      	mov	r7, r2
 8013034:	460c      	mov	r4, r1
 8013036:	46a8      	mov	r8, r5
 8013038:	6083      	str	r3, [r0, #8]
 801303a:	f240 1301 	movw	r3, #257	; 0x101
 801303e:	e9c0 5500 	strd	r5, r5, [r0]
 8013042:	8183      	strh	r3, [r0, #12]
 8013044:	3501      	adds	r5, #1
 8013046:	4621      	mov	r1, r4
 8013048:	4630      	mov	r0, r6
 801304a:	f007 f92d 	bl	801a2a8 <put_memory>
 801304e:	42af      	cmp	r7, r5
 8013050:	60a4      	str	r4, [r4, #8]
 8013052:	f104 041c 	add.w	r4, r4, #28
 8013056:	f804 8c10 	strb.w	r8, [r4, #-16]
 801305a:	d1f3      	bne.n	8013044 <rmw_uxrce_init_topic_memory+0x20>
 801305c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013060:	4770      	bx	lr
 8013062:	bf00      	nop

08013064 <rmw_uxrce_init_static_input_buffer_memory>:
 8013064:	b1ea      	cbz	r2, 80130a2 <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 8013066:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801306a:	7b05      	ldrb	r5, [r0, #12]
 801306c:	4606      	mov	r6, r0
 801306e:	b9b5      	cbnz	r5, 801309e <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 8013070:	f44f 6304 	mov.w	r3, #2112	; 0x840
 8013074:	4617      	mov	r7, r2
 8013076:	460c      	mov	r4, r1
 8013078:	46a8      	mov	r8, r5
 801307a:	6083      	str	r3, [r0, #8]
 801307c:	f240 1301 	movw	r3, #257	; 0x101
 8013080:	e9c0 5500 	strd	r5, r5, [r0]
 8013084:	8183      	strh	r3, [r0, #12]
 8013086:	3501      	adds	r5, #1
 8013088:	4621      	mov	r1, r4
 801308a:	4630      	mov	r0, r6
 801308c:	f007 f90c 	bl	801a2a8 <put_memory>
 8013090:	42af      	cmp	r7, r5
 8013092:	60a4      	str	r4, [r4, #8]
 8013094:	f884 800c 	strb.w	r8, [r4, #12]
 8013098:	f504 6404 	add.w	r4, r4, #2112	; 0x840
 801309c:	d1f3      	bne.n	8013086 <rmw_uxrce_init_static_input_buffer_memory+0x22>
 801309e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80130a2:	4770      	bx	lr

080130a4 <rmw_uxrce_init_init_options_impl_memory>:
 80130a4:	b1e2      	cbz	r2, 80130e0 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 80130a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80130aa:	7b05      	ldrb	r5, [r0, #12]
 80130ac:	4606      	mov	r6, r0
 80130ae:	b9ad      	cbnz	r5, 80130dc <rmw_uxrce_init_init_options_impl_memory+0x38>
 80130b0:	232c      	movs	r3, #44	; 0x2c
 80130b2:	4617      	mov	r7, r2
 80130b4:	460c      	mov	r4, r1
 80130b6:	46a8      	mov	r8, r5
 80130b8:	6083      	str	r3, [r0, #8]
 80130ba:	f240 1301 	movw	r3, #257	; 0x101
 80130be:	e9c0 5500 	strd	r5, r5, [r0]
 80130c2:	8183      	strh	r3, [r0, #12]
 80130c4:	3501      	adds	r5, #1
 80130c6:	4621      	mov	r1, r4
 80130c8:	4630      	mov	r0, r6
 80130ca:	f007 f8ed 	bl	801a2a8 <put_memory>
 80130ce:	42af      	cmp	r7, r5
 80130d0:	60a4      	str	r4, [r4, #8]
 80130d2:	f104 042c 	add.w	r4, r4, #44	; 0x2c
 80130d6:	f804 8c20 	strb.w	r8, [r4, #-32]
 80130da:	d1f3      	bne.n	80130c4 <rmw_uxrce_init_init_options_impl_memory+0x20>
 80130dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80130e0:	4770      	bx	lr
 80130e2:	bf00      	nop

080130e4 <rmw_uxrce_init_wait_set_memory>:
 80130e4:	b1e2      	cbz	r2, 8013120 <rmw_uxrce_init_wait_set_memory+0x3c>
 80130e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80130ea:	7b05      	ldrb	r5, [r0, #12]
 80130ec:	4606      	mov	r6, r0
 80130ee:	b9ad      	cbnz	r5, 801311c <rmw_uxrce_init_wait_set_memory+0x38>
 80130f0:	231c      	movs	r3, #28
 80130f2:	4617      	mov	r7, r2
 80130f4:	460c      	mov	r4, r1
 80130f6:	46a8      	mov	r8, r5
 80130f8:	6083      	str	r3, [r0, #8]
 80130fa:	f240 1301 	movw	r3, #257	; 0x101
 80130fe:	e9c0 5500 	strd	r5, r5, [r0]
 8013102:	8183      	strh	r3, [r0, #12]
 8013104:	3501      	adds	r5, #1
 8013106:	4621      	mov	r1, r4
 8013108:	4630      	mov	r0, r6
 801310a:	f007 f8cd 	bl	801a2a8 <put_memory>
 801310e:	42af      	cmp	r7, r5
 8013110:	60a4      	str	r4, [r4, #8]
 8013112:	f104 041c 	add.w	r4, r4, #28
 8013116:	f804 8c10 	strb.w	r8, [r4, #-16]
 801311a:	d1f3      	bne.n	8013104 <rmw_uxrce_init_wait_set_memory+0x20>
 801311c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013120:	4770      	bx	lr
 8013122:	bf00      	nop

08013124 <rmw_uxrce_init_guard_condition_memory>:
 8013124:	b1e2      	cbz	r2, 8013160 <rmw_uxrce_init_guard_condition_memory+0x3c>
 8013126:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801312a:	7b05      	ldrb	r5, [r0, #12]
 801312c:	4606      	mov	r6, r0
 801312e:	b9ad      	cbnz	r5, 801315c <rmw_uxrce_init_guard_condition_memory+0x38>
 8013130:	2320      	movs	r3, #32
 8013132:	4617      	mov	r7, r2
 8013134:	460c      	mov	r4, r1
 8013136:	46a8      	mov	r8, r5
 8013138:	6083      	str	r3, [r0, #8]
 801313a:	f240 1301 	movw	r3, #257	; 0x101
 801313e:	e9c0 5500 	strd	r5, r5, [r0]
 8013142:	8183      	strh	r3, [r0, #12]
 8013144:	3501      	adds	r5, #1
 8013146:	4621      	mov	r1, r4
 8013148:	4630      	mov	r0, r6
 801314a:	f007 f8ad 	bl	801a2a8 <put_memory>
 801314e:	42af      	cmp	r7, r5
 8013150:	60a4      	str	r4, [r4, #8]
 8013152:	f104 0420 	add.w	r4, r4, #32
 8013156:	f804 8c14 	strb.w	r8, [r4, #-20]
 801315a:	d1f3      	bne.n	8013144 <rmw_uxrce_init_guard_condition_memory+0x20>
 801315c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013160:	4770      	bx	lr
 8013162:	bf00      	nop

08013164 <rmw_uxrce_fini_session_memory>:
 8013164:	4601      	mov	r1, r0
 8013166:	4801      	ldr	r0, [pc, #4]	; (801316c <rmw_uxrce_fini_session_memory+0x8>)
 8013168:	f007 b89e 	b.w	801a2a8 <put_memory>
 801316c:	20012a3c 	.word	0x20012a3c

08013170 <rmw_uxrce_fini_node_memory>:
 8013170:	b538      	push	{r3, r4, r5, lr}
 8013172:	4604      	mov	r4, r0
 8013174:	6800      	ldr	r0, [r0, #0]
 8013176:	b128      	cbz	r0, 8013184 <rmw_uxrce_fini_node_memory+0x14>
 8013178:	4b07      	ldr	r3, [pc, #28]	; (8013198 <rmw_uxrce_fini_node_memory+0x28>)
 801317a:	6819      	ldr	r1, [r3, #0]
 801317c:	f7ed f860 	bl	8000240 <strcmp>
 8013180:	b940      	cbnz	r0, 8013194 <rmw_uxrce_fini_node_memory+0x24>
 8013182:	6020      	str	r0, [r4, #0]
 8013184:	6861      	ldr	r1, [r4, #4]
 8013186:	b129      	cbz	r1, 8013194 <rmw_uxrce_fini_node_memory+0x24>
 8013188:	2500      	movs	r5, #0
 801318a:	4804      	ldr	r0, [pc, #16]	; (801319c <rmw_uxrce_fini_node_memory+0x2c>)
 801318c:	610d      	str	r5, [r1, #16]
 801318e:	f007 f88b 	bl	801a2a8 <put_memory>
 8013192:	6065      	str	r5, [r4, #4]
 8013194:	bd38      	pop	{r3, r4, r5, pc}
 8013196:	bf00      	nop
 8013198:	0801e714 	.word	0x0801e714
 801319c:	20012a0c 	.word	0x20012a0c

080131a0 <rmw_uxrce_fini_publisher_memory>:
 80131a0:	b510      	push	{r4, lr}
 80131a2:	4604      	mov	r4, r0
 80131a4:	6800      	ldr	r0, [r0, #0]
 80131a6:	b128      	cbz	r0, 80131b4 <rmw_uxrce_fini_publisher_memory+0x14>
 80131a8:	4b06      	ldr	r3, [pc, #24]	; (80131c4 <rmw_uxrce_fini_publisher_memory+0x24>)
 80131aa:	6819      	ldr	r1, [r3, #0]
 80131ac:	f7ed f848 	bl	8000240 <strcmp>
 80131b0:	b938      	cbnz	r0, 80131c2 <rmw_uxrce_fini_publisher_memory+0x22>
 80131b2:	6020      	str	r0, [r4, #0]
 80131b4:	6861      	ldr	r1, [r4, #4]
 80131b6:	b121      	cbz	r1, 80131c2 <rmw_uxrce_fini_publisher_memory+0x22>
 80131b8:	4803      	ldr	r0, [pc, #12]	; (80131c8 <rmw_uxrce_fini_publisher_memory+0x28>)
 80131ba:	f007 f875 	bl	801a2a8 <put_memory>
 80131be:	2300      	movs	r3, #0
 80131c0:	6063      	str	r3, [r4, #4]
 80131c2:	bd10      	pop	{r4, pc}
 80131c4:	0801e714 	.word	0x0801e714
 80131c8:	20012a1c 	.word	0x20012a1c

080131cc <rmw_uxrce_fini_subscription_memory>:
 80131cc:	b510      	push	{r4, lr}
 80131ce:	4604      	mov	r4, r0
 80131d0:	6800      	ldr	r0, [r0, #0]
 80131d2:	b128      	cbz	r0, 80131e0 <rmw_uxrce_fini_subscription_memory+0x14>
 80131d4:	4b06      	ldr	r3, [pc, #24]	; (80131f0 <rmw_uxrce_fini_subscription_memory+0x24>)
 80131d6:	6819      	ldr	r1, [r3, #0]
 80131d8:	f7ed f832 	bl	8000240 <strcmp>
 80131dc:	b938      	cbnz	r0, 80131ee <rmw_uxrce_fini_subscription_memory+0x22>
 80131de:	6020      	str	r0, [r4, #0]
 80131e0:	6861      	ldr	r1, [r4, #4]
 80131e2:	b121      	cbz	r1, 80131ee <rmw_uxrce_fini_subscription_memory+0x22>
 80131e4:	4803      	ldr	r0, [pc, #12]	; (80131f4 <rmw_uxrce_fini_subscription_memory+0x28>)
 80131e6:	f007 f85f 	bl	801a2a8 <put_memory>
 80131ea:	2300      	movs	r3, #0
 80131ec:	6063      	str	r3, [r4, #4]
 80131ee:	bd10      	pop	{r4, pc}
 80131f0:	0801e714 	.word	0x0801e714
 80131f4:	20012a5c 	.word	0x20012a5c

080131f8 <rmw_uxrce_fini_service_memory>:
 80131f8:	b510      	push	{r4, lr}
 80131fa:	4604      	mov	r4, r0
 80131fc:	6800      	ldr	r0, [r0, #0]
 80131fe:	b128      	cbz	r0, 801320c <rmw_uxrce_fini_service_memory+0x14>
 8013200:	4b06      	ldr	r3, [pc, #24]	; (801321c <rmw_uxrce_fini_service_memory+0x24>)
 8013202:	6819      	ldr	r1, [r3, #0]
 8013204:	f7ed f81c 	bl	8000240 <strcmp>
 8013208:	b938      	cbnz	r0, 801321a <rmw_uxrce_fini_service_memory+0x22>
 801320a:	6020      	str	r0, [r4, #0]
 801320c:	6861      	ldr	r1, [r4, #4]
 801320e:	b121      	cbz	r1, 801321a <rmw_uxrce_fini_service_memory+0x22>
 8013210:	4803      	ldr	r0, [pc, #12]	; (8013220 <rmw_uxrce_fini_service_memory+0x28>)
 8013212:	f007 f849 	bl	801a2a8 <put_memory>
 8013216:	2300      	movs	r3, #0
 8013218:	6063      	str	r3, [r4, #4]
 801321a:	bd10      	pop	{r4, pc}
 801321c:	0801e714 	.word	0x0801e714
 8013220:	20012a2c 	.word	0x20012a2c

08013224 <rmw_uxrce_fini_client_memory>:
 8013224:	b510      	push	{r4, lr}
 8013226:	4604      	mov	r4, r0
 8013228:	6800      	ldr	r0, [r0, #0]
 801322a:	b128      	cbz	r0, 8013238 <rmw_uxrce_fini_client_memory+0x14>
 801322c:	4b06      	ldr	r3, [pc, #24]	; (8013248 <rmw_uxrce_fini_client_memory+0x24>)
 801322e:	6819      	ldr	r1, [r3, #0]
 8013230:	f7ed f806 	bl	8000240 <strcmp>
 8013234:	b938      	cbnz	r0, 8013246 <rmw_uxrce_fini_client_memory+0x22>
 8013236:	6020      	str	r0, [r4, #0]
 8013238:	6861      	ldr	r1, [r4, #4]
 801323a:	b121      	cbz	r1, 8013246 <rmw_uxrce_fini_client_memory+0x22>
 801323c:	4803      	ldr	r0, [pc, #12]	; (801324c <rmw_uxrce_fini_client_memory+0x28>)
 801323e:	f007 f833 	bl	801a2a8 <put_memory>
 8013242:	2300      	movs	r3, #0
 8013244:	6063      	str	r3, [r4, #4]
 8013246:	bd10      	pop	{r4, pc}
 8013248:	0801e714 	.word	0x0801e714
 801324c:	2000e13c 	.word	0x2000e13c

08013250 <rmw_uxrce_fini_topic_memory>:
 8013250:	b510      	push	{r4, lr}
 8013252:	4604      	mov	r4, r0
 8013254:	4803      	ldr	r0, [pc, #12]	; (8013264 <rmw_uxrce_fini_topic_memory+0x14>)
 8013256:	4621      	mov	r1, r4
 8013258:	f007 f826 	bl	801a2a8 <put_memory>
 801325c:	2300      	movs	r3, #0
 801325e:	61a3      	str	r3, [r4, #24]
 8013260:	bd10      	pop	{r4, pc}
 8013262:	bf00      	nop
 8013264:	20012a6c 	.word	0x20012a6c

08013268 <rmw_uxrce_get_static_input_buffer_for_entity>:
 8013268:	b082      	sub	sp, #8
 801326a:	492b      	ldr	r1, [pc, #172]	; (8013318 <rmw_uxrce_get_static_input_buffer_for_entity+0xb0>)
 801326c:	b530      	push	{r4, r5, lr}
 801326e:	680d      	ldr	r5, [r1, #0]
 8013270:	ac03      	add	r4, sp, #12
 8013272:	e884 000c 	stmia.w	r4, {r2, r3}
 8013276:	461c      	mov	r4, r3
 8013278:	2d00      	cmp	r5, #0
 801327a:	d04b      	beq.n	8013314 <rmw_uxrce_get_static_input_buffer_for_entity+0xac>
 801327c:	462b      	mov	r3, r5
 801327e:	2100      	movs	r1, #0
 8013280:	689a      	ldr	r2, [r3, #8]
 8013282:	685b      	ldr	r3, [r3, #4]
 8013284:	f8d2 2814 	ldr.w	r2, [r2, #2068]	; 0x814
 8013288:	4290      	cmp	r0, r2
 801328a:	bf08      	it	eq
 801328c:	3101      	addeq	r1, #1
 801328e:	2b00      	cmp	r3, #0
 8013290:	d1f6      	bne.n	8013280 <rmw_uxrce_get_static_input_buffer_for_entity+0x18>
 8013292:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8013296:	2b02      	cmp	r3, #2
 8013298:	d029      	beq.n	80132ee <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 801329a:	d820      	bhi.n	80132de <rmw_uxrce_get_static_input_buffer_for_entity+0x76>
 801329c:	428c      	cmp	r4, r1
 801329e:	d828      	bhi.n	80132f2 <rmw_uxrce_get_static_input_buffer_for_entity+0x8a>
 80132a0:	fab4 f284 	clz	r2, r4
 80132a4:	0952      	lsrs	r2, r2, #5
 80132a6:	b324      	cbz	r4, 80132f2 <rmw_uxrce_get_static_input_buffer_for_entity+0x8a>
 80132a8:	b1dd      	cbz	r5, 80132e2 <rmw_uxrce_get_static_input_buffer_for_entity+0x7a>
 80132aa:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80132ae:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 80132b2:	e001      	b.n	80132b8 <rmw_uxrce_get_static_input_buffer_for_entity+0x50>
 80132b4:	686d      	ldr	r5, [r5, #4]
 80132b6:	b1ad      	cbz	r5, 80132e4 <rmw_uxrce_get_static_input_buffer_for_entity+0x7c>
 80132b8:	68ab      	ldr	r3, [r5, #8]
 80132ba:	f8d3 1814 	ldr.w	r1, [r3, #2068]	; 0x814
 80132be:	4288      	cmp	r0, r1
 80132c0:	d1f8      	bne.n	80132b4 <rmw_uxrce_get_static_input_buffer_for_entity+0x4c>
 80132c2:	f8d3 1818 	ldr.w	r1, [r3, #2072]	; 0x818
 80132c6:	f503 6302 	add.w	r3, r3, #2080	; 0x820
 80132ca:	4561      	cmp	r1, ip
 80132cc:	f853 3c04 	ldr.w	r3, [r3, #-4]
 80132d0:	eb73 0e04 	sbcs.w	lr, r3, r4
 80132d4:	daee      	bge.n	80132b4 <rmw_uxrce_get_static_input_buffer_for_entity+0x4c>
 80132d6:	468c      	mov	ip, r1
 80132d8:	461c      	mov	r4, r3
 80132da:	462a      	mov	r2, r5
 80132dc:	e7ea      	b.n	80132b4 <rmw_uxrce_get_static_input_buffer_for_entity+0x4c>
 80132de:	2b03      	cmp	r3, #3
 80132e0:	d0dc      	beq.n	801329c <rmw_uxrce_get_static_input_buffer_for_entity+0x34>
 80132e2:	2200      	movs	r2, #0
 80132e4:	4610      	mov	r0, r2
 80132e6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80132ea:	b002      	add	sp, #8
 80132ec:	4770      	bx	lr
 80132ee:	428c      	cmp	r4, r1
 80132f0:	d905      	bls.n	80132fe <rmw_uxrce_get_static_input_buffer_for_entity+0x96>
 80132f2:	4809      	ldr	r0, [pc, #36]	; (8013318 <rmw_uxrce_get_static_input_buffer_for_entity+0xb0>)
 80132f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80132f8:	b002      	add	sp, #8
 80132fa:	f006 bfc5 	b.w	801a288 <get_memory>
 80132fe:	fab4 f284 	clz	r2, r4
 8013302:	0952      	lsrs	r2, r2, #5
 8013304:	2c00      	cmp	r4, #0
 8013306:	d1ed      	bne.n	80132e4 <rmw_uxrce_get_static_input_buffer_for_entity+0x7c>
 8013308:	4803      	ldr	r0, [pc, #12]	; (8013318 <rmw_uxrce_get_static_input_buffer_for_entity+0xb0>)
 801330a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801330e:	b002      	add	sp, #8
 8013310:	f006 bfba 	b.w	801a288 <get_memory>
 8013314:	4629      	mov	r1, r5
 8013316:	e7bc      	b.n	8013292 <rmw_uxrce_get_static_input_buffer_for_entity+0x2a>
 8013318:	20012a4c 	.word	0x20012a4c

0801331c <rmw_uxrce_find_static_input_buffer_by_owner>:
 801331c:	4b12      	ldr	r3, [pc, #72]	; (8013368 <rmw_uxrce_find_static_input_buffer_by_owner+0x4c>)
 801331e:	681b      	ldr	r3, [r3, #0]
 8013320:	b530      	push	{r4, r5, lr}
 8013322:	b1f3      	cbz	r3, 8013362 <rmw_uxrce_find_static_input_buffer_by_owner+0x46>
 8013324:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8013328:	f06f 4c00 	mvn.w	ip, #2147483648	; 0x80000000
 801332c:	2400      	movs	r4, #0
 801332e:	e001      	b.n	8013334 <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 8013330:	685b      	ldr	r3, [r3, #4]
 8013332:	b1a3      	cbz	r3, 801335e <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 8013334:	689a      	ldr	r2, [r3, #8]
 8013336:	f8d2 1814 	ldr.w	r1, [r2, #2068]	; 0x814
 801333a:	4288      	cmp	r0, r1
 801333c:	d1f8      	bne.n	8013330 <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 801333e:	f8d2 1818 	ldr.w	r1, [r2, #2072]	; 0x818
 8013342:	f502 6202 	add.w	r2, r2, #2080	; 0x820
 8013346:	4571      	cmp	r1, lr
 8013348:	f852 2c04 	ldr.w	r2, [r2, #-4]
 801334c:	eb72 050c 	sbcs.w	r5, r2, ip
 8013350:	daee      	bge.n	8013330 <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 8013352:	461c      	mov	r4, r3
 8013354:	685b      	ldr	r3, [r3, #4]
 8013356:	468e      	mov	lr, r1
 8013358:	4694      	mov	ip, r2
 801335a:	2b00      	cmp	r3, #0
 801335c:	d1ea      	bne.n	8013334 <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 801335e:	4620      	mov	r0, r4
 8013360:	bd30      	pop	{r4, r5, pc}
 8013362:	461c      	mov	r4, r3
 8013364:	4620      	mov	r0, r4
 8013366:	bd30      	pop	{r4, r5, pc}
 8013368:	20012a4c 	.word	0x20012a4c
 801336c:	00000000 	.word	0x00000000

08013370 <rmw_uxrce_clean_expired_static_input_buffer>:
 8013370:	4b3d      	ldr	r3, [pc, #244]	; (8013468 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 8013372:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013376:	681f      	ldr	r7, [r3, #0]
 8013378:	ed2d 8b06 	vpush	{d8-d10}
 801337c:	b08d      	sub	sp, #52	; 0x34
 801337e:	f007 fa0f 	bl	801a7a0 <rmw_uros_epoch_nanos>
 8013382:	2f00      	cmp	r7, #0
 8013384:	d05d      	beq.n	8013442 <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 8013386:	46b8      	mov	r8, r7
 8013388:	4681      	mov	r9, r0
 801338a:	468a      	mov	sl, r1
 801338c:	ac04      	add	r4, sp, #16
 801338e:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8013392:	f895 3820 	ldrb.w	r3, [r5, #2080]	; 0x820
 8013396:	2b04      	cmp	r3, #4
 8013398:	ed9f 8b2d 	vldr	d8, [pc, #180]	; 8013450 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 801339c:	ed9f ab2e 	vldr	d10, [pc, #184]	; 8013458 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 80133a0:	ed9f 9b2f 	vldr	d9, [pc, #188]	; 8013460 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 80133a4:	d03f      	beq.n	8013426 <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 80133a6:	2b05      	cmp	r3, #5
 80133a8:	d044      	beq.n	8013434 <rmw_uxrce_clean_expired_static_input_buffer+0xc4>
 80133aa:	2b03      	cmp	r3, #3
 80133ac:	d03b      	beq.n	8013426 <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 80133ae:	ed8d 8b04 	vstr	d8, [sp, #16]
 80133b2:	ed8d ab06 	vstr	d10, [sp, #24]
 80133b6:	ab08      	add	r3, sp, #32
 80133b8:	ed8d 8b08 	vstr	d8, [sp, #32]
 80133bc:	ed8d 8b0a 	vstr	d8, [sp, #40]	; 0x28
 80133c0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80133c2:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80133c6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80133ca:	f006 fd71 	bl	8019eb0 <rmw_time_equal>
 80133ce:	b118      	cbz	r0, 80133d8 <rmw_uxrce_clean_expired_static_input_buffer+0x68>
 80133d0:	ed8d 9b04 	vstr	d9, [sp, #16]
 80133d4:	ed8d 8b06 	vstr	d8, [sp, #24]
 80133d8:	f8d5 6818 	ldr.w	r6, [r5, #2072]	; 0x818
 80133dc:	f505 6502 	add.w	r5, r5, #2080	; 0x820
 80133e0:	f855 7c04 	ldr.w	r7, [r5, #-4]
 80133e4:	f8d8 b004 	ldr.w	fp, [r8, #4]
 80133e8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80133ec:	f006 fdb6 	bl	8019f5c <rmw_time_total_nsec>
 80133f0:	1830      	adds	r0, r6, r0
 80133f2:	eb47 0101 	adc.w	r1, r7, r1
 80133f6:	4548      	cmp	r0, r9
 80133f8:	eb71 030a 	sbcs.w	r3, r1, sl
 80133fc:	db05      	blt.n	801340a <rmw_uxrce_clean_expired_static_input_buffer+0x9a>
 80133fe:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 8013402:	4591      	cmp	r9, r2
 8013404:	eb7a 0303 	sbcs.w	r3, sl, r3
 8013408:	da03      	bge.n	8013412 <rmw_uxrce_clean_expired_static_input_buffer+0xa2>
 801340a:	4641      	mov	r1, r8
 801340c:	4816      	ldr	r0, [pc, #88]	; (8013468 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 801340e:	f006 ff4b 	bl	801a2a8 <put_memory>
 8013412:	f1bb 0f00 	cmp.w	fp, #0
 8013416:	d014      	beq.n	8013442 <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 8013418:	46d8      	mov	r8, fp
 801341a:	f8d8 5008 	ldr.w	r5, [r8, #8]
 801341e:	f895 3820 	ldrb.w	r3, [r5, #2080]	; 0x820
 8013422:	2b04      	cmp	r3, #4
 8013424:	d1bf      	bne.n	80133a6 <rmw_uxrce_clean_expired_static_input_buffer+0x36>
 8013426:	f8d5 3814 	ldr.w	r3, [r5, #2068]	; 0x814
 801342a:	3340      	adds	r3, #64	; 0x40
 801342c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801342e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8013432:	e7c0      	b.n	80133b6 <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 8013434:	f8d5 3814 	ldr.w	r3, [r5, #2068]	; 0x814
 8013438:	3348      	adds	r3, #72	; 0x48
 801343a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801343c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8013440:	e7b9      	b.n	80133b6 <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 8013442:	b00d      	add	sp, #52	; 0x34
 8013444:	ecbd 8b06 	vpop	{d8-d10}
 8013448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801344c:	f3af 8000 	nop.w
	...
 8013458:	00000001 	.word	0x00000001
 801345c:	00000000 	.word	0x00000000
 8013460:	0000001e 	.word	0x0000001e
 8013464:	00000000 	.word	0x00000000
 8013468:	20012a4c 	.word	0x20012a4c

0801346c <run_xrce_session>:
 801346c:	b510      	push	{r4, lr}
 801346e:	788c      	ldrb	r4, [r1, #2]
 8013470:	b086      	sub	sp, #24
 8013472:	2c01      	cmp	r4, #1
 8013474:	f8ad 200e 	strh.w	r2, [sp, #14]
 8013478:	d00c      	beq.n	8013494 <run_xrce_session+0x28>
 801347a:	2401      	movs	r4, #1
 801347c:	4619      	mov	r1, r3
 801347e:	f10d 020e 	add.w	r2, sp, #14
 8013482:	f10d 0317 	add.w	r3, sp, #23
 8013486:	9400      	str	r4, [sp, #0]
 8013488:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801348c:	f001 fc98 	bl	8014dc0 <uxr_run_session_until_all_status>
 8013490:	b006      	add	sp, #24
 8013492:	bd10      	pop	{r4, pc}
 8013494:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8013498:	f001 f8b4 	bl	8014604 <uxr_flash_output_streams>
 801349c:	4620      	mov	r0, r4
 801349e:	b006      	add	sp, #24
 80134a0:	bd10      	pop	{r4, pc}
 80134a2:	bf00      	nop

080134a4 <convert_qos_profile>:
 80134a4:	7a4a      	ldrb	r2, [r1, #9]
 80134a6:	f891 c008 	ldrb.w	ip, [r1, #8]
 80134aa:	2a02      	cmp	r2, #2
 80134ac:	bf18      	it	ne
 80134ae:	2200      	movne	r2, #0
 80134b0:	7002      	strb	r2, [r0, #0]
 80134b2:	f1ac 0202 	sub.w	r2, ip, #2
 80134b6:	fab2 f282 	clz	r2, r2
 80134ba:	0952      	lsrs	r2, r2, #5
 80134bc:	7042      	strb	r2, [r0, #1]
 80134be:	780a      	ldrb	r2, [r1, #0]
 80134c0:	8889      	ldrh	r1, [r1, #4]
 80134c2:	f1a2 0202 	sub.w	r2, r2, #2
 80134c6:	8081      	strh	r1, [r0, #4]
 80134c8:	fab2 f282 	clz	r2, r2
 80134cc:	0952      	lsrs	r2, r2, #5
 80134ce:	7082      	strb	r2, [r0, #2]
 80134d0:	4770      	bx	lr
 80134d2:	bf00      	nop

080134d4 <generate_service_topics>:
 80134d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80134d6:	461d      	mov	r5, r3
 80134d8:	b083      	sub	sp, #12
 80134da:	4606      	mov	r6, r0
 80134dc:	4c11      	ldr	r4, [pc, #68]	; (8013524 <generate_service_topics+0x50>)
 80134de:	4608      	mov	r0, r1
 80134e0:	4b11      	ldr	r3, [pc, #68]	; (8013528 <generate_service_topics+0x54>)
 80134e2:	4617      	mov	r7, r2
 80134e4:	4629      	mov	r1, r5
 80134e6:	4a11      	ldr	r2, [pc, #68]	; (801352c <generate_service_topics+0x58>)
 80134e8:	9401      	str	r4, [sp, #4]
 80134ea:	9600      	str	r6, [sp, #0]
 80134ec:	f008 febe 	bl	801c26c <sniprintf>
 80134f0:	4a0f      	ldr	r2, [pc, #60]	; (8013530 <generate_service_topics+0x5c>)
 80134f2:	4604      	mov	r4, r0
 80134f4:	4b0f      	ldr	r3, [pc, #60]	; (8013534 <generate_service_topics+0x60>)
 80134f6:	9201      	str	r2, [sp, #4]
 80134f8:	4638      	mov	r0, r7
 80134fa:	4a0c      	ldr	r2, [pc, #48]	; (801352c <generate_service_topics+0x58>)
 80134fc:	4629      	mov	r1, r5
 80134fe:	9600      	str	r6, [sp, #0]
 8013500:	f008 feb4 	bl	801c26c <sniprintf>
 8013504:	2c00      	cmp	r4, #0
 8013506:	bfa8      	it	ge
 8013508:	42a5      	cmpge	r5, r4
 801350a:	bfcc      	ite	gt
 801350c:	2401      	movgt	r4, #1
 801350e:	2400      	movle	r4, #0
 8013510:	dd05      	ble.n	801351e <generate_service_topics+0x4a>
 8013512:	2800      	cmp	r0, #0
 8013514:	bfa8      	it	ge
 8013516:	4285      	cmpge	r5, r0
 8013518:	bfcc      	ite	gt
 801351a:	2401      	movgt	r4, #1
 801351c:	2400      	movle	r4, #0
 801351e:	4620      	mov	r0, r4
 8013520:	b003      	add	sp, #12
 8013522:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013524:	0801e0d0 	.word	0x0801e0d0
 8013528:	0801e0cc 	.word	0x0801e0cc
 801352c:	0801e0b0 	.word	0x0801e0b0
 8013530:	0801e0c4 	.word	0x0801e0c4
 8013534:	0801e0c0 	.word	0x0801e0c0

08013538 <generate_service_types>:
 8013538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801353c:	4606      	mov	r6, r0
 801353e:	b087      	sub	sp, #28
 8013540:	461c      	mov	r4, r3
 8013542:	6883      	ldr	r3, [r0, #8]
 8013544:	460d      	mov	r5, r1
 8013546:	4617      	mov	r7, r2
 8013548:	4798      	blx	r3
 801354a:	68f3      	ldr	r3, [r6, #12]
 801354c:	4606      	mov	r6, r0
 801354e:	4798      	blx	r3
 8013550:	2300      	movs	r3, #0
 8013552:	f8d0 b004 	ldr.w	fp, [r0, #4]
 8013556:	6872      	ldr	r2, [r6, #4]
 8013558:	702b      	strb	r3, [r5, #0]
 801355a:	6813      	ldr	r3, [r2, #0]
 801355c:	2b00      	cmp	r3, #0
 801355e:	d03f      	beq.n	80135e0 <generate_service_types+0xa8>
 8013560:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80135f4 <generate_service_types+0xbc>
 8013564:	4649      	mov	r1, r9
 8013566:	f8df 8094 	ldr.w	r8, [pc, #148]	; 80135fc <generate_service_types+0xc4>
 801356a:	4628      	mov	r0, r5
 801356c:	f8df a090 	ldr.w	sl, [pc, #144]	; 8013600 <generate_service_types+0xc8>
 8013570:	f8cd 8014 	str.w	r8, [sp, #20]
 8013574:	6852      	ldr	r2, [r2, #4]
 8013576:	9100      	str	r1, [sp, #0]
 8013578:	4621      	mov	r1, r4
 801357a:	f8cd 8008 	str.w	r8, [sp, #8]
 801357e:	f8cd a004 	str.w	sl, [sp, #4]
 8013582:	e9cd 9203 	strd	r9, r2, [sp, #12]
 8013586:	4a1a      	ldr	r2, [pc, #104]	; (80135f0 <generate_service_types+0xb8>)
 8013588:	f008 fe70 	bl	801c26c <sniprintf>
 801358c:	2300      	movs	r3, #0
 801358e:	42a0      	cmp	r0, r4
 8013590:	ea6f 0600 	mvn.w	r6, r0
 8013594:	703b      	strb	r3, [r7, #0]
 8013596:	f8db 3000 	ldr.w	r3, [fp]
 801359a:	ea4f 76d6 	mov.w	r6, r6, lsr #31
 801359e:	bfac      	ite	ge
 80135a0:	2500      	movge	r5, #0
 80135a2:	2501      	movlt	r5, #1
 80135a4:	b30b      	cbz	r3, 80135ea <generate_service_types+0xb2>
 80135a6:	4a13      	ldr	r2, [pc, #76]	; (80135f4 <generate_service_types+0xbc>)
 80135a8:	f8cd 8014 	str.w	r8, [sp, #20]
 80135ac:	402e      	ands	r6, r5
 80135ae:	f8db 1004 	ldr.w	r1, [fp, #4]
 80135b2:	4638      	mov	r0, r7
 80135b4:	9104      	str	r1, [sp, #16]
 80135b6:	4621      	mov	r1, r4
 80135b8:	e9cd 2a00 	strd	r2, sl, [sp]
 80135bc:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80135c0:	4a0b      	ldr	r2, [pc, #44]	; (80135f0 <generate_service_types+0xb8>)
 80135c2:	f008 fe53 	bl	801c26c <sniprintf>
 80135c6:	2800      	cmp	r0, #0
 80135c8:	bfb4      	ite	lt
 80135ca:	2600      	movlt	r6, #0
 80135cc:	f006 0601 	andge.w	r6, r6, #1
 80135d0:	42a0      	cmp	r0, r4
 80135d2:	bfac      	ite	ge
 80135d4:	2000      	movge	r0, #0
 80135d6:	f006 0001 	andlt.w	r0, r6, #1
 80135da:	b007      	add	sp, #28
 80135dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80135e0:	4b05      	ldr	r3, [pc, #20]	; (80135f8 <generate_service_types+0xc0>)
 80135e2:	f8df 9010 	ldr.w	r9, [pc, #16]	; 80135f4 <generate_service_types+0xbc>
 80135e6:	4619      	mov	r1, r3
 80135e8:	e7bd      	b.n	8013566 <generate_service_types+0x2e>
 80135ea:	4b03      	ldr	r3, [pc, #12]	; (80135f8 <generate_service_types+0xc0>)
 80135ec:	461a      	mov	r2, r3
 80135ee:	e7db      	b.n	80135a8 <generate_service_types+0x70>
 80135f0:	0801e0a8 	.word	0x0801e0a8
 80135f4:	0801e0a4 	.word	0x0801e0a4
 80135f8:	0801e128 	.word	0x0801e128
 80135fc:	0801e0b8 	.word	0x0801e0b8
 8013600:	0801e0bc 	.word	0x0801e0bc

08013604 <generate_type_name>:
 8013604:	2300      	movs	r3, #0
 8013606:	b530      	push	{r4, r5, lr}
 8013608:	700b      	strb	r3, [r1, #0]
 801360a:	b087      	sub	sp, #28
 801360c:	6803      	ldr	r3, [r0, #0]
 801360e:	4614      	mov	r4, r2
 8013610:	b1bb      	cbz	r3, 8013642 <generate_type_name+0x3e>
 8013612:	4a0e      	ldr	r2, [pc, #56]	; (801364c <generate_type_name+0x48>)
 8013614:	4615      	mov	r5, r2
 8013616:	9500      	str	r5, [sp, #0]
 8013618:	9203      	str	r2, [sp, #12]
 801361a:	4d0d      	ldr	r5, [pc, #52]	; (8013650 <generate_type_name+0x4c>)
 801361c:	6842      	ldr	r2, [r0, #4]
 801361e:	4608      	mov	r0, r1
 8013620:	490c      	ldr	r1, [pc, #48]	; (8013654 <generate_type_name+0x50>)
 8013622:	9204      	str	r2, [sp, #16]
 8013624:	9105      	str	r1, [sp, #20]
 8013626:	9102      	str	r1, [sp, #8]
 8013628:	4621      	mov	r1, r4
 801362a:	4a0b      	ldr	r2, [pc, #44]	; (8013658 <generate_type_name+0x54>)
 801362c:	9501      	str	r5, [sp, #4]
 801362e:	f008 fe1d 	bl	801c26c <sniprintf>
 8013632:	2800      	cmp	r0, #0
 8013634:	bfa8      	it	ge
 8013636:	4284      	cmpge	r4, r0
 8013638:	bfcc      	ite	gt
 801363a:	2001      	movgt	r0, #1
 801363c:	2000      	movle	r0, #0
 801363e:	b007      	add	sp, #28
 8013640:	bd30      	pop	{r4, r5, pc}
 8013642:	4b06      	ldr	r3, [pc, #24]	; (801365c <generate_type_name+0x58>)
 8013644:	4a01      	ldr	r2, [pc, #4]	; (801364c <generate_type_name+0x48>)
 8013646:	461d      	mov	r5, r3
 8013648:	e7e5      	b.n	8013616 <generate_type_name+0x12>
 801364a:	bf00      	nop
 801364c:	0801e0a4 	.word	0x0801e0a4
 8013650:	0801e0bc 	.word	0x0801e0bc
 8013654:	0801e0b8 	.word	0x0801e0b8
 8013658:	0801e0a8 	.word	0x0801e0a8
 801365c:	0801e128 	.word	0x0801e128

08013660 <generate_topic_name>:
 8013660:	b530      	push	{r4, r5, lr}
 8013662:	4614      	mov	r4, r2
 8013664:	b083      	sub	sp, #12
 8013666:	4605      	mov	r5, r0
 8013668:	4b07      	ldr	r3, [pc, #28]	; (8013688 <generate_topic_name+0x28>)
 801366a:	4a08      	ldr	r2, [pc, #32]	; (801368c <generate_topic_name+0x2c>)
 801366c:	4608      	mov	r0, r1
 801366e:	9500      	str	r5, [sp, #0]
 8013670:	4621      	mov	r1, r4
 8013672:	f008 fdfb 	bl	801c26c <sniprintf>
 8013676:	2800      	cmp	r0, #0
 8013678:	bfa8      	it	ge
 801367a:	4284      	cmpge	r4, r0
 801367c:	bfcc      	ite	gt
 801367e:	2001      	movgt	r0, #1
 8013680:	2000      	movle	r0, #0
 8013682:	b003      	add	sp, #12
 8013684:	bd30      	pop	{r4, r5, pc}
 8013686:	bf00      	nop
 8013688:	0801e0d8 	.word	0x0801e0d8
 801368c:	0801daac 	.word	0x0801daac

08013690 <is_uxrce_rmw_identifier_valid>:
 8013690:	b510      	push	{r4, lr}
 8013692:	4604      	mov	r4, r0
 8013694:	b140      	cbz	r0, 80136a8 <is_uxrce_rmw_identifier_valid+0x18>
 8013696:	f006 fe5f 	bl	801a358 <rmw_get_implementation_identifier>
 801369a:	4601      	mov	r1, r0
 801369c:	4620      	mov	r0, r4
 801369e:	f7ec fdcf 	bl	8000240 <strcmp>
 80136a2:	fab0 f080 	clz	r0, r0
 80136a6:	0940      	lsrs	r0, r0, #5
 80136a8:	bd10      	pop	{r4, pc}
 80136aa:	bf00      	nop

080136ac <get_message_typesupport_handle>:
 80136ac:	6883      	ldr	r3, [r0, #8]
 80136ae:	4718      	bx	r3

080136b0 <get_message_typesupport_handle_function>:
 80136b0:	b510      	push	{r4, lr}
 80136b2:	4604      	mov	r4, r0
 80136b4:	6800      	ldr	r0, [r0, #0]
 80136b6:	f7ec fdc3 	bl	8000240 <strcmp>
 80136ba:	2800      	cmp	r0, #0
 80136bc:	bf0c      	ite	eq
 80136be:	4620      	moveq	r0, r4
 80136c0:	2000      	movne	r0, #0
 80136c2:	bd10      	pop	{r4, pc}

080136c4 <get_service_typesupport_handle>:
 80136c4:	6883      	ldr	r3, [r0, #8]
 80136c6:	4718      	bx	r3

080136c8 <get_service_typesupport_handle_function>:
 80136c8:	b510      	push	{r4, lr}
 80136ca:	4604      	mov	r4, r0
 80136cc:	6800      	ldr	r0, [r0, #0]
 80136ce:	f7ec fdb7 	bl	8000240 <strcmp>
 80136d2:	2800      	cmp	r0, #0
 80136d4:	bf0c      	ite	eq
 80136d6:	4620      	moveq	r0, r4
 80136d8:	2000      	movne	r0, #0
 80136da:	bd10      	pop	{r4, pc}

080136dc <rosidl_runtime_c__String__init>:
 80136dc:	b510      	push	{r4, lr}
 80136de:	4604      	mov	r4, r0
 80136e0:	b086      	sub	sp, #24
 80136e2:	b170      	cbz	r0, 8013702 <rosidl_runtime_c__String__init+0x26>
 80136e4:	a801      	add	r0, sp, #4
 80136e6:	f7fd feef 	bl	80114c8 <rcutils_get_default_allocator>
 80136ea:	9b01      	ldr	r3, [sp, #4]
 80136ec:	9905      	ldr	r1, [sp, #20]
 80136ee:	2001      	movs	r0, #1
 80136f0:	4798      	blx	r3
 80136f2:	6020      	str	r0, [r4, #0]
 80136f4:	b128      	cbz	r0, 8013702 <rosidl_runtime_c__String__init+0x26>
 80136f6:	2100      	movs	r1, #0
 80136f8:	2201      	movs	r2, #1
 80136fa:	7001      	strb	r1, [r0, #0]
 80136fc:	4610      	mov	r0, r2
 80136fe:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8013702:	b006      	add	sp, #24
 8013704:	bd10      	pop	{r4, pc}
 8013706:	bf00      	nop

08013708 <rosidl_runtime_c__String__fini>:
 8013708:	b320      	cbz	r0, 8013754 <rosidl_runtime_c__String__fini+0x4c>
 801370a:	6803      	ldr	r3, [r0, #0]
 801370c:	b510      	push	{r4, lr}
 801370e:	4604      	mov	r4, r0
 8013710:	b086      	sub	sp, #24
 8013712:	b173      	cbz	r3, 8013732 <rosidl_runtime_c__String__fini+0x2a>
 8013714:	6883      	ldr	r3, [r0, #8]
 8013716:	b1f3      	cbz	r3, 8013756 <rosidl_runtime_c__String__fini+0x4e>
 8013718:	a801      	add	r0, sp, #4
 801371a:	f7fd fed5 	bl	80114c8 <rcutils_get_default_allocator>
 801371e:	9b02      	ldr	r3, [sp, #8]
 8013720:	9905      	ldr	r1, [sp, #20]
 8013722:	6820      	ldr	r0, [r4, #0]
 8013724:	4798      	blx	r3
 8013726:	2300      	movs	r3, #0
 8013728:	e9c4 3300 	strd	r3, r3, [r4]
 801372c:	60a3      	str	r3, [r4, #8]
 801372e:	b006      	add	sp, #24
 8013730:	bd10      	pop	{r4, pc}
 8013732:	6843      	ldr	r3, [r0, #4]
 8013734:	b9db      	cbnz	r3, 801376e <rosidl_runtime_c__String__fini+0x66>
 8013736:	6883      	ldr	r3, [r0, #8]
 8013738:	2b00      	cmp	r3, #0
 801373a:	d0f8      	beq.n	801372e <rosidl_runtime_c__String__fini+0x26>
 801373c:	4b12      	ldr	r3, [pc, #72]	; (8013788 <rosidl_runtime_c__String__fini+0x80>)
 801373e:	2251      	movs	r2, #81	; 0x51
 8013740:	2101      	movs	r1, #1
 8013742:	4812      	ldr	r0, [pc, #72]	; (801378c <rosidl_runtime_c__String__fini+0x84>)
 8013744:	681b      	ldr	r3, [r3, #0]
 8013746:	68db      	ldr	r3, [r3, #12]
 8013748:	f008 fcc2 	bl	801c0d0 <fwrite>
 801374c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013750:	f008 f97a 	bl	801ba48 <exit>
 8013754:	4770      	bx	lr
 8013756:	4b0c      	ldr	r3, [pc, #48]	; (8013788 <rosidl_runtime_c__String__fini+0x80>)
 8013758:	224c      	movs	r2, #76	; 0x4c
 801375a:	2101      	movs	r1, #1
 801375c:	480c      	ldr	r0, [pc, #48]	; (8013790 <rosidl_runtime_c__String__fini+0x88>)
 801375e:	681b      	ldr	r3, [r3, #0]
 8013760:	68db      	ldr	r3, [r3, #12]
 8013762:	f008 fcb5 	bl	801c0d0 <fwrite>
 8013766:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801376a:	f008 f96d 	bl	801ba48 <exit>
 801376e:	4b06      	ldr	r3, [pc, #24]	; (8013788 <rosidl_runtime_c__String__fini+0x80>)
 8013770:	224e      	movs	r2, #78	; 0x4e
 8013772:	2101      	movs	r1, #1
 8013774:	4807      	ldr	r0, [pc, #28]	; (8013794 <rosidl_runtime_c__String__fini+0x8c>)
 8013776:	681b      	ldr	r3, [r3, #0]
 8013778:	68db      	ldr	r3, [r3, #12]
 801377a:	f008 fca9 	bl	801c0d0 <fwrite>
 801377e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013782:	f008 f961 	bl	801ba48 <exit>
 8013786:	bf00      	nop
 8013788:	20000580 	.word	0x20000580
 801378c:	0801e17c 	.word	0x0801e17c
 8013790:	0801e0dc 	.word	0x0801e0dc
 8013794:	0801e12c 	.word	0x0801e12c

08013798 <rosidl_runtime_c__String__assignn>:
 8013798:	2900      	cmp	r1, #0
 801379a:	bf18      	it	ne
 801379c:	f1b2 3fff 	cmpne.w	r2, #4294967295	; 0xffffffff
 80137a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80137a4:	bf0c      	ite	eq
 80137a6:	2401      	moveq	r4, #1
 80137a8:	2400      	movne	r4, #0
 80137aa:	b087      	sub	sp, #28
 80137ac:	2800      	cmp	r0, #0
 80137ae:	bf08      	it	eq
 80137b0:	f044 0401 	orreq.w	r4, r4, #1
 80137b4:	b124      	cbz	r4, 80137c0 <rosidl_runtime_c__String__assignn+0x28>
 80137b6:	2400      	movs	r4, #0
 80137b8:	4620      	mov	r0, r4
 80137ba:	b007      	add	sp, #28
 80137bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80137c0:	4616      	mov	r6, r2
 80137c2:	4605      	mov	r5, r0
 80137c4:	a801      	add	r0, sp, #4
 80137c6:	460f      	mov	r7, r1
 80137c8:	f106 0901 	add.w	r9, r6, #1
 80137cc:	f7fd fe7c 	bl	80114c8 <rcutils_get_default_allocator>
 80137d0:	9b03      	ldr	r3, [sp, #12]
 80137d2:	9a05      	ldr	r2, [sp, #20]
 80137d4:	4649      	mov	r1, r9
 80137d6:	6828      	ldr	r0, [r5, #0]
 80137d8:	4798      	blx	r3
 80137da:	4680      	mov	r8, r0
 80137dc:	2800      	cmp	r0, #0
 80137de:	d0eb      	beq.n	80137b8 <rosidl_runtime_c__String__assignn+0x20>
 80137e0:	4639      	mov	r1, r7
 80137e2:	4632      	mov	r2, r6
 80137e4:	f008 ff7b 	bl	801c6de <memcpy>
 80137e8:	f808 4006 	strb.w	r4, [r8, r6]
 80137ec:	2401      	movs	r4, #1
 80137ee:	f8c5 9008 	str.w	r9, [r5, #8]
 80137f2:	4620      	mov	r0, r4
 80137f4:	e9c5 8600 	strd	r8, r6, [r5]
 80137f8:	b007      	add	sp, #28
 80137fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80137fe:	bf00      	nop

08013800 <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 8013800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013804:	6805      	ldr	r5, [r0, #0]
 8013806:	4604      	mov	r4, r0
 8013808:	460e      	mov	r6, r1
 801380a:	4628      	mov	r0, r5
 801380c:	f7ec fd18 	bl	8000240 <strcmp>
 8013810:	b1c8      	cbz	r0, 8013846 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x46>
 8013812:	4b11      	ldr	r3, [pc, #68]	; (8013858 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x58>)
 8013814:	681b      	ldr	r3, [r3, #0]
 8013816:	429d      	cmp	r5, r3
 8013818:	d112      	bne.n	8013840 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 801381a:	f8d4 8004 	ldr.w	r8, [r4, #4]
 801381e:	f8d8 4000 	ldr.w	r4, [r8]
 8013822:	b16c      	cbz	r4, 8013840 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 8013824:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8013828:	2700      	movs	r7, #0
 801382a:	3d04      	subs	r5, #4
 801382c:	4631      	mov	r1, r6
 801382e:	f855 0f04 	ldr.w	r0, [r5, #4]!
 8013832:	f7ec fd05 	bl	8000240 <strcmp>
 8013836:	00bb      	lsls	r3, r7, #2
 8013838:	b140      	cbz	r0, 801384c <rosidl_typesupport_c__get_message_typesupport_handle_function+0x4c>
 801383a:	3701      	adds	r7, #1
 801383c:	42bc      	cmp	r4, r7
 801383e:	d1f5      	bne.n	801382c <rosidl_typesupport_c__get_message_typesupport_handle_function+0x2c>
 8013840:	2000      	movs	r0, #0
 8013842:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013846:	4620      	mov	r0, r4
 8013848:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801384c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8013850:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013854:	58d3      	ldr	r3, [r2, r3]
 8013856:	4718      	bx	r3
 8013858:	2000049c 	.word	0x2000049c

0801385c <rosidl_typesupport_c__get_service_typesupport_handle_function>:
 801385c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013860:	6805      	ldr	r5, [r0, #0]
 8013862:	4604      	mov	r4, r0
 8013864:	460e      	mov	r6, r1
 8013866:	4628      	mov	r0, r5
 8013868:	f7ec fcea 	bl	8000240 <strcmp>
 801386c:	b1c8      	cbz	r0, 80138a2 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x46>
 801386e:	4b11      	ldr	r3, [pc, #68]	; (80138b4 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x58>)
 8013870:	681b      	ldr	r3, [r3, #0]
 8013872:	429d      	cmp	r5, r3
 8013874:	d112      	bne.n	801389c <rosidl_typesupport_c__get_service_typesupport_handle_function+0x40>
 8013876:	f8d4 8004 	ldr.w	r8, [r4, #4]
 801387a:	f8d8 4000 	ldr.w	r4, [r8]
 801387e:	b16c      	cbz	r4, 801389c <rosidl_typesupport_c__get_service_typesupport_handle_function+0x40>
 8013880:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8013884:	2700      	movs	r7, #0
 8013886:	3d04      	subs	r5, #4
 8013888:	4631      	mov	r1, r6
 801388a:	f855 0f04 	ldr.w	r0, [r5, #4]!
 801388e:	f7ec fcd7 	bl	8000240 <strcmp>
 8013892:	00bb      	lsls	r3, r7, #2
 8013894:	b140      	cbz	r0, 80138a8 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x4c>
 8013896:	3701      	adds	r7, #1
 8013898:	42bc      	cmp	r4, r7
 801389a:	d1f5      	bne.n	8013888 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x2c>
 801389c:	2000      	movs	r0, #0
 801389e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80138a2:	4620      	mov	r0, r4
 80138a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80138a8:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80138ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80138b0:	58d3      	ldr	r3, [r2, r3]
 80138b2:	4718      	bx	r3
 80138b4:	2000049c 	.word	0x2000049c

080138b8 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String>:
 80138b8:	4b04      	ldr	r3, [pc, #16]	; (80138cc <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 80138ba:	681a      	ldr	r2, [r3, #0]
 80138bc:	b10a      	cbz	r2, 80138c2 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0xa>
 80138be:	4803      	ldr	r0, [pc, #12]	; (80138cc <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 80138c0:	4770      	bx	lr
 80138c2:	4a03      	ldr	r2, [pc, #12]	; (80138d0 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0x18>)
 80138c4:	4801      	ldr	r0, [pc, #4]	; (80138cc <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 80138c6:	6812      	ldr	r2, [r2, #0]
 80138c8:	601a      	str	r2, [r3, #0]
 80138ca:	4770      	bx	lr
 80138cc:	200004ac 	.word	0x200004ac
 80138d0:	2000049c 	.word	0x2000049c

080138d4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String>:
 80138d4:	4a02      	ldr	r2, [pc, #8]	; (80138e0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0xc>)
 80138d6:	4b03      	ldr	r3, [pc, #12]	; (80138e4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0x10>)
 80138d8:	6812      	ldr	r2, [r2, #0]
 80138da:	601a      	str	r2, [r3, #0]
 80138dc:	4770      	bx	lr
 80138de:	bf00      	nop
 80138e0:	2000049c 	.word	0x2000049c
 80138e4:	200004ac 	.word	0x200004ac

080138e8 <std_msgs__msg__String__rosidl_typesupport_introspection_c__String_init_function>:
 80138e8:	f006 bf68 	b.w	801a7bc <std_msgs__msg__String__init>

080138ec <std_msgs__msg__String__rosidl_typesupport_introspection_c__String_fini_function>:
 80138ec:	f006 bf78 	b.w	801a7e0 <std_msgs__msg__String__fini>

080138f0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String>:
 80138f0:	4b04      	ldr	r3, [pc, #16]	; (8013904 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 80138f2:	681a      	ldr	r2, [r3, #0]
 80138f4:	b10a      	cbz	r2, 80138fa <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String+0xa>
 80138f6:	4803      	ldr	r0, [pc, #12]	; (8013904 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 80138f8:	4770      	bx	lr
 80138fa:	4a03      	ldr	r2, [pc, #12]	; (8013908 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String+0x18>)
 80138fc:	4801      	ldr	r0, [pc, #4]	; (8013904 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 80138fe:	6812      	ldr	r2, [r2, #0]
 8013900:	601a      	str	r2, [r3, #0]
 8013902:	4770      	bx	lr
 8013904:	200004f4 	.word	0x200004f4
 8013908:	200004a0 	.word	0x200004a0

0801390c <_String__max_serialized_size>:
 801390c:	2000      	movs	r0, #0
 801390e:	4770      	bx	lr

08013910 <_String__cdr_serialize>:
 8013910:	b1c8      	cbz	r0, 8013946 <_String__cdr_serialize+0x36>
 8013912:	b570      	push	{r4, r5, r6, lr}
 8013914:	6806      	ldr	r6, [r0, #0]
 8013916:	4604      	mov	r4, r0
 8013918:	460d      	mov	r5, r1
 801391a:	b15e      	cbz	r6, 8013934 <_String__cdr_serialize+0x24>
 801391c:	4630      	mov	r0, r6
 801391e:	f7ec fc99 	bl	8000254 <strlen>
 8013922:	4603      	mov	r3, r0
 8013924:	1c42      	adds	r2, r0, #1
 8013926:	4631      	mov	r1, r6
 8013928:	4628      	mov	r0, r5
 801392a:	6063      	str	r3, [r4, #4]
 801392c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013930:	f000 b894 	b.w	8013a5c <ucdr_serialize_sequence_char>
 8013934:	4633      	mov	r3, r6
 8013936:	4632      	mov	r2, r6
 8013938:	4631      	mov	r1, r6
 801393a:	4628      	mov	r0, r5
 801393c:	6063      	str	r3, [r4, #4]
 801393e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013942:	f000 b88b 	b.w	8013a5c <ucdr_serialize_sequence_char>
 8013946:	4770      	bx	lr

08013948 <get_serialized_size_std_msgs__msg__String>:
 8013948:	b510      	push	{r4, lr}
 801394a:	4604      	mov	r4, r0
 801394c:	b130      	cbz	r0, 801395c <get_serialized_size_std_msgs__msg__String+0x14>
 801394e:	4608      	mov	r0, r1
 8013950:	2104      	movs	r1, #4
 8013952:	f7fb ff4b 	bl	800f7ec <ucdr_alignment>
 8013956:	6863      	ldr	r3, [r4, #4]
 8013958:	3305      	adds	r3, #5
 801395a:	4418      	add	r0, r3
 801395c:	bd10      	pop	{r4, pc}
 801395e:	bf00      	nop

08013960 <_String__cdr_deserialize>:
 8013960:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013962:	460c      	mov	r4, r1
 8013964:	b083      	sub	sp, #12
 8013966:	b1a1      	cbz	r1, 8013992 <_String__cdr_deserialize+0x32>
 8013968:	688f      	ldr	r7, [r1, #8]
 801396a:	ab01      	add	r3, sp, #4
 801396c:	6809      	ldr	r1, [r1, #0]
 801396e:	4606      	mov	r6, r0
 8013970:	463a      	mov	r2, r7
 8013972:	f000 f885 	bl	8013a80 <ucdr_deserialize_sequence_char>
 8013976:	9b01      	ldr	r3, [sp, #4]
 8013978:	4605      	mov	r5, r0
 801397a:	b920      	cbnz	r0, 8013986 <_String__cdr_deserialize+0x26>
 801397c:	429f      	cmp	r7, r3
 801397e:	d30c      	bcc.n	801399a <_String__cdr_deserialize+0x3a>
 8013980:	4628      	mov	r0, r5
 8013982:	b003      	add	sp, #12
 8013984:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013986:	b103      	cbz	r3, 801398a <_String__cdr_deserialize+0x2a>
 8013988:	3b01      	subs	r3, #1
 801398a:	4628      	mov	r0, r5
 801398c:	6063      	str	r3, [r4, #4]
 801398e:	b003      	add	sp, #12
 8013990:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013992:	460d      	mov	r5, r1
 8013994:	4628      	mov	r0, r5
 8013996:	b003      	add	sp, #12
 8013998:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801399a:	2101      	movs	r1, #1
 801399c:	4630      	mov	r0, r6
 801399e:	75b5      	strb	r5, [r6, #22]
 80139a0:	7571      	strb	r1, [r6, #21]
 80139a2:	6065      	str	r5, [r4, #4]
 80139a4:	f7fb ff3a 	bl	800f81c <ucdr_align_to>
 80139a8:	4630      	mov	r0, r6
 80139aa:	9901      	ldr	r1, [sp, #4]
 80139ac:	f7fb ff6e 	bl	800f88c <ucdr_advance_buffer>
 80139b0:	4628      	mov	r0, r5
 80139b2:	b003      	add	sp, #12
 80139b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80139b6:	bf00      	nop

080139b8 <_String__get_serialized_size>:
 80139b8:	b510      	push	{r4, lr}
 80139ba:	4604      	mov	r4, r0
 80139bc:	b130      	cbz	r0, 80139cc <_String__get_serialized_size+0x14>
 80139be:	2104      	movs	r1, #4
 80139c0:	2000      	movs	r0, #0
 80139c2:	f7fb ff13 	bl	800f7ec <ucdr_alignment>
 80139c6:	6863      	ldr	r3, [r4, #4]
 80139c8:	3305      	adds	r3, #5
 80139ca:	4418      	add	r0, r3
 80139cc:	bd10      	pop	{r4, pc}
 80139ce:	bf00      	nop

080139d0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__String>:
 80139d0:	4800      	ldr	r0, [pc, #0]	; (80139d4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__String+0x4>)
 80139d2:	4770      	bx	lr
 80139d4:	20000500 	.word	0x20000500

080139d8 <custom_test_msgs__srv__AddThreeInts_Request__init>:
 80139d8:	3800      	subs	r0, #0
 80139da:	bf18      	it	ne
 80139dc:	2001      	movne	r0, #1
 80139de:	4770      	bx	lr

080139e0 <custom_test_msgs__srv__AddThreeInts_Request__fini>:
 80139e0:	4770      	bx	lr
 80139e2:	bf00      	nop

080139e4 <custom_test_msgs__srv__AddThreeInts_Response__init>:
 80139e4:	3800      	subs	r0, #0
 80139e6:	bf18      	it	ne
 80139e8:	2001      	movne	r0, #1
 80139ea:	4770      	bx	lr

080139ec <custom_test_msgs__srv__AddThreeInts_Response__fini>:
 80139ec:	4770      	bx	lr
 80139ee:	bf00      	nop

080139f0 <geometry_msgs__msg__Twist__init>:
 80139f0:	b570      	push	{r4, r5, r6, lr}
 80139f2:	4605      	mov	r5, r0
 80139f4:	b1a8      	cbz	r0, 8013a22 <geometry_msgs__msg__Twist__init+0x32>
 80139f6:	f000 f82b 	bl	8013a50 <geometry_msgs__msg__Vector3__init>
 80139fa:	4604      	mov	r4, r0
 80139fc:	b140      	cbz	r0, 8013a10 <geometry_msgs__msg__Twist__init+0x20>
 80139fe:	f105 0618 	add.w	r6, r5, #24
 8013a02:	4630      	mov	r0, r6
 8013a04:	f000 f824 	bl	8013a50 <geometry_msgs__msg__Vector3__init>
 8013a08:	4604      	mov	r4, r0
 8013a0a:	b168      	cbz	r0, 8013a28 <geometry_msgs__msg__Twist__init+0x38>
 8013a0c:	4620      	mov	r0, r4
 8013a0e:	bd70      	pop	{r4, r5, r6, pc}
 8013a10:	4628      	mov	r0, r5
 8013a12:	f000 f821 	bl	8013a58 <geometry_msgs__msg__Vector3__fini>
 8013a16:	f105 0018 	add.w	r0, r5, #24
 8013a1a:	f000 f81d 	bl	8013a58 <geometry_msgs__msg__Vector3__fini>
 8013a1e:	4620      	mov	r0, r4
 8013a20:	bd70      	pop	{r4, r5, r6, pc}
 8013a22:	4604      	mov	r4, r0
 8013a24:	4620      	mov	r0, r4
 8013a26:	bd70      	pop	{r4, r5, r6, pc}
 8013a28:	4628      	mov	r0, r5
 8013a2a:	f000 f815 	bl	8013a58 <geometry_msgs__msg__Vector3__fini>
 8013a2e:	4630      	mov	r0, r6
 8013a30:	f000 f812 	bl	8013a58 <geometry_msgs__msg__Vector3__fini>
 8013a34:	e7ea      	b.n	8013a0c <geometry_msgs__msg__Twist__init+0x1c>
 8013a36:	bf00      	nop

08013a38 <geometry_msgs__msg__Twist__fini>:
 8013a38:	b148      	cbz	r0, 8013a4e <geometry_msgs__msg__Twist__fini+0x16>
 8013a3a:	b510      	push	{r4, lr}
 8013a3c:	4604      	mov	r4, r0
 8013a3e:	f000 f80b 	bl	8013a58 <geometry_msgs__msg__Vector3__fini>
 8013a42:	f104 0018 	add.w	r0, r4, #24
 8013a46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013a4a:	f000 b805 	b.w	8013a58 <geometry_msgs__msg__Vector3__fini>
 8013a4e:	4770      	bx	lr

08013a50 <geometry_msgs__msg__Vector3__init>:
 8013a50:	3800      	subs	r0, #0
 8013a52:	bf18      	it	ne
 8013a54:	2001      	movne	r0, #1
 8013a56:	4770      	bx	lr

08013a58 <geometry_msgs__msg__Vector3__fini>:
 8013a58:	4770      	bx	lr
 8013a5a:	bf00      	nop

08013a5c <ucdr_serialize_sequence_char>:
 8013a5c:	b570      	push	{r4, r5, r6, lr}
 8013a5e:	4615      	mov	r5, r2
 8013a60:	460e      	mov	r6, r1
 8013a62:	7d01      	ldrb	r1, [r0, #20]
 8013a64:	4604      	mov	r4, r0
 8013a66:	f7fa fe93 	bl	800e790 <ucdr_serialize_endian_uint32_t>
 8013a6a:	b90d      	cbnz	r5, 8013a70 <ucdr_serialize_sequence_char+0x14>
 8013a6c:	2001      	movs	r0, #1
 8013a6e:	bd70      	pop	{r4, r5, r6, pc}
 8013a70:	462b      	mov	r3, r5
 8013a72:	4632      	mov	r2, r6
 8013a74:	7d21      	ldrb	r1, [r4, #20]
 8013a76:	4620      	mov	r0, r4
 8013a78:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013a7c:	f006 beb4 	b.w	801a7e8 <ucdr_serialize_endian_array_char>

08013a80 <ucdr_deserialize_sequence_char>:
 8013a80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a84:	461d      	mov	r5, r3
 8013a86:	4616      	mov	r6, r2
 8013a88:	460f      	mov	r7, r1
 8013a8a:	461a      	mov	r2, r3
 8013a8c:	7d01      	ldrb	r1, [r0, #20]
 8013a8e:	4604      	mov	r4, r0
 8013a90:	f7fa ffa6 	bl	800e9e0 <ucdr_deserialize_endian_uint32_t>
 8013a94:	682b      	ldr	r3, [r5, #0]
 8013a96:	429e      	cmp	r6, r3
 8013a98:	d201      	bcs.n	8013a9e <ucdr_deserialize_sequence_char+0x1e>
 8013a9a:	2201      	movs	r2, #1
 8013a9c:	75a2      	strb	r2, [r4, #22]
 8013a9e:	b913      	cbnz	r3, 8013aa6 <ucdr_deserialize_sequence_char+0x26>
 8013aa0:	2001      	movs	r0, #1
 8013aa2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013aa6:	463a      	mov	r2, r7
 8013aa8:	7d21      	ldrb	r1, [r4, #20]
 8013aaa:	4620      	mov	r0, r4
 8013aac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013ab0:	f006 becc 	b.w	801a84c <ucdr_deserialize_endian_array_char>

08013ab4 <ucdr_serialize_sequence_uint8_t>:
 8013ab4:	b570      	push	{r4, r5, r6, lr}
 8013ab6:	4615      	mov	r5, r2
 8013ab8:	460e      	mov	r6, r1
 8013aba:	7d01      	ldrb	r1, [r0, #20]
 8013abc:	4604      	mov	r4, r0
 8013abe:	f7fa fe67 	bl	800e790 <ucdr_serialize_endian_uint32_t>
 8013ac2:	b90d      	cbnz	r5, 8013ac8 <ucdr_serialize_sequence_uint8_t+0x14>
 8013ac4:	2001      	movs	r0, #1
 8013ac6:	bd70      	pop	{r4, r5, r6, pc}
 8013ac8:	462b      	mov	r3, r5
 8013aca:	4632      	mov	r2, r6
 8013acc:	7d21      	ldrb	r1, [r4, #20]
 8013ace:	4620      	mov	r0, r4
 8013ad0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013ad4:	f006 bf20 	b.w	801a918 <ucdr_serialize_endian_array_uint8_t>

08013ad8 <ucdr_deserialize_sequence_uint8_t>:
 8013ad8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013adc:	461d      	mov	r5, r3
 8013ade:	4616      	mov	r6, r2
 8013ae0:	460f      	mov	r7, r1
 8013ae2:	461a      	mov	r2, r3
 8013ae4:	7d01      	ldrb	r1, [r0, #20]
 8013ae6:	4604      	mov	r4, r0
 8013ae8:	f7fa ff7a 	bl	800e9e0 <ucdr_deserialize_endian_uint32_t>
 8013aec:	682b      	ldr	r3, [r5, #0]
 8013aee:	429e      	cmp	r6, r3
 8013af0:	d201      	bcs.n	8013af6 <ucdr_deserialize_sequence_uint8_t+0x1e>
 8013af2:	2201      	movs	r2, #1
 8013af4:	75a2      	strb	r2, [r4, #22]
 8013af6:	b913      	cbnz	r3, 8013afe <ucdr_deserialize_sequence_uint8_t+0x26>
 8013af8:	2001      	movs	r0, #1
 8013afa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013afe:	463a      	mov	r2, r7
 8013b00:	7d21      	ldrb	r1, [r4, #20]
 8013b02:	4620      	mov	r0, r4
 8013b04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013b08:	f006 bf6c 	b.w	801a9e4 <ucdr_deserialize_endian_array_uint8_t>

08013b0c <uxr_buffer_delete_entity>:
 8013b0c:	b510      	push	{r4, lr}
 8013b0e:	2300      	movs	r3, #0
 8013b10:	b08e      	sub	sp, #56	; 0x38
 8013b12:	4604      	mov	r4, r0
 8013b14:	9103      	str	r1, [sp, #12]
 8013b16:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8013b1a:	2303      	movs	r3, #3
 8013b1c:	2204      	movs	r2, #4
 8013b1e:	9300      	str	r3, [sp, #0]
 8013b20:	ab06      	add	r3, sp, #24
 8013b22:	f001 fb79 	bl	8015218 <uxr_prepare_stream_to_write_submessage>
 8013b26:	b918      	cbnz	r0, 8013b30 <uxr_buffer_delete_entity+0x24>
 8013b28:	4604      	mov	r4, r0
 8013b2a:	4620      	mov	r0, r4
 8013b2c:	b00e      	add	sp, #56	; 0x38
 8013b2e:	bd10      	pop	{r4, pc}
 8013b30:	9902      	ldr	r1, [sp, #8]
 8013b32:	aa05      	add	r2, sp, #20
 8013b34:	4620      	mov	r0, r4
 8013b36:	f001 fcab 	bl	8015490 <uxr_init_base_object_request>
 8013b3a:	4604      	mov	r4, r0
 8013b3c:	a905      	add	r1, sp, #20
 8013b3e:	a806      	add	r0, sp, #24
 8013b40:	f003 fbb0 	bl	80172a4 <uxr_serialize_DELETE_Payload>
 8013b44:	4620      	mov	r0, r4
 8013b46:	b00e      	add	sp, #56	; 0x38
 8013b48:	bd10      	pop	{r4, pc}
 8013b4a:	bf00      	nop

08013b4c <uxr_common_create_entity>:
 8013b4c:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8013b50:	b510      	push	{r4, lr}
 8013b52:	f1bc 0f01 	cmp.w	ip, #1
 8013b56:	b08c      	sub	sp, #48	; 0x30
 8013b58:	4604      	mov	r4, r0
 8013b5a:	9202      	str	r2, [sp, #8]
 8013b5c:	bf0c      	ite	eq
 8013b5e:	f003 0201 	andeq.w	r2, r3, #1
 8013b62:	2200      	movne	r2, #0
 8013b64:	330e      	adds	r3, #14
 8013b66:	9103      	str	r1, [sp, #12]
 8013b68:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
 8013b6c:	441a      	add	r2, r3
 8013b6e:	ab04      	add	r3, sp, #16
 8013b70:	9101      	str	r1, [sp, #4]
 8013b72:	2101      	movs	r1, #1
 8013b74:	b292      	uxth	r2, r2
 8013b76:	9100      	str	r1, [sp, #0]
 8013b78:	9903      	ldr	r1, [sp, #12]
 8013b7a:	f001 fb4d 	bl	8015218 <uxr_prepare_stream_to_write_submessage>
 8013b7e:	b918      	cbnz	r0, 8013b88 <uxr_common_create_entity+0x3c>
 8013b80:	4604      	mov	r4, r0
 8013b82:	4620      	mov	r0, r4
 8013b84:	b00c      	add	sp, #48	; 0x30
 8013b86:	bd10      	pop	{r4, pc}
 8013b88:	9902      	ldr	r1, [sp, #8]
 8013b8a:	4620      	mov	r0, r4
 8013b8c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013b8e:	f001 fc7f 	bl	8015490 <uxr_init_base_object_request>
 8013b92:	4604      	mov	r4, r0
 8013b94:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8013b96:	a804      	add	r0, sp, #16
 8013b98:	f003 fade 	bl	8017158 <uxr_serialize_CREATE_Payload>
 8013b9c:	4620      	mov	r0, r4
 8013b9e:	b00c      	add	sp, #48	; 0x30
 8013ba0:	bd10      	pop	{r4, pc}
 8013ba2:	bf00      	nop

08013ba4 <uxr_buffer_create_participant_bin>:
 8013ba4:	b570      	push	{r4, r5, r6, lr}
 8013ba6:	f5ad 7d16 	sub.w	sp, sp, #600	; 0x258
 8013baa:	4605      	mov	r5, r0
 8013bac:	ac11      	add	r4, sp, #68	; 0x44
 8013bae:	f8ad 3254 	strh.w	r3, [sp, #596]	; 0x254
 8013bb2:	2303      	movs	r3, #3
 8013bb4:	f89d 626c 	ldrb.w	r6, [sp, #620]	; 0x26c
 8013bb8:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8013bbc:	7223      	strb	r3, [r4, #8]
 8013bbe:	2300      	movs	r3, #0
 8013bc0:	2201      	movs	r2, #1
 8013bc2:	f88d 3014 	strb.w	r3, [sp, #20]
 8013bc6:	9b9a      	ldr	r3, [sp, #616]	; 0x268
 8013bc8:	7122      	strb	r2, [r4, #4]
 8013bca:	b1cb      	cbz	r3, 8013c00 <uxr_buffer_create_participant_bin+0x5c>
 8013bcc:	f88d 201c 	strb.w	r2, [sp, #28]
 8013bd0:	9308      	str	r3, [sp, #32]
 8013bd2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013bd6:	a915      	add	r1, sp, #84	; 0x54
 8013bd8:	a809      	add	r0, sp, #36	; 0x24
 8013bda:	f7fb fe03 	bl	800f7e4 <ucdr_init_buffer>
 8013bde:	a905      	add	r1, sp, #20
 8013be0:	a809      	add	r0, sp, #36	; 0x24
 8013be2:	f002 fe6f 	bl	80168c4 <uxr_serialize_OBJK_DomainParticipant_Binary>
 8013be6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013be8:	9600      	str	r6, [sp, #0]
 8013bea:	4628      	mov	r0, r5
 8013bec:	9401      	str	r4, [sp, #4]
 8013bee:	60e3      	str	r3, [r4, #12]
 8013bf0:	b29b      	uxth	r3, r3
 8013bf2:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8013bf6:	f7ff ffa9 	bl	8013b4c <uxr_common_create_entity>
 8013bfa:	f50d 7d16 	add.w	sp, sp, #600	; 0x258
 8013bfe:	bd70      	pop	{r4, r5, r6, pc}
 8013c00:	f88d 301c 	strb.w	r3, [sp, #28]
 8013c04:	e7e5      	b.n	8013bd2 <uxr_buffer_create_participant_bin+0x2e>
 8013c06:	bf00      	nop

08013c08 <uxr_buffer_create_topic_bin>:
 8013c08:	b570      	push	{r4, r5, r6, lr}
 8013c0a:	f5ad 7d18 	sub.w	sp, sp, #608	; 0x260
 8013c0e:	4605      	mov	r5, r0
 8013c10:	4618      	mov	r0, r3
 8013c12:	9105      	str	r1, [sp, #20]
 8013c14:	a997      	add	r1, sp, #604	; 0x25c
 8013c16:	f89d 6278 	ldrb.w	r6, [sp, #632]	; 0x278
 8013c1a:	ac13      	add	r4, sp, #76	; 0x4c
 8013c1c:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8013c20:	2302      	movs	r3, #2
 8013c22:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 8013c26:	f000 fa8d 	bl	8014144 <uxr_object_id_to_raw>
 8013c2a:	9b9c      	ldr	r3, [sp, #624]	; 0x270
 8013c2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013c30:	a917      	add	r1, sp, #92	; 0x5c
 8013c32:	a80b      	add	r0, sp, #44	; 0x2c
 8013c34:	9306      	str	r3, [sp, #24]
 8013c36:	9b9d      	ldr	r3, [sp, #628]	; 0x274
 8013c38:	930a      	str	r3, [sp, #40]	; 0x28
 8013c3a:	2303      	movs	r3, #3
 8013c3c:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
 8013c40:	2301      	movs	r3, #1
 8013c42:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8013c46:	2300      	movs	r3, #0
 8013c48:	f88d 301c 	strb.w	r3, [sp, #28]
 8013c4c:	f7fb fdca 	bl	800f7e4 <ucdr_init_buffer>
 8013c50:	a906      	add	r1, sp, #24
 8013c52:	a80b      	add	r0, sp, #44	; 0x2c
 8013c54:	f002 fe58 	bl	8016908 <uxr_serialize_OBJK_Topic_Binary>
 8013c58:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013c5a:	4628      	mov	r0, r5
 8013c5c:	9600      	str	r6, [sp, #0]
 8013c5e:	9316      	str	r3, [sp, #88]	; 0x58
 8013c60:	b29b      	uxth	r3, r3
 8013c62:	9401      	str	r4, [sp, #4]
 8013c64:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8013c68:	f7ff ff70 	bl	8013b4c <uxr_common_create_entity>
 8013c6c:	f50d 7d18 	add.w	sp, sp, #608	; 0x260
 8013c70:	bd70      	pop	{r4, r5, r6, pc}
 8013c72:	bf00      	nop

08013c74 <uxr_buffer_create_publisher_bin>:
 8013c74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013c76:	f2ad 4d8c 	subw	sp, sp, #1164	; 0x48c
 8013c7a:	2603      	movs	r6, #3
 8013c7c:	4605      	mov	r5, r0
 8013c7e:	4618      	mov	r0, r3
 8013c80:	9105      	str	r1, [sp, #20]
 8013c82:	a992      	add	r1, sp, #584	; 0x248
 8013c84:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	; 0x4a0
 8013c88:	ac0e      	add	r4, sp, #56	; 0x38
 8013c8a:	f88d 603c 	strb.w	r6, [sp, #60]	; 0x3c
 8013c8e:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8013c92:	f000 fa57 	bl	8014144 <uxr_object_id_to_raw>
 8013c96:	2300      	movs	r3, #0
 8013c98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013c9c:	a912      	add	r1, sp, #72	; 0x48
 8013c9e:	a806      	add	r0, sp, #24
 8013ca0:	f88d 324c 	strb.w	r3, [sp, #588]	; 0x24c
 8013ca4:	f88d 3254 	strb.w	r3, [sp, #596]	; 0x254
 8013ca8:	f88d 6040 	strb.w	r6, [sp, #64]	; 0x40
 8013cac:	f7fb fd9a 	bl	800f7e4 <ucdr_init_buffer>
 8013cb0:	a993      	add	r1, sp, #588	; 0x24c
 8013cb2:	a806      	add	r0, sp, #24
 8013cb4:	f002 fedc 	bl	8016a70 <uxr_serialize_OBJK_Publisher_Binary>
 8013cb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013cba:	4628      	mov	r0, r5
 8013cbc:	9700      	str	r7, [sp, #0]
 8013cbe:	9311      	str	r3, [sp, #68]	; 0x44
 8013cc0:	b29b      	uxth	r3, r3
 8013cc2:	9401      	str	r4, [sp, #4]
 8013cc4:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8013cc8:	f7ff ff40 	bl	8013b4c <uxr_common_create_entity>
 8013ccc:	f20d 4d8c 	addw	sp, sp, #1164	; 0x48c
 8013cd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013cd2:	bf00      	nop

08013cd4 <uxr_buffer_create_subscriber_bin>:
 8013cd4:	b570      	push	{r4, r5, r6, lr}
 8013cd6:	f5ad 6d91 	sub.w	sp, sp, #1160	; 0x488
 8013cda:	4605      	mov	r5, r0
 8013cdc:	4618      	mov	r0, r3
 8013cde:	9105      	str	r1, [sp, #20]
 8013ce0:	a992      	add	r1, sp, #584	; 0x248
 8013ce2:	f89d 6498 	ldrb.w	r6, [sp, #1176]	; 0x498
 8013ce6:	ac0e      	add	r4, sp, #56	; 0x38
 8013ce8:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8013cec:	2304      	movs	r3, #4
 8013cee:	f88d 303c 	strb.w	r3, [sp, #60]	; 0x3c
 8013cf2:	f000 fa27 	bl	8014144 <uxr_object_id_to_raw>
 8013cf6:	2300      	movs	r3, #0
 8013cf8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013cfc:	a912      	add	r1, sp, #72	; 0x48
 8013cfe:	a806      	add	r0, sp, #24
 8013d00:	f88d 324c 	strb.w	r3, [sp, #588]	; 0x24c
 8013d04:	f88d 3254 	strb.w	r3, [sp, #596]	; 0x254
 8013d08:	2303      	movs	r3, #3
 8013d0a:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
 8013d0e:	f7fb fd69 	bl	800f7e4 <ucdr_init_buffer>
 8013d12:	a993      	add	r1, sp, #588	; 0x24c
 8013d14:	a806      	add	r0, sp, #24
 8013d16:	f002 ff5b 	bl	8016bd0 <uxr_serialize_OBJK_Subscriber_Binary>
 8013d1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013d1c:	4628      	mov	r0, r5
 8013d1e:	9600      	str	r6, [sp, #0]
 8013d20:	9311      	str	r3, [sp, #68]	; 0x44
 8013d22:	b29b      	uxth	r3, r3
 8013d24:	9401      	str	r4, [sp, #4]
 8013d26:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8013d2a:	f7ff ff0f 	bl	8013b4c <uxr_common_create_entity>
 8013d2e:	f50d 6d91 	add.w	sp, sp, #1160	; 0x488
 8013d32:	bd70      	pop	{r4, r5, r6, pc}

08013d34 <uxr_buffer_create_datawriter_bin>:
 8013d34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013d38:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8013d3c:	4606      	mov	r6, r0
 8013d3e:	4618      	mov	r0, r3
 8013d40:	2703      	movs	r7, #3
 8013d42:	ac1d      	add	r4, sp, #116	; 0x74
 8013d44:	f8bd 52a8 	ldrh.w	r5, [sp, #680]	; 0x2a8
 8013d48:	9105      	str	r1, [sp, #20]
 8013d4a:	a9a1      	add	r1, sp, #644	; 0x284
 8013d4c:	f89d 82ac 	ldrb.w	r8, [sp, #684]	; 0x2ac
 8013d50:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8013d54:	2305      	movs	r3, #5
 8013d56:	7123      	strb	r3, [r4, #4]
 8013d58:	f000 f9f4 	bl	8014144 <uxr_object_id_to_raw>
 8013d5c:	a90e      	add	r1, sp, #56	; 0x38
 8013d5e:	98a8      	ldr	r0, [sp, #672]	; 0x2a0
 8013d60:	7227      	strb	r7, [r4, #8]
 8013d62:	f000 f9ef 	bl	8014144 <uxr_object_id_to_raw>
 8013d66:	2300      	movs	r3, #0
 8013d68:	f8ad 5044 	strh.w	r5, [sp, #68]	; 0x44
 8013d6c:	3d00      	subs	r5, #0
 8013d6e:	f89d 22a5 	ldrb.w	r2, [sp, #677]	; 0x2a5
 8013d72:	f88d 3064 	strb.w	r3, [sp, #100]	; 0x64
 8013d76:	bf18      	it	ne
 8013d78:	2501      	movne	r5, #1
 8013d7a:	f88d 3046 	strb.w	r3, [sp, #70]	; 0x46
 8013d7e:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
 8013d82:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
 8013d86:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 8013d8a:	2301      	movs	r3, #1
 8013d8c:	f88d 5042 	strb.w	r5, [sp, #66]	; 0x42
 8013d90:	f88d 303a 	strb.w	r3, [sp, #58]	; 0x3a
 8013d94:	bb8a      	cbnz	r2, 8013dfa <uxr_buffer_create_datawriter_bin+0xc6>
 8013d96:	f04f 0e23 	mov.w	lr, #35	; 0x23
 8013d9a:	f04f 0c13 	mov.w	ip, #19
 8013d9e:	250b      	movs	r5, #11
 8013da0:	2221      	movs	r2, #33	; 0x21
 8013da2:	2111      	movs	r1, #17
 8013da4:	2009      	movs	r0, #9
 8013da6:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 8013daa:	f89d 32a6 	ldrb.w	r3, [sp, #678]	; 0x2a6
 8013dae:	b923      	cbnz	r3, 8013dba <uxr_buffer_create_datawriter_bin+0x86>
 8013db0:	4672      	mov	r2, lr
 8013db2:	4661      	mov	r1, ip
 8013db4:	4628      	mov	r0, r5
 8013db6:	f8ad 7040 	strh.w	r7, [sp, #64]	; 0x40
 8013dba:	f89d 32a4 	ldrb.w	r3, [sp, #676]	; 0x2a4
 8013dbe:	2b01      	cmp	r3, #1
 8013dc0:	d025      	beq.n	8013e0e <uxr_buffer_create_datawriter_bin+0xda>
 8013dc2:	2b03      	cmp	r3, #3
 8013dc4:	d029      	beq.n	8013e1a <uxr_buffer_create_datawriter_bin+0xe6>
 8013dc6:	b32b      	cbz	r3, 8013e14 <uxr_buffer_create_datawriter_bin+0xe0>
 8013dc8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013dcc:	a921      	add	r1, sp, #132	; 0x84
 8013dce:	a806      	add	r0, sp, #24
 8013dd0:	f7fb fd08 	bl	800f7e4 <ucdr_init_buffer>
 8013dd4:	a90e      	add	r1, sp, #56	; 0x38
 8013dd6:	a806      	add	r0, sp, #24
 8013dd8:	f002 ffac 	bl	8016d34 <uxr_serialize_OBJK_DataWriter_Binary>
 8013ddc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013dde:	f8cd 8000 	str.w	r8, [sp]
 8013de2:	4630      	mov	r0, r6
 8013de4:	9401      	str	r4, [sp, #4]
 8013de6:	60e3      	str	r3, [r4, #12]
 8013de8:	b29b      	uxth	r3, r3
 8013dea:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8013dee:	f7ff fead 	bl	8013b4c <uxr_common_create_entity>
 8013df2:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8013df6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013dfa:	f04f 0e22 	mov.w	lr, #34	; 0x22
 8013dfe:	f04f 0c12 	mov.w	ip, #18
 8013e02:	250a      	movs	r5, #10
 8013e04:	2220      	movs	r2, #32
 8013e06:	2110      	movs	r1, #16
 8013e08:	2008      	movs	r0, #8
 8013e0a:	2702      	movs	r7, #2
 8013e0c:	e7cd      	b.n	8013daa <uxr_buffer_create_datawriter_bin+0x76>
 8013e0e:	f8ad 1040 	strh.w	r1, [sp, #64]	; 0x40
 8013e12:	e7d9      	b.n	8013dc8 <uxr_buffer_create_datawriter_bin+0x94>
 8013e14:	f8ad 0040 	strh.w	r0, [sp, #64]	; 0x40
 8013e18:	e7d6      	b.n	8013dc8 <uxr_buffer_create_datawriter_bin+0x94>
 8013e1a:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
 8013e1e:	e7d3      	b.n	8013dc8 <uxr_buffer_create_datawriter_bin+0x94>

08013e20 <uxr_buffer_create_datareader_bin>:
 8013e20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013e24:	f5ad 7d24 	sub.w	sp, sp, #656	; 0x290
 8013e28:	4606      	mov	r6, r0
 8013e2a:	4618      	mov	r0, r3
 8013e2c:	2703      	movs	r7, #3
 8013e2e:	ac1f      	add	r4, sp, #124	; 0x7c
 8013e30:	f8bd 52b0 	ldrh.w	r5, [sp, #688]	; 0x2b0
 8013e34:	9105      	str	r1, [sp, #20]
 8013e36:	a9a3      	add	r1, sp, #652	; 0x28c
 8013e38:	f89d 82b4 	ldrb.w	r8, [sp, #692]	; 0x2b4
 8013e3c:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8013e40:	2306      	movs	r3, #6
 8013e42:	7123      	strb	r3, [r4, #4]
 8013e44:	f000 f97e 	bl	8014144 <uxr_object_id_to_raw>
 8013e48:	a90e      	add	r1, sp, #56	; 0x38
 8013e4a:	98aa      	ldr	r0, [sp, #680]	; 0x2a8
 8013e4c:	7227      	strb	r7, [r4, #8]
 8013e4e:	f000 f979 	bl	8014144 <uxr_object_id_to_raw>
 8013e52:	2300      	movs	r3, #0
 8013e54:	f8ad 5044 	strh.w	r5, [sp, #68]	; 0x44
 8013e58:	3d00      	subs	r5, #0
 8013e5a:	f89d 22ad 	ldrb.w	r2, [sp, #685]	; 0x2ad
 8013e5e:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
 8013e62:	bf18      	it	ne
 8013e64:	2501      	movne	r5, #1
 8013e66:	f88d 3064 	strb.w	r3, [sp, #100]	; 0x64
 8013e6a:	f88d 3046 	strb.w	r3, [sp, #70]	; 0x46
 8013e6e:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
 8013e72:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
 8013e76:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 8013e7a:	2301      	movs	r3, #1
 8013e7c:	f88d 5042 	strb.w	r5, [sp, #66]	; 0x42
 8013e80:	f88d 303a 	strb.w	r3, [sp, #58]	; 0x3a
 8013e84:	bb8a      	cbnz	r2, 8013eea <uxr_buffer_create_datareader_bin+0xca>
 8013e86:	f04f 0e23 	mov.w	lr, #35	; 0x23
 8013e8a:	f04f 0c13 	mov.w	ip, #19
 8013e8e:	250b      	movs	r5, #11
 8013e90:	2221      	movs	r2, #33	; 0x21
 8013e92:	2111      	movs	r1, #17
 8013e94:	2009      	movs	r0, #9
 8013e96:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 8013e9a:	f89d 32ae 	ldrb.w	r3, [sp, #686]	; 0x2ae
 8013e9e:	b923      	cbnz	r3, 8013eaa <uxr_buffer_create_datareader_bin+0x8a>
 8013ea0:	4672      	mov	r2, lr
 8013ea2:	4661      	mov	r1, ip
 8013ea4:	4628      	mov	r0, r5
 8013ea6:	f8ad 7040 	strh.w	r7, [sp, #64]	; 0x40
 8013eaa:	f89d 32ac 	ldrb.w	r3, [sp, #684]	; 0x2ac
 8013eae:	2b01      	cmp	r3, #1
 8013eb0:	d025      	beq.n	8013efe <uxr_buffer_create_datareader_bin+0xde>
 8013eb2:	2b03      	cmp	r3, #3
 8013eb4:	d029      	beq.n	8013f0a <uxr_buffer_create_datareader_bin+0xea>
 8013eb6:	b32b      	cbz	r3, 8013f04 <uxr_buffer_create_datareader_bin+0xe4>
 8013eb8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013ebc:	a923      	add	r1, sp, #140	; 0x8c
 8013ebe:	a806      	add	r0, sp, #24
 8013ec0:	f7fb fc90 	bl	800f7e4 <ucdr_init_buffer>
 8013ec4:	a90e      	add	r1, sp, #56	; 0x38
 8013ec6:	a806      	add	r0, sp, #24
 8013ec8:	f002 fef8 	bl	8016cbc <uxr_serialize_OBJK_DataReader_Binary>
 8013ecc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013ece:	f8cd 8000 	str.w	r8, [sp]
 8013ed2:	4630      	mov	r0, r6
 8013ed4:	9401      	str	r4, [sp, #4]
 8013ed6:	60e3      	str	r3, [r4, #12]
 8013ed8:	b29b      	uxth	r3, r3
 8013eda:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8013ede:	f7ff fe35 	bl	8013b4c <uxr_common_create_entity>
 8013ee2:	f50d 7d24 	add.w	sp, sp, #656	; 0x290
 8013ee6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013eea:	f04f 0e22 	mov.w	lr, #34	; 0x22
 8013eee:	f04f 0c12 	mov.w	ip, #18
 8013ef2:	250a      	movs	r5, #10
 8013ef4:	2220      	movs	r2, #32
 8013ef6:	2110      	movs	r1, #16
 8013ef8:	2008      	movs	r0, #8
 8013efa:	2702      	movs	r7, #2
 8013efc:	e7cd      	b.n	8013e9a <uxr_buffer_create_datareader_bin+0x7a>
 8013efe:	f8ad 1040 	strh.w	r1, [sp, #64]	; 0x40
 8013f02:	e7d9      	b.n	8013eb8 <uxr_buffer_create_datareader_bin+0x98>
 8013f04:	f8ad 0040 	strh.w	r0, [sp, #64]	; 0x40
 8013f08:	e7d6      	b.n	8013eb8 <uxr_buffer_create_datareader_bin+0x98>
 8013f0a:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
 8013f0e:	e7d3      	b.n	8013eb8 <uxr_buffer_create_datareader_bin+0x98>

08013f10 <uxr_buffer_create_replier_bin>:
 8013f10:	b570      	push	{r4, r5, r6, lr}
 8013f12:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 8013f16:	4605      	mov	r5, r0
 8013f18:	4618      	mov	r0, r3
 8013f1a:	9105      	str	r1, [sp, #20]
 8013f1c:	a999      	add	r1, sp, #612	; 0x264
 8013f1e:	f89d 6294 	ldrb.w	r6, [sp, #660]	; 0x294
 8013f22:	ac15      	add	r4, sp, #84	; 0x54
 8013f24:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8013f28:	2308      	movs	r3, #8
 8013f2a:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
 8013f2e:	f000 f909 	bl	8014144 <uxr_object_id_to_raw>
 8013f32:	9b9e      	ldr	r3, [sp, #632]	; 0x278
 8013f34:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013f38:	a919      	add	r1, sp, #100	; 0x64
 8013f3a:	a80d      	add	r0, sp, #52	; 0x34
 8013f3c:	9306      	str	r3, [sp, #24]
 8013f3e:	9b9f      	ldr	r3, [sp, #636]	; 0x27c
 8013f40:	9307      	str	r3, [sp, #28]
 8013f42:	9ba0      	ldr	r3, [sp, #640]	; 0x280
 8013f44:	9308      	str	r3, [sp, #32]
 8013f46:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8013f48:	930c      	str	r3, [sp, #48]	; 0x30
 8013f4a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8013f4c:	930a      	str	r3, [sp, #40]	; 0x28
 8013f4e:	2301      	movs	r3, #1
 8013f50:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
 8013f54:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8013f58:	2303      	movs	r3, #3
 8013f5a:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
 8013f5e:	f7fb fc41 	bl	800f7e4 <ucdr_init_buffer>
 8013f62:	a906      	add	r1, sp, #24
 8013f64:	a80d      	add	r0, sp, #52	; 0x34
 8013f66:	f002 ff11 	bl	8016d8c <uxr_serialize_OBJK_Replier_Binary>
 8013f6a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013f6c:	4628      	mov	r0, r5
 8013f6e:	9600      	str	r6, [sp, #0]
 8013f70:	9318      	str	r3, [sp, #96]	; 0x60
 8013f72:	b29b      	uxth	r3, r3
 8013f74:	9401      	str	r4, [sp, #4]
 8013f76:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8013f7a:	f7ff fde7 	bl	8013b4c <uxr_common_create_entity>
 8013f7e:	f50d 7d1a 	add.w	sp, sp, #616	; 0x268
 8013f82:	bd70      	pop	{r4, r5, r6, pc}

08013f84 <get_custom_error>:
 8013f84:	4b01      	ldr	r3, [pc, #4]	; (8013f8c <get_custom_error+0x8>)
 8013f86:	7818      	ldrb	r0, [r3, #0]
 8013f88:	4770      	bx	lr
 8013f8a:	bf00      	nop
 8013f8c:	20012a8c 	.word	0x20012a8c

08013f90 <recv_custom_msg>:
 8013f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f94:	4693      	mov	fp, r2
 8013f96:	b089      	sub	sp, #36	; 0x24
 8013f98:	2200      	movs	r2, #0
 8013f9a:	4604      	mov	r4, r0
 8013f9c:	468a      	mov	sl, r1
 8013f9e:	9305      	str	r3, [sp, #20]
 8013fa0:	f88d 201e 	strb.w	r2, [sp, #30]
 8013fa4:	f890 2200 	ldrb.w	r2, [r0, #512]	; 0x200
 8013fa8:	b322      	cbz	r2, 8013ff4 <recv_custom_msg+0x64>
 8013faa:	f200 2902 	addw	r9, r0, #514	; 0x202
 8013fae:	f10d 081f 	add.w	r8, sp, #31
 8013fb2:	af05      	add	r7, sp, #20
 8013fb4:	f10d 061e 	add.w	r6, sp, #30
 8013fb8:	f44f 7500 	mov.w	r5, #512	; 0x200
 8013fbc:	e002      	b.n	8013fc4 <recv_custom_msg+0x34>
 8013fbe:	9b05      	ldr	r3, [sp, #20]
 8013fc0:	2b00      	cmp	r3, #0
 8013fc2:	dd0f      	ble.n	8013fe4 <recv_custom_msg+0x54>
 8013fc4:	f8d4 1274 	ldr.w	r1, [r4, #628]	; 0x274
 8013fc8:	4623      	mov	r3, r4
 8013fca:	4622      	mov	r2, r4
 8013fcc:	4648      	mov	r0, r9
 8013fce:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8013fd2:	e9cd 5600 	strd	r5, r6, [sp]
 8013fd6:	f001 fc71 	bl	80158bc <uxr_read_framed_msg>
 8013fda:	2800      	cmp	r0, #0
 8013fdc:	d0ef      	beq.n	8013fbe <recv_custom_msg+0x2e>
 8013fde:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8013fe2:	b1b3      	cbz	r3, 8014012 <recv_custom_msg+0x82>
 8013fe4:	4b0f      	ldr	r3, [pc, #60]	; (8014024 <recv_custom_msg+0x94>)
 8013fe6:	2000      	movs	r0, #0
 8013fe8:	f89d 201f 	ldrb.w	r2, [sp, #31]
 8013fec:	701a      	strb	r2, [r3, #0]
 8013fee:	b009      	add	sp, #36	; 0x24
 8013ff0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013ff4:	f10d 021f 	add.w	r2, sp, #31
 8013ff8:	4601      	mov	r1, r0
 8013ffa:	9200      	str	r2, [sp, #0]
 8013ffc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8014000:	f8d0 5274 	ldr.w	r5, [r0, #628]	; 0x274
 8014004:	47a8      	blx	r5
 8014006:	2800      	cmp	r0, #0
 8014008:	d0ec      	beq.n	8013fe4 <recv_custom_msg+0x54>
 801400a:	f89d 301e 	ldrb.w	r3, [sp, #30]
 801400e:	2b00      	cmp	r3, #0
 8014010:	d1e8      	bne.n	8013fe4 <recv_custom_msg+0x54>
 8014012:	f8cb 0000 	str.w	r0, [fp]
 8014016:	2001      	movs	r0, #1
 8014018:	f8ca 4000 	str.w	r4, [sl]
 801401c:	b009      	add	sp, #36	; 0x24
 801401e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014022:	bf00      	nop
 8014024:	20012a8c 	.word	0x20012a8c

08014028 <send_custom_msg>:
 8014028:	b530      	push	{r4, r5, lr}
 801402a:	f890 5200 	ldrb.w	r5, [r0, #512]	; 0x200
 801402e:	b087      	sub	sp, #28
 8014030:	4614      	mov	r4, r2
 8014032:	b995      	cbnz	r5, 801405a <send_custom_msg+0x32>
 8014034:	f8d0 5270 	ldr.w	r5, [r0, #624]	; 0x270
 8014038:	f10d 0317 	add.w	r3, sp, #23
 801403c:	47a8      	blx	r5
 801403e:	1e03      	subs	r3, r0, #0
 8014040:	bf18      	it	ne
 8014042:	2301      	movne	r3, #1
 8014044:	42a0      	cmp	r0, r4
 8014046:	bf18      	it	ne
 8014048:	2300      	movne	r3, #0
 801404a:	b91b      	cbnz	r3, 8014054 <send_custom_msg+0x2c>
 801404c:	4a0a      	ldr	r2, [pc, #40]	; (8014078 <send_custom_msg+0x50>)
 801404e:	f89d 1017 	ldrb.w	r1, [sp, #23]
 8014052:	7011      	strb	r1, [r2, #0]
 8014054:	4618      	mov	r0, r3
 8014056:	b007      	add	sp, #28
 8014058:	bd30      	pop	{r4, r5, pc}
 801405a:	460b      	mov	r3, r1
 801405c:	2200      	movs	r2, #0
 801405e:	f10d 0117 	add.w	r1, sp, #23
 8014062:	9400      	str	r4, [sp, #0]
 8014064:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8014068:	4602      	mov	r2, r0
 801406a:	f8d0 1270 	ldr.w	r1, [r0, #624]	; 0x270
 801406e:	f200 2002 	addw	r0, r0, #514	; 0x202
 8014072:	f001 fa45 	bl	8015500 <uxr_write_framed_msg>
 8014076:	e7e2      	b.n	801403e <send_custom_msg+0x16>
 8014078:	20012a8c 	.word	0x20012a8c

0801407c <uxr_set_custom_transport_callbacks>:
 801407c:	f880 1200 	strb.w	r1, [r0, #512]	; 0x200
 8014080:	9901      	ldr	r1, [sp, #4]
 8014082:	e9c0 239a 	strd	r2, r3, [r0, #616]	; 0x268
 8014086:	9b00      	ldr	r3, [sp, #0]
 8014088:	e9c0 319c 	strd	r3, r1, [r0, #624]	; 0x270
 801408c:	4770      	bx	lr
 801408e:	bf00      	nop

08014090 <uxr_init_custom_transport>:
 8014090:	b538      	push	{r3, r4, r5, lr}
 8014092:	f8d0 3268 	ldr.w	r3, [r0, #616]	; 0x268
 8014096:	b303      	cbz	r3, 80140da <uxr_init_custom_transport+0x4a>
 8014098:	f8d0 226c 	ldr.w	r2, [r0, #620]	; 0x26c
 801409c:	4604      	mov	r4, r0
 801409e:	b1e2      	cbz	r2, 80140da <uxr_init_custom_transport+0x4a>
 80140a0:	f8d0 2270 	ldr.w	r2, [r0, #624]	; 0x270
 80140a4:	b1ca      	cbz	r2, 80140da <uxr_init_custom_transport+0x4a>
 80140a6:	f8d0 2274 	ldr.w	r2, [r0, #628]	; 0x274
 80140aa:	b1b2      	cbz	r2, 80140da <uxr_init_custom_transport+0x4a>
 80140ac:	f8c0 128c 	str.w	r1, [r0, #652]	; 0x28c
 80140b0:	4798      	blx	r3
 80140b2:	4605      	mov	r5, r0
 80140b4:	b188      	cbz	r0, 80140da <uxr_init_custom_transport+0x4a>
 80140b6:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 80140ba:	b98b      	cbnz	r3, 80140e0 <uxr_init_custom_transport+0x50>
 80140bc:	4b0b      	ldr	r3, [pc, #44]	; (80140ec <uxr_init_custom_transport+0x5c>)
 80140be:	4628      	mov	r0, r5
 80140c0:	490b      	ldr	r1, [pc, #44]	; (80140f0 <uxr_init_custom_transport+0x60>)
 80140c2:	4a0c      	ldr	r2, [pc, #48]	; (80140f4 <uxr_init_custom_transport+0x64>)
 80140c4:	f8c4 3280 	str.w	r3, [r4, #640]	; 0x280
 80140c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80140cc:	f8c4 2284 	str.w	r2, [r4, #644]	; 0x284
 80140d0:	f8a4 3288 	strh.w	r3, [r4, #648]	; 0x288
 80140d4:	e9c4 419e 	strd	r4, r1, [r4, #632]	; 0x278
 80140d8:	bd38      	pop	{r3, r4, r5, pc}
 80140da:	2500      	movs	r5, #0
 80140dc:	4628      	mov	r0, r5
 80140de:	bd38      	pop	{r3, r4, r5, pc}
 80140e0:	2100      	movs	r1, #0
 80140e2:	f204 2002 	addw	r0, r4, #514	; 0x202
 80140e6:	f001 fa05 	bl	80154f4 <uxr_init_framing_io>
 80140ea:	e7e7      	b.n	80140bc <uxr_init_custom_transport+0x2c>
 80140ec:	08013f91 	.word	0x08013f91
 80140f0:	08014029 	.word	0x08014029
 80140f4:	08013f85 	.word	0x08013f85

080140f8 <uxr_close_custom_transport>:
 80140f8:	f8d0 326c 	ldr.w	r3, [r0, #620]	; 0x26c
 80140fc:	4718      	bx	r3
 80140fe:	bf00      	nop

08014100 <uxr_object_id>:
 8014100:	b082      	sub	sp, #8
 8014102:	2300      	movs	r3, #0
 8014104:	f88d 1006 	strb.w	r1, [sp, #6]
 8014108:	f360 030f 	bfi	r3, r0, #0, #16
 801410c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8014110:	f362 431f 	bfi	r3, r2, #16, #16
 8014114:	4618      	mov	r0, r3
 8014116:	b002      	add	sp, #8
 8014118:	4770      	bx	lr
 801411a:	bf00      	nop

0801411c <uxr_object_id_from_raw>:
 801411c:	7843      	ldrb	r3, [r0, #1]
 801411e:	b082      	sub	sp, #8
 8014120:	7801      	ldrb	r1, [r0, #0]
 8014122:	2000      	movs	r0, #0
 8014124:	091a      	lsrs	r2, r3, #4
 8014126:	f003 030f 	and.w	r3, r3, #15
 801412a:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 801412e:	f88d 3006 	strb.w	r3, [sp, #6]
 8014132:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8014136:	f362 000f 	bfi	r0, r2, #0, #16
 801413a:	f363 401f 	bfi	r0, r3, #16, #16
 801413e:	b002      	add	sp, #8
 8014140:	4770      	bx	lr
 8014142:	bf00      	nop

08014144 <uxr_object_id_to_raw>:
 8014144:	4602      	mov	r2, r0
 8014146:	f3c0 4303 	ubfx	r3, r0, #16, #4
 801414a:	b082      	sub	sp, #8
 801414c:	f3c2 1c0b 	ubfx	ip, r2, #4, #12
 8014150:	eb03 1002 	add.w	r0, r3, r2, lsl #4
 8014154:	f881 c000 	strb.w	ip, [r1]
 8014158:	7048      	strb	r0, [r1, #1]
 801415a:	b002      	add	sp, #8
 801415c:	4770      	bx	lr
 801415e:	bf00      	nop

08014160 <uxr_buffer_request_data>:
 8014160:	b530      	push	{r4, r5, lr}
 8014162:	b095      	sub	sp, #84	; 0x54
 8014164:	4604      	mov	r4, r0
 8014166:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8014168:	9303      	str	r3, [sp, #12]
 801416a:	2d00      	cmp	r5, #0
 801416c:	f88d 301c 	strb.w	r3, [sp, #28]
 8014170:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8014174:	f04f 0200 	mov.w	r2, #0
 8014178:	bf14      	ite	ne
 801417a:	2101      	movne	r1, #1
 801417c:	4611      	moveq	r1, r2
 801417e:	f88d 201d 	strb.w	r2, [sp, #29]
 8014182:	f88d 201e 	strb.w	r2, [sp, #30]
 8014186:	f88d 1024 	strb.w	r1, [sp, #36]	; 0x24
 801418a:	d021      	beq.n	80141d0 <uxr_buffer_request_data+0x70>
 801418c:	686b      	ldr	r3, [r5, #4]
 801418e:	2210      	movs	r2, #16
 8014190:	6829      	ldr	r1, [r5, #0]
 8014192:	f8cd 302a 	str.w	r3, [sp, #42]	; 0x2a
 8014196:	f8cd 1026 	str.w	r1, [sp, #38]	; 0x26
 801419a:	2308      	movs	r3, #8
 801419c:	2100      	movs	r1, #0
 801419e:	4620      	mov	r0, r4
 80141a0:	e9cd 3100 	strd	r3, r1, [sp]
 80141a4:	ab0c      	add	r3, sp, #48	; 0x30
 80141a6:	9905      	ldr	r1, [sp, #20]
 80141a8:	f001 f836 	bl	8015218 <uxr_prepare_stream_to_write_submessage>
 80141ac:	b918      	cbnz	r0, 80141b6 <uxr_buffer_request_data+0x56>
 80141ae:	4604      	mov	r4, r0
 80141b0:	4620      	mov	r0, r4
 80141b2:	b015      	add	sp, #84	; 0x54
 80141b4:	bd30      	pop	{r4, r5, pc}
 80141b6:	9904      	ldr	r1, [sp, #16]
 80141b8:	aa06      	add	r2, sp, #24
 80141ba:	4620      	mov	r0, r4
 80141bc:	f001 f968 	bl	8015490 <uxr_init_base_object_request>
 80141c0:	4604      	mov	r4, r0
 80141c2:	a906      	add	r1, sp, #24
 80141c4:	a80c      	add	r0, sp, #48	; 0x30
 80141c6:	f003 f917 	bl	80173f8 <uxr_serialize_READ_DATA_Payload>
 80141ca:	4620      	mov	r0, r4
 80141cc:	b015      	add	sp, #84	; 0x54
 80141ce:	bd30      	pop	{r4, r5, pc}
 80141d0:	2208      	movs	r2, #8
 80141d2:	e7e2      	b.n	801419a <uxr_buffer_request_data+0x3a>

080141d4 <uxr_buffer_cancel_data>:
 80141d4:	b510      	push	{r4, lr}
 80141d6:	2300      	movs	r3, #0
 80141d8:	b094      	sub	sp, #80	; 0x50
 80141da:	4604      	mov	r4, r0
 80141dc:	9205      	str	r2, [sp, #20]
 80141de:	9301      	str	r3, [sp, #4]
 80141e0:	f8ad 301c 	strh.w	r3, [sp, #28]
 80141e4:	f88d 301e 	strb.w	r3, [sp, #30]
 80141e8:	f8cd 3026 	str.w	r3, [sp, #38]	; 0x26
 80141ec:	f8cd 302a 	str.w	r3, [sp, #42]	; 0x2a
 80141f0:	2308      	movs	r3, #8
 80141f2:	e9cd 2102 	strd	r2, r1, [sp, #8]
 80141f6:	2201      	movs	r2, #1
 80141f8:	9300      	str	r3, [sp, #0]
 80141fa:	ab0c      	add	r3, sp, #48	; 0x30
 80141fc:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
 8014200:	2210      	movs	r2, #16
 8014202:	f001 f809 	bl	8015218 <uxr_prepare_stream_to_write_submessage>
 8014206:	b918      	cbnz	r0, 8014210 <uxr_buffer_cancel_data+0x3c>
 8014208:	4604      	mov	r4, r0
 801420a:	4620      	mov	r0, r4
 801420c:	b014      	add	sp, #80	; 0x50
 801420e:	bd10      	pop	{r4, pc}
 8014210:	9905      	ldr	r1, [sp, #20]
 8014212:	aa06      	add	r2, sp, #24
 8014214:	4620      	mov	r0, r4
 8014216:	f001 f93b 	bl	8015490 <uxr_init_base_object_request>
 801421a:	4604      	mov	r4, r0
 801421c:	a906      	add	r1, sp, #24
 801421e:	a80c      	add	r0, sp, #48	; 0x30
 8014220:	f003 f8ea 	bl	80173f8 <uxr_serialize_READ_DATA_Payload>
 8014224:	4620      	mov	r0, r4
 8014226:	b014      	add	sp, #80	; 0x50
 8014228:	bd10      	pop	{r4, pc}
 801422a:	bf00      	nop

0801422c <read_submessage_format>:
 801422c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014230:	b095      	sub	sp, #84	; 0x54
 8014232:	f8bd 7078 	ldrh.w	r7, [sp, #120]	; 0x78
 8014236:	b113      	cbz	r3, 801423e <read_submessage_format+0x12>
 8014238:	b015      	add	sp, #84	; 0x54
 801423a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801423e:	4606      	mov	r6, r0
 8014240:	981c      	ldr	r0, [sp, #112]	; 0x70
 8014242:	460c      	mov	r4, r1
 8014244:	4615      	mov	r5, r2
 8014246:	9004      	str	r0, [sp, #16]
 8014248:	4699      	mov	r9, r3
 801424a:	981d      	ldr	r0, [sp, #116]	; 0x74
 801424c:	f89d 8076 	ldrb.w	r8, [sp, #118]	; 0x76
 8014250:	9005      	str	r0, [sp, #20]
 8014252:	a80c      	add	r0, sp, #48	; 0x30
 8014254:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8014258:	1a52      	subs	r2, r2, r1
 801425a:	f7fb fac3 	bl	800f7e4 <ucdr_init_buffer>
 801425e:	a80c      	add	r0, sp, #48	; 0x30
 8014260:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8014264:	f7fb fa92 	bl	800f78c <ucdr_set_on_full_buffer_callback>
 8014268:	69e2      	ldr	r2, [r4, #28]
 801426a:	b19a      	cbz	r2, 8014294 <read_submessage_format+0x68>
 801426c:	f1b8 0f07 	cmp.w	r8, #7
 8014270:	f882 9014 	strb.w	r9, [r2, #20]
 8014274:	d040      	beq.n	80142f8 <read_submessage_format+0xcc>
 8014276:	f1b8 0f08 	cmp.w	r8, #8
 801427a:	d02e      	beq.n	80142da <read_submessage_format+0xae>
 801427c:	f1b8 0f06 	cmp.w	r8, #6
 8014280:	d011      	beq.n	80142a6 <read_submessage_format+0x7a>
 8014282:	2301      	movs	r3, #1
 8014284:	7513      	strb	r3, [r2, #20]
 8014286:	4629      	mov	r1, r5
 8014288:	4620      	mov	r0, r4
 801428a:	f7fb faff 	bl	800f88c <ucdr_advance_buffer>
 801428e:	b015      	add	sp, #84	; 0x54
 8014290:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014294:	f1b8 0f07 	cmp.w	r8, #7
 8014298:	d02e      	beq.n	80142f8 <read_submessage_format+0xcc>
 801429a:	f1b8 0f08 	cmp.w	r8, #8
 801429e:	d01c      	beq.n	80142da <read_submessage_format+0xae>
 80142a0:	f1b8 0f06 	cmp.w	r8, #6
 80142a4:	d1ef      	bne.n	8014286 <read_submessage_format+0x5a>
 80142a6:	f8d6 8088 	ldr.w	r8, [r6, #136]	; 0x88
 80142aa:	f1b8 0f00 	cmp.w	r8, #0
 80142ae:	d011      	beq.n	80142d4 <read_submessage_format+0xa8>
 80142b0:	ab0c      	add	r3, sp, #48	; 0x30
 80142b2:	9501      	str	r5, [sp, #4]
 80142b4:	463a      	mov	r2, r7
 80142b6:	4630      	mov	r0, r6
 80142b8:	9300      	str	r3, [sp, #0]
 80142ba:	2306      	movs	r3, #6
 80142bc:	f88d 3016 	strb.w	r3, [sp, #22]
 80142c0:	f8d6 308c 	ldr.w	r3, [r6, #140]	; 0x8c
 80142c4:	9302      	str	r3, [sp, #8]
 80142c6:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 80142ca:	47c0      	blx	r8
 80142cc:	2301      	movs	r3, #1
 80142ce:	69e2      	ldr	r2, [r4, #28]
 80142d0:	f886 30b4 	strb.w	r3, [r6, #180]	; 0xb4
 80142d4:	2a00      	cmp	r2, #0
 80142d6:	d1d4      	bne.n	8014282 <read_submessage_format+0x56>
 80142d8:	e7d5      	b.n	8014286 <read_submessage_format+0x5a>
 80142da:	f8d6 30a4 	ldr.w	r3, [r6, #164]	; 0xa4
 80142de:	2b00      	cmp	r3, #0
 80142e0:	d0f8      	beq.n	80142d4 <read_submessage_format+0xa8>
 80142e2:	a80c      	add	r0, sp, #48	; 0x30
 80142e4:	a906      	add	r1, sp, #24
 80142e6:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 80142ea:	f003 f951 	bl	8017590 <uxr_deserialize_SampleIdentity>
 80142ee:	b9a0      	cbnz	r0, 801431a <read_submessage_format+0xee>
 80142f0:	69e2      	ldr	r2, [r4, #28]
 80142f2:	2a00      	cmp	r2, #0
 80142f4:	d1c5      	bne.n	8014282 <read_submessage_format+0x56>
 80142f6:	e7c6      	b.n	8014286 <read_submessage_format+0x5a>
 80142f8:	f8d6 30ac 	ldr.w	r3, [r6, #172]	; 0xac
 80142fc:	b13b      	cbz	r3, 801430e <read_submessage_format+0xe2>
 80142fe:	a906      	add	r1, sp, #24
 8014300:	a80c      	add	r0, sp, #48	; 0x30
 8014302:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 8014306:	f002 fe17 	bl	8016f38 <uxr_deserialize_BaseObjectRequest>
 801430a:	bb60      	cbnz	r0, 8014366 <read_submessage_format+0x13a>
 801430c:	69e2      	ldr	r2, [r4, #28]
 801430e:	68a3      	ldr	r3, [r4, #8]
 8014310:	442b      	add	r3, r5
 8014312:	60a3      	str	r3, [r4, #8]
 8014314:	2a00      	cmp	r2, #0
 8014316:	d1b4      	bne.n	8014282 <read_submessage_format+0x56>
 8014318:	e7b5      	b.n	8014286 <read_submessage_format+0x5a>
 801431a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801431c:	a80c      	add	r0, sp, #48	; 0x30
 801431e:	eba8 0803 	sub.w	r8, r8, r3
 8014322:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 8014326:	44a8      	add	r8, r5
 8014328:	1a52      	subs	r2, r2, r1
 801432a:	f7fb fa5b 	bl	800f7e4 <ucdr_init_buffer>
 801432e:	a80c      	add	r0, sp, #48	; 0x30
 8014330:	fa1f f888 	uxth.w	r8, r8
 8014334:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8014338:	f7fb fa28 	bl	800f78c <ucdr_set_on_full_buffer_callback>
 801433c:	ab0c      	add	r3, sp, #48	; 0x30
 801433e:	2108      	movs	r1, #8
 8014340:	f8cd 8004 	str.w	r8, [sp, #4]
 8014344:	9300      	str	r3, [sp, #0]
 8014346:	463a      	mov	r2, r7
 8014348:	f88d 1016 	strb.w	r1, [sp, #22]
 801434c:	ab06      	add	r3, sp, #24
 801434e:	f8d6 10a8 	ldr.w	r1, [r6, #168]	; 0xa8
 8014352:	4630      	mov	r0, r6
 8014354:	9102      	str	r1, [sp, #8]
 8014356:	9905      	ldr	r1, [sp, #20]
 8014358:	f8d6 70a4 	ldr.w	r7, [r6, #164]	; 0xa4
 801435c:	47b8      	blx	r7
 801435e:	2301      	movs	r3, #1
 8014360:	f886 30b4 	strb.w	r3, [r6, #180]	; 0xb4
 8014364:	e7c4      	b.n	80142f0 <read_submessage_format+0xc4>
 8014366:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 801436a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801436c:	a80c      	add	r0, sp, #48	; 0x30
 801436e:	1a52      	subs	r2, r2, r1
 8014370:	eba8 0803 	sub.w	r8, r8, r3
 8014374:	f7fb fa36 	bl	800f7e4 <ucdr_init_buffer>
 8014378:	a80c      	add	r0, sp, #48	; 0x30
 801437a:	44a8      	add	r8, r5
 801437c:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8014380:	f7fb fa04 	bl	800f78c <ucdr_set_on_full_buffer_callback>
 8014384:	ab0c      	add	r3, sp, #48	; 0x30
 8014386:	f89d 1018 	ldrb.w	r1, [sp, #24]
 801438a:	fa1f f888 	uxth.w	r8, r8
 801438e:	9300      	str	r3, [sp, #0]
 8014390:	463a      	mov	r2, r7
 8014392:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8014396:	4630      	mov	r0, r6
 8014398:	f8cd 8004 	str.w	r8, [sp, #4]
 801439c:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 80143a0:	2107      	movs	r1, #7
 80143a2:	f88d 1016 	strb.w	r1, [sp, #22]
 80143a6:	b29b      	uxth	r3, r3
 80143a8:	f8d6 10b0 	ldr.w	r1, [r6, #176]	; 0xb0
 80143ac:	9102      	str	r1, [sp, #8]
 80143ae:	9905      	ldr	r1, [sp, #20]
 80143b0:	f8d6 70ac 	ldr.w	r7, [r6, #172]	; 0xac
 80143b4:	47b8      	blx	r7
 80143b6:	2301      	movs	r3, #1
 80143b8:	f886 30b4 	strb.w	r3, [r6, #180]	; 0xb4
 80143bc:	e7a6      	b.n	801430c <read_submessage_format+0xe0>
 80143be:	bf00      	nop

080143c0 <on_get_fragmentation_info>:
 80143c0:	b500      	push	{lr}
 80143c2:	b08b      	sub	sp, #44	; 0x2c
 80143c4:	4601      	mov	r1, r0
 80143c6:	2204      	movs	r2, #4
 80143c8:	a802      	add	r0, sp, #8
 80143ca:	f7fb fa0b 	bl	800f7e4 <ucdr_init_buffer>
 80143ce:	f10d 0305 	add.w	r3, sp, #5
 80143d2:	f10d 0206 	add.w	r2, sp, #6
 80143d6:	a901      	add	r1, sp, #4
 80143d8:	a802      	add	r0, sp, #8
 80143da:	f001 fe5f 	bl	801609c <uxr_read_submessage_header>
 80143de:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80143e2:	2b0d      	cmp	r3, #13
 80143e4:	d003      	beq.n	80143ee <on_get_fragmentation_info+0x2e>
 80143e6:	2000      	movs	r0, #0
 80143e8:	b00b      	add	sp, #44	; 0x2c
 80143ea:	f85d fb04 	ldr.w	pc, [sp], #4
 80143ee:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80143f2:	f013 0f02 	tst.w	r3, #2
 80143f6:	bf14      	ite	ne
 80143f8:	2002      	movne	r0, #2
 80143fa:	2001      	moveq	r0, #1
 80143fc:	b00b      	add	sp, #44	; 0x2c
 80143fe:	f85d fb04 	ldr.w	pc, [sp], #4
 8014402:	bf00      	nop

08014404 <read_submessage_get_info>:
 8014404:	b570      	push	{r4, r5, r6, lr}
 8014406:	2500      	movs	r5, #0
 8014408:	f5ad 7d34 	sub.w	sp, sp, #720	; 0x2d0
 801440c:	460e      	mov	r6, r1
 801440e:	4604      	mov	r4, r0
 8014410:	f44f 7224 	mov.w	r2, #656	; 0x290
 8014414:	4629      	mov	r1, r5
 8014416:	a810      	add	r0, sp, #64	; 0x40
 8014418:	9503      	str	r5, [sp, #12]
 801441a:	9504      	str	r5, [sp, #16]
 801441c:	f008 f896 	bl	801c54c <memset>
 8014420:	a903      	add	r1, sp, #12
 8014422:	4630      	mov	r0, r6
 8014424:	f002 ff28 	bl	8017278 <uxr_deserialize_GET_INFO_Payload>
 8014428:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 801442c:	4620      	mov	r0, r4
 801442e:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 8014432:	f001 f825 	bl	8015480 <uxr_session_header_offset>
 8014436:	462b      	mov	r3, r5
 8014438:	220c      	movs	r2, #12
 801443a:	a905      	add	r1, sp, #20
 801443c:	9000      	str	r0, [sp, #0]
 801443e:	a808      	add	r0, sp, #32
 8014440:	f7fb f9be 	bl	800f7c0 <ucdr_init_buffer_origin_offset>
 8014444:	a910      	add	r1, sp, #64	; 0x40
 8014446:	a808      	add	r0, sp, #32
 8014448:	f002 ff8a 	bl	8017360 <uxr_serialize_INFO_Payload>
 801444c:	9b08      	ldr	r3, [sp, #32]
 801444e:	462a      	mov	r2, r5
 8014450:	4629      	mov	r1, r5
 8014452:	4620      	mov	r0, r4
 8014454:	f000 ffc0 	bl	80153d8 <uxr_stamp_session_header>
 8014458:	a808      	add	r0, sp, #32
 801445a:	f7fb f9f1 	bl	800f840 <ucdr_buffer_length>
 801445e:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8014460:	4602      	mov	r2, r0
 8014462:	a905      	add	r1, sp, #20
 8014464:	e9d3 0400 	ldrd	r0, r4, [r3]
 8014468:	47a0      	blx	r4
 801446a:	f50d 7d34 	add.w	sp, sp, #720	; 0x2d0
 801446e:	bd70      	pop	{r4, r5, r6, pc}

08014470 <write_submessage_acknack.isra.0>:
 8014470:	b570      	push	{r4, r5, r6, lr}
 8014472:	b092      	sub	sp, #72	; 0x48
 8014474:	4605      	mov	r5, r0
 8014476:	460e      	mov	r6, r1
 8014478:	4614      	mov	r4, r2
 801447a:	f001 f801 	bl	8015480 <uxr_session_header_offset>
 801447e:	a905      	add	r1, sp, #20
 8014480:	9000      	str	r0, [sp, #0]
 8014482:	2300      	movs	r3, #0
 8014484:	a80a      	add	r0, sp, #40	; 0x28
 8014486:	2211      	movs	r2, #17
 8014488:	f7fb f99a 	bl	800f7c0 <ucdr_init_buffer_origin_offset>
 801448c:	2218      	movs	r2, #24
 801448e:	2300      	movs	r3, #0
 8014490:	210a      	movs	r1, #10
 8014492:	fb02 5404 	mla	r4, r2, r4, r5
 8014496:	a80a      	add	r0, sp, #40	; 0x28
 8014498:	2205      	movs	r2, #5
 801449a:	3450      	adds	r4, #80	; 0x50
 801449c:	f001 fde4 	bl	8016068 <uxr_buffer_submessage_header>
 80144a0:	a903      	add	r1, sp, #12
 80144a2:	4620      	mov	r0, r4
 80144a4:	f006 fc84 	bl	801adb0 <uxr_compute_acknack>
 80144a8:	ba40      	rev16	r0, r0
 80144aa:	a903      	add	r1, sp, #12
 80144ac:	f88d 6010 	strb.w	r6, [sp, #16]
 80144b0:	f8ad 000e 	strh.w	r0, [sp, #14]
 80144b4:	a80a      	add	r0, sp, #40	; 0x28
 80144b6:	f002 ffc5 	bl	8017444 <uxr_serialize_ACKNACK_Payload>
 80144ba:	2200      	movs	r2, #0
 80144bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80144be:	4628      	mov	r0, r5
 80144c0:	4611      	mov	r1, r2
 80144c2:	f000 ff89 	bl	80153d8 <uxr_stamp_session_header>
 80144c6:	a80a      	add	r0, sp, #40	; 0x28
 80144c8:	f7fb f9ba 	bl	800f840 <ucdr_buffer_length>
 80144cc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80144ce:	4602      	mov	r2, r0
 80144d0:	a905      	add	r1, sp, #20
 80144d2:	e9d3 0400 	ldrd	r0, r4, [r3]
 80144d6:	47a0      	blx	r4
 80144d8:	b012      	add	sp, #72	; 0x48
 80144da:	bd70      	pop	{r4, r5, r6, pc}
 80144dc:	0000      	movs	r0, r0
	...

080144e0 <uxr_init_session>:
 80144e0:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8014518 <uxr_init_session+0x38>
 80144e4:	2300      	movs	r3, #0
 80144e6:	b510      	push	{r4, lr}
 80144e8:	4604      	mov	r4, r0
 80144ea:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
 80144ee:	e9c0 131c 	strd	r1, r3, [r0, #112]	; 0x70
 80144f2:	e9c0 331e 	strd	r3, r3, [r0, #120]	; 0x78
 80144f6:	e9c0 3320 	strd	r3, r3, [r0, #128]	; 0x80
 80144fa:	e9c0 3322 	strd	r3, r3, [r0, #136]	; 0x88
 80144fe:	e9c0 3324 	strd	r3, r3, [r0, #144]	; 0x90
 8014502:	ed80 7b26 	vstr	d7, [r0, #152]	; 0x98
 8014506:	2181      	movs	r1, #129	; 0x81
 8014508:	f000 feca 	bl	80152a0 <uxr_init_session_info>
 801450c:	f104 0008 	add.w	r0, r4, #8
 8014510:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014514:	f001 bcc4 	b.w	8015ea0 <uxr_init_stream_storage>
	...

08014520 <uxr_set_status_callback>:
 8014520:	e9c0 1220 	strd	r1, r2, [r0, #128]	; 0x80
 8014524:	4770      	bx	lr
 8014526:	bf00      	nop

08014528 <uxr_set_topic_callback>:
 8014528:	e9c0 1222 	strd	r1, r2, [r0, #136]	; 0x88
 801452c:	4770      	bx	lr
 801452e:	bf00      	nop

08014530 <uxr_set_request_callback>:
 8014530:	e9c0 1229 	strd	r1, r2, [r0, #164]	; 0xa4
 8014534:	4770      	bx	lr
 8014536:	bf00      	nop

08014538 <uxr_set_reply_callback>:
 8014538:	e9c0 122b 	strd	r1, r2, [r0, #172]	; 0xac
 801453c:	4770      	bx	lr
 801453e:	bf00      	nop

08014540 <uxr_create_output_best_effort_stream>:
 8014540:	b510      	push	{r4, lr}
 8014542:	4604      	mov	r4, r0
 8014544:	b084      	sub	sp, #16
 8014546:	e9cd 2100 	strd	r2, r1, [sp]
 801454a:	f000 ff99 	bl	8015480 <uxr_session_header_offset>
 801454e:	4603      	mov	r3, r0
 8014550:	f104 0008 	add.w	r0, r4, #8
 8014554:	e9dd 2100 	ldrd	r2, r1, [sp]
 8014558:	b004      	add	sp, #16
 801455a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801455e:	f001 bce5 	b.w	8015f2c <uxr_add_output_best_effort_buffer>
 8014562:	bf00      	nop

08014564 <uxr_create_output_reliable_stream>:
 8014564:	b530      	push	{r4, r5, lr}
 8014566:	b089      	sub	sp, #36	; 0x24
 8014568:	4604      	mov	r4, r0
 801456a:	e9cd 2104 	strd	r2, r1, [sp, #16]
 801456e:	9303      	str	r3, [sp, #12]
 8014570:	f000 ff86 	bl	8015480 <uxr_session_header_offset>
 8014574:	4605      	mov	r5, r0
 8014576:	9905      	ldr	r1, [sp, #20]
 8014578:	f104 0008 	add.w	r0, r4, #8
 801457c:	9500      	str	r5, [sp, #0]
 801457e:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8014582:	f001 fce7 	bl	8015f54 <uxr_add_output_reliable_buffer>
 8014586:	2200      	movs	r2, #0
 8014588:	fa5f fc80 	uxtb.w	ip, r0
 801458c:	f3c0 2407 	ubfx	r4, r0, #8, #8
 8014590:	f3c0 4107 	ubfx	r1, r0, #16, #8
 8014594:	0e03      	lsrs	r3, r0, #24
 8014596:	f36c 0207 	bfi	r2, ip, #0, #8
 801459a:	f364 220f 	bfi	r2, r4, #8, #8
 801459e:	f361 4217 	bfi	r2, r1, #16, #8
 80145a2:	f363 621f 	bfi	r2, r3, #24, #8
 80145a6:	4610      	mov	r0, r2
 80145a8:	b009      	add	sp, #36	; 0x24
 80145aa:	bd30      	pop	{r4, r5, pc}

080145ac <uxr_create_input_best_effort_stream>:
 80145ac:	b082      	sub	sp, #8
 80145ae:	3008      	adds	r0, #8
 80145b0:	b002      	add	sp, #8
 80145b2:	f001 bce9 	b.w	8015f88 <uxr_add_input_best_effort_buffer>
 80145b6:	bf00      	nop

080145b8 <uxr_create_input_reliable_stream>:
 80145b8:	b510      	push	{r4, lr}
 80145ba:	4c0c      	ldr	r4, [pc, #48]	; (80145ec <uxr_create_input_reliable_stream+0x34>)
 80145bc:	b084      	sub	sp, #16
 80145be:	3008      	adds	r0, #8
 80145c0:	9400      	str	r4, [sp, #0]
 80145c2:	f001 fcf7 	bl	8015fb4 <uxr_add_input_reliable_buffer>
 80145c6:	2200      	movs	r2, #0
 80145c8:	fa5f fe80 	uxtb.w	lr, r0
 80145cc:	f3c0 2c07 	ubfx	ip, r0, #8, #8
 80145d0:	f3c0 4107 	ubfx	r1, r0, #16, #8
 80145d4:	0e03      	lsrs	r3, r0, #24
 80145d6:	f36e 0207 	bfi	r2, lr, #0, #8
 80145da:	f36c 220f 	bfi	r2, ip, #8, #8
 80145de:	f361 4217 	bfi	r2, r1, #16, #8
 80145e2:	f363 621f 	bfi	r2, r3, #24, #8
 80145e6:	4610      	mov	r0, r2
 80145e8:	b004      	add	sp, #16
 80145ea:	bd10      	pop	{r4, pc}
 80145ec:	080143c1 	.word	0x080143c1

080145f0 <uxr_epoch_nanos>:
 80145f0:	b510      	push	{r4, lr}
 80145f2:	4604      	mov	r4, r0
 80145f4:	f001 fd9a 	bl	801612c <uxr_nanos>
 80145f8:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	; 0x98
 80145fc:	1ac0      	subs	r0, r0, r3
 80145fe:	eb61 0102 	sbc.w	r1, r1, r2
 8014602:	bd10      	pop	{r4, pc}

08014604 <uxr_flash_output_streams>:
 8014604:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014608:	7e03      	ldrb	r3, [r0, #24]
 801460a:	b084      	sub	sp, #16
 801460c:	4604      	mov	r4, r0
 801460e:	b1fb      	cbz	r3, 8014650 <uxr_flash_output_streams+0x4c>
 8014610:	f04f 0900 	mov.w	r9, #0
 8014614:	f10d 0802 	add.w	r8, sp, #2
 8014618:	af03      	add	r7, sp, #12
 801461a:	ae02      	add	r6, sp, #8
 801461c:	4648      	mov	r0, r9
 801461e:	2201      	movs	r2, #1
 8014620:	eb04 1500 	add.w	r5, r4, r0, lsl #4
 8014624:	4611      	mov	r1, r2
 8014626:	3508      	adds	r5, #8
 8014628:	f001 fbe0 	bl	8015dec <uxr_stream_id>
 801462c:	4684      	mov	ip, r0
 801462e:	4643      	mov	r3, r8
 8014630:	463a      	mov	r2, r7
 8014632:	4631      	mov	r1, r6
 8014634:	4628      	mov	r0, r5
 8014636:	f8cd c004 	str.w	ip, [sp, #4]
 801463a:	f006 fc43 	bl	801aec4 <uxr_prepare_best_effort_buffer_to_send>
 801463e:	2800      	cmp	r0, #0
 8014640:	d13d      	bne.n	80146be <uxr_flash_output_streams+0xba>
 8014642:	f109 0901 	add.w	r9, r9, #1
 8014646:	7e23      	ldrb	r3, [r4, #24]
 8014648:	fa5f f089 	uxtb.w	r0, r9
 801464c:	4283      	cmp	r3, r0
 801464e:	d8e6      	bhi.n	801461e <uxr_flash_output_streams+0x1a>
 8014650:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 8014654:	b383      	cbz	r3, 80146b8 <uxr_flash_output_streams+0xb4>
 8014656:	f04f 0900 	mov.w	r9, #0
 801465a:	f10d 0802 	add.w	r8, sp, #2
 801465e:	af03      	add	r7, sp, #12
 8014660:	ae02      	add	r6, sp, #8
 8014662:	4648      	mov	r0, r9
 8014664:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 8014668:	2201      	movs	r2, #1
 801466a:	2102      	movs	r1, #2
 801466c:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8014670:	f001 fbbc 	bl	8015dec <uxr_stream_id>
 8014674:	9001      	str	r0, [sp, #4]
 8014676:	3520      	adds	r5, #32
 8014678:	e00c      	b.n	8014694 <uxr_flash_output_streams+0x90>
 801467a:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 801467e:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8014682:	9b02      	ldr	r3, [sp, #8]
 8014684:	f000 fea8 	bl	80153d8 <uxr_stamp_session_header>
 8014688:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801468a:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 801468e:	e9d3 0a00 	ldrd	r0, sl, [r3]
 8014692:	47d0      	blx	sl
 8014694:	4643      	mov	r3, r8
 8014696:	463a      	mov	r2, r7
 8014698:	4631      	mov	r1, r6
 801469a:	4628      	mov	r0, r5
 801469c:	f006 fe34 	bl	801b308 <uxr_prepare_next_reliable_buffer_to_send>
 80146a0:	4603      	mov	r3, r0
 80146a2:	4620      	mov	r0, r4
 80146a4:	2b00      	cmp	r3, #0
 80146a6:	d1e8      	bne.n	801467a <uxr_flash_output_streams+0x76>
 80146a8:	f109 0901 	add.w	r9, r9, #1
 80146ac:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 80146b0:	fa5f f089 	uxtb.w	r0, r9
 80146b4:	4283      	cmp	r3, r0
 80146b6:	d8d5      	bhi.n	8014664 <uxr_flash_output_streams+0x60>
 80146b8:	b004      	add	sp, #16
 80146ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80146be:	9b02      	ldr	r3, [sp, #8]
 80146c0:	4620      	mov	r0, r4
 80146c2:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 80146c6:	f109 0901 	add.w	r9, r9, #1
 80146ca:	f89d 1004 	ldrb.w	r1, [sp, #4]
 80146ce:	f000 fe83 	bl	80153d8 <uxr_stamp_session_header>
 80146d2:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80146d4:	9a03      	ldr	r2, [sp, #12]
 80146d6:	685d      	ldr	r5, [r3, #4]
 80146d8:	6818      	ldr	r0, [r3, #0]
 80146da:	9902      	ldr	r1, [sp, #8]
 80146dc:	47a8      	blx	r5
 80146de:	7e23      	ldrb	r3, [r4, #24]
 80146e0:	fa5f f089 	uxtb.w	r0, r9
 80146e4:	4283      	cmp	r3, r0
 80146e6:	d89a      	bhi.n	801461e <uxr_flash_output_streams+0x1a>
 80146e8:	e7b2      	b.n	8014650 <uxr_flash_output_streams+0x4c>
 80146ea:	bf00      	nop

080146ec <read_submessage_info>:
 80146ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80146f0:	460d      	mov	r5, r1
 80146f2:	f5ad 7d24 	sub.w	sp, sp, #656	; 0x290
 80146f6:	4606      	mov	r6, r0
 80146f8:	4669      	mov	r1, sp
 80146fa:	4628      	mov	r0, r5
 80146fc:	f002 fcce 	bl	801709c <uxr_deserialize_BaseObjectReply>
 8014700:	4604      	mov	r4, r0
 8014702:	a902      	add	r1, sp, #8
 8014704:	4628      	mov	r0, r5
 8014706:	f89d 7005 	ldrb.w	r7, [sp, #5]
 801470a:	f7f9 fd7b 	bl	800e204 <ucdr_deserialize_bool>
 801470e:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8014712:	4004      	ands	r4, r0
 8014714:	b2e4      	uxtb	r4, r4
 8014716:	b95b      	cbnz	r3, 8014730 <read_submessage_info+0x44>
 8014718:	a987      	add	r1, sp, #540	; 0x21c
 801471a:	4628      	mov	r0, r5
 801471c:	f7f9 fd72 	bl	800e204 <ucdr_deserialize_bool>
 8014720:	f89d 321c 	ldrb.w	r3, [sp, #540]	; 0x21c
 8014724:	4680      	mov	r8, r0
 8014726:	b94b      	cbnz	r3, 801473c <read_submessage_info+0x50>
 8014728:	f50d 7d24 	add.w	sp, sp, #656	; 0x290
 801472c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014730:	a903      	add	r1, sp, #12
 8014732:	4628      	mov	r0, r5
 8014734:	f002 fb5e 	bl	8016df4 <uxr_deserialize_ObjectVariant>
 8014738:	4004      	ands	r4, r0
 801473a:	e7ed      	b.n	8014718 <read_submessage_info+0x2c>
 801473c:	a988      	add	r1, sp, #544	; 0x220
 801473e:	4628      	mov	r0, r5
 8014740:	f7f9 fd8e 	bl	800e260 <ucdr_deserialize_uint8_t>
 8014744:	ea14 0f08 	tst.w	r4, r8
 8014748:	d0ee      	beq.n	8014728 <read_submessage_info+0x3c>
 801474a:	2800      	cmp	r0, #0
 801474c:	d0ec      	beq.n	8014728 <read_submessage_info+0x3c>
 801474e:	f89d 3220 	ldrb.w	r3, [sp, #544]	; 0x220
 8014752:	2b0d      	cmp	r3, #13
 8014754:	d1e8      	bne.n	8014728 <read_submessage_info+0x3c>
 8014756:	a98a      	add	r1, sp, #552	; 0x228
 8014758:	4628      	mov	r0, r5
 801475a:	f7fa fb27 	bl	800edac <ucdr_deserialize_int16_t>
 801475e:	b138      	cbz	r0, 8014770 <read_submessage_info+0x84>
 8014760:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	; 0x228
 8014764:	2b00      	cmp	r3, #0
 8014766:	dd06      	ble.n	8014776 <read_submessage_info+0x8a>
 8014768:	2f00      	cmp	r7, #0
 801476a:	bf14      	ite	ne
 801476c:	2001      	movne	r0, #1
 801476e:	2002      	moveq	r0, #2
 8014770:	f886 00b5 	strb.w	r0, [r6, #181]	; 0xb5
 8014774:	e7d8      	b.n	8014728 <read_submessage_info+0x3c>
 8014776:	2000      	movs	r0, #0
 8014778:	e7fa      	b.n	8014770 <read_submessage_info+0x84>
 801477a:	bf00      	nop

0801477c <read_submessage_list>:
 801477c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014780:	4604      	mov	r4, r0
 8014782:	b097      	sub	sp, #92	; 0x5c
 8014784:	460d      	mov	r5, r1
 8014786:	4ec1      	ldr	r6, [pc, #772]	; (8014a8c <read_submessage_list+0x310>)
 8014788:	9209      	str	r2, [sp, #36]	; 0x24
 801478a:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
 801478e:	aa0c      	add	r2, sp, #48	; 0x30
 8014790:	f10d 012e 	add.w	r1, sp, #46	; 0x2e
 8014794:	4628      	mov	r0, r5
 8014796:	f001 fc81 	bl	801609c <uxr_read_submessage_header>
 801479a:	2800      	cmp	r0, #0
 801479c:	f000 8142 	beq.w	8014a24 <read_submessage_list+0x2a8>
 80147a0:	f89d 302e 	ldrb.w	r3, [sp, #46]	; 0x2e
 80147a4:	f89d 2026 	ldrb.w	r2, [sp, #38]	; 0x26
 80147a8:	3b02      	subs	r3, #2
 80147aa:	2b0d      	cmp	r3, #13
 80147ac:	d8ed      	bhi.n	801478a <read_submessage_list+0xe>
 80147ae:	a101      	add	r1, pc, #4	; (adr r1, 80147b4 <read_submessage_list+0x38>)
 80147b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80147b4:	08014a1b 	.word	0x08014a1b
 80147b8:	0801478b 	.word	0x0801478b
 80147bc:	08014a0b 	.word	0x08014a0b
 80147c0:	080149a9 	.word	0x080149a9
 80147c4:	0801499f 	.word	0x0801499f
 80147c8:	0801478b 	.word	0x0801478b
 80147cc:	0801478b 	.word	0x0801478b
 80147d0:	080148f5 	.word	0x080148f5
 80147d4:	08014887 	.word	0x08014887
 80147d8:	08014847 	.word	0x08014847
 80147dc:	0801478b 	.word	0x0801478b
 80147e0:	0801478b 	.word	0x0801478b
 80147e4:	0801478b 	.word	0x0801478b
 80147e8:	080147ed 	.word	0x080147ed
 80147ec:	a910      	add	r1, sp, #64	; 0x40
 80147ee:	4628      	mov	r0, r5
 80147f0:	f002 fe7c 	bl	80174ec <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 80147f4:	f8d4 8090 	ldr.w	r8, [r4, #144]	; 0x90
 80147f8:	f1b8 0f00 	cmp.w	r8, #0
 80147fc:	f000 811a 	beq.w	8014a34 <read_submessage_list+0x2b8>
 8014800:	f001 fc94 	bl	801612c <uxr_nanos>
 8014804:	4602      	mov	r2, r0
 8014806:	460b      	mov	r3, r1
 8014808:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 801480c:	2100      	movs	r1, #0
 801480e:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8014810:	9006      	str	r0, [sp, #24]
 8014812:	468c      	mov	ip, r1
 8014814:	9815      	ldr	r0, [sp, #84]	; 0x54
 8014816:	fbc7 0c06 	smlal	r0, ip, r7, r6
 801481a:	9f10      	ldr	r7, [sp, #64]	; 0x40
 801481c:	e9cd 0c04 	strd	r0, ip, [sp, #16]
 8014820:	468c      	mov	ip, r1
 8014822:	9811      	ldr	r0, [sp, #68]	; 0x44
 8014824:	fbc7 0c06 	smlal	r0, ip, r7, r6
 8014828:	e9cd 0c02 	strd	r0, ip, [sp, #8]
 801482c:	e9dd 7012 	ldrd	r7, r0, [sp, #72]	; 0x48
 8014830:	fbc7 0106 	smlal	r0, r1, r7, r6
 8014834:	e9cd 0100 	strd	r0, r1, [sp]
 8014838:	4620      	mov	r0, r4
 801483a:	47c0      	blx	r8
 801483c:	f04f 0301 	mov.w	r3, #1
 8014840:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
 8014844:	e7a1      	b.n	801478a <read_submessage_list+0xe>
 8014846:	a910      	add	r1, sp, #64	; 0x40
 8014848:	4628      	mov	r0, r5
 801484a:	f002 fe3b 	bl	80174c4 <uxr_deserialize_HEARTBEAT_Payload>
 801484e:	2100      	movs	r1, #0
 8014850:	f89d 0044 	ldrb.w	r0, [sp, #68]	; 0x44
 8014854:	f001 faf8 	bl	8015e48 <uxr_stream_id_from_raw>
 8014858:	f3c0 2807 	ubfx	r8, r0, #8, #8
 801485c:	900f      	str	r0, [sp, #60]	; 0x3c
 801485e:	f104 0008 	add.w	r0, r4, #8
 8014862:	4641      	mov	r1, r8
 8014864:	f001 fbde 	bl	8016024 <uxr_get_input_reliable_stream>
 8014868:	2800      	cmp	r0, #0
 801486a:	d08e      	beq.n	801478a <read_submessage_list+0xe>
 801486c:	f8bd 1040 	ldrh.w	r1, [sp, #64]	; 0x40
 8014870:	f8bd 2042 	ldrh.w	r2, [sp, #66]	; 0x42
 8014874:	f006 fa90 	bl	801ad98 <uxr_process_heartbeat>
 8014878:	4642      	mov	r2, r8
 801487a:	f89d 103c 	ldrb.w	r1, [sp, #60]	; 0x3c
 801487e:	4620      	mov	r0, r4
 8014880:	f7ff fdf6 	bl	8014470 <write_submessage_acknack.isra.0>
 8014884:	e781      	b.n	801478a <read_submessage_list+0xe>
 8014886:	a910      	add	r1, sp, #64	; 0x40
 8014888:	4628      	mov	r0, r5
 801488a:	f002 fdf3 	bl	8017474 <uxr_deserialize_ACKNACK_Payload>
 801488e:	2100      	movs	r1, #0
 8014890:	f89d 0044 	ldrb.w	r0, [sp, #68]	; 0x44
 8014894:	f001 fad8 	bl	8015e48 <uxr_stream_id_from_raw>
 8014898:	f3c0 2107 	ubfx	r1, r0, #8, #8
 801489c:	900d      	str	r0, [sp, #52]	; 0x34
 801489e:	f104 0008 	add.w	r0, r4, #8
 80148a2:	f001 fba9 	bl	8015ff8 <uxr_get_output_reliable_stream>
 80148a6:	4680      	mov	r8, r0
 80148a8:	2800      	cmp	r0, #0
 80148aa:	f43f af6e 	beq.w	801478a <read_submessage_list+0xe>
 80148ae:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
 80148b2:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
 80148b6:	f89d 1043 	ldrb.w	r1, [sp, #67]	; 0x43
 80148ba:	f8bd 2040 	ldrh.w	r2, [sp, #64]	; 0x40
 80148be:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 80148c2:	b289      	uxth	r1, r1
 80148c4:	f006 fdc8 	bl	801b458 <uxr_process_acknack>
 80148c8:	4640      	mov	r0, r8
 80148ca:	f006 fd89 	bl	801b3e0 <uxr_begin_output_nack_buffer_it>
 80148ce:	f8ad 0032 	strh.w	r0, [sp, #50]	; 0x32
 80148d2:	e005      	b.n	80148e0 <read_submessage_list+0x164>
 80148d4:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80148d6:	e9dd 120e 	ldrd	r1, r2, [sp, #56]	; 0x38
 80148da:	e9d3 0900 	ldrd	r0, r9, [r3]
 80148de:	47c8      	blx	r9
 80148e0:	f10d 0332 	add.w	r3, sp, #50	; 0x32
 80148e4:	aa0f      	add	r2, sp, #60	; 0x3c
 80148e6:	4651      	mov	r1, sl
 80148e8:	4640      	mov	r0, r8
 80148ea:	f006 fd7b 	bl	801b3e4 <uxr_next_reliable_nack_buffer_to_send>
 80148ee:	2800      	cmp	r0, #0
 80148f0:	d1f0      	bne.n	80148d4 <read_submessage_list+0x158>
 80148f2:	e74a      	b.n	801478a <read_submessage_list+0xe>
 80148f4:	f89d 3025 	ldrb.w	r3, [sp, #37]	; 0x25
 80148f8:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
 80148fc:	f8bd 8030 	ldrh.w	r8, [sp, #48]	; 0x30
 8014900:	4628      	mov	r0, r5
 8014902:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
 8014906:	4651      	mov	r1, sl
 8014908:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
 801490c:	f1a8 0804 	sub.w	r8, r8, #4
 8014910:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
 8014914:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
 8014918:	fa1f f888 	uxth.w	r8, r8
 801491c:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 8014920:	f009 090e 	and.w	r9, r9, #14
 8014924:	f88d 2036 	strb.w	r2, [sp, #54]	; 0x36
 8014928:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
 801492c:	f002 fb04 	bl	8016f38 <uxr_deserialize_BaseObjectRequest>
 8014930:	4650      	mov	r0, sl
 8014932:	a90f      	add	r1, sp, #60	; 0x3c
 8014934:	f10d 0232 	add.w	r2, sp, #50	; 0x32
 8014938:	f000 fdca 	bl	80154d0 <uxr_parse_base_object_request>
 801493c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801493e:	f8d4 b080 	ldr.w	fp, [r4, #128]	; 0x80
 8014942:	f8bd a032 	ldrh.w	sl, [sp, #50]	; 0x32
 8014946:	9110      	str	r1, [sp, #64]	; 0x40
 8014948:	f1bb 0f00 	cmp.w	fp, #0
 801494c:	d006      	beq.n	801495c <read_submessage_list+0x1e0>
 801494e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8014952:	4652      	mov	r2, sl
 8014954:	4620      	mov	r0, r4
 8014956:	9300      	str	r3, [sp, #0]
 8014958:	2300      	movs	r3, #0
 801495a:	47d8      	blx	fp
 801495c:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 801495e:	b182      	cbz	r2, 8014982 <read_submessage_list+0x206>
 8014960:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8014962:	f04f 0c00 	mov.w	ip, #0
 8014966:	3902      	subs	r1, #2
 8014968:	e003      	b.n	8014972 <read_submessage_list+0x1f6>
 801496a:	f10c 0c01 	add.w	ip, ip, #1
 801496e:	4594      	cmp	ip, r2
 8014970:	d007      	beq.n	8014982 <read_submessage_list+0x206>
 8014972:	f831 3f02 	ldrh.w	r3, [r1, #2]!
 8014976:	4553      	cmp	r3, sl
 8014978:	d1f7      	bne.n	801496a <read_submessage_list+0x1ee>
 801497a:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 801497c:	2200      	movs	r2, #0
 801497e:	f803 200c 	strb.w	r2, [r3, ip]
 8014982:	f8bd 1032 	ldrh.w	r1, [sp, #50]	; 0x32
 8014986:	464b      	mov	r3, r9
 8014988:	4642      	mov	r2, r8
 801498a:	4620      	mov	r0, r4
 801498c:	9102      	str	r1, [sp, #8]
 801498e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8014990:	9101      	str	r1, [sp, #4]
 8014992:	990d      	ldr	r1, [sp, #52]	; 0x34
 8014994:	9100      	str	r1, [sp, #0]
 8014996:	4629      	mov	r1, r5
 8014998:	f7ff fc48 	bl	801422c <read_submessage_format>
 801499c:	e6f5      	b.n	801478a <read_submessage_list+0xe>
 801499e:	4629      	mov	r1, r5
 80149a0:	4620      	mov	r0, r4
 80149a2:	f7ff fea3 	bl	80146ec <read_submessage_info>
 80149a6:	e6f0      	b.n	801478a <read_submessage_list+0xe>
 80149a8:	2a00      	cmp	r2, #0
 80149aa:	d03e      	beq.n	8014a2a <read_submessage_list+0x2ae>
 80149ac:	a910      	add	r1, sp, #64	; 0x40
 80149ae:	4628      	mov	r0, r5
 80149b0:	f002 fcb8 	bl	8017324 <uxr_deserialize_STATUS_Payload>
 80149b4:	a90e      	add	r1, sp, #56	; 0x38
 80149b6:	aa0d      	add	r2, sp, #52	; 0x34
 80149b8:	a810      	add	r0, sp, #64	; 0x40
 80149ba:	f000 fd89 	bl	80154d0 <uxr_parse_base_object_request>
 80149be:	990e      	ldr	r1, [sp, #56]	; 0x38
 80149c0:	f8d4 a080 	ldr.w	sl, [r4, #128]	; 0x80
 80149c4:	f89d 9044 	ldrb.w	r9, [sp, #68]	; 0x44
 80149c8:	f8bd 8034 	ldrh.w	r8, [sp, #52]	; 0x34
 80149cc:	910f      	str	r1, [sp, #60]	; 0x3c
 80149ce:	f1ba 0f00 	cmp.w	sl, #0
 80149d2:	d006      	beq.n	80149e2 <read_submessage_list+0x266>
 80149d4:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 80149d8:	4642      	mov	r2, r8
 80149da:	4620      	mov	r0, r4
 80149dc:	9300      	str	r3, [sp, #0]
 80149de:	464b      	mov	r3, r9
 80149e0:	47d0      	blx	sl
 80149e2:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 80149e4:	2a00      	cmp	r2, #0
 80149e6:	f43f aed0 	beq.w	801478a <read_submessage_list+0xe>
 80149ea:	6f60      	ldr	r0, [r4, #116]	; 0x74
 80149ec:	2100      	movs	r1, #0
 80149ee:	3802      	subs	r0, #2
 80149f0:	e003      	b.n	80149fa <read_submessage_list+0x27e>
 80149f2:	3101      	adds	r1, #1
 80149f4:	4291      	cmp	r1, r2
 80149f6:	f43f aec8 	beq.w	801478a <read_submessage_list+0xe>
 80149fa:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 80149fe:	4543      	cmp	r3, r8
 8014a00:	d1f7      	bne.n	80149f2 <read_submessage_list+0x276>
 8014a02:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8014a04:	f803 9001 	strb.w	r9, [r3, r1]
 8014a08:	e6bf      	b.n	801478a <read_submessage_list+0xe>
 8014a0a:	2a00      	cmp	r2, #0
 8014a0c:	f47f aebd 	bne.w	801478a <read_submessage_list+0xe>
 8014a10:	4629      	mov	r1, r5
 8014a12:	4620      	mov	r0, r4
 8014a14:	f000 fca0 	bl	8015358 <uxr_read_create_session_status>
 8014a18:	e6b7      	b.n	801478a <read_submessage_list+0xe>
 8014a1a:	4629      	mov	r1, r5
 8014a1c:	4620      	mov	r0, r4
 8014a1e:	f7ff fcf1 	bl	8014404 <read_submessage_get_info>
 8014a22:	e6b2      	b.n	801478a <read_submessage_list+0xe>
 8014a24:	b017      	add	sp, #92	; 0x5c
 8014a26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014a2a:	4629      	mov	r1, r5
 8014a2c:	4620      	mov	r0, r4
 8014a2e:	f000 fca1 	bl	8015374 <uxr_read_delete_session_status>
 8014a32:	e6aa      	b.n	801478a <read_submessage_list+0xe>
 8014a34:	f001 fb7a 	bl	801612c <uxr_nanos>
 8014a38:	4642      	mov	r2, r8
 8014a3a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8014a3c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014a3e:	fbc7 3206 	smlal	r3, r2, r7, r6
 8014a42:	1818      	adds	r0, r3, r0
 8014a44:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8014a46:	eb42 0101 	adc.w	r1, r2, r1
 8014a4a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8014a4c:	4642      	mov	r2, r8
 8014a4e:	fbc7 3206 	smlal	r3, r2, r7, r6
 8014a52:	469c      	mov	ip, r3
 8014a54:	e9dd 3710 	ldrd	r3, r7, [sp, #64]	; 0x40
 8014a58:	fbc3 7806 	smlal	r7, r8, r3, r6
 8014a5c:	4643      	mov	r3, r8
 8014a5e:	eb1c 0c07 	adds.w	ip, ip, r7
 8014a62:	eb42 0203 	adc.w	r2, r2, r3
 8014a66:	ebb0 030c 	subs.w	r3, r0, ip
 8014a6a:	eb61 0202 	sbc.w	r2, r1, r2
 8014a6e:	2a00      	cmp	r2, #0
 8014a70:	db08      	blt.n	8014a84 <read_submessage_list+0x308>
 8014a72:	085b      	lsrs	r3, r3, #1
 8014a74:	ea43 73c2 	orr.w	r3, r3, r2, lsl #31
 8014a78:	1052      	asrs	r2, r2, #1
 8014a7a:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
 8014a7e:	f8c4 209c 	str.w	r2, [r4, #156]	; 0x9c
 8014a82:	e6db      	b.n	801483c <read_submessage_list+0xc0>
 8014a84:	3301      	adds	r3, #1
 8014a86:	f142 0200 	adc.w	r2, r2, #0
 8014a8a:	e7f2      	b.n	8014a72 <read_submessage_list+0x2f6>
 8014a8c:	3b9aca00 	.word	0x3b9aca00

08014a90 <listen_message_reliably>:
 8014a90:	1e0b      	subs	r3, r1, #0
 8014a92:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014a96:	bfb8      	it	lt
 8014a98:	f06f 4300 	mvnlt.w	r3, #2147483648	; 0x80000000
 8014a9c:	b09d      	sub	sp, #116	; 0x74
 8014a9e:	4680      	mov	r8, r0
 8014aa0:	9305      	str	r3, [sp, #20]
 8014aa2:	f001 fb27 	bl	80160f4 <uxr_millis>
 8014aa6:	f898 2048 	ldrb.w	r2, [r8, #72]	; 0x48
 8014aaa:	4681      	mov	r9, r0
 8014aac:	2a00      	cmp	r2, #0
 8014aae:	f000 809a 	beq.w	8014be6 <listen_message_reliably+0x156>
 8014ab2:	2600      	movs	r6, #0
 8014ab4:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8014ab8:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 8014abc:	460f      	mov	r7, r1
 8014abe:	4630      	mov	r0, r6
 8014ac0:	9303      	str	r3, [sp, #12]
 8014ac2:	e00e      	b.n	8014ae2 <listen_message_reliably+0x52>
 8014ac4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8014ac6:	3601      	adds	r6, #1
 8014ac8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014aca:	455a      	cmp	r2, fp
 8014acc:	9903      	ldr	r1, [sp, #12]
 8014ace:	b2f0      	uxtb	r0, r6
 8014ad0:	eb73 0101 	sbcs.w	r1, r3, r1
 8014ad4:	da01      	bge.n	8014ada <listen_message_reliably+0x4a>
 8014ad6:	4693      	mov	fp, r2
 8014ad8:	9303      	str	r3, [sp, #12]
 8014ada:	f898 3048 	ldrb.w	r3, [r8, #72]	; 0x48
 8014ade:	4283      	cmp	r3, r0
 8014ae0:	d95f      	bls.n	8014ba2 <listen_message_reliably+0x112>
 8014ae2:	eb00 0480 	add.w	r4, r0, r0, lsl #2
 8014ae6:	2102      	movs	r1, #2
 8014ae8:	2201      	movs	r2, #1
 8014aea:	00e4      	lsls	r4, r4, #3
 8014aec:	f001 f97e 	bl	8015dec <uxr_stream_id>
 8014af0:	4601      	mov	r1, r0
 8014af2:	f104 0520 	add.w	r5, r4, #32
 8014af6:	463b      	mov	r3, r7
 8014af8:	464a      	mov	r2, r9
 8014afa:	9109      	str	r1, [sp, #36]	; 0x24
 8014afc:	4445      	add	r5, r8
 8014afe:	4628      	mov	r0, r5
 8014b00:	f006 fc42 	bl	801b388 <uxr_update_output_stream_heartbeat_timestamp>
 8014b04:	eb08 0304 	add.w	r3, r8, r4
 8014b08:	2800      	cmp	r0, #0
 8014b0a:	d0db      	beq.n	8014ac4 <listen_message_reliably+0x34>
 8014b0c:	f89d 5025 	ldrb.w	r5, [sp, #37]	; 0x25
 8014b10:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 8014b14:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 8014b18:	4640      	mov	r0, r8
 8014b1a:	3501      	adds	r5, #1
 8014b1c:	4444      	add	r4, r8
 8014b1e:	9304      	str	r3, [sp, #16]
 8014b20:	f000 fcae 	bl	8015480 <uxr_session_header_offset>
 8014b24:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8014b28:	2300      	movs	r3, #0
 8014b2a:	2211      	movs	r2, #17
 8014b2c:	a90c      	add	r1, sp, #48	; 0x30
 8014b2e:	eb08 05c5 	add.w	r5, r8, r5, lsl #3
 8014b32:	9000      	str	r0, [sp, #0]
 8014b34:	4650      	mov	r0, sl
 8014b36:	3601      	adds	r6, #1
 8014b38:	f7fa fe42 	bl	800f7c0 <ucdr_init_buffer_origin_offset>
 8014b3c:	2300      	movs	r3, #0
 8014b3e:	2205      	movs	r2, #5
 8014b40:	210b      	movs	r1, #11
 8014b42:	4650      	mov	r0, sl
 8014b44:	f001 fa90 	bl	8016068 <uxr_buffer_submessage_header>
 8014b48:	2101      	movs	r1, #1
 8014b4a:	8968      	ldrh	r0, [r5, #10]
 8014b4c:	f006 fce0 	bl	801b510 <uxr_seq_num_add>
 8014b50:	892b      	ldrh	r3, [r5, #8]
 8014b52:	4602      	mov	r2, r0
 8014b54:	a90a      	add	r1, sp, #40	; 0x28
 8014b56:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
 8014b5a:	4650      	mov	r0, sl
 8014b5c:	9b04      	ldr	r3, [sp, #16]
 8014b5e:	f8ad 2028 	strh.w	r2, [sp, #40]	; 0x28
 8014b62:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
 8014b66:	f002 fc99 	bl	801749c <uxr_serialize_HEARTBEAT_Payload>
 8014b6a:	2200      	movs	r2, #0
 8014b6c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014b6e:	4640      	mov	r0, r8
 8014b70:	4611      	mov	r1, r2
 8014b72:	f000 fc31 	bl	80153d8 <uxr_stamp_session_header>
 8014b76:	4650      	mov	r0, sl
 8014b78:	f7fa fe62 	bl	800f840 <ucdr_buffer_length>
 8014b7c:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 8014b80:	4602      	mov	r2, r0
 8014b82:	a90c      	add	r1, sp, #48	; 0x30
 8014b84:	e9d3 0500 	ldrd	r0, r5, [r3]
 8014b88:	47a8      	blx	r5
 8014b8a:	9903      	ldr	r1, [sp, #12]
 8014b8c:	b2f0      	uxtb	r0, r6
 8014b8e:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	; 0x38
 8014b92:	455a      	cmp	r2, fp
 8014b94:	eb73 0101 	sbcs.w	r1, r3, r1
 8014b98:	db9d      	blt.n	8014ad6 <listen_message_reliably+0x46>
 8014b9a:	f898 3048 	ldrb.w	r3, [r8, #72]	; 0x48
 8014b9e:	4283      	cmp	r3, r0
 8014ba0:	d89f      	bhi.n	8014ae2 <listen_message_reliably+0x52>
 8014ba2:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8014ba6:	9a03      	ldr	r2, [sp, #12]
 8014ba8:	429a      	cmp	r2, r3
 8014baa:	bf08      	it	eq
 8014bac:	f1bb 3fff 	cmpeq.w	fp, #4294967295	; 0xffffffff
 8014bb0:	d019      	beq.n	8014be6 <listen_message_reliably+0x156>
 8014bb2:	ebab 0309 	sub.w	r3, fp, r9
 8014bb6:	2b00      	cmp	r3, #0
 8014bb8:	9d05      	ldr	r5, [sp, #20]
 8014bba:	f8d8 0070 	ldr.w	r0, [r8, #112]	; 0x70
 8014bbe:	aa08      	add	r2, sp, #32
 8014bc0:	bf08      	it	eq
 8014bc2:	2301      	moveq	r3, #1
 8014bc4:	a907      	add	r1, sp, #28
 8014bc6:	6884      	ldr	r4, [r0, #8]
 8014bc8:	429d      	cmp	r5, r3
 8014bca:	6800      	ldr	r0, [r0, #0]
 8014bcc:	bfa8      	it	ge
 8014bce:	461d      	movge	r5, r3
 8014bd0:	462b      	mov	r3, r5
 8014bd2:	47a0      	blx	r4
 8014bd4:	b948      	cbnz	r0, 8014bea <listen_message_reliably+0x15a>
 8014bd6:	9b05      	ldr	r3, [sp, #20]
 8014bd8:	1b5b      	subs	r3, r3, r5
 8014bda:	2b00      	cmp	r3, #0
 8014bdc:	9305      	str	r3, [sp, #20]
 8014bde:	f73f af60 	bgt.w	8014aa2 <listen_message_reliably+0x12>
 8014be2:	4604      	mov	r4, r0
 8014be4:	e012      	b.n	8014c0c <listen_message_reliably+0x17c>
 8014be6:	9b05      	ldr	r3, [sp, #20]
 8014be8:	e7e5      	b.n	8014bb6 <listen_message_reliably+0x126>
 8014bea:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8014bee:	4604      	mov	r4, r0
 8014bf0:	2500      	movs	r5, #0
 8014bf2:	a80c      	add	r0, sp, #48	; 0x30
 8014bf4:	f7fa fdf6 	bl	800f7e4 <ucdr_init_buffer>
 8014bf8:	f10d 031a 	add.w	r3, sp, #26
 8014bfc:	aa06      	add	r2, sp, #24
 8014bfe:	a90c      	add	r1, sp, #48	; 0x30
 8014c00:	4640      	mov	r0, r8
 8014c02:	f88d 5018 	strb.w	r5, [sp, #24]
 8014c06:	f000 fbfb 	bl	8015400 <uxr_read_session_header>
 8014c0a:	b918      	cbnz	r0, 8014c14 <listen_message_reliably+0x184>
 8014c0c:	4620      	mov	r0, r4
 8014c0e:	b01d      	add	sp, #116	; 0x74
 8014c10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c14:	4629      	mov	r1, r5
 8014c16:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8014c1a:	f001 f915 	bl	8015e48 <uxr_stream_id_from_raw>
 8014c1e:	f3c0 4607 	ubfx	r6, r0, #16, #8
 8014c22:	f8bd a01a 	ldrh.w	sl, [sp, #26]
 8014c26:	f3c0 2507 	ubfx	r5, r0, #8, #8
 8014c2a:	2e01      	cmp	r6, #1
 8014c2c:	e9cd 0009 	strd	r0, r0, [sp, #36]	; 0x24
 8014c30:	d04b      	beq.n	8014cca <listen_message_reliably+0x23a>
 8014c32:	2e02      	cmp	r6, #2
 8014c34:	d00f      	beq.n	8014c56 <listen_message_reliably+0x1c6>
 8014c36:	2e00      	cmp	r6, #0
 8014c38:	d1e8      	bne.n	8014c0c <listen_message_reliably+0x17c>
 8014c3a:	4631      	mov	r1, r6
 8014c3c:	4630      	mov	r0, r6
 8014c3e:	f001 f903 	bl	8015e48 <uxr_stream_id_from_raw>
 8014c42:	4602      	mov	r2, r0
 8014c44:	a90c      	add	r1, sp, #48	; 0x30
 8014c46:	4640      	mov	r0, r8
 8014c48:	920a      	str	r2, [sp, #40]	; 0x28
 8014c4a:	f7ff fd97 	bl	801477c <read_submessage_list>
 8014c4e:	4620      	mov	r0, r4
 8014c50:	b01d      	add	sp, #116	; 0x74
 8014c52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c56:	4629      	mov	r1, r5
 8014c58:	f108 0008 	add.w	r0, r8, #8
 8014c5c:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
 8014c60:	f001 f9e0 	bl	8016024 <uxr_get_input_reliable_stream>
 8014c64:	4607      	mov	r7, r0
 8014c66:	b338      	cbz	r0, 8014cb8 <listen_message_reliably+0x228>
 8014c68:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014c6a:	a80c      	add	r0, sp, #48	; 0x30
 8014c6c:	9203      	str	r2, [sp, #12]
 8014c6e:	f7fa fdeb 	bl	800f848 <ucdr_buffer_remaining>
 8014c72:	4603      	mov	r3, r0
 8014c74:	f10d 0019 	add.w	r0, sp, #25
 8014c78:	9a03      	ldr	r2, [sp, #12]
 8014c7a:	4651      	mov	r1, sl
 8014c7c:	9000      	str	r0, [sp, #0]
 8014c7e:	4638      	mov	r0, r7
 8014c80:	f005 ff8e 	bl	801aba0 <uxr_receive_reliable_message>
 8014c84:	b1c0      	cbz	r0, 8014cb8 <listen_message_reliably+0x228>
 8014c86:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8014c8a:	b393      	cbz	r3, 8014cf2 <listen_message_reliably+0x262>
 8014c8c:	ae14      	add	r6, sp, #80	; 0x50
 8014c8e:	f04f 0a02 	mov.w	sl, #2
 8014c92:	e00a      	b.n	8014caa <listen_message_reliably+0x21a>
 8014c94:	f88d 9028 	strb.w	r9, [sp, #40]	; 0x28
 8014c98:	4631      	mov	r1, r6
 8014c9a:	f88d 5029 	strb.w	r5, [sp, #41]	; 0x29
 8014c9e:	4640      	mov	r0, r8
 8014ca0:	f88d a02a 	strb.w	sl, [sp, #42]	; 0x2a
 8014ca4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014ca6:	f7ff fd69 	bl	801477c <read_submessage_list>
 8014caa:	2204      	movs	r2, #4
 8014cac:	4631      	mov	r1, r6
 8014cae:	4638      	mov	r0, r7
 8014cb0:	f005 fff8 	bl	801aca4 <uxr_next_input_reliable_buffer_available>
 8014cb4:	2800      	cmp	r0, #0
 8014cb6:	d1ed      	bne.n	8014c94 <listen_message_reliably+0x204>
 8014cb8:	4640      	mov	r0, r8
 8014cba:	462a      	mov	r2, r5
 8014cbc:	4649      	mov	r1, r9
 8014cbe:	f7ff fbd7 	bl	8014470 <write_submessage_acknack.isra.0>
 8014cc2:	4620      	mov	r0, r4
 8014cc4:	b01d      	add	sp, #116	; 0x74
 8014cc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014cca:	4629      	mov	r1, r5
 8014ccc:	f108 0008 	add.w	r0, r8, #8
 8014cd0:	f001 f99e 	bl	8016010 <uxr_get_input_best_effort_stream>
 8014cd4:	2800      	cmp	r0, #0
 8014cd6:	d099      	beq.n	8014c0c <listen_message_reliably+0x17c>
 8014cd8:	4651      	mov	r1, sl
 8014cda:	f005 fed7 	bl	801aa8c <uxr_receive_best_effort_message>
 8014cde:	2800      	cmp	r0, #0
 8014ce0:	d094      	beq.n	8014c0c <listen_message_reliably+0x17c>
 8014ce2:	f88d 602a 	strb.w	r6, [sp, #42]	; 0x2a
 8014ce6:	a90c      	add	r1, sp, #48	; 0x30
 8014ce8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014cea:	4640      	mov	r0, r8
 8014cec:	f7ff fd46 	bl	801477c <read_submessage_list>
 8014cf0:	e78c      	b.n	8014c0c <listen_message_reliably+0x17c>
 8014cf2:	f88d 602a 	strb.w	r6, [sp, #42]	; 0x2a
 8014cf6:	a90c      	add	r1, sp, #48	; 0x30
 8014cf8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014cfa:	4640      	mov	r0, r8
 8014cfc:	f7ff fd3e 	bl	801477c <read_submessage_list>
 8014d00:	e7c4      	b.n	8014c8c <listen_message_reliably+0x1fc>
 8014d02:	bf00      	nop

08014d04 <uxr_run_session_timeout>:
 8014d04:	b570      	push	{r4, r5, r6, lr}
 8014d06:	4604      	mov	r4, r0
 8014d08:	460d      	mov	r5, r1
 8014d0a:	f001 f9f3 	bl	80160f4 <uxr_millis>
 8014d0e:	4606      	mov	r6, r0
 8014d10:	4620      	mov	r0, r4
 8014d12:	f7ff fc77 	bl	8014604 <uxr_flash_output_streams>
 8014d16:	4629      	mov	r1, r5
 8014d18:	4620      	mov	r0, r4
 8014d1a:	f7ff feb9 	bl	8014a90 <listen_message_reliably>
 8014d1e:	f001 f9e9 	bl	80160f4 <uxr_millis>
 8014d22:	1b83      	subs	r3, r0, r6
 8014d24:	1ae9      	subs	r1, r5, r3
 8014d26:	2900      	cmp	r1, #0
 8014d28:	dcf6      	bgt.n	8014d18 <uxr_run_session_timeout+0x14>
 8014d2a:	f104 0008 	add.w	r0, r4, #8
 8014d2e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014d32:	f001 b983 	b.w	801603c <uxr_output_streams_confirmed>
 8014d36:	bf00      	nop

08014d38 <uxr_run_session_until_data>:
 8014d38:	b570      	push	{r4, r5, r6, lr}
 8014d3a:	4604      	mov	r4, r0
 8014d3c:	460d      	mov	r5, r1
 8014d3e:	f001 f9d9 	bl	80160f4 <uxr_millis>
 8014d42:	4606      	mov	r6, r0
 8014d44:	4620      	mov	r0, r4
 8014d46:	f7ff fc5d 	bl	8014604 <uxr_flash_output_streams>
 8014d4a:	2300      	movs	r3, #0
 8014d4c:	4629      	mov	r1, r5
 8014d4e:	f884 30b4 	strb.w	r3, [r4, #180]	; 0xb4
 8014d52:	e005      	b.n	8014d60 <uxr_run_session_until_data+0x28>
 8014d54:	f001 f9ce 	bl	80160f4 <uxr_millis>
 8014d58:	1b83      	subs	r3, r0, r6
 8014d5a:	1ae9      	subs	r1, r5, r3
 8014d5c:	2900      	cmp	r1, #0
 8014d5e:	dd07      	ble.n	8014d70 <uxr_run_session_until_data+0x38>
 8014d60:	4620      	mov	r0, r4
 8014d62:	f7ff fe95 	bl	8014a90 <listen_message_reliably>
 8014d66:	f894 00b4 	ldrb.w	r0, [r4, #180]	; 0xb4
 8014d6a:	2800      	cmp	r0, #0
 8014d6c:	d0f2      	beq.n	8014d54 <uxr_run_session_until_data+0x1c>
 8014d6e:	bd70      	pop	{r4, r5, r6, pc}
 8014d70:	f894 00b4 	ldrb.w	r0, [r4, #180]	; 0xb4
 8014d74:	bd70      	pop	{r4, r5, r6, pc}
 8014d76:	bf00      	nop

08014d78 <uxr_run_session_until_confirm_delivery>:
 8014d78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014d7c:	4606      	mov	r6, r0
 8014d7e:	460d      	mov	r5, r1
 8014d80:	f001 f9b8 	bl	80160f4 <uxr_millis>
 8014d84:	4607      	mov	r7, r0
 8014d86:	4630      	mov	r0, r6
 8014d88:	f106 0808 	add.w	r8, r6, #8
 8014d8c:	f7ff fc3a 	bl	8014604 <uxr_flash_output_streams>
 8014d90:	2d00      	cmp	r5, #0
 8014d92:	db10      	blt.n	8014db6 <uxr_run_session_until_confirm_delivery+0x3e>
 8014d94:	462c      	mov	r4, r5
 8014d96:	e006      	b.n	8014da6 <uxr_run_session_until_confirm_delivery+0x2e>
 8014d98:	f7ff fe7a 	bl	8014a90 <listen_message_reliably>
 8014d9c:	f001 f9aa 	bl	80160f4 <uxr_millis>
 8014da0:	1bc3      	subs	r3, r0, r7
 8014da2:	1aec      	subs	r4, r5, r3
 8014da4:	d407      	bmi.n	8014db6 <uxr_run_session_until_confirm_delivery+0x3e>
 8014da6:	4640      	mov	r0, r8
 8014da8:	f001 f948 	bl	801603c <uxr_output_streams_confirmed>
 8014dac:	4603      	mov	r3, r0
 8014dae:	4621      	mov	r1, r4
 8014db0:	4630      	mov	r0, r6
 8014db2:	2b00      	cmp	r3, #0
 8014db4:	d0f0      	beq.n	8014d98 <uxr_run_session_until_confirm_delivery+0x20>
 8014db6:	4640      	mov	r0, r8
 8014db8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014dbc:	f001 b93e 	b.w	801603c <uxr_output_streams_confirmed>

08014dc0 <uxr_run_session_until_all_status>:
 8014dc0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014dc4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8014dc8:	4606      	mov	r6, r0
 8014dca:	4688      	mov	r8, r1
 8014dcc:	4692      	mov	sl, r2
 8014dce:	461f      	mov	r7, r3
 8014dd0:	f7ff fc18 	bl	8014604 <uxr_flash_output_streams>
 8014dd4:	f1bb 0f00 	cmp.w	fp, #0
 8014dd8:	d004      	beq.n	8014de4 <uxr_run_session_until_all_status+0x24>
 8014dda:	465a      	mov	r2, fp
 8014ddc:	21ff      	movs	r1, #255	; 0xff
 8014dde:	4638      	mov	r0, r7
 8014de0:	f007 fbb4 	bl	801c54c <memset>
 8014de4:	f8c6 b07c 	str.w	fp, [r6, #124]	; 0x7c
 8014de8:	1e7d      	subs	r5, r7, #1
 8014dea:	e9c6 a71d 	strd	sl, r7, [r6, #116]	; 0x74
 8014dee:	f001 f981 	bl	80160f4 <uxr_millis>
 8014df2:	4641      	mov	r1, r8
 8014df4:	4681      	mov	r9, r0
 8014df6:	4630      	mov	r0, r6
 8014df8:	f7ff fe4a 	bl	8014a90 <listen_message_reliably>
 8014dfc:	f001 f97a 	bl	80160f4 <uxr_millis>
 8014e00:	eba0 0009 	sub.w	r0, r0, r9
 8014e04:	eba8 0100 	sub.w	r1, r8, r0
 8014e08:	f1bb 0f00 	cmp.w	fp, #0
 8014e0c:	d029      	beq.n	8014e62 <uxr_run_session_until_all_status+0xa2>
 8014e0e:	46ae      	mov	lr, r5
 8014e10:	f04f 0c00 	mov.w	ip, #0
 8014e14:	f81e 4f01 	ldrb.w	r4, [lr, #1]!
 8014e18:	2cff      	cmp	r4, #255	; 0xff
 8014e1a:	d015      	beq.n	8014e48 <uxr_run_session_until_all_status+0x88>
 8014e1c:	f10c 0c01 	add.w	ip, ip, #1
 8014e20:	45e3      	cmp	fp, ip
 8014e22:	d8f7      	bhi.n	8014e14 <uxr_run_session_until_all_status+0x54>
 8014e24:	2300      	movs	r3, #0
 8014e26:	67f3      	str	r3, [r6, #124]	; 0x7c
 8014e28:	e000      	b.n	8014e2c <uxr_run_session_until_all_status+0x6c>
 8014e2a:	b158      	cbz	r0, 8014e44 <uxr_run_session_until_all_status+0x84>
 8014e2c:	462b      	mov	r3, r5
 8014e2e:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 8014e32:	3302      	adds	r3, #2
 8014e34:	2801      	cmp	r0, #1
 8014e36:	eba3 0307 	sub.w	r3, r3, r7
 8014e3a:	bf8c      	ite	hi
 8014e3c:	2000      	movhi	r0, #0
 8014e3e:	2001      	movls	r0, #1
 8014e40:	459b      	cmp	fp, r3
 8014e42:	d8f2      	bhi.n	8014e2a <uxr_run_session_until_all_status+0x6a>
 8014e44:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e48:	f83a 301c 	ldrh.w	r3, [sl, ip, lsl #1]
 8014e4c:	f10c 0c01 	add.w	ip, ip, #1
 8014e50:	45dc      	cmp	ip, fp
 8014e52:	d201      	bcs.n	8014e58 <uxr_run_session_until_all_status+0x98>
 8014e54:	2b00      	cmp	r3, #0
 8014e56:	d0dd      	beq.n	8014e14 <uxr_run_session_until_all_status+0x54>
 8014e58:	2900      	cmp	r1, #0
 8014e5a:	dde3      	ble.n	8014e24 <uxr_run_session_until_all_status+0x64>
 8014e5c:	2b00      	cmp	r3, #0
 8014e5e:	d1ca      	bne.n	8014df6 <uxr_run_session_until_all_status+0x36>
 8014e60:	e7e0      	b.n	8014e24 <uxr_run_session_until_all_status+0x64>
 8014e62:	2001      	movs	r0, #1
 8014e64:	f8c6 b07c 	str.w	fp, [r6, #124]	; 0x7c
 8014e68:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014e6c <wait_session_status>:
 8014e6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e70:	4604      	mov	r4, r0
 8014e72:	b09d      	sub	sp, #116	; 0x74
 8014e74:	20ff      	movs	r0, #255	; 0xff
 8014e76:	9303      	str	r3, [sp, #12]
 8014e78:	7160      	strb	r0, [r4, #5]
 8014e7a:	2b00      	cmp	r3, #0
 8014e7c:	f000 80b6 	beq.w	8014fec <wait_session_status+0x180>
 8014e80:	4689      	mov	r9, r1
 8014e82:	4692      	mov	sl, r2
 8014e84:	f04f 0b00 	mov.w	fp, #0
 8014e88:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8014e8a:	4652      	mov	r2, sl
 8014e8c:	4649      	mov	r1, r9
 8014e8e:	e9d3 0500 	ldrd	r0, r5, [r3]
 8014e92:	47a8      	blx	r5
 8014e94:	f001 f92e 	bl	80160f4 <uxr_millis>
 8014e98:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8014e9c:	4605      	mov	r5, r0
 8014e9e:	e009      	b.n	8014eb4 <wait_session_status+0x48>
 8014ea0:	f001 f928 	bl	80160f4 <uxr_millis>
 8014ea4:	1b40      	subs	r0, r0, r5
 8014ea6:	f5c0 737a 	rsb	r3, r0, #1000	; 0x3e8
 8014eaa:	2b00      	cmp	r3, #0
 8014eac:	dd40      	ble.n	8014f30 <wait_session_status+0xc4>
 8014eae:	7960      	ldrb	r0, [r4, #5]
 8014eb0:	28ff      	cmp	r0, #255	; 0xff
 8014eb2:	d145      	bne.n	8014f40 <wait_session_status+0xd4>
 8014eb4:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8014eb6:	a908      	add	r1, sp, #32
 8014eb8:	6896      	ldr	r6, [r2, #8]
 8014eba:	6810      	ldr	r0, [r2, #0]
 8014ebc:	aa09      	add	r2, sp, #36	; 0x24
 8014ebe:	47b0      	blx	r6
 8014ec0:	2800      	cmp	r0, #0
 8014ec2:	d0ed      	beq.n	8014ea0 <wait_session_status+0x34>
 8014ec4:	a80c      	add	r0, sp, #48	; 0x30
 8014ec6:	2600      	movs	r6, #0
 8014ec8:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 8014ecc:	f7fa fc8a 	bl	800f7e4 <ucdr_init_buffer>
 8014ed0:	f10d 031e 	add.w	r3, sp, #30
 8014ed4:	aa07      	add	r2, sp, #28
 8014ed6:	a90c      	add	r1, sp, #48	; 0x30
 8014ed8:	4620      	mov	r0, r4
 8014eda:	f88d 601c 	strb.w	r6, [sp, #28]
 8014ede:	f000 fa8f 	bl	8015400 <uxr_read_session_header>
 8014ee2:	2800      	cmp	r0, #0
 8014ee4:	d0dc      	beq.n	8014ea0 <wait_session_status+0x34>
 8014ee6:	4631      	mov	r1, r6
 8014ee8:	f89d 001c 	ldrb.w	r0, [sp, #28]
 8014eec:	f000 ffac 	bl	8015e48 <uxr_stream_id_from_raw>
 8014ef0:	f3c0 4707 	ubfx	r7, r0, #16, #8
 8014ef4:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8014ef8:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8014efc:	2f01      	cmp	r7, #1
 8014efe:	9302      	str	r3, [sp, #8]
 8014f00:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
 8014f04:	d05c      	beq.n	8014fc0 <wait_session_status+0x154>
 8014f06:	2f02      	cmp	r7, #2
 8014f08:	d020      	beq.n	8014f4c <wait_session_status+0xe0>
 8014f0a:	2f00      	cmp	r7, #0
 8014f0c:	d1c8      	bne.n	8014ea0 <wait_session_status+0x34>
 8014f0e:	4639      	mov	r1, r7
 8014f10:	4638      	mov	r0, r7
 8014f12:	f000 ff99 	bl	8015e48 <uxr_stream_id_from_raw>
 8014f16:	a90c      	add	r1, sp, #48	; 0x30
 8014f18:	4602      	mov	r2, r0
 8014f1a:	900b      	str	r0, [sp, #44]	; 0x2c
 8014f1c:	4620      	mov	r0, r4
 8014f1e:	f7ff fc2d 	bl	801477c <read_submessage_list>
 8014f22:	f001 f8e7 	bl	80160f4 <uxr_millis>
 8014f26:	1b40      	subs	r0, r0, r5
 8014f28:	f5c0 737a 	rsb	r3, r0, #1000	; 0x3e8
 8014f2c:	2b00      	cmp	r3, #0
 8014f2e:	dcbe      	bgt.n	8014eae <wait_session_status+0x42>
 8014f30:	f10b 0b01 	add.w	fp, fp, #1
 8014f34:	9b03      	ldr	r3, [sp, #12]
 8014f36:	7960      	ldrb	r0, [r4, #5]
 8014f38:	455b      	cmp	r3, fp
 8014f3a:	d001      	beq.n	8014f40 <wait_session_status+0xd4>
 8014f3c:	28ff      	cmp	r0, #255	; 0xff
 8014f3e:	d0a3      	beq.n	8014e88 <wait_session_status+0x1c>
 8014f40:	38ff      	subs	r0, #255	; 0xff
 8014f42:	bf18      	it	ne
 8014f44:	2001      	movne	r0, #1
 8014f46:	b01d      	add	sp, #116	; 0x74
 8014f48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014f4c:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 8014f50:	4631      	mov	r1, r6
 8014f52:	f104 0008 	add.w	r0, r4, #8
 8014f56:	9304      	str	r3, [sp, #16]
 8014f58:	f001 f864 	bl	8016024 <uxr_get_input_reliable_stream>
 8014f5c:	4680      	mov	r8, r0
 8014f5e:	b348      	cbz	r0, 8014fb4 <wait_session_status+0x148>
 8014f60:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014f62:	a80c      	add	r0, sp, #48	; 0x30
 8014f64:	9205      	str	r2, [sp, #20]
 8014f66:	f7fa fc6f 	bl	800f848 <ucdr_buffer_remaining>
 8014f6a:	4603      	mov	r3, r0
 8014f6c:	f10d 001d 	add.w	r0, sp, #29
 8014f70:	9a05      	ldr	r2, [sp, #20]
 8014f72:	9000      	str	r0, [sp, #0]
 8014f74:	4640      	mov	r0, r8
 8014f76:	9902      	ldr	r1, [sp, #8]
 8014f78:	f005 fe12 	bl	801aba0 <uxr_receive_reliable_message>
 8014f7c:	b1d0      	cbz	r0, 8014fb4 <wait_session_status+0x148>
 8014f7e:	f89d 301d 	ldrb.w	r3, [sp, #29]
 8014f82:	2b00      	cmp	r3, #0
 8014f84:	d03a      	beq.n	8014ffc <wait_session_status+0x190>
 8014f86:	9f04      	ldr	r7, [sp, #16]
 8014f88:	e00a      	b.n	8014fa0 <wait_session_status+0x134>
 8014f8a:	f04f 0302 	mov.w	r3, #2
 8014f8e:	f88d 702c 	strb.w	r7, [sp, #44]	; 0x2c
 8014f92:	f88d 602d 	strb.w	r6, [sp, #45]	; 0x2d
 8014f96:	f88d 302e 	strb.w	r3, [sp, #46]	; 0x2e
 8014f9a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8014f9c:	f7ff fbee 	bl	801477c <read_submessage_list>
 8014fa0:	a914      	add	r1, sp, #80	; 0x50
 8014fa2:	2204      	movs	r2, #4
 8014fa4:	4640      	mov	r0, r8
 8014fa6:	f005 fe7d 	bl	801aca4 <uxr_next_input_reliable_buffer_available>
 8014faa:	4603      	mov	r3, r0
 8014fac:	a914      	add	r1, sp, #80	; 0x50
 8014fae:	4620      	mov	r0, r4
 8014fb0:	2b00      	cmp	r3, #0
 8014fb2:	d1ea      	bne.n	8014f8a <wait_session_status+0x11e>
 8014fb4:	4632      	mov	r2, r6
 8014fb6:	9904      	ldr	r1, [sp, #16]
 8014fb8:	4620      	mov	r0, r4
 8014fba:	f7ff fa59 	bl	8014470 <write_submessage_acknack.isra.0>
 8014fbe:	e76f      	b.n	8014ea0 <wait_session_status+0x34>
 8014fc0:	4631      	mov	r1, r6
 8014fc2:	f104 0008 	add.w	r0, r4, #8
 8014fc6:	f001 f823 	bl	8016010 <uxr_get_input_best_effort_stream>
 8014fca:	2800      	cmp	r0, #0
 8014fcc:	f43f af68 	beq.w	8014ea0 <wait_session_status+0x34>
 8014fd0:	9902      	ldr	r1, [sp, #8]
 8014fd2:	f005 fd5b 	bl	801aa8c <uxr_receive_best_effort_message>
 8014fd6:	2800      	cmp	r0, #0
 8014fd8:	f43f af62 	beq.w	8014ea0 <wait_session_status+0x34>
 8014fdc:	f88d 702e 	strb.w	r7, [sp, #46]	; 0x2e
 8014fe0:	a90c      	add	r1, sp, #48	; 0x30
 8014fe2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8014fe4:	4620      	mov	r0, r4
 8014fe6:	f7ff fbc9 	bl	801477c <read_submessage_list>
 8014fea:	e759      	b.n	8014ea0 <wait_session_status+0x34>
 8014fec:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8014fee:	e9d3 0400 	ldrd	r0, r4, [r3]
 8014ff2:	47a0      	blx	r4
 8014ff4:	2001      	movs	r0, #1
 8014ff6:	b01d      	add	sp, #116	; 0x74
 8014ff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014ffc:	f88d 702e 	strb.w	r7, [sp, #46]	; 0x2e
 8015000:	a90c      	add	r1, sp, #48	; 0x30
 8015002:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8015004:	4620      	mov	r0, r4
 8015006:	f7ff fbb9 	bl	801477c <read_submessage_list>
 801500a:	e7bc      	b.n	8014f86 <wait_session_status+0x11a>

0801500c <uxr_delete_session_retries>:
 801500c:	b530      	push	{r4, r5, lr}
 801500e:	b08f      	sub	sp, #60	; 0x3c
 8015010:	4604      	mov	r4, r0
 8015012:	460d      	mov	r5, r1
 8015014:	f000 fa34 	bl	8015480 <uxr_session_header_offset>
 8015018:	2300      	movs	r3, #0
 801501a:	2210      	movs	r2, #16
 801501c:	a902      	add	r1, sp, #8
 801501e:	9000      	str	r0, [sp, #0]
 8015020:	a806      	add	r0, sp, #24
 8015022:	f7fa fbcd 	bl	800f7c0 <ucdr_init_buffer_origin_offset>
 8015026:	a906      	add	r1, sp, #24
 8015028:	4620      	mov	r0, r4
 801502a:	f000 f979 	bl	8015320 <uxr_buffer_delete_session>
 801502e:	2200      	movs	r2, #0
 8015030:	9b06      	ldr	r3, [sp, #24]
 8015032:	4620      	mov	r0, r4
 8015034:	4611      	mov	r1, r2
 8015036:	f000 f9cf 	bl	80153d8 <uxr_stamp_session_header>
 801503a:	a806      	add	r0, sp, #24
 801503c:	f7fa fc00 	bl	800f840 <ucdr_buffer_length>
 8015040:	462b      	mov	r3, r5
 8015042:	4602      	mov	r2, r0
 8015044:	a902      	add	r1, sp, #8
 8015046:	4620      	mov	r0, r4
 8015048:	f7ff ff10 	bl	8014e6c <wait_session_status>
 801504c:	b118      	cbz	r0, 8015056 <uxr_delete_session_retries+0x4a>
 801504e:	7960      	ldrb	r0, [r4, #5]
 8015050:	fab0 f080 	clz	r0, r0
 8015054:	0940      	lsrs	r0, r0, #5
 8015056:	b00f      	add	sp, #60	; 0x3c
 8015058:	bd30      	pop	{r4, r5, pc}
 801505a:	bf00      	nop

0801505c <uxr_create_session>:
 801505c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015060:	f100 0b08 	add.w	fp, r0, #8
 8015064:	4604      	mov	r4, r0
 8015066:	b0ab      	sub	sp, #172	; 0xac
 8015068:	4658      	mov	r0, fp
 801506a:	465e      	mov	r6, fp
 801506c:	f000 ff22 	bl	8015eb4 <uxr_reset_stream_storage>
 8015070:	4620      	mov	r0, r4
 8015072:	f000 fa05 	bl	8015480 <uxr_session_header_offset>
 8015076:	2300      	movs	r3, #0
 8015078:	221c      	movs	r2, #28
 801507a:	a90b      	add	r1, sp, #44	; 0x2c
 801507c:	9000      	str	r0, [sp, #0]
 801507e:	a812      	add	r0, sp, #72	; 0x48
 8015080:	f7fa fb9e 	bl	800f7c0 <ucdr_init_buffer_origin_offset>
 8015084:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8015086:	a912      	add	r1, sp, #72	; 0x48
 8015088:	4620      	mov	r0, r4
 801508a:	8a1a      	ldrh	r2, [r3, #16]
 801508c:	3a04      	subs	r2, #4
 801508e:	b292      	uxth	r2, r2
 8015090:	f000 f91c 	bl	80152cc <uxr_buffer_create_session>
 8015094:	9912      	ldr	r1, [sp, #72]	; 0x48
 8015096:	4620      	mov	r0, r4
 8015098:	f000 f98a 	bl	80153b0 <uxr_stamp_create_session_header>
 801509c:	a812      	add	r0, sp, #72	; 0x48
 801509e:	f7fa fbcf 	bl	800f840 <ucdr_buffer_length>
 80150a2:	23ff      	movs	r3, #255	; 0xff
 80150a4:	4681      	mov	r9, r0
 80150a6:	7163      	strb	r3, [r4, #5]
 80150a8:	230a      	movs	r3, #10
 80150aa:	9303      	str	r3, [sp, #12]
 80150ac:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80150ae:	464a      	mov	r2, r9
 80150b0:	a90b      	add	r1, sp, #44	; 0x2c
 80150b2:	e9d3 0500 	ldrd	r0, r5, [r3]
 80150b6:	47a8      	blx	r5
 80150b8:	f001 f81c 	bl	80160f4 <uxr_millis>
 80150bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80150c0:	4605      	mov	r5, r0
 80150c2:	e009      	b.n	80150d8 <uxr_create_session+0x7c>
 80150c4:	f001 f816 	bl	80160f4 <uxr_millis>
 80150c8:	1b40      	subs	r0, r0, r5
 80150ca:	7962      	ldrb	r2, [r4, #5]
 80150cc:	f5c0 737a 	rsb	r3, r0, #1000	; 0x3e8
 80150d0:	2b00      	cmp	r3, #0
 80150d2:	dd38      	ble.n	8015146 <uxr_create_session+0xea>
 80150d4:	2aff      	cmp	r2, #255	; 0xff
 80150d6:	d13c      	bne.n	8015152 <uxr_create_session+0xf6>
 80150d8:	6f22      	ldr	r2, [r4, #112]	; 0x70
 80150da:	a907      	add	r1, sp, #28
 80150dc:	6897      	ldr	r7, [r2, #8]
 80150de:	6810      	ldr	r0, [r2, #0]
 80150e0:	aa08      	add	r2, sp, #32
 80150e2:	47b8      	blx	r7
 80150e4:	2800      	cmp	r0, #0
 80150e6:	d0ed      	beq.n	80150c4 <uxr_create_session+0x68>
 80150e8:	a81a      	add	r0, sp, #104	; 0x68
 80150ea:	2700      	movs	r7, #0
 80150ec:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 80150f0:	f7fa fb78 	bl	800f7e4 <ucdr_init_buffer>
 80150f4:	f10d 031a 	add.w	r3, sp, #26
 80150f8:	aa06      	add	r2, sp, #24
 80150fa:	a91a      	add	r1, sp, #104	; 0x68
 80150fc:	4620      	mov	r0, r4
 80150fe:	f88d 7018 	strb.w	r7, [sp, #24]
 8015102:	f000 f97d 	bl	8015400 <uxr_read_session_header>
 8015106:	2800      	cmp	r0, #0
 8015108:	d0dc      	beq.n	80150c4 <uxr_create_session+0x68>
 801510a:	4639      	mov	r1, r7
 801510c:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8015110:	f000 fe9a 	bl	8015e48 <uxr_stream_id_from_raw>
 8015114:	f3c0 4707 	ubfx	r7, r0, #16, #8
 8015118:	f8bd b01a 	ldrh.w	fp, [sp, #26]
 801511c:	f3c0 2807 	ubfx	r8, r0, #8, #8
 8015120:	2f01      	cmp	r7, #1
 8015122:	e9cd 0009 	strd	r0, r0, [sp, #36]	; 0x24
 8015126:	d053      	beq.n	80151d0 <uxr_create_session+0x174>
 8015128:	2f02      	cmp	r7, #2
 801512a:	d018      	beq.n	801515e <uxr_create_session+0x102>
 801512c:	2f00      	cmp	r7, #0
 801512e:	d1c9      	bne.n	80150c4 <uxr_create_session+0x68>
 8015130:	4639      	mov	r1, r7
 8015132:	4638      	mov	r0, r7
 8015134:	f000 fe88 	bl	8015e48 <uxr_stream_id_from_raw>
 8015138:	a91a      	add	r1, sp, #104	; 0x68
 801513a:	4602      	mov	r2, r0
 801513c:	900a      	str	r0, [sp, #40]	; 0x28
 801513e:	4620      	mov	r0, r4
 8015140:	f7ff fb1c 	bl	801477c <read_submessage_list>
 8015144:	e7be      	b.n	80150c4 <uxr_create_session+0x68>
 8015146:	9b03      	ldr	r3, [sp, #12]
 8015148:	3b01      	subs	r3, #1
 801514a:	9303      	str	r3, [sp, #12]
 801514c:	d001      	beq.n	8015152 <uxr_create_session+0xf6>
 801514e:	2aff      	cmp	r2, #255	; 0xff
 8015150:	d0ac      	beq.n	80150ac <uxr_create_session+0x50>
 8015152:	2a00      	cmp	r2, #0
 8015154:	d051      	beq.n	80151fa <uxr_create_session+0x19e>
 8015156:	2000      	movs	r0, #0
 8015158:	b02b      	add	sp, #172	; 0xac
 801515a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801515e:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 8015162:	4641      	mov	r1, r8
 8015164:	4630      	mov	r0, r6
 8015166:	9304      	str	r3, [sp, #16]
 8015168:	f000 ff5c 	bl	8016024 <uxr_get_input_reliable_stream>
 801516c:	4682      	mov	sl, r0
 801516e:	b348      	cbz	r0, 80151c4 <uxr_create_session+0x168>
 8015170:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8015172:	a81a      	add	r0, sp, #104	; 0x68
 8015174:	9205      	str	r2, [sp, #20]
 8015176:	f7fa fb67 	bl	800f848 <ucdr_buffer_remaining>
 801517a:	4603      	mov	r3, r0
 801517c:	f10d 0019 	add.w	r0, sp, #25
 8015180:	9a05      	ldr	r2, [sp, #20]
 8015182:	4659      	mov	r1, fp
 8015184:	9000      	str	r0, [sp, #0]
 8015186:	4650      	mov	r0, sl
 8015188:	f005 fd0a 	bl	801aba0 <uxr_receive_reliable_message>
 801518c:	b1d0      	cbz	r0, 80151c4 <uxr_create_session+0x168>
 801518e:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8015192:	2b00      	cmp	r3, #0
 8015194:	d038      	beq.n	8015208 <uxr_create_session+0x1ac>
 8015196:	9f04      	ldr	r7, [sp, #16]
 8015198:	e00a      	b.n	80151b0 <uxr_create_session+0x154>
 801519a:	f04f 0302 	mov.w	r3, #2
 801519e:	f88d 7028 	strb.w	r7, [sp, #40]	; 0x28
 80151a2:	f88d 8029 	strb.w	r8, [sp, #41]	; 0x29
 80151a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80151aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80151ac:	f7ff fae6 	bl	801477c <read_submessage_list>
 80151b0:	a922      	add	r1, sp, #136	; 0x88
 80151b2:	2204      	movs	r2, #4
 80151b4:	4650      	mov	r0, sl
 80151b6:	f005 fd75 	bl	801aca4 <uxr_next_input_reliable_buffer_available>
 80151ba:	4603      	mov	r3, r0
 80151bc:	a922      	add	r1, sp, #136	; 0x88
 80151be:	4620      	mov	r0, r4
 80151c0:	2b00      	cmp	r3, #0
 80151c2:	d1ea      	bne.n	801519a <uxr_create_session+0x13e>
 80151c4:	4642      	mov	r2, r8
 80151c6:	9904      	ldr	r1, [sp, #16]
 80151c8:	4620      	mov	r0, r4
 80151ca:	f7ff f951 	bl	8014470 <write_submessage_acknack.isra.0>
 80151ce:	e779      	b.n	80150c4 <uxr_create_session+0x68>
 80151d0:	4641      	mov	r1, r8
 80151d2:	4630      	mov	r0, r6
 80151d4:	f000 ff1c 	bl	8016010 <uxr_get_input_best_effort_stream>
 80151d8:	2800      	cmp	r0, #0
 80151da:	f43f af73 	beq.w	80150c4 <uxr_create_session+0x68>
 80151de:	4659      	mov	r1, fp
 80151e0:	f005 fc54 	bl	801aa8c <uxr_receive_best_effort_message>
 80151e4:	2800      	cmp	r0, #0
 80151e6:	f43f af6d 	beq.w	80150c4 <uxr_create_session+0x68>
 80151ea:	f88d 702a 	strb.w	r7, [sp, #42]	; 0x2a
 80151ee:	a91a      	add	r1, sp, #104	; 0x68
 80151f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80151f2:	4620      	mov	r0, r4
 80151f4:	f7ff fac2 	bl	801477c <read_submessage_list>
 80151f8:	e764      	b.n	80150c4 <uxr_create_session+0x68>
 80151fa:	4630      	mov	r0, r6
 80151fc:	f000 fe5a 	bl	8015eb4 <uxr_reset_stream_storage>
 8015200:	2001      	movs	r0, #1
 8015202:	b02b      	add	sp, #172	; 0xac
 8015204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015208:	f88d 702a 	strb.w	r7, [sp, #42]	; 0x2a
 801520c:	a91a      	add	r1, sp, #104	; 0x68
 801520e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015210:	4620      	mov	r0, r4
 8015212:	f7ff fab3 	bl	801477c <read_submessage_list>
 8015216:	e7be      	b.n	8015196 <uxr_create_session+0x13a>

08015218 <uxr_prepare_stream_to_write_submessage>:
 8015218:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801521c:	b082      	sub	sp, #8
 801521e:	4604      	mov	r4, r0
 8015220:	4610      	mov	r0, r2
 8015222:	4615      	mov	r5, r2
 8015224:	461e      	mov	r6, r3
 8015226:	f3c1 2a07 	ubfx	sl, r1, #8, #8
 801522a:	f89d 7028 	ldrb.w	r7, [sp, #40]	; 0x28
 801522e:	f105 0904 	add.w	r9, r5, #4
 8015232:	f89d 802c 	ldrb.w	r8, [sp, #44]	; 0x2c
 8015236:	9101      	str	r1, [sp, #4]
 8015238:	f000 ff56 	bl	80160e8 <uxr_submessage_padding>
 801523c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8015240:	4481      	add	r9, r0
 8015242:	2b01      	cmp	r3, #1
 8015244:	d01d      	beq.n	8015282 <uxr_prepare_stream_to_write_submessage+0x6a>
 8015246:	2b02      	cmp	r3, #2
 8015248:	d116      	bne.n	8015278 <uxr_prepare_stream_to_write_submessage+0x60>
 801524a:	f104 0008 	add.w	r0, r4, #8
 801524e:	4651      	mov	r1, sl
 8015250:	f000 fed2 	bl	8015ff8 <uxr_get_output_reliable_stream>
 8015254:	4604      	mov	r4, r0
 8015256:	b158      	cbz	r0, 8015270 <uxr_prepare_stream_to_write_submessage+0x58>
 8015258:	4649      	mov	r1, r9
 801525a:	4632      	mov	r2, r6
 801525c:	f005 fee6 	bl	801b02c <uxr_prepare_reliable_buffer_to_write>
 8015260:	4604      	mov	r4, r0
 8015262:	b12c      	cbz	r4, 8015270 <uxr_prepare_stream_to_write_submessage+0x58>
 8015264:	4643      	mov	r3, r8
 8015266:	b2aa      	uxth	r2, r5
 8015268:	4639      	mov	r1, r7
 801526a:	4630      	mov	r0, r6
 801526c:	f000 fefc 	bl	8016068 <uxr_buffer_submessage_header>
 8015270:	4620      	mov	r0, r4
 8015272:	b002      	add	sp, #8
 8015274:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015278:	2400      	movs	r4, #0
 801527a:	4620      	mov	r0, r4
 801527c:	b002      	add	sp, #8
 801527e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015282:	f104 0008 	add.w	r0, r4, #8
 8015286:	4651      	mov	r1, sl
 8015288:	f000 feae 	bl	8015fe8 <uxr_get_output_best_effort_stream>
 801528c:	4604      	mov	r4, r0
 801528e:	2800      	cmp	r0, #0
 8015290:	d0ee      	beq.n	8015270 <uxr_prepare_stream_to_write_submessage+0x58>
 8015292:	4649      	mov	r1, r9
 8015294:	4632      	mov	r2, r6
 8015296:	f005 fdf5 	bl	801ae84 <uxr_prepare_best_effort_buffer_to_write>
 801529a:	4604      	mov	r4, r0
 801529c:	e7e1      	b.n	8015262 <uxr_prepare_stream_to_write_submessage+0x4a>
 801529e:	bf00      	nop

080152a0 <uxr_init_session_info>:
 80152a0:	ea4f 6c12 	mov.w	ip, r2, lsr #24
 80152a4:	23ff      	movs	r3, #255	; 0xff
 80152a6:	7102      	strb	r2, [r0, #4]
 80152a8:	f880 c001 	strb.w	ip, [r0, #1]
 80152ac:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 80152b0:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80152b4:	7001      	strb	r1, [r0, #0]
 80152b6:	f880 c002 	strb.w	ip, [r0, #2]
 80152ba:	7143      	strb	r3, [r0, #5]
 80152bc:	70c2      	strb	r2, [r0, #3]
 80152be:	b500      	push	{lr}
 80152c0:	f04f 0e09 	mov.w	lr, #9
 80152c4:	f8a0 e006 	strh.w	lr, [r0, #6]
 80152c8:	f85d fb04 	ldr.w	pc, [sp], #4

080152cc <uxr_buffer_create_session>:
 80152cc:	b530      	push	{r4, r5, lr}
 80152ce:	2300      	movs	r3, #0
 80152d0:	b089      	sub	sp, #36	; 0x24
 80152d2:	4d12      	ldr	r5, [pc, #72]	; (801531c <uxr_buffer_create_session+0x50>)
 80152d4:	460c      	mov	r4, r1
 80152d6:	9307      	str	r3, [sp, #28]
 80152d8:	4619      	mov	r1, r3
 80152da:	f8ad 201c 	strh.w	r2, [sp, #28]
 80152de:	2201      	movs	r2, #1
 80152e0:	9301      	str	r3, [sp, #4]
 80152e2:	80c2      	strh	r2, [r0, #6]
 80152e4:	f88d 2004 	strb.w	r2, [sp, #4]
 80152e8:	682a      	ldr	r2, [r5, #0]
 80152ea:	9303      	str	r3, [sp, #12]
 80152ec:	9200      	str	r2, [sp, #0]
 80152ee:	88aa      	ldrh	r2, [r5, #4]
 80152f0:	9306      	str	r3, [sp, #24]
 80152f2:	f8ad 2006 	strh.w	r2, [sp, #6]
 80152f6:	f8d0 2001 	ldr.w	r2, [r0, #1]
 80152fa:	9202      	str	r2, [sp, #8]
 80152fc:	7802      	ldrb	r2, [r0, #0]
 80152fe:	4620      	mov	r0, r4
 8015300:	f88d 200c 	strb.w	r2, [sp, #12]
 8015304:	2210      	movs	r2, #16
 8015306:	e9cd 3304 	strd	r3, r3, [sp, #16]
 801530a:	f000 fead 	bl	8016068 <uxr_buffer_submessage_header>
 801530e:	4669      	mov	r1, sp
 8015310:	4620      	mov	r0, r4
 8015312:	f001 ff1f 	bl	8017154 <uxr_serialize_CREATE_CLIENT_Payload>
 8015316:	b009      	add	sp, #36	; 0x24
 8015318:	bd30      	pop	{r4, r5, pc}
 801531a:	bf00      	nop
 801531c:	0801d4e8 	.word	0x0801d4e8

08015320 <uxr_buffer_delete_session>:
 8015320:	4a0c      	ldr	r2, [pc, #48]	; (8015354 <uxr_buffer_delete_session+0x34>)
 8015322:	2302      	movs	r3, #2
 8015324:	f44f 7c00 	mov.w	ip, #512	; 0x200
 8015328:	b510      	push	{r4, lr}
 801532a:	460c      	mov	r4, r1
 801532c:	b082      	sub	sp, #8
 801532e:	8911      	ldrh	r1, [r2, #8]
 8015330:	2204      	movs	r2, #4
 8015332:	80c3      	strh	r3, [r0, #6]
 8015334:	2300      	movs	r3, #0
 8015336:	f8ad 1006 	strh.w	r1, [sp, #6]
 801533a:	4620      	mov	r0, r4
 801533c:	2103      	movs	r1, #3
 801533e:	f8ad c004 	strh.w	ip, [sp, #4]
 8015342:	f000 fe91 	bl	8016068 <uxr_buffer_submessage_header>
 8015346:	a901      	add	r1, sp, #4
 8015348:	4620      	mov	r0, r4
 801534a:	f001 ffab 	bl	80172a4 <uxr_serialize_DELETE_Payload>
 801534e:	b002      	add	sp, #8
 8015350:	bd10      	pop	{r4, pc}
 8015352:	bf00      	nop
 8015354:	0801d4e8 	.word	0x0801d4e8

08015358 <uxr_read_create_session_status>:
 8015358:	b510      	push	{r4, lr}
 801535a:	460b      	mov	r3, r1
 801535c:	b088      	sub	sp, #32
 801535e:	4604      	mov	r4, r0
 8015360:	a901      	add	r1, sp, #4
 8015362:	4618      	mov	r0, r3
 8015364:	f001 ffae 	bl	80172c4 <uxr_deserialize_STATUS_AGENT_Payload>
 8015368:	f89d 3004 	ldrb.w	r3, [sp, #4]
 801536c:	7163      	strb	r3, [r4, #5]
 801536e:	b008      	add	sp, #32
 8015370:	bd10      	pop	{r4, pc}
 8015372:	bf00      	nop

08015374 <uxr_read_delete_session_status>:
 8015374:	b510      	push	{r4, lr}
 8015376:	b084      	sub	sp, #16
 8015378:	4604      	mov	r4, r0
 801537a:	4608      	mov	r0, r1
 801537c:	a902      	add	r1, sp, #8
 801537e:	f001 ffd1 	bl	8017324 <uxr_deserialize_STATUS_Payload>
 8015382:	88e3      	ldrh	r3, [r4, #6]
 8015384:	2b02      	cmp	r3, #2
 8015386:	d001      	beq.n	801538c <uxr_read_delete_session_status+0x18>
 8015388:	b004      	add	sp, #16
 801538a:	bd10      	pop	{r4, pc}
 801538c:	f10d 000a 	add.w	r0, sp, #10
 8015390:	f7fe fec4 	bl	801411c <uxr_object_id_from_raw>
 8015394:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8015398:	f89d 3009 	ldrb.w	r3, [sp, #9]
 801539c:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80153a0:	b29b      	uxth	r3, r3
 80153a2:	2b02      	cmp	r3, #2
 80153a4:	d1f0      	bne.n	8015388 <uxr_read_delete_session_status+0x14>
 80153a6:	f89d 300c 	ldrb.w	r3, [sp, #12]
 80153aa:	7163      	strb	r3, [r4, #5]
 80153ac:	e7ec      	b.n	8015388 <uxr_read_delete_session_status+0x14>
 80153ae:	bf00      	nop

080153b0 <uxr_stamp_create_session_header>:
 80153b0:	b510      	push	{r4, lr}
 80153b2:	2208      	movs	r2, #8
 80153b4:	b08a      	sub	sp, #40	; 0x28
 80153b6:	4604      	mov	r4, r0
 80153b8:	eb0d 0002 	add.w	r0, sp, r2
 80153bc:	f7fa fa12 	bl	800f7e4 <ucdr_init_buffer>
 80153c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80153c4:	2300      	movs	r3, #0
 80153c6:	a802      	add	r0, sp, #8
 80153c8:	f001 0180 	and.w	r1, r1, #128	; 0x80
 80153cc:	9400      	str	r4, [sp, #0]
 80153ce:	461a      	mov	r2, r3
 80153d0:	f001 f846 	bl	8016460 <uxr_serialize_message_header>
 80153d4:	b00a      	add	sp, #40	; 0x28
 80153d6:	bd10      	pop	{r4, pc}

080153d8 <uxr_stamp_session_header>:
 80153d8:	b530      	push	{r4, r5, lr}
 80153da:	b08d      	sub	sp, #52	; 0x34
 80153dc:	4604      	mov	r4, r0
 80153de:	460d      	mov	r5, r1
 80153e0:	4619      	mov	r1, r3
 80153e2:	a804      	add	r0, sp, #16
 80153e4:	9203      	str	r2, [sp, #12]
 80153e6:	2208      	movs	r2, #8
 80153e8:	f7fa f9fc 	bl	800f7e4 <ucdr_init_buffer>
 80153ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80153f0:	9b03      	ldr	r3, [sp, #12]
 80153f2:	462a      	mov	r2, r5
 80153f4:	a804      	add	r0, sp, #16
 80153f6:	9400      	str	r4, [sp, #0]
 80153f8:	f001 f832 	bl	8016460 <uxr_serialize_message_header>
 80153fc:	b00d      	add	sp, #52	; 0x34
 80153fe:	bd30      	pop	{r4, r5, pc}

08015400 <uxr_read_session_header>:
 8015400:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015404:	4607      	mov	r7, r0
 8015406:	b084      	sub	sp, #16
 8015408:	4608      	mov	r0, r1
 801540a:	460c      	mov	r4, r1
 801540c:	4615      	mov	r5, r2
 801540e:	461e      	mov	r6, r3
 8015410:	f7fa fa1a 	bl	800f848 <ucdr_buffer_remaining>
 8015414:	2808      	cmp	r0, #8
 8015416:	d803      	bhi.n	8015420 <uxr_read_session_header+0x20>
 8015418:	2000      	movs	r0, #0
 801541a:	b004      	add	sp, #16
 801541c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015420:	f10d 080c 	add.w	r8, sp, #12
 8015424:	4633      	mov	r3, r6
 8015426:	462a      	mov	r2, r5
 8015428:	4620      	mov	r0, r4
 801542a:	f10d 010b 	add.w	r1, sp, #11
 801542e:	f8cd 8000 	str.w	r8, [sp]
 8015432:	f001 f833 	bl	801649c <uxr_deserialize_message_header>
 8015436:	783a      	ldrb	r2, [r7, #0]
 8015438:	f89d 300b 	ldrb.w	r3, [sp, #11]
 801543c:	4293      	cmp	r3, r2
 801543e:	d1eb      	bne.n	8015418 <uxr_read_session_header+0x18>
 8015440:	061b      	lsls	r3, r3, #24
 8015442:	d41b      	bmi.n	801547c <uxr_read_session_header+0x7c>
 8015444:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8015448:	787b      	ldrb	r3, [r7, #1]
 801544a:	429a      	cmp	r2, r3
 801544c:	d003      	beq.n	8015456 <uxr_read_session_header+0x56>
 801544e:	2001      	movs	r0, #1
 8015450:	f080 0001 	eor.w	r0, r0, #1
 8015454:	e7e1      	b.n	801541a <uxr_read_session_header+0x1a>
 8015456:	f89d 200d 	ldrb.w	r2, [sp, #13]
 801545a:	1cb8      	adds	r0, r7, #2
 801545c:	78bb      	ldrb	r3, [r7, #2]
 801545e:	429a      	cmp	r2, r3
 8015460:	d1f5      	bne.n	801544e <uxr_read_session_header+0x4e>
 8015462:	f89d 200e 	ldrb.w	r2, [sp, #14]
 8015466:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 801546a:	429a      	cmp	r2, r3
 801546c:	d1ef      	bne.n	801544e <uxr_read_session_header+0x4e>
 801546e:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8015472:	7843      	ldrb	r3, [r0, #1]
 8015474:	429a      	cmp	r2, r3
 8015476:	d1ea      	bne.n	801544e <uxr_read_session_header+0x4e>
 8015478:	2000      	movs	r0, #0
 801547a:	e7e9      	b.n	8015450 <uxr_read_session_header+0x50>
 801547c:	2001      	movs	r0, #1
 801547e:	e7cc      	b.n	801541a <uxr_read_session_header+0x1a>

08015480 <uxr_session_header_offset>:
 8015480:	f990 3000 	ldrsb.w	r3, [r0]
 8015484:	2b00      	cmp	r3, #0
 8015486:	bfac      	ite	ge
 8015488:	2008      	movge	r0, #8
 801548a:	2004      	movlt	r0, #4
 801548c:	4770      	bx	lr
 801548e:	bf00      	nop

08015490 <uxr_init_base_object_request>:
 8015490:	b510      	push	{r4, lr}
 8015492:	b082      	sub	sp, #8
 8015494:	f64f 74f4 	movw	r4, #65524	; 0xfff4
 8015498:	9101      	str	r1, [sp, #4]
 801549a:	88c3      	ldrh	r3, [r0, #6]
 801549c:	f1a3 010a 	sub.w	r1, r3, #10
 80154a0:	b289      	uxth	r1, r1
 80154a2:	42a1      	cmp	r1, r4
 80154a4:	d80f      	bhi.n	80154c6 <uxr_init_base_object_request+0x36>
 80154a6:	3301      	adds	r3, #1
 80154a8:	b29c      	uxth	r4, r3
 80154aa:	f3c3 2c07 	ubfx	ip, r3, #8, #8
 80154ae:	b2db      	uxtb	r3, r3
 80154b0:	80c4      	strh	r4, [r0, #6]
 80154b2:	1c91      	adds	r1, r2, #2
 80154b4:	9801      	ldr	r0, [sp, #4]
 80154b6:	f882 c000 	strb.w	ip, [r2]
 80154ba:	7053      	strb	r3, [r2, #1]
 80154bc:	f7fe fe42 	bl	8014144 <uxr_object_id_to_raw>
 80154c0:	4620      	mov	r0, r4
 80154c2:	b002      	add	sp, #8
 80154c4:	bd10      	pop	{r4, pc}
 80154c6:	230a      	movs	r3, #10
 80154c8:	f04f 0c00 	mov.w	ip, #0
 80154cc:	461c      	mov	r4, r3
 80154ce:	e7ef      	b.n	80154b0 <uxr_init_base_object_request+0x20>

080154d0 <uxr_parse_base_object_request>:
 80154d0:	b570      	push	{r4, r5, r6, lr}
 80154d2:	4604      	mov	r4, r0
 80154d4:	3002      	adds	r0, #2
 80154d6:	460d      	mov	r5, r1
 80154d8:	4616      	mov	r6, r2
 80154da:	f7fe fe1f 	bl	801411c <uxr_object_id_from_raw>
 80154de:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80154e2:	8028      	strh	r0, [r5, #0]
 80154e4:	806b      	strh	r3, [r5, #2]
 80154e6:	7822      	ldrb	r2, [r4, #0]
 80154e8:	7863      	ldrb	r3, [r4, #1]
 80154ea:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80154ee:	8033      	strh	r3, [r6, #0]
 80154f0:	bd70      	pop	{r4, r5, r6, pc}
 80154f2:	bf00      	nop

080154f4 <uxr_init_framing_io>:
 80154f4:	2300      	movs	r3, #0
 80154f6:	7041      	strb	r1, [r0, #1]
 80154f8:	7003      	strb	r3, [r0, #0]
 80154fa:	8583      	strh	r3, [r0, #44]	; 0x2c
 80154fc:	4770      	bx	lr
 80154fe:	bf00      	nop

08015500 <uxr_write_framed_msg>:
 8015500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015504:	4617      	mov	r7, r2
 8015506:	7842      	ldrb	r2, [r0, #1]
 8015508:	460e      	mov	r6, r1
 801550a:	b083      	sub	sp, #12
 801550c:	f1a2 017d 	sub.w	r1, r2, #125	; 0x7d
 8015510:	469b      	mov	fp, r3
 8015512:	237e      	movs	r3, #126	; 0x7e
 8015514:	4604      	mov	r4, r0
 8015516:	2901      	cmp	r1, #1
 8015518:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 801551c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
 8015520:	f89d 0034 	ldrb.w	r0, [sp, #52]	; 0x34
 8015524:	f240 8115 	bls.w	8015752 <uxr_write_framed_msg+0x252>
 8015528:	f1a0 017d 	sub.w	r1, r0, #125	; 0x7d
 801552c:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
 8015530:	2202      	movs	r2, #2
 8015532:	2901      	cmp	r1, #1
 8015534:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8015538:	d952      	bls.n	80155e0 <uxr_write_framed_msg+0xe0>
 801553a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801553c:	2103      	movs	r1, #3
 801553e:	f884 003a 	strb.w	r0, [r4, #58]	; 0x3a
 8015542:	b2dd      	uxtb	r5, r3
 8015544:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 8015548:	f1a5 027d 	sub.w	r2, r5, #125	; 0x7d
 801554c:	2a01      	cmp	r2, #1
 801554e:	d95c      	bls.n	801560a <uxr_write_framed_msg+0x10a>
 8015550:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015552:	1862      	adds	r2, r4, r1
 8015554:	3101      	adds	r1, #1
 8015556:	f3c3 2007 	ubfx	r0, r3, #8, #8
 801555a:	f882 5038 	strb.w	r5, [r2, #56]	; 0x38
 801555e:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 8015562:	f1a0 027d 	sub.w	r2, r0, #125	; 0x7d
 8015566:	2a01      	cmp	r2, #1
 8015568:	d961      	bls.n	801562e <uxr_write_framed_msg+0x12e>
 801556a:	1c4a      	adds	r2, r1, #1
 801556c:	4421      	add	r1, r4
 801556e:	b2d2      	uxtb	r2, r2
 8015570:	f881 0038 	strb.w	r0, [r1, #56]	; 0x38
 8015574:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8015578:	2b00      	cmp	r3, #0
 801557a:	d06a      	beq.n	8015652 <uxr_write_framed_msg+0x152>
 801557c:	f04f 0800 	mov.w	r8, #0
 8015580:	46c1      	mov	r9, r8
 8015582:	e016      	b.n	80155b2 <uxr_write_framed_msg+0xb2>
 8015584:	2a29      	cmp	r2, #41	; 0x29
 8015586:	d868      	bhi.n	801565a <uxr_write_framed_msg+0x15a>
 8015588:	18a0      	adds	r0, r4, r2
 801558a:	3201      	adds	r2, #1
 801558c:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
 8015590:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8015594:	ea88 0101 	eor.w	r1, r8, r1
 8015598:	4b7d      	ldr	r3, [pc, #500]	; (8015790 <uxr_write_framed_msg+0x290>)
 801559a:	f109 0901 	add.w	r9, r9, #1
 801559e:	b2c9      	uxtb	r1, r1
 80155a0:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 80155a4:	ea82 2818 	eor.w	r8, r2, r8, lsr #8
 80155a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80155aa:	454b      	cmp	r3, r9
 80155ac:	d969      	bls.n	8015682 <uxr_write_framed_msg+0x182>
 80155ae:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 80155b2:	f81b 1009 	ldrb.w	r1, [fp, r9]
 80155b6:	f1a1 007d 	sub.w	r0, r1, #125	; 0x7d
 80155ba:	2801      	cmp	r0, #1
 80155bc:	d8e2      	bhi.n	8015584 <uxr_write_framed_msg+0x84>
 80155be:	1c50      	adds	r0, r2, #1
 80155c0:	b2c0      	uxtb	r0, r0
 80155c2:	2829      	cmp	r0, #41	; 0x29
 80155c4:	d849      	bhi.n	801565a <uxr_write_framed_msg+0x15a>
 80155c6:	18a0      	adds	r0, r4, r2
 80155c8:	f04f 037d 	mov.w	r3, #125	; 0x7d
 80155cc:	3202      	adds	r2, #2
 80155ce:	f081 0520 	eor.w	r5, r1, #32
 80155d2:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
 80155d6:	f880 5039 	strb.w	r5, [r0, #57]	; 0x39
 80155da:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 80155de:	e7d9      	b.n	8015594 <uxr_write_framed_msg+0x94>
 80155e0:	2104      	movs	r1, #4
 80155e2:	f04f 0c03 	mov.w	ip, #3
 80155e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80155e8:	4422      	add	r2, r4
 80155ea:	f04f 0e7d 	mov.w	lr, #125	; 0x7d
 80155ee:	44a4      	add	ip, r4
 80155f0:	b2dd      	uxtb	r5, r3
 80155f2:	f080 0020 	eor.w	r0, r0, #32
 80155f6:	f882 e038 	strb.w	lr, [r2, #56]	; 0x38
 80155fa:	f1a5 027d 	sub.w	r2, r5, #125	; 0x7d
 80155fe:	f88c 0038 	strb.w	r0, [ip, #56]	; 0x38
 8015602:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 8015606:	2a01      	cmp	r2, #1
 8015608:	d8a2      	bhi.n	8015550 <uxr_write_framed_msg+0x50>
 801560a:	1862      	adds	r2, r4, r1
 801560c:	207d      	movs	r0, #125	; 0x7d
 801560e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015610:	f085 0520 	eor.w	r5, r5, #32
 8015614:	f882 0038 	strb.w	r0, [r2, #56]	; 0x38
 8015618:	3102      	adds	r1, #2
 801561a:	f3c3 2007 	ubfx	r0, r3, #8, #8
 801561e:	f882 5039 	strb.w	r5, [r2, #57]	; 0x39
 8015622:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 8015626:	f1a0 027d 	sub.w	r2, r0, #125	; 0x7d
 801562a:	2a01      	cmp	r2, #1
 801562c:	d89d      	bhi.n	801556a <uxr_write_framed_msg+0x6a>
 801562e:	1c4d      	adds	r5, r1, #1
 8015630:	1c8a      	adds	r2, r1, #2
 8015632:	f080 0020 	eor.w	r0, r0, #32
 8015636:	4421      	add	r1, r4
 8015638:	fa54 f585 	uxtab	r5, r4, r5
 801563c:	b2d2      	uxtb	r2, r2
 801563e:	f04f 0c7d 	mov.w	ip, #125	; 0x7d
 8015642:	f881 c038 	strb.w	ip, [r1, #56]	; 0x38
 8015646:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
 801564a:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 801564e:	2b00      	cmp	r3, #0
 8015650:	d194      	bne.n	801557c <uxr_write_framed_msg+0x7c>
 8015652:	4619      	mov	r1, r3
 8015654:	f8ad 3004 	strh.w	r3, [sp, #4]
 8015658:	e019      	b.n	801568e <uxr_write_framed_msg+0x18e>
 801565a:	2500      	movs	r5, #0
 801565c:	e000      	b.n	8015660 <uxr_write_framed_msg+0x160>
 801565e:	b160      	cbz	r0, 801567a <uxr_write_framed_msg+0x17a>
 8015660:	f105 0138 	add.w	r1, r5, #56	; 0x38
 8015664:	1b52      	subs	r2, r2, r5
 8015666:	4653      	mov	r3, sl
 8015668:	4638      	mov	r0, r7
 801566a:	4421      	add	r1, r4
 801566c:	47b0      	blx	r6
 801566e:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8015672:	4405      	add	r5, r0
 8015674:	4295      	cmp	r5, r2
 8015676:	d3f2      	bcc.n	801565e <uxr_write_framed_msg+0x15e>
 8015678:	d066      	beq.n	8015748 <uxr_write_framed_msg+0x248>
 801567a:	2000      	movs	r0, #0
 801567c:	b003      	add	sp, #12
 801567e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015682:	fa5f f188 	uxtb.w	r1, r8
 8015686:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 801568a:	f8ad 8004 	strh.w	r8, [sp, #4]
 801568e:	f04f 0900 	mov.w	r9, #0
 8015692:	f04f 0b7d 	mov.w	fp, #125	; 0x7d
 8015696:	46c8      	mov	r8, r9
 8015698:	e013      	b.n	80156c2 <uxr_write_framed_msg+0x1c2>
 801569a:	2a29      	cmp	r2, #41	; 0x29
 801569c:	d824      	bhi.n	80156e8 <uxr_write_framed_msg+0x1e8>
 801569e:	18a3      	adds	r3, r4, r2
 80156a0:	3201      	adds	r2, #1
 80156a2:	f883 1038 	strb.w	r1, [r3, #56]	; 0x38
 80156a6:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 80156aa:	f109 0901 	add.w	r9, r9, #1
 80156ae:	f1b9 0f02 	cmp.w	r9, #2
 80156b2:	d02d      	beq.n	8015710 <uxr_write_framed_msg+0x210>
 80156b4:	f109 0308 	add.w	r3, r9, #8
 80156b8:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 80156bc:	446b      	add	r3, sp
 80156be:	f813 1c04 	ldrb.w	r1, [r3, #-4]
 80156c2:	f1a1 037d 	sub.w	r3, r1, #125	; 0x7d
 80156c6:	2b01      	cmp	r3, #1
 80156c8:	d8e7      	bhi.n	801569a <uxr_write_framed_msg+0x19a>
 80156ca:	1c53      	adds	r3, r2, #1
 80156cc:	b2db      	uxtb	r3, r3
 80156ce:	2b29      	cmp	r3, #41	; 0x29
 80156d0:	d80a      	bhi.n	80156e8 <uxr_write_framed_msg+0x1e8>
 80156d2:	18a3      	adds	r3, r4, r2
 80156d4:	f081 0120 	eor.w	r1, r1, #32
 80156d8:	3202      	adds	r2, #2
 80156da:	f883 1039 	strb.w	r1, [r3, #57]	; 0x39
 80156de:	f883 b038 	strb.w	fp, [r3, #56]	; 0x38
 80156e2:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 80156e6:	e7e0      	b.n	80156aa <uxr_write_framed_msg+0x1aa>
 80156e8:	2500      	movs	r5, #0
 80156ea:	e001      	b.n	80156f0 <uxr_write_framed_msg+0x1f0>
 80156ec:	2800      	cmp	r0, #0
 80156ee:	d0c4      	beq.n	801567a <uxr_write_framed_msg+0x17a>
 80156f0:	f105 0138 	add.w	r1, r5, #56	; 0x38
 80156f4:	1b52      	subs	r2, r2, r5
 80156f6:	4653      	mov	r3, sl
 80156f8:	4638      	mov	r0, r7
 80156fa:	4421      	add	r1, r4
 80156fc:	47b0      	blx	r6
 80156fe:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8015702:	4405      	add	r5, r0
 8015704:	4295      	cmp	r5, r2
 8015706:	d3f1      	bcc.n	80156ec <uxr_write_framed_msg+0x1ec>
 8015708:	d1b7      	bne.n	801567a <uxr_write_framed_msg+0x17a>
 801570a:	f884 8062 	strb.w	r8, [r4, #98]	; 0x62
 801570e:	e7d1      	b.n	80156b4 <uxr_write_framed_msg+0x1b4>
 8015710:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8015714:	b19a      	cbz	r2, 801573e <uxr_write_framed_msg+0x23e>
 8015716:	2500      	movs	r5, #0
 8015718:	e001      	b.n	801571e <uxr_write_framed_msg+0x21e>
 801571a:	2800      	cmp	r0, #0
 801571c:	d0ad      	beq.n	801567a <uxr_write_framed_msg+0x17a>
 801571e:	f105 0138 	add.w	r1, r5, #56	; 0x38
 8015722:	1b52      	subs	r2, r2, r5
 8015724:	4653      	mov	r3, sl
 8015726:	4638      	mov	r0, r7
 8015728:	4421      	add	r1, r4
 801572a:	47b0      	blx	r6
 801572c:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8015730:	4405      	add	r5, r0
 8015732:	4295      	cmp	r5, r2
 8015734:	d3f1      	bcc.n	801571a <uxr_write_framed_msg+0x21a>
 8015736:	d1a0      	bne.n	801567a <uxr_write_framed_msg+0x17a>
 8015738:	2300      	movs	r3, #0
 801573a:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 801573e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015740:	b298      	uxth	r0, r3
 8015742:	b003      	add	sp, #12
 8015744:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015748:	f04f 0300 	mov.w	r3, #0
 801574c:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 8015750:	e72a      	b.n	80155a8 <uxr_write_framed_msg+0xa8>
 8015752:	217d      	movs	r1, #125	; 0x7d
 8015754:	f082 0220 	eor.w	r2, r2, #32
 8015758:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
 801575c:	f1a0 017d 	sub.w	r1, r0, #125	; 0x7d
 8015760:	f884 203a 	strb.w	r2, [r4, #58]	; 0x3a
 8015764:	2203      	movs	r2, #3
 8015766:	2901      	cmp	r1, #1
 8015768:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 801576c:	d803      	bhi.n	8015776 <uxr_write_framed_msg+0x276>
 801576e:	2105      	movs	r1, #5
 8015770:	f04f 0c04 	mov.w	ip, #4
 8015774:	e737      	b.n	80155e6 <uxr_write_framed_msg+0xe6>
 8015776:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015778:	2104      	movs	r1, #4
 801577a:	f884 003b 	strb.w	r0, [r4, #59]	; 0x3b
 801577e:	b2dd      	uxtb	r5, r3
 8015780:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 8015784:	f1a5 027d 	sub.w	r2, r5, #125	; 0x7d
 8015788:	2a01      	cmp	r2, #1
 801578a:	f63f aee1 	bhi.w	8015550 <uxr_write_framed_msg+0x50>
 801578e:	e73c      	b.n	801560a <uxr_write_framed_msg+0x10a>
 8015790:	0801e314 	.word	0x0801e314

08015794 <uxr_framing_read_transport>:
 8015794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015798:	4604      	mov	r4, r0
 801579a:	b085      	sub	sp, #20
 801579c:	4692      	mov	sl, r2
 801579e:	4689      	mov	r9, r1
 80157a0:	461d      	mov	r5, r3
 80157a2:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 80157a4:	f000 fca6 	bl	80160f4 <uxr_millis>
 80157a8:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
 80157ac:	f894 702d 	ldrb.w	r7, [r4, #45]	; 0x2d
 80157b0:	4680      	mov	r8, r0
 80157b2:	42ba      	cmp	r2, r7
 80157b4:	d05f      	beq.n	8015876 <uxr_framing_read_transport+0xe2>
 80157b6:	d817      	bhi.n	80157e8 <uxr_framing_read_transport+0x54>
 80157b8:	3f01      	subs	r7, #1
 80157ba:	1aba      	subs	r2, r7, r2
 80157bc:	2700      	movs	r7, #0
 80157be:	b2d2      	uxtb	r2, r2
 80157c0:	42b2      	cmp	r2, r6
 80157c2:	d81a      	bhi.n	80157fa <uxr_framing_read_transport+0x66>
 80157c4:	19d3      	adds	r3, r2, r7
 80157c6:	42b3      	cmp	r3, r6
 80157c8:	d852      	bhi.n	8015870 <uxr_framing_read_transport+0xdc>
 80157ca:	b9d2      	cbnz	r2, 8015802 <uxr_framing_read_transport+0x6e>
 80157cc:	2600      	movs	r6, #0
 80157ce:	f000 fc91 	bl	80160f4 <uxr_millis>
 80157d2:	682b      	ldr	r3, [r5, #0]
 80157d4:	eba0 0008 	sub.w	r0, r0, r8
 80157d8:	1a1b      	subs	r3, r3, r0
 80157da:	4630      	mov	r0, r6
 80157dc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80157e0:	602b      	str	r3, [r5, #0]
 80157e2:	b005      	add	sp, #20
 80157e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80157e8:	2f00      	cmp	r7, #0
 80157ea:	d060      	beq.n	80158ae <uxr_framing_read_transport+0x11a>
 80157ec:	f1c2 022a 	rsb	r2, r2, #42	; 0x2a
 80157f0:	3f01      	subs	r7, #1
 80157f2:	b2d2      	uxtb	r2, r2
 80157f4:	b2ff      	uxtb	r7, r7
 80157f6:	42b2      	cmp	r2, r6
 80157f8:	d9e4      	bls.n	80157c4 <uxr_framing_read_transport+0x30>
 80157fa:	b2f2      	uxtb	r2, r6
 80157fc:	2700      	movs	r7, #0
 80157fe:	2a00      	cmp	r2, #0
 8015800:	d0e4      	beq.n	80157cc <uxr_framing_read_transport+0x38>
 8015802:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015804:	4650      	mov	r0, sl
 8015806:	9203      	str	r2, [sp, #12]
 8015808:	9300      	str	r3, [sp, #0]
 801580a:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 801580e:	682b      	ldr	r3, [r5, #0]
 8015810:	3102      	adds	r1, #2
 8015812:	f8df b0a4 	ldr.w	fp, [pc, #164]	; 80158b8 <uxr_framing_read_transport+0x124>
 8015816:	4421      	add	r1, r4
 8015818:	47c8      	blx	r9
 801581a:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 801581e:	4606      	mov	r6, r0
 8015820:	4403      	add	r3, r0
 8015822:	0859      	lsrs	r1, r3, #1
 8015824:	fbab 2101 	umull	r2, r1, fp, r1
 8015828:	222a      	movs	r2, #42	; 0x2a
 801582a:	0889      	lsrs	r1, r1, #2
 801582c:	fb02 3111 	mls	r1, r2, r1, r3
 8015830:	f884 102c 	strb.w	r1, [r4, #44]	; 0x2c
 8015834:	2800      	cmp	r0, #0
 8015836:	d0c9      	beq.n	80157cc <uxr_framing_read_transport+0x38>
 8015838:	9a03      	ldr	r2, [sp, #12]
 801583a:	4290      	cmp	r0, r2
 801583c:	d1c7      	bne.n	80157ce <uxr_framing_read_transport+0x3a>
 801583e:	2f00      	cmp	r7, #0
 8015840:	d0c5      	beq.n	80157ce <uxr_framing_read_transport+0x3a>
 8015842:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015844:	3102      	adds	r1, #2
 8015846:	463a      	mov	r2, r7
 8015848:	4650      	mov	r0, sl
 801584a:	4421      	add	r1, r4
 801584c:	9300      	str	r3, [sp, #0]
 801584e:	2300      	movs	r3, #0
 8015850:	47c8      	blx	r9
 8015852:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
 8015856:	4406      	add	r6, r0
 8015858:	1813      	adds	r3, r2, r0
 801585a:	085a      	lsrs	r2, r3, #1
 801585c:	fbab 1b02 	umull	r1, fp, fp, r2
 8015860:	222a      	movs	r2, #42	; 0x2a
 8015862:	ea4f 0b9b 	mov.w	fp, fp, lsr #2
 8015866:	fb02 331b 	mls	r3, r2, fp, r3
 801586a:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
 801586e:	e7ae      	b.n	80157ce <uxr_framing_read_transport+0x3a>
 8015870:	1ab6      	subs	r6, r6, r2
 8015872:	b2f7      	uxtb	r7, r6
 8015874:	e7a9      	b.n	80157ca <uxr_framing_read_transport+0x36>
 8015876:	2300      	movs	r3, #0
 8015878:	2e28      	cmp	r6, #40	; 0x28
 801587a:	85a3      	strh	r3, [r4, #44]	; 0x2c
 801587c:	d9bd      	bls.n	80157fa <uxr_framing_read_transport+0x66>
 801587e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015880:	2229      	movs	r2, #41	; 0x29
 8015882:	1ca1      	adds	r1, r4, #2
 8015884:	4650      	mov	r0, sl
 8015886:	9300      	str	r3, [sp, #0]
 8015888:	682b      	ldr	r3, [r5, #0]
 801588a:	47c8      	blx	r9
 801588c:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8015890:	4606      	mov	r6, r0
 8015892:	212a      	movs	r1, #42	; 0x2a
 8015894:	4403      	add	r3, r0
 8015896:	4808      	ldr	r0, [pc, #32]	; (80158b8 <uxr_framing_read_transport+0x124>)
 8015898:	085a      	lsrs	r2, r3, #1
 801589a:	fba0 0202 	umull	r0, r2, r0, r2
 801589e:	0892      	lsrs	r2, r2, #2
 80158a0:	fb01 3312 	mls	r3, r1, r2, r3
 80158a4:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
 80158a8:	2e00      	cmp	r6, #0
 80158aa:	d08f      	beq.n	80157cc <uxr_framing_read_transport+0x38>
 80158ac:	e78f      	b.n	80157ce <uxr_framing_read_transport+0x3a>
 80158ae:	f1c2 0229 	rsb	r2, r2, #41	; 0x29
 80158b2:	b2d2      	uxtb	r2, r2
 80158b4:	e784      	b.n	80157c0 <uxr_framing_read_transport+0x2c>
 80158b6:	bf00      	nop
 80158b8:	30c30c31 	.word	0x30c30c31

080158bc <uxr_read_framed_msg>:
 80158bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80158c0:	461e      	mov	r6, r3
 80158c2:	f890 502c 	ldrb.w	r5, [r0, #44]	; 0x2c
 80158c6:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 80158ca:	b083      	sub	sp, #12
 80158cc:	4604      	mov	r4, r0
 80158ce:	4688      	mov	r8, r1
 80158d0:	429d      	cmp	r5, r3
 80158d2:	4691      	mov	r9, r2
 80158d4:	f000 818c 	beq.w	8015bf0 <uxr_read_framed_msg+0x334>
 80158d8:	7823      	ldrb	r3, [r4, #0]
 80158da:	4dc3      	ldr	r5, [pc, #780]	; (8015be8 <uxr_read_framed_msg+0x32c>)
 80158dc:	4fc3      	ldr	r7, [pc, #780]	; (8015bec <uxr_read_framed_msg+0x330>)
 80158de:	2b07      	cmp	r3, #7
 80158e0:	d8fd      	bhi.n	80158de <uxr_read_framed_msg+0x22>
 80158e2:	e8df f013 	tbh	[pc, r3, lsl #1]
 80158e6:	011c      	.short	0x011c
 80158e8:	00d900fb 	.word	0x00d900fb
 80158ec:	008f00ba 	.word	0x008f00ba
 80158f0:	00320051 	.word	0x00320051
 80158f4:	0008      	.short	0x0008
 80158f6:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 80158fa:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 80158fe:	4299      	cmp	r1, r3
 8015900:	f000 814d 	beq.w	8015b9e <uxr_read_framed_msg+0x2e2>
 8015904:	18e2      	adds	r2, r4, r3
 8015906:	7892      	ldrb	r2, [r2, #2]
 8015908:	2a7d      	cmp	r2, #125	; 0x7d
 801590a:	f000 81b8 	beq.w	8015c7e <uxr_read_framed_msg+0x3c2>
 801590e:	3301      	adds	r3, #1
 8015910:	212a      	movs	r1, #42	; 0x2a
 8015912:	2a7e      	cmp	r2, #126	; 0x7e
 8015914:	ea4f 0053 	mov.w	r0, r3, lsr #1
 8015918:	fba5 c000 	umull	ip, r0, r5, r0
 801591c:	ea4f 0090 	mov.w	r0, r0, lsr #2
 8015920:	fb01 3310 	mls	r3, r1, r0, r3
 8015924:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8015928:	f000 8257 	beq.w	8015dda <uxr_read_framed_msg+0x51e>
 801592c:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
 801592e:	2000      	movs	r0, #0
 8015930:	8ee1      	ldrh	r1, [r4, #54]	; 0x36
 8015932:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8015936:	7020      	strb	r0, [r4, #0]
 8015938:	b29b      	uxth	r3, r3
 801593a:	4299      	cmp	r1, r3
 801593c:	86a3      	strh	r3, [r4, #52]	; 0x34
 801593e:	f000 8178 	beq.w	8015c32 <uxr_read_framed_msg+0x376>
 8015942:	2000      	movs	r0, #0
 8015944:	b003      	add	sp, #12
 8015946:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801594a:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 801594e:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8015952:	4298      	cmp	r0, r3
 8015954:	f000 8132 	beq.w	8015bbc <uxr_read_framed_msg+0x300>
 8015958:	18e2      	adds	r2, r4, r3
 801595a:	7891      	ldrb	r1, [r2, #2]
 801595c:	297d      	cmp	r1, #125	; 0x7d
 801595e:	f000 8170 	beq.w	8015c42 <uxr_read_framed_msg+0x386>
 8015962:	3301      	adds	r3, #1
 8015964:	202a      	movs	r0, #42	; 0x2a
 8015966:	297e      	cmp	r1, #126	; 0x7e
 8015968:	ea4f 0253 	mov.w	r2, r3, lsr #1
 801596c:	fba5 c202 	umull	ip, r2, r5, r2
 8015970:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8015974:	fb00 3312 	mls	r3, r0, r2, r3
 8015978:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801597c:	f000 821d 	beq.w	8015dba <uxr_read_framed_msg+0x4fe>
 8015980:	2307      	movs	r3, #7
 8015982:	86a1      	strh	r1, [r4, #52]	; 0x34
 8015984:	7023      	strb	r3, [r4, #0]
 8015986:	e7aa      	b.n	80158de <uxr_read_framed_msg+0x22>
 8015988:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 801598a:	f8b4 e030 	ldrh.w	lr, [r4, #48]	; 0x30
 801598e:	459e      	cmp	lr, r3
 8015990:	d827      	bhi.n	80159e2 <uxr_read_framed_msg+0x126>
 8015992:	e032      	b.n	80159fa <uxr_read_framed_msg+0x13e>
 8015994:	fba5 b101 	umull	fp, r1, r5, r1
 8015998:	f89c c002 	ldrb.w	ip, [ip, #2]
 801599c:	f04f 0b2a 	mov.w	fp, #42	; 0x2a
 80159a0:	0889      	lsrs	r1, r1, #2
 80159a2:	f1bc 0f7d 	cmp.w	ip, #125	; 0x7d
 80159a6:	fb0b 0111 	mls	r1, fp, r1, r0
 80159aa:	f000 80d4 	beq.w	8015b56 <uxr_read_framed_msg+0x29a>
 80159ae:	f1bc 0f7e 	cmp.w	ip, #126	; 0x7e
 80159b2:	f884 102d 	strb.w	r1, [r4, #45]	; 0x2d
 80159b6:	f000 80cb 	beq.w	8015b50 <uxr_read_framed_msg+0x294>
 80159ba:	f806 c003 	strb.w	ip, [r6, r3]
 80159be:	8ee0      	ldrh	r0, [r4, #54]	; 0x36
 80159c0:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 80159c2:	ea80 010c 	eor.w	r1, r0, ip
 80159c6:	f8b4 e030 	ldrh.w	lr, [r4, #48]	; 0x30
 80159ca:	3301      	adds	r3, #1
 80159cc:	b2c9      	uxtb	r1, r1
 80159ce:	b29b      	uxth	r3, r3
 80159d0:	f837 2011 	ldrh.w	r2, [r7, r1, lsl #1]
 80159d4:	4573      	cmp	r3, lr
 80159d6:	8663      	strh	r3, [r4, #50]	; 0x32
 80159d8:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 80159dc:	86e2      	strh	r2, [r4, #54]	; 0x36
 80159de:	f080 811d 	bcs.w	8015c1c <uxr_read_framed_msg+0x360>
 80159e2:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 80159e6:	f894 a02c 	ldrb.w	sl, [r4, #44]	; 0x2c
 80159ea:	1c50      	adds	r0, r2, #1
 80159ec:	eb04 0c02 	add.w	ip, r4, r2
 80159f0:	4592      	cmp	sl, r2
 80159f2:	ea4f 0150 	mov.w	r1, r0, lsr #1
 80159f6:	d1cd      	bne.n	8015994 <uxr_read_framed_msg+0xd8>
 80159f8:	459e      	cmp	lr, r3
 80159fa:	f040 8114 	bne.w	8015c26 <uxr_read_framed_msg+0x36a>
 80159fe:	2306      	movs	r3, #6
 8015a00:	7023      	strb	r3, [r4, #0]
 8015a02:	e76c      	b.n	80158de <uxr_read_framed_msg+0x22>
 8015a04:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8015a08:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8015a0c:	4298      	cmp	r0, r3
 8015a0e:	f000 80c6 	beq.w	8015b9e <uxr_read_framed_msg+0x2e2>
 8015a12:	18e2      	adds	r2, r4, r3
 8015a14:	7891      	ldrb	r1, [r2, #2]
 8015a16:	297d      	cmp	r1, #125	; 0x7d
 8015a18:	f000 8193 	beq.w	8015d42 <uxr_read_framed_msg+0x486>
 8015a1c:	3301      	adds	r3, #1
 8015a1e:	202a      	movs	r0, #42	; 0x2a
 8015a20:	297e      	cmp	r1, #126	; 0x7e
 8015a22:	ea4f 0253 	mov.w	r2, r3, lsr #1
 8015a26:	fba5 c202 	umull	ip, r2, r5, r2
 8015a2a:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8015a2e:	fb00 3312 	mls	r3, r0, r2, r3
 8015a32:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8015a36:	f000 81d0 	beq.w	8015dda <uxr_read_framed_msg+0x51e>
 8015a3a:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 8015a3c:	2000      	movs	r0, #0
 8015a3e:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8015a42:	990c      	ldr	r1, [sp, #48]	; 0x30
 8015a44:	8660      	strh	r0, [r4, #50]	; 0x32
 8015a46:	b29b      	uxth	r3, r3
 8015a48:	86e0      	strh	r0, [r4, #54]	; 0x36
 8015a4a:	428b      	cmp	r3, r1
 8015a4c:	8623      	strh	r3, [r4, #48]	; 0x30
 8015a4e:	f240 80e2 	bls.w	8015c16 <uxr_read_framed_msg+0x35a>
 8015a52:	7020      	strb	r0, [r4, #0]
 8015a54:	b003      	add	sp, #12
 8015a56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a5a:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8015a5e:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8015a62:	4298      	cmp	r0, r3
 8015a64:	f000 80aa 	beq.w	8015bbc <uxr_read_framed_msg+0x300>
 8015a68:	18e2      	adds	r2, r4, r3
 8015a6a:	7891      	ldrb	r1, [r2, #2]
 8015a6c:	297d      	cmp	r1, #125	; 0x7d
 8015a6e:	f000 8186 	beq.w	8015d7e <uxr_read_framed_msg+0x4c2>
 8015a72:	3301      	adds	r3, #1
 8015a74:	202a      	movs	r0, #42	; 0x2a
 8015a76:	297e      	cmp	r1, #126	; 0x7e
 8015a78:	ea4f 0253 	mov.w	r2, r3, lsr #1
 8015a7c:	fba5 c202 	umull	ip, r2, r5, r2
 8015a80:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8015a84:	fb00 3312 	mls	r3, r0, r2, r3
 8015a88:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8015a8c:	f000 8195 	beq.w	8015dba <uxr_read_framed_msg+0x4fe>
 8015a90:	2304      	movs	r3, #4
 8015a92:	8621      	strh	r1, [r4, #48]	; 0x30
 8015a94:	7023      	strb	r3, [r4, #0]
 8015a96:	e722      	b.n	80158de <uxr_read_framed_msg+0x22>
 8015a98:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8015a9c:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 8015aa0:	4290      	cmp	r0, r2
 8015aa2:	f000 80b4 	beq.w	8015c0e <uxr_read_framed_msg+0x352>
 8015aa6:	18a3      	adds	r3, r4, r2
 8015aa8:	7899      	ldrb	r1, [r3, #2]
 8015aaa:	297d      	cmp	r1, #125	; 0x7d
 8015aac:	f000 8107 	beq.w	8015cbe <uxr_read_framed_msg+0x402>
 8015ab0:	3201      	adds	r2, #1
 8015ab2:	232a      	movs	r3, #42	; 0x2a
 8015ab4:	297e      	cmp	r1, #126	; 0x7e
 8015ab6:	ea4f 0052 	mov.w	r0, r2, lsr #1
 8015aba:	fba5 c000 	umull	ip, r0, r5, r0
 8015abe:	ea4f 0090 	mov.w	r0, r0, lsr #2
 8015ac2:	fb03 2210 	mls	r2, r3, r0, r2
 8015ac6:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 8015aca:	f000 818a 	beq.w	8015de2 <uxr_read_framed_msg+0x526>
 8015ace:	7863      	ldrb	r3, [r4, #1]
 8015ad0:	428b      	cmp	r3, r1
 8015ad2:	bf0c      	ite	eq
 8015ad4:	2303      	moveq	r3, #3
 8015ad6:	2300      	movne	r3, #0
 8015ad8:	7023      	strb	r3, [r4, #0]
 8015ada:	e700      	b.n	80158de <uxr_read_framed_msg+0x22>
 8015adc:	2300      	movs	r3, #0
 8015ade:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8015ae2:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
 8015ae6:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8015aea:	4299      	cmp	r1, r3
 8015aec:	d06a      	beq.n	8015bc4 <uxr_read_framed_msg+0x308>
 8015aee:	18e2      	adds	r2, r4, r3
 8015af0:	7890      	ldrb	r0, [r2, #2]
 8015af2:	287d      	cmp	r0, #125	; 0x7d
 8015af4:	f000 8100 	beq.w	8015cf8 <uxr_read_framed_msg+0x43c>
 8015af8:	3301      	adds	r3, #1
 8015afa:	212a      	movs	r1, #42	; 0x2a
 8015afc:	287e      	cmp	r0, #126	; 0x7e
 8015afe:	f884 002e 	strb.w	r0, [r4, #46]	; 0x2e
 8015b02:	ea4f 0253 	mov.w	r2, r3, lsr #1
 8015b06:	fba5 c202 	umull	ip, r2, r5, r2
 8015b0a:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8015b0e:	fb01 3312 	mls	r3, r1, r2, r3
 8015b12:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8015b16:	d055      	beq.n	8015bc4 <uxr_read_framed_msg+0x308>
 8015b18:	2302      	movs	r3, #2
 8015b1a:	7023      	strb	r3, [r4, #0]
 8015b1c:	e6df      	b.n	80158de <uxr_read_framed_msg+0x22>
 8015b1e:	f894 c02c 	ldrb.w	ip, [r4, #44]	; 0x2c
 8015b22:	f04f 0e2a 	mov.w	lr, #42	; 0x2a
 8015b26:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8015b2a:	1c5a      	adds	r2, r3, #1
 8015b2c:	459c      	cmp	ip, r3
 8015b2e:	eb04 0103 	add.w	r1, r4, r3
 8015b32:	ea4f 0352 	mov.w	r3, r2, lsr #1
 8015b36:	f43f af04 	beq.w	8015942 <uxr_read_framed_msg+0x86>
 8015b3a:	fba5 0303 	umull	r0, r3, r5, r3
 8015b3e:	7889      	ldrb	r1, [r1, #2]
 8015b40:	089b      	lsrs	r3, r3, #2
 8015b42:	297e      	cmp	r1, #126	; 0x7e
 8015b44:	fb0e 2313 	mls	r3, lr, r3, r2
 8015b48:	b2db      	uxtb	r3, r3
 8015b4a:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8015b4e:	d1ec      	bne.n	8015b2a <uxr_read_framed_msg+0x26e>
 8015b50:	2301      	movs	r3, #1
 8015b52:	7023      	strb	r3, [r4, #0]
 8015b54:	e6c3      	b.n	80158de <uxr_read_framed_msg+0x22>
 8015b56:	1c50      	adds	r0, r2, #1
 8015b58:	f04f 0b2a 	mov.w	fp, #42	; 0x2a
 8015b5c:	3202      	adds	r2, #2
 8015b5e:	0841      	lsrs	r1, r0, #1
 8015b60:	fba5 c101 	umull	ip, r1, r5, r1
 8015b64:	0889      	lsrs	r1, r1, #2
 8015b66:	fb0b 0111 	mls	r1, fp, r1, r0
 8015b6a:	1860      	adds	r0, r4, r1
 8015b6c:	b2c9      	uxtb	r1, r1
 8015b6e:	458a      	cmp	sl, r1
 8015b70:	f43f af42 	beq.w	80159f8 <uxr_read_framed_msg+0x13c>
 8015b74:	0851      	lsrs	r1, r2, #1
 8015b76:	7880      	ldrb	r0, [r0, #2]
 8015b78:	fba5 a101 	umull	sl, r1, r5, r1
 8015b7c:	287e      	cmp	r0, #126	; 0x7e
 8015b7e:	f080 0c20 	eor.w	ip, r0, #32
 8015b82:	ea4f 0191 	mov.w	r1, r1, lsr #2
 8015b86:	fb0b 2211 	mls	r2, fp, r1, r2
 8015b8a:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 8015b8e:	f47f af14 	bne.w	80159ba <uxr_read_framed_msg+0xfe>
 8015b92:	459e      	cmp	lr, r3
 8015b94:	f43f af33 	beq.w	80159fe <uxr_read_framed_msg+0x142>
 8015b98:	2301      	movs	r3, #1
 8015b9a:	7023      	strb	r3, [r4, #0]
 8015b9c:	e69f      	b.n	80158de <uxr_read_framed_msg+0x22>
 8015b9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015ba0:	9300      	str	r3, [sp, #0]
 8015ba2:	2301      	movs	r3, #1
 8015ba4:	9301      	str	r3, [sp, #4]
 8015ba6:	464a      	mov	r2, r9
 8015ba8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015baa:	4641      	mov	r1, r8
 8015bac:	4620      	mov	r0, r4
 8015bae:	f7ff fdf1 	bl	8015794 <uxr_framing_read_transport>
 8015bb2:	2800      	cmp	r0, #0
 8015bb4:	f43f aec5 	beq.w	8015942 <uxr_read_framed_msg+0x86>
 8015bb8:	7823      	ldrb	r3, [r4, #0]
 8015bba:	e690      	b.n	80158de <uxr_read_framed_msg+0x22>
 8015bbc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015bbe:	9300      	str	r3, [sp, #0]
 8015bc0:	2302      	movs	r3, #2
 8015bc2:	e7ef      	b.n	8015ba4 <uxr_read_framed_msg+0x2e8>
 8015bc4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015bc6:	464a      	mov	r2, r9
 8015bc8:	4641      	mov	r1, r8
 8015bca:	4620      	mov	r0, r4
 8015bcc:	9300      	str	r3, [sp, #0]
 8015bce:	2304      	movs	r3, #4
 8015bd0:	9301      	str	r3, [sp, #4]
 8015bd2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015bd4:	f7ff fdde 	bl	8015794 <uxr_framing_read_transport>
 8015bd8:	2800      	cmp	r0, #0
 8015bda:	d1ed      	bne.n	8015bb8 <uxr_read_framed_msg+0x2fc>
 8015bdc:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
 8015be0:	2b7e      	cmp	r3, #126	; 0x7e
 8015be2:	d0e9      	beq.n	8015bb8 <uxr_read_framed_msg+0x2fc>
 8015be4:	e6ad      	b.n	8015942 <uxr_read_framed_msg+0x86>
 8015be6:	bf00      	nop
 8015be8:	30c30c31 	.word	0x30c30c31
 8015bec:	0801e314 	.word	0x0801e314
 8015bf0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015bf2:	9300      	str	r3, [sp, #0]
 8015bf4:	2305      	movs	r3, #5
 8015bf6:	9301      	str	r3, [sp, #4]
 8015bf8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015bfa:	f7ff fdcb 	bl	8015794 <uxr_framing_read_transport>
 8015bfe:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 8015c02:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8015c06:	429a      	cmp	r2, r3
 8015c08:	f43f ae9b 	beq.w	8015942 <uxr_read_framed_msg+0x86>
 8015c0c:	e664      	b.n	80158d8 <uxr_read_framed_msg+0x1c>
 8015c0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015c10:	9300      	str	r3, [sp, #0]
 8015c12:	2303      	movs	r3, #3
 8015c14:	e7c6      	b.n	8015ba4 <uxr_read_framed_msg+0x2e8>
 8015c16:	2305      	movs	r3, #5
 8015c18:	7023      	strb	r3, [r4, #0]
 8015c1a:	e660      	b.n	80158de <uxr_read_framed_msg+0x22>
 8015c1c:	f43f aeef 	beq.w	80159fe <uxr_read_framed_msg+0x142>
 8015c20:	f1bc 0f7e 	cmp.w	ip, #126	; 0x7e
 8015c24:	d094      	beq.n	8015b50 <uxr_read_framed_msg+0x294>
 8015c26:	ebae 0303 	sub.w	r3, lr, r3
 8015c2a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8015c2c:	3302      	adds	r3, #2
 8015c2e:	9200      	str	r2, [sp, #0]
 8015c30:	e7b8      	b.n	8015ba4 <uxr_read_framed_msg+0x2e8>
 8015c32:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
 8015c36:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8015c38:	7013      	strb	r3, [r2, #0]
 8015c3a:	8e20      	ldrh	r0, [r4, #48]	; 0x30
 8015c3c:	b003      	add	sp, #12
 8015c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015c42:	1c59      	adds	r1, r3, #1
 8015c44:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 8015c48:	084a      	lsrs	r2, r1, #1
 8015c4a:	fba5 e202 	umull	lr, r2, r5, r2
 8015c4e:	0892      	lsrs	r2, r2, #2
 8015c50:	fb0c 1212 	mls	r2, ip, r2, r1
 8015c54:	b2d1      	uxtb	r1, r2
 8015c56:	4288      	cmp	r0, r1
 8015c58:	d0b0      	beq.n	8015bbc <uxr_read_framed_msg+0x300>
 8015c5a:	3302      	adds	r3, #2
 8015c5c:	4422      	add	r2, r4
 8015c5e:	7891      	ldrb	r1, [r2, #2]
 8015c60:	085a      	lsrs	r2, r3, #1
 8015c62:	fba5 0202 	umull	r0, r2, r5, r2
 8015c66:	297e      	cmp	r1, #126	; 0x7e
 8015c68:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8015c6c:	fb0c 3312 	mls	r3, ip, r2, r3
 8015c70:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8015c74:	f000 80a1 	beq.w	8015dba <uxr_read_framed_msg+0x4fe>
 8015c78:	f081 0120 	eor.w	r1, r1, #32
 8015c7c:	e680      	b.n	8015980 <uxr_read_framed_msg+0xc4>
 8015c7e:	f103 0c01 	add.w	ip, r3, #1
 8015c82:	202a      	movs	r0, #42	; 0x2a
 8015c84:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8015c88:	fba5 e202 	umull	lr, r2, r5, r2
 8015c8c:	0892      	lsrs	r2, r2, #2
 8015c8e:	fb00 c212 	mls	r2, r0, r2, ip
 8015c92:	fa5f fc82 	uxtb.w	ip, r2
 8015c96:	4561      	cmp	r1, ip
 8015c98:	d081      	beq.n	8015b9e <uxr_read_framed_msg+0x2e2>
 8015c9a:	3302      	adds	r3, #2
 8015c9c:	4422      	add	r2, r4
 8015c9e:	0859      	lsrs	r1, r3, #1
 8015ca0:	7892      	ldrb	r2, [r2, #2]
 8015ca2:	fba5 c101 	umull	ip, r1, r5, r1
 8015ca6:	2a7e      	cmp	r2, #126	; 0x7e
 8015ca8:	ea4f 0191 	mov.w	r1, r1, lsr #2
 8015cac:	fb00 3311 	mls	r3, r0, r1, r3
 8015cb0:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8015cb4:	f000 8091 	beq.w	8015dda <uxr_read_framed_msg+0x51e>
 8015cb8:	f082 0220 	eor.w	r2, r2, #32
 8015cbc:	e636      	b.n	801592c <uxr_read_framed_msg+0x70>
 8015cbe:	1c51      	adds	r1, r2, #1
 8015cc0:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 8015cc4:	084b      	lsrs	r3, r1, #1
 8015cc6:	fba5 e303 	umull	lr, r3, r5, r3
 8015cca:	089b      	lsrs	r3, r3, #2
 8015ccc:	fb0c 1313 	mls	r3, ip, r3, r1
 8015cd0:	b2d9      	uxtb	r1, r3
 8015cd2:	4288      	cmp	r0, r1
 8015cd4:	d09b      	beq.n	8015c0e <uxr_read_framed_msg+0x352>
 8015cd6:	3202      	adds	r2, #2
 8015cd8:	4423      	add	r3, r4
 8015cda:	0850      	lsrs	r0, r2, #1
 8015cdc:	789b      	ldrb	r3, [r3, #2]
 8015cde:	fba5 1000 	umull	r1, r0, r5, r0
 8015ce2:	2b7e      	cmp	r3, #126	; 0x7e
 8015ce4:	ea4f 0090 	mov.w	r0, r0, lsr #2
 8015ce8:	fb0c 2210 	mls	r2, ip, r0, r2
 8015cec:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 8015cf0:	d077      	beq.n	8015de2 <uxr_read_framed_msg+0x526>
 8015cf2:	f083 0120 	eor.w	r1, r3, #32
 8015cf6:	e6ea      	b.n	8015ace <uxr_read_framed_msg+0x212>
 8015cf8:	f103 0c01 	add.w	ip, r3, #1
 8015cfc:	202a      	movs	r0, #42	; 0x2a
 8015cfe:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8015d02:	fba5 e202 	umull	lr, r2, r5, r2
 8015d06:	0892      	lsrs	r2, r2, #2
 8015d08:	fb00 c212 	mls	r2, r0, r2, ip
 8015d0c:	fa5f fc82 	uxtb.w	ip, r2
 8015d10:	4561      	cmp	r1, ip
 8015d12:	f43f af57 	beq.w	8015bc4 <uxr_read_framed_msg+0x308>
 8015d16:	3302      	adds	r3, #2
 8015d18:	4422      	add	r2, r4
 8015d1a:	7891      	ldrb	r1, [r2, #2]
 8015d1c:	085a      	lsrs	r2, r3, #1
 8015d1e:	fba5 c202 	umull	ip, r2, r5, r2
 8015d22:	297e      	cmp	r1, #126	; 0x7e
 8015d24:	f884 102e 	strb.w	r1, [r4, #46]	; 0x2e
 8015d28:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8015d2c:	fb00 3312 	mls	r3, r0, r2, r3
 8015d30:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8015d34:	f43f af46 	beq.w	8015bc4 <uxr_read_framed_msg+0x308>
 8015d38:	f081 0120 	eor.w	r1, r1, #32
 8015d3c:	f884 102e 	strb.w	r1, [r4, #46]	; 0x2e
 8015d40:	e6ea      	b.n	8015b18 <uxr_read_framed_msg+0x25c>
 8015d42:	1c59      	adds	r1, r3, #1
 8015d44:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 8015d48:	084a      	lsrs	r2, r1, #1
 8015d4a:	fba5 e202 	umull	lr, r2, r5, r2
 8015d4e:	0892      	lsrs	r2, r2, #2
 8015d50:	fb0c 1212 	mls	r2, ip, r2, r1
 8015d54:	b2d1      	uxtb	r1, r2
 8015d56:	4288      	cmp	r0, r1
 8015d58:	f43f af21 	beq.w	8015b9e <uxr_read_framed_msg+0x2e2>
 8015d5c:	3302      	adds	r3, #2
 8015d5e:	4422      	add	r2, r4
 8015d60:	7891      	ldrb	r1, [r2, #2]
 8015d62:	085a      	lsrs	r2, r3, #1
 8015d64:	fba5 0202 	umull	r0, r2, r5, r2
 8015d68:	297e      	cmp	r1, #126	; 0x7e
 8015d6a:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8015d6e:	fb0c 3312 	mls	r3, ip, r2, r3
 8015d72:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8015d76:	d030      	beq.n	8015dda <uxr_read_framed_msg+0x51e>
 8015d78:	f081 0120 	eor.w	r1, r1, #32
 8015d7c:	e65d      	b.n	8015a3a <uxr_read_framed_msg+0x17e>
 8015d7e:	1c59      	adds	r1, r3, #1
 8015d80:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 8015d84:	084a      	lsrs	r2, r1, #1
 8015d86:	fba5 e202 	umull	lr, r2, r5, r2
 8015d8a:	0892      	lsrs	r2, r2, #2
 8015d8c:	fb0c 1212 	mls	r2, ip, r2, r1
 8015d90:	b2d1      	uxtb	r1, r2
 8015d92:	4288      	cmp	r0, r1
 8015d94:	f43f af12 	beq.w	8015bbc <uxr_read_framed_msg+0x300>
 8015d98:	3302      	adds	r3, #2
 8015d9a:	4422      	add	r2, r4
 8015d9c:	7891      	ldrb	r1, [r2, #2]
 8015d9e:	085a      	lsrs	r2, r3, #1
 8015da0:	fba5 0202 	umull	r0, r2, r5, r2
 8015da4:	297e      	cmp	r1, #126	; 0x7e
 8015da6:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8015daa:	fb0c 3312 	mls	r3, ip, r2, r3
 8015dae:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8015db2:	d002      	beq.n	8015dba <uxr_read_framed_msg+0x4fe>
 8015db4:	f081 0120 	eor.w	r1, r1, #32
 8015db8:	e66a      	b.n	8015a90 <uxr_read_framed_msg+0x1d4>
 8015dba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015dbc:	9300      	str	r3, [sp, #0]
 8015dbe:	2302      	movs	r3, #2
 8015dc0:	9301      	str	r3, [sp, #4]
 8015dc2:	464a      	mov	r2, r9
 8015dc4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015dc6:	4641      	mov	r1, r8
 8015dc8:	4620      	mov	r0, r4
 8015dca:	f7ff fce3 	bl	8015794 <uxr_framing_read_transport>
 8015dce:	2800      	cmp	r0, #0
 8015dd0:	f47f aef2 	bne.w	8015bb8 <uxr_read_framed_msg+0x2fc>
 8015dd4:	2301      	movs	r3, #1
 8015dd6:	7023      	strb	r3, [r4, #0]
 8015dd8:	e581      	b.n	80158de <uxr_read_framed_msg+0x22>
 8015dda:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015ddc:	9300      	str	r3, [sp, #0]
 8015dde:	2301      	movs	r3, #1
 8015de0:	e7ee      	b.n	8015dc0 <uxr_read_framed_msg+0x504>
 8015de2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015de4:	9300      	str	r3, [sp, #0]
 8015de6:	2303      	movs	r3, #3
 8015de8:	e7ea      	b.n	8015dc0 <uxr_read_framed_msg+0x504>
 8015dea:	bf00      	nop

08015dec <uxr_stream_id>:
 8015dec:	2901      	cmp	r1, #1
 8015dee:	4684      	mov	ip, r0
 8015df0:	b500      	push	{lr}
 8015df2:	b083      	sub	sp, #12
 8015df4:	d01f      	beq.n	8015e36 <uxr_stream_id+0x4a>
 8015df6:	2902      	cmp	r1, #2
 8015df8:	f04f 0e00 	mov.w	lr, #0
 8015dfc:	d020      	beq.n	8015e40 <uxr_stream_id+0x54>
 8015dfe:	2300      	movs	r3, #0
 8015e00:	2000      	movs	r0, #0
 8015e02:	f36e 0307 	bfi	r3, lr, #0, #8
 8015e06:	f36c 230f 	bfi	r3, ip, #8, #8
 8015e0a:	f361 4317 	bfi	r3, r1, #16, #8
 8015e0e:	f362 631f 	bfi	r3, r2, #24, #8
 8015e12:	fa5f fc83 	uxtb.w	ip, r3
 8015e16:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8015e1a:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8015e1e:	0e1b      	lsrs	r3, r3, #24
 8015e20:	f36c 0007 	bfi	r0, ip, #0, #8
 8015e24:	f361 200f 	bfi	r0, r1, #8, #8
 8015e28:	f362 4017 	bfi	r0, r2, #16, #8
 8015e2c:	f363 601f 	bfi	r0, r3, #24, #8
 8015e30:	b003      	add	sp, #12
 8015e32:	f85d fb04 	ldr.w	pc, [sp], #4
 8015e36:	f100 0e01 	add.w	lr, r0, #1
 8015e3a:	fa5f fe8e 	uxtb.w	lr, lr
 8015e3e:	e7de      	b.n	8015dfe <uxr_stream_id+0x12>
 8015e40:	f080 0e80 	eor.w	lr, r0, #128	; 0x80
 8015e44:	e7db      	b.n	8015dfe <uxr_stream_id+0x12>
 8015e46:	bf00      	nop

08015e48 <uxr_stream_id_from_raw>:
 8015e48:	b082      	sub	sp, #8
 8015e4a:	b130      	cbz	r0, 8015e5a <uxr_stream_id_from_raw+0x12>
 8015e4c:	0603      	lsls	r3, r0, #24
 8015e4e:	d421      	bmi.n	8015e94 <uxr_stream_id_from_raw+0x4c>
 8015e50:	1e42      	subs	r2, r0, #1
 8015e52:	f04f 0c01 	mov.w	ip, #1
 8015e56:	b2d2      	uxtb	r2, r2
 8015e58:	e001      	b.n	8015e5e <uxr_stream_id_from_raw+0x16>
 8015e5a:	4684      	mov	ip, r0
 8015e5c:	4602      	mov	r2, r0
 8015e5e:	2300      	movs	r3, #0
 8015e60:	f360 0307 	bfi	r3, r0, #0, #8
 8015e64:	2000      	movs	r0, #0
 8015e66:	f362 230f 	bfi	r3, r2, #8, #8
 8015e6a:	f36c 4317 	bfi	r3, ip, #16, #8
 8015e6e:	f361 631f 	bfi	r3, r1, #24, #8
 8015e72:	fa5f fc83 	uxtb.w	ip, r3
 8015e76:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8015e7a:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8015e7e:	0e1b      	lsrs	r3, r3, #24
 8015e80:	f36c 0007 	bfi	r0, ip, #0, #8
 8015e84:	f361 200f 	bfi	r0, r1, #8, #8
 8015e88:	f362 4017 	bfi	r0, r2, #16, #8
 8015e8c:	f363 601f 	bfi	r0, r3, #24, #8
 8015e90:	b002      	add	sp, #8
 8015e92:	4770      	bx	lr
 8015e94:	f080 0280 	eor.w	r2, r0, #128	; 0x80
 8015e98:	f04f 0c02 	mov.w	ip, #2
 8015e9c:	e7df      	b.n	8015e5e <uxr_stream_id_from_raw+0x16>
 8015e9e:	bf00      	nop

08015ea0 <uxr_init_stream_storage>:
 8015ea0:	2300      	movs	r3, #0
 8015ea2:	7403      	strb	r3, [r0, #16]
 8015ea4:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8015ea8:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
 8015eac:	f880 3060 	strb.w	r3, [r0, #96]	; 0x60
 8015eb0:	4770      	bx	lr
 8015eb2:	bf00      	nop

08015eb4 <uxr_reset_stream_storage>:
 8015eb4:	b570      	push	{r4, r5, r6, lr}
 8015eb6:	7c03      	ldrb	r3, [r0, #16]
 8015eb8:	4604      	mov	r4, r0
 8015eba:	b14b      	cbz	r3, 8015ed0 <uxr_reset_stream_storage+0x1c>
 8015ebc:	4606      	mov	r6, r0
 8015ebe:	2500      	movs	r5, #0
 8015ec0:	4630      	mov	r0, r6
 8015ec2:	3501      	adds	r5, #1
 8015ec4:	f004 ffd8 	bl	801ae78 <uxr_reset_output_best_effort_stream>
 8015ec8:	7c23      	ldrb	r3, [r4, #16]
 8015eca:	3610      	adds	r6, #16
 8015ecc:	42ab      	cmp	r3, r5
 8015ece:	d8f7      	bhi.n	8015ec0 <uxr_reset_stream_storage+0xc>
 8015ed0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8015ed4:	b15b      	cbz	r3, 8015eee <uxr_reset_stream_storage+0x3a>
 8015ed6:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8015eda:	2500      	movs	r5, #0
 8015edc:	4630      	mov	r0, r6
 8015ede:	3501      	adds	r5, #1
 8015ee0:	f004 fdd0 	bl	801aa84 <uxr_reset_input_best_effort_stream>
 8015ee4:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8015ee8:	3602      	adds	r6, #2
 8015eea:	42ab      	cmp	r3, r5
 8015eec:	d8f6      	bhi.n	8015edc <uxr_reset_stream_storage+0x28>
 8015eee:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8015ef2:	b15b      	cbz	r3, 8015f0c <uxr_reset_stream_storage+0x58>
 8015ef4:	f104 0618 	add.w	r6, r4, #24
 8015ef8:	2500      	movs	r5, #0
 8015efa:	4630      	mov	r0, r6
 8015efc:	3501      	adds	r5, #1
 8015efe:	f005 f867 	bl	801afd0 <uxr_reset_output_reliable_stream>
 8015f02:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8015f06:	3628      	adds	r6, #40	; 0x28
 8015f08:	42ab      	cmp	r3, r5
 8015f0a:	d8f6      	bhi.n	8015efa <uxr_reset_stream_storage+0x46>
 8015f0c:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 8015f10:	b15b      	cbz	r3, 8015f2a <uxr_reset_stream_storage+0x76>
 8015f12:	f104 0648 	add.w	r6, r4, #72	; 0x48
 8015f16:	2500      	movs	r5, #0
 8015f18:	4630      	mov	r0, r6
 8015f1a:	3501      	adds	r5, #1
 8015f1c:	f004 fe1e 	bl	801ab5c <uxr_reset_input_reliable_stream>
 8015f20:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 8015f24:	3618      	adds	r6, #24
 8015f26:	42ab      	cmp	r3, r5
 8015f28:	d8f6      	bhi.n	8015f18 <uxr_reset_stream_storage+0x64>
 8015f2a:	bd70      	pop	{r4, r5, r6, pc}

08015f2c <uxr_add_output_best_effort_buffer>:
 8015f2c:	b510      	push	{r4, lr}
 8015f2e:	7c04      	ldrb	r4, [r0, #16]
 8015f30:	b082      	sub	sp, #8
 8015f32:	f104 0c01 	add.w	ip, r4, #1
 8015f36:	f880 c010 	strb.w	ip, [r0, #16]
 8015f3a:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 8015f3e:	f004 ff91 	bl	801ae64 <uxr_init_output_best_effort_stream>
 8015f42:	2201      	movs	r2, #1
 8015f44:	4620      	mov	r0, r4
 8015f46:	4611      	mov	r1, r2
 8015f48:	b002      	add	sp, #8
 8015f4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015f4e:	f7ff bf4d 	b.w	8015dec <uxr_stream_id>
 8015f52:	bf00      	nop

08015f54 <uxr_add_output_reliable_buffer>:
 8015f54:	b510      	push	{r4, lr}
 8015f56:	b084      	sub	sp, #16
 8015f58:	4684      	mov	ip, r0
 8015f5a:	2028      	movs	r0, #40	; 0x28
 8015f5c:	f89d 4018 	ldrb.w	r4, [sp, #24]
 8015f60:	9400      	str	r4, [sp, #0]
 8015f62:	f89c 4040 	ldrb.w	r4, [ip, #64]	; 0x40
 8015f66:	fb00 c004 	mla	r0, r0, r4, ip
 8015f6a:	f104 0e01 	add.w	lr, r4, #1
 8015f6e:	3018      	adds	r0, #24
 8015f70:	f88c e040 	strb.w	lr, [ip, #64]	; 0x40
 8015f74:	f004 fff6 	bl	801af64 <uxr_init_output_reliable_stream>
 8015f78:	2201      	movs	r2, #1
 8015f7a:	2102      	movs	r1, #2
 8015f7c:	4620      	mov	r0, r4
 8015f7e:	b004      	add	sp, #16
 8015f80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015f84:	f7ff bf32 	b.w	8015dec <uxr_stream_id>

08015f88 <uxr_add_input_best_effort_buffer>:
 8015f88:	b510      	push	{r4, lr}
 8015f8a:	f890 4044 	ldrb.w	r4, [r0, #68]	; 0x44
 8015f8e:	b082      	sub	sp, #8
 8015f90:	1c62      	adds	r2, r4, #1
 8015f92:	f104 0321 	add.w	r3, r4, #33	; 0x21
 8015f96:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
 8015f9a:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 8015f9e:	f004 fd6d 	bl	801aa7c <uxr_init_input_best_effort_stream>
 8015fa2:	2200      	movs	r2, #0
 8015fa4:	2101      	movs	r1, #1
 8015fa6:	4620      	mov	r0, r4
 8015fa8:	b002      	add	sp, #8
 8015faa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015fae:	f7ff bf1d 	b.w	8015dec <uxr_stream_id>
 8015fb2:	bf00      	nop

08015fb4 <uxr_add_input_reliable_buffer>:
 8015fb4:	b510      	push	{r4, lr}
 8015fb6:	b084      	sub	sp, #16
 8015fb8:	4684      	mov	ip, r0
 8015fba:	2018      	movs	r0, #24
 8015fbc:	9c06      	ldr	r4, [sp, #24]
 8015fbe:	9400      	str	r4, [sp, #0]
 8015fc0:	f89c 4060 	ldrb.w	r4, [ip, #96]	; 0x60
 8015fc4:	fb00 c004 	mla	r0, r0, r4, ip
 8015fc8:	f104 0e01 	add.w	lr, r4, #1
 8015fcc:	3048      	adds	r0, #72	; 0x48
 8015fce:	f88c e060 	strb.w	lr, [ip, #96]	; 0x60
 8015fd2:	f004 fd9d 	bl	801ab10 <uxr_init_input_reliable_stream>
 8015fd6:	2200      	movs	r2, #0
 8015fd8:	2102      	movs	r1, #2
 8015fda:	4620      	mov	r0, r4
 8015fdc:	b004      	add	sp, #16
 8015fde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015fe2:	f7ff bf03 	b.w	8015dec <uxr_stream_id>
 8015fe6:	bf00      	nop

08015fe8 <uxr_get_output_best_effort_stream>:
 8015fe8:	7c03      	ldrb	r3, [r0, #16]
 8015fea:	428b      	cmp	r3, r1
 8015fec:	bf8c      	ite	hi
 8015fee:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 8015ff2:	2000      	movls	r0, #0
 8015ff4:	4770      	bx	lr
 8015ff6:	bf00      	nop

08015ff8 <uxr_get_output_reliable_stream>:
 8015ff8:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8015ffc:	428b      	cmp	r3, r1
 8015ffe:	d904      	bls.n	801600a <uxr_get_output_reliable_stream+0x12>
 8016000:	2328      	movs	r3, #40	; 0x28
 8016002:	fb03 0001 	mla	r0, r3, r1, r0
 8016006:	3018      	adds	r0, #24
 8016008:	4770      	bx	lr
 801600a:	2000      	movs	r0, #0
 801600c:	4770      	bx	lr
 801600e:	bf00      	nop

08016010 <uxr_get_input_best_effort_stream>:
 8016010:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 8016014:	428b      	cmp	r3, r1
 8016016:	d903      	bls.n	8016020 <uxr_get_input_best_effort_stream+0x10>
 8016018:	3121      	adds	r1, #33	; 0x21
 801601a:	eb00 0041 	add.w	r0, r0, r1, lsl #1
 801601e:	4770      	bx	lr
 8016020:	2000      	movs	r0, #0
 8016022:	4770      	bx	lr

08016024 <uxr_get_input_reliable_stream>:
 8016024:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
 8016028:	428b      	cmp	r3, r1
 801602a:	d904      	bls.n	8016036 <uxr_get_input_reliable_stream+0x12>
 801602c:	2318      	movs	r3, #24
 801602e:	fb03 0001 	mla	r0, r3, r1, r0
 8016032:	3048      	adds	r0, #72	; 0x48
 8016034:	4770      	bx	lr
 8016036:	2000      	movs	r0, #0
 8016038:	4770      	bx	lr
 801603a:	bf00      	nop

0801603c <uxr_output_streams_confirmed>:
 801603c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8016040:	b183      	cbz	r3, 8016064 <uxr_output_streams_confirmed+0x28>
 8016042:	b570      	push	{r4, r5, r6, lr}
 8016044:	4606      	mov	r6, r0
 8016046:	f100 0518 	add.w	r5, r0, #24
 801604a:	2400      	movs	r4, #0
 801604c:	e000      	b.n	8016050 <uxr_output_streams_confirmed+0x14>
 801604e:	b140      	cbz	r0, 8016062 <uxr_output_streams_confirmed+0x26>
 8016050:	4628      	mov	r0, r5
 8016052:	3401      	adds	r4, #1
 8016054:	f005 fa30 	bl	801b4b8 <uxr_is_output_up_to_date>
 8016058:	f896 3040 	ldrb.w	r3, [r6, #64]	; 0x40
 801605c:	3528      	adds	r5, #40	; 0x28
 801605e:	42a3      	cmp	r3, r4
 8016060:	d8f5      	bhi.n	801604e <uxr_output_streams_confirmed+0x12>
 8016062:	bd70      	pop	{r4, r5, r6, pc}
 8016064:	2001      	movs	r0, #1
 8016066:	4770      	bx	lr

08016068 <uxr_buffer_submessage_header>:
 8016068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801606a:	460e      	mov	r6, r1
 801606c:	2104      	movs	r1, #4
 801606e:	4604      	mov	r4, r0
 8016070:	4615      	mov	r5, r2
 8016072:	461f      	mov	r7, r3
 8016074:	f7f9 fbd2 	bl	800f81c <ucdr_align_to>
 8016078:	2301      	movs	r3, #1
 801607a:	4631      	mov	r1, r6
 801607c:	4620      	mov	r0, r4
 801607e:	ea47 0203 	orr.w	r2, r7, r3
 8016082:	7523      	strb	r3, [r4, #20]
 8016084:	462b      	mov	r3, r5
 8016086:	f000 fa29 	bl	80164dc <uxr_serialize_submessage_header>
 801608a:	4620      	mov	r0, r4
 801608c:	f7f9 fbdc 	bl	800f848 <ucdr_buffer_remaining>
 8016090:	42a8      	cmp	r0, r5
 8016092:	bf34      	ite	cc
 8016094:	2000      	movcc	r0, #0
 8016096:	2001      	movcs	r0, #1
 8016098:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801609a:	bf00      	nop

0801609c <uxr_read_submessage_header>:
 801609c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80160a0:	4604      	mov	r4, r0
 80160a2:	460d      	mov	r5, r1
 80160a4:	2104      	movs	r1, #4
 80160a6:	4616      	mov	r6, r2
 80160a8:	4698      	mov	r8, r3
 80160aa:	f7f9 fbb7 	bl	800f81c <ucdr_align_to>
 80160ae:	4620      	mov	r0, r4
 80160b0:	f7f9 fbca 	bl	800f848 <ucdr_buffer_remaining>
 80160b4:	2803      	cmp	r0, #3
 80160b6:	bf8c      	ite	hi
 80160b8:	2701      	movhi	r7, #1
 80160ba:	2700      	movls	r7, #0
 80160bc:	d802      	bhi.n	80160c4 <uxr_read_submessage_header+0x28>
 80160be:	4638      	mov	r0, r7
 80160c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80160c4:	4633      	mov	r3, r6
 80160c6:	4642      	mov	r2, r8
 80160c8:	4620      	mov	r0, r4
 80160ca:	4629      	mov	r1, r5
 80160cc:	f000 fa1a 	bl	8016504 <uxr_deserialize_submessage_header>
 80160d0:	f898 3000 	ldrb.w	r3, [r8]
 80160d4:	4638      	mov	r0, r7
 80160d6:	f003 0201 	and.w	r2, r3, #1
 80160da:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80160de:	f888 3000 	strb.w	r3, [r8]
 80160e2:	7522      	strb	r2, [r4, #20]
 80160e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080160e8 <uxr_submessage_padding>:
 80160e8:	f010 0003 	ands.w	r0, r0, #3
 80160ec:	bf18      	it	ne
 80160ee:	f1c0 0004 	rsbne	r0, r0, #4
 80160f2:	4770      	bx	lr

080160f4 <uxr_millis>:
 80160f4:	b510      	push	{r4, lr}
 80160f6:	b084      	sub	sp, #16
 80160f8:	2001      	movs	r0, #1
 80160fa:	4669      	mov	r1, sp
 80160fc:	f7eb f9f4 	bl	80014e8 <clock_gettime>
 8016100:	4908      	ldr	r1, [pc, #32]	; (8016124 <uxr_millis+0x30>)
 8016102:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 8016106:	fba0 0301 	umull	r0, r3, r0, r1
 801610a:	1900      	adds	r0, r0, r4
 801610c:	fb01 3102 	mla	r1, r1, r2, r3
 8016110:	4a05      	ldr	r2, [pc, #20]	; (8016128 <uxr_millis+0x34>)
 8016112:	f04f 0300 	mov.w	r3, #0
 8016116:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 801611a:	f7ea f8f9 	bl	8000310 <__aeabi_ldivmod>
 801611e:	b004      	add	sp, #16
 8016120:	bd10      	pop	{r4, pc}
 8016122:	bf00      	nop
 8016124:	3b9aca00 	.word	0x3b9aca00
 8016128:	000f4240 	.word	0x000f4240

0801612c <uxr_nanos>:
 801612c:	b510      	push	{r4, lr}
 801612e:	b084      	sub	sp, #16
 8016130:	2001      	movs	r0, #1
 8016132:	4669      	mov	r1, sp
 8016134:	f7eb f9d8 	bl	80014e8 <clock_gettime>
 8016138:	4a06      	ldr	r2, [pc, #24]	; (8016154 <uxr_nanos+0x28>)
 801613a:	9800      	ldr	r0, [sp, #0]
 801613c:	9902      	ldr	r1, [sp, #8]
 801613e:	fba0 0302 	umull	r0, r3, r0, r2
 8016142:	9c01      	ldr	r4, [sp, #4]
 8016144:	1840      	adds	r0, r0, r1
 8016146:	fb02 3304 	mla	r3, r2, r4, r3
 801614a:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 801614e:	b004      	add	sp, #16
 8016150:	bd10      	pop	{r4, pc}
 8016152:	bf00      	nop
 8016154:	3b9aca00 	.word	0x3b9aca00

08016158 <on_full_output_buffer_fragmented>:
 8016158:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801615c:	460c      	mov	r4, r1
 801615e:	b08a      	sub	sp, #40	; 0x28
 8016160:	4606      	mov	r6, r0
 8016162:	f891 10c1 	ldrb.w	r1, [r1, #193]	; 0xc1
 8016166:	f104 0008 	add.w	r0, r4, #8
 801616a:	f7ff ff45 	bl	8015ff8 <uxr_get_output_reliable_stream>
 801616e:	4605      	mov	r5, r0
 8016170:	f005 f9ac 	bl	801b4cc <get_available_free_slots>
 8016174:	b968      	cbnz	r0, 8016192 <on_full_output_buffer_fragmented+0x3a>
 8016176:	4620      	mov	r0, r4
 8016178:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	; 0xb8
 801617c:	4798      	blx	r3
 801617e:	b918      	cbnz	r0, 8016188 <on_full_output_buffer_fragmented+0x30>
 8016180:	2001      	movs	r0, #1
 8016182:	b00a      	add	sp, #40	; 0x28
 8016184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016188:	4628      	mov	r0, r5
 801618a:	f005 f99f 	bl	801b4cc <get_available_free_slots>
 801618e:	2800      	cmp	r0, #0
 8016190:	d0f6      	beq.n	8016180 <on_full_output_buffer_fragmented+0x28>
 8016192:	8929      	ldrh	r1, [r5, #8]
 8016194:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8016198:	89eb      	ldrh	r3, [r5, #14]
 801619a:	7b28      	ldrb	r0, [r5, #12]
 801619c:	686f      	ldr	r7, [r5, #4]
 801619e:	1a12      	subs	r2, r2, r0
 80161a0:	fbb3 f0f1 	udiv	r0, r3, r1
 80161a4:	fbb7 f7f1 	udiv	r7, r7, r1
 80161a8:	fb01 3110 	mls	r1, r1, r0, r3
 80161ac:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
 80161b0:	b289      	uxth	r1, r1
 80161b2:	fb07 f101 	mul.w	r1, r7, r1
 80161b6:	3f04      	subs	r7, #4
 80161b8:	443a      	add	r2, r7
 80161ba:	3104      	adds	r1, #4
 80161bc:	fa1f f882 	uxth.w	r8, r2
 80161c0:	463a      	mov	r2, r7
 80161c2:	eba3 0308 	sub.w	r3, r3, r8
 80161c6:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
 80161ca:	682b      	ldr	r3, [r5, #0]
 80161cc:	4419      	add	r1, r3
 80161ce:	2300      	movs	r3, #0
 80161d0:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80161d4:	9000      	str	r0, [sp, #0]
 80161d6:	a802      	add	r0, sp, #8
 80161d8:	f7f9 faf2 	bl	800f7c0 <ucdr_init_buffer_origin_offset>
 80161dc:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 80161e0:	f102 0308 	add.w	r3, r2, #8
 80161e4:	42bb      	cmp	r3, r7
 80161e6:	d927      	bls.n	8016238 <on_full_output_buffer_fragmented+0xe0>
 80161e8:	4642      	mov	r2, r8
 80161ea:	2300      	movs	r3, #0
 80161ec:	210d      	movs	r1, #13
 80161ee:	a802      	add	r0, sp, #8
 80161f0:	f7ff ff3a 	bl	8016068 <uxr_buffer_submessage_header>
 80161f4:	8929      	ldrh	r1, [r5, #8]
 80161f6:	89eb      	ldrh	r3, [r5, #14]
 80161f8:	686a      	ldr	r2, [r5, #4]
 80161fa:	fbb3 f0f1 	udiv	r0, r3, r1
 80161fe:	fbb2 f2f1 	udiv	r2, r2, r1
 8016202:	fb01 3310 	mls	r3, r1, r0, r3
 8016206:	b29b      	uxth	r3, r3
 8016208:	fb02 f303 	mul.w	r3, r2, r3
 801620c:	682a      	ldr	r2, [r5, #0]
 801620e:	50d7      	str	r7, [r2, r3]
 8016210:	2101      	movs	r1, #1
 8016212:	89e8      	ldrh	r0, [r5, #14]
 8016214:	f005 f97c 	bl	801b510 <uxr_seq_num_add>
 8016218:	9904      	ldr	r1, [sp, #16]
 801621a:	9a03      	ldr	r2, [sp, #12]
 801621c:	81e8      	strh	r0, [r5, #14]
 801621e:	4630      	mov	r0, r6
 8016220:	1a52      	subs	r2, r2, r1
 8016222:	f7f9 fadf 	bl	800f7e4 <ucdr_init_buffer>
 8016226:	4630      	mov	r0, r6
 8016228:	4622      	mov	r2, r4
 801622a:	490f      	ldr	r1, [pc, #60]	; (8016268 <on_full_output_buffer_fragmented+0x110>)
 801622c:	f7f9 faae 	bl	800f78c <ucdr_set_on_full_buffer_callback>
 8016230:	2000      	movs	r0, #0
 8016232:	b00a      	add	sp, #40	; 0x28
 8016234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016238:	b292      	uxth	r2, r2
 801623a:	2302      	movs	r3, #2
 801623c:	210d      	movs	r1, #13
 801623e:	a802      	add	r0, sp, #8
 8016240:	f7ff ff12 	bl	8016068 <uxr_buffer_submessage_header>
 8016244:	8928      	ldrh	r0, [r5, #8]
 8016246:	89eb      	ldrh	r3, [r5, #14]
 8016248:	6869      	ldr	r1, [r5, #4]
 801624a:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 801624e:	fbb3 f7f0 	udiv	r7, r3, r0
 8016252:	fbb1 f1f0 	udiv	r1, r1, r0
 8016256:	fb00 3317 	mls	r3, r0, r7, r3
 801625a:	3208      	adds	r2, #8
 801625c:	b29b      	uxth	r3, r3
 801625e:	fb01 f303 	mul.w	r3, r1, r3
 8016262:	6829      	ldr	r1, [r5, #0]
 8016264:	50ca      	str	r2, [r1, r3]
 8016266:	e7d3      	b.n	8016210 <on_full_output_buffer_fragmented+0xb8>
 8016268:	08016159 	.word	0x08016159

0801626c <uxr_prepare_output_stream>:
 801626c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801626e:	b087      	sub	sp, #28
 8016270:	2707      	movs	r7, #7
 8016272:	2500      	movs	r5, #0
 8016274:	461c      	mov	r4, r3
 8016276:	4606      	mov	r6, r0
 8016278:	e9cd 2102 	strd	r2, r1, [sp, #8]
 801627c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801627e:	e9cd 7500 	strd	r7, r5, [sp]
 8016282:	3204      	adds	r2, #4
 8016284:	f7fe ffc8 	bl	8015218 <uxr_prepare_stream_to_write_submessage>
 8016288:	f080 0201 	eor.w	r2, r0, #1
 801628c:	b2d2      	uxtb	r2, r2
 801628e:	75a2      	strb	r2, [r4, #22]
 8016290:	b112      	cbz	r2, 8016298 <uxr_prepare_output_stream+0x2c>
 8016292:	4628      	mov	r0, r5
 8016294:	b007      	add	sp, #28
 8016296:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016298:	aa05      	add	r2, sp, #20
 801629a:	9902      	ldr	r1, [sp, #8]
 801629c:	4630      	mov	r0, r6
 801629e:	f7ff f8f7 	bl	8015490 <uxr_init_base_object_request>
 80162a2:	a905      	add	r1, sp, #20
 80162a4:	4605      	mov	r5, r0
 80162a6:	4620      	mov	r0, r4
 80162a8:	f001 f8bc 	bl	8017424 <uxr_serialize_WRITE_DATA_Payload_Data>
 80162ac:	69a6      	ldr	r6, [r4, #24]
 80162ae:	69e7      	ldr	r7, [r4, #28]
 80162b0:	4620      	mov	r0, r4
 80162b2:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 80162b6:	1a52      	subs	r2, r2, r1
 80162b8:	f7f9 fa94 	bl	800f7e4 <ucdr_init_buffer>
 80162bc:	4620      	mov	r0, r4
 80162be:	463a      	mov	r2, r7
 80162c0:	4631      	mov	r1, r6
 80162c2:	f7f9 fa63 	bl	800f78c <ucdr_set_on_full_buffer_callback>
 80162c6:	4628      	mov	r0, r5
 80162c8:	b007      	add	sp, #28
 80162ca:	bdf0      	pop	{r4, r5, r6, r7, pc}

080162cc <uxr_prepare_output_stream_fragmented>:
 80162cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80162d0:	b091      	sub	sp, #68	; 0x44
 80162d2:	4605      	mov	r5, r0
 80162d4:	3008      	adds	r0, #8
 80162d6:	461e      	mov	r6, r3
 80162d8:	9105      	str	r1, [sp, #20]
 80162da:	f3c1 2107 	ubfx	r1, r1, #8, #8
 80162de:	9204      	str	r2, [sp, #16]
 80162e0:	f7ff fe8a 	bl	8015ff8 <uxr_get_output_reliable_stream>
 80162e4:	f89d 3016 	ldrb.w	r3, [sp, #22]
 80162e8:	2b01      	cmp	r3, #1
 80162ea:	f000 8093 	beq.w	8016414 <uxr_prepare_output_stream_fragmented+0x148>
 80162ee:	4604      	mov	r4, r0
 80162f0:	2800      	cmp	r0, #0
 80162f2:	f000 808f 	beq.w	8016414 <uxr_prepare_output_stream_fragmented+0x148>
 80162f6:	f005 f8e9 	bl	801b4cc <get_available_free_slots>
 80162fa:	2800      	cmp	r0, #0
 80162fc:	f000 8085 	beq.w	801640a <uxr_prepare_output_stream_fragmented+0x13e>
 8016300:	8923      	ldrh	r3, [r4, #8]
 8016302:	89e7      	ldrh	r7, [r4, #14]
 8016304:	6862      	ldr	r2, [r4, #4]
 8016306:	fbb7 f9f3 	udiv	r9, r7, r3
 801630a:	fbb2 f2f3 	udiv	r2, r2, r3
 801630e:	fb03 7919 	mls	r9, r3, r9, r7
 8016312:	6823      	ldr	r3, [r4, #0]
 8016314:	f1a2 0b04 	sub.w	fp, r2, #4
 8016318:	9203      	str	r2, [sp, #12]
 801631a:	fa1f f989 	uxth.w	r9, r9
 801631e:	fb02 f909 	mul.w	r9, r2, r9
 8016322:	f109 0904 	add.w	r9, r9, #4
 8016326:	4499      	add	r9, r3
 8016328:	7b23      	ldrb	r3, [r4, #12]
 801632a:	f859 8c04 	ldr.w	r8, [r9, #-4]
 801632e:	4543      	cmp	r3, r8
 8016330:	d37c      	bcc.n	801642c <uxr_prepare_output_stream_fragmented+0x160>
 8016332:	f1ab 0a04 	sub.w	sl, fp, #4
 8016336:	465a      	mov	r2, fp
 8016338:	4649      	mov	r1, r9
 801633a:	a808      	add	r0, sp, #32
 801633c:	ebaa 0a03 	sub.w	sl, sl, r3
 8016340:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8016342:	f8cd 8000 	str.w	r8, [sp]
 8016346:	3308      	adds	r3, #8
 8016348:	fa1f fa8a 	uxth.w	sl, sl
 801634c:	9302      	str	r3, [sp, #8]
 801634e:	2300      	movs	r3, #0
 8016350:	f7f9 fa36 	bl	800f7c0 <ucdr_init_buffer_origin_offset>
 8016354:	9b02      	ldr	r3, [sp, #8]
 8016356:	4652      	mov	r2, sl
 8016358:	210d      	movs	r1, #13
 801635a:	455b      	cmp	r3, fp
 801635c:	bf34      	ite	cc
 801635e:	2302      	movcc	r3, #2
 8016360:	2300      	movcs	r3, #0
 8016362:	a808      	add	r0, sp, #32
 8016364:	f7ff fe80 	bl	8016068 <uxr_buffer_submessage_header>
 8016368:	8921      	ldrh	r1, [r4, #8]
 801636a:	6863      	ldr	r3, [r4, #4]
 801636c:	4638      	mov	r0, r7
 801636e:	fbb7 f2f1 	udiv	r2, r7, r1
 8016372:	fbb3 f3f1 	udiv	r3, r3, r1
 8016376:	fb01 7212 	mls	r2, r1, r2, r7
 801637a:	2101      	movs	r1, #1
 801637c:	b292      	uxth	r2, r2
 801637e:	fb02 f303 	mul.w	r3, r2, r3
 8016382:	6822      	ldr	r2, [r4, #0]
 8016384:	f842 b003 	str.w	fp, [r2, r3]
 8016388:	f005 f8c2 	bl	801b510 <uxr_seq_num_add>
 801638c:	9b03      	ldr	r3, [sp, #12]
 801638e:	f108 0104 	add.w	r1, r8, #4
 8016392:	4607      	mov	r7, r0
 8016394:	f1a3 0208 	sub.w	r2, r3, #8
 8016398:	4630      	mov	r0, r6
 801639a:	4449      	add	r1, r9
 801639c:	eba2 0208 	sub.w	r2, r2, r8
 80163a0:	f7f9 fa20 	bl	800f7e4 <ucdr_init_buffer>
 80163a4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80163a6:	2107      	movs	r1, #7
 80163a8:	81e7      	strh	r7, [r4, #14]
 80163aa:	1d1a      	adds	r2, r3, #4
 80163ac:	2300      	movs	r3, #0
 80163ae:	4630      	mov	r0, r6
 80163b0:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80163b4:	bf28      	it	cs
 80163b6:	461a      	movcs	r2, r3
 80163b8:	b292      	uxth	r2, r2
 80163ba:	f7ff fe55 	bl	8016068 <uxr_buffer_submessage_header>
 80163be:	aa07      	add	r2, sp, #28
 80163c0:	9904      	ldr	r1, [sp, #16]
 80163c2:	4628      	mov	r0, r5
 80163c4:	f7ff f864 	bl	8015490 <uxr_init_base_object_request>
 80163c8:	4604      	mov	r4, r0
 80163ca:	b320      	cbz	r0, 8016416 <uxr_prepare_output_stream_fragmented+0x14a>
 80163cc:	a907      	add	r1, sp, #28
 80163ce:	4630      	mov	r0, r6
 80163d0:	f001 f828 	bl	8017424 <uxr_serialize_WRITE_DATA_Payload_Data>
 80163d4:	4630      	mov	r0, r6
 80163d6:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 80163da:	1a52      	subs	r2, r2, r1
 80163dc:	f7f9 fa02 	bl	800f7e4 <ucdr_init_buffer>
 80163e0:	9b05      	ldr	r3, [sp, #20]
 80163e2:	9a02      	ldr	r2, [sp, #8]
 80163e4:	4630      	mov	r0, r6
 80163e6:	f8c5 30c0 	str.w	r3, [r5, #192]	; 0xc0
 80163ea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80163ec:	f8c5 20c4 	str.w	r2, [r5, #196]	; 0xc4
 80163f0:	462a      	mov	r2, r5
 80163f2:	f8c5 30b8 	str.w	r3, [r5, #184]	; 0xb8
 80163f6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80163f8:	4918      	ldr	r1, [pc, #96]	; (801645c <uxr_prepare_output_stream_fragmented+0x190>)
 80163fa:	f8c5 30bc 	str.w	r3, [r5, #188]	; 0xbc
 80163fe:	f7f9 f9c5 	bl	800f78c <ucdr_set_on_full_buffer_callback>
 8016402:	4620      	mov	r0, r4
 8016404:	b011      	add	sp, #68	; 0x44
 8016406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801640a:	991c      	ldr	r1, [sp, #112]	; 0x70
 801640c:	4628      	mov	r0, r5
 801640e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016410:	4798      	blx	r3
 8016412:	b920      	cbnz	r0, 801641e <uxr_prepare_output_stream_fragmented+0x152>
 8016414:	2400      	movs	r4, #0
 8016416:	4620      	mov	r0, r4
 8016418:	b011      	add	sp, #68	; 0x44
 801641a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801641e:	4620      	mov	r0, r4
 8016420:	f005 f854 	bl	801b4cc <get_available_free_slots>
 8016424:	2800      	cmp	r0, #0
 8016426:	f47f af6b 	bne.w	8016300 <uxr_prepare_output_stream_fragmented+0x34>
 801642a:	e7f3      	b.n	8016414 <uxr_prepare_output_stream_fragmented+0x148>
 801642c:	4638      	mov	r0, r7
 801642e:	2101      	movs	r1, #1
 8016430:	f005 f86e 	bl	801b510 <uxr_seq_num_add>
 8016434:	8922      	ldrh	r2, [r4, #8]
 8016436:	6863      	ldr	r3, [r4, #4]
 8016438:	4607      	mov	r7, r0
 801643a:	fbb3 f9f2 	udiv	r9, r3, r2
 801643e:	fbb0 f3f2 	udiv	r3, r0, r2
 8016442:	fb02 0313 	mls	r3, r2, r3, r0
 8016446:	b29b      	uxth	r3, r3
 8016448:	fb03 f909 	mul.w	r9, r3, r9
 801644c:	6823      	ldr	r3, [r4, #0]
 801644e:	f109 0904 	add.w	r9, r9, #4
 8016452:	4499      	add	r9, r3
 8016454:	7b23      	ldrb	r3, [r4, #12]
 8016456:	f859 8c04 	ldr.w	r8, [r9, #-4]
 801645a:	e76a      	b.n	8016332 <uxr_prepare_output_stream_fragmented+0x66>
 801645c:	08016159 	.word	0x08016159

08016460 <uxr_serialize_message_header>:
 8016460:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016462:	4616      	mov	r6, r2
 8016464:	b083      	sub	sp, #12
 8016466:	4604      	mov	r4, r0
 8016468:	460d      	mov	r5, r1
 801646a:	9301      	str	r3, [sp, #4]
 801646c:	9f08      	ldr	r7, [sp, #32]
 801646e:	f7f7 fee1 	bl	800e234 <ucdr_serialize_uint8_t>
 8016472:	4631      	mov	r1, r6
 8016474:	4620      	mov	r0, r4
 8016476:	f7f7 fedd 	bl	800e234 <ucdr_serialize_uint8_t>
 801647a:	9a01      	ldr	r2, [sp, #4]
 801647c:	2101      	movs	r1, #1
 801647e:	4620      	mov	r0, r4
 8016480:	f7f7 ff84 	bl	800e38c <ucdr_serialize_endian_uint16_t>
 8016484:	062b      	lsls	r3, r5, #24
 8016486:	d501      	bpl.n	801648c <uxr_serialize_message_header+0x2c>
 8016488:	b003      	add	sp, #12
 801648a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801648c:	2204      	movs	r2, #4
 801648e:	4639      	mov	r1, r7
 8016490:	4620      	mov	r0, r4
 8016492:	b003      	add	sp, #12
 8016494:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8016498:	f004 ba0c 	b.w	801a8b4 <ucdr_serialize_array_uint8_t>

0801649c <uxr_deserialize_message_header>:
 801649c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801649e:	4616      	mov	r6, r2
 80164a0:	b083      	sub	sp, #12
 80164a2:	4604      	mov	r4, r0
 80164a4:	460d      	mov	r5, r1
 80164a6:	9301      	str	r3, [sp, #4]
 80164a8:	9f08      	ldr	r7, [sp, #32]
 80164aa:	f7f7 fed9 	bl	800e260 <ucdr_deserialize_uint8_t>
 80164ae:	4631      	mov	r1, r6
 80164b0:	4620      	mov	r0, r4
 80164b2:	f7f7 fed5 	bl	800e260 <ucdr_deserialize_uint8_t>
 80164b6:	9a01      	ldr	r2, [sp, #4]
 80164b8:	2101      	movs	r1, #1
 80164ba:	4620      	mov	r0, r4
 80164bc:	f7f8 f85a 	bl	800e574 <ucdr_deserialize_endian_uint16_t>
 80164c0:	f995 3000 	ldrsb.w	r3, [r5]
 80164c4:	2b00      	cmp	r3, #0
 80164c6:	da01      	bge.n	80164cc <uxr_deserialize_message_header+0x30>
 80164c8:	b003      	add	sp, #12
 80164ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80164cc:	2204      	movs	r2, #4
 80164ce:	4639      	mov	r1, r7
 80164d0:	4620      	mov	r0, r4
 80164d2:	b003      	add	sp, #12
 80164d4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80164d8:	f004 ba50 	b.w	801a97c <ucdr_deserialize_array_uint8_t>

080164dc <uxr_serialize_submessage_header>:
 80164dc:	b530      	push	{r4, r5, lr}
 80164de:	4615      	mov	r5, r2
 80164e0:	b083      	sub	sp, #12
 80164e2:	4604      	mov	r4, r0
 80164e4:	9301      	str	r3, [sp, #4]
 80164e6:	f7f7 fea5 	bl	800e234 <ucdr_serialize_uint8_t>
 80164ea:	4629      	mov	r1, r5
 80164ec:	4620      	mov	r0, r4
 80164ee:	f7f7 fea1 	bl	800e234 <ucdr_serialize_uint8_t>
 80164f2:	9a01      	ldr	r2, [sp, #4]
 80164f4:	2101      	movs	r1, #1
 80164f6:	4620      	mov	r0, r4
 80164f8:	b003      	add	sp, #12
 80164fa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80164fe:	f7f7 bf45 	b.w	800e38c <ucdr_serialize_endian_uint16_t>
 8016502:	bf00      	nop

08016504 <uxr_deserialize_submessage_header>:
 8016504:	b530      	push	{r4, r5, lr}
 8016506:	4615      	mov	r5, r2
 8016508:	b083      	sub	sp, #12
 801650a:	4604      	mov	r4, r0
 801650c:	9301      	str	r3, [sp, #4]
 801650e:	f7f7 fea7 	bl	800e260 <ucdr_deserialize_uint8_t>
 8016512:	4629      	mov	r1, r5
 8016514:	4620      	mov	r0, r4
 8016516:	f7f7 fea3 	bl	800e260 <ucdr_deserialize_uint8_t>
 801651a:	9a01      	ldr	r2, [sp, #4]
 801651c:	2101      	movs	r1, #1
 801651e:	4620      	mov	r0, r4
 8016520:	b003      	add	sp, #12
 8016522:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016526:	f7f8 b825 	b.w	800e574 <ucdr_deserialize_endian_uint16_t>
 801652a:	bf00      	nop

0801652c <uxr_serialize_CLIENT_Representation>:
 801652c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016530:	2204      	movs	r2, #4
 8016532:	460e      	mov	r6, r1
 8016534:	4605      	mov	r5, r0
 8016536:	f004 f9bd 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 801653a:	4607      	mov	r7, r0
 801653c:	2202      	movs	r2, #2
 801653e:	1d31      	adds	r1, r6, #4
 8016540:	4628      	mov	r0, r5
 8016542:	f004 f9b7 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 8016546:	4038      	ands	r0, r7
 8016548:	2202      	movs	r2, #2
 801654a:	1db1      	adds	r1, r6, #6
 801654c:	b2c7      	uxtb	r7, r0
 801654e:	4628      	mov	r0, r5
 8016550:	f004 f9b0 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 8016554:	2204      	movs	r2, #4
 8016556:	4007      	ands	r7, r0
 8016558:	f106 0108 	add.w	r1, r6, #8
 801655c:	4628      	mov	r0, r5
 801655e:	f004 f9a9 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 8016562:	4007      	ands	r7, r0
 8016564:	7b31      	ldrb	r1, [r6, #12]
 8016566:	4628      	mov	r0, r5
 8016568:	f7f7 fe64 	bl	800e234 <ucdr_serialize_uint8_t>
 801656c:	7b71      	ldrb	r1, [r6, #13]
 801656e:	4007      	ands	r7, r0
 8016570:	4628      	mov	r0, r5
 8016572:	f7f7 fe31 	bl	800e1d8 <ucdr_serialize_bool>
 8016576:	7b73      	ldrb	r3, [r6, #13]
 8016578:	ea07 0800 	and.w	r8, r7, r0
 801657c:	b93b      	cbnz	r3, 801658e <uxr_serialize_CLIENT_Representation+0x62>
 801657e:	8bb1      	ldrh	r1, [r6, #28]
 8016580:	4628      	mov	r0, r5
 8016582:	f7f7 fe83 	bl	800e28c <ucdr_serialize_uint16_t>
 8016586:	ea08 0000 	and.w	r0, r8, r0
 801658a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801658e:	6931      	ldr	r1, [r6, #16]
 8016590:	4628      	mov	r0, r5
 8016592:	f7f8 f865 	bl	800e660 <ucdr_serialize_uint32_t>
 8016596:	6933      	ldr	r3, [r6, #16]
 8016598:	b1e3      	cbz	r3, 80165d4 <uxr_serialize_CLIENT_Representation+0xa8>
 801659a:	b1c0      	cbz	r0, 80165ce <uxr_serialize_CLIENT_Representation+0xa2>
 801659c:	4637      	mov	r7, r6
 801659e:	f04f 0900 	mov.w	r9, #0
 80165a2:	e000      	b.n	80165a6 <uxr_serialize_CLIENT_Representation+0x7a>
 80165a4:	b19c      	cbz	r4, 80165ce <uxr_serialize_CLIENT_Representation+0xa2>
 80165a6:	6979      	ldr	r1, [r7, #20]
 80165a8:	4628      	mov	r0, r5
 80165aa:	f004 fa4f 	bl	801aa4c <ucdr_serialize_string>
 80165ae:	69b9      	ldr	r1, [r7, #24]
 80165b0:	4604      	mov	r4, r0
 80165b2:	4628      	mov	r0, r5
 80165b4:	f004 fa4a 	bl	801aa4c <ucdr_serialize_string>
 80165b8:	f109 0901 	add.w	r9, r9, #1
 80165bc:	6933      	ldr	r3, [r6, #16]
 80165be:	4004      	ands	r4, r0
 80165c0:	3708      	adds	r7, #8
 80165c2:	4599      	cmp	r9, r3
 80165c4:	b2e4      	uxtb	r4, r4
 80165c6:	d3ed      	bcc.n	80165a4 <uxr_serialize_CLIENT_Representation+0x78>
 80165c8:	ea08 0804 	and.w	r8, r8, r4
 80165cc:	e7d7      	b.n	801657e <uxr_serialize_CLIENT_Representation+0x52>
 80165ce:	f04f 0800 	mov.w	r8, #0
 80165d2:	e7d4      	b.n	801657e <uxr_serialize_CLIENT_Representation+0x52>
 80165d4:	ea08 0800 	and.w	r8, r8, r0
 80165d8:	e7d1      	b.n	801657e <uxr_serialize_CLIENT_Representation+0x52>
 80165da:	bf00      	nop

080165dc <uxr_deserialize_CLIENT_Representation>:
 80165dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80165e0:	2204      	movs	r2, #4
 80165e2:	460c      	mov	r4, r1
 80165e4:	4605      	mov	r5, r0
 80165e6:	f004 f9c9 	bl	801a97c <ucdr_deserialize_array_uint8_t>
 80165ea:	4607      	mov	r7, r0
 80165ec:	2202      	movs	r2, #2
 80165ee:	1d21      	adds	r1, r4, #4
 80165f0:	4628      	mov	r0, r5
 80165f2:	f004 f9c3 	bl	801a97c <ucdr_deserialize_array_uint8_t>
 80165f6:	4038      	ands	r0, r7
 80165f8:	2202      	movs	r2, #2
 80165fa:	1da1      	adds	r1, r4, #6
 80165fc:	b2c6      	uxtb	r6, r0
 80165fe:	4628      	mov	r0, r5
 8016600:	f004 f9bc 	bl	801a97c <ucdr_deserialize_array_uint8_t>
 8016604:	2204      	movs	r2, #4
 8016606:	4006      	ands	r6, r0
 8016608:	f104 0108 	add.w	r1, r4, #8
 801660c:	4628      	mov	r0, r5
 801660e:	f004 f9b5 	bl	801a97c <ucdr_deserialize_array_uint8_t>
 8016612:	4006      	ands	r6, r0
 8016614:	f104 010c 	add.w	r1, r4, #12
 8016618:	4628      	mov	r0, r5
 801661a:	f7f7 fe21 	bl	800e260 <ucdr_deserialize_uint8_t>
 801661e:	f104 010d 	add.w	r1, r4, #13
 8016622:	ea06 0700 	and.w	r7, r6, r0
 8016626:	4628      	mov	r0, r5
 8016628:	f7f7 fdec 	bl	800e204 <ucdr_deserialize_bool>
 801662c:	7b63      	ldrb	r3, [r4, #13]
 801662e:	4007      	ands	r7, r0
 8016630:	b93b      	cbnz	r3, 8016642 <uxr_deserialize_CLIENT_Representation+0x66>
 8016632:	f104 011c 	add.w	r1, r4, #28
 8016636:	4628      	mov	r0, r5
 8016638:	f7f7 ff28 	bl	800e48c <ucdr_deserialize_uint16_t>
 801663c:	4038      	ands	r0, r7
 801663e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016642:	f104 0110 	add.w	r1, r4, #16
 8016646:	4628      	mov	r0, r5
 8016648:	f7f8 f93a 	bl	800e8c0 <ucdr_deserialize_uint32_t>
 801664c:	6923      	ldr	r3, [r4, #16]
 801664e:	2b01      	cmp	r3, #1
 8016650:	d903      	bls.n	801665a <uxr_deserialize_CLIENT_Representation+0x7e>
 8016652:	2301      	movs	r3, #1
 8016654:	2700      	movs	r7, #0
 8016656:	75ab      	strb	r3, [r5, #22]
 8016658:	e7eb      	b.n	8016632 <uxr_deserialize_CLIENT_Representation+0x56>
 801665a:	b30b      	cbz	r3, 80166a0 <uxr_deserialize_CLIENT_Representation+0xc4>
 801665c:	b1f0      	cbz	r0, 801669c <uxr_deserialize_CLIENT_Representation+0xc0>
 801665e:	46a0      	mov	r8, r4
 8016660:	f04f 0900 	mov.w	r9, #0
 8016664:	e000      	b.n	8016668 <uxr_deserialize_CLIENT_Representation+0x8c>
 8016666:	b1ce      	cbz	r6, 801669c <uxr_deserialize_CLIENT_Representation+0xc0>
 8016668:	f8d8 1014 	ldr.w	r1, [r8, #20]
 801666c:	f108 0808 	add.w	r8, r8, #8
 8016670:	f44f 7200 	mov.w	r2, #512	; 0x200
 8016674:	4628      	mov	r0, r5
 8016676:	f004 f9f9 	bl	801aa6c <ucdr_deserialize_string>
 801667a:	f8d8 1010 	ldr.w	r1, [r8, #16]
 801667e:	4606      	mov	r6, r0
 8016680:	f44f 7200 	mov.w	r2, #512	; 0x200
 8016684:	4628      	mov	r0, r5
 8016686:	f109 0901 	add.w	r9, r9, #1
 801668a:	f004 f9ef 	bl	801aa6c <ucdr_deserialize_string>
 801668e:	6923      	ldr	r3, [r4, #16]
 8016690:	4006      	ands	r6, r0
 8016692:	4599      	cmp	r9, r3
 8016694:	b2f6      	uxtb	r6, r6
 8016696:	d3e6      	bcc.n	8016666 <uxr_deserialize_CLIENT_Representation+0x8a>
 8016698:	4037      	ands	r7, r6
 801669a:	e7ca      	b.n	8016632 <uxr_deserialize_CLIENT_Representation+0x56>
 801669c:	2700      	movs	r7, #0
 801669e:	e7c8      	b.n	8016632 <uxr_deserialize_CLIENT_Representation+0x56>
 80166a0:	4007      	ands	r7, r0
 80166a2:	e7c6      	b.n	8016632 <uxr_deserialize_CLIENT_Representation+0x56>

080166a4 <uxr_serialize_AGENT_Representation>:
 80166a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80166a8:	2204      	movs	r2, #4
 80166aa:	460f      	mov	r7, r1
 80166ac:	4605      	mov	r5, r0
 80166ae:	f004 f901 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 80166b2:	4604      	mov	r4, r0
 80166b4:	2202      	movs	r2, #2
 80166b6:	1d39      	adds	r1, r7, #4
 80166b8:	4628      	mov	r0, r5
 80166ba:	f004 f8fb 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 80166be:	4020      	ands	r0, r4
 80166c0:	2202      	movs	r2, #2
 80166c2:	1db9      	adds	r1, r7, #6
 80166c4:	b2c4      	uxtb	r4, r0
 80166c6:	4628      	mov	r0, r5
 80166c8:	f004 f8f4 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 80166cc:	7a39      	ldrb	r1, [r7, #8]
 80166ce:	4004      	ands	r4, r0
 80166d0:	4628      	mov	r0, r5
 80166d2:	f7f7 fd81 	bl	800e1d8 <ucdr_serialize_bool>
 80166d6:	7a3b      	ldrb	r3, [r7, #8]
 80166d8:	ea00 0804 	and.w	r8, r0, r4
 80166dc:	b913      	cbnz	r3, 80166e4 <uxr_serialize_AGENT_Representation+0x40>
 80166de:	4640      	mov	r0, r8
 80166e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80166e4:	68f9      	ldr	r1, [r7, #12]
 80166e6:	4628      	mov	r0, r5
 80166e8:	f7f7 ffba 	bl	800e660 <ucdr_serialize_uint32_t>
 80166ec:	68fb      	ldr	r3, [r7, #12]
 80166ee:	b303      	cbz	r3, 8016732 <uxr_serialize_AGENT_Representation+0x8e>
 80166f0:	b1d0      	cbz	r0, 8016728 <uxr_serialize_AGENT_Representation+0x84>
 80166f2:	463e      	mov	r6, r7
 80166f4:	f04f 0900 	mov.w	r9, #0
 80166f8:	e000      	b.n	80166fc <uxr_serialize_AGENT_Representation+0x58>
 80166fa:	b1ac      	cbz	r4, 8016728 <uxr_serialize_AGENT_Representation+0x84>
 80166fc:	6931      	ldr	r1, [r6, #16]
 80166fe:	4628      	mov	r0, r5
 8016700:	f004 f9a4 	bl	801aa4c <ucdr_serialize_string>
 8016704:	6971      	ldr	r1, [r6, #20]
 8016706:	4604      	mov	r4, r0
 8016708:	4628      	mov	r0, r5
 801670a:	f004 f99f 	bl	801aa4c <ucdr_serialize_string>
 801670e:	f109 0901 	add.w	r9, r9, #1
 8016712:	68fb      	ldr	r3, [r7, #12]
 8016714:	4004      	ands	r4, r0
 8016716:	3608      	adds	r6, #8
 8016718:	4599      	cmp	r9, r3
 801671a:	b2e4      	uxtb	r4, r4
 801671c:	d3ed      	bcc.n	80166fa <uxr_serialize_AGENT_Representation+0x56>
 801671e:	ea08 0804 	and.w	r8, r8, r4
 8016722:	4640      	mov	r0, r8
 8016724:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016728:	f04f 0800 	mov.w	r8, #0
 801672c:	4640      	mov	r0, r8
 801672e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016732:	ea08 0800 	and.w	r8, r8, r0
 8016736:	e7d2      	b.n	80166de <uxr_serialize_AGENT_Representation+0x3a>

08016738 <uxr_serialize_DATAWRITER_Representation>:
 8016738:	b570      	push	{r4, r5, r6, lr}
 801673a:	460d      	mov	r5, r1
 801673c:	7809      	ldrb	r1, [r1, #0]
 801673e:	4606      	mov	r6, r0
 8016740:	f7f7 fd78 	bl	800e234 <ucdr_serialize_uint8_t>
 8016744:	4604      	mov	r4, r0
 8016746:	b130      	cbz	r0, 8016756 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8016748:	782b      	ldrb	r3, [r5, #0]
 801674a:	2b02      	cmp	r3, #2
 801674c:	d00c      	beq.n	8016768 <uxr_serialize_DATAWRITER_Representation+0x30>
 801674e:	2b03      	cmp	r3, #3
 8016750:	d010      	beq.n	8016774 <uxr_serialize_DATAWRITER_Representation+0x3c>
 8016752:	2b01      	cmp	r3, #1
 8016754:	d008      	beq.n	8016768 <uxr_serialize_DATAWRITER_Representation+0x30>
 8016756:	2202      	movs	r2, #2
 8016758:	f505 7102 	add.w	r1, r5, #520	; 0x208
 801675c:	4630      	mov	r0, r6
 801675e:	f004 f8a9 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 8016762:	4020      	ands	r0, r4
 8016764:	b2c0      	uxtb	r0, r0
 8016766:	bd70      	pop	{r4, r5, r6, pc}
 8016768:	6869      	ldr	r1, [r5, #4]
 801676a:	4630      	mov	r0, r6
 801676c:	f004 f96e 	bl	801aa4c <ucdr_serialize_string>
 8016770:	4604      	mov	r4, r0
 8016772:	e7f0      	b.n	8016756 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8016774:	4629      	mov	r1, r5
 8016776:	4630      	mov	r0, r6
 8016778:	f851 2f04 	ldr.w	r2, [r1, #4]!
 801677c:	3104      	adds	r1, #4
 801677e:	f7fd f999 	bl	8013ab4 <ucdr_serialize_sequence_uint8_t>
 8016782:	4604      	mov	r4, r0
 8016784:	e7e7      	b.n	8016756 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8016786:	bf00      	nop

08016788 <uxr_serialize_ObjectVariant.part.0>:
 8016788:	b570      	push	{r4, r5, r6, lr}
 801678a:	780b      	ldrb	r3, [r1, #0]
 801678c:	460c      	mov	r4, r1
 801678e:	4605      	mov	r5, r0
 8016790:	3b01      	subs	r3, #1
 8016792:	2b0d      	cmp	r3, #13
 8016794:	d854      	bhi.n	8016840 <uxr_serialize_ObjectVariant.part.0+0xb8>
 8016796:	e8df f003 	tbb	[pc, r3]
 801679a:	0730      	.short	0x0730
 801679c:	07071b1b 	.word	0x07071b1b
 80167a0:	0c530707 	.word	0x0c530707
 80167a4:	494e0c0c 	.word	0x494e0c0c
 80167a8:	3104      	adds	r1, #4
 80167aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80167ae:	f7ff bfc3 	b.w	8016738 <uxr_serialize_DATAWRITER_Representation>
 80167b2:	7909      	ldrb	r1, [r1, #4]
 80167b4:	f7f7 fd3e 	bl	800e234 <ucdr_serialize_uint8_t>
 80167b8:	b1e8      	cbz	r0, 80167f6 <uxr_serialize_ObjectVariant.part.0+0x6e>
 80167ba:	7923      	ldrb	r3, [r4, #4]
 80167bc:	2b01      	cmp	r3, #1
 80167be:	d001      	beq.n	80167c4 <uxr_serialize_ObjectVariant.part.0+0x3c>
 80167c0:	2b02      	cmp	r3, #2
 80167c2:	d13d      	bne.n	8016840 <uxr_serialize_ObjectVariant.part.0+0xb8>
 80167c4:	68a1      	ldr	r1, [r4, #8]
 80167c6:	4628      	mov	r0, r5
 80167c8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80167cc:	f004 b93e 	b.w	801aa4c <ucdr_serialize_string>
 80167d0:	7909      	ldrb	r1, [r1, #4]
 80167d2:	f7f7 fd2f 	bl	800e234 <ucdr_serialize_uint8_t>
 80167d6:	4606      	mov	r6, r0
 80167d8:	b120      	cbz	r0, 80167e4 <uxr_serialize_ObjectVariant.part.0+0x5c>
 80167da:	7923      	ldrb	r3, [r4, #4]
 80167dc:	2b02      	cmp	r3, #2
 80167de:	d039      	beq.n	8016854 <uxr_serialize_ObjectVariant.part.0+0xcc>
 80167e0:	2b03      	cmp	r3, #3
 80167e2:	d02f      	beq.n	8016844 <uxr_serialize_ObjectVariant.part.0+0xbc>
 80167e4:	2202      	movs	r2, #2
 80167e6:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 80167ea:	4628      	mov	r0, r5
 80167ec:	f004 f862 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 80167f0:	4030      	ands	r0, r6
 80167f2:	b2c0      	uxtb	r0, r0
 80167f4:	bd70      	pop	{r4, r5, r6, pc}
 80167f6:	2000      	movs	r0, #0
 80167f8:	bd70      	pop	{r4, r5, r6, pc}
 80167fa:	7909      	ldrb	r1, [r1, #4]
 80167fc:	f7f7 fd1a 	bl	800e234 <ucdr_serialize_uint8_t>
 8016800:	4606      	mov	r6, r0
 8016802:	b158      	cbz	r0, 801681c <uxr_serialize_ObjectVariant.part.0+0x94>
 8016804:	7923      	ldrb	r3, [r4, #4]
 8016806:	2b02      	cmp	r3, #2
 8016808:	d003      	beq.n	8016812 <uxr_serialize_ObjectVariant.part.0+0x8a>
 801680a:	2b03      	cmp	r3, #3
 801680c:	d028      	beq.n	8016860 <uxr_serialize_ObjectVariant.part.0+0xd8>
 801680e:	2b01      	cmp	r3, #1
 8016810:	d104      	bne.n	801681c <uxr_serialize_ObjectVariant.part.0+0x94>
 8016812:	68a1      	ldr	r1, [r4, #8]
 8016814:	4628      	mov	r0, r5
 8016816:	f004 f919 	bl	801aa4c <ucdr_serialize_string>
 801681a:	4606      	mov	r6, r0
 801681c:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	; 0x20c
 8016820:	4628      	mov	r0, r5
 8016822:	f7f8 fa43 	bl	800ecac <ucdr_serialize_int16_t>
 8016826:	4030      	ands	r0, r6
 8016828:	b2c0      	uxtb	r0, r0
 801682a:	bd70      	pop	{r4, r5, r6, pc}
 801682c:	3104      	adds	r1, #4
 801682e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016832:	f7ff be7b 	b.w	801652c <uxr_serialize_CLIENT_Representation>
 8016836:	3104      	adds	r1, #4
 8016838:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801683c:	f7ff bf32 	b.w	80166a4 <uxr_serialize_AGENT_Representation>
 8016840:	2001      	movs	r0, #1
 8016842:	bd70      	pop	{r4, r5, r6, pc}
 8016844:	68a2      	ldr	r2, [r4, #8]
 8016846:	f104 010c 	add.w	r1, r4, #12
 801684a:	4628      	mov	r0, r5
 801684c:	f7fd f932 	bl	8013ab4 <ucdr_serialize_sequence_uint8_t>
 8016850:	4606      	mov	r6, r0
 8016852:	e7c7      	b.n	80167e4 <uxr_serialize_ObjectVariant.part.0+0x5c>
 8016854:	68a1      	ldr	r1, [r4, #8]
 8016856:	4628      	mov	r0, r5
 8016858:	f004 f8f8 	bl	801aa4c <ucdr_serialize_string>
 801685c:	4606      	mov	r6, r0
 801685e:	e7c1      	b.n	80167e4 <uxr_serialize_ObjectVariant.part.0+0x5c>
 8016860:	68a2      	ldr	r2, [r4, #8]
 8016862:	f104 010c 	add.w	r1, r4, #12
 8016866:	4628      	mov	r0, r5
 8016868:	f7fd f924 	bl	8013ab4 <ucdr_serialize_sequence_uint8_t>
 801686c:	4606      	mov	r6, r0
 801686e:	e7d5      	b.n	801681c <uxr_serialize_ObjectVariant.part.0+0x94>

08016870 <uxr_deserialize_DATAWRITER_Representation>:
 8016870:	b570      	push	{r4, r5, r6, lr}
 8016872:	4606      	mov	r6, r0
 8016874:	460d      	mov	r5, r1
 8016876:	f7f7 fcf3 	bl	800e260 <ucdr_deserialize_uint8_t>
 801687a:	4604      	mov	r4, r0
 801687c:	b130      	cbz	r0, 801688c <uxr_deserialize_DATAWRITER_Representation+0x1c>
 801687e:	782b      	ldrb	r3, [r5, #0]
 8016880:	2b02      	cmp	r3, #2
 8016882:	d00c      	beq.n	801689e <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8016884:	2b03      	cmp	r3, #3
 8016886:	d012      	beq.n	80168ae <uxr_deserialize_DATAWRITER_Representation+0x3e>
 8016888:	2b01      	cmp	r3, #1
 801688a:	d008      	beq.n	801689e <uxr_deserialize_DATAWRITER_Representation+0x2e>
 801688c:	2202      	movs	r2, #2
 801688e:	f505 7102 	add.w	r1, r5, #520	; 0x208
 8016892:	4630      	mov	r0, r6
 8016894:	f004 f872 	bl	801a97c <ucdr_deserialize_array_uint8_t>
 8016898:	4020      	ands	r0, r4
 801689a:	b2c0      	uxtb	r0, r0
 801689c:	bd70      	pop	{r4, r5, r6, pc}
 801689e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80168a2:	6869      	ldr	r1, [r5, #4]
 80168a4:	4630      	mov	r0, r6
 80168a6:	f004 f8e1 	bl	801aa6c <ucdr_deserialize_string>
 80168aa:	4604      	mov	r4, r0
 80168ac:	e7ee      	b.n	801688c <uxr_deserialize_DATAWRITER_Representation+0x1c>
 80168ae:	1d2b      	adds	r3, r5, #4
 80168b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80168b4:	f105 0108 	add.w	r1, r5, #8
 80168b8:	4630      	mov	r0, r6
 80168ba:	f7fd f90d 	bl	8013ad8 <ucdr_deserialize_sequence_uint8_t>
 80168be:	4604      	mov	r4, r0
 80168c0:	e7e4      	b.n	801688c <uxr_deserialize_DATAWRITER_Representation+0x1c>
 80168c2:	bf00      	nop

080168c4 <uxr_serialize_OBJK_DomainParticipant_Binary>:
 80168c4:	b570      	push	{r4, r5, r6, lr}
 80168c6:	460d      	mov	r5, r1
 80168c8:	7809      	ldrb	r1, [r1, #0]
 80168ca:	4606      	mov	r6, r0
 80168cc:	f7f7 fc84 	bl	800e1d8 <ucdr_serialize_bool>
 80168d0:	782b      	ldrb	r3, [r5, #0]
 80168d2:	4604      	mov	r4, r0
 80168d4:	b94b      	cbnz	r3, 80168ea <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 80168d6:	7a29      	ldrb	r1, [r5, #8]
 80168d8:	4630      	mov	r0, r6
 80168da:	f7f7 fc7d 	bl	800e1d8 <ucdr_serialize_bool>
 80168de:	7a2b      	ldrb	r3, [r5, #8]
 80168e0:	4004      	ands	r4, r0
 80168e2:	b2e4      	uxtb	r4, r4
 80168e4:	b943      	cbnz	r3, 80168f8 <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 80168e6:	4620      	mov	r0, r4
 80168e8:	bd70      	pop	{r4, r5, r6, pc}
 80168ea:	6869      	ldr	r1, [r5, #4]
 80168ec:	4630      	mov	r0, r6
 80168ee:	f004 f8ad 	bl	801aa4c <ucdr_serialize_string>
 80168f2:	4004      	ands	r4, r0
 80168f4:	b2e4      	uxtb	r4, r4
 80168f6:	e7ee      	b.n	80168d6 <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 80168f8:	68e9      	ldr	r1, [r5, #12]
 80168fa:	4630      	mov	r0, r6
 80168fc:	f004 f8a6 	bl	801aa4c <ucdr_serialize_string>
 8016900:	4004      	ands	r4, r0
 8016902:	4620      	mov	r0, r4
 8016904:	bd70      	pop	{r4, r5, r6, pc}
 8016906:	bf00      	nop

08016908 <uxr_serialize_OBJK_Topic_Binary>:
 8016908:	b570      	push	{r4, r5, r6, lr}
 801690a:	460d      	mov	r5, r1
 801690c:	4606      	mov	r6, r0
 801690e:	6809      	ldr	r1, [r1, #0]
 8016910:	f004 f89c 	bl	801aa4c <ucdr_serialize_string>
 8016914:	4604      	mov	r4, r0
 8016916:	7929      	ldrb	r1, [r5, #4]
 8016918:	4630      	mov	r0, r6
 801691a:	f7f7 fc5d 	bl	800e1d8 <ucdr_serialize_bool>
 801691e:	792b      	ldrb	r3, [r5, #4]
 8016920:	4004      	ands	r4, r0
 8016922:	b2e4      	uxtb	r4, r4
 8016924:	b943      	cbnz	r3, 8016938 <uxr_serialize_OBJK_Topic_Binary+0x30>
 8016926:	7b29      	ldrb	r1, [r5, #12]
 8016928:	4630      	mov	r0, r6
 801692a:	f7f7 fc55 	bl	800e1d8 <ucdr_serialize_bool>
 801692e:	7b2b      	ldrb	r3, [r5, #12]
 8016930:	4004      	ands	r4, r0
 8016932:	b93b      	cbnz	r3, 8016944 <uxr_serialize_OBJK_Topic_Binary+0x3c>
 8016934:	4620      	mov	r0, r4
 8016936:	bd70      	pop	{r4, r5, r6, pc}
 8016938:	68a9      	ldr	r1, [r5, #8]
 801693a:	4630      	mov	r0, r6
 801693c:	f004 f886 	bl	801aa4c <ucdr_serialize_string>
 8016940:	4004      	ands	r4, r0
 8016942:	e7f0      	b.n	8016926 <uxr_serialize_OBJK_Topic_Binary+0x1e>
 8016944:	6929      	ldr	r1, [r5, #16]
 8016946:	4630      	mov	r0, r6
 8016948:	f004 f880 	bl	801aa4c <ucdr_serialize_string>
 801694c:	4004      	ands	r4, r0
 801694e:	b2e4      	uxtb	r4, r4
 8016950:	4620      	mov	r0, r4
 8016952:	bd70      	pop	{r4, r5, r6, pc}

08016954 <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 8016954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016958:	460c      	mov	r4, r1
 801695a:	7809      	ldrb	r1, [r1, #0]
 801695c:	4606      	mov	r6, r0
 801695e:	f7f7 fc3b 	bl	800e1d8 <ucdr_serialize_bool>
 8016962:	7823      	ldrb	r3, [r4, #0]
 8016964:	4605      	mov	r5, r0
 8016966:	b96b      	cbnz	r3, 8016984 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 8016968:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 801696c:	4630      	mov	r0, r6
 801696e:	f7f7 fc33 	bl	800e1d8 <ucdr_serialize_bool>
 8016972:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8016976:	4005      	ands	r5, r0
 8016978:	b2ed      	uxtb	r5, r5
 801697a:	2b00      	cmp	r3, #0
 801697c:	d169      	bne.n	8016a52 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xfe>
 801697e:	4628      	mov	r0, r5
 8016980:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016984:	6861      	ldr	r1, [r4, #4]
 8016986:	4630      	mov	r0, r6
 8016988:	f7f7 fe6a 	bl	800e660 <ucdr_serialize_uint32_t>
 801698c:	6863      	ldr	r3, [r4, #4]
 801698e:	2b00      	cmp	r3, #0
 8016990:	d06b      	beq.n	8016a6a <uxr_serialize_OBJK_Publisher_Binary_Qos+0x116>
 8016992:	2800      	cmp	r0, #0
 8016994:	d067      	beq.n	8016a66 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8016996:	68a1      	ldr	r1, [r4, #8]
 8016998:	4630      	mov	r0, r6
 801699a:	f004 f857 	bl	801aa4c <ucdr_serialize_string>
 801699e:	6863      	ldr	r3, [r4, #4]
 80169a0:	2b01      	cmp	r3, #1
 80169a2:	d953      	bls.n	8016a4c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80169a4:	2800      	cmp	r0, #0
 80169a6:	d05e      	beq.n	8016a66 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80169a8:	68e1      	ldr	r1, [r4, #12]
 80169aa:	4630      	mov	r0, r6
 80169ac:	f004 f84e 	bl	801aa4c <ucdr_serialize_string>
 80169b0:	6863      	ldr	r3, [r4, #4]
 80169b2:	2b02      	cmp	r3, #2
 80169b4:	d94a      	bls.n	8016a4c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80169b6:	2800      	cmp	r0, #0
 80169b8:	d055      	beq.n	8016a66 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80169ba:	6921      	ldr	r1, [r4, #16]
 80169bc:	4630      	mov	r0, r6
 80169be:	f004 f845 	bl	801aa4c <ucdr_serialize_string>
 80169c2:	6863      	ldr	r3, [r4, #4]
 80169c4:	2b03      	cmp	r3, #3
 80169c6:	d941      	bls.n	8016a4c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80169c8:	2800      	cmp	r0, #0
 80169ca:	d04c      	beq.n	8016a66 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80169cc:	6961      	ldr	r1, [r4, #20]
 80169ce:	4630      	mov	r0, r6
 80169d0:	f004 f83c 	bl	801aa4c <ucdr_serialize_string>
 80169d4:	6863      	ldr	r3, [r4, #4]
 80169d6:	2b04      	cmp	r3, #4
 80169d8:	d938      	bls.n	8016a4c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80169da:	2800      	cmp	r0, #0
 80169dc:	d043      	beq.n	8016a66 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80169de:	69a1      	ldr	r1, [r4, #24]
 80169e0:	4630      	mov	r0, r6
 80169e2:	f004 f833 	bl	801aa4c <ucdr_serialize_string>
 80169e6:	6863      	ldr	r3, [r4, #4]
 80169e8:	2b05      	cmp	r3, #5
 80169ea:	d92f      	bls.n	8016a4c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80169ec:	2800      	cmp	r0, #0
 80169ee:	d03a      	beq.n	8016a66 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80169f0:	69e1      	ldr	r1, [r4, #28]
 80169f2:	4630      	mov	r0, r6
 80169f4:	f004 f82a 	bl	801aa4c <ucdr_serialize_string>
 80169f8:	6863      	ldr	r3, [r4, #4]
 80169fa:	2b06      	cmp	r3, #6
 80169fc:	d926      	bls.n	8016a4c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80169fe:	b390      	cbz	r0, 8016a66 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8016a00:	6a21      	ldr	r1, [r4, #32]
 8016a02:	4630      	mov	r0, r6
 8016a04:	f004 f822 	bl	801aa4c <ucdr_serialize_string>
 8016a08:	6863      	ldr	r3, [r4, #4]
 8016a0a:	2b07      	cmp	r3, #7
 8016a0c:	d91e      	bls.n	8016a4c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8016a0e:	b350      	cbz	r0, 8016a66 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8016a10:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8016a12:	4630      	mov	r0, r6
 8016a14:	f004 f81a 	bl	801aa4c <ucdr_serialize_string>
 8016a18:	6863      	ldr	r3, [r4, #4]
 8016a1a:	2b08      	cmp	r3, #8
 8016a1c:	d916      	bls.n	8016a4c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8016a1e:	b310      	cbz	r0, 8016a66 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8016a20:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8016a22:	4630      	mov	r0, r6
 8016a24:	f004 f812 	bl	801aa4c <ucdr_serialize_string>
 8016a28:	6863      	ldr	r3, [r4, #4]
 8016a2a:	2b09      	cmp	r3, #9
 8016a2c:	d90e      	bls.n	8016a4c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8016a2e:	b1d0      	cbz	r0, 8016a66 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8016a30:	f104 082c 	add.w	r8, r4, #44	; 0x2c
 8016a34:	2709      	movs	r7, #9
 8016a36:	e000      	b.n	8016a3a <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 8016a38:	b1a8      	cbz	r0, 8016a66 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8016a3a:	f858 1b04 	ldr.w	r1, [r8], #4
 8016a3e:	4630      	mov	r0, r6
 8016a40:	f004 f804 	bl	801aa4c <ucdr_serialize_string>
 8016a44:	3701      	adds	r7, #1
 8016a46:	6862      	ldr	r2, [r4, #4]
 8016a48:	4297      	cmp	r7, r2
 8016a4a:	d3f5      	bcc.n	8016a38 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 8016a4c:	4005      	ands	r5, r0
 8016a4e:	b2ed      	uxtb	r5, r5
 8016a50:	e78a      	b.n	8016968 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8016a52:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8016a54:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8016a58:	4630      	mov	r0, r6
 8016a5a:	f7fd f82b 	bl	8013ab4 <ucdr_serialize_sequence_uint8_t>
 8016a5e:	4005      	ands	r5, r0
 8016a60:	4628      	mov	r0, r5
 8016a62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016a66:	2500      	movs	r5, #0
 8016a68:	e77e      	b.n	8016968 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8016a6a:	4028      	ands	r0, r5
 8016a6c:	b2c5      	uxtb	r5, r0
 8016a6e:	e77b      	b.n	8016968 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>

08016a70 <uxr_serialize_OBJK_Publisher_Binary>:
 8016a70:	b570      	push	{r4, r5, r6, lr}
 8016a72:	460d      	mov	r5, r1
 8016a74:	7809      	ldrb	r1, [r1, #0]
 8016a76:	4606      	mov	r6, r0
 8016a78:	f7f7 fbae 	bl	800e1d8 <ucdr_serialize_bool>
 8016a7c:	782b      	ldrb	r3, [r5, #0]
 8016a7e:	4604      	mov	r4, r0
 8016a80:	b94b      	cbnz	r3, 8016a96 <uxr_serialize_OBJK_Publisher_Binary+0x26>
 8016a82:	7a29      	ldrb	r1, [r5, #8]
 8016a84:	4630      	mov	r0, r6
 8016a86:	f7f7 fba7 	bl	800e1d8 <ucdr_serialize_bool>
 8016a8a:	7a2b      	ldrb	r3, [r5, #8]
 8016a8c:	4004      	ands	r4, r0
 8016a8e:	b2e4      	uxtb	r4, r4
 8016a90:	b943      	cbnz	r3, 8016aa4 <uxr_serialize_OBJK_Publisher_Binary+0x34>
 8016a92:	4620      	mov	r0, r4
 8016a94:	bd70      	pop	{r4, r5, r6, pc}
 8016a96:	6869      	ldr	r1, [r5, #4]
 8016a98:	4630      	mov	r0, r6
 8016a9a:	f003 ffd7 	bl	801aa4c <ucdr_serialize_string>
 8016a9e:	4004      	ands	r4, r0
 8016aa0:	b2e4      	uxtb	r4, r4
 8016aa2:	e7ee      	b.n	8016a82 <uxr_serialize_OBJK_Publisher_Binary+0x12>
 8016aa4:	f105 010c 	add.w	r1, r5, #12
 8016aa8:	4630      	mov	r0, r6
 8016aaa:	f7ff ff53 	bl	8016954 <uxr_serialize_OBJK_Publisher_Binary_Qos>
 8016aae:	4004      	ands	r4, r0
 8016ab0:	4620      	mov	r0, r4
 8016ab2:	bd70      	pop	{r4, r5, r6, pc}

08016ab4 <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 8016ab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016ab8:	460c      	mov	r4, r1
 8016aba:	7809      	ldrb	r1, [r1, #0]
 8016abc:	4606      	mov	r6, r0
 8016abe:	f7f7 fb8b 	bl	800e1d8 <ucdr_serialize_bool>
 8016ac2:	7823      	ldrb	r3, [r4, #0]
 8016ac4:	4605      	mov	r5, r0
 8016ac6:	b96b      	cbnz	r3, 8016ae4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 8016ac8:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 8016acc:	4630      	mov	r0, r6
 8016ace:	f7f7 fb83 	bl	800e1d8 <ucdr_serialize_bool>
 8016ad2:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8016ad6:	4005      	ands	r5, r0
 8016ad8:	b2ed      	uxtb	r5, r5
 8016ada:	2b00      	cmp	r3, #0
 8016adc:	d169      	bne.n	8016bb2 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xfe>
 8016ade:	4628      	mov	r0, r5
 8016ae0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016ae4:	6861      	ldr	r1, [r4, #4]
 8016ae6:	4630      	mov	r0, r6
 8016ae8:	f7f7 fdba 	bl	800e660 <ucdr_serialize_uint32_t>
 8016aec:	6863      	ldr	r3, [r4, #4]
 8016aee:	2b00      	cmp	r3, #0
 8016af0:	d06b      	beq.n	8016bca <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x116>
 8016af2:	2800      	cmp	r0, #0
 8016af4:	d067      	beq.n	8016bc6 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8016af6:	68a1      	ldr	r1, [r4, #8]
 8016af8:	4630      	mov	r0, r6
 8016afa:	f003 ffa7 	bl	801aa4c <ucdr_serialize_string>
 8016afe:	6863      	ldr	r3, [r4, #4]
 8016b00:	2b01      	cmp	r3, #1
 8016b02:	d953      	bls.n	8016bac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8016b04:	2800      	cmp	r0, #0
 8016b06:	d05e      	beq.n	8016bc6 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8016b08:	68e1      	ldr	r1, [r4, #12]
 8016b0a:	4630      	mov	r0, r6
 8016b0c:	f003 ff9e 	bl	801aa4c <ucdr_serialize_string>
 8016b10:	6863      	ldr	r3, [r4, #4]
 8016b12:	2b02      	cmp	r3, #2
 8016b14:	d94a      	bls.n	8016bac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8016b16:	2800      	cmp	r0, #0
 8016b18:	d055      	beq.n	8016bc6 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8016b1a:	6921      	ldr	r1, [r4, #16]
 8016b1c:	4630      	mov	r0, r6
 8016b1e:	f003 ff95 	bl	801aa4c <ucdr_serialize_string>
 8016b22:	6863      	ldr	r3, [r4, #4]
 8016b24:	2b03      	cmp	r3, #3
 8016b26:	d941      	bls.n	8016bac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8016b28:	2800      	cmp	r0, #0
 8016b2a:	d04c      	beq.n	8016bc6 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8016b2c:	6961      	ldr	r1, [r4, #20]
 8016b2e:	4630      	mov	r0, r6
 8016b30:	f003 ff8c 	bl	801aa4c <ucdr_serialize_string>
 8016b34:	6863      	ldr	r3, [r4, #4]
 8016b36:	2b04      	cmp	r3, #4
 8016b38:	d938      	bls.n	8016bac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8016b3a:	2800      	cmp	r0, #0
 8016b3c:	d043      	beq.n	8016bc6 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8016b3e:	69a1      	ldr	r1, [r4, #24]
 8016b40:	4630      	mov	r0, r6
 8016b42:	f003 ff83 	bl	801aa4c <ucdr_serialize_string>
 8016b46:	6863      	ldr	r3, [r4, #4]
 8016b48:	2b05      	cmp	r3, #5
 8016b4a:	d92f      	bls.n	8016bac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8016b4c:	2800      	cmp	r0, #0
 8016b4e:	d03a      	beq.n	8016bc6 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8016b50:	69e1      	ldr	r1, [r4, #28]
 8016b52:	4630      	mov	r0, r6
 8016b54:	f003 ff7a 	bl	801aa4c <ucdr_serialize_string>
 8016b58:	6863      	ldr	r3, [r4, #4]
 8016b5a:	2b06      	cmp	r3, #6
 8016b5c:	d926      	bls.n	8016bac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8016b5e:	b390      	cbz	r0, 8016bc6 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8016b60:	6a21      	ldr	r1, [r4, #32]
 8016b62:	4630      	mov	r0, r6
 8016b64:	f003 ff72 	bl	801aa4c <ucdr_serialize_string>
 8016b68:	6863      	ldr	r3, [r4, #4]
 8016b6a:	2b07      	cmp	r3, #7
 8016b6c:	d91e      	bls.n	8016bac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8016b6e:	b350      	cbz	r0, 8016bc6 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8016b70:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8016b72:	4630      	mov	r0, r6
 8016b74:	f003 ff6a 	bl	801aa4c <ucdr_serialize_string>
 8016b78:	6863      	ldr	r3, [r4, #4]
 8016b7a:	2b08      	cmp	r3, #8
 8016b7c:	d916      	bls.n	8016bac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8016b7e:	b310      	cbz	r0, 8016bc6 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8016b80:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8016b82:	4630      	mov	r0, r6
 8016b84:	f003 ff62 	bl	801aa4c <ucdr_serialize_string>
 8016b88:	6863      	ldr	r3, [r4, #4]
 8016b8a:	2b09      	cmp	r3, #9
 8016b8c:	d90e      	bls.n	8016bac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8016b8e:	b1d0      	cbz	r0, 8016bc6 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8016b90:	f104 082c 	add.w	r8, r4, #44	; 0x2c
 8016b94:	2709      	movs	r7, #9
 8016b96:	e000      	b.n	8016b9a <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 8016b98:	b1a8      	cbz	r0, 8016bc6 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8016b9a:	f858 1b04 	ldr.w	r1, [r8], #4
 8016b9e:	4630      	mov	r0, r6
 8016ba0:	f003 ff54 	bl	801aa4c <ucdr_serialize_string>
 8016ba4:	3701      	adds	r7, #1
 8016ba6:	6862      	ldr	r2, [r4, #4]
 8016ba8:	4297      	cmp	r7, r2
 8016baa:	d3f5      	bcc.n	8016b98 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 8016bac:	4005      	ands	r5, r0
 8016bae:	b2ed      	uxtb	r5, r5
 8016bb0:	e78a      	b.n	8016ac8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8016bb2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8016bb4:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8016bb8:	4630      	mov	r0, r6
 8016bba:	f7fc ff7b 	bl	8013ab4 <ucdr_serialize_sequence_uint8_t>
 8016bbe:	4005      	ands	r5, r0
 8016bc0:	4628      	mov	r0, r5
 8016bc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016bc6:	2500      	movs	r5, #0
 8016bc8:	e77e      	b.n	8016ac8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8016bca:	4028      	ands	r0, r5
 8016bcc:	b2c5      	uxtb	r5, r0
 8016bce:	e77b      	b.n	8016ac8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>

08016bd0 <uxr_serialize_OBJK_Subscriber_Binary>:
 8016bd0:	b570      	push	{r4, r5, r6, lr}
 8016bd2:	460d      	mov	r5, r1
 8016bd4:	7809      	ldrb	r1, [r1, #0]
 8016bd6:	4606      	mov	r6, r0
 8016bd8:	f7f7 fafe 	bl	800e1d8 <ucdr_serialize_bool>
 8016bdc:	782b      	ldrb	r3, [r5, #0]
 8016bde:	4604      	mov	r4, r0
 8016be0:	b94b      	cbnz	r3, 8016bf6 <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 8016be2:	7a29      	ldrb	r1, [r5, #8]
 8016be4:	4630      	mov	r0, r6
 8016be6:	f7f7 faf7 	bl	800e1d8 <ucdr_serialize_bool>
 8016bea:	7a2b      	ldrb	r3, [r5, #8]
 8016bec:	4004      	ands	r4, r0
 8016bee:	b2e4      	uxtb	r4, r4
 8016bf0:	b943      	cbnz	r3, 8016c04 <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 8016bf2:	4620      	mov	r0, r4
 8016bf4:	bd70      	pop	{r4, r5, r6, pc}
 8016bf6:	6869      	ldr	r1, [r5, #4]
 8016bf8:	4630      	mov	r0, r6
 8016bfa:	f003 ff27 	bl	801aa4c <ucdr_serialize_string>
 8016bfe:	4004      	ands	r4, r0
 8016c00:	b2e4      	uxtb	r4, r4
 8016c02:	e7ee      	b.n	8016be2 <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 8016c04:	f105 010c 	add.w	r1, r5, #12
 8016c08:	4630      	mov	r0, r6
 8016c0a:	f7ff ff53 	bl	8016ab4 <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 8016c0e:	4004      	ands	r4, r0
 8016c10:	4620      	mov	r0, r4
 8016c12:	bd70      	pop	{r4, r5, r6, pc}

08016c14 <uxr_serialize_OBJK_Endpoint_QosBinary>:
 8016c14:	e92d 4368 	stmdb	sp!, {r3, r5, r6, r8, r9, lr}
 8016c18:	4688      	mov	r8, r1
 8016c1a:	4681      	mov	r9, r0
 8016c1c:	8809      	ldrh	r1, [r1, #0]
 8016c1e:	f7f7 fb35 	bl	800e28c <ucdr_serialize_uint16_t>
 8016c22:	4606      	mov	r6, r0
 8016c24:	f898 1002 	ldrb.w	r1, [r8, #2]
 8016c28:	4648      	mov	r0, r9
 8016c2a:	f7f7 fad5 	bl	800e1d8 <ucdr_serialize_bool>
 8016c2e:	f898 3002 	ldrb.w	r3, [r8, #2]
 8016c32:	4006      	ands	r6, r0
 8016c34:	b2f5      	uxtb	r5, r6
 8016c36:	b9eb      	cbnz	r3, 8016c74 <uxr_serialize_OBJK_Endpoint_QosBinary+0x60>
 8016c38:	f898 1006 	ldrb.w	r1, [r8, #6]
 8016c3c:	4648      	mov	r0, r9
 8016c3e:	f7f7 facb 	bl	800e1d8 <ucdr_serialize_bool>
 8016c42:	f898 3006 	ldrb.w	r3, [r8, #6]
 8016c46:	4005      	ands	r5, r0
 8016c48:	bb7b      	cbnz	r3, 8016caa <uxr_serialize_OBJK_Endpoint_QosBinary+0x96>
 8016c4a:	f898 100c 	ldrb.w	r1, [r8, #12]
 8016c4e:	4648      	mov	r0, r9
 8016c50:	f7f7 fac2 	bl	800e1d8 <ucdr_serialize_bool>
 8016c54:	f898 300c 	ldrb.w	r3, [r8, #12]
 8016c58:	4005      	ands	r5, r0
 8016c5a:	b9f3      	cbnz	r3, 8016c9a <uxr_serialize_OBJK_Endpoint_QosBinary+0x86>
 8016c5c:	f898 1014 	ldrb.w	r1, [r8, #20]
 8016c60:	4648      	mov	r0, r9
 8016c62:	f7f7 fab9 	bl	800e1d8 <ucdr_serialize_bool>
 8016c66:	f898 3014 	ldrb.w	r3, [r8, #20]
 8016c6a:	4005      	ands	r5, r0
 8016c6c:	b94b      	cbnz	r3, 8016c82 <uxr_serialize_OBJK_Endpoint_QosBinary+0x6e>
 8016c6e:	4628      	mov	r0, r5
 8016c70:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8016c74:	f8b8 1004 	ldrh.w	r1, [r8, #4]
 8016c78:	4648      	mov	r0, r9
 8016c7a:	f7f7 fb07 	bl	800e28c <ucdr_serialize_uint16_t>
 8016c7e:	4005      	ands	r5, r0
 8016c80:	e7da      	b.n	8016c38 <uxr_serialize_OBJK_Endpoint_QosBinary+0x24>
 8016c82:	f8d8 2018 	ldr.w	r2, [r8, #24]
 8016c86:	f108 011c 	add.w	r1, r8, #28
 8016c8a:	4648      	mov	r0, r9
 8016c8c:	f7fc ff12 	bl	8013ab4 <ucdr_serialize_sequence_uint8_t>
 8016c90:	4028      	ands	r0, r5
 8016c92:	b2c5      	uxtb	r5, r0
 8016c94:	4628      	mov	r0, r5
 8016c96:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8016c9a:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8016c9e:	4648      	mov	r0, r9
 8016ca0:	f7f7 fcde 	bl	800e660 <ucdr_serialize_uint32_t>
 8016ca4:	4028      	ands	r0, r5
 8016ca6:	b2c5      	uxtb	r5, r0
 8016ca8:	e7d8      	b.n	8016c5c <uxr_serialize_OBJK_Endpoint_QosBinary+0x48>
 8016caa:	f8d8 1008 	ldr.w	r1, [r8, #8]
 8016cae:	4648      	mov	r0, r9
 8016cb0:	f7f7 fcd6 	bl	800e660 <ucdr_serialize_uint32_t>
 8016cb4:	4028      	ands	r0, r5
 8016cb6:	b2c5      	uxtb	r5, r0
 8016cb8:	e7c7      	b.n	8016c4a <uxr_serialize_OBJK_Endpoint_QosBinary+0x36>
 8016cba:	bf00      	nop

08016cbc <uxr_serialize_OBJK_DataReader_Binary>:
 8016cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016cbe:	2202      	movs	r2, #2
 8016cc0:	460c      	mov	r4, r1
 8016cc2:	4606      	mov	r6, r0
 8016cc4:	f003 fdf6 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 8016cc8:	4605      	mov	r5, r0
 8016cca:	78a1      	ldrb	r1, [r4, #2]
 8016ccc:	4630      	mov	r0, r6
 8016cce:	f7f7 fa83 	bl	800e1d8 <ucdr_serialize_bool>
 8016cd2:	78a3      	ldrb	r3, [r4, #2]
 8016cd4:	4005      	ands	r5, r0
 8016cd6:	b2ed      	uxtb	r5, r5
 8016cd8:	b90b      	cbnz	r3, 8016cde <uxr_serialize_OBJK_DataReader_Binary+0x22>
 8016cda:	4628      	mov	r0, r5
 8016cdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016cde:	f104 0108 	add.w	r1, r4, #8
 8016ce2:	4630      	mov	r0, r6
 8016ce4:	f7ff ff96 	bl	8016c14 <uxr_serialize_OBJK_Endpoint_QosBinary>
 8016ce8:	4607      	mov	r7, r0
 8016cea:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8016cee:	4630      	mov	r0, r6
 8016cf0:	f7f7 fa72 	bl	800e1d8 <ucdr_serialize_bool>
 8016cf4:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8016cf8:	4038      	ands	r0, r7
 8016cfa:	b2c7      	uxtb	r7, r0
 8016cfc:	b95b      	cbnz	r3, 8016d16 <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 8016cfe:	f894 1038 	ldrb.w	r1, [r4, #56]	; 0x38
 8016d02:	4630      	mov	r0, r6
 8016d04:	f7f7 fa68 	bl	800e1d8 <ucdr_serialize_bool>
 8016d08:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8016d0c:	4007      	ands	r7, r0
 8016d0e:	b94b      	cbnz	r3, 8016d24 <uxr_serialize_OBJK_DataReader_Binary+0x68>
 8016d10:	403d      	ands	r5, r7
 8016d12:	4628      	mov	r0, r5
 8016d14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016d16:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	; 0x30
 8016d1a:	4630      	mov	r0, r6
 8016d1c:	f7f7 fef6 	bl	800eb0c <ucdr_serialize_uint64_t>
 8016d20:	4007      	ands	r7, r0
 8016d22:	e7ec      	b.n	8016cfe <uxr_serialize_OBJK_DataReader_Binary+0x42>
 8016d24:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8016d26:	4630      	mov	r0, r6
 8016d28:	f003 fe90 	bl	801aa4c <ucdr_serialize_string>
 8016d2c:	4007      	ands	r7, r0
 8016d2e:	b2ff      	uxtb	r7, r7
 8016d30:	e7ee      	b.n	8016d10 <uxr_serialize_OBJK_DataReader_Binary+0x54>
 8016d32:	bf00      	nop

08016d34 <uxr_serialize_OBJK_DataWriter_Binary>:
 8016d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016d36:	2202      	movs	r2, #2
 8016d38:	460d      	mov	r5, r1
 8016d3a:	4606      	mov	r6, r0
 8016d3c:	f003 fdba 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 8016d40:	4604      	mov	r4, r0
 8016d42:	78a9      	ldrb	r1, [r5, #2]
 8016d44:	4630      	mov	r0, r6
 8016d46:	f7f7 fa47 	bl	800e1d8 <ucdr_serialize_bool>
 8016d4a:	78ab      	ldrb	r3, [r5, #2]
 8016d4c:	4004      	ands	r4, r0
 8016d4e:	b2e4      	uxtb	r4, r4
 8016d50:	b90b      	cbnz	r3, 8016d56 <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 8016d52:	4620      	mov	r0, r4
 8016d54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016d56:	f105 0108 	add.w	r1, r5, #8
 8016d5a:	4630      	mov	r0, r6
 8016d5c:	f7ff ff5a 	bl	8016c14 <uxr_serialize_OBJK_Endpoint_QosBinary>
 8016d60:	4607      	mov	r7, r0
 8016d62:	f895 102c 	ldrb.w	r1, [r5, #44]	; 0x2c
 8016d66:	4630      	mov	r0, r6
 8016d68:	f7f7 fa36 	bl	800e1d8 <ucdr_serialize_bool>
 8016d6c:	f895 302c 	ldrb.w	r3, [r5, #44]	; 0x2c
 8016d70:	4038      	ands	r0, r7
 8016d72:	b2c7      	uxtb	r7, r0
 8016d74:	b913      	cbnz	r3, 8016d7c <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 8016d76:	403c      	ands	r4, r7
 8016d78:	4620      	mov	r0, r4
 8016d7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016d7c:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	; 0x30
 8016d80:	4630      	mov	r0, r6
 8016d82:	f7f7 fec3 	bl	800eb0c <ucdr_serialize_uint64_t>
 8016d86:	4007      	ands	r7, r0
 8016d88:	e7f5      	b.n	8016d76 <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 8016d8a:	bf00      	nop

08016d8c <uxr_serialize_OBJK_Replier_Binary>:
 8016d8c:	e92d 41b8 	stmdb	sp!, {r3, r4, r5, r7, r8, lr}
 8016d90:	460f      	mov	r7, r1
 8016d92:	4680      	mov	r8, r0
 8016d94:	6809      	ldr	r1, [r1, #0]
 8016d96:	f003 fe59 	bl	801aa4c <ucdr_serialize_string>
 8016d9a:	4605      	mov	r5, r0
 8016d9c:	6879      	ldr	r1, [r7, #4]
 8016d9e:	4640      	mov	r0, r8
 8016da0:	f003 fe54 	bl	801aa4c <ucdr_serialize_string>
 8016da4:	4005      	ands	r5, r0
 8016da6:	68b9      	ldr	r1, [r7, #8]
 8016da8:	4640      	mov	r0, r8
 8016daa:	b2ec      	uxtb	r4, r5
 8016dac:	f003 fe4e 	bl	801aa4c <ucdr_serialize_string>
 8016db0:	7b39      	ldrb	r1, [r7, #12]
 8016db2:	4004      	ands	r4, r0
 8016db4:	4640      	mov	r0, r8
 8016db6:	f7f7 fa0f 	bl	800e1d8 <ucdr_serialize_bool>
 8016dba:	7b3b      	ldrb	r3, [r7, #12]
 8016dbc:	4004      	ands	r4, r0
 8016dbe:	b94b      	cbnz	r3, 8016dd4 <uxr_serialize_OBJK_Replier_Binary+0x48>
 8016dc0:	7d39      	ldrb	r1, [r7, #20]
 8016dc2:	4640      	mov	r0, r8
 8016dc4:	f7f7 fa08 	bl	800e1d8 <ucdr_serialize_bool>
 8016dc8:	7d3b      	ldrb	r3, [r7, #20]
 8016dca:	4004      	ands	r4, r0
 8016dcc:	b943      	cbnz	r3, 8016de0 <uxr_serialize_OBJK_Replier_Binary+0x54>
 8016dce:	4620      	mov	r0, r4
 8016dd0:	e8bd 81b8 	ldmia.w	sp!, {r3, r4, r5, r7, r8, pc}
 8016dd4:	6939      	ldr	r1, [r7, #16]
 8016dd6:	4640      	mov	r0, r8
 8016dd8:	f003 fe38 	bl	801aa4c <ucdr_serialize_string>
 8016ddc:	4004      	ands	r4, r0
 8016dde:	e7ef      	b.n	8016dc0 <uxr_serialize_OBJK_Replier_Binary+0x34>
 8016de0:	69b9      	ldr	r1, [r7, #24]
 8016de2:	4640      	mov	r0, r8
 8016de4:	f003 fe32 	bl	801aa4c <ucdr_serialize_string>
 8016de8:	4004      	ands	r4, r0
 8016dea:	b2e4      	uxtb	r4, r4
 8016dec:	4620      	mov	r0, r4
 8016dee:	e8bd 81b8 	ldmia.w	sp!, {r3, r4, r5, r7, r8, pc}
 8016df2:	bf00      	nop

08016df4 <uxr_deserialize_ObjectVariant>:
 8016df4:	b570      	push	{r4, r5, r6, lr}
 8016df6:	4605      	mov	r5, r0
 8016df8:	460e      	mov	r6, r1
 8016dfa:	f7f7 fa31 	bl	800e260 <ucdr_deserialize_uint8_t>
 8016dfe:	b168      	cbz	r0, 8016e1c <uxr_deserialize_ObjectVariant+0x28>
 8016e00:	7833      	ldrb	r3, [r6, #0]
 8016e02:	4604      	mov	r4, r0
 8016e04:	3b01      	subs	r3, #1
 8016e06:	2b0d      	cmp	r3, #13
 8016e08:	d809      	bhi.n	8016e1e <uxr_deserialize_ObjectVariant+0x2a>
 8016e0a:	e8df f003 	tbb	[pc, r3]
 8016e0e:	0a41      	.short	0x0a41
 8016e10:	0a0a2323 	.word	0x0a0a2323
 8016e14:	10080a0a 	.word	0x10080a0a
 8016e18:	565c1010 	.word	0x565c1010
 8016e1c:	2400      	movs	r4, #0
 8016e1e:	4620      	mov	r0, r4
 8016e20:	bd70      	pop	{r4, r5, r6, pc}
 8016e22:	1d31      	adds	r1, r6, #4
 8016e24:	4628      	mov	r0, r5
 8016e26:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016e2a:	f7ff bd21 	b.w	8016870 <uxr_deserialize_DATAWRITER_Representation>
 8016e2e:	1d31      	adds	r1, r6, #4
 8016e30:	4628      	mov	r0, r5
 8016e32:	f7f7 fa15 	bl	800e260 <ucdr_deserialize_uint8_t>
 8016e36:	2800      	cmp	r0, #0
 8016e38:	d0f0      	beq.n	8016e1c <uxr_deserialize_ObjectVariant+0x28>
 8016e3a:	7933      	ldrb	r3, [r6, #4]
 8016e3c:	2b01      	cmp	r3, #1
 8016e3e:	d001      	beq.n	8016e44 <uxr_deserialize_ObjectVariant+0x50>
 8016e40:	2b02      	cmp	r3, #2
 8016e42:	d1ec      	bne.n	8016e1e <uxr_deserialize_ObjectVariant+0x2a>
 8016e44:	68b1      	ldr	r1, [r6, #8]
 8016e46:	4628      	mov	r0, r5
 8016e48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8016e4c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016e50:	f003 be0c 	b.w	801aa6c <ucdr_deserialize_string>
 8016e54:	1d31      	adds	r1, r6, #4
 8016e56:	4628      	mov	r0, r5
 8016e58:	f7f7 fa02 	bl	800e260 <ucdr_deserialize_uint8_t>
 8016e5c:	4604      	mov	r4, r0
 8016e5e:	b170      	cbz	r0, 8016e7e <uxr_deserialize_ObjectVariant+0x8a>
 8016e60:	7933      	ldrb	r3, [r6, #4]
 8016e62:	2b02      	cmp	r3, #2
 8016e64:	d04c      	beq.n	8016f00 <uxr_deserialize_ObjectVariant+0x10c>
 8016e66:	2b03      	cmp	r3, #3
 8016e68:	d109      	bne.n	8016e7e <uxr_deserialize_ObjectVariant+0x8a>
 8016e6a:	f106 0308 	add.w	r3, r6, #8
 8016e6e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8016e72:	f106 010c 	add.w	r1, r6, #12
 8016e76:	4628      	mov	r0, r5
 8016e78:	f7fc fe2e 	bl	8013ad8 <ucdr_deserialize_sequence_uint8_t>
 8016e7c:	4604      	mov	r4, r0
 8016e7e:	2202      	movs	r2, #2
 8016e80:	f506 7103 	add.w	r1, r6, #524	; 0x20c
 8016e84:	4628      	mov	r0, r5
 8016e86:	f003 fd79 	bl	801a97c <ucdr_deserialize_array_uint8_t>
 8016e8a:	4020      	ands	r0, r4
 8016e8c:	b2c4      	uxtb	r4, r0
 8016e8e:	e7c6      	b.n	8016e1e <uxr_deserialize_ObjectVariant+0x2a>
 8016e90:	1d31      	adds	r1, r6, #4
 8016e92:	4628      	mov	r0, r5
 8016e94:	f7f7 f9e4 	bl	800e260 <ucdr_deserialize_uint8_t>
 8016e98:	4604      	mov	r4, r0
 8016e9a:	b130      	cbz	r0, 8016eaa <uxr_deserialize_ObjectVariant+0xb6>
 8016e9c:	7933      	ldrb	r3, [r6, #4]
 8016e9e:	2b02      	cmp	r3, #2
 8016ea0:	d036      	beq.n	8016f10 <uxr_deserialize_ObjectVariant+0x11c>
 8016ea2:	2b03      	cmp	r3, #3
 8016ea4:	d03c      	beq.n	8016f20 <uxr_deserialize_ObjectVariant+0x12c>
 8016ea6:	2b01      	cmp	r3, #1
 8016ea8:	d032      	beq.n	8016f10 <uxr_deserialize_ObjectVariant+0x11c>
 8016eaa:	f506 7103 	add.w	r1, r6, #524	; 0x20c
 8016eae:	4628      	mov	r0, r5
 8016eb0:	f7f7 ff7c 	bl	800edac <ucdr_deserialize_int16_t>
 8016eb4:	4020      	ands	r0, r4
 8016eb6:	b2c4      	uxtb	r4, r0
 8016eb8:	e7b1      	b.n	8016e1e <uxr_deserialize_ObjectVariant+0x2a>
 8016eba:	1d31      	adds	r1, r6, #4
 8016ebc:	4628      	mov	r0, r5
 8016ebe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016ec2:	f7ff bb8b 	b.w	80165dc <uxr_deserialize_CLIENT_Representation>
 8016ec6:	2204      	movs	r2, #4
 8016ec8:	4628      	mov	r0, r5
 8016eca:	18b1      	adds	r1, r6, r2
 8016ecc:	f003 fd56 	bl	801a97c <ucdr_deserialize_array_uint8_t>
 8016ed0:	4604      	mov	r4, r0
 8016ed2:	2202      	movs	r2, #2
 8016ed4:	f106 0108 	add.w	r1, r6, #8
 8016ed8:	4628      	mov	r0, r5
 8016eda:	f003 fd4f 	bl	801a97c <ucdr_deserialize_array_uint8_t>
 8016ede:	4004      	ands	r4, r0
 8016ee0:	2202      	movs	r2, #2
 8016ee2:	f106 010a 	add.w	r1, r6, #10
 8016ee6:	4628      	mov	r0, r5
 8016ee8:	b2e4      	uxtb	r4, r4
 8016eea:	f003 fd47 	bl	801a97c <ucdr_deserialize_array_uint8_t>
 8016eee:	4603      	mov	r3, r0
 8016ef0:	f106 010c 	add.w	r1, r6, #12
 8016ef4:	4628      	mov	r0, r5
 8016ef6:	401c      	ands	r4, r3
 8016ef8:	f7f7 f984 	bl	800e204 <ucdr_deserialize_bool>
 8016efc:	4004      	ands	r4, r0
 8016efe:	e78e      	b.n	8016e1e <uxr_deserialize_ObjectVariant+0x2a>
 8016f00:	f44f 7200 	mov.w	r2, #512	; 0x200
 8016f04:	68b1      	ldr	r1, [r6, #8]
 8016f06:	4628      	mov	r0, r5
 8016f08:	f003 fdb0 	bl	801aa6c <ucdr_deserialize_string>
 8016f0c:	4604      	mov	r4, r0
 8016f0e:	e7b6      	b.n	8016e7e <uxr_deserialize_ObjectVariant+0x8a>
 8016f10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8016f14:	68b1      	ldr	r1, [r6, #8]
 8016f16:	4628      	mov	r0, r5
 8016f18:	f003 fda8 	bl	801aa6c <ucdr_deserialize_string>
 8016f1c:	4604      	mov	r4, r0
 8016f1e:	e7c4      	b.n	8016eaa <uxr_deserialize_ObjectVariant+0xb6>
 8016f20:	f106 0308 	add.w	r3, r6, #8
 8016f24:	f44f 7200 	mov.w	r2, #512	; 0x200
 8016f28:	f106 010c 	add.w	r1, r6, #12
 8016f2c:	4628      	mov	r0, r5
 8016f2e:	f7fc fdd3 	bl	8013ad8 <ucdr_deserialize_sequence_uint8_t>
 8016f32:	4604      	mov	r4, r0
 8016f34:	e7b9      	b.n	8016eaa <uxr_deserialize_ObjectVariant+0xb6>
 8016f36:	bf00      	nop

08016f38 <uxr_deserialize_BaseObjectRequest>:
 8016f38:	b570      	push	{r4, r5, r6, lr}
 8016f3a:	2202      	movs	r2, #2
 8016f3c:	4605      	mov	r5, r0
 8016f3e:	460e      	mov	r6, r1
 8016f40:	f003 fd1c 	bl	801a97c <ucdr_deserialize_array_uint8_t>
 8016f44:	2202      	movs	r2, #2
 8016f46:	4604      	mov	r4, r0
 8016f48:	4628      	mov	r0, r5
 8016f4a:	18b1      	adds	r1, r6, r2
 8016f4c:	f003 fd16 	bl	801a97c <ucdr_deserialize_array_uint8_t>
 8016f50:	4020      	ands	r0, r4
 8016f52:	b2c0      	uxtb	r0, r0
 8016f54:	bd70      	pop	{r4, r5, r6, pc}
 8016f56:	bf00      	nop

08016f58 <uxr_serialize_ActivityInfoVariant>:
 8016f58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016f5c:	460e      	mov	r6, r1
 8016f5e:	7809      	ldrb	r1, [r1, #0]
 8016f60:	4680      	mov	r8, r0
 8016f62:	f7f7 f967 	bl	800e234 <ucdr_serialize_uint8_t>
 8016f66:	4607      	mov	r7, r0
 8016f68:	b138      	cbz	r0, 8016f7a <uxr_serialize_ActivityInfoVariant+0x22>
 8016f6a:	7833      	ldrb	r3, [r6, #0]
 8016f6c:	2b06      	cmp	r3, #6
 8016f6e:	f000 8081 	beq.w	8017074 <uxr_serialize_ActivityInfoVariant+0x11c>
 8016f72:	2b0d      	cmp	r3, #13
 8016f74:	d014      	beq.n	8016fa0 <uxr_serialize_ActivityInfoVariant+0x48>
 8016f76:	2b05      	cmp	r3, #5
 8016f78:	d002      	beq.n	8016f80 <uxr_serialize_ActivityInfoVariant+0x28>
 8016f7a:	4638      	mov	r0, r7
 8016f7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016f80:	f9b6 1008 	ldrsh.w	r1, [r6, #8]
 8016f84:	4640      	mov	r0, r8
 8016f86:	f7f7 fe91 	bl	800ecac <ucdr_serialize_int16_t>
 8016f8a:	4607      	mov	r7, r0
 8016f8c:	4640      	mov	r0, r8
 8016f8e:	e9d6 2304 	ldrd	r2, r3, [r6, #16]
 8016f92:	f7f7 fdbb 	bl	800eb0c <ucdr_serialize_uint64_t>
 8016f96:	4038      	ands	r0, r7
 8016f98:	b2c7      	uxtb	r7, r0
 8016f9a:	4638      	mov	r0, r7
 8016f9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016fa0:	f9b6 1008 	ldrsh.w	r1, [r6, #8]
 8016fa4:	4640      	mov	r0, r8
 8016fa6:	f7f7 fe81 	bl	800ecac <ucdr_serialize_int16_t>
 8016faa:	68f1      	ldr	r1, [r6, #12]
 8016fac:	4607      	mov	r7, r0
 8016fae:	4640      	mov	r0, r8
 8016fb0:	f7f7 fb56 	bl	800e660 <ucdr_serialize_uint32_t>
 8016fb4:	68f3      	ldr	r3, [r6, #12]
 8016fb6:	2b00      	cmp	r3, #0
 8016fb8:	d0ed      	beq.n	8016f96 <uxr_serialize_ActivityInfoVariant+0x3e>
 8016fba:	b318      	cbz	r0, 8017004 <uxr_serialize_ActivityInfoVariant+0xac>
 8016fbc:	f106 090c 	add.w	r9, r6, #12
 8016fc0:	2400      	movs	r4, #0
 8016fc2:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8016fc6:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
 8016fca:	7c29      	ldrb	r1, [r5, #16]
 8016fcc:	4640      	mov	r0, r8
 8016fce:	f7f7 f931 	bl	800e234 <ucdr_serialize_uint8_t>
 8016fd2:	ea4f 0a44 	mov.w	sl, r4, lsl #1
 8016fd6:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 8016fda:	2800      	cmp	r0, #0
 8016fdc:	d051      	beq.n	8017082 <uxr_serialize_ActivityInfoVariant+0x12a>
 8016fde:	7c2b      	ldrb	r3, [r5, #16]
 8016fe0:	00c9      	lsls	r1, r1, #3
 8016fe2:	2b03      	cmp	r3, #3
 8016fe4:	d854      	bhi.n	8017090 <uxr_serialize_ActivityInfoVariant+0x138>
 8016fe6:	e8df f003 	tbb	[pc, r3]
 8016fea:	2133      	.short	0x2133
 8016fec:	020f      	.short	0x020f
 8016fee:	4449      	add	r1, r9
 8016ff0:	4640      	mov	r0, r8
 8016ff2:	6889      	ldr	r1, [r1, #8]
 8016ff4:	f003 fd2a 	bl	801aa4c <ucdr_serialize_string>
 8016ff8:	3401      	adds	r4, #1
 8016ffa:	68f2      	ldr	r2, [r6, #12]
 8016ffc:	4294      	cmp	r4, r2
 8016ffe:	d244      	bcs.n	801708a <uxr_serialize_ActivityInfoVariant+0x132>
 8017000:	2800      	cmp	r0, #0
 8017002:	d1de      	bne.n	8016fc2 <uxr_serialize_ActivityInfoVariant+0x6a>
 8017004:	2700      	movs	r7, #0
 8017006:	e7b8      	b.n	8016f7a <uxr_serialize_ActivityInfoVariant+0x22>
 8017008:	3108      	adds	r1, #8
 801700a:	44a2      	add	sl, r4
 801700c:	2210      	movs	r2, #16
 801700e:	4640      	mov	r0, r8
 8017010:	4449      	add	r1, r9
 8017012:	eb06 0aca 	add.w	sl, r6, sl, lsl #3
 8017016:	f003 fc4d 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 801701a:	4605      	mov	r5, r0
 801701c:	f8da 1024 	ldr.w	r1, [sl, #36]	; 0x24
 8017020:	4640      	mov	r0, r8
 8017022:	f7f7 fb1d 	bl	800e660 <ucdr_serialize_uint32_t>
 8017026:	4028      	ands	r0, r5
 8017028:	b2c0      	uxtb	r0, r0
 801702a:	e7e5      	b.n	8016ff8 <uxr_serialize_ActivityInfoVariant+0xa0>
 801702c:	3108      	adds	r1, #8
 801702e:	44a2      	add	sl, r4
 8017030:	2204      	movs	r2, #4
 8017032:	4640      	mov	r0, r8
 8017034:	4449      	add	r1, r9
 8017036:	eb06 0aca 	add.w	sl, r6, sl, lsl #3
 801703a:	f003 fc3b 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 801703e:	4605      	mov	r5, r0
 8017040:	f8ba 1018 	ldrh.w	r1, [sl, #24]
 8017044:	4640      	mov	r0, r8
 8017046:	f7f7 f921 	bl	800e28c <ucdr_serialize_uint16_t>
 801704a:	4028      	ands	r0, r5
 801704c:	b2c0      	uxtb	r0, r0
 801704e:	e7d3      	b.n	8016ff8 <uxr_serialize_ActivityInfoVariant+0xa0>
 8017050:	3108      	adds	r1, #8
 8017052:	44a2      	add	sl, r4
 8017054:	2202      	movs	r2, #2
 8017056:	4640      	mov	r0, r8
 8017058:	4449      	add	r1, r9
 801705a:	eb06 0aca 	add.w	sl, r6, sl, lsl #3
 801705e:	f003 fc29 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 8017062:	4605      	mov	r5, r0
 8017064:	f89a 1016 	ldrb.w	r1, [sl, #22]
 8017068:	4640      	mov	r0, r8
 801706a:	f7f7 f8e3 	bl	800e234 <ucdr_serialize_uint8_t>
 801706e:	4028      	ands	r0, r5
 8017070:	b2c0      	uxtb	r0, r0
 8017072:	e7c1      	b.n	8016ff8 <uxr_serialize_ActivityInfoVariant+0xa0>
 8017074:	f9b6 1008 	ldrsh.w	r1, [r6, #8]
 8017078:	4640      	mov	r0, r8
 801707a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801707e:	f7f7 be15 	b.w	800ecac <ucdr_serialize_int16_t>
 8017082:	3401      	adds	r4, #1
 8017084:	68f2      	ldr	r2, [r6, #12]
 8017086:	42a2      	cmp	r2, r4
 8017088:	d8bc      	bhi.n	8017004 <uxr_serialize_ActivityInfoVariant+0xac>
 801708a:	4007      	ands	r7, r0
 801708c:	b2ff      	uxtb	r7, r7
 801708e:	e774      	b.n	8016f7a <uxr_serialize_ActivityInfoVariant+0x22>
 8017090:	3401      	adds	r4, #1
 8017092:	68f3      	ldr	r3, [r6, #12]
 8017094:	3518      	adds	r5, #24
 8017096:	429c      	cmp	r4, r3
 8017098:	d397      	bcc.n	8016fca <uxr_serialize_ActivityInfoVariant+0x72>
 801709a:	e76e      	b.n	8016f7a <uxr_serialize_ActivityInfoVariant+0x22>

0801709c <uxr_deserialize_BaseObjectReply>:
 801709c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80170a0:	2202      	movs	r2, #2
 80170a2:	4606      	mov	r6, r0
 80170a4:	460f      	mov	r7, r1
 80170a6:	f003 fc69 	bl	801a97c <ucdr_deserialize_array_uint8_t>
 80170aa:	2202      	movs	r2, #2
 80170ac:	4605      	mov	r5, r0
 80170ae:	4630      	mov	r0, r6
 80170b0:	18b9      	adds	r1, r7, r2
 80170b2:	f003 fc63 	bl	801a97c <ucdr_deserialize_array_uint8_t>
 80170b6:	4680      	mov	r8, r0
 80170b8:	1d39      	adds	r1, r7, #4
 80170ba:	4630      	mov	r0, r6
 80170bc:	f7f7 f8d0 	bl	800e260 <ucdr_deserialize_uint8_t>
 80170c0:	ea05 0508 	and.w	r5, r5, r8
 80170c4:	4604      	mov	r4, r0
 80170c6:	1d79      	adds	r1, r7, #5
 80170c8:	4630      	mov	r0, r6
 80170ca:	402c      	ands	r4, r5
 80170cc:	f7f7 f8c8 	bl	800e260 <ucdr_deserialize_uint8_t>
 80170d0:	4020      	ands	r0, r4
 80170d2:	b2c0      	uxtb	r0, r0
 80170d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080170d8 <uxr_serialize_ReadSpecification>:
 80170d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80170da:	460e      	mov	r6, r1
 80170dc:	4607      	mov	r7, r0
 80170de:	7809      	ldrb	r1, [r1, #0]
 80170e0:	f7f7 f8a8 	bl	800e234 <ucdr_serialize_uint8_t>
 80170e4:	4604      	mov	r4, r0
 80170e6:	7871      	ldrb	r1, [r6, #1]
 80170e8:	4638      	mov	r0, r7
 80170ea:	f7f7 f8a3 	bl	800e234 <ucdr_serialize_uint8_t>
 80170ee:	4004      	ands	r4, r0
 80170f0:	78b1      	ldrb	r1, [r6, #2]
 80170f2:	4638      	mov	r0, r7
 80170f4:	f7f7 f870 	bl	800e1d8 <ucdr_serialize_bool>
 80170f8:	78b3      	ldrb	r3, [r6, #2]
 80170fa:	b2e4      	uxtb	r4, r4
 80170fc:	4004      	ands	r4, r0
 80170fe:	b943      	cbnz	r3, 8017112 <uxr_serialize_ReadSpecification+0x3a>
 8017100:	7a31      	ldrb	r1, [r6, #8]
 8017102:	4638      	mov	r0, r7
 8017104:	f7f7 f868 	bl	800e1d8 <ucdr_serialize_bool>
 8017108:	7a33      	ldrb	r3, [r6, #8]
 801710a:	4004      	ands	r4, r0
 801710c:	b93b      	cbnz	r3, 801711e <uxr_serialize_ReadSpecification+0x46>
 801710e:	4620      	mov	r0, r4
 8017110:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017112:	6871      	ldr	r1, [r6, #4]
 8017114:	4638      	mov	r0, r7
 8017116:	f003 fc99 	bl	801aa4c <ucdr_serialize_string>
 801711a:	4004      	ands	r4, r0
 801711c:	e7f0      	b.n	8017100 <uxr_serialize_ReadSpecification+0x28>
 801711e:	8971      	ldrh	r1, [r6, #10]
 8017120:	4638      	mov	r0, r7
 8017122:	f7f7 f8b3 	bl	800e28c <ucdr_serialize_uint16_t>
 8017126:	4605      	mov	r5, r0
 8017128:	89b1      	ldrh	r1, [r6, #12]
 801712a:	4638      	mov	r0, r7
 801712c:	f7f7 f8ae 	bl	800e28c <ucdr_serialize_uint16_t>
 8017130:	4005      	ands	r5, r0
 8017132:	89f1      	ldrh	r1, [r6, #14]
 8017134:	4638      	mov	r0, r7
 8017136:	b2ed      	uxtb	r5, r5
 8017138:	f7f7 f8a8 	bl	800e28c <ucdr_serialize_uint16_t>
 801713c:	8a31      	ldrh	r1, [r6, #16]
 801713e:	4025      	ands	r5, r4
 8017140:	4604      	mov	r4, r0
 8017142:	4638      	mov	r0, r7
 8017144:	4025      	ands	r5, r4
 8017146:	f7f7 f8a1 	bl	800e28c <ucdr_serialize_uint16_t>
 801714a:	ea00 0405 	and.w	r4, r0, r5
 801714e:	4620      	mov	r0, r4
 8017150:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017152:	bf00      	nop

08017154 <uxr_serialize_CREATE_CLIENT_Payload>:
 8017154:	f7ff b9ea 	b.w	801652c <uxr_serialize_CLIENT_Representation>

08017158 <uxr_serialize_CREATE_Payload>:
 8017158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801715a:	2202      	movs	r2, #2
 801715c:	4607      	mov	r7, r0
 801715e:	460e      	mov	r6, r1
 8017160:	f003 fba8 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 8017164:	2202      	movs	r2, #2
 8017166:	4605      	mov	r5, r0
 8017168:	4638      	mov	r0, r7
 801716a:	18b1      	adds	r1, r6, r2
 801716c:	f003 fba2 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 8017170:	7931      	ldrb	r1, [r6, #4]
 8017172:	4604      	mov	r4, r0
 8017174:	4638      	mov	r0, r7
 8017176:	f7f7 f85d 	bl	800e234 <ucdr_serialize_uint8_t>
 801717a:	b170      	cbz	r0, 801719a <uxr_serialize_CREATE_Payload+0x42>
 801717c:	7933      	ldrb	r3, [r6, #4]
 801717e:	402c      	ands	r4, r5
 8017180:	3b01      	subs	r3, #1
 8017182:	b2e4      	uxtb	r4, r4
 8017184:	2b0d      	cmp	r3, #13
 8017186:	d809      	bhi.n	801719c <uxr_serialize_CREATE_Payload+0x44>
 8017188:	e8df f003 	tbb	[pc, r3]
 801718c:	23230a4c 	.word	0x23230a4c
 8017190:	0a0a0a0a 	.word	0x0a0a0a0a
 8017194:	12121208 	.word	0x12121208
 8017198:	3e45      	.short	0x3e45
 801719a:	2400      	movs	r4, #0
 801719c:	4620      	mov	r0, r4
 801719e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80171a0:	f106 0108 	add.w	r1, r6, #8
 80171a4:	4638      	mov	r0, r7
 80171a6:	f7ff fac7 	bl	8016738 <uxr_serialize_DATAWRITER_Representation>
 80171aa:	4004      	ands	r4, r0
 80171ac:	4620      	mov	r0, r4
 80171ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80171b0:	7a31      	ldrb	r1, [r6, #8]
 80171b2:	4638      	mov	r0, r7
 80171b4:	f7f7 f83e 	bl	800e234 <ucdr_serialize_uint8_t>
 80171b8:	2800      	cmp	r0, #0
 80171ba:	d0ee      	beq.n	801719a <uxr_serialize_CREATE_Payload+0x42>
 80171bc:	7a33      	ldrb	r3, [r6, #8]
 80171be:	2b01      	cmp	r3, #1
 80171c0:	d001      	beq.n	80171c6 <uxr_serialize_CREATE_Payload+0x6e>
 80171c2:	2b02      	cmp	r3, #2
 80171c4:	d1ea      	bne.n	801719c <uxr_serialize_CREATE_Payload+0x44>
 80171c6:	68f1      	ldr	r1, [r6, #12]
 80171c8:	4638      	mov	r0, r7
 80171ca:	f003 fc3f 	bl	801aa4c <ucdr_serialize_string>
 80171ce:	4004      	ands	r4, r0
 80171d0:	e7e4      	b.n	801719c <uxr_serialize_CREATE_Payload+0x44>
 80171d2:	7a31      	ldrb	r1, [r6, #8]
 80171d4:	4638      	mov	r0, r7
 80171d6:	f7f7 f82d 	bl	800e234 <ucdr_serialize_uint8_t>
 80171da:	4605      	mov	r5, r0
 80171dc:	b158      	cbz	r0, 80171f6 <uxr_serialize_CREATE_Payload+0x9e>
 80171de:	7a33      	ldrb	r3, [r6, #8]
 80171e0:	2b02      	cmp	r3, #2
 80171e2:	d034      	beq.n	801724e <uxr_serialize_CREATE_Payload+0xf6>
 80171e4:	2b03      	cmp	r3, #3
 80171e6:	d106      	bne.n	80171f6 <uxr_serialize_CREATE_Payload+0x9e>
 80171e8:	68f2      	ldr	r2, [r6, #12]
 80171ea:	f106 0110 	add.w	r1, r6, #16
 80171ee:	4638      	mov	r0, r7
 80171f0:	f7fc fc60 	bl	8013ab4 <ucdr_serialize_sequence_uint8_t>
 80171f4:	4605      	mov	r5, r0
 80171f6:	2202      	movs	r2, #2
 80171f8:	f506 7104 	add.w	r1, r6, #528	; 0x210
 80171fc:	4638      	mov	r0, r7
 80171fe:	f003 fb59 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 8017202:	4028      	ands	r0, r5
 8017204:	4004      	ands	r4, r0
 8017206:	e7c9      	b.n	801719c <uxr_serialize_CREATE_Payload+0x44>
 8017208:	f106 0108 	add.w	r1, r6, #8
 801720c:	4638      	mov	r0, r7
 801720e:	f7ff f98d 	bl	801652c <uxr_serialize_CLIENT_Representation>
 8017212:	4004      	ands	r4, r0
 8017214:	e7c2      	b.n	801719c <uxr_serialize_CREATE_Payload+0x44>
 8017216:	f106 0108 	add.w	r1, r6, #8
 801721a:	4638      	mov	r0, r7
 801721c:	f7ff fa42 	bl	80166a4 <uxr_serialize_AGENT_Representation>
 8017220:	4004      	ands	r4, r0
 8017222:	e7bb      	b.n	801719c <uxr_serialize_CREATE_Payload+0x44>
 8017224:	7a31      	ldrb	r1, [r6, #8]
 8017226:	4638      	mov	r0, r7
 8017228:	f7f7 f804 	bl	800e234 <ucdr_serialize_uint8_t>
 801722c:	4605      	mov	r5, r0
 801722e:	b130      	cbz	r0, 801723e <uxr_serialize_CREATE_Payload+0xe6>
 8017230:	7a33      	ldrb	r3, [r6, #8]
 8017232:	2b02      	cmp	r3, #2
 8017234:	d011      	beq.n	801725a <uxr_serialize_CREATE_Payload+0x102>
 8017236:	2b03      	cmp	r3, #3
 8017238:	d015      	beq.n	8017266 <uxr_serialize_CREATE_Payload+0x10e>
 801723a:	2b01      	cmp	r3, #1
 801723c:	d00d      	beq.n	801725a <uxr_serialize_CREATE_Payload+0x102>
 801723e:	f9b6 1210 	ldrsh.w	r1, [r6, #528]	; 0x210
 8017242:	4638      	mov	r0, r7
 8017244:	f7f7 fd32 	bl	800ecac <ucdr_serialize_int16_t>
 8017248:	4028      	ands	r0, r5
 801724a:	4004      	ands	r4, r0
 801724c:	e7a6      	b.n	801719c <uxr_serialize_CREATE_Payload+0x44>
 801724e:	68f1      	ldr	r1, [r6, #12]
 8017250:	4638      	mov	r0, r7
 8017252:	f003 fbfb 	bl	801aa4c <ucdr_serialize_string>
 8017256:	4605      	mov	r5, r0
 8017258:	e7cd      	b.n	80171f6 <uxr_serialize_CREATE_Payload+0x9e>
 801725a:	68f1      	ldr	r1, [r6, #12]
 801725c:	4638      	mov	r0, r7
 801725e:	f003 fbf5 	bl	801aa4c <ucdr_serialize_string>
 8017262:	4605      	mov	r5, r0
 8017264:	e7eb      	b.n	801723e <uxr_serialize_CREATE_Payload+0xe6>
 8017266:	68f2      	ldr	r2, [r6, #12]
 8017268:	f106 0110 	add.w	r1, r6, #16
 801726c:	4638      	mov	r0, r7
 801726e:	f7fc fc21 	bl	8013ab4 <ucdr_serialize_sequence_uint8_t>
 8017272:	4605      	mov	r5, r0
 8017274:	e7e3      	b.n	801723e <uxr_serialize_CREATE_Payload+0xe6>
 8017276:	bf00      	nop

08017278 <uxr_deserialize_GET_INFO_Payload>:
 8017278:	b570      	push	{r4, r5, r6, lr}
 801727a:	2202      	movs	r2, #2
 801727c:	4605      	mov	r5, r0
 801727e:	460e      	mov	r6, r1
 8017280:	f003 fb7c 	bl	801a97c <ucdr_deserialize_array_uint8_t>
 8017284:	2202      	movs	r2, #2
 8017286:	4604      	mov	r4, r0
 8017288:	4628      	mov	r0, r5
 801728a:	18b1      	adds	r1, r6, r2
 801728c:	f003 fb76 	bl	801a97c <ucdr_deserialize_array_uint8_t>
 8017290:	4603      	mov	r3, r0
 8017292:	1d31      	adds	r1, r6, #4
 8017294:	4628      	mov	r0, r5
 8017296:	401c      	ands	r4, r3
 8017298:	f7f7 fb12 	bl	800e8c0 <ucdr_deserialize_uint32_t>
 801729c:	b2e4      	uxtb	r4, r4
 801729e:	4020      	ands	r0, r4
 80172a0:	bd70      	pop	{r4, r5, r6, pc}
 80172a2:	bf00      	nop

080172a4 <uxr_serialize_DELETE_Payload>:
 80172a4:	b570      	push	{r4, r5, r6, lr}
 80172a6:	2202      	movs	r2, #2
 80172a8:	4605      	mov	r5, r0
 80172aa:	460e      	mov	r6, r1
 80172ac:	f003 fb02 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 80172b0:	2202      	movs	r2, #2
 80172b2:	4604      	mov	r4, r0
 80172b4:	4628      	mov	r0, r5
 80172b6:	18b1      	adds	r1, r6, r2
 80172b8:	f003 fafc 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 80172bc:	4020      	ands	r0, r4
 80172be:	b2c0      	uxtb	r0, r0
 80172c0:	bd70      	pop	{r4, r5, r6, pc}
 80172c2:	bf00      	nop

080172c4 <uxr_deserialize_STATUS_AGENT_Payload>:
 80172c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80172c8:	460e      	mov	r6, r1
 80172ca:	4605      	mov	r5, r0
 80172cc:	f7f6 ffc8 	bl	800e260 <ucdr_deserialize_uint8_t>
 80172d0:	4604      	mov	r4, r0
 80172d2:	1c71      	adds	r1, r6, #1
 80172d4:	4628      	mov	r0, r5
 80172d6:	f7f6 ffc3 	bl	800e260 <ucdr_deserialize_uint8_t>
 80172da:	2204      	movs	r2, #4
 80172dc:	4681      	mov	r9, r0
 80172de:	4628      	mov	r0, r5
 80172e0:	18b1      	adds	r1, r6, r2
 80172e2:	f003 fb4b 	bl	801a97c <ucdr_deserialize_array_uint8_t>
 80172e6:	f106 0108 	add.w	r1, r6, #8
 80172ea:	4680      	mov	r8, r0
 80172ec:	2202      	movs	r2, #2
 80172ee:	4628      	mov	r0, r5
 80172f0:	f003 fb44 	bl	801a97c <ucdr_deserialize_array_uint8_t>
 80172f4:	ea04 0309 	and.w	r3, r4, r9
 80172f8:	4607      	mov	r7, r0
 80172fa:	2202      	movs	r2, #2
 80172fc:	b2db      	uxtb	r3, r3
 80172fe:	f106 010a 	add.w	r1, r6, #10
 8017302:	4628      	mov	r0, r5
 8017304:	ea03 0408 	and.w	r4, r3, r8
 8017308:	f003 fb38 	bl	801a97c <ucdr_deserialize_array_uint8_t>
 801730c:	4603      	mov	r3, r0
 801730e:	4628      	mov	r0, r5
 8017310:	403c      	ands	r4, r7
 8017312:	f106 010c 	add.w	r1, r6, #12
 8017316:	461d      	mov	r5, r3
 8017318:	f7f6 ff74 	bl	800e204 <ucdr_deserialize_bool>
 801731c:	4025      	ands	r5, r4
 801731e:	4028      	ands	r0, r5
 8017320:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08017324 <uxr_deserialize_STATUS_Payload>:
 8017324:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017328:	2202      	movs	r2, #2
 801732a:	4606      	mov	r6, r0
 801732c:	460f      	mov	r7, r1
 801732e:	f003 fb25 	bl	801a97c <ucdr_deserialize_array_uint8_t>
 8017332:	2202      	movs	r2, #2
 8017334:	4605      	mov	r5, r0
 8017336:	4630      	mov	r0, r6
 8017338:	18b9      	adds	r1, r7, r2
 801733a:	f003 fb1f 	bl	801a97c <ucdr_deserialize_array_uint8_t>
 801733e:	4680      	mov	r8, r0
 8017340:	1d39      	adds	r1, r7, #4
 8017342:	4630      	mov	r0, r6
 8017344:	f7f6 ff8c 	bl	800e260 <ucdr_deserialize_uint8_t>
 8017348:	ea05 0508 	and.w	r5, r5, r8
 801734c:	4604      	mov	r4, r0
 801734e:	1d79      	adds	r1, r7, #5
 8017350:	4630      	mov	r0, r6
 8017352:	402c      	ands	r4, r5
 8017354:	f7f6 ff84 	bl	800e260 <ucdr_deserialize_uint8_t>
 8017358:	4020      	ands	r0, r4
 801735a:	b2c0      	uxtb	r0, r0
 801735c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08017360 <uxr_serialize_INFO_Payload>:
 8017360:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017364:	2202      	movs	r2, #2
 8017366:	460c      	mov	r4, r1
 8017368:	4605      	mov	r5, r0
 801736a:	f003 faa3 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 801736e:	2202      	movs	r2, #2
 8017370:	4680      	mov	r8, r0
 8017372:	4628      	mov	r0, r5
 8017374:	18a1      	adds	r1, r4, r2
 8017376:	f003 fa9d 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 801737a:	4607      	mov	r7, r0
 801737c:	7921      	ldrb	r1, [r4, #4]
 801737e:	4628      	mov	r0, r5
 8017380:	f7f6 ff58 	bl	800e234 <ucdr_serialize_uint8_t>
 8017384:	ea08 0807 	and.w	r8, r8, r7
 8017388:	4606      	mov	r6, r0
 801738a:	7961      	ldrb	r1, [r4, #5]
 801738c:	4628      	mov	r0, r5
 801738e:	ea06 0608 	and.w	r6, r6, r8
 8017392:	f7f6 ff4f 	bl	800e234 <ucdr_serialize_uint8_t>
 8017396:	7a21      	ldrb	r1, [r4, #8]
 8017398:	4030      	ands	r0, r6
 801739a:	b2c7      	uxtb	r7, r0
 801739c:	4628      	mov	r0, r5
 801739e:	f7f6 ff1b 	bl	800e1d8 <ucdr_serialize_bool>
 80173a2:	7a23      	ldrb	r3, [r4, #8]
 80173a4:	4606      	mov	r6, r0
 80173a6:	b96b      	cbnz	r3, 80173c4 <uxr_serialize_INFO_Payload+0x64>
 80173a8:	f894 121c 	ldrb.w	r1, [r4, #540]	; 0x21c
 80173ac:	4628      	mov	r0, r5
 80173ae:	f7f6 ff13 	bl	800e1d8 <ucdr_serialize_bool>
 80173b2:	f894 321c 	ldrb.w	r3, [r4, #540]	; 0x21c
 80173b6:	4030      	ands	r0, r6
 80173b8:	b2c6      	uxtb	r6, r0
 80173ba:	b983      	cbnz	r3, 80173de <uxr_serialize_INFO_Payload+0x7e>
 80173bc:	ea06 0007 	and.w	r0, r6, r7
 80173c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80173c4:	7b21      	ldrb	r1, [r4, #12]
 80173c6:	4628      	mov	r0, r5
 80173c8:	f7f6 ff34 	bl	800e234 <ucdr_serialize_uint8_t>
 80173cc:	b188      	cbz	r0, 80173f2 <uxr_serialize_INFO_Payload+0x92>
 80173ce:	f104 010c 	add.w	r1, r4, #12
 80173d2:	4628      	mov	r0, r5
 80173d4:	f7ff f9d8 	bl	8016788 <uxr_serialize_ObjectVariant.part.0>
 80173d8:	4030      	ands	r0, r6
 80173da:	b2c6      	uxtb	r6, r0
 80173dc:	e7e4      	b.n	80173a8 <uxr_serialize_INFO_Payload+0x48>
 80173de:	f504 7108 	add.w	r1, r4, #544	; 0x220
 80173e2:	4628      	mov	r0, r5
 80173e4:	f7ff fdb8 	bl	8016f58 <uxr_serialize_ActivityInfoVariant>
 80173e8:	4006      	ands	r6, r0
 80173ea:	ea06 0007 	and.w	r0, r6, r7
 80173ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80173f2:	4606      	mov	r6, r0
 80173f4:	e7d8      	b.n	80173a8 <uxr_serialize_INFO_Payload+0x48>
 80173f6:	bf00      	nop

080173f8 <uxr_serialize_READ_DATA_Payload>:
 80173f8:	b570      	push	{r4, r5, r6, lr}
 80173fa:	2202      	movs	r2, #2
 80173fc:	4605      	mov	r5, r0
 80173fe:	460e      	mov	r6, r1
 8017400:	f003 fa58 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 8017404:	2202      	movs	r2, #2
 8017406:	4604      	mov	r4, r0
 8017408:	4628      	mov	r0, r5
 801740a:	18b1      	adds	r1, r6, r2
 801740c:	f003 fa52 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 8017410:	4603      	mov	r3, r0
 8017412:	1d31      	adds	r1, r6, #4
 8017414:	4628      	mov	r0, r5
 8017416:	401c      	ands	r4, r3
 8017418:	f7ff fe5e 	bl	80170d8 <uxr_serialize_ReadSpecification>
 801741c:	b2e4      	uxtb	r4, r4
 801741e:	4020      	ands	r0, r4
 8017420:	bd70      	pop	{r4, r5, r6, pc}
 8017422:	bf00      	nop

08017424 <uxr_serialize_WRITE_DATA_Payload_Data>:
 8017424:	b570      	push	{r4, r5, r6, lr}
 8017426:	2202      	movs	r2, #2
 8017428:	4605      	mov	r5, r0
 801742a:	460e      	mov	r6, r1
 801742c:	f003 fa42 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 8017430:	2202      	movs	r2, #2
 8017432:	4604      	mov	r4, r0
 8017434:	4628      	mov	r0, r5
 8017436:	18b1      	adds	r1, r6, r2
 8017438:	f003 fa3c 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 801743c:	4020      	ands	r0, r4
 801743e:	b2c0      	uxtb	r0, r0
 8017440:	bd70      	pop	{r4, r5, r6, pc}
 8017442:	bf00      	nop

08017444 <uxr_serialize_ACKNACK_Payload>:
 8017444:	b570      	push	{r4, r5, r6, lr}
 8017446:	460c      	mov	r4, r1
 8017448:	4605      	mov	r5, r0
 801744a:	460e      	mov	r6, r1
 801744c:	f834 1b02 	ldrh.w	r1, [r4], #2
 8017450:	f7f6 ff1c 	bl	800e28c <ucdr_serialize_uint16_t>
 8017454:	2202      	movs	r2, #2
 8017456:	4621      	mov	r1, r4
 8017458:	4604      	mov	r4, r0
 801745a:	4628      	mov	r0, r5
 801745c:	f003 fa2a 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 8017460:	4603      	mov	r3, r0
 8017462:	7931      	ldrb	r1, [r6, #4]
 8017464:	4628      	mov	r0, r5
 8017466:	401c      	ands	r4, r3
 8017468:	f7f6 fee4 	bl	800e234 <ucdr_serialize_uint8_t>
 801746c:	b2e4      	uxtb	r4, r4
 801746e:	4020      	ands	r0, r4
 8017470:	bd70      	pop	{r4, r5, r6, pc}
 8017472:	bf00      	nop

08017474 <uxr_deserialize_ACKNACK_Payload>:
 8017474:	b570      	push	{r4, r5, r6, lr}
 8017476:	460e      	mov	r6, r1
 8017478:	4605      	mov	r5, r0
 801747a:	f7f7 f807 	bl	800e48c <ucdr_deserialize_uint16_t>
 801747e:	2202      	movs	r2, #2
 8017480:	4604      	mov	r4, r0
 8017482:	4628      	mov	r0, r5
 8017484:	18b1      	adds	r1, r6, r2
 8017486:	f003 fa79 	bl	801a97c <ucdr_deserialize_array_uint8_t>
 801748a:	4603      	mov	r3, r0
 801748c:	1d31      	adds	r1, r6, #4
 801748e:	4628      	mov	r0, r5
 8017490:	401c      	ands	r4, r3
 8017492:	f7f6 fee5 	bl	800e260 <ucdr_deserialize_uint8_t>
 8017496:	b2e4      	uxtb	r4, r4
 8017498:	4020      	ands	r0, r4
 801749a:	bd70      	pop	{r4, r5, r6, pc}

0801749c <uxr_serialize_HEARTBEAT_Payload>:
 801749c:	b570      	push	{r4, r5, r6, lr}
 801749e:	460d      	mov	r5, r1
 80174a0:	4606      	mov	r6, r0
 80174a2:	8809      	ldrh	r1, [r1, #0]
 80174a4:	f7f6 fef2 	bl	800e28c <ucdr_serialize_uint16_t>
 80174a8:	8869      	ldrh	r1, [r5, #2]
 80174aa:	4604      	mov	r4, r0
 80174ac:	4630      	mov	r0, r6
 80174ae:	f7f6 feed 	bl	800e28c <ucdr_serialize_uint16_t>
 80174b2:	4603      	mov	r3, r0
 80174b4:	7929      	ldrb	r1, [r5, #4]
 80174b6:	4630      	mov	r0, r6
 80174b8:	401c      	ands	r4, r3
 80174ba:	f7f6 febb 	bl	800e234 <ucdr_serialize_uint8_t>
 80174be:	b2e4      	uxtb	r4, r4
 80174c0:	4020      	ands	r0, r4
 80174c2:	bd70      	pop	{r4, r5, r6, pc}

080174c4 <uxr_deserialize_HEARTBEAT_Payload>:
 80174c4:	b570      	push	{r4, r5, r6, lr}
 80174c6:	460e      	mov	r6, r1
 80174c8:	4605      	mov	r5, r0
 80174ca:	f7f6 ffdf 	bl	800e48c <ucdr_deserialize_uint16_t>
 80174ce:	4604      	mov	r4, r0
 80174d0:	1cb1      	adds	r1, r6, #2
 80174d2:	4628      	mov	r0, r5
 80174d4:	f7f6 ffda 	bl	800e48c <ucdr_deserialize_uint16_t>
 80174d8:	4603      	mov	r3, r0
 80174da:	1d31      	adds	r1, r6, #4
 80174dc:	4628      	mov	r0, r5
 80174de:	401c      	ands	r4, r3
 80174e0:	f7f6 febe 	bl	800e260 <ucdr_deserialize_uint8_t>
 80174e4:	b2e4      	uxtb	r4, r4
 80174e6:	4020      	ands	r0, r4
 80174e8:	bd70      	pop	{r4, r5, r6, pc}
 80174ea:	bf00      	nop

080174ec <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 80174ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80174f0:	460e      	mov	r6, r1
 80174f2:	4605      	mov	r5, r0
 80174f4:	f7f7 fd66 	bl	800efc4 <ucdr_deserialize_int32_t>
 80174f8:	4607      	mov	r7, r0
 80174fa:	1d31      	adds	r1, r6, #4
 80174fc:	4628      	mov	r0, r5
 80174fe:	f7f7 f9df 	bl	800e8c0 <ucdr_deserialize_uint32_t>
 8017502:	4680      	mov	r8, r0
 8017504:	f106 0108 	add.w	r1, r6, #8
 8017508:	4628      	mov	r0, r5
 801750a:	f7f7 fd5b 	bl	800efc4 <ucdr_deserialize_int32_t>
 801750e:	ea07 0708 	and.w	r7, r7, r8
 8017512:	4604      	mov	r4, r0
 8017514:	f106 010c 	add.w	r1, r6, #12
 8017518:	4628      	mov	r0, r5
 801751a:	403c      	ands	r4, r7
 801751c:	f7f7 f9d0 	bl	800e8c0 <ucdr_deserialize_uint32_t>
 8017520:	f106 0110 	add.w	r1, r6, #16
 8017524:	4004      	ands	r4, r0
 8017526:	4628      	mov	r0, r5
 8017528:	f7f7 fd4c 	bl	800efc4 <ucdr_deserialize_int32_t>
 801752c:	4603      	mov	r3, r0
 801752e:	b2e4      	uxtb	r4, r4
 8017530:	4628      	mov	r0, r5
 8017532:	461d      	mov	r5, r3
 8017534:	f106 0114 	add.w	r1, r6, #20
 8017538:	f7f7 f9c2 	bl	800e8c0 <ucdr_deserialize_uint32_t>
 801753c:	402c      	ands	r4, r5
 801753e:	4020      	ands	r0, r4
 8017540:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08017544 <uxr_serialize_SampleIdentity>:
 8017544:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017548:	4604      	mov	r4, r0
 801754a:	460d      	mov	r5, r1
 801754c:	220c      	movs	r2, #12
 801754e:	f003 f9b1 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 8017552:	2203      	movs	r2, #3
 8017554:	f105 010c 	add.w	r1, r5, #12
 8017558:	4607      	mov	r7, r0
 801755a:	4620      	mov	r0, r4
 801755c:	f003 f9aa 	bl	801a8b4 <ucdr_serialize_array_uint8_t>
 8017560:	7be9      	ldrb	r1, [r5, #15]
 8017562:	4680      	mov	r8, r0
 8017564:	4620      	mov	r0, r4
 8017566:	f7f6 fe65 	bl	800e234 <ucdr_serialize_uint8_t>
 801756a:	6929      	ldr	r1, [r5, #16]
 801756c:	4606      	mov	r6, r0
 801756e:	4620      	mov	r0, r4
 8017570:	f7f7 fc90 	bl	800ee94 <ucdr_serialize_int32_t>
 8017574:	ea07 0708 	and.w	r7, r7, r8
 8017578:	4603      	mov	r3, r0
 801757a:	4620      	mov	r0, r4
 801757c:	403e      	ands	r6, r7
 801757e:	6969      	ldr	r1, [r5, #20]
 8017580:	461c      	mov	r4, r3
 8017582:	f7f7 f86d 	bl	800e660 <ucdr_serialize_uint32_t>
 8017586:	4034      	ands	r4, r6
 8017588:	4020      	ands	r0, r4
 801758a:	b2c0      	uxtb	r0, r0
 801758c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08017590 <uxr_deserialize_SampleIdentity>:
 8017590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017594:	4604      	mov	r4, r0
 8017596:	460d      	mov	r5, r1
 8017598:	220c      	movs	r2, #12
 801759a:	f003 f9ef 	bl	801a97c <ucdr_deserialize_array_uint8_t>
 801759e:	2203      	movs	r2, #3
 80175a0:	f105 010c 	add.w	r1, r5, #12
 80175a4:	4607      	mov	r7, r0
 80175a6:	4620      	mov	r0, r4
 80175a8:	f003 f9e8 	bl	801a97c <ucdr_deserialize_array_uint8_t>
 80175ac:	f105 010f 	add.w	r1, r5, #15
 80175b0:	4680      	mov	r8, r0
 80175b2:	4620      	mov	r0, r4
 80175b4:	f7f6 fe54 	bl	800e260 <ucdr_deserialize_uint8_t>
 80175b8:	f105 0110 	add.w	r1, r5, #16
 80175bc:	4606      	mov	r6, r0
 80175be:	4620      	mov	r0, r4
 80175c0:	f7f7 fd00 	bl	800efc4 <ucdr_deserialize_int32_t>
 80175c4:	ea07 0708 	and.w	r7, r7, r8
 80175c8:	4603      	mov	r3, r0
 80175ca:	4620      	mov	r0, r4
 80175cc:	403e      	ands	r6, r7
 80175ce:	f105 0114 	add.w	r1, r5, #20
 80175d2:	461c      	mov	r4, r3
 80175d4:	f7f7 f974 	bl	800e8c0 <ucdr_deserialize_uint32_t>
 80175d8:	4034      	ands	r4, r6
 80175da:	4020      	ands	r0, r4
 80175dc:	b2c0      	uxtb	r0, r0
 80175de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80175e2:	bf00      	nop

080175e4 <rcl_client_get_rmw_handle>:
 80175e4:	b118      	cbz	r0, 80175ee <rcl_client_get_rmw_handle+0xa>
 80175e6:	6800      	ldr	r0, [r0, #0]
 80175e8:	b108      	cbz	r0, 80175ee <rcl_client_get_rmw_handle+0xa>
 80175ea:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 80175ee:	4770      	bx	lr

080175f0 <rcl_send_request>:
 80175f0:	b570      	push	{r4, r5, r6, lr}
 80175f2:	b082      	sub	sp, #8
 80175f4:	b1f8      	cbz	r0, 8017636 <rcl_send_request+0x46>
 80175f6:	4604      	mov	r4, r0
 80175f8:	6800      	ldr	r0, [r0, #0]
 80175fa:	b1e0      	cbz	r0, 8017636 <rcl_send_request+0x46>
 80175fc:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8017600:	b1cb      	cbz	r3, 8017636 <rcl_send_request+0x46>
 8017602:	460e      	mov	r6, r1
 8017604:	b1e1      	cbz	r1, 8017640 <rcl_send_request+0x50>
 8017606:	4615      	mov	r5, r2
 8017608:	b1d2      	cbz	r2, 8017640 <rcl_send_request+0x50>
 801760a:	2105      	movs	r1, #5
 801760c:	f500 7088 	add.w	r0, r0, #272	; 0x110
 8017610:	f002 fa2e 	bl	8019a70 <__atomic_load_8>
 8017614:	4602      	mov	r2, r0
 8017616:	460b      	mov	r3, r1
 8017618:	4631      	mov	r1, r6
 801761a:	e9c5 2300 	strd	r2, r3, [r5]
 801761e:	6823      	ldr	r3, [r4, #0]
 8017620:	462a      	mov	r2, r5
 8017622:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 8017626:	f7fa ffcf 	bl	80125c8 <rmw_send_request>
 801762a:	4606      	mov	r6, r0
 801762c:	b160      	cbz	r0, 8017648 <rcl_send_request+0x58>
 801762e:	2601      	movs	r6, #1
 8017630:	4630      	mov	r0, r6
 8017632:	b002      	add	sp, #8
 8017634:	bd70      	pop	{r4, r5, r6, pc}
 8017636:	f44f 76fa 	mov.w	r6, #500	; 0x1f4
 801763a:	4630      	mov	r0, r6
 801763c:	b002      	add	sp, #8
 801763e:	bd70      	pop	{r4, r5, r6, pc}
 8017640:	260b      	movs	r6, #11
 8017642:	4630      	mov	r0, r6
 8017644:	b002      	add	sp, #8
 8017646:	bd70      	pop	{r4, r5, r6, pc}
 8017648:	6820      	ldr	r0, [r4, #0]
 801764a:	2105      	movs	r1, #5
 801764c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8017650:	f500 7088 	add.w	r0, r0, #272	; 0x110
 8017654:	9100      	str	r1, [sp, #0]
 8017656:	f002 fa77 	bl	8019b48 <__atomic_exchange_8>
 801765a:	4630      	mov	r0, r6
 801765c:	b002      	add	sp, #8
 801765e:	bd70      	pop	{r4, r5, r6, pc}

08017660 <rcl_take_response>:
 8017660:	b570      	push	{r4, r5, r6, lr}
 8017662:	468e      	mov	lr, r1
 8017664:	b08c      	sub	sp, #48	; 0x30
 8017666:	460c      	mov	r4, r1
 8017668:	4616      	mov	r6, r2
 801766a:	f10d 0c18 	add.w	ip, sp, #24
 801766e:	4605      	mov	r5, r0
 8017670:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8017674:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017678:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801767c:	e88c 0003 	stmia.w	ip, {r0, r1}
 8017680:	b35d      	cbz	r5, 80176da <rcl_take_response+0x7a>
 8017682:	682b      	ldr	r3, [r5, #0]
 8017684:	b34b      	cbz	r3, 80176da <rcl_take_response+0x7a>
 8017686:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 801768a:	b330      	cbz	r0, 80176da <rcl_take_response+0x7a>
 801768c:	b346      	cbz	r6, 80176e0 <rcl_take_response+0x80>
 801768e:	2300      	movs	r3, #0
 8017690:	4632      	mov	r2, r6
 8017692:	a902      	add	r1, sp, #8
 8017694:	f88d 3007 	strb.w	r3, [sp, #7]
 8017698:	f10d 0307 	add.w	r3, sp, #7
 801769c:	ed9f 7b12 	vldr	d7, [pc, #72]	; 80176e8 <rcl_take_response+0x88>
 80176a0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80176a4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80176a8:	f7fb f896 	bl	80127d8 <rmw_take_response>
 80176ac:	4605      	mov	r5, r0
 80176ae:	b9c8      	cbnz	r0, 80176e4 <rcl_take_response+0x84>
 80176b0:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80176b4:	f240 13f5 	movw	r3, #501	; 0x1f5
 80176b8:	2a00      	cmp	r2, #0
 80176ba:	bf08      	it	eq
 80176bc:	461d      	moveq	r5, r3
 80176be:	f10d 0e18 	add.w	lr, sp, #24
 80176c2:	46a4      	mov	ip, r4
 80176c4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80176c8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80176cc:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80176d0:	e88c 0003 	stmia.w	ip, {r0, r1}
 80176d4:	4628      	mov	r0, r5
 80176d6:	b00c      	add	sp, #48	; 0x30
 80176d8:	bd70      	pop	{r4, r5, r6, pc}
 80176da:	f44f 75fa 	mov.w	r5, #500	; 0x1f4
 80176de:	e7ee      	b.n	80176be <rcl_take_response+0x5e>
 80176e0:	250b      	movs	r5, #11
 80176e2:	e7ec      	b.n	80176be <rcl_take_response+0x5e>
 80176e4:	2501      	movs	r5, #1
 80176e6:	e7ea      	b.n	80176be <rcl_take_response+0x5e>
	...

080176f0 <rcl_client_is_valid>:
 80176f0:	b130      	cbz	r0, 8017700 <rcl_client_is_valid+0x10>
 80176f2:	6800      	ldr	r0, [r0, #0]
 80176f4:	b120      	cbz	r0, 8017700 <rcl_client_is_valid+0x10>
 80176f6:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 80176fa:	3800      	subs	r0, #0
 80176fc:	bf18      	it	ne
 80176fe:	2001      	movne	r0, #1
 8017700:	4770      	bx	lr
 8017702:	bf00      	nop

08017704 <rcl_convert_rmw_ret_to_rcl_ret>:
 8017704:	280b      	cmp	r0, #11
 8017706:	dc0d      	bgt.n	8017724 <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 8017708:	2800      	cmp	r0, #0
 801770a:	db09      	blt.n	8017720 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 801770c:	280b      	cmp	r0, #11
 801770e:	d807      	bhi.n	8017720 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8017710:	e8df f000 	tbb	[pc, r0]
 8017714:	07060607 	.word	0x07060607
 8017718:	06060606 	.word	0x06060606
 801771c:	07070606 	.word	0x07070606
 8017720:	2001      	movs	r0, #1
 8017722:	4770      	bx	lr
 8017724:	28cb      	cmp	r0, #203	; 0xcb
 8017726:	bf18      	it	ne
 8017728:	2001      	movne	r0, #1
 801772a:	4770      	bx	lr

0801772c <rcl_get_zero_initialized_context>:
 801772c:	4a03      	ldr	r2, [pc, #12]	; (801773c <rcl_get_zero_initialized_context+0x10>)
 801772e:	4603      	mov	r3, r0
 8017730:	e892 0003 	ldmia.w	r2, {r0, r1}
 8017734:	e883 0003 	stmia.w	r3, {r0, r1}
 8017738:	4618      	mov	r0, r3
 801773a:	4770      	bx	lr
 801773c:	0801e514 	.word	0x0801e514

08017740 <rcl_context_is_valid>:
 8017740:	b118      	cbz	r0, 801774a <rcl_context_is_valid+0xa>
 8017742:	6840      	ldr	r0, [r0, #4]
 8017744:	3800      	subs	r0, #0
 8017746:	bf18      	it	ne
 8017748:	2001      	movne	r0, #1
 801774a:	4770      	bx	lr

0801774c <__cleanup_context>:
 801774c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017750:	4606      	mov	r6, r0
 8017752:	2300      	movs	r3, #0
 8017754:	6800      	ldr	r0, [r0, #0]
 8017756:	6073      	str	r3, [r6, #4]
 8017758:	2800      	cmp	r0, #0
 801775a:	d049      	beq.n	80177f0 <__cleanup_context+0xa4>
 801775c:	6947      	ldr	r7, [r0, #20]
 801775e:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8017762:	f8d0 9010 	ldr.w	r9, [r0, #16]
 8017766:	b137      	cbz	r7, 8017776 <__cleanup_context+0x2a>
 8017768:	3014      	adds	r0, #20
 801776a:	f7f8 f917 	bl	800f99c <rcl_init_options_fini>
 801776e:	4607      	mov	r7, r0
 8017770:	2800      	cmp	r0, #0
 8017772:	d144      	bne.n	80177fe <__cleanup_context+0xb2>
 8017774:	6830      	ldr	r0, [r6, #0]
 8017776:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8017778:	b143      	cbz	r3, 801778c <__cleanup_context+0x40>
 801777a:	3028      	adds	r0, #40	; 0x28
 801777c:	f7fa fc2c 	bl	8011fd8 <rmw_context_fini>
 8017780:	b118      	cbz	r0, 801778a <__cleanup_context+0x3e>
 8017782:	2f00      	cmp	r7, #0
 8017784:	d03e      	beq.n	8017804 <__cleanup_context+0xb8>
 8017786:	f7f9 feeb 	bl	8011560 <rcutils_reset_error>
 801778a:	6830      	ldr	r0, [r6, #0]
 801778c:	6a03      	ldr	r3, [r0, #32]
 801778e:	b1db      	cbz	r3, 80177c8 <__cleanup_context+0x7c>
 8017790:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 8017794:	2a01      	cmp	r2, #1
 8017796:	f17c 0100 	sbcs.w	r1, ip, #0
 801779a:	db11      	blt.n	80177c0 <__cleanup_context+0x74>
 801779c:	2400      	movs	r4, #0
 801779e:	4625      	mov	r5, r4
 80177a0:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80177a4:	4649      	mov	r1, r9
 80177a6:	b1b8      	cbz	r0, 80177d8 <__cleanup_context+0x8c>
 80177a8:	47c0      	blx	r8
 80177aa:	6833      	ldr	r3, [r6, #0]
 80177ac:	3401      	adds	r4, #1
 80177ae:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 80177b2:	f145 0500 	adc.w	r5, r5, #0
 80177b6:	6a1b      	ldr	r3, [r3, #32]
 80177b8:	4294      	cmp	r4, r2
 80177ba:	eb75 010c 	sbcs.w	r1, r5, ip
 80177be:	dbef      	blt.n	80177a0 <__cleanup_context+0x54>
 80177c0:	4618      	mov	r0, r3
 80177c2:	4649      	mov	r1, r9
 80177c4:	47c0      	blx	r8
 80177c6:	6830      	ldr	r0, [r6, #0]
 80177c8:	4649      	mov	r1, r9
 80177ca:	47c0      	blx	r8
 80177cc:	2300      	movs	r3, #0
 80177ce:	4638      	mov	r0, r7
 80177d0:	e9c6 3300 	strd	r3, r3, [r6]
 80177d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80177d8:	3401      	adds	r4, #1
 80177da:	f145 0500 	adc.w	r5, r5, #0
 80177de:	4294      	cmp	r4, r2
 80177e0:	eb75 010c 	sbcs.w	r1, r5, ip
 80177e4:	dbdc      	blt.n	80177a0 <__cleanup_context+0x54>
 80177e6:	4618      	mov	r0, r3
 80177e8:	4649      	mov	r1, r9
 80177ea:	47c0      	blx	r8
 80177ec:	6830      	ldr	r0, [r6, #0]
 80177ee:	e7eb      	b.n	80177c8 <__cleanup_context+0x7c>
 80177f0:	4607      	mov	r7, r0
 80177f2:	2300      	movs	r3, #0
 80177f4:	4638      	mov	r0, r7
 80177f6:	e9c6 3300 	strd	r3, r3, [r6]
 80177fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80177fe:	f7f9 feaf 	bl	8011560 <rcutils_reset_error>
 8017802:	e7b7      	b.n	8017774 <__cleanup_context+0x28>
 8017804:	f7ff ff7e 	bl	8017704 <rcl_convert_rmw_ret_to_rcl_ret>
 8017808:	4607      	mov	r7, r0
 801780a:	e7bc      	b.n	8017786 <__cleanup_context+0x3a>

0801780c <rcl_get_zero_initialized_guard_condition>:
 801780c:	4a03      	ldr	r2, [pc, #12]	; (801781c <rcl_get_zero_initialized_guard_condition+0x10>)
 801780e:	4603      	mov	r3, r0
 8017810:	e892 0003 	ldmia.w	r2, {r0, r1}
 8017814:	e883 0003 	stmia.w	r3, {r0, r1}
 8017818:	4618      	mov	r0, r3
 801781a:	4770      	bx	lr
 801781c:	0801e51c 	.word	0x0801e51c

08017820 <rcl_guard_condition_init_from_rmw>:
 8017820:	b082      	sub	sp, #8
 8017822:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017826:	b086      	sub	sp, #24
 8017828:	4604      	mov	r4, r0
 801782a:	460e      	mov	r6, r1
 801782c:	4615      	mov	r5, r2
 801782e:	f10d 0c30 	add.w	ip, sp, #48	; 0x30
 8017832:	f10d 0e04 	add.w	lr, sp, #4
 8017836:	f84c 3f04 	str.w	r3, [ip, #4]!
 801783a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801783e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8017842:	f8dc 3000 	ldr.w	r3, [ip]
 8017846:	a801      	add	r0, sp, #4
 8017848:	f8ce 3000 	str.w	r3, [lr]
 801784c:	f7f9 fe4a 	bl	80114e4 <rcutils_allocator_is_valid>
 8017850:	f080 0301 	eor.w	r3, r0, #1
 8017854:	b2db      	uxtb	r3, r3
 8017856:	bb3b      	cbnz	r3, 80178a8 <rcl_guard_condition_init_from_rmw+0x88>
 8017858:	b334      	cbz	r4, 80178a8 <rcl_guard_condition_init_from_rmw+0x88>
 801785a:	f8d4 8004 	ldr.w	r8, [r4, #4]
 801785e:	f1b8 0f00 	cmp.w	r8, #0
 8017862:	d11a      	bne.n	801789a <rcl_guard_condition_init_from_rmw+0x7a>
 8017864:	b305      	cbz	r5, 80178a8 <rcl_guard_condition_init_from_rmw+0x88>
 8017866:	4628      	mov	r0, r5
 8017868:	f7ff ff6a 	bl	8017740 <rcl_context_is_valid>
 801786c:	b1f0      	cbz	r0, 80178ac <rcl_guard_condition_init_from_rmw+0x8c>
 801786e:	9b01      	ldr	r3, [sp, #4]
 8017870:	201c      	movs	r0, #28
 8017872:	9905      	ldr	r1, [sp, #20]
 8017874:	4798      	blx	r3
 8017876:	4607      	mov	r7, r0
 8017878:	6060      	str	r0, [r4, #4]
 801787a:	b320      	cbz	r0, 80178c6 <rcl_guard_condition_init_from_rmw+0xa6>
 801787c:	b1c6      	cbz	r6, 80178b0 <rcl_guard_condition_init_from_rmw+0x90>
 801787e:	6006      	str	r6, [r0, #0]
 8017880:	f880 8004 	strb.w	r8, [r0, #4]
 8017884:	ac01      	add	r4, sp, #4
 8017886:	f107 0c08 	add.w	ip, r7, #8
 801788a:	2500      	movs	r5, #0
 801788c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801788e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017892:	6823      	ldr	r3, [r4, #0]
 8017894:	f8cc 3000 	str.w	r3, [ip]
 8017898:	e000      	b.n	801789c <rcl_guard_condition_init_from_rmw+0x7c>
 801789a:	2564      	movs	r5, #100	; 0x64
 801789c:	4628      	mov	r0, r5
 801789e:	b006      	add	sp, #24
 80178a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80178a4:	b002      	add	sp, #8
 80178a6:	4770      	bx	lr
 80178a8:	250b      	movs	r5, #11
 80178aa:	e7f7      	b.n	801789c <rcl_guard_condition_init_from_rmw+0x7c>
 80178ac:	2565      	movs	r5, #101	; 0x65
 80178ae:	e7f5      	b.n	801789c <rcl_guard_condition_init_from_rmw+0x7c>
 80178b0:	6828      	ldr	r0, [r5, #0]
 80178b2:	3028      	adds	r0, #40	; 0x28
 80178b4:	f002 fd56 	bl	801a364 <rmw_create_guard_condition>
 80178b8:	6038      	str	r0, [r7, #0]
 80178ba:	6867      	ldr	r7, [r4, #4]
 80178bc:	683e      	ldr	r6, [r7, #0]
 80178be:	b126      	cbz	r6, 80178ca <rcl_guard_condition_init_from_rmw+0xaa>
 80178c0:	2301      	movs	r3, #1
 80178c2:	713b      	strb	r3, [r7, #4]
 80178c4:	e7de      	b.n	8017884 <rcl_guard_condition_init_from_rmw+0x64>
 80178c6:	250a      	movs	r5, #10
 80178c8:	e7e8      	b.n	801789c <rcl_guard_condition_init_from_rmw+0x7c>
 80178ca:	9b02      	ldr	r3, [sp, #8]
 80178cc:	4638      	mov	r0, r7
 80178ce:	9905      	ldr	r1, [sp, #20]
 80178d0:	2501      	movs	r5, #1
 80178d2:	4798      	blx	r3
 80178d4:	6066      	str	r6, [r4, #4]
 80178d6:	e7e1      	b.n	801789c <rcl_guard_condition_init_from_rmw+0x7c>

080178d8 <rcl_guard_condition_fini>:
 80178d8:	b570      	push	{r4, r5, r6, lr}
 80178da:	b082      	sub	sp, #8
 80178dc:	b1f0      	cbz	r0, 801791c <rcl_guard_condition_fini+0x44>
 80178de:	6843      	ldr	r3, [r0, #4]
 80178e0:	4604      	mov	r4, r0
 80178e2:	b163      	cbz	r3, 80178fe <rcl_guard_condition_fini+0x26>
 80178e4:	6818      	ldr	r0, [r3, #0]
 80178e6:	68de      	ldr	r6, [r3, #12]
 80178e8:	6999      	ldr	r1, [r3, #24]
 80178ea:	b160      	cbz	r0, 8017906 <rcl_guard_condition_fini+0x2e>
 80178ec:	791d      	ldrb	r5, [r3, #4]
 80178ee:	b965      	cbnz	r5, 801790a <rcl_guard_condition_fini+0x32>
 80178f0:	4618      	mov	r0, r3
 80178f2:	47b0      	blx	r6
 80178f4:	2300      	movs	r3, #0
 80178f6:	4628      	mov	r0, r5
 80178f8:	6063      	str	r3, [r4, #4]
 80178fa:	b002      	add	sp, #8
 80178fc:	bd70      	pop	{r4, r5, r6, pc}
 80178fe:	461d      	mov	r5, r3
 8017900:	4628      	mov	r0, r5
 8017902:	b002      	add	sp, #8
 8017904:	bd70      	pop	{r4, r5, r6, pc}
 8017906:	4605      	mov	r5, r0
 8017908:	e7f2      	b.n	80178f0 <rcl_guard_condition_fini+0x18>
 801790a:	9101      	str	r1, [sp, #4]
 801790c:	f002 fd40 	bl	801a390 <rmw_destroy_guard_condition>
 8017910:	1e05      	subs	r5, r0, #0
 8017912:	6863      	ldr	r3, [r4, #4]
 8017914:	9901      	ldr	r1, [sp, #4]
 8017916:	bf18      	it	ne
 8017918:	2501      	movne	r5, #1
 801791a:	e7e9      	b.n	80178f0 <rcl_guard_condition_fini+0x18>
 801791c:	250b      	movs	r5, #11
 801791e:	4628      	mov	r0, r5
 8017920:	b002      	add	sp, #8
 8017922:	bd70      	pop	{r4, r5, r6, pc}

08017924 <rcl_guard_condition_get_default_options>:
 8017924:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017926:	b087      	sub	sp, #28
 8017928:	4606      	mov	r6, r0
 801792a:	4c0b      	ldr	r4, [pc, #44]	; (8017958 <rcl_guard_condition_get_default_options+0x34>)
 801792c:	4668      	mov	r0, sp
 801792e:	f7f9 fdcb 	bl	80114c8 <rcutils_get_default_allocator>
 8017932:	46ee      	mov	lr, sp
 8017934:	46a4      	mov	ip, r4
 8017936:	4625      	mov	r5, r4
 8017938:	4634      	mov	r4, r6
 801793a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801793e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017942:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017944:	f8de 7000 	ldr.w	r7, [lr]
 8017948:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801794a:	4630      	mov	r0, r6
 801794c:	f8cc 7000 	str.w	r7, [ip]
 8017950:	6027      	str	r7, [r4, #0]
 8017952:	b007      	add	sp, #28
 8017954:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017956:	bf00      	nop
 8017958:	20012a90 	.word	0x20012a90

0801795c <rcl_guard_condition_get_rmw_handle>:
 801795c:	b110      	cbz	r0, 8017964 <rcl_guard_condition_get_rmw_handle+0x8>
 801795e:	6840      	ldr	r0, [r0, #4]
 8017960:	b100      	cbz	r0, 8017964 <rcl_guard_condition_get_rmw_handle+0x8>
 8017962:	6800      	ldr	r0, [r0, #0]
 8017964:	4770      	bx	lr
 8017966:	bf00      	nop

08017968 <rcl_init>:
 8017968:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801796c:	1e05      	subs	r5, r0, #0
 801796e:	b09e      	sub	sp, #120	; 0x78
 8017970:	460e      	mov	r6, r1
 8017972:	4690      	mov	r8, r2
 8017974:	461f      	mov	r7, r3
 8017976:	f340 809f 	ble.w	8017ab8 <rcl_init+0x150>
 801797a:	2900      	cmp	r1, #0
 801797c:	f000 809f 	beq.w	8017abe <rcl_init+0x156>
 8017980:	f1a1 0e04 	sub.w	lr, r1, #4
 8017984:	f04f 0c00 	mov.w	ip, #0
 8017988:	f85e 4f04 	ldr.w	r4, [lr, #4]!
 801798c:	f10c 0c01 	add.w	ip, ip, #1
 8017990:	2c00      	cmp	r4, #0
 8017992:	f000 8094 	beq.w	8017abe <rcl_init+0x156>
 8017996:	4565      	cmp	r5, ip
 8017998:	d1f6      	bne.n	8017988 <rcl_init+0x20>
 801799a:	f1b8 0f00 	cmp.w	r8, #0
 801799e:	f000 808e 	beq.w	8017abe <rcl_init+0x156>
 80179a2:	f8d8 4000 	ldr.w	r4, [r8]
 80179a6:	2c00      	cmp	r4, #0
 80179a8:	f000 8089 	beq.w	8017abe <rcl_init+0x156>
 80179ac:	f10d 0c64 	add.w	ip, sp, #100	; 0x64
 80179b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80179b2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80179b6:	6823      	ldr	r3, [r4, #0]
 80179b8:	a819      	add	r0, sp, #100	; 0x64
 80179ba:	f8cc 3000 	str.w	r3, [ip]
 80179be:	f7f9 fd91 	bl	80114e4 <rcutils_allocator_is_valid>
 80179c2:	f080 0001 	eor.w	r0, r0, #1
 80179c6:	b2c0      	uxtb	r0, r0
 80179c8:	2800      	cmp	r0, #0
 80179ca:	d178      	bne.n	8017abe <rcl_init+0x156>
 80179cc:	2f00      	cmp	r7, #0
 80179ce:	d076      	beq.n	8017abe <rcl_init+0x156>
 80179d0:	683b      	ldr	r3, [r7, #0]
 80179d2:	2b00      	cmp	r3, #0
 80179d4:	d178      	bne.n	8017ac8 <rcl_init+0x160>
 80179d6:	2178      	movs	r1, #120	; 0x78
 80179d8:	2001      	movs	r0, #1
 80179da:	e9dd 321c 	ldrd	r3, r2, [sp, #112]	; 0x70
 80179de:	4798      	blx	r3
 80179e0:	4604      	mov	r4, r0
 80179e2:	6038      	str	r0, [r7, #0]
 80179e4:	2800      	cmp	r0, #0
 80179e6:	f000 80b6 	beq.w	8017b56 <rcl_init+0x1ee>
 80179ea:	a802      	add	r0, sp, #8
 80179ec:	f002 fa4c 	bl	8019e88 <rmw_get_zero_initialized_context>
 80179f0:	a902      	add	r1, sp, #8
 80179f2:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80179f6:	2250      	movs	r2, #80	; 0x50
 80179f8:	f004 fe71 	bl	801c6de <memcpy>
 80179fc:	ac19      	add	r4, sp, #100	; 0x64
 80179fe:	f8d7 e000 	ldr.w	lr, [r7]
 8017a02:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8017a04:	46f4      	mov	ip, lr
 8017a06:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017a0a:	6823      	ldr	r3, [r4, #0]
 8017a0c:	f10e 0114 	add.w	r1, lr, #20
 8017a10:	4640      	mov	r0, r8
 8017a12:	f8cc 3000 	str.w	r3, [ip]
 8017a16:	f7f7 ffeb 	bl	800f9f0 <rcl_init_options_copy>
 8017a1a:	4604      	mov	r4, r0
 8017a1c:	2800      	cmp	r0, #0
 8017a1e:	d144      	bne.n	8017aaa <rcl_init+0x142>
 8017a20:	f8d7 9000 	ldr.w	r9, [r7]
 8017a24:	ea4f 78e5 	mov.w	r8, r5, asr #31
 8017a28:	f8c9 0020 	str.w	r0, [r9, #32]
 8017a2c:	f8c9 5018 	str.w	r5, [r9, #24]
 8017a30:	f8c9 801c 	str.w	r8, [r9, #28]
 8017a34:	2d00      	cmp	r5, #0
 8017a36:	d04e      	beq.n	8017ad6 <rcl_init+0x16e>
 8017a38:	2e00      	cmp	r6, #0
 8017a3a:	d04c      	beq.n	8017ad6 <rcl_init+0x16e>
 8017a3c:	2104      	movs	r1, #4
 8017a3e:	4628      	mov	r0, r5
 8017a40:	e9dd 321c 	ldrd	r3, r2, [sp, #112]	; 0x70
 8017a44:	4798      	blx	r3
 8017a46:	f8c9 0020 	str.w	r0, [r9, #32]
 8017a4a:	f8d7 9000 	ldr.w	r9, [r7]
 8017a4e:	f8d9 3020 	ldr.w	r3, [r9, #32]
 8017a52:	46ca      	mov	sl, r9
 8017a54:	b343      	cbz	r3, 8017aa8 <rcl_init+0x140>
 8017a56:	2d01      	cmp	r5, #1
 8017a58:	f178 0300 	sbcs.w	r3, r8, #0
 8017a5c:	db3b      	blt.n	8017ad6 <rcl_init+0x16e>
 8017a5e:	2400      	movs	r4, #0
 8017a60:	3e04      	subs	r6, #4
 8017a62:	46a1      	mov	r9, r4
 8017a64:	e00b      	b.n	8017a7e <rcl_init+0x116>
 8017a66:	6831      	ldr	r1, [r6, #0]
 8017a68:	f004 fe39 	bl	801c6de <memcpy>
 8017a6c:	3401      	adds	r4, #1
 8017a6e:	f149 0900 	adc.w	r9, r9, #0
 8017a72:	45c8      	cmp	r8, r9
 8017a74:	bf08      	it	eq
 8017a76:	42a5      	cmpeq	r5, r4
 8017a78:	d02b      	beq.n	8017ad2 <rcl_init+0x16a>
 8017a7a:	f8d7 a000 	ldr.w	sl, [r7]
 8017a7e:	f856 0f04 	ldr.w	r0, [r6, #4]!
 8017a82:	f7e8 fbe7 	bl	8000254 <strlen>
 8017a86:	1c42      	adds	r2, r0, #1
 8017a88:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8017a8a:	4610      	mov	r0, r2
 8017a8c:	991d      	ldr	r1, [sp, #116]	; 0x74
 8017a8e:	f8da a020 	ldr.w	sl, [sl, #32]
 8017a92:	9201      	str	r2, [sp, #4]
 8017a94:	4798      	blx	r3
 8017a96:	683b      	ldr	r3, [r7, #0]
 8017a98:	f84a 0024 	str.w	r0, [sl, r4, lsl #2]
 8017a9c:	6a1b      	ldr	r3, [r3, #32]
 8017a9e:	9a01      	ldr	r2, [sp, #4]
 8017aa0:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8017aa4:	2800      	cmp	r0, #0
 8017aa6:	d1de      	bne.n	8017a66 <rcl_init+0xfe>
 8017aa8:	240a      	movs	r4, #10
 8017aaa:	4638      	mov	r0, r7
 8017aac:	f7ff fe4e 	bl	801774c <__cleanup_context>
 8017ab0:	4620      	mov	r0, r4
 8017ab2:	b01e      	add	sp, #120	; 0x78
 8017ab4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017ab8:	2900      	cmp	r1, #0
 8017aba:	f43f af6e 	beq.w	801799a <rcl_init+0x32>
 8017abe:	240b      	movs	r4, #11
 8017ac0:	4620      	mov	r0, r4
 8017ac2:	b01e      	add	sp, #120	; 0x78
 8017ac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017ac8:	2464      	movs	r4, #100	; 0x64
 8017aca:	4620      	mov	r0, r4
 8017acc:	b01e      	add	sp, #120	; 0x78
 8017ace:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017ad2:	f8d7 9000 	ldr.w	r9, [r7]
 8017ad6:	4926      	ldr	r1, [pc, #152]	; (8017b70 <rcl_init+0x208>)
 8017ad8:	680b      	ldr	r3, [r1, #0]
 8017ada:	3301      	adds	r3, #1
 8017adc:	d036      	beq.n	8017b4c <rcl_init+0x1e4>
 8017ade:	461a      	mov	r2, r3
 8017ae0:	2400      	movs	r4, #0
 8017ae2:	600b      	str	r3, [r1, #0]
 8017ae4:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8017ae8:	607b      	str	r3, [r7, #4]
 8017aea:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8017aec:	3301      	adds	r3, #1
 8017aee:	e9c0 2406 	strd	r2, r4, [r0, #24]
 8017af2:	d034      	beq.n	8017b5e <rcl_init+0x1f6>
 8017af4:	f890 3030 	ldrb.w	r3, [r0, #48]	; 0x30
 8017af8:	b93b      	cbnz	r3, 8017b0a <rcl_init+0x1a2>
 8017afa:	3030      	adds	r0, #48	; 0x30
 8017afc:	f000 f83a 	bl	8017b74 <rcl_get_localhost_only>
 8017b00:	4604      	mov	r4, r0
 8017b02:	2800      	cmp	r0, #0
 8017b04:	d1d1      	bne.n	8017aaa <rcl_init+0x142>
 8017b06:	683b      	ldr	r3, [r7, #0]
 8017b08:	6958      	ldr	r0, [r3, #20]
 8017b0a:	aa18      	add	r2, sp, #96	; 0x60
 8017b0c:	a917      	add	r1, sp, #92	; 0x5c
 8017b0e:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8017b10:	f000 fc38 	bl	8018384 <rcl_validate_enclave_name>
 8017b14:	4604      	mov	r4, r0
 8017b16:	2800      	cmp	r0, #0
 8017b18:	d1c7      	bne.n	8017aaa <rcl_init+0x142>
 8017b1a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8017b1c:	b9eb      	cbnz	r3, 8017b5a <rcl_init+0x1f2>
 8017b1e:	6839      	ldr	r1, [r7, #0]
 8017b20:	694b      	ldr	r3, [r1, #20]
 8017b22:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8017b26:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8017b28:	f000 f9c8 	bl	8017ebc <rcl_get_security_options_from_environment>
 8017b2c:	4604      	mov	r4, r0
 8017b2e:	2800      	cmp	r0, #0
 8017b30:	d1bb      	bne.n	8017aaa <rcl_init+0x142>
 8017b32:	6839      	ldr	r1, [r7, #0]
 8017b34:	6948      	ldr	r0, [r1, #20]
 8017b36:	3128      	adds	r1, #40	; 0x28
 8017b38:	3018      	adds	r0, #24
 8017b3a:	f7fa f917 	bl	8011d6c <rmw_init>
 8017b3e:	4604      	mov	r4, r0
 8017b40:	2800      	cmp	r0, #0
 8017b42:	d0bd      	beq.n	8017ac0 <rcl_init+0x158>
 8017b44:	f7ff fdde 	bl	8017704 <rcl_convert_rmw_ret_to_rcl_ret>
 8017b48:	4604      	mov	r4, r0
 8017b4a:	e7ae      	b.n	8017aaa <rcl_init+0x142>
 8017b4c:	2201      	movs	r2, #1
 8017b4e:	461c      	mov	r4, r3
 8017b50:	600a      	str	r2, [r1, #0]
 8017b52:	4613      	mov	r3, r2
 8017b54:	e7c6      	b.n	8017ae4 <rcl_init+0x17c>
 8017b56:	240a      	movs	r4, #10
 8017b58:	e7b2      	b.n	8017ac0 <rcl_init+0x158>
 8017b5a:	2401      	movs	r4, #1
 8017b5c:	e7a5      	b.n	8017aaa <rcl_init+0x142>
 8017b5e:	3024      	adds	r0, #36	; 0x24
 8017b60:	f003 fcf6 	bl	801b550 <rcl_get_default_domain_id>
 8017b64:	4604      	mov	r4, r0
 8017b66:	2800      	cmp	r0, #0
 8017b68:	d19f      	bne.n	8017aaa <rcl_init+0x142>
 8017b6a:	683b      	ldr	r3, [r7, #0]
 8017b6c:	6958      	ldr	r0, [r3, #20]
 8017b6e:	e7c1      	b.n	8017af4 <rcl_init+0x18c>
 8017b70:	20012aa4 	.word	0x20012aa4

08017b74 <rcl_get_localhost_only>:
 8017b74:	b510      	push	{r4, lr}
 8017b76:	2300      	movs	r3, #0
 8017b78:	b082      	sub	sp, #8
 8017b7a:	9301      	str	r3, [sp, #4]
 8017b7c:	b1b8      	cbz	r0, 8017bae <rcl_get_localhost_only+0x3a>
 8017b7e:	4604      	mov	r4, r0
 8017b80:	a901      	add	r1, sp, #4
 8017b82:	480c      	ldr	r0, [pc, #48]	; (8017bb4 <rcl_get_localhost_only+0x40>)
 8017b84:	f7f9 fcbc 	bl	8011500 <rcutils_get_env>
 8017b88:	b110      	cbz	r0, 8017b90 <rcl_get_localhost_only+0x1c>
 8017b8a:	2001      	movs	r0, #1
 8017b8c:	b002      	add	sp, #8
 8017b8e:	bd10      	pop	{r4, pc}
 8017b90:	9b01      	ldr	r3, [sp, #4]
 8017b92:	b113      	cbz	r3, 8017b9a <rcl_get_localhost_only+0x26>
 8017b94:	781a      	ldrb	r2, [r3, #0]
 8017b96:	2a31      	cmp	r2, #49	; 0x31
 8017b98:	d004      	beq.n	8017ba4 <rcl_get_localhost_only+0x30>
 8017b9a:	2302      	movs	r3, #2
 8017b9c:	2000      	movs	r0, #0
 8017b9e:	7023      	strb	r3, [r4, #0]
 8017ba0:	b002      	add	sp, #8
 8017ba2:	bd10      	pop	{r4, pc}
 8017ba4:	785b      	ldrb	r3, [r3, #1]
 8017ba6:	2b00      	cmp	r3, #0
 8017ba8:	d1f7      	bne.n	8017b9a <rcl_get_localhost_only+0x26>
 8017baa:	2301      	movs	r3, #1
 8017bac:	e7f6      	b.n	8017b9c <rcl_get_localhost_only+0x28>
 8017bae:	200b      	movs	r0, #11
 8017bb0:	b002      	add	sp, #8
 8017bb2:	bd10      	pop	{r4, pc}
 8017bb4:	0801e524 	.word	0x0801e524

08017bb8 <rcl_node_resolve_name>:
 8017bb8:	b082      	sub	sp, #8
 8017bba:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017bbe:	b091      	sub	sp, #68	; 0x44
 8017bc0:	ac1a      	add	r4, sp, #104	; 0x68
 8017bc2:	f89d 807c 	ldrb.w	r8, [sp, #124]	; 0x7c
 8017bc6:	e884 000c 	stmia.w	r4, {r2, r3}
 8017bca:	2800      	cmp	r0, #0
 8017bcc:	d03d      	beq.n	8017c4a <rcl_node_resolve_name+0x92>
 8017bce:	460c      	mov	r4, r1
 8017bd0:	4605      	mov	r5, r0
 8017bd2:	f7f8 f8ef 	bl	800fdb4 <rcl_node_get_options>
 8017bd6:	2800      	cmp	r0, #0
 8017bd8:	d03a      	beq.n	8017c50 <rcl_node_resolve_name+0x98>
 8017bda:	4628      	mov	r0, r5
 8017bdc:	f7f8 f8da 	bl	800fd94 <rcl_node_get_name>
 8017be0:	4606      	mov	r6, r0
 8017be2:	4628      	mov	r0, r5
 8017be4:	ad0b      	add	r5, sp, #44	; 0x2c
 8017be6:	f7f8 f8dd 	bl	800fda4 <rcl_node_get_namespace>
 8017bea:	f10d 0e68 	add.w	lr, sp, #104	; 0x68
 8017bee:	4607      	mov	r7, r0
 8017bf0:	46ac      	mov	ip, r5
 8017bf2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8017bf6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017bfa:	f8de 3000 	ldr.w	r3, [lr]
 8017bfe:	f8cc 3000 	str.w	r3, [ip]
 8017c02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017c04:	b30b      	cbz	r3, 8017c4a <rcl_node_resolve_name+0x92>
 8017c06:	4689      	mov	r9, r1
 8017c08:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8017c0c:	f002 f80e 	bl	8019c2c <rcutils_get_zero_initialized_string_map>
 8017c10:	ab10      	add	r3, sp, #64	; 0x40
 8017c12:	9008      	str	r0, [sp, #32]
 8017c14:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8017c18:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8017c1c:	2100      	movs	r1, #0
 8017c1e:	a808      	add	r0, sp, #32
 8017c20:	e895 000c 	ldmia.w	r5, {r2, r3}
 8017c24:	f002 f878 	bl	8019d18 <rcutils_string_map_init>
 8017c28:	4683      	mov	fp, r0
 8017c2a:	b1a0      	cbz	r0, 8017c56 <rcl_node_resolve_name+0x9e>
 8017c2c:	f7f9 fc80 	bl	8011530 <rcutils_get_error_string>
 8017c30:	f7f9 fc96 	bl	8011560 <rcutils_reset_error>
 8017c34:	f1bb 0f0a 	cmp.w	fp, #10
 8017c38:	bf18      	it	ne
 8017c3a:	f04f 0b01 	movne.w	fp, #1
 8017c3e:	4658      	mov	r0, fp
 8017c40:	b011      	add	sp, #68	; 0x44
 8017c42:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017c46:	b002      	add	sp, #8
 8017c48:	4770      	bx	lr
 8017c4a:	f04f 0b0b 	mov.w	fp, #11
 8017c4e:	e7f6      	b.n	8017c3e <rcl_node_resolve_name+0x86>
 8017c50:	f04f 0b01 	mov.w	fp, #1
 8017c54:	e7f3      	b.n	8017c3e <rcl_node_resolve_name+0x86>
 8017c56:	9009      	str	r0, [sp, #36]	; 0x24
 8017c58:	9007      	str	r0, [sp, #28]
 8017c5a:	a808      	add	r0, sp, #32
 8017c5c:	f003 fe0c 	bl	801b878 <rcl_get_default_topic_name_substitutions>
 8017c60:	4683      	mov	fp, r0
 8017c62:	b180      	cbz	r0, 8017c86 <rcl_node_resolve_name+0xce>
 8017c64:	280a      	cmp	r0, #10
 8017c66:	a808      	add	r0, sp, #32
 8017c68:	bf18      	it	ne
 8017c6a:	f04f 0b01 	movne.w	fp, #1
 8017c6e:	f002 f893 	bl	8019d98 <rcutils_string_map_fini>
 8017c72:	4604      	mov	r4, r0
 8017c74:	2800      	cmp	r0, #0
 8017c76:	d15b      	bne.n	8017d30 <rcl_node_resolve_name+0x178>
 8017c78:	4651      	mov	r1, sl
 8017c7a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017c7c:	47c8      	blx	r9
 8017c7e:	4651      	mov	r1, sl
 8017c80:	4620      	mov	r0, r4
 8017c82:	47c8      	blx	r9
 8017c84:	e7db      	b.n	8017c3e <rcl_node_resolve_name+0x86>
 8017c86:	ab09      	add	r3, sp, #36	; 0x24
 8017c88:	46ec      	mov	ip, sp
 8017c8a:	9305      	str	r3, [sp, #20]
 8017c8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017c8e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017c92:	682b      	ldr	r3, [r5, #0]
 8017c94:	463a      	mov	r2, r7
 8017c96:	4631      	mov	r1, r6
 8017c98:	4620      	mov	r0, r4
 8017c9a:	f8cc 3000 	str.w	r3, [ip]
 8017c9e:	ab08      	add	r3, sp, #32
 8017ca0:	f003 fc8a 	bl	801b5b8 <rcl_expand_topic_name>
 8017ca4:	4683      	mov	fp, r0
 8017ca6:	b9d8      	cbnz	r0, 8017ce0 <rcl_node_resolve_name+0x128>
 8017ca8:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8017caa:	4602      	mov	r2, r0
 8017cac:	9009      	str	r0, [sp, #36]	; 0x24
 8017cae:	a90a      	add	r1, sp, #40	; 0x28
 8017cb0:	4620      	mov	r0, r4
 8017cb2:	f002 f985 	bl	8019fc0 <rmw_validate_full_topic_name>
 8017cb6:	bb50      	cbnz	r0, 8017d0e <rcl_node_resolve_name+0x156>
 8017cb8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8017cba:	2d00      	cmp	r5, #0
 8017cbc:	d140      	bne.n	8017d40 <rcl_node_resolve_name+0x188>
 8017cbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017cc0:	a808      	add	r0, sp, #32
 8017cc2:	601c      	str	r4, [r3, #0]
 8017cc4:	f002 f868 	bl	8019d98 <rcutils_string_map_fini>
 8017cc8:	4683      	mov	fp, r0
 8017cca:	2800      	cmp	r0, #0
 8017ccc:	d043      	beq.n	8017d56 <rcl_node_resolve_name+0x19e>
 8017cce:	f7f9 fc2f 	bl	8011530 <rcutils_get_error_string>
 8017cd2:	46a8      	mov	r8, r5
 8017cd4:	f04f 0b01 	mov.w	fp, #1
 8017cd8:	462c      	mov	r4, r5
 8017cda:	f7f9 fc41 	bl	8011560 <rcutils_reset_error>
 8017cde:	e00a      	b.n	8017cf6 <rcl_node_resolve_name+0x13e>
 8017ce0:	2867      	cmp	r0, #103	; 0x67
 8017ce2:	bf14      	ite	ne
 8017ce4:	f04f 0800 	movne.w	r8, #0
 8017ce8:	f008 0801 	andeq.w	r8, r8, #1
 8017cec:	9c07      	ldr	r4, [sp, #28]
 8017cee:	a808      	add	r0, sp, #32
 8017cf0:	f002 f852 	bl	8019d98 <rcutils_string_map_fini>
 8017cf4:	bb50      	cbnz	r0, 8017d4c <rcl_node_resolve_name+0x194>
 8017cf6:	4651      	mov	r1, sl
 8017cf8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017cfa:	47c8      	blx	r9
 8017cfc:	4651      	mov	r1, sl
 8017cfe:	4620      	mov	r0, r4
 8017d00:	47c8      	blx	r9
 8017d02:	f1b8 0f00 	cmp.w	r8, #0
 8017d06:	bf18      	it	ne
 8017d08:	f04f 0b68 	movne.w	fp, #104	; 0x68
 8017d0c:	e797      	b.n	8017c3e <rcl_node_resolve_name+0x86>
 8017d0e:	f7f9 fc0f 	bl	8011530 <rcutils_get_error_string>
 8017d12:	f7f9 fc25 	bl	8011560 <rcutils_reset_error>
 8017d16:	a808      	add	r0, sp, #32
 8017d18:	f002 f83e 	bl	8019d98 <rcutils_string_map_fini>
 8017d1c:	b998      	cbnz	r0, 8017d46 <rcl_node_resolve_name+0x18e>
 8017d1e:	4651      	mov	r1, sl
 8017d20:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017d22:	47c8      	blx	r9
 8017d24:	4651      	mov	r1, sl
 8017d26:	4620      	mov	r0, r4
 8017d28:	f04f 0b01 	mov.w	fp, #1
 8017d2c:	47c8      	blx	r9
 8017d2e:	e786      	b.n	8017c3e <rcl_node_resolve_name+0x86>
 8017d30:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8017d34:	f7f9 fbfc 	bl	8011530 <rcutils_get_error_string>
 8017d38:	f7f9 fc12 	bl	8011560 <rcutils_reset_error>
 8017d3c:	4644      	mov	r4, r8
 8017d3e:	e7da      	b.n	8017cf6 <rcl_node_resolve_name+0x13e>
 8017d40:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8017d44:	e7d3      	b.n	8017cee <rcl_node_resolve_name+0x136>
 8017d46:	46d8      	mov	r8, fp
 8017d48:	f04f 0b01 	mov.w	fp, #1
 8017d4c:	f7f9 fbf0 	bl	8011530 <rcutils_get_error_string>
 8017d50:	f7f9 fc06 	bl	8011560 <rcutils_reset_error>
 8017d54:	e7cf      	b.n	8017cf6 <rcl_node_resolve_name+0x13e>
 8017d56:	4651      	mov	r1, sl
 8017d58:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017d5a:	47c8      	blx	r9
 8017d5c:	4651      	mov	r1, sl
 8017d5e:	4658      	mov	r0, fp
 8017d60:	47c8      	blx	r9
 8017d62:	e76c      	b.n	8017c3e <rcl_node_resolve_name+0x86>

08017d64 <exact_match_lookup>:
 8017d64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017d66:	f102 0708 	add.w	r7, r2, #8
 8017d6a:	460b      	mov	r3, r1
 8017d6c:	b085      	sub	sp, #20
 8017d6e:	4614      	mov	r4, r2
 8017d70:	4606      	mov	r6, r0
 8017d72:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8017d76:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8017d7a:	4618      	mov	r0, r3
 8017d7c:	4919      	ldr	r1, [pc, #100]	; (8017de4 <exact_match_lookup+0x80>)
 8017d7e:	e894 000c 	ldmia.w	r4, {r2, r3}
 8017d82:	f001 ff1b 	bl	8019bbc <rcutils_join_path>
 8017d86:	7833      	ldrb	r3, [r6, #0]
 8017d88:	4605      	mov	r5, r0
 8017d8a:	2b2f      	cmp	r3, #47	; 0x2f
 8017d8c:	d023      	beq.n	8017dd6 <exact_match_lookup+0x72>
 8017d8e:	f104 030c 	add.w	r3, r4, #12
 8017d92:	e893 0003 	ldmia.w	r3, {r0, r1}
 8017d96:	e88d 0003 	stmia.w	sp, {r0, r1}
 8017d9a:	1c70      	adds	r0, r6, #1
 8017d9c:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8017da0:	f001 ff12 	bl	8019bc8 <rcutils_to_native_path>
 8017da4:	4606      	mov	r6, r0
 8017da6:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8017daa:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8017dae:	4631      	mov	r1, r6
 8017db0:	4628      	mov	r0, r5
 8017db2:	e894 000c 	ldmia.w	r4, {r2, r3}
 8017db6:	f001 ff01 	bl	8019bbc <rcutils_join_path>
 8017dba:	4603      	mov	r3, r0
 8017dbc:	4630      	mov	r0, r6
 8017dbe:	6862      	ldr	r2, [r4, #4]
 8017dc0:	461e      	mov	r6, r3
 8017dc2:	6921      	ldr	r1, [r4, #16]
 8017dc4:	4790      	blx	r2
 8017dc6:	4628      	mov	r0, r5
 8017dc8:	4635      	mov	r5, r6
 8017dca:	6863      	ldr	r3, [r4, #4]
 8017dcc:	6921      	ldr	r1, [r4, #16]
 8017dce:	4798      	blx	r3
 8017dd0:	4628      	mov	r0, r5
 8017dd2:	b005      	add	sp, #20
 8017dd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017dd6:	7873      	ldrb	r3, [r6, #1]
 8017dd8:	2b00      	cmp	r3, #0
 8017dda:	d1d8      	bne.n	8017d8e <exact_match_lookup+0x2a>
 8017ddc:	4628      	mov	r0, r5
 8017dde:	b005      	add	sp, #20
 8017de0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017de2:	bf00      	nop
 8017de4:	0801e574 	.word	0x0801e574

08017de8 <rcl_get_secure_root>:
 8017de8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017dec:	b085      	sub	sp, #20
 8017dee:	b168      	cbz	r0, 8017e0c <rcl_get_secure_root+0x24>
 8017df0:	4607      	mov	r7, r0
 8017df2:	4608      	mov	r0, r1
 8017df4:	460c      	mov	r4, r1
 8017df6:	f7f9 fb75 	bl	80114e4 <rcutils_allocator_is_valid>
 8017dfa:	b138      	cbz	r0, 8017e0c <rcl_get_secure_root+0x24>
 8017dfc:	2300      	movs	r3, #0
 8017dfe:	482d      	ldr	r0, [pc, #180]	; (8017eb4 <rcl_get_secure_root+0xcc>)
 8017e00:	a903      	add	r1, sp, #12
 8017e02:	9303      	str	r3, [sp, #12]
 8017e04:	f7f9 fb7c 	bl	8011500 <rcutils_get_env>
 8017e08:	4605      	mov	r5, r0
 8017e0a:	b120      	cbz	r0, 8017e16 <rcl_get_secure_root+0x2e>
 8017e0c:	2500      	movs	r5, #0
 8017e0e:	4628      	mov	r0, r5
 8017e10:	b005      	add	sp, #20
 8017e12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017e16:	9b03      	ldr	r3, [sp, #12]
 8017e18:	781a      	ldrb	r2, [r3, #0]
 8017e1a:	2a00      	cmp	r2, #0
 8017e1c:	d0f6      	beq.n	8017e0c <rcl_get_secure_root+0x24>
 8017e1e:	f104 090c 	add.w	r9, r4, #12
 8017e22:	e899 0003 	ldmia.w	r9, {r0, r1}
 8017e26:	e88d 0003 	stmia.w	sp, {r0, r1}
 8017e2a:	4618      	mov	r0, r3
 8017e2c:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8017e30:	f7f9 fcec 	bl	801180c <rcutils_strdup>
 8017e34:	4680      	mov	r8, r0
 8017e36:	2800      	cmp	r0, #0
 8017e38:	d0e8      	beq.n	8017e0c <rcl_get_secure_root+0x24>
 8017e3a:	a903      	add	r1, sp, #12
 8017e3c:	481e      	ldr	r0, [pc, #120]	; (8017eb8 <rcl_get_secure_root+0xd0>)
 8017e3e:	9503      	str	r5, [sp, #12]
 8017e40:	f7f9 fb5e 	bl	8011500 <rcutils_get_env>
 8017e44:	b160      	cbz	r0, 8017e60 <rcl_get_secure_root+0x78>
 8017e46:	2600      	movs	r6, #0
 8017e48:	4630      	mov	r0, r6
 8017e4a:	6863      	ldr	r3, [r4, #4]
 8017e4c:	6921      	ldr	r1, [r4, #16]
 8017e4e:	4798      	blx	r3
 8017e50:	4640      	mov	r0, r8
 8017e52:	6863      	ldr	r3, [r4, #4]
 8017e54:	6921      	ldr	r1, [r4, #16]
 8017e56:	4798      	blx	r3
 8017e58:	4628      	mov	r0, r5
 8017e5a:	b005      	add	sp, #20
 8017e5c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017e60:	9b03      	ldr	r3, [sp, #12]
 8017e62:	781e      	ldrb	r6, [r3, #0]
 8017e64:	b1f6      	cbz	r6, 8017ea4 <rcl_get_secure_root+0xbc>
 8017e66:	e899 0003 	ldmia.w	r9, {r0, r1}
 8017e6a:	e88d 0003 	stmia.w	sp, {r0, r1}
 8017e6e:	4618      	mov	r0, r3
 8017e70:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8017e74:	f7f9 fcca 	bl	801180c <rcutils_strdup>
 8017e78:	4606      	mov	r6, r0
 8017e7a:	2800      	cmp	r0, #0
 8017e7c:	d0e3      	beq.n	8017e46 <rcl_get_secure_root+0x5e>
 8017e7e:	4622      	mov	r2, r4
 8017e80:	4641      	mov	r1, r8
 8017e82:	f7ff ff6f 	bl	8017d64 <exact_match_lookup>
 8017e86:	4605      	mov	r5, r0
 8017e88:	2d00      	cmp	r5, #0
 8017e8a:	d0dd      	beq.n	8017e48 <rcl_get_secure_root+0x60>
 8017e8c:	4628      	mov	r0, r5
 8017e8e:	f001 fe93 	bl	8019bb8 <rcutils_is_directory>
 8017e92:	4603      	mov	r3, r0
 8017e94:	2800      	cmp	r0, #0
 8017e96:	d1d7      	bne.n	8017e48 <rcl_get_secure_root+0x60>
 8017e98:	4628      	mov	r0, r5
 8017e9a:	6921      	ldr	r1, [r4, #16]
 8017e9c:	461d      	mov	r5, r3
 8017e9e:	6863      	ldr	r3, [r4, #4]
 8017ea0:	4798      	blx	r3
 8017ea2:	e7d1      	b.n	8017e48 <rcl_get_secure_root+0x60>
 8017ea4:	4622      	mov	r2, r4
 8017ea6:	4638      	mov	r0, r7
 8017ea8:	4641      	mov	r1, r8
 8017eaa:	f7ff ff5b 	bl	8017d64 <exact_match_lookup>
 8017eae:	4605      	mov	r5, r0
 8017eb0:	e7ea      	b.n	8017e88 <rcl_get_secure_root+0xa0>
 8017eb2:	bf00      	nop
 8017eb4:	0801e580 	.word	0x0801e580
 8017eb8:	0801e598 	.word	0x0801e598

08017ebc <rcl_get_security_options_from_environment>:
 8017ebc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017ec0:	b082      	sub	sp, #8
 8017ec2:	2300      	movs	r3, #0
 8017ec4:	4606      	mov	r6, r0
 8017ec6:	460f      	mov	r7, r1
 8017ec8:	4821      	ldr	r0, [pc, #132]	; (8017f50 <rcl_get_security_options_from_environment+0x94>)
 8017eca:	a901      	add	r1, sp, #4
 8017ecc:	4690      	mov	r8, r2
 8017ece:	9301      	str	r3, [sp, #4]
 8017ed0:	f7f9 fb16 	bl	8011500 <rcutils_get_env>
 8017ed4:	b120      	cbz	r0, 8017ee0 <rcl_get_security_options_from_environment+0x24>
 8017ed6:	2501      	movs	r5, #1
 8017ed8:	4628      	mov	r0, r5
 8017eda:	b002      	add	sp, #8
 8017edc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017ee0:	4604      	mov	r4, r0
 8017ee2:	491c      	ldr	r1, [pc, #112]	; (8017f54 <rcl_get_security_options_from_environment+0x98>)
 8017ee4:	9801      	ldr	r0, [sp, #4]
 8017ee6:	f7e8 f9ab 	bl	8000240 <strcmp>
 8017eea:	4605      	mov	r5, r0
 8017eec:	b9f0      	cbnz	r0, 8017f2c <rcl_get_security_options_from_environment+0x70>
 8017eee:	9001      	str	r0, [sp, #4]
 8017ef0:	f1b8 0f00 	cmp.w	r8, #0
 8017ef4:	d021      	beq.n	8017f3a <rcl_get_security_options_from_environment+0x7e>
 8017ef6:	a901      	add	r1, sp, #4
 8017ef8:	4817      	ldr	r0, [pc, #92]	; (8017f58 <rcl_get_security_options_from_environment+0x9c>)
 8017efa:	f7f9 fb01 	bl	8011500 <rcutils_get_env>
 8017efe:	2800      	cmp	r0, #0
 8017f00:	d1e9      	bne.n	8017ed6 <rcl_get_security_options_from_environment+0x1a>
 8017f02:	4916      	ldr	r1, [pc, #88]	; (8017f5c <rcl_get_security_options_from_environment+0xa0>)
 8017f04:	9801      	ldr	r0, [sp, #4]
 8017f06:	f7e8 f99b 	bl	8000240 <strcmp>
 8017f0a:	4603      	mov	r3, r0
 8017f0c:	4639      	mov	r1, r7
 8017f0e:	4630      	mov	r0, r6
 8017f10:	fab3 f383 	clz	r3, r3
 8017f14:	095b      	lsrs	r3, r3, #5
 8017f16:	f888 3000 	strb.w	r3, [r8]
 8017f1a:	f7ff ff65 	bl	8017de8 <rcl_get_secure_root>
 8017f1e:	b170      	cbz	r0, 8017f3e <rcl_get_security_options_from_environment+0x82>
 8017f20:	f8c8 0004 	str.w	r0, [r8, #4]
 8017f24:	4628      	mov	r0, r5
 8017f26:	b002      	add	sp, #8
 8017f28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017f2c:	4625      	mov	r5, r4
 8017f2e:	f888 4000 	strb.w	r4, [r8]
 8017f32:	4628      	mov	r0, r5
 8017f34:	b002      	add	sp, #8
 8017f36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017f3a:	250b      	movs	r5, #11
 8017f3c:	e7cc      	b.n	8017ed8 <rcl_get_security_options_from_environment+0x1c>
 8017f3e:	f898 5000 	ldrb.w	r5, [r8]
 8017f42:	f1a5 0501 	sub.w	r5, r5, #1
 8017f46:	fab5 f585 	clz	r5, r5
 8017f4a:	096d      	lsrs	r5, r5, #5
 8017f4c:	e7c4      	b.n	8017ed8 <rcl_get_security_options_from_environment+0x1c>
 8017f4e:	bf00      	nop
 8017f50:	0801e538 	.word	0x0801e538
 8017f54:	0801e54c 	.word	0x0801e54c
 8017f58:	0801e554 	.word	0x0801e554
 8017f5c:	0801e56c 	.word	0x0801e56c

08017f60 <rcl_get_system_time>:
 8017f60:	4608      	mov	r0, r1
 8017f62:	f7f9 bc91 	b.w	8011888 <rcutils_system_time_now>
 8017f66:	bf00      	nop

08017f68 <rcl_get_steady_time>:
 8017f68:	4608      	mov	r0, r1
 8017f6a:	f7f9 bcb3 	b.w	80118d4 <rcutils_steady_time_now>
 8017f6e:	bf00      	nop

08017f70 <rcl_get_ros_time>:
 8017f70:	7a03      	ldrb	r3, [r0, #8]
 8017f72:	b510      	push	{r4, lr}
 8017f74:	460c      	mov	r4, r1
 8017f76:	b143      	cbz	r3, 8017f8a <rcl_get_ros_time+0x1a>
 8017f78:	2105      	movs	r1, #5
 8017f7a:	f001 fd79 	bl	8019a70 <__atomic_load_8>
 8017f7e:	4602      	mov	r2, r0
 8017f80:	460b      	mov	r3, r1
 8017f82:	2000      	movs	r0, #0
 8017f84:	e9c4 2300 	strd	r2, r3, [r4]
 8017f88:	bd10      	pop	{r4, pc}
 8017f8a:	4608      	mov	r0, r1
 8017f8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017f90:	f7f9 bc7a 	b.w	8011888 <rcutils_system_time_now>

08017f94 <rcl_clock_init>:
 8017f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017f96:	4605      	mov	r5, r0
 8017f98:	4610      	mov	r0, r2
 8017f9a:	4614      	mov	r4, r2
 8017f9c:	460e      	mov	r6, r1
 8017f9e:	f7f9 faa1 	bl	80114e4 <rcutils_allocator_is_valid>
 8017fa2:	b128      	cbz	r0, 8017fb0 <rcl_clock_init+0x1c>
 8017fa4:	2d03      	cmp	r5, #3
 8017fa6:	d803      	bhi.n	8017fb0 <rcl_clock_init+0x1c>
 8017fa8:	e8df f005 	tbb	[pc, r5]
 8017fac:	0659301f 	.word	0x0659301f
 8017fb0:	f04f 0c0b 	mov.w	ip, #11
 8017fb4:	4660      	mov	r0, ip
 8017fb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017fb8:	2c00      	cmp	r4, #0
 8017fba:	d0f9      	beq.n	8017fb0 <rcl_clock_init+0x1c>
 8017fbc:	fab6 f386 	clz	r3, r6
 8017fc0:	095b      	lsrs	r3, r3, #5
 8017fc2:	2e00      	cmp	r6, #0
 8017fc4:	d0f4      	beq.n	8017fb0 <rcl_clock_init+0x1c>
 8017fc6:	6133      	str	r3, [r6, #16]
 8017fc8:	469c      	mov	ip, r3
 8017fca:	f106 0514 	add.w	r5, r6, #20
 8017fce:	4f32      	ldr	r7, [pc, #200]	; (8018098 <rcl_clock_init+0x104>)
 8017fd0:	f04f 0e03 	mov.w	lr, #3
 8017fd4:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8017fd8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8017fda:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8017fdc:	6823      	ldr	r3, [r4, #0]
 8017fde:	4660      	mov	r0, ip
 8017fe0:	602b      	str	r3, [r5, #0]
 8017fe2:	60f7      	str	r7, [r6, #12]
 8017fe4:	f886 e000 	strb.w	lr, [r6]
 8017fe8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017fea:	2e00      	cmp	r6, #0
 8017fec:	d0e0      	beq.n	8017fb0 <rcl_clock_init+0x1c>
 8017fee:	2300      	movs	r3, #0
 8017ff0:	f106 0514 	add.w	r5, r6, #20
 8017ff4:	7033      	strb	r3, [r6, #0]
 8017ff6:	469c      	mov	ip, r3
 8017ff8:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8017ffc:	e9c6 3303 	strd	r3, r3, [r6, #12]
 8018000:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8018002:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018004:	6823      	ldr	r3, [r4, #0]
 8018006:	4660      	mov	r0, ip
 8018008:	602b      	str	r3, [r5, #0]
 801800a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801800c:	2c00      	cmp	r4, #0
 801800e:	d0cf      	beq.n	8017fb0 <rcl_clock_init+0x1c>
 8018010:	fab6 f586 	clz	r5, r6
 8018014:	096d      	lsrs	r5, r5, #5
 8018016:	2e00      	cmp	r6, #0
 8018018:	d0ca      	beq.n	8017fb0 <rcl_clock_init+0x1c>
 801801a:	46a6      	mov	lr, r4
 801801c:	7035      	strb	r5, [r6, #0]
 801801e:	f106 0c14 	add.w	ip, r6, #20
 8018022:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8018026:	e9c6 5501 	strd	r5, r5, [r6, #4]
 801802a:	e9c6 5503 	strd	r5, r5, [r6, #12]
 801802e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018032:	f8de 3000 	ldr.w	r3, [lr]
 8018036:	2010      	movs	r0, #16
 8018038:	f8cc 3000 	str.w	r3, [ip]
 801803c:	6823      	ldr	r3, [r4, #0]
 801803e:	6921      	ldr	r1, [r4, #16]
 8018040:	4798      	blx	r3
 8018042:	6130      	str	r0, [r6, #16]
 8018044:	b320      	cbz	r0, 8018090 <rcl_clock_init+0xfc>
 8018046:	2200      	movs	r2, #0
 8018048:	2300      	movs	r3, #0
 801804a:	46ac      	mov	ip, r5
 801804c:	7205      	strb	r5, [r0, #8]
 801804e:	e9c0 2300 	strd	r2, r3, [r0]
 8018052:	4a12      	ldr	r2, [pc, #72]	; (801809c <rcl_clock_init+0x108>)
 8018054:	2301      	movs	r3, #1
 8018056:	4660      	mov	r0, ip
 8018058:	60f2      	str	r2, [r6, #12]
 801805a:	7033      	strb	r3, [r6, #0]
 801805c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801805e:	2c00      	cmp	r4, #0
 8018060:	d0a6      	beq.n	8017fb0 <rcl_clock_init+0x1c>
 8018062:	fab6 f386 	clz	r3, r6
 8018066:	095b      	lsrs	r3, r3, #5
 8018068:	2e00      	cmp	r6, #0
 801806a:	d0a1      	beq.n	8017fb0 <rcl_clock_init+0x1c>
 801806c:	6133      	str	r3, [r6, #16]
 801806e:	469c      	mov	ip, r3
 8018070:	f106 0514 	add.w	r5, r6, #20
 8018074:	f8df e028 	ldr.w	lr, [pc, #40]	; 80180a0 <rcl_clock_init+0x10c>
 8018078:	2702      	movs	r7, #2
 801807a:	e9c6 3301 	strd	r3, r3, [r6, #4]
 801807e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8018080:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018082:	6823      	ldr	r3, [r4, #0]
 8018084:	4660      	mov	r0, ip
 8018086:	602b      	str	r3, [r5, #0]
 8018088:	f8c6 e00c 	str.w	lr, [r6, #12]
 801808c:	7037      	strb	r7, [r6, #0]
 801808e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018090:	f04f 0c0a 	mov.w	ip, #10
 8018094:	e78e      	b.n	8017fb4 <rcl_clock_init+0x20>
 8018096:	bf00      	nop
 8018098:	08017f69 	.word	0x08017f69
 801809c:	08017f71 	.word	0x08017f71
 80180a0:	08017f61 	.word	0x08017f61

080180a4 <rcl_clock_get_now>:
 80180a4:	b140      	cbz	r0, 80180b8 <rcl_clock_get_now+0x14>
 80180a6:	b139      	cbz	r1, 80180b8 <rcl_clock_get_now+0x14>
 80180a8:	7803      	ldrb	r3, [r0, #0]
 80180aa:	b11b      	cbz	r3, 80180b4 <rcl_clock_get_now+0x10>
 80180ac:	68c3      	ldr	r3, [r0, #12]
 80180ae:	b10b      	cbz	r3, 80180b4 <rcl_clock_get_now+0x10>
 80180b0:	6900      	ldr	r0, [r0, #16]
 80180b2:	4718      	bx	r3
 80180b4:	2001      	movs	r0, #1
 80180b6:	4770      	bx	lr
 80180b8:	200b      	movs	r0, #11
 80180ba:	4770      	bx	lr

080180bc <rcl_timer_call>:
 80180bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80180c0:	b087      	sub	sp, #28
 80180c2:	2800      	cmp	r0, #0
 80180c4:	d06c      	beq.n	80181a0 <rcl_timer_call+0xe4>
 80180c6:	6803      	ldr	r3, [r0, #0]
 80180c8:	4604      	mov	r4, r0
 80180ca:	2b00      	cmp	r3, #0
 80180cc:	d062      	beq.n	8018194 <rcl_timer_call+0xd8>
 80180ce:	f3bf 8f5b 	dmb	ish
 80180d2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80180d6:	f3bf 8f5b 	dmb	ish
 80180da:	2b00      	cmp	r3, #0
 80180dc:	d14f      	bne.n	801817e <rcl_timer_call+0xc2>
 80180de:	6803      	ldr	r3, [r0, #0]
 80180e0:	a904      	add	r1, sp, #16
 80180e2:	6818      	ldr	r0, [r3, #0]
 80180e4:	f7ff ffde 	bl	80180a4 <rcl_clock_get_now>
 80180e8:	4605      	mov	r5, r0
 80180ea:	2800      	cmp	r0, #0
 80180ec:	d149      	bne.n	8018182 <rcl_timer_call+0xc6>
 80180ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80180f2:	2b00      	cmp	r3, #0
 80180f4:	db49      	blt.n	801818a <rcl_timer_call+0xce>
 80180f6:	2605      	movs	r6, #5
 80180f8:	6820      	ldr	r0, [r4, #0]
 80180fa:	9600      	str	r6, [sp, #0]
 80180fc:	3020      	adds	r0, #32
 80180fe:	f001 fd23 	bl	8019b48 <__atomic_exchange_8>
 8018102:	6823      	ldr	r3, [r4, #0]
 8018104:	4680      	mov	r8, r0
 8018106:	f3bf 8f5b 	dmb	ish
 801810a:	f8d3 b010 	ldr.w	fp, [r3, #16]
 801810e:	f3bf 8f5b 	dmb	ish
 8018112:	6820      	ldr	r0, [r4, #0]
 8018114:	4689      	mov	r9, r1
 8018116:	4631      	mov	r1, r6
 8018118:	3028      	adds	r0, #40	; 0x28
 801811a:	f001 fca9 	bl	8019a70 <__atomic_load_8>
 801811e:	460f      	mov	r7, r1
 8018120:	4631      	mov	r1, r6
 8018122:	4606      	mov	r6, r0
 8018124:	6820      	ldr	r0, [r4, #0]
 8018126:	3018      	adds	r0, #24
 8018128:	f001 fca2 	bl	8019a70 <__atomic_load_8>
 801812c:	4602      	mov	r2, r0
 801812e:	9804      	ldr	r0, [sp, #16]
 8018130:	460b      	mov	r3, r1
 8018132:	18b6      	adds	r6, r6, r2
 8018134:	f8dd c014 	ldr.w	ip, [sp, #20]
 8018138:	4692      	mov	sl, r2
 801813a:	eb47 0701 	adc.w	r7, r7, r1
 801813e:	4286      	cmp	r6, r0
 8018140:	eb77 010c 	sbcs.w	r1, r7, ip
 8018144:	da04      	bge.n	8018150 <rcl_timer_call+0x94>
 8018146:	ea53 0102 	orrs.w	r1, r3, r2
 801814a:	d12e      	bne.n	80181aa <rcl_timer_call+0xee>
 801814c:	4606      	mov	r6, r0
 801814e:	4667      	mov	r7, ip
 8018150:	6820      	ldr	r0, [r4, #0]
 8018152:	2105      	movs	r1, #5
 8018154:	4632      	mov	r2, r6
 8018156:	463b      	mov	r3, r7
 8018158:	3028      	adds	r0, #40	; 0x28
 801815a:	9100      	str	r1, [sp, #0]
 801815c:	f001 fcbe 	bl	8019adc <__atomic_store_8>
 8018160:	f1bb 0f00 	cmp.w	fp, #0
 8018164:	d00d      	beq.n	8018182 <rcl_timer_call+0xc6>
 8018166:	9a04      	ldr	r2, [sp, #16]
 8018168:	4620      	mov	r0, r4
 801816a:	9b05      	ldr	r3, [sp, #20]
 801816c:	ebb2 0208 	subs.w	r2, r2, r8
 8018170:	eb63 0309 	sbc.w	r3, r3, r9
 8018174:	47d8      	blx	fp
 8018176:	4628      	mov	r0, r5
 8018178:	b007      	add	sp, #28
 801817a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801817e:	f240 3521 	movw	r5, #801	; 0x321
 8018182:	4628      	mov	r0, r5
 8018184:	b007      	add	sp, #28
 8018186:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801818a:	2501      	movs	r5, #1
 801818c:	4628      	mov	r0, r5
 801818e:	b007      	add	sp, #28
 8018190:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018194:	f44f 7548 	mov.w	r5, #800	; 0x320
 8018198:	4628      	mov	r0, r5
 801819a:	b007      	add	sp, #28
 801819c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80181a0:	250b      	movs	r5, #11
 80181a2:	4628      	mov	r0, r5
 80181a4:	b007      	add	sp, #28
 80181a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80181aa:	1b80      	subs	r0, r0, r6
 80181ac:	eb6c 0107 	sbc.w	r1, ip, r7
 80181b0:	3801      	subs	r0, #1
 80181b2:	f161 0100 	sbc.w	r1, r1, #0
 80181b6:	e9cd 3202 	strd	r3, r2, [sp, #8]
 80181ba:	f7e8 f8a9 	bl	8000310 <__aeabi_ldivmod>
 80181be:	9b02      	ldr	r3, [sp, #8]
 80181c0:	3001      	adds	r0, #1
 80181c2:	f141 0100 	adc.w	r1, r1, #0
 80181c6:	fb00 f303 	mul.w	r3, r0, r3
 80181ca:	fb01 330a 	mla	r3, r1, sl, r3
 80181ce:	fba0 0a0a 	umull	r0, sl, r0, sl
 80181d2:	1986      	adds	r6, r0, r6
 80181d4:	4453      	add	r3, sl
 80181d6:	eb43 0707 	adc.w	r7, r3, r7
 80181da:	e7b9      	b.n	8018150 <rcl_timer_call+0x94>

080181dc <rcl_timer_is_ready>:
 80181dc:	b570      	push	{r4, r5, r6, lr}
 80181de:	b082      	sub	sp, #8
 80181e0:	b380      	cbz	r0, 8018244 <rcl_timer_is_ready+0x68>
 80181e2:	6803      	ldr	r3, [r0, #0]
 80181e4:	4604      	mov	r4, r0
 80181e6:	b38b      	cbz	r3, 801824c <rcl_timer_is_ready+0x70>
 80181e8:	460d      	mov	r5, r1
 80181ea:	b359      	cbz	r1, 8018244 <rcl_timer_is_ready+0x68>
 80181ec:	f3bf 8f5b 	dmb	ish
 80181f0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80181f4:	f3bf 8f5b 	dmb	ish
 80181f8:	b953      	cbnz	r3, 8018210 <rcl_timer_is_ready+0x34>
 80181fa:	6803      	ldr	r3, [r0, #0]
 80181fc:	4669      	mov	r1, sp
 80181fe:	6818      	ldr	r0, [r3, #0]
 8018200:	f7ff ff50 	bl	80180a4 <rcl_clock_get_now>
 8018204:	4606      	mov	r6, r0
 8018206:	b148      	cbz	r0, 801821c <rcl_timer_is_ready+0x40>
 8018208:	f240 3321 	movw	r3, #801	; 0x321
 801820c:	4298      	cmp	r0, r3
 801820e:	d102      	bne.n	8018216 <rcl_timer_is_ready+0x3a>
 8018210:	2300      	movs	r3, #0
 8018212:	461e      	mov	r6, r3
 8018214:	702b      	strb	r3, [r5, #0]
 8018216:	4630      	mov	r0, r6
 8018218:	b002      	add	sp, #8
 801821a:	bd70      	pop	{r4, r5, r6, pc}
 801821c:	6820      	ldr	r0, [r4, #0]
 801821e:	2105      	movs	r1, #5
 8018220:	3028      	adds	r0, #40	; 0x28
 8018222:	f001 fc25 	bl	8019a70 <__atomic_load_8>
 8018226:	9b00      	ldr	r3, [sp, #0]
 8018228:	1ac0      	subs	r0, r0, r3
 801822a:	9b01      	ldr	r3, [sp, #4]
 801822c:	eb61 0103 	sbc.w	r1, r1, r3
 8018230:	2801      	cmp	r0, #1
 8018232:	4630      	mov	r0, r6
 8018234:	f171 0300 	sbcs.w	r3, r1, #0
 8018238:	bfb4      	ite	lt
 801823a:	2301      	movlt	r3, #1
 801823c:	2300      	movge	r3, #0
 801823e:	702b      	strb	r3, [r5, #0]
 8018240:	b002      	add	sp, #8
 8018242:	bd70      	pop	{r4, r5, r6, pc}
 8018244:	260b      	movs	r6, #11
 8018246:	4630      	mov	r0, r6
 8018248:	b002      	add	sp, #8
 801824a:	bd70      	pop	{r4, r5, r6, pc}
 801824c:	f44f 7648 	mov.w	r6, #800	; 0x320
 8018250:	e7e1      	b.n	8018216 <rcl_timer_is_ready+0x3a>
 8018252:	bf00      	nop

08018254 <rcl_timer_get_time_until_next_call>:
 8018254:	b570      	push	{r4, r5, r6, lr}
 8018256:	b082      	sub	sp, #8
 8018258:	b330      	cbz	r0, 80182a8 <rcl_timer_get_time_until_next_call+0x54>
 801825a:	6803      	ldr	r3, [r0, #0]
 801825c:	4604      	mov	r4, r0
 801825e:	b33b      	cbz	r3, 80182b0 <rcl_timer_get_time_until_next_call+0x5c>
 8018260:	460d      	mov	r5, r1
 8018262:	b309      	cbz	r1, 80182a8 <rcl_timer_get_time_until_next_call+0x54>
 8018264:	f3bf 8f5b 	dmb	ish
 8018268:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801826c:	f3bf 8f5b 	dmb	ish
 8018270:	b9ab      	cbnz	r3, 801829e <rcl_timer_get_time_until_next_call+0x4a>
 8018272:	6803      	ldr	r3, [r0, #0]
 8018274:	4669      	mov	r1, sp
 8018276:	6818      	ldr	r0, [r3, #0]
 8018278:	f7ff ff14 	bl	80180a4 <rcl_clock_get_now>
 801827c:	4606      	mov	r6, r0
 801827e:	b958      	cbnz	r0, 8018298 <rcl_timer_get_time_until_next_call+0x44>
 8018280:	6820      	ldr	r0, [r4, #0]
 8018282:	2105      	movs	r1, #5
 8018284:	3028      	adds	r0, #40	; 0x28
 8018286:	f001 fbf3 	bl	8019a70 <__atomic_load_8>
 801828a:	9b00      	ldr	r3, [sp, #0]
 801828c:	1ac0      	subs	r0, r0, r3
 801828e:	9b01      	ldr	r3, [sp, #4]
 8018290:	eb61 0103 	sbc.w	r1, r1, r3
 8018294:	6028      	str	r0, [r5, #0]
 8018296:	6069      	str	r1, [r5, #4]
 8018298:	4630      	mov	r0, r6
 801829a:	b002      	add	sp, #8
 801829c:	bd70      	pop	{r4, r5, r6, pc}
 801829e:	f240 3621 	movw	r6, #801	; 0x321
 80182a2:	4630      	mov	r0, r6
 80182a4:	b002      	add	sp, #8
 80182a6:	bd70      	pop	{r4, r5, r6, pc}
 80182a8:	260b      	movs	r6, #11
 80182aa:	4630      	mov	r0, r6
 80182ac:	b002      	add	sp, #8
 80182ae:	bd70      	pop	{r4, r5, r6, pc}
 80182b0:	f44f 7648 	mov.w	r6, #800	; 0x320
 80182b4:	e7f0      	b.n	8018298 <rcl_timer_get_time_until_next_call+0x44>
 80182b6:	bf00      	nop

080182b8 <rcl_timer_get_guard_condition>:
 80182b8:	b130      	cbz	r0, 80182c8 <rcl_timer_get_guard_condition+0x10>
 80182ba:	6800      	ldr	r0, [r0, #0]
 80182bc:	b120      	cbz	r0, 80182c8 <rcl_timer_get_guard_condition+0x10>
 80182be:	68c3      	ldr	r3, [r0, #12]
 80182c0:	b10b      	cbz	r3, 80182c6 <rcl_timer_get_guard_condition+0xe>
 80182c2:	3008      	adds	r0, #8
 80182c4:	4770      	bx	lr
 80182c6:	4618      	mov	r0, r3
 80182c8:	4770      	bx	lr
 80182ca:	bf00      	nop

080182cc <rcl_validate_enclave_name_with_size>:
 80182cc:	2800      	cmp	r0, #0
 80182ce:	d049      	beq.n	8018364 <rcl_validate_enclave_name_with_size+0x98>
 80182d0:	b570      	push	{r4, r5, r6, lr}
 80182d2:	4615      	mov	r5, r2
 80182d4:	b0c2      	sub	sp, #264	; 0x108
 80182d6:	b19a      	cbz	r2, 8018300 <rcl_validate_enclave_name_with_size+0x34>
 80182d8:	461e      	mov	r6, r3
 80182da:	466a      	mov	r2, sp
 80182dc:	ab01      	add	r3, sp, #4
 80182de:	460c      	mov	r4, r1
 80182e0:	f7f9 fb5e 	bl	80119a0 <rmw_validate_namespace_with_size>
 80182e4:	4684      	mov	ip, r0
 80182e6:	b9b8      	cbnz	r0, 8018318 <rcl_validate_enclave_name_with_size+0x4c>
 80182e8:	9900      	ldr	r1, [sp, #0]
 80182ea:	b171      	cbz	r1, 801830a <rcl_validate_enclave_name_with_size+0x3e>
 80182ec:	2907      	cmp	r1, #7
 80182ee:	d019      	beq.n	8018324 <rcl_validate_enclave_name_with_size+0x58>
 80182f0:	1e4b      	subs	r3, r1, #1
 80182f2:	2b05      	cmp	r3, #5
 80182f4:	d83a      	bhi.n	801836c <rcl_validate_enclave_name_with_size+0xa0>
 80182f6:	e8df f003 	tbb	[pc, r3]
 80182fa:	2926      	.short	0x2926
 80182fc:	1d322f2c 	.word	0x1d322f2c
 8018300:	f04f 0c0b 	mov.w	ip, #11
 8018304:	4660      	mov	r0, ip
 8018306:	b042      	add	sp, #264	; 0x108
 8018308:	bd70      	pop	{r4, r5, r6, pc}
 801830a:	2907      	cmp	r1, #7
 801830c:	d00a      	beq.n	8018324 <rcl_validate_enclave_name_with_size+0x58>
 801830e:	2300      	movs	r3, #0
 8018310:	4660      	mov	r0, ip
 8018312:	602b      	str	r3, [r5, #0]
 8018314:	b042      	add	sp, #264	; 0x108
 8018316:	bd70      	pop	{r4, r5, r6, pc}
 8018318:	f7ff f9f4 	bl	8017704 <rcl_convert_rmw_ret_to_rcl_ret>
 801831c:	4684      	mov	ip, r0
 801831e:	4660      	mov	r0, ip
 8018320:	b042      	add	sp, #264	; 0x108
 8018322:	bd70      	pop	{r4, r5, r6, pc}
 8018324:	2cff      	cmp	r4, #255	; 0xff
 8018326:	d9f2      	bls.n	801830e <rcl_validate_enclave_name_with_size+0x42>
 8018328:	6029      	str	r1, [r5, #0]
 801832a:	2e00      	cmp	r6, #0
 801832c:	d0ea      	beq.n	8018304 <rcl_validate_enclave_name_with_size+0x38>
 801832e:	23fe      	movs	r3, #254	; 0xfe
 8018330:	6033      	str	r3, [r6, #0]
 8018332:	e7e7      	b.n	8018304 <rcl_validate_enclave_name_with_size+0x38>
 8018334:	2306      	movs	r3, #6
 8018336:	602b      	str	r3, [r5, #0]
 8018338:	2e00      	cmp	r6, #0
 801833a:	d0e3      	beq.n	8018304 <rcl_validate_enclave_name_with_size+0x38>
 801833c:	9b01      	ldr	r3, [sp, #4]
 801833e:	4660      	mov	r0, ip
 8018340:	6033      	str	r3, [r6, #0]
 8018342:	b042      	add	sp, #264	; 0x108
 8018344:	bd70      	pop	{r4, r5, r6, pc}
 8018346:	2301      	movs	r3, #1
 8018348:	602b      	str	r3, [r5, #0]
 801834a:	e7f5      	b.n	8018338 <rcl_validate_enclave_name_with_size+0x6c>
 801834c:	2302      	movs	r3, #2
 801834e:	602b      	str	r3, [r5, #0]
 8018350:	e7f2      	b.n	8018338 <rcl_validate_enclave_name_with_size+0x6c>
 8018352:	2303      	movs	r3, #3
 8018354:	602b      	str	r3, [r5, #0]
 8018356:	e7ef      	b.n	8018338 <rcl_validate_enclave_name_with_size+0x6c>
 8018358:	2304      	movs	r3, #4
 801835a:	602b      	str	r3, [r5, #0]
 801835c:	e7ec      	b.n	8018338 <rcl_validate_enclave_name_with_size+0x6c>
 801835e:	2305      	movs	r3, #5
 8018360:	602b      	str	r3, [r5, #0]
 8018362:	e7e9      	b.n	8018338 <rcl_validate_enclave_name_with_size+0x6c>
 8018364:	f04f 0c0b 	mov.w	ip, #11
 8018368:	4660      	mov	r0, ip
 801836a:	4770      	bx	lr
 801836c:	460b      	mov	r3, r1
 801836e:	4a04      	ldr	r2, [pc, #16]	; (8018380 <rcl_validate_enclave_name_with_size+0xb4>)
 8018370:	f44f 7180 	mov.w	r1, #256	; 0x100
 8018374:	a802      	add	r0, sp, #8
 8018376:	f7f9 f9fb 	bl	8011770 <rcutils_snprintf>
 801837a:	f04f 0c01 	mov.w	ip, #1
 801837e:	e7c1      	b.n	8018304 <rcl_validate_enclave_name_with_size+0x38>
 8018380:	0801e5b8 	.word	0x0801e5b8

08018384 <rcl_validate_enclave_name>:
 8018384:	b168      	cbz	r0, 80183a2 <rcl_validate_enclave_name+0x1e>
 8018386:	b570      	push	{r4, r5, r6, lr}
 8018388:	460d      	mov	r5, r1
 801838a:	4616      	mov	r6, r2
 801838c:	4604      	mov	r4, r0
 801838e:	f7e7 ff61 	bl	8000254 <strlen>
 8018392:	4633      	mov	r3, r6
 8018394:	4601      	mov	r1, r0
 8018396:	462a      	mov	r2, r5
 8018398:	4620      	mov	r0, r4
 801839a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801839e:	f7ff bf95 	b.w	80182cc <rcl_validate_enclave_name_with_size>
 80183a2:	200b      	movs	r0, #11
 80183a4:	4770      	bx	lr
 80183a6:	bf00      	nop

080183a8 <rcl_get_zero_initialized_wait_set>:
 80183a8:	b510      	push	{r4, lr}
 80183aa:	4c08      	ldr	r4, [pc, #32]	; (80183cc <rcl_get_zero_initialized_wait_set+0x24>)
 80183ac:	4686      	mov	lr, r0
 80183ae:	4684      	mov	ip, r0
 80183b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80183b2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80183b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80183b8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80183bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80183be:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80183c2:	6823      	ldr	r3, [r4, #0]
 80183c4:	4670      	mov	r0, lr
 80183c6:	f8cc 3000 	str.w	r3, [ip]
 80183ca:	bd10      	pop	{r4, pc}
 80183cc:	0801e618 	.word	0x0801e618

080183d0 <rcl_wait_set_is_valid>:
 80183d0:	b118      	cbz	r0, 80183da <rcl_wait_set_is_valid+0xa>
 80183d2:	6b00      	ldr	r0, [r0, #48]	; 0x30
 80183d4:	3800      	subs	r0, #0
 80183d6:	bf18      	it	ne
 80183d8:	2001      	movne	r0, #1
 80183da:	4770      	bx	lr

080183dc <rcl_wait_set_fini>:
 80183dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80183e0:	b082      	sub	sp, #8
 80183e2:	2800      	cmp	r0, #0
 80183e4:	f000 8095 	beq.w	8018512 <rcl_wait_set_fini+0x136>
 80183e8:	6b06      	ldr	r6, [r0, #48]	; 0x30
 80183ea:	4604      	mov	r4, r0
 80183ec:	2e00      	cmp	r6, #0
 80183ee:	f000 808c 	beq.w	801850a <rcl_wait_set_fini+0x12e>
 80183f2:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
 80183f4:	f002 f9c0 	bl	801a778 <rmw_destroy_wait_set>
 80183f8:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80183fa:	1e06      	subs	r6, r0, #0
 80183fc:	bf18      	it	ne
 80183fe:	f44f 7661 	movne.w	r6, #900	; 0x384
 8018402:	2d00      	cmp	r5, #0
 8018404:	f000 8081 	beq.w	801850a <rcl_wait_set_fini+0x12e>
 8018408:	2700      	movs	r7, #0
 801840a:	6820      	ldr	r0, [r4, #0]
 801840c:	f8d5 804c 	ldr.w	r8, [r5, #76]	; 0x4c
 8018410:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8018412:	6067      	str	r7, [r4, #4]
 8018414:	602f      	str	r7, [r5, #0]
 8018416:	b120      	cbz	r0, 8018422 <rcl_wait_set_fini+0x46>
 8018418:	9101      	str	r1, [sp, #4]
 801841a:	47c0      	blx	r8
 801841c:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801841e:	9901      	ldr	r1, [sp, #4]
 8018420:	6027      	str	r7, [r4, #0]
 8018422:	68a8      	ldr	r0, [r5, #8]
 8018424:	b120      	cbz	r0, 8018430 <rcl_wait_set_fini+0x54>
 8018426:	47c0      	blx	r8
 8018428:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801842a:	2300      	movs	r3, #0
 801842c:	e9c5 3301 	strd	r3, r3, [r5, #4]
 8018430:	f04f 0800 	mov.w	r8, #0
 8018434:	68a0      	ldr	r0, [r4, #8]
 8018436:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 8018438:	6da9      	ldr	r1, [r5, #88]	; 0x58
 801843a:	f8c4 800c 	str.w	r8, [r4, #12]
 801843e:	f8c5 800c 	str.w	r8, [r5, #12]
 8018442:	b128      	cbz	r0, 8018450 <rcl_wait_set_fini+0x74>
 8018444:	47b8      	blx	r7
 8018446:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8018448:	f8c4 8008 	str.w	r8, [r4, #8]
 801844c:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 801844e:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8018450:	f04f 0800 	mov.w	r8, #0
 8018454:	6968      	ldr	r0, [r5, #20]
 8018456:	f8c5 8010 	str.w	r8, [r5, #16]
 801845a:	b128      	cbz	r0, 8018468 <rcl_wait_set_fini+0x8c>
 801845c:	47b8      	blx	r7
 801845e:	f8c5 8014 	str.w	r8, [r5, #20]
 8018462:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8018464:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 8018466:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8018468:	f04f 0800 	mov.w	r8, #0
 801846c:	6920      	ldr	r0, [r4, #16]
 801846e:	f8c4 8014 	str.w	r8, [r4, #20]
 8018472:	f8c5 8040 	str.w	r8, [r5, #64]	; 0x40
 8018476:	b128      	cbz	r0, 8018484 <rcl_wait_set_fini+0xa8>
 8018478:	47b8      	blx	r7
 801847a:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801847c:	f8c4 8010 	str.w	r8, [r4, #16]
 8018480:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 8018482:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8018484:	f04f 0800 	mov.w	r8, #0
 8018488:	69a0      	ldr	r0, [r4, #24]
 801848a:	f8c4 801c 	str.w	r8, [r4, #28]
 801848e:	f8c5 8018 	str.w	r8, [r5, #24]
 8018492:	b128      	cbz	r0, 80184a0 <rcl_wait_set_fini+0xc4>
 8018494:	9101      	str	r1, [sp, #4]
 8018496:	47b8      	blx	r7
 8018498:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801849a:	9901      	ldr	r1, [sp, #4]
 801849c:	f8c4 8018 	str.w	r8, [r4, #24]
 80184a0:	6a28      	ldr	r0, [r5, #32]
 80184a2:	b120      	cbz	r0, 80184ae <rcl_wait_set_fini+0xd2>
 80184a4:	47b8      	blx	r7
 80184a6:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80184a8:	2300      	movs	r3, #0
 80184aa:	e9c5 3307 	strd	r3, r3, [r5, #28]
 80184ae:	2700      	movs	r7, #0
 80184b0:	6a20      	ldr	r0, [r4, #32]
 80184b2:	f8d5 804c 	ldr.w	r8, [r5, #76]	; 0x4c
 80184b6:	6da9      	ldr	r1, [r5, #88]	; 0x58
 80184b8:	6267      	str	r7, [r4, #36]	; 0x24
 80184ba:	626f      	str	r7, [r5, #36]	; 0x24
 80184bc:	b120      	cbz	r0, 80184c8 <rcl_wait_set_fini+0xec>
 80184be:	9101      	str	r1, [sp, #4]
 80184c0:	47c0      	blx	r8
 80184c2:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80184c4:	9901      	ldr	r1, [sp, #4]
 80184c6:	6227      	str	r7, [r4, #32]
 80184c8:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 80184ca:	b120      	cbz	r0, 80184d6 <rcl_wait_set_fini+0xfa>
 80184cc:	47c0      	blx	r8
 80184ce:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80184d0:	2300      	movs	r3, #0
 80184d2:	e9c5 330a 	strd	r3, r3, [r5, #40]	; 0x28
 80184d6:	2700      	movs	r7, #0
 80184d8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80184da:	f8d5 804c 	ldr.w	r8, [r5, #76]	; 0x4c
 80184de:	6da9      	ldr	r1, [r5, #88]	; 0x58
 80184e0:	62e7      	str	r7, [r4, #44]	; 0x2c
 80184e2:	632f      	str	r7, [r5, #48]	; 0x30
 80184e4:	b120      	cbz	r0, 80184f0 <rcl_wait_set_fini+0x114>
 80184e6:	9101      	str	r1, [sp, #4]
 80184e8:	47c0      	blx	r8
 80184ea:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80184ec:	9901      	ldr	r1, [sp, #4]
 80184ee:	62a7      	str	r7, [r4, #40]	; 0x28
 80184f0:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 80184f2:	b120      	cbz	r0, 80184fe <rcl_wait_set_fini+0x122>
 80184f4:	47c0      	blx	r8
 80184f6:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80184f8:	2300      	movs	r3, #0
 80184fa:	e9c5 330d 	strd	r3, r3, [r5, #52]	; 0x34
 80184fe:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8018500:	4628      	mov	r0, r5
 8018502:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8018504:	4798      	blx	r3
 8018506:	2300      	movs	r3, #0
 8018508:	6323      	str	r3, [r4, #48]	; 0x30
 801850a:	4630      	mov	r0, r6
 801850c:	b002      	add	sp, #8
 801850e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018512:	260b      	movs	r6, #11
 8018514:	4630      	mov	r0, r6
 8018516:	b002      	add	sp, #8
 8018518:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801851c <rcl_wait_set_add_subscription>:
 801851c:	b318      	cbz	r0, 8018566 <rcl_wait_set_add_subscription+0x4a>
 801851e:	b538      	push	{r3, r4, r5, lr}
 8018520:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8018522:	4604      	mov	r4, r0
 8018524:	b30b      	cbz	r3, 801856a <rcl_wait_set_add_subscription+0x4e>
 8018526:	b319      	cbz	r1, 8018570 <rcl_wait_set_add_subscription+0x54>
 8018528:	681d      	ldr	r5, [r3, #0]
 801852a:	6840      	ldr	r0, [r0, #4]
 801852c:	4285      	cmp	r5, r0
 801852e:	d217      	bcs.n	8018560 <rcl_wait_set_add_subscription+0x44>
 8018530:	1c68      	adds	r0, r5, #1
 8018532:	6018      	str	r0, [r3, #0]
 8018534:	6823      	ldr	r3, [r4, #0]
 8018536:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 801853a:	b102      	cbz	r2, 801853e <rcl_wait_set_add_subscription+0x22>
 801853c:	6015      	str	r5, [r2, #0]
 801853e:	4608      	mov	r0, r1
 8018540:	f7f7 ffe6 	bl	8010510 <rcl_subscription_get_rmw_handle>
 8018544:	b150      	cbz	r0, 801855c <rcl_wait_set_add_subscription+0x40>
 8018546:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8018548:	6842      	ldr	r2, [r0, #4]
 801854a:	2000      	movs	r0, #0
 801854c:	689b      	ldr	r3, [r3, #8]
 801854e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8018552:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8018554:	6853      	ldr	r3, [r2, #4]
 8018556:	3301      	adds	r3, #1
 8018558:	6053      	str	r3, [r2, #4]
 801855a:	bd38      	pop	{r3, r4, r5, pc}
 801855c:	2001      	movs	r0, #1
 801855e:	bd38      	pop	{r3, r4, r5, pc}
 8018560:	f240 3086 	movw	r0, #902	; 0x386
 8018564:	bd38      	pop	{r3, r4, r5, pc}
 8018566:	200b      	movs	r0, #11
 8018568:	4770      	bx	lr
 801856a:	f44f 7061 	mov.w	r0, #900	; 0x384
 801856e:	bd38      	pop	{r3, r4, r5, pc}
 8018570:	200b      	movs	r0, #11
 8018572:	bd38      	pop	{r3, r4, r5, pc}

08018574 <rcl_wait_set_clear>:
 8018574:	2800      	cmp	r0, #0
 8018576:	d074      	beq.n	8018662 <rcl_wait_set_clear+0xee>
 8018578:	6b03      	ldr	r3, [r0, #48]	; 0x30
 801857a:	b510      	push	{r4, lr}
 801857c:	4604      	mov	r4, r0
 801857e:	2b00      	cmp	r3, #0
 8018580:	d071      	beq.n	8018666 <rcl_wait_set_clear+0xf2>
 8018582:	6800      	ldr	r0, [r0, #0]
 8018584:	b138      	cbz	r0, 8018596 <rcl_wait_set_clear+0x22>
 8018586:	6862      	ldr	r2, [r4, #4]
 8018588:	2100      	movs	r1, #0
 801858a:	0092      	lsls	r2, r2, #2
 801858c:	f003 ffde 	bl	801c54c <memset>
 8018590:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8018592:	2200      	movs	r2, #0
 8018594:	601a      	str	r2, [r3, #0]
 8018596:	68a0      	ldr	r0, [r4, #8]
 8018598:	b138      	cbz	r0, 80185aa <rcl_wait_set_clear+0x36>
 801859a:	68e2      	ldr	r2, [r4, #12]
 801859c:	2100      	movs	r1, #0
 801859e:	0092      	lsls	r2, r2, #2
 80185a0:	f003 ffd4 	bl	801c54c <memset>
 80185a4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80185a6:	2200      	movs	r2, #0
 80185a8:	60da      	str	r2, [r3, #12]
 80185aa:	69a0      	ldr	r0, [r4, #24]
 80185ac:	b138      	cbz	r0, 80185be <rcl_wait_set_clear+0x4a>
 80185ae:	69e2      	ldr	r2, [r4, #28]
 80185b0:	2100      	movs	r1, #0
 80185b2:	0092      	lsls	r2, r2, #2
 80185b4:	f003 ffca 	bl	801c54c <memset>
 80185b8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80185ba:	2200      	movs	r2, #0
 80185bc:	619a      	str	r2, [r3, #24]
 80185be:	6a20      	ldr	r0, [r4, #32]
 80185c0:	b138      	cbz	r0, 80185d2 <rcl_wait_set_clear+0x5e>
 80185c2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80185c4:	2100      	movs	r1, #0
 80185c6:	0092      	lsls	r2, r2, #2
 80185c8:	f003 ffc0 	bl	801c54c <memset>
 80185cc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80185ce:	2200      	movs	r2, #0
 80185d0:	625a      	str	r2, [r3, #36]	; 0x24
 80185d2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80185d4:	b138      	cbz	r0, 80185e6 <rcl_wait_set_clear+0x72>
 80185d6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80185d8:	2100      	movs	r1, #0
 80185da:	0092      	lsls	r2, r2, #2
 80185dc:	f003 ffb6 	bl	801c54c <memset>
 80185e0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80185e2:	2200      	movs	r2, #0
 80185e4:	631a      	str	r2, [r3, #48]	; 0x30
 80185e6:	6920      	ldr	r0, [r4, #16]
 80185e8:	b138      	cbz	r0, 80185fa <rcl_wait_set_clear+0x86>
 80185ea:	6962      	ldr	r2, [r4, #20]
 80185ec:	2100      	movs	r1, #0
 80185ee:	0092      	lsls	r2, r2, #2
 80185f0:	f003 ffac 	bl	801c54c <memset>
 80185f4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80185f6:	2200      	movs	r2, #0
 80185f8:	641a      	str	r2, [r3, #64]	; 0x40
 80185fa:	6898      	ldr	r0, [r3, #8]
 80185fc:	b138      	cbz	r0, 801860e <rcl_wait_set_clear+0x9a>
 80185fe:	685a      	ldr	r2, [r3, #4]
 8018600:	2100      	movs	r1, #0
 8018602:	0092      	lsls	r2, r2, #2
 8018604:	f003 ffa2 	bl	801c54c <memset>
 8018608:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801860a:	2200      	movs	r2, #0
 801860c:	605a      	str	r2, [r3, #4]
 801860e:	6958      	ldr	r0, [r3, #20]
 8018610:	b138      	cbz	r0, 8018622 <rcl_wait_set_clear+0xae>
 8018612:	691a      	ldr	r2, [r3, #16]
 8018614:	2100      	movs	r1, #0
 8018616:	0092      	lsls	r2, r2, #2
 8018618:	f003 ff98 	bl	801c54c <memset>
 801861c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801861e:	2200      	movs	r2, #0
 8018620:	611a      	str	r2, [r3, #16]
 8018622:	6a18      	ldr	r0, [r3, #32]
 8018624:	b138      	cbz	r0, 8018636 <rcl_wait_set_clear+0xc2>
 8018626:	69da      	ldr	r2, [r3, #28]
 8018628:	2100      	movs	r1, #0
 801862a:	0092      	lsls	r2, r2, #2
 801862c:	f003 ff8e 	bl	801c54c <memset>
 8018630:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8018632:	2200      	movs	r2, #0
 8018634:	61da      	str	r2, [r3, #28]
 8018636:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8018638:	b138      	cbz	r0, 801864a <rcl_wait_set_clear+0xd6>
 801863a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801863c:	2100      	movs	r1, #0
 801863e:	0092      	lsls	r2, r2, #2
 8018640:	f003 ff84 	bl	801c54c <memset>
 8018644:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8018646:	2200      	movs	r2, #0
 8018648:	629a      	str	r2, [r3, #40]	; 0x28
 801864a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 801864c:	b140      	cbz	r0, 8018660 <rcl_wait_set_clear+0xec>
 801864e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8018650:	2100      	movs	r1, #0
 8018652:	0092      	lsls	r2, r2, #2
 8018654:	f003 ff7a 	bl	801c54c <memset>
 8018658:	2300      	movs	r3, #0
 801865a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 801865c:	4618      	mov	r0, r3
 801865e:	6353      	str	r3, [r2, #52]	; 0x34
 8018660:	bd10      	pop	{r4, pc}
 8018662:	200b      	movs	r0, #11
 8018664:	4770      	bx	lr
 8018666:	f44f 7061 	mov.w	r0, #900	; 0x384
 801866a:	bd10      	pop	{r4, pc}

0801866c <rcl_wait_set_resize>:
 801866c:	2800      	cmp	r0, #0
 801866e:	f000 8180 	beq.w	8018972 <rcl_wait_set_resize+0x306>
 8018672:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018676:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8018678:	b083      	sub	sp, #12
 801867a:	4605      	mov	r5, r0
 801867c:	2c00      	cmp	r4, #0
 801867e:	f000 817a 	beq.w	8018976 <rcl_wait_set_resize+0x30a>
 8018682:	f04f 0900 	mov.w	r9, #0
 8018686:	461f      	mov	r7, r3
 8018688:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 801868c:	4688      	mov	r8, r1
 801868e:	4616      	mov	r6, r2
 8018690:	e9d4 b313 	ldrd	fp, r3, [r4, #76]	; 0x4c
 8018694:	f8c0 9004 	str.w	r9, [r0, #4]
 8018698:	f8c4 9000 	str.w	r9, [r4]
 801869c:	2900      	cmp	r1, #0
 801869e:	f000 80bf 	beq.w	8018820 <rcl_wait_set_resize+0x1b4>
 80186a2:	008c      	lsls	r4, r1, #2
 80186a4:	4652      	mov	r2, sl
 80186a6:	6800      	ldr	r0, [r0, #0]
 80186a8:	4621      	mov	r1, r4
 80186aa:	9301      	str	r3, [sp, #4]
 80186ac:	4798      	blx	r3
 80186ae:	9b01      	ldr	r3, [sp, #4]
 80186b0:	6028      	str	r0, [r5, #0]
 80186b2:	2800      	cmp	r0, #0
 80186b4:	f000 80f6 	beq.w	80188a4 <rcl_wait_set_resize+0x238>
 80186b8:	4622      	mov	r2, r4
 80186ba:	4649      	mov	r1, r9
 80186bc:	9301      	str	r3, [sp, #4]
 80186be:	f003 ff45 	bl	801c54c <memset>
 80186c2:	f8c5 8004 	str.w	r8, [r5, #4]
 80186c6:	4652      	mov	r2, sl
 80186c8:	f8d5 8030 	ldr.w	r8, [r5, #48]	; 0x30
 80186cc:	4621      	mov	r1, r4
 80186ce:	9b01      	ldr	r3, [sp, #4]
 80186d0:	f8d8 0008 	ldr.w	r0, [r8, #8]
 80186d4:	f8c8 9004 	str.w	r9, [r8, #4]
 80186d8:	4798      	blx	r3
 80186da:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80186dc:	f8c8 0008 	str.w	r0, [r8, #8]
 80186e0:	689b      	ldr	r3, [r3, #8]
 80186e2:	2b00      	cmp	r3, #0
 80186e4:	f000 814a 	beq.w	801897c <rcl_wait_set_resize+0x310>
 80186e8:	4622      	mov	r2, r4
 80186ea:	4649      	mov	r1, r9
 80186ec:	4618      	mov	r0, r3
 80186ee:	f003 ff2d 	bl	801c54c <memset>
 80186f2:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 80186f4:	f04f 0800 	mov.w	r8, #0
 80186f8:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 80186fc:	e9d4 2313 	ldrd	r2, r3, [r4, #76]	; 0x4c
 8018700:	f8c5 800c 	str.w	r8, [r5, #12]
 8018704:	f8c4 800c 	str.w	r8, [r4, #12]
 8018708:	2e00      	cmp	r6, #0
 801870a:	f040 809b 	bne.w	8018844 <rcl_wait_set_resize+0x1d8>
 801870e:	68a8      	ldr	r0, [r5, #8]
 8018710:	b128      	cbz	r0, 801871e <rcl_wait_set_resize+0xb2>
 8018712:	4649      	mov	r1, r9
 8018714:	4790      	blx	r2
 8018716:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8018718:	60ae      	str	r6, [r5, #8]
 801871a:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 801871e:	f04f 0800 	mov.w	r8, #0
 8018722:	19f6      	adds	r6, r6, r7
 8018724:	f8c4 8010 	str.w	r8, [r4, #16]
 8018728:	f040 80a2 	bne.w	8018870 <rcl_wait_set_resize+0x204>
 801872c:	6960      	ldr	r0, [r4, #20]
 801872e:	b130      	cbz	r0, 801873e <rcl_wait_set_resize+0xd2>
 8018730:	4649      	mov	r1, r9
 8018732:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8018734:	4798      	blx	r3
 8018736:	6166      	str	r6, [r4, #20]
 8018738:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801873a:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 801873e:	2600      	movs	r6, #0
 8018740:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	; 0x4c
 8018744:	616e      	str	r6, [r5, #20]
 8018746:	6426      	str	r6, [r4, #64]	; 0x40
 8018748:	2f00      	cmp	r7, #0
 801874a:	f040 80af 	bne.w	80188ac <rcl_wait_set_resize+0x240>
 801874e:	6928      	ldr	r0, [r5, #16]
 8018750:	b138      	cbz	r0, 8018762 <rcl_wait_set_resize+0xf6>
 8018752:	4649      	mov	r1, r9
 8018754:	47d0      	blx	sl
 8018756:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8018758:	612f      	str	r7, [r5, #16]
 801875a:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 801875e:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	; 0x4c
 8018762:	2600      	movs	r6, #0
 8018764:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8018766:	61ee      	str	r6, [r5, #28]
 8018768:	61a6      	str	r6, [r4, #24]
 801876a:	2b00      	cmp	r3, #0
 801876c:	f040 8093 	bne.w	8018896 <rcl_wait_set_resize+0x22a>
 8018770:	69a8      	ldr	r0, [r5, #24]
 8018772:	b120      	cbz	r0, 801877e <rcl_wait_set_resize+0x112>
 8018774:	4649      	mov	r1, r9
 8018776:	47d0      	blx	sl
 8018778:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801877a:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801877c:	61ab      	str	r3, [r5, #24]
 801877e:	6a20      	ldr	r0, [r4, #32]
 8018780:	b128      	cbz	r0, 801878e <rcl_wait_set_resize+0x122>
 8018782:	4649      	mov	r1, r9
 8018784:	47d0      	blx	sl
 8018786:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8018788:	2300      	movs	r3, #0
 801878a:	e9c4 3307 	strd	r3, r3, [r4, #28]
 801878e:	2600      	movs	r6, #0
 8018790:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8018792:	6da7      	ldr	r7, [r4, #88]	; 0x58
 8018794:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	; 0x4c
 8018798:	626e      	str	r6, [r5, #36]	; 0x24
 801879a:	6266      	str	r6, [r4, #36]	; 0x24
 801879c:	2b00      	cmp	r3, #0
 801879e:	f000 8098 	beq.w	80188d2 <rcl_wait_set_resize+0x266>
 80187a2:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 80187a6:	463a      	mov	r2, r7
 80187a8:	6a28      	ldr	r0, [r5, #32]
 80187aa:	4651      	mov	r1, sl
 80187ac:	47c8      	blx	r9
 80187ae:	6228      	str	r0, [r5, #32]
 80187b0:	2800      	cmp	r0, #0
 80187b2:	d077      	beq.n	80188a4 <rcl_wait_set_resize+0x238>
 80187b4:	4652      	mov	r2, sl
 80187b6:	4631      	mov	r1, r6
 80187b8:	f003 fec8 	bl	801c54c <memset>
 80187bc:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 80187be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80187c0:	463a      	mov	r2, r7
 80187c2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80187c4:	4651      	mov	r1, sl
 80187c6:	626b      	str	r3, [r5, #36]	; 0x24
 80187c8:	62a6      	str	r6, [r4, #40]	; 0x28
 80187ca:	47c8      	blx	r9
 80187cc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80187ce:	62e0      	str	r0, [r4, #44]	; 0x2c
 80187d0:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 80187d2:	2c00      	cmp	r4, #0
 80187d4:	f000 80f2 	beq.w	80189bc <rcl_wait_set_resize+0x350>
 80187d8:	4620      	mov	r0, r4
 80187da:	4652      	mov	r2, sl
 80187dc:	4631      	mov	r1, r6
 80187de:	f003 feb5 	bl	801c54c <memset>
 80187e2:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 80187e4:	2600      	movs	r6, #0
 80187e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80187e8:	6da7      	ldr	r7, [r4, #88]	; 0x58
 80187ea:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	; 0x4c
 80187ee:	62ee      	str	r6, [r5, #44]	; 0x2c
 80187f0:	6326      	str	r6, [r4, #48]	; 0x30
 80187f2:	2b00      	cmp	r3, #0
 80187f4:	f040 8097 	bne.w	8018926 <rcl_wait_set_resize+0x2ba>
 80187f8:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 80187fa:	b120      	cbz	r0, 8018806 <rcl_wait_set_resize+0x19a>
 80187fc:	4639      	mov	r1, r7
 80187fe:	47c0      	blx	r8
 8018800:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8018802:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8018804:	62ab      	str	r3, [r5, #40]	; 0x28
 8018806:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8018808:	2800      	cmp	r0, #0
 801880a:	d04c      	beq.n	80188a6 <rcl_wait_set_resize+0x23a>
 801880c:	4639      	mov	r1, r7
 801880e:	47c0      	blx	r8
 8018810:	2300      	movs	r3, #0
 8018812:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8018814:	4618      	mov	r0, r3
 8018816:	e9c2 330d 	strd	r3, r3, [r2, #52]	; 0x34
 801881a:	b003      	add	sp, #12
 801881c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018820:	6800      	ldr	r0, [r0, #0]
 8018822:	b120      	cbz	r0, 801882e <rcl_wait_set_resize+0x1c2>
 8018824:	4651      	mov	r1, sl
 8018826:	47d8      	blx	fp
 8018828:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801882a:	f8c5 8000 	str.w	r8, [r5]
 801882e:	68a0      	ldr	r0, [r4, #8]
 8018830:	2800      	cmp	r0, #0
 8018832:	f43f af5f 	beq.w	80186f4 <rcl_wait_set_resize+0x88>
 8018836:	4651      	mov	r1, sl
 8018838:	47d8      	blx	fp
 801883a:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801883c:	2300      	movs	r3, #0
 801883e:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8018842:	e757      	b.n	80186f4 <rcl_wait_set_resize+0x88>
 8018844:	00b4      	lsls	r4, r6, #2
 8018846:	464a      	mov	r2, r9
 8018848:	68a8      	ldr	r0, [r5, #8]
 801884a:	4621      	mov	r1, r4
 801884c:	4798      	blx	r3
 801884e:	60a8      	str	r0, [r5, #8]
 8018850:	b340      	cbz	r0, 80188a4 <rcl_wait_set_resize+0x238>
 8018852:	4622      	mov	r2, r4
 8018854:	4641      	mov	r1, r8
 8018856:	f003 fe79 	bl	801c54c <memset>
 801885a:	f04f 0800 	mov.w	r8, #0
 801885e:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8018860:	60ee      	str	r6, [r5, #12]
 8018862:	19f6      	adds	r6, r6, r7
 8018864:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8018868:	f8c4 8010 	str.w	r8, [r4, #16]
 801886c:	f43f af5e 	beq.w	801872c <rcl_wait_set_resize+0xc0>
 8018870:	00b6      	lsls	r6, r6, #2
 8018872:	464a      	mov	r2, r9
 8018874:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8018876:	6960      	ldr	r0, [r4, #20]
 8018878:	4631      	mov	r1, r6
 801887a:	4798      	blx	r3
 801887c:	4681      	mov	r9, r0
 801887e:	6160      	str	r0, [r4, #20]
 8018880:	2800      	cmp	r0, #0
 8018882:	f000 8084 	beq.w	801898e <rcl_wait_set_resize+0x322>
 8018886:	4632      	mov	r2, r6
 8018888:	4641      	mov	r1, r8
 801888a:	f003 fe5f 	bl	801c54c <memset>
 801888e:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8018890:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8018894:	e753      	b.n	801873e <rcl_wait_set_resize+0xd2>
 8018896:	009c      	lsls	r4, r3, #2
 8018898:	464a      	mov	r2, r9
 801889a:	69a8      	ldr	r0, [r5, #24]
 801889c:	4621      	mov	r1, r4
 801889e:	47c0      	blx	r8
 80188a0:	61a8      	str	r0, [r5, #24]
 80188a2:	bb40      	cbnz	r0, 80188f6 <rcl_wait_set_resize+0x28a>
 80188a4:	200a      	movs	r0, #10
 80188a6:	b003      	add	sp, #12
 80188a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80188ac:	00bc      	lsls	r4, r7, #2
 80188ae:	464a      	mov	r2, r9
 80188b0:	6928      	ldr	r0, [r5, #16]
 80188b2:	4621      	mov	r1, r4
 80188b4:	47c0      	blx	r8
 80188b6:	6128      	str	r0, [r5, #16]
 80188b8:	2800      	cmp	r0, #0
 80188ba:	d0f3      	beq.n	80188a4 <rcl_wait_set_resize+0x238>
 80188bc:	4622      	mov	r2, r4
 80188be:	4631      	mov	r1, r6
 80188c0:	f003 fe44 	bl	801c54c <memset>
 80188c4:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 80188c6:	616f      	str	r7, [r5, #20]
 80188c8:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 80188cc:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	; 0x4c
 80188d0:	e747      	b.n	8018762 <rcl_wait_set_resize+0xf6>
 80188d2:	6a28      	ldr	r0, [r5, #32]
 80188d4:	b120      	cbz	r0, 80188e0 <rcl_wait_set_resize+0x274>
 80188d6:	4639      	mov	r1, r7
 80188d8:	47c0      	blx	r8
 80188da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80188dc:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 80188de:	622b      	str	r3, [r5, #32]
 80188e0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80188e2:	2800      	cmp	r0, #0
 80188e4:	f43f af7e 	beq.w	80187e4 <rcl_wait_set_resize+0x178>
 80188e8:	4639      	mov	r1, r7
 80188ea:	47c0      	blx	r8
 80188ec:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 80188ee:	2300      	movs	r3, #0
 80188f0:	e9c4 330a 	strd	r3, r3, [r4, #40]	; 0x28
 80188f4:	e776      	b.n	80187e4 <rcl_wait_set_resize+0x178>
 80188f6:	4622      	mov	r2, r4
 80188f8:	4631      	mov	r1, r6
 80188fa:	f003 fe27 	bl	801c54c <memset>
 80188fe:	6b2f      	ldr	r7, [r5, #48]	; 0x30
 8018900:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8018902:	464a      	mov	r2, r9
 8018904:	6a38      	ldr	r0, [r7, #32]
 8018906:	4621      	mov	r1, r4
 8018908:	61eb      	str	r3, [r5, #28]
 801890a:	61fe      	str	r6, [r7, #28]
 801890c:	47c0      	blx	r8
 801890e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8018910:	6238      	str	r0, [r7, #32]
 8018912:	6a1f      	ldr	r7, [r3, #32]
 8018914:	2f00      	cmp	r7, #0
 8018916:	d04a      	beq.n	80189ae <rcl_wait_set_resize+0x342>
 8018918:	4622      	mov	r2, r4
 801891a:	4631      	mov	r1, r6
 801891c:	4638      	mov	r0, r7
 801891e:	f003 fe15 	bl	801c54c <memset>
 8018922:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8018924:	e733      	b.n	801878e <rcl_wait_set_resize+0x122>
 8018926:	009c      	lsls	r4, r3, #2
 8018928:	463a      	mov	r2, r7
 801892a:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 801892c:	4621      	mov	r1, r4
 801892e:	47c8      	blx	r9
 8018930:	62a8      	str	r0, [r5, #40]	; 0x28
 8018932:	2800      	cmp	r0, #0
 8018934:	d0b6      	beq.n	80188a4 <rcl_wait_set_resize+0x238>
 8018936:	4622      	mov	r2, r4
 8018938:	4631      	mov	r1, r6
 801893a:	f003 fe07 	bl	801c54c <memset>
 801893e:	f8d5 a030 	ldr.w	sl, [r5, #48]	; 0x30
 8018942:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8018944:	463a      	mov	r2, r7
 8018946:	4621      	mov	r1, r4
 8018948:	f8da 0038 	ldr.w	r0, [sl, #56]	; 0x38
 801894c:	62eb      	str	r3, [r5, #44]	; 0x2c
 801894e:	f8ca 6034 	str.w	r6, [sl, #52]	; 0x34
 8018952:	47c8      	blx	r9
 8018954:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8018956:	f8ca 0038 	str.w	r0, [sl, #56]	; 0x38
 801895a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801895c:	2b00      	cmp	r3, #0
 801895e:	d034      	beq.n	80189ca <rcl_wait_set_resize+0x35e>
 8018960:	4622      	mov	r2, r4
 8018962:	4631      	mov	r1, r6
 8018964:	4618      	mov	r0, r3
 8018966:	f003 fdf1 	bl	801c54c <memset>
 801896a:	4630      	mov	r0, r6
 801896c:	b003      	add	sp, #12
 801896e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018972:	200b      	movs	r0, #11
 8018974:	4770      	bx	lr
 8018976:	f44f 7061 	mov.w	r0, #900	; 0x384
 801897a:	e794      	b.n	80188a6 <rcl_wait_set_resize+0x23a>
 801897c:	6828      	ldr	r0, [r5, #0]
 801897e:	4651      	mov	r1, sl
 8018980:	9301      	str	r3, [sp, #4]
 8018982:	47d8      	blx	fp
 8018984:	9b01      	ldr	r3, [sp, #4]
 8018986:	200a      	movs	r0, #10
 8018988:	e9c5 3300 	strd	r3, r3, [r5]
 801898c:	e78b      	b.n	80188a6 <rcl_wait_set_resize+0x23a>
 801898e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8018990:	68a8      	ldr	r0, [r5, #8]
 8018992:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8018994:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8018996:	4798      	blx	r3
 8018998:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801899a:	6928      	ldr	r0, [r5, #16]
 801899c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801899e:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80189a0:	e9c5 9902 	strd	r9, r9, [r5, #8]
 80189a4:	4790      	blx	r2
 80189a6:	200a      	movs	r0, #10
 80189a8:	e9c5 9904 	strd	r9, r9, [r5, #16]
 80189ac:	e77b      	b.n	80188a6 <rcl_wait_set_resize+0x23a>
 80189ae:	69a8      	ldr	r0, [r5, #24]
 80189b0:	4649      	mov	r1, r9
 80189b2:	47d0      	blx	sl
 80189b4:	200a      	movs	r0, #10
 80189b6:	e9c5 7706 	strd	r7, r7, [r5, #24]
 80189ba:	e774      	b.n	80188a6 <rcl_wait_set_resize+0x23a>
 80189bc:	6a28      	ldr	r0, [r5, #32]
 80189be:	4639      	mov	r1, r7
 80189c0:	47c0      	blx	r8
 80189c2:	200a      	movs	r0, #10
 80189c4:	e9c5 4408 	strd	r4, r4, [r5, #32]
 80189c8:	e76d      	b.n	80188a6 <rcl_wait_set_resize+0x23a>
 80189ca:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 80189cc:	4639      	mov	r1, r7
 80189ce:	9301      	str	r3, [sp, #4]
 80189d0:	47c0      	blx	r8
 80189d2:	9b01      	ldr	r3, [sp, #4]
 80189d4:	200a      	movs	r0, #10
 80189d6:	e9c5 330a 	strd	r3, r3, [r5, #40]	; 0x28
 80189da:	e764      	b.n	80188a6 <rcl_wait_set_resize+0x23a>

080189dc <rcl_wait_set_init>:
 80189dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80189e0:	b085      	sub	sp, #20
 80189e2:	4605      	mov	r5, r0
 80189e4:	460e      	mov	r6, r1
 80189e6:	4617      	mov	r7, r2
 80189e8:	a812      	add	r0, sp, #72	; 0x48
 80189ea:	4698      	mov	r8, r3
 80189ec:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
 80189f0:	f7f8 fd78 	bl	80114e4 <rcutils_allocator_is_valid>
 80189f4:	2d00      	cmp	r5, #0
 80189f6:	d072      	beq.n	8018ade <rcl_wait_set_init+0x102>
 80189f8:	f080 0001 	eor.w	r0, r0, #1
 80189fc:	b2c0      	uxtb	r0, r0
 80189fe:	2800      	cmp	r0, #0
 8018a00:	d16d      	bne.n	8018ade <rcl_wait_set_init+0x102>
 8018a02:	f8d5 a030 	ldr.w	sl, [r5, #48]	; 0x30
 8018a06:	f1ba 0f00 	cmp.w	sl, #0
 8018a0a:	d004      	beq.n	8018a16 <rcl_wait_set_init+0x3a>
 8018a0c:	2464      	movs	r4, #100	; 0x64
 8018a0e:	4620      	mov	r0, r4
 8018a10:	b005      	add	sp, #20
 8018a12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018a16:	f1b9 0f00 	cmp.w	r9, #0
 8018a1a:	d060      	beq.n	8018ade <rcl_wait_set_init+0x102>
 8018a1c:	4648      	mov	r0, r9
 8018a1e:	f7fe fe8f 	bl	8017740 <rcl_context_is_valid>
 8018a22:	2800      	cmp	r0, #0
 8018a24:	d068      	beq.n	8018af8 <rcl_wait_set_init+0x11c>
 8018a26:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8018a28:	205c      	movs	r0, #92	; 0x5c
 8018a2a:	9916      	ldr	r1, [sp, #88]	; 0x58
 8018a2c:	4798      	blx	r3
 8018a2e:	6328      	str	r0, [r5, #48]	; 0x30
 8018a30:	2800      	cmp	r0, #0
 8018a32:	d063      	beq.n	8018afc <rcl_wait_set_init+0x120>
 8018a34:	225c      	movs	r2, #92	; 0x5c
 8018a36:	4651      	mov	r1, sl
 8018a38:	f003 fd88 	bl	801c54c <memset>
 8018a3c:	ac12      	add	r4, sp, #72	; 0x48
 8018a3e:	f8d5 b030 	ldr.w	fp, [r5, #48]	; 0x30
 8018a42:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 8018a46:	f10b 0c48 	add.w	ip, fp, #72	; 0x48
 8018a4a:	f8cb 9044 	str.w	r9, [fp, #68]	; 0x44
 8018a4e:	eb03 0e02 	add.w	lr, r3, r2
 8018a52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8018a54:	f8d9 9000 	ldr.w	r9, [r9]
 8018a58:	449e      	add	lr, r3
 8018a5a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8018a5c:	e9cb aa01 	strd	sl, sl, [fp, #4]
 8018a60:	e9cb aa04 	strd	sl, sl, [fp, #16]
 8018a64:	e9cb aa07 	strd	sl, sl, [fp, #28]
 8018a68:	e9cb aa0a 	strd	sl, sl, [fp, #40]	; 0x28
 8018a6c:	e9cb aa0d 	strd	sl, sl, [fp, #52]	; 0x34
 8018a70:	44be      	add	lr, r7
 8018a72:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018a76:	6823      	ldr	r3, [r4, #0]
 8018a78:	eb0e 0146 	add.w	r1, lr, r6, lsl #1
 8018a7c:	f109 0028 	add.w	r0, r9, #40	; 0x28
 8018a80:	f8cc 3000 	str.w	r3, [ip]
 8018a84:	f001 fe6e 	bl	801a764 <rmw_create_wait_set>
 8018a88:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8018a8a:	f8cb 003c 	str.w	r0, [fp, #60]	; 0x3c
 8018a8e:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8018a90:	b350      	cbz	r0, 8018ae8 <rcl_wait_set_init+0x10c>
 8018a92:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8018a94:	4643      	mov	r3, r8
 8018a96:	463a      	mov	r2, r7
 8018a98:	4631      	mov	r1, r6
 8018a9a:	9402      	str	r4, [sp, #8]
 8018a9c:	4628      	mov	r0, r5
 8018a9e:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8018aa0:	9401      	str	r4, [sp, #4]
 8018aa2:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8018aa4:	9400      	str	r4, [sp, #0]
 8018aa6:	f7ff fde1 	bl	801866c <rcl_wait_set_resize>
 8018aaa:	4604      	mov	r4, r0
 8018aac:	2800      	cmp	r0, #0
 8018aae:	d0ae      	beq.n	8018a0e <rcl_wait_set_init+0x32>
 8018ab0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8018ab2:	bb2b      	cbnz	r3, 8018b00 <rcl_wait_set_init+0x124>
 8018ab4:	2600      	movs	r6, #0
 8018ab6:	4628      	mov	r0, r5
 8018ab8:	4633      	mov	r3, r6
 8018aba:	4632      	mov	r2, r6
 8018abc:	4631      	mov	r1, r6
 8018abe:	9600      	str	r6, [sp, #0]
 8018ac0:	e9cd 6601 	strd	r6, r6, [sp, #4]
 8018ac4:	f7ff fdd2 	bl	801866c <rcl_wait_set_resize>
 8018ac8:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8018aca:	2800      	cmp	r0, #0
 8018acc:	d09f      	beq.n	8018a0e <rcl_wait_set_init+0x32>
 8018ace:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8018ad0:	6d81      	ldr	r1, [r0, #88]	; 0x58
 8018ad2:	4798      	blx	r3
 8018ad4:	4620      	mov	r0, r4
 8018ad6:	632e      	str	r6, [r5, #48]	; 0x30
 8018ad8:	b005      	add	sp, #20
 8018ada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018ade:	240b      	movs	r4, #11
 8018ae0:	4620      	mov	r0, r4
 8018ae2:	b005      	add	sp, #20
 8018ae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018ae8:	2401      	movs	r4, #1
 8018aea:	f001 fe45 	bl	801a778 <rmw_destroy_wait_set>
 8018aee:	2800      	cmp	r0, #0
 8018af0:	bf18      	it	ne
 8018af2:	f44f 7461 	movne.w	r4, #900	; 0x384
 8018af6:	e7dd      	b.n	8018ab4 <rcl_wait_set_init+0xd8>
 8018af8:	2465      	movs	r4, #101	; 0x65
 8018afa:	e788      	b.n	8018a0e <rcl_wait_set_init+0x32>
 8018afc:	240a      	movs	r4, #10
 8018afe:	e786      	b.n	8018a0e <rcl_wait_set_init+0x32>
 8018b00:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8018b02:	e7f2      	b.n	8018aea <rcl_wait_set_init+0x10e>

08018b04 <rcl_wait_set_add_guard_condition>:
 8018b04:	b318      	cbz	r0, 8018b4e <rcl_wait_set_add_guard_condition+0x4a>
 8018b06:	b538      	push	{r3, r4, r5, lr}
 8018b08:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8018b0a:	4604      	mov	r4, r0
 8018b0c:	b30b      	cbz	r3, 8018b52 <rcl_wait_set_add_guard_condition+0x4e>
 8018b0e:	b319      	cbz	r1, 8018b58 <rcl_wait_set_add_guard_condition+0x54>
 8018b10:	68dd      	ldr	r5, [r3, #12]
 8018b12:	68c0      	ldr	r0, [r0, #12]
 8018b14:	4285      	cmp	r5, r0
 8018b16:	d217      	bcs.n	8018b48 <rcl_wait_set_add_guard_condition+0x44>
 8018b18:	1c68      	adds	r0, r5, #1
 8018b1a:	60d8      	str	r0, [r3, #12]
 8018b1c:	68a3      	ldr	r3, [r4, #8]
 8018b1e:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 8018b22:	b102      	cbz	r2, 8018b26 <rcl_wait_set_add_guard_condition+0x22>
 8018b24:	6015      	str	r5, [r2, #0]
 8018b26:	4608      	mov	r0, r1
 8018b28:	f7fe ff18 	bl	801795c <rcl_guard_condition_get_rmw_handle>
 8018b2c:	b150      	cbz	r0, 8018b44 <rcl_wait_set_add_guard_condition+0x40>
 8018b2e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8018b30:	6842      	ldr	r2, [r0, #4]
 8018b32:	2000      	movs	r0, #0
 8018b34:	695b      	ldr	r3, [r3, #20]
 8018b36:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8018b3a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8018b3c:	6913      	ldr	r3, [r2, #16]
 8018b3e:	3301      	adds	r3, #1
 8018b40:	6113      	str	r3, [r2, #16]
 8018b42:	bd38      	pop	{r3, r4, r5, pc}
 8018b44:	2001      	movs	r0, #1
 8018b46:	bd38      	pop	{r3, r4, r5, pc}
 8018b48:	f240 3086 	movw	r0, #902	; 0x386
 8018b4c:	bd38      	pop	{r3, r4, r5, pc}
 8018b4e:	200b      	movs	r0, #11
 8018b50:	4770      	bx	lr
 8018b52:	f44f 7061 	mov.w	r0, #900	; 0x384
 8018b56:	bd38      	pop	{r3, r4, r5, pc}
 8018b58:	200b      	movs	r0, #11
 8018b5a:	bd38      	pop	{r3, r4, r5, pc}

08018b5c <rcl_wait_set_add_timer>:
 8018b5c:	b328      	cbz	r0, 8018baa <rcl_wait_set_add_timer+0x4e>
 8018b5e:	b538      	push	{r3, r4, r5, lr}
 8018b60:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8018b62:	4604      	mov	r4, r0
 8018b64:	b31b      	cbz	r3, 8018bae <rcl_wait_set_add_timer+0x52>
 8018b66:	b329      	cbz	r1, 8018bb4 <rcl_wait_set_add_timer+0x58>
 8018b68:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8018b6a:	6965      	ldr	r5, [r4, #20]
 8018b6c:	42a8      	cmp	r0, r5
 8018b6e:	d219      	bcs.n	8018ba4 <rcl_wait_set_add_timer+0x48>
 8018b70:	1c45      	adds	r5, r0, #1
 8018b72:	641d      	str	r5, [r3, #64]	; 0x40
 8018b74:	6923      	ldr	r3, [r4, #16]
 8018b76:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
 8018b7a:	b102      	cbz	r2, 8018b7e <rcl_wait_set_add_timer+0x22>
 8018b7c:	6010      	str	r0, [r2, #0]
 8018b7e:	4608      	mov	r0, r1
 8018b80:	f7ff fb9a 	bl	80182b8 <rcl_timer_get_guard_condition>
 8018b84:	b168      	cbz	r0, 8018ba2 <rcl_wait_set_add_timer+0x46>
 8018b86:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8018b88:	68e3      	ldr	r3, [r4, #12]
 8018b8a:	6c15      	ldr	r5, [r2, #64]	; 0x40
 8018b8c:	3b01      	subs	r3, #1
 8018b8e:	441d      	add	r5, r3
 8018b90:	f7fe fee4 	bl	801795c <rcl_guard_condition_get_rmw_handle>
 8018b94:	b180      	cbz	r0, 8018bb8 <rcl_wait_set_add_timer+0x5c>
 8018b96:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8018b98:	6842      	ldr	r2, [r0, #4]
 8018b9a:	2000      	movs	r0, #0
 8018b9c:	695b      	ldr	r3, [r3, #20]
 8018b9e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8018ba2:	bd38      	pop	{r3, r4, r5, pc}
 8018ba4:	f240 3086 	movw	r0, #902	; 0x386
 8018ba8:	bd38      	pop	{r3, r4, r5, pc}
 8018baa:	200b      	movs	r0, #11
 8018bac:	4770      	bx	lr
 8018bae:	f44f 7061 	mov.w	r0, #900	; 0x384
 8018bb2:	bd38      	pop	{r3, r4, r5, pc}
 8018bb4:	200b      	movs	r0, #11
 8018bb6:	bd38      	pop	{r3, r4, r5, pc}
 8018bb8:	2001      	movs	r0, #1
 8018bba:	bd38      	pop	{r3, r4, r5, pc}

08018bbc <rcl_wait_set_add_client>:
 8018bbc:	b318      	cbz	r0, 8018c06 <rcl_wait_set_add_client+0x4a>
 8018bbe:	b538      	push	{r3, r4, r5, lr}
 8018bc0:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8018bc2:	4604      	mov	r4, r0
 8018bc4:	b30b      	cbz	r3, 8018c0a <rcl_wait_set_add_client+0x4e>
 8018bc6:	b319      	cbz	r1, 8018c10 <rcl_wait_set_add_client+0x54>
 8018bc8:	699d      	ldr	r5, [r3, #24]
 8018bca:	69c0      	ldr	r0, [r0, #28]
 8018bcc:	4285      	cmp	r5, r0
 8018bce:	d217      	bcs.n	8018c00 <rcl_wait_set_add_client+0x44>
 8018bd0:	1c68      	adds	r0, r5, #1
 8018bd2:	6198      	str	r0, [r3, #24]
 8018bd4:	69a3      	ldr	r3, [r4, #24]
 8018bd6:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 8018bda:	b102      	cbz	r2, 8018bde <rcl_wait_set_add_client+0x22>
 8018bdc:	6015      	str	r5, [r2, #0]
 8018bde:	4608      	mov	r0, r1
 8018be0:	f7fe fd00 	bl	80175e4 <rcl_client_get_rmw_handle>
 8018be4:	b150      	cbz	r0, 8018bfc <rcl_wait_set_add_client+0x40>
 8018be6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8018be8:	6842      	ldr	r2, [r0, #4]
 8018bea:	2000      	movs	r0, #0
 8018bec:	6a1b      	ldr	r3, [r3, #32]
 8018bee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8018bf2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8018bf4:	69d3      	ldr	r3, [r2, #28]
 8018bf6:	3301      	adds	r3, #1
 8018bf8:	61d3      	str	r3, [r2, #28]
 8018bfa:	bd38      	pop	{r3, r4, r5, pc}
 8018bfc:	2001      	movs	r0, #1
 8018bfe:	bd38      	pop	{r3, r4, r5, pc}
 8018c00:	f240 3086 	movw	r0, #902	; 0x386
 8018c04:	bd38      	pop	{r3, r4, r5, pc}
 8018c06:	200b      	movs	r0, #11
 8018c08:	4770      	bx	lr
 8018c0a:	f44f 7061 	mov.w	r0, #900	; 0x384
 8018c0e:	bd38      	pop	{r3, r4, r5, pc}
 8018c10:	200b      	movs	r0, #11
 8018c12:	bd38      	pop	{r3, r4, r5, pc}

08018c14 <rcl_wait_set_add_service>:
 8018c14:	b318      	cbz	r0, 8018c5e <rcl_wait_set_add_service+0x4a>
 8018c16:	b538      	push	{r3, r4, r5, lr}
 8018c18:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8018c1a:	4604      	mov	r4, r0
 8018c1c:	b30b      	cbz	r3, 8018c62 <rcl_wait_set_add_service+0x4e>
 8018c1e:	b319      	cbz	r1, 8018c68 <rcl_wait_set_add_service+0x54>
 8018c20:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 8018c22:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8018c24:	4285      	cmp	r5, r0
 8018c26:	d217      	bcs.n	8018c58 <rcl_wait_set_add_service+0x44>
 8018c28:	1c68      	adds	r0, r5, #1
 8018c2a:	6258      	str	r0, [r3, #36]	; 0x24
 8018c2c:	6a23      	ldr	r3, [r4, #32]
 8018c2e:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 8018c32:	b102      	cbz	r2, 8018c36 <rcl_wait_set_add_service+0x22>
 8018c34:	6015      	str	r5, [r2, #0]
 8018c36:	4608      	mov	r0, r1
 8018c38:	f7f7 faca 	bl	80101d0 <rcl_service_get_rmw_handle>
 8018c3c:	b150      	cbz	r0, 8018c54 <rcl_wait_set_add_service+0x40>
 8018c3e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8018c40:	6842      	ldr	r2, [r0, #4]
 8018c42:	2000      	movs	r0, #0
 8018c44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018c46:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8018c4a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8018c4c:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8018c4e:	3301      	adds	r3, #1
 8018c50:	6293      	str	r3, [r2, #40]	; 0x28
 8018c52:	bd38      	pop	{r3, r4, r5, pc}
 8018c54:	2001      	movs	r0, #1
 8018c56:	bd38      	pop	{r3, r4, r5, pc}
 8018c58:	f240 3086 	movw	r0, #902	; 0x386
 8018c5c:	bd38      	pop	{r3, r4, r5, pc}
 8018c5e:	200b      	movs	r0, #11
 8018c60:	4770      	bx	lr
 8018c62:	f44f 7061 	mov.w	r0, #900	; 0x384
 8018c66:	bd38      	pop	{r3, r4, r5, pc}
 8018c68:	200b      	movs	r0, #11
 8018c6a:	bd38      	pop	{r3, r4, r5, pc}
 8018c6c:	0000      	movs	r0, r0
	...

08018c70 <rcl_wait>:
 8018c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018c74:	ed2d 8b02 	vpush	{d8}
 8018c78:	b08d      	sub	sp, #52	; 0x34
 8018c7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8018c7e:	2800      	cmp	r0, #0
 8018c80:	f000 814f 	beq.w	8018f22 <rcl_wait+0x2b2>
 8018c84:	6b06      	ldr	r6, [r0, #48]	; 0x30
 8018c86:	4605      	mov	r5, r0
 8018c88:	2e00      	cmp	r6, #0
 8018c8a:	f000 811a 	beq.w	8018ec2 <rcl_wait+0x252>
 8018c8e:	6843      	ldr	r3, [r0, #4]
 8018c90:	b983      	cbnz	r3, 8018cb4 <rcl_wait+0x44>
 8018c92:	68eb      	ldr	r3, [r5, #12]
 8018c94:	b973      	cbnz	r3, 8018cb4 <rcl_wait+0x44>
 8018c96:	696b      	ldr	r3, [r5, #20]
 8018c98:	b963      	cbnz	r3, 8018cb4 <rcl_wait+0x44>
 8018c9a:	69eb      	ldr	r3, [r5, #28]
 8018c9c:	b953      	cbnz	r3, 8018cb4 <rcl_wait+0x44>
 8018c9e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8018ca0:	b943      	cbnz	r3, 8018cb4 <rcl_wait+0x44>
 8018ca2:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8018ca4:	b933      	cbnz	r3, 8018cb4 <rcl_wait+0x44>
 8018ca6:	f240 3085 	movw	r0, #901	; 0x385
 8018caa:	b00d      	add	sp, #52	; 0x34
 8018cac:	ecbd 8b02 	vpop	{d8}
 8018cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018cb4:	9b04      	ldr	r3, [sp, #16]
 8018cb6:	6c32      	ldr	r2, [r6, #64]	; 0x40
 8018cb8:	2b01      	cmp	r3, #1
 8018cba:	9b05      	ldr	r3, [sp, #20]
 8018cbc:	f173 0300 	sbcs.w	r3, r3, #0
 8018cc0:	f2c0 80f8 	blt.w	8018eb4 <rcl_wait+0x244>
 8018cc4:	e9dd 8704 	ldrd	r8, r7, [sp, #16]
 8018cc8:	2a00      	cmp	r2, #0
 8018cca:	f000 810f 	beq.w	8018eec <rcl_wait+0x27c>
 8018cce:	2400      	movs	r4, #0
 8018cd0:	4613      	mov	r3, r2
 8018cd2:	f240 3921 	movw	r9, #801	; 0x321
 8018cd6:	4632      	mov	r2, r6
 8018cd8:	46a2      	mov	sl, r4
 8018cda:	46a3      	mov	fp, r4
 8018cdc:	ed9f 8b98 	vldr	d8, [pc, #608]	; 8018f40 <rcl_wait+0x2d0>
 8018ce0:	e014      	b.n	8018d0c <rcl_wait+0x9c>
 8018ce2:	2800      	cmp	r0, #0
 8018ce4:	d1e1      	bne.n	8018caa <rcl_wait+0x3a>
 8018ce6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8018cea:	4542      	cmp	r2, r8
 8018cec:	eb73 0107 	sbcs.w	r1, r3, r7
 8018cf0:	da03      	bge.n	8018cfa <rcl_wait+0x8a>
 8018cf2:	4690      	mov	r8, r2
 8018cf4:	461f      	mov	r7, r3
 8018cf6:	f04f 0b01 	mov.w	fp, #1
 8018cfa:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8018cfc:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8018cfe:	3401      	adds	r4, #1
 8018d00:	f14a 0a00 	adc.w	sl, sl, #0
 8018d04:	429c      	cmp	r4, r3
 8018d06:	f17a 0100 	sbcs.w	r1, sl, #0
 8018d0a:	d228      	bcs.n	8018d5e <rcl_wait+0xee>
 8018d0c:	6928      	ldr	r0, [r5, #16]
 8018d0e:	a908      	add	r1, sp, #32
 8018d10:	00a6      	lsls	r6, r4, #2
 8018d12:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8018d16:	2800      	cmp	r0, #0
 8018d18:	d0f1      	beq.n	8018cfe <rcl_wait+0x8e>
 8018d1a:	68eb      	ldr	r3, [r5, #12]
 8018d1c:	f8d2 c014 	ldr.w	ip, [r2, #20]
 8018d20:	4423      	add	r3, r4
 8018d22:	f85c e023 	ldr.w	lr, [ip, r3, lsl #2]
 8018d26:	f1be 0f00 	cmp.w	lr, #0
 8018d2a:	d006      	beq.n	8018d3a <rcl_wait+0xca>
 8018d2c:	6913      	ldr	r3, [r2, #16]
 8018d2e:	f84c e023 	str.w	lr, [ip, r3, lsl #2]
 8018d32:	3301      	adds	r3, #1
 8018d34:	6113      	str	r3, [r2, #16]
 8018d36:	692b      	ldr	r3, [r5, #16]
 8018d38:	5998      	ldr	r0, [r3, r6]
 8018d3a:	ed8d 8b08 	vstr	d8, [sp, #32]
 8018d3e:	f7ff fa89 	bl	8018254 <rcl_timer_get_time_until_next_call>
 8018d42:	4548      	cmp	r0, r9
 8018d44:	d1cd      	bne.n	8018ce2 <rcl_wait+0x72>
 8018d46:	692b      	ldr	r3, [r5, #16]
 8018d48:	2200      	movs	r2, #0
 8018d4a:	3401      	adds	r4, #1
 8018d4c:	519a      	str	r2, [r3, r6]
 8018d4e:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8018d50:	f14a 0a00 	adc.w	sl, sl, #0
 8018d54:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8018d56:	429c      	cmp	r4, r3
 8018d58:	f17a 0100 	sbcs.w	r1, sl, #0
 8018d5c:	d3d6      	bcc.n	8018d0c <rcl_wait+0x9c>
 8018d5e:	4659      	mov	r1, fp
 8018d60:	4616      	mov	r6, r2
 8018d62:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8018d66:	4313      	orrs	r3, r2
 8018d68:	f040 80b4 	bne.w	8018ed4 <rcl_wait+0x264>
 8018d6c:	2300      	movs	r3, #0
 8018d6e:	2200      	movs	r2, #0
 8018d70:	460c      	mov	r4, r1
 8018d72:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8018d76:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8018d7a:	ab08      	add	r3, sp, #32
 8018d7c:	9302      	str	r3, [sp, #8]
 8018d7e:	f106 0334 	add.w	r3, r6, #52	; 0x34
 8018d82:	6bf2      	ldr	r2, [r6, #60]	; 0x3c
 8018d84:	f106 0110 	add.w	r1, r6, #16
 8018d88:	9300      	str	r3, [sp, #0]
 8018d8a:	1d30      	adds	r0, r6, #4
 8018d8c:	f106 031c 	add.w	r3, r6, #28
 8018d90:	9201      	str	r2, [sp, #4]
 8018d92:	f106 0228 	add.w	r2, r6, #40	; 0x28
 8018d96:	f001 fb81 	bl	801a49c <rmw_wait>
 8018d9a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8018d9c:	4680      	mov	r8, r0
 8018d9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8018da0:	b1e2      	cbz	r2, 8018ddc <rcl_wait+0x16c>
 8018da2:	f04f 0900 	mov.w	r9, #0
 8018da6:	464f      	mov	r7, r9
 8018da8:	692a      	ldr	r2, [r5, #16]
 8018daa:	f10d 011f 	add.w	r1, sp, #31
 8018dae:	ea4f 0689 	mov.w	r6, r9, lsl #2
 8018db2:	f852 0029 	ldr.w	r0, [r2, r9, lsl #2]
 8018db6:	b160      	cbz	r0, 8018dd2 <rcl_wait+0x162>
 8018db8:	f88d 701f 	strb.w	r7, [sp, #31]
 8018dbc:	f7ff fa0e 	bl	80181dc <rcl_timer_is_ready>
 8018dc0:	2800      	cmp	r0, #0
 8018dc2:	f47f af72 	bne.w	8018caa <rcl_wait+0x3a>
 8018dc6:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8018dca:	b90b      	cbnz	r3, 8018dd0 <rcl_wait+0x160>
 8018dcc:	692a      	ldr	r2, [r5, #16]
 8018dce:	5193      	str	r3, [r2, r6]
 8018dd0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8018dd2:	f109 0901 	add.w	r9, r9, #1
 8018dd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8018dd8:	454a      	cmp	r2, r9
 8018dda:	d8e5      	bhi.n	8018da8 <rcl_wait+0x138>
 8018ddc:	f038 0002 	bics.w	r0, r8, #2
 8018de0:	d176      	bne.n	8018ed0 <rcl_wait+0x260>
 8018de2:	686f      	ldr	r7, [r5, #4]
 8018de4:	b17f      	cbz	r7, 8018e06 <rcl_wait+0x196>
 8018de6:	4602      	mov	r2, r0
 8018de8:	e002      	b.n	8018df0 <rcl_wait+0x180>
 8018dea:	3201      	adds	r2, #1
 8018dec:	42ba      	cmp	r2, r7
 8018dee:	d00a      	beq.n	8018e06 <rcl_wait+0x196>
 8018df0:	6899      	ldr	r1, [r3, #8]
 8018df2:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8018df6:	2900      	cmp	r1, #0
 8018df8:	d1f7      	bne.n	8018dea <rcl_wait+0x17a>
 8018dfa:	682e      	ldr	r6, [r5, #0]
 8018dfc:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 8018e00:	3201      	adds	r2, #1
 8018e02:	42ba      	cmp	r2, r7
 8018e04:	d1f4      	bne.n	8018df0 <rcl_wait+0x180>
 8018e06:	68ef      	ldr	r7, [r5, #12]
 8018e08:	b17f      	cbz	r7, 8018e2a <rcl_wait+0x1ba>
 8018e0a:	2200      	movs	r2, #0
 8018e0c:	e002      	b.n	8018e14 <rcl_wait+0x1a4>
 8018e0e:	3201      	adds	r2, #1
 8018e10:	42ba      	cmp	r2, r7
 8018e12:	d00a      	beq.n	8018e2a <rcl_wait+0x1ba>
 8018e14:	6959      	ldr	r1, [r3, #20]
 8018e16:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8018e1a:	2900      	cmp	r1, #0
 8018e1c:	d1f7      	bne.n	8018e0e <rcl_wait+0x19e>
 8018e1e:	68ae      	ldr	r6, [r5, #8]
 8018e20:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 8018e24:	3201      	adds	r2, #1
 8018e26:	42ba      	cmp	r2, r7
 8018e28:	d1f4      	bne.n	8018e14 <rcl_wait+0x1a4>
 8018e2a:	69ef      	ldr	r7, [r5, #28]
 8018e2c:	b17f      	cbz	r7, 8018e4e <rcl_wait+0x1de>
 8018e2e:	2200      	movs	r2, #0
 8018e30:	e002      	b.n	8018e38 <rcl_wait+0x1c8>
 8018e32:	3201      	adds	r2, #1
 8018e34:	42ba      	cmp	r2, r7
 8018e36:	d00a      	beq.n	8018e4e <rcl_wait+0x1de>
 8018e38:	6a19      	ldr	r1, [r3, #32]
 8018e3a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8018e3e:	2900      	cmp	r1, #0
 8018e40:	d1f7      	bne.n	8018e32 <rcl_wait+0x1c2>
 8018e42:	69ae      	ldr	r6, [r5, #24]
 8018e44:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 8018e48:	3201      	adds	r2, #1
 8018e4a:	42ba      	cmp	r2, r7
 8018e4c:	d1f4      	bne.n	8018e38 <rcl_wait+0x1c8>
 8018e4e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 8018e50:	b17f      	cbz	r7, 8018e72 <rcl_wait+0x202>
 8018e52:	2200      	movs	r2, #0
 8018e54:	e002      	b.n	8018e5c <rcl_wait+0x1ec>
 8018e56:	3201      	adds	r2, #1
 8018e58:	42ba      	cmp	r2, r7
 8018e5a:	d00a      	beq.n	8018e72 <rcl_wait+0x202>
 8018e5c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8018e5e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8018e62:	2900      	cmp	r1, #0
 8018e64:	d1f7      	bne.n	8018e56 <rcl_wait+0x1e6>
 8018e66:	6a2e      	ldr	r6, [r5, #32]
 8018e68:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 8018e6c:	3201      	adds	r2, #1
 8018e6e:	42ba      	cmp	r2, r7
 8018e70:	d1f4      	bne.n	8018e5c <rcl_wait+0x1ec>
 8018e72:	6aef      	ldr	r7, [r5, #44]	; 0x2c
 8018e74:	b17f      	cbz	r7, 8018e96 <rcl_wait+0x226>
 8018e76:	2200      	movs	r2, #0
 8018e78:	e002      	b.n	8018e80 <rcl_wait+0x210>
 8018e7a:	3201      	adds	r2, #1
 8018e7c:	42ba      	cmp	r2, r7
 8018e7e:	d00a      	beq.n	8018e96 <rcl_wait+0x226>
 8018e80:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8018e82:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8018e86:	2900      	cmp	r1, #0
 8018e88:	d1f7      	bne.n	8018e7a <rcl_wait+0x20a>
 8018e8a:	6aae      	ldr	r6, [r5, #40]	; 0x28
 8018e8c:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 8018e90:	3201      	adds	r2, #1
 8018e92:	42ba      	cmp	r2, r7
 8018e94:	d1f4      	bne.n	8018e80 <rcl_wait+0x210>
 8018e96:	f1b8 0f02 	cmp.w	r8, #2
 8018e9a:	f47f af06 	bne.w	8018caa <rcl_wait+0x3a>
 8018e9e:	f084 0301 	eor.w	r3, r4, #1
 8018ea2:	b2db      	uxtb	r3, r3
 8018ea4:	2b00      	cmp	r3, #0
 8018ea6:	bf18      	it	ne
 8018ea8:	2002      	movne	r0, #2
 8018eaa:	b00d      	add	sp, #52	; 0x34
 8018eac:	ecbd 8b02 	vpop	{d8}
 8018eb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018eb4:	2a00      	cmp	r2, #0
 8018eb6:	d03a      	beq.n	8018f2e <rcl_wait+0x2be>
 8018eb8:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8018ebc:	f06f 4700 	mvn.w	r7, #2147483648	; 0x80000000
 8018ec0:	e705      	b.n	8018cce <rcl_wait+0x5e>
 8018ec2:	f44f 7061 	mov.w	r0, #900	; 0x384
 8018ec6:	b00d      	add	sp, #52	; 0x34
 8018ec8:	ecbd 8b02 	vpop	{d8}
 8018ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018ed0:	2001      	movs	r0, #1
 8018ed2:	e6ea      	b.n	8018caa <rcl_wait+0x3a>
 8018ed4:	9b04      	ldr	r3, [sp, #16]
 8018ed6:	460c      	mov	r4, r1
 8018ed8:	2b01      	cmp	r3, #1
 8018eda:	9b05      	ldr	r3, [sp, #20]
 8018edc:	f173 0300 	sbcs.w	r3, r3, #0
 8018ee0:	bfa8      	it	ge
 8018ee2:	f044 0401 	orrge.w	r4, r4, #1
 8018ee6:	b914      	cbnz	r4, 8018eee <rcl_wait+0x27e>
 8018ee8:	4623      	mov	r3, r4
 8018eea:	e747      	b.n	8018d7c <rcl_wait+0x10c>
 8018eec:	4611      	mov	r1, r2
 8018eee:	2f00      	cmp	r7, #0
 8018ef0:	da02      	bge.n	8018ef8 <rcl_wait+0x288>
 8018ef2:	f04f 0800 	mov.w	r8, #0
 8018ef6:	4647      	mov	r7, r8
 8018ef8:	460c      	mov	r4, r1
 8018efa:	4640      	mov	r0, r8
 8018efc:	4639      	mov	r1, r7
 8018efe:	a312      	add	r3, pc, #72	; (adr r3, 8018f48 <rcl_wait+0x2d8>)
 8018f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018f04:	f7e7 fa04 	bl	8000310 <__aeabi_ldivmod>
 8018f08:	a30f      	add	r3, pc, #60	; (adr r3, 8018f48 <rcl_wait+0x2d8>)
 8018f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018f0e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8018f12:	4640      	mov	r0, r8
 8018f14:	4639      	mov	r1, r7
 8018f16:	f7e7 f9fb 	bl	8000310 <__aeabi_ldivmod>
 8018f1a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8018f1e:	ab08      	add	r3, sp, #32
 8018f20:	e72c      	b.n	8018d7c <rcl_wait+0x10c>
 8018f22:	200b      	movs	r0, #11
 8018f24:	b00d      	add	sp, #52	; 0x34
 8018f26:	ecbd 8b02 	vpop	{d8}
 8018f2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018f2e:	4611      	mov	r1, r2
 8018f30:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8018f34:	f06f 4700 	mvn.w	r7, #2147483648	; 0x80000000
 8018f38:	e713      	b.n	8018d62 <rcl_wait+0xf2>
 8018f3a:	bf00      	nop
 8018f3c:	f3af 8000 	nop.w
 8018f40:	ffffffff 	.word	0xffffffff
 8018f44:	7fffffff 	.word	0x7fffffff
 8018f48:	3b9aca00 	.word	0x3b9aca00
 8018f4c:	00000000 	.word	0x00000000

08018f50 <rcl_action_take_goal_response>:
 8018f50:	2800      	cmp	r0, #0
 8018f52:	d039      	beq.n	8018fc8 <rcl_action_take_goal_response+0x78>
 8018f54:	b570      	push	{r4, r5, r6, lr}
 8018f56:	4604      	mov	r4, r0
 8018f58:	6800      	ldr	r0, [r0, #0]
 8018f5a:	b380      	cbz	r0, 8018fbe <rcl_action_take_goal_response+0x6e>
 8018f5c:	460e      	mov	r6, r1
 8018f5e:	4615      	mov	r5, r2
 8018f60:	f7fe fbc6 	bl	80176f0 <rcl_client_is_valid>
 8018f64:	b330      	cbz	r0, 8018fb4 <rcl_action_take_goal_response+0x64>
 8018f66:	6820      	ldr	r0, [r4, #0]
 8018f68:	3004      	adds	r0, #4
 8018f6a:	f7fe fbc1 	bl	80176f0 <rcl_client_is_valid>
 8018f6e:	b308      	cbz	r0, 8018fb4 <rcl_action_take_goal_response+0x64>
 8018f70:	6820      	ldr	r0, [r4, #0]
 8018f72:	3008      	adds	r0, #8
 8018f74:	f7fe fbbc 	bl	80176f0 <rcl_client_is_valid>
 8018f78:	b1e0      	cbz	r0, 8018fb4 <rcl_action_take_goal_response+0x64>
 8018f7a:	6820      	ldr	r0, [r4, #0]
 8018f7c:	300c      	adds	r0, #12
 8018f7e:	f7f7 facd 	bl	801051c <rcl_subscription_is_valid>
 8018f82:	b1b8      	cbz	r0, 8018fb4 <rcl_action_take_goal_response+0x64>
 8018f84:	6820      	ldr	r0, [r4, #0]
 8018f86:	3010      	adds	r0, #16
 8018f88:	f7f7 fac8 	bl	801051c <rcl_subscription_is_valid>
 8018f8c:	b190      	cbz	r0, 8018fb4 <rcl_action_take_goal_response+0x64>
 8018f8e:	b1cd      	cbz	r5, 8018fc4 <rcl_action_take_goal_response+0x74>
 8018f90:	b1c6      	cbz	r6, 8018fc4 <rcl_action_take_goal_response+0x74>
 8018f92:	462a      	mov	r2, r5
 8018f94:	4631      	mov	r1, r6
 8018f96:	6820      	ldr	r0, [r4, #0]
 8018f98:	f7fe fb62 	bl	8017660 <rcl_take_response>
 8018f9c:	b148      	cbz	r0, 8018fb2 <rcl_action_take_goal_response+0x62>
 8018f9e:	280a      	cmp	r0, #10
 8018fa0:	d007      	beq.n	8018fb2 <rcl_action_take_goal_response+0x62>
 8018fa2:	f240 12f5 	movw	r2, #501	; 0x1f5
 8018fa6:	f640 0337 	movw	r3, #2103	; 0x837
 8018faa:	4290      	cmp	r0, r2
 8018fac:	bf0c      	ite	eq
 8018fae:	4618      	moveq	r0, r3
 8018fb0:	2001      	movne	r0, #1
 8018fb2:	bd70      	pop	{r4, r5, r6, pc}
 8018fb4:	f7f8 fad4 	bl	8011560 <rcutils_reset_error>
 8018fb8:	f640 0036 	movw	r0, #2102	; 0x836
 8018fbc:	bd70      	pop	{r4, r5, r6, pc}
 8018fbe:	f640 0036 	movw	r0, #2102	; 0x836
 8018fc2:	bd70      	pop	{r4, r5, r6, pc}
 8018fc4:	200b      	movs	r0, #11
 8018fc6:	bd70      	pop	{r4, r5, r6, pc}
 8018fc8:	f640 0036 	movw	r0, #2102	; 0x836
 8018fcc:	4770      	bx	lr
 8018fce:	bf00      	nop

08018fd0 <rcl_action_send_result_request>:
 8018fd0:	b390      	cbz	r0, 8019038 <rcl_action_send_result_request+0x68>
 8018fd2:	b570      	push	{r4, r5, r6, lr}
 8018fd4:	4604      	mov	r4, r0
 8018fd6:	6800      	ldr	r0, [r0, #0]
 8018fd8:	b348      	cbz	r0, 801902e <rcl_action_send_result_request+0x5e>
 8018fda:	460e      	mov	r6, r1
 8018fdc:	4615      	mov	r5, r2
 8018fde:	f7fe fb87 	bl	80176f0 <rcl_client_is_valid>
 8018fe2:	b1f8      	cbz	r0, 8019024 <rcl_action_send_result_request+0x54>
 8018fe4:	6820      	ldr	r0, [r4, #0]
 8018fe6:	3004      	adds	r0, #4
 8018fe8:	f7fe fb82 	bl	80176f0 <rcl_client_is_valid>
 8018fec:	b1d0      	cbz	r0, 8019024 <rcl_action_send_result_request+0x54>
 8018fee:	6820      	ldr	r0, [r4, #0]
 8018ff0:	3008      	adds	r0, #8
 8018ff2:	f7fe fb7d 	bl	80176f0 <rcl_client_is_valid>
 8018ff6:	b1a8      	cbz	r0, 8019024 <rcl_action_send_result_request+0x54>
 8018ff8:	6820      	ldr	r0, [r4, #0]
 8018ffa:	300c      	adds	r0, #12
 8018ffc:	f7f7 fa8e 	bl	801051c <rcl_subscription_is_valid>
 8019000:	b180      	cbz	r0, 8019024 <rcl_action_send_result_request+0x54>
 8019002:	6820      	ldr	r0, [r4, #0]
 8019004:	3010      	adds	r0, #16
 8019006:	f7f7 fa89 	bl	801051c <rcl_subscription_is_valid>
 801900a:	b158      	cbz	r0, 8019024 <rcl_action_send_result_request+0x54>
 801900c:	b195      	cbz	r5, 8019034 <rcl_action_send_result_request+0x64>
 801900e:	b18e      	cbz	r6, 8019034 <rcl_action_send_result_request+0x64>
 8019010:	6820      	ldr	r0, [r4, #0]
 8019012:	462a      	mov	r2, r5
 8019014:	4631      	mov	r1, r6
 8019016:	3008      	adds	r0, #8
 8019018:	f7fe faea 	bl	80175f0 <rcl_send_request>
 801901c:	3800      	subs	r0, #0
 801901e:	bf18      	it	ne
 8019020:	2001      	movne	r0, #1
 8019022:	bd70      	pop	{r4, r5, r6, pc}
 8019024:	f7f8 fa9c 	bl	8011560 <rcutils_reset_error>
 8019028:	f640 0036 	movw	r0, #2102	; 0x836
 801902c:	bd70      	pop	{r4, r5, r6, pc}
 801902e:	f640 0036 	movw	r0, #2102	; 0x836
 8019032:	bd70      	pop	{r4, r5, r6, pc}
 8019034:	200b      	movs	r0, #11
 8019036:	bd70      	pop	{r4, r5, r6, pc}
 8019038:	f640 0036 	movw	r0, #2102	; 0x836
 801903c:	4770      	bx	lr
 801903e:	bf00      	nop

08019040 <rcl_action_take_result_response>:
 8019040:	2800      	cmp	r0, #0
 8019042:	d03a      	beq.n	80190ba <rcl_action_take_result_response+0x7a>
 8019044:	b570      	push	{r4, r5, r6, lr}
 8019046:	4604      	mov	r4, r0
 8019048:	6800      	ldr	r0, [r0, #0]
 801904a:	b388      	cbz	r0, 80190b0 <rcl_action_take_result_response+0x70>
 801904c:	460e      	mov	r6, r1
 801904e:	4615      	mov	r5, r2
 8019050:	f7fe fb4e 	bl	80176f0 <rcl_client_is_valid>
 8019054:	b338      	cbz	r0, 80190a6 <rcl_action_take_result_response+0x66>
 8019056:	6820      	ldr	r0, [r4, #0]
 8019058:	3004      	adds	r0, #4
 801905a:	f7fe fb49 	bl	80176f0 <rcl_client_is_valid>
 801905e:	b310      	cbz	r0, 80190a6 <rcl_action_take_result_response+0x66>
 8019060:	6820      	ldr	r0, [r4, #0]
 8019062:	3008      	adds	r0, #8
 8019064:	f7fe fb44 	bl	80176f0 <rcl_client_is_valid>
 8019068:	b1e8      	cbz	r0, 80190a6 <rcl_action_take_result_response+0x66>
 801906a:	6820      	ldr	r0, [r4, #0]
 801906c:	300c      	adds	r0, #12
 801906e:	f7f7 fa55 	bl	801051c <rcl_subscription_is_valid>
 8019072:	b1c0      	cbz	r0, 80190a6 <rcl_action_take_result_response+0x66>
 8019074:	6820      	ldr	r0, [r4, #0]
 8019076:	3010      	adds	r0, #16
 8019078:	f7f7 fa50 	bl	801051c <rcl_subscription_is_valid>
 801907c:	b198      	cbz	r0, 80190a6 <rcl_action_take_result_response+0x66>
 801907e:	b1d5      	cbz	r5, 80190b6 <rcl_action_take_result_response+0x76>
 8019080:	b1ce      	cbz	r6, 80190b6 <rcl_action_take_result_response+0x76>
 8019082:	6820      	ldr	r0, [r4, #0]
 8019084:	462a      	mov	r2, r5
 8019086:	4631      	mov	r1, r6
 8019088:	3008      	adds	r0, #8
 801908a:	f7fe fae9 	bl	8017660 <rcl_take_response>
 801908e:	b148      	cbz	r0, 80190a4 <rcl_action_take_result_response+0x64>
 8019090:	280a      	cmp	r0, #10
 8019092:	d007      	beq.n	80190a4 <rcl_action_take_result_response+0x64>
 8019094:	f240 12f5 	movw	r2, #501	; 0x1f5
 8019098:	f640 0337 	movw	r3, #2103	; 0x837
 801909c:	4290      	cmp	r0, r2
 801909e:	bf0c      	ite	eq
 80190a0:	4618      	moveq	r0, r3
 80190a2:	2001      	movne	r0, #1
 80190a4:	bd70      	pop	{r4, r5, r6, pc}
 80190a6:	f7f8 fa5b 	bl	8011560 <rcutils_reset_error>
 80190aa:	f640 0036 	movw	r0, #2102	; 0x836
 80190ae:	bd70      	pop	{r4, r5, r6, pc}
 80190b0:	f640 0036 	movw	r0, #2102	; 0x836
 80190b4:	bd70      	pop	{r4, r5, r6, pc}
 80190b6:	200b      	movs	r0, #11
 80190b8:	bd70      	pop	{r4, r5, r6, pc}
 80190ba:	f640 0036 	movw	r0, #2102	; 0x836
 80190be:	4770      	bx	lr

080190c0 <rcl_action_take_cancel_response>:
 80190c0:	2800      	cmp	r0, #0
 80190c2:	d03a      	beq.n	801913a <rcl_action_take_cancel_response+0x7a>
 80190c4:	b570      	push	{r4, r5, r6, lr}
 80190c6:	4604      	mov	r4, r0
 80190c8:	6800      	ldr	r0, [r0, #0]
 80190ca:	b388      	cbz	r0, 8019130 <rcl_action_take_cancel_response+0x70>
 80190cc:	460e      	mov	r6, r1
 80190ce:	4615      	mov	r5, r2
 80190d0:	f7fe fb0e 	bl	80176f0 <rcl_client_is_valid>
 80190d4:	b338      	cbz	r0, 8019126 <rcl_action_take_cancel_response+0x66>
 80190d6:	6820      	ldr	r0, [r4, #0]
 80190d8:	3004      	adds	r0, #4
 80190da:	f7fe fb09 	bl	80176f0 <rcl_client_is_valid>
 80190de:	b310      	cbz	r0, 8019126 <rcl_action_take_cancel_response+0x66>
 80190e0:	6820      	ldr	r0, [r4, #0]
 80190e2:	3008      	adds	r0, #8
 80190e4:	f7fe fb04 	bl	80176f0 <rcl_client_is_valid>
 80190e8:	b1e8      	cbz	r0, 8019126 <rcl_action_take_cancel_response+0x66>
 80190ea:	6820      	ldr	r0, [r4, #0]
 80190ec:	300c      	adds	r0, #12
 80190ee:	f7f7 fa15 	bl	801051c <rcl_subscription_is_valid>
 80190f2:	b1c0      	cbz	r0, 8019126 <rcl_action_take_cancel_response+0x66>
 80190f4:	6820      	ldr	r0, [r4, #0]
 80190f6:	3010      	adds	r0, #16
 80190f8:	f7f7 fa10 	bl	801051c <rcl_subscription_is_valid>
 80190fc:	b198      	cbz	r0, 8019126 <rcl_action_take_cancel_response+0x66>
 80190fe:	b1d5      	cbz	r5, 8019136 <rcl_action_take_cancel_response+0x76>
 8019100:	b1ce      	cbz	r6, 8019136 <rcl_action_take_cancel_response+0x76>
 8019102:	6820      	ldr	r0, [r4, #0]
 8019104:	462a      	mov	r2, r5
 8019106:	4631      	mov	r1, r6
 8019108:	3004      	adds	r0, #4
 801910a:	f7fe faa9 	bl	8017660 <rcl_take_response>
 801910e:	b148      	cbz	r0, 8019124 <rcl_action_take_cancel_response+0x64>
 8019110:	280a      	cmp	r0, #10
 8019112:	d007      	beq.n	8019124 <rcl_action_take_cancel_response+0x64>
 8019114:	f240 12f5 	movw	r2, #501	; 0x1f5
 8019118:	f640 0337 	movw	r3, #2103	; 0x837
 801911c:	4290      	cmp	r0, r2
 801911e:	bf0c      	ite	eq
 8019120:	4618      	moveq	r0, r3
 8019122:	2001      	movne	r0, #1
 8019124:	bd70      	pop	{r4, r5, r6, pc}
 8019126:	f7f8 fa1b 	bl	8011560 <rcutils_reset_error>
 801912a:	f640 0036 	movw	r0, #2102	; 0x836
 801912e:	bd70      	pop	{r4, r5, r6, pc}
 8019130:	f640 0036 	movw	r0, #2102	; 0x836
 8019134:	bd70      	pop	{r4, r5, r6, pc}
 8019136:	200b      	movs	r0, #11
 8019138:	bd70      	pop	{r4, r5, r6, pc}
 801913a:	f640 0036 	movw	r0, #2102	; 0x836
 801913e:	4770      	bx	lr

08019140 <rcl_action_take_feedback>:
 8019140:	2800      	cmp	r0, #0
 8019142:	d038      	beq.n	80191b6 <rcl_action_take_feedback+0x76>
 8019144:	b530      	push	{r4, r5, lr}
 8019146:	4604      	mov	r4, r0
 8019148:	6800      	ldr	r0, [r0, #0]
 801914a:	b091      	sub	sp, #68	; 0x44
 801914c:	b378      	cbz	r0, 80191ae <rcl_action_take_feedback+0x6e>
 801914e:	460d      	mov	r5, r1
 8019150:	f7fe face 	bl	80176f0 <rcl_client_is_valid>
 8019154:	b328      	cbz	r0, 80191a2 <rcl_action_take_feedback+0x62>
 8019156:	6820      	ldr	r0, [r4, #0]
 8019158:	3004      	adds	r0, #4
 801915a:	f7fe fac9 	bl	80176f0 <rcl_client_is_valid>
 801915e:	b300      	cbz	r0, 80191a2 <rcl_action_take_feedback+0x62>
 8019160:	6820      	ldr	r0, [r4, #0]
 8019162:	3008      	adds	r0, #8
 8019164:	f7fe fac4 	bl	80176f0 <rcl_client_is_valid>
 8019168:	b1d8      	cbz	r0, 80191a2 <rcl_action_take_feedback+0x62>
 801916a:	6820      	ldr	r0, [r4, #0]
 801916c:	300c      	adds	r0, #12
 801916e:	f7f7 f9d5 	bl	801051c <rcl_subscription_is_valid>
 8019172:	b1b0      	cbz	r0, 80191a2 <rcl_action_take_feedback+0x62>
 8019174:	6820      	ldr	r0, [r4, #0]
 8019176:	3010      	adds	r0, #16
 8019178:	f7f7 f9d0 	bl	801051c <rcl_subscription_is_valid>
 801917c:	b188      	cbz	r0, 80191a2 <rcl_action_take_feedback+0x62>
 801917e:	b1ed      	cbz	r5, 80191bc <rcl_action_take_feedback+0x7c>
 8019180:	6820      	ldr	r0, [r4, #0]
 8019182:	2300      	movs	r3, #0
 8019184:	466a      	mov	r2, sp
 8019186:	4629      	mov	r1, r5
 8019188:	300c      	adds	r0, #12
 801918a:	f7f7 f96b 	bl	8010464 <rcl_take>
 801918e:	b160      	cbz	r0, 80191aa <rcl_action_take_feedback+0x6a>
 8019190:	f240 1391 	movw	r3, #401	; 0x191
 8019194:	4298      	cmp	r0, r3
 8019196:	d014      	beq.n	80191c2 <rcl_action_take_feedback+0x82>
 8019198:	280a      	cmp	r0, #10
 801919a:	bf18      	it	ne
 801919c:	2001      	movne	r0, #1
 801919e:	b011      	add	sp, #68	; 0x44
 80191a0:	bd30      	pop	{r4, r5, pc}
 80191a2:	f7f8 f9dd 	bl	8011560 <rcutils_reset_error>
 80191a6:	f640 0036 	movw	r0, #2102	; 0x836
 80191aa:	b011      	add	sp, #68	; 0x44
 80191ac:	bd30      	pop	{r4, r5, pc}
 80191ae:	f640 0036 	movw	r0, #2102	; 0x836
 80191b2:	b011      	add	sp, #68	; 0x44
 80191b4:	bd30      	pop	{r4, r5, pc}
 80191b6:	f640 0036 	movw	r0, #2102	; 0x836
 80191ba:	4770      	bx	lr
 80191bc:	200b      	movs	r0, #11
 80191be:	b011      	add	sp, #68	; 0x44
 80191c0:	bd30      	pop	{r4, r5, pc}
 80191c2:	f640 0037 	movw	r0, #2103	; 0x837
 80191c6:	e7f0      	b.n	80191aa <rcl_action_take_feedback+0x6a>

080191c8 <rcl_action_wait_set_add_action_client>:
 80191c8:	2800      	cmp	r0, #0
 80191ca:	d048      	beq.n	801925e <rcl_action_wait_set_add_action_client+0x96>
 80191cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80191ce:	460c      	mov	r4, r1
 80191d0:	2900      	cmp	r1, #0
 80191d2:	d03c      	beq.n	801924e <rcl_action_wait_set_add_action_client+0x86>
 80191d4:	4605      	mov	r5, r0
 80191d6:	6808      	ldr	r0, [r1, #0]
 80191d8:	2800      	cmp	r0, #0
 80191da:	d038      	beq.n	801924e <rcl_action_wait_set_add_action_client+0x86>
 80191dc:	4617      	mov	r7, r2
 80191de:	461e      	mov	r6, r3
 80191e0:	f7fe fa86 	bl	80176f0 <rcl_client_is_valid>
 80191e4:	b3b0      	cbz	r0, 8019254 <rcl_action_wait_set_add_action_client+0x8c>
 80191e6:	6820      	ldr	r0, [r4, #0]
 80191e8:	3004      	adds	r0, #4
 80191ea:	f7fe fa81 	bl	80176f0 <rcl_client_is_valid>
 80191ee:	b388      	cbz	r0, 8019254 <rcl_action_wait_set_add_action_client+0x8c>
 80191f0:	6820      	ldr	r0, [r4, #0]
 80191f2:	3008      	adds	r0, #8
 80191f4:	f7fe fa7c 	bl	80176f0 <rcl_client_is_valid>
 80191f8:	b360      	cbz	r0, 8019254 <rcl_action_wait_set_add_action_client+0x8c>
 80191fa:	6820      	ldr	r0, [r4, #0]
 80191fc:	300c      	adds	r0, #12
 80191fe:	f7f7 f98d 	bl	801051c <rcl_subscription_is_valid>
 8019202:	b338      	cbz	r0, 8019254 <rcl_action_wait_set_add_action_client+0x8c>
 8019204:	6820      	ldr	r0, [r4, #0]
 8019206:	3010      	adds	r0, #16
 8019208:	f7f7 f988 	bl	801051c <rcl_subscription_is_valid>
 801920c:	b310      	cbz	r0, 8019254 <rcl_action_wait_set_add_action_client+0x8c>
 801920e:	6821      	ldr	r1, [r4, #0]
 8019210:	4628      	mov	r0, r5
 8019212:	f501 72e2 	add.w	r2, r1, #452	; 0x1c4
 8019216:	f7ff fcd1 	bl	8018bbc <rcl_wait_set_add_client>
 801921a:	b9b8      	cbnz	r0, 801924c <rcl_action_wait_set_add_action_client+0x84>
 801921c:	6821      	ldr	r1, [r4, #0]
 801921e:	4628      	mov	r0, r5
 8019220:	f501 72e4 	add.w	r2, r1, #456	; 0x1c8
 8019224:	3104      	adds	r1, #4
 8019226:	f7ff fcc9 	bl	8018bbc <rcl_wait_set_add_client>
 801922a:	b978      	cbnz	r0, 801924c <rcl_action_wait_set_add_action_client+0x84>
 801922c:	6821      	ldr	r1, [r4, #0]
 801922e:	4628      	mov	r0, r5
 8019230:	f501 72e6 	add.w	r2, r1, #460	; 0x1cc
 8019234:	3108      	adds	r1, #8
 8019236:	f7ff fcc1 	bl	8018bbc <rcl_wait_set_add_client>
 801923a:	b938      	cbnz	r0, 801924c <rcl_action_wait_set_add_action_client+0x84>
 801923c:	6821      	ldr	r1, [r4, #0]
 801923e:	4628      	mov	r0, r5
 8019240:	f501 72e8 	add.w	r2, r1, #464	; 0x1d0
 8019244:	310c      	adds	r1, #12
 8019246:	f7ff f969 	bl	801851c <rcl_wait_set_add_subscription>
 801924a:	b158      	cbz	r0, 8019264 <rcl_action_wait_set_add_action_client+0x9c>
 801924c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801924e:	f640 0036 	movw	r0, #2102	; 0x836
 8019252:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019254:	f7f8 f984 	bl	8011560 <rcutils_reset_error>
 8019258:	f640 0036 	movw	r0, #2102	; 0x836
 801925c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801925e:	f44f 7061 	mov.w	r0, #900	; 0x384
 8019262:	4770      	bx	lr
 8019264:	6821      	ldr	r1, [r4, #0]
 8019266:	4628      	mov	r0, r5
 8019268:	f501 72ea 	add.w	r2, r1, #468	; 0x1d4
 801926c:	3110      	adds	r1, #16
 801926e:	f7ff f955 	bl	801851c <rcl_wait_set_add_subscription>
 8019272:	2800      	cmp	r0, #0
 8019274:	d1ea      	bne.n	801924c <rcl_action_wait_set_add_action_client+0x84>
 8019276:	b11f      	cbz	r7, 8019280 <rcl_action_wait_set_add_action_client+0xb8>
 8019278:	6823      	ldr	r3, [r4, #0]
 801927a:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 801927e:	603b      	str	r3, [r7, #0]
 8019280:	2e00      	cmp	r6, #0
 8019282:	d0e3      	beq.n	801924c <rcl_action_wait_set_add_action_client+0x84>
 8019284:	6823      	ldr	r3, [r4, #0]
 8019286:	f8d3 31d0 	ldr.w	r3, [r3, #464]	; 0x1d0
 801928a:	6033      	str	r3, [r6, #0]
 801928c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801928e:	bf00      	nop

08019290 <rcl_action_client_wait_set_get_entities_ready>:
 8019290:	2800      	cmp	r0, #0
 8019292:	d050      	beq.n	8019336 <rcl_action_client_wait_set_get_entities_ready+0xa6>
 8019294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019298:	460c      	mov	r4, r1
 801929a:	2900      	cmp	r1, #0
 801929c:	d03e      	beq.n	801931c <rcl_action_client_wait_set_get_entities_ready+0x8c>
 801929e:	4605      	mov	r5, r0
 80192a0:	6808      	ldr	r0, [r1, #0]
 80192a2:	2800      	cmp	r0, #0
 80192a4:	d03a      	beq.n	801931c <rcl_action_client_wait_set_get_entities_ready+0x8c>
 80192a6:	4616      	mov	r6, r2
 80192a8:	461f      	mov	r7, r3
 80192aa:	f7fe fa21 	bl	80176f0 <rcl_client_is_valid>
 80192ae:	2800      	cmp	r0, #0
 80192b0:	d038      	beq.n	8019324 <rcl_action_client_wait_set_get_entities_ready+0x94>
 80192b2:	6820      	ldr	r0, [r4, #0]
 80192b4:	3004      	adds	r0, #4
 80192b6:	f7fe fa1b 	bl	80176f0 <rcl_client_is_valid>
 80192ba:	2800      	cmp	r0, #0
 80192bc:	d032      	beq.n	8019324 <rcl_action_client_wait_set_get_entities_ready+0x94>
 80192be:	6820      	ldr	r0, [r4, #0]
 80192c0:	3008      	adds	r0, #8
 80192c2:	f7fe fa15 	bl	80176f0 <rcl_client_is_valid>
 80192c6:	b368      	cbz	r0, 8019324 <rcl_action_client_wait_set_get_entities_ready+0x94>
 80192c8:	6820      	ldr	r0, [r4, #0]
 80192ca:	300c      	adds	r0, #12
 80192cc:	f7f7 f926 	bl	801051c <rcl_subscription_is_valid>
 80192d0:	b340      	cbz	r0, 8019324 <rcl_action_client_wait_set_get_entities_ready+0x94>
 80192d2:	6820      	ldr	r0, [r4, #0]
 80192d4:	3010      	adds	r0, #16
 80192d6:	f7f7 f921 	bl	801051c <rcl_subscription_is_valid>
 80192da:	b318      	cbz	r0, 8019324 <rcl_action_client_wait_set_get_entities_ready+0x94>
 80192dc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80192e0:	2a00      	cmp	r2, #0
 80192e2:	bf18      	it	ne
 80192e4:	2b00      	cmpne	r3, #0
 80192e6:	9b08      	ldr	r3, [sp, #32]
 80192e8:	bf0c      	ite	eq
 80192ea:	2101      	moveq	r1, #1
 80192ec:	2100      	movne	r1, #0
 80192ee:	2b00      	cmp	r3, #0
 80192f0:	bf08      	it	eq
 80192f2:	f041 0101 	orreq.w	r1, r1, #1
 80192f6:	2f00      	cmp	r7, #0
 80192f8:	bf08      	it	eq
 80192fa:	f041 0101 	orreq.w	r1, r1, #1
 80192fe:	b9b9      	cbnz	r1, 8019330 <rcl_action_client_wait_set_get_entities_ready+0xa0>
 8019300:	b1b6      	cbz	r6, 8019330 <rcl_action_client_wait_set_get_entities_ready+0xa0>
 8019302:	6823      	ldr	r3, [r4, #0]
 8019304:	686c      	ldr	r4, [r5, #4]
 8019306:	e9d3 2174 	ldrd	r2, r1, [r3, #464]	; 0x1d0
 801930a:	428a      	cmp	r2, r1
 801930c:	4610      	mov	r0, r2
 801930e:	bf38      	it	cc
 8019310:	4608      	movcc	r0, r1
 8019312:	4284      	cmp	r4, r0
 8019314:	d812      	bhi.n	801933c <rcl_action_client_wait_set_get_entities_ready+0xac>
 8019316:	2001      	movs	r0, #1
 8019318:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801931c:	f640 0036 	movw	r0, #2102	; 0x836
 8019320:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019324:	f7f8 f91c 	bl	8011560 <rcutils_reset_error>
 8019328:	f640 0036 	movw	r0, #2102	; 0x836
 801932c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019330:	200b      	movs	r0, #11
 8019332:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019336:	f44f 7061 	mov.w	r0, #900	; 0x384
 801933a:	4770      	bx	lr
 801933c:	e9d3 8e71 	ldrd	r8, lr, [r3, #452]	; 0x1c4
 8019340:	f8d3 c1cc 	ldr.w	ip, [r3, #460]	; 0x1cc
 8019344:	45f0      	cmp	r8, lr
 8019346:	4640      	mov	r0, r8
 8019348:	69ec      	ldr	r4, [r5, #28]
 801934a:	bf38      	it	cc
 801934c:	4670      	movcc	r0, lr
 801934e:	4560      	cmp	r0, ip
 8019350:	bf38      	it	cc
 8019352:	4660      	movcc	r0, ip
 8019354:	4284      	cmp	r4, r0
 8019356:	d9de      	bls.n	8019316 <rcl_action_client_wait_set_get_entities_ready+0x86>
 8019358:	f8d5 9018 	ldr.w	r9, [r5, #24]
 801935c:	682d      	ldr	r5, [r5, #0]
 801935e:	f859 0028 	ldr.w	r0, [r9, r8, lsl #2]
 8019362:	f855 4021 	ldr.w	r4, [r5, r1, lsl #2]
 8019366:	f855 5022 	ldr.w	r5, [r5, r2, lsl #2]
 801936a:	1a18      	subs	r0, r3, r0
 801936c:	f859 202c 	ldr.w	r2, [r9, ip, lsl #2]
 8019370:	f103 0c0c 	add.w	ip, r3, #12
 8019374:	f859 102e 	ldr.w	r1, [r9, lr, lsl #2]
 8019378:	fab0 f080 	clz	r0, r0
 801937c:	eba5 050c 	sub.w	r5, r5, ip
 8019380:	0940      	lsrs	r0, r0, #5
 8019382:	fab5 f585 	clz	r5, r5
 8019386:	096d      	lsrs	r5, r5, #5
 8019388:	7035      	strb	r5, [r6, #0]
 801938a:	f103 0510 	add.w	r5, r3, #16
 801938e:	1b64      	subs	r4, r4, r5
 8019390:	9d08      	ldr	r5, [sp, #32]
 8019392:	fab4 f484 	clz	r4, r4
 8019396:	0964      	lsrs	r4, r4, #5
 8019398:	703c      	strb	r4, [r7, #0]
 801939a:	1d1c      	adds	r4, r3, #4
 801939c:	3308      	adds	r3, #8
 801939e:	7028      	strb	r0, [r5, #0]
 80193a0:	1b09      	subs	r1, r1, r4
 80193a2:	2000      	movs	r0, #0
 80193a4:	1ad3      	subs	r3, r2, r3
 80193a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80193a8:	fab1 f181 	clz	r1, r1
 80193ac:	fab3 f383 	clz	r3, r3
 80193b0:	0949      	lsrs	r1, r1, #5
 80193b2:	095b      	lsrs	r3, r3, #5
 80193b4:	7011      	strb	r1, [r2, #0]
 80193b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80193b8:	7013      	strb	r3, [r2, #0]
 80193ba:	e7b1      	b.n	8019320 <rcl_action_client_wait_set_get_entities_ready+0x90>

080193bc <rcl_action_take_goal_request>:
 80193bc:	2800      	cmp	r0, #0
 80193be:	d039      	beq.n	8019434 <rcl_action_take_goal_request+0x78>
 80193c0:	b570      	push	{r4, r5, r6, lr}
 80193c2:	4604      	mov	r4, r0
 80193c4:	6800      	ldr	r0, [r0, #0]
 80193c6:	b380      	cbz	r0, 801942a <rcl_action_take_goal_request+0x6e>
 80193c8:	460e      	mov	r6, r1
 80193ca:	4615      	mov	r5, r2
 80193cc:	f7f6 ff5e 	bl	801028c <rcl_service_is_valid>
 80193d0:	b330      	cbz	r0, 8019420 <rcl_action_take_goal_request+0x64>
 80193d2:	6820      	ldr	r0, [r4, #0]
 80193d4:	3004      	adds	r0, #4
 80193d6:	f7f6 ff59 	bl	801028c <rcl_service_is_valid>
 80193da:	b308      	cbz	r0, 8019420 <rcl_action_take_goal_request+0x64>
 80193dc:	6820      	ldr	r0, [r4, #0]
 80193de:	3008      	adds	r0, #8
 80193e0:	f7f6 ff54 	bl	801028c <rcl_service_is_valid>
 80193e4:	b1e0      	cbz	r0, 8019420 <rcl_action_take_goal_request+0x64>
 80193e6:	6820      	ldr	r0, [r4, #0]
 80193e8:	300c      	adds	r0, #12
 80193ea:	f7f6 fe13 	bl	8010014 <rcl_publisher_is_valid>
 80193ee:	b1b8      	cbz	r0, 8019420 <rcl_action_take_goal_request+0x64>
 80193f0:	6820      	ldr	r0, [r4, #0]
 80193f2:	3010      	adds	r0, #16
 80193f4:	f7f6 fe0e 	bl	8010014 <rcl_publisher_is_valid>
 80193f8:	b190      	cbz	r0, 8019420 <rcl_action_take_goal_request+0x64>
 80193fa:	b1cd      	cbz	r5, 8019430 <rcl_action_take_goal_request+0x74>
 80193fc:	b1c6      	cbz	r6, 8019430 <rcl_action_take_goal_request+0x74>
 80193fe:	462a      	mov	r2, r5
 8019400:	4631      	mov	r1, r6
 8019402:	6820      	ldr	r0, [r4, #0]
 8019404:	f7f6 feea 	bl	80101dc <rcl_take_request>
 8019408:	b148      	cbz	r0, 801941e <rcl_action_take_goal_request+0x62>
 801940a:	280a      	cmp	r0, #10
 801940c:	d007      	beq.n	801941e <rcl_action_take_goal_request+0x62>
 801940e:	f240 2259 	movw	r2, #601	; 0x259
 8019412:	f640 0399 	movw	r3, #2201	; 0x899
 8019416:	4290      	cmp	r0, r2
 8019418:	bf0c      	ite	eq
 801941a:	4618      	moveq	r0, r3
 801941c:	2001      	movne	r0, #1
 801941e:	bd70      	pop	{r4, r5, r6, pc}
 8019420:	f7f8 f89e 	bl	8011560 <rcutils_reset_error>
 8019424:	f640 0098 	movw	r0, #2200	; 0x898
 8019428:	bd70      	pop	{r4, r5, r6, pc}
 801942a:	f640 0098 	movw	r0, #2200	; 0x898
 801942e:	bd70      	pop	{r4, r5, r6, pc}
 8019430:	200b      	movs	r0, #11
 8019432:	bd70      	pop	{r4, r5, r6, pc}
 8019434:	f640 0098 	movw	r0, #2200	; 0x898
 8019438:	4770      	bx	lr
 801943a:	bf00      	nop

0801943c <rcl_action_send_goal_response>:
 801943c:	b388      	cbz	r0, 80194a2 <rcl_action_send_goal_response+0x66>
 801943e:	b570      	push	{r4, r5, r6, lr}
 8019440:	4604      	mov	r4, r0
 8019442:	6800      	ldr	r0, [r0, #0]
 8019444:	b340      	cbz	r0, 8019498 <rcl_action_send_goal_response+0x5c>
 8019446:	460e      	mov	r6, r1
 8019448:	4615      	mov	r5, r2
 801944a:	f7f6 ff1f 	bl	801028c <rcl_service_is_valid>
 801944e:	b1f0      	cbz	r0, 801948e <rcl_action_send_goal_response+0x52>
 8019450:	6820      	ldr	r0, [r4, #0]
 8019452:	3004      	adds	r0, #4
 8019454:	f7f6 ff1a 	bl	801028c <rcl_service_is_valid>
 8019458:	b1c8      	cbz	r0, 801948e <rcl_action_send_goal_response+0x52>
 801945a:	6820      	ldr	r0, [r4, #0]
 801945c:	3008      	adds	r0, #8
 801945e:	f7f6 ff15 	bl	801028c <rcl_service_is_valid>
 8019462:	b1a0      	cbz	r0, 801948e <rcl_action_send_goal_response+0x52>
 8019464:	6820      	ldr	r0, [r4, #0]
 8019466:	300c      	adds	r0, #12
 8019468:	f7f6 fdd4 	bl	8010014 <rcl_publisher_is_valid>
 801946c:	b178      	cbz	r0, 801948e <rcl_action_send_goal_response+0x52>
 801946e:	6820      	ldr	r0, [r4, #0]
 8019470:	3010      	adds	r0, #16
 8019472:	f7f6 fdcf 	bl	8010014 <rcl_publisher_is_valid>
 8019476:	b150      	cbz	r0, 801948e <rcl_action_send_goal_response+0x52>
 8019478:	b18d      	cbz	r5, 801949e <rcl_action_send_goal_response+0x62>
 801947a:	b186      	cbz	r6, 801949e <rcl_action_send_goal_response+0x62>
 801947c:	462a      	mov	r2, r5
 801947e:	4631      	mov	r1, r6
 8019480:	6820      	ldr	r0, [r4, #0]
 8019482:	f7f6 feeb 	bl	801025c <rcl_send_response>
 8019486:	3800      	subs	r0, #0
 8019488:	bf18      	it	ne
 801948a:	2001      	movne	r0, #1
 801948c:	bd70      	pop	{r4, r5, r6, pc}
 801948e:	f7f8 f867 	bl	8011560 <rcutils_reset_error>
 8019492:	f640 0098 	movw	r0, #2200	; 0x898
 8019496:	bd70      	pop	{r4, r5, r6, pc}
 8019498:	f640 0098 	movw	r0, #2200	; 0x898
 801949c:	bd70      	pop	{r4, r5, r6, pc}
 801949e:	200b      	movs	r0, #11
 80194a0:	bd70      	pop	{r4, r5, r6, pc}
 80194a2:	f640 0098 	movw	r0, #2200	; 0x898
 80194a6:	4770      	bx	lr

080194a8 <rcl_action_take_result_request>:
 80194a8:	2800      	cmp	r0, #0
 80194aa:	d03a      	beq.n	8019522 <rcl_action_take_result_request+0x7a>
 80194ac:	b570      	push	{r4, r5, r6, lr}
 80194ae:	4604      	mov	r4, r0
 80194b0:	6800      	ldr	r0, [r0, #0]
 80194b2:	b388      	cbz	r0, 8019518 <rcl_action_take_result_request+0x70>
 80194b4:	460e      	mov	r6, r1
 80194b6:	4615      	mov	r5, r2
 80194b8:	f7f6 fee8 	bl	801028c <rcl_service_is_valid>
 80194bc:	b338      	cbz	r0, 801950e <rcl_action_take_result_request+0x66>
 80194be:	6820      	ldr	r0, [r4, #0]
 80194c0:	3004      	adds	r0, #4
 80194c2:	f7f6 fee3 	bl	801028c <rcl_service_is_valid>
 80194c6:	b310      	cbz	r0, 801950e <rcl_action_take_result_request+0x66>
 80194c8:	6820      	ldr	r0, [r4, #0]
 80194ca:	3008      	adds	r0, #8
 80194cc:	f7f6 fede 	bl	801028c <rcl_service_is_valid>
 80194d0:	b1e8      	cbz	r0, 801950e <rcl_action_take_result_request+0x66>
 80194d2:	6820      	ldr	r0, [r4, #0]
 80194d4:	300c      	adds	r0, #12
 80194d6:	f7f6 fd9d 	bl	8010014 <rcl_publisher_is_valid>
 80194da:	b1c0      	cbz	r0, 801950e <rcl_action_take_result_request+0x66>
 80194dc:	6820      	ldr	r0, [r4, #0]
 80194de:	3010      	adds	r0, #16
 80194e0:	f7f6 fd98 	bl	8010014 <rcl_publisher_is_valid>
 80194e4:	b198      	cbz	r0, 801950e <rcl_action_take_result_request+0x66>
 80194e6:	b1d5      	cbz	r5, 801951e <rcl_action_take_result_request+0x76>
 80194e8:	b1ce      	cbz	r6, 801951e <rcl_action_take_result_request+0x76>
 80194ea:	6820      	ldr	r0, [r4, #0]
 80194ec:	462a      	mov	r2, r5
 80194ee:	4631      	mov	r1, r6
 80194f0:	3008      	adds	r0, #8
 80194f2:	f7f6 fe73 	bl	80101dc <rcl_take_request>
 80194f6:	b148      	cbz	r0, 801950c <rcl_action_take_result_request+0x64>
 80194f8:	280a      	cmp	r0, #10
 80194fa:	d007      	beq.n	801950c <rcl_action_take_result_request+0x64>
 80194fc:	f240 2259 	movw	r2, #601	; 0x259
 8019500:	f640 0399 	movw	r3, #2201	; 0x899
 8019504:	4290      	cmp	r0, r2
 8019506:	bf0c      	ite	eq
 8019508:	4618      	moveq	r0, r3
 801950a:	2001      	movne	r0, #1
 801950c:	bd70      	pop	{r4, r5, r6, pc}
 801950e:	f7f8 f827 	bl	8011560 <rcutils_reset_error>
 8019512:	f640 0098 	movw	r0, #2200	; 0x898
 8019516:	bd70      	pop	{r4, r5, r6, pc}
 8019518:	f640 0098 	movw	r0, #2200	; 0x898
 801951c:	bd70      	pop	{r4, r5, r6, pc}
 801951e:	200b      	movs	r0, #11
 8019520:	bd70      	pop	{r4, r5, r6, pc}
 8019522:	f640 0098 	movw	r0, #2200	; 0x898
 8019526:	4770      	bx	lr

08019528 <rcl_action_take_cancel_request>:
 8019528:	2800      	cmp	r0, #0
 801952a:	d03a      	beq.n	80195a2 <rcl_action_take_cancel_request+0x7a>
 801952c:	b570      	push	{r4, r5, r6, lr}
 801952e:	4604      	mov	r4, r0
 8019530:	6800      	ldr	r0, [r0, #0]
 8019532:	b388      	cbz	r0, 8019598 <rcl_action_take_cancel_request+0x70>
 8019534:	460e      	mov	r6, r1
 8019536:	4615      	mov	r5, r2
 8019538:	f7f6 fea8 	bl	801028c <rcl_service_is_valid>
 801953c:	b338      	cbz	r0, 801958e <rcl_action_take_cancel_request+0x66>
 801953e:	6820      	ldr	r0, [r4, #0]
 8019540:	3004      	adds	r0, #4
 8019542:	f7f6 fea3 	bl	801028c <rcl_service_is_valid>
 8019546:	b310      	cbz	r0, 801958e <rcl_action_take_cancel_request+0x66>
 8019548:	6820      	ldr	r0, [r4, #0]
 801954a:	3008      	adds	r0, #8
 801954c:	f7f6 fe9e 	bl	801028c <rcl_service_is_valid>
 8019550:	b1e8      	cbz	r0, 801958e <rcl_action_take_cancel_request+0x66>
 8019552:	6820      	ldr	r0, [r4, #0]
 8019554:	300c      	adds	r0, #12
 8019556:	f7f6 fd5d 	bl	8010014 <rcl_publisher_is_valid>
 801955a:	b1c0      	cbz	r0, 801958e <rcl_action_take_cancel_request+0x66>
 801955c:	6820      	ldr	r0, [r4, #0]
 801955e:	3010      	adds	r0, #16
 8019560:	f7f6 fd58 	bl	8010014 <rcl_publisher_is_valid>
 8019564:	b198      	cbz	r0, 801958e <rcl_action_take_cancel_request+0x66>
 8019566:	b1d5      	cbz	r5, 801959e <rcl_action_take_cancel_request+0x76>
 8019568:	b1ce      	cbz	r6, 801959e <rcl_action_take_cancel_request+0x76>
 801956a:	6820      	ldr	r0, [r4, #0]
 801956c:	462a      	mov	r2, r5
 801956e:	4631      	mov	r1, r6
 8019570:	3004      	adds	r0, #4
 8019572:	f7f6 fe33 	bl	80101dc <rcl_take_request>
 8019576:	b148      	cbz	r0, 801958c <rcl_action_take_cancel_request+0x64>
 8019578:	280a      	cmp	r0, #10
 801957a:	d007      	beq.n	801958c <rcl_action_take_cancel_request+0x64>
 801957c:	f240 2259 	movw	r2, #601	; 0x259
 8019580:	f640 0399 	movw	r3, #2201	; 0x899
 8019584:	4290      	cmp	r0, r2
 8019586:	bf0c      	ite	eq
 8019588:	4618      	moveq	r0, r3
 801958a:	2001      	movne	r0, #1
 801958c:	bd70      	pop	{r4, r5, r6, pc}
 801958e:	f7f7 ffe7 	bl	8011560 <rcutils_reset_error>
 8019592:	f640 0098 	movw	r0, #2200	; 0x898
 8019596:	bd70      	pop	{r4, r5, r6, pc}
 8019598:	f640 0098 	movw	r0, #2200	; 0x898
 801959c:	bd70      	pop	{r4, r5, r6, pc}
 801959e:	200b      	movs	r0, #11
 80195a0:	bd70      	pop	{r4, r5, r6, pc}
 80195a2:	f640 0098 	movw	r0, #2200	; 0x898
 80195a6:	4770      	bx	lr

080195a8 <rcl_action_send_cancel_response>:
 80195a8:	b390      	cbz	r0, 8019610 <rcl_action_send_cancel_response+0x68>
 80195aa:	b570      	push	{r4, r5, r6, lr}
 80195ac:	4604      	mov	r4, r0
 80195ae:	6800      	ldr	r0, [r0, #0]
 80195b0:	b348      	cbz	r0, 8019606 <rcl_action_send_cancel_response+0x5e>
 80195b2:	460e      	mov	r6, r1
 80195b4:	4615      	mov	r5, r2
 80195b6:	f7f6 fe69 	bl	801028c <rcl_service_is_valid>
 80195ba:	b1f8      	cbz	r0, 80195fc <rcl_action_send_cancel_response+0x54>
 80195bc:	6820      	ldr	r0, [r4, #0]
 80195be:	3004      	adds	r0, #4
 80195c0:	f7f6 fe64 	bl	801028c <rcl_service_is_valid>
 80195c4:	b1d0      	cbz	r0, 80195fc <rcl_action_send_cancel_response+0x54>
 80195c6:	6820      	ldr	r0, [r4, #0]
 80195c8:	3008      	adds	r0, #8
 80195ca:	f7f6 fe5f 	bl	801028c <rcl_service_is_valid>
 80195ce:	b1a8      	cbz	r0, 80195fc <rcl_action_send_cancel_response+0x54>
 80195d0:	6820      	ldr	r0, [r4, #0]
 80195d2:	300c      	adds	r0, #12
 80195d4:	f7f6 fd1e 	bl	8010014 <rcl_publisher_is_valid>
 80195d8:	b180      	cbz	r0, 80195fc <rcl_action_send_cancel_response+0x54>
 80195da:	6820      	ldr	r0, [r4, #0]
 80195dc:	3010      	adds	r0, #16
 80195de:	f7f6 fd19 	bl	8010014 <rcl_publisher_is_valid>
 80195e2:	b158      	cbz	r0, 80195fc <rcl_action_send_cancel_response+0x54>
 80195e4:	b195      	cbz	r5, 801960c <rcl_action_send_cancel_response+0x64>
 80195e6:	b18e      	cbz	r6, 801960c <rcl_action_send_cancel_response+0x64>
 80195e8:	6820      	ldr	r0, [r4, #0]
 80195ea:	462a      	mov	r2, r5
 80195ec:	4631      	mov	r1, r6
 80195ee:	3004      	adds	r0, #4
 80195f0:	f7f6 fe34 	bl	801025c <rcl_send_response>
 80195f4:	3800      	subs	r0, #0
 80195f6:	bf18      	it	ne
 80195f8:	2001      	movne	r0, #1
 80195fa:	bd70      	pop	{r4, r5, r6, pc}
 80195fc:	f7f7 ffb0 	bl	8011560 <rcutils_reset_error>
 8019600:	f640 0098 	movw	r0, #2200	; 0x898
 8019604:	bd70      	pop	{r4, r5, r6, pc}
 8019606:	f640 0098 	movw	r0, #2200	; 0x898
 801960a:	bd70      	pop	{r4, r5, r6, pc}
 801960c:	200b      	movs	r0, #11
 801960e:	bd70      	pop	{r4, r5, r6, pc}
 8019610:	f640 0098 	movw	r0, #2200	; 0x898
 8019614:	4770      	bx	lr
 8019616:	bf00      	nop

08019618 <rcl_action_wait_set_add_action_server>:
 8019618:	2800      	cmp	r0, #0
 801961a:	d04d      	beq.n	80196b8 <rcl_action_wait_set_add_action_server+0xa0>
 801961c:	b570      	push	{r4, r5, r6, lr}
 801961e:	460c      	mov	r4, r1
 8019620:	b159      	cbz	r1, 801963a <rcl_action_wait_set_add_action_server+0x22>
 8019622:	4605      	mov	r5, r0
 8019624:	6808      	ldr	r0, [r1, #0]
 8019626:	b140      	cbz	r0, 801963a <rcl_action_wait_set_add_action_server+0x22>
 8019628:	4616      	mov	r6, r2
 801962a:	f7f6 fe2f 	bl	801028c <rcl_service_is_valid>
 801962e:	b120      	cbz	r0, 801963a <rcl_action_wait_set_add_action_server+0x22>
 8019630:	6820      	ldr	r0, [r4, #0]
 8019632:	3004      	adds	r0, #4
 8019634:	f7f6 fe2a 	bl	801028c <rcl_service_is_valid>
 8019638:	b910      	cbnz	r0, 8019640 <rcl_action_wait_set_add_action_server+0x28>
 801963a:	f640 0098 	movw	r0, #2200	; 0x898
 801963e:	bd70      	pop	{r4, r5, r6, pc}
 8019640:	6820      	ldr	r0, [r4, #0]
 8019642:	3008      	adds	r0, #8
 8019644:	f7f6 fe22 	bl	801028c <rcl_service_is_valid>
 8019648:	2800      	cmp	r0, #0
 801964a:	d0f6      	beq.n	801963a <rcl_action_wait_set_add_action_server+0x22>
 801964c:	6820      	ldr	r0, [r4, #0]
 801964e:	300c      	adds	r0, #12
 8019650:	f7f6 fcf8 	bl	8010044 <rcl_publisher_is_valid_except_context>
 8019654:	2800      	cmp	r0, #0
 8019656:	d0f0      	beq.n	801963a <rcl_action_wait_set_add_action_server+0x22>
 8019658:	6820      	ldr	r0, [r4, #0]
 801965a:	3010      	adds	r0, #16
 801965c:	f7f6 fcf2 	bl	8010044 <rcl_publisher_is_valid_except_context>
 8019660:	2800      	cmp	r0, #0
 8019662:	d0ea      	beq.n	801963a <rcl_action_wait_set_add_action_server+0x22>
 8019664:	6821      	ldr	r1, [r4, #0]
 8019666:	4628      	mov	r0, r5
 8019668:	f501 72ee 	add.w	r2, r1, #476	; 0x1dc
 801966c:	f7ff fad2 	bl	8018c14 <rcl_wait_set_add_service>
 8019670:	2800      	cmp	r0, #0
 8019672:	d1e4      	bne.n	801963e <rcl_action_wait_set_add_action_server+0x26>
 8019674:	6821      	ldr	r1, [r4, #0]
 8019676:	4628      	mov	r0, r5
 8019678:	f501 72f0 	add.w	r2, r1, #480	; 0x1e0
 801967c:	3104      	adds	r1, #4
 801967e:	f7ff fac9 	bl	8018c14 <rcl_wait_set_add_service>
 8019682:	2800      	cmp	r0, #0
 8019684:	d1db      	bne.n	801963e <rcl_action_wait_set_add_action_server+0x26>
 8019686:	6821      	ldr	r1, [r4, #0]
 8019688:	4628      	mov	r0, r5
 801968a:	f501 72f2 	add.w	r2, r1, #484	; 0x1e4
 801968e:	3108      	adds	r1, #8
 8019690:	f7ff fac0 	bl	8018c14 <rcl_wait_set_add_service>
 8019694:	2800      	cmp	r0, #0
 8019696:	d1d2      	bne.n	801963e <rcl_action_wait_set_add_action_server+0x26>
 8019698:	6821      	ldr	r1, [r4, #0]
 801969a:	4628      	mov	r0, r5
 801969c:	f501 72f4 	add.w	r2, r1, #488	; 0x1e8
 80196a0:	3114      	adds	r1, #20
 80196a2:	f7ff fa5b 	bl	8018b5c <rcl_wait_set_add_timer>
 80196a6:	2800      	cmp	r0, #0
 80196a8:	d1c9      	bne.n	801963e <rcl_action_wait_set_add_action_server+0x26>
 80196aa:	2e00      	cmp	r6, #0
 80196ac:	d0c7      	beq.n	801963e <rcl_action_wait_set_add_action_server+0x26>
 80196ae:	6823      	ldr	r3, [r4, #0]
 80196b0:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 80196b4:	6033      	str	r3, [r6, #0]
 80196b6:	bd70      	pop	{r4, r5, r6, pc}
 80196b8:	f44f 7061 	mov.w	r0, #900	; 0x384
 80196bc:	4770      	bx	lr
 80196be:	bf00      	nop

080196c0 <rcl_action_server_wait_set_get_entities_ready>:
 80196c0:	2800      	cmp	r0, #0
 80196c2:	d067      	beq.n	8019794 <rcl_action_server_wait_set_get_entities_ready+0xd4>
 80196c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80196c8:	460c      	mov	r4, r1
 80196ca:	b161      	cbz	r1, 80196e6 <rcl_action_server_wait_set_get_entities_ready+0x26>
 80196cc:	4605      	mov	r5, r0
 80196ce:	6808      	ldr	r0, [r1, #0]
 80196d0:	b148      	cbz	r0, 80196e6 <rcl_action_server_wait_set_get_entities_ready+0x26>
 80196d2:	4616      	mov	r6, r2
 80196d4:	4698      	mov	r8, r3
 80196d6:	f7f6 fdd9 	bl	801028c <rcl_service_is_valid>
 80196da:	b120      	cbz	r0, 80196e6 <rcl_action_server_wait_set_get_entities_ready+0x26>
 80196dc:	6820      	ldr	r0, [r4, #0]
 80196de:	3004      	adds	r0, #4
 80196e0:	f7f6 fdd4 	bl	801028c <rcl_service_is_valid>
 80196e4:	b918      	cbnz	r0, 80196ee <rcl_action_server_wait_set_get_entities_ready+0x2e>
 80196e6:	f640 0098 	movw	r0, #2200	; 0x898
 80196ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80196ee:	6820      	ldr	r0, [r4, #0]
 80196f0:	3008      	adds	r0, #8
 80196f2:	f7f6 fdcb 	bl	801028c <rcl_service_is_valid>
 80196f6:	2800      	cmp	r0, #0
 80196f8:	d0f5      	beq.n	80196e6 <rcl_action_server_wait_set_get_entities_ready+0x26>
 80196fa:	6820      	ldr	r0, [r4, #0]
 80196fc:	300c      	adds	r0, #12
 80196fe:	f7f6 fca1 	bl	8010044 <rcl_publisher_is_valid_except_context>
 8019702:	2800      	cmp	r0, #0
 8019704:	d0ef      	beq.n	80196e6 <rcl_action_server_wait_set_get_entities_ready+0x26>
 8019706:	6820      	ldr	r0, [r4, #0]
 8019708:	3010      	adds	r0, #16
 801970a:	f7f6 fc9b 	bl	8010044 <rcl_publisher_is_valid_except_context>
 801970e:	2800      	cmp	r0, #0
 8019710:	d0e9      	beq.n	80196e6 <rcl_action_server_wait_set_get_entities_ready+0x26>
 8019712:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8019716:	2a00      	cmp	r2, #0
 8019718:	bf18      	it	ne
 801971a:	2b00      	cmpne	r3, #0
 801971c:	bf0c      	ite	eq
 801971e:	2101      	moveq	r1, #1
 8019720:	2100      	movne	r1, #0
 8019722:	f1b8 0f00 	cmp.w	r8, #0
 8019726:	bf08      	it	eq
 8019728:	f041 0101 	orreq.w	r1, r1, #1
 801972c:	bba9      	cbnz	r1, 801979a <rcl_action_server_wait_set_get_entities_ready+0xda>
 801972e:	b3a6      	cbz	r6, 801979a <rcl_action_server_wait_set_get_entities_ready+0xda>
 8019730:	6821      	ldr	r1, [r4, #0]
 8019732:	2000      	movs	r0, #0
 8019734:	692c      	ldr	r4, [r5, #16]
 8019736:	f8d1 21e8 	ldr.w	r2, [r1, #488]	; 0x1e8
 801973a:	6a2f      	ldr	r7, [r5, #32]
 801973c:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8019740:	f8d1 41dc 	ldr.w	r4, [r1, #476]	; 0x1dc
 8019744:	f8d1 31e0 	ldr.w	r3, [r1, #480]	; 0x1e0
 8019748:	f857 4024 	ldr.w	r4, [r7, r4, lsl #2]
 801974c:	f857 5023 	ldr.w	r5, [r7, r3, lsl #2]
 8019750:	1a64      	subs	r4, r4, r1
 8019752:	f8d1 31e4 	ldr.w	r3, [r1, #484]	; 0x1e4
 8019756:	fab4 f484 	clz	r4, r4
 801975a:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 801975e:	0964      	lsrs	r4, r4, #5
 8019760:	7034      	strb	r4, [r6, #0]
 8019762:	1d0c      	adds	r4, r1, #4
 8019764:	1b2c      	subs	r4, r5, r4
 8019766:	fab4 f484 	clz	r4, r4
 801976a:	0964      	lsrs	r4, r4, #5
 801976c:	f888 4000 	strb.w	r4, [r8]
 8019770:	f101 0408 	add.w	r4, r1, #8
 8019774:	1b1b      	subs	r3, r3, r4
 8019776:	9c06      	ldr	r4, [sp, #24]
 8019778:	fab3 f383 	clz	r3, r3
 801977c:	095b      	lsrs	r3, r3, #5
 801977e:	7023      	strb	r3, [r4, #0]
 8019780:	f101 0314 	add.w	r3, r1, #20
 8019784:	1ad3      	subs	r3, r2, r3
 8019786:	9a07      	ldr	r2, [sp, #28]
 8019788:	fab3 f383 	clz	r3, r3
 801978c:	095b      	lsrs	r3, r3, #5
 801978e:	7013      	strb	r3, [r2, #0]
 8019790:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019794:	f44f 7061 	mov.w	r0, #900	; 0x384
 8019798:	4770      	bx	lr
 801979a:	200b      	movs	r0, #11
 801979c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080197a0 <_execute_event_handler>:
 80197a0:	2002      	movs	r0, #2
 80197a2:	4770      	bx	lr

080197a4 <_cancel_goal_event_handler>:
 80197a4:	2003      	movs	r0, #3
 80197a6:	4770      	bx	lr

080197a8 <_succeed_event_handler>:
 80197a8:	2004      	movs	r0, #4
 80197aa:	4770      	bx	lr

080197ac <_abort_event_handler>:
 80197ac:	2006      	movs	r0, #6
 80197ae:	4770      	bx	lr

080197b0 <_canceled_event_handler>:
 80197b0:	2005      	movs	r0, #5
 80197b2:	4770      	bx	lr

080197b4 <rcl_action_transition_goal_state>:
 80197b4:	b2c2      	uxtb	r2, r0
 80197b6:	2a06      	cmp	r2, #6
 80197b8:	d810      	bhi.n	80197dc <rcl_action_transition_goal_state+0x28>
 80197ba:	2904      	cmp	r1, #4
 80197bc:	d80e      	bhi.n	80197dc <rcl_action_transition_goal_state+0x28>
 80197be:	eb00 0280 	add.w	r2, r0, r0, lsl #2
 80197c2:	b410      	push	{r4}
 80197c4:	1853      	adds	r3, r2, r1
 80197c6:	4c06      	ldr	r4, [pc, #24]	; (80197e0 <rcl_action_transition_goal_state+0x2c>)
 80197c8:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80197cc:	b113      	cbz	r3, 80197d4 <rcl_action_transition_goal_state+0x20>
 80197ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80197d2:	4718      	bx	r3
 80197d4:	2000      	movs	r0, #0
 80197d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80197da:	4770      	bx	lr
 80197dc:	2000      	movs	r0, #0
 80197de:	4770      	bx	lr
 80197e0:	0801e64c 	.word	0x0801e64c

080197e4 <rcl_action_get_zero_initialized_cancel_response>:
 80197e4:	b510      	push	{r4, lr}
 80197e6:	4c07      	ldr	r4, [pc, #28]	; (8019804 <rcl_action_get_zero_initialized_cancel_response+0x20>)
 80197e8:	4686      	mov	lr, r0
 80197ea:	4684      	mov	ip, r0
 80197ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80197ee:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80197f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80197f4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80197f8:	6823      	ldr	r3, [r4, #0]
 80197fa:	4670      	mov	r0, lr
 80197fc:	f8cc 3000 	str.w	r3, [ip]
 8019800:	bd10      	pop	{r4, pc}
 8019802:	bf00      	nop
 8019804:	0801e6d8 	.word	0x0801e6d8

08019808 <rclc_action_send_result_request>:
 8019808:	b1d0      	cbz	r0, 8019840 <rclc_action_send_result_request+0x38>
 801980a:	4684      	mov	ip, r0
 801980c:	f8d0 0009 	ldr.w	r0, [r0, #9]
 8019810:	b500      	push	{lr}
 8019812:	b087      	sub	sp, #28
 8019814:	f8dc 100d 	ldr.w	r1, [ip, #13]
 8019818:	f8dc 2011 	ldr.w	r2, [ip, #17]
 801981c:	f8dc 3015 	ldr.w	r3, [ip, #21]
 8019820:	f10d 0e08 	add.w	lr, sp, #8
 8019824:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8019828:	f8dc 0004 	ldr.w	r0, [ip, #4]
 801982c:	f10c 0240 	add.w	r2, ip, #64	; 0x40
 8019830:	a902      	add	r1, sp, #8
 8019832:	3010      	adds	r0, #16
 8019834:	f7ff fbcc 	bl	8018fd0 <rcl_action_send_result_request>
 8019838:	b920      	cbnz	r0, 8019844 <rclc_action_send_result_request+0x3c>
 801983a:	b007      	add	sp, #28
 801983c:	f85d fb04 	ldr.w	pc, [sp], #4
 8019840:	200b      	movs	r0, #11
 8019842:	4770      	bx	lr
 8019844:	9001      	str	r0, [sp, #4]
 8019846:	f7f7 fe8b 	bl	8011560 <rcutils_reset_error>
 801984a:	9801      	ldr	r0, [sp, #4]
 801984c:	b007      	add	sp, #28
 801984e:	f85d fb04 	ldr.w	pc, [sp], #4
 8019852:	bf00      	nop

08019854 <rclc_action_take_goal_handle>:
 8019854:	b160      	cbz	r0, 8019870 <rclc_action_take_goal_handle+0x1c>
 8019856:	6883      	ldr	r3, [r0, #8]
 8019858:	b143      	cbz	r3, 801986c <rclc_action_take_goal_handle+0x18>
 801985a:	6819      	ldr	r1, [r3, #0]
 801985c:	2200      	movs	r2, #0
 801985e:	6081      	str	r1, [r0, #8]
 8019860:	721a      	strb	r2, [r3, #8]
 8019862:	68c1      	ldr	r1, [r0, #12]
 8019864:	621a      	str	r2, [r3, #32]
 8019866:	849a      	strh	r2, [r3, #36]	; 0x24
 8019868:	6019      	str	r1, [r3, #0]
 801986a:	60c3      	str	r3, [r0, #12]
 801986c:	4618      	mov	r0, r3
 801986e:	4770      	bx	lr
 8019870:	4603      	mov	r3, r0
 8019872:	e7fb      	b.n	801986c <rclc_action_take_goal_handle+0x18>

08019874 <rclc_action_remove_used_goal_handle>:
 8019874:	b180      	cbz	r0, 8019898 <rclc_action_remove_used_goal_handle+0x24>
 8019876:	b179      	cbz	r1, 8019898 <rclc_action_remove_used_goal_handle+0x24>
 8019878:	68c3      	ldr	r3, [r0, #12]
 801987a:	4299      	cmp	r1, r3
 801987c:	d00d      	beq.n	801989a <rclc_action_remove_used_goal_handle+0x26>
 801987e:	b12b      	cbz	r3, 801988c <rclc_action_remove_used_goal_handle+0x18>
 8019880:	681a      	ldr	r2, [r3, #0]
 8019882:	4291      	cmp	r1, r2
 8019884:	d003      	beq.n	801988e <rclc_action_remove_used_goal_handle+0x1a>
 8019886:	4613      	mov	r3, r2
 8019888:	2b00      	cmp	r3, #0
 801988a:	d1f9      	bne.n	8019880 <rclc_action_remove_used_goal_handle+0xc>
 801988c:	4770      	bx	lr
 801988e:	680a      	ldr	r2, [r1, #0]
 8019890:	601a      	str	r2, [r3, #0]
 8019892:	6883      	ldr	r3, [r0, #8]
 8019894:	600b      	str	r3, [r1, #0]
 8019896:	6081      	str	r1, [r0, #8]
 8019898:	4770      	bx	lr
 801989a:	680b      	ldr	r3, [r1, #0]
 801989c:	60c3      	str	r3, [r0, #12]
 801989e:	e7f8      	b.n	8019892 <rclc_action_remove_used_goal_handle+0x1e>

080198a0 <rclc_action_find_goal_handle_by_uuid>:
 80198a0:	b538      	push	{r3, r4, r5, lr}
 80198a2:	b181      	cbz	r1, 80198c6 <rclc_action_find_goal_handle_by_uuid+0x26>
 80198a4:	b178      	cbz	r0, 80198c6 <rclc_action_find_goal_handle_by_uuid+0x26>
 80198a6:	68c4      	ldr	r4, [r0, #12]
 80198a8:	460d      	mov	r5, r1
 80198aa:	b914      	cbnz	r4, 80198b2 <rclc_action_find_goal_handle_by_uuid+0x12>
 80198ac:	e009      	b.n	80198c2 <rclc_action_find_goal_handle_by_uuid+0x22>
 80198ae:	6824      	ldr	r4, [r4, #0]
 80198b0:	b13c      	cbz	r4, 80198c2 <rclc_action_find_goal_handle_by_uuid+0x22>
 80198b2:	f104 0009 	add.w	r0, r4, #9
 80198b6:	2210      	movs	r2, #16
 80198b8:	4629      	mov	r1, r5
 80198ba:	f002 fe1d 	bl	801c4f8 <memcmp>
 80198be:	2800      	cmp	r0, #0
 80198c0:	d1f5      	bne.n	80198ae <rclc_action_find_goal_handle_by_uuid+0xe>
 80198c2:	4620      	mov	r0, r4
 80198c4:	bd38      	pop	{r3, r4, r5, pc}
 80198c6:	2400      	movs	r4, #0
 80198c8:	4620      	mov	r0, r4
 80198ca:	bd38      	pop	{r3, r4, r5, pc}

080198cc <rclc_action_find_first_handle_by_status>:
 80198cc:	b140      	cbz	r0, 80198e0 <rclc_action_find_first_handle_by_status+0x14>
 80198ce:	68c0      	ldr	r0, [r0, #12]
 80198d0:	b910      	cbnz	r0, 80198d8 <rclc_action_find_first_handle_by_status+0xc>
 80198d2:	e005      	b.n	80198e0 <rclc_action_find_first_handle_by_status+0x14>
 80198d4:	6800      	ldr	r0, [r0, #0]
 80198d6:	b118      	cbz	r0, 80198e0 <rclc_action_find_first_handle_by_status+0x14>
 80198d8:	f990 3008 	ldrsb.w	r3, [r0, #8]
 80198dc:	428b      	cmp	r3, r1
 80198de:	d1f9      	bne.n	80198d4 <rclc_action_find_first_handle_by_status+0x8>
 80198e0:	4770      	bx	lr
 80198e2:	bf00      	nop

080198e4 <rclc_action_find_first_terminated_handle>:
 80198e4:	b140      	cbz	r0, 80198f8 <rclc_action_find_first_terminated_handle+0x14>
 80198e6:	68c0      	ldr	r0, [r0, #12]
 80198e8:	b910      	cbnz	r0, 80198f0 <rclc_action_find_first_terminated_handle+0xc>
 80198ea:	e005      	b.n	80198f8 <rclc_action_find_first_terminated_handle+0x14>
 80198ec:	6800      	ldr	r0, [r0, #0]
 80198ee:	b118      	cbz	r0, 80198f8 <rclc_action_find_first_terminated_handle+0x14>
 80198f0:	f990 3008 	ldrsb.w	r3, [r0, #8]
 80198f4:	2b03      	cmp	r3, #3
 80198f6:	ddf9      	ble.n	80198ec <rclc_action_find_first_terminated_handle+0x8>
 80198f8:	4770      	bx	lr
 80198fa:	bf00      	nop

080198fc <rclc_action_find_handle_by_goal_request_sequence_number>:
 80198fc:	b170      	cbz	r0, 801991c <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 80198fe:	68c0      	ldr	r0, [r0, #12]
 8019900:	b160      	cbz	r0, 801991c <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8019902:	b410      	push	{r4}
 8019904:	e001      	b.n	801990a <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 8019906:	6800      	ldr	r0, [r0, #0]
 8019908:	b128      	cbz	r0, 8019916 <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 801990a:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	; 0x28
 801990e:	4299      	cmp	r1, r3
 8019910:	bf08      	it	eq
 8019912:	4294      	cmpeq	r4, r2
 8019914:	d1f7      	bne.n	8019906 <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 8019916:	f85d 4b04 	ldr.w	r4, [sp], #4
 801991a:	4770      	bx	lr
 801991c:	4770      	bx	lr
 801991e:	bf00      	nop

08019920 <rclc_action_find_handle_by_result_request_sequence_number>:
 8019920:	b170      	cbz	r0, 8019940 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8019922:	68c0      	ldr	r0, [r0, #12]
 8019924:	b160      	cbz	r0, 8019940 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8019926:	b410      	push	{r4}
 8019928:	e001      	b.n	801992e <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 801992a:	6800      	ldr	r0, [r0, #0]
 801992c:	b128      	cbz	r0, 801993a <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 801992e:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	; 0x40
 8019932:	4299      	cmp	r1, r3
 8019934:	bf08      	it	eq
 8019936:	4294      	cmpeq	r4, r2
 8019938:	d1f7      	bne.n	801992a <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 801993a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801993e:	4770      	bx	lr
 8019940:	4770      	bx	lr
 8019942:	bf00      	nop

08019944 <rclc_action_find_handle_by_cancel_request_sequence_number>:
 8019944:	b170      	cbz	r0, 8019964 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8019946:	68c0      	ldr	r0, [r0, #12]
 8019948:	b160      	cbz	r0, 8019964 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 801994a:	b410      	push	{r4}
 801994c:	e001      	b.n	8019952 <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 801994e:	6800      	ldr	r0, [r0, #0]
 8019950:	b128      	cbz	r0, 801995e <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 8019952:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	; 0x58
 8019956:	4299      	cmp	r1, r3
 8019958:	bf08      	it	eq
 801995a:	4294      	cmpeq	r4, r2
 801995c:	d1f7      	bne.n	801994e <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 801995e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019962:	4770      	bx	lr
 8019964:	4770      	bx	lr
 8019966:	bf00      	nop

08019968 <rclc_action_find_first_handle_with_goal_response>:
 8019968:	b140      	cbz	r0, 801997c <rclc_action_find_first_handle_with_goal_response+0x14>
 801996a:	68c0      	ldr	r0, [r0, #12]
 801996c:	b910      	cbnz	r0, 8019974 <rclc_action_find_first_handle_with_goal_response+0xc>
 801996e:	e005      	b.n	801997c <rclc_action_find_first_handle_with_goal_response+0x14>
 8019970:	6800      	ldr	r0, [r0, #0]
 8019972:	b118      	cbz	r0, 801997c <rclc_action_find_first_handle_with_goal_response+0x14>
 8019974:	f890 3020 	ldrb.w	r3, [r0, #32]
 8019978:	2b00      	cmp	r3, #0
 801997a:	d0f9      	beq.n	8019970 <rclc_action_find_first_handle_with_goal_response+0x8>
 801997c:	4770      	bx	lr
 801997e:	bf00      	nop

08019980 <rclc_action_find_first_handle_with_result_response>:
 8019980:	b140      	cbz	r0, 8019994 <rclc_action_find_first_handle_with_result_response+0x14>
 8019982:	68c0      	ldr	r0, [r0, #12]
 8019984:	b910      	cbnz	r0, 801998c <rclc_action_find_first_handle_with_result_response+0xc>
 8019986:	e005      	b.n	8019994 <rclc_action_find_first_handle_with_result_response+0x14>
 8019988:	6800      	ldr	r0, [r0, #0]
 801998a:	b118      	cbz	r0, 8019994 <rclc_action_find_first_handle_with_result_response+0x14>
 801998c:	f890 3023 	ldrb.w	r3, [r0, #35]	; 0x23
 8019990:	2b00      	cmp	r3, #0
 8019992:	d0f9      	beq.n	8019988 <rclc_action_find_first_handle_with_result_response+0x8>
 8019994:	4770      	bx	lr
 8019996:	bf00      	nop

08019998 <rclc_action_server_response_goal_request>:
 8019998:	b198      	cbz	r0, 80199c2 <rclc_action_server_response_goal_request+0x2a>
 801999a:	2200      	movs	r2, #0
 801999c:	460b      	mov	r3, r1
 801999e:	f100 0128 	add.w	r1, r0, #40	; 0x28
 80199a2:	b510      	push	{r4, lr}
 80199a4:	6844      	ldr	r4, [r0, #4]
 80199a6:	b086      	sub	sp, #24
 80199a8:	f104 0010 	add.w	r0, r4, #16
 80199ac:	9205      	str	r2, [sp, #20]
 80199ae:	e9cd 2203 	strd	r2, r2, [sp, #12]
 80199b2:	aa03      	add	r2, sp, #12
 80199b4:	f88d 300c 	strb.w	r3, [sp, #12]
 80199b8:	f7ff fd40 	bl	801943c <rcl_action_send_goal_response>
 80199bc:	b918      	cbnz	r0, 80199c6 <rclc_action_server_response_goal_request+0x2e>
 80199be:	b006      	add	sp, #24
 80199c0:	bd10      	pop	{r4, pc}
 80199c2:	200b      	movs	r0, #11
 80199c4:	4770      	bx	lr
 80199c6:	9001      	str	r0, [sp, #4]
 80199c8:	f7f7 fdca 	bl	8011560 <rcutils_reset_error>
 80199cc:	9801      	ldr	r0, [sp, #4]
 80199ce:	b006      	add	sp, #24
 80199d0:	bd10      	pop	{r4, pc}
 80199d2:	bf00      	nop
 80199d4:	0000      	movs	r0, r0
	...

080199d8 <rclc_action_server_goal_cancel_accept>:
 80199d8:	b310      	cbz	r0, 8019a20 <rclc_action_server_goal_cancel_accept+0x48>
 80199da:	b510      	push	{r4, lr}
 80199dc:	b090      	sub	sp, #64	; 0x40
 80199de:	4604      	mov	r4, r0
 80199e0:	a806      	add	r0, sp, #24
 80199e2:	f7ff feff 	bl	80197e4 <rcl_action_get_zero_initialized_cancel_response>
 80199e6:	2300      	movs	r3, #0
 80199e8:	f8d4 0009 	ldr.w	r0, [r4, #9]
 80199ec:	46ec      	mov	ip, sp
 80199ee:	f8d4 100d 	ldr.w	r1, [r4, #13]
 80199f2:	f8d4 2011 	ldr.w	r2, [r4, #17]
 80199f6:	f88d 3018 	strb.w	r3, [sp, #24]
 80199fa:	f8d4 3015 	ldr.w	r3, [r4, #21]
 80199fe:	f8cd d01c 	str.w	sp, [sp, #28]
 8019a02:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8019a06:	ed9f 7b08 	vldr	d7, [pc, #32]	; 8019a28 <rclc_action_server_goal_cancel_accept+0x50>
 8019a0a:	6860      	ldr	r0, [r4, #4]
 8019a0c:	aa06      	add	r2, sp, #24
 8019a0e:	f104 0158 	add.w	r1, r4, #88	; 0x58
 8019a12:	3010      	adds	r0, #16
 8019a14:	ed8d 7b08 	vstr	d7, [sp, #32]
 8019a18:	f7ff fdc6 	bl	80195a8 <rcl_action_send_cancel_response>
 8019a1c:	b010      	add	sp, #64	; 0x40
 8019a1e:	bd10      	pop	{r4, pc}
 8019a20:	200b      	movs	r0, #11
 8019a22:	4770      	bx	lr
 8019a24:	f3af 8000 	nop.w
 8019a28:	00000001 	.word	0x00000001
 8019a2c:	00000001 	.word	0x00000001

08019a30 <rclc_action_server_goal_cancel_reject>:
 8019a30:	b082      	sub	sp, #8
 8019a32:	b530      	push	{r4, r5, lr}
 8019a34:	b08b      	sub	sp, #44	; 0x2c
 8019a36:	ac0e      	add	r4, sp, #56	; 0x38
 8019a38:	e884 000c 	stmia.w	r4, {r2, r3}
 8019a3c:	b188      	cbz	r0, 8019a62 <rclc_action_server_goal_cancel_reject+0x32>
 8019a3e:	4604      	mov	r4, r0
 8019a40:	a801      	add	r0, sp, #4
 8019a42:	460d      	mov	r5, r1
 8019a44:	f7ff fece 	bl	80197e4 <rcl_action_get_zero_initialized_cancel_response>
 8019a48:	aa01      	add	r2, sp, #4
 8019a4a:	a90e      	add	r1, sp, #56	; 0x38
 8019a4c:	f104 0010 	add.w	r0, r4, #16
 8019a50:	f88d 5004 	strb.w	r5, [sp, #4]
 8019a54:	f7ff fda8 	bl	80195a8 <rcl_action_send_cancel_response>
 8019a58:	b00b      	add	sp, #44	; 0x2c
 8019a5a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8019a5e:	b002      	add	sp, #8
 8019a60:	4770      	bx	lr
 8019a62:	200b      	movs	r0, #11
 8019a64:	b00b      	add	sp, #44	; 0x2c
 8019a66:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8019a6a:	b002      	add	sp, #8
 8019a6c:	4770      	bx	lr
 8019a6e:	bf00      	nop

08019a70 <__atomic_load_8>:
 8019a70:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 8019a74:	4a16      	ldr	r2, [pc, #88]	; (8019ad0 <__atomic_load_8+0x60>)
 8019a76:	4b17      	ldr	r3, [pc, #92]	; (8019ad4 <__atomic_load_8+0x64>)
 8019a78:	f04f 0c01 	mov.w	ip, #1
 8019a7c:	f081 013d 	eor.w	r1, r1, #61	; 0x3d
 8019a80:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8019a84:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 8019a88:	fb02 f101 	mul.w	r1, r2, r1
 8019a8c:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 8019a90:	fba3 2301 	umull	r2, r3, r3, r1
 8019a94:	091b      	lsrs	r3, r3, #4
 8019a96:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8019a9a:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 8019a9e:	b4d0      	push	{r4, r6, r7}
 8019aa0:	1ac9      	subs	r1, r1, r3
 8019aa2:	4c0d      	ldr	r4, [pc, #52]	; (8019ad8 <__atomic_load_8+0x68>)
 8019aa4:	1862      	adds	r2, r4, r1
 8019aa6:	e8d2 3f4f 	ldrexb	r3, [r2]
 8019aaa:	e8c2 cf46 	strexb	r6, ip, [r2]
 8019aae:	2e00      	cmp	r6, #0
 8019ab0:	d1f9      	bne.n	8019aa6 <__atomic_load_8+0x36>
 8019ab2:	b2db      	uxtb	r3, r3
 8019ab4:	f3bf 8f5b 	dmb	ish
 8019ab8:	2b00      	cmp	r3, #0
 8019aba:	d1f4      	bne.n	8019aa6 <__atomic_load_8+0x36>
 8019abc:	e9d0 6700 	ldrd	r6, r7, [r0]
 8019ac0:	f3bf 8f5b 	dmb	ish
 8019ac4:	5463      	strb	r3, [r4, r1]
 8019ac6:	4630      	mov	r0, r6
 8019ac8:	4639      	mov	r1, r7
 8019aca:	bcd0      	pop	{r4, r6, r7}
 8019acc:	4770      	bx	lr
 8019ace:	bf00      	nop
 8019ad0:	27d4eb2d 	.word	0x27d4eb2d
 8019ad4:	b21642c9 	.word	0xb21642c9
 8019ad8:	20012aa8 	.word	0x20012aa8

08019adc <__atomic_store_8>:
 8019adc:	b570      	push	{r4, r5, r6, lr}
 8019ade:	ea80 4e10 	eor.w	lr, r0, r0, lsr #16
 8019ae2:	4916      	ldr	r1, [pc, #88]	; (8019b3c <__atomic_store_8+0x60>)
 8019ae4:	4c16      	ldr	r4, [pc, #88]	; (8019b40 <__atomic_store_8+0x64>)
 8019ae6:	f08e 0e3d 	eor.w	lr, lr, #61	; 0x3d
 8019aea:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 8019aee:	ea8e 1e1e 	eor.w	lr, lr, lr, lsr #4
 8019af2:	fb01 fe0e 	mul.w	lr, r1, lr
 8019af6:	4913      	ldr	r1, [pc, #76]	; (8019b44 <__atomic_store_8+0x68>)
 8019af8:	ea8e 3ede 	eor.w	lr, lr, lr, lsr #15
 8019afc:	fba1 510e 	umull	r5, r1, r1, lr
 8019b00:	f04f 0501 	mov.w	r5, #1
 8019b04:	0909      	lsrs	r1, r1, #4
 8019b06:	eb01 0c41 	add.w	ip, r1, r1, lsl #1
 8019b0a:	ebc1 01cc 	rsb	r1, r1, ip, lsl #3
 8019b0e:	ebae 0e01 	sub.w	lr, lr, r1
 8019b12:	eb04 0c0e 	add.w	ip, r4, lr
 8019b16:	e8dc 1f4f 	ldrexb	r1, [ip]
 8019b1a:	e8cc 5f46 	strexb	r6, r5, [ip]
 8019b1e:	2e00      	cmp	r6, #0
 8019b20:	d1f9      	bne.n	8019b16 <__atomic_store_8+0x3a>
 8019b22:	b2c9      	uxtb	r1, r1
 8019b24:	f3bf 8f5b 	dmb	ish
 8019b28:	2900      	cmp	r1, #0
 8019b2a:	d1f4      	bne.n	8019b16 <__atomic_store_8+0x3a>
 8019b2c:	e9c0 2300 	strd	r2, r3, [r0]
 8019b30:	f3bf 8f5b 	dmb	ish
 8019b34:	f804 100e 	strb.w	r1, [r4, lr]
 8019b38:	bd70      	pop	{r4, r5, r6, pc}
 8019b3a:	bf00      	nop
 8019b3c:	27d4eb2d 	.word	0x27d4eb2d
 8019b40:	20012aa8 	.word	0x20012aa8
 8019b44:	b21642c9 	.word	0xb21642c9

08019b48 <__atomic_exchange_8>:
 8019b48:	ea80 4c10 	eor.w	ip, r0, r0, lsr #16
 8019b4c:	4917      	ldr	r1, [pc, #92]	; (8019bac <__atomic_exchange_8+0x64>)
 8019b4e:	f08c 0c3d 	eor.w	ip, ip, #61	; 0x3d
 8019b52:	eb0c 0ccc 	add.w	ip, ip, ip, lsl #3
 8019b56:	ea8c 1c1c 	eor.w	ip, ip, ip, lsr #4
 8019b5a:	fb01 fc0c 	mul.w	ip, r1, ip
 8019b5e:	4914      	ldr	r1, [pc, #80]	; (8019bb0 <__atomic_exchange_8+0x68>)
 8019b60:	ea8c 3cdc 	eor.w	ip, ip, ip, lsr #15
 8019b64:	b570      	push	{r4, r5, r6, lr}
 8019b66:	4686      	mov	lr, r0
 8019b68:	fba1 010c 	umull	r0, r1, r1, ip
 8019b6c:	4d11      	ldr	r5, [pc, #68]	; (8019bb4 <__atomic_exchange_8+0x6c>)
 8019b6e:	f04f 0001 	mov.w	r0, #1
 8019b72:	0909      	lsrs	r1, r1, #4
 8019b74:	eb01 0441 	add.w	r4, r1, r1, lsl #1
 8019b78:	ebc1 01c4 	rsb	r1, r1, r4, lsl #3
 8019b7c:	ebac 0c01 	sub.w	ip, ip, r1
 8019b80:	eb05 010c 	add.w	r1, r5, ip
 8019b84:	e8d1 4f4f 	ldrexb	r4, [r1]
 8019b88:	e8c1 0f46 	strexb	r6, r0, [r1]
 8019b8c:	2e00      	cmp	r6, #0
 8019b8e:	d1f9      	bne.n	8019b84 <__atomic_exchange_8+0x3c>
 8019b90:	b2e4      	uxtb	r4, r4
 8019b92:	f3bf 8f5b 	dmb	ish
 8019b96:	2c00      	cmp	r4, #0
 8019b98:	d1f4      	bne.n	8019b84 <__atomic_exchange_8+0x3c>
 8019b9a:	e9de 0100 	ldrd	r0, r1, [lr]
 8019b9e:	e9ce 2300 	strd	r2, r3, [lr]
 8019ba2:	f3bf 8f5b 	dmb	ish
 8019ba6:	f805 400c 	strb.w	r4, [r5, ip]
 8019baa:	bd70      	pop	{r4, r5, r6, pc}
 8019bac:	27d4eb2d 	.word	0x27d4eb2d
 8019bb0:	b21642c9 	.word	0xb21642c9
 8019bb4:	20012aa8 	.word	0x20012aa8

08019bb8 <rcutils_is_directory>:
 8019bb8:	2000      	movs	r0, #0
 8019bba:	4770      	bx	lr

08019bbc <rcutils_join_path>:
 8019bbc:	b082      	sub	sp, #8
 8019bbe:	2000      	movs	r0, #0
 8019bc0:	e88d 000c 	stmia.w	sp, {r2, r3}
 8019bc4:	b002      	add	sp, #8
 8019bc6:	4770      	bx	lr

08019bc8 <rcutils_to_native_path>:
 8019bc8:	b084      	sub	sp, #16
 8019bca:	2000      	movs	r0, #0
 8019bcc:	f10d 0c04 	add.w	ip, sp, #4
 8019bd0:	b004      	add	sp, #16
 8019bd2:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
 8019bd6:	4770      	bx	lr

08019bd8 <rcutils_string_array_fini>:
 8019bd8:	b328      	cbz	r0, 8019c26 <rcutils_string_array_fini+0x4e>
 8019bda:	b570      	push	{r4, r5, r6, lr}
 8019bdc:	4604      	mov	r4, r0
 8019bde:	6840      	ldr	r0, [r0, #4]
 8019be0:	b1e0      	cbz	r0, 8019c1c <rcutils_string_array_fini+0x44>
 8019be2:	f104 0008 	add.w	r0, r4, #8
 8019be6:	f7f7 fc7d 	bl	80114e4 <rcutils_allocator_is_valid>
 8019bea:	b1c0      	cbz	r0, 8019c1e <rcutils_string_array_fini+0x46>
 8019bec:	6823      	ldr	r3, [r4, #0]
 8019bee:	b1c3      	cbz	r3, 8019c22 <rcutils_string_array_fini+0x4a>
 8019bf0:	2500      	movs	r5, #0
 8019bf2:	6860      	ldr	r0, [r4, #4]
 8019bf4:	462e      	mov	r6, r5
 8019bf6:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 8019bfa:	68e3      	ldr	r3, [r4, #12]
 8019bfc:	69a1      	ldr	r1, [r4, #24]
 8019bfe:	4798      	blx	r3
 8019c00:	e9d4 3000 	ldrd	r3, r0, [r4]
 8019c04:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
 8019c08:	3501      	adds	r5, #1
 8019c0a:	429d      	cmp	r5, r3
 8019c0c:	d3f3      	bcc.n	8019bf6 <rcutils_string_array_fini+0x1e>
 8019c0e:	68e3      	ldr	r3, [r4, #12]
 8019c10:	69a1      	ldr	r1, [r4, #24]
 8019c12:	4798      	blx	r3
 8019c14:	2300      	movs	r3, #0
 8019c16:	4618      	mov	r0, r3
 8019c18:	e9c4 3300 	strd	r3, r3, [r4]
 8019c1c:	bd70      	pop	{r4, r5, r6, pc}
 8019c1e:	200b      	movs	r0, #11
 8019c20:	bd70      	pop	{r4, r5, r6, pc}
 8019c22:	6860      	ldr	r0, [r4, #4]
 8019c24:	e7f3      	b.n	8019c0e <rcutils_string_array_fini+0x36>
 8019c26:	200b      	movs	r0, #11
 8019c28:	4770      	bx	lr
 8019c2a:	bf00      	nop

08019c2c <rcutils_get_zero_initialized_string_map>:
 8019c2c:	2000      	movs	r0, #0
 8019c2e:	4b01      	ldr	r3, [pc, #4]	; (8019c34 <rcutils_get_zero_initialized_string_map+0x8>)
 8019c30:	6018      	str	r0, [r3, #0]
 8019c32:	4770      	bx	lr
 8019c34:	20012ac0 	.word	0x20012ac0

08019c38 <rcutils_string_map_reserve>:
 8019c38:	2800      	cmp	r0, #0
 8019c3a:	d05e      	beq.n	8019cfa <rcutils_string_map_reserve+0xc2>
 8019c3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019c40:	460c      	mov	r4, r1
 8019c42:	6801      	ldr	r1, [r0, #0]
 8019c44:	b082      	sub	sp, #8
 8019c46:	4605      	mov	r5, r0
 8019c48:	b129      	cbz	r1, 8019c56 <rcutils_string_map_reserve+0x1e>
 8019c4a:	68cb      	ldr	r3, [r1, #12]
 8019c4c:	42a3      	cmp	r3, r4
 8019c4e:	d906      	bls.n	8019c5e <rcutils_string_map_reserve+0x26>
 8019c50:	461c      	mov	r4, r3
 8019c52:	2900      	cmp	r1, #0
 8019c54:	d1f9      	bne.n	8019c4a <rcutils_string_map_reserve+0x12>
 8019c56:	201f      	movs	r0, #31
 8019c58:	b002      	add	sp, #8
 8019c5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019c5e:	688b      	ldr	r3, [r1, #8]
 8019c60:	42a3      	cmp	r3, r4
 8019c62:	d046      	beq.n	8019cf2 <rcutils_string_map_reserve+0xba>
 8019c64:	6a0e      	ldr	r6, [r1, #32]
 8019c66:	2c00      	cmp	r4, #0
 8019c68:	d033      	beq.n	8019cd2 <rcutils_string_map_reserve+0x9a>
 8019c6a:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 8019c6e:	d242      	bcs.n	8019cf6 <rcutils_string_map_reserve+0xbe>
 8019c70:	00a7      	lsls	r7, r4, #2
 8019c72:	f8d1 8018 	ldr.w	r8, [r1, #24]
 8019c76:	6808      	ldr	r0, [r1, #0]
 8019c78:	4632      	mov	r2, r6
 8019c7a:	4639      	mov	r1, r7
 8019c7c:	47c0      	blx	r8
 8019c7e:	2800      	cmp	r0, #0
 8019c80:	d039      	beq.n	8019cf6 <rcutils_string_map_reserve+0xbe>
 8019c82:	682b      	ldr	r3, [r5, #0]
 8019c84:	4632      	mov	r2, r6
 8019c86:	4639      	mov	r1, r7
 8019c88:	6018      	str	r0, [r3, #0]
 8019c8a:	6858      	ldr	r0, [r3, #4]
 8019c8c:	47c0      	blx	r8
 8019c8e:	2800      	cmp	r0, #0
 8019c90:	d031      	beq.n	8019cf6 <rcutils_string_map_reserve+0xbe>
 8019c92:	682d      	ldr	r5, [r5, #0]
 8019c94:	68ab      	ldr	r3, [r5, #8]
 8019c96:	6068      	str	r0, [r5, #4]
 8019c98:	42a3      	cmp	r3, r4
 8019c9a:	d225      	bcs.n	8019ce8 <rcutils_string_map_reserve+0xb0>
 8019c9c:	682a      	ldr	r2, [r5, #0]
 8019c9e:	eb00 0c07 	add.w	ip, r0, r7
 8019ca2:	0099      	lsls	r1, r3, #2
 8019ca4:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
 8019ca8:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 8019cac:	45e6      	cmp	lr, ip
 8019cae:	d203      	bcs.n	8019cb8 <rcutils_string_map_reserve+0x80>
 8019cb0:	eb02 0c07 	add.w	ip, r2, r7
 8019cb4:	4566      	cmp	r6, ip
 8019cb6:	d322      	bcc.n	8019cfe <rcutils_string_map_reserve+0xc6>
 8019cb8:	1ae3      	subs	r3, r4, r3
 8019cba:	4670      	mov	r0, lr
 8019cbc:	2100      	movs	r1, #0
 8019cbe:	009a      	lsls	r2, r3, #2
 8019cc0:	9201      	str	r2, [sp, #4]
 8019cc2:	f002 fc43 	bl	801c54c <memset>
 8019cc6:	9a01      	ldr	r2, [sp, #4]
 8019cc8:	2100      	movs	r1, #0
 8019cca:	4630      	mov	r0, r6
 8019ccc:	f002 fc3e 	bl	801c54c <memset>
 8019cd0:	e00a      	b.n	8019ce8 <rcutils_string_map_reserve+0xb0>
 8019cd2:	694f      	ldr	r7, [r1, #20]
 8019cd4:	6808      	ldr	r0, [r1, #0]
 8019cd6:	4631      	mov	r1, r6
 8019cd8:	47b8      	blx	r7
 8019cda:	682b      	ldr	r3, [r5, #0]
 8019cdc:	4631      	mov	r1, r6
 8019cde:	6858      	ldr	r0, [r3, #4]
 8019ce0:	601c      	str	r4, [r3, #0]
 8019ce2:	47b8      	blx	r7
 8019ce4:	682d      	ldr	r5, [r5, #0]
 8019ce6:	606c      	str	r4, [r5, #4]
 8019ce8:	2000      	movs	r0, #0
 8019cea:	60ac      	str	r4, [r5, #8]
 8019cec:	b002      	add	sp, #8
 8019cee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019cf2:	2000      	movs	r0, #0
 8019cf4:	e7b0      	b.n	8019c58 <rcutils_string_map_reserve+0x20>
 8019cf6:	200a      	movs	r0, #10
 8019cf8:	e7ae      	b.n	8019c58 <rcutils_string_map_reserve+0x20>
 8019cfa:	200b      	movs	r0, #11
 8019cfc:	4770      	bx	lr
 8019cfe:	1f0b      	subs	r3, r1, #4
 8019d00:	4418      	add	r0, r3
 8019d02:	4413      	add	r3, r2
 8019d04:	3a04      	subs	r2, #4
 8019d06:	4417      	add	r7, r2
 8019d08:	2200      	movs	r2, #0
 8019d0a:	f843 2f04 	str.w	r2, [r3, #4]!
 8019d0e:	42bb      	cmp	r3, r7
 8019d10:	f840 2f04 	str.w	r2, [r0, #4]!
 8019d14:	d1f9      	bne.n	8019d0a <rcutils_string_map_reserve+0xd2>
 8019d16:	e7e7      	b.n	8019ce8 <rcutils_string_map_reserve+0xb0>

08019d18 <rcutils_string_map_init>:
 8019d18:	b082      	sub	sp, #8
 8019d1a:	b570      	push	{r4, r5, r6, lr}
 8019d1c:	ac04      	add	r4, sp, #16
 8019d1e:	e884 000c 	stmia.w	r4, {r2, r3}
 8019d22:	b380      	cbz	r0, 8019d86 <rcutils_string_map_init+0x6e>
 8019d24:	6806      	ldr	r6, [r0, #0]
 8019d26:	4604      	mov	r4, r0
 8019d28:	b12e      	cbz	r6, 8019d36 <rcutils_string_map_init+0x1e>
 8019d2a:	251e      	movs	r5, #30
 8019d2c:	4628      	mov	r0, r5
 8019d2e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019d32:	b002      	add	sp, #8
 8019d34:	4770      	bx	lr
 8019d36:	a804      	add	r0, sp, #16
 8019d38:	460d      	mov	r5, r1
 8019d3a:	f7f7 fbd3 	bl	80114e4 <rcutils_allocator_is_valid>
 8019d3e:	b310      	cbz	r0, 8019d86 <rcutils_string_map_init+0x6e>
 8019d40:	9b04      	ldr	r3, [sp, #16]
 8019d42:	2024      	movs	r0, #36	; 0x24
 8019d44:	9908      	ldr	r1, [sp, #32]
 8019d46:	4798      	blx	r3
 8019d48:	6020      	str	r0, [r4, #0]
 8019d4a:	b310      	cbz	r0, 8019d92 <rcutils_string_map_init+0x7a>
 8019d4c:	f10d 0e10 	add.w	lr, sp, #16
 8019d50:	f100 0c10 	add.w	ip, r0, #16
 8019d54:	e9c0 6600 	strd	r6, r6, [r0]
 8019d58:	e9c0 6602 	strd	r6, r6, [r0, #8]
 8019d5c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8019d60:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8019d64:	f8de 3000 	ldr.w	r3, [lr]
 8019d68:	4629      	mov	r1, r5
 8019d6a:	4620      	mov	r0, r4
 8019d6c:	f8cc 3000 	str.w	r3, [ip]
 8019d70:	f7ff ff62 	bl	8019c38 <rcutils_string_map_reserve>
 8019d74:	4605      	mov	r5, r0
 8019d76:	2800      	cmp	r0, #0
 8019d78:	d0d8      	beq.n	8019d2c <rcutils_string_map_init+0x14>
 8019d7a:	9b05      	ldr	r3, [sp, #20]
 8019d7c:	9908      	ldr	r1, [sp, #32]
 8019d7e:	6820      	ldr	r0, [r4, #0]
 8019d80:	4798      	blx	r3
 8019d82:	6026      	str	r6, [r4, #0]
 8019d84:	e7d2      	b.n	8019d2c <rcutils_string_map_init+0x14>
 8019d86:	250b      	movs	r5, #11
 8019d88:	4628      	mov	r0, r5
 8019d8a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019d8e:	b002      	add	sp, #8
 8019d90:	4770      	bx	lr
 8019d92:	250a      	movs	r5, #10
 8019d94:	e7ca      	b.n	8019d2c <rcutils_string_map_init+0x14>
 8019d96:	bf00      	nop

08019d98 <rcutils_string_map_fini>:
 8019d98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019d9c:	b082      	sub	sp, #8
 8019d9e:	2800      	cmp	r0, #0
 8019da0:	d03a      	beq.n	8019e18 <rcutils_string_map_fini+0x80>
 8019da2:	6804      	ldr	r4, [r0, #0]
 8019da4:	4606      	mov	r6, r0
 8019da6:	2c00      	cmp	r4, #0
 8019da8:	d032      	beq.n	8019e10 <rcutils_string_map_fini+0x78>
 8019daa:	68a3      	ldr	r3, [r4, #8]
 8019dac:	b32b      	cbz	r3, 8019dfa <rcutils_string_map_fini+0x62>
 8019dae:	2500      	movs	r5, #0
 8019db0:	6822      	ldr	r2, [r4, #0]
 8019db2:	462f      	mov	r7, r5
 8019db4:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8019db8:	b1e0      	cbz	r0, 8019df4 <rcutils_string_map_fini+0x5c>
 8019dba:	6a21      	ldr	r1, [r4, #32]
 8019dbc:	f8d4 8014 	ldr.w	r8, [r4, #20]
 8019dc0:	9101      	str	r1, [sp, #4]
 8019dc2:	47c0      	blx	r8
 8019dc4:	9901      	ldr	r1, [sp, #4]
 8019dc6:	e9d4 3200 	ldrd	r3, r2, [r4]
 8019dca:	f843 7025 	str.w	r7, [r3, r5, lsl #2]
 8019dce:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8019dd2:	47c0      	blx	r8
 8019dd4:	68e3      	ldr	r3, [r4, #12]
 8019dd6:	6862      	ldr	r2, [r4, #4]
 8019dd8:	3b01      	subs	r3, #1
 8019dda:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 8019dde:	3501      	adds	r5, #1
 8019de0:	60e3      	str	r3, [r4, #12]
 8019de2:	6834      	ldr	r4, [r6, #0]
 8019de4:	68a3      	ldr	r3, [r4, #8]
 8019de6:	429d      	cmp	r5, r3
 8019de8:	d207      	bcs.n	8019dfa <rcutils_string_map_fini+0x62>
 8019dea:	6822      	ldr	r2, [r4, #0]
 8019dec:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8019df0:	2800      	cmp	r0, #0
 8019df2:	d1e2      	bne.n	8019dba <rcutils_string_map_fini+0x22>
 8019df4:	3501      	adds	r5, #1
 8019df6:	429d      	cmp	r5, r3
 8019df8:	d3dc      	bcc.n	8019db4 <rcutils_string_map_fini+0x1c>
 8019dfa:	2100      	movs	r1, #0
 8019dfc:	4630      	mov	r0, r6
 8019dfe:	f7ff ff1b 	bl	8019c38 <rcutils_string_map_reserve>
 8019e02:	4604      	mov	r4, r0
 8019e04:	b920      	cbnz	r0, 8019e10 <rcutils_string_map_fini+0x78>
 8019e06:	6830      	ldr	r0, [r6, #0]
 8019e08:	6943      	ldr	r3, [r0, #20]
 8019e0a:	6a01      	ldr	r1, [r0, #32]
 8019e0c:	4798      	blx	r3
 8019e0e:	6034      	str	r4, [r6, #0]
 8019e10:	4620      	mov	r0, r4
 8019e12:	b002      	add	sp, #8
 8019e14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019e18:	240b      	movs	r4, #11
 8019e1a:	4620      	mov	r0, r4
 8019e1c:	b002      	add	sp, #8
 8019e1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019e22:	bf00      	nop

08019e24 <rcutils_string_map_getn>:
 8019e24:	b378      	cbz	r0, 8019e86 <rcutils_string_map_getn+0x62>
 8019e26:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019e2a:	f8d0 b000 	ldr.w	fp, [r0]
 8019e2e:	f1bb 0f00 	cmp.w	fp, #0
 8019e32:	d01f      	beq.n	8019e74 <rcutils_string_map_getn+0x50>
 8019e34:	fab1 f481 	clz	r4, r1
 8019e38:	4688      	mov	r8, r1
 8019e3a:	0964      	lsrs	r4, r4, #5
 8019e3c:	b1d1      	cbz	r1, 8019e74 <rcutils_string_map_getn+0x50>
 8019e3e:	f8db 7008 	ldr.w	r7, [fp, #8]
 8019e42:	f8db 6000 	ldr.w	r6, [fp]
 8019e46:	b1af      	cbz	r7, 8019e74 <rcutils_string_map_getn+0x50>
 8019e48:	4691      	mov	r9, r2
 8019e4a:	3e04      	subs	r6, #4
 8019e4c:	f856 5f04 	ldr.w	r5, [r6, #4]!
 8019e50:	ea4f 0a84 	mov.w	sl, r4, lsl #2
 8019e54:	3401      	adds	r4, #1
 8019e56:	4628      	mov	r0, r5
 8019e58:	b155      	cbz	r5, 8019e70 <rcutils_string_map_getn+0x4c>
 8019e5a:	f7e6 f9fb 	bl	8000254 <strlen>
 8019e5e:	4602      	mov	r2, r0
 8019e60:	4629      	mov	r1, r5
 8019e62:	4640      	mov	r0, r8
 8019e64:	454a      	cmp	r2, r9
 8019e66:	bf38      	it	cc
 8019e68:	464a      	movcc	r2, r9
 8019e6a:	f002 fb84 	bl	801c576 <strncmp>
 8019e6e:	b120      	cbz	r0, 8019e7a <rcutils_string_map_getn+0x56>
 8019e70:	42a7      	cmp	r7, r4
 8019e72:	d1eb      	bne.n	8019e4c <rcutils_string_map_getn+0x28>
 8019e74:	2000      	movs	r0, #0
 8019e76:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019e7a:	f8db 3004 	ldr.w	r3, [fp, #4]
 8019e7e:	f853 000a 	ldr.w	r0, [r3, sl]
 8019e82:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019e86:	4770      	bx	lr

08019e88 <rmw_get_zero_initialized_context>:
 8019e88:	b510      	push	{r4, lr}
 8019e8a:	4604      	mov	r4, r0
 8019e8c:	3010      	adds	r0, #16
 8019e8e:	f7f7 fd47 	bl	8011920 <rmw_get_zero_initialized_init_options>
 8019e92:	2300      	movs	r3, #0
 8019e94:	4620      	mov	r0, r4
 8019e96:	60a3      	str	r3, [r4, #8]
 8019e98:	64a3      	str	r3, [r4, #72]	; 0x48
 8019e9a:	64e3      	str	r3, [r4, #76]	; 0x4c
 8019e9c:	ed9f 7b02 	vldr	d7, [pc, #8]	; 8019ea8 <rmw_get_zero_initialized_context+0x20>
 8019ea0:	ed84 7b00 	vstr	d7, [r4]
 8019ea4:	bd10      	pop	{r4, pc}
 8019ea6:	bf00      	nop
	...

08019eb0 <rmw_time_equal>:
 8019eb0:	b4f0      	push	{r4, r5, r6, r7}
 8019eb2:	b084      	sub	sp, #16
 8019eb4:	ac04      	add	r4, sp, #16
 8019eb6:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 8019eba:	4603      	mov	r3, r0
 8019ebc:	4925      	ldr	r1, [pc, #148]	; (8019f54 <rmw_time_equal+0xa4>)
 8019ebe:	9d01      	ldr	r5, [sp, #4]
 8019ec0:	4610      	mov	r0, r2
 8019ec2:	4299      	cmp	r1, r3
 8019ec4:	f04f 0202 	mov.w	r2, #2
 8019ec8:	9e03      	ldr	r6, [sp, #12]
 8019eca:	41aa      	sbcs	r2, r5
 8019ecc:	d330      	bcc.n	8019f30 <rmw_time_equal+0x80>
 8019ece:	4c22      	ldr	r4, [pc, #136]	; (8019f58 <rmw_time_equal+0xa8>)
 8019ed0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8019ed4:	fba3 3204 	umull	r3, r2, r3, r4
 8019ed8:	fb04 2205 	mla	r2, r4, r5, r2
 8019edc:	43dd      	mvns	r5, r3
 8019ede:	1a8c      	subs	r4, r1, r2
 8019ee0:	4285      	cmp	r5, r0
 8019ee2:	41b4      	sbcs	r4, r6
 8019ee4:	d332      	bcc.n	8019f4c <rmw_time_equal+0x9c>
 8019ee6:	eb10 0c03 	adds.w	ip, r0, r3
 8019eea:	eb42 0106 	adc.w	r1, r2, r6
 8019eee:	4819      	ldr	r0, [pc, #100]	; (8019f54 <rmw_time_equal+0xa4>)
 8019ef0:	2202      	movs	r2, #2
 8019ef2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8019ef4:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8019ef6:	e9dd 3608 	ldrd	r3, r6, [sp, #32]
 8019efa:	4298      	cmp	r0, r3
 8019efc:	41b2      	sbcs	r2, r6
 8019efe:	d31c      	bcc.n	8019f3a <rmw_time_equal+0x8a>
 8019f00:	4c15      	ldr	r4, [pc, #84]	; (8019f58 <rmw_time_equal+0xa8>)
 8019f02:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8019f06:	fba3 3204 	umull	r3, r2, r3, r4
 8019f0a:	fb04 2206 	mla	r2, r4, r6, r2
 8019f0e:	43de      	mvns	r6, r3
 8019f10:	1a84      	subs	r4, r0, r2
 8019f12:	42ae      	cmp	r6, r5
 8019f14:	41bc      	sbcs	r4, r7
 8019f16:	d315      	bcc.n	8019f44 <rmw_time_equal+0x94>
 8019f18:	195b      	adds	r3, r3, r5
 8019f1a:	eb42 0207 	adc.w	r2, r2, r7
 8019f1e:	428a      	cmp	r2, r1
 8019f20:	bf08      	it	eq
 8019f22:	4563      	cmpeq	r3, ip
 8019f24:	bf0c      	ite	eq
 8019f26:	2001      	moveq	r0, #1
 8019f28:	2000      	movne	r0, #0
 8019f2a:	b004      	add	sp, #16
 8019f2c:	bcf0      	pop	{r4, r5, r6, r7}
 8019f2e:	4770      	bx	lr
 8019f30:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8019f34:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8019f38:	e7d9      	b.n	8019eee <rmw_time_equal+0x3e>
 8019f3a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8019f3e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8019f42:	e7ec      	b.n	8019f1e <rmw_time_equal+0x6e>
 8019f44:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8019f48:	4602      	mov	r2, r0
 8019f4a:	e7e8      	b.n	8019f1e <rmw_time_equal+0x6e>
 8019f4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8019f50:	e7cd      	b.n	8019eee <rmw_time_equal+0x3e>
 8019f52:	bf00      	nop
 8019f54:	25c17d04 	.word	0x25c17d04
 8019f58:	3b9aca00 	.word	0x3b9aca00

08019f5c <rmw_time_total_nsec>:
 8019f5c:	b470      	push	{r4, r5, r6}
 8019f5e:	b085      	sub	sp, #20
 8019f60:	ac04      	add	r4, sp, #16
 8019f62:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 8019f66:	4603      	mov	r3, r0
 8019f68:	4913      	ldr	r1, [pc, #76]	; (8019fb8 <rmw_time_total_nsec+0x5c>)
 8019f6a:	9d01      	ldr	r5, [sp, #4]
 8019f6c:	4610      	mov	r0, r2
 8019f6e:	4299      	cmp	r1, r3
 8019f70:	f04f 0202 	mov.w	r2, #2
 8019f74:	9e03      	ldr	r6, [sp, #12]
 8019f76:	41aa      	sbcs	r2, r5
 8019f78:	d311      	bcc.n	8019f9e <rmw_time_total_nsec+0x42>
 8019f7a:	4c10      	ldr	r4, [pc, #64]	; (8019fbc <rmw_time_total_nsec+0x60>)
 8019f7c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8019f80:	fba3 3204 	umull	r3, r2, r3, r4
 8019f84:	fb04 2205 	mla	r2, r4, r5, r2
 8019f88:	43dd      	mvns	r5, r3
 8019f8a:	1a8c      	subs	r4, r1, r2
 8019f8c:	4285      	cmp	r5, r0
 8019f8e:	41b4      	sbcs	r4, r6
 8019f90:	d30c      	bcc.n	8019fac <rmw_time_total_nsec+0x50>
 8019f92:	1818      	adds	r0, r3, r0
 8019f94:	eb42 0106 	adc.w	r1, r2, r6
 8019f98:	b005      	add	sp, #20
 8019f9a:	bc70      	pop	{r4, r5, r6}
 8019f9c:	4770      	bx	lr
 8019f9e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8019fa2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8019fa6:	b005      	add	sp, #20
 8019fa8:	bc70      	pop	{r4, r5, r6}
 8019faa:	4770      	bx	lr
 8019fac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8019fb0:	b005      	add	sp, #20
 8019fb2:	bc70      	pop	{r4, r5, r6}
 8019fb4:	4770      	bx	lr
 8019fb6:	bf00      	nop
 8019fb8:	25c17d04 	.word	0x25c17d04
 8019fbc:	3b9aca00 	.word	0x3b9aca00

08019fc0 <rmw_validate_full_topic_name>:
 8019fc0:	2800      	cmp	r0, #0
 8019fc2:	d05d      	beq.n	801a080 <rmw_validate_full_topic_name+0xc0>
 8019fc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019fc8:	460d      	mov	r5, r1
 8019fca:	2900      	cmp	r1, #0
 8019fcc:	d05a      	beq.n	801a084 <rmw_validate_full_topic_name+0xc4>
 8019fce:	4604      	mov	r4, r0
 8019fd0:	4616      	mov	r6, r2
 8019fd2:	f7e6 f93f 	bl	8000254 <strlen>
 8019fd6:	b150      	cbz	r0, 8019fee <rmw_validate_full_topic_name+0x2e>
 8019fd8:	7823      	ldrb	r3, [r4, #0]
 8019fda:	2b2f      	cmp	r3, #47	; 0x2f
 8019fdc:	d00e      	beq.n	8019ffc <rmw_validate_full_topic_name+0x3c>
 8019fde:	2302      	movs	r3, #2
 8019fe0:	602b      	str	r3, [r5, #0]
 8019fe2:	b146      	cbz	r6, 8019ff6 <rmw_validate_full_topic_name+0x36>
 8019fe4:	2300      	movs	r3, #0
 8019fe6:	4618      	mov	r0, r3
 8019fe8:	6033      	str	r3, [r6, #0]
 8019fea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019fee:	2301      	movs	r3, #1
 8019ff0:	602b      	str	r3, [r5, #0]
 8019ff2:	2e00      	cmp	r6, #0
 8019ff4:	d1f6      	bne.n	8019fe4 <rmw_validate_full_topic_name+0x24>
 8019ff6:	2000      	movs	r0, #0
 8019ff8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019ffc:	1e43      	subs	r3, r0, #1
 8019ffe:	5ce2      	ldrb	r2, [r4, r3]
 801a000:	2a2f      	cmp	r2, #47	; 0x2f
 801a002:	d041      	beq.n	801a088 <rmw_validate_full_topic_name+0xc8>
 801a004:	1e62      	subs	r2, r4, #1
 801a006:	f1c4 0e01 	rsb	lr, r4, #1
 801a00a:	eb02 0800 	add.w	r8, r2, r0
 801a00e:	eb0e 0702 	add.w	r7, lr, r2
 801a012:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 801a016:	f023 0120 	bic.w	r1, r3, #32
 801a01a:	f1a3 0c2f 	sub.w	ip, r3, #47	; 0x2f
 801a01e:	3941      	subs	r1, #65	; 0x41
 801a020:	2919      	cmp	r1, #25
 801a022:	d90f      	bls.n	801a044 <rmw_validate_full_topic_name+0x84>
 801a024:	f1bc 0f0a 	cmp.w	ip, #10
 801a028:	d90c      	bls.n	801a044 <rmw_validate_full_topic_name+0x84>
 801a02a:	f1a3 035f 	sub.w	r3, r3, #95	; 0x5f
 801a02e:	fab3 f383 	clz	r3, r3
 801a032:	095b      	lsrs	r3, r3, #5
 801a034:	b933      	cbnz	r3, 801a044 <rmw_validate_full_topic_name+0x84>
 801a036:	2204      	movs	r2, #4
 801a038:	602a      	str	r2, [r5, #0]
 801a03a:	2e00      	cmp	r6, #0
 801a03c:	d0db      	beq.n	8019ff6 <rmw_validate_full_topic_name+0x36>
 801a03e:	4618      	mov	r0, r3
 801a040:	6037      	str	r7, [r6, #0]
 801a042:	e7d2      	b.n	8019fea <rmw_validate_full_topic_name+0x2a>
 801a044:	4542      	cmp	r2, r8
 801a046:	d1e2      	bne.n	801a00e <rmw_validate_full_topic_name+0x4e>
 801a048:	2301      	movs	r3, #1
 801a04a:	4f1a      	ldr	r7, [pc, #104]	; (801a0b4 <rmw_validate_full_topic_name+0xf4>)
 801a04c:	e004      	b.n	801a058 <rmw_validate_full_topic_name+0x98>
 801a04e:	4298      	cmp	r0, r3
 801a050:	f104 0401 	add.w	r4, r4, #1
 801a054:	4613      	mov	r3, r2
 801a056:	d91c      	bls.n	801a092 <rmw_validate_full_topic_name+0xd2>
 801a058:	4298      	cmp	r0, r3
 801a05a:	f103 0201 	add.w	r2, r3, #1
 801a05e:	d0f6      	beq.n	801a04e <rmw_validate_full_topic_name+0x8e>
 801a060:	7821      	ldrb	r1, [r4, #0]
 801a062:	292f      	cmp	r1, #47	; 0x2f
 801a064:	d1f3      	bne.n	801a04e <rmw_validate_full_topic_name+0x8e>
 801a066:	7861      	ldrb	r1, [r4, #1]
 801a068:	292f      	cmp	r1, #47	; 0x2f
 801a06a:	d01e      	beq.n	801a0aa <rmw_validate_full_topic_name+0xea>
 801a06c:	5dc9      	ldrb	r1, [r1, r7]
 801a06e:	0749      	lsls	r1, r1, #29
 801a070:	d5ed      	bpl.n	801a04e <rmw_validate_full_topic_name+0x8e>
 801a072:	2206      	movs	r2, #6
 801a074:	602a      	str	r2, [r5, #0]
 801a076:	2e00      	cmp	r6, #0
 801a078:	d0bd      	beq.n	8019ff6 <rmw_validate_full_topic_name+0x36>
 801a07a:	2000      	movs	r0, #0
 801a07c:	6033      	str	r3, [r6, #0]
 801a07e:	e7b4      	b.n	8019fea <rmw_validate_full_topic_name+0x2a>
 801a080:	200b      	movs	r0, #11
 801a082:	4770      	bx	lr
 801a084:	200b      	movs	r0, #11
 801a086:	e7b0      	b.n	8019fea <rmw_validate_full_topic_name+0x2a>
 801a088:	2203      	movs	r2, #3
 801a08a:	602a      	str	r2, [r5, #0]
 801a08c:	2e00      	cmp	r6, #0
 801a08e:	d1f4      	bne.n	801a07a <rmw_validate_full_topic_name+0xba>
 801a090:	e7b1      	b.n	8019ff6 <rmw_validate_full_topic_name+0x36>
 801a092:	28f7      	cmp	r0, #247	; 0xf7
 801a094:	d803      	bhi.n	801a09e <rmw_validate_full_topic_name+0xde>
 801a096:	2300      	movs	r3, #0
 801a098:	4618      	mov	r0, r3
 801a09a:	602b      	str	r3, [r5, #0]
 801a09c:	e7a5      	b.n	8019fea <rmw_validate_full_topic_name+0x2a>
 801a09e:	2307      	movs	r3, #7
 801a0a0:	602b      	str	r3, [r5, #0]
 801a0a2:	2e00      	cmp	r6, #0
 801a0a4:	d0a7      	beq.n	8019ff6 <rmw_validate_full_topic_name+0x36>
 801a0a6:	23f6      	movs	r3, #246	; 0xf6
 801a0a8:	e7e7      	b.n	801a07a <rmw_validate_full_topic_name+0xba>
 801a0aa:	2205      	movs	r2, #5
 801a0ac:	602a      	str	r2, [r5, #0]
 801a0ae:	2e00      	cmp	r6, #0
 801a0b0:	d1e3      	bne.n	801a07a <rmw_validate_full_topic_name+0xba>
 801a0b2:	e7a0      	b.n	8019ff6 <rmw_validate_full_topic_name+0x36>
 801a0b4:	0801e7bc 	.word	0x0801e7bc

0801a0b8 <on_status>:
 801a0b8:	b082      	sub	sp, #8
 801a0ba:	b002      	add	sp, #8
 801a0bc:	4770      	bx	lr
 801a0be:	bf00      	nop

0801a0c0 <on_topic>:
 801a0c0:	4a23      	ldr	r2, [pc, #140]	; (801a150 <on_topic+0x90>)
 801a0c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a0c6:	6812      	ldr	r2, [r2, #0]
 801a0c8:	b094      	sub	sp, #80	; 0x50
 801a0ca:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 801a0cc:	f8bd 506c 	ldrh.w	r5, [sp, #108]	; 0x6c
 801a0d0:	9113      	str	r1, [sp, #76]	; 0x4c
 801a0d2:	9312      	str	r3, [sp, #72]	; 0x48
 801a0d4:	b3c2      	cbz	r2, 801a148 <on_topic+0x88>
 801a0d6:	f8bd 104c 	ldrh.w	r1, [sp, #76]	; 0x4c
 801a0da:	f89d 004e 	ldrb.w	r0, [sp, #78]	; 0x4e
 801a0de:	e001      	b.n	801a0e4 <on_topic+0x24>
 801a0e0:	6852      	ldr	r2, [r2, #4]
 801a0e2:	b38a      	cbz	r2, 801a148 <on_topic+0x88>
 801a0e4:	6894      	ldr	r4, [r2, #8]
 801a0e6:	8aa3      	ldrh	r3, [r4, #20]
 801a0e8:	428b      	cmp	r3, r1
 801a0ea:	d1f9      	bne.n	801a0e0 <on_topic+0x20>
 801a0ec:	7da3      	ldrb	r3, [r4, #22]
 801a0ee:	4283      	cmp	r3, r0
 801a0f0:	d1f6      	bne.n	801a0e0 <on_topic+0x20>
 801a0f2:	2248      	movs	r2, #72	; 0x48
 801a0f4:	f104 0130 	add.w	r1, r4, #48	; 0x30
 801a0f8:	4668      	mov	r0, sp
 801a0fa:	f002 faf0 	bl	801c6de <memcpy>
 801a0fe:	f104 0328 	add.w	r3, r4, #40	; 0x28
 801a102:	4620      	mov	r0, r4
 801a104:	cb0c      	ldmia	r3, {r2, r3}
 801a106:	f7f9 f8af 	bl	8013268 <rmw_uxrce_get_static_input_buffer_for_entity>
 801a10a:	4607      	mov	r7, r0
 801a10c:	b1e0      	cbz	r0, 801a148 <on_topic+0x88>
 801a10e:	f8d0 8008 	ldr.w	r8, [r0, #8]
 801a112:	462a      	mov	r2, r5
 801a114:	4630      	mov	r0, r6
 801a116:	f108 0110 	add.w	r1, r8, #16
 801a11a:	f000 fc2f 	bl	801a97c <ucdr_deserialize_array_uint8_t>
 801a11e:	b930      	cbnz	r0, 801a12e <on_topic+0x6e>
 801a120:	4639      	mov	r1, r7
 801a122:	480c      	ldr	r0, [pc, #48]	; (801a154 <on_topic+0x94>)
 801a124:	b014      	add	sp, #80	; 0x50
 801a126:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a12a:	f000 b8bd 	b.w	801a2a8 <put_memory>
 801a12e:	f8c8 4814 	str.w	r4, [r8, #2068]	; 0x814
 801a132:	f8c8 5810 	str.w	r5, [r8, #2064]	; 0x810
 801a136:	f000 fb33 	bl	801a7a0 <rmw_uros_epoch_nanos>
 801a13a:	f508 6202 	add.w	r2, r8, #2080	; 0x820
 801a13e:	2305      	movs	r3, #5
 801a140:	e942 0102 	strd	r0, r1, [r2, #-8]
 801a144:	f888 3820 	strb.w	r3, [r8, #2080]	; 0x820
 801a148:	b014      	add	sp, #80	; 0x50
 801a14a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a14e:	bf00      	nop
 801a150:	20012a5c 	.word	0x20012a5c
 801a154:	20012a4c 	.word	0x20012a4c

0801a158 <on_request>:
 801a158:	4824      	ldr	r0, [pc, #144]	; (801a1ec <on_request+0x94>)
 801a15a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a15e:	6800      	ldr	r0, [r0, #0]
 801a160:	b094      	sub	sp, #80	; 0x50
 801a162:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 801a164:	f8bd 706c 	ldrh.w	r7, [sp, #108]	; 0x6c
 801a168:	9113      	str	r1, [sp, #76]	; 0x4c
 801a16a:	2800      	cmp	r0, #0
 801a16c:	d03b      	beq.n	801a1e6 <on_request+0x8e>
 801a16e:	461d      	mov	r5, r3
 801a170:	e001      	b.n	801a176 <on_request+0x1e>
 801a172:	6840      	ldr	r0, [r0, #4]
 801a174:	b3b8      	cbz	r0, 801a1e6 <on_request+0x8e>
 801a176:	6884      	ldr	r4, [r0, #8]
 801a178:	8b21      	ldrh	r1, [r4, #24]
 801a17a:	4291      	cmp	r1, r2
 801a17c:	d1f9      	bne.n	801a172 <on_request+0x1a>
 801a17e:	2248      	movs	r2, #72	; 0x48
 801a180:	f104 0128 	add.w	r1, r4, #40	; 0x28
 801a184:	4668      	mov	r0, sp
 801a186:	f002 faaa 	bl	801c6de <memcpy>
 801a18a:	f104 0320 	add.w	r3, r4, #32
 801a18e:	4620      	mov	r0, r4
 801a190:	cb0c      	ldmia	r3, {r2, r3}
 801a192:	f7f9 f869 	bl	8013268 <rmw_uxrce_get_static_input_buffer_for_entity>
 801a196:	4680      	mov	r8, r0
 801a198:	b328      	cbz	r0, 801a1e6 <on_request+0x8e>
 801a19a:	4630      	mov	r0, r6
 801a19c:	f8d8 6008 	ldr.w	r6, [r8, #8]
 801a1a0:	463a      	mov	r2, r7
 801a1a2:	f106 0110 	add.w	r1, r6, #16
 801a1a6:	f000 fbe9 	bl	801a97c <ucdr_deserialize_array_uint8_t>
 801a1aa:	b930      	cbnz	r0, 801a1ba <on_request+0x62>
 801a1ac:	4641      	mov	r1, r8
 801a1ae:	4810      	ldr	r0, [pc, #64]	; (801a1f0 <on_request+0x98>)
 801a1b0:	b014      	add	sp, #80	; 0x50
 801a1b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a1b6:	f000 b877 	b.w	801a2a8 <put_memory>
 801a1ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801a1bc:	f606 0c28 	addw	ip, r6, #2088	; 0x828
 801a1c0:	f8c6 4814 	str.w	r4, [r6, #2068]	; 0x814
 801a1c4:	f8c6 7810 	str.w	r7, [r6, #2064]	; 0x810
 801a1c8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801a1cc:	e895 0003 	ldmia.w	r5, {r0, r1}
 801a1d0:	e88c 0003 	stmia.w	ip, {r0, r1}
 801a1d4:	f000 fae4 	bl	801a7a0 <rmw_uros_epoch_nanos>
 801a1d8:	f506 6202 	add.w	r2, r6, #2080	; 0x820
 801a1dc:	2303      	movs	r3, #3
 801a1de:	e942 0102 	strd	r0, r1, [r2, #-8]
 801a1e2:	f886 3820 	strb.w	r3, [r6, #2080]	; 0x820
 801a1e6:	b014      	add	sp, #80	; 0x50
 801a1e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a1ec:	20012a2c 	.word	0x20012a2c
 801a1f0:	20012a4c 	.word	0x20012a4c

0801a1f4 <on_reply>:
 801a1f4:	4822      	ldr	r0, [pc, #136]	; (801a280 <on_reply+0x8c>)
 801a1f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a1fa:	6800      	ldr	r0, [r0, #0]
 801a1fc:	b094      	sub	sp, #80	; 0x50
 801a1fe:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 801a200:	f8bd 706c 	ldrh.w	r7, [sp, #108]	; 0x6c
 801a204:	9113      	str	r1, [sp, #76]	; 0x4c
 801a206:	b3b8      	cbz	r0, 801a278 <on_reply+0x84>
 801a208:	461d      	mov	r5, r3
 801a20a:	e001      	b.n	801a210 <on_reply+0x1c>
 801a20c:	6840      	ldr	r0, [r0, #4]
 801a20e:	b398      	cbz	r0, 801a278 <on_reply+0x84>
 801a210:	6884      	ldr	r4, [r0, #8]
 801a212:	8b21      	ldrh	r1, [r4, #24]
 801a214:	4291      	cmp	r1, r2
 801a216:	d1f9      	bne.n	801a20c <on_reply+0x18>
 801a218:	2248      	movs	r2, #72	; 0x48
 801a21a:	f104 0128 	add.w	r1, r4, #40	; 0x28
 801a21e:	4668      	mov	r0, sp
 801a220:	f002 fa5d 	bl	801c6de <memcpy>
 801a224:	f104 0320 	add.w	r3, r4, #32
 801a228:	4620      	mov	r0, r4
 801a22a:	cb0c      	ldmia	r3, {r2, r3}
 801a22c:	f7f9 f81c 	bl	8013268 <rmw_uxrce_get_static_input_buffer_for_entity>
 801a230:	4680      	mov	r8, r0
 801a232:	b308      	cbz	r0, 801a278 <on_reply+0x84>
 801a234:	4630      	mov	r0, r6
 801a236:	f8d8 6008 	ldr.w	r6, [r8, #8]
 801a23a:	463a      	mov	r2, r7
 801a23c:	f106 0110 	add.w	r1, r6, #16
 801a240:	f000 fb9c 	bl	801a97c <ucdr_deserialize_array_uint8_t>
 801a244:	b930      	cbnz	r0, 801a254 <on_reply+0x60>
 801a246:	4641      	mov	r1, r8
 801a248:	480e      	ldr	r0, [pc, #56]	; (801a284 <on_reply+0x90>)
 801a24a:	b014      	add	sp, #80	; 0x50
 801a24c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a250:	f000 b82a 	b.w	801a2a8 <put_memory>
 801a254:	2200      	movs	r2, #0
 801a256:	f8c6 4814 	str.w	r4, [r6, #2068]	; 0x814
 801a25a:	f8c6 7810 	str.w	r7, [r6, #2064]	; 0x810
 801a25e:	f8c6 282c 	str.w	r2, [r6, #2092]	; 0x82c
 801a262:	f8c6 5828 	str.w	r5, [r6, #2088]	; 0x828
 801a266:	f000 fa9b 	bl	801a7a0 <rmw_uros_epoch_nanos>
 801a26a:	f506 6202 	add.w	r2, r6, #2080	; 0x820
 801a26e:	2304      	movs	r3, #4
 801a270:	e942 0102 	strd	r0, r1, [r2, #-8]
 801a274:	f886 3820 	strb.w	r3, [r6, #2080]	; 0x820
 801a278:	b014      	add	sp, #80	; 0x50
 801a27a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a27e:	bf00      	nop
 801a280:	2000e13c 	.word	0x2000e13c
 801a284:	20012a4c 	.word	0x20012a4c

0801a288 <get_memory>:
 801a288:	4603      	mov	r3, r0
 801a28a:	6840      	ldr	r0, [r0, #4]
 801a28c:	b158      	cbz	r0, 801a2a6 <get_memory+0x1e>
 801a28e:	6842      	ldr	r2, [r0, #4]
 801a290:	605a      	str	r2, [r3, #4]
 801a292:	b10a      	cbz	r2, 801a298 <get_memory+0x10>
 801a294:	2100      	movs	r1, #0
 801a296:	6011      	str	r1, [r2, #0]
 801a298:	681a      	ldr	r2, [r3, #0]
 801a29a:	6042      	str	r2, [r0, #4]
 801a29c:	b102      	cbz	r2, 801a2a0 <get_memory+0x18>
 801a29e:	6010      	str	r0, [r2, #0]
 801a2a0:	2200      	movs	r2, #0
 801a2a2:	6002      	str	r2, [r0, #0]
 801a2a4:	6018      	str	r0, [r3, #0]
 801a2a6:	4770      	bx	lr

0801a2a8 <put_memory>:
 801a2a8:	680b      	ldr	r3, [r1, #0]
 801a2aa:	b10b      	cbz	r3, 801a2b0 <put_memory+0x8>
 801a2ac:	684a      	ldr	r2, [r1, #4]
 801a2ae:	605a      	str	r2, [r3, #4]
 801a2b0:	684a      	ldr	r2, [r1, #4]
 801a2b2:	b102      	cbz	r2, 801a2b6 <put_memory+0xe>
 801a2b4:	6013      	str	r3, [r2, #0]
 801a2b6:	6803      	ldr	r3, [r0, #0]
 801a2b8:	428b      	cmp	r3, r1
 801a2ba:	6843      	ldr	r3, [r0, #4]
 801a2bc:	bf08      	it	eq
 801a2be:	6002      	streq	r2, [r0, #0]
 801a2c0:	604b      	str	r3, [r1, #4]
 801a2c2:	b103      	cbz	r3, 801a2c6 <put_memory+0x1e>
 801a2c4:	6019      	str	r1, [r3, #0]
 801a2c6:	2300      	movs	r3, #0
 801a2c8:	600b      	str	r3, [r1, #0]
 801a2ca:	6041      	str	r1, [r0, #4]
 801a2cc:	4770      	bx	lr
 801a2ce:	bf00      	nop

0801a2d0 <rmw_destroy_client>:
 801a2d0:	b570      	push	{r4, r5, r6, lr}
 801a2d2:	b128      	cbz	r0, 801a2e0 <rmw_destroy_client+0x10>
 801a2d4:	4604      	mov	r4, r0
 801a2d6:	6800      	ldr	r0, [r0, #0]
 801a2d8:	460d      	mov	r5, r1
 801a2da:	f7f9 f9d9 	bl	8013690 <is_uxrce_rmw_identifier_valid>
 801a2de:	b910      	cbnz	r0, 801a2e6 <rmw_destroy_client+0x16>
 801a2e0:	2401      	movs	r4, #1
 801a2e2:	4620      	mov	r0, r4
 801a2e4:	bd70      	pop	{r4, r5, r6, pc}
 801a2e6:	6863      	ldr	r3, [r4, #4]
 801a2e8:	2b00      	cmp	r3, #0
 801a2ea:	d0f9      	beq.n	801a2e0 <rmw_destroy_client+0x10>
 801a2ec:	2d00      	cmp	r5, #0
 801a2ee:	d0f7      	beq.n	801a2e0 <rmw_destroy_client+0x10>
 801a2f0:	6828      	ldr	r0, [r5, #0]
 801a2f2:	f7f9 f9cd 	bl	8013690 <is_uxrce_rmw_identifier_valid>
 801a2f6:	2800      	cmp	r0, #0
 801a2f8:	d0f2      	beq.n	801a2e0 <rmw_destroy_client+0x10>
 801a2fa:	686e      	ldr	r6, [r5, #4]
 801a2fc:	2e00      	cmp	r6, #0
 801a2fe:	d0ef      	beq.n	801a2e0 <rmw_destroy_client+0x10>
 801a300:	6864      	ldr	r4, [r4, #4]
 801a302:	6932      	ldr	r2, [r6, #16]
 801a304:	6920      	ldr	r0, [r4, #16]
 801a306:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 801a30a:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801a30e:	6819      	ldr	r1, [r3, #0]
 801a310:	f7f9 ff60 	bl	80141d4 <uxr_buffer_cancel_data>
 801a314:	4602      	mov	r2, r0
 801a316:	6920      	ldr	r0, [r4, #16]
 801a318:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 801a31c:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801a320:	f7f9 f8a4 	bl	801346c <run_xrce_session>
 801a324:	6920      	ldr	r0, [r4, #16]
 801a326:	6932      	ldr	r2, [r6, #16]
 801a328:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 801a32c:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801a330:	6819      	ldr	r1, [r3, #0]
 801a332:	f7f9 fbeb 	bl	8013b0c <uxr_buffer_delete_entity>
 801a336:	4602      	mov	r2, r0
 801a338:	6920      	ldr	r0, [r4, #16]
 801a33a:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 801a33e:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801a342:	f7f9 f893 	bl	801346c <run_xrce_session>
 801a346:	4603      	mov	r3, r0
 801a348:	4628      	mov	r0, r5
 801a34a:	2b00      	cmp	r3, #0
 801a34c:	bf14      	ite	ne
 801a34e:	2400      	movne	r4, #0
 801a350:	2402      	moveq	r4, #2
 801a352:	f7f8 ff67 	bl	8013224 <rmw_uxrce_fini_client_memory>
 801a356:	e7c4      	b.n	801a2e2 <rmw_destroy_client+0x12>

0801a358 <rmw_get_implementation_identifier>:
 801a358:	4b01      	ldr	r3, [pc, #4]	; (801a360 <rmw_get_implementation_identifier+0x8>)
 801a35a:	6818      	ldr	r0, [r3, #0]
 801a35c:	4770      	bx	lr
 801a35e:	bf00      	nop
 801a360:	0801e714 	.word	0x0801e714

0801a364 <rmw_create_guard_condition>:
 801a364:	b538      	push	{r3, r4, r5, lr}
 801a366:	4605      	mov	r5, r0
 801a368:	4808      	ldr	r0, [pc, #32]	; (801a38c <rmw_create_guard_condition+0x28>)
 801a36a:	f7ff ff8d 	bl	801a288 <get_memory>
 801a36e:	4603      	mov	r3, r0
 801a370:	b148      	cbz	r0, 801a386 <rmw_create_guard_condition+0x22>
 801a372:	6884      	ldr	r4, [r0, #8]
 801a374:	2300      	movs	r3, #0
 801a376:	61e5      	str	r5, [r4, #28]
 801a378:	7423      	strb	r3, [r4, #16]
 801a37a:	f7ff ffed 	bl	801a358 <rmw_get_implementation_identifier>
 801a37e:	f104 0314 	add.w	r3, r4, #20
 801a382:	e9c4 0405 	strd	r0, r4, [r4, #20]
 801a386:	4618      	mov	r0, r3
 801a388:	bd38      	pop	{r3, r4, r5, pc}
 801a38a:	bf00      	nop
 801a38c:	200129ec 	.word	0x200129ec

0801a390 <rmw_destroy_guard_condition>:
 801a390:	b508      	push	{r3, lr}
 801a392:	4b08      	ldr	r3, [pc, #32]	; (801a3b4 <rmw_destroy_guard_condition+0x24>)
 801a394:	6819      	ldr	r1, [r3, #0]
 801a396:	b911      	cbnz	r1, 801a39e <rmw_destroy_guard_condition+0xe>
 801a398:	e00a      	b.n	801a3b0 <rmw_destroy_guard_condition+0x20>
 801a39a:	6849      	ldr	r1, [r1, #4]
 801a39c:	b141      	cbz	r1, 801a3b0 <rmw_destroy_guard_condition+0x20>
 801a39e:	688b      	ldr	r3, [r1, #8]
 801a3a0:	3314      	adds	r3, #20
 801a3a2:	4298      	cmp	r0, r3
 801a3a4:	d1f9      	bne.n	801a39a <rmw_destroy_guard_condition+0xa>
 801a3a6:	4803      	ldr	r0, [pc, #12]	; (801a3b4 <rmw_destroy_guard_condition+0x24>)
 801a3a8:	f7ff ff7e 	bl	801a2a8 <put_memory>
 801a3ac:	2000      	movs	r0, #0
 801a3ae:	bd08      	pop	{r3, pc}
 801a3b0:	2001      	movs	r0, #1
 801a3b2:	bd08      	pop	{r3, pc}
 801a3b4:	200129ec 	.word	0x200129ec

0801a3b8 <create_topic>:
 801a3b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a3bc:	4605      	mov	r5, r0
 801a3be:	b084      	sub	sp, #16
 801a3c0:	4822      	ldr	r0, [pc, #136]	; (801a44c <create_topic+0x94>)
 801a3c2:	460f      	mov	r7, r1
 801a3c4:	4616      	mov	r6, r2
 801a3c6:	f7ff ff5f 	bl	801a288 <get_memory>
 801a3ca:	4604      	mov	r4, r0
 801a3cc:	2800      	cmp	r0, #0
 801a3ce:	d039      	beq.n	801a444 <create_topic+0x8c>
 801a3d0:	692b      	ldr	r3, [r5, #16]
 801a3d2:	2102      	movs	r1, #2
 801a3d4:	6884      	ldr	r4, [r0, #8]
 801a3d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801a3da:	f8df 8078 	ldr.w	r8, [pc, #120]	; 801a454 <create_topic+0x9c>
 801a3de:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	; 0x596
 801a3e2:	1c42      	adds	r2, r0, #1
 801a3e4:	e9c4 6505 	strd	r6, r5, [r4, #20]
 801a3e8:	f8a3 2596 	strh.w	r2, [r3, #1430]	; 0x596
 801a3ec:	f7f9 fe88 	bl	8014100 <uxr_object_id>
 801a3f0:	223c      	movs	r2, #60	; 0x3c
 801a3f2:	6120      	str	r0, [r4, #16]
 801a3f4:	4641      	mov	r1, r8
 801a3f6:	4638      	mov	r0, r7
 801a3f8:	f7f9 f932 	bl	8013660 <generate_topic_name>
 801a3fc:	b1f0      	cbz	r0, 801a43c <create_topic+0x84>
 801a3fe:	4f14      	ldr	r7, [pc, #80]	; (801a450 <create_topic+0x98>)
 801a400:	4630      	mov	r0, r6
 801a402:	2264      	movs	r2, #100	; 0x64
 801a404:	4639      	mov	r1, r7
 801a406:	f7f9 f8fd 	bl	8013604 <generate_type_name>
 801a40a:	b1b8      	cbz	r0, 801a43c <create_topic+0x84>
 801a40c:	6928      	ldr	r0, [r5, #16]
 801a40e:	2106      	movs	r1, #6
 801a410:	696b      	ldr	r3, [r5, #20]
 801a412:	f8d0 2384 	ldr.w	r2, [r0, #900]	; 0x384
 801a416:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801a41a:	f8cd 8000 	str.w	r8, [sp]
 801a41e:	e9cd 7101 	strd	r7, r1, [sp, #4]
 801a422:	6811      	ldr	r1, [r2, #0]
 801a424:	6922      	ldr	r2, [r4, #16]
 801a426:	f7f9 fbef 	bl	8013c08 <uxr_buffer_create_topic_bin>
 801a42a:	4602      	mov	r2, r0
 801a42c:	6928      	ldr	r0, [r5, #16]
 801a42e:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 801a432:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 801a436:	f7f9 f819 	bl	801346c <run_xrce_session>
 801a43a:	b918      	cbnz	r0, 801a444 <create_topic+0x8c>
 801a43c:	4620      	mov	r0, r4
 801a43e:	2400      	movs	r4, #0
 801a440:	f7f8 ff06 	bl	8013250 <rmw_uxrce_fini_topic_memory>
 801a444:	4620      	mov	r0, r4
 801a446:	b004      	add	sp, #16
 801a448:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a44c:	20012a6c 	.word	0x20012a6c
 801a450:	20012b00 	.word	0x20012b00
 801a454:	20012ac4 	.word	0x20012ac4

0801a458 <destroy_topic>:
 801a458:	b538      	push	{r3, r4, r5, lr}
 801a45a:	6985      	ldr	r5, [r0, #24]
 801a45c:	b1dd      	cbz	r5, 801a496 <destroy_topic+0x3e>
 801a45e:	4604      	mov	r4, r0
 801a460:	6928      	ldr	r0, [r5, #16]
 801a462:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 801a466:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801a46a:	6922      	ldr	r2, [r4, #16]
 801a46c:	6819      	ldr	r1, [r3, #0]
 801a46e:	f7f9 fb4d 	bl	8013b0c <uxr_buffer_delete_entity>
 801a472:	4602      	mov	r2, r0
 801a474:	6928      	ldr	r0, [r5, #16]
 801a476:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801a47a:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 801a47e:	f7f8 fff5 	bl	801346c <run_xrce_session>
 801a482:	4603      	mov	r3, r0
 801a484:	4620      	mov	r0, r4
 801a486:	2b00      	cmp	r3, #0
 801a488:	bf14      	ite	ne
 801a48a:	2400      	movne	r4, #0
 801a48c:	2402      	moveq	r4, #2
 801a48e:	f7f8 fedf 	bl	8013250 <rmw_uxrce_fini_topic_memory>
 801a492:	4620      	mov	r0, r4
 801a494:	bd38      	pop	{r3, r4, r5, pc}
 801a496:	2401      	movs	r4, #1
 801a498:	4620      	mov	r0, r4
 801a49a:	bd38      	pop	{r3, r4, r5, pc}

0801a49c <rmw_wait>:
 801a49c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801a4a0:	4698      	mov	r8, r3
 801a4a2:	ea40 0301 	orr.w	r3, r0, r1
 801a4a6:	b089      	sub	sp, #36	; 0x24
 801a4a8:	ea48 0303 	orr.w	r3, r8, r3
 801a4ac:	9c12      	ldr	r4, [sp, #72]	; 0x48
 801a4ae:	4313      	orrs	r3, r2
 801a4b0:	f000 8106 	beq.w	801a6c0 <rmw_wait+0x224>
 801a4b4:	4605      	mov	r5, r0
 801a4b6:	460e      	mov	r6, r1
 801a4b8:	4691      	mov	r9, r2
 801a4ba:	b16c      	cbz	r4, 801a4d8 <rmw_wait+0x3c>
 801a4bc:	4ba6      	ldr	r3, [pc, #664]	; (801a758 <rmw_wait+0x2bc>)
 801a4be:	af04      	add	r7, sp, #16
 801a4c0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801a4c2:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
 801a4c6:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 801a4ca:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 801a4ce:	f7ff fcef 	bl	8019eb0 <rmw_time_equal>
 801a4d2:	2800      	cmp	r0, #0
 801a4d4:	f000 810b 	beq.w	801a6ee <rmw_wait+0x252>
 801a4d8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801a4dc:	f7f8 ff48 	bl	8013370 <rmw_uxrce_clean_expired_static_input_buffer>
 801a4e0:	4b9e      	ldr	r3, [pc, #632]	; (801a75c <rmw_wait+0x2c0>)
 801a4e2:	681c      	ldr	r4, [r3, #0]
 801a4e4:	b14c      	cbz	r4, 801a4fa <rmw_wait+0x5e>
 801a4e6:	4623      	mov	r3, r4
 801a4e8:	2100      	movs	r1, #0
 801a4ea:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 801a4ee:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 801a4f2:	f882 15a4 	strb.w	r1, [r2, #1444]	; 0x5a4
 801a4f6:	2b00      	cmp	r3, #0
 801a4f8:	d1f7      	bne.n	801a4ea <rmw_wait+0x4e>
 801a4fa:	f1b9 0f00 	cmp.w	r9, #0
 801a4fe:	d011      	beq.n	801a524 <rmw_wait+0x88>
 801a500:	f8d9 1000 	ldr.w	r1, [r9]
 801a504:	b171      	cbz	r1, 801a524 <rmw_wait+0x88>
 801a506:	f8d9 c004 	ldr.w	ip, [r9, #4]
 801a50a:	2300      	movs	r3, #0
 801a50c:	2001      	movs	r0, #1
 801a50e:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 801a512:	3301      	adds	r3, #1
 801a514:	6f92      	ldr	r2, [r2, #120]	; 0x78
 801a516:	4299      	cmp	r1, r3
 801a518:	6912      	ldr	r2, [r2, #16]
 801a51a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 801a51e:	f882 05a4 	strb.w	r0, [r2, #1444]	; 0x5a4
 801a522:	d1f4      	bne.n	801a50e <rmw_wait+0x72>
 801a524:	f1b8 0f00 	cmp.w	r8, #0
 801a528:	d011      	beq.n	801a54e <rmw_wait+0xb2>
 801a52a:	f8d8 1000 	ldr.w	r1, [r8]
 801a52e:	b171      	cbz	r1, 801a54e <rmw_wait+0xb2>
 801a530:	f8d8 c004 	ldr.w	ip, [r8, #4]
 801a534:	2300      	movs	r3, #0
 801a536:	2001      	movs	r0, #1
 801a538:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 801a53c:	3301      	adds	r3, #1
 801a53e:	6f92      	ldr	r2, [r2, #120]	; 0x78
 801a540:	4299      	cmp	r1, r3
 801a542:	6912      	ldr	r2, [r2, #16]
 801a544:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 801a548:	f882 05a4 	strb.w	r0, [r2, #1444]	; 0x5a4
 801a54c:	d1f4      	bne.n	801a538 <rmw_wait+0x9c>
 801a54e:	b185      	cbz	r5, 801a572 <rmw_wait+0xd6>
 801a550:	6829      	ldr	r1, [r5, #0]
 801a552:	b171      	cbz	r1, 801a572 <rmw_wait+0xd6>
 801a554:	f8d5 c004 	ldr.w	ip, [r5, #4]
 801a558:	2300      	movs	r3, #0
 801a55a:	2001      	movs	r0, #1
 801a55c:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 801a560:	3301      	adds	r3, #1
 801a562:	6a12      	ldr	r2, [r2, #32]
 801a564:	4299      	cmp	r1, r3
 801a566:	6912      	ldr	r2, [r2, #16]
 801a568:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 801a56c:	f882 05a4 	strb.w	r0, [r2, #1444]	; 0x5a4
 801a570:	d1f4      	bne.n	801a55c <rmw_wait+0xc0>
 801a572:	b344      	cbz	r4, 801a5c6 <rmw_wait+0x12a>
 801a574:	4622      	mov	r2, r4
 801a576:	2300      	movs	r3, #0
 801a578:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 801a57c:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 801a580:	f891 15a4 	ldrb.w	r1, [r1, #1444]	; 0x5a4
 801a584:	440b      	add	r3, r1
 801a586:	b2db      	uxtb	r3, r3
 801a588:	2a00      	cmp	r2, #0
 801a58a:	d1f5      	bne.n	801a578 <rmw_wait+0xdc>
 801a58c:	2b00      	cmp	r3, #0
 801a58e:	d05f      	beq.n	801a650 <rmw_wait+0x1b4>
 801a590:	1c7a      	adds	r2, r7, #1
 801a592:	d00d      	beq.n	801a5b0 <rmw_wait+0x114>
 801a594:	ee07 7a90 	vmov	s15, r7
 801a598:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 801a59c:	ee07 3a90 	vmov	s15, r3
 801a5a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801a5a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801a5a8:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 801a5ac:	ee17 7a90 	vmov	r7, s15
 801a5b0:	68a0      	ldr	r0, [r4, #8]
 801a5b2:	f500 5380 	add.w	r3, r0, #4096	; 0x1000
 801a5b6:	f893 35a4 	ldrb.w	r3, [r3, #1444]	; 0x5a4
 801a5ba:	2b00      	cmp	r3, #0
 801a5bc:	f040 808d 	bne.w	801a6da <rmw_wait+0x23e>
 801a5c0:	6864      	ldr	r4, [r4, #4]
 801a5c2:	2c00      	cmp	r4, #0
 801a5c4:	d1f4      	bne.n	801a5b0 <rmw_wait+0x114>
 801a5c6:	f1b9 0f00 	cmp.w	r9, #0
 801a5ca:	f000 80a1 	beq.w	801a710 <rmw_wait+0x274>
 801a5ce:	f8d9 7000 	ldr.w	r7, [r9]
 801a5d2:	2f00      	cmp	r7, #0
 801a5d4:	f000 80a4 	beq.w	801a720 <rmw_wait+0x284>
 801a5d8:	2400      	movs	r4, #0
 801a5da:	4627      	mov	r7, r4
 801a5dc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801a5e0:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801a5e4:	f7f8 fe9a 	bl	801331c <rmw_uxrce_find_static_input_buffer_by_owner>
 801a5e8:	2800      	cmp	r0, #0
 801a5ea:	d03b      	beq.n	801a664 <rmw_wait+0x1c8>
 801a5ec:	3401      	adds	r4, #1
 801a5ee:	f8d9 3000 	ldr.w	r3, [r9]
 801a5f2:	2701      	movs	r7, #1
 801a5f4:	42a3      	cmp	r3, r4
 801a5f6:	d8f1      	bhi.n	801a5dc <rmw_wait+0x140>
 801a5f8:	2701      	movs	r7, #1
 801a5fa:	f1b8 0f00 	cmp.w	r8, #0
 801a5fe:	d010      	beq.n	801a622 <rmw_wait+0x186>
 801a600:	f8d8 3000 	ldr.w	r3, [r8]
 801a604:	b16b      	cbz	r3, 801a622 <rmw_wait+0x186>
 801a606:	2400      	movs	r4, #0
 801a608:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801a60c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801a610:	f7f8 fe84 	bl	801331c <rmw_uxrce_find_static_input_buffer_by_owner>
 801a614:	b370      	cbz	r0, 801a674 <rmw_wait+0x1d8>
 801a616:	3401      	adds	r4, #1
 801a618:	f8d8 3000 	ldr.w	r3, [r8]
 801a61c:	2701      	movs	r7, #1
 801a61e:	42a3      	cmp	r3, r4
 801a620:	d8f2      	bhi.n	801a608 <rmw_wait+0x16c>
 801a622:	2d00      	cmp	r5, #0
 801a624:	d035      	beq.n	801a692 <rmw_wait+0x1f6>
 801a626:	682b      	ldr	r3, [r5, #0]
 801a628:	b39b      	cbz	r3, 801a692 <rmw_wait+0x1f6>
 801a62a:	2400      	movs	r4, #0
 801a62c:	686b      	ldr	r3, [r5, #4]
 801a62e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801a632:	f7f8 fe73 	bl	801331c <rmw_uxrce_find_static_input_buffer_by_owner>
 801a636:	b328      	cbz	r0, 801a684 <rmw_wait+0x1e8>
 801a638:	3401      	adds	r4, #1
 801a63a:	682b      	ldr	r3, [r5, #0]
 801a63c:	2701      	movs	r7, #1
 801a63e:	42a3      	cmp	r3, r4
 801a640:	d8f4      	bhi.n	801a62c <rmw_wait+0x190>
 801a642:	2e00      	cmp	r6, #0
 801a644:	d03c      	beq.n	801a6c0 <rmw_wait+0x224>
 801a646:	6834      	ldr	r4, [r6, #0]
 801a648:	2c00      	cmp	r4, #0
 801a64a:	d039      	beq.n	801a6c0 <rmw_wait+0x224>
 801a64c:	2701      	movs	r7, #1
 801a64e:	e023      	b.n	801a698 <rmw_wait+0x1fc>
 801a650:	68a0      	ldr	r0, [r4, #8]
 801a652:	2100      	movs	r1, #0
 801a654:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801a658:	f7fa fb54 	bl	8014d04 <uxr_run_session_timeout>
 801a65c:	6864      	ldr	r4, [r4, #4]
 801a65e:	2c00      	cmp	r4, #0
 801a660:	d1f6      	bne.n	801a650 <rmw_wait+0x1b4>
 801a662:	e7b0      	b.n	801a5c6 <rmw_wait+0x12a>
 801a664:	e9d9 3200 	ldrd	r3, r2, [r9]
 801a668:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 801a66c:	3401      	adds	r4, #1
 801a66e:	42a3      	cmp	r3, r4
 801a670:	d8b4      	bhi.n	801a5dc <rmw_wait+0x140>
 801a672:	e7c2      	b.n	801a5fa <rmw_wait+0x15e>
 801a674:	e9d8 3200 	ldrd	r3, r2, [r8]
 801a678:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 801a67c:	3401      	adds	r4, #1
 801a67e:	429c      	cmp	r4, r3
 801a680:	d3c2      	bcc.n	801a608 <rmw_wait+0x16c>
 801a682:	e7ce      	b.n	801a622 <rmw_wait+0x186>
 801a684:	e9d5 3200 	ldrd	r3, r2, [r5]
 801a688:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 801a68c:	3401      	adds	r4, #1
 801a68e:	42a3      	cmp	r3, r4
 801a690:	d8cc      	bhi.n	801a62c <rmw_wait+0x190>
 801a692:	b1a6      	cbz	r6, 801a6be <rmw_wait+0x222>
 801a694:	6834      	ldr	r4, [r6, #0]
 801a696:	b194      	cbz	r4, 801a6be <rmw_wait+0x222>
 801a698:	2300      	movs	r3, #0
 801a69a:	461d      	mov	r5, r3
 801a69c:	e004      	b.n	801a6a8 <rmw_wait+0x20c>
 801a69e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 801a6a2:	3301      	adds	r3, #1
 801a6a4:	42a3      	cmp	r3, r4
 801a6a6:	d00a      	beq.n	801a6be <rmw_wait+0x222>
 801a6a8:	6870      	ldr	r0, [r6, #4]
 801a6aa:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 801a6ae:	7c0a      	ldrb	r2, [r1, #16]
 801a6b0:	2a00      	cmp	r2, #0
 801a6b2:	d0f4      	beq.n	801a69e <rmw_wait+0x202>
 801a6b4:	3301      	adds	r3, #1
 801a6b6:	4617      	mov	r7, r2
 801a6b8:	740d      	strb	r5, [r1, #16]
 801a6ba:	42a3      	cmp	r3, r4
 801a6bc:	d1f4      	bne.n	801a6a8 <rmw_wait+0x20c>
 801a6be:	b147      	cbz	r7, 801a6d2 <rmw_wait+0x236>
 801a6c0:	2000      	movs	r0, #0
 801a6c2:	b009      	add	sp, #36	; 0x24
 801a6c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a6c8:	b11e      	cbz	r6, 801a6d2 <rmw_wait+0x236>
 801a6ca:	6834      	ldr	r4, [r6, #0]
 801a6cc:	462f      	mov	r7, r5
 801a6ce:	2c00      	cmp	r4, #0
 801a6d0:	d1e2      	bne.n	801a698 <rmw_wait+0x1fc>
 801a6d2:	2002      	movs	r0, #2
 801a6d4:	b009      	add	sp, #36	; 0x24
 801a6d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a6da:	4639      	mov	r1, r7
 801a6dc:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801a6e0:	f7fa fb2a 	bl	8014d38 <uxr_run_session_until_data>
 801a6e4:	6864      	ldr	r4, [r4, #4]
 801a6e6:	2c00      	cmp	r4, #0
 801a6e8:	f47f af62 	bne.w	801a5b0 <rmw_wait+0x114>
 801a6ec:	e76b      	b.n	801a5c6 <rmw_wait+0x12a>
 801a6ee:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 801a6f2:	f7ff fc33 	bl	8019f5c <rmw_time_total_nsec>
 801a6f6:	2300      	movs	r3, #0
 801a6f8:	4a19      	ldr	r2, [pc, #100]	; (801a760 <rmw_wait+0x2c4>)
 801a6fa:	f7e5 fe59 	bl	80003b0 <__aeabi_uldivmod>
 801a6fe:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 801a702:	4607      	mov	r7, r0
 801a704:	f171 0300 	sbcs.w	r3, r1, #0
 801a708:	bfa8      	it	ge
 801a70a:	f06f 4700 	mvnge.w	r7, #2147483648	; 0x80000000
 801a70e:	e6e5      	b.n	801a4dc <rmw_wait+0x40>
 801a710:	f1b8 0f00 	cmp.w	r8, #0
 801a714:	d00f      	beq.n	801a736 <rmw_wait+0x29a>
 801a716:	f8d8 3000 	ldr.w	r3, [r8]
 801a71a:	b193      	cbz	r3, 801a742 <rmw_wait+0x2a6>
 801a71c:	464f      	mov	r7, r9
 801a71e:	e772      	b.n	801a606 <rmw_wait+0x16a>
 801a720:	f1b8 0f00 	cmp.w	r8, #0
 801a724:	d007      	beq.n	801a736 <rmw_wait+0x29a>
 801a726:	f8d8 3000 	ldr.w	r3, [r8]
 801a72a:	2b00      	cmp	r3, #0
 801a72c:	f47f af6b 	bne.w	801a606 <rmw_wait+0x16a>
 801a730:	b155      	cbz	r5, 801a748 <rmw_wait+0x2ac>
 801a732:	461f      	mov	r7, r3
 801a734:	e777      	b.n	801a626 <rmw_wait+0x18a>
 801a736:	2d00      	cmp	r5, #0
 801a738:	d0c6      	beq.n	801a6c8 <rmw_wait+0x22c>
 801a73a:	682b      	ldr	r3, [r5, #0]
 801a73c:	b143      	cbz	r3, 801a750 <rmw_wait+0x2b4>
 801a73e:	4647      	mov	r7, r8
 801a740:	e773      	b.n	801a62a <rmw_wait+0x18e>
 801a742:	b10d      	cbz	r5, 801a748 <rmw_wait+0x2ac>
 801a744:	464f      	mov	r7, r9
 801a746:	e76e      	b.n	801a626 <rmw_wait+0x18a>
 801a748:	462f      	mov	r7, r5
 801a74a:	2e00      	cmp	r6, #0
 801a74c:	d1a2      	bne.n	801a694 <rmw_wait+0x1f8>
 801a74e:	e7c0      	b.n	801a6d2 <rmw_wait+0x236>
 801a750:	4647      	mov	r7, r8
 801a752:	2e00      	cmp	r6, #0
 801a754:	d19e      	bne.n	801a694 <rmw_wait+0x1f8>
 801a756:	e7bc      	b.n	801a6d2 <rmw_wait+0x236>
 801a758:	0801d4f8 	.word	0x0801d4f8
 801a75c:	20012a3c 	.word	0x20012a3c
 801a760:	000f4240 	.word	0x000f4240

0801a764 <rmw_create_wait_set>:
 801a764:	b508      	push	{r3, lr}
 801a766:	4803      	ldr	r0, [pc, #12]	; (801a774 <rmw_create_wait_set+0x10>)
 801a768:	f7ff fd8e 	bl	801a288 <get_memory>
 801a76c:	b108      	cbz	r0, 801a772 <rmw_create_wait_set+0xe>
 801a76e:	6880      	ldr	r0, [r0, #8]
 801a770:	3010      	adds	r0, #16
 801a772:	bd08      	pop	{r3, pc}
 801a774:	20012a7c 	.word	0x20012a7c

0801a778 <rmw_destroy_wait_set>:
 801a778:	b508      	push	{r3, lr}
 801a77a:	4b08      	ldr	r3, [pc, #32]	; (801a79c <rmw_destroy_wait_set+0x24>)
 801a77c:	6819      	ldr	r1, [r3, #0]
 801a77e:	b911      	cbnz	r1, 801a786 <rmw_destroy_wait_set+0xe>
 801a780:	e00a      	b.n	801a798 <rmw_destroy_wait_set+0x20>
 801a782:	6849      	ldr	r1, [r1, #4]
 801a784:	b141      	cbz	r1, 801a798 <rmw_destroy_wait_set+0x20>
 801a786:	688b      	ldr	r3, [r1, #8]
 801a788:	3310      	adds	r3, #16
 801a78a:	4298      	cmp	r0, r3
 801a78c:	d1f9      	bne.n	801a782 <rmw_destroy_wait_set+0xa>
 801a78e:	4803      	ldr	r0, [pc, #12]	; (801a79c <rmw_destroy_wait_set+0x24>)
 801a790:	f7ff fd8a 	bl	801a2a8 <put_memory>
 801a794:	2000      	movs	r0, #0
 801a796:	bd08      	pop	{r3, pc}
 801a798:	2001      	movs	r0, #1
 801a79a:	bd08      	pop	{r3, pc}
 801a79c:	20012a7c 	.word	0x20012a7c

0801a7a0 <rmw_uros_epoch_nanos>:
 801a7a0:	4b05      	ldr	r3, [pc, #20]	; (801a7b8 <rmw_uros_epoch_nanos+0x18>)
 801a7a2:	681b      	ldr	r3, [r3, #0]
 801a7a4:	b123      	cbz	r3, 801a7b0 <rmw_uros_epoch_nanos+0x10>
 801a7a6:	6898      	ldr	r0, [r3, #8]
 801a7a8:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801a7ac:	f7f9 bf20 	b.w	80145f0 <uxr_epoch_nanos>
 801a7b0:	2000      	movs	r0, #0
 801a7b2:	2100      	movs	r1, #0
 801a7b4:	4770      	bx	lr
 801a7b6:	bf00      	nop
 801a7b8:	20012a3c 	.word	0x20012a3c

0801a7bc <std_msgs__msg__String__init>:
 801a7bc:	b538      	push	{r3, r4, r5, lr}
 801a7be:	4604      	mov	r4, r0
 801a7c0:	b128      	cbz	r0, 801a7ce <std_msgs__msg__String__init+0x12>
 801a7c2:	f7f8 ff8b 	bl	80136dc <rosidl_runtime_c__String__init>
 801a7c6:	4605      	mov	r5, r0
 801a7c8:	b120      	cbz	r0, 801a7d4 <std_msgs__msg__String__init+0x18>
 801a7ca:	4628      	mov	r0, r5
 801a7cc:	bd38      	pop	{r3, r4, r5, pc}
 801a7ce:	4605      	mov	r5, r0
 801a7d0:	4628      	mov	r0, r5
 801a7d2:	bd38      	pop	{r3, r4, r5, pc}
 801a7d4:	4620      	mov	r0, r4
 801a7d6:	f7f8 ff97 	bl	8013708 <rosidl_runtime_c__String__fini>
 801a7da:	4628      	mov	r0, r5
 801a7dc:	bd38      	pop	{r3, r4, r5, pc}
 801a7de:	bf00      	nop

0801a7e0 <std_msgs__msg__String__fini>:
 801a7e0:	b108      	cbz	r0, 801a7e6 <std_msgs__msg__String__fini+0x6>
 801a7e2:	f7f8 bf91 	b.w	8013708 <rosidl_runtime_c__String__fini>
 801a7e6:	4770      	bx	lr

0801a7e8 <ucdr_serialize_endian_array_char>:
 801a7e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a7ec:	4619      	mov	r1, r3
 801a7ee:	461f      	mov	r7, r3
 801a7f0:	4605      	mov	r5, r0
 801a7f2:	4690      	mov	r8, r2
 801a7f4:	f7f4 ffa2 	bl	800f73c <ucdr_check_buffer_available_for>
 801a7f8:	b9e0      	cbnz	r0, 801a834 <ucdr_serialize_endian_array_char+0x4c>
 801a7fa:	463e      	mov	r6, r7
 801a7fc:	e00b      	b.n	801a816 <ucdr_serialize_endian_array_char+0x2e>
 801a7fe:	4441      	add	r1, r8
 801a800:	68a8      	ldr	r0, [r5, #8]
 801a802:	4622      	mov	r2, r4
 801a804:	1b36      	subs	r6, r6, r4
 801a806:	f001 ff6a 	bl	801c6de <memcpy>
 801a80a:	68ab      	ldr	r3, [r5, #8]
 801a80c:	6928      	ldr	r0, [r5, #16]
 801a80e:	4423      	add	r3, r4
 801a810:	4420      	add	r0, r4
 801a812:	60ab      	str	r3, [r5, #8]
 801a814:	6128      	str	r0, [r5, #16]
 801a816:	4631      	mov	r1, r6
 801a818:	2201      	movs	r2, #1
 801a81a:	4628      	mov	r0, r5
 801a81c:	f7f5 f818 	bl	800f850 <ucdr_check_final_buffer_behavior_array>
 801a820:	1bb9      	subs	r1, r7, r6
 801a822:	4604      	mov	r4, r0
 801a824:	2800      	cmp	r0, #0
 801a826:	d1ea      	bne.n	801a7fe <ucdr_serialize_endian_array_char+0x16>
 801a828:	2301      	movs	r3, #1
 801a82a:	7da8      	ldrb	r0, [r5, #22]
 801a82c:	756b      	strb	r3, [r5, #21]
 801a82e:	4058      	eors	r0, r3
 801a830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a834:	463a      	mov	r2, r7
 801a836:	4641      	mov	r1, r8
 801a838:	68a8      	ldr	r0, [r5, #8]
 801a83a:	f001 ff50 	bl	801c6de <memcpy>
 801a83e:	68aa      	ldr	r2, [r5, #8]
 801a840:	692b      	ldr	r3, [r5, #16]
 801a842:	443a      	add	r2, r7
 801a844:	443b      	add	r3, r7
 801a846:	60aa      	str	r2, [r5, #8]
 801a848:	612b      	str	r3, [r5, #16]
 801a84a:	e7ed      	b.n	801a828 <ucdr_serialize_endian_array_char+0x40>

0801a84c <ucdr_deserialize_endian_array_char>:
 801a84c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a850:	4619      	mov	r1, r3
 801a852:	461f      	mov	r7, r3
 801a854:	4605      	mov	r5, r0
 801a856:	4690      	mov	r8, r2
 801a858:	f7f4 ff70 	bl	800f73c <ucdr_check_buffer_available_for>
 801a85c:	b9e8      	cbnz	r0, 801a89a <ucdr_deserialize_endian_array_char+0x4e>
 801a85e:	463e      	mov	r6, r7
 801a860:	e00c      	b.n	801a87c <ucdr_deserialize_endian_array_char+0x30>
 801a862:	eb08 0003 	add.w	r0, r8, r3
 801a866:	68a9      	ldr	r1, [r5, #8]
 801a868:	4622      	mov	r2, r4
 801a86a:	1b36      	subs	r6, r6, r4
 801a86c:	f001 ff37 	bl	801c6de <memcpy>
 801a870:	68ab      	ldr	r3, [r5, #8]
 801a872:	6928      	ldr	r0, [r5, #16]
 801a874:	4423      	add	r3, r4
 801a876:	4420      	add	r0, r4
 801a878:	60ab      	str	r3, [r5, #8]
 801a87a:	6128      	str	r0, [r5, #16]
 801a87c:	4631      	mov	r1, r6
 801a87e:	2201      	movs	r2, #1
 801a880:	4628      	mov	r0, r5
 801a882:	f7f4 ffe5 	bl	800f850 <ucdr_check_final_buffer_behavior_array>
 801a886:	1bbb      	subs	r3, r7, r6
 801a888:	4604      	mov	r4, r0
 801a88a:	2800      	cmp	r0, #0
 801a88c:	d1e9      	bne.n	801a862 <ucdr_deserialize_endian_array_char+0x16>
 801a88e:	2301      	movs	r3, #1
 801a890:	7da8      	ldrb	r0, [r5, #22]
 801a892:	756b      	strb	r3, [r5, #21]
 801a894:	4058      	eors	r0, r3
 801a896:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a89a:	463a      	mov	r2, r7
 801a89c:	68a9      	ldr	r1, [r5, #8]
 801a89e:	4640      	mov	r0, r8
 801a8a0:	f001 ff1d 	bl	801c6de <memcpy>
 801a8a4:	68aa      	ldr	r2, [r5, #8]
 801a8a6:	692b      	ldr	r3, [r5, #16]
 801a8a8:	443a      	add	r2, r7
 801a8aa:	443b      	add	r3, r7
 801a8ac:	60aa      	str	r2, [r5, #8]
 801a8ae:	612b      	str	r3, [r5, #16]
 801a8b0:	e7ed      	b.n	801a88e <ucdr_deserialize_endian_array_char+0x42>
 801a8b2:	bf00      	nop

0801a8b4 <ucdr_serialize_array_uint8_t>:
 801a8b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a8b8:	4688      	mov	r8, r1
 801a8ba:	4611      	mov	r1, r2
 801a8bc:	4617      	mov	r7, r2
 801a8be:	4605      	mov	r5, r0
 801a8c0:	f7f4 ff3c 	bl	800f73c <ucdr_check_buffer_available_for>
 801a8c4:	b9e0      	cbnz	r0, 801a900 <ucdr_serialize_array_uint8_t+0x4c>
 801a8c6:	463e      	mov	r6, r7
 801a8c8:	e00b      	b.n	801a8e2 <ucdr_serialize_array_uint8_t+0x2e>
 801a8ca:	4441      	add	r1, r8
 801a8cc:	68a8      	ldr	r0, [r5, #8]
 801a8ce:	4622      	mov	r2, r4
 801a8d0:	1b36      	subs	r6, r6, r4
 801a8d2:	f001 ff04 	bl	801c6de <memcpy>
 801a8d6:	68ab      	ldr	r3, [r5, #8]
 801a8d8:	6928      	ldr	r0, [r5, #16]
 801a8da:	4423      	add	r3, r4
 801a8dc:	4420      	add	r0, r4
 801a8de:	60ab      	str	r3, [r5, #8]
 801a8e0:	6128      	str	r0, [r5, #16]
 801a8e2:	4631      	mov	r1, r6
 801a8e4:	2201      	movs	r2, #1
 801a8e6:	4628      	mov	r0, r5
 801a8e8:	f7f4 ffb2 	bl	800f850 <ucdr_check_final_buffer_behavior_array>
 801a8ec:	1bb9      	subs	r1, r7, r6
 801a8ee:	4604      	mov	r4, r0
 801a8f0:	2800      	cmp	r0, #0
 801a8f2:	d1ea      	bne.n	801a8ca <ucdr_serialize_array_uint8_t+0x16>
 801a8f4:	2301      	movs	r3, #1
 801a8f6:	7da8      	ldrb	r0, [r5, #22]
 801a8f8:	756b      	strb	r3, [r5, #21]
 801a8fa:	4058      	eors	r0, r3
 801a8fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a900:	463a      	mov	r2, r7
 801a902:	4641      	mov	r1, r8
 801a904:	68a8      	ldr	r0, [r5, #8]
 801a906:	f001 feea 	bl	801c6de <memcpy>
 801a90a:	68aa      	ldr	r2, [r5, #8]
 801a90c:	692b      	ldr	r3, [r5, #16]
 801a90e:	443a      	add	r2, r7
 801a910:	443b      	add	r3, r7
 801a912:	60aa      	str	r2, [r5, #8]
 801a914:	612b      	str	r3, [r5, #16]
 801a916:	e7ed      	b.n	801a8f4 <ucdr_serialize_array_uint8_t+0x40>

0801a918 <ucdr_serialize_endian_array_uint8_t>:
 801a918:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a91c:	4619      	mov	r1, r3
 801a91e:	461f      	mov	r7, r3
 801a920:	4605      	mov	r5, r0
 801a922:	4690      	mov	r8, r2
 801a924:	f7f4 ff0a 	bl	800f73c <ucdr_check_buffer_available_for>
 801a928:	b9e0      	cbnz	r0, 801a964 <ucdr_serialize_endian_array_uint8_t+0x4c>
 801a92a:	463e      	mov	r6, r7
 801a92c:	e00b      	b.n	801a946 <ucdr_serialize_endian_array_uint8_t+0x2e>
 801a92e:	4441      	add	r1, r8
 801a930:	68a8      	ldr	r0, [r5, #8]
 801a932:	4622      	mov	r2, r4
 801a934:	1b36      	subs	r6, r6, r4
 801a936:	f001 fed2 	bl	801c6de <memcpy>
 801a93a:	68ab      	ldr	r3, [r5, #8]
 801a93c:	6928      	ldr	r0, [r5, #16]
 801a93e:	4423      	add	r3, r4
 801a940:	4420      	add	r0, r4
 801a942:	60ab      	str	r3, [r5, #8]
 801a944:	6128      	str	r0, [r5, #16]
 801a946:	4631      	mov	r1, r6
 801a948:	2201      	movs	r2, #1
 801a94a:	4628      	mov	r0, r5
 801a94c:	f7f4 ff80 	bl	800f850 <ucdr_check_final_buffer_behavior_array>
 801a950:	1bb9      	subs	r1, r7, r6
 801a952:	4604      	mov	r4, r0
 801a954:	2800      	cmp	r0, #0
 801a956:	d1ea      	bne.n	801a92e <ucdr_serialize_endian_array_uint8_t+0x16>
 801a958:	2301      	movs	r3, #1
 801a95a:	7da8      	ldrb	r0, [r5, #22]
 801a95c:	756b      	strb	r3, [r5, #21]
 801a95e:	4058      	eors	r0, r3
 801a960:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a964:	463a      	mov	r2, r7
 801a966:	4641      	mov	r1, r8
 801a968:	68a8      	ldr	r0, [r5, #8]
 801a96a:	f001 feb8 	bl	801c6de <memcpy>
 801a96e:	68aa      	ldr	r2, [r5, #8]
 801a970:	692b      	ldr	r3, [r5, #16]
 801a972:	443a      	add	r2, r7
 801a974:	443b      	add	r3, r7
 801a976:	60aa      	str	r2, [r5, #8]
 801a978:	612b      	str	r3, [r5, #16]
 801a97a:	e7ed      	b.n	801a958 <ucdr_serialize_endian_array_uint8_t+0x40>

0801a97c <ucdr_deserialize_array_uint8_t>:
 801a97c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a980:	4688      	mov	r8, r1
 801a982:	4611      	mov	r1, r2
 801a984:	4617      	mov	r7, r2
 801a986:	4605      	mov	r5, r0
 801a988:	f7f4 fed8 	bl	800f73c <ucdr_check_buffer_available_for>
 801a98c:	b9e8      	cbnz	r0, 801a9ca <ucdr_deserialize_array_uint8_t+0x4e>
 801a98e:	463e      	mov	r6, r7
 801a990:	e00c      	b.n	801a9ac <ucdr_deserialize_array_uint8_t+0x30>
 801a992:	eb08 0003 	add.w	r0, r8, r3
 801a996:	68a9      	ldr	r1, [r5, #8]
 801a998:	4622      	mov	r2, r4
 801a99a:	1b36      	subs	r6, r6, r4
 801a99c:	f001 fe9f 	bl	801c6de <memcpy>
 801a9a0:	68ab      	ldr	r3, [r5, #8]
 801a9a2:	6928      	ldr	r0, [r5, #16]
 801a9a4:	4423      	add	r3, r4
 801a9a6:	4420      	add	r0, r4
 801a9a8:	60ab      	str	r3, [r5, #8]
 801a9aa:	6128      	str	r0, [r5, #16]
 801a9ac:	4631      	mov	r1, r6
 801a9ae:	2201      	movs	r2, #1
 801a9b0:	4628      	mov	r0, r5
 801a9b2:	f7f4 ff4d 	bl	800f850 <ucdr_check_final_buffer_behavior_array>
 801a9b6:	1bbb      	subs	r3, r7, r6
 801a9b8:	4604      	mov	r4, r0
 801a9ba:	2800      	cmp	r0, #0
 801a9bc:	d1e9      	bne.n	801a992 <ucdr_deserialize_array_uint8_t+0x16>
 801a9be:	2301      	movs	r3, #1
 801a9c0:	7da8      	ldrb	r0, [r5, #22]
 801a9c2:	756b      	strb	r3, [r5, #21]
 801a9c4:	4058      	eors	r0, r3
 801a9c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a9ca:	463a      	mov	r2, r7
 801a9cc:	68a9      	ldr	r1, [r5, #8]
 801a9ce:	4640      	mov	r0, r8
 801a9d0:	f001 fe85 	bl	801c6de <memcpy>
 801a9d4:	68aa      	ldr	r2, [r5, #8]
 801a9d6:	692b      	ldr	r3, [r5, #16]
 801a9d8:	443a      	add	r2, r7
 801a9da:	443b      	add	r3, r7
 801a9dc:	60aa      	str	r2, [r5, #8]
 801a9de:	612b      	str	r3, [r5, #16]
 801a9e0:	e7ed      	b.n	801a9be <ucdr_deserialize_array_uint8_t+0x42>
 801a9e2:	bf00      	nop

0801a9e4 <ucdr_deserialize_endian_array_uint8_t>:
 801a9e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a9e8:	4619      	mov	r1, r3
 801a9ea:	461f      	mov	r7, r3
 801a9ec:	4605      	mov	r5, r0
 801a9ee:	4690      	mov	r8, r2
 801a9f0:	f7f4 fea4 	bl	800f73c <ucdr_check_buffer_available_for>
 801a9f4:	b9e8      	cbnz	r0, 801aa32 <ucdr_deserialize_endian_array_uint8_t+0x4e>
 801a9f6:	463e      	mov	r6, r7
 801a9f8:	e00c      	b.n	801aa14 <ucdr_deserialize_endian_array_uint8_t+0x30>
 801a9fa:	eb08 0003 	add.w	r0, r8, r3
 801a9fe:	68a9      	ldr	r1, [r5, #8]
 801aa00:	4622      	mov	r2, r4
 801aa02:	1b36      	subs	r6, r6, r4
 801aa04:	f001 fe6b 	bl	801c6de <memcpy>
 801aa08:	68ab      	ldr	r3, [r5, #8]
 801aa0a:	6928      	ldr	r0, [r5, #16]
 801aa0c:	4423      	add	r3, r4
 801aa0e:	4420      	add	r0, r4
 801aa10:	60ab      	str	r3, [r5, #8]
 801aa12:	6128      	str	r0, [r5, #16]
 801aa14:	4631      	mov	r1, r6
 801aa16:	2201      	movs	r2, #1
 801aa18:	4628      	mov	r0, r5
 801aa1a:	f7f4 ff19 	bl	800f850 <ucdr_check_final_buffer_behavior_array>
 801aa1e:	1bbb      	subs	r3, r7, r6
 801aa20:	4604      	mov	r4, r0
 801aa22:	2800      	cmp	r0, #0
 801aa24:	d1e9      	bne.n	801a9fa <ucdr_deserialize_endian_array_uint8_t+0x16>
 801aa26:	2301      	movs	r3, #1
 801aa28:	7da8      	ldrb	r0, [r5, #22]
 801aa2a:	756b      	strb	r3, [r5, #21]
 801aa2c:	4058      	eors	r0, r3
 801aa2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801aa32:	463a      	mov	r2, r7
 801aa34:	68a9      	ldr	r1, [r5, #8]
 801aa36:	4640      	mov	r0, r8
 801aa38:	f001 fe51 	bl	801c6de <memcpy>
 801aa3c:	68aa      	ldr	r2, [r5, #8]
 801aa3e:	692b      	ldr	r3, [r5, #16]
 801aa40:	443a      	add	r2, r7
 801aa42:	443b      	add	r3, r7
 801aa44:	60aa      	str	r2, [r5, #8]
 801aa46:	612b      	str	r3, [r5, #16]
 801aa48:	e7ed      	b.n	801aa26 <ucdr_deserialize_endian_array_uint8_t+0x42>
 801aa4a:	bf00      	nop

0801aa4c <ucdr_serialize_string>:
 801aa4c:	b510      	push	{r4, lr}
 801aa4e:	b082      	sub	sp, #8
 801aa50:	4604      	mov	r4, r0
 801aa52:	4608      	mov	r0, r1
 801aa54:	9101      	str	r1, [sp, #4]
 801aa56:	f7e5 fbfd 	bl	8000254 <strlen>
 801aa5a:	4602      	mov	r2, r0
 801aa5c:	9901      	ldr	r1, [sp, #4]
 801aa5e:	4620      	mov	r0, r4
 801aa60:	3201      	adds	r2, #1
 801aa62:	b002      	add	sp, #8
 801aa64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801aa68:	f7f8 bff8 	b.w	8013a5c <ucdr_serialize_sequence_char>

0801aa6c <ucdr_deserialize_string>:
 801aa6c:	b500      	push	{lr}
 801aa6e:	b083      	sub	sp, #12
 801aa70:	ab01      	add	r3, sp, #4
 801aa72:	f7f9 f805 	bl	8013a80 <ucdr_deserialize_sequence_char>
 801aa76:	b003      	add	sp, #12
 801aa78:	f85d fb04 	ldr.w	pc, [sp], #4

0801aa7c <uxr_init_input_best_effort_stream>:
 801aa7c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801aa80:	8003      	strh	r3, [r0, #0]
 801aa82:	4770      	bx	lr

0801aa84 <uxr_reset_input_best_effort_stream>:
 801aa84:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801aa88:	8003      	strh	r3, [r0, #0]
 801aa8a:	4770      	bx	lr

0801aa8c <uxr_receive_best_effort_message>:
 801aa8c:	b538      	push	{r3, r4, r5, lr}
 801aa8e:	4604      	mov	r4, r0
 801aa90:	8800      	ldrh	r0, [r0, #0]
 801aa92:	460d      	mov	r5, r1
 801aa94:	f000 fd44 	bl	801b520 <uxr_seq_num_cmp>
 801aa98:	4603      	mov	r3, r0
 801aa9a:	0fc0      	lsrs	r0, r0, #31
 801aa9c:	2b00      	cmp	r3, #0
 801aa9e:	bfb8      	it	lt
 801aaa0:	8025      	strhlt	r5, [r4, #0]
 801aaa2:	bd38      	pop	{r3, r4, r5, pc}

0801aaa4 <on_full_input_buffer>:
 801aaa4:	b570      	push	{r4, r5, r6, lr}
 801aaa6:	460c      	mov	r4, r1
 801aaa8:	4605      	mov	r5, r0
 801aaaa:	8908      	ldrh	r0, [r1, #8]
 801aaac:	682b      	ldr	r3, [r5, #0]
 801aaae:	7d26      	ldrb	r6, [r4, #20]
 801aab0:	e9d1 1200 	ldrd	r1, r2, [r1]
 801aab4:	fbb2 f2f0 	udiv	r2, r2, r0
 801aab8:	eba3 0c01 	sub.w	ip, r3, r1
 801aabc:	fbbc fcf2 	udiv	ip, ip, r2
 801aac0:	f10c 0c01 	add.w	ip, ip, #1
 801aac4:	fa1f f38c 	uxth.w	r3, ip
 801aac8:	fbb3 fcf0 	udiv	ip, r3, r0
 801aacc:	fb00 331c 	mls	r3, r0, ip, r3
 801aad0:	b29b      	uxth	r3, r3
 801aad2:	fb02 f303 	mul.w	r3, r2, r3
 801aad6:	1d18      	adds	r0, r3, #4
 801aad8:	4408      	add	r0, r1
 801aada:	f850 2c04 	ldr.w	r2, [r0, #-4]
 801aade:	b116      	cbz	r6, 801aae6 <on_full_input_buffer+0x42>
 801aae0:	2600      	movs	r6, #0
 801aae2:	f840 6c04 	str.w	r6, [r0, #-4]
 801aae6:	2a03      	cmp	r2, #3
 801aae8:	d801      	bhi.n	801aaee <on_full_input_buffer+0x4a>
 801aaea:	2001      	movs	r0, #1
 801aaec:	bd70      	pop	{r4, r5, r6, pc}
 801aaee:	3308      	adds	r3, #8
 801aaf0:	4628      	mov	r0, r5
 801aaf2:	3a04      	subs	r2, #4
 801aaf4:	4419      	add	r1, r3
 801aaf6:	692b      	ldr	r3, [r5, #16]
 801aaf8:	f7f4 fe6c 	bl	800f7d4 <ucdr_init_buffer_origin>
 801aafc:	4628      	mov	r0, r5
 801aafe:	4622      	mov	r2, r4
 801ab00:	4902      	ldr	r1, [pc, #8]	; (801ab0c <on_full_input_buffer+0x68>)
 801ab02:	f7f4 fe43 	bl	800f78c <ucdr_set_on_full_buffer_callback>
 801ab06:	2000      	movs	r0, #0
 801ab08:	bd70      	pop	{r4, r5, r6, pc}
 801ab0a:	bf00      	nop
 801ab0c:	0801aaa5 	.word	0x0801aaa5

0801ab10 <uxr_init_input_reliable_stream>:
 801ab10:	b510      	push	{r4, lr}
 801ab12:	e9c0 1200 	strd	r1, r2, [r0]
 801ab16:	2400      	movs	r4, #0
 801ab18:	9a02      	ldr	r2, [sp, #8]
 801ab1a:	8103      	strh	r3, [r0, #8]
 801ab1c:	6102      	str	r2, [r0, #16]
 801ab1e:	7504      	strb	r4, [r0, #20]
 801ab20:	b1c3      	cbz	r3, 801ab54 <uxr_init_input_reliable_stream+0x44>
 801ab22:	600c      	str	r4, [r1, #0]
 801ab24:	8901      	ldrh	r1, [r0, #8]
 801ab26:	2901      	cmp	r1, #1
 801ab28:	d914      	bls.n	801ab54 <uxr_init_input_reliable_stream+0x44>
 801ab2a:	f04f 0c01 	mov.w	ip, #1
 801ab2e:	6843      	ldr	r3, [r0, #4]
 801ab30:	f10c 0e01 	add.w	lr, ip, #1
 801ab34:	fbbc f2f1 	udiv	r2, ip, r1
 801ab38:	fbb3 f3f1 	udiv	r3, r3, r1
 801ab3c:	fb01 c212 	mls	r2, r1, r2, ip
 801ab40:	fa1f fc8e 	uxth.w	ip, lr
 801ab44:	b292      	uxth	r2, r2
 801ab46:	fb02 f303 	mul.w	r3, r2, r3
 801ab4a:	6802      	ldr	r2, [r0, #0]
 801ab4c:	50d4      	str	r4, [r2, r3]
 801ab4e:	8901      	ldrh	r1, [r0, #8]
 801ab50:	4561      	cmp	r1, ip
 801ab52:	d8ec      	bhi.n	801ab2e <uxr_init_input_reliable_stream+0x1e>
 801ab54:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801ab58:	60c3      	str	r3, [r0, #12]
 801ab5a:	bd10      	pop	{r4, pc}

0801ab5c <uxr_reset_input_reliable_stream>:
 801ab5c:	8901      	ldrh	r1, [r0, #8]
 801ab5e:	b1d9      	cbz	r1, 801ab98 <uxr_reset_input_reliable_stream+0x3c>
 801ab60:	b510      	push	{r4, lr}
 801ab62:	f04f 0e00 	mov.w	lr, #0
 801ab66:	46f4      	mov	ip, lr
 801ab68:	4674      	mov	r4, lr
 801ab6a:	6843      	ldr	r3, [r0, #4]
 801ab6c:	f10e 0e01 	add.w	lr, lr, #1
 801ab70:	fbbc f2f1 	udiv	r2, ip, r1
 801ab74:	fbb3 f3f1 	udiv	r3, r3, r1
 801ab78:	fb01 c212 	mls	r2, r1, r2, ip
 801ab7c:	fa1f fc8e 	uxth.w	ip, lr
 801ab80:	b292      	uxth	r2, r2
 801ab82:	fb02 f303 	mul.w	r3, r2, r3
 801ab86:	6802      	ldr	r2, [r0, #0]
 801ab88:	50d4      	str	r4, [r2, r3]
 801ab8a:	8901      	ldrh	r1, [r0, #8]
 801ab8c:	4561      	cmp	r1, ip
 801ab8e:	d8ec      	bhi.n	801ab6a <uxr_reset_input_reliable_stream+0xe>
 801ab90:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801ab94:	60c3      	str	r3, [r0, #12]
 801ab96:	bd10      	pop	{r4, pc}
 801ab98:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801ab9c:	60c3      	str	r3, [r0, #12]
 801ab9e:	4770      	bx	lr

0801aba0 <uxr_receive_reliable_message>:
 801aba0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801aba4:	4604      	mov	r4, r0
 801aba6:	460d      	mov	r5, r1
 801aba8:	8901      	ldrh	r1, [r0, #8]
 801abaa:	4617      	mov	r7, r2
 801abac:	8980      	ldrh	r0, [r0, #12]
 801abae:	4698      	mov	r8, r3
 801abb0:	f000 fcae 	bl	801b510 <uxr_seq_num_add>
 801abb4:	4629      	mov	r1, r5
 801abb6:	4606      	mov	r6, r0
 801abb8:	89a0      	ldrh	r0, [r4, #12]
 801abba:	f000 fcb1 	bl	801b520 <uxr_seq_num_cmp>
 801abbe:	2800      	cmp	r0, #0
 801abc0:	db0a      	blt.n	801abd8 <uxr_receive_reliable_message+0x38>
 801abc2:	2600      	movs	r6, #0
 801abc4:	4629      	mov	r1, r5
 801abc6:	89e0      	ldrh	r0, [r4, #14]
 801abc8:	f000 fcaa 	bl	801b520 <uxr_seq_num_cmp>
 801abcc:	2800      	cmp	r0, #0
 801abce:	da00      	bge.n	801abd2 <uxr_receive_reliable_message+0x32>
 801abd0:	81e5      	strh	r5, [r4, #14]
 801abd2:	4630      	mov	r0, r6
 801abd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801abd8:	4630      	mov	r0, r6
 801abda:	4629      	mov	r1, r5
 801abdc:	f000 fca0 	bl	801b520 <uxr_seq_num_cmp>
 801abe0:	2800      	cmp	r0, #0
 801abe2:	dbee      	blt.n	801abc2 <uxr_receive_reliable_message+0x22>
 801abe4:	6923      	ldr	r3, [r4, #16]
 801abe6:	4638      	mov	r0, r7
 801abe8:	4798      	blx	r3
 801abea:	4681      	mov	r9, r0
 801abec:	2101      	movs	r1, #1
 801abee:	89a0      	ldrh	r0, [r4, #12]
 801abf0:	f000 fc8e 	bl	801b510 <uxr_seq_num_add>
 801abf4:	f1b9 0f00 	cmp.w	r9, #0
 801abf8:	bf08      	it	eq
 801abfa:	4285      	cmpeq	r5, r0
 801abfc:	bf0c      	ite	eq
 801abfe:	2601      	moveq	r6, #1
 801ac00:	2600      	movne	r6, #0
 801ac02:	d104      	bne.n	801ac0e <uxr_receive_reliable_message+0x6e>
 801ac04:	2300      	movs	r3, #0
 801ac06:	9a08      	ldr	r2, [sp, #32]
 801ac08:	81a0      	strh	r0, [r4, #12]
 801ac0a:	7013      	strb	r3, [r2, #0]
 801ac0c:	e7da      	b.n	801abc4 <uxr_receive_reliable_message+0x24>
 801ac0e:	8922      	ldrh	r2, [r4, #8]
 801ac10:	6863      	ldr	r3, [r4, #4]
 801ac12:	fbb5 f0f2 	udiv	r0, r5, r2
 801ac16:	fbb3 f3f2 	udiv	r3, r3, r2
 801ac1a:	fb02 5010 	mls	r0, r2, r0, r5
 801ac1e:	b280      	uxth	r0, r0
 801ac20:	fb03 f000 	mul.w	r0, r3, r0
 801ac24:	6823      	ldr	r3, [r4, #0]
 801ac26:	3004      	adds	r0, #4
 801ac28:	4418      	add	r0, r3
 801ac2a:	f850 3c04 	ldr.w	r3, [r0, #-4]
 801ac2e:	2b00      	cmp	r3, #0
 801ac30:	d1c7      	bne.n	801abc2 <uxr_receive_reliable_message+0x22>
 801ac32:	4639      	mov	r1, r7
 801ac34:	4642      	mov	r2, r8
 801ac36:	f001 fd52 	bl	801c6de <memcpy>
 801ac3a:	8921      	ldrh	r1, [r4, #8]
 801ac3c:	6863      	ldr	r3, [r4, #4]
 801ac3e:	fbb5 f2f1 	udiv	r2, r5, r1
 801ac42:	fbb3 f3f1 	udiv	r3, r3, r1
 801ac46:	fb01 5212 	mls	r2, r1, r2, r5
 801ac4a:	b292      	uxth	r2, r2
 801ac4c:	fb02 f303 	mul.w	r3, r2, r3
 801ac50:	6822      	ldr	r2, [r4, #0]
 801ac52:	f842 8003 	str.w	r8, [r2, r3]
 801ac56:	2301      	movs	r3, #1
 801ac58:	9a08      	ldr	r2, [sp, #32]
 801ac5a:	7013      	strb	r3, [r2, #0]
 801ac5c:	f1b9 0f00 	cmp.w	r9, #0
 801ac60:	d0af      	beq.n	801abc2 <uxr_receive_reliable_message+0x22>
 801ac62:	89a6      	ldrh	r6, [r4, #12]
 801ac64:	2101      	movs	r1, #1
 801ac66:	4630      	mov	r0, r6
 801ac68:	f000 fc52 	bl	801b510 <uxr_seq_num_add>
 801ac6c:	8921      	ldrh	r1, [r4, #8]
 801ac6e:	6863      	ldr	r3, [r4, #4]
 801ac70:	4606      	mov	r6, r0
 801ac72:	fbb0 f2f1 	udiv	r2, r0, r1
 801ac76:	fbb3 f3f1 	udiv	r3, r3, r1
 801ac7a:	fb01 0212 	mls	r2, r1, r2, r0
 801ac7e:	6820      	ldr	r0, [r4, #0]
 801ac80:	b292      	uxth	r2, r2
 801ac82:	fb02 f303 	mul.w	r3, r2, r3
 801ac86:	3304      	adds	r3, #4
 801ac88:	4418      	add	r0, r3
 801ac8a:	f850 3c04 	ldr.w	r3, [r0, #-4]
 801ac8e:	2b00      	cmp	r3, #0
 801ac90:	d097      	beq.n	801abc2 <uxr_receive_reliable_message+0x22>
 801ac92:	6923      	ldr	r3, [r4, #16]
 801ac94:	4798      	blx	r3
 801ac96:	2802      	cmp	r0, #2
 801ac98:	d002      	beq.n	801aca0 <uxr_receive_reliable_message+0x100>
 801ac9a:	2801      	cmp	r0, #1
 801ac9c:	d0e2      	beq.n	801ac64 <uxr_receive_reliable_message+0xc4>
 801ac9e:	e790      	b.n	801abc2 <uxr_receive_reliable_message+0x22>
 801aca0:	2601      	movs	r6, #1
 801aca2:	e78f      	b.n	801abc4 <uxr_receive_reliable_message+0x24>

0801aca4 <uxr_next_input_reliable_buffer_available>:
 801aca4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801aca8:	4604      	mov	r4, r0
 801acaa:	460f      	mov	r7, r1
 801acac:	8980      	ldrh	r0, [r0, #12]
 801acae:	2101      	movs	r1, #1
 801acb0:	4690      	mov	r8, r2
 801acb2:	f000 fc2d 	bl	801b510 <uxr_seq_num_add>
 801acb6:	8922      	ldrh	r2, [r4, #8]
 801acb8:	6866      	ldr	r6, [r4, #4]
 801acba:	fbb0 f3f2 	udiv	r3, r0, r2
 801acbe:	fbb6 f6f2 	udiv	r6, r6, r2
 801acc2:	fb02 0313 	mls	r3, r2, r3, r0
 801acc6:	b29b      	uxth	r3, r3
 801acc8:	fb03 f606 	mul.w	r6, r3, r6
 801accc:	6823      	ldr	r3, [r4, #0]
 801acce:	3604      	adds	r6, #4
 801acd0:	441e      	add	r6, r3
 801acd2:	f856 9c04 	ldr.w	r9, [r6, #-4]
 801acd6:	f1b9 0f00 	cmp.w	r9, #0
 801acda:	d023      	beq.n	801ad24 <uxr_next_input_reliable_buffer_available+0x80>
 801acdc:	4605      	mov	r5, r0
 801acde:	6923      	ldr	r3, [r4, #16]
 801ace0:	4630      	mov	r0, r6
 801ace2:	4798      	blx	r3
 801ace4:	4682      	mov	sl, r0
 801ace6:	b300      	cbz	r0, 801ad2a <uxr_next_input_reliable_buffer_available+0x86>
 801ace8:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 801acec:	2101      	movs	r1, #1
 801acee:	4650      	mov	r0, sl
 801acf0:	f000 fc0e 	bl	801b510 <uxr_seq_num_add>
 801acf4:	8921      	ldrh	r1, [r4, #8]
 801acf6:	4682      	mov	sl, r0
 801acf8:	6863      	ldr	r3, [r4, #4]
 801acfa:	6820      	ldr	r0, [r4, #0]
 801acfc:	fbba f2f1 	udiv	r2, sl, r1
 801ad00:	fbb3 f3f1 	udiv	r3, r3, r1
 801ad04:	fb01 a212 	mls	r2, r1, r2, sl
 801ad08:	b292      	uxth	r2, r2
 801ad0a:	fb02 f303 	mul.w	r3, r2, r3
 801ad0e:	3304      	adds	r3, #4
 801ad10:	4418      	add	r0, r3
 801ad12:	f850 3c04 	ldr.w	r3, [r0, #-4]
 801ad16:	b12b      	cbz	r3, 801ad24 <uxr_next_input_reliable_buffer_available+0x80>
 801ad18:	6923      	ldr	r3, [r4, #16]
 801ad1a:	4798      	blx	r3
 801ad1c:	2802      	cmp	r0, #2
 801ad1e:	d01b      	beq.n	801ad58 <uxr_next_input_reliable_buffer_available+0xb4>
 801ad20:	2801      	cmp	r0, #1
 801ad22:	d0e3      	beq.n	801acec <uxr_next_input_reliable_buffer_available+0x48>
 801ad24:	2000      	movs	r0, #0
 801ad26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ad2a:	464a      	mov	r2, r9
 801ad2c:	4631      	mov	r1, r6
 801ad2e:	4638      	mov	r0, r7
 801ad30:	f7f4 fd58 	bl	800f7e4 <ucdr_init_buffer>
 801ad34:	8921      	ldrh	r1, [r4, #8]
 801ad36:	6863      	ldr	r3, [r4, #4]
 801ad38:	2001      	movs	r0, #1
 801ad3a:	fbb5 f2f1 	udiv	r2, r5, r1
 801ad3e:	fbb3 f3f1 	udiv	r3, r3, r1
 801ad42:	fb01 5212 	mls	r2, r1, r2, r5
 801ad46:	b292      	uxth	r2, r2
 801ad48:	fb02 f303 	mul.w	r3, r2, r3
 801ad4c:	6822      	ldr	r2, [r4, #0]
 801ad4e:	f842 a003 	str.w	sl, [r2, r3]
 801ad52:	81a5      	strh	r5, [r4, #12]
 801ad54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ad58:	8920      	ldrh	r0, [r4, #8]
 801ad5a:	eb06 0108 	add.w	r1, r6, r8
 801ad5e:	6863      	ldr	r3, [r4, #4]
 801ad60:	eba9 0208 	sub.w	r2, r9, r8
 801ad64:	fbb5 f6f0 	udiv	r6, r5, r0
 801ad68:	fbb3 f3f0 	udiv	r3, r3, r0
 801ad6c:	fb00 5516 	mls	r5, r0, r6, r5
 801ad70:	2000      	movs	r0, #0
 801ad72:	b2ad      	uxth	r5, r5
 801ad74:	fb03 f505 	mul.w	r5, r3, r5
 801ad78:	6823      	ldr	r3, [r4, #0]
 801ad7a:	5158      	str	r0, [r3, r5]
 801ad7c:	4638      	mov	r0, r7
 801ad7e:	f7f4 fd31 	bl	800f7e4 <ucdr_init_buffer>
 801ad82:	4638      	mov	r0, r7
 801ad84:	4622      	mov	r2, r4
 801ad86:	4903      	ldr	r1, [pc, #12]	; (801ad94 <uxr_next_input_reliable_buffer_available+0xf0>)
 801ad88:	f7f4 fd00 	bl	800f78c <ucdr_set_on_full_buffer_callback>
 801ad8c:	2001      	movs	r0, #1
 801ad8e:	f8a4 a00c 	strh.w	sl, [r4, #12]
 801ad92:	e7c8      	b.n	801ad26 <uxr_next_input_reliable_buffer_available+0x82>
 801ad94:	0801aaa5 	.word	0x0801aaa5

0801ad98 <uxr_process_heartbeat>:
 801ad98:	b538      	push	{r3, r4, r5, lr}
 801ad9a:	4611      	mov	r1, r2
 801ad9c:	4604      	mov	r4, r0
 801ad9e:	89c0      	ldrh	r0, [r0, #14]
 801ada0:	4615      	mov	r5, r2
 801ada2:	f000 fbbd 	bl	801b520 <uxr_seq_num_cmp>
 801ada6:	2800      	cmp	r0, #0
 801ada8:	bfb8      	it	lt
 801adaa:	81e5      	strhlt	r5, [r4, #14]
 801adac:	bd38      	pop	{r3, r4, r5, pc}
 801adae:	bf00      	nop

0801adb0 <uxr_compute_acknack>:
 801adb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801adb4:	8903      	ldrh	r3, [r0, #8]
 801adb6:	4604      	mov	r4, r0
 801adb8:	460f      	mov	r7, r1
 801adba:	8985      	ldrh	r5, [r0, #12]
 801adbc:	b1db      	cbz	r3, 801adf6 <uxr_compute_acknack+0x46>
 801adbe:	4628      	mov	r0, r5
 801adc0:	2601      	movs	r6, #1
 801adc2:	e004      	b.n	801adce <uxr_compute_acknack+0x1e>
 801adc4:	4566      	cmp	r6, ip
 801adc6:	f106 0601 	add.w	r6, r6, #1
 801adca:	d214      	bcs.n	801adf6 <uxr_compute_acknack+0x46>
 801adcc:	89a0      	ldrh	r0, [r4, #12]
 801adce:	b2b1      	uxth	r1, r6
 801add0:	f000 fb9e 	bl	801b510 <uxr_seq_num_add>
 801add4:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801add8:	fbb0 f2fc 	udiv	r2, r0, ip
 801addc:	e9d4 1300 	ldrd	r1, r3, [r4]
 801ade0:	fb0c 0212 	mls	r2, ip, r2, r0
 801ade4:	fbb3 f3fc 	udiv	r3, r3, ip
 801ade8:	b292      	uxth	r2, r2
 801adea:	fb02 f303 	mul.w	r3, r2, r3
 801adee:	58cb      	ldr	r3, [r1, r3]
 801adf0:	2b00      	cmp	r3, #0
 801adf2:	d1e7      	bne.n	801adc4 <uxr_compute_acknack+0x14>
 801adf4:	4605      	mov	r5, r0
 801adf6:	803d      	strh	r5, [r7, #0]
 801adf8:	2101      	movs	r1, #1
 801adfa:	89e6      	ldrh	r6, [r4, #14]
 801adfc:	4628      	mov	r0, r5
 801adfe:	f000 fb8b 	bl	801b518 <uxr_seq_num_sub>
 801ae02:	4601      	mov	r1, r0
 801ae04:	4630      	mov	r0, r6
 801ae06:	f000 fb87 	bl	801b518 <uxr_seq_num_sub>
 801ae0a:	4606      	mov	r6, r0
 801ae0c:	b328      	cbz	r0, 801ae5a <uxr_compute_acknack+0xaa>
 801ae0e:	f04f 0900 	mov.w	r9, #0
 801ae12:	f04f 0801 	mov.w	r8, #1
 801ae16:	464d      	mov	r5, r9
 801ae18:	fa1f f189 	uxth.w	r1, r9
 801ae1c:	8838      	ldrh	r0, [r7, #0]
 801ae1e:	f000 fb77 	bl	801b510 <uxr_seq_num_add>
 801ae22:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801ae26:	6861      	ldr	r1, [r4, #4]
 801ae28:	fa08 fe09 	lsl.w	lr, r8, r9
 801ae2c:	6822      	ldr	r2, [r4, #0]
 801ae2e:	f109 0901 	add.w	r9, r9, #1
 801ae32:	ea4e 0e05 	orr.w	lr, lr, r5
 801ae36:	fbb0 f3fc 	udiv	r3, r0, ip
 801ae3a:	fbb1 f1fc 	udiv	r1, r1, ip
 801ae3e:	fb03 001c 	mls	r0, r3, ip, r0
 801ae42:	b283      	uxth	r3, r0
 801ae44:	fb01 f303 	mul.w	r3, r1, r3
 801ae48:	58d3      	ldr	r3, [r2, r3]
 801ae4a:	b90b      	cbnz	r3, 801ae50 <uxr_compute_acknack+0xa0>
 801ae4c:	fa1f f58e 	uxth.w	r5, lr
 801ae50:	454e      	cmp	r6, r9
 801ae52:	d1e1      	bne.n	801ae18 <uxr_compute_acknack+0x68>
 801ae54:	4628      	mov	r0, r5
 801ae56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ae5a:	4605      	mov	r5, r0
 801ae5c:	4628      	mov	r0, r5
 801ae5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ae62:	bf00      	nop

0801ae64 <uxr_init_output_best_effort_stream>:
 801ae64:	f64f 7cff 	movw	ip, #65535	; 0xffff
 801ae68:	6001      	str	r1, [r0, #0]
 801ae6a:	7303      	strb	r3, [r0, #12]
 801ae6c:	f8a0 c00e 	strh.w	ip, [r0, #14]
 801ae70:	e9c0 3201 	strd	r3, r2, [r0, #4]
 801ae74:	4770      	bx	lr
 801ae76:	bf00      	nop

0801ae78 <uxr_reset_output_best_effort_stream>:
 801ae78:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801ae7c:	7b03      	ldrb	r3, [r0, #12]
 801ae7e:	81c2      	strh	r2, [r0, #14]
 801ae80:	6043      	str	r3, [r0, #4]
 801ae82:	4770      	bx	lr

0801ae84 <uxr_prepare_best_effort_buffer_to_write>:
 801ae84:	b5f0      	push	{r4, r5, r6, r7, lr}
 801ae86:	4604      	mov	r4, r0
 801ae88:	b083      	sub	sp, #12
 801ae8a:	6840      	ldr	r0, [r0, #4]
 801ae8c:	460d      	mov	r5, r1
 801ae8e:	4616      	mov	r6, r2
 801ae90:	f7fb f92a 	bl	80160e8 <uxr_submessage_padding>
 801ae94:	6863      	ldr	r3, [r4, #4]
 801ae96:	4418      	add	r0, r3
 801ae98:	68a3      	ldr	r3, [r4, #8]
 801ae9a:	1942      	adds	r2, r0, r5
 801ae9c:	4293      	cmp	r3, r2
 801ae9e:	bf2c      	ite	cs
 801aea0:	2701      	movcs	r7, #1
 801aea2:	2700      	movcc	r7, #0
 801aea4:	d202      	bcs.n	801aeac <uxr_prepare_best_effort_buffer_to_write+0x28>
 801aea6:	4638      	mov	r0, r7
 801aea8:	b003      	add	sp, #12
 801aeaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801aeac:	9000      	str	r0, [sp, #0]
 801aeae:	2300      	movs	r3, #0
 801aeb0:	4630      	mov	r0, r6
 801aeb2:	6821      	ldr	r1, [r4, #0]
 801aeb4:	f7f4 fc84 	bl	800f7c0 <ucdr_init_buffer_origin_offset>
 801aeb8:	6861      	ldr	r1, [r4, #4]
 801aeba:	4638      	mov	r0, r7
 801aebc:	4429      	add	r1, r5
 801aebe:	6061      	str	r1, [r4, #4]
 801aec0:	b003      	add	sp, #12
 801aec2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801aec4 <uxr_prepare_best_effort_buffer_to_send>:
 801aec4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801aec8:	4604      	mov	r4, r0
 801aeca:	461d      	mov	r5, r3
 801aecc:	6840      	ldr	r0, [r0, #4]
 801aece:	7b23      	ldrb	r3, [r4, #12]
 801aed0:	4298      	cmp	r0, r3
 801aed2:	bf8c      	ite	hi
 801aed4:	2601      	movhi	r6, #1
 801aed6:	2600      	movls	r6, #0
 801aed8:	d802      	bhi.n	801aee0 <uxr_prepare_best_effort_buffer_to_send+0x1c>
 801aeda:	4630      	mov	r0, r6
 801aedc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801aee0:	4688      	mov	r8, r1
 801aee2:	89e0      	ldrh	r0, [r4, #14]
 801aee4:	2101      	movs	r1, #1
 801aee6:	4617      	mov	r7, r2
 801aee8:	f000 fb12 	bl	801b510 <uxr_seq_num_add>
 801aeec:	6823      	ldr	r3, [r4, #0]
 801aeee:	81e0      	strh	r0, [r4, #14]
 801aef0:	8028      	strh	r0, [r5, #0]
 801aef2:	4630      	mov	r0, r6
 801aef4:	f8c8 3000 	str.w	r3, [r8]
 801aef8:	6863      	ldr	r3, [r4, #4]
 801aefa:	603b      	str	r3, [r7, #0]
 801aefc:	7b23      	ldrb	r3, [r4, #12]
 801aefe:	6063      	str	r3, [r4, #4]
 801af00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801af04 <on_full_output_buffer>:
 801af04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801af06:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 801af0a:	460c      	mov	r4, r1
 801af0c:	6803      	ldr	r3, [r0, #0]
 801af0e:	4605      	mov	r5, r0
 801af10:	7b26      	ldrb	r6, [r4, #12]
 801af12:	e9d1 1200 	ldrd	r1, r2, [r1]
 801af16:	fbb2 f2fc 	udiv	r2, r2, ip
 801af1a:	eba3 0e01 	sub.w	lr, r3, r1
 801af1e:	6903      	ldr	r3, [r0, #16]
 801af20:	fbbe fef2 	udiv	lr, lr, r2
 801af24:	f10e 0e01 	add.w	lr, lr, #1
 801af28:	fa1f fe8e 	uxth.w	lr, lr
 801af2c:	fbbe f7fc 	udiv	r7, lr, ip
 801af30:	fb0c ec17 	mls	ip, ip, r7, lr
 801af34:	fa1f fc8c 	uxth.w	ip, ip
 801af38:	fb02 fc0c 	mul.w	ip, r2, ip
 801af3c:	f851 200c 	ldr.w	r2, [r1, ip]
 801af40:	44b4      	add	ip, r6
 801af42:	1b92      	subs	r2, r2, r6
 801af44:	f10c 0c08 	add.w	ip, ip, #8
 801af48:	3a04      	subs	r2, #4
 801af4a:	4461      	add	r1, ip
 801af4c:	f7f4 fc42 	bl	800f7d4 <ucdr_init_buffer_origin>
 801af50:	4628      	mov	r0, r5
 801af52:	4622      	mov	r2, r4
 801af54:	4902      	ldr	r1, [pc, #8]	; (801af60 <on_full_output_buffer+0x5c>)
 801af56:	f7f4 fc19 	bl	800f78c <ucdr_set_on_full_buffer_callback>
 801af5a:	2000      	movs	r0, #0
 801af5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801af5e:	bf00      	nop
 801af60:	0801af05 	.word	0x0801af05

0801af64 <uxr_init_output_reliable_stream>:
 801af64:	b530      	push	{r4, r5, lr}
 801af66:	f89d 400c 	ldrb.w	r4, [sp, #12]
 801af6a:	8103      	strh	r3, [r0, #8]
 801af6c:	7304      	strb	r4, [r0, #12]
 801af6e:	e9c0 1200 	strd	r1, r2, [r0]
 801af72:	b1e3      	cbz	r3, 801afae <uxr_init_output_reliable_stream+0x4a>
 801af74:	600c      	str	r4, [r1, #0]
 801af76:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801af7a:	f1bc 0f01 	cmp.w	ip, #1
 801af7e:	d916      	bls.n	801afae <uxr_init_output_reliable_stream+0x4a>
 801af80:	f04f 0e01 	mov.w	lr, #1
 801af84:	6843      	ldr	r3, [r0, #4]
 801af86:	f10e 0501 	add.w	r5, lr, #1
 801af8a:	7b04      	ldrb	r4, [r0, #12]
 801af8c:	6801      	ldr	r1, [r0, #0]
 801af8e:	fbbe f2fc 	udiv	r2, lr, ip
 801af92:	fbb3 f3fc 	udiv	r3, r3, ip
 801af96:	fb0c e212 	mls	r2, ip, r2, lr
 801af9a:	fa1f fe85 	uxth.w	lr, r5
 801af9e:	b292      	uxth	r2, r2
 801afa0:	fb02 f303 	mul.w	r3, r2, r3
 801afa4:	50cc      	str	r4, [r1, r3]
 801afa6:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801afaa:	45f4      	cmp	ip, lr
 801afac:	d8ea      	bhi.n	801af84 <uxr_init_output_reliable_stream+0x20>
 801afae:	4b07      	ldr	r3, [pc, #28]	; (801afcc <uxr_init_output_reliable_stream+0x68>)
 801afb0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801afb4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 801afb8:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 801afbc:	f8c0 300e 	str.w	r3, [r0, #14]
 801afc0:	2300      	movs	r3, #0
 801afc2:	8242      	strh	r2, [r0, #18]
 801afc4:	8403      	strh	r3, [r0, #32]
 801afc6:	e9c0 4506 	strd	r4, r5, [r0, #24]
 801afca:	bd30      	pop	{r4, r5, pc}
 801afcc:	ffff0000 	.word	0xffff0000

0801afd0 <uxr_reset_output_reliable_stream>:
 801afd0:	8901      	ldrh	r1, [r0, #8]
 801afd2:	b510      	push	{r4, lr}
 801afd4:	b1b1      	cbz	r1, 801b004 <uxr_reset_output_reliable_stream+0x34>
 801afd6:	f04f 0e00 	mov.w	lr, #0
 801afda:	46f4      	mov	ip, lr
 801afdc:	6843      	ldr	r3, [r0, #4]
 801afde:	f10e 0e01 	add.w	lr, lr, #1
 801afe2:	7b04      	ldrb	r4, [r0, #12]
 801afe4:	fbbc f2f1 	udiv	r2, ip, r1
 801afe8:	fbb3 f3f1 	udiv	r3, r3, r1
 801afec:	fb01 c212 	mls	r2, r1, r2, ip
 801aff0:	fa1f fc8e 	uxth.w	ip, lr
 801aff4:	b292      	uxth	r2, r2
 801aff6:	fb02 f303 	mul.w	r3, r2, r3
 801affa:	6802      	ldr	r2, [r0, #0]
 801affc:	50d4      	str	r4, [r2, r3]
 801affe:	8901      	ldrh	r1, [r0, #8]
 801b000:	4561      	cmp	r1, ip
 801b002:	d8eb      	bhi.n	801afdc <uxr_reset_output_reliable_stream+0xc>
 801b004:	4b08      	ldr	r3, [pc, #32]	; (801b028 <uxr_reset_output_reliable_stream+0x58>)
 801b006:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801b00a:	ed9f 7b05 	vldr	d7, [pc, #20]	; 801b020 <uxr_reset_output_reliable_stream+0x50>
 801b00e:	f8c0 300e 	str.w	r3, [r0, #14]
 801b012:	2300      	movs	r3, #0
 801b014:	8242      	strh	r2, [r0, #18]
 801b016:	8403      	strh	r3, [r0, #32]
 801b018:	ed80 7b06 	vstr	d7, [r0, #24]
 801b01c:	bd10      	pop	{r4, pc}
 801b01e:	bf00      	nop
 801b020:	ffffffff 	.word	0xffffffff
 801b024:	7fffffff 	.word	0x7fffffff
 801b028:	ffff0000 	.word	0xffff0000

0801b02c <uxr_prepare_reliable_buffer_to_write>:
 801b02c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b030:	4604      	mov	r4, r0
 801b032:	b091      	sub	sp, #68	; 0x44
 801b034:	8900      	ldrh	r0, [r0, #8]
 801b036:	468b      	mov	fp, r1
 801b038:	89e6      	ldrh	r6, [r4, #14]
 801b03a:	9204      	str	r2, [sp, #16]
 801b03c:	6865      	ldr	r5, [r4, #4]
 801b03e:	6823      	ldr	r3, [r4, #0]
 801b040:	f894 900c 	ldrb.w	r9, [r4, #12]
 801b044:	fbb6 f2f0 	udiv	r2, r6, r0
 801b048:	fbb5 f5f0 	udiv	r5, r5, r0
 801b04c:	fb00 6212 	mls	r2, r0, r2, r6
 801b050:	1f2f      	subs	r7, r5, #4
 801b052:	b292      	uxth	r2, r2
 801b054:	fb05 3202 	mla	r2, r5, r2, r3
 801b058:	1d11      	adds	r1, r2, #4
 801b05a:	f8d2 8000 	ldr.w	r8, [r2]
 801b05e:	9103      	str	r1, [sp, #12]
 801b060:	2800      	cmp	r0, #0
 801b062:	f000 814a 	beq.w	801b2fa <uxr_prepare_reliable_buffer_to_write+0x2ce>
 801b066:	f04f 0c00 	mov.w	ip, #0
 801b06a:	46e2      	mov	sl, ip
 801b06c:	4661      	mov	r1, ip
 801b06e:	f10c 0c01 	add.w	ip, ip, #1
 801b072:	fbb1 f2f0 	udiv	r2, r1, r0
 801b076:	fb00 1212 	mls	r2, r0, r2, r1
 801b07a:	fa1f f18c 	uxth.w	r1, ip
 801b07e:	b292      	uxth	r2, r2
 801b080:	fb05 f202 	mul.w	r2, r5, r2
 801b084:	589a      	ldr	r2, [r3, r2]
 801b086:	454a      	cmp	r2, r9
 801b088:	d103      	bne.n	801b092 <uxr_prepare_reliable_buffer_to_write+0x66>
 801b08a:	f10a 0a01 	add.w	sl, sl, #1
 801b08e:	fa1f fa8a 	uxth.w	sl, sl
 801b092:	4281      	cmp	r1, r0
 801b094:	d3eb      	bcc.n	801b06e <uxr_prepare_reliable_buffer_to_write+0x42>
 801b096:	4640      	mov	r0, r8
 801b098:	2104      	movs	r1, #4
 801b09a:	f8cd a014 	str.w	sl, [sp, #20]
 801b09e:	f7f4 fba5 	bl	800f7ec <ucdr_alignment>
 801b0a2:	4480      	add	r8, r0
 801b0a4:	eb08 020b 	add.w	r2, r8, fp
 801b0a8:	42ba      	cmp	r2, r7
 801b0aa:	f240 80ca 	bls.w	801b242 <uxr_prepare_reliable_buffer_to_write+0x216>
 801b0ae:	7b22      	ldrb	r2, [r4, #12]
 801b0b0:	445a      	add	r2, fp
 801b0b2:	42ba      	cmp	r2, r7
 801b0b4:	f240 80b2 	bls.w	801b21c <uxr_prepare_reliable_buffer_to_write+0x1f0>
 801b0b8:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 801b0bc:	b2bb      	uxth	r3, r7
 801b0be:	eba2 0209 	sub.w	r2, r2, r9
 801b0c2:	441a      	add	r2, r3
 801b0c4:	b292      	uxth	r2, r2
 801b0c6:	fb0a f902 	mul.w	r9, sl, r2
 801b0ca:	9205      	str	r2, [sp, #20]
 801b0cc:	45d9      	cmp	r9, fp
 801b0ce:	9206      	str	r2, [sp, #24]
 801b0d0:	f0c0 80b3 	bcc.w	801b23a <uxr_prepare_reliable_buffer_to_write+0x20e>
 801b0d4:	f108 0204 	add.w	r2, r8, #4
 801b0d8:	42ba      	cmp	r2, r7
 801b0da:	f080 80da 	bcs.w	801b292 <uxr_prepare_reliable_buffer_to_write+0x266>
 801b0de:	f1a3 0904 	sub.w	r9, r3, #4
 801b0e2:	9b05      	ldr	r3, [sp, #20]
 801b0e4:	eba9 0908 	sub.w	r9, r9, r8
 801b0e8:	fa1f f989 	uxth.w	r9, r9
 801b0ec:	ebab 0b09 	sub.w	fp, fp, r9
 801b0f0:	fbbb f2f3 	udiv	r2, fp, r3
 801b0f4:	fb03 b312 	mls	r3, r3, r2, fp
 801b0f8:	2b00      	cmp	r3, #0
 801b0fa:	f040 80c4 	bne.w	801b286 <uxr_prepare_reliable_buffer_to_write+0x25a>
 801b0fe:	b293      	uxth	r3, r2
 801b100:	4553      	cmp	r3, sl
 801b102:	f200 809a 	bhi.w	801b23a <uxr_prepare_reliable_buffer_to_write+0x20e>
 801b106:	2b00      	cmp	r3, #0
 801b108:	f000 80f9 	beq.w	801b2fe <uxr_prepare_reliable_buffer_to_write+0x2d2>
 801b10c:	f8cd 801c 	str.w	r8, [sp, #28]
 801b110:	f04f 0a00 	mov.w	sl, #0
 801b114:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801b118:	f10d 0b20 	add.w	fp, sp, #32
 801b11c:	9505      	str	r5, [sp, #20]
 801b11e:	461d      	mov	r5, r3
 801b120:	e000      	b.n	801b124 <uxr_prepare_reliable_buffer_to_write+0xf8>
 801b122:	46c1      	mov	r9, r8
 801b124:	8922      	ldrh	r2, [r4, #8]
 801b126:	4658      	mov	r0, fp
 801b128:	6863      	ldr	r3, [r4, #4]
 801b12a:	f10a 0a01 	add.w	sl, sl, #1
 801b12e:	fbb6 f1f2 	udiv	r1, r6, r2
 801b132:	fbb3 f3f2 	udiv	r3, r3, r2
 801b136:	fb02 6111 	mls	r1, r2, r1, r6
 801b13a:	463a      	mov	r2, r7
 801b13c:	b289      	uxth	r1, r1
 801b13e:	fb03 f101 	mul.w	r1, r3, r1
 801b142:	6823      	ldr	r3, [r4, #0]
 801b144:	3104      	adds	r1, #4
 801b146:	4419      	add	r1, r3
 801b148:	2300      	movs	r3, #0
 801b14a:	f851 cc04 	ldr.w	ip, [r1, #-4]
 801b14e:	f8cd c000 	str.w	ip, [sp]
 801b152:	f7f4 fb35 	bl	800f7c0 <ucdr_init_buffer_origin_offset>
 801b156:	464a      	mov	r2, r9
 801b158:	2300      	movs	r3, #0
 801b15a:	210d      	movs	r1, #13
 801b15c:	4658      	mov	r0, fp
 801b15e:	f7fa ff83 	bl	8016068 <uxr_buffer_submessage_header>
 801b162:	8921      	ldrh	r1, [r4, #8]
 801b164:	6863      	ldr	r3, [r4, #4]
 801b166:	4630      	mov	r0, r6
 801b168:	fbb6 f2f1 	udiv	r2, r6, r1
 801b16c:	fbb3 f3f1 	udiv	r3, r3, r1
 801b170:	fb01 6212 	mls	r2, r1, r2, r6
 801b174:	2101      	movs	r1, #1
 801b176:	b292      	uxth	r2, r2
 801b178:	fb02 f303 	mul.w	r3, r2, r3
 801b17c:	6822      	ldr	r2, [r4, #0]
 801b17e:	50d7      	str	r7, [r2, r3]
 801b180:	f000 f9c6 	bl	801b510 <uxr_seq_num_add>
 801b184:	4606      	mov	r6, r0
 801b186:	fa1f f38a 	uxth.w	r3, sl
 801b18a:	429d      	cmp	r5, r3
 801b18c:	d8c9      	bhi.n	801b122 <uxr_prepare_reliable_buffer_to_write+0xf6>
 801b18e:	f8dd 801c 	ldr.w	r8, [sp, #28]
 801b192:	9d05      	ldr	r5, [sp, #20]
 801b194:	8920      	ldrh	r0, [r4, #8]
 801b196:	463a      	mov	r2, r7
 801b198:	6863      	ldr	r3, [r4, #4]
 801b19a:	fbb6 f1f0 	udiv	r1, r6, r0
 801b19e:	fbb3 f3f0 	udiv	r3, r3, r0
 801b1a2:	fb00 6111 	mls	r1, r0, r1, r6
 801b1a6:	4658      	mov	r0, fp
 801b1a8:	b289      	uxth	r1, r1
 801b1aa:	fb01 f303 	mul.w	r3, r1, r3
 801b1ae:	6821      	ldr	r1, [r4, #0]
 801b1b0:	3304      	adds	r3, #4
 801b1b2:	4419      	add	r1, r3
 801b1b4:	2300      	movs	r3, #0
 801b1b6:	f851 7c04 	ldr.w	r7, [r1, #-4]
 801b1ba:	9700      	str	r7, [sp, #0]
 801b1bc:	f7f4 fb00 	bl	800f7c0 <ucdr_init_buffer_origin_offset>
 801b1c0:	9f06      	ldr	r7, [sp, #24]
 801b1c2:	4658      	mov	r0, fp
 801b1c4:	2302      	movs	r3, #2
 801b1c6:	b2ba      	uxth	r2, r7
 801b1c8:	210d      	movs	r1, #13
 801b1ca:	f7fa ff4d 	bl	8016068 <uxr_buffer_submessage_header>
 801b1ce:	f108 0104 	add.w	r1, r8, #4
 801b1d2:	9b03      	ldr	r3, [sp, #12]
 801b1d4:	f1a5 0208 	sub.w	r2, r5, #8
 801b1d8:	8925      	ldrh	r5, [r4, #8]
 801b1da:	440b      	add	r3, r1
 801b1dc:	eba2 0208 	sub.w	r2, r2, r8
 801b1e0:	fbb6 f0f5 	udiv	r0, r6, r5
 801b1e4:	4619      	mov	r1, r3
 801b1e6:	6863      	ldr	r3, [r4, #4]
 801b1e8:	fb05 6010 	mls	r0, r5, r0, r6
 801b1ec:	fbb3 f3f5 	udiv	r3, r3, r5
 801b1f0:	b280      	uxth	r0, r0
 801b1f2:	6825      	ldr	r5, [r4, #0]
 801b1f4:	fb00 f303 	mul.w	r3, r0, r3
 801b1f8:	7b20      	ldrb	r0, [r4, #12]
 801b1fa:	3004      	adds	r0, #4
 801b1fc:	4438      	add	r0, r7
 801b1fe:	50e8      	str	r0, [r5, r3]
 801b200:	9d04      	ldr	r5, [sp, #16]
 801b202:	4628      	mov	r0, r5
 801b204:	f7f4 faee 	bl	800f7e4 <ucdr_init_buffer>
 801b208:	4628      	mov	r0, r5
 801b20a:	4622      	mov	r2, r4
 801b20c:	493d      	ldr	r1, [pc, #244]	; (801b304 <uxr_prepare_reliable_buffer_to_write+0x2d8>)
 801b20e:	f7f4 fabd 	bl	800f78c <ucdr_set_on_full_buffer_callback>
 801b212:	2001      	movs	r0, #1
 801b214:	81e6      	strh	r6, [r4, #14]
 801b216:	b011      	add	sp, #68	; 0x44
 801b218:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b21c:	2101      	movs	r1, #1
 801b21e:	89e0      	ldrh	r0, [r4, #14]
 801b220:	f000 f976 	bl	801b510 <uxr_seq_num_add>
 801b224:	4605      	mov	r5, r0
 801b226:	8921      	ldrh	r1, [r4, #8]
 801b228:	8a60      	ldrh	r0, [r4, #18]
 801b22a:	f000 f971 	bl	801b510 <uxr_seq_num_add>
 801b22e:	4601      	mov	r1, r0
 801b230:	4628      	mov	r0, r5
 801b232:	f000 f975 	bl	801b520 <uxr_seq_num_cmp>
 801b236:	2800      	cmp	r0, #0
 801b238:	dd44      	ble.n	801b2c4 <uxr_prepare_reliable_buffer_to_write+0x298>
 801b23a:	2000      	movs	r0, #0
 801b23c:	b011      	add	sp, #68	; 0x44
 801b23e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b242:	8921      	ldrh	r1, [r4, #8]
 801b244:	8a60      	ldrh	r0, [r4, #18]
 801b246:	9205      	str	r2, [sp, #20]
 801b248:	f000 f962 	bl	801b510 <uxr_seq_num_add>
 801b24c:	4601      	mov	r1, r0
 801b24e:	4630      	mov	r0, r6
 801b250:	f000 f966 	bl	801b520 <uxr_seq_num_cmp>
 801b254:	2800      	cmp	r0, #0
 801b256:	9a05      	ldr	r2, [sp, #20]
 801b258:	dcef      	bgt.n	801b23a <uxr_prepare_reliable_buffer_to_write+0x20e>
 801b25a:	8925      	ldrh	r5, [r4, #8]
 801b25c:	e9d4 7300 	ldrd	r7, r3, [r4]
 801b260:	fbb6 f4f5 	udiv	r4, r6, r5
 801b264:	fbb3 f3f5 	udiv	r3, r3, r5
 801b268:	fb05 6414 	mls	r4, r5, r4, r6
 801b26c:	b2a4      	uxth	r4, r4
 801b26e:	fb04 f303 	mul.w	r3, r4, r3
 801b272:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 801b276:	50fa      	str	r2, [r7, r3]
 801b278:	2300      	movs	r3, #0
 801b27a:	f8cd 8000 	str.w	r8, [sp]
 801b27e:	f7f4 fa9f 	bl	800f7c0 <ucdr_init_buffer_origin_offset>
 801b282:	2001      	movs	r0, #1
 801b284:	e7da      	b.n	801b23c <uxr_prepare_reliable_buffer_to_write+0x210>
 801b286:	3201      	adds	r2, #1
 801b288:	9306      	str	r3, [sp, #24]
 801b28a:	b293      	uxth	r3, r2
 801b28c:	4553      	cmp	r3, sl
 801b28e:	d8d4      	bhi.n	801b23a <uxr_prepare_reliable_buffer_to_write+0x20e>
 801b290:	e739      	b.n	801b106 <uxr_prepare_reliable_buffer_to_write+0xda>
 801b292:	4630      	mov	r0, r6
 801b294:	2101      	movs	r1, #1
 801b296:	9307      	str	r3, [sp, #28]
 801b298:	f000 f93a 	bl	801b510 <uxr_seq_num_add>
 801b29c:	4606      	mov	r6, r0
 801b29e:	8920      	ldrh	r0, [r4, #8]
 801b2a0:	6862      	ldr	r2, [r4, #4]
 801b2a2:	fbb6 f1f0 	udiv	r1, r6, r0
 801b2a6:	fbb2 f2f0 	udiv	r2, r2, r0
 801b2aa:	fb00 6111 	mls	r1, r0, r1, r6
 801b2ae:	b289      	uxth	r1, r1
 801b2b0:	fb01 f202 	mul.w	r2, r1, r2
 801b2b4:	6821      	ldr	r1, [r4, #0]
 801b2b6:	3204      	adds	r2, #4
 801b2b8:	188b      	adds	r3, r1, r2
 801b2ba:	f853 8c04 	ldr.w	r8, [r3, #-4]
 801b2be:	9303      	str	r3, [sp, #12]
 801b2c0:	9b07      	ldr	r3, [sp, #28]
 801b2c2:	e70c      	b.n	801b0de <uxr_prepare_reliable_buffer_to_write+0xb2>
 801b2c4:	8921      	ldrh	r1, [r4, #8]
 801b2c6:	6863      	ldr	r3, [r4, #4]
 801b2c8:	9804      	ldr	r0, [sp, #16]
 801b2ca:	fbb5 f2f1 	udiv	r2, r5, r1
 801b2ce:	fbb3 f3f1 	udiv	r3, r3, r1
 801b2d2:	fb01 5212 	mls	r2, r1, r2, r5
 801b2d6:	6821      	ldr	r1, [r4, #0]
 801b2d8:	b292      	uxth	r2, r2
 801b2da:	fb02 f303 	mul.w	r3, r2, r3
 801b2de:	7b22      	ldrb	r2, [r4, #12]
 801b2e0:	3304      	adds	r3, #4
 801b2e2:	445a      	add	r2, fp
 801b2e4:	4419      	add	r1, r3
 801b2e6:	f841 2c04 	str.w	r2, [r1, #-4]
 801b2ea:	7b23      	ldrb	r3, [r4, #12]
 801b2ec:	9300      	str	r3, [sp, #0]
 801b2ee:	2300      	movs	r3, #0
 801b2f0:	f7f4 fa66 	bl	800f7c0 <ucdr_init_buffer_origin_offset>
 801b2f4:	2001      	movs	r0, #1
 801b2f6:	81e5      	strh	r5, [r4, #14]
 801b2f8:	e7a0      	b.n	801b23c <uxr_prepare_reliable_buffer_to_write+0x210>
 801b2fa:	4682      	mov	sl, r0
 801b2fc:	e6cb      	b.n	801b096 <uxr_prepare_reliable_buffer_to_write+0x6a>
 801b2fe:	f10d 0b20 	add.w	fp, sp, #32
 801b302:	e747      	b.n	801b194 <uxr_prepare_reliable_buffer_to_write+0x168>
 801b304:	0801af05 	.word	0x0801af05

0801b308 <uxr_prepare_next_reliable_buffer_to_send>:
 801b308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b30a:	4604      	mov	r4, r0
 801b30c:	461d      	mov	r5, r3
 801b30e:	460f      	mov	r7, r1
 801b310:	8a00      	ldrh	r0, [r0, #16]
 801b312:	2101      	movs	r1, #1
 801b314:	4616      	mov	r6, r2
 801b316:	f000 f8fb 	bl	801b510 <uxr_seq_num_add>
 801b31a:	8028      	strh	r0, [r5, #0]
 801b31c:	8922      	ldrh	r2, [r4, #8]
 801b31e:	6863      	ldr	r3, [r4, #4]
 801b320:	fbb0 f1f2 	udiv	r1, r0, r2
 801b324:	fbb3 f3f2 	udiv	r3, r3, r2
 801b328:	fb02 0c11 	mls	ip, r2, r1, r0
 801b32c:	89e1      	ldrh	r1, [r4, #14]
 801b32e:	fa1f fc8c 	uxth.w	ip, ip
 801b332:	fb0c fc03 	mul.w	ip, ip, r3
 801b336:	6823      	ldr	r3, [r4, #0]
 801b338:	f10c 0c04 	add.w	ip, ip, #4
 801b33c:	4463      	add	r3, ip
 801b33e:	603b      	str	r3, [r7, #0]
 801b340:	6823      	ldr	r3, [r4, #0]
 801b342:	449c      	add	ip, r3
 801b344:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 801b348:	6033      	str	r3, [r6, #0]
 801b34a:	f000 f8e9 	bl	801b520 <uxr_seq_num_cmp>
 801b34e:	2800      	cmp	r0, #0
 801b350:	dd01      	ble.n	801b356 <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 801b352:	2000      	movs	r0, #0
 801b354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b356:	7b23      	ldrb	r3, [r4, #12]
 801b358:	6832      	ldr	r2, [r6, #0]
 801b35a:	429a      	cmp	r2, r3
 801b35c:	d9f9      	bls.n	801b352 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 801b35e:	8a61      	ldrh	r1, [r4, #18]
 801b360:	8a20      	ldrh	r0, [r4, #16]
 801b362:	f000 f8d9 	bl	801b518 <uxr_seq_num_sub>
 801b366:	8923      	ldrh	r3, [r4, #8]
 801b368:	4283      	cmp	r3, r0
 801b36a:	d0f2      	beq.n	801b352 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 801b36c:	8828      	ldrh	r0, [r5, #0]
 801b36e:	89e3      	ldrh	r3, [r4, #14]
 801b370:	8220      	strh	r0, [r4, #16]
 801b372:	4298      	cmp	r0, r3
 801b374:	d001      	beq.n	801b37a <uxr_prepare_next_reliable_buffer_to_send+0x72>
 801b376:	2001      	movs	r0, #1
 801b378:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b37a:	2101      	movs	r1, #1
 801b37c:	f000 f8c8 	bl	801b510 <uxr_seq_num_add>
 801b380:	4603      	mov	r3, r0
 801b382:	2001      	movs	r0, #1
 801b384:	81e3      	strh	r3, [r4, #14]
 801b386:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801b388 <uxr_update_output_stream_heartbeat_timestamp>:
 801b388:	b570      	push	{r4, r5, r6, lr}
 801b38a:	8a01      	ldrh	r1, [r0, #16]
 801b38c:	4604      	mov	r4, r0
 801b38e:	8a40      	ldrh	r0, [r0, #18]
 801b390:	4615      	mov	r5, r2
 801b392:	461e      	mov	r6, r3
 801b394:	f000 f8c4 	bl	801b520 <uxr_seq_num_cmp>
 801b398:	2800      	cmp	r0, #0
 801b39a:	db07      	blt.n	801b3ac <uxr_update_output_stream_heartbeat_timestamp+0x24>
 801b39c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801b3a0:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 801b3a4:	2000      	movs	r0, #0
 801b3a6:	e9c4 2306 	strd	r2, r3, [r4, #24]
 801b3aa:	bd70      	pop	{r4, r5, r6, pc}
 801b3ac:	f894 0020 	ldrb.w	r0, [r4, #32]
 801b3b0:	b940      	cbnz	r0, 801b3c4 <uxr_update_output_stream_heartbeat_timestamp+0x3c>
 801b3b2:	2301      	movs	r3, #1
 801b3b4:	f884 3020 	strb.w	r3, [r4, #32]
 801b3b8:	3564      	adds	r5, #100	; 0x64
 801b3ba:	f146 0600 	adc.w	r6, r6, #0
 801b3be:	e9c4 5606 	strd	r5, r6, [r4, #24]
 801b3c2:	bd70      	pop	{r4, r5, r6, pc}
 801b3c4:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 801b3c8:	4295      	cmp	r5, r2
 801b3ca:	eb76 0303 	sbcs.w	r3, r6, r3
 801b3ce:	db04      	blt.n	801b3da <uxr_update_output_stream_heartbeat_timestamp+0x52>
 801b3d0:	1c43      	adds	r3, r0, #1
 801b3d2:	2001      	movs	r0, #1
 801b3d4:	f884 3020 	strb.w	r3, [r4, #32]
 801b3d8:	e7ee      	b.n	801b3b8 <uxr_update_output_stream_heartbeat_timestamp+0x30>
 801b3da:	2000      	movs	r0, #0
 801b3dc:	e7ec      	b.n	801b3b8 <uxr_update_output_stream_heartbeat_timestamp+0x30>
 801b3de:	bf00      	nop

0801b3e0 <uxr_begin_output_nack_buffer_it>:
 801b3e0:	8a40      	ldrh	r0, [r0, #18]
 801b3e2:	4770      	bx	lr

0801b3e4 <uxr_next_reliable_nack_buffer_to_send>:
 801b3e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b3e8:	f890 7021 	ldrb.w	r7, [r0, #33]	; 0x21
 801b3ec:	b197      	cbz	r7, 801b414 <uxr_next_reliable_nack_buffer_to_send+0x30>
 801b3ee:	4680      	mov	r8, r0
 801b3f0:	460d      	mov	r5, r1
 801b3f2:	4616      	mov	r6, r2
 801b3f4:	461c      	mov	r4, r3
 801b3f6:	8818      	ldrh	r0, [r3, #0]
 801b3f8:	2101      	movs	r1, #1
 801b3fa:	f000 f889 	bl	801b510 <uxr_seq_num_add>
 801b3fe:	8020      	strh	r0, [r4, #0]
 801b400:	f8b8 1010 	ldrh.w	r1, [r8, #16]
 801b404:	f000 f88c 	bl	801b520 <uxr_seq_num_cmp>
 801b408:	2800      	cmp	r0, #0
 801b40a:	dd06      	ble.n	801b41a <uxr_next_reliable_nack_buffer_to_send+0x36>
 801b40c:	2300      	movs	r3, #0
 801b40e:	461f      	mov	r7, r3
 801b410:	f888 3021 	strb.w	r3, [r8, #33]	; 0x21
 801b414:	4638      	mov	r0, r7
 801b416:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b41a:	f8b8 2008 	ldrh.w	r2, [r8, #8]
 801b41e:	8820      	ldrh	r0, [r4, #0]
 801b420:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801b424:	fbb0 f3f2 	udiv	r3, r0, r2
 801b428:	fbb1 fcf2 	udiv	ip, r1, r2
 801b42c:	fb02 0313 	mls	r3, r2, r3, r0
 801b430:	b29b      	uxth	r3, r3
 801b432:	fb03 fc0c 	mul.w	ip, r3, ip
 801b436:	f8d8 3000 	ldr.w	r3, [r8]
 801b43a:	f10c 0c04 	add.w	ip, ip, #4
 801b43e:	4463      	add	r3, ip
 801b440:	602b      	str	r3, [r5, #0]
 801b442:	f8d8 3000 	ldr.w	r3, [r8]
 801b446:	4463      	add	r3, ip
 801b448:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801b44c:	6033      	str	r3, [r6, #0]
 801b44e:	f898 200c 	ldrb.w	r2, [r8, #12]
 801b452:	429a      	cmp	r2, r3
 801b454:	d0d0      	beq.n	801b3f8 <uxr_next_reliable_nack_buffer_to_send+0x14>
 801b456:	e7dd      	b.n	801b414 <uxr_next_reliable_nack_buffer_to_send+0x30>

0801b458 <uxr_process_acknack>:
 801b458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b45a:	4604      	mov	r4, r0
 801b45c:	460e      	mov	r6, r1
 801b45e:	4610      	mov	r0, r2
 801b460:	2101      	movs	r1, #1
 801b462:	f000 f859 	bl	801b518 <uxr_seq_num_sub>
 801b466:	8a61      	ldrh	r1, [r4, #18]
 801b468:	f000 f856 	bl	801b518 <uxr_seq_num_sub>
 801b46c:	b1c8      	cbz	r0, 801b4a2 <uxr_process_acknack+0x4a>
 801b46e:	4605      	mov	r5, r0
 801b470:	2700      	movs	r7, #0
 801b472:	2101      	movs	r1, #1
 801b474:	8a60      	ldrh	r0, [r4, #18]
 801b476:	f000 f84b 	bl	801b510 <uxr_seq_num_add>
 801b47a:	8923      	ldrh	r3, [r4, #8]
 801b47c:	6862      	ldr	r2, [r4, #4]
 801b47e:	3701      	adds	r7, #1
 801b480:	f894 c00c 	ldrb.w	ip, [r4, #12]
 801b484:	6821      	ldr	r1, [r4, #0]
 801b486:	42bd      	cmp	r5, r7
 801b488:	8260      	strh	r0, [r4, #18]
 801b48a:	fbb0 fef3 	udiv	lr, r0, r3
 801b48e:	fbb2 f2f3 	udiv	r2, r2, r3
 801b492:	fb03 031e 	mls	r3, r3, lr, r0
 801b496:	b29b      	uxth	r3, r3
 801b498:	fb02 f303 	mul.w	r3, r2, r3
 801b49c:	f841 c003 	str.w	ip, [r1, r3]
 801b4a0:	d1e7      	bne.n	801b472 <uxr_process_acknack+0x1a>
 801b4a2:	3e00      	subs	r6, #0
 801b4a4:	f04f 0300 	mov.w	r3, #0
 801b4a8:	bf18      	it	ne
 801b4aa:	2601      	movne	r6, #1
 801b4ac:	f884 3020 	strb.w	r3, [r4, #32]
 801b4b0:	f884 6021 	strb.w	r6, [r4, #33]	; 0x21
 801b4b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b4b6:	bf00      	nop

0801b4b8 <uxr_is_output_up_to_date>:
 801b4b8:	8a01      	ldrh	r1, [r0, #16]
 801b4ba:	8a40      	ldrh	r0, [r0, #18]
 801b4bc:	b508      	push	{r3, lr}
 801b4be:	f000 f82f 	bl	801b520 <uxr_seq_num_cmp>
 801b4c2:	fab0 f080 	clz	r0, r0
 801b4c6:	0940      	lsrs	r0, r0, #5
 801b4c8:	bd08      	pop	{r3, pc}
 801b4ca:	bf00      	nop

0801b4cc <get_available_free_slots>:
 801b4cc:	8901      	ldrh	r1, [r0, #8]
 801b4ce:	b1e1      	cbz	r1, 801b50a <get_available_free_slots+0x3e>
 801b4d0:	6843      	ldr	r3, [r0, #4]
 801b4d2:	f04f 0c00 	mov.w	ip, #0
 801b4d6:	b530      	push	{r4, r5, lr}
 801b4d8:	fbb3 fef1 	udiv	lr, r3, r1
 801b4dc:	6805      	ldr	r5, [r0, #0]
 801b4de:	4662      	mov	r2, ip
 801b4e0:	7b04      	ldrb	r4, [r0, #12]
 801b4e2:	4660      	mov	r0, ip
 801b4e4:	f10c 0c01 	add.w	ip, ip, #1
 801b4e8:	fbb2 f3f1 	udiv	r3, r2, r1
 801b4ec:	fb01 2313 	mls	r3, r1, r3, r2
 801b4f0:	fa1f f28c 	uxth.w	r2, ip
 801b4f4:	b29b      	uxth	r3, r3
 801b4f6:	fb0e f303 	mul.w	r3, lr, r3
 801b4fa:	58eb      	ldr	r3, [r5, r3]
 801b4fc:	429c      	cmp	r4, r3
 801b4fe:	d101      	bne.n	801b504 <get_available_free_slots+0x38>
 801b500:	3001      	adds	r0, #1
 801b502:	b280      	uxth	r0, r0
 801b504:	428a      	cmp	r2, r1
 801b506:	d3ed      	bcc.n	801b4e4 <get_available_free_slots+0x18>
 801b508:	bd30      	pop	{r4, r5, pc}
 801b50a:	4608      	mov	r0, r1
 801b50c:	4770      	bx	lr
 801b50e:	bf00      	nop

0801b510 <uxr_seq_num_add>:
 801b510:	4408      	add	r0, r1
 801b512:	b280      	uxth	r0, r0
 801b514:	4770      	bx	lr
 801b516:	bf00      	nop

0801b518 <uxr_seq_num_sub>:
 801b518:	1a40      	subs	r0, r0, r1
 801b51a:	b280      	uxth	r0, r0
 801b51c:	4770      	bx	lr
 801b51e:	bf00      	nop

0801b520 <uxr_seq_num_cmp>:
 801b520:	4288      	cmp	r0, r1
 801b522:	d011      	beq.n	801b548 <uxr_seq_num_cmp+0x28>
 801b524:	d309      	bcc.n	801b53a <uxr_seq_num_cmp+0x1a>
 801b526:	4288      	cmp	r0, r1
 801b528:	d910      	bls.n	801b54c <uxr_seq_num_cmp+0x2c>
 801b52a:	1a40      	subs	r0, r0, r1
 801b52c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 801b530:	bfd4      	ite	le
 801b532:	2001      	movle	r0, #1
 801b534:	f04f 30ff 	movgt.w	r0, #4294967295	; 0xffffffff
 801b538:	4770      	bx	lr
 801b53a:	1a0b      	subs	r3, r1, r0
 801b53c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801b540:	daf1      	bge.n	801b526 <uxr_seq_num_cmp+0x6>
 801b542:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b546:	4770      	bx	lr
 801b548:	2000      	movs	r0, #0
 801b54a:	4770      	bx	lr
 801b54c:	2001      	movs	r0, #1
 801b54e:	4770      	bx	lr

0801b550 <rcl_get_default_domain_id>:
 801b550:	b530      	push	{r4, r5, lr}
 801b552:	2300      	movs	r3, #0
 801b554:	b083      	sub	sp, #12
 801b556:	9300      	str	r3, [sp, #0]
 801b558:	b1d0      	cbz	r0, 801b590 <rcl_get_default_domain_id+0x40>
 801b55a:	4604      	mov	r4, r0
 801b55c:	4669      	mov	r1, sp
 801b55e:	4815      	ldr	r0, [pc, #84]	; (801b5b4 <rcl_get_default_domain_id+0x64>)
 801b560:	f7f5 ffce 	bl	8011500 <rcutils_get_env>
 801b564:	4602      	mov	r2, r0
 801b566:	b110      	cbz	r0, 801b56e <rcl_get_default_domain_id+0x1e>
 801b568:	2001      	movs	r0, #1
 801b56a:	b003      	add	sp, #12
 801b56c:	bd30      	pop	{r4, r5, pc}
 801b56e:	9b00      	ldr	r3, [sp, #0]
 801b570:	b18b      	cbz	r3, 801b596 <rcl_get_default_domain_id+0x46>
 801b572:	7818      	ldrb	r0, [r3, #0]
 801b574:	2800      	cmp	r0, #0
 801b576:	d0f8      	beq.n	801b56a <rcl_get_default_domain_id+0x1a>
 801b578:	a901      	add	r1, sp, #4
 801b57a:	4618      	mov	r0, r3
 801b57c:	9201      	str	r2, [sp, #4]
 801b57e:	f000 fc8f 	bl	801bea0 <strtoul>
 801b582:	4605      	mov	r5, r0
 801b584:	b150      	cbz	r0, 801b59c <rcl_get_default_domain_id+0x4c>
 801b586:	1c43      	adds	r3, r0, #1
 801b588:	d00d      	beq.n	801b5a6 <rcl_get_default_domain_id+0x56>
 801b58a:	2000      	movs	r0, #0
 801b58c:	6025      	str	r5, [r4, #0]
 801b58e:	e7ec      	b.n	801b56a <rcl_get_default_domain_id+0x1a>
 801b590:	200b      	movs	r0, #11
 801b592:	b003      	add	sp, #12
 801b594:	bd30      	pop	{r4, r5, pc}
 801b596:	4618      	mov	r0, r3
 801b598:	b003      	add	sp, #12
 801b59a:	bd30      	pop	{r4, r5, pc}
 801b59c:	9b01      	ldr	r3, [sp, #4]
 801b59e:	781b      	ldrb	r3, [r3, #0]
 801b5a0:	2b00      	cmp	r3, #0
 801b5a2:	d0f2      	beq.n	801b58a <rcl_get_default_domain_id+0x3a>
 801b5a4:	e7e0      	b.n	801b568 <rcl_get_default_domain_id+0x18>
 801b5a6:	f001 f865 	bl	801c674 <__errno>
 801b5aa:	6803      	ldr	r3, [r0, #0]
 801b5ac:	2b22      	cmp	r3, #34	; 0x22
 801b5ae:	d1ec      	bne.n	801b58a <rcl_get_default_domain_id+0x3a>
 801b5b0:	e7da      	b.n	801b568 <rcl_get_default_domain_id+0x18>
 801b5b2:	bf00      	nop
 801b5b4:	0801e718 	.word	0x0801e718

0801b5b8 <rcl_expand_topic_name>:
 801b5b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b5bc:	b08d      	sub	sp, #52	; 0x34
 801b5be:	4698      	mov	r8, r3
 801b5c0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801b5c2:	9207      	str	r2, [sp, #28]
 801b5c4:	2b00      	cmp	r3, #0
 801b5c6:	bf18      	it	ne
 801b5c8:	f1b8 0f00 	cmpne.w	r8, #0
 801b5cc:	bf0c      	ite	eq
 801b5ce:	2301      	moveq	r3, #1
 801b5d0:	2300      	movne	r3, #0
 801b5d2:	2a00      	cmp	r2, #0
 801b5d4:	bf08      	it	eq
 801b5d6:	f043 0301 	orreq.w	r3, r3, #1
 801b5da:	2900      	cmp	r1, #0
 801b5dc:	bf08      	it	eq
 801b5de:	f043 0301 	orreq.w	r3, r3, #1
 801b5e2:	2b00      	cmp	r3, #0
 801b5e4:	d13d      	bne.n	801b662 <rcl_expand_topic_name+0xaa>
 801b5e6:	fab0 f280 	clz	r2, r0
 801b5ea:	4604      	mov	r4, r0
 801b5ec:	0952      	lsrs	r2, r2, #5
 801b5ee:	2800      	cmp	r0, #0
 801b5f0:	d037      	beq.n	801b662 <rcl_expand_topic_name+0xaa>
 801b5f2:	460f      	mov	r7, r1
 801b5f4:	a90b      	add	r1, sp, #44	; 0x2c
 801b5f6:	f000 f945 	bl	801b884 <rcl_validate_topic_name>
 801b5fa:	4605      	mov	r5, r0
 801b5fc:	bb68      	cbnz	r0, 801b65a <rcl_expand_topic_name+0xa2>
 801b5fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801b600:	2b00      	cmp	r3, #0
 801b602:	d137      	bne.n	801b674 <rcl_expand_topic_name+0xbc>
 801b604:	4602      	mov	r2, r0
 801b606:	a90b      	add	r1, sp, #44	; 0x2c
 801b608:	4638      	mov	r0, r7
 801b60a:	f7f6 fa3b 	bl	8011a84 <rmw_validate_node_name>
 801b60e:	bb68      	cbnz	r0, 801b66c <rcl_expand_topic_name+0xb4>
 801b610:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801b612:	2b00      	cmp	r3, #0
 801b614:	d133      	bne.n	801b67e <rcl_expand_topic_name+0xc6>
 801b616:	462a      	mov	r2, r5
 801b618:	a90b      	add	r1, sp, #44	; 0x2c
 801b61a:	9807      	ldr	r0, [sp, #28]
 801b61c:	f7f6 fa14 	bl	8011a48 <rmw_validate_namespace>
 801b620:	bb20      	cbnz	r0, 801b66c <rcl_expand_topic_name+0xb4>
 801b622:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 801b624:	2d00      	cmp	r5, #0
 801b626:	f040 80a2 	bne.w	801b76e <rcl_expand_topic_name+0x1b6>
 801b62a:	217b      	movs	r1, #123	; 0x7b
 801b62c:	4620      	mov	r0, r4
 801b62e:	f000 ff95 	bl	801c55c <strchr>
 801b632:	7823      	ldrb	r3, [r4, #0]
 801b634:	4681      	mov	r9, r0
 801b636:	bb20      	cbnz	r0, 801b682 <rcl_expand_topic_name+0xca>
 801b638:	2b2f      	cmp	r3, #47	; 0x2f
 801b63a:	d122      	bne.n	801b682 <rcl_expand_topic_name+0xca>
 801b63c:	ab19      	add	r3, sp, #100	; 0x64
 801b63e:	e893 0003 	ldmia.w	r3, {r0, r1}
 801b642:	ab16      	add	r3, sp, #88	; 0x58
 801b644:	e88d 0003 	stmia.w	sp, {r0, r1}
 801b648:	4620      	mov	r0, r4
 801b64a:	cb0e      	ldmia	r3, {r1, r2, r3}
 801b64c:	f7f6 f8de 	bl	801180c <rcutils_strdup>
 801b650:	2800      	cmp	r0, #0
 801b652:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801b654:	bf08      	it	eq
 801b656:	250a      	moveq	r5, #10
 801b658:	6018      	str	r0, [r3, #0]
 801b65a:	4628      	mov	r0, r5
 801b65c:	b00d      	add	sp, #52	; 0x34
 801b65e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b662:	250b      	movs	r5, #11
 801b664:	4628      	mov	r0, r5
 801b666:	b00d      	add	sp, #52	; 0x34
 801b668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b66c:	f7fc f84a 	bl	8017704 <rcl_convert_rmw_ret_to_rcl_ret>
 801b670:	4605      	mov	r5, r0
 801b672:	e7f2      	b.n	801b65a <rcl_expand_topic_name+0xa2>
 801b674:	2567      	movs	r5, #103	; 0x67
 801b676:	4628      	mov	r0, r5
 801b678:	b00d      	add	sp, #52	; 0x34
 801b67a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b67e:	25c9      	movs	r5, #201	; 0xc9
 801b680:	e7eb      	b.n	801b65a <rcl_expand_topic_name+0xa2>
 801b682:	2b7e      	cmp	r3, #126	; 0x7e
 801b684:	d075      	beq.n	801b772 <rcl_expand_topic_name+0x1ba>
 801b686:	f1b9 0f00 	cmp.w	r9, #0
 801b68a:	f000 80c2 	beq.w	801b812 <rcl_expand_topic_name+0x25a>
 801b68e:	2300      	movs	r3, #0
 801b690:	46a2      	mov	sl, r4
 801b692:	461e      	mov	r6, r3
 801b694:	9508      	str	r5, [sp, #32]
 801b696:	4655      	mov	r5, sl
 801b698:	9409      	str	r4, [sp, #36]	; 0x24
 801b69a:	46b2      	mov	sl, r6
 801b69c:	464c      	mov	r4, r9
 801b69e:	f8dd b01c 	ldr.w	fp, [sp, #28]
 801b6a2:	2c00      	cmp	r4, #0
 801b6a4:	f000 80ae 	beq.w	801b804 <rcl_expand_topic_name+0x24c>
 801b6a8:	217d      	movs	r1, #125	; 0x7d
 801b6aa:	4628      	mov	r0, r5
 801b6ac:	f000 ff56 	bl	801c55c <strchr>
 801b6b0:	eba0 0904 	sub.w	r9, r0, r4
 801b6b4:	4621      	mov	r1, r4
 801b6b6:	4869      	ldr	r0, [pc, #420]	; (801b85c <rcl_expand_topic_name+0x2a4>)
 801b6b8:	f109 0601 	add.w	r6, r9, #1
 801b6bc:	4632      	mov	r2, r6
 801b6be:	f000 ff5a 	bl	801c576 <strncmp>
 801b6c2:	2800      	cmp	r0, #0
 801b6c4:	d051      	beq.n	801b76a <rcl_expand_topic_name+0x1b2>
 801b6c6:	4632      	mov	r2, r6
 801b6c8:	4621      	mov	r1, r4
 801b6ca:	4865      	ldr	r0, [pc, #404]	; (801b860 <rcl_expand_topic_name+0x2a8>)
 801b6cc:	f000 ff53 	bl	801c576 <strncmp>
 801b6d0:	b128      	cbz	r0, 801b6de <rcl_expand_topic_name+0x126>
 801b6d2:	4632      	mov	r2, r6
 801b6d4:	4621      	mov	r1, r4
 801b6d6:	4863      	ldr	r0, [pc, #396]	; (801b864 <rcl_expand_topic_name+0x2ac>)
 801b6d8:	f000 ff4d 	bl	801c576 <strncmp>
 801b6dc:	bb38      	cbnz	r0, 801b72e <rcl_expand_topic_name+0x176>
 801b6de:	46d9      	mov	r9, fp
 801b6e0:	ab18      	add	r3, sp, #96	; 0x60
 801b6e2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801b6e6:	ab16      	add	r3, sp, #88	; 0x58
 801b6e8:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801b6ec:	4620      	mov	r0, r4
 801b6ee:	4631      	mov	r1, r6
 801b6f0:	cb0c      	ldmia	r3, {r2, r3}
 801b6f2:	f7f6 f8ad 	bl	8011850 <rcutils_strndup>
 801b6f6:	4604      	mov	r4, r0
 801b6f8:	2800      	cmp	r0, #0
 801b6fa:	f000 80a3 	beq.w	801b844 <rcl_expand_topic_name+0x28c>
 801b6fe:	464a      	mov	r2, r9
 801b700:	4628      	mov	r0, r5
 801b702:	ab16      	add	r3, sp, #88	; 0x58
 801b704:	4621      	mov	r1, r4
 801b706:	f7f5 ff81 	bl	801160c <rcutils_repl_str>
 801b70a:	991a      	ldr	r1, [sp, #104]	; 0x68
 801b70c:	4605      	mov	r5, r0
 801b70e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b710:	4620      	mov	r0, r4
 801b712:	4798      	blx	r3
 801b714:	4650      	mov	r0, sl
 801b716:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b718:	991a      	ldr	r1, [sp, #104]	; 0x68
 801b71a:	4798      	blx	r3
 801b71c:	2d00      	cmp	r5, #0
 801b71e:	d06c      	beq.n	801b7fa <rcl_expand_topic_name+0x242>
 801b720:	217b      	movs	r1, #123	; 0x7b
 801b722:	4628      	mov	r0, r5
 801b724:	f000 ff1a 	bl	801c55c <strchr>
 801b728:	46aa      	mov	sl, r5
 801b72a:	4604      	mov	r4, r0
 801b72c:	e7b9      	b.n	801b6a2 <rcl_expand_topic_name+0xea>
 801b72e:	f109 32ff 	add.w	r2, r9, #4294967295	; 0xffffffff
 801b732:	1c61      	adds	r1, r4, #1
 801b734:	4640      	mov	r0, r8
 801b736:	f7fe fb75 	bl	8019e24 <rcutils_string_map_getn>
 801b73a:	4681      	mov	r9, r0
 801b73c:	2800      	cmp	r0, #0
 801b73e:	d1cf      	bne.n	801b6e0 <rcl_expand_topic_name+0x128>
 801b740:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801b742:	aa18      	add	r2, sp, #96	; 0x60
 801b744:	2569      	movs	r5, #105	; 0x69
 801b746:	6018      	str	r0, [r3, #0]
 801b748:	ab16      	add	r3, sp, #88	; 0x58
 801b74a:	ca07      	ldmia	r2, {r0, r1, r2}
 801b74c:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801b750:	4631      	mov	r1, r6
 801b752:	4620      	mov	r0, r4
 801b754:	cb0c      	ldmia	r3, {r2, r3}
 801b756:	f7f6 f87b 	bl	8011850 <rcutils_strndup>
 801b75a:	991a      	ldr	r1, [sp, #104]	; 0x68
 801b75c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b75e:	4798      	blx	r3
 801b760:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b762:	991a      	ldr	r1, [sp, #104]	; 0x68
 801b764:	4650      	mov	r0, sl
 801b766:	4798      	blx	r3
 801b768:	e777      	b.n	801b65a <rcl_expand_topic_name+0xa2>
 801b76a:	46b9      	mov	r9, r7
 801b76c:	e7b8      	b.n	801b6e0 <rcl_expand_topic_name+0x128>
 801b76e:	25ca      	movs	r5, #202	; 0xca
 801b770:	e773      	b.n	801b65a <rcl_expand_topic_name+0xa2>
 801b772:	9e07      	ldr	r6, [sp, #28]
 801b774:	4630      	mov	r0, r6
 801b776:	f7e4 fd6d 	bl	8000254 <strlen>
 801b77a:	4a3b      	ldr	r2, [pc, #236]	; (801b868 <rcl_expand_topic_name+0x2b0>)
 801b77c:	4b3b      	ldr	r3, [pc, #236]	; (801b86c <rcl_expand_topic_name+0x2b4>)
 801b77e:	9603      	str	r6, [sp, #12]
 801b780:	2801      	cmp	r0, #1
 801b782:	bf18      	it	ne
 801b784:	4613      	movne	r3, r2
 801b786:	9704      	str	r7, [sp, #16]
 801b788:	9302      	str	r3, [sp, #8]
 801b78a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 801b78c:	9300      	str	r3, [sp, #0]
 801b78e:	1c63      	adds	r3, r4, #1
 801b790:	9305      	str	r3, [sp, #20]
 801b792:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801b796:	9301      	str	r3, [sp, #4]
 801b798:	ab16      	add	r3, sp, #88	; 0x58
 801b79a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801b79c:	f7f5 fefc 	bl	8011598 <rcutils_format_string_limit>
 801b7a0:	4606      	mov	r6, r0
 801b7a2:	b350      	cbz	r0, 801b7fa <rcl_expand_topic_name+0x242>
 801b7a4:	f1b9 0f00 	cmp.w	r9, #0
 801b7a8:	d005      	beq.n	801b7b6 <rcl_expand_topic_name+0x1fe>
 801b7aa:	217b      	movs	r1, #123	; 0x7b
 801b7ac:	46b2      	mov	sl, r6
 801b7ae:	f000 fed5 	bl	801c55c <strchr>
 801b7b2:	4681      	mov	r9, r0
 801b7b4:	e76e      	b.n	801b694 <rcl_expand_topic_name+0xdc>
 801b7b6:	7833      	ldrb	r3, [r6, #0]
 801b7b8:	2b2f      	cmp	r3, #47	; 0x2f
 801b7ba:	d01b      	beq.n	801b7f4 <rcl_expand_topic_name+0x23c>
 801b7bc:	9c07      	ldr	r4, [sp, #28]
 801b7be:	4620      	mov	r0, r4
 801b7c0:	f7e4 fd48 	bl	8000254 <strlen>
 801b7c4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801b7c8:	4a29      	ldr	r2, [pc, #164]	; (801b870 <rcl_expand_topic_name+0x2b8>)
 801b7ca:	9301      	str	r3, [sp, #4]
 801b7cc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 801b7ce:	9604      	str	r6, [sp, #16]
 801b7d0:	9300      	str	r3, [sp, #0]
 801b7d2:	4b28      	ldr	r3, [pc, #160]	; (801b874 <rcl_expand_topic_name+0x2bc>)
 801b7d4:	9403      	str	r4, [sp, #12]
 801b7d6:	2801      	cmp	r0, #1
 801b7d8:	bf18      	it	ne
 801b7da:	4613      	movne	r3, r2
 801b7dc:	9302      	str	r3, [sp, #8]
 801b7de:	ab16      	add	r3, sp, #88	; 0x58
 801b7e0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801b7e2:	f7f5 fed9 	bl	8011598 <rcutils_format_string_limit>
 801b7e6:	4603      	mov	r3, r0
 801b7e8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801b7ea:	4630      	mov	r0, r6
 801b7ec:	991a      	ldr	r1, [sp, #104]	; 0x68
 801b7ee:	461e      	mov	r6, r3
 801b7f0:	4790      	blx	r2
 801b7f2:	b116      	cbz	r6, 801b7fa <rcl_expand_topic_name+0x242>
 801b7f4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801b7f6:	601e      	str	r6, [r3, #0]
 801b7f8:	e72f      	b.n	801b65a <rcl_expand_topic_name+0xa2>
 801b7fa:	2300      	movs	r3, #0
 801b7fc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 801b7fe:	250a      	movs	r5, #10
 801b800:	6013      	str	r3, [r2, #0]
 801b802:	e72a      	b.n	801b65a <rcl_expand_topic_name+0xa2>
 801b804:	4653      	mov	r3, sl
 801b806:	4656      	mov	r6, sl
 801b808:	e9dd 5408 	ldrd	r5, r4, [sp, #32]
 801b80c:	2b00      	cmp	r3, #0
 801b80e:	d1d2      	bne.n	801b7b6 <rcl_expand_topic_name+0x1fe>
 801b810:	7823      	ldrb	r3, [r4, #0]
 801b812:	2b2f      	cmp	r3, #47	; 0x2f
 801b814:	d01e      	beq.n	801b854 <rcl_expand_topic_name+0x29c>
 801b816:	9e07      	ldr	r6, [sp, #28]
 801b818:	4630      	mov	r0, r6
 801b81a:	f7e4 fd1b 	bl	8000254 <strlen>
 801b81e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 801b820:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801b824:	9603      	str	r6, [sp, #12]
 801b826:	9404      	str	r4, [sp, #16]
 801b828:	e9cd 2300 	strd	r2, r3, [sp]
 801b82c:	4a10      	ldr	r2, [pc, #64]	; (801b870 <rcl_expand_topic_name+0x2b8>)
 801b82e:	4b11      	ldr	r3, [pc, #68]	; (801b874 <rcl_expand_topic_name+0x2bc>)
 801b830:	2801      	cmp	r0, #1
 801b832:	bf18      	it	ne
 801b834:	4613      	movne	r3, r2
 801b836:	9302      	str	r3, [sp, #8]
 801b838:	ab16      	add	r3, sp, #88	; 0x58
 801b83a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801b83c:	f7f5 feac 	bl	8011598 <rcutils_format_string_limit>
 801b840:	4606      	mov	r6, r0
 801b842:	e7d6      	b.n	801b7f2 <rcl_expand_topic_name+0x23a>
 801b844:	e9dd 121a 	ldrd	r1, r2, [sp, #104]	; 0x68
 801b848:	4650      	mov	r0, sl
 801b84a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b84c:	6014      	str	r4, [r2, #0]
 801b84e:	250a      	movs	r5, #10
 801b850:	4798      	blx	r3
 801b852:	e702      	b.n	801b65a <rcl_expand_topic_name+0xa2>
 801b854:	2300      	movs	r3, #0
 801b856:	461e      	mov	r6, r3
 801b858:	e7cc      	b.n	801b7f4 <rcl_expand_topic_name+0x23c>
 801b85a:	bf00      	nop
 801b85c:	0801e730 	.word	0x0801e730
 801b860:	0801e738 	.word	0x0801e738
 801b864:	0801e740 	.word	0x0801e740
 801b868:	0801e728 	.word	0x0801e728
 801b86c:	0801e0b0 	.word	0x0801e0b0
 801b870:	0801dab4 	.word	0x0801dab4
 801b874:	0801daac 	.word	0x0801daac

0801b878 <rcl_get_default_topic_name_substitutions>:
 801b878:	2800      	cmp	r0, #0
 801b87a:	bf0c      	ite	eq
 801b87c:	200b      	moveq	r0, #11
 801b87e:	2000      	movne	r0, #0
 801b880:	4770      	bx	lr
 801b882:	bf00      	nop

0801b884 <rcl_validate_topic_name>:
 801b884:	2800      	cmp	r0, #0
 801b886:	f000 8089 	beq.w	801b99c <rcl_validate_topic_name+0x118>
 801b88a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b88e:	460e      	mov	r6, r1
 801b890:	2900      	cmp	r1, #0
 801b892:	f000 8085 	beq.w	801b9a0 <rcl_validate_topic_name+0x11c>
 801b896:	4604      	mov	r4, r0
 801b898:	4617      	mov	r7, r2
 801b89a:	f7e4 fcdb 	bl	8000254 <strlen>
 801b89e:	b1b0      	cbz	r0, 801b8ce <rcl_validate_topic_name+0x4a>
 801b8a0:	f894 e000 	ldrb.w	lr, [r4]
 801b8a4:	f8df c160 	ldr.w	ip, [pc, #352]	; 801ba08 <rcl_validate_topic_name+0x184>
 801b8a8:	f81c 300e 	ldrb.w	r3, [ip, lr]
 801b8ac:	f013 0304 	ands.w	r3, r3, #4
 801b8b0:	d139      	bne.n	801b926 <rcl_validate_topic_name+0xa2>
 801b8b2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 801b8b6:	f814 2008 	ldrb.w	r2, [r4, r8]
 801b8ba:	2a2f      	cmp	r2, #47	; 0x2f
 801b8bc:	d10f      	bne.n	801b8de <rcl_validate_topic_name+0x5a>
 801b8be:	2202      	movs	r2, #2
 801b8c0:	6032      	str	r2, [r6, #0]
 801b8c2:	b3a7      	cbz	r7, 801b92e <rcl_validate_topic_name+0xaa>
 801b8c4:	4618      	mov	r0, r3
 801b8c6:	f8c7 8000 	str.w	r8, [r7]
 801b8ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b8ce:	2301      	movs	r3, #1
 801b8d0:	6033      	str	r3, [r6, #0]
 801b8d2:	b367      	cbz	r7, 801b92e <rcl_validate_topic_name+0xaa>
 801b8d4:	2300      	movs	r3, #0
 801b8d6:	4618      	mov	r0, r3
 801b8d8:	603b      	str	r3, [r7, #0]
 801b8da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b8de:	f104 3aff 	add.w	sl, r4, #4294967295	; 0xffffffff
 801b8e2:	461d      	mov	r5, r3
 801b8e4:	4619      	mov	r1, r3
 801b8e6:	f81a 2f01 	ldrb.w	r2, [sl, #1]!
 801b8ea:	f1a2 0930 	sub.w	r9, r2, #48	; 0x30
 801b8ee:	f1b9 0f09 	cmp.w	r9, #9
 801b8f2:	d91f      	bls.n	801b934 <rcl_validate_topic_name+0xb0>
 801b8f4:	f022 0920 	bic.w	r9, r2, #32
 801b8f8:	f1a9 0941 	sub.w	r9, r9, #65	; 0x41
 801b8fc:	f1b9 0f19 	cmp.w	r9, #25
 801b900:	d918      	bls.n	801b934 <rcl_validate_topic_name+0xb0>
 801b902:	2a5f      	cmp	r2, #95	; 0x5f
 801b904:	d024      	beq.n	801b950 <rcl_validate_topic_name+0xcc>
 801b906:	2a2f      	cmp	r2, #47	; 0x2f
 801b908:	d058      	beq.n	801b9bc <rcl_validate_topic_name+0x138>
 801b90a:	2a7e      	cmp	r2, #126	; 0x7e
 801b90c:	d04a      	beq.n	801b9a4 <rcl_validate_topic_name+0x120>
 801b90e:	2a7b      	cmp	r2, #123	; 0x7b
 801b910:	d05b      	beq.n	801b9ca <rcl_validate_topic_name+0x146>
 801b912:	2a7d      	cmp	r2, #125	; 0x7d
 801b914:	d169      	bne.n	801b9ea <rcl_validate_topic_name+0x166>
 801b916:	2d00      	cmp	r5, #0
 801b918:	d15c      	bne.n	801b9d4 <rcl_validate_topic_name+0x150>
 801b91a:	2305      	movs	r3, #5
 801b91c:	6033      	str	r3, [r6, #0]
 801b91e:	b137      	cbz	r7, 801b92e <rcl_validate_topic_name+0xaa>
 801b920:	2000      	movs	r0, #0
 801b922:	6039      	str	r1, [r7, #0]
 801b924:	e7d9      	b.n	801b8da <rcl_validate_topic_name+0x56>
 801b926:	2304      	movs	r3, #4
 801b928:	6033      	str	r3, [r6, #0]
 801b92a:	2f00      	cmp	r7, #0
 801b92c:	d1d2      	bne.n	801b8d4 <rcl_validate_topic_name+0x50>
 801b92e:	2000      	movs	r0, #0
 801b930:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b934:	f81c 2002 	ldrb.w	r2, [ip, r2]
 801b938:	0752      	lsls	r2, r2, #29
 801b93a:	d509      	bpl.n	801b950 <rcl_validate_topic_name+0xcc>
 801b93c:	2900      	cmp	r1, #0
 801b93e:	bf0c      	ite	eq
 801b940:	2200      	moveq	r2, #0
 801b942:	f005 0201 	andne.w	r2, r5, #1
 801b946:	b11a      	cbz	r2, 801b950 <rcl_validate_topic_name+0xcc>
 801b948:	1e4d      	subs	r5, r1, #1
 801b94a:	429d      	cmp	r5, r3
 801b94c:	d031      	beq.n	801b9b2 <rcl_validate_topic_name+0x12e>
 801b94e:	4615      	mov	r5, r2
 801b950:	3101      	adds	r1, #1
 801b952:	4288      	cmp	r0, r1
 801b954:	d1c7      	bne.n	801b8e6 <rcl_validate_topic_name+0x62>
 801b956:	2d00      	cmp	r5, #0
 801b958:	d142      	bne.n	801b9e0 <rcl_validate_topic_name+0x15c>
 801b95a:	4628      	mov	r0, r5
 801b95c:	2301      	movs	r3, #1
 801b95e:	e00c      	b.n	801b97a <rcl_validate_topic_name+0xf6>
 801b960:	f1be 0f7e 	cmp.w	lr, #126	; 0x7e
 801b964:	d101      	bne.n	801b96a <rcl_validate_topic_name+0xe6>
 801b966:	2801      	cmp	r0, #1
 801b968:	d047      	beq.n	801b9fa <rcl_validate_topic_name+0x176>
 801b96a:	1c5a      	adds	r2, r3, #1
 801b96c:	428b      	cmp	r3, r1
 801b96e:	f100 0001 	add.w	r0, r0, #1
 801b972:	f104 0401 	add.w	r4, r4, #1
 801b976:	4613      	mov	r3, r2
 801b978:	d22e      	bcs.n	801b9d8 <rcl_validate_topic_name+0x154>
 801b97a:	4580      	cmp	r8, r0
 801b97c:	d0f5      	beq.n	801b96a <rcl_validate_topic_name+0xe6>
 801b97e:	7822      	ldrb	r2, [r4, #0]
 801b980:	2a2f      	cmp	r2, #47	; 0x2f
 801b982:	d1ed      	bne.n	801b960 <rcl_validate_topic_name+0xdc>
 801b984:	7862      	ldrb	r2, [r4, #1]
 801b986:	f81c 2002 	ldrb.w	r2, [ip, r2]
 801b98a:	0752      	lsls	r2, r2, #29
 801b98c:	d5ed      	bpl.n	801b96a <rcl_validate_topic_name+0xe6>
 801b98e:	2204      	movs	r2, #4
 801b990:	6032      	str	r2, [r6, #0]
 801b992:	2f00      	cmp	r7, #0
 801b994:	d0cb      	beq.n	801b92e <rcl_validate_topic_name+0xaa>
 801b996:	2000      	movs	r0, #0
 801b998:	603b      	str	r3, [r7, #0]
 801b99a:	e79e      	b.n	801b8da <rcl_validate_topic_name+0x56>
 801b99c:	200b      	movs	r0, #11
 801b99e:	4770      	bx	lr
 801b9a0:	200b      	movs	r0, #11
 801b9a2:	e79a      	b.n	801b8da <rcl_validate_topic_name+0x56>
 801b9a4:	2900      	cmp	r1, #0
 801b9a6:	d0d3      	beq.n	801b950 <rcl_validate_topic_name+0xcc>
 801b9a8:	2306      	movs	r3, #6
 801b9aa:	6033      	str	r3, [r6, #0]
 801b9ac:	2f00      	cmp	r7, #0
 801b9ae:	d1b7      	bne.n	801b920 <rcl_validate_topic_name+0x9c>
 801b9b0:	e7bd      	b.n	801b92e <rcl_validate_topic_name+0xaa>
 801b9b2:	2309      	movs	r3, #9
 801b9b4:	6033      	str	r3, [r6, #0]
 801b9b6:	2f00      	cmp	r7, #0
 801b9b8:	d1b2      	bne.n	801b920 <rcl_validate_topic_name+0x9c>
 801b9ba:	e7b8      	b.n	801b92e <rcl_validate_topic_name+0xaa>
 801b9bc:	2d00      	cmp	r5, #0
 801b9be:	d0c7      	beq.n	801b950 <rcl_validate_topic_name+0xcc>
 801b9c0:	2308      	movs	r3, #8
 801b9c2:	6033      	str	r3, [r6, #0]
 801b9c4:	2f00      	cmp	r7, #0
 801b9c6:	d1ab      	bne.n	801b920 <rcl_validate_topic_name+0x9c>
 801b9c8:	e7b1      	b.n	801b92e <rcl_validate_topic_name+0xaa>
 801b9ca:	2d00      	cmp	r5, #0
 801b9cc:	d1f8      	bne.n	801b9c0 <rcl_validate_topic_name+0x13c>
 801b9ce:	460b      	mov	r3, r1
 801b9d0:	2501      	movs	r5, #1
 801b9d2:	e7bd      	b.n	801b950 <rcl_validate_topic_name+0xcc>
 801b9d4:	2500      	movs	r5, #0
 801b9d6:	e7bb      	b.n	801b950 <rcl_validate_topic_name+0xcc>
 801b9d8:	2300      	movs	r3, #0
 801b9da:	4618      	mov	r0, r3
 801b9dc:	6033      	str	r3, [r6, #0]
 801b9de:	e77c      	b.n	801b8da <rcl_validate_topic_name+0x56>
 801b9e0:	2205      	movs	r2, #5
 801b9e2:	6032      	str	r2, [r6, #0]
 801b9e4:	2f00      	cmp	r7, #0
 801b9e6:	d1d6      	bne.n	801b996 <rcl_validate_topic_name+0x112>
 801b9e8:	e7a1      	b.n	801b92e <rcl_validate_topic_name+0xaa>
 801b9ea:	2d00      	cmp	r5, #0
 801b9ec:	bf14      	ite	ne
 801b9ee:	2308      	movne	r3, #8
 801b9f0:	2303      	moveq	r3, #3
 801b9f2:	6033      	str	r3, [r6, #0]
 801b9f4:	2f00      	cmp	r7, #0
 801b9f6:	d193      	bne.n	801b920 <rcl_validate_topic_name+0x9c>
 801b9f8:	e799      	b.n	801b92e <rcl_validate_topic_name+0xaa>
 801b9fa:	2307      	movs	r3, #7
 801b9fc:	6033      	str	r3, [r6, #0]
 801b9fe:	2f00      	cmp	r7, #0
 801ba00:	d095      	beq.n	801b92e <rcl_validate_topic_name+0xaa>
 801ba02:	2301      	movs	r3, #1
 801ba04:	e7c7      	b.n	801b996 <rcl_validate_topic_name+0x112>
 801ba06:	bf00      	nop
 801ba08:	0801e7bc 	.word	0x0801e7bc

0801ba0c <calloc>:
 801ba0c:	4b02      	ldr	r3, [pc, #8]	; (801ba18 <calloc+0xc>)
 801ba0e:	460a      	mov	r2, r1
 801ba10:	4601      	mov	r1, r0
 801ba12:	6818      	ldr	r0, [r3, #0]
 801ba14:	f000 b802 	b.w	801ba1c <_calloc_r>
 801ba18:	20000580 	.word	0x20000580

0801ba1c <_calloc_r>:
 801ba1c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801ba1e:	fba1 2402 	umull	r2, r4, r1, r2
 801ba22:	b94c      	cbnz	r4, 801ba38 <_calloc_r+0x1c>
 801ba24:	4611      	mov	r1, r2
 801ba26:	9201      	str	r2, [sp, #4]
 801ba28:	f000 f898 	bl	801bb5c <_malloc_r>
 801ba2c:	9a01      	ldr	r2, [sp, #4]
 801ba2e:	4605      	mov	r5, r0
 801ba30:	b930      	cbnz	r0, 801ba40 <_calloc_r+0x24>
 801ba32:	4628      	mov	r0, r5
 801ba34:	b003      	add	sp, #12
 801ba36:	bd30      	pop	{r4, r5, pc}
 801ba38:	220c      	movs	r2, #12
 801ba3a:	6002      	str	r2, [r0, #0]
 801ba3c:	2500      	movs	r5, #0
 801ba3e:	e7f8      	b.n	801ba32 <_calloc_r+0x16>
 801ba40:	4621      	mov	r1, r4
 801ba42:	f000 fd83 	bl	801c54c <memset>
 801ba46:	e7f4      	b.n	801ba32 <_calloc_r+0x16>

0801ba48 <exit>:
 801ba48:	b508      	push	{r3, lr}
 801ba4a:	4b06      	ldr	r3, [pc, #24]	; (801ba64 <exit+0x1c>)
 801ba4c:	4604      	mov	r4, r0
 801ba4e:	b113      	cbz	r3, 801ba56 <exit+0xe>
 801ba50:	2100      	movs	r1, #0
 801ba52:	f3af 8000 	nop.w
 801ba56:	4b04      	ldr	r3, [pc, #16]	; (801ba68 <exit+0x20>)
 801ba58:	681b      	ldr	r3, [r3, #0]
 801ba5a:	b103      	cbz	r3, 801ba5e <exit+0x16>
 801ba5c:	4798      	blx	r3
 801ba5e:	4620      	mov	r0, r4
 801ba60:	f7e5 feb4 	bl	80017cc <_exit>
 801ba64:	00000000 	.word	0x00000000
 801ba68:	20012ca4 	.word	0x20012ca4

0801ba6c <getenv>:
 801ba6c:	b507      	push	{r0, r1, r2, lr}
 801ba6e:	4b04      	ldr	r3, [pc, #16]	; (801ba80 <getenv+0x14>)
 801ba70:	4601      	mov	r1, r0
 801ba72:	aa01      	add	r2, sp, #4
 801ba74:	6818      	ldr	r0, [r3, #0]
 801ba76:	f000 f805 	bl	801ba84 <_findenv_r>
 801ba7a:	b003      	add	sp, #12
 801ba7c:	f85d fb04 	ldr.w	pc, [sp], #4
 801ba80:	20000580 	.word	0x20000580

0801ba84 <_findenv_r>:
 801ba84:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ba88:	f8df a06c 	ldr.w	sl, [pc, #108]	; 801baf8 <_findenv_r+0x74>
 801ba8c:	4607      	mov	r7, r0
 801ba8e:	4689      	mov	r9, r1
 801ba90:	4616      	mov	r6, r2
 801ba92:	f000 fe51 	bl	801c738 <__env_lock>
 801ba96:	f8da 4000 	ldr.w	r4, [sl]
 801ba9a:	b134      	cbz	r4, 801baaa <_findenv_r+0x26>
 801ba9c:	464b      	mov	r3, r9
 801ba9e:	4698      	mov	r8, r3
 801baa0:	f813 2b01 	ldrb.w	r2, [r3], #1
 801baa4:	b13a      	cbz	r2, 801bab6 <_findenv_r+0x32>
 801baa6:	2a3d      	cmp	r2, #61	; 0x3d
 801baa8:	d1f9      	bne.n	801ba9e <_findenv_r+0x1a>
 801baaa:	4638      	mov	r0, r7
 801baac:	f000 fe4a 	bl	801c744 <__env_unlock>
 801bab0:	2000      	movs	r0, #0
 801bab2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bab6:	eba8 0809 	sub.w	r8, r8, r9
 801baba:	46a3      	mov	fp, r4
 801babc:	f854 0b04 	ldr.w	r0, [r4], #4
 801bac0:	2800      	cmp	r0, #0
 801bac2:	d0f2      	beq.n	801baaa <_findenv_r+0x26>
 801bac4:	4642      	mov	r2, r8
 801bac6:	4649      	mov	r1, r9
 801bac8:	f000 fd55 	bl	801c576 <strncmp>
 801bacc:	2800      	cmp	r0, #0
 801bace:	d1f4      	bne.n	801baba <_findenv_r+0x36>
 801bad0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801bad4:	eb03 0508 	add.w	r5, r3, r8
 801bad8:	f813 3008 	ldrb.w	r3, [r3, r8]
 801badc:	2b3d      	cmp	r3, #61	; 0x3d
 801bade:	d1ec      	bne.n	801baba <_findenv_r+0x36>
 801bae0:	f8da 3000 	ldr.w	r3, [sl]
 801bae4:	ebab 0303 	sub.w	r3, fp, r3
 801bae8:	109b      	asrs	r3, r3, #2
 801baea:	4638      	mov	r0, r7
 801baec:	6033      	str	r3, [r6, #0]
 801baee:	f000 fe29 	bl	801c744 <__env_unlock>
 801baf2:	1c68      	adds	r0, r5, #1
 801baf4:	e7dd      	b.n	801bab2 <_findenv_r+0x2e>
 801baf6:	bf00      	nop
 801baf8:	20000000 	.word	0x20000000

0801bafc <malloc>:
 801bafc:	4b02      	ldr	r3, [pc, #8]	; (801bb08 <malloc+0xc>)
 801bafe:	4601      	mov	r1, r0
 801bb00:	6818      	ldr	r0, [r3, #0]
 801bb02:	f000 b82b 	b.w	801bb5c <_malloc_r>
 801bb06:	bf00      	nop
 801bb08:	20000580 	.word	0x20000580

0801bb0c <free>:
 801bb0c:	4b02      	ldr	r3, [pc, #8]	; (801bb18 <free+0xc>)
 801bb0e:	4601      	mov	r1, r0
 801bb10:	6818      	ldr	r0, [r3, #0]
 801bb12:	f000 be1d 	b.w	801c750 <_free_r>
 801bb16:	bf00      	nop
 801bb18:	20000580 	.word	0x20000580

0801bb1c <sbrk_aligned>:
 801bb1c:	b570      	push	{r4, r5, r6, lr}
 801bb1e:	4e0e      	ldr	r6, [pc, #56]	; (801bb58 <sbrk_aligned+0x3c>)
 801bb20:	460c      	mov	r4, r1
 801bb22:	6831      	ldr	r1, [r6, #0]
 801bb24:	4605      	mov	r5, r0
 801bb26:	b911      	cbnz	r1, 801bb2e <sbrk_aligned+0x12>
 801bb28:	f000 fd82 	bl	801c630 <_sbrk_r>
 801bb2c:	6030      	str	r0, [r6, #0]
 801bb2e:	4621      	mov	r1, r4
 801bb30:	4628      	mov	r0, r5
 801bb32:	f000 fd7d 	bl	801c630 <_sbrk_r>
 801bb36:	1c43      	adds	r3, r0, #1
 801bb38:	d00a      	beq.n	801bb50 <sbrk_aligned+0x34>
 801bb3a:	1cc4      	adds	r4, r0, #3
 801bb3c:	f024 0403 	bic.w	r4, r4, #3
 801bb40:	42a0      	cmp	r0, r4
 801bb42:	d007      	beq.n	801bb54 <sbrk_aligned+0x38>
 801bb44:	1a21      	subs	r1, r4, r0
 801bb46:	4628      	mov	r0, r5
 801bb48:	f000 fd72 	bl	801c630 <_sbrk_r>
 801bb4c:	3001      	adds	r0, #1
 801bb4e:	d101      	bne.n	801bb54 <sbrk_aligned+0x38>
 801bb50:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 801bb54:	4620      	mov	r0, r4
 801bb56:	bd70      	pop	{r4, r5, r6, pc}
 801bb58:	20012b68 	.word	0x20012b68

0801bb5c <_malloc_r>:
 801bb5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bb60:	1ccd      	adds	r5, r1, #3
 801bb62:	f025 0503 	bic.w	r5, r5, #3
 801bb66:	3508      	adds	r5, #8
 801bb68:	2d0c      	cmp	r5, #12
 801bb6a:	bf38      	it	cc
 801bb6c:	250c      	movcc	r5, #12
 801bb6e:	2d00      	cmp	r5, #0
 801bb70:	4607      	mov	r7, r0
 801bb72:	db01      	blt.n	801bb78 <_malloc_r+0x1c>
 801bb74:	42a9      	cmp	r1, r5
 801bb76:	d905      	bls.n	801bb84 <_malloc_r+0x28>
 801bb78:	230c      	movs	r3, #12
 801bb7a:	603b      	str	r3, [r7, #0]
 801bb7c:	2600      	movs	r6, #0
 801bb7e:	4630      	mov	r0, r6
 801bb80:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bb84:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 801bc58 <_malloc_r+0xfc>
 801bb88:	f000 f868 	bl	801bc5c <__malloc_lock>
 801bb8c:	f8d8 3000 	ldr.w	r3, [r8]
 801bb90:	461c      	mov	r4, r3
 801bb92:	bb5c      	cbnz	r4, 801bbec <_malloc_r+0x90>
 801bb94:	4629      	mov	r1, r5
 801bb96:	4638      	mov	r0, r7
 801bb98:	f7ff ffc0 	bl	801bb1c <sbrk_aligned>
 801bb9c:	1c43      	adds	r3, r0, #1
 801bb9e:	4604      	mov	r4, r0
 801bba0:	d155      	bne.n	801bc4e <_malloc_r+0xf2>
 801bba2:	f8d8 4000 	ldr.w	r4, [r8]
 801bba6:	4626      	mov	r6, r4
 801bba8:	2e00      	cmp	r6, #0
 801bbaa:	d145      	bne.n	801bc38 <_malloc_r+0xdc>
 801bbac:	2c00      	cmp	r4, #0
 801bbae:	d048      	beq.n	801bc42 <_malloc_r+0xe6>
 801bbb0:	6823      	ldr	r3, [r4, #0]
 801bbb2:	4631      	mov	r1, r6
 801bbb4:	4638      	mov	r0, r7
 801bbb6:	eb04 0903 	add.w	r9, r4, r3
 801bbba:	f000 fd39 	bl	801c630 <_sbrk_r>
 801bbbe:	4581      	cmp	r9, r0
 801bbc0:	d13f      	bne.n	801bc42 <_malloc_r+0xe6>
 801bbc2:	6821      	ldr	r1, [r4, #0]
 801bbc4:	1a6d      	subs	r5, r5, r1
 801bbc6:	4629      	mov	r1, r5
 801bbc8:	4638      	mov	r0, r7
 801bbca:	f7ff ffa7 	bl	801bb1c <sbrk_aligned>
 801bbce:	3001      	adds	r0, #1
 801bbd0:	d037      	beq.n	801bc42 <_malloc_r+0xe6>
 801bbd2:	6823      	ldr	r3, [r4, #0]
 801bbd4:	442b      	add	r3, r5
 801bbd6:	6023      	str	r3, [r4, #0]
 801bbd8:	f8d8 3000 	ldr.w	r3, [r8]
 801bbdc:	2b00      	cmp	r3, #0
 801bbde:	d038      	beq.n	801bc52 <_malloc_r+0xf6>
 801bbe0:	685a      	ldr	r2, [r3, #4]
 801bbe2:	42a2      	cmp	r2, r4
 801bbe4:	d12b      	bne.n	801bc3e <_malloc_r+0xe2>
 801bbe6:	2200      	movs	r2, #0
 801bbe8:	605a      	str	r2, [r3, #4]
 801bbea:	e00f      	b.n	801bc0c <_malloc_r+0xb0>
 801bbec:	6822      	ldr	r2, [r4, #0]
 801bbee:	1b52      	subs	r2, r2, r5
 801bbf0:	d41f      	bmi.n	801bc32 <_malloc_r+0xd6>
 801bbf2:	2a0b      	cmp	r2, #11
 801bbf4:	d917      	bls.n	801bc26 <_malloc_r+0xca>
 801bbf6:	1961      	adds	r1, r4, r5
 801bbf8:	42a3      	cmp	r3, r4
 801bbfa:	6025      	str	r5, [r4, #0]
 801bbfc:	bf18      	it	ne
 801bbfe:	6059      	strne	r1, [r3, #4]
 801bc00:	6863      	ldr	r3, [r4, #4]
 801bc02:	bf08      	it	eq
 801bc04:	f8c8 1000 	streq.w	r1, [r8]
 801bc08:	5162      	str	r2, [r4, r5]
 801bc0a:	604b      	str	r3, [r1, #4]
 801bc0c:	4638      	mov	r0, r7
 801bc0e:	f104 060b 	add.w	r6, r4, #11
 801bc12:	f000 f829 	bl	801bc68 <__malloc_unlock>
 801bc16:	f026 0607 	bic.w	r6, r6, #7
 801bc1a:	1d23      	adds	r3, r4, #4
 801bc1c:	1af2      	subs	r2, r6, r3
 801bc1e:	d0ae      	beq.n	801bb7e <_malloc_r+0x22>
 801bc20:	1b9b      	subs	r3, r3, r6
 801bc22:	50a3      	str	r3, [r4, r2]
 801bc24:	e7ab      	b.n	801bb7e <_malloc_r+0x22>
 801bc26:	42a3      	cmp	r3, r4
 801bc28:	6862      	ldr	r2, [r4, #4]
 801bc2a:	d1dd      	bne.n	801bbe8 <_malloc_r+0x8c>
 801bc2c:	f8c8 2000 	str.w	r2, [r8]
 801bc30:	e7ec      	b.n	801bc0c <_malloc_r+0xb0>
 801bc32:	4623      	mov	r3, r4
 801bc34:	6864      	ldr	r4, [r4, #4]
 801bc36:	e7ac      	b.n	801bb92 <_malloc_r+0x36>
 801bc38:	4634      	mov	r4, r6
 801bc3a:	6876      	ldr	r6, [r6, #4]
 801bc3c:	e7b4      	b.n	801bba8 <_malloc_r+0x4c>
 801bc3e:	4613      	mov	r3, r2
 801bc40:	e7cc      	b.n	801bbdc <_malloc_r+0x80>
 801bc42:	230c      	movs	r3, #12
 801bc44:	603b      	str	r3, [r7, #0]
 801bc46:	4638      	mov	r0, r7
 801bc48:	f000 f80e 	bl	801bc68 <__malloc_unlock>
 801bc4c:	e797      	b.n	801bb7e <_malloc_r+0x22>
 801bc4e:	6025      	str	r5, [r4, #0]
 801bc50:	e7dc      	b.n	801bc0c <_malloc_r+0xb0>
 801bc52:	605b      	str	r3, [r3, #4]
 801bc54:	deff      	udf	#255	; 0xff
 801bc56:	bf00      	nop
 801bc58:	20012b64 	.word	0x20012b64

0801bc5c <__malloc_lock>:
 801bc5c:	4801      	ldr	r0, [pc, #4]	; (801bc64 <__malloc_lock+0x8>)
 801bc5e:	f000 bd34 	b.w	801c6ca <__retarget_lock_acquire_recursive>
 801bc62:	bf00      	nop
 801bc64:	20012cad 	.word	0x20012cad

0801bc68 <__malloc_unlock>:
 801bc68:	4801      	ldr	r0, [pc, #4]	; (801bc70 <__malloc_unlock+0x8>)
 801bc6a:	f000 bd2f 	b.w	801c6cc <__retarget_lock_release_recursive>
 801bc6e:	bf00      	nop
 801bc70:	20012cad 	.word	0x20012cad

0801bc74 <srand>:
 801bc74:	b538      	push	{r3, r4, r5, lr}
 801bc76:	4b10      	ldr	r3, [pc, #64]	; (801bcb8 <srand+0x44>)
 801bc78:	681d      	ldr	r5, [r3, #0]
 801bc7a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801bc7c:	4604      	mov	r4, r0
 801bc7e:	b9b3      	cbnz	r3, 801bcae <srand+0x3a>
 801bc80:	2018      	movs	r0, #24
 801bc82:	f7ff ff3b 	bl	801bafc <malloc>
 801bc86:	4602      	mov	r2, r0
 801bc88:	6328      	str	r0, [r5, #48]	; 0x30
 801bc8a:	b920      	cbnz	r0, 801bc96 <srand+0x22>
 801bc8c:	4b0b      	ldr	r3, [pc, #44]	; (801bcbc <srand+0x48>)
 801bc8e:	480c      	ldr	r0, [pc, #48]	; (801bcc0 <srand+0x4c>)
 801bc90:	2146      	movs	r1, #70	; 0x46
 801bc92:	f000 fd33 	bl	801c6fc <__assert_func>
 801bc96:	490b      	ldr	r1, [pc, #44]	; (801bcc4 <srand+0x50>)
 801bc98:	4b0b      	ldr	r3, [pc, #44]	; (801bcc8 <srand+0x54>)
 801bc9a:	e9c0 1300 	strd	r1, r3, [r0]
 801bc9e:	4b0b      	ldr	r3, [pc, #44]	; (801bccc <srand+0x58>)
 801bca0:	6083      	str	r3, [r0, #8]
 801bca2:	230b      	movs	r3, #11
 801bca4:	8183      	strh	r3, [r0, #12]
 801bca6:	2100      	movs	r1, #0
 801bca8:	2001      	movs	r0, #1
 801bcaa:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801bcae:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801bcb0:	2200      	movs	r2, #0
 801bcb2:	611c      	str	r4, [r3, #16]
 801bcb4:	615a      	str	r2, [r3, #20]
 801bcb6:	bd38      	pop	{r3, r4, r5, pc}
 801bcb8:	20000580 	.word	0x20000580
 801bcbc:	0801e74c 	.word	0x0801e74c
 801bcc0:	0801e763 	.word	0x0801e763
 801bcc4:	abcd330e 	.word	0xabcd330e
 801bcc8:	e66d1234 	.word	0xe66d1234
 801bccc:	0005deec 	.word	0x0005deec

0801bcd0 <rand>:
 801bcd0:	4b16      	ldr	r3, [pc, #88]	; (801bd2c <rand+0x5c>)
 801bcd2:	b510      	push	{r4, lr}
 801bcd4:	681c      	ldr	r4, [r3, #0]
 801bcd6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801bcd8:	b9b3      	cbnz	r3, 801bd08 <rand+0x38>
 801bcda:	2018      	movs	r0, #24
 801bcdc:	f7ff ff0e 	bl	801bafc <malloc>
 801bce0:	4602      	mov	r2, r0
 801bce2:	6320      	str	r0, [r4, #48]	; 0x30
 801bce4:	b920      	cbnz	r0, 801bcf0 <rand+0x20>
 801bce6:	4b12      	ldr	r3, [pc, #72]	; (801bd30 <rand+0x60>)
 801bce8:	4812      	ldr	r0, [pc, #72]	; (801bd34 <rand+0x64>)
 801bcea:	2152      	movs	r1, #82	; 0x52
 801bcec:	f000 fd06 	bl	801c6fc <__assert_func>
 801bcf0:	4911      	ldr	r1, [pc, #68]	; (801bd38 <rand+0x68>)
 801bcf2:	4b12      	ldr	r3, [pc, #72]	; (801bd3c <rand+0x6c>)
 801bcf4:	e9c0 1300 	strd	r1, r3, [r0]
 801bcf8:	4b11      	ldr	r3, [pc, #68]	; (801bd40 <rand+0x70>)
 801bcfa:	6083      	str	r3, [r0, #8]
 801bcfc:	230b      	movs	r3, #11
 801bcfe:	8183      	strh	r3, [r0, #12]
 801bd00:	2100      	movs	r1, #0
 801bd02:	2001      	movs	r0, #1
 801bd04:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801bd08:	6b21      	ldr	r1, [r4, #48]	; 0x30
 801bd0a:	480e      	ldr	r0, [pc, #56]	; (801bd44 <rand+0x74>)
 801bd0c:	690b      	ldr	r3, [r1, #16]
 801bd0e:	694c      	ldr	r4, [r1, #20]
 801bd10:	4a0d      	ldr	r2, [pc, #52]	; (801bd48 <rand+0x78>)
 801bd12:	4358      	muls	r0, r3
 801bd14:	fb02 0004 	mla	r0, r2, r4, r0
 801bd18:	fba3 3202 	umull	r3, r2, r3, r2
 801bd1c:	3301      	adds	r3, #1
 801bd1e:	eb40 0002 	adc.w	r0, r0, r2
 801bd22:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801bd26:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801bd2a:	bd10      	pop	{r4, pc}
 801bd2c:	20000580 	.word	0x20000580
 801bd30:	0801e74c 	.word	0x0801e74c
 801bd34:	0801e763 	.word	0x0801e763
 801bd38:	abcd330e 	.word	0xabcd330e
 801bd3c:	e66d1234 	.word	0xe66d1234
 801bd40:	0005deec 	.word	0x0005deec
 801bd44:	5851f42d 	.word	0x5851f42d
 801bd48:	4c957f2d 	.word	0x4c957f2d

0801bd4c <realloc>:
 801bd4c:	4b02      	ldr	r3, [pc, #8]	; (801bd58 <realloc+0xc>)
 801bd4e:	460a      	mov	r2, r1
 801bd50:	4601      	mov	r1, r0
 801bd52:	6818      	ldr	r0, [r3, #0]
 801bd54:	f000 b802 	b.w	801bd5c <_realloc_r>
 801bd58:	20000580 	.word	0x20000580

0801bd5c <_realloc_r>:
 801bd5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bd60:	4680      	mov	r8, r0
 801bd62:	4614      	mov	r4, r2
 801bd64:	460e      	mov	r6, r1
 801bd66:	b921      	cbnz	r1, 801bd72 <_realloc_r+0x16>
 801bd68:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bd6c:	4611      	mov	r1, r2
 801bd6e:	f7ff bef5 	b.w	801bb5c <_malloc_r>
 801bd72:	b92a      	cbnz	r2, 801bd80 <_realloc_r+0x24>
 801bd74:	f000 fcec 	bl	801c750 <_free_r>
 801bd78:	4625      	mov	r5, r4
 801bd7a:	4628      	mov	r0, r5
 801bd7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bd80:	f000 fd32 	bl	801c7e8 <_malloc_usable_size_r>
 801bd84:	4284      	cmp	r4, r0
 801bd86:	4607      	mov	r7, r0
 801bd88:	d802      	bhi.n	801bd90 <_realloc_r+0x34>
 801bd8a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801bd8e:	d812      	bhi.n	801bdb6 <_realloc_r+0x5a>
 801bd90:	4621      	mov	r1, r4
 801bd92:	4640      	mov	r0, r8
 801bd94:	f7ff fee2 	bl	801bb5c <_malloc_r>
 801bd98:	4605      	mov	r5, r0
 801bd9a:	2800      	cmp	r0, #0
 801bd9c:	d0ed      	beq.n	801bd7a <_realloc_r+0x1e>
 801bd9e:	42bc      	cmp	r4, r7
 801bda0:	4622      	mov	r2, r4
 801bda2:	4631      	mov	r1, r6
 801bda4:	bf28      	it	cs
 801bda6:	463a      	movcs	r2, r7
 801bda8:	f000 fc99 	bl	801c6de <memcpy>
 801bdac:	4631      	mov	r1, r6
 801bdae:	4640      	mov	r0, r8
 801bdb0:	f000 fcce 	bl	801c750 <_free_r>
 801bdb4:	e7e1      	b.n	801bd7a <_realloc_r+0x1e>
 801bdb6:	4635      	mov	r5, r6
 801bdb8:	e7df      	b.n	801bd7a <_realloc_r+0x1e>
	...

0801bdbc <_strtoul_l.constprop.0>:
 801bdbc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801bdc0:	4f36      	ldr	r7, [pc, #216]	; (801be9c <_strtoul_l.constprop.0+0xe0>)
 801bdc2:	4686      	mov	lr, r0
 801bdc4:	460d      	mov	r5, r1
 801bdc6:	4628      	mov	r0, r5
 801bdc8:	f815 4b01 	ldrb.w	r4, [r5], #1
 801bdcc:	5d3e      	ldrb	r6, [r7, r4]
 801bdce:	f016 0608 	ands.w	r6, r6, #8
 801bdd2:	d1f8      	bne.n	801bdc6 <_strtoul_l.constprop.0+0xa>
 801bdd4:	2c2d      	cmp	r4, #45	; 0x2d
 801bdd6:	d130      	bne.n	801be3a <_strtoul_l.constprop.0+0x7e>
 801bdd8:	782c      	ldrb	r4, [r5, #0]
 801bdda:	2601      	movs	r6, #1
 801bddc:	1c85      	adds	r5, r0, #2
 801bdde:	2b00      	cmp	r3, #0
 801bde0:	d057      	beq.n	801be92 <_strtoul_l.constprop.0+0xd6>
 801bde2:	2b10      	cmp	r3, #16
 801bde4:	d109      	bne.n	801bdfa <_strtoul_l.constprop.0+0x3e>
 801bde6:	2c30      	cmp	r4, #48	; 0x30
 801bde8:	d107      	bne.n	801bdfa <_strtoul_l.constprop.0+0x3e>
 801bdea:	7828      	ldrb	r0, [r5, #0]
 801bdec:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 801bdf0:	2858      	cmp	r0, #88	; 0x58
 801bdf2:	d149      	bne.n	801be88 <_strtoul_l.constprop.0+0xcc>
 801bdf4:	786c      	ldrb	r4, [r5, #1]
 801bdf6:	2310      	movs	r3, #16
 801bdf8:	3502      	adds	r5, #2
 801bdfa:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 801bdfe:	2700      	movs	r7, #0
 801be00:	fbb8 f8f3 	udiv	r8, r8, r3
 801be04:	fb03 f908 	mul.w	r9, r3, r8
 801be08:	ea6f 0909 	mvn.w	r9, r9
 801be0c:	4638      	mov	r0, r7
 801be0e:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 801be12:	f1bc 0f09 	cmp.w	ip, #9
 801be16:	d815      	bhi.n	801be44 <_strtoul_l.constprop.0+0x88>
 801be18:	4664      	mov	r4, ip
 801be1a:	42a3      	cmp	r3, r4
 801be1c:	dd23      	ble.n	801be66 <_strtoul_l.constprop.0+0xaa>
 801be1e:	f1b7 3fff 	cmp.w	r7, #4294967295	; 0xffffffff
 801be22:	d007      	beq.n	801be34 <_strtoul_l.constprop.0+0x78>
 801be24:	4580      	cmp	r8, r0
 801be26:	d31b      	bcc.n	801be60 <_strtoul_l.constprop.0+0xa4>
 801be28:	d101      	bne.n	801be2e <_strtoul_l.constprop.0+0x72>
 801be2a:	45a1      	cmp	r9, r4
 801be2c:	db18      	blt.n	801be60 <_strtoul_l.constprop.0+0xa4>
 801be2e:	fb00 4003 	mla	r0, r0, r3, r4
 801be32:	2701      	movs	r7, #1
 801be34:	f815 4b01 	ldrb.w	r4, [r5], #1
 801be38:	e7e9      	b.n	801be0e <_strtoul_l.constprop.0+0x52>
 801be3a:	2c2b      	cmp	r4, #43	; 0x2b
 801be3c:	bf04      	itt	eq
 801be3e:	782c      	ldrbeq	r4, [r5, #0]
 801be40:	1c85      	addeq	r5, r0, #2
 801be42:	e7cc      	b.n	801bdde <_strtoul_l.constprop.0+0x22>
 801be44:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 801be48:	f1bc 0f19 	cmp.w	ip, #25
 801be4c:	d801      	bhi.n	801be52 <_strtoul_l.constprop.0+0x96>
 801be4e:	3c37      	subs	r4, #55	; 0x37
 801be50:	e7e3      	b.n	801be1a <_strtoul_l.constprop.0+0x5e>
 801be52:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801be56:	f1bc 0f19 	cmp.w	ip, #25
 801be5a:	d804      	bhi.n	801be66 <_strtoul_l.constprop.0+0xaa>
 801be5c:	3c57      	subs	r4, #87	; 0x57
 801be5e:	e7dc      	b.n	801be1a <_strtoul_l.constprop.0+0x5e>
 801be60:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801be64:	e7e6      	b.n	801be34 <_strtoul_l.constprop.0+0x78>
 801be66:	1c7b      	adds	r3, r7, #1
 801be68:	d106      	bne.n	801be78 <_strtoul_l.constprop.0+0xbc>
 801be6a:	2322      	movs	r3, #34	; 0x22
 801be6c:	f8ce 3000 	str.w	r3, [lr]
 801be70:	4638      	mov	r0, r7
 801be72:	b932      	cbnz	r2, 801be82 <_strtoul_l.constprop.0+0xc6>
 801be74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801be78:	b106      	cbz	r6, 801be7c <_strtoul_l.constprop.0+0xc0>
 801be7a:	4240      	negs	r0, r0
 801be7c:	2a00      	cmp	r2, #0
 801be7e:	d0f9      	beq.n	801be74 <_strtoul_l.constprop.0+0xb8>
 801be80:	b107      	cbz	r7, 801be84 <_strtoul_l.constprop.0+0xc8>
 801be82:	1e69      	subs	r1, r5, #1
 801be84:	6011      	str	r1, [r2, #0]
 801be86:	e7f5      	b.n	801be74 <_strtoul_l.constprop.0+0xb8>
 801be88:	2430      	movs	r4, #48	; 0x30
 801be8a:	2b00      	cmp	r3, #0
 801be8c:	d1b5      	bne.n	801bdfa <_strtoul_l.constprop.0+0x3e>
 801be8e:	2308      	movs	r3, #8
 801be90:	e7b3      	b.n	801bdfa <_strtoul_l.constprop.0+0x3e>
 801be92:	2c30      	cmp	r4, #48	; 0x30
 801be94:	d0a9      	beq.n	801bdea <_strtoul_l.constprop.0+0x2e>
 801be96:	230a      	movs	r3, #10
 801be98:	e7af      	b.n	801bdfa <_strtoul_l.constprop.0+0x3e>
 801be9a:	bf00      	nop
 801be9c:	0801e7bc 	.word	0x0801e7bc

0801bea0 <strtoul>:
 801bea0:	4613      	mov	r3, r2
 801bea2:	460a      	mov	r2, r1
 801bea4:	4601      	mov	r1, r0
 801bea6:	4802      	ldr	r0, [pc, #8]	; (801beb0 <strtoul+0x10>)
 801bea8:	6800      	ldr	r0, [r0, #0]
 801beaa:	f7ff bf87 	b.w	801bdbc <_strtoul_l.constprop.0>
 801beae:	bf00      	nop
 801beb0:	20000580 	.word	0x20000580

0801beb4 <std>:
 801beb4:	2300      	movs	r3, #0
 801beb6:	b510      	push	{r4, lr}
 801beb8:	4604      	mov	r4, r0
 801beba:	e9c0 3300 	strd	r3, r3, [r0]
 801bebe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801bec2:	6083      	str	r3, [r0, #8]
 801bec4:	8181      	strh	r1, [r0, #12]
 801bec6:	6643      	str	r3, [r0, #100]	; 0x64
 801bec8:	81c2      	strh	r2, [r0, #14]
 801beca:	6183      	str	r3, [r0, #24]
 801becc:	4619      	mov	r1, r3
 801bece:	2208      	movs	r2, #8
 801bed0:	305c      	adds	r0, #92	; 0x5c
 801bed2:	f000 fb3b 	bl	801c54c <memset>
 801bed6:	4b0d      	ldr	r3, [pc, #52]	; (801bf0c <std+0x58>)
 801bed8:	6263      	str	r3, [r4, #36]	; 0x24
 801beda:	4b0d      	ldr	r3, [pc, #52]	; (801bf10 <std+0x5c>)
 801bedc:	62a3      	str	r3, [r4, #40]	; 0x28
 801bede:	4b0d      	ldr	r3, [pc, #52]	; (801bf14 <std+0x60>)
 801bee0:	62e3      	str	r3, [r4, #44]	; 0x2c
 801bee2:	4b0d      	ldr	r3, [pc, #52]	; (801bf18 <std+0x64>)
 801bee4:	6323      	str	r3, [r4, #48]	; 0x30
 801bee6:	4b0d      	ldr	r3, [pc, #52]	; (801bf1c <std+0x68>)
 801bee8:	6224      	str	r4, [r4, #32]
 801beea:	429c      	cmp	r4, r3
 801beec:	d006      	beq.n	801befc <std+0x48>
 801beee:	f103 0268 	add.w	r2, r3, #104	; 0x68
 801bef2:	4294      	cmp	r4, r2
 801bef4:	d002      	beq.n	801befc <std+0x48>
 801bef6:	33d0      	adds	r3, #208	; 0xd0
 801bef8:	429c      	cmp	r4, r3
 801befa:	d105      	bne.n	801bf08 <std+0x54>
 801befc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801bf00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bf04:	f000 bbe0 	b.w	801c6c8 <__retarget_lock_init_recursive>
 801bf08:	bd10      	pop	{r4, pc}
 801bf0a:	bf00      	nop
 801bf0c:	0801c2d5 	.word	0x0801c2d5
 801bf10:	0801c2f7 	.word	0x0801c2f7
 801bf14:	0801c32f 	.word	0x0801c32f
 801bf18:	0801c353 	.word	0x0801c353
 801bf1c:	20012b6c 	.word	0x20012b6c

0801bf20 <stdio_exit_handler>:
 801bf20:	4a02      	ldr	r2, [pc, #8]	; (801bf2c <stdio_exit_handler+0xc>)
 801bf22:	4903      	ldr	r1, [pc, #12]	; (801bf30 <stdio_exit_handler+0x10>)
 801bf24:	4803      	ldr	r0, [pc, #12]	; (801bf34 <stdio_exit_handler+0x14>)
 801bf26:	f000 b869 	b.w	801bffc <_fwalk_sglue>
 801bf2a:	bf00      	nop
 801bf2c:	20000528 	.word	0x20000528
 801bf30:	0801d15d 	.word	0x0801d15d
 801bf34:	20000534 	.word	0x20000534

0801bf38 <cleanup_stdio>:
 801bf38:	6841      	ldr	r1, [r0, #4]
 801bf3a:	4b0c      	ldr	r3, [pc, #48]	; (801bf6c <cleanup_stdio+0x34>)
 801bf3c:	4299      	cmp	r1, r3
 801bf3e:	b510      	push	{r4, lr}
 801bf40:	4604      	mov	r4, r0
 801bf42:	d001      	beq.n	801bf48 <cleanup_stdio+0x10>
 801bf44:	f001 f90a 	bl	801d15c <_fflush_r>
 801bf48:	68a1      	ldr	r1, [r4, #8]
 801bf4a:	4b09      	ldr	r3, [pc, #36]	; (801bf70 <cleanup_stdio+0x38>)
 801bf4c:	4299      	cmp	r1, r3
 801bf4e:	d002      	beq.n	801bf56 <cleanup_stdio+0x1e>
 801bf50:	4620      	mov	r0, r4
 801bf52:	f001 f903 	bl	801d15c <_fflush_r>
 801bf56:	68e1      	ldr	r1, [r4, #12]
 801bf58:	4b06      	ldr	r3, [pc, #24]	; (801bf74 <cleanup_stdio+0x3c>)
 801bf5a:	4299      	cmp	r1, r3
 801bf5c:	d004      	beq.n	801bf68 <cleanup_stdio+0x30>
 801bf5e:	4620      	mov	r0, r4
 801bf60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bf64:	f001 b8fa 	b.w	801d15c <_fflush_r>
 801bf68:	bd10      	pop	{r4, pc}
 801bf6a:	bf00      	nop
 801bf6c:	20012b6c 	.word	0x20012b6c
 801bf70:	20012bd4 	.word	0x20012bd4
 801bf74:	20012c3c 	.word	0x20012c3c

0801bf78 <global_stdio_init.part.0>:
 801bf78:	b510      	push	{r4, lr}
 801bf7a:	4b0b      	ldr	r3, [pc, #44]	; (801bfa8 <global_stdio_init.part.0+0x30>)
 801bf7c:	4c0b      	ldr	r4, [pc, #44]	; (801bfac <global_stdio_init.part.0+0x34>)
 801bf7e:	4a0c      	ldr	r2, [pc, #48]	; (801bfb0 <global_stdio_init.part.0+0x38>)
 801bf80:	601a      	str	r2, [r3, #0]
 801bf82:	4620      	mov	r0, r4
 801bf84:	2200      	movs	r2, #0
 801bf86:	2104      	movs	r1, #4
 801bf88:	f7ff ff94 	bl	801beb4 <std>
 801bf8c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 801bf90:	2201      	movs	r2, #1
 801bf92:	2109      	movs	r1, #9
 801bf94:	f7ff ff8e 	bl	801beb4 <std>
 801bf98:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 801bf9c:	2202      	movs	r2, #2
 801bf9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bfa2:	2112      	movs	r1, #18
 801bfa4:	f7ff bf86 	b.w	801beb4 <std>
 801bfa8:	20012ca4 	.word	0x20012ca4
 801bfac:	20012b6c 	.word	0x20012b6c
 801bfb0:	0801bf21 	.word	0x0801bf21

0801bfb4 <__sfp_lock_acquire>:
 801bfb4:	4801      	ldr	r0, [pc, #4]	; (801bfbc <__sfp_lock_acquire+0x8>)
 801bfb6:	f000 bb88 	b.w	801c6ca <__retarget_lock_acquire_recursive>
 801bfba:	bf00      	nop
 801bfbc:	20012cae 	.word	0x20012cae

0801bfc0 <__sfp_lock_release>:
 801bfc0:	4801      	ldr	r0, [pc, #4]	; (801bfc8 <__sfp_lock_release+0x8>)
 801bfc2:	f000 bb83 	b.w	801c6cc <__retarget_lock_release_recursive>
 801bfc6:	bf00      	nop
 801bfc8:	20012cae 	.word	0x20012cae

0801bfcc <__sinit>:
 801bfcc:	b510      	push	{r4, lr}
 801bfce:	4604      	mov	r4, r0
 801bfd0:	f7ff fff0 	bl	801bfb4 <__sfp_lock_acquire>
 801bfd4:	6a23      	ldr	r3, [r4, #32]
 801bfd6:	b11b      	cbz	r3, 801bfe0 <__sinit+0x14>
 801bfd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bfdc:	f7ff bff0 	b.w	801bfc0 <__sfp_lock_release>
 801bfe0:	4b04      	ldr	r3, [pc, #16]	; (801bff4 <__sinit+0x28>)
 801bfe2:	6223      	str	r3, [r4, #32]
 801bfe4:	4b04      	ldr	r3, [pc, #16]	; (801bff8 <__sinit+0x2c>)
 801bfe6:	681b      	ldr	r3, [r3, #0]
 801bfe8:	2b00      	cmp	r3, #0
 801bfea:	d1f5      	bne.n	801bfd8 <__sinit+0xc>
 801bfec:	f7ff ffc4 	bl	801bf78 <global_stdio_init.part.0>
 801bff0:	e7f2      	b.n	801bfd8 <__sinit+0xc>
 801bff2:	bf00      	nop
 801bff4:	0801bf39 	.word	0x0801bf39
 801bff8:	20012ca4 	.word	0x20012ca4

0801bffc <_fwalk_sglue>:
 801bffc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c000:	4607      	mov	r7, r0
 801c002:	4688      	mov	r8, r1
 801c004:	4614      	mov	r4, r2
 801c006:	2600      	movs	r6, #0
 801c008:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801c00c:	f1b9 0901 	subs.w	r9, r9, #1
 801c010:	d505      	bpl.n	801c01e <_fwalk_sglue+0x22>
 801c012:	6824      	ldr	r4, [r4, #0]
 801c014:	2c00      	cmp	r4, #0
 801c016:	d1f7      	bne.n	801c008 <_fwalk_sglue+0xc>
 801c018:	4630      	mov	r0, r6
 801c01a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c01e:	89ab      	ldrh	r3, [r5, #12]
 801c020:	2b01      	cmp	r3, #1
 801c022:	d907      	bls.n	801c034 <_fwalk_sglue+0x38>
 801c024:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801c028:	3301      	adds	r3, #1
 801c02a:	d003      	beq.n	801c034 <_fwalk_sglue+0x38>
 801c02c:	4629      	mov	r1, r5
 801c02e:	4638      	mov	r0, r7
 801c030:	47c0      	blx	r8
 801c032:	4306      	orrs	r6, r0
 801c034:	3568      	adds	r5, #104	; 0x68
 801c036:	e7e9      	b.n	801c00c <_fwalk_sglue+0x10>

0801c038 <_fwrite_r>:
 801c038:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c03c:	9c08      	ldr	r4, [sp, #32]
 801c03e:	468a      	mov	sl, r1
 801c040:	4690      	mov	r8, r2
 801c042:	fb02 f903 	mul.w	r9, r2, r3
 801c046:	4606      	mov	r6, r0
 801c048:	b118      	cbz	r0, 801c052 <_fwrite_r+0x1a>
 801c04a:	6a03      	ldr	r3, [r0, #32]
 801c04c:	b90b      	cbnz	r3, 801c052 <_fwrite_r+0x1a>
 801c04e:	f7ff ffbd 	bl	801bfcc <__sinit>
 801c052:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801c054:	07dd      	lsls	r5, r3, #31
 801c056:	d405      	bmi.n	801c064 <_fwrite_r+0x2c>
 801c058:	89a3      	ldrh	r3, [r4, #12]
 801c05a:	0598      	lsls	r0, r3, #22
 801c05c:	d402      	bmi.n	801c064 <_fwrite_r+0x2c>
 801c05e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801c060:	f000 fb33 	bl	801c6ca <__retarget_lock_acquire_recursive>
 801c064:	89a3      	ldrh	r3, [r4, #12]
 801c066:	0719      	lsls	r1, r3, #28
 801c068:	d516      	bpl.n	801c098 <_fwrite_r+0x60>
 801c06a:	6923      	ldr	r3, [r4, #16]
 801c06c:	b1a3      	cbz	r3, 801c098 <_fwrite_r+0x60>
 801c06e:	2500      	movs	r5, #0
 801c070:	454d      	cmp	r5, r9
 801c072:	d01f      	beq.n	801c0b4 <_fwrite_r+0x7c>
 801c074:	68a7      	ldr	r7, [r4, #8]
 801c076:	f81a 1005 	ldrb.w	r1, [sl, r5]
 801c07a:	3f01      	subs	r7, #1
 801c07c:	2f00      	cmp	r7, #0
 801c07e:	60a7      	str	r7, [r4, #8]
 801c080:	da04      	bge.n	801c08c <_fwrite_r+0x54>
 801c082:	69a3      	ldr	r3, [r4, #24]
 801c084:	429f      	cmp	r7, r3
 801c086:	db0f      	blt.n	801c0a8 <_fwrite_r+0x70>
 801c088:	290a      	cmp	r1, #10
 801c08a:	d00d      	beq.n	801c0a8 <_fwrite_r+0x70>
 801c08c:	6823      	ldr	r3, [r4, #0]
 801c08e:	1c5a      	adds	r2, r3, #1
 801c090:	6022      	str	r2, [r4, #0]
 801c092:	7019      	strb	r1, [r3, #0]
 801c094:	3501      	adds	r5, #1
 801c096:	e7eb      	b.n	801c070 <_fwrite_r+0x38>
 801c098:	4621      	mov	r1, r4
 801c09a:	4630      	mov	r0, r6
 801c09c:	f000 f9d4 	bl	801c448 <__swsetup_r>
 801c0a0:	2800      	cmp	r0, #0
 801c0a2:	d0e4      	beq.n	801c06e <_fwrite_r+0x36>
 801c0a4:	2500      	movs	r5, #0
 801c0a6:	e005      	b.n	801c0b4 <_fwrite_r+0x7c>
 801c0a8:	4622      	mov	r2, r4
 801c0aa:	4630      	mov	r0, r6
 801c0ac:	f000 f98e 	bl	801c3cc <__swbuf_r>
 801c0b0:	3001      	adds	r0, #1
 801c0b2:	d1ef      	bne.n	801c094 <_fwrite_r+0x5c>
 801c0b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801c0b6:	07da      	lsls	r2, r3, #31
 801c0b8:	d405      	bmi.n	801c0c6 <_fwrite_r+0x8e>
 801c0ba:	89a3      	ldrh	r3, [r4, #12]
 801c0bc:	059b      	lsls	r3, r3, #22
 801c0be:	d402      	bmi.n	801c0c6 <_fwrite_r+0x8e>
 801c0c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801c0c2:	f000 fb03 	bl	801c6cc <__retarget_lock_release_recursive>
 801c0c6:	fbb5 f0f8 	udiv	r0, r5, r8
 801c0ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0801c0d0 <fwrite>:
 801c0d0:	b507      	push	{r0, r1, r2, lr}
 801c0d2:	9300      	str	r3, [sp, #0]
 801c0d4:	4613      	mov	r3, r2
 801c0d6:	460a      	mov	r2, r1
 801c0d8:	4601      	mov	r1, r0
 801c0da:	4803      	ldr	r0, [pc, #12]	; (801c0e8 <fwrite+0x18>)
 801c0dc:	6800      	ldr	r0, [r0, #0]
 801c0de:	f7ff ffab 	bl	801c038 <_fwrite_r>
 801c0e2:	b003      	add	sp, #12
 801c0e4:	f85d fb04 	ldr.w	pc, [sp], #4
 801c0e8:	20000580 	.word	0x20000580

0801c0ec <iprintf>:
 801c0ec:	b40f      	push	{r0, r1, r2, r3}
 801c0ee:	b507      	push	{r0, r1, r2, lr}
 801c0f0:	4906      	ldr	r1, [pc, #24]	; (801c10c <iprintf+0x20>)
 801c0f2:	ab04      	add	r3, sp, #16
 801c0f4:	6808      	ldr	r0, [r1, #0]
 801c0f6:	f853 2b04 	ldr.w	r2, [r3], #4
 801c0fa:	6881      	ldr	r1, [r0, #8]
 801c0fc:	9301      	str	r3, [sp, #4]
 801c0fe:	f000 fcfd 	bl	801cafc <_vfiprintf_r>
 801c102:	b003      	add	sp, #12
 801c104:	f85d eb04 	ldr.w	lr, [sp], #4
 801c108:	b004      	add	sp, #16
 801c10a:	4770      	bx	lr
 801c10c:	20000580 	.word	0x20000580

0801c110 <setvbuf>:
 801c110:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801c114:	461d      	mov	r5, r3
 801c116:	4b54      	ldr	r3, [pc, #336]	; (801c268 <setvbuf+0x158>)
 801c118:	681f      	ldr	r7, [r3, #0]
 801c11a:	4604      	mov	r4, r0
 801c11c:	460e      	mov	r6, r1
 801c11e:	4690      	mov	r8, r2
 801c120:	b127      	cbz	r7, 801c12c <setvbuf+0x1c>
 801c122:	6a3b      	ldr	r3, [r7, #32]
 801c124:	b913      	cbnz	r3, 801c12c <setvbuf+0x1c>
 801c126:	4638      	mov	r0, r7
 801c128:	f7ff ff50 	bl	801bfcc <__sinit>
 801c12c:	f1b8 0f02 	cmp.w	r8, #2
 801c130:	d006      	beq.n	801c140 <setvbuf+0x30>
 801c132:	f1b8 0f01 	cmp.w	r8, #1
 801c136:	f200 8094 	bhi.w	801c262 <setvbuf+0x152>
 801c13a:	2d00      	cmp	r5, #0
 801c13c:	f2c0 8091 	blt.w	801c262 <setvbuf+0x152>
 801c140:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801c142:	07da      	lsls	r2, r3, #31
 801c144:	d405      	bmi.n	801c152 <setvbuf+0x42>
 801c146:	89a3      	ldrh	r3, [r4, #12]
 801c148:	059b      	lsls	r3, r3, #22
 801c14a:	d402      	bmi.n	801c152 <setvbuf+0x42>
 801c14c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801c14e:	f000 fabc 	bl	801c6ca <__retarget_lock_acquire_recursive>
 801c152:	4621      	mov	r1, r4
 801c154:	4638      	mov	r0, r7
 801c156:	f001 f801 	bl	801d15c <_fflush_r>
 801c15a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801c15c:	b141      	cbz	r1, 801c170 <setvbuf+0x60>
 801c15e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801c162:	4299      	cmp	r1, r3
 801c164:	d002      	beq.n	801c16c <setvbuf+0x5c>
 801c166:	4638      	mov	r0, r7
 801c168:	f000 faf2 	bl	801c750 <_free_r>
 801c16c:	2300      	movs	r3, #0
 801c16e:	6363      	str	r3, [r4, #52]	; 0x34
 801c170:	2300      	movs	r3, #0
 801c172:	61a3      	str	r3, [r4, #24]
 801c174:	6063      	str	r3, [r4, #4]
 801c176:	89a3      	ldrh	r3, [r4, #12]
 801c178:	0618      	lsls	r0, r3, #24
 801c17a:	d503      	bpl.n	801c184 <setvbuf+0x74>
 801c17c:	6921      	ldr	r1, [r4, #16]
 801c17e:	4638      	mov	r0, r7
 801c180:	f000 fae6 	bl	801c750 <_free_r>
 801c184:	89a3      	ldrh	r3, [r4, #12]
 801c186:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 801c18a:	f023 0303 	bic.w	r3, r3, #3
 801c18e:	f1b8 0f02 	cmp.w	r8, #2
 801c192:	81a3      	strh	r3, [r4, #12]
 801c194:	d05f      	beq.n	801c256 <setvbuf+0x146>
 801c196:	ab01      	add	r3, sp, #4
 801c198:	466a      	mov	r2, sp
 801c19a:	4621      	mov	r1, r4
 801c19c:	4638      	mov	r0, r7
 801c19e:	f001 f817 	bl	801d1d0 <__swhatbuf_r>
 801c1a2:	89a3      	ldrh	r3, [r4, #12]
 801c1a4:	4318      	orrs	r0, r3
 801c1a6:	81a0      	strh	r0, [r4, #12]
 801c1a8:	bb2d      	cbnz	r5, 801c1f6 <setvbuf+0xe6>
 801c1aa:	9d00      	ldr	r5, [sp, #0]
 801c1ac:	4628      	mov	r0, r5
 801c1ae:	f7ff fca5 	bl	801bafc <malloc>
 801c1b2:	4606      	mov	r6, r0
 801c1b4:	2800      	cmp	r0, #0
 801c1b6:	d150      	bne.n	801c25a <setvbuf+0x14a>
 801c1b8:	f8dd 9000 	ldr.w	r9, [sp]
 801c1bc:	45a9      	cmp	r9, r5
 801c1be:	d13e      	bne.n	801c23e <setvbuf+0x12e>
 801c1c0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 801c1c4:	2200      	movs	r2, #0
 801c1c6:	60a2      	str	r2, [r4, #8]
 801c1c8:	f104 0247 	add.w	r2, r4, #71	; 0x47
 801c1cc:	6022      	str	r2, [r4, #0]
 801c1ce:	6122      	str	r2, [r4, #16]
 801c1d0:	2201      	movs	r2, #1
 801c1d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c1d6:	6162      	str	r2, [r4, #20]
 801c1d8:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801c1da:	f043 0302 	orr.w	r3, r3, #2
 801c1de:	07d1      	lsls	r1, r2, #31
 801c1e0:	81a3      	strh	r3, [r4, #12]
 801c1e2:	d404      	bmi.n	801c1ee <setvbuf+0xde>
 801c1e4:	059b      	lsls	r3, r3, #22
 801c1e6:	d402      	bmi.n	801c1ee <setvbuf+0xde>
 801c1e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801c1ea:	f000 fa6f 	bl	801c6cc <__retarget_lock_release_recursive>
 801c1ee:	4628      	mov	r0, r5
 801c1f0:	b003      	add	sp, #12
 801c1f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801c1f6:	2e00      	cmp	r6, #0
 801c1f8:	d0d8      	beq.n	801c1ac <setvbuf+0x9c>
 801c1fa:	6a3b      	ldr	r3, [r7, #32]
 801c1fc:	b913      	cbnz	r3, 801c204 <setvbuf+0xf4>
 801c1fe:	4638      	mov	r0, r7
 801c200:	f7ff fee4 	bl	801bfcc <__sinit>
 801c204:	f1b8 0f01 	cmp.w	r8, #1
 801c208:	bf08      	it	eq
 801c20a:	89a3      	ldrheq	r3, [r4, #12]
 801c20c:	6026      	str	r6, [r4, #0]
 801c20e:	bf04      	itt	eq
 801c210:	f043 0301 	orreq.w	r3, r3, #1
 801c214:	81a3      	strheq	r3, [r4, #12]
 801c216:	89a3      	ldrh	r3, [r4, #12]
 801c218:	f013 0208 	ands.w	r2, r3, #8
 801c21c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 801c220:	d01d      	beq.n	801c25e <setvbuf+0x14e>
 801c222:	07da      	lsls	r2, r3, #31
 801c224:	bf41      	itttt	mi
 801c226:	2200      	movmi	r2, #0
 801c228:	426d      	negmi	r5, r5
 801c22a:	60a2      	strmi	r2, [r4, #8]
 801c22c:	61a5      	strmi	r5, [r4, #24]
 801c22e:	bf58      	it	pl
 801c230:	60a5      	strpl	r5, [r4, #8]
 801c232:	6e65      	ldr	r5, [r4, #100]	; 0x64
 801c234:	f015 0501 	ands.w	r5, r5, #1
 801c238:	d0d4      	beq.n	801c1e4 <setvbuf+0xd4>
 801c23a:	2500      	movs	r5, #0
 801c23c:	e7d7      	b.n	801c1ee <setvbuf+0xde>
 801c23e:	4648      	mov	r0, r9
 801c240:	f7ff fc5c 	bl	801bafc <malloc>
 801c244:	4606      	mov	r6, r0
 801c246:	2800      	cmp	r0, #0
 801c248:	d0ba      	beq.n	801c1c0 <setvbuf+0xb0>
 801c24a:	89a3      	ldrh	r3, [r4, #12]
 801c24c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801c250:	81a3      	strh	r3, [r4, #12]
 801c252:	464d      	mov	r5, r9
 801c254:	e7d1      	b.n	801c1fa <setvbuf+0xea>
 801c256:	2500      	movs	r5, #0
 801c258:	e7b4      	b.n	801c1c4 <setvbuf+0xb4>
 801c25a:	46a9      	mov	r9, r5
 801c25c:	e7f5      	b.n	801c24a <setvbuf+0x13a>
 801c25e:	60a2      	str	r2, [r4, #8]
 801c260:	e7e7      	b.n	801c232 <setvbuf+0x122>
 801c262:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 801c266:	e7c2      	b.n	801c1ee <setvbuf+0xde>
 801c268:	20000580 	.word	0x20000580

0801c26c <sniprintf>:
 801c26c:	b40c      	push	{r2, r3}
 801c26e:	b530      	push	{r4, r5, lr}
 801c270:	4b17      	ldr	r3, [pc, #92]	; (801c2d0 <sniprintf+0x64>)
 801c272:	1e0c      	subs	r4, r1, #0
 801c274:	681d      	ldr	r5, [r3, #0]
 801c276:	b09d      	sub	sp, #116	; 0x74
 801c278:	da08      	bge.n	801c28c <sniprintf+0x20>
 801c27a:	238b      	movs	r3, #139	; 0x8b
 801c27c:	602b      	str	r3, [r5, #0]
 801c27e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c282:	b01d      	add	sp, #116	; 0x74
 801c284:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801c288:	b002      	add	sp, #8
 801c28a:	4770      	bx	lr
 801c28c:	f44f 7302 	mov.w	r3, #520	; 0x208
 801c290:	f8ad 3014 	strh.w	r3, [sp, #20]
 801c294:	bf14      	ite	ne
 801c296:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 801c29a:	4623      	moveq	r3, r4
 801c29c:	9304      	str	r3, [sp, #16]
 801c29e:	9307      	str	r3, [sp, #28]
 801c2a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801c2a4:	9002      	str	r0, [sp, #8]
 801c2a6:	9006      	str	r0, [sp, #24]
 801c2a8:	f8ad 3016 	strh.w	r3, [sp, #22]
 801c2ac:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801c2ae:	ab21      	add	r3, sp, #132	; 0x84
 801c2b0:	a902      	add	r1, sp, #8
 801c2b2:	4628      	mov	r0, r5
 801c2b4:	9301      	str	r3, [sp, #4]
 801c2b6:	f000 faf9 	bl	801c8ac <_svfiprintf_r>
 801c2ba:	1c43      	adds	r3, r0, #1
 801c2bc:	bfbc      	itt	lt
 801c2be:	238b      	movlt	r3, #139	; 0x8b
 801c2c0:	602b      	strlt	r3, [r5, #0]
 801c2c2:	2c00      	cmp	r4, #0
 801c2c4:	d0dd      	beq.n	801c282 <sniprintf+0x16>
 801c2c6:	9b02      	ldr	r3, [sp, #8]
 801c2c8:	2200      	movs	r2, #0
 801c2ca:	701a      	strb	r2, [r3, #0]
 801c2cc:	e7d9      	b.n	801c282 <sniprintf+0x16>
 801c2ce:	bf00      	nop
 801c2d0:	20000580 	.word	0x20000580

0801c2d4 <__sread>:
 801c2d4:	b510      	push	{r4, lr}
 801c2d6:	460c      	mov	r4, r1
 801c2d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c2dc:	f000 f996 	bl	801c60c <_read_r>
 801c2e0:	2800      	cmp	r0, #0
 801c2e2:	bfab      	itete	ge
 801c2e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801c2e6:	89a3      	ldrhlt	r3, [r4, #12]
 801c2e8:	181b      	addge	r3, r3, r0
 801c2ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801c2ee:	bfac      	ite	ge
 801c2f0:	6563      	strge	r3, [r4, #84]	; 0x54
 801c2f2:	81a3      	strhlt	r3, [r4, #12]
 801c2f4:	bd10      	pop	{r4, pc}

0801c2f6 <__swrite>:
 801c2f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c2fa:	461f      	mov	r7, r3
 801c2fc:	898b      	ldrh	r3, [r1, #12]
 801c2fe:	05db      	lsls	r3, r3, #23
 801c300:	4605      	mov	r5, r0
 801c302:	460c      	mov	r4, r1
 801c304:	4616      	mov	r6, r2
 801c306:	d505      	bpl.n	801c314 <__swrite+0x1e>
 801c308:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c30c:	2302      	movs	r3, #2
 801c30e:	2200      	movs	r2, #0
 801c310:	f000 f96a 	bl	801c5e8 <_lseek_r>
 801c314:	89a3      	ldrh	r3, [r4, #12]
 801c316:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c31a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801c31e:	81a3      	strh	r3, [r4, #12]
 801c320:	4632      	mov	r2, r6
 801c322:	463b      	mov	r3, r7
 801c324:	4628      	mov	r0, r5
 801c326:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c32a:	f000 b991 	b.w	801c650 <_write_r>

0801c32e <__sseek>:
 801c32e:	b510      	push	{r4, lr}
 801c330:	460c      	mov	r4, r1
 801c332:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c336:	f000 f957 	bl	801c5e8 <_lseek_r>
 801c33a:	1c43      	adds	r3, r0, #1
 801c33c:	89a3      	ldrh	r3, [r4, #12]
 801c33e:	bf15      	itete	ne
 801c340:	6560      	strne	r0, [r4, #84]	; 0x54
 801c342:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801c346:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801c34a:	81a3      	strheq	r3, [r4, #12]
 801c34c:	bf18      	it	ne
 801c34e:	81a3      	strhne	r3, [r4, #12]
 801c350:	bd10      	pop	{r4, pc}

0801c352 <__sclose>:
 801c352:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c356:	f000 b937 	b.w	801c5c8 <_close_r>

0801c35a <_vsniprintf_r>:
 801c35a:	b530      	push	{r4, r5, lr}
 801c35c:	4614      	mov	r4, r2
 801c35e:	2c00      	cmp	r4, #0
 801c360:	b09b      	sub	sp, #108	; 0x6c
 801c362:	4605      	mov	r5, r0
 801c364:	461a      	mov	r2, r3
 801c366:	da05      	bge.n	801c374 <_vsniprintf_r+0x1a>
 801c368:	238b      	movs	r3, #139	; 0x8b
 801c36a:	6003      	str	r3, [r0, #0]
 801c36c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c370:	b01b      	add	sp, #108	; 0x6c
 801c372:	bd30      	pop	{r4, r5, pc}
 801c374:	f44f 7302 	mov.w	r3, #520	; 0x208
 801c378:	f8ad 300c 	strh.w	r3, [sp, #12]
 801c37c:	bf14      	ite	ne
 801c37e:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 801c382:	4623      	moveq	r3, r4
 801c384:	9302      	str	r3, [sp, #8]
 801c386:	9305      	str	r3, [sp, #20]
 801c388:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801c38c:	9100      	str	r1, [sp, #0]
 801c38e:	9104      	str	r1, [sp, #16]
 801c390:	f8ad 300e 	strh.w	r3, [sp, #14]
 801c394:	4669      	mov	r1, sp
 801c396:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801c398:	f000 fa88 	bl	801c8ac <_svfiprintf_r>
 801c39c:	1c43      	adds	r3, r0, #1
 801c39e:	bfbc      	itt	lt
 801c3a0:	238b      	movlt	r3, #139	; 0x8b
 801c3a2:	602b      	strlt	r3, [r5, #0]
 801c3a4:	2c00      	cmp	r4, #0
 801c3a6:	d0e3      	beq.n	801c370 <_vsniprintf_r+0x16>
 801c3a8:	9b00      	ldr	r3, [sp, #0]
 801c3aa:	2200      	movs	r2, #0
 801c3ac:	701a      	strb	r2, [r3, #0]
 801c3ae:	e7df      	b.n	801c370 <_vsniprintf_r+0x16>

0801c3b0 <vsniprintf>:
 801c3b0:	b507      	push	{r0, r1, r2, lr}
 801c3b2:	9300      	str	r3, [sp, #0]
 801c3b4:	4613      	mov	r3, r2
 801c3b6:	460a      	mov	r2, r1
 801c3b8:	4601      	mov	r1, r0
 801c3ba:	4803      	ldr	r0, [pc, #12]	; (801c3c8 <vsniprintf+0x18>)
 801c3bc:	6800      	ldr	r0, [r0, #0]
 801c3be:	f7ff ffcc 	bl	801c35a <_vsniprintf_r>
 801c3c2:	b003      	add	sp, #12
 801c3c4:	f85d fb04 	ldr.w	pc, [sp], #4
 801c3c8:	20000580 	.word	0x20000580

0801c3cc <__swbuf_r>:
 801c3cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c3ce:	460e      	mov	r6, r1
 801c3d0:	4614      	mov	r4, r2
 801c3d2:	4605      	mov	r5, r0
 801c3d4:	b118      	cbz	r0, 801c3de <__swbuf_r+0x12>
 801c3d6:	6a03      	ldr	r3, [r0, #32]
 801c3d8:	b90b      	cbnz	r3, 801c3de <__swbuf_r+0x12>
 801c3da:	f7ff fdf7 	bl	801bfcc <__sinit>
 801c3de:	69a3      	ldr	r3, [r4, #24]
 801c3e0:	60a3      	str	r3, [r4, #8]
 801c3e2:	89a3      	ldrh	r3, [r4, #12]
 801c3e4:	071a      	lsls	r2, r3, #28
 801c3e6:	d525      	bpl.n	801c434 <__swbuf_r+0x68>
 801c3e8:	6923      	ldr	r3, [r4, #16]
 801c3ea:	b31b      	cbz	r3, 801c434 <__swbuf_r+0x68>
 801c3ec:	6823      	ldr	r3, [r4, #0]
 801c3ee:	6922      	ldr	r2, [r4, #16]
 801c3f0:	1a98      	subs	r0, r3, r2
 801c3f2:	6963      	ldr	r3, [r4, #20]
 801c3f4:	b2f6      	uxtb	r6, r6
 801c3f6:	4283      	cmp	r3, r0
 801c3f8:	4637      	mov	r7, r6
 801c3fa:	dc04      	bgt.n	801c406 <__swbuf_r+0x3a>
 801c3fc:	4621      	mov	r1, r4
 801c3fe:	4628      	mov	r0, r5
 801c400:	f000 feac 	bl	801d15c <_fflush_r>
 801c404:	b9e0      	cbnz	r0, 801c440 <__swbuf_r+0x74>
 801c406:	68a3      	ldr	r3, [r4, #8]
 801c408:	3b01      	subs	r3, #1
 801c40a:	60a3      	str	r3, [r4, #8]
 801c40c:	6823      	ldr	r3, [r4, #0]
 801c40e:	1c5a      	adds	r2, r3, #1
 801c410:	6022      	str	r2, [r4, #0]
 801c412:	701e      	strb	r6, [r3, #0]
 801c414:	6962      	ldr	r2, [r4, #20]
 801c416:	1c43      	adds	r3, r0, #1
 801c418:	429a      	cmp	r2, r3
 801c41a:	d004      	beq.n	801c426 <__swbuf_r+0x5a>
 801c41c:	89a3      	ldrh	r3, [r4, #12]
 801c41e:	07db      	lsls	r3, r3, #31
 801c420:	d506      	bpl.n	801c430 <__swbuf_r+0x64>
 801c422:	2e0a      	cmp	r6, #10
 801c424:	d104      	bne.n	801c430 <__swbuf_r+0x64>
 801c426:	4621      	mov	r1, r4
 801c428:	4628      	mov	r0, r5
 801c42a:	f000 fe97 	bl	801d15c <_fflush_r>
 801c42e:	b938      	cbnz	r0, 801c440 <__swbuf_r+0x74>
 801c430:	4638      	mov	r0, r7
 801c432:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c434:	4621      	mov	r1, r4
 801c436:	4628      	mov	r0, r5
 801c438:	f000 f806 	bl	801c448 <__swsetup_r>
 801c43c:	2800      	cmp	r0, #0
 801c43e:	d0d5      	beq.n	801c3ec <__swbuf_r+0x20>
 801c440:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801c444:	e7f4      	b.n	801c430 <__swbuf_r+0x64>
	...

0801c448 <__swsetup_r>:
 801c448:	b538      	push	{r3, r4, r5, lr}
 801c44a:	4b2a      	ldr	r3, [pc, #168]	; (801c4f4 <__swsetup_r+0xac>)
 801c44c:	4605      	mov	r5, r0
 801c44e:	6818      	ldr	r0, [r3, #0]
 801c450:	460c      	mov	r4, r1
 801c452:	b118      	cbz	r0, 801c45c <__swsetup_r+0x14>
 801c454:	6a03      	ldr	r3, [r0, #32]
 801c456:	b90b      	cbnz	r3, 801c45c <__swsetup_r+0x14>
 801c458:	f7ff fdb8 	bl	801bfcc <__sinit>
 801c45c:	89a3      	ldrh	r3, [r4, #12]
 801c45e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801c462:	0718      	lsls	r0, r3, #28
 801c464:	d422      	bmi.n	801c4ac <__swsetup_r+0x64>
 801c466:	06d9      	lsls	r1, r3, #27
 801c468:	d407      	bmi.n	801c47a <__swsetup_r+0x32>
 801c46a:	2309      	movs	r3, #9
 801c46c:	602b      	str	r3, [r5, #0]
 801c46e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801c472:	81a3      	strh	r3, [r4, #12]
 801c474:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c478:	e034      	b.n	801c4e4 <__swsetup_r+0x9c>
 801c47a:	0758      	lsls	r0, r3, #29
 801c47c:	d512      	bpl.n	801c4a4 <__swsetup_r+0x5c>
 801c47e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801c480:	b141      	cbz	r1, 801c494 <__swsetup_r+0x4c>
 801c482:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801c486:	4299      	cmp	r1, r3
 801c488:	d002      	beq.n	801c490 <__swsetup_r+0x48>
 801c48a:	4628      	mov	r0, r5
 801c48c:	f000 f960 	bl	801c750 <_free_r>
 801c490:	2300      	movs	r3, #0
 801c492:	6363      	str	r3, [r4, #52]	; 0x34
 801c494:	89a3      	ldrh	r3, [r4, #12]
 801c496:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801c49a:	81a3      	strh	r3, [r4, #12]
 801c49c:	2300      	movs	r3, #0
 801c49e:	6063      	str	r3, [r4, #4]
 801c4a0:	6923      	ldr	r3, [r4, #16]
 801c4a2:	6023      	str	r3, [r4, #0]
 801c4a4:	89a3      	ldrh	r3, [r4, #12]
 801c4a6:	f043 0308 	orr.w	r3, r3, #8
 801c4aa:	81a3      	strh	r3, [r4, #12]
 801c4ac:	6923      	ldr	r3, [r4, #16]
 801c4ae:	b94b      	cbnz	r3, 801c4c4 <__swsetup_r+0x7c>
 801c4b0:	89a3      	ldrh	r3, [r4, #12]
 801c4b2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801c4b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801c4ba:	d003      	beq.n	801c4c4 <__swsetup_r+0x7c>
 801c4bc:	4621      	mov	r1, r4
 801c4be:	4628      	mov	r0, r5
 801c4c0:	f000 feac 	bl	801d21c <__smakebuf_r>
 801c4c4:	89a0      	ldrh	r0, [r4, #12]
 801c4c6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801c4ca:	f010 0301 	ands.w	r3, r0, #1
 801c4ce:	d00a      	beq.n	801c4e6 <__swsetup_r+0x9e>
 801c4d0:	2300      	movs	r3, #0
 801c4d2:	60a3      	str	r3, [r4, #8]
 801c4d4:	6963      	ldr	r3, [r4, #20]
 801c4d6:	425b      	negs	r3, r3
 801c4d8:	61a3      	str	r3, [r4, #24]
 801c4da:	6923      	ldr	r3, [r4, #16]
 801c4dc:	b943      	cbnz	r3, 801c4f0 <__swsetup_r+0xa8>
 801c4de:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801c4e2:	d1c4      	bne.n	801c46e <__swsetup_r+0x26>
 801c4e4:	bd38      	pop	{r3, r4, r5, pc}
 801c4e6:	0781      	lsls	r1, r0, #30
 801c4e8:	bf58      	it	pl
 801c4ea:	6963      	ldrpl	r3, [r4, #20]
 801c4ec:	60a3      	str	r3, [r4, #8]
 801c4ee:	e7f4      	b.n	801c4da <__swsetup_r+0x92>
 801c4f0:	2000      	movs	r0, #0
 801c4f2:	e7f7      	b.n	801c4e4 <__swsetup_r+0x9c>
 801c4f4:	20000580 	.word	0x20000580

0801c4f8 <memcmp>:
 801c4f8:	b510      	push	{r4, lr}
 801c4fa:	3901      	subs	r1, #1
 801c4fc:	4402      	add	r2, r0
 801c4fe:	4290      	cmp	r0, r2
 801c500:	d101      	bne.n	801c506 <memcmp+0xe>
 801c502:	2000      	movs	r0, #0
 801c504:	e005      	b.n	801c512 <memcmp+0x1a>
 801c506:	7803      	ldrb	r3, [r0, #0]
 801c508:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801c50c:	42a3      	cmp	r3, r4
 801c50e:	d001      	beq.n	801c514 <memcmp+0x1c>
 801c510:	1b18      	subs	r0, r3, r4
 801c512:	bd10      	pop	{r4, pc}
 801c514:	3001      	adds	r0, #1
 801c516:	e7f2      	b.n	801c4fe <memcmp+0x6>

0801c518 <memmove>:
 801c518:	4288      	cmp	r0, r1
 801c51a:	b510      	push	{r4, lr}
 801c51c:	eb01 0402 	add.w	r4, r1, r2
 801c520:	d902      	bls.n	801c528 <memmove+0x10>
 801c522:	4284      	cmp	r4, r0
 801c524:	4623      	mov	r3, r4
 801c526:	d807      	bhi.n	801c538 <memmove+0x20>
 801c528:	1e43      	subs	r3, r0, #1
 801c52a:	42a1      	cmp	r1, r4
 801c52c:	d008      	beq.n	801c540 <memmove+0x28>
 801c52e:	f811 2b01 	ldrb.w	r2, [r1], #1
 801c532:	f803 2f01 	strb.w	r2, [r3, #1]!
 801c536:	e7f8      	b.n	801c52a <memmove+0x12>
 801c538:	4402      	add	r2, r0
 801c53a:	4601      	mov	r1, r0
 801c53c:	428a      	cmp	r2, r1
 801c53e:	d100      	bne.n	801c542 <memmove+0x2a>
 801c540:	bd10      	pop	{r4, pc}
 801c542:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801c546:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801c54a:	e7f7      	b.n	801c53c <memmove+0x24>

0801c54c <memset>:
 801c54c:	4402      	add	r2, r0
 801c54e:	4603      	mov	r3, r0
 801c550:	4293      	cmp	r3, r2
 801c552:	d100      	bne.n	801c556 <memset+0xa>
 801c554:	4770      	bx	lr
 801c556:	f803 1b01 	strb.w	r1, [r3], #1
 801c55a:	e7f9      	b.n	801c550 <memset+0x4>

0801c55c <strchr>:
 801c55c:	b2c9      	uxtb	r1, r1
 801c55e:	4603      	mov	r3, r0
 801c560:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c564:	b11a      	cbz	r2, 801c56e <strchr+0x12>
 801c566:	428a      	cmp	r2, r1
 801c568:	d1f9      	bne.n	801c55e <strchr+0x2>
 801c56a:	4618      	mov	r0, r3
 801c56c:	4770      	bx	lr
 801c56e:	2900      	cmp	r1, #0
 801c570:	bf18      	it	ne
 801c572:	2300      	movne	r3, #0
 801c574:	e7f9      	b.n	801c56a <strchr+0xe>

0801c576 <strncmp>:
 801c576:	b510      	push	{r4, lr}
 801c578:	b16a      	cbz	r2, 801c596 <strncmp+0x20>
 801c57a:	3901      	subs	r1, #1
 801c57c:	1884      	adds	r4, r0, r2
 801c57e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c582:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801c586:	429a      	cmp	r2, r3
 801c588:	d103      	bne.n	801c592 <strncmp+0x1c>
 801c58a:	42a0      	cmp	r0, r4
 801c58c:	d001      	beq.n	801c592 <strncmp+0x1c>
 801c58e:	2a00      	cmp	r2, #0
 801c590:	d1f5      	bne.n	801c57e <strncmp+0x8>
 801c592:	1ad0      	subs	r0, r2, r3
 801c594:	bd10      	pop	{r4, pc}
 801c596:	4610      	mov	r0, r2
 801c598:	e7fc      	b.n	801c594 <strncmp+0x1e>

0801c59a <strstr>:
 801c59a:	780a      	ldrb	r2, [r1, #0]
 801c59c:	b570      	push	{r4, r5, r6, lr}
 801c59e:	b96a      	cbnz	r2, 801c5bc <strstr+0x22>
 801c5a0:	bd70      	pop	{r4, r5, r6, pc}
 801c5a2:	429a      	cmp	r2, r3
 801c5a4:	d109      	bne.n	801c5ba <strstr+0x20>
 801c5a6:	460c      	mov	r4, r1
 801c5a8:	4605      	mov	r5, r0
 801c5aa:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801c5ae:	2b00      	cmp	r3, #0
 801c5b0:	d0f6      	beq.n	801c5a0 <strstr+0x6>
 801c5b2:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801c5b6:	429e      	cmp	r6, r3
 801c5b8:	d0f7      	beq.n	801c5aa <strstr+0x10>
 801c5ba:	3001      	adds	r0, #1
 801c5bc:	7803      	ldrb	r3, [r0, #0]
 801c5be:	2b00      	cmp	r3, #0
 801c5c0:	d1ef      	bne.n	801c5a2 <strstr+0x8>
 801c5c2:	4618      	mov	r0, r3
 801c5c4:	e7ec      	b.n	801c5a0 <strstr+0x6>
	...

0801c5c8 <_close_r>:
 801c5c8:	b538      	push	{r3, r4, r5, lr}
 801c5ca:	4d06      	ldr	r5, [pc, #24]	; (801c5e4 <_close_r+0x1c>)
 801c5cc:	2300      	movs	r3, #0
 801c5ce:	4604      	mov	r4, r0
 801c5d0:	4608      	mov	r0, r1
 801c5d2:	602b      	str	r3, [r5, #0]
 801c5d4:	f7e5 f93d 	bl	8001852 <_close>
 801c5d8:	1c43      	adds	r3, r0, #1
 801c5da:	d102      	bne.n	801c5e2 <_close_r+0x1a>
 801c5dc:	682b      	ldr	r3, [r5, #0]
 801c5de:	b103      	cbz	r3, 801c5e2 <_close_r+0x1a>
 801c5e0:	6023      	str	r3, [r4, #0]
 801c5e2:	bd38      	pop	{r3, r4, r5, pc}
 801c5e4:	20012ca8 	.word	0x20012ca8

0801c5e8 <_lseek_r>:
 801c5e8:	b538      	push	{r3, r4, r5, lr}
 801c5ea:	4d07      	ldr	r5, [pc, #28]	; (801c608 <_lseek_r+0x20>)
 801c5ec:	4604      	mov	r4, r0
 801c5ee:	4608      	mov	r0, r1
 801c5f0:	4611      	mov	r1, r2
 801c5f2:	2200      	movs	r2, #0
 801c5f4:	602a      	str	r2, [r5, #0]
 801c5f6:	461a      	mov	r2, r3
 801c5f8:	f7e5 f952 	bl	80018a0 <_lseek>
 801c5fc:	1c43      	adds	r3, r0, #1
 801c5fe:	d102      	bne.n	801c606 <_lseek_r+0x1e>
 801c600:	682b      	ldr	r3, [r5, #0]
 801c602:	b103      	cbz	r3, 801c606 <_lseek_r+0x1e>
 801c604:	6023      	str	r3, [r4, #0]
 801c606:	bd38      	pop	{r3, r4, r5, pc}
 801c608:	20012ca8 	.word	0x20012ca8

0801c60c <_read_r>:
 801c60c:	b538      	push	{r3, r4, r5, lr}
 801c60e:	4d07      	ldr	r5, [pc, #28]	; (801c62c <_read_r+0x20>)
 801c610:	4604      	mov	r4, r0
 801c612:	4608      	mov	r0, r1
 801c614:	4611      	mov	r1, r2
 801c616:	2200      	movs	r2, #0
 801c618:	602a      	str	r2, [r5, #0]
 801c61a:	461a      	mov	r2, r3
 801c61c:	f7e5 f8e0 	bl	80017e0 <_read>
 801c620:	1c43      	adds	r3, r0, #1
 801c622:	d102      	bne.n	801c62a <_read_r+0x1e>
 801c624:	682b      	ldr	r3, [r5, #0]
 801c626:	b103      	cbz	r3, 801c62a <_read_r+0x1e>
 801c628:	6023      	str	r3, [r4, #0]
 801c62a:	bd38      	pop	{r3, r4, r5, pc}
 801c62c:	20012ca8 	.word	0x20012ca8

0801c630 <_sbrk_r>:
 801c630:	b538      	push	{r3, r4, r5, lr}
 801c632:	4d06      	ldr	r5, [pc, #24]	; (801c64c <_sbrk_r+0x1c>)
 801c634:	2300      	movs	r3, #0
 801c636:	4604      	mov	r4, r0
 801c638:	4608      	mov	r0, r1
 801c63a:	602b      	str	r3, [r5, #0]
 801c63c:	f7e5 f93e 	bl	80018bc <_sbrk>
 801c640:	1c43      	adds	r3, r0, #1
 801c642:	d102      	bne.n	801c64a <_sbrk_r+0x1a>
 801c644:	682b      	ldr	r3, [r5, #0]
 801c646:	b103      	cbz	r3, 801c64a <_sbrk_r+0x1a>
 801c648:	6023      	str	r3, [r4, #0]
 801c64a:	bd38      	pop	{r3, r4, r5, pc}
 801c64c:	20012ca8 	.word	0x20012ca8

0801c650 <_write_r>:
 801c650:	b538      	push	{r3, r4, r5, lr}
 801c652:	4d07      	ldr	r5, [pc, #28]	; (801c670 <_write_r+0x20>)
 801c654:	4604      	mov	r4, r0
 801c656:	4608      	mov	r0, r1
 801c658:	4611      	mov	r1, r2
 801c65a:	2200      	movs	r2, #0
 801c65c:	602a      	str	r2, [r5, #0]
 801c65e:	461a      	mov	r2, r3
 801c660:	f7e5 f8db 	bl	800181a <_write>
 801c664:	1c43      	adds	r3, r0, #1
 801c666:	d102      	bne.n	801c66e <_write_r+0x1e>
 801c668:	682b      	ldr	r3, [r5, #0]
 801c66a:	b103      	cbz	r3, 801c66e <_write_r+0x1e>
 801c66c:	6023      	str	r3, [r4, #0]
 801c66e:	bd38      	pop	{r3, r4, r5, pc}
 801c670:	20012ca8 	.word	0x20012ca8

0801c674 <__errno>:
 801c674:	4b01      	ldr	r3, [pc, #4]	; (801c67c <__errno+0x8>)
 801c676:	6818      	ldr	r0, [r3, #0]
 801c678:	4770      	bx	lr
 801c67a:	bf00      	nop
 801c67c:	20000580 	.word	0x20000580

0801c680 <__libc_init_array>:
 801c680:	b570      	push	{r4, r5, r6, lr}
 801c682:	4d0d      	ldr	r5, [pc, #52]	; (801c6b8 <__libc_init_array+0x38>)
 801c684:	4c0d      	ldr	r4, [pc, #52]	; (801c6bc <__libc_init_array+0x3c>)
 801c686:	1b64      	subs	r4, r4, r5
 801c688:	10a4      	asrs	r4, r4, #2
 801c68a:	2600      	movs	r6, #0
 801c68c:	42a6      	cmp	r6, r4
 801c68e:	d109      	bne.n	801c6a4 <__libc_init_array+0x24>
 801c690:	4d0b      	ldr	r5, [pc, #44]	; (801c6c0 <__libc_init_array+0x40>)
 801c692:	4c0c      	ldr	r4, [pc, #48]	; (801c6c4 <__libc_init_array+0x44>)
 801c694:	f000 fe6c 	bl	801d370 <_init>
 801c698:	1b64      	subs	r4, r4, r5
 801c69a:	10a4      	asrs	r4, r4, #2
 801c69c:	2600      	movs	r6, #0
 801c69e:	42a6      	cmp	r6, r4
 801c6a0:	d105      	bne.n	801c6ae <__libc_init_array+0x2e>
 801c6a2:	bd70      	pop	{r4, r5, r6, pc}
 801c6a4:	f855 3b04 	ldr.w	r3, [r5], #4
 801c6a8:	4798      	blx	r3
 801c6aa:	3601      	adds	r6, #1
 801c6ac:	e7ee      	b.n	801c68c <__libc_init_array+0xc>
 801c6ae:	f855 3b04 	ldr.w	r3, [r5], #4
 801c6b2:	4798      	blx	r3
 801c6b4:	3601      	adds	r6, #1
 801c6b6:	e7f2      	b.n	801c69e <__libc_init_array+0x1e>
 801c6b8:	0801e934 	.word	0x0801e934
 801c6bc:	0801e934 	.word	0x0801e934
 801c6c0:	0801e934 	.word	0x0801e934
 801c6c4:	0801e944 	.word	0x0801e944

0801c6c8 <__retarget_lock_init_recursive>:
 801c6c8:	4770      	bx	lr

0801c6ca <__retarget_lock_acquire_recursive>:
 801c6ca:	4770      	bx	lr

0801c6cc <__retarget_lock_release_recursive>:
 801c6cc:	4770      	bx	lr

0801c6ce <strcpy>:
 801c6ce:	4603      	mov	r3, r0
 801c6d0:	f811 2b01 	ldrb.w	r2, [r1], #1
 801c6d4:	f803 2b01 	strb.w	r2, [r3], #1
 801c6d8:	2a00      	cmp	r2, #0
 801c6da:	d1f9      	bne.n	801c6d0 <strcpy+0x2>
 801c6dc:	4770      	bx	lr

0801c6de <memcpy>:
 801c6de:	440a      	add	r2, r1
 801c6e0:	4291      	cmp	r1, r2
 801c6e2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 801c6e6:	d100      	bne.n	801c6ea <memcpy+0xc>
 801c6e8:	4770      	bx	lr
 801c6ea:	b510      	push	{r4, lr}
 801c6ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 801c6f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 801c6f4:	4291      	cmp	r1, r2
 801c6f6:	d1f9      	bne.n	801c6ec <memcpy+0xe>
 801c6f8:	bd10      	pop	{r4, pc}
	...

0801c6fc <__assert_func>:
 801c6fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801c6fe:	4614      	mov	r4, r2
 801c700:	461a      	mov	r2, r3
 801c702:	4b09      	ldr	r3, [pc, #36]	; (801c728 <__assert_func+0x2c>)
 801c704:	681b      	ldr	r3, [r3, #0]
 801c706:	4605      	mov	r5, r0
 801c708:	68d8      	ldr	r0, [r3, #12]
 801c70a:	b14c      	cbz	r4, 801c720 <__assert_func+0x24>
 801c70c:	4b07      	ldr	r3, [pc, #28]	; (801c72c <__assert_func+0x30>)
 801c70e:	9100      	str	r1, [sp, #0]
 801c710:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801c714:	4906      	ldr	r1, [pc, #24]	; (801c730 <__assert_func+0x34>)
 801c716:	462b      	mov	r3, r5
 801c718:	f000 fd48 	bl	801d1ac <fiprintf>
 801c71c:	f000 fddc 	bl	801d2d8 <abort>
 801c720:	4b04      	ldr	r3, [pc, #16]	; (801c734 <__assert_func+0x38>)
 801c722:	461c      	mov	r4, r3
 801c724:	e7f3      	b.n	801c70e <__assert_func+0x12>
 801c726:	bf00      	nop
 801c728:	20000580 	.word	0x20000580
 801c72c:	0801e8bc 	.word	0x0801e8bc
 801c730:	0801e8c9 	.word	0x0801e8c9
 801c734:	0801e8f7 	.word	0x0801e8f7

0801c738 <__env_lock>:
 801c738:	4801      	ldr	r0, [pc, #4]	; (801c740 <__env_lock+0x8>)
 801c73a:	f7ff bfc6 	b.w	801c6ca <__retarget_lock_acquire_recursive>
 801c73e:	bf00      	nop
 801c740:	20012cac 	.word	0x20012cac

0801c744 <__env_unlock>:
 801c744:	4801      	ldr	r0, [pc, #4]	; (801c74c <__env_unlock+0x8>)
 801c746:	f7ff bfc1 	b.w	801c6cc <__retarget_lock_release_recursive>
 801c74a:	bf00      	nop
 801c74c:	20012cac 	.word	0x20012cac

0801c750 <_free_r>:
 801c750:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801c752:	2900      	cmp	r1, #0
 801c754:	d044      	beq.n	801c7e0 <_free_r+0x90>
 801c756:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c75a:	9001      	str	r0, [sp, #4]
 801c75c:	2b00      	cmp	r3, #0
 801c75e:	f1a1 0404 	sub.w	r4, r1, #4
 801c762:	bfb8      	it	lt
 801c764:	18e4      	addlt	r4, r4, r3
 801c766:	f7ff fa79 	bl	801bc5c <__malloc_lock>
 801c76a:	4a1e      	ldr	r2, [pc, #120]	; (801c7e4 <_free_r+0x94>)
 801c76c:	9801      	ldr	r0, [sp, #4]
 801c76e:	6813      	ldr	r3, [r2, #0]
 801c770:	b933      	cbnz	r3, 801c780 <_free_r+0x30>
 801c772:	6063      	str	r3, [r4, #4]
 801c774:	6014      	str	r4, [r2, #0]
 801c776:	b003      	add	sp, #12
 801c778:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801c77c:	f7ff ba74 	b.w	801bc68 <__malloc_unlock>
 801c780:	42a3      	cmp	r3, r4
 801c782:	d908      	bls.n	801c796 <_free_r+0x46>
 801c784:	6825      	ldr	r5, [r4, #0]
 801c786:	1961      	adds	r1, r4, r5
 801c788:	428b      	cmp	r3, r1
 801c78a:	bf01      	itttt	eq
 801c78c:	6819      	ldreq	r1, [r3, #0]
 801c78e:	685b      	ldreq	r3, [r3, #4]
 801c790:	1949      	addeq	r1, r1, r5
 801c792:	6021      	streq	r1, [r4, #0]
 801c794:	e7ed      	b.n	801c772 <_free_r+0x22>
 801c796:	461a      	mov	r2, r3
 801c798:	685b      	ldr	r3, [r3, #4]
 801c79a:	b10b      	cbz	r3, 801c7a0 <_free_r+0x50>
 801c79c:	42a3      	cmp	r3, r4
 801c79e:	d9fa      	bls.n	801c796 <_free_r+0x46>
 801c7a0:	6811      	ldr	r1, [r2, #0]
 801c7a2:	1855      	adds	r5, r2, r1
 801c7a4:	42a5      	cmp	r5, r4
 801c7a6:	d10b      	bne.n	801c7c0 <_free_r+0x70>
 801c7a8:	6824      	ldr	r4, [r4, #0]
 801c7aa:	4421      	add	r1, r4
 801c7ac:	1854      	adds	r4, r2, r1
 801c7ae:	42a3      	cmp	r3, r4
 801c7b0:	6011      	str	r1, [r2, #0]
 801c7b2:	d1e0      	bne.n	801c776 <_free_r+0x26>
 801c7b4:	681c      	ldr	r4, [r3, #0]
 801c7b6:	685b      	ldr	r3, [r3, #4]
 801c7b8:	6053      	str	r3, [r2, #4]
 801c7ba:	440c      	add	r4, r1
 801c7bc:	6014      	str	r4, [r2, #0]
 801c7be:	e7da      	b.n	801c776 <_free_r+0x26>
 801c7c0:	d902      	bls.n	801c7c8 <_free_r+0x78>
 801c7c2:	230c      	movs	r3, #12
 801c7c4:	6003      	str	r3, [r0, #0]
 801c7c6:	e7d6      	b.n	801c776 <_free_r+0x26>
 801c7c8:	6825      	ldr	r5, [r4, #0]
 801c7ca:	1961      	adds	r1, r4, r5
 801c7cc:	428b      	cmp	r3, r1
 801c7ce:	bf04      	itt	eq
 801c7d0:	6819      	ldreq	r1, [r3, #0]
 801c7d2:	685b      	ldreq	r3, [r3, #4]
 801c7d4:	6063      	str	r3, [r4, #4]
 801c7d6:	bf04      	itt	eq
 801c7d8:	1949      	addeq	r1, r1, r5
 801c7da:	6021      	streq	r1, [r4, #0]
 801c7dc:	6054      	str	r4, [r2, #4]
 801c7de:	e7ca      	b.n	801c776 <_free_r+0x26>
 801c7e0:	b003      	add	sp, #12
 801c7e2:	bd30      	pop	{r4, r5, pc}
 801c7e4:	20012b64 	.word	0x20012b64

0801c7e8 <_malloc_usable_size_r>:
 801c7e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c7ec:	1f18      	subs	r0, r3, #4
 801c7ee:	2b00      	cmp	r3, #0
 801c7f0:	bfbc      	itt	lt
 801c7f2:	580b      	ldrlt	r3, [r1, r0]
 801c7f4:	18c0      	addlt	r0, r0, r3
 801c7f6:	4770      	bx	lr

0801c7f8 <__ssputs_r>:
 801c7f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c7fc:	688e      	ldr	r6, [r1, #8]
 801c7fe:	461f      	mov	r7, r3
 801c800:	42be      	cmp	r6, r7
 801c802:	680b      	ldr	r3, [r1, #0]
 801c804:	4682      	mov	sl, r0
 801c806:	460c      	mov	r4, r1
 801c808:	4690      	mov	r8, r2
 801c80a:	d82c      	bhi.n	801c866 <__ssputs_r+0x6e>
 801c80c:	898a      	ldrh	r2, [r1, #12]
 801c80e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801c812:	d026      	beq.n	801c862 <__ssputs_r+0x6a>
 801c814:	6965      	ldr	r5, [r4, #20]
 801c816:	6909      	ldr	r1, [r1, #16]
 801c818:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801c81c:	eba3 0901 	sub.w	r9, r3, r1
 801c820:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801c824:	1c7b      	adds	r3, r7, #1
 801c826:	444b      	add	r3, r9
 801c828:	106d      	asrs	r5, r5, #1
 801c82a:	429d      	cmp	r5, r3
 801c82c:	bf38      	it	cc
 801c82e:	461d      	movcc	r5, r3
 801c830:	0553      	lsls	r3, r2, #21
 801c832:	d527      	bpl.n	801c884 <__ssputs_r+0x8c>
 801c834:	4629      	mov	r1, r5
 801c836:	f7ff f991 	bl	801bb5c <_malloc_r>
 801c83a:	4606      	mov	r6, r0
 801c83c:	b360      	cbz	r0, 801c898 <__ssputs_r+0xa0>
 801c83e:	6921      	ldr	r1, [r4, #16]
 801c840:	464a      	mov	r2, r9
 801c842:	f7ff ff4c 	bl	801c6de <memcpy>
 801c846:	89a3      	ldrh	r3, [r4, #12]
 801c848:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801c84c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801c850:	81a3      	strh	r3, [r4, #12]
 801c852:	6126      	str	r6, [r4, #16]
 801c854:	6165      	str	r5, [r4, #20]
 801c856:	444e      	add	r6, r9
 801c858:	eba5 0509 	sub.w	r5, r5, r9
 801c85c:	6026      	str	r6, [r4, #0]
 801c85e:	60a5      	str	r5, [r4, #8]
 801c860:	463e      	mov	r6, r7
 801c862:	42be      	cmp	r6, r7
 801c864:	d900      	bls.n	801c868 <__ssputs_r+0x70>
 801c866:	463e      	mov	r6, r7
 801c868:	6820      	ldr	r0, [r4, #0]
 801c86a:	4632      	mov	r2, r6
 801c86c:	4641      	mov	r1, r8
 801c86e:	f7ff fe53 	bl	801c518 <memmove>
 801c872:	68a3      	ldr	r3, [r4, #8]
 801c874:	1b9b      	subs	r3, r3, r6
 801c876:	60a3      	str	r3, [r4, #8]
 801c878:	6823      	ldr	r3, [r4, #0]
 801c87a:	4433      	add	r3, r6
 801c87c:	6023      	str	r3, [r4, #0]
 801c87e:	2000      	movs	r0, #0
 801c880:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c884:	462a      	mov	r2, r5
 801c886:	f7ff fa69 	bl	801bd5c <_realloc_r>
 801c88a:	4606      	mov	r6, r0
 801c88c:	2800      	cmp	r0, #0
 801c88e:	d1e0      	bne.n	801c852 <__ssputs_r+0x5a>
 801c890:	6921      	ldr	r1, [r4, #16]
 801c892:	4650      	mov	r0, sl
 801c894:	f7ff ff5c 	bl	801c750 <_free_r>
 801c898:	230c      	movs	r3, #12
 801c89a:	f8ca 3000 	str.w	r3, [sl]
 801c89e:	89a3      	ldrh	r3, [r4, #12]
 801c8a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801c8a4:	81a3      	strh	r3, [r4, #12]
 801c8a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c8aa:	e7e9      	b.n	801c880 <__ssputs_r+0x88>

0801c8ac <_svfiprintf_r>:
 801c8ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c8b0:	4698      	mov	r8, r3
 801c8b2:	898b      	ldrh	r3, [r1, #12]
 801c8b4:	061b      	lsls	r3, r3, #24
 801c8b6:	b09d      	sub	sp, #116	; 0x74
 801c8b8:	4607      	mov	r7, r0
 801c8ba:	460d      	mov	r5, r1
 801c8bc:	4614      	mov	r4, r2
 801c8be:	d50e      	bpl.n	801c8de <_svfiprintf_r+0x32>
 801c8c0:	690b      	ldr	r3, [r1, #16]
 801c8c2:	b963      	cbnz	r3, 801c8de <_svfiprintf_r+0x32>
 801c8c4:	2140      	movs	r1, #64	; 0x40
 801c8c6:	f7ff f949 	bl	801bb5c <_malloc_r>
 801c8ca:	6028      	str	r0, [r5, #0]
 801c8cc:	6128      	str	r0, [r5, #16]
 801c8ce:	b920      	cbnz	r0, 801c8da <_svfiprintf_r+0x2e>
 801c8d0:	230c      	movs	r3, #12
 801c8d2:	603b      	str	r3, [r7, #0]
 801c8d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c8d8:	e0d0      	b.n	801ca7c <_svfiprintf_r+0x1d0>
 801c8da:	2340      	movs	r3, #64	; 0x40
 801c8dc:	616b      	str	r3, [r5, #20]
 801c8de:	2300      	movs	r3, #0
 801c8e0:	9309      	str	r3, [sp, #36]	; 0x24
 801c8e2:	2320      	movs	r3, #32
 801c8e4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801c8e8:	f8cd 800c 	str.w	r8, [sp, #12]
 801c8ec:	2330      	movs	r3, #48	; 0x30
 801c8ee:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 801ca94 <_svfiprintf_r+0x1e8>
 801c8f2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801c8f6:	f04f 0901 	mov.w	r9, #1
 801c8fa:	4623      	mov	r3, r4
 801c8fc:	469a      	mov	sl, r3
 801c8fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c902:	b10a      	cbz	r2, 801c908 <_svfiprintf_r+0x5c>
 801c904:	2a25      	cmp	r2, #37	; 0x25
 801c906:	d1f9      	bne.n	801c8fc <_svfiprintf_r+0x50>
 801c908:	ebba 0b04 	subs.w	fp, sl, r4
 801c90c:	d00b      	beq.n	801c926 <_svfiprintf_r+0x7a>
 801c90e:	465b      	mov	r3, fp
 801c910:	4622      	mov	r2, r4
 801c912:	4629      	mov	r1, r5
 801c914:	4638      	mov	r0, r7
 801c916:	f7ff ff6f 	bl	801c7f8 <__ssputs_r>
 801c91a:	3001      	adds	r0, #1
 801c91c:	f000 80a9 	beq.w	801ca72 <_svfiprintf_r+0x1c6>
 801c920:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c922:	445a      	add	r2, fp
 801c924:	9209      	str	r2, [sp, #36]	; 0x24
 801c926:	f89a 3000 	ldrb.w	r3, [sl]
 801c92a:	2b00      	cmp	r3, #0
 801c92c:	f000 80a1 	beq.w	801ca72 <_svfiprintf_r+0x1c6>
 801c930:	2300      	movs	r3, #0
 801c932:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801c936:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c93a:	f10a 0a01 	add.w	sl, sl, #1
 801c93e:	9304      	str	r3, [sp, #16]
 801c940:	9307      	str	r3, [sp, #28]
 801c942:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801c946:	931a      	str	r3, [sp, #104]	; 0x68
 801c948:	4654      	mov	r4, sl
 801c94a:	2205      	movs	r2, #5
 801c94c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c950:	4850      	ldr	r0, [pc, #320]	; (801ca94 <_svfiprintf_r+0x1e8>)
 801c952:	f7e3 fc8d 	bl	8000270 <memchr>
 801c956:	9a04      	ldr	r2, [sp, #16]
 801c958:	b9d8      	cbnz	r0, 801c992 <_svfiprintf_r+0xe6>
 801c95a:	06d0      	lsls	r0, r2, #27
 801c95c:	bf44      	itt	mi
 801c95e:	2320      	movmi	r3, #32
 801c960:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801c964:	0711      	lsls	r1, r2, #28
 801c966:	bf44      	itt	mi
 801c968:	232b      	movmi	r3, #43	; 0x2b
 801c96a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801c96e:	f89a 3000 	ldrb.w	r3, [sl]
 801c972:	2b2a      	cmp	r3, #42	; 0x2a
 801c974:	d015      	beq.n	801c9a2 <_svfiprintf_r+0xf6>
 801c976:	9a07      	ldr	r2, [sp, #28]
 801c978:	4654      	mov	r4, sl
 801c97a:	2000      	movs	r0, #0
 801c97c:	f04f 0c0a 	mov.w	ip, #10
 801c980:	4621      	mov	r1, r4
 801c982:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c986:	3b30      	subs	r3, #48	; 0x30
 801c988:	2b09      	cmp	r3, #9
 801c98a:	d94d      	bls.n	801ca28 <_svfiprintf_r+0x17c>
 801c98c:	b1b0      	cbz	r0, 801c9bc <_svfiprintf_r+0x110>
 801c98e:	9207      	str	r2, [sp, #28]
 801c990:	e014      	b.n	801c9bc <_svfiprintf_r+0x110>
 801c992:	eba0 0308 	sub.w	r3, r0, r8
 801c996:	fa09 f303 	lsl.w	r3, r9, r3
 801c99a:	4313      	orrs	r3, r2
 801c99c:	9304      	str	r3, [sp, #16]
 801c99e:	46a2      	mov	sl, r4
 801c9a0:	e7d2      	b.n	801c948 <_svfiprintf_r+0x9c>
 801c9a2:	9b03      	ldr	r3, [sp, #12]
 801c9a4:	1d19      	adds	r1, r3, #4
 801c9a6:	681b      	ldr	r3, [r3, #0]
 801c9a8:	9103      	str	r1, [sp, #12]
 801c9aa:	2b00      	cmp	r3, #0
 801c9ac:	bfbb      	ittet	lt
 801c9ae:	425b      	neglt	r3, r3
 801c9b0:	f042 0202 	orrlt.w	r2, r2, #2
 801c9b4:	9307      	strge	r3, [sp, #28]
 801c9b6:	9307      	strlt	r3, [sp, #28]
 801c9b8:	bfb8      	it	lt
 801c9ba:	9204      	strlt	r2, [sp, #16]
 801c9bc:	7823      	ldrb	r3, [r4, #0]
 801c9be:	2b2e      	cmp	r3, #46	; 0x2e
 801c9c0:	d10c      	bne.n	801c9dc <_svfiprintf_r+0x130>
 801c9c2:	7863      	ldrb	r3, [r4, #1]
 801c9c4:	2b2a      	cmp	r3, #42	; 0x2a
 801c9c6:	d134      	bne.n	801ca32 <_svfiprintf_r+0x186>
 801c9c8:	9b03      	ldr	r3, [sp, #12]
 801c9ca:	1d1a      	adds	r2, r3, #4
 801c9cc:	681b      	ldr	r3, [r3, #0]
 801c9ce:	9203      	str	r2, [sp, #12]
 801c9d0:	2b00      	cmp	r3, #0
 801c9d2:	bfb8      	it	lt
 801c9d4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801c9d8:	3402      	adds	r4, #2
 801c9da:	9305      	str	r3, [sp, #20]
 801c9dc:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 801caa4 <_svfiprintf_r+0x1f8>
 801c9e0:	7821      	ldrb	r1, [r4, #0]
 801c9e2:	2203      	movs	r2, #3
 801c9e4:	4650      	mov	r0, sl
 801c9e6:	f7e3 fc43 	bl	8000270 <memchr>
 801c9ea:	b138      	cbz	r0, 801c9fc <_svfiprintf_r+0x150>
 801c9ec:	9b04      	ldr	r3, [sp, #16]
 801c9ee:	eba0 000a 	sub.w	r0, r0, sl
 801c9f2:	2240      	movs	r2, #64	; 0x40
 801c9f4:	4082      	lsls	r2, r0
 801c9f6:	4313      	orrs	r3, r2
 801c9f8:	3401      	adds	r4, #1
 801c9fa:	9304      	str	r3, [sp, #16]
 801c9fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ca00:	4825      	ldr	r0, [pc, #148]	; (801ca98 <_svfiprintf_r+0x1ec>)
 801ca02:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801ca06:	2206      	movs	r2, #6
 801ca08:	f7e3 fc32 	bl	8000270 <memchr>
 801ca0c:	2800      	cmp	r0, #0
 801ca0e:	d038      	beq.n	801ca82 <_svfiprintf_r+0x1d6>
 801ca10:	4b22      	ldr	r3, [pc, #136]	; (801ca9c <_svfiprintf_r+0x1f0>)
 801ca12:	bb1b      	cbnz	r3, 801ca5c <_svfiprintf_r+0x1b0>
 801ca14:	9b03      	ldr	r3, [sp, #12]
 801ca16:	3307      	adds	r3, #7
 801ca18:	f023 0307 	bic.w	r3, r3, #7
 801ca1c:	3308      	adds	r3, #8
 801ca1e:	9303      	str	r3, [sp, #12]
 801ca20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ca22:	4433      	add	r3, r6
 801ca24:	9309      	str	r3, [sp, #36]	; 0x24
 801ca26:	e768      	b.n	801c8fa <_svfiprintf_r+0x4e>
 801ca28:	fb0c 3202 	mla	r2, ip, r2, r3
 801ca2c:	460c      	mov	r4, r1
 801ca2e:	2001      	movs	r0, #1
 801ca30:	e7a6      	b.n	801c980 <_svfiprintf_r+0xd4>
 801ca32:	2300      	movs	r3, #0
 801ca34:	3401      	adds	r4, #1
 801ca36:	9305      	str	r3, [sp, #20]
 801ca38:	4619      	mov	r1, r3
 801ca3a:	f04f 0c0a 	mov.w	ip, #10
 801ca3e:	4620      	mov	r0, r4
 801ca40:	f810 2b01 	ldrb.w	r2, [r0], #1
 801ca44:	3a30      	subs	r2, #48	; 0x30
 801ca46:	2a09      	cmp	r2, #9
 801ca48:	d903      	bls.n	801ca52 <_svfiprintf_r+0x1a6>
 801ca4a:	2b00      	cmp	r3, #0
 801ca4c:	d0c6      	beq.n	801c9dc <_svfiprintf_r+0x130>
 801ca4e:	9105      	str	r1, [sp, #20]
 801ca50:	e7c4      	b.n	801c9dc <_svfiprintf_r+0x130>
 801ca52:	fb0c 2101 	mla	r1, ip, r1, r2
 801ca56:	4604      	mov	r4, r0
 801ca58:	2301      	movs	r3, #1
 801ca5a:	e7f0      	b.n	801ca3e <_svfiprintf_r+0x192>
 801ca5c:	ab03      	add	r3, sp, #12
 801ca5e:	9300      	str	r3, [sp, #0]
 801ca60:	462a      	mov	r2, r5
 801ca62:	4b0f      	ldr	r3, [pc, #60]	; (801caa0 <_svfiprintf_r+0x1f4>)
 801ca64:	a904      	add	r1, sp, #16
 801ca66:	4638      	mov	r0, r7
 801ca68:	f3af 8000 	nop.w
 801ca6c:	1c42      	adds	r2, r0, #1
 801ca6e:	4606      	mov	r6, r0
 801ca70:	d1d6      	bne.n	801ca20 <_svfiprintf_r+0x174>
 801ca72:	89ab      	ldrh	r3, [r5, #12]
 801ca74:	065b      	lsls	r3, r3, #25
 801ca76:	f53f af2d 	bmi.w	801c8d4 <_svfiprintf_r+0x28>
 801ca7a:	9809      	ldr	r0, [sp, #36]	; 0x24
 801ca7c:	b01d      	add	sp, #116	; 0x74
 801ca7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ca82:	ab03      	add	r3, sp, #12
 801ca84:	9300      	str	r3, [sp, #0]
 801ca86:	462a      	mov	r2, r5
 801ca88:	4b05      	ldr	r3, [pc, #20]	; (801caa0 <_svfiprintf_r+0x1f4>)
 801ca8a:	a904      	add	r1, sp, #16
 801ca8c:	4638      	mov	r0, r7
 801ca8e:	f000 f9bd 	bl	801ce0c <_printf_i>
 801ca92:	e7eb      	b.n	801ca6c <_svfiprintf_r+0x1c0>
 801ca94:	0801e8f8 	.word	0x0801e8f8
 801ca98:	0801e902 	.word	0x0801e902
 801ca9c:	00000000 	.word	0x00000000
 801caa0:	0801c7f9 	.word	0x0801c7f9
 801caa4:	0801e8fe 	.word	0x0801e8fe

0801caa8 <__sfputc_r>:
 801caa8:	6893      	ldr	r3, [r2, #8]
 801caaa:	3b01      	subs	r3, #1
 801caac:	2b00      	cmp	r3, #0
 801caae:	b410      	push	{r4}
 801cab0:	6093      	str	r3, [r2, #8]
 801cab2:	da08      	bge.n	801cac6 <__sfputc_r+0x1e>
 801cab4:	6994      	ldr	r4, [r2, #24]
 801cab6:	42a3      	cmp	r3, r4
 801cab8:	db01      	blt.n	801cabe <__sfputc_r+0x16>
 801caba:	290a      	cmp	r1, #10
 801cabc:	d103      	bne.n	801cac6 <__sfputc_r+0x1e>
 801cabe:	f85d 4b04 	ldr.w	r4, [sp], #4
 801cac2:	f7ff bc83 	b.w	801c3cc <__swbuf_r>
 801cac6:	6813      	ldr	r3, [r2, #0]
 801cac8:	1c58      	adds	r0, r3, #1
 801caca:	6010      	str	r0, [r2, #0]
 801cacc:	7019      	strb	r1, [r3, #0]
 801cace:	4608      	mov	r0, r1
 801cad0:	f85d 4b04 	ldr.w	r4, [sp], #4
 801cad4:	4770      	bx	lr

0801cad6 <__sfputs_r>:
 801cad6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cad8:	4606      	mov	r6, r0
 801cada:	460f      	mov	r7, r1
 801cadc:	4614      	mov	r4, r2
 801cade:	18d5      	adds	r5, r2, r3
 801cae0:	42ac      	cmp	r4, r5
 801cae2:	d101      	bne.n	801cae8 <__sfputs_r+0x12>
 801cae4:	2000      	movs	r0, #0
 801cae6:	e007      	b.n	801caf8 <__sfputs_r+0x22>
 801cae8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801caec:	463a      	mov	r2, r7
 801caee:	4630      	mov	r0, r6
 801caf0:	f7ff ffda 	bl	801caa8 <__sfputc_r>
 801caf4:	1c43      	adds	r3, r0, #1
 801caf6:	d1f3      	bne.n	801cae0 <__sfputs_r+0xa>
 801caf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801cafc <_vfiprintf_r>:
 801cafc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cb00:	460d      	mov	r5, r1
 801cb02:	b09d      	sub	sp, #116	; 0x74
 801cb04:	4614      	mov	r4, r2
 801cb06:	4698      	mov	r8, r3
 801cb08:	4606      	mov	r6, r0
 801cb0a:	b118      	cbz	r0, 801cb14 <_vfiprintf_r+0x18>
 801cb0c:	6a03      	ldr	r3, [r0, #32]
 801cb0e:	b90b      	cbnz	r3, 801cb14 <_vfiprintf_r+0x18>
 801cb10:	f7ff fa5c 	bl	801bfcc <__sinit>
 801cb14:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801cb16:	07d9      	lsls	r1, r3, #31
 801cb18:	d405      	bmi.n	801cb26 <_vfiprintf_r+0x2a>
 801cb1a:	89ab      	ldrh	r3, [r5, #12]
 801cb1c:	059a      	lsls	r2, r3, #22
 801cb1e:	d402      	bmi.n	801cb26 <_vfiprintf_r+0x2a>
 801cb20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801cb22:	f7ff fdd2 	bl	801c6ca <__retarget_lock_acquire_recursive>
 801cb26:	89ab      	ldrh	r3, [r5, #12]
 801cb28:	071b      	lsls	r3, r3, #28
 801cb2a:	d501      	bpl.n	801cb30 <_vfiprintf_r+0x34>
 801cb2c:	692b      	ldr	r3, [r5, #16]
 801cb2e:	b99b      	cbnz	r3, 801cb58 <_vfiprintf_r+0x5c>
 801cb30:	4629      	mov	r1, r5
 801cb32:	4630      	mov	r0, r6
 801cb34:	f7ff fc88 	bl	801c448 <__swsetup_r>
 801cb38:	b170      	cbz	r0, 801cb58 <_vfiprintf_r+0x5c>
 801cb3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801cb3c:	07dc      	lsls	r4, r3, #31
 801cb3e:	d504      	bpl.n	801cb4a <_vfiprintf_r+0x4e>
 801cb40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801cb44:	b01d      	add	sp, #116	; 0x74
 801cb46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cb4a:	89ab      	ldrh	r3, [r5, #12]
 801cb4c:	0598      	lsls	r0, r3, #22
 801cb4e:	d4f7      	bmi.n	801cb40 <_vfiprintf_r+0x44>
 801cb50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801cb52:	f7ff fdbb 	bl	801c6cc <__retarget_lock_release_recursive>
 801cb56:	e7f3      	b.n	801cb40 <_vfiprintf_r+0x44>
 801cb58:	2300      	movs	r3, #0
 801cb5a:	9309      	str	r3, [sp, #36]	; 0x24
 801cb5c:	2320      	movs	r3, #32
 801cb5e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801cb62:	f8cd 800c 	str.w	r8, [sp, #12]
 801cb66:	2330      	movs	r3, #48	; 0x30
 801cb68:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 801cd1c <_vfiprintf_r+0x220>
 801cb6c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801cb70:	f04f 0901 	mov.w	r9, #1
 801cb74:	4623      	mov	r3, r4
 801cb76:	469a      	mov	sl, r3
 801cb78:	f813 2b01 	ldrb.w	r2, [r3], #1
 801cb7c:	b10a      	cbz	r2, 801cb82 <_vfiprintf_r+0x86>
 801cb7e:	2a25      	cmp	r2, #37	; 0x25
 801cb80:	d1f9      	bne.n	801cb76 <_vfiprintf_r+0x7a>
 801cb82:	ebba 0b04 	subs.w	fp, sl, r4
 801cb86:	d00b      	beq.n	801cba0 <_vfiprintf_r+0xa4>
 801cb88:	465b      	mov	r3, fp
 801cb8a:	4622      	mov	r2, r4
 801cb8c:	4629      	mov	r1, r5
 801cb8e:	4630      	mov	r0, r6
 801cb90:	f7ff ffa1 	bl	801cad6 <__sfputs_r>
 801cb94:	3001      	adds	r0, #1
 801cb96:	f000 80a9 	beq.w	801ccec <_vfiprintf_r+0x1f0>
 801cb9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801cb9c:	445a      	add	r2, fp
 801cb9e:	9209      	str	r2, [sp, #36]	; 0x24
 801cba0:	f89a 3000 	ldrb.w	r3, [sl]
 801cba4:	2b00      	cmp	r3, #0
 801cba6:	f000 80a1 	beq.w	801ccec <_vfiprintf_r+0x1f0>
 801cbaa:	2300      	movs	r3, #0
 801cbac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801cbb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801cbb4:	f10a 0a01 	add.w	sl, sl, #1
 801cbb8:	9304      	str	r3, [sp, #16]
 801cbba:	9307      	str	r3, [sp, #28]
 801cbbc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801cbc0:	931a      	str	r3, [sp, #104]	; 0x68
 801cbc2:	4654      	mov	r4, sl
 801cbc4:	2205      	movs	r2, #5
 801cbc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cbca:	4854      	ldr	r0, [pc, #336]	; (801cd1c <_vfiprintf_r+0x220>)
 801cbcc:	f7e3 fb50 	bl	8000270 <memchr>
 801cbd0:	9a04      	ldr	r2, [sp, #16]
 801cbd2:	b9d8      	cbnz	r0, 801cc0c <_vfiprintf_r+0x110>
 801cbd4:	06d1      	lsls	r1, r2, #27
 801cbd6:	bf44      	itt	mi
 801cbd8:	2320      	movmi	r3, #32
 801cbda:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801cbde:	0713      	lsls	r3, r2, #28
 801cbe0:	bf44      	itt	mi
 801cbe2:	232b      	movmi	r3, #43	; 0x2b
 801cbe4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801cbe8:	f89a 3000 	ldrb.w	r3, [sl]
 801cbec:	2b2a      	cmp	r3, #42	; 0x2a
 801cbee:	d015      	beq.n	801cc1c <_vfiprintf_r+0x120>
 801cbf0:	9a07      	ldr	r2, [sp, #28]
 801cbf2:	4654      	mov	r4, sl
 801cbf4:	2000      	movs	r0, #0
 801cbf6:	f04f 0c0a 	mov.w	ip, #10
 801cbfa:	4621      	mov	r1, r4
 801cbfc:	f811 3b01 	ldrb.w	r3, [r1], #1
 801cc00:	3b30      	subs	r3, #48	; 0x30
 801cc02:	2b09      	cmp	r3, #9
 801cc04:	d94d      	bls.n	801cca2 <_vfiprintf_r+0x1a6>
 801cc06:	b1b0      	cbz	r0, 801cc36 <_vfiprintf_r+0x13a>
 801cc08:	9207      	str	r2, [sp, #28]
 801cc0a:	e014      	b.n	801cc36 <_vfiprintf_r+0x13a>
 801cc0c:	eba0 0308 	sub.w	r3, r0, r8
 801cc10:	fa09 f303 	lsl.w	r3, r9, r3
 801cc14:	4313      	orrs	r3, r2
 801cc16:	9304      	str	r3, [sp, #16]
 801cc18:	46a2      	mov	sl, r4
 801cc1a:	e7d2      	b.n	801cbc2 <_vfiprintf_r+0xc6>
 801cc1c:	9b03      	ldr	r3, [sp, #12]
 801cc1e:	1d19      	adds	r1, r3, #4
 801cc20:	681b      	ldr	r3, [r3, #0]
 801cc22:	9103      	str	r1, [sp, #12]
 801cc24:	2b00      	cmp	r3, #0
 801cc26:	bfbb      	ittet	lt
 801cc28:	425b      	neglt	r3, r3
 801cc2a:	f042 0202 	orrlt.w	r2, r2, #2
 801cc2e:	9307      	strge	r3, [sp, #28]
 801cc30:	9307      	strlt	r3, [sp, #28]
 801cc32:	bfb8      	it	lt
 801cc34:	9204      	strlt	r2, [sp, #16]
 801cc36:	7823      	ldrb	r3, [r4, #0]
 801cc38:	2b2e      	cmp	r3, #46	; 0x2e
 801cc3a:	d10c      	bne.n	801cc56 <_vfiprintf_r+0x15a>
 801cc3c:	7863      	ldrb	r3, [r4, #1]
 801cc3e:	2b2a      	cmp	r3, #42	; 0x2a
 801cc40:	d134      	bne.n	801ccac <_vfiprintf_r+0x1b0>
 801cc42:	9b03      	ldr	r3, [sp, #12]
 801cc44:	1d1a      	adds	r2, r3, #4
 801cc46:	681b      	ldr	r3, [r3, #0]
 801cc48:	9203      	str	r2, [sp, #12]
 801cc4a:	2b00      	cmp	r3, #0
 801cc4c:	bfb8      	it	lt
 801cc4e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801cc52:	3402      	adds	r4, #2
 801cc54:	9305      	str	r3, [sp, #20]
 801cc56:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 801cd2c <_vfiprintf_r+0x230>
 801cc5a:	7821      	ldrb	r1, [r4, #0]
 801cc5c:	2203      	movs	r2, #3
 801cc5e:	4650      	mov	r0, sl
 801cc60:	f7e3 fb06 	bl	8000270 <memchr>
 801cc64:	b138      	cbz	r0, 801cc76 <_vfiprintf_r+0x17a>
 801cc66:	9b04      	ldr	r3, [sp, #16]
 801cc68:	eba0 000a 	sub.w	r0, r0, sl
 801cc6c:	2240      	movs	r2, #64	; 0x40
 801cc6e:	4082      	lsls	r2, r0
 801cc70:	4313      	orrs	r3, r2
 801cc72:	3401      	adds	r4, #1
 801cc74:	9304      	str	r3, [sp, #16]
 801cc76:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cc7a:	4829      	ldr	r0, [pc, #164]	; (801cd20 <_vfiprintf_r+0x224>)
 801cc7c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801cc80:	2206      	movs	r2, #6
 801cc82:	f7e3 faf5 	bl	8000270 <memchr>
 801cc86:	2800      	cmp	r0, #0
 801cc88:	d03f      	beq.n	801cd0a <_vfiprintf_r+0x20e>
 801cc8a:	4b26      	ldr	r3, [pc, #152]	; (801cd24 <_vfiprintf_r+0x228>)
 801cc8c:	bb1b      	cbnz	r3, 801ccd6 <_vfiprintf_r+0x1da>
 801cc8e:	9b03      	ldr	r3, [sp, #12]
 801cc90:	3307      	adds	r3, #7
 801cc92:	f023 0307 	bic.w	r3, r3, #7
 801cc96:	3308      	adds	r3, #8
 801cc98:	9303      	str	r3, [sp, #12]
 801cc9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801cc9c:	443b      	add	r3, r7
 801cc9e:	9309      	str	r3, [sp, #36]	; 0x24
 801cca0:	e768      	b.n	801cb74 <_vfiprintf_r+0x78>
 801cca2:	fb0c 3202 	mla	r2, ip, r2, r3
 801cca6:	460c      	mov	r4, r1
 801cca8:	2001      	movs	r0, #1
 801ccaa:	e7a6      	b.n	801cbfa <_vfiprintf_r+0xfe>
 801ccac:	2300      	movs	r3, #0
 801ccae:	3401      	adds	r4, #1
 801ccb0:	9305      	str	r3, [sp, #20]
 801ccb2:	4619      	mov	r1, r3
 801ccb4:	f04f 0c0a 	mov.w	ip, #10
 801ccb8:	4620      	mov	r0, r4
 801ccba:	f810 2b01 	ldrb.w	r2, [r0], #1
 801ccbe:	3a30      	subs	r2, #48	; 0x30
 801ccc0:	2a09      	cmp	r2, #9
 801ccc2:	d903      	bls.n	801cccc <_vfiprintf_r+0x1d0>
 801ccc4:	2b00      	cmp	r3, #0
 801ccc6:	d0c6      	beq.n	801cc56 <_vfiprintf_r+0x15a>
 801ccc8:	9105      	str	r1, [sp, #20]
 801ccca:	e7c4      	b.n	801cc56 <_vfiprintf_r+0x15a>
 801cccc:	fb0c 2101 	mla	r1, ip, r1, r2
 801ccd0:	4604      	mov	r4, r0
 801ccd2:	2301      	movs	r3, #1
 801ccd4:	e7f0      	b.n	801ccb8 <_vfiprintf_r+0x1bc>
 801ccd6:	ab03      	add	r3, sp, #12
 801ccd8:	9300      	str	r3, [sp, #0]
 801ccda:	462a      	mov	r2, r5
 801ccdc:	4b12      	ldr	r3, [pc, #72]	; (801cd28 <_vfiprintf_r+0x22c>)
 801ccde:	a904      	add	r1, sp, #16
 801cce0:	4630      	mov	r0, r6
 801cce2:	f3af 8000 	nop.w
 801cce6:	4607      	mov	r7, r0
 801cce8:	1c78      	adds	r0, r7, #1
 801ccea:	d1d6      	bne.n	801cc9a <_vfiprintf_r+0x19e>
 801ccec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801ccee:	07d9      	lsls	r1, r3, #31
 801ccf0:	d405      	bmi.n	801ccfe <_vfiprintf_r+0x202>
 801ccf2:	89ab      	ldrh	r3, [r5, #12]
 801ccf4:	059a      	lsls	r2, r3, #22
 801ccf6:	d402      	bmi.n	801ccfe <_vfiprintf_r+0x202>
 801ccf8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801ccfa:	f7ff fce7 	bl	801c6cc <__retarget_lock_release_recursive>
 801ccfe:	89ab      	ldrh	r3, [r5, #12]
 801cd00:	065b      	lsls	r3, r3, #25
 801cd02:	f53f af1d 	bmi.w	801cb40 <_vfiprintf_r+0x44>
 801cd06:	9809      	ldr	r0, [sp, #36]	; 0x24
 801cd08:	e71c      	b.n	801cb44 <_vfiprintf_r+0x48>
 801cd0a:	ab03      	add	r3, sp, #12
 801cd0c:	9300      	str	r3, [sp, #0]
 801cd0e:	462a      	mov	r2, r5
 801cd10:	4b05      	ldr	r3, [pc, #20]	; (801cd28 <_vfiprintf_r+0x22c>)
 801cd12:	a904      	add	r1, sp, #16
 801cd14:	4630      	mov	r0, r6
 801cd16:	f000 f879 	bl	801ce0c <_printf_i>
 801cd1a:	e7e4      	b.n	801cce6 <_vfiprintf_r+0x1ea>
 801cd1c:	0801e8f8 	.word	0x0801e8f8
 801cd20:	0801e902 	.word	0x0801e902
 801cd24:	00000000 	.word	0x00000000
 801cd28:	0801cad7 	.word	0x0801cad7
 801cd2c:	0801e8fe 	.word	0x0801e8fe

0801cd30 <_printf_common>:
 801cd30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801cd34:	4616      	mov	r6, r2
 801cd36:	4699      	mov	r9, r3
 801cd38:	688a      	ldr	r2, [r1, #8]
 801cd3a:	690b      	ldr	r3, [r1, #16]
 801cd3c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801cd40:	4293      	cmp	r3, r2
 801cd42:	bfb8      	it	lt
 801cd44:	4613      	movlt	r3, r2
 801cd46:	6033      	str	r3, [r6, #0]
 801cd48:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801cd4c:	4607      	mov	r7, r0
 801cd4e:	460c      	mov	r4, r1
 801cd50:	b10a      	cbz	r2, 801cd56 <_printf_common+0x26>
 801cd52:	3301      	adds	r3, #1
 801cd54:	6033      	str	r3, [r6, #0]
 801cd56:	6823      	ldr	r3, [r4, #0]
 801cd58:	0699      	lsls	r1, r3, #26
 801cd5a:	bf42      	ittt	mi
 801cd5c:	6833      	ldrmi	r3, [r6, #0]
 801cd5e:	3302      	addmi	r3, #2
 801cd60:	6033      	strmi	r3, [r6, #0]
 801cd62:	6825      	ldr	r5, [r4, #0]
 801cd64:	f015 0506 	ands.w	r5, r5, #6
 801cd68:	d106      	bne.n	801cd78 <_printf_common+0x48>
 801cd6a:	f104 0a19 	add.w	sl, r4, #25
 801cd6e:	68e3      	ldr	r3, [r4, #12]
 801cd70:	6832      	ldr	r2, [r6, #0]
 801cd72:	1a9b      	subs	r3, r3, r2
 801cd74:	42ab      	cmp	r3, r5
 801cd76:	dc26      	bgt.n	801cdc6 <_printf_common+0x96>
 801cd78:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801cd7c:	1e13      	subs	r3, r2, #0
 801cd7e:	6822      	ldr	r2, [r4, #0]
 801cd80:	bf18      	it	ne
 801cd82:	2301      	movne	r3, #1
 801cd84:	0692      	lsls	r2, r2, #26
 801cd86:	d42b      	bmi.n	801cde0 <_printf_common+0xb0>
 801cd88:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801cd8c:	4649      	mov	r1, r9
 801cd8e:	4638      	mov	r0, r7
 801cd90:	47c0      	blx	r8
 801cd92:	3001      	adds	r0, #1
 801cd94:	d01e      	beq.n	801cdd4 <_printf_common+0xa4>
 801cd96:	6823      	ldr	r3, [r4, #0]
 801cd98:	6922      	ldr	r2, [r4, #16]
 801cd9a:	f003 0306 	and.w	r3, r3, #6
 801cd9e:	2b04      	cmp	r3, #4
 801cda0:	bf02      	ittt	eq
 801cda2:	68e5      	ldreq	r5, [r4, #12]
 801cda4:	6833      	ldreq	r3, [r6, #0]
 801cda6:	1aed      	subeq	r5, r5, r3
 801cda8:	68a3      	ldr	r3, [r4, #8]
 801cdaa:	bf0c      	ite	eq
 801cdac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801cdb0:	2500      	movne	r5, #0
 801cdb2:	4293      	cmp	r3, r2
 801cdb4:	bfc4      	itt	gt
 801cdb6:	1a9b      	subgt	r3, r3, r2
 801cdb8:	18ed      	addgt	r5, r5, r3
 801cdba:	2600      	movs	r6, #0
 801cdbc:	341a      	adds	r4, #26
 801cdbe:	42b5      	cmp	r5, r6
 801cdc0:	d11a      	bne.n	801cdf8 <_printf_common+0xc8>
 801cdc2:	2000      	movs	r0, #0
 801cdc4:	e008      	b.n	801cdd8 <_printf_common+0xa8>
 801cdc6:	2301      	movs	r3, #1
 801cdc8:	4652      	mov	r2, sl
 801cdca:	4649      	mov	r1, r9
 801cdcc:	4638      	mov	r0, r7
 801cdce:	47c0      	blx	r8
 801cdd0:	3001      	adds	r0, #1
 801cdd2:	d103      	bne.n	801cddc <_printf_common+0xac>
 801cdd4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801cdd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801cddc:	3501      	adds	r5, #1
 801cdde:	e7c6      	b.n	801cd6e <_printf_common+0x3e>
 801cde0:	18e1      	adds	r1, r4, r3
 801cde2:	1c5a      	adds	r2, r3, #1
 801cde4:	2030      	movs	r0, #48	; 0x30
 801cde6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801cdea:	4422      	add	r2, r4
 801cdec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801cdf0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801cdf4:	3302      	adds	r3, #2
 801cdf6:	e7c7      	b.n	801cd88 <_printf_common+0x58>
 801cdf8:	2301      	movs	r3, #1
 801cdfa:	4622      	mov	r2, r4
 801cdfc:	4649      	mov	r1, r9
 801cdfe:	4638      	mov	r0, r7
 801ce00:	47c0      	blx	r8
 801ce02:	3001      	adds	r0, #1
 801ce04:	d0e6      	beq.n	801cdd4 <_printf_common+0xa4>
 801ce06:	3601      	adds	r6, #1
 801ce08:	e7d9      	b.n	801cdbe <_printf_common+0x8e>
	...

0801ce0c <_printf_i>:
 801ce0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801ce10:	7e0f      	ldrb	r7, [r1, #24]
 801ce12:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801ce14:	2f78      	cmp	r7, #120	; 0x78
 801ce16:	4691      	mov	r9, r2
 801ce18:	4680      	mov	r8, r0
 801ce1a:	460c      	mov	r4, r1
 801ce1c:	469a      	mov	sl, r3
 801ce1e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801ce22:	d807      	bhi.n	801ce34 <_printf_i+0x28>
 801ce24:	2f62      	cmp	r7, #98	; 0x62
 801ce26:	d80a      	bhi.n	801ce3e <_printf_i+0x32>
 801ce28:	2f00      	cmp	r7, #0
 801ce2a:	f000 80d4 	beq.w	801cfd6 <_printf_i+0x1ca>
 801ce2e:	2f58      	cmp	r7, #88	; 0x58
 801ce30:	f000 80c0 	beq.w	801cfb4 <_printf_i+0x1a8>
 801ce34:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801ce38:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801ce3c:	e03a      	b.n	801ceb4 <_printf_i+0xa8>
 801ce3e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801ce42:	2b15      	cmp	r3, #21
 801ce44:	d8f6      	bhi.n	801ce34 <_printf_i+0x28>
 801ce46:	a101      	add	r1, pc, #4	; (adr r1, 801ce4c <_printf_i+0x40>)
 801ce48:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801ce4c:	0801cea5 	.word	0x0801cea5
 801ce50:	0801ceb9 	.word	0x0801ceb9
 801ce54:	0801ce35 	.word	0x0801ce35
 801ce58:	0801ce35 	.word	0x0801ce35
 801ce5c:	0801ce35 	.word	0x0801ce35
 801ce60:	0801ce35 	.word	0x0801ce35
 801ce64:	0801ceb9 	.word	0x0801ceb9
 801ce68:	0801ce35 	.word	0x0801ce35
 801ce6c:	0801ce35 	.word	0x0801ce35
 801ce70:	0801ce35 	.word	0x0801ce35
 801ce74:	0801ce35 	.word	0x0801ce35
 801ce78:	0801cfbd 	.word	0x0801cfbd
 801ce7c:	0801cee5 	.word	0x0801cee5
 801ce80:	0801cf77 	.word	0x0801cf77
 801ce84:	0801ce35 	.word	0x0801ce35
 801ce88:	0801ce35 	.word	0x0801ce35
 801ce8c:	0801cfdf 	.word	0x0801cfdf
 801ce90:	0801ce35 	.word	0x0801ce35
 801ce94:	0801cee5 	.word	0x0801cee5
 801ce98:	0801ce35 	.word	0x0801ce35
 801ce9c:	0801ce35 	.word	0x0801ce35
 801cea0:	0801cf7f 	.word	0x0801cf7f
 801cea4:	682b      	ldr	r3, [r5, #0]
 801cea6:	1d1a      	adds	r2, r3, #4
 801cea8:	681b      	ldr	r3, [r3, #0]
 801ceaa:	602a      	str	r2, [r5, #0]
 801ceac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801ceb0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801ceb4:	2301      	movs	r3, #1
 801ceb6:	e09f      	b.n	801cff8 <_printf_i+0x1ec>
 801ceb8:	6820      	ldr	r0, [r4, #0]
 801ceba:	682b      	ldr	r3, [r5, #0]
 801cebc:	0607      	lsls	r7, r0, #24
 801cebe:	f103 0104 	add.w	r1, r3, #4
 801cec2:	6029      	str	r1, [r5, #0]
 801cec4:	d501      	bpl.n	801ceca <_printf_i+0xbe>
 801cec6:	681e      	ldr	r6, [r3, #0]
 801cec8:	e003      	b.n	801ced2 <_printf_i+0xc6>
 801ceca:	0646      	lsls	r6, r0, #25
 801cecc:	d5fb      	bpl.n	801cec6 <_printf_i+0xba>
 801cece:	f9b3 6000 	ldrsh.w	r6, [r3]
 801ced2:	2e00      	cmp	r6, #0
 801ced4:	da03      	bge.n	801cede <_printf_i+0xd2>
 801ced6:	232d      	movs	r3, #45	; 0x2d
 801ced8:	4276      	negs	r6, r6
 801ceda:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801cede:	485a      	ldr	r0, [pc, #360]	; (801d048 <_printf_i+0x23c>)
 801cee0:	230a      	movs	r3, #10
 801cee2:	e012      	b.n	801cf0a <_printf_i+0xfe>
 801cee4:	682b      	ldr	r3, [r5, #0]
 801cee6:	6820      	ldr	r0, [r4, #0]
 801cee8:	1d19      	adds	r1, r3, #4
 801ceea:	6029      	str	r1, [r5, #0]
 801ceec:	0605      	lsls	r5, r0, #24
 801ceee:	d501      	bpl.n	801cef4 <_printf_i+0xe8>
 801cef0:	681e      	ldr	r6, [r3, #0]
 801cef2:	e002      	b.n	801cefa <_printf_i+0xee>
 801cef4:	0641      	lsls	r1, r0, #25
 801cef6:	d5fb      	bpl.n	801cef0 <_printf_i+0xe4>
 801cef8:	881e      	ldrh	r6, [r3, #0]
 801cefa:	4853      	ldr	r0, [pc, #332]	; (801d048 <_printf_i+0x23c>)
 801cefc:	2f6f      	cmp	r7, #111	; 0x6f
 801cefe:	bf0c      	ite	eq
 801cf00:	2308      	moveq	r3, #8
 801cf02:	230a      	movne	r3, #10
 801cf04:	2100      	movs	r1, #0
 801cf06:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801cf0a:	6865      	ldr	r5, [r4, #4]
 801cf0c:	60a5      	str	r5, [r4, #8]
 801cf0e:	2d00      	cmp	r5, #0
 801cf10:	bfa2      	ittt	ge
 801cf12:	6821      	ldrge	r1, [r4, #0]
 801cf14:	f021 0104 	bicge.w	r1, r1, #4
 801cf18:	6021      	strge	r1, [r4, #0]
 801cf1a:	b90e      	cbnz	r6, 801cf20 <_printf_i+0x114>
 801cf1c:	2d00      	cmp	r5, #0
 801cf1e:	d04b      	beq.n	801cfb8 <_printf_i+0x1ac>
 801cf20:	4615      	mov	r5, r2
 801cf22:	fbb6 f1f3 	udiv	r1, r6, r3
 801cf26:	fb03 6711 	mls	r7, r3, r1, r6
 801cf2a:	5dc7      	ldrb	r7, [r0, r7]
 801cf2c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801cf30:	4637      	mov	r7, r6
 801cf32:	42bb      	cmp	r3, r7
 801cf34:	460e      	mov	r6, r1
 801cf36:	d9f4      	bls.n	801cf22 <_printf_i+0x116>
 801cf38:	2b08      	cmp	r3, #8
 801cf3a:	d10b      	bne.n	801cf54 <_printf_i+0x148>
 801cf3c:	6823      	ldr	r3, [r4, #0]
 801cf3e:	07de      	lsls	r6, r3, #31
 801cf40:	d508      	bpl.n	801cf54 <_printf_i+0x148>
 801cf42:	6923      	ldr	r3, [r4, #16]
 801cf44:	6861      	ldr	r1, [r4, #4]
 801cf46:	4299      	cmp	r1, r3
 801cf48:	bfde      	ittt	le
 801cf4a:	2330      	movle	r3, #48	; 0x30
 801cf4c:	f805 3c01 	strble.w	r3, [r5, #-1]
 801cf50:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 801cf54:	1b52      	subs	r2, r2, r5
 801cf56:	6122      	str	r2, [r4, #16]
 801cf58:	f8cd a000 	str.w	sl, [sp]
 801cf5c:	464b      	mov	r3, r9
 801cf5e:	aa03      	add	r2, sp, #12
 801cf60:	4621      	mov	r1, r4
 801cf62:	4640      	mov	r0, r8
 801cf64:	f7ff fee4 	bl	801cd30 <_printf_common>
 801cf68:	3001      	adds	r0, #1
 801cf6a:	d14a      	bne.n	801d002 <_printf_i+0x1f6>
 801cf6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801cf70:	b004      	add	sp, #16
 801cf72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801cf76:	6823      	ldr	r3, [r4, #0]
 801cf78:	f043 0320 	orr.w	r3, r3, #32
 801cf7c:	6023      	str	r3, [r4, #0]
 801cf7e:	4833      	ldr	r0, [pc, #204]	; (801d04c <_printf_i+0x240>)
 801cf80:	2778      	movs	r7, #120	; 0x78
 801cf82:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801cf86:	6823      	ldr	r3, [r4, #0]
 801cf88:	6829      	ldr	r1, [r5, #0]
 801cf8a:	061f      	lsls	r7, r3, #24
 801cf8c:	f851 6b04 	ldr.w	r6, [r1], #4
 801cf90:	d402      	bmi.n	801cf98 <_printf_i+0x18c>
 801cf92:	065f      	lsls	r7, r3, #25
 801cf94:	bf48      	it	mi
 801cf96:	b2b6      	uxthmi	r6, r6
 801cf98:	07df      	lsls	r7, r3, #31
 801cf9a:	bf48      	it	mi
 801cf9c:	f043 0320 	orrmi.w	r3, r3, #32
 801cfa0:	6029      	str	r1, [r5, #0]
 801cfa2:	bf48      	it	mi
 801cfa4:	6023      	strmi	r3, [r4, #0]
 801cfa6:	b91e      	cbnz	r6, 801cfb0 <_printf_i+0x1a4>
 801cfa8:	6823      	ldr	r3, [r4, #0]
 801cfaa:	f023 0320 	bic.w	r3, r3, #32
 801cfae:	6023      	str	r3, [r4, #0]
 801cfb0:	2310      	movs	r3, #16
 801cfb2:	e7a7      	b.n	801cf04 <_printf_i+0xf8>
 801cfb4:	4824      	ldr	r0, [pc, #144]	; (801d048 <_printf_i+0x23c>)
 801cfb6:	e7e4      	b.n	801cf82 <_printf_i+0x176>
 801cfb8:	4615      	mov	r5, r2
 801cfba:	e7bd      	b.n	801cf38 <_printf_i+0x12c>
 801cfbc:	682b      	ldr	r3, [r5, #0]
 801cfbe:	6826      	ldr	r6, [r4, #0]
 801cfc0:	6961      	ldr	r1, [r4, #20]
 801cfc2:	1d18      	adds	r0, r3, #4
 801cfc4:	6028      	str	r0, [r5, #0]
 801cfc6:	0635      	lsls	r5, r6, #24
 801cfc8:	681b      	ldr	r3, [r3, #0]
 801cfca:	d501      	bpl.n	801cfd0 <_printf_i+0x1c4>
 801cfcc:	6019      	str	r1, [r3, #0]
 801cfce:	e002      	b.n	801cfd6 <_printf_i+0x1ca>
 801cfd0:	0670      	lsls	r0, r6, #25
 801cfd2:	d5fb      	bpl.n	801cfcc <_printf_i+0x1c0>
 801cfd4:	8019      	strh	r1, [r3, #0]
 801cfd6:	2300      	movs	r3, #0
 801cfd8:	6123      	str	r3, [r4, #16]
 801cfda:	4615      	mov	r5, r2
 801cfdc:	e7bc      	b.n	801cf58 <_printf_i+0x14c>
 801cfde:	682b      	ldr	r3, [r5, #0]
 801cfe0:	1d1a      	adds	r2, r3, #4
 801cfe2:	602a      	str	r2, [r5, #0]
 801cfe4:	681d      	ldr	r5, [r3, #0]
 801cfe6:	6862      	ldr	r2, [r4, #4]
 801cfe8:	2100      	movs	r1, #0
 801cfea:	4628      	mov	r0, r5
 801cfec:	f7e3 f940 	bl	8000270 <memchr>
 801cff0:	b108      	cbz	r0, 801cff6 <_printf_i+0x1ea>
 801cff2:	1b40      	subs	r0, r0, r5
 801cff4:	6060      	str	r0, [r4, #4]
 801cff6:	6863      	ldr	r3, [r4, #4]
 801cff8:	6123      	str	r3, [r4, #16]
 801cffa:	2300      	movs	r3, #0
 801cffc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801d000:	e7aa      	b.n	801cf58 <_printf_i+0x14c>
 801d002:	6923      	ldr	r3, [r4, #16]
 801d004:	462a      	mov	r2, r5
 801d006:	4649      	mov	r1, r9
 801d008:	4640      	mov	r0, r8
 801d00a:	47d0      	blx	sl
 801d00c:	3001      	adds	r0, #1
 801d00e:	d0ad      	beq.n	801cf6c <_printf_i+0x160>
 801d010:	6823      	ldr	r3, [r4, #0]
 801d012:	079b      	lsls	r3, r3, #30
 801d014:	d413      	bmi.n	801d03e <_printf_i+0x232>
 801d016:	68e0      	ldr	r0, [r4, #12]
 801d018:	9b03      	ldr	r3, [sp, #12]
 801d01a:	4298      	cmp	r0, r3
 801d01c:	bfb8      	it	lt
 801d01e:	4618      	movlt	r0, r3
 801d020:	e7a6      	b.n	801cf70 <_printf_i+0x164>
 801d022:	2301      	movs	r3, #1
 801d024:	4632      	mov	r2, r6
 801d026:	4649      	mov	r1, r9
 801d028:	4640      	mov	r0, r8
 801d02a:	47d0      	blx	sl
 801d02c:	3001      	adds	r0, #1
 801d02e:	d09d      	beq.n	801cf6c <_printf_i+0x160>
 801d030:	3501      	adds	r5, #1
 801d032:	68e3      	ldr	r3, [r4, #12]
 801d034:	9903      	ldr	r1, [sp, #12]
 801d036:	1a5b      	subs	r3, r3, r1
 801d038:	42ab      	cmp	r3, r5
 801d03a:	dcf2      	bgt.n	801d022 <_printf_i+0x216>
 801d03c:	e7eb      	b.n	801d016 <_printf_i+0x20a>
 801d03e:	2500      	movs	r5, #0
 801d040:	f104 0619 	add.w	r6, r4, #25
 801d044:	e7f5      	b.n	801d032 <_printf_i+0x226>
 801d046:	bf00      	nop
 801d048:	0801e909 	.word	0x0801e909
 801d04c:	0801e91a 	.word	0x0801e91a

0801d050 <__sflush_r>:
 801d050:	898a      	ldrh	r2, [r1, #12]
 801d052:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d056:	4605      	mov	r5, r0
 801d058:	0710      	lsls	r0, r2, #28
 801d05a:	460c      	mov	r4, r1
 801d05c:	d458      	bmi.n	801d110 <__sflush_r+0xc0>
 801d05e:	684b      	ldr	r3, [r1, #4]
 801d060:	2b00      	cmp	r3, #0
 801d062:	dc05      	bgt.n	801d070 <__sflush_r+0x20>
 801d064:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801d066:	2b00      	cmp	r3, #0
 801d068:	dc02      	bgt.n	801d070 <__sflush_r+0x20>
 801d06a:	2000      	movs	r0, #0
 801d06c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d070:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801d072:	2e00      	cmp	r6, #0
 801d074:	d0f9      	beq.n	801d06a <__sflush_r+0x1a>
 801d076:	2300      	movs	r3, #0
 801d078:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801d07c:	682f      	ldr	r7, [r5, #0]
 801d07e:	6a21      	ldr	r1, [r4, #32]
 801d080:	602b      	str	r3, [r5, #0]
 801d082:	d032      	beq.n	801d0ea <__sflush_r+0x9a>
 801d084:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801d086:	89a3      	ldrh	r3, [r4, #12]
 801d088:	075a      	lsls	r2, r3, #29
 801d08a:	d505      	bpl.n	801d098 <__sflush_r+0x48>
 801d08c:	6863      	ldr	r3, [r4, #4]
 801d08e:	1ac0      	subs	r0, r0, r3
 801d090:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801d092:	b10b      	cbz	r3, 801d098 <__sflush_r+0x48>
 801d094:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801d096:	1ac0      	subs	r0, r0, r3
 801d098:	2300      	movs	r3, #0
 801d09a:	4602      	mov	r2, r0
 801d09c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801d09e:	6a21      	ldr	r1, [r4, #32]
 801d0a0:	4628      	mov	r0, r5
 801d0a2:	47b0      	blx	r6
 801d0a4:	1c43      	adds	r3, r0, #1
 801d0a6:	89a3      	ldrh	r3, [r4, #12]
 801d0a8:	d106      	bne.n	801d0b8 <__sflush_r+0x68>
 801d0aa:	6829      	ldr	r1, [r5, #0]
 801d0ac:	291d      	cmp	r1, #29
 801d0ae:	d82b      	bhi.n	801d108 <__sflush_r+0xb8>
 801d0b0:	4a29      	ldr	r2, [pc, #164]	; (801d158 <__sflush_r+0x108>)
 801d0b2:	410a      	asrs	r2, r1
 801d0b4:	07d6      	lsls	r6, r2, #31
 801d0b6:	d427      	bmi.n	801d108 <__sflush_r+0xb8>
 801d0b8:	2200      	movs	r2, #0
 801d0ba:	6062      	str	r2, [r4, #4]
 801d0bc:	04d9      	lsls	r1, r3, #19
 801d0be:	6922      	ldr	r2, [r4, #16]
 801d0c0:	6022      	str	r2, [r4, #0]
 801d0c2:	d504      	bpl.n	801d0ce <__sflush_r+0x7e>
 801d0c4:	1c42      	adds	r2, r0, #1
 801d0c6:	d101      	bne.n	801d0cc <__sflush_r+0x7c>
 801d0c8:	682b      	ldr	r3, [r5, #0]
 801d0ca:	b903      	cbnz	r3, 801d0ce <__sflush_r+0x7e>
 801d0cc:	6560      	str	r0, [r4, #84]	; 0x54
 801d0ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801d0d0:	602f      	str	r7, [r5, #0]
 801d0d2:	2900      	cmp	r1, #0
 801d0d4:	d0c9      	beq.n	801d06a <__sflush_r+0x1a>
 801d0d6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801d0da:	4299      	cmp	r1, r3
 801d0dc:	d002      	beq.n	801d0e4 <__sflush_r+0x94>
 801d0de:	4628      	mov	r0, r5
 801d0e0:	f7ff fb36 	bl	801c750 <_free_r>
 801d0e4:	2000      	movs	r0, #0
 801d0e6:	6360      	str	r0, [r4, #52]	; 0x34
 801d0e8:	e7c0      	b.n	801d06c <__sflush_r+0x1c>
 801d0ea:	2301      	movs	r3, #1
 801d0ec:	4628      	mov	r0, r5
 801d0ee:	47b0      	blx	r6
 801d0f0:	1c41      	adds	r1, r0, #1
 801d0f2:	d1c8      	bne.n	801d086 <__sflush_r+0x36>
 801d0f4:	682b      	ldr	r3, [r5, #0]
 801d0f6:	2b00      	cmp	r3, #0
 801d0f8:	d0c5      	beq.n	801d086 <__sflush_r+0x36>
 801d0fa:	2b1d      	cmp	r3, #29
 801d0fc:	d001      	beq.n	801d102 <__sflush_r+0xb2>
 801d0fe:	2b16      	cmp	r3, #22
 801d100:	d101      	bne.n	801d106 <__sflush_r+0xb6>
 801d102:	602f      	str	r7, [r5, #0]
 801d104:	e7b1      	b.n	801d06a <__sflush_r+0x1a>
 801d106:	89a3      	ldrh	r3, [r4, #12]
 801d108:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801d10c:	81a3      	strh	r3, [r4, #12]
 801d10e:	e7ad      	b.n	801d06c <__sflush_r+0x1c>
 801d110:	690f      	ldr	r7, [r1, #16]
 801d112:	2f00      	cmp	r7, #0
 801d114:	d0a9      	beq.n	801d06a <__sflush_r+0x1a>
 801d116:	0793      	lsls	r3, r2, #30
 801d118:	680e      	ldr	r6, [r1, #0]
 801d11a:	bf08      	it	eq
 801d11c:	694b      	ldreq	r3, [r1, #20]
 801d11e:	600f      	str	r7, [r1, #0]
 801d120:	bf18      	it	ne
 801d122:	2300      	movne	r3, #0
 801d124:	eba6 0807 	sub.w	r8, r6, r7
 801d128:	608b      	str	r3, [r1, #8]
 801d12a:	f1b8 0f00 	cmp.w	r8, #0
 801d12e:	dd9c      	ble.n	801d06a <__sflush_r+0x1a>
 801d130:	6a21      	ldr	r1, [r4, #32]
 801d132:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801d134:	4643      	mov	r3, r8
 801d136:	463a      	mov	r2, r7
 801d138:	4628      	mov	r0, r5
 801d13a:	47b0      	blx	r6
 801d13c:	2800      	cmp	r0, #0
 801d13e:	dc06      	bgt.n	801d14e <__sflush_r+0xfe>
 801d140:	89a3      	ldrh	r3, [r4, #12]
 801d142:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801d146:	81a3      	strh	r3, [r4, #12]
 801d148:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801d14c:	e78e      	b.n	801d06c <__sflush_r+0x1c>
 801d14e:	4407      	add	r7, r0
 801d150:	eba8 0800 	sub.w	r8, r8, r0
 801d154:	e7e9      	b.n	801d12a <__sflush_r+0xda>
 801d156:	bf00      	nop
 801d158:	dfbffffe 	.word	0xdfbffffe

0801d15c <_fflush_r>:
 801d15c:	b538      	push	{r3, r4, r5, lr}
 801d15e:	690b      	ldr	r3, [r1, #16]
 801d160:	4605      	mov	r5, r0
 801d162:	460c      	mov	r4, r1
 801d164:	b913      	cbnz	r3, 801d16c <_fflush_r+0x10>
 801d166:	2500      	movs	r5, #0
 801d168:	4628      	mov	r0, r5
 801d16a:	bd38      	pop	{r3, r4, r5, pc}
 801d16c:	b118      	cbz	r0, 801d176 <_fflush_r+0x1a>
 801d16e:	6a03      	ldr	r3, [r0, #32]
 801d170:	b90b      	cbnz	r3, 801d176 <_fflush_r+0x1a>
 801d172:	f7fe ff2b 	bl	801bfcc <__sinit>
 801d176:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d17a:	2b00      	cmp	r3, #0
 801d17c:	d0f3      	beq.n	801d166 <_fflush_r+0xa>
 801d17e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801d180:	07d0      	lsls	r0, r2, #31
 801d182:	d404      	bmi.n	801d18e <_fflush_r+0x32>
 801d184:	0599      	lsls	r1, r3, #22
 801d186:	d402      	bmi.n	801d18e <_fflush_r+0x32>
 801d188:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801d18a:	f7ff fa9e 	bl	801c6ca <__retarget_lock_acquire_recursive>
 801d18e:	4628      	mov	r0, r5
 801d190:	4621      	mov	r1, r4
 801d192:	f7ff ff5d 	bl	801d050 <__sflush_r>
 801d196:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801d198:	07da      	lsls	r2, r3, #31
 801d19a:	4605      	mov	r5, r0
 801d19c:	d4e4      	bmi.n	801d168 <_fflush_r+0xc>
 801d19e:	89a3      	ldrh	r3, [r4, #12]
 801d1a0:	059b      	lsls	r3, r3, #22
 801d1a2:	d4e1      	bmi.n	801d168 <_fflush_r+0xc>
 801d1a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801d1a6:	f7ff fa91 	bl	801c6cc <__retarget_lock_release_recursive>
 801d1aa:	e7dd      	b.n	801d168 <_fflush_r+0xc>

0801d1ac <fiprintf>:
 801d1ac:	b40e      	push	{r1, r2, r3}
 801d1ae:	b503      	push	{r0, r1, lr}
 801d1b0:	4601      	mov	r1, r0
 801d1b2:	ab03      	add	r3, sp, #12
 801d1b4:	4805      	ldr	r0, [pc, #20]	; (801d1cc <fiprintf+0x20>)
 801d1b6:	f853 2b04 	ldr.w	r2, [r3], #4
 801d1ba:	6800      	ldr	r0, [r0, #0]
 801d1bc:	9301      	str	r3, [sp, #4]
 801d1be:	f7ff fc9d 	bl	801cafc <_vfiprintf_r>
 801d1c2:	b002      	add	sp, #8
 801d1c4:	f85d eb04 	ldr.w	lr, [sp], #4
 801d1c8:	b003      	add	sp, #12
 801d1ca:	4770      	bx	lr
 801d1cc:	20000580 	.word	0x20000580

0801d1d0 <__swhatbuf_r>:
 801d1d0:	b570      	push	{r4, r5, r6, lr}
 801d1d2:	460c      	mov	r4, r1
 801d1d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d1d8:	2900      	cmp	r1, #0
 801d1da:	b096      	sub	sp, #88	; 0x58
 801d1dc:	4615      	mov	r5, r2
 801d1de:	461e      	mov	r6, r3
 801d1e0:	da0d      	bge.n	801d1fe <__swhatbuf_r+0x2e>
 801d1e2:	89a3      	ldrh	r3, [r4, #12]
 801d1e4:	f013 0f80 	tst.w	r3, #128	; 0x80
 801d1e8:	f04f 0100 	mov.w	r1, #0
 801d1ec:	bf0c      	ite	eq
 801d1ee:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 801d1f2:	2340      	movne	r3, #64	; 0x40
 801d1f4:	2000      	movs	r0, #0
 801d1f6:	6031      	str	r1, [r6, #0]
 801d1f8:	602b      	str	r3, [r5, #0]
 801d1fa:	b016      	add	sp, #88	; 0x58
 801d1fc:	bd70      	pop	{r4, r5, r6, pc}
 801d1fe:	466a      	mov	r2, sp
 801d200:	f000 f848 	bl	801d294 <_fstat_r>
 801d204:	2800      	cmp	r0, #0
 801d206:	dbec      	blt.n	801d1e2 <__swhatbuf_r+0x12>
 801d208:	9901      	ldr	r1, [sp, #4]
 801d20a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801d20e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 801d212:	4259      	negs	r1, r3
 801d214:	4159      	adcs	r1, r3
 801d216:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801d21a:	e7eb      	b.n	801d1f4 <__swhatbuf_r+0x24>

0801d21c <__smakebuf_r>:
 801d21c:	898b      	ldrh	r3, [r1, #12]
 801d21e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801d220:	079d      	lsls	r5, r3, #30
 801d222:	4606      	mov	r6, r0
 801d224:	460c      	mov	r4, r1
 801d226:	d507      	bpl.n	801d238 <__smakebuf_r+0x1c>
 801d228:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801d22c:	6023      	str	r3, [r4, #0]
 801d22e:	6123      	str	r3, [r4, #16]
 801d230:	2301      	movs	r3, #1
 801d232:	6163      	str	r3, [r4, #20]
 801d234:	b002      	add	sp, #8
 801d236:	bd70      	pop	{r4, r5, r6, pc}
 801d238:	ab01      	add	r3, sp, #4
 801d23a:	466a      	mov	r2, sp
 801d23c:	f7ff ffc8 	bl	801d1d0 <__swhatbuf_r>
 801d240:	9900      	ldr	r1, [sp, #0]
 801d242:	4605      	mov	r5, r0
 801d244:	4630      	mov	r0, r6
 801d246:	f7fe fc89 	bl	801bb5c <_malloc_r>
 801d24a:	b948      	cbnz	r0, 801d260 <__smakebuf_r+0x44>
 801d24c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d250:	059a      	lsls	r2, r3, #22
 801d252:	d4ef      	bmi.n	801d234 <__smakebuf_r+0x18>
 801d254:	f023 0303 	bic.w	r3, r3, #3
 801d258:	f043 0302 	orr.w	r3, r3, #2
 801d25c:	81a3      	strh	r3, [r4, #12]
 801d25e:	e7e3      	b.n	801d228 <__smakebuf_r+0xc>
 801d260:	89a3      	ldrh	r3, [r4, #12]
 801d262:	6020      	str	r0, [r4, #0]
 801d264:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801d268:	81a3      	strh	r3, [r4, #12]
 801d26a:	9b00      	ldr	r3, [sp, #0]
 801d26c:	6163      	str	r3, [r4, #20]
 801d26e:	9b01      	ldr	r3, [sp, #4]
 801d270:	6120      	str	r0, [r4, #16]
 801d272:	b15b      	cbz	r3, 801d28c <__smakebuf_r+0x70>
 801d274:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801d278:	4630      	mov	r0, r6
 801d27a:	f000 f81d 	bl	801d2b8 <_isatty_r>
 801d27e:	b128      	cbz	r0, 801d28c <__smakebuf_r+0x70>
 801d280:	89a3      	ldrh	r3, [r4, #12]
 801d282:	f023 0303 	bic.w	r3, r3, #3
 801d286:	f043 0301 	orr.w	r3, r3, #1
 801d28a:	81a3      	strh	r3, [r4, #12]
 801d28c:	89a3      	ldrh	r3, [r4, #12]
 801d28e:	431d      	orrs	r5, r3
 801d290:	81a5      	strh	r5, [r4, #12]
 801d292:	e7cf      	b.n	801d234 <__smakebuf_r+0x18>

0801d294 <_fstat_r>:
 801d294:	b538      	push	{r3, r4, r5, lr}
 801d296:	4d07      	ldr	r5, [pc, #28]	; (801d2b4 <_fstat_r+0x20>)
 801d298:	2300      	movs	r3, #0
 801d29a:	4604      	mov	r4, r0
 801d29c:	4608      	mov	r0, r1
 801d29e:	4611      	mov	r1, r2
 801d2a0:	602b      	str	r3, [r5, #0]
 801d2a2:	f7e4 fae2 	bl	800186a <_fstat>
 801d2a6:	1c43      	adds	r3, r0, #1
 801d2a8:	d102      	bne.n	801d2b0 <_fstat_r+0x1c>
 801d2aa:	682b      	ldr	r3, [r5, #0]
 801d2ac:	b103      	cbz	r3, 801d2b0 <_fstat_r+0x1c>
 801d2ae:	6023      	str	r3, [r4, #0]
 801d2b0:	bd38      	pop	{r3, r4, r5, pc}
 801d2b2:	bf00      	nop
 801d2b4:	20012ca8 	.word	0x20012ca8

0801d2b8 <_isatty_r>:
 801d2b8:	b538      	push	{r3, r4, r5, lr}
 801d2ba:	4d06      	ldr	r5, [pc, #24]	; (801d2d4 <_isatty_r+0x1c>)
 801d2bc:	2300      	movs	r3, #0
 801d2be:	4604      	mov	r4, r0
 801d2c0:	4608      	mov	r0, r1
 801d2c2:	602b      	str	r3, [r5, #0]
 801d2c4:	f7e4 fae1 	bl	800188a <_isatty>
 801d2c8:	1c43      	adds	r3, r0, #1
 801d2ca:	d102      	bne.n	801d2d2 <_isatty_r+0x1a>
 801d2cc:	682b      	ldr	r3, [r5, #0]
 801d2ce:	b103      	cbz	r3, 801d2d2 <_isatty_r+0x1a>
 801d2d0:	6023      	str	r3, [r4, #0]
 801d2d2:	bd38      	pop	{r3, r4, r5, pc}
 801d2d4:	20012ca8 	.word	0x20012ca8

0801d2d8 <abort>:
 801d2d8:	b508      	push	{r3, lr}
 801d2da:	2006      	movs	r0, #6
 801d2dc:	f000 f82c 	bl	801d338 <raise>
 801d2e0:	2001      	movs	r0, #1
 801d2e2:	f7e4 fa73 	bl	80017cc <_exit>

0801d2e6 <_raise_r>:
 801d2e6:	291f      	cmp	r1, #31
 801d2e8:	b538      	push	{r3, r4, r5, lr}
 801d2ea:	4604      	mov	r4, r0
 801d2ec:	460d      	mov	r5, r1
 801d2ee:	d904      	bls.n	801d2fa <_raise_r+0x14>
 801d2f0:	2316      	movs	r3, #22
 801d2f2:	6003      	str	r3, [r0, #0]
 801d2f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801d2f8:	bd38      	pop	{r3, r4, r5, pc}
 801d2fa:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801d2fc:	b112      	cbz	r2, 801d304 <_raise_r+0x1e>
 801d2fe:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801d302:	b94b      	cbnz	r3, 801d318 <_raise_r+0x32>
 801d304:	4620      	mov	r0, r4
 801d306:	f000 f831 	bl	801d36c <_getpid_r>
 801d30a:	462a      	mov	r2, r5
 801d30c:	4601      	mov	r1, r0
 801d30e:	4620      	mov	r0, r4
 801d310:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801d314:	f000 b818 	b.w	801d348 <_kill_r>
 801d318:	2b01      	cmp	r3, #1
 801d31a:	d00a      	beq.n	801d332 <_raise_r+0x4c>
 801d31c:	1c59      	adds	r1, r3, #1
 801d31e:	d103      	bne.n	801d328 <_raise_r+0x42>
 801d320:	2316      	movs	r3, #22
 801d322:	6003      	str	r3, [r0, #0]
 801d324:	2001      	movs	r0, #1
 801d326:	e7e7      	b.n	801d2f8 <_raise_r+0x12>
 801d328:	2400      	movs	r4, #0
 801d32a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801d32e:	4628      	mov	r0, r5
 801d330:	4798      	blx	r3
 801d332:	2000      	movs	r0, #0
 801d334:	e7e0      	b.n	801d2f8 <_raise_r+0x12>
	...

0801d338 <raise>:
 801d338:	4b02      	ldr	r3, [pc, #8]	; (801d344 <raise+0xc>)
 801d33a:	4601      	mov	r1, r0
 801d33c:	6818      	ldr	r0, [r3, #0]
 801d33e:	f7ff bfd2 	b.w	801d2e6 <_raise_r>
 801d342:	bf00      	nop
 801d344:	20000580 	.word	0x20000580

0801d348 <_kill_r>:
 801d348:	b538      	push	{r3, r4, r5, lr}
 801d34a:	4d07      	ldr	r5, [pc, #28]	; (801d368 <_kill_r+0x20>)
 801d34c:	2300      	movs	r3, #0
 801d34e:	4604      	mov	r4, r0
 801d350:	4608      	mov	r0, r1
 801d352:	4611      	mov	r1, r2
 801d354:	602b      	str	r3, [r5, #0]
 801d356:	f7e4 fa29 	bl	80017ac <_kill>
 801d35a:	1c43      	adds	r3, r0, #1
 801d35c:	d102      	bne.n	801d364 <_kill_r+0x1c>
 801d35e:	682b      	ldr	r3, [r5, #0]
 801d360:	b103      	cbz	r3, 801d364 <_kill_r+0x1c>
 801d362:	6023      	str	r3, [r4, #0]
 801d364:	bd38      	pop	{r3, r4, r5, pc}
 801d366:	bf00      	nop
 801d368:	20012ca8 	.word	0x20012ca8

0801d36c <_getpid_r>:
 801d36c:	f7e4 ba16 	b.w	800179c <_getpid>

0801d370 <_init>:
 801d370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d372:	bf00      	nop
 801d374:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d376:	bc08      	pop	{r3}
 801d378:	469e      	mov	lr, r3
 801d37a:	4770      	bx	lr

0801d37c <_fini>:
 801d37c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d37e:	bf00      	nop
 801d380:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d382:	bc08      	pop	{r3}
 801d384:	469e      	mov	lr, r3
 801d386:	4770      	bx	lr
