

#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 255 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 149 clock pin(s) of sequential element(s)
0 instances converted, 149 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance       
----------------------------------------------------------------------------------------------
@K:CKID0002       clk                 port                   255        default_clk_out_div[0]
==============================================================================================
==================================================================================================== Gated/Generated Clocks =====================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            Explanation                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       dcs2                DCS                    149        norm_ram.ram_adreg[16]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

