Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Apr 18 16:25:10 2025
| Host         : AJIT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seven_segment_timing_summary_routed.rpt -pb seven_segment_timing_summary_routed.pb -rpx seven_segment_timing_summary_routed.rpx -warn_on_violation
| Design       : seven_segment
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (60)
5. checking no_input_delay (0)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 30 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (60)
-------------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   67          inf        0.000                      0                   67           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.326ns  (logic 4.420ns (60.329%)  route 2.906ns (39.671%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE                         0.000     0.000 r  digit_reg[0]/C
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_reg[0]/Q
                         net (fo=11, routed)          1.042     1.560    digit_reg_n_0_[0]
    SLICE_X64Y59         LUT4 (Prop_lut4_I3_O)        0.152     1.712 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.864     3.576    seg_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         3.750     7.326 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.326    seg[1]
    G1                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.258ns  (logic 4.303ns (59.281%)  route 2.956ns (40.719%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE                         0.000     0.000 r  digit_reg[2]/C
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  digit_reg[2]/Q
                         net (fo=10, routed)          1.090     1.568    digit_reg_n_0_[2]
    SLICE_X64Y58         LUT4 (Prop_lut4_I2_O)        0.295     1.863 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.865     3.729    seg_OBUF[4]
    J5                   OBUF (Prop_obuf_I_O)         3.530     7.258 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.258    seg[4]
    J5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.227ns  (logic 4.540ns (62.818%)  route 2.687ns (37.182%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE                         0.000     0.000 r  digit_reg[2]/C
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  digit_reg[2]/Q
                         net (fo=10, routed)          0.823     1.301    digit_reg_n_0_[2]
    SLICE_X64Y59         LUT4 (Prop_lut4_I1_O)        0.324     1.625 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.865     3.489    seg_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         3.738     7.227 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.227    seg[3]
    H4                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.072ns  (logic 4.167ns (58.921%)  route 2.905ns (41.079%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE                         0.000     0.000 r  digit_reg[0]/C
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_reg[0]/Q
                         net (fo=11, routed)          1.042     1.560    digit_reg_n_0_[0]
    SLICE_X64Y59         LUT4 (Prop_lut4_I2_O)        0.124     1.684 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.863     3.547    seg_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         3.525     7.072 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.072    seg[0]
    G2                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.986ns  (logic 4.420ns (63.270%)  route 2.566ns (36.730%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE                         0.000     0.000 r  digit_reg[3]/C
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_reg[3]/Q
                         net (fo=9, routed)           0.895     1.413    digit_reg_n_0_[3]
    SLICE_X64Y59         LUT4 (Prop_lut4_I0_O)        0.150     1.563 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.671     3.234    seg_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         3.752     6.986 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.986    seg[6]
    H2                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.868ns  (logic 4.169ns (60.698%)  route 2.699ns (39.302%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE                         0.000     0.000 r  digit_reg[3]/C
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_reg[3]/Q
                         net (fo=9, routed)           0.895     1.413    digit_reg_n_0_[3]
    SLICE_X64Y59         LUT4 (Prop_lut4_I0_O)        0.124     1.537 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.805     3.341    seg_OBUF[5]
    J4                   OBUF (Prop_obuf_I_O)         3.527     6.868 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.868    seg[5]
    J4                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.849ns  (logic 4.314ns (62.988%)  route 2.535ns (37.012%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE                         0.000     0.000 r  digit_reg[2]/C
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  digit_reg[2]/Q
                         net (fo=10, routed)          0.823     1.301    digit_reg_n_0_[2]
    SLICE_X64Y59         LUT4 (Prop_lut4_I3_O)        0.295     1.596 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.712     3.308    seg_OBUF[2]
    H5                   OBUF (Prop_obuf_I_O)         3.541     6.849 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.849    seg[2]
    H5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.797ns  (logic 0.766ns (20.174%)  route 3.031ns (79.826%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE                         0.000     0.000 r  counter_reg[18]/C
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  counter_reg[18]/Q
                         net (fo=2, routed)           0.866     1.384    counter[18]
    SLICE_X65Y63         LUT6 (Prop_lut6_I5_O)        0.124     1.508 f  counter[25]_i_8/O
                         net (fo=1, routed)           0.797     2.305    counter[25]_i_8_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.429 r  counter[25]_i_1/O
                         net (fo=30, routed)          1.368     3.797    digit
    SLICE_X64Y66         FDRE                                         r  counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 0.766ns (20.937%)  route 2.893ns (79.063%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE                         0.000     0.000 r  counter_reg[18]/C
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  counter_reg[18]/Q
                         net (fo=2, routed)           0.866     1.384    counter[18]
    SLICE_X65Y63         LUT6 (Prop_lut6_I5_O)        0.124     1.508 f  counter[25]_i_8/O
                         net (fo=1, routed)           0.797     2.305    counter[25]_i_8_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.429 r  counter[25]_i_1/O
                         net (fo=30, routed)          1.230     3.659    digit
    SLICE_X64Y65         FDRE                                         r  counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 0.766ns (20.937%)  route 2.893ns (79.063%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE                         0.000     0.000 r  counter_reg[18]/C
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  counter_reg[18]/Q
                         net (fo=2, routed)           0.866     1.384    counter[18]
    SLICE_X65Y63         LUT6 (Prop_lut6_I5_O)        0.124     1.508 f  counter[25]_i_8/O
                         net (fo=1, routed)           0.797     2.305    counter[25]_i_8_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.429 r  counter[25]_i_1/O
                         net (fo=30, routed)          1.230     3.659    digit
    SLICE_X64Y65         FDRE                                         r  counter_reg[22]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    counter[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.042     0.351 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.351    p_1_in[0]
    SLICE_X65Y61         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.209ns (54.648%)  route 0.173ns (45.352%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE                         0.000     0.000 r  digit_reg[0]/C
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_reg[0]/Q
                         net (fo=11, routed)          0.173     0.337    digit_reg_n_0_[0]
    SLICE_X64Y58         LUT4 (Prop_lut4_I2_O)        0.045     0.382 r  digit[1]_i_1/O
                         net (fo=1, routed)           0.000     0.382    digit[1]_i_1_n_0
    SLICE_X64Y58         FDRE                                         r  digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.212ns (55.001%)  route 0.173ns (44.999%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE                         0.000     0.000 r  digit_reg[0]/C
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_reg[0]/Q
                         net (fo=11, routed)          0.173     0.337    digit_reg_n_0_[0]
    SLICE_X64Y58         LUT3 (Prop_lut3_I1_O)        0.048     0.385 r  digit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.385    digit[2]_i_1_n_0
    SLICE_X64Y58         FDRE                                         r  digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.212ns (54.436%)  route 0.177ns (45.564%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE                         0.000     0.000 r  digit_reg[0]/C
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_reg[0]/Q
                         net (fo=11, routed)          0.177     0.341    digit_reg_n_0_[0]
    SLICE_X64Y58         LUT4 (Prop_lut4_I2_O)        0.048     0.389 r  digit[3]_i_1/O
                         net (fo=1, routed)           0.000     0.389    digit[3]_i_1_n_0
    SLICE_X64Y58         FDRE                                         r  digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE                         0.000     0.000 r  digit_reg[0]/C
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  digit_reg[0]/Q
                         net (fo=11, routed)          0.187     0.351    digit_reg_n_0_[0]
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.396 r  digit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.396    digit[0]_i_1_n_0
    SLICE_X64Y59         FDRE                                         r  digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE                         0.000     0.000 r  counter_reg[11]/C
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.125     0.289    counter[11]
    SLICE_X64Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    p_1_in[11]
    SLICE_X64Y62         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE                         0.000     0.000 r  counter_reg[15]/C
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.126     0.290    counter[15]
    SLICE_X64Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.400 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.400    p_1_in[15]
    SLICE_X64Y63         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE                         0.000     0.000 r  counter_reg[7]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.126     0.290    counter[7]
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.400 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.400    p_1_in[7]
    SLICE_X64Y61         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE                         0.000     0.000 r  counter_reg[19]/C
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[19]/Q
                         net (fo=2, routed)           0.127     0.291    counter[19]
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    p_1_in[19]
    SLICE_X64Y64         FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.127     0.291    counter[3]
    SLICE_X64Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    p_1_in[3]
    SLICE_X64Y60         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------





