
;; Function lpj_setup (lpj_setup)[0:370] (unlikely executed)



lpj_setup

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={3d,4u} r1={3d,2u} r2={3d,1u} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,1u} r136={1d,1u} 
;;    total ref usage 152{133d,19u,0e} in 9{8 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 136
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 133 134 136
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 init/calibrate.c:18 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 init/calibrate.c:18 (set (reg:SI 2 r2)
        (reg:SI 1 r1)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(call_insn 9 8 10 2 init/calibrate.c:18 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("simple_strtoul") [flags 0x41] <function_decl 0x10a71000 simple_strtoul>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 10 9 11 2 init/calibrate.c:18 (set (reg:SI 133 [ preset_lpj.130 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 11 10 12 2 init/calibrate.c:18 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 init/calibrate.c:18 (set (mem/c/i:SI (reg/f:SI 136) [0 preset_lpj+0 S4 A32])
        (reg:SI 133 [ preset_lpj.130 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_DEAD (reg:SI 133 [ preset_lpj.130 ])
            (nil))))

(insn 13 12 17 2 init/calibrate.c:20 (set (reg:SI 134 [ <result> ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 17 13 23 2 init/calibrate.c:20 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ <result> ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))

(insn 23 17 0 2 init/calibrate.c:20 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function calibrate_delay (calibrate_delay)[0:373] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 21, 31
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 34 n_edges 47 count 3 (0.088)
df_worklist_dataflow_doublequeue:n_basic_blocks 34 n_edges 47 count 2 (0.059)
df_worklist_dataflow_doublequeue:n_basic_blocks 34 n_edges 47 count 3 (0.088)


starting region dump


calibrate_delay

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 273
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={20d,11u} r1={15d,5u} r2={12d,1u} r3={12d,1u} r11={1d,33u} r12={11d} r13={1d,44u,1d} r14={11d,1u} r15={10d} r16={10d} r17={10d} r18={10d} r19={10d} r20={10d} r21={10d} r22={10d} r23={10d} r24={24d,14u} r25={1d,33u} r26={1d,32u} r27={10d} r28={10d} r29={10d} r30={10d} r31={10d} r32={10d} r33={10d} r34={10d} r35={10d} r36={10d} r37={10d} r38={10d} r39={10d} r40={10d} r41={10d} r42={10d} r43={10d} r44={10d} r45={10d} r46={10d} r47={10d} r48={10d} r49={10d} r50={10d} r51={10d} r52={10d} r53={10d} r54={10d} r55={10d} r56={10d} r57={10d} r58={10d} r59={10d} r60={10d} r61={10d} r62={10d} r63={10d} r64={10d} r65={10d} r66={10d} r67={10d} r68={10d} r69={10d} r70={10d} r71={10d} r72={10d} r73={10d} r74={10d} r75={10d} r76={10d} r77={10d} r78={10d} r79={10d} r80={10d} r81={10d} r82={10d} r83={10d} r84={10d} r85={10d} r86={10d} r87={10d} r88={10d} r89={10d} r90={10d} r91={10d} r92={10d} r93={10d} r94={10d} r95={10d} r96={10d} r97={10d} r98={10d} r99={10d} r100={10d} r101={10d} r102={10d} r103={10d} r104={10d} r105={10d} r106={10d} r107={10d} r108={10d} r109={10d} r110={10d} r111={10d} r112={10d} r113={10d} r114={10d} r115={10d} r116={10d} r117={10d} r118={10d} r119={10d} r120={10d} r121={10d} r122={10d} r123={10d} r124={10d} r125={10d} r126={10d} r127={10d} r134={1d,1u} r135={1d,1u} r136={2d,5u} r137={2d,3u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={2d,4u} r145={1d,1u} r146={2d,2u} r147={2d,5u,1d} r148={3d,4u} r150={1d,1u} r152={1d,1u} r153={1d,2u,2d} r154={6d,12u,1d} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,2u} r163={1d,1u} r165={1d,1u} r174={1d,1u} r175={1d,2u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,3u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r198={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,3u} r214={1d,2u} 
;;    total ref usage 1539{1272d,262u,5e} in 119{109 regular + 10 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0
24[0,1] 141[1,1] 182[2,1] 

( 20 31 )->[21]->( 31 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u156(11){ }u157(13){ }u158(25){ }u159(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 141 182
;; live  in  	
;; live  gen 	 24 [cc] 141 182
;; live  kill	
;; rd  in  	(3)
0, 1, 2
;; rd  gen 	(3)
0, 1, 2
;; rd  kill	(3)
0, 1, 2
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	
;; rd  out 	(3)
0, 1, 2
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 121
;;      reg 182 { d2(bb 21 insn 120) }
;;   UD chains for insn luid 2 uid 123
;;      reg 135 { }
;;      reg 141 { d1(bb 21 insn 121) }
;;   UD chains for insn luid 3 uid 124
;;      reg 24 { d0(bb 21 insn 123) }

( 21 )->[31]->( 21 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(3)
0, 1, 2
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	
;; rd  out 	(3)
0, 1, 2
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }

*****starting processing of loop  ******


calibrate_delay

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 273
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={20d,11u} r1={15d,5u} r2={12d,1u} r3={12d,1u} r11={1d,33u} r12={11d} r13={1d,44u,1d} r14={11d,1u} r15={10d} r16={10d} r17={10d} r18={10d} r19={10d} r20={10d} r21={10d} r22={10d} r23={10d} r24={24d,14u} r25={1d,33u} r26={1d,32u} r27={10d} r28={10d} r29={10d} r30={10d} r31={10d} r32={10d} r33={10d} r34={10d} r35={10d} r36={10d} r37={10d} r38={10d} r39={10d} r40={10d} r41={10d} r42={10d} r43={10d} r44={10d} r45={10d} r46={10d} r47={10d} r48={10d} r49={10d} r50={10d} r51={10d} r52={10d} r53={10d} r54={10d} r55={10d} r56={10d} r57={10d} r58={10d} r59={10d} r60={10d} r61={10d} r62={10d} r63={10d} r64={10d} r65={10d} r66={10d} r67={10d} r68={10d} r69={10d} r70={10d} r71={10d} r72={10d} r73={10d} r74={10d} r75={10d} r76={10d} r77={10d} r78={10d} r79={10d} r80={10d} r81={10d} r82={10d} r83={10d} r84={10d} r85={10d} r86={10d} r87={10d} r88={10d} r89={10d} r90={10d} r91={10d} r92={10d} r93={10d} r94={10d} r95={10d} r96={10d} r97={10d} r98={10d} r99={10d} r100={10d} r101={10d} r102={10d} r103={10d} r104={10d} r105={10d} r106={10d} r107={10d} r108={10d} r109={10d} r110={10d} r111={10d} r112={10d} r113={10d} r114={10d} r115={10d} r116={10d} r117={10d} r118={10d} r119={10d} r120={10d} r121={10d} r122={10d} r123={10d} r124={10d} r125={10d} r126={10d} r127={10d} r134={1d,1u} r135={1d,1u} r136={2d,5u} r137={2d,3u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={2d,4u} r145={1d,1u} r146={2d,2u} r147={2d,5u,1d} r148={3d,4u} r150={1d,1u} r152={1d,1u} r153={1d,2u,2d} r154={6d,12u,1d} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,2u} r163={1d,1u} r165={1d,1u} r174={1d,1u} r175={1d,2u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,3u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r198={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,3u} r214={1d,2u} 
;;    total ref usage 1539{1272d,262u,5e} in 119{109 regular + 10 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0
24[0,1] 141[1,1] 182[2,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 152 153 155 156 157 158 159 160 213
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 152 153 155 156 157 158 159 160 213
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 2 7 2 init/calibrate.c:253 (set (reg:SI 157)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 7 6 8 2 init/calibrate.c:253 (set (reg:SI 156)
        (and:SI (reg:SI 157)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 8 7 9 2 init/calibrate.c:253 (set (reg/v:SI 153 [ this_cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 156)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 156)
        (nil)))

(insn 9 8 10 2 init/calibrate.c:255 (set (reg/f:SI 158)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 init/calibrate.c:255 (set (reg/v:SI 152 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 158)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 2785931)) -1 (expr_list:REG_DEAD (reg/f:SI 158)
        (nil)))

(insn 11 10 12 2 init/calibrate.c:255 (set (reg/f:SI 159)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c0ba20 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 init/calibrate.c:255 (set (reg:SI 155 [ D.6774 ])
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 153 [ this_cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 159)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 159)
        (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 153 [ this_cpu ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c0ba20 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
            (nil))))

(insn 13 12 14 2 init/calibrate.c:255 (set (reg:SI 160)
        (mem:SI (plus:SI (reg/v:SI 152 [ __ptr ])
                (reg:SI 155 [ D.6774 ])) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 155 [ D.6774 ])
        (expr_list:REG_DEAD (reg/v:SI 152 [ __ptr ])
            (nil))))

(insn 14 13 222 2 init/calibrate.c:255 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 222 14 15 2 (set (reg/f:SI 213)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(jump_insn 15 222 16 2 init/calibrate.c:255 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 160 213
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 160 213
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 6
;;      reg 13 { }
;;   UD chains for insn luid 1 uid 7
;;      reg 157 { }
;;   eq_note reg 13 { }
;;   UD chains for insn luid 2 uid 8
;;      reg 156 { }
;;   UD chains for insn luid 4 uid 10
;;      reg 158 { }
;;   UD chains for insn luid 6 uid 12
;;      reg 153 { }
;;      reg 159 { }
;;   eq_note reg 153 { }
;;   UD chains for insn luid 7 uid 13
;;      reg 152 { }
;;      reg 155 { }
;;   UD chains for insn luid 8 uid 14
;;      reg 160 { }
;;   UD chains for insn luid 10 uid 15
;;      reg 24 { }


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 160 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 213
;; lr  def 	 24 [cc] 154 163
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 160 213
;; live  gen 	 24 [cc] 154 163
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 16 15 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 19 16 21 3 init/calibrate.c:256 (set (reg/v:SI 154 [ lpj ])
        (reg:SI 160)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 160)
        (nil)))

(insn 21 19 22 3 init/calibrate.c:257 (set (reg:SI 163 [ printed ])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 213)
                    (const_int 4 [0x4])) [0 printed+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 213)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 4 [0x4]))) [0 printed+0 S1 A8]))
            (nil))))

(insn 22 21 23 3 init/calibrate.c:257 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163 [ printed ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 163 [ printed ])
        (nil)))

(jump_insn 23 22 24 3 init/calibrate.c:257 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 157)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 3 -> ( 4 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 19
;;      reg 160 { }
;;   UD chains for insn luid 1 uid 21
;;      reg 213 { }
;;   UD chains for insn luid 2 uid 22
;;      reg 163 { }
;;   UD chains for insn luid 3 uid 23
;;      reg 24 { }


;; Succ edge  4 [0.0%]  (fallthru)
;; Succ edge  28 [100.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  3 [0.0%]  (fallthru)
(note 24 23 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 26 24 27 4 init/calibrate.c:258 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10a205a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10a205a0>)
        (nil)))

(call_insn 27 26 30 4 init/calibrate.c:258 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 4 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 27
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(11){ }u34(13){ }u35(25){ }u36(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 213
;; lr  def 	 24 [cc] 154 165 214
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 213
;; live  gen 	 24 [cc] 154 165 214
;; live  kill	

;; Pred edge  2 [50.0%] 
(code_label 30 27 31 5 6 "" [1 uses])

(note 31 30 221 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 221 31 33 5 init/calibrate.c:260 (set (reg/f:SI 165)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 33 221 34 5 init/calibrate.c:260 (set (reg/v:SI 154 [ lpj ])
        (mem/c/i:SI (reg/f:SI 213) [0 preset_lpj+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 preset_lpj+0 S4 A32])
        (nil)))

(insn 34 33 225 5 init/calibrate.c:260 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 154 [ lpj ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 225 34 35 5 (set (reg:SI 214 [ printed ])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 213)
                    (const_int 4 [0x4])) [0 printed+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 213)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 4 [0x4]))) [0 printed+0 S1 A8]))
            (nil))))

(jump_insn 35 225 36 5 init/calibrate.c:260 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 47)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154 165 214
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154 165 214
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 33
;;      reg 213 { }
;;   UD chains for insn luid 2 uid 34
;;      reg 154 { }
;;   UD chains for insn luid 3 uid 225
;;      reg 213 { }
;;   UD chains for insn luid 4 uid 35
;;      reg 24 { }


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(11){ }u41(13){ }u42(25){ }u43(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 214
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154 214
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 36 35 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 39 36 40 6 init/calibrate.c:262 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 214 [ printed ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 214 [ printed ])
        (nil)))

(jump_insn 40 39 41 6 init/calibrate.c:262 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 157)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 6 -> ( 7 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 39
;;      reg 214 { }
;;   UD chains for insn luid 1 uid 40
;;      reg 24 { }


;; Succ edge  7 [0.0%]  (fallthru)
;; Succ edge  28 [100.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u48(11){ }u49(13){ }u50(25){ }u51(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  6 [0.0%]  (fallthru)
(note 41 40 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 43 41 44 7 init/calibrate.c:263 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10c46690>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10c46690>)
        (nil)))

(call_insn 44 43 47 7 init/calibrate.c:263 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 7 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 44
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u55(11){ }u56(13){ }u57(25){ }u58(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 214
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165 214
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  5 [50.0%] 
(code_label 47 44 48 8 8 "" [1 uses])

(note 48 47 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 51 48 52 8 init/calibrate.c:265 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 214 [ printed ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 214 [ printed ])
        (nil)))

(jump_insn 52 51 53 8 init/calibrate.c:265 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 8 -> ( 9 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 51
;;      reg 214 { }
;;   UD chains for insn luid 1 uid 52
;;      reg 24 { }


;; Succ edge  9 [100.0%]  (fallthru)
;; Succ edge  12 [0.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u63(11){ }u64(13){ }u65(25){ }u66(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165
;; lr  def 	 24 [cc] 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165
;; live  gen 	 24 [cc] 154
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
(note 53 52 55 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 55 53 56 9 init/calibrate.c:265 discrim 1 (set (reg/v:SI 154 [ lpj ])
        (mem/c/i:SI (plus:SI (reg/f:SI 165)
                (const_int 8 [0x8])) [0 lpj_fine+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 165)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 8 [0x8]))) [0 lpj_fine+0 S4 A32])
            (nil))))

(insn 56 55 57 9 init/calibrate.c:265 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 154 [ lpj ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 57 56 58 9 init/calibrate.c:265 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 0 [0x0])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 55
;;      reg 165 { }
;;   UD chains for insn luid 1 uid 56
;;      reg 154 { }
;;   UD chains for insn luid 2 uid 57
;;      reg 24 { }


;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  11

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  9 [100.0%]  (fallthru)
(note 58 57 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 60 58 61 10 init/calibrate.c:267 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10c5f0e0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10c5f0e0>)
        (nil)))

(call_insn 61 60 64 10 init/calibrate.c:267 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 10 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 61
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u78(11){ }u79(13){ }u80(25){ }u81(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  9
(code_label 64 61 65 11 10 "" [1 uses])

(note 65 64 67 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 67 65 68 11 init/calibrate.c:275 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10c51380>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10c51380>)
        (nil)))

(call_insn 68 67 69 11 init/calibrate.c:275 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 68
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 8 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u85(11){ }u86(13){ }u87(25){ }u88(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 143 174
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; live  gen 	 143 174
;; live  kill	

;; Pred edge  8 [0.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 69 68 70 12 9 "" [1 uses])

(note 70 69 71 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 12 init/calibrate.c:192 (set (reg/f:SI 174)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) 167 {*arm_movsi_insn} (nil))

(insn 72 71 76 12 init/calibrate.c:192 (set (reg/v:SI 143 [ ticks ])
        (mem/v/c/i:SI (reg/f:SI 174) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 174)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 72
;;      reg 174 { }


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 12 33) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u90(11){ }u91(13){ }u92(25){ }u93(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 139 175
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153
;; live  gen 	 24 [cc] 139 175
;; live  kill	

;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 76 72 73 13 11 "" [0 uses])

(note 73 76 74 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 75 13 init/calibrate.c:193 discrim 1 (set (reg/f:SI 175)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) 167 {*arm_movsi_insn} (nil))

(insn 75 74 77 13 init/calibrate.c:193 discrim 1 (set (reg:SI 139 [ jiffies.131 ])
        (mem/v/c/i:SI (reg/f:SI 175) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
        (nil)))

(insn 77 75 78 13 init/calibrate.c:193 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ ticks ])
            (reg:SI 139 [ jiffies.131 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 139 [ jiffies.131 ])
        (nil)))

(jump_insn 78 77 232 13 init/calibrate.c:193 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 232)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil))))
;; End of basic block 13 -> ( 33 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 75
;;      reg 175 { }
;;   UD chains for insn luid 2 uid 77
;;      reg 139 { }
;;      reg 143 { }
;;   UD chains for insn luid 3 uid 78
;;      reg 24 { }


;; Succ edge  33 [86.0%]  (dfs_back)
;; Succ edge  14 [14.0%]  (fallthru,loop_exit)

;; Start of basic block ( 13) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  13 [86.0%]  (dfs_back)
(code_label 232 78 231 33 23 "" [1 uses])

(note 231 232 79 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 33 -> ( 13)
;; lr  out 	
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u98(11){ }u99(13){ }u100(25){ }u101(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 138 146 147 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 175
;; live  gen 	 138 146 147 148
;; live  kill	

;; Pred edge  13 [14.0%]  (fallthru,loop_exit)
(note 79 231 81 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 81 79 82 14 init/calibrate.c:196 (set (reg/v:SI 138 [ ticks.199 ])
        (mem/v/c/i:SI (reg/f:SI 175) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 175)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))

(insn 82 81 83 14 init/calibrate.c:187 (set (reg/v:SI 148 [ trial_in_band ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 83 82 84 14 init/calibrate.c:187 (set (reg/v:SI 147 [ band ])
        (reg/v:SI 148 [ trial_in_band ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 84 83 102 14 init/calibrate.c:187 (set (reg/v:SI 146 [ trials ])
        (reg/v:SI 148 [ trial_in_band ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 81
;;      reg 175 { }
;;   UD chains for insn luid 2 uid 83
;;      reg 148 { }
;;   UD chains for insn luid 3 uid 84
;;      reg 148 { }


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 14 32) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u106(11){ }u107(13){ }u108(25){ }u109(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148
;; lr  def 	 24 [cc] 148 177 178
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;; live  gen 	 24 [cc] 148 177 178
;; live  kill	

;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  32 [100.0%]  (fallthru)
(code_label 102 84 85 15 13 "" [0 uses])

(note 85 102 86 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 15 init/calibrate.c:198 (set (reg/v:SI 148 [ trial_in_band ])
        (plus:SI (reg/v:SI 148 [ trial_in_band ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 87 86 88 15 init/calibrate.c:198 (set (reg:SI 178)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 88 87 89 15 init/calibrate.c:198 (set (reg:SI 177)
        (ashift:SI (reg:SI 178)
            (reg/v:SI 147 [ band ]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg/v:SI 147 [ band ]))
            (nil))))

(insn 89 88 90 15 init/calibrate.c:198 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ trial_in_band ])
            (reg:SI 177))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 177)
        (nil)))

(jump_insn 90 89 91 15 init/calibrate.c:198 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 94)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 15 -> ( 16 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 86
;;      reg 148 { }
;;   UD chains for insn luid 2 uid 88
;;      reg 147 { }
;;      reg 178 { }
;;   eq_note reg 147 { }
;;   UD chains for insn luid 3 uid 89
;;      reg 148 { }
;;      reg 177 { }
;;   UD chains for insn luid 4 uid 90
;;      reg 24 { }


;; Succ edge  16 [28.0%]  (fallthru)
;; Succ edge  17 [72.0%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u116(11){ }u117(13){ }u118(25){ }u119(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 147 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 153
;; live  gen 	 147 148
;; live  kill	

;; Pred edge  15 [28.0%]  (fallthru)
(note 91 90 92 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 16 init/calibrate.c:199 (set (reg/v:SI 147 [ band ])
        (plus:SI (reg/v:SI 147 [ band ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 93 92 94 16 init/calibrate.c:200 (set (reg/v:SI 148 [ trial_in_band ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 92
;;      reg 147 { }


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 15 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u121(11){ }u122(13){ }u123(25){ }u124(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 144 146 179
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;; live  gen 	 0 [r0] 24 [cc] 140 144 146 179
;; live  kill	 14 [lr]

;; Pred edge  15 [72.0%] 
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 94 93 95 17 12 "" [1 uses])

(note 95 94 96 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 97 17 init/calibrate.c:202 (set (reg/v:SI 144 [ loopadd ])
        (ashift:SI (reg/v:SI 147 [ band ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 97 96 98 17 init/calibrate.c:202 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ loopadd ])) 167 {*arm_movsi_insn} (nil))

(call_insn 98 97 99 17 init/calibrate.c:202 (parallel [
            (call (mem:SI (symbol_ref:SI ("__delay") [flags 0x41] <function_decl 0x10b98200 __delay>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 99 98 100 17 init/calibrate.c:203 (set (reg/v:SI 146 [ trials ])
        (plus:SI (reg/v:SI 146 [ trials ])
            (reg/v:SI 147 [ band ]))) 4 {*arm_addsi3} (nil))

(insn 100 99 101 17 init/calibrate.c:204 (set (reg/f:SI 179)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) 167 {*arm_movsi_insn} (nil))

(insn 101 100 103 17 init/calibrate.c:204 (set (reg:SI 140 [ jiffies.133 ])
        (mem/v/c/i:SI (reg/f:SI 179) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 179)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))

(insn 103 101 104 17 init/calibrate.c:204 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ ticks.199 ])
            (reg:SI 140 [ jiffies.133 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 140 [ jiffies.133 ])
        (nil)))

(jump_insn 104 103 230 17 init/calibrate.c:204 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 230)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil))))
;; End of basic block 17 -> ( 32 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 144 146 147 148 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 146 147 148 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 96
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 97
;;      reg 144 { }
;;   UD chains for insn luid 2 uid 98
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 99
;;      reg 146 { }
;;      reg 147 { }
;;   UD chains for insn luid 5 uid 101
;;      reg 179 { }
;;   UD chains for insn luid 6 uid 103
;;      reg 138 { }
;;      reg 140 { }
;;   UD chains for insn luid 7 uid 104
;;      reg 24 { }


;; Succ edge  32 [86.0%]  (dfs_back)
;; Succ edge  18 [14.0%]  (fallthru,loop_exit)

;; Start of basic block ( 17) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  17 [86.0%]  (dfs_back)
(code_label 230 104 229 32 22 "" [1 uses])

(note 229 230 105 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 32 -> ( 15)
;; lr  out 	
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u135(11){ }u136(13){ }u137(25){ }u138(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 146 147 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147
;; lr  def 	 137 180
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 146 147 153
;; live  gen 	 137 180
;; live  kill	

;; Pred edge  17 [14.0%]  (fallthru,loop_exit)
(note 105 229 106 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 107 18 init/calibrate.c:211 (set (reg:SI 180)
        (minus:SI (reg/v:SI 146 [ trials ])
            (reg/v:SI 147 [ band ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/v:SI 147 [ band ])
        (expr_list:REG_DEAD (reg/v:SI 146 [ trials ])
            (nil))))

(insn 107 106 108 18 init/calibrate.c:211 (set (reg/v:SI 137 [ lpj.201 ])
        (ashift:SI (reg:SI 180)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 180)
        (nil)))
;; End of basic block 18 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 144 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 106
;;      reg 146 { }
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 107
;;      reg 180 { }


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 18 27) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u142(11){ }u143(13){ }u144(25){ }u145(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 144 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144
;; lr  def 	 136 145 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 153
;; live  gen 	 136 145 154
;; live  kill	

;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  27 [100.0%]  (fallthru,dfs_back)
(code_label 108 107 109 19 14 ("recalibrate") [0 uses])

(note 109 108 110 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 110 109 111 19 init/calibrate.c:221 (set (reg/v:SI 145 [ chop_limit ])
        (lshiftrt:SI (reg/v:SI 137 [ lpj.201 ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (nil))

(insn 111 110 112 19 init/calibrate.c:215 (set (reg/v:SI 136 [ loopadd.202 ])
        (reg/v:SI 144 [ loopadd ])) 167 {*arm_movsi_insn} (nil))

(insn 112 111 141 19 init/calibrate.c:214 (set (reg/v:SI 154 [ lpj ])
        (reg/v:SI 137 [ lpj.201 ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 19 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 144 145 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 110
;;      reg 137 { }
;;   UD chains for insn luid 1 uid 111
;;      reg 144 { }
;;   UD chains for insn luid 2 uid 112
;;      reg 137 { }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 25) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u149(11){ }u150(13){ }u151(25){ }u152(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 154
;; lr  def 	 135 154 181
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 153 154
;; live  gen 	 135 154 181
;; live  kill	

;; Pred edge  25 [91.0%] 
(code_label 141 112 115 20 18 "" [1 uses])

(note 115 141 116 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 116 115 117 20 init/calibrate.c:223 (set (reg/v:SI 154 [ lpj ])
        (plus:SI (reg/v:SI 154 [ lpj ])
            (reg/v:SI 136 [ loopadd.202 ]))) 4 {*arm_addsi3} (nil))

(insn 117 116 118 20 init/calibrate.c:224 (set (reg/f:SI 181)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) 167 {*arm_movsi_insn} (nil))

(insn 118 117 122 20 init/calibrate.c:224 (set (reg/v:SI 135 [ ticks.203 ])
        (mem/v/c/i:SI (reg/f:SI 181) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 181)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))
;; End of basic block 20 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 116
;;      reg 136 { }
;;      reg 154 { }
;;   UD chains for insn luid 2 uid 118
;;      reg 181 { }


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 20 31) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u156(11){ }u157(13){ }u158(25){ }u159(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 141 182
;; live  in  	
;; live  gen 	 24 [cc] 141 182
;; live  kill	
;; rd  in  	(3)
0, 1, 2
;; rd  gen 	(3)
0, 1, 2
;; rd  kill	(3)
0, 1, 2

;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  31 [100.0%]  (fallthru)
(code_label 122 118 119 21 16 "" [0 uses])

(note 119 122 120 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 120 119 121 21 init/calibrate.c:225 discrim 1 (set (reg/f:SI 182)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) 167 {*arm_movsi_insn} (nil))

(insn 121 120 123 21 init/calibrate.c:225 discrim 1 (set (reg:SI 141 [ jiffies.135 ])
        (mem/v/c/i:SI (reg/f:SI 182) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
        (nil)))

(insn 123 121 124 21 init/calibrate.c:225 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ ticks.203 ])
            (reg:SI 141 [ jiffies.135 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 141 [ jiffies.135 ])
        (nil)))

(jump_insn 124 123 228 21 init/calibrate.c:225 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 228)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil))))
;; End of basic block 21 -> ( 31 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	
;; rd  out 	(3)
0, 1, 2
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 121
;;      reg 182 { d2(bb 21 insn 120) }
;;   UD chains for insn luid 2 uid 123
;;      reg 135 { }
;;      reg 141 { d1(bb 21 insn 121) }
;;   UD chains for insn luid 3 uid 124
;;      reg 24 { d0(bb 21 insn 123) }


;; Succ edge  31 [86.0%]  (dfs_back)
;; Succ edge  22 [14.0%]  (fallthru,loop_exit)

;; Start of basic block ( 21) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(3)
0, 1, 2
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  21 [86.0%]  (dfs_back)
(code_label 228 124 227 31 21 "" [1 uses])

(note 227 228 125 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 31 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	
;; rd  out 	(3)
0, 1, 2
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u164(11){ }u165(13){ }u166(25){ }u167(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 153 154 182
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 182
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 153 154 182
;; live  gen 	 0 [r0] 24 [cc] 134 142
;; live  kill	 14 [lr]

;; Pred edge  21 [14.0%]  (fallthru,loop_exit)
(note 125 227 127 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 127 125 128 22 init/calibrate.c:227 (set (reg/v:SI 134 [ ticks.204 ])
        (mem/v/c/i:SI (reg/f:SI 182) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
        (nil)))

(insn 128 127 129 22 init/calibrate.c:228 (set (reg:SI 0 r0)
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (nil))

(call_insn 129 128 131 22 init/calibrate.c:228 (parallel [
            (call (mem:SI (symbol_ref:SI ("__delay") [flags 0x41] <function_decl 0x10b98200 __delay>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 131 129 132 22 init/calibrate.c:229 (set (reg:SI 142 [ jiffies.137 ])
        (mem/v/c/i:SI (reg/f:SI 182) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 182)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))

(insn 132 131 133 22 init/calibrate.c:229 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ jiffies.137 ])
            (reg/v:SI 134 [ ticks.204 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 142 [ jiffies.137 ])
        (expr_list:REG_DEAD (reg/v:SI 134 [ ticks.204 ])
            (nil))))

(jump_insn 133 132 134 22 init/calibrate.c:229 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 136)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 22 -> ( 23 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 144 145 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 127
;;      reg 182 { }
;;   UD chains for insn luid 1 uid 128
;;      reg 154 { }
;;   UD chains for insn luid 2 uid 129
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 131
;;      reg 182 { }
;;   UD chains for insn luid 4 uid 132
;;      reg 134 { }
;;      reg 142 { }
;;   UD chains for insn luid 5 uid 133
;;      reg 24 { }


;; Succ edge  23 [72.0%]  (fallthru)
;; Succ edge  24 [28.0%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u178(11){ }u179(13){ }u180(25){ }u181(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 144 145 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 154
;; lr  def 	 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 153 154
;; live  gen 	 154
;; live  kill	

;; Pred edge  22 [72.0%]  (fallthru)
(note 134 133 135 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 135 134 136 23 init/calibrate.c:230 (set (reg/v:SI 154 [ lpj ])
        (minus:SI (reg/v:SI 154 [ lpj ])
            (reg/v:SI 136 [ loopadd.202 ]))) 28 {*arm_subsi3_insn} (nil))
;; End of basic block 23 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 144 145 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 135
;;      reg 136 { }
;;      reg 154 { }


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 22 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u184(11){ }u185(13){ }u186(25){ }u187(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 144 145 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 153 154
;; live  gen 	 136
;; live  kill	

;; Pred edge  22 [28.0%] 
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 136 135 137 24 17 "" [1 uses])

(note 137 136 138 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 138 137 139 24 init/calibrate.c:231 (set (reg/v:SI 136 [ loopadd.202 ])
        (lshiftrt:SI (reg/v:SI 136 [ loopadd.202 ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))
;; End of basic block 24 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 144 145 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 138
;;      reg 136 { }


;; Succ edge  25 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 19 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u189(11){ }u190(13){ }u191(25){ }u192(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 144 145 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 153 154
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru,dfs_back)
(code_label 139 138 140 25 15 "" [0 uses])

(note 140 139 142 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 142 140 143 25 init/calibrate.c:222 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ loopadd.202 ])
            (reg/v:SI 145 [ chop_limit ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 143 142 144 25 init/calibrate.c:222 discrim 1 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 141)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 25 -> ( 20 26)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 144 145 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 142
;;      reg 136 { }
;;      reg 145 { }
;;   UD chains for insn luid 1 uid 143
;;      reg 24 { }


;; Succ edge  20 [91.0%] 
;; Succ edge  26 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u196(11){ }u197(13){ }u198(25){ }u199(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 144 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 154
;; lr  def 	 24 [cc] 185 186 187 188
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 153 154
;; live  gen 	 24 [cc] 185 186 187 188
;; live  kill	

;; Pred edge  25 [9.0%]  (fallthru,loop_exit)
(note 144 143 146 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 146 144 147 26 init/calibrate.c:238 (set (reg:SI 185)
        (ashift:SI (reg/v:SI 136 [ loopadd.202 ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 136 [ loopadd.202 ])
        (nil)))

(insn 147 146 148 26 init/calibrate.c:238 (set (reg:SI 186)
        (plus:SI (reg:SI 185)
            (reg/v:SI 154 [ lpj ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 185)
        (nil)))

(insn 148 147 149 26 init/calibrate.c:238 (set (reg:SI 187)
        (ashift:SI (reg/v:SI 144 [ loopadd ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 149 148 150 26 init/calibrate.c:238 (set (reg:SI 188)
        (plus:SI (reg:SI 187)
            (reg/v:SI 137 [ lpj.201 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_DEAD (reg/v:SI 137 [ lpj.201 ])
            (nil))))

(insn 150 149 151 26 init/calibrate.c:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (reg:SI 188))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 188)
        (expr_list:REG_DEAD (reg:SI 186)
            (nil))))

(jump_insn 151 150 152 26 init/calibrate.c:238 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 157)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil))))
;; End of basic block 26 -> ( 27 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 146
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 147
;;      reg 154 { }
;;      reg 185 { }
;;   UD chains for insn luid 2 uid 148
;;      reg 144 { }
;;   UD chains for insn luid 3 uid 149
;;      reg 137 { }
;;      reg 187 { }
;;   UD chains for insn luid 4 uid 150
;;      reg 186 { }
;;      reg 188 { }
;;   UD chains for insn luid 5 uid 151
;;      reg 24 { }


;; Succ edge  27 [91.0%]  (fallthru)
;; Succ edge  28 [9.0%]  (loop_exit)

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u210(11){ }u211(13){ }u212(25){ }u213(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 154
;; lr  def 	 137 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 153 154
;; live  gen 	 137 144
;; live  kill	

;; Pred edge  26 [91.0%]  (fallthru)
(note 152 151 153 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 154 27 init/calibrate.c:240 (set (reg/v:SI 144 [ loopadd ])
        (ashift:SI (reg/v:SI 144 [ loopadd ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 154 153 157 27 init/calibrate.c:240 (set (reg/v:SI 137 [ lpj.201 ])
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 154 [ lpj ])
        (nil)))
;; End of basic block 27 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 144 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 153
;;      reg 144 { }
;;   UD chains for insn luid 1 uid 154
;;      reg 154 { }


;; Succ edge  19 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 4 7 10 6 26 3) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u216(11){ }u217(13){ }u218(25){ }u219(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; lr  def 	 24 [cc] 150 189 190 191 192 193
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  gen 	 24 [cc] 150 189 190 191 192 193
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%] 
;; Pred edge  26 [9.0%]  (loop_exit)
;; Pred edge  3 [100.0%] 
(code_label 157 154 158 28 7 "" [3 uses])

(note 158 157 159 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 159 158 160 28 init/calibrate.c:278 (set (reg/f:SI 189)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 160 159 161 28 init/calibrate.c:278 (set (reg/v:SI 150 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 189)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 2788871)) -1 (expr_list:REG_DEAD (reg/f:SI 189)
        (nil)))

(insn 161 160 162 28 init/calibrate.c:278 (set (reg/f:SI 190)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c0ba20 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 162 161 163 28 init/calibrate.c:278 (set (reg:SI 191)
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 153 [ this_cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 190)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 190)
        (expr_list:REG_DEAD (reg/v:SI 153 [ this_cpu ])
            (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 153 [ this_cpu ])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c0ba20 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
                (nil)))))

(insn 163 162 164 28 init/calibrate.c:278 (set (mem:SI (plus:SI (reg/v:SI 150 [ __ptr ])
                (reg:SI 191)) [0 S4 A32])
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 191)
        (expr_list:REG_DEAD (reg/v:SI 150 [ __ptr ])
            (nil))))

(insn 164 163 165 28 init/calibrate.c:279 (set (reg/f:SI 192)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 165 164 166 28 init/calibrate.c:279 (set (reg:SI 193 [ printed ])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 192)
                    (const_int 4 [0x4])) [0 printed+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 192)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 4 [0x4]))) [0 printed+0 S1 A8]))
            (nil))))

(insn 166 165 167 28 init/calibrate.c:279 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 193 [ printed ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 193 [ printed ])
        (nil)))

(jump_insn 167 166 168 28 init/calibrate.c:279 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 187)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 28 -> ( 29 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 160
;;      reg 189 { }
;;   UD chains for insn luid 3 uid 162
;;      reg 153 { }
;;      reg 190 { }
;;   eq_note reg 153 { }
;;   UD chains for insn luid 4 uid 163
;;      reg 150 { }
;;      reg 154 { }
;;      reg 191 { }
;;   UD chains for insn luid 6 uid 165
;;      reg 192 { }
;;   UD chains for insn luid 7 uid 166
;;      reg 193 { }
;;   UD chains for insn luid 8 uid 167
;;      reg 24 { }


;; Succ edge  29 [0.0%]  (fallthru)
;; Succ edge  30 [100.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u229(11){ }u230(13){ }u231(25){ }u232(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 198 208
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 198 208
;; live  kill	 14 [lr]

;; Pred edge  28 [0.0%]  (fallthru)
(note 168 167 170 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 170 168 171 29 init/calibrate.c:280 (set (reg:SI 0 r0)
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (nil))

(insn 171 170 172 29 init/calibrate.c:280 (set (reg:SI 1 r1)
        (const_int 5000 [0x1388])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 172 171 173 29 init/calibrate.c:280 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 173 172 174 29 init/calibrate.c:280 (set (reg:SI 198)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EQUAL (udiv:SI (reg/v:SI 154 [ lpj ])
                (const_int 5000 [0x1388]))
            (nil))))

(insn 174 173 175 29 init/calibrate.c:280 (set (reg:SI 0 r0)
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (nil))

(insn 175 174 176 29 init/calibrate.c:280 (set (reg:SI 1 r1)
        (const_int 50 [0x32])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 176 175 179 29 init/calibrate.c:280 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 179 176 180 29 init/calibrate.c:280 (set (reg:SI 1 r1)
        (const_int 100 [0x64])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 180 179 181 29 init/calibrate.c:280 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidivmod") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 181 180 182 29 init/calibrate.c:280 (set (reg:SI 208 [+4 ])
        (reg:SI 1 r1 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [+4 ])
        (nil)))

(insn 182 181 183 29 init/calibrate.c:280 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10c67600>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10c67600>)
        (nil)))

(insn 183 182 184 29 init/calibrate.c:280 (set (reg:SI 1 r1)
        (reg:SI 198)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 198)
        (nil)))

(insn 184 183 185 29 init/calibrate.c:280 (set (reg:SI 2 r2)
        (reg:SI 208 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 208 [+4 ])
        (nil)))

(insn 185 184 186 29 init/calibrate.c:280 (set (reg:SI 3 r3)
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (nil))

(call_insn 186 185 187 29 init/calibrate.c:280 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 29 -> ( 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 170
;;      reg 154 { }
;;   UD chains for insn luid 2 uid 172
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 3 uid 173
;;      reg 0 { }
;;   eq_note reg 154 { }
;;   UD chains for insn luid 4 uid 174
;;      reg 154 { }
;;   UD chains for insn luid 6 uid 176
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 8 uid 180
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 9 uid 181
;;      reg 1 { }
;;   UD chains for insn luid 11 uid 183
;;      reg 198 { }
;;   UD chains for insn luid 12 uid 184
;;      reg 208 { }
;;   UD chains for insn luid 13 uid 185
;;      reg 154 { }
;;   UD chains for insn luid 14 uid 186
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 28 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u260(11){ }u261(13){ }u262(25){ }u263(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  def 	 209 210 211
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; live  gen 	 209 210 211
;; live  kill	

;; Pred edge  28 [100.0%] 
;; Pred edge  29 [100.0%]  (fallthru)
(code_label 187 186 188 30 19 "" [1 uses])

(note 188 187 189 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 189 188 190 30 init/calibrate.c:284 (set (reg/f:SI 209)
        (symbol_ref:SI ("loops_per_jiffy") [flags 0xc0] <var_decl 0x10b96180 loops_per_jiffy>)) 167 {*arm_movsi_insn} (nil))

(insn 190 189 191 30 init/calibrate.c:284 (set (mem/c/i:SI (reg/f:SI 209) [0 loops_per_jiffy+0 S4 A32])
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 209)
        (expr_list:REG_DEAD (reg/v:SI 154 [ lpj ])
            (nil))))

(insn 191 190 192 30 init/calibrate.c:285 (set (reg/f:SI 210)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 192 191 194 30 init/calibrate.c:285 (set (reg:SI 211)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 194 192 0 30 init/calibrate.c:285 (set (mem/c/i:QI (plus:SI (reg/f:SI 210)
                (const_int 4 [0x4])) [0 printed+0 S1 A8])
        (subreg:QI (reg:SI 211) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 211)
        (expr_list:REG_DEAD (reg/f:SI 210)
            (expr_list:REG_EQUAL (const_int 1 [0x1])
                (nil)))))
;; End of basic block 30 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 190
;;      reg 154 { }
;;      reg 209 { }
;;   UD chains for insn luid 4 uid 194
;;      reg 210 { }
;;      reg 211 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

*****ending processing of loop  ******
Set in insn 120 is invariant (0), cost 24, depends on 
Decided to move invariant 0
deferring rescan insn with uid = 120.
deferring rescan insn with uid = 120.
deferring rescan insn with uid = 233.
changing bb of uid 120
  from 21 to 20
deferring rescan insn with uid = 121.
starting the processing of deferred insns
rescanning insn with uid = 120.
deleting insn with uid = 120.
rescanning insn with uid = 121.
deleting insn with uid = 121.
rescanning insn with uid = 233.
deleting insn with uid = 233.
ending the processing of deferred insns
setting blocks to analyze 20, 21, 22, 23, 24, 25, 31
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 34 n_edges 47 count 17 (  0.5)
df_worklist_dataflow_doublequeue:n_basic_blocks 34 n_edges 47 count 20 ( 0.59)
df_worklist_dataflow_doublequeue:n_basic_blocks 34 n_edges 47 count 20 ( 0.59)


starting region dump


calibrate_delay

Dataflow summary:
def_info->table_size = 131, use_info->table_size = 273
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={20d,11u} r1={15d,5u} r2={12d,1u} r3={12d,1u} r11={1d,33u} r12={11d} r13={1d,44u,1d} r14={11d,1u} r15={10d} r16={10d} r17={10d} r18={10d} r19={10d} r20={10d} r21={10d} r22={10d} r23={10d} r24={24d,14u} r25={1d,33u} r26={1d,32u} r27={10d} r28={10d} r29={10d} r30={10d} r31={10d} r32={10d} r33={10d} r34={10d} r35={10d} r36={10d} r37={10d} r38={10d} r39={10d} r40={10d} r41={10d} r42={10d} r43={10d} r44={10d} r45={10d} r46={10d} r47={10d} r48={10d} r49={10d} r50={10d} r51={10d} r52={10d} r53={10d} r54={10d} r55={10d} r56={10d} r57={10d} r58={10d} r59={10d} r60={10d} r61={10d} r62={10d} r63={10d} r64={10d} r65={10d} r66={10d} r67={10d} r68={10d} r69={10d} r70={10d} r71={10d} r72={10d} r73={10d} r74={10d} r75={10d} r76={10d} r77={10d} r78={10d} r79={10d} r80={10d} r81={10d} r82={10d} r83={10d} r84={10d} r85={10d} r86={10d} r87={10d} r88={10d} r89={10d} r90={10d} r91={10d} r92={10d} r93={10d} r94={10d} r95={10d} r96={10d} r97={10d} r98={10d} r99={10d} r100={10d} r101={10d} r102={10d} r103={10d} r104={10d} r105={10d} r106={10d} r107={10d} r108={10d} r109={10d} r110={10d} r111={10d} r112={10d} r113={10d} r114={10d} r115={10d} r116={10d} r117={10d} r118={10d} r119={10d} r120={10d} r121={10d} r122={10d} r123={10d} r124={10d} r125={10d} r126={10d} r127={10d} r134={1d,1u} r135={1d,1u} r136={2d,5u} r137={2d,3u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={2d,4u} r145={1d,1u} r146={2d,2u} r147={2d,5u,1d} r148={3d,4u} r150={1d,1u} r152={1d,1u} r153={1d,2u,2d} r154={6d,12u,1d} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,2u} r163={1d,1u} r165={1d,1u} r174={1d,1u} r175={1d,2u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,2u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r198={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,3u} r214={1d,2u} r215={1d,2u} 
;;    total ref usage 1541{1273d,263u,5e} in 120{110 regular + 10 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120
0[0,2] 1[2,1] 2[3,1] 3[4,1] 12[5,1] 14[6,1] 15[7,1] 16[8,1] 17[9,1] 18[10,1] 19[11,1] 20[12,1] 21[13,1] 22[14,1] 23[15,1] 24[16,4] 27[20,1] 28[21,1] 29[22,1] 30[23,1] 31[24,1] 32[25,1] 33[26,1] 34[27,1] 35[28,1] 36[29,1] 37[30,1] 38[31,1] 39[32,1] 40[33,1] 41[34,1] 42[35,1] 43[36,1] 44[37,1] 45[38,1] 46[39,1] 47[40,1] 48[41,1] 49[42,1] 50[43,1] 51[44,1] 52[45,1] 53[46,1] 54[47,1] 55[48,1] 56[49,1] 57[50,1] 58[51,1] 59[52,1] 60[53,1] 61[54,1] 62[55,1] 63[56,1] 64[57,1] 65[58,1] 66[59,1] 67[60,1] 68[61,1] 69[62,1] 70[63,1] 71[64,1] 72[65,1] 73[66,1] 74[67,1] 75[68,1] 76[69,1] 77[70,1] 78[71,1] 79[72,1] 80[73,1] 81[74,1] 82[75,1] 83[76,1] 84[77,1] 85[78,1] 86[79,1] 87[80,1] 88[81,1] 89[82,1] 90[83,1] 91[84,1] 92[85,1] 93[86,1] 94[87,1] 95[88,1] 96[89,1] 97[90,1] 98[91,1] 99[92,1] 100[93,1] 101[94,1] 102[95,1] 103[96,1] 104[97,1] 105[98,1] 106[99,1] 107[100,1] 108[101,1] 109[102,1] 110[103,1] 111[104,1] 112[105,1] 113[106,1] 114[107,1] 115[108,1] 116[109,1] 117[110,1] 118[111,1] 119[112,1] 120[113,1] 121[114,1] 122[115,1] 123[116,1] 124[117,1] 125[118,1] 126[119,1] 127[120,1] 134[121,1] 135[122,1] 136[123,1] 141[124,1] 142[125,1] 154[126,2] 181[128,1] 182[129,1] 215[130,1] 

( 25 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u149(11){ }u150(13){ }u151(25){ }u152(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 154
;; lr  def 	 135 154 181 215
;; live  in  	 136 154
;; live  gen 	 135 154 181 215
;; live  kill	
;; rd  in  	(11)
19, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130
;; rd  gen 	(4)
122, 126, 128, 130
;; rd  kill	(5)
122, 126, 127, 128, 130
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 154 215
;; live  out 	 135 136 154 215
;; rd  out 	(10)
19, 121, 122, 123, 124, 125, 126, 128, 129, 130
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 116
;;      reg 136 { d123(bb 24 insn 138) }
;;      reg 154 { d127(bb 23 insn 135) d126(bb 20 insn 116) }
;;   UD chains for insn luid 2 uid 118
;;      reg 181 { d128(bb 20 insn 117) }

( 20 31 )->[21]->( 31 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u156(11){ }u157(13){ }u158(25){ }u159(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 154 215
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 215
;; lr  def 	 24 [cc] 141 182
;; live  in  	 135 136 154 215
;; live  gen 	 24 [cc] 141 182
;; live  kill	
;; rd  in  	(11)
16, 19, 121, 122, 123, 124, 125, 126, 128, 129, 130
;; rd  gen 	(3)
16, 124, 129
;; rd  kill	(6)
16, 17, 18, 19, 124, 129
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 154 182 215
;; live  out 	 135 136 154 182 215
;; rd  out 	(10)
16, 121, 122, 123, 124, 125, 126, 128, 129, 130
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 233
;;      reg 215 { d130(bb 20 insn 120) }
;;   UD chains for insn luid 1 uid 121
;;      reg 215 { d130(bb 20 insn 120) }
;;   UD chains for insn luid 2 uid 123
;;      reg 135 { d122(bb 20 insn 118) }
;;      reg 141 { d124(bb 21 insn 121) }
;;   UD chains for insn luid 3 uid 124
;;      reg 24 { d16(bb 21 insn 123) }

( 21 )->[22]->( 23 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u164(11){ }u165(13){ }u166(25){ }u167(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145 154 182
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 182
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 142
;; live  in  	 136 154 182
;; live  gen 	 0 [r0] 24 [cc] 134 142
;; live  kill	 14 [lr]
;; rd  in  	(10)
16, 121, 122, 123, 124, 125, 126, 128, 129, 130
;; rd  gen 	(3)
18, 121, 125
;; rd  kill	(7)
6, 16, 17, 18, 19, 121, 125
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145 154
;; live  out 	 136 154
;; rd  out 	(10)
18, 121, 122, 123, 124, 125, 126, 128, 129, 130
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 127
;;      reg 182 { d129(bb 21 insn 233) }
;;   UD chains for insn luid 1 uid 128
;;      reg 154 { d126(bb 20 insn 116) }
;;   UD chains for insn luid 2 uid 129
;;      reg 13 { }
;;      reg 0 { d0(bb 22 insn 128) }
;;   UD chains for insn luid 3 uid 131
;;      reg 182 { d129(bb 21 insn 233) }
;;   UD chains for insn luid 4 uid 132
;;      reg 134 { d121(bb 22 insn 127) }
;;      reg 142 { d125(bb 22 insn 131) }
;;   UD chains for insn luid 5 uid 133
;;      reg 24 { d18(bb 22 insn 132) }

( 22 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u178(11){ }u179(13){ }u180(25){ }u181(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 154
;; lr  def 	 154
;; live  in  	 136 154
;; live  gen 	 154
;; live  kill	
;; rd  in  	(10)
18, 121, 122, 123, 124, 125, 126, 128, 129, 130
;; rd  gen 	(1)
127
;; rd  kill	(2)
126, 127
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145 154
;; live  out 	 136 154
;; rd  out 	(10)
18, 121, 122, 123, 124, 125, 127, 128, 129, 130
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 135
;;      reg 136 { d123(bb 24 insn 138) }
;;      reg 154 { d126(bb 20 insn 116) }

( 22 23 )->[24]->( 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u184(11){ }u185(13){ }u186(25){ }u187(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 136
;; live  in  	 136 154
;; live  gen 	 136
;; live  kill	
;; rd  in  	(11)
18, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130
;; rd  gen 	(1)
123
;; rd  kill	(1)
123
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145 154
;; live  out 	 136 154
;; rd  out 	(11)
18, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 138
;;      reg 136 { d123(bb 24 insn 138) }

( 19 24 )->[25]->( 20 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u189(11){ }u190(13){ }u191(25){ }u192(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145
;; lr  def 	 24 [cc]
;; live  in  	 136 154
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(11)
18, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130
;; rd  gen 	(1)
19
;; rd  kill	(4)
16, 17, 18, 19
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145 154
;; live  out 	 136 154
;; rd  out 	(11)
19, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 142
;;      reg 136 { d123(bb 24 insn 138) }
;;      reg 145 { }
;;   UD chains for insn luid 1 uid 143
;;      reg 24 { d19(bb 25 insn 142) }

( 21 )->[31]->( 21 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 154 215
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 135 136 154 215
;; live  gen 	
;; live  kill	
;; rd  in  	(10)
16, 121, 122, 123, 124, 125, 126, 128, 129, 130
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 154 215
;; live  out 	 135 136 154 215
;; rd  out 	(10)
16, 121, 122, 123, 124, 125, 126, 128, 129, 130
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }

*****starting processing of loop  ******


calibrate_delay

Dataflow summary:
def_info->table_size = 131, use_info->table_size = 273
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={20d,11u} r1={15d,5u} r2={12d,1u} r3={12d,1u} r11={1d,33u} r12={11d} r13={1d,44u,1d} r14={11d,1u} r15={10d} r16={10d} r17={10d} r18={10d} r19={10d} r20={10d} r21={10d} r22={10d} r23={10d} r24={24d,14u} r25={1d,33u} r26={1d,32u} r27={10d} r28={10d} r29={10d} r30={10d} r31={10d} r32={10d} r33={10d} r34={10d} r35={10d} r36={10d} r37={10d} r38={10d} r39={10d} r40={10d} r41={10d} r42={10d} r43={10d} r44={10d} r45={10d} r46={10d} r47={10d} r48={10d} r49={10d} r50={10d} r51={10d} r52={10d} r53={10d} r54={10d} r55={10d} r56={10d} r57={10d} r58={10d} r59={10d} r60={10d} r61={10d} r62={10d} r63={10d} r64={10d} r65={10d} r66={10d} r67={10d} r68={10d} r69={10d} r70={10d} r71={10d} r72={10d} r73={10d} r74={10d} r75={10d} r76={10d} r77={10d} r78={10d} r79={10d} r80={10d} r81={10d} r82={10d} r83={10d} r84={10d} r85={10d} r86={10d} r87={10d} r88={10d} r89={10d} r90={10d} r91={10d} r92={10d} r93={10d} r94={10d} r95={10d} r96={10d} r97={10d} r98={10d} r99={10d} r100={10d} r101={10d} r102={10d} r103={10d} r104={10d} r105={10d} r106={10d} r107={10d} r108={10d} r109={10d} r110={10d} r111={10d} r112={10d} r113={10d} r114={10d} r115={10d} r116={10d} r117={10d} r118={10d} r119={10d} r120={10d} r121={10d} r122={10d} r123={10d} r124={10d} r125={10d} r126={10d} r127={10d} r134={1d,1u} r135={1d,1u} r136={2d,5u} r137={2d,3u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={2d,4u} r145={1d,1u} r146={2d,2u} r147={2d,5u,1d} r148={3d,4u} r150={1d,1u} r152={1d,1u} r153={1d,2u,2d} r154={6d,12u,1d} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,2u} r163={1d,1u} r165={1d,1u} r174={1d,1u} r175={1d,2u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,2u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r198={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,3u} r214={1d,2u} r215={1d,2u} 
;;    total ref usage 1541{1273d,263u,5e} in 120{110 regular + 10 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120
0[0,2] 1[2,1] 2[3,1] 3[4,1] 12[5,1] 14[6,1] 15[7,1] 16[8,1] 17[9,1] 18[10,1] 19[11,1] 20[12,1] 21[13,1] 22[14,1] 23[15,1] 24[16,4] 27[20,1] 28[21,1] 29[22,1] 30[23,1] 31[24,1] 32[25,1] 33[26,1] 34[27,1] 35[28,1] 36[29,1] 37[30,1] 38[31,1] 39[32,1] 40[33,1] 41[34,1] 42[35,1] 43[36,1] 44[37,1] 45[38,1] 46[39,1] 47[40,1] 48[41,1] 49[42,1] 50[43,1] 51[44,1] 52[45,1] 53[46,1] 54[47,1] 55[48,1] 56[49,1] 57[50,1] 58[51,1] 59[52,1] 60[53,1] 61[54,1] 62[55,1] 63[56,1] 64[57,1] 65[58,1] 66[59,1] 67[60,1] 68[61,1] 69[62,1] 70[63,1] 71[64,1] 72[65,1] 73[66,1] 74[67,1] 75[68,1] 76[69,1] 77[70,1] 78[71,1] 79[72,1] 80[73,1] 81[74,1] 82[75,1] 83[76,1] 84[77,1] 85[78,1] 86[79,1] 87[80,1] 88[81,1] 89[82,1] 90[83,1] 91[84,1] 92[85,1] 93[86,1] 94[87,1] 95[88,1] 96[89,1] 97[90,1] 98[91,1] 99[92,1] 100[93,1] 101[94,1] 102[95,1] 103[96,1] 104[97,1] 105[98,1] 106[99,1] 107[100,1] 108[101,1] 109[102,1] 110[103,1] 111[104,1] 112[105,1] 113[106,1] 114[107,1] 115[108,1] 116[109,1] 117[110,1] 118[111,1] 119[112,1] 120[113,1] 121[114,1] 122[115,1] 123[116,1] 124[117,1] 125[118,1] 126[119,1] 127[120,1] 134[121,1] 135[122,1] 136[123,1] 141[124,1] 142[125,1] 154[126,2] 181[128,1] 182[129,1] 215[130,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 152 153 155 156 157 158 159 160 213
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 152 153 155 156 157 158 159 160 213
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 2 7 2 init/calibrate.c:253 (set (reg:SI 157)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 7 6 8 2 init/calibrate.c:253 (set (reg:SI 156)
        (and:SI (reg:SI 157)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 8 7 9 2 init/calibrate.c:253 (set (reg/v:SI 153 [ this_cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 156)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 156)
        (nil)))

(insn 9 8 10 2 init/calibrate.c:255 (set (reg/f:SI 158)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 init/calibrate.c:255 (set (reg/v:SI 152 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 158)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 2785931)) -1 (expr_list:REG_DEAD (reg/f:SI 158)
        (nil)))

(insn 11 10 12 2 init/calibrate.c:255 (set (reg/f:SI 159)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c0ba20 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 init/calibrate.c:255 (set (reg:SI 155 [ D.6774 ])
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 153 [ this_cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 159)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 159)
        (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 153 [ this_cpu ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c0ba20 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
            (nil))))

(insn 13 12 14 2 init/calibrate.c:255 (set (reg:SI 160)
        (mem:SI (plus:SI (reg/v:SI 152 [ __ptr ])
                (reg:SI 155 [ D.6774 ])) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 155 [ D.6774 ])
        (expr_list:REG_DEAD (reg/v:SI 152 [ __ptr ])
            (nil))))

(insn 14 13 222 2 init/calibrate.c:255 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 222 14 15 2 (set (reg/f:SI 213)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(jump_insn 15 222 16 2 init/calibrate.c:255 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 160 213
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 160 213
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 6
;;      reg 13 { }
;;   UD chains for insn luid 1 uid 7
;;      reg 157 { }
;;   eq_note reg 13 { }
;;   UD chains for insn luid 2 uid 8
;;      reg 156 { }
;;   UD chains for insn luid 4 uid 10
;;      reg 158 { }
;;   UD chains for insn luid 6 uid 12
;;      reg 153 { }
;;      reg 159 { }
;;   eq_note reg 153 { }
;;   UD chains for insn luid 7 uid 13
;;      reg 152 { }
;;      reg 155 { }
;;   UD chains for insn luid 8 uid 14
;;      reg 160 { }
;;   UD chains for insn luid 10 uid 15
;;      reg 24 { }


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 160 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 213
;; lr  def 	 24 [cc] 154 163
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 160 213
;; live  gen 	 24 [cc] 154 163
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 16 15 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 19 16 21 3 init/calibrate.c:256 (set (reg/v:SI 154 [ lpj ])
        (reg:SI 160)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 160)
        (nil)))

(insn 21 19 22 3 init/calibrate.c:257 (set (reg:SI 163 [ printed ])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 213)
                    (const_int 4 [0x4])) [0 printed+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 213)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 4 [0x4]))) [0 printed+0 S1 A8]))
            (nil))))

(insn 22 21 23 3 init/calibrate.c:257 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163 [ printed ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 163 [ printed ])
        (nil)))

(jump_insn 23 22 24 3 init/calibrate.c:257 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 157)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 3 -> ( 4 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 19
;;      reg 160 { }
;;   UD chains for insn luid 1 uid 21
;;      reg 213 { }
;;   UD chains for insn luid 2 uid 22
;;      reg 163 { }
;;   UD chains for insn luid 3 uid 23
;;      reg 24 { }


;; Succ edge  4 [0.0%]  (fallthru)
;; Succ edge  28 [100.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  3 [0.0%]  (fallthru)
(note 24 23 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 26 24 27 4 init/calibrate.c:258 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10a205a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10a205a0>)
        (nil)))

(call_insn 27 26 30 4 init/calibrate.c:258 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 4 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 27
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(11){ }u34(13){ }u35(25){ }u36(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 213
;; lr  def 	 24 [cc] 154 165 214
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 213
;; live  gen 	 24 [cc] 154 165 214
;; live  kill	

;; Pred edge  2 [50.0%] 
(code_label 30 27 31 5 6 "" [1 uses])

(note 31 30 221 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 221 31 33 5 init/calibrate.c:260 (set (reg/f:SI 165)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 33 221 34 5 init/calibrate.c:260 (set (reg/v:SI 154 [ lpj ])
        (mem/c/i:SI (reg/f:SI 213) [0 preset_lpj+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 preset_lpj+0 S4 A32])
        (nil)))

(insn 34 33 225 5 init/calibrate.c:260 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 154 [ lpj ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 225 34 35 5 (set (reg:SI 214 [ printed ])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 213)
                    (const_int 4 [0x4])) [0 printed+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 213)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 4 [0x4]))) [0 printed+0 S1 A8]))
            (nil))))

(jump_insn 35 225 36 5 init/calibrate.c:260 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 47)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154 165 214
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154 165 214
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 33
;;      reg 213 { }
;;   UD chains for insn luid 2 uid 34
;;      reg 154 { }
;;   UD chains for insn luid 3 uid 225
;;      reg 213 { }
;;   UD chains for insn luid 4 uid 35
;;      reg 24 { }


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(11){ }u41(13){ }u42(25){ }u43(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 214
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154 214
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 36 35 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 39 36 40 6 init/calibrate.c:262 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 214 [ printed ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 214 [ printed ])
        (nil)))

(jump_insn 40 39 41 6 init/calibrate.c:262 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 157)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 6 -> ( 7 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 39
;;      reg 214 { }
;;   UD chains for insn luid 1 uid 40
;;      reg 24 { }


;; Succ edge  7 [0.0%]  (fallthru)
;; Succ edge  28 [100.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u48(11){ }u49(13){ }u50(25){ }u51(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  6 [0.0%]  (fallthru)
(note 41 40 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 43 41 44 7 init/calibrate.c:263 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10c46690>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10c46690>)
        (nil)))

(call_insn 44 43 47 7 init/calibrate.c:263 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 7 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 44
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u55(11){ }u56(13){ }u57(25){ }u58(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 214
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165 214
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  5 [50.0%] 
(code_label 47 44 48 8 8 "" [1 uses])

(note 48 47 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 51 48 52 8 init/calibrate.c:265 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 214 [ printed ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 214 [ printed ])
        (nil)))

(jump_insn 52 51 53 8 init/calibrate.c:265 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 8 -> ( 9 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 51
;;      reg 214 { }
;;   UD chains for insn luid 1 uid 52
;;      reg 24 { }


;; Succ edge  9 [100.0%]  (fallthru)
;; Succ edge  12 [0.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u63(11){ }u64(13){ }u65(25){ }u66(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165
;; lr  def 	 24 [cc] 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165
;; live  gen 	 24 [cc] 154
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
(note 53 52 55 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 55 53 56 9 init/calibrate.c:265 discrim 1 (set (reg/v:SI 154 [ lpj ])
        (mem/c/i:SI (plus:SI (reg/f:SI 165)
                (const_int 8 [0x8])) [0 lpj_fine+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 165)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 8 [0x8]))) [0 lpj_fine+0 S4 A32])
            (nil))))

(insn 56 55 57 9 init/calibrate.c:265 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 154 [ lpj ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 57 56 58 9 init/calibrate.c:265 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 0 [0x0])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 55
;;      reg 165 { }
;;   UD chains for insn luid 1 uid 56
;;      reg 154 { }
;;   UD chains for insn luid 2 uid 57
;;      reg 24 { }


;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  11

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  9 [100.0%]  (fallthru)
(note 58 57 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 60 58 61 10 init/calibrate.c:267 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10c5f0e0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10c5f0e0>)
        (nil)))

(call_insn 61 60 64 10 init/calibrate.c:267 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 10 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 61
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u78(11){ }u79(13){ }u80(25){ }u81(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  9
(code_label 64 61 65 11 10 "" [1 uses])

(note 65 64 67 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 67 65 68 11 init/calibrate.c:275 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10c51380>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10c51380>)
        (nil)))

(call_insn 68 67 69 11 init/calibrate.c:275 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 68
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 8 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u85(11){ }u86(13){ }u87(25){ }u88(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 143 174
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; live  gen 	 143 174
;; live  kill	

;; Pred edge  8 [0.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 69 68 70 12 9 "" [1 uses])

(note 70 69 71 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 12 init/calibrate.c:192 (set (reg/f:SI 174)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) 167 {*arm_movsi_insn} (nil))

(insn 72 71 76 12 init/calibrate.c:192 (set (reg/v:SI 143 [ ticks ])
        (mem/v/c/i:SI (reg/f:SI 174) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 174)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 72
;;      reg 174 { }


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 12 33) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u90(11){ }u91(13){ }u92(25){ }u93(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 139 175
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153
;; live  gen 	 24 [cc] 139 175
;; live  kill	

;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 76 72 73 13 11 "" [0 uses])

(note 73 76 74 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 75 13 init/calibrate.c:193 discrim 1 (set (reg/f:SI 175)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) 167 {*arm_movsi_insn} (nil))

(insn 75 74 77 13 init/calibrate.c:193 discrim 1 (set (reg:SI 139 [ jiffies.131 ])
        (mem/v/c/i:SI (reg/f:SI 175) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
        (nil)))

(insn 77 75 78 13 init/calibrate.c:193 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ ticks ])
            (reg:SI 139 [ jiffies.131 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 139 [ jiffies.131 ])
        (nil)))

(jump_insn 78 77 232 13 init/calibrate.c:193 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 232)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil))))
;; End of basic block 13 -> ( 33 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 75
;;      reg 175 { }
;;   UD chains for insn luid 2 uid 77
;;      reg 139 { }
;;      reg 143 { }
;;   UD chains for insn luid 3 uid 78
;;      reg 24 { }


;; Succ edge  33 [86.0%]  (dfs_back)
;; Succ edge  14 [14.0%]  (fallthru,loop_exit)

;; Start of basic block ( 13) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  13 [86.0%]  (dfs_back)
(code_label 232 78 231 33 23 "" [1 uses])

(note 231 232 79 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 33 -> ( 13)
;; lr  out 	
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u98(11){ }u99(13){ }u100(25){ }u101(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 138 146 147 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 175
;; live  gen 	 138 146 147 148
;; live  kill	

;; Pred edge  13 [14.0%]  (fallthru,loop_exit)
(note 79 231 81 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 81 79 82 14 init/calibrate.c:196 (set (reg/v:SI 138 [ ticks.199 ])
        (mem/v/c/i:SI (reg/f:SI 175) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 175)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))

(insn 82 81 83 14 init/calibrate.c:187 (set (reg/v:SI 148 [ trial_in_band ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 83 82 84 14 init/calibrate.c:187 (set (reg/v:SI 147 [ band ])
        (reg/v:SI 148 [ trial_in_band ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 84 83 102 14 init/calibrate.c:187 (set (reg/v:SI 146 [ trials ])
        (reg/v:SI 148 [ trial_in_band ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 81
;;      reg 175 { }
;;   UD chains for insn luid 2 uid 83
;;      reg 148 { }
;;   UD chains for insn luid 3 uid 84
;;      reg 148 { }


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 14 32) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u106(11){ }u107(13){ }u108(25){ }u109(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148
;; lr  def 	 24 [cc] 148 177 178
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;; live  gen 	 24 [cc] 148 177 178
;; live  kill	

;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  32 [100.0%]  (fallthru)
(code_label 102 84 85 15 13 "" [0 uses])

(note 85 102 86 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 15 init/calibrate.c:198 (set (reg/v:SI 148 [ trial_in_band ])
        (plus:SI (reg/v:SI 148 [ trial_in_band ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 87 86 88 15 init/calibrate.c:198 (set (reg:SI 178)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 88 87 89 15 init/calibrate.c:198 (set (reg:SI 177)
        (ashift:SI (reg:SI 178)
            (reg/v:SI 147 [ band ]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg/v:SI 147 [ band ]))
            (nil))))

(insn 89 88 90 15 init/calibrate.c:198 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ trial_in_band ])
            (reg:SI 177))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 177)
        (nil)))

(jump_insn 90 89 91 15 init/calibrate.c:198 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 94)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 15 -> ( 16 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 86
;;      reg 148 { }
;;   UD chains for insn luid 2 uid 88
;;      reg 147 { }
;;      reg 178 { }
;;   eq_note reg 147 { }
;;   UD chains for insn luid 3 uid 89
;;      reg 148 { }
;;      reg 177 { }
;;   UD chains for insn luid 4 uid 90
;;      reg 24 { }


;; Succ edge  16 [28.0%]  (fallthru)
;; Succ edge  17 [72.0%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u116(11){ }u117(13){ }u118(25){ }u119(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 147 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 153
;; live  gen 	 147 148
;; live  kill	

;; Pred edge  15 [28.0%]  (fallthru)
(note 91 90 92 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 16 init/calibrate.c:199 (set (reg/v:SI 147 [ band ])
        (plus:SI (reg/v:SI 147 [ band ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 93 92 94 16 init/calibrate.c:200 (set (reg/v:SI 148 [ trial_in_band ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 92
;;      reg 147 { }


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 15 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u121(11){ }u122(13){ }u123(25){ }u124(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 144 146 179
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;; live  gen 	 0 [r0] 24 [cc] 140 144 146 179
;; live  kill	 14 [lr]

;; Pred edge  15 [72.0%] 
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 94 93 95 17 12 "" [1 uses])

(note 95 94 96 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 97 17 init/calibrate.c:202 (set (reg/v:SI 144 [ loopadd ])
        (ashift:SI (reg/v:SI 147 [ band ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 97 96 98 17 init/calibrate.c:202 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ loopadd ])) 167 {*arm_movsi_insn} (nil))

(call_insn 98 97 99 17 init/calibrate.c:202 (parallel [
            (call (mem:SI (symbol_ref:SI ("__delay") [flags 0x41] <function_decl 0x10b98200 __delay>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 99 98 100 17 init/calibrate.c:203 (set (reg/v:SI 146 [ trials ])
        (plus:SI (reg/v:SI 146 [ trials ])
            (reg/v:SI 147 [ band ]))) 4 {*arm_addsi3} (nil))

(insn 100 99 101 17 init/calibrate.c:204 (set (reg/f:SI 179)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) 167 {*arm_movsi_insn} (nil))

(insn 101 100 103 17 init/calibrate.c:204 (set (reg:SI 140 [ jiffies.133 ])
        (mem/v/c/i:SI (reg/f:SI 179) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 179)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))

(insn 103 101 104 17 init/calibrate.c:204 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ ticks.199 ])
            (reg:SI 140 [ jiffies.133 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 140 [ jiffies.133 ])
        (nil)))

(jump_insn 104 103 230 17 init/calibrate.c:204 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 230)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil))))
;; End of basic block 17 -> ( 32 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 144 146 147 148 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 146 147 148 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 96
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 97
;;      reg 144 { }
;;   UD chains for insn luid 2 uid 98
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 99
;;      reg 146 { }
;;      reg 147 { }
;;   UD chains for insn luid 5 uid 101
;;      reg 179 { }
;;   UD chains for insn luid 6 uid 103
;;      reg 138 { }
;;      reg 140 { }
;;   UD chains for insn luid 7 uid 104
;;      reg 24 { }


;; Succ edge  32 [86.0%]  (dfs_back)
;; Succ edge  18 [14.0%]  (fallthru,loop_exit)

;; Start of basic block ( 17) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  17 [86.0%]  (dfs_back)
(code_label 230 104 229 32 22 "" [1 uses])

(note 229 230 105 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 32 -> ( 15)
;; lr  out 	
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u135(11){ }u136(13){ }u137(25){ }u138(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 146 147 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147
;; lr  def 	 137 180
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 146 147 153
;; live  gen 	 137 180
;; live  kill	

;; Pred edge  17 [14.0%]  (fallthru,loop_exit)
(note 105 229 106 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 107 18 init/calibrate.c:211 (set (reg:SI 180)
        (minus:SI (reg/v:SI 146 [ trials ])
            (reg/v:SI 147 [ band ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/v:SI 147 [ band ])
        (expr_list:REG_DEAD (reg/v:SI 146 [ trials ])
            (nil))))

(insn 107 106 108 18 init/calibrate.c:211 (set (reg/v:SI 137 [ lpj.201 ])
        (ashift:SI (reg:SI 180)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 180)
        (nil)))
;; End of basic block 18 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 144 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 106
;;      reg 146 { }
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 107
;;      reg 180 { }


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 18 27) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u142(11){ }u143(13){ }u144(25){ }u145(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 144 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144
;; lr  def 	 136 145 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 153
;; live  gen 	 136 145 154
;; live  kill	

;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  27 [100.0%]  (fallthru,dfs_back)
(code_label 108 107 109 19 14 ("recalibrate") [0 uses])

(note 109 108 110 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 110 109 111 19 init/calibrate.c:221 (set (reg/v:SI 145 [ chop_limit ])
        (lshiftrt:SI (reg/v:SI 137 [ lpj.201 ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (nil))

(insn 111 110 112 19 init/calibrate.c:215 (set (reg/v:SI 136 [ loopadd.202 ])
        (reg/v:SI 144 [ loopadd ])) 167 {*arm_movsi_insn} (nil))

(insn 112 111 141 19 init/calibrate.c:214 (set (reg/v:SI 154 [ lpj ])
        (reg/v:SI 137 [ lpj.201 ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 19 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 144 145 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 110
;;      reg 137 { }
;;   UD chains for insn luid 1 uid 111
;;      reg 144 { }
;;   UD chains for insn luid 2 uid 112
;;      reg 137 { }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 25) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u149(11){ }u150(13){ }u151(25){ }u152(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 154
;; lr  def 	 135 154 181 215
;; live  in  	 136 154
;; live  gen 	 135 154 181 215
;; live  kill	
;; rd  in  	(11)
19, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130
;; rd  gen 	(4)
122, 126, 128, 130
;; rd  kill	(5)
122, 126, 127, 128, 130

;; Pred edge  25 [91.0%] 
(code_label 141 112 115 20 18 "" [1 uses])

(note 115 141 116 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 116 115 117 20 init/calibrate.c:223 (set (reg/v:SI 154 [ lpj ])
        (plus:SI (reg/v:SI 154 [ lpj ])
            (reg/v:SI 136 [ loopadd.202 ]))) 4 {*arm_addsi3} (nil))

(insn 117 116 118 20 init/calibrate.c:224 (set (reg/f:SI 181)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) 167 {*arm_movsi_insn} (nil))

(insn 118 117 120 20 init/calibrate.c:224 (set (reg/v:SI 135 [ ticks.203 ])
        (mem/v/c/i:SI (reg/f:SI 181) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 181)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))

(insn 120 118 122 20 init/calibrate.c:225 discrim 1 (set (reg/f:SI 215)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 20 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 154 215
;; live  out 	 135 136 154 215
;; rd  out 	(10)
19, 121, 122, 123, 124, 125, 126, 128, 129, 130
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 116
;;      reg 136 { d123(bb 24 insn 138) }
;;      reg 154 { d127(bb 23 insn 135) d126(bb 20 insn 116) }
;;   UD chains for insn luid 2 uid 118
;;      reg 181 { d128(bb 20 insn 117) }


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 20 31) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u156(11){ }u157(13){ }u158(25){ }u159(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 154 215
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 215
;; lr  def 	 24 [cc] 141 182
;; live  in  	 135 136 154 215
;; live  gen 	 24 [cc] 141 182
;; live  kill	
;; rd  in  	(11)
16, 19, 121, 122, 123, 124, 125, 126, 128, 129, 130
;; rd  gen 	(3)
16, 124, 129
;; rd  kill	(6)
16, 17, 18, 19, 124, 129

;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  31 [100.0%]  (fallthru)
(code_label 122 120 119 21 16 "" [0 uses])

(note 119 122 233 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 233 119 121 21 init/calibrate.c:225 discrim 1 (set (reg/f:SI 182)
        (reg/f:SI 215)) -1 (nil))

(insn 121 233 123 21 init/calibrate.c:225 discrim 1 (set (reg:SI 141 [ jiffies.135 ])
        (mem/v/c/i:SI (reg/f:SI 215) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
        (nil)))

(insn 123 121 124 21 init/calibrate.c:225 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ ticks.203 ])
            (reg:SI 141 [ jiffies.135 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 141 [ jiffies.135 ])
        (nil)))

(jump_insn 124 123 228 21 init/calibrate.c:225 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 228)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil))))
;; End of basic block 21 -> ( 31 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 154 182 215
;; live  out 	 135 136 154 182 215
;; rd  out 	(10)
16, 121, 122, 123, 124, 125, 126, 128, 129, 130
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 233
;;      reg 215 { d130(bb 20 insn 120) }
;;   UD chains for insn luid 1 uid 121
;;      reg 215 { d130(bb 20 insn 120) }
;;   UD chains for insn luid 2 uid 123
;;      reg 135 { d122(bb 20 insn 118) }
;;      reg 141 { d124(bb 21 insn 121) }
;;   UD chains for insn luid 3 uid 124
;;      reg 24 { d16(bb 21 insn 123) }


;; Succ edge  31 [86.0%]  (dfs_back)
;; Succ edge  22 [14.0%]  (fallthru,loop_exit)

;; Start of basic block ( 21) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 154 215
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 135 136 154 215
;; live  gen 	
;; live  kill	
;; rd  in  	(10)
16, 121, 122, 123, 124, 125, 126, 128, 129, 130
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  21 [86.0%]  (dfs_back)
(code_label 228 124 227 31 21 "" [1 uses])

(note 227 228 125 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 31 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 154 215
;; live  out 	 135 136 154 215
;; rd  out 	(10)
16, 121, 122, 123, 124, 125, 126, 128, 129, 130
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u164(11){ }u165(13){ }u166(25){ }u167(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145 154 182
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 182
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 142
;; live  in  	 136 154 182
;; live  gen 	 0 [r0] 24 [cc] 134 142
;; live  kill	 14 [lr]
;; rd  in  	(10)
16, 121, 122, 123, 124, 125, 126, 128, 129, 130
;; rd  gen 	(3)
18, 121, 125
;; rd  kill	(7)
6, 16, 17, 18, 19, 121, 125

;; Pred edge  21 [14.0%]  (fallthru,loop_exit)
(note 125 227 127 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 127 125 128 22 init/calibrate.c:227 (set (reg/v:SI 134 [ ticks.204 ])
        (mem/v/c/i:SI (reg/f:SI 182) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
        (nil)))

(insn 128 127 129 22 init/calibrate.c:228 (set (reg:SI 0 r0)
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (nil))

(call_insn 129 128 131 22 init/calibrate.c:228 (parallel [
            (call (mem:SI (symbol_ref:SI ("__delay") [flags 0x41] <function_decl 0x10b98200 __delay>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 131 129 132 22 init/calibrate.c:229 (set (reg:SI 142 [ jiffies.137 ])
        (mem/v/c/i:SI (reg/f:SI 182) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 182)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))

(insn 132 131 133 22 init/calibrate.c:229 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ jiffies.137 ])
            (reg/v:SI 134 [ ticks.204 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 142 [ jiffies.137 ])
        (expr_list:REG_DEAD (reg/v:SI 134 [ ticks.204 ])
            (nil))))

(jump_insn 133 132 134 22 init/calibrate.c:229 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 136)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 22 -> ( 23 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145 154
;; live  out 	 136 154
;; rd  out 	(10)
18, 121, 122, 123, 124, 125, 126, 128, 129, 130
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 127
;;      reg 182 { d129(bb 21 insn 233) }
;;   UD chains for insn luid 1 uid 128
;;      reg 154 { d126(bb 20 insn 116) }
;;   UD chains for insn luid 2 uid 129
;;      reg 13 { }
;;      reg 0 { d0(bb 22 insn 128) }
;;   UD chains for insn luid 3 uid 131
;;      reg 182 { d129(bb 21 insn 233) }
;;   UD chains for insn luid 4 uid 132
;;      reg 134 { d121(bb 22 insn 127) }
;;      reg 142 { d125(bb 22 insn 131) }
;;   UD chains for insn luid 5 uid 133
;;      reg 24 { d18(bb 22 insn 132) }


;; Succ edge  23 [72.0%]  (fallthru)
;; Succ edge  24 [28.0%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u178(11){ }u179(13){ }u180(25){ }u181(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 154
;; lr  def 	 154
;; live  in  	 136 154
;; live  gen 	 154
;; live  kill	
;; rd  in  	(10)
18, 121, 122, 123, 124, 125, 126, 128, 129, 130
;; rd  gen 	(1)
127
;; rd  kill	(2)
126, 127

;; Pred edge  22 [72.0%]  (fallthru)
(note 134 133 135 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 135 134 136 23 init/calibrate.c:230 (set (reg/v:SI 154 [ lpj ])
        (minus:SI (reg/v:SI 154 [ lpj ])
            (reg/v:SI 136 [ loopadd.202 ]))) 28 {*arm_subsi3_insn} (nil))
;; End of basic block 23 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145 154
;; live  out 	 136 154
;; rd  out 	(10)
18, 121, 122, 123, 124, 125, 127, 128, 129, 130
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 135
;;      reg 136 { d123(bb 24 insn 138) }
;;      reg 154 { d126(bb 20 insn 116) }


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 22 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u184(11){ }u185(13){ }u186(25){ }u187(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 136
;; live  in  	 136 154
;; live  gen 	 136
;; live  kill	
;; rd  in  	(11)
18, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130
;; rd  gen 	(1)
123
;; rd  kill	(1)
123

;; Pred edge  22 [28.0%] 
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 136 135 137 24 17 "" [1 uses])

(note 137 136 138 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 138 137 139 24 init/calibrate.c:231 (set (reg/v:SI 136 [ loopadd.202 ])
        (lshiftrt:SI (reg/v:SI 136 [ loopadd.202 ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))
;; End of basic block 24 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145 154
;; live  out 	 136 154
;; rd  out 	(11)
18, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 138
;;      reg 136 { d123(bb 24 insn 138) }


;; Succ edge  25 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 19 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u189(11){ }u190(13){ }u191(25){ }u192(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145
;; lr  def 	 24 [cc]
;; live  in  	 136 154
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(11)
18, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130
;; rd  gen 	(1)
19
;; rd  kill	(4)
16, 17, 18, 19

;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru,dfs_back)
(code_label 139 138 140 25 15 "" [0 uses])

(note 140 139 142 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 142 140 143 25 init/calibrate.c:222 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ loopadd.202 ])
            (reg/v:SI 145 [ chop_limit ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 143 142 144 25 init/calibrate.c:222 discrim 1 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 141)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 25 -> ( 20 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145 154
;; live  out 	 136 154
;; rd  out 	(11)
19, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 142
;;      reg 136 { d123(bb 24 insn 138) }
;;      reg 145 { }
;;   UD chains for insn luid 1 uid 143
;;      reg 24 { d19(bb 25 insn 142) }


;; Succ edge  20 [91.0%] 
;; Succ edge  26 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u196(11){ }u197(13){ }u198(25){ }u199(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 144 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 154
;; lr  def 	 24 [cc] 185 186 187 188
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 153 154
;; live  gen 	 24 [cc] 185 186 187 188
;; live  kill	

;; Pred edge  25 [9.0%]  (fallthru,loop_exit)
(note 144 143 146 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 146 144 147 26 init/calibrate.c:238 (set (reg:SI 185)
        (ashift:SI (reg/v:SI 136 [ loopadd.202 ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 136 [ loopadd.202 ])
        (nil)))

(insn 147 146 148 26 init/calibrate.c:238 (set (reg:SI 186)
        (plus:SI (reg:SI 185)
            (reg/v:SI 154 [ lpj ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 185)
        (nil)))

(insn 148 147 149 26 init/calibrate.c:238 (set (reg:SI 187)
        (ashift:SI (reg/v:SI 144 [ loopadd ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 149 148 150 26 init/calibrate.c:238 (set (reg:SI 188)
        (plus:SI (reg:SI 187)
            (reg/v:SI 137 [ lpj.201 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_DEAD (reg/v:SI 137 [ lpj.201 ])
            (nil))))

(insn 150 149 151 26 init/calibrate.c:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (reg:SI 188))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 188)
        (expr_list:REG_DEAD (reg:SI 186)
            (nil))))

(jump_insn 151 150 152 26 init/calibrate.c:238 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 157)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil))))
;; End of basic block 26 -> ( 27 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 146
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 147
;;      reg 154 { }
;;      reg 185 { }
;;   UD chains for insn luid 2 uid 148
;;      reg 144 { }
;;   UD chains for insn luid 3 uid 149
;;      reg 137 { }
;;      reg 187 { }
;;   UD chains for insn luid 4 uid 150
;;      reg 186 { }
;;      reg 188 { }
;;   UD chains for insn luid 5 uid 151
;;      reg 24 { }


;; Succ edge  27 [91.0%]  (fallthru)
;; Succ edge  28 [9.0%]  (loop_exit)

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u210(11){ }u211(13){ }u212(25){ }u213(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 154
;; lr  def 	 137 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 153 154
;; live  gen 	 137 144
;; live  kill	

;; Pred edge  26 [91.0%]  (fallthru)
(note 152 151 153 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 154 27 init/calibrate.c:240 (set (reg/v:SI 144 [ loopadd ])
        (ashift:SI (reg/v:SI 144 [ loopadd ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 154 153 157 27 init/calibrate.c:240 (set (reg/v:SI 137 [ lpj.201 ])
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 154 [ lpj ])
        (nil)))
;; End of basic block 27 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 144 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 153
;;      reg 144 { }
;;   UD chains for insn luid 1 uid 154
;;      reg 154 { }


;; Succ edge  19 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 4 7 10 6 26 3) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u216(11){ }u217(13){ }u218(25){ }u219(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; lr  def 	 24 [cc] 150 189 190 191 192 193
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  gen 	 24 [cc] 150 189 190 191 192 193
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%] 
;; Pred edge  26 [9.0%]  (loop_exit)
;; Pred edge  3 [100.0%] 
(code_label 157 154 158 28 7 "" [3 uses])

(note 158 157 159 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 159 158 160 28 init/calibrate.c:278 (set (reg/f:SI 189)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 160 159 161 28 init/calibrate.c:278 (set (reg/v:SI 150 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 189)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 2788871)) -1 (expr_list:REG_DEAD (reg/f:SI 189)
        (nil)))

(insn 161 160 162 28 init/calibrate.c:278 (set (reg/f:SI 190)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c0ba20 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 162 161 163 28 init/calibrate.c:278 (set (reg:SI 191)
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 153 [ this_cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 190)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 190)
        (expr_list:REG_DEAD (reg/v:SI 153 [ this_cpu ])
            (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 153 [ this_cpu ])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c0ba20 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
                (nil)))))

(insn 163 162 164 28 init/calibrate.c:278 (set (mem:SI (plus:SI (reg/v:SI 150 [ __ptr ])
                (reg:SI 191)) [0 S4 A32])
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 191)
        (expr_list:REG_DEAD (reg/v:SI 150 [ __ptr ])
            (nil))))

(insn 164 163 165 28 init/calibrate.c:279 (set (reg/f:SI 192)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 165 164 166 28 init/calibrate.c:279 (set (reg:SI 193 [ printed ])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 192)
                    (const_int 4 [0x4])) [0 printed+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 192)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 4 [0x4]))) [0 printed+0 S1 A8]))
            (nil))))

(insn 166 165 167 28 init/calibrate.c:279 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 193 [ printed ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 193 [ printed ])
        (nil)))

(jump_insn 167 166 168 28 init/calibrate.c:279 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 187)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 28 -> ( 29 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 160
;;      reg 189 { }
;;   UD chains for insn luid 3 uid 162
;;      reg 153 { }
;;      reg 190 { }
;;   eq_note reg 153 { }
;;   UD chains for insn luid 4 uid 163
;;      reg 150 { }
;;      reg 154 { }
;;      reg 191 { }
;;   UD chains for insn luid 6 uid 165
;;      reg 192 { }
;;   UD chains for insn luid 7 uid 166
;;      reg 193 { }
;;   UD chains for insn luid 8 uid 167
;;      reg 24 { }


;; Succ edge  29 [0.0%]  (fallthru)
;; Succ edge  30 [100.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u229(11){ }u230(13){ }u231(25){ }u232(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 198 208
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 198 208
;; live  kill	 14 [lr]

;; Pred edge  28 [0.0%]  (fallthru)
(note 168 167 170 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 170 168 171 29 init/calibrate.c:280 (set (reg:SI 0 r0)
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (nil))

(insn 171 170 172 29 init/calibrate.c:280 (set (reg:SI 1 r1)
        (const_int 5000 [0x1388])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 172 171 173 29 init/calibrate.c:280 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 173 172 174 29 init/calibrate.c:280 (set (reg:SI 198)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EQUAL (udiv:SI (reg/v:SI 154 [ lpj ])
                (const_int 5000 [0x1388]))
            (nil))))

(insn 174 173 175 29 init/calibrate.c:280 (set (reg:SI 0 r0)
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (nil))

(insn 175 174 176 29 init/calibrate.c:280 (set (reg:SI 1 r1)
        (const_int 50 [0x32])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 176 175 179 29 init/calibrate.c:280 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 179 176 180 29 init/calibrate.c:280 (set (reg:SI 1 r1)
        (const_int 100 [0x64])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 180 179 181 29 init/calibrate.c:280 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidivmod") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 181 180 182 29 init/calibrate.c:280 (set (reg:SI 208 [+4 ])
        (reg:SI 1 r1 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [+4 ])
        (nil)))

(insn 182 181 183 29 init/calibrate.c:280 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10c67600>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10c67600>)
        (nil)))

(insn 183 182 184 29 init/calibrate.c:280 (set (reg:SI 1 r1)
        (reg:SI 198)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 198)
        (nil)))

(insn 184 183 185 29 init/calibrate.c:280 (set (reg:SI 2 r2)
        (reg:SI 208 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 208 [+4 ])
        (nil)))

(insn 185 184 186 29 init/calibrate.c:280 (set (reg:SI 3 r3)
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (nil))

(call_insn 186 185 187 29 init/calibrate.c:280 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 29 -> ( 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 170
;;      reg 154 { }
;;   UD chains for insn luid 2 uid 172
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 3 uid 173
;;      reg 0 { }
;;   eq_note reg 154 { }
;;   UD chains for insn luid 4 uid 174
;;      reg 154 { }
;;   UD chains for insn luid 6 uid 176
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 8 uid 180
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 9 uid 181
;;      reg 1 { }
;;   UD chains for insn luid 11 uid 183
;;      reg 198 { }
;;   UD chains for insn luid 12 uid 184
;;      reg 208 { }
;;   UD chains for insn luid 13 uid 185
;;      reg 154 { }
;;   UD chains for insn luid 14 uid 186
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 28 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u260(11){ }u261(13){ }u262(25){ }u263(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  def 	 209 210 211
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; live  gen 	 209 210 211
;; live  kill	

;; Pred edge  28 [100.0%] 
;; Pred edge  29 [100.0%]  (fallthru)
(code_label 187 186 188 30 19 "" [1 uses])

(note 188 187 189 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 189 188 190 30 init/calibrate.c:284 (set (reg/f:SI 209)
        (symbol_ref:SI ("loops_per_jiffy") [flags 0xc0] <var_decl 0x10b96180 loops_per_jiffy>)) 167 {*arm_movsi_insn} (nil))

(insn 190 189 191 30 init/calibrate.c:284 (set (mem/c/i:SI (reg/f:SI 209) [0 loops_per_jiffy+0 S4 A32])
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 209)
        (expr_list:REG_DEAD (reg/v:SI 154 [ lpj ])
            (nil))))

(insn 191 190 192 30 init/calibrate.c:285 (set (reg/f:SI 210)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 192 191 194 30 init/calibrate.c:285 (set (reg:SI 211)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 194 192 0 30 init/calibrate.c:285 (set (mem/c/i:QI (plus:SI (reg/f:SI 210)
                (const_int 4 [0x4])) [0 printed+0 S1 A8])
        (subreg:QI (reg:SI 211) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 211)
        (expr_list:REG_DEAD (reg/f:SI 210)
            (expr_list:REG_EQUAL (const_int 1 [0x1])
                (nil)))))
;; End of basic block 30 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 190
;;      reg 154 { }
;;      reg 209 { }
;;   UD chains for insn luid 4 uid 194
;;      reg 210 { }
;;      reg 211 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

*****ending processing of loop  ******
Set in insn 117 is invariant (0), cost 24, depends on 
Set in insn 120 is invariant (1), cost 24, depends on 
Set in insn 233 is invariant (2), cost 16, depends on 1
Invariant 1 is equivalent to invariant 0.
Decided to move invariant 2
Decided to move invariant 1
deferring rescan insn with uid = 117.
deferring rescan insn with uid = 117.
deferring rescan insn with uid = 234.
changing bb of uid 117
  from 20 to 19
deferring rescan insn with uid = 118.
deferring rescan insn with uid = 235.
deferring deletion of insn with uid = 120.
deferring rescan insn with uid = 121.
deferring rescan insn with uid = 233.
deferring rescan insn with uid = 233.
deferring rescan insn with uid = 233.
deferring rescan insn with uid = 236.
changing bb of uid 233
  from 21 to 19
deferring rescan insn with uid = 131.
deferring rescan insn with uid = 127.
starting the processing of deferred insns
deleting insn with uid = 120.
rescanning insn with uid = 117.
deleting insn with uid = 117.
rescanning insn with uid = 118.
deleting insn with uid = 118.
rescanning insn with uid = 121.
deleting insn with uid = 121.
rescanning insn with uid = 127.
deleting insn with uid = 127.
rescanning insn with uid = 131.
deleting insn with uid = 131.
rescanning insn with uid = 233.
deleting insn with uid = 233.
rescanning insn with uid = 234.
deleting insn with uid = 234.
rescanning insn with uid = 235.
deleting insn with uid = 235.
rescanning insn with uid = 236.
deleting insn with uid = 236.
ending the processing of deferred insns
setting blocks to analyze 19, 20, 21, 22, 23, 24, 25, 26, 27, 31
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 34 n_edges 47 count 25 ( 0.74)
df_worklist_dataflow_doublequeue:n_basic_blocks 34 n_edges 47 count 27 ( 0.79)
df_worklist_dataflow_doublequeue:n_basic_blocks 34 n_edges 47 count 28 ( 0.82)


starting region dump


calibrate_delay

Dataflow summary:
def_info->table_size = 143, use_info->table_size = 273
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={20d,11u} r1={15d,5u} r2={12d,1u} r3={12d,1u} r11={1d,33u} r12={11d} r13={1d,44u,1d} r14={11d,1u} r15={10d} r16={10d} r17={10d} r18={10d} r19={10d} r20={10d} r21={10d} r22={10d} r23={10d} r24={24d,14u} r25={1d,33u} r26={1d,32u} r27={10d} r28={10d} r29={10d} r30={10d} r31={10d} r32={10d} r33={10d} r34={10d} r35={10d} r36={10d} r37={10d} r38={10d} r39={10d} r40={10d} r41={10d} r42={10d} r43={10d} r44={10d} r45={10d} r46={10d} r47={10d} r48={10d} r49={10d} r50={10d} r51={10d} r52={10d} r53={10d} r54={10d} r55={10d} r56={10d} r57={10d} r58={10d} r59={10d} r60={10d} r61={10d} r62={10d} r63={10d} r64={10d} r65={10d} r66={10d} r67={10d} r68={10d} r69={10d} r70={10d} r71={10d} r72={10d} r73={10d} r74={10d} r75={10d} r76={10d} r77={10d} r78={10d} r79={10d} r80={10d} r81={10d} r82={10d} r83={10d} r84={10d} r85={10d} r86={10d} r87={10d} r88={10d} r89={10d} r90={10d} r91={10d} r92={10d} r93={10d} r94={10d} r95={10d} r96={10d} r97={10d} r98={10d} r99={10d} r100={10d} r101={10d} r102={10d} r103={10d} r104={10d} r105={10d} r106={10d} r107={10d} r108={10d} r109={10d} r110={10d} r111={10d} r112={10d} r113={10d} r114={10d} r115={10d} r116={10d} r117={10d} r118={10d} r119={10d} r120={10d} r121={10d} r122={10d} r123={10d} r124={10d} r125={10d} r126={10d} r127={10d} r134={1d,1u} r135={1d,1u} r136={2d,5u} r137={2d,3u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={2d,4u} r145={1d,1u} r146={2d,2u} r147={2d,5u,1d} r148={3d,4u} r150={1d,1u} r152={1d,1u} r153={1d,2u,2d} r154={6d,12u,1d} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,2u} r163={1d,1u} r165={1d,1u} r174={1d,1u} r175={1d,2u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d} r182={1d} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r198={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,3u} r214={1d,2u} r215={1d} r216={1d,5u} r217={1d,3u} 
;;    total ref usage 1546{1275d,266u,5e} in 122{112 regular + 10 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121
0[0,2] 1[2,1] 2[3,1] 3[4,1] 12[5,1] 14[6,1] 15[7,1] 16[8,1] 17[9,1] 18[10,1] 19[11,1] 20[12,1] 21[13,1] 22[14,1] 23[15,1] 24[16,5] 27[21,1] 28[22,1] 29[23,1] 30[24,1] 31[25,1] 32[26,1] 33[27,1] 34[28,1] 35[29,1] 36[30,1] 37[31,1] 38[32,1] 39[33,1] 40[34,1] 41[35,1] 42[36,1] 43[37,1] 44[38,1] 45[39,1] 46[40,1] 47[41,1] 48[42,1] 49[43,1] 50[44,1] 51[45,1] 52[46,1] 53[47,1] 54[48,1] 55[49,1] 56[50,1] 57[51,1] 58[52,1] 59[53,1] 60[54,1] 61[55,1] 62[56,1] 63[57,1] 64[58,1] 65[59,1] 66[60,1] 67[61,1] 68[62,1] 69[63,1] 70[64,1] 71[65,1] 72[66,1] 73[67,1] 74[68,1] 75[69,1] 76[70,1] 77[71,1] 78[72,1] 79[73,1] 80[74,1] 81[75,1] 82[76,1] 83[77,1] 84[78,1] 85[79,1] 86[80,1] 87[81,1] 88[82,1] 89[83,1] 90[84,1] 91[85,1] 92[86,1] 93[87,1] 94[88,1] 95[89,1] 96[90,1] 97[91,1] 98[92,1] 99[93,1] 100[94,1] 101[95,1] 102[96,1] 103[97,1] 104[98,1] 105[99,1] 106[100,1] 107[101,1] 108[102,1] 109[103,1] 110[104,1] 111[105,1] 112[106,1] 113[107,1] 114[108,1] 115[109,1] 116[110,1] 117[111,1] 118[112,1] 119[113,1] 120[114,1] 121[115,1] 122[116,1] 123[117,1] 124[118,1] 125[119,1] 126[120,1] 127[121,1] 134[122,1] 135[123,1] 136[124,2] 137[126,1] 141[127,1] 142[128,1] 144[129,1] 145[130,1] 154[131,3] 181[134,1] 182[135,1] 185[136,1] 186[137,1] 187[138,1] 188[139,1] 215[140,1] 216[141,1] 217[142,1] 

( 18 27 )->[19]->( 25 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u142(11){ }u143(13){ }u144(25){ }u145(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144
;; lr  def 	 136 145 154 216 217
;; live  in  	 137 144
;; live  gen 	 136 145 154 216 217
;; live  kill	
;; rd  in  	(22)
20, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142
;; rd  gen 	(5)
124, 130, 131, 141, 142
;; rd  kill	(8)
124, 125, 130, 131, 132, 133, 141, 142
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; live  out 	 136 137 144 145 154 216 217
;; rd  out 	(19)
20, 122, 123, 124, 126, 127, 128, 129, 130, 131, 134, 135, 136, 137, 138, 139, 140, 141, 142
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 110
;;      reg 137 { d126(bb 27 insn 154) }
;;   UD chains for insn luid 1 uid 111
;;      reg 144 { d129(bb 27 insn 153) }
;;   UD chains for insn luid 2 uid 112
;;      reg 137 { d126(bb 27 insn 154) }
;;   UD chains for insn luid 4 uid 233
;;      reg 216 { d141(bb 19 insn 117) }

( 25 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u149(11){ }u150(13){ }u151(25){ }u152(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 154 216
;; lr  def 	 135 154 181 215
;; live  in  	 136 137 144 145 154 216 217
;; live  gen 	 135 154 181 215
;; live  kill	
;; rd  in  	(22)
19, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142
;; rd  gen 	(4)
123, 132, 134, 140
;; rd  kill	(6)
123, 131, 132, 133, 134, 140
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 154 216 217
;; live  out 	 135 136 137 144 145 154 216 217
;; rd  out 	(20)
19, 122, 123, 124, 125, 126, 127, 128, 129, 130, 132, 134, 135, 136, 137, 138, 139, 140, 141, 142
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 116
;;      reg 136 { d125(bb 24 insn 138) d124(bb 19 insn 111) }
;;      reg 154 { d133(bb 23 insn 135) d132(bb 20 insn 116) d131(bb 19 insn 112) }
;;   UD chains for insn luid 1 uid 234
;;      reg 216 { d141(bb 19 insn 117) }
;;   UD chains for insn luid 2 uid 118
;;      reg 216 { d141(bb 19 insn 117) }
;;   UD chains for insn luid 3 uid 235
;;      reg 216 { d141(bb 19 insn 117) }

( 20 31 )->[21]->( 31 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u156(11){ }u157(13){ }u158(25){ }u159(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 216 217
;; lr  def 	 24 [cc] 141 182
;; live  in  	 135 136 137 144 145 154 216 217
;; live  gen 	 24 [cc] 141 182
;; live  kill	
;; rd  in  	(21)
16, 19, 122, 123, 124, 125, 126, 127, 128, 129, 130, 132, 134, 135, 136, 137, 138, 139, 140, 141, 142
;; rd  gen 	(3)
16, 127, 135
;; rd  kill	(7)
16, 17, 18, 19, 20, 127, 135
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 154 216 217
;; live  out 	 135 136 137 144 145 154 216 217
;; rd  out 	(20)
16, 122, 123, 124, 125, 126, 127, 128, 129, 130, 132, 134, 135, 136, 137, 138, 139, 140, 141, 142
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 236
;;      reg 217 { d142(bb 19 insn 233) }
;;   UD chains for insn luid 1 uid 121
;;      reg 216 { d141(bb 19 insn 117) }
;;   UD chains for insn luid 2 uid 123
;;      reg 135 { d123(bb 20 insn 118) }
;;      reg 141 { d127(bb 21 insn 121) }
;;   UD chains for insn luid 3 uid 124
;;      reg 24 { d16(bb 21 insn 123) }

( 21 )->[22]->( 23 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u164(11){ }u165(13){ }u166(25){ }u167(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 217
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 142
;; live  in  	 136 137 144 145 154 216 217
;; live  gen 	 0 [r0] 24 [cc] 134 142
;; live  kill	 14 [lr]
;; rd  in  	(20)
16, 122, 123, 124, 125, 126, 127, 128, 129, 130, 132, 134, 135, 136, 137, 138, 139, 140, 141, 142
;; rd  gen 	(3)
18, 122, 128
;; rd  kill	(8)
6, 16, 17, 18, 19, 20, 122, 128
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; live  out 	 136 137 144 145 154 216 217
;; rd  out 	(20)
18, 122, 123, 124, 125, 126, 127, 128, 129, 130, 132, 134, 135, 136, 137, 138, 139, 140, 141, 142
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 127
;;      reg 217 { d142(bb 19 insn 233) }
;;   UD chains for insn luid 1 uid 128
;;      reg 154 { d132(bb 20 insn 116) }
;;   UD chains for insn luid 2 uid 129
;;      reg 13 { }
;;      reg 0 { d0(bb 22 insn 128) }
;;   UD chains for insn luid 3 uid 131
;;      reg 217 { d142(bb 19 insn 233) }
;;   UD chains for insn luid 4 uid 132
;;      reg 134 { d122(bb 22 insn 127) }
;;      reg 142 { d128(bb 22 insn 131) }
;;   UD chains for insn luid 5 uid 133
;;      reg 24 { d18(bb 22 insn 132) }

( 22 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u178(11){ }u179(13){ }u180(25){ }u181(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 154
;; lr  def 	 154
;; live  in  	 136 137 144 145 154 216 217
;; live  gen 	 154
;; live  kill	
;; rd  in  	(20)
18, 122, 123, 124, 125, 126, 127, 128, 129, 130, 132, 134, 135, 136, 137, 138, 139, 140, 141, 142
;; rd  gen 	(1)
133
;; rd  kill	(3)
131, 132, 133
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; live  out 	 136 137 144 145 154 216 217
;; rd  out 	(20)
18, 122, 123, 124, 125, 126, 127, 128, 129, 130, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 135
;;      reg 136 { d125(bb 24 insn 138) d124(bb 19 insn 111) }
;;      reg 154 { d132(bb 20 insn 116) }

( 22 23 )->[24]->( 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u184(11){ }u185(13){ }u186(25){ }u187(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 136
;; live  in  	 136 137 144 145 154 216 217
;; live  gen 	 136
;; live  kill	
;; rd  in  	(21)
18, 122, 123, 124, 125, 126, 127, 128, 129, 130, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142
;; rd  gen 	(1)
125
;; rd  kill	(2)
124, 125
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; live  out 	 136 137 144 145 154 216 217
;; rd  out 	(20)
18, 122, 123, 125, 126, 127, 128, 129, 130, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 138
;;      reg 136 { d125(bb 24 insn 138) d124(bb 19 insn 111) }

( 19 24 )->[25]->( 20 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u189(11){ }u190(13){ }u191(25){ }u192(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145
;; lr  def 	 24 [cc]
;; live  in  	 136 137 144 145 154 216 217
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(23)
18, 20, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142
;; rd  gen 	(1)
19
;; rd  kill	(5)
16, 17, 18, 19, 20
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; live  out 	 136 137 144 145 154 216 217
;; rd  out 	(22)
19, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 142
;;      reg 136 { d125(bb 24 insn 138) d124(bb 19 insn 111) }
;;      reg 145 { d130(bb 19 insn 110) }
;;   UD chains for insn luid 1 uid 143
;;      reg 24 { d19(bb 25 insn 142) }

( 25 )->[26]->( 27 28 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u196(11){ }u197(13){ }u198(25){ }u199(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 154
;; lr  def 	 24 [cc] 185 186 187 188
;; live  in  	 136 137 144 154
;; live  gen 	 24 [cc] 185 186 187 188
;; live  kill	
;; rd  in  	(22)
19, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142
;; rd  gen 	(5)
20, 136, 137, 138, 139
;; rd  kill	(9)
16, 17, 18, 19, 20, 136, 137, 138, 139
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 154
;; live  out 	 144 154
;; rd  out 	(22)
20, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 146
;;      reg 136 { d125(bb 24 insn 138) d124(bb 19 insn 111) }
;;   UD chains for insn luid 1 uid 147
;;      reg 154 { d133(bb 23 insn 135) d132(bb 20 insn 116) d131(bb 19 insn 112) }
;;      reg 185 { d136(bb 26 insn 146) }
;;   UD chains for insn luid 2 uid 148
;;      reg 144 { d129(bb 27 insn 153) }
;;   UD chains for insn luid 3 uid 149
;;      reg 137 { d126(bb 27 insn 154) }
;;      reg 187 { d138(bb 26 insn 148) }
;;   UD chains for insn luid 4 uid 150
;;      reg 186 { d137(bb 26 insn 147) }
;;      reg 188 { d139(bb 26 insn 149) }
;;   UD chains for insn luid 5 uid 151
;;      reg 24 { d20(bb 26 insn 150) }

( 26 )->[27]->( 19 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u210(11){ }u211(13){ }u212(25){ }u213(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 154
;; lr  def 	 137 144
;; live  in  	 144 154
;; live  gen 	 137 144
;; live  kill	
;; rd  in  	(22)
20, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142
;; rd  gen 	(2)
126, 129
;; rd  kill	(2)
126, 129
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144
;; live  out 	 137 144
;; rd  out 	(22)
20, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 153
;;      reg 144 { d129(bb 27 insn 153) }
;;   UD chains for insn luid 1 uid 154
;;      reg 154 { d133(bb 23 insn 135) d132(bb 20 insn 116) d131(bb 19 insn 112) }

( 21 )->[31]->( 21 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 135 136 137 144 145 154 216 217
;; live  gen 	
;; live  kill	
;; rd  in  	(20)
16, 122, 123, 124, 125, 126, 127, 128, 129, 130, 132, 134, 135, 136, 137, 138, 139, 140, 141, 142
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 154 216 217
;; live  out 	 135 136 137 144 145 154 216 217
;; rd  out 	(20)
16, 122, 123, 124, 125, 126, 127, 128, 129, 130, 132, 134, 135, 136, 137, 138, 139, 140, 141, 142
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }

*****starting processing of loop  ******


calibrate_delay

Dataflow summary:
def_info->table_size = 143, use_info->table_size = 273
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={20d,11u} r1={15d,5u} r2={12d,1u} r3={12d,1u} r11={1d,33u} r12={11d} r13={1d,44u,1d} r14={11d,1u} r15={10d} r16={10d} r17={10d} r18={10d} r19={10d} r20={10d} r21={10d} r22={10d} r23={10d} r24={24d,14u} r25={1d,33u} r26={1d,32u} r27={10d} r28={10d} r29={10d} r30={10d} r31={10d} r32={10d} r33={10d} r34={10d} r35={10d} r36={10d} r37={10d} r38={10d} r39={10d} r40={10d} r41={10d} r42={10d} r43={10d} r44={10d} r45={10d} r46={10d} r47={10d} r48={10d} r49={10d} r50={10d} r51={10d} r52={10d} r53={10d} r54={10d} r55={10d} r56={10d} r57={10d} r58={10d} r59={10d} r60={10d} r61={10d} r62={10d} r63={10d} r64={10d} r65={10d} r66={10d} r67={10d} r68={10d} r69={10d} r70={10d} r71={10d} r72={10d} r73={10d} r74={10d} r75={10d} r76={10d} r77={10d} r78={10d} r79={10d} r80={10d} r81={10d} r82={10d} r83={10d} r84={10d} r85={10d} r86={10d} r87={10d} r88={10d} r89={10d} r90={10d} r91={10d} r92={10d} r93={10d} r94={10d} r95={10d} r96={10d} r97={10d} r98={10d} r99={10d} r100={10d} r101={10d} r102={10d} r103={10d} r104={10d} r105={10d} r106={10d} r107={10d} r108={10d} r109={10d} r110={10d} r111={10d} r112={10d} r113={10d} r114={10d} r115={10d} r116={10d} r117={10d} r118={10d} r119={10d} r120={10d} r121={10d} r122={10d} r123={10d} r124={10d} r125={10d} r126={10d} r127={10d} r134={1d,1u} r135={1d,1u} r136={2d,5u} r137={2d,3u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={2d,4u} r145={1d,1u} r146={2d,2u} r147={2d,5u,1d} r148={3d,4u} r150={1d,1u} r152={1d,1u} r153={1d,2u,2d} r154={6d,12u,1d} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,2u} r163={1d,1u} r165={1d,1u} r174={1d,1u} r175={1d,2u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d} r182={1d} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r198={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,3u} r214={1d,2u} r215={1d} r216={1d,5u} r217={1d,3u} 
;;    total ref usage 1546{1275d,266u,5e} in 122{112 regular + 10 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121
0[0,2] 1[2,1] 2[3,1] 3[4,1] 12[5,1] 14[6,1] 15[7,1] 16[8,1] 17[9,1] 18[10,1] 19[11,1] 20[12,1] 21[13,1] 22[14,1] 23[15,1] 24[16,5] 27[21,1] 28[22,1] 29[23,1] 30[24,1] 31[25,1] 32[26,1] 33[27,1] 34[28,1] 35[29,1] 36[30,1] 37[31,1] 38[32,1] 39[33,1] 40[34,1] 41[35,1] 42[36,1] 43[37,1] 44[38,1] 45[39,1] 46[40,1] 47[41,1] 48[42,1] 49[43,1] 50[44,1] 51[45,1] 52[46,1] 53[47,1] 54[48,1] 55[49,1] 56[50,1] 57[51,1] 58[52,1] 59[53,1] 60[54,1] 61[55,1] 62[56,1] 63[57,1] 64[58,1] 65[59,1] 66[60,1] 67[61,1] 68[62,1] 69[63,1] 70[64,1] 71[65,1] 72[66,1] 73[67,1] 74[68,1] 75[69,1] 76[70,1] 77[71,1] 78[72,1] 79[73,1] 80[74,1] 81[75,1] 82[76,1] 83[77,1] 84[78,1] 85[79,1] 86[80,1] 87[81,1] 88[82,1] 89[83,1] 90[84,1] 91[85,1] 92[86,1] 93[87,1] 94[88,1] 95[89,1] 96[90,1] 97[91,1] 98[92,1] 99[93,1] 100[94,1] 101[95,1] 102[96,1] 103[97,1] 104[98,1] 105[99,1] 106[100,1] 107[101,1] 108[102,1] 109[103,1] 110[104,1] 111[105,1] 112[106,1] 113[107,1] 114[108,1] 115[109,1] 116[110,1] 117[111,1] 118[112,1] 119[113,1] 120[114,1] 121[115,1] 122[116,1] 123[117,1] 124[118,1] 125[119,1] 126[120,1] 127[121,1] 134[122,1] 135[123,1] 136[124,2] 137[126,1] 141[127,1] 142[128,1] 144[129,1] 145[130,1] 154[131,3] 181[134,1] 182[135,1] 185[136,1] 186[137,1] 187[138,1] 188[139,1] 215[140,1] 216[141,1] 217[142,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 152 153 155 156 157 158 159 160 213
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 152 153 155 156 157 158 159 160 213
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 2 7 2 init/calibrate.c:253 (set (reg:SI 157)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 7 6 8 2 init/calibrate.c:253 (set (reg:SI 156)
        (and:SI (reg:SI 157)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 8 7 9 2 init/calibrate.c:253 (set (reg/v:SI 153 [ this_cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 156)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 156)
        (nil)))

(insn 9 8 10 2 init/calibrate.c:255 (set (reg/f:SI 158)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 init/calibrate.c:255 (set (reg/v:SI 152 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 158)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 2785931)) -1 (expr_list:REG_DEAD (reg/f:SI 158)
        (nil)))

(insn 11 10 12 2 init/calibrate.c:255 (set (reg/f:SI 159)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c0ba20 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 init/calibrate.c:255 (set (reg:SI 155 [ D.6774 ])
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 153 [ this_cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 159)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 159)
        (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 153 [ this_cpu ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c0ba20 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
            (nil))))

(insn 13 12 14 2 init/calibrate.c:255 (set (reg:SI 160)
        (mem:SI (plus:SI (reg/v:SI 152 [ __ptr ])
                (reg:SI 155 [ D.6774 ])) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 155 [ D.6774 ])
        (expr_list:REG_DEAD (reg/v:SI 152 [ __ptr ])
            (nil))))

(insn 14 13 222 2 init/calibrate.c:255 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 222 14 15 2 (set (reg/f:SI 213)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(jump_insn 15 222 16 2 init/calibrate.c:255 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 160 213
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 160 213
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 6
;;      reg 13 { }
;;   UD chains for insn luid 1 uid 7
;;      reg 157 { }
;;   eq_note reg 13 { }
;;   UD chains for insn luid 2 uid 8
;;      reg 156 { }
;;   UD chains for insn luid 4 uid 10
;;      reg 158 { }
;;   UD chains for insn luid 6 uid 12
;;      reg 153 { }
;;      reg 159 { }
;;   eq_note reg 153 { }
;;   UD chains for insn luid 7 uid 13
;;      reg 152 { }
;;      reg 155 { }
;;   UD chains for insn luid 8 uid 14
;;      reg 160 { }
;;   UD chains for insn luid 10 uid 15
;;      reg 24 { }


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 160 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 213
;; lr  def 	 24 [cc] 154 163
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 160 213
;; live  gen 	 24 [cc] 154 163
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 16 15 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 19 16 21 3 init/calibrate.c:256 (set (reg/v:SI 154 [ lpj ])
        (reg:SI 160)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 160)
        (nil)))

(insn 21 19 22 3 init/calibrate.c:257 (set (reg:SI 163 [ printed ])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 213)
                    (const_int 4 [0x4])) [0 printed+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 213)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 4 [0x4]))) [0 printed+0 S1 A8]))
            (nil))))

(insn 22 21 23 3 init/calibrate.c:257 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163 [ printed ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 163 [ printed ])
        (nil)))

(jump_insn 23 22 24 3 init/calibrate.c:257 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 157)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 3 -> ( 4 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 19
;;      reg 160 { }
;;   UD chains for insn luid 1 uid 21
;;      reg 213 { }
;;   UD chains for insn luid 2 uid 22
;;      reg 163 { }
;;   UD chains for insn luid 3 uid 23
;;      reg 24 { }


;; Succ edge  4 [0.0%]  (fallthru)
;; Succ edge  28 [100.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  3 [0.0%]  (fallthru)
(note 24 23 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 26 24 27 4 init/calibrate.c:258 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10a205a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10a205a0>)
        (nil)))

(call_insn 27 26 30 4 init/calibrate.c:258 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 4 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 27
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(11){ }u34(13){ }u35(25){ }u36(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 213
;; lr  def 	 24 [cc] 154 165 214
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 213
;; live  gen 	 24 [cc] 154 165 214
;; live  kill	

;; Pred edge  2 [50.0%] 
(code_label 30 27 31 5 6 "" [1 uses])

(note 31 30 221 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 221 31 33 5 init/calibrate.c:260 (set (reg/f:SI 165)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 33 221 34 5 init/calibrate.c:260 (set (reg/v:SI 154 [ lpj ])
        (mem/c/i:SI (reg/f:SI 213) [0 preset_lpj+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 preset_lpj+0 S4 A32])
        (nil)))

(insn 34 33 225 5 init/calibrate.c:260 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 154 [ lpj ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 225 34 35 5 (set (reg:SI 214 [ printed ])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 213)
                    (const_int 4 [0x4])) [0 printed+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 213)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 4 [0x4]))) [0 printed+0 S1 A8]))
            (nil))))

(jump_insn 35 225 36 5 init/calibrate.c:260 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 47)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154 165 214
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154 165 214
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 33
;;      reg 213 { }
;;   UD chains for insn luid 2 uid 34
;;      reg 154 { }
;;   UD chains for insn luid 3 uid 225
;;      reg 213 { }
;;   UD chains for insn luid 4 uid 35
;;      reg 24 { }


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(11){ }u41(13){ }u42(25){ }u43(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 214
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154 214
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 36 35 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 39 36 40 6 init/calibrate.c:262 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 214 [ printed ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 214 [ printed ])
        (nil)))

(jump_insn 40 39 41 6 init/calibrate.c:262 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 157)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 6 -> ( 7 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 39
;;      reg 214 { }
;;   UD chains for insn luid 1 uid 40
;;      reg 24 { }


;; Succ edge  7 [0.0%]  (fallthru)
;; Succ edge  28 [100.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u48(11){ }u49(13){ }u50(25){ }u51(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  6 [0.0%]  (fallthru)
(note 41 40 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 43 41 44 7 init/calibrate.c:263 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10c46690>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10c46690>)
        (nil)))

(call_insn 44 43 47 7 init/calibrate.c:263 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 7 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 44
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u55(11){ }u56(13){ }u57(25){ }u58(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 214
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165 214
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  5 [50.0%] 
(code_label 47 44 48 8 8 "" [1 uses])

(note 48 47 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 51 48 52 8 init/calibrate.c:265 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 214 [ printed ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 214 [ printed ])
        (nil)))

(jump_insn 52 51 53 8 init/calibrate.c:265 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 8 -> ( 9 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 51
;;      reg 214 { }
;;   UD chains for insn luid 1 uid 52
;;      reg 24 { }


;; Succ edge  9 [100.0%]  (fallthru)
;; Succ edge  12 [0.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u63(11){ }u64(13){ }u65(25){ }u66(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165
;; lr  def 	 24 [cc] 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165
;; live  gen 	 24 [cc] 154
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
(note 53 52 55 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 55 53 56 9 init/calibrate.c:265 discrim 1 (set (reg/v:SI 154 [ lpj ])
        (mem/c/i:SI (plus:SI (reg/f:SI 165)
                (const_int 8 [0x8])) [0 lpj_fine+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 165)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 8 [0x8]))) [0 lpj_fine+0 S4 A32])
            (nil))))

(insn 56 55 57 9 init/calibrate.c:265 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 154 [ lpj ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 57 56 58 9 init/calibrate.c:265 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 0 [0x0])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 55
;;      reg 165 { }
;;   UD chains for insn luid 1 uid 56
;;      reg 154 { }
;;   UD chains for insn luid 2 uid 57
;;      reg 24 { }


;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  11

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  9 [100.0%]  (fallthru)
(note 58 57 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 60 58 61 10 init/calibrate.c:267 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10c5f0e0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10c5f0e0>)
        (nil)))

(call_insn 61 60 64 10 init/calibrate.c:267 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 10 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 61
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u78(11){ }u79(13){ }u80(25){ }u81(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  9
(code_label 64 61 65 11 10 "" [1 uses])

(note 65 64 67 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 67 65 68 11 init/calibrate.c:275 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10c51380>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10c51380>)
        (nil)))

(call_insn 68 67 69 11 init/calibrate.c:275 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 68
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 8 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u85(11){ }u86(13){ }u87(25){ }u88(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 143 174
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; live  gen 	 143 174
;; live  kill	

;; Pred edge  8 [0.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 69 68 70 12 9 "" [1 uses])

(note 70 69 71 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 12 init/calibrate.c:192 (set (reg/f:SI 174)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) 167 {*arm_movsi_insn} (nil))

(insn 72 71 76 12 init/calibrate.c:192 (set (reg/v:SI 143 [ ticks ])
        (mem/v/c/i:SI (reg/f:SI 174) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 174)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 72
;;      reg 174 { }


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 12 33) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u90(11){ }u91(13){ }u92(25){ }u93(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 139 175
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153
;; live  gen 	 24 [cc] 139 175
;; live  kill	

;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 76 72 73 13 11 "" [0 uses])

(note 73 76 74 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 75 13 init/calibrate.c:193 discrim 1 (set (reg/f:SI 175)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) 167 {*arm_movsi_insn} (nil))

(insn 75 74 77 13 init/calibrate.c:193 discrim 1 (set (reg:SI 139 [ jiffies.131 ])
        (mem/v/c/i:SI (reg/f:SI 175) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
        (nil)))

(insn 77 75 78 13 init/calibrate.c:193 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ ticks ])
            (reg:SI 139 [ jiffies.131 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 139 [ jiffies.131 ])
        (nil)))

(jump_insn 78 77 232 13 init/calibrate.c:193 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 232)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil))))
;; End of basic block 13 -> ( 33 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 75
;;      reg 175 { }
;;   UD chains for insn luid 2 uid 77
;;      reg 139 { }
;;      reg 143 { }
;;   UD chains for insn luid 3 uid 78
;;      reg 24 { }


;; Succ edge  33 [86.0%]  (dfs_back)
;; Succ edge  14 [14.0%]  (fallthru,loop_exit)

;; Start of basic block ( 13) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  13 [86.0%]  (dfs_back)
(code_label 232 78 231 33 23 "" [1 uses])

(note 231 232 79 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 33 -> ( 13)
;; lr  out 	
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u98(11){ }u99(13){ }u100(25){ }u101(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 138 146 147 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 175
;; live  gen 	 138 146 147 148
;; live  kill	

;; Pred edge  13 [14.0%]  (fallthru,loop_exit)
(note 79 231 81 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 81 79 82 14 init/calibrate.c:196 (set (reg/v:SI 138 [ ticks.199 ])
        (mem/v/c/i:SI (reg/f:SI 175) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 175)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))

(insn 82 81 83 14 init/calibrate.c:187 (set (reg/v:SI 148 [ trial_in_band ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 83 82 84 14 init/calibrate.c:187 (set (reg/v:SI 147 [ band ])
        (reg/v:SI 148 [ trial_in_band ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 84 83 102 14 init/calibrate.c:187 (set (reg/v:SI 146 [ trials ])
        (reg/v:SI 148 [ trial_in_band ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 81
;;      reg 175 { }
;;   UD chains for insn luid 2 uid 83
;;      reg 148 { }
;;   UD chains for insn luid 3 uid 84
;;      reg 148 { }


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 14 32) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u106(11){ }u107(13){ }u108(25){ }u109(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148
;; lr  def 	 24 [cc] 148 177 178
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;; live  gen 	 24 [cc] 148 177 178
;; live  kill	

;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  32 [100.0%]  (fallthru)
(code_label 102 84 85 15 13 "" [0 uses])

(note 85 102 86 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 15 init/calibrate.c:198 (set (reg/v:SI 148 [ trial_in_band ])
        (plus:SI (reg/v:SI 148 [ trial_in_band ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 87 86 88 15 init/calibrate.c:198 (set (reg:SI 178)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 88 87 89 15 init/calibrate.c:198 (set (reg:SI 177)
        (ashift:SI (reg:SI 178)
            (reg/v:SI 147 [ band ]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg/v:SI 147 [ band ]))
            (nil))))

(insn 89 88 90 15 init/calibrate.c:198 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ trial_in_band ])
            (reg:SI 177))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 177)
        (nil)))

(jump_insn 90 89 91 15 init/calibrate.c:198 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 94)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 15 -> ( 16 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 86
;;      reg 148 { }
;;   UD chains for insn luid 2 uid 88
;;      reg 147 { }
;;      reg 178 { }
;;   eq_note reg 147 { }
;;   UD chains for insn luid 3 uid 89
;;      reg 148 { }
;;      reg 177 { }
;;   UD chains for insn luid 4 uid 90
;;      reg 24 { }


;; Succ edge  16 [28.0%]  (fallthru)
;; Succ edge  17 [72.0%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u116(11){ }u117(13){ }u118(25){ }u119(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 147 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 153
;; live  gen 	 147 148
;; live  kill	

;; Pred edge  15 [28.0%]  (fallthru)
(note 91 90 92 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 16 init/calibrate.c:199 (set (reg/v:SI 147 [ band ])
        (plus:SI (reg/v:SI 147 [ band ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 93 92 94 16 init/calibrate.c:200 (set (reg/v:SI 148 [ trial_in_band ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 92
;;      reg 147 { }


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 15 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u121(11){ }u122(13){ }u123(25){ }u124(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 144 146 179
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;; live  gen 	 0 [r0] 24 [cc] 140 144 146 179
;; live  kill	 14 [lr]

;; Pred edge  15 [72.0%] 
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 94 93 95 17 12 "" [1 uses])

(note 95 94 96 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 97 17 init/calibrate.c:202 (set (reg/v:SI 144 [ loopadd ])
        (ashift:SI (reg/v:SI 147 [ band ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 97 96 98 17 init/calibrate.c:202 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ loopadd ])) 167 {*arm_movsi_insn} (nil))

(call_insn 98 97 99 17 init/calibrate.c:202 (parallel [
            (call (mem:SI (symbol_ref:SI ("__delay") [flags 0x41] <function_decl 0x10b98200 __delay>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 99 98 100 17 init/calibrate.c:203 (set (reg/v:SI 146 [ trials ])
        (plus:SI (reg/v:SI 146 [ trials ])
            (reg/v:SI 147 [ band ]))) 4 {*arm_addsi3} (nil))

(insn 100 99 101 17 init/calibrate.c:204 (set (reg/f:SI 179)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) 167 {*arm_movsi_insn} (nil))

(insn 101 100 103 17 init/calibrate.c:204 (set (reg:SI 140 [ jiffies.133 ])
        (mem/v/c/i:SI (reg/f:SI 179) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 179)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))

(insn 103 101 104 17 init/calibrate.c:204 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ ticks.199 ])
            (reg:SI 140 [ jiffies.133 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 140 [ jiffies.133 ])
        (nil)))

(jump_insn 104 103 230 17 init/calibrate.c:204 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 230)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil))))
;; End of basic block 17 -> ( 32 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 144 146 147 148 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 146 147 148 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 96
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 97
;;      reg 144 { }
;;   UD chains for insn luid 2 uid 98
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 99
;;      reg 146 { }
;;      reg 147 { }
;;   UD chains for insn luid 5 uid 101
;;      reg 179 { }
;;   UD chains for insn luid 6 uid 103
;;      reg 138 { }
;;      reg 140 { }
;;   UD chains for insn luid 7 uid 104
;;      reg 24 { }


;; Succ edge  32 [86.0%]  (dfs_back)
;; Succ edge  18 [14.0%]  (fallthru,loop_exit)

;; Start of basic block ( 17) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  17 [86.0%]  (dfs_back)
(code_label 230 104 229 32 22 "" [1 uses])

(note 229 230 105 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 32 -> ( 15)
;; lr  out 	
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u135(11){ }u136(13){ }u137(25){ }u138(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 146 147 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147
;; lr  def 	 137 180
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 146 147 153
;; live  gen 	 137 180
;; live  kill	

;; Pred edge  17 [14.0%]  (fallthru,loop_exit)
(note 105 229 106 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 107 18 init/calibrate.c:211 (set (reg:SI 180)
        (minus:SI (reg/v:SI 146 [ trials ])
            (reg/v:SI 147 [ band ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/v:SI 147 [ band ])
        (expr_list:REG_DEAD (reg/v:SI 146 [ trials ])
            (nil))))

(insn 107 106 108 18 init/calibrate.c:211 (set (reg/v:SI 137 [ lpj.201 ])
        (ashift:SI (reg:SI 180)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 180)
        (nil)))
;; End of basic block 18 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 144 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 106
;;      reg 146 { }
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 107
;;      reg 180 { }


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 18 27) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u142(11){ }u143(13){ }u144(25){ }u145(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144
;; lr  def 	 136 145 154 216 217
;; live  in  	 137 144
;; live  gen 	 136 145 154 216 217
;; live  kill	
;; rd  in  	(22)
20, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142
;; rd  gen 	(5)
124, 130, 131, 141, 142
;; rd  kill	(8)
124, 125, 130, 131, 132, 133, 141, 142

;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  27 [100.0%]  (fallthru,dfs_back)
(code_label 108 107 109 19 14 ("recalibrate") [0 uses])

(note 109 108 110 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 110 109 111 19 init/calibrate.c:221 (set (reg/v:SI 145 [ chop_limit ])
        (lshiftrt:SI (reg/v:SI 137 [ lpj.201 ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (nil))

(insn 111 110 112 19 init/calibrate.c:215 (set (reg/v:SI 136 [ loopadd.202 ])
        (reg/v:SI 144 [ loopadd ])) 167 {*arm_movsi_insn} (nil))

(insn 112 111 117 19 init/calibrate.c:214 (set (reg/v:SI 154 [ lpj ])
        (reg/v:SI 137 [ lpj.201 ])) 167 {*arm_movsi_insn} (nil))

(insn 117 112 233 19 init/calibrate.c:224 (set (reg/f:SI 216)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) 167 {*arm_movsi_insn} (nil))

(insn 233 117 141 19 init/calibrate.c:225 discrim 1 (set (reg/f:SI 217)
        (reg/f:SI 216)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 19 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; live  out 	 136 137 144 145 154 216 217
;; rd  out 	(19)
20, 122, 123, 124, 126, 127, 128, 129, 130, 131, 134, 135, 136, 137, 138, 139, 140, 141, 142
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 110
;;      reg 137 { d126(bb 27 insn 154) }
;;   UD chains for insn luid 1 uid 111
;;      reg 144 { d129(bb 27 insn 153) }
;;   UD chains for insn luid 2 uid 112
;;      reg 137 { d126(bb 27 insn 154) }
;;   UD chains for insn luid 4 uid 233
;;      reg 216 { d141(bb 19 insn 117) }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 25) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u149(11){ }u150(13){ }u151(25){ }u152(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 154 216
;; lr  def 	 135 154 181 215
;; live  in  	 136 137 144 145 154 216 217
;; live  gen 	 135 154 181 215
;; live  kill	
;; rd  in  	(22)
19, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142
;; rd  gen 	(4)
123, 132, 134, 140
;; rd  kill	(6)
123, 131, 132, 133, 134, 140

;; Pred edge  25 [91.0%] 
(code_label 141 233 115 20 18 "" [1 uses])

(note 115 141 116 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 116 115 234 20 init/calibrate.c:223 (set (reg/v:SI 154 [ lpj ])
        (plus:SI (reg/v:SI 154 [ lpj ])
            (reg/v:SI 136 [ loopadd.202 ]))) 4 {*arm_addsi3} (nil))

(insn 234 116 118 20 init/calibrate.c:224 (set (reg/f:SI 181)
        (reg/f:SI 216)) -1 (nil))

(insn 118 234 235 20 init/calibrate.c:224 (set (reg/v:SI 135 [ ticks.203 ])
        (mem/v/c/i:SI (reg/f:SI 216) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 181)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))

(insn 235 118 122 20 init/calibrate.c:225 discrim 1 (set (reg/f:SI 215)
        (reg/f:SI 216)) -1 (nil))
;; End of basic block 20 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 154 216 217
;; live  out 	 135 136 137 144 145 154 216 217
;; rd  out 	(20)
19, 122, 123, 124, 125, 126, 127, 128, 129, 130, 132, 134, 135, 136, 137, 138, 139, 140, 141, 142
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 116
;;      reg 136 { d125(bb 24 insn 138) d124(bb 19 insn 111) }
;;      reg 154 { d133(bb 23 insn 135) d132(bb 20 insn 116) d131(bb 19 insn 112) }
;;   UD chains for insn luid 1 uid 234
;;      reg 216 { d141(bb 19 insn 117) }
;;   UD chains for insn luid 2 uid 118
;;      reg 216 { d141(bb 19 insn 117) }
;;   UD chains for insn luid 3 uid 235
;;      reg 216 { d141(bb 19 insn 117) }


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 20 31) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u156(11){ }u157(13){ }u158(25){ }u159(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 216 217
;; lr  def 	 24 [cc] 141 182
;; live  in  	 135 136 137 144 145 154 216 217
;; live  gen 	 24 [cc] 141 182
;; live  kill	
;; rd  in  	(21)
16, 19, 122, 123, 124, 125, 126, 127, 128, 129, 130, 132, 134, 135, 136, 137, 138, 139, 140, 141, 142
;; rd  gen 	(3)
16, 127, 135
;; rd  kill	(7)
16, 17, 18, 19, 20, 127, 135

;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  31 [100.0%]  (fallthru)
(code_label 122 235 119 21 16 "" [0 uses])

(note 119 122 236 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 236 119 121 21 init/calibrate.c:225 discrim 1 (set (reg/f:SI 182)
        (reg/f:SI 217)) -1 (nil))

(insn 121 236 123 21 init/calibrate.c:225 discrim 1 (set (reg:SI 141 [ jiffies.135 ])
        (mem/v/c/i:SI (reg/f:SI 216) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
        (nil)))

(insn 123 121 124 21 init/calibrate.c:225 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ ticks.203 ])
            (reg:SI 141 [ jiffies.135 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 141 [ jiffies.135 ])
        (nil)))

(jump_insn 124 123 228 21 init/calibrate.c:225 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 228)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil))))
;; End of basic block 21 -> ( 31 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 154 216 217
;; live  out 	 135 136 137 144 145 154 216 217
;; rd  out 	(20)
16, 122, 123, 124, 125, 126, 127, 128, 129, 130, 132, 134, 135, 136, 137, 138, 139, 140, 141, 142
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 236
;;      reg 217 { d142(bb 19 insn 233) }
;;   UD chains for insn luid 1 uid 121
;;      reg 216 { d141(bb 19 insn 117) }
;;   UD chains for insn luid 2 uid 123
;;      reg 135 { d123(bb 20 insn 118) }
;;      reg 141 { d127(bb 21 insn 121) }
;;   UD chains for insn luid 3 uid 124
;;      reg 24 { d16(bb 21 insn 123) }


;; Succ edge  31 [86.0%]  (dfs_back)
;; Succ edge  22 [14.0%]  (fallthru,loop_exit)

;; Start of basic block ( 21) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 135 136 137 144 145 154 216 217
;; live  gen 	
;; live  kill	
;; rd  in  	(20)
16, 122, 123, 124, 125, 126, 127, 128, 129, 130, 132, 134, 135, 136, 137, 138, 139, 140, 141, 142
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  21 [86.0%]  (dfs_back)
(code_label 228 124 227 31 21 "" [1 uses])

(note 227 228 125 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 31 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 154 216 217
;; live  out 	 135 136 137 144 145 154 216 217
;; rd  out 	(20)
16, 122, 123, 124, 125, 126, 127, 128, 129, 130, 132, 134, 135, 136, 137, 138, 139, 140, 141, 142
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u164(11){ }u165(13){ }u166(25){ }u167(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 217
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 142
;; live  in  	 136 137 144 145 154 216 217
;; live  gen 	 0 [r0] 24 [cc] 134 142
;; live  kill	 14 [lr]
;; rd  in  	(20)
16, 122, 123, 124, 125, 126, 127, 128, 129, 130, 132, 134, 135, 136, 137, 138, 139, 140, 141, 142
;; rd  gen 	(3)
18, 122, 128
;; rd  kill	(8)
6, 16, 17, 18, 19, 20, 122, 128

;; Pred edge  21 [14.0%]  (fallthru,loop_exit)
(note 125 227 127 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 127 125 128 22 init/calibrate.c:227 (set (reg/v:SI 134 [ ticks.204 ])
        (mem/v/c/i:SI (reg/f:SI 217) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
        (nil)))

(insn 128 127 129 22 init/calibrate.c:228 (set (reg:SI 0 r0)
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (nil))

(call_insn 129 128 131 22 init/calibrate.c:228 (parallel [
            (call (mem:SI (symbol_ref:SI ("__delay") [flags 0x41] <function_decl 0x10b98200 __delay>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 131 129 132 22 init/calibrate.c:229 (set (reg:SI 142 [ jiffies.137 ])
        (mem/v/c/i:SI (reg/f:SI 217) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 182)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))

(insn 132 131 133 22 init/calibrate.c:229 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ jiffies.137 ])
            (reg/v:SI 134 [ ticks.204 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 142 [ jiffies.137 ])
        (expr_list:REG_DEAD (reg/v:SI 134 [ ticks.204 ])
            (nil))))

(jump_insn 133 132 134 22 init/calibrate.c:229 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 136)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 22 -> ( 23 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; live  out 	 136 137 144 145 154 216 217
;; rd  out 	(20)
18, 122, 123, 124, 125, 126, 127, 128, 129, 130, 132, 134, 135, 136, 137, 138, 139, 140, 141, 142
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 127
;;      reg 217 { d142(bb 19 insn 233) }
;;   UD chains for insn luid 1 uid 128
;;      reg 154 { d132(bb 20 insn 116) }
;;   UD chains for insn luid 2 uid 129
;;      reg 13 { }
;;      reg 0 { d0(bb 22 insn 128) }
;;   UD chains for insn luid 3 uid 131
;;      reg 217 { d142(bb 19 insn 233) }
;;   UD chains for insn luid 4 uid 132
;;      reg 134 { d122(bb 22 insn 127) }
;;      reg 142 { d128(bb 22 insn 131) }
;;   UD chains for insn luid 5 uid 133
;;      reg 24 { d18(bb 22 insn 132) }


;; Succ edge  23 [72.0%]  (fallthru)
;; Succ edge  24 [28.0%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u178(11){ }u179(13){ }u180(25){ }u181(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 154
;; lr  def 	 154
;; live  in  	 136 137 144 145 154 216 217
;; live  gen 	 154
;; live  kill	
;; rd  in  	(20)
18, 122, 123, 124, 125, 126, 127, 128, 129, 130, 132, 134, 135, 136, 137, 138, 139, 140, 141, 142
;; rd  gen 	(1)
133
;; rd  kill	(3)
131, 132, 133

;; Pred edge  22 [72.0%]  (fallthru)
(note 134 133 135 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 135 134 136 23 init/calibrate.c:230 (set (reg/v:SI 154 [ lpj ])
        (minus:SI (reg/v:SI 154 [ lpj ])
            (reg/v:SI 136 [ loopadd.202 ]))) 28 {*arm_subsi3_insn} (nil))
;; End of basic block 23 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; live  out 	 136 137 144 145 154 216 217
;; rd  out 	(20)
18, 122, 123, 124, 125, 126, 127, 128, 129, 130, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 135
;;      reg 136 { d125(bb 24 insn 138) d124(bb 19 insn 111) }
;;      reg 154 { d132(bb 20 insn 116) }


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 22 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u184(11){ }u185(13){ }u186(25){ }u187(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 136
;; live  in  	 136 137 144 145 154 216 217
;; live  gen 	 136
;; live  kill	
;; rd  in  	(21)
18, 122, 123, 124, 125, 126, 127, 128, 129, 130, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142
;; rd  gen 	(1)
125
;; rd  kill	(2)
124, 125

;; Pred edge  22 [28.0%] 
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 136 135 137 24 17 "" [1 uses])

(note 137 136 138 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 138 137 139 24 init/calibrate.c:231 (set (reg/v:SI 136 [ loopadd.202 ])
        (lshiftrt:SI (reg/v:SI 136 [ loopadd.202 ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))
;; End of basic block 24 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; live  out 	 136 137 144 145 154 216 217
;; rd  out 	(20)
18, 122, 123, 125, 126, 127, 128, 129, 130, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 138
;;      reg 136 { d125(bb 24 insn 138) d124(bb 19 insn 111) }


;; Succ edge  25 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 19 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u189(11){ }u190(13){ }u191(25){ }u192(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145
;; lr  def 	 24 [cc]
;; live  in  	 136 137 144 145 154 216 217
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(23)
18, 20, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142
;; rd  gen 	(1)
19
;; rd  kill	(5)
16, 17, 18, 19, 20

;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru,dfs_back)
(code_label 139 138 140 25 15 "" [0 uses])

(note 140 139 142 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 142 140 143 25 init/calibrate.c:222 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ loopadd.202 ])
            (reg/v:SI 145 [ chop_limit ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 143 142 144 25 init/calibrate.c:222 discrim 1 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 141)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 25 -> ( 20 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; live  out 	 136 137 144 145 154 216 217
;; rd  out 	(22)
19, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 142
;;      reg 136 { d125(bb 24 insn 138) d124(bb 19 insn 111) }
;;      reg 145 { d130(bb 19 insn 110) }
;;   UD chains for insn luid 1 uid 143
;;      reg 24 { d19(bb 25 insn 142) }


;; Succ edge  20 [91.0%] 
;; Succ edge  26 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u196(11){ }u197(13){ }u198(25){ }u199(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 154
;; lr  def 	 24 [cc] 185 186 187 188
;; live  in  	 136 137 144 154
;; live  gen 	 24 [cc] 185 186 187 188
;; live  kill	
;; rd  in  	(22)
19, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142
;; rd  gen 	(5)
20, 136, 137, 138, 139
;; rd  kill	(9)
16, 17, 18, 19, 20, 136, 137, 138, 139

;; Pred edge  25 [9.0%]  (fallthru,loop_exit)
(note 144 143 146 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 146 144 147 26 init/calibrate.c:238 (set (reg:SI 185)
        (ashift:SI (reg/v:SI 136 [ loopadd.202 ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 136 [ loopadd.202 ])
        (nil)))

(insn 147 146 148 26 init/calibrate.c:238 (set (reg:SI 186)
        (plus:SI (reg:SI 185)
            (reg/v:SI 154 [ lpj ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 185)
        (nil)))

(insn 148 147 149 26 init/calibrate.c:238 (set (reg:SI 187)
        (ashift:SI (reg/v:SI 144 [ loopadd ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 149 148 150 26 init/calibrate.c:238 (set (reg:SI 188)
        (plus:SI (reg:SI 187)
            (reg/v:SI 137 [ lpj.201 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_DEAD (reg/v:SI 137 [ lpj.201 ])
            (nil))))

(insn 150 149 151 26 init/calibrate.c:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (reg:SI 188))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 188)
        (expr_list:REG_DEAD (reg:SI 186)
            (nil))))

(jump_insn 151 150 152 26 init/calibrate.c:238 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 157)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil))))
;; End of basic block 26 -> ( 27 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 154
;; live  out 	 144 154
;; rd  out 	(22)
20, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 146
;;      reg 136 { d125(bb 24 insn 138) d124(bb 19 insn 111) }
;;   UD chains for insn luid 1 uid 147
;;      reg 154 { d133(bb 23 insn 135) d132(bb 20 insn 116) d131(bb 19 insn 112) }
;;      reg 185 { d136(bb 26 insn 146) }
;;   UD chains for insn luid 2 uid 148
;;      reg 144 { d129(bb 27 insn 153) }
;;   UD chains for insn luid 3 uid 149
;;      reg 137 { d126(bb 27 insn 154) }
;;      reg 187 { d138(bb 26 insn 148) }
;;   UD chains for insn luid 4 uid 150
;;      reg 186 { d137(bb 26 insn 147) }
;;      reg 188 { d139(bb 26 insn 149) }
;;   UD chains for insn luid 5 uid 151
;;      reg 24 { d20(bb 26 insn 150) }


;; Succ edge  27 [91.0%]  (fallthru)
;; Succ edge  28 [9.0%]  (loop_exit)

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u210(11){ }u211(13){ }u212(25){ }u213(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 154
;; lr  def 	 137 144
;; live  in  	 144 154
;; live  gen 	 137 144
;; live  kill	
;; rd  in  	(22)
20, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142
;; rd  gen 	(2)
126, 129
;; rd  kill	(2)
126, 129

;; Pred edge  26 [91.0%]  (fallthru)
(note 152 151 153 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 154 27 init/calibrate.c:240 (set (reg/v:SI 144 [ loopadd ])
        (ashift:SI (reg/v:SI 144 [ loopadd ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 154 153 157 27 init/calibrate.c:240 (set (reg/v:SI 137 [ lpj.201 ])
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 154 [ lpj ])
        (nil)))
;; End of basic block 27 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144
;; live  out 	 137 144
;; rd  out 	(22)
20, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 153
;;      reg 144 { d129(bb 27 insn 153) }
;;   UD chains for insn luid 1 uid 154
;;      reg 154 { d133(bb 23 insn 135) d132(bb 20 insn 116) d131(bb 19 insn 112) }


;; Succ edge  19 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 4 7 10 6 26 3) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u216(11){ }u217(13){ }u218(25){ }u219(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; lr  def 	 24 [cc] 150 189 190 191 192 193
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  gen 	 24 [cc] 150 189 190 191 192 193
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%] 
;; Pred edge  26 [9.0%]  (loop_exit)
;; Pred edge  3 [100.0%] 
(code_label 157 154 158 28 7 "" [3 uses])

(note 158 157 159 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 159 158 160 28 init/calibrate.c:278 (set (reg/f:SI 189)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 160 159 161 28 init/calibrate.c:278 (set (reg/v:SI 150 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 189)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 2788871)) -1 (expr_list:REG_DEAD (reg/f:SI 189)
        (nil)))

(insn 161 160 162 28 init/calibrate.c:278 (set (reg/f:SI 190)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c0ba20 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 162 161 163 28 init/calibrate.c:278 (set (reg:SI 191)
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 153 [ this_cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 190)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 190)
        (expr_list:REG_DEAD (reg/v:SI 153 [ this_cpu ])
            (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 153 [ this_cpu ])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c0ba20 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
                (nil)))))

(insn 163 162 164 28 init/calibrate.c:278 (set (mem:SI (plus:SI (reg/v:SI 150 [ __ptr ])
                (reg:SI 191)) [0 S4 A32])
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 191)
        (expr_list:REG_DEAD (reg/v:SI 150 [ __ptr ])
            (nil))))

(insn 164 163 165 28 init/calibrate.c:279 (set (reg/f:SI 192)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 165 164 166 28 init/calibrate.c:279 (set (reg:SI 193 [ printed ])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 192)
                    (const_int 4 [0x4])) [0 printed+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 192)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 4 [0x4]))) [0 printed+0 S1 A8]))
            (nil))))

(insn 166 165 167 28 init/calibrate.c:279 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 193 [ printed ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 193 [ printed ])
        (nil)))

(jump_insn 167 166 168 28 init/calibrate.c:279 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 187)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 28 -> ( 29 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 160
;;      reg 189 { }
;;   UD chains for insn luid 3 uid 162
;;      reg 153 { }
;;      reg 190 { }
;;   eq_note reg 153 { }
;;   UD chains for insn luid 4 uid 163
;;      reg 150 { }
;;      reg 154 { }
;;      reg 191 { }
;;   UD chains for insn luid 6 uid 165
;;      reg 192 { }
;;   UD chains for insn luid 7 uid 166
;;      reg 193 { }
;;   UD chains for insn luid 8 uid 167
;;      reg 24 { }


;; Succ edge  29 [0.0%]  (fallthru)
;; Succ edge  30 [100.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u229(11){ }u230(13){ }u231(25){ }u232(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 198 208
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 198 208
;; live  kill	 14 [lr]

;; Pred edge  28 [0.0%]  (fallthru)
(note 168 167 170 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 170 168 171 29 init/calibrate.c:280 (set (reg:SI 0 r0)
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (nil))

(insn 171 170 172 29 init/calibrate.c:280 (set (reg:SI 1 r1)
        (const_int 5000 [0x1388])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 172 171 173 29 init/calibrate.c:280 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 173 172 174 29 init/calibrate.c:280 (set (reg:SI 198)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EQUAL (udiv:SI (reg/v:SI 154 [ lpj ])
                (const_int 5000 [0x1388]))
            (nil))))

(insn 174 173 175 29 init/calibrate.c:280 (set (reg:SI 0 r0)
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (nil))

(insn 175 174 176 29 init/calibrate.c:280 (set (reg:SI 1 r1)
        (const_int 50 [0x32])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 176 175 179 29 init/calibrate.c:280 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 179 176 180 29 init/calibrate.c:280 (set (reg:SI 1 r1)
        (const_int 100 [0x64])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 180 179 181 29 init/calibrate.c:280 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidivmod") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 181 180 182 29 init/calibrate.c:280 (set (reg:SI 208 [+4 ])
        (reg:SI 1 r1 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [+4 ])
        (nil)))

(insn 182 181 183 29 init/calibrate.c:280 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10c67600>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10c67600>)
        (nil)))

(insn 183 182 184 29 init/calibrate.c:280 (set (reg:SI 1 r1)
        (reg:SI 198)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 198)
        (nil)))

(insn 184 183 185 29 init/calibrate.c:280 (set (reg:SI 2 r2)
        (reg:SI 208 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 208 [+4 ])
        (nil)))

(insn 185 184 186 29 init/calibrate.c:280 (set (reg:SI 3 r3)
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (nil))

(call_insn 186 185 187 29 init/calibrate.c:280 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 29 -> ( 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 170
;;      reg 154 { }
;;   UD chains for insn luid 2 uid 172
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 3 uid 173
;;      reg 0 { }
;;   eq_note reg 154 { }
;;   UD chains for insn luid 4 uid 174
;;      reg 154 { }
;;   UD chains for insn luid 6 uid 176
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 8 uid 180
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 9 uid 181
;;      reg 1 { }
;;   UD chains for insn luid 11 uid 183
;;      reg 198 { }
;;   UD chains for insn luid 12 uid 184
;;      reg 208 { }
;;   UD chains for insn luid 13 uid 185
;;      reg 154 { }
;;   UD chains for insn luid 14 uid 186
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 28 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u260(11){ }u261(13){ }u262(25){ }u263(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  def 	 209 210 211
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; live  gen 	 209 210 211
;; live  kill	

;; Pred edge  28 [100.0%] 
;; Pred edge  29 [100.0%]  (fallthru)
(code_label 187 186 188 30 19 "" [1 uses])

(note 188 187 189 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 189 188 190 30 init/calibrate.c:284 (set (reg/f:SI 209)
        (symbol_ref:SI ("loops_per_jiffy") [flags 0xc0] <var_decl 0x10b96180 loops_per_jiffy>)) 167 {*arm_movsi_insn} (nil))

(insn 190 189 191 30 init/calibrate.c:284 (set (mem/c/i:SI (reg/f:SI 209) [0 loops_per_jiffy+0 S4 A32])
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 209)
        (expr_list:REG_DEAD (reg/v:SI 154 [ lpj ])
            (nil))))

(insn 191 190 192 30 init/calibrate.c:285 (set (reg/f:SI 210)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 192 191 194 30 init/calibrate.c:285 (set (reg:SI 211)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 194 192 0 30 init/calibrate.c:285 (set (mem/c/i:QI (plus:SI (reg/f:SI 210)
                (const_int 4 [0x4])) [0 printed+0 S1 A8])
        (subreg:QI (reg:SI 211) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 211)
        (expr_list:REG_DEAD (reg/f:SI 210)
            (expr_list:REG_EQUAL (const_int 1 [0x1])
                (nil)))))
;; End of basic block 30 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 190
;;      reg 154 { }
;;      reg 209 { }
;;   UD chains for insn luid 4 uid 194
;;      reg 210 { }
;;      reg 211 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

*****ending processing of loop  ******
Set in insn 117 is invariant (0), cost 24, depends on 
Set in insn 233 is invariant (1), cost 16, depends on 0
Set in insn 234 is invariant (2), cost 16, depends on 0
Set in insn 235 is invariant (3), cost 16, depends on 0
Set in insn 236 is invariant (4), cost 16, depends on 1
Invariant 2 is equivalent to invariant 1.
Invariant 3 is equivalent to invariant 1.
Decided to move invariant 4
Decided to move invariant 1
Decided to move invariant 0
deferring rescan insn with uid = 117.
deferring rescan insn with uid = 117.
deferring rescan insn with uid = 237.
changing bb of uid 117
  from 19 to 18
deferring rescan insn with uid = 121.
deferring rescan insn with uid = 235.
deferring rescan insn with uid = 118.
deferring rescan insn with uid = 234.
deferring rescan insn with uid = 233.
deferring rescan insn with uid = 233.
deferring rescan insn with uid = 233.
deferring rescan insn with uid = 238.
changing bb of uid 233
  from 19 to 18
deferring rescan insn with uid = 131.
deferring rescan insn with uid = 127.
deferring rescan insn with uid = 236.
deferring rescan insn with uid = 239.
deferring deletion of insn with uid = 234.
deferring rescan insn with uid = 240.
deferring deletion of insn with uid = 235.
deferring rescan insn with uid = 236.
deferring rescan insn with uid = 236.
deferring rescan insn with uid = 241.
changing bb of uid 236
  from 21 to 18
starting the processing of deferred insns
deleting insn with uid = 234.
deleting insn with uid = 235.
rescanning insn with uid = 117.
deleting insn with uid = 117.
rescanning insn with uid = 118.
deleting insn with uid = 118.
rescanning insn with uid = 121.
deleting insn with uid = 121.
rescanning insn with uid = 127.
deleting insn with uid = 127.
rescanning insn with uid = 131.
deleting insn with uid = 131.
rescanning insn with uid = 233.
deleting insn with uid = 233.
rescanning insn with uid = 236.
deleting insn with uid = 236.
rescanning insn with uid = 237.
deleting insn with uid = 237.
rescanning insn with uid = 238.
deleting insn with uid = 238.
rescanning insn with uid = 239.
deleting insn with uid = 239.
rescanning insn with uid = 240.
deleting insn with uid = 240.
rescanning insn with uid = 241.
deleting insn with uid = 241.
ending the processing of deferred insns
setting blocks to analyze 15, 16, 17, 32
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 34 n_edges 47 count 9 ( 0.26)
df_worklist_dataflow_doublequeue:n_basic_blocks 34 n_edges 47 count 11 ( 0.32)
df_worklist_dataflow_doublequeue:n_basic_blocks 34 n_edges 47 count 11 ( 0.32)


starting region dump


calibrate_delay

Dataflow summary:
def_info->table_size = 129, use_info->table_size = 273
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={20d,11u} r1={15d,5u} r2={12d,1u} r3={12d,1u} r11={1d,33u} r12={11d} r13={1d,44u,1d} r14={11d,1u} r15={10d} r16={10d} r17={10d} r18={10d} r19={10d} r20={10d} r21={10d} r22={10d} r23={10d} r24={24d,14u} r25={1d,33u} r26={1d,32u} r27={10d} r28={10d} r29={10d} r30={10d} r31={10d} r32={10d} r33={10d} r34={10d} r35={10d} r36={10d} r37={10d} r38={10d} r39={10d} r40={10d} r41={10d} r42={10d} r43={10d} r44={10d} r45={10d} r46={10d} r47={10d} r48={10d} r49={10d} r50={10d} r51={10d} r52={10d} r53={10d} r54={10d} r55={10d} r56={10d} r57={10d} r58={10d} r59={10d} r60={10d} r61={10d} r62={10d} r63={10d} r64={10d} r65={10d} r66={10d} r67={10d} r68={10d} r69={10d} r70={10d} r71={10d} r72={10d} r73={10d} r74={10d} r75={10d} r76={10d} r77={10d} r78={10d} r79={10d} r80={10d} r81={10d} r82={10d} r83={10d} r84={10d} r85={10d} r86={10d} r87={10d} r88={10d} r89={10d} r90={10d} r91={10d} r92={10d} r93={10d} r94={10d} r95={10d} r96={10d} r97={10d} r98={10d} r99={10d} r100={10d} r101={10d} r102={10d} r103={10d} r104={10d} r105={10d} r106={10d} r107={10d} r108={10d} r109={10d} r110={10d} r111={10d} r112={10d} r113={10d} r114={10d} r115={10d} r116={10d} r117={10d} r118={10d} r119={10d} r120={10d} r121={10d} r122={10d} r123={10d} r124={10d} r125={10d} r126={10d} r127={10d} r134={1d,1u} r135={1d,1u} r136={2d,5u} r137={2d,3u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={2d,4u} r145={1d,1u} r146={2d,2u} r147={2d,5u,1d} r148={3d,4u} r150={1d,1u} r152={1d,1u} r153={1d,2u,2d} r154={6d,12u,1d} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,2u} r163={1d,1u} r165={1d,1u} r174={1d,1u} r175={1d,2u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d} r182={1d} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r198={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,3u} r214={1d,2u} r215={1d} r216={1d} r217={1d} r218={1d,4u} r219={1d,6u} r220={1d,1u} 
;;    total ref usage 1552{1278d,269u,5e} in 125{115 regular + 10 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119
0[0,2] 1[2,1] 2[3,1] 3[4,1] 12[5,1] 14[6,1] 15[7,1] 16[8,1] 17[9,1] 18[10,1] 19[11,1] 20[12,1] 21[13,1] 22[14,1] 23[15,1] 24[16,3] 27[19,1] 28[20,1] 29[21,1] 30[22,1] 31[23,1] 32[24,1] 33[25,1] 34[26,1] 35[27,1] 36[28,1] 37[29,1] 38[30,1] 39[31,1] 40[32,1] 41[33,1] 42[34,1] 43[35,1] 44[36,1] 45[37,1] 46[38,1] 47[39,1] 48[40,1] 49[41,1] 50[42,1] 51[43,1] 52[44,1] 53[45,1] 54[46,1] 55[47,1] 56[48,1] 57[49,1] 58[50,1] 59[51,1] 60[52,1] 61[53,1] 62[54,1] 63[55,1] 64[56,1] 65[57,1] 66[58,1] 67[59,1] 68[60,1] 69[61,1] 70[62,1] 71[63,1] 72[64,1] 73[65,1] 74[66,1] 75[67,1] 76[68,1] 77[69,1] 78[70,1] 79[71,1] 80[72,1] 81[73,1] 82[74,1] 83[75,1] 84[76,1] 85[77,1] 86[78,1] 87[79,1] 88[80,1] 89[81,1] 90[82,1] 91[83,1] 92[84,1] 93[85,1] 94[86,1] 95[87,1] 96[88,1] 97[89,1] 98[90,1] 99[91,1] 100[92,1] 101[93,1] 102[94,1] 103[95,1] 104[96,1] 105[97,1] 106[98,1] 107[99,1] 108[100,1] 109[101,1] 110[102,1] 111[103,1] 112[104,1] 113[105,1] 114[106,1] 115[107,1] 116[108,1] 117[109,1] 118[110,1] 119[111,1] 120[112,1] 121[113,1] 122[114,1] 123[115,1] 124[116,1] 125[117,1] 126[118,1] 127[119,1] 140[120,1] 144[121,1] 146[122,1] 147[123,1] 148[124,2] 177[126,1] 178[127,1] 179[128,1] 

( 14 32 )->[15]->( 16 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u106(11){ }u107(13){ }u108(25){ }u109(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148
;; lr  def 	 24 [cc] 148 177 178
;; live  in  	 146 147 148
;; live  gen 	 24 [cc] 148 177 178
;; live  kill	
;; rd  in  	(10)
18, 120, 121, 122, 123, 124, 125, 126, 127, 128
;; rd  gen 	(4)
16, 124, 126, 127
;; rd  kill	(7)
16, 17, 18, 124, 125, 126, 127
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; live  out 	 146 147 148
;; rd  out 	(9)
16, 120, 121, 122, 123, 124, 126, 127, 128
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 86
;;      reg 148 { d125(bb 16 insn 93) d124(bb 15 insn 86) }
;;   UD chains for insn luid 2 uid 88
;;      reg 147 { d123(bb 16 insn 92) }
;;      reg 178 { d127(bb 15 insn 87) }
;;   eq_note reg 147 { d123(bb 16 insn 92) }
;;   UD chains for insn luid 3 uid 89
;;      reg 148 { d124(bb 15 insn 86) }
;;      reg 177 { d126(bb 15 insn 88) }
;;   UD chains for insn luid 4 uid 90
;;      reg 24 { d16(bb 15 insn 89) }

( 15 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u116(11){ }u117(13){ }u118(25){ }u119(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 147 148
;; live  in  	 146 147
;; live  gen 	 147 148
;; live  kill	
;; rd  in  	(9)
16, 120, 121, 122, 123, 124, 126, 127, 128
;; rd  gen 	(2)
123, 125
;; rd  kill	(3)
123, 124, 125
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; live  out 	 146 147 148
;; rd  out 	(9)
16, 120, 121, 122, 123, 125, 126, 127, 128
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 92
;;      reg 147 { d123(bb 16 insn 92) }

( 15 16 )->[17]->( 32 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u121(11){ }u122(13){ }u123(25){ }u124(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 144 146 179
;; live  in  	 146 147 148
;; live  gen 	 0 [r0] 24 [cc] 140 144 146 179
;; live  kill	 14 [lr]
;; rd  in  	(10)
16, 120, 121, 122, 123, 124, 125, 126, 127, 128
;; rd  gen 	(5)
18, 120, 121, 122, 128
;; rd  kill	(8)
6, 16, 17, 18, 120, 121, 122, 128
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; live  out 	 146 147 148
;; rd  out 	(10)
18, 120, 121, 122, 123, 124, 125, 126, 127, 128
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 96
;;      reg 147 { d123(bb 16 insn 92) }
;;   UD chains for insn luid 1 uid 97
;;      reg 144 { d121(bb 17 insn 96) }
;;   UD chains for insn luid 2 uid 98
;;      reg 13 { }
;;      reg 0 { d0(bb 17 insn 97) }
;;   UD chains for insn luid 3 uid 99
;;      reg 146 { d122(bb 17 insn 99) }
;;      reg 147 { d123(bb 16 insn 92) }
;;   UD chains for insn luid 5 uid 101
;;      reg 179 { d128(bb 17 insn 100) }
;;   UD chains for insn luid 6 uid 103
;;      reg 138 { }
;;      reg 140 { d120(bb 17 insn 101) }
;;   UD chains for insn luid 7 uid 104
;;      reg 24 { d18(bb 17 insn 103) }

( 17 )->[32]->( 15 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 146 147 148
;; live  gen 	
;; live  kill	
;; rd  in  	(10)
18, 120, 121, 122, 123, 124, 125, 126, 127, 128
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; live  out 	 146 147 148
;; rd  out 	(10)
18, 120, 121, 122, 123, 124, 125, 126, 127, 128
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }

*****starting processing of loop  ******


calibrate_delay

Dataflow summary:
def_info->table_size = 129, use_info->table_size = 273
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={20d,11u} r1={15d,5u} r2={12d,1u} r3={12d,1u} r11={1d,33u} r12={11d} r13={1d,44u,1d} r14={11d,1u} r15={10d} r16={10d} r17={10d} r18={10d} r19={10d} r20={10d} r21={10d} r22={10d} r23={10d} r24={24d,14u} r25={1d,33u} r26={1d,32u} r27={10d} r28={10d} r29={10d} r30={10d} r31={10d} r32={10d} r33={10d} r34={10d} r35={10d} r36={10d} r37={10d} r38={10d} r39={10d} r40={10d} r41={10d} r42={10d} r43={10d} r44={10d} r45={10d} r46={10d} r47={10d} r48={10d} r49={10d} r50={10d} r51={10d} r52={10d} r53={10d} r54={10d} r55={10d} r56={10d} r57={10d} r58={10d} r59={10d} r60={10d} r61={10d} r62={10d} r63={10d} r64={10d} r65={10d} r66={10d} r67={10d} r68={10d} r69={10d} r70={10d} r71={10d} r72={10d} r73={10d} r74={10d} r75={10d} r76={10d} r77={10d} r78={10d} r79={10d} r80={10d} r81={10d} r82={10d} r83={10d} r84={10d} r85={10d} r86={10d} r87={10d} r88={10d} r89={10d} r90={10d} r91={10d} r92={10d} r93={10d} r94={10d} r95={10d} r96={10d} r97={10d} r98={10d} r99={10d} r100={10d} r101={10d} r102={10d} r103={10d} r104={10d} r105={10d} r106={10d} r107={10d} r108={10d} r109={10d} r110={10d} r111={10d} r112={10d} r113={10d} r114={10d} r115={10d} r116={10d} r117={10d} r118={10d} r119={10d} r120={10d} r121={10d} r122={10d} r123={10d} r124={10d} r125={10d} r126={10d} r127={10d} r134={1d,1u} r135={1d,1u} r136={2d,5u} r137={2d,3u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={2d,4u} r145={1d,1u} r146={2d,2u} r147={2d,5u,1d} r148={3d,4u} r150={1d,1u} r152={1d,1u} r153={1d,2u,2d} r154={6d,12u,1d} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,2u} r163={1d,1u} r165={1d,1u} r174={1d,1u} r175={1d,2u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d} r182={1d} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r198={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,3u} r214={1d,2u} r215={1d} r216={1d} r217={1d} r218={1d,4u} r219={1d,6u} r220={1d,1u} 
;;    total ref usage 1552{1278d,269u,5e} in 125{115 regular + 10 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119
0[0,2] 1[2,1] 2[3,1] 3[4,1] 12[5,1] 14[6,1] 15[7,1] 16[8,1] 17[9,1] 18[10,1] 19[11,1] 20[12,1] 21[13,1] 22[14,1] 23[15,1] 24[16,3] 27[19,1] 28[20,1] 29[21,1] 30[22,1] 31[23,1] 32[24,1] 33[25,1] 34[26,1] 35[27,1] 36[28,1] 37[29,1] 38[30,1] 39[31,1] 40[32,1] 41[33,1] 42[34,1] 43[35,1] 44[36,1] 45[37,1] 46[38,1] 47[39,1] 48[40,1] 49[41,1] 50[42,1] 51[43,1] 52[44,1] 53[45,1] 54[46,1] 55[47,1] 56[48,1] 57[49,1] 58[50,1] 59[51,1] 60[52,1] 61[53,1] 62[54,1] 63[55,1] 64[56,1] 65[57,1] 66[58,1] 67[59,1] 68[60,1] 69[61,1] 70[62,1] 71[63,1] 72[64,1] 73[65,1] 74[66,1] 75[67,1] 76[68,1] 77[69,1] 78[70,1] 79[71,1] 80[72,1] 81[73,1] 82[74,1] 83[75,1] 84[76,1] 85[77,1] 86[78,1] 87[79,1] 88[80,1] 89[81,1] 90[82,1] 91[83,1] 92[84,1] 93[85,1] 94[86,1] 95[87,1] 96[88,1] 97[89,1] 98[90,1] 99[91,1] 100[92,1] 101[93,1] 102[94,1] 103[95,1] 104[96,1] 105[97,1] 106[98,1] 107[99,1] 108[100,1] 109[101,1] 110[102,1] 111[103,1] 112[104,1] 113[105,1] 114[106,1] 115[107,1] 116[108,1] 117[109,1] 118[110,1] 119[111,1] 120[112,1] 121[113,1] 122[114,1] 123[115,1] 124[116,1] 125[117,1] 126[118,1] 127[119,1] 140[120,1] 144[121,1] 146[122,1] 147[123,1] 148[124,2] 177[126,1] 178[127,1] 179[128,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 152 153 155 156 157 158 159 160 213
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 152 153 155 156 157 158 159 160 213
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 2 7 2 init/calibrate.c:253 (set (reg:SI 157)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 7 6 8 2 init/calibrate.c:253 (set (reg:SI 156)
        (and:SI (reg:SI 157)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 8 7 9 2 init/calibrate.c:253 (set (reg/v:SI 153 [ this_cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 156)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 156)
        (nil)))

(insn 9 8 10 2 init/calibrate.c:255 (set (reg/f:SI 158)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 init/calibrate.c:255 (set (reg/v:SI 152 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 158)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 2785931)) -1 (expr_list:REG_DEAD (reg/f:SI 158)
        (nil)))

(insn 11 10 12 2 init/calibrate.c:255 (set (reg/f:SI 159)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c0ba20 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 init/calibrate.c:255 (set (reg:SI 155 [ D.6774 ])
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 153 [ this_cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 159)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 159)
        (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 153 [ this_cpu ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c0ba20 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
            (nil))))

(insn 13 12 14 2 init/calibrate.c:255 (set (reg:SI 160)
        (mem:SI (plus:SI (reg/v:SI 152 [ __ptr ])
                (reg:SI 155 [ D.6774 ])) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 155 [ D.6774 ])
        (expr_list:REG_DEAD (reg/v:SI 152 [ __ptr ])
            (nil))))

(insn 14 13 222 2 init/calibrate.c:255 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 222 14 15 2 (set (reg/f:SI 213)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(jump_insn 15 222 16 2 init/calibrate.c:255 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 160 213
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 160 213
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 6
;;      reg 13 { }
;;   UD chains for insn luid 1 uid 7
;;      reg 157 { }
;;   eq_note reg 13 { }
;;   UD chains for insn luid 2 uid 8
;;      reg 156 { }
;;   UD chains for insn luid 4 uid 10
;;      reg 158 { }
;;   UD chains for insn luid 6 uid 12
;;      reg 153 { }
;;      reg 159 { }
;;   eq_note reg 153 { }
;;   UD chains for insn luid 7 uid 13
;;      reg 152 { }
;;      reg 155 { }
;;   UD chains for insn luid 8 uid 14
;;      reg 160 { }
;;   UD chains for insn luid 10 uid 15
;;      reg 24 { }


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 160 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 213
;; lr  def 	 24 [cc] 154 163
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 160 213
;; live  gen 	 24 [cc] 154 163
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 16 15 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 19 16 21 3 init/calibrate.c:256 (set (reg/v:SI 154 [ lpj ])
        (reg:SI 160)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 160)
        (nil)))

(insn 21 19 22 3 init/calibrate.c:257 (set (reg:SI 163 [ printed ])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 213)
                    (const_int 4 [0x4])) [0 printed+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 213)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 4 [0x4]))) [0 printed+0 S1 A8]))
            (nil))))

(insn 22 21 23 3 init/calibrate.c:257 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163 [ printed ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 163 [ printed ])
        (nil)))

(jump_insn 23 22 24 3 init/calibrate.c:257 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 157)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 3 -> ( 4 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 19
;;      reg 160 { }
;;   UD chains for insn luid 1 uid 21
;;      reg 213 { }
;;   UD chains for insn luid 2 uid 22
;;      reg 163 { }
;;   UD chains for insn luid 3 uid 23
;;      reg 24 { }


;; Succ edge  4 [0.0%]  (fallthru)
;; Succ edge  28 [100.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  3 [0.0%]  (fallthru)
(note 24 23 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 26 24 27 4 init/calibrate.c:258 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10a205a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10a205a0>)
        (nil)))

(call_insn 27 26 30 4 init/calibrate.c:258 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 4 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 27
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(11){ }u34(13){ }u35(25){ }u36(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 213
;; lr  def 	 24 [cc] 154 165 214
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 213
;; live  gen 	 24 [cc] 154 165 214
;; live  kill	

;; Pred edge  2 [50.0%] 
(code_label 30 27 31 5 6 "" [1 uses])

(note 31 30 221 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 221 31 33 5 init/calibrate.c:260 (set (reg/f:SI 165)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 33 221 34 5 init/calibrate.c:260 (set (reg/v:SI 154 [ lpj ])
        (mem/c/i:SI (reg/f:SI 213) [0 preset_lpj+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 preset_lpj+0 S4 A32])
        (nil)))

(insn 34 33 225 5 init/calibrate.c:260 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 154 [ lpj ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 225 34 35 5 (set (reg:SI 214 [ printed ])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 213)
                    (const_int 4 [0x4])) [0 printed+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 213)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 4 [0x4]))) [0 printed+0 S1 A8]))
            (nil))))

(jump_insn 35 225 36 5 init/calibrate.c:260 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 47)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154 165 214
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154 165 214
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 33
;;      reg 213 { }
;;   UD chains for insn luid 2 uid 34
;;      reg 154 { }
;;   UD chains for insn luid 3 uid 225
;;      reg 213 { }
;;   UD chains for insn luid 4 uid 35
;;      reg 24 { }


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(11){ }u41(13){ }u42(25){ }u43(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 214
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154 214
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 36 35 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 39 36 40 6 init/calibrate.c:262 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 214 [ printed ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 214 [ printed ])
        (nil)))

(jump_insn 40 39 41 6 init/calibrate.c:262 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 157)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 6 -> ( 7 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 39
;;      reg 214 { }
;;   UD chains for insn luid 1 uid 40
;;      reg 24 { }


;; Succ edge  7 [0.0%]  (fallthru)
;; Succ edge  28 [100.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u48(11){ }u49(13){ }u50(25){ }u51(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  6 [0.0%]  (fallthru)
(note 41 40 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 43 41 44 7 init/calibrate.c:263 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10c46690>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10c46690>)
        (nil)))

(call_insn 44 43 47 7 init/calibrate.c:263 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 7 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 44
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u55(11){ }u56(13){ }u57(25){ }u58(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 214
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165 214
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  5 [50.0%] 
(code_label 47 44 48 8 8 "" [1 uses])

(note 48 47 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 51 48 52 8 init/calibrate.c:265 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 214 [ printed ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 214 [ printed ])
        (nil)))

(jump_insn 52 51 53 8 init/calibrate.c:265 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 8 -> ( 9 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 51
;;      reg 214 { }
;;   UD chains for insn luid 1 uid 52
;;      reg 24 { }


;; Succ edge  9 [100.0%]  (fallthru)
;; Succ edge  12 [0.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u63(11){ }u64(13){ }u65(25){ }u66(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165
;; lr  def 	 24 [cc] 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165
;; live  gen 	 24 [cc] 154
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
(note 53 52 55 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 55 53 56 9 init/calibrate.c:265 discrim 1 (set (reg/v:SI 154 [ lpj ])
        (mem/c/i:SI (plus:SI (reg/f:SI 165)
                (const_int 8 [0x8])) [0 lpj_fine+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 165)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 8 [0x8]))) [0 lpj_fine+0 S4 A32])
            (nil))))

(insn 56 55 57 9 init/calibrate.c:265 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 154 [ lpj ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 57 56 58 9 init/calibrate.c:265 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 0 [0x0])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 55
;;      reg 165 { }
;;   UD chains for insn luid 1 uid 56
;;      reg 154 { }
;;   UD chains for insn luid 2 uid 57
;;      reg 24 { }


;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  11

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  9 [100.0%]  (fallthru)
(note 58 57 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 60 58 61 10 init/calibrate.c:267 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10c5f0e0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10c5f0e0>)
        (nil)))

(call_insn 61 60 64 10 init/calibrate.c:267 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 10 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 61
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u78(11){ }u79(13){ }u80(25){ }u81(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  9
(code_label 64 61 65 11 10 "" [1 uses])

(note 65 64 67 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 67 65 68 11 init/calibrate.c:275 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10c51380>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10c51380>)
        (nil)))

(call_insn 68 67 69 11 init/calibrate.c:275 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 68
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 8 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u85(11){ }u86(13){ }u87(25){ }u88(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 143 174
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; live  gen 	 143 174
;; live  kill	

;; Pred edge  8 [0.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 69 68 70 12 9 "" [1 uses])

(note 70 69 71 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 12 init/calibrate.c:192 (set (reg/f:SI 174)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) 167 {*arm_movsi_insn} (nil))

(insn 72 71 76 12 init/calibrate.c:192 (set (reg/v:SI 143 [ ticks ])
        (mem/v/c/i:SI (reg/f:SI 174) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 174)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 72
;;      reg 174 { }


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 12 33) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u90(11){ }u91(13){ }u92(25){ }u93(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 139 175
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153
;; live  gen 	 24 [cc] 139 175
;; live  kill	

;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 76 72 73 13 11 "" [0 uses])

(note 73 76 74 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 75 13 init/calibrate.c:193 discrim 1 (set (reg/f:SI 175)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) 167 {*arm_movsi_insn} (nil))

(insn 75 74 77 13 init/calibrate.c:193 discrim 1 (set (reg:SI 139 [ jiffies.131 ])
        (mem/v/c/i:SI (reg/f:SI 175) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
        (nil)))

(insn 77 75 78 13 init/calibrate.c:193 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ ticks ])
            (reg:SI 139 [ jiffies.131 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 139 [ jiffies.131 ])
        (nil)))

(jump_insn 78 77 232 13 init/calibrate.c:193 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 232)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil))))
;; End of basic block 13 -> ( 33 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 75
;;      reg 175 { }
;;   UD chains for insn luid 2 uid 77
;;      reg 139 { }
;;      reg 143 { }
;;   UD chains for insn luid 3 uid 78
;;      reg 24 { }


;; Succ edge  33 [86.0%]  (dfs_back)
;; Succ edge  14 [14.0%]  (fallthru,loop_exit)

;; Start of basic block ( 13) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  13 [86.0%]  (dfs_back)
(code_label 232 78 231 33 23 "" [1 uses])

(note 231 232 79 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 33 -> ( 13)
;; lr  out 	
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u98(11){ }u99(13){ }u100(25){ }u101(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 138 146 147 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 175
;; live  gen 	 138 146 147 148
;; live  kill	

;; Pred edge  13 [14.0%]  (fallthru,loop_exit)
(note 79 231 81 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 81 79 82 14 init/calibrate.c:196 (set (reg/v:SI 138 [ ticks.199 ])
        (mem/v/c/i:SI (reg/f:SI 175) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 175)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))

(insn 82 81 83 14 init/calibrate.c:187 (set (reg/v:SI 148 [ trial_in_band ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 83 82 84 14 init/calibrate.c:187 (set (reg/v:SI 147 [ band ])
        (reg/v:SI 148 [ trial_in_band ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 84 83 102 14 init/calibrate.c:187 (set (reg/v:SI 146 [ trials ])
        (reg/v:SI 148 [ trial_in_band ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 81
;;      reg 175 { }
;;   UD chains for insn luid 2 uid 83
;;      reg 148 { }
;;   UD chains for insn luid 3 uid 84
;;      reg 148 { }


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 14 32) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u106(11){ }u107(13){ }u108(25){ }u109(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148
;; lr  def 	 24 [cc] 148 177 178
;; live  in  	 146 147 148
;; live  gen 	 24 [cc] 148 177 178
;; live  kill	
;; rd  in  	(10)
18, 120, 121, 122, 123, 124, 125, 126, 127, 128
;; rd  gen 	(4)
16, 124, 126, 127
;; rd  kill	(7)
16, 17, 18, 124, 125, 126, 127

;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  32 [100.0%]  (fallthru)
(code_label 102 84 85 15 13 "" [0 uses])

(note 85 102 86 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 15 init/calibrate.c:198 (set (reg/v:SI 148 [ trial_in_band ])
        (plus:SI (reg/v:SI 148 [ trial_in_band ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 87 86 88 15 init/calibrate.c:198 (set (reg:SI 178)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 88 87 89 15 init/calibrate.c:198 (set (reg:SI 177)
        (ashift:SI (reg:SI 178)
            (reg/v:SI 147 [ band ]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg/v:SI 147 [ band ]))
            (nil))))

(insn 89 88 90 15 init/calibrate.c:198 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ trial_in_band ])
            (reg:SI 177))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 177)
        (nil)))

(jump_insn 90 89 91 15 init/calibrate.c:198 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 94)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 15 -> ( 16 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; live  out 	 146 147 148
;; rd  out 	(9)
16, 120, 121, 122, 123, 124, 126, 127, 128
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 86
;;      reg 148 { d125(bb 16 insn 93) d124(bb 15 insn 86) }
;;   UD chains for insn luid 2 uid 88
;;      reg 147 { d123(bb 16 insn 92) }
;;      reg 178 { d127(bb 15 insn 87) }
;;   eq_note reg 147 { d123(bb 16 insn 92) }
;;   UD chains for insn luid 3 uid 89
;;      reg 148 { d124(bb 15 insn 86) }
;;      reg 177 { d126(bb 15 insn 88) }
;;   UD chains for insn luid 4 uid 90
;;      reg 24 { d16(bb 15 insn 89) }


;; Succ edge  16 [28.0%]  (fallthru)
;; Succ edge  17 [72.0%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u116(11){ }u117(13){ }u118(25){ }u119(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 147 148
;; live  in  	 146 147
;; live  gen 	 147 148
;; live  kill	
;; rd  in  	(9)
16, 120, 121, 122, 123, 124, 126, 127, 128
;; rd  gen 	(2)
123, 125
;; rd  kill	(3)
123, 124, 125

;; Pred edge  15 [28.0%]  (fallthru)
(note 91 90 92 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 16 init/calibrate.c:199 (set (reg/v:SI 147 [ band ])
        (plus:SI (reg/v:SI 147 [ band ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 93 92 94 16 init/calibrate.c:200 (set (reg/v:SI 148 [ trial_in_band ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; live  out 	 146 147 148
;; rd  out 	(9)
16, 120, 121, 122, 123, 125, 126, 127, 128
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 92
;;      reg 147 { d123(bb 16 insn 92) }


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 15 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u121(11){ }u122(13){ }u123(25){ }u124(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 144 146 179
;; live  in  	 146 147 148
;; live  gen 	 0 [r0] 24 [cc] 140 144 146 179
;; live  kill	 14 [lr]
;; rd  in  	(10)
16, 120, 121, 122, 123, 124, 125, 126, 127, 128
;; rd  gen 	(5)
18, 120, 121, 122, 128
;; rd  kill	(8)
6, 16, 17, 18, 120, 121, 122, 128

;; Pred edge  15 [72.0%] 
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 94 93 95 17 12 "" [1 uses])

(note 95 94 96 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 97 17 init/calibrate.c:202 (set (reg/v:SI 144 [ loopadd ])
        (ashift:SI (reg/v:SI 147 [ band ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 97 96 98 17 init/calibrate.c:202 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ loopadd ])) 167 {*arm_movsi_insn} (nil))

(call_insn 98 97 99 17 init/calibrate.c:202 (parallel [
            (call (mem:SI (symbol_ref:SI ("__delay") [flags 0x41] <function_decl 0x10b98200 __delay>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 99 98 100 17 init/calibrate.c:203 (set (reg/v:SI 146 [ trials ])
        (plus:SI (reg/v:SI 146 [ trials ])
            (reg/v:SI 147 [ band ]))) 4 {*arm_addsi3} (nil))

(insn 100 99 101 17 init/calibrate.c:204 (set (reg/f:SI 179)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) 167 {*arm_movsi_insn} (nil))

(insn 101 100 103 17 init/calibrate.c:204 (set (reg:SI 140 [ jiffies.133 ])
        (mem/v/c/i:SI (reg/f:SI 179) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 179)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))

(insn 103 101 104 17 init/calibrate.c:204 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ ticks.199 ])
            (reg:SI 140 [ jiffies.133 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 140 [ jiffies.133 ])
        (nil)))

(jump_insn 104 103 230 17 init/calibrate.c:204 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 230)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil))))
;; End of basic block 17 -> ( 32 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; live  out 	 146 147 148
;; rd  out 	(10)
18, 120, 121, 122, 123, 124, 125, 126, 127, 128
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 96
;;      reg 147 { d123(bb 16 insn 92) }
;;   UD chains for insn luid 1 uid 97
;;      reg 144 { d121(bb 17 insn 96) }
;;   UD chains for insn luid 2 uid 98
;;      reg 13 { }
;;      reg 0 { d0(bb 17 insn 97) }
;;   UD chains for insn luid 3 uid 99
;;      reg 146 { d122(bb 17 insn 99) }
;;      reg 147 { d123(bb 16 insn 92) }
;;   UD chains for insn luid 5 uid 101
;;      reg 179 { d128(bb 17 insn 100) }
;;   UD chains for insn luid 6 uid 103
;;      reg 138 { }
;;      reg 140 { d120(bb 17 insn 101) }
;;   UD chains for insn luid 7 uid 104
;;      reg 24 { d18(bb 17 insn 103) }


;; Succ edge  32 [86.0%]  (dfs_back)
;; Succ edge  18 [14.0%]  (fallthru,loop_exit)

;; Start of basic block ( 17) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 146 147 148
;; live  gen 	
;; live  kill	
;; rd  in  	(10)
18, 120, 121, 122, 123, 124, 125, 126, 127, 128
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  17 [86.0%]  (dfs_back)
(code_label 230 104 229 32 22 "" [1 uses])

(note 229 230 105 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 32 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; live  out 	 146 147 148
;; rd  out 	(10)
18, 120, 121, 122, 123, 124, 125, 126, 127, 128
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u135(11){ }u136(13){ }u137(25){ }u138(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 146 147 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147
;; lr  def 	 137 180 218 219 220
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 146 147 153
;; live  gen 	 137 180 218 219 220
;; live  kill	

;; Pred edge  17 [14.0%]  (fallthru,loop_exit)
(note 105 229 106 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 107 18 init/calibrate.c:211 (set (reg:SI 180)
        (minus:SI (reg/v:SI 146 [ trials ])
            (reg/v:SI 147 [ band ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/v:SI 147 [ band ])
        (expr_list:REG_DEAD (reg/v:SI 146 [ trials ])
            (nil))))

(insn 107 106 117 18 init/calibrate.c:211 (set (reg/v:SI 137 [ lpj.201 ])
        (ashift:SI (reg:SI 180)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 180)
        (nil)))

(insn 117 107 233 18 init/calibrate.c:224 (set (reg/f:SI 218)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) 167 {*arm_movsi_insn} (nil))

(insn 233 117 236 18 init/calibrate.c:225 discrim 1 (set (reg/f:SI 219)
        (reg/f:SI 218)) 167 {*arm_movsi_insn} (nil))

(insn 236 233 108 18 init/calibrate.c:225 discrim 1 (set (reg/f:SI 220)
        (reg/f:SI 219)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 18 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 144 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 106
;;      reg 146 { }
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 107
;;      reg 180 { }
;;   UD chains for insn luid 3 uid 233
;;      reg 218 { }
;;   UD chains for insn luid 4 uid 236
;;      reg 219 { }


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 18 27) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u142(11){ }u143(13){ }u144(25){ }u145(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 218 219
;; lr  def 	 136 145 154 216 217
;; live  in  	 137 144
;; live  gen 	 136 145 154 216 217
;; live  kill	

;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  27 [100.0%]  (fallthru,dfs_back)
(code_label 108 236 109 19 14 ("recalibrate") [0 uses])

(note 109 108 110 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 110 109 111 19 init/calibrate.c:221 (set (reg/v:SI 145 [ chop_limit ])
        (lshiftrt:SI (reg/v:SI 137 [ lpj.201 ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (nil))

(insn 111 110 112 19 init/calibrate.c:215 (set (reg/v:SI 136 [ loopadd.202 ])
        (reg/v:SI 144 [ loopadd ])) 167 {*arm_movsi_insn} (nil))

(insn 112 111 237 19 init/calibrate.c:214 (set (reg/v:SI 154 [ lpj ])
        (reg/v:SI 137 [ lpj.201 ])) 167 {*arm_movsi_insn} (nil))

(insn 237 112 238 19 init/calibrate.c:224 (set (reg/f:SI 216)
        (reg/f:SI 218)) -1 (nil))

(insn 238 237 141 19 init/calibrate.c:225 discrim 1 (set (reg/f:SI 217)
        (reg/f:SI 219)) -1 (nil))
;; End of basic block 19 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; live  out 	 136 137 144 145 154 216 217
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 110
;;      reg 137 { }
;;   UD chains for insn luid 1 uid 111
;;      reg 144 { }
;;   UD chains for insn luid 2 uid 112
;;      reg 137 { }
;;   UD chains for insn luid 3 uid 237
;;      reg 218 { }
;;   UD chains for insn luid 4 uid 238
;;      reg 219 { }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 25) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u149(11){ }u150(13){ }u151(25){ }u152(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 154 218 219
;; lr  def 	 135 154 181 215
;; live  in  	 136 137 144 145 154 216 217
;; live  gen 	 135 154 181 215
;; live  kill	

;; Pred edge  25 [91.0%] 
(code_label 141 238 115 20 18 "" [1 uses])

(note 115 141 116 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 116 115 239 20 init/calibrate.c:223 (set (reg/v:SI 154 [ lpj ])
        (plus:SI (reg/v:SI 154 [ lpj ])
            (reg/v:SI 136 [ loopadd.202 ]))) 4 {*arm_addsi3} (nil))

(insn 239 116 118 20 init/calibrate.c:224 (set (reg/f:SI 181)
        (reg/f:SI 219)) -1 (nil))

(insn 118 239 240 20 init/calibrate.c:224 (set (reg/v:SI 135 [ ticks.203 ])
        (mem/v/c/i:SI (reg/f:SI 218) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 181)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))

(insn 240 118 122 20 init/calibrate.c:225 discrim 1 (set (reg/f:SI 215)
        (reg/f:SI 219)) -1 (nil))
;; End of basic block 20 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 154 216 217
;; live  out 	 135 136 137 144 145 154 216 217
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 116
;;      reg 136 { }
;;      reg 154 { }
;;   UD chains for insn luid 1 uid 239
;;      reg 219 { }
;;   UD chains for insn luid 2 uid 118
;;      reg 218 { }
;;   UD chains for insn luid 3 uid 240
;;      reg 219 { }


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 20 31) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u156(11){ }u157(13){ }u158(25){ }u159(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 218 220
;; lr  def 	 24 [cc] 141 182
;; live  in  	 135 136 137 144 145 154 216 217
;; live  gen 	 24 [cc] 141 182
;; live  kill	

;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  31 [100.0%]  (fallthru)
(code_label 122 240 119 21 16 "" [0 uses])

(note 119 122 241 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 241 119 121 21 init/calibrate.c:225 discrim 1 (set (reg/f:SI 182)
        (reg/f:SI 220)) -1 (nil))

(insn 121 241 123 21 init/calibrate.c:225 discrim 1 (set (reg:SI 141 [ jiffies.135 ])
        (mem/v/c/i:SI (reg/f:SI 218) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
        (nil)))

(insn 123 121 124 21 init/calibrate.c:225 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ ticks.203 ])
            (reg:SI 141 [ jiffies.135 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 141 [ jiffies.135 ])
        (nil)))

(jump_insn 124 123 228 21 init/calibrate.c:225 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 228)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil))))
;; End of basic block 21 -> ( 31 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 154 216 217
;; live  out 	 135 136 137 144 145 154 216 217
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 241
;;      reg 220 { }
;;   UD chains for insn luid 1 uid 121
;;      reg 218 { }
;;   UD chains for insn luid 2 uid 123
;;      reg 135 { }
;;      reg 141 { }
;;   UD chains for insn luid 3 uid 124
;;      reg 24 { }


;; Succ edge  31 [86.0%]  (dfs_back)
;; Succ edge  22 [14.0%]  (fallthru,loop_exit)

;; Start of basic block ( 21) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 135 136 137 144 145 154 216 217
;; live  gen 	
;; live  kill	

;; Pred edge  21 [86.0%]  (dfs_back)
(code_label 228 124 227 31 21 "" [1 uses])

(note 227 228 125 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 31 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 154 216 217
;; live  out 	 135 136 137 144 145 154 216 217
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u164(11){ }u165(13){ }u166(25){ }u167(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 219
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 142
;; live  in  	 136 137 144 145 154 216 217
;; live  gen 	 0 [r0] 24 [cc] 134 142
;; live  kill	 14 [lr]

;; Pred edge  21 [14.0%]  (fallthru,loop_exit)
(note 125 227 127 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 127 125 128 22 init/calibrate.c:227 (set (reg/v:SI 134 [ ticks.204 ])
        (mem/v/c/i:SI (reg/f:SI 219) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
        (nil)))

(insn 128 127 129 22 init/calibrate.c:228 (set (reg:SI 0 r0)
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (nil))

(call_insn 129 128 131 22 init/calibrate.c:228 (parallel [
            (call (mem:SI (symbol_ref:SI ("__delay") [flags 0x41] <function_decl 0x10b98200 __delay>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 131 129 132 22 init/calibrate.c:229 (set (reg:SI 142 [ jiffies.137 ])
        (mem/v/c/i:SI (reg/f:SI 219) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 182)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))

(insn 132 131 133 22 init/calibrate.c:229 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ jiffies.137 ])
            (reg/v:SI 134 [ ticks.204 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 142 [ jiffies.137 ])
        (expr_list:REG_DEAD (reg/v:SI 134 [ ticks.204 ])
            (nil))))

(jump_insn 133 132 134 22 init/calibrate.c:229 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 136)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 22 -> ( 23 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; live  out 	 136 137 144 145 154 216 217
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 127
;;      reg 219 { }
;;   UD chains for insn luid 1 uid 128
;;      reg 154 { }
;;   UD chains for insn luid 2 uid 129
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 131
;;      reg 219 { }
;;   UD chains for insn luid 4 uid 132
;;      reg 134 { }
;;      reg 142 { }
;;   UD chains for insn luid 5 uid 133
;;      reg 24 { }


;; Succ edge  23 [72.0%]  (fallthru)
;; Succ edge  24 [28.0%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u178(11){ }u179(13){ }u180(25){ }u181(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 154
;; lr  def 	 154
;; live  in  	 136 137 144 145 154 216 217
;; live  gen 	 154
;; live  kill	

;; Pred edge  22 [72.0%]  (fallthru)
(note 134 133 135 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 135 134 136 23 init/calibrate.c:230 (set (reg/v:SI 154 [ lpj ])
        (minus:SI (reg/v:SI 154 [ lpj ])
            (reg/v:SI 136 [ loopadd.202 ]))) 28 {*arm_subsi3_insn} (nil))
;; End of basic block 23 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; live  out 	 136 137 144 145 154 216 217
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 135
;;      reg 136 { }
;;      reg 154 { }


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 22 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u184(11){ }u185(13){ }u186(25){ }u187(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 136
;; live  in  	 136 137 144 145 154 216 217
;; live  gen 	 136
;; live  kill	

;; Pred edge  22 [28.0%] 
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 136 135 137 24 17 "" [1 uses])

(note 137 136 138 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 138 137 139 24 init/calibrate.c:231 (set (reg/v:SI 136 [ loopadd.202 ])
        (lshiftrt:SI (reg/v:SI 136 [ loopadd.202 ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))
;; End of basic block 24 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; live  out 	 136 137 144 145 154 216 217
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 138
;;      reg 136 { }


;; Succ edge  25 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 19 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u189(11){ }u190(13){ }u191(25){ }u192(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145
;; lr  def 	 24 [cc]
;; live  in  	 136 137 144 145 154 216 217
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru,dfs_back)
(code_label 139 138 140 25 15 "" [0 uses])

(note 140 139 142 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 142 140 143 25 init/calibrate.c:222 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ loopadd.202 ])
            (reg/v:SI 145 [ chop_limit ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 143 142 144 25 init/calibrate.c:222 discrim 1 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 141)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 25 -> ( 20 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; live  out 	 136 137 144 145 154 216 217
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 142
;;      reg 136 { }
;;      reg 145 { }
;;   UD chains for insn luid 1 uid 143
;;      reg 24 { }


;; Succ edge  20 [91.0%] 
;; Succ edge  26 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u196(11){ }u197(13){ }u198(25){ }u199(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 154
;; lr  def 	 24 [cc] 185 186 187 188
;; live  in  	 136 137 144 154
;; live  gen 	 24 [cc] 185 186 187 188
;; live  kill	

;; Pred edge  25 [9.0%]  (fallthru,loop_exit)
(note 144 143 146 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 146 144 147 26 init/calibrate.c:238 (set (reg:SI 185)
        (ashift:SI (reg/v:SI 136 [ loopadd.202 ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 136 [ loopadd.202 ])
        (nil)))

(insn 147 146 148 26 init/calibrate.c:238 (set (reg:SI 186)
        (plus:SI (reg:SI 185)
            (reg/v:SI 154 [ lpj ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 185)
        (nil)))

(insn 148 147 149 26 init/calibrate.c:238 (set (reg:SI 187)
        (ashift:SI (reg/v:SI 144 [ loopadd ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 149 148 150 26 init/calibrate.c:238 (set (reg:SI 188)
        (plus:SI (reg:SI 187)
            (reg/v:SI 137 [ lpj.201 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_DEAD (reg/v:SI 137 [ lpj.201 ])
            (nil))))

(insn 150 149 151 26 init/calibrate.c:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (reg:SI 188))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 188)
        (expr_list:REG_DEAD (reg:SI 186)
            (nil))))

(jump_insn 151 150 152 26 init/calibrate.c:238 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 157)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil))))
;; End of basic block 26 -> ( 27 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 154
;; live  out 	 144 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 146
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 147
;;      reg 154 { }
;;      reg 185 { }
;;   UD chains for insn luid 2 uid 148
;;      reg 144 { }
;;   UD chains for insn luid 3 uid 149
;;      reg 137 { }
;;      reg 187 { }
;;   UD chains for insn luid 4 uid 150
;;      reg 186 { }
;;      reg 188 { }
;;   UD chains for insn luid 5 uid 151
;;      reg 24 { }


;; Succ edge  27 [91.0%]  (fallthru)
;; Succ edge  28 [9.0%]  (loop_exit)

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u210(11){ }u211(13){ }u212(25){ }u213(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 154
;; lr  def 	 137 144
;; live  in  	 144 154
;; live  gen 	 137 144
;; live  kill	

;; Pred edge  26 [91.0%]  (fallthru)
(note 152 151 153 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 154 27 init/calibrate.c:240 (set (reg/v:SI 144 [ loopadd ])
        (ashift:SI (reg/v:SI 144 [ loopadd ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 154 153 157 27 init/calibrate.c:240 (set (reg/v:SI 137 [ lpj.201 ])
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 154 [ lpj ])
        (nil)))
;; End of basic block 27 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144
;; live  out 	 137 144
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 153
;;      reg 144 { }
;;   UD chains for insn luid 1 uid 154
;;      reg 154 { }


;; Succ edge  19 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 4 7 10 6 26 3) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u216(11){ }u217(13){ }u218(25){ }u219(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; lr  def 	 24 [cc] 150 189 190 191 192 193
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  gen 	 24 [cc] 150 189 190 191 192 193
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%] 
;; Pred edge  26 [9.0%]  (loop_exit)
;; Pred edge  3 [100.0%] 
(code_label 157 154 158 28 7 "" [3 uses])

(note 158 157 159 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 159 158 160 28 init/calibrate.c:278 (set (reg/f:SI 189)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 160 159 161 28 init/calibrate.c:278 (set (reg/v:SI 150 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 189)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 2788871)) -1 (expr_list:REG_DEAD (reg/f:SI 189)
        (nil)))

(insn 161 160 162 28 init/calibrate.c:278 (set (reg/f:SI 190)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c0ba20 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 162 161 163 28 init/calibrate.c:278 (set (reg:SI 191)
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 153 [ this_cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 190)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 190)
        (expr_list:REG_DEAD (reg/v:SI 153 [ this_cpu ])
            (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 153 [ this_cpu ])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c0ba20 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
                (nil)))))

(insn 163 162 164 28 init/calibrate.c:278 (set (mem:SI (plus:SI (reg/v:SI 150 [ __ptr ])
                (reg:SI 191)) [0 S4 A32])
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 191)
        (expr_list:REG_DEAD (reg/v:SI 150 [ __ptr ])
            (nil))))

(insn 164 163 165 28 init/calibrate.c:279 (set (reg/f:SI 192)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 165 164 166 28 init/calibrate.c:279 (set (reg:SI 193 [ printed ])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 192)
                    (const_int 4 [0x4])) [0 printed+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 192)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 4 [0x4]))) [0 printed+0 S1 A8]))
            (nil))))

(insn 166 165 167 28 init/calibrate.c:279 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 193 [ printed ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 193 [ printed ])
        (nil)))

(jump_insn 167 166 168 28 init/calibrate.c:279 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 187)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 28 -> ( 29 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 160
;;      reg 189 { }
;;   UD chains for insn luid 3 uid 162
;;      reg 153 { }
;;      reg 190 { }
;;   eq_note reg 153 { }
;;   UD chains for insn luid 4 uid 163
;;      reg 150 { }
;;      reg 154 { }
;;      reg 191 { }
;;   UD chains for insn luid 6 uid 165
;;      reg 192 { }
;;   UD chains for insn luid 7 uid 166
;;      reg 193 { }
;;   UD chains for insn luid 8 uid 167
;;      reg 24 { }


;; Succ edge  29 [0.0%]  (fallthru)
;; Succ edge  30 [100.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u229(11){ }u230(13){ }u231(25){ }u232(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 198 208
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 198 208
;; live  kill	 14 [lr]

;; Pred edge  28 [0.0%]  (fallthru)
(note 168 167 170 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 170 168 171 29 init/calibrate.c:280 (set (reg:SI 0 r0)
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (nil))

(insn 171 170 172 29 init/calibrate.c:280 (set (reg:SI 1 r1)
        (const_int 5000 [0x1388])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 172 171 173 29 init/calibrate.c:280 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 173 172 174 29 init/calibrate.c:280 (set (reg:SI 198)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EQUAL (udiv:SI (reg/v:SI 154 [ lpj ])
                (const_int 5000 [0x1388]))
            (nil))))

(insn 174 173 175 29 init/calibrate.c:280 (set (reg:SI 0 r0)
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (nil))

(insn 175 174 176 29 init/calibrate.c:280 (set (reg:SI 1 r1)
        (const_int 50 [0x32])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 176 175 179 29 init/calibrate.c:280 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 179 176 180 29 init/calibrate.c:280 (set (reg:SI 1 r1)
        (const_int 100 [0x64])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 180 179 181 29 init/calibrate.c:280 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidivmod") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 181 180 182 29 init/calibrate.c:280 (set (reg:SI 208 [+4 ])
        (reg:SI 1 r1 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [+4 ])
        (nil)))

(insn 182 181 183 29 init/calibrate.c:280 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10c67600>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10c67600>)
        (nil)))

(insn 183 182 184 29 init/calibrate.c:280 (set (reg:SI 1 r1)
        (reg:SI 198)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 198)
        (nil)))

(insn 184 183 185 29 init/calibrate.c:280 (set (reg:SI 2 r2)
        (reg:SI 208 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 208 [+4 ])
        (nil)))

(insn 185 184 186 29 init/calibrate.c:280 (set (reg:SI 3 r3)
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (nil))

(call_insn 186 185 187 29 init/calibrate.c:280 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 29 -> ( 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 170
;;      reg 154 { }
;;   UD chains for insn luid 2 uid 172
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 3 uid 173
;;      reg 0 { }
;;   eq_note reg 154 { }
;;   UD chains for insn luid 4 uid 174
;;      reg 154 { }
;;   UD chains for insn luid 6 uid 176
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 8 uid 180
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 9 uid 181
;;      reg 1 { }
;;   UD chains for insn luid 11 uid 183
;;      reg 198 { }
;;   UD chains for insn luid 12 uid 184
;;      reg 208 { }
;;   UD chains for insn luid 13 uid 185
;;      reg 154 { }
;;   UD chains for insn luid 14 uid 186
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 28 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u260(11){ }u261(13){ }u262(25){ }u263(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  def 	 209 210 211
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; live  gen 	 209 210 211
;; live  kill	

;; Pred edge  28 [100.0%] 
;; Pred edge  29 [100.0%]  (fallthru)
(code_label 187 186 188 30 19 "" [1 uses])

(note 188 187 189 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 189 188 190 30 init/calibrate.c:284 (set (reg/f:SI 209)
        (symbol_ref:SI ("loops_per_jiffy") [flags 0xc0] <var_decl 0x10b96180 loops_per_jiffy>)) 167 {*arm_movsi_insn} (nil))

(insn 190 189 191 30 init/calibrate.c:284 (set (mem/c/i:SI (reg/f:SI 209) [0 loops_per_jiffy+0 S4 A32])
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 209)
        (expr_list:REG_DEAD (reg/v:SI 154 [ lpj ])
            (nil))))

(insn 191 190 192 30 init/calibrate.c:285 (set (reg/f:SI 210)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 192 191 194 30 init/calibrate.c:285 (set (reg:SI 211)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 194 192 0 30 init/calibrate.c:285 (set (mem/c/i:QI (plus:SI (reg/f:SI 210)
                (const_int 4 [0x4])) [0 printed+0 S1 A8])
        (subreg:QI (reg:SI 211) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 211)
        (expr_list:REG_DEAD (reg/f:SI 210)
            (expr_list:REG_EQUAL (const_int 1 [0x1])
                (nil)))))
;; End of basic block 30 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 190
;;      reg 154 { }
;;      reg 209 { }
;;   UD chains for insn luid 4 uid 194
;;      reg 210 { }
;;      reg 211 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

*****ending processing of loop  ******
Set in insn 87 is invariant (0), cost 20, depends on 
Set in insn 93 is invariant (1), cost 20, depends on 
Set in insn 100 is invariant (2), cost 24, depends on 
Decided to move invariant 2
Decided to move invariant 0
Decided to move invariant 1
deferring rescan insn with uid = 87.
deferring rescan insn with uid = 87.
deferring rescan insn with uid = 242.
changing bb of uid 87
  from 15 to 14
deferring rescan insn with uid = 88.
deferring rescan insn with uid = 93.
deferring rescan insn with uid = 93.
deferring rescan insn with uid = 243.
changing bb of uid 93
  from 16 to 14
deferring rescan insn with uid = 100.
deferring rescan insn with uid = 100.
deferring rescan insn with uid = 244.
changing bb of uid 100
  from 17 to 14
deferring rescan insn with uid = 101.
starting the processing of deferred insns
rescanning insn with uid = 87.
deleting insn with uid = 87.
rescanning insn with uid = 88.
deleting insn with uid = 88.
rescanning insn with uid = 93.
deleting insn with uid = 93.
rescanning insn with uid = 100.
deleting insn with uid = 100.
rescanning insn with uid = 101.
deleting insn with uid = 101.
rescanning insn with uid = 242.
deleting insn with uid = 242.
rescanning insn with uid = 243.
deleting insn with uid = 243.
rescanning insn with uid = 244.
deleting insn with uid = 244.
ending the processing of deferred insns
setting blocks to analyze 13, 33
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 34 n_edges 47 count 3 (0.088)
df_worklist_dataflow_doublequeue:n_basic_blocks 34 n_edges 47 count 2 (0.059)
df_worklist_dataflow_doublequeue:n_basic_blocks 34 n_edges 47 count 3 (0.088)


starting region dump


calibrate_delay

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 273
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={20d,11u} r1={15d,5u} r2={12d,1u} r3={12d,1u} r11={1d,33u} r12={11d} r13={1d,44u,1d} r14={11d,1u} r15={10d} r16={10d} r17={10d} r18={10d} r19={10d} r20={10d} r21={10d} r22={10d} r23={10d} r24={24d,14u} r25={1d,33u} r26={1d,32u} r27={10d} r28={10d} r29={10d} r30={10d} r31={10d} r32={10d} r33={10d} r34={10d} r35={10d} r36={10d} r37={10d} r38={10d} r39={10d} r40={10d} r41={10d} r42={10d} r43={10d} r44={10d} r45={10d} r46={10d} r47={10d} r48={10d} r49={10d} r50={10d} r51={10d} r52={10d} r53={10d} r54={10d} r55={10d} r56={10d} r57={10d} r58={10d} r59={10d} r60={10d} r61={10d} r62={10d} r63={10d} r64={10d} r65={10d} r66={10d} r67={10d} r68={10d} r69={10d} r70={10d} r71={10d} r72={10d} r73={10d} r74={10d} r75={10d} r76={10d} r77={10d} r78={10d} r79={10d} r80={10d} r81={10d} r82={10d} r83={10d} r84={10d} r85={10d} r86={10d} r87={10d} r88={10d} r89={10d} r90={10d} r91={10d} r92={10d} r93={10d} r94={10d} r95={10d} r96={10d} r97={10d} r98={10d} r99={10d} r100={10d} r101={10d} r102={10d} r103={10d} r104={10d} r105={10d} r106={10d} r107={10d} r108={10d} r109={10d} r110={10d} r111={10d} r112={10d} r113={10d} r114={10d} r115={10d} r116={10d} r117={10d} r118={10d} r119={10d} r120={10d} r121={10d} r122={10d} r123={10d} r124={10d} r125={10d} r126={10d} r127={10d} r134={1d,1u} r135={1d,1u} r136={2d,5u} r137={2d,3u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={2d,4u} r145={1d,1u} r146={2d,2u} r147={2d,5u,1d} r148={3d,4u} r150={1d,1u} r152={1d,1u} r153={1d,2u,2d} r154={6d,12u,1d} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,2u} r163={1d,1u} r165={1d,1u} r174={1d,1u} r175={1d,2u} r177={1d,1u} r178={1d} r179={1d} r180={1d,1u} r181={1d} r182={1d} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r198={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,3u} r214={1d,2u} r215={1d} r216={1d} r217={1d} r218={1d,4u} r219={1d,6u} r220={1d,1u} r221={1d,2u} r222={1d,1u} r223={1d,2u} 
;;    total ref usage 1558{1281d,272u,5e} in 128{118 regular + 10 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0
24[0,1] 139[1,1] 175[2,1] 

( 12 33 )->[13]->( 33 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u90(11){ }u91(13){ }u92(25){ }u93(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 139 175
;; live  in  	
;; live  gen 	 24 [cc] 139 175
;; live  kill	
;; rd  in  	(3)
0, 1, 2
;; rd  gen 	(3)
0, 1, 2
;; rd  kill	(3)
0, 1, 2
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  out 	
;; rd  out 	(3)
0, 1, 2
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 75
;;      reg 175 { d2(bb 13 insn 74) }
;;   UD chains for insn luid 2 uid 77
;;      reg 139 { d1(bb 13 insn 75) }
;;      reg 143 { }
;;   UD chains for insn luid 3 uid 78
;;      reg 24 { d0(bb 13 insn 77) }

( 13 )->[33]->( 13 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(3)
0, 1, 2
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  out 	
;; rd  out 	(3)
0, 1, 2
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }

*****starting processing of loop  ******


calibrate_delay

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 273
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={20d,11u} r1={15d,5u} r2={12d,1u} r3={12d,1u} r11={1d,33u} r12={11d} r13={1d,44u,1d} r14={11d,1u} r15={10d} r16={10d} r17={10d} r18={10d} r19={10d} r20={10d} r21={10d} r22={10d} r23={10d} r24={24d,14u} r25={1d,33u} r26={1d,32u} r27={10d} r28={10d} r29={10d} r30={10d} r31={10d} r32={10d} r33={10d} r34={10d} r35={10d} r36={10d} r37={10d} r38={10d} r39={10d} r40={10d} r41={10d} r42={10d} r43={10d} r44={10d} r45={10d} r46={10d} r47={10d} r48={10d} r49={10d} r50={10d} r51={10d} r52={10d} r53={10d} r54={10d} r55={10d} r56={10d} r57={10d} r58={10d} r59={10d} r60={10d} r61={10d} r62={10d} r63={10d} r64={10d} r65={10d} r66={10d} r67={10d} r68={10d} r69={10d} r70={10d} r71={10d} r72={10d} r73={10d} r74={10d} r75={10d} r76={10d} r77={10d} r78={10d} r79={10d} r80={10d} r81={10d} r82={10d} r83={10d} r84={10d} r85={10d} r86={10d} r87={10d} r88={10d} r89={10d} r90={10d} r91={10d} r92={10d} r93={10d} r94={10d} r95={10d} r96={10d} r97={10d} r98={10d} r99={10d} r100={10d} r101={10d} r102={10d} r103={10d} r104={10d} r105={10d} r106={10d} r107={10d} r108={10d} r109={10d} r110={10d} r111={10d} r112={10d} r113={10d} r114={10d} r115={10d} r116={10d} r117={10d} r118={10d} r119={10d} r120={10d} r121={10d} r122={10d} r123={10d} r124={10d} r125={10d} r126={10d} r127={10d} r134={1d,1u} r135={1d,1u} r136={2d,5u} r137={2d,3u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={2d,4u} r145={1d,1u} r146={2d,2u} r147={2d,5u,1d} r148={3d,4u} r150={1d,1u} r152={1d,1u} r153={1d,2u,2d} r154={6d,12u,1d} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,2u} r163={1d,1u} r165={1d,1u} r174={1d,1u} r175={1d,2u} r177={1d,1u} r178={1d} r179={1d} r180={1d,1u} r181={1d} r182={1d} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r198={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,3u} r214={1d,2u} r215={1d} r216={1d} r217={1d} r218={1d,4u} r219={1d,6u} r220={1d,1u} r221={1d,2u} r222={1d,1u} r223={1d,2u} 
;;    total ref usage 1558{1281d,272u,5e} in 128{118 regular + 10 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0
24[0,1] 139[1,1] 175[2,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 152 153 155 156 157 158 159 160 213
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 152 153 155 156 157 158 159 160 213
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 2 7 2 init/calibrate.c:253 (set (reg:SI 157)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 7 6 8 2 init/calibrate.c:253 (set (reg:SI 156)
        (and:SI (reg:SI 157)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 8 7 9 2 init/calibrate.c:253 (set (reg/v:SI 153 [ this_cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 156)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 156)
        (nil)))

(insn 9 8 10 2 init/calibrate.c:255 (set (reg/f:SI 158)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 init/calibrate.c:255 (set (reg/v:SI 152 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 158)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 2785931)) -1 (expr_list:REG_DEAD (reg/f:SI 158)
        (nil)))

(insn 11 10 12 2 init/calibrate.c:255 (set (reg/f:SI 159)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c0ba20 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 init/calibrate.c:255 (set (reg:SI 155 [ D.6774 ])
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 153 [ this_cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 159)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 159)
        (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 153 [ this_cpu ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c0ba20 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
            (nil))))

(insn 13 12 14 2 init/calibrate.c:255 (set (reg:SI 160)
        (mem:SI (plus:SI (reg/v:SI 152 [ __ptr ])
                (reg:SI 155 [ D.6774 ])) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 155 [ D.6774 ])
        (expr_list:REG_DEAD (reg/v:SI 152 [ __ptr ])
            (nil))))

(insn 14 13 222 2 init/calibrate.c:255 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 222 14 15 2 (set (reg/f:SI 213)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(jump_insn 15 222 16 2 init/calibrate.c:255 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 160 213
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 160 213
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 6
;;      reg 13 { }
;;   UD chains for insn luid 1 uid 7
;;      reg 157 { }
;;   eq_note reg 13 { }
;;   UD chains for insn luid 2 uid 8
;;      reg 156 { }
;;   UD chains for insn luid 4 uid 10
;;      reg 158 { }
;;   UD chains for insn luid 6 uid 12
;;      reg 153 { }
;;      reg 159 { }
;;   eq_note reg 153 { }
;;   UD chains for insn luid 7 uid 13
;;      reg 152 { }
;;      reg 155 { }
;;   UD chains for insn luid 8 uid 14
;;      reg 160 { }
;;   UD chains for insn luid 10 uid 15
;;      reg 24 { }


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 160 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 213
;; lr  def 	 24 [cc] 154 163
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 160 213
;; live  gen 	 24 [cc] 154 163
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 16 15 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 19 16 21 3 init/calibrate.c:256 (set (reg/v:SI 154 [ lpj ])
        (reg:SI 160)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 160)
        (nil)))

(insn 21 19 22 3 init/calibrate.c:257 (set (reg:SI 163 [ printed ])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 213)
                    (const_int 4 [0x4])) [0 printed+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 213)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 4 [0x4]))) [0 printed+0 S1 A8]))
            (nil))))

(insn 22 21 23 3 init/calibrate.c:257 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163 [ printed ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 163 [ printed ])
        (nil)))

(jump_insn 23 22 24 3 init/calibrate.c:257 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 157)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 3 -> ( 4 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 19
;;      reg 160 { }
;;   UD chains for insn luid 1 uid 21
;;      reg 213 { }
;;   UD chains for insn luid 2 uid 22
;;      reg 163 { }
;;   UD chains for insn luid 3 uid 23
;;      reg 24 { }


;; Succ edge  4 [0.0%]  (fallthru)
;; Succ edge  28 [100.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  3 [0.0%]  (fallthru)
(note 24 23 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 26 24 27 4 init/calibrate.c:258 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10a205a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10a205a0>)
        (nil)))

(call_insn 27 26 30 4 init/calibrate.c:258 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 4 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 27
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(11){ }u34(13){ }u35(25){ }u36(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 213
;; lr  def 	 24 [cc] 154 165 214
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 213
;; live  gen 	 24 [cc] 154 165 214
;; live  kill	

;; Pred edge  2 [50.0%] 
(code_label 30 27 31 5 6 "" [1 uses])

(note 31 30 221 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 221 31 33 5 init/calibrate.c:260 (set (reg/f:SI 165)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 33 221 34 5 init/calibrate.c:260 (set (reg/v:SI 154 [ lpj ])
        (mem/c/i:SI (reg/f:SI 213) [0 preset_lpj+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 preset_lpj+0 S4 A32])
        (nil)))

(insn 34 33 225 5 init/calibrate.c:260 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 154 [ lpj ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 225 34 35 5 (set (reg:SI 214 [ printed ])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 213)
                    (const_int 4 [0x4])) [0 printed+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 213)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 4 [0x4]))) [0 printed+0 S1 A8]))
            (nil))))

(jump_insn 35 225 36 5 init/calibrate.c:260 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 47)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154 165 214
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154 165 214
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 33
;;      reg 213 { }
;;   UD chains for insn luid 2 uid 34
;;      reg 154 { }
;;   UD chains for insn luid 3 uid 225
;;      reg 213 { }
;;   UD chains for insn luid 4 uid 35
;;      reg 24 { }


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(11){ }u41(13){ }u42(25){ }u43(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 214
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154 214
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 36 35 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 39 36 40 6 init/calibrate.c:262 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 214 [ printed ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 214 [ printed ])
        (nil)))

(jump_insn 40 39 41 6 init/calibrate.c:262 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 157)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 6 -> ( 7 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 39
;;      reg 214 { }
;;   UD chains for insn luid 1 uid 40
;;      reg 24 { }


;; Succ edge  7 [0.0%]  (fallthru)
;; Succ edge  28 [100.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u48(11){ }u49(13){ }u50(25){ }u51(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  6 [0.0%]  (fallthru)
(note 41 40 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 43 41 44 7 init/calibrate.c:263 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10c46690>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10c46690>)
        (nil)))

(call_insn 44 43 47 7 init/calibrate.c:263 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 7 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 44
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u55(11){ }u56(13){ }u57(25){ }u58(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 214
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165 214
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  5 [50.0%] 
(code_label 47 44 48 8 8 "" [1 uses])

(note 48 47 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 51 48 52 8 init/calibrate.c:265 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 214 [ printed ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 214 [ printed ])
        (nil)))

(jump_insn 52 51 53 8 init/calibrate.c:265 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 8 -> ( 9 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 51
;;      reg 214 { }
;;   UD chains for insn luid 1 uid 52
;;      reg 24 { }


;; Succ edge  9 [100.0%]  (fallthru)
;; Succ edge  12 [0.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u63(11){ }u64(13){ }u65(25){ }u66(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165
;; lr  def 	 24 [cc] 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165
;; live  gen 	 24 [cc] 154
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
(note 53 52 55 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 55 53 56 9 init/calibrate.c:265 discrim 1 (set (reg/v:SI 154 [ lpj ])
        (mem/c/i:SI (plus:SI (reg/f:SI 165)
                (const_int 8 [0x8])) [0 lpj_fine+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 165)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 8 [0x8]))) [0 lpj_fine+0 S4 A32])
            (nil))))

(insn 56 55 57 9 init/calibrate.c:265 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 154 [ lpj ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 57 56 58 9 init/calibrate.c:265 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 0 [0x0])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 55
;;      reg 165 { }
;;   UD chains for insn luid 1 uid 56
;;      reg 154 { }
;;   UD chains for insn luid 2 uid 57
;;      reg 24 { }


;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  11

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  9 [100.0%]  (fallthru)
(note 58 57 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 60 58 61 10 init/calibrate.c:267 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10c5f0e0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10c5f0e0>)
        (nil)))

(call_insn 61 60 64 10 init/calibrate.c:267 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 10 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 61
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u78(11){ }u79(13){ }u80(25){ }u81(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  9
(code_label 64 61 65 11 10 "" [1 uses])

(note 65 64 67 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 67 65 68 11 init/calibrate.c:275 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10c51380>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10c51380>)
        (nil)))

(call_insn 68 67 69 11 init/calibrate.c:275 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 68
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 8 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u85(11){ }u86(13){ }u87(25){ }u88(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 143 174
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; live  gen 	 143 174
;; live  kill	

;; Pred edge  8 [0.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 69 68 70 12 9 "" [1 uses])

(note 70 69 71 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 12 init/calibrate.c:192 (set (reg/f:SI 174)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) 167 {*arm_movsi_insn} (nil))

(insn 72 71 76 12 init/calibrate.c:192 (set (reg/v:SI 143 [ ticks ])
        (mem/v/c/i:SI (reg/f:SI 174) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 174)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 72
;;      reg 174 { }


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 12 33) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u90(11){ }u91(13){ }u92(25){ }u93(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 139 175
;; live  in  	
;; live  gen 	 24 [cc] 139 175
;; live  kill	
;; rd  in  	(3)
0, 1, 2
;; rd  gen 	(3)
0, 1, 2
;; rd  kill	(3)
0, 1, 2

;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 76 72 73 13 11 "" [0 uses])

(note 73 76 74 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 75 13 init/calibrate.c:193 discrim 1 (set (reg/f:SI 175)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) 167 {*arm_movsi_insn} (nil))

(insn 75 74 77 13 init/calibrate.c:193 discrim 1 (set (reg:SI 139 [ jiffies.131 ])
        (mem/v/c/i:SI (reg/f:SI 175) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
        (nil)))

(insn 77 75 78 13 init/calibrate.c:193 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ ticks ])
            (reg:SI 139 [ jiffies.131 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 139 [ jiffies.131 ])
        (nil)))

(jump_insn 78 77 232 13 init/calibrate.c:193 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 232)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil))))
;; End of basic block 13 -> ( 33 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  out 	
;; rd  out 	(3)
0, 1, 2
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 75
;;      reg 175 { d2(bb 13 insn 74) }
;;   UD chains for insn luid 2 uid 77
;;      reg 139 { d1(bb 13 insn 75) }
;;      reg 143 { }
;;   UD chains for insn luid 3 uid 78
;;      reg 24 { d0(bb 13 insn 77) }


;; Succ edge  33 [86.0%]  (dfs_back)
;; Succ edge  14 [14.0%]  (fallthru,loop_exit)

;; Start of basic block ( 13) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(3)
0, 1, 2
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  13 [86.0%]  (dfs_back)
(code_label 232 78 231 33 23 "" [1 uses])

(note 231 232 79 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 33 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  out 	
;; rd  out 	(3)
0, 1, 2
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u98(11){ }u99(13){ }u100(25){ }u101(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 138 146 147 148 221 222 223
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 175
;; live  gen 	 138 146 147 148 221 222 223
;; live  kill	

;; Pred edge  13 [14.0%]  (fallthru,loop_exit)
(note 79 231 81 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 81 79 82 14 init/calibrate.c:196 (set (reg/v:SI 138 [ ticks.199 ])
        (mem/v/c/i:SI (reg/f:SI 175) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 175)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))

(insn 82 81 83 14 init/calibrate.c:187 (set (reg/v:SI 148 [ trial_in_band ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 83 82 84 14 init/calibrate.c:187 (set (reg/v:SI 147 [ band ])
        (reg/v:SI 148 [ trial_in_band ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 84 83 87 14 init/calibrate.c:187 (set (reg/v:SI 146 [ trials ])
        (reg/v:SI 148 [ trial_in_band ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 87 84 93 14 init/calibrate.c:198 (set (reg:SI 221)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 93 87 100 14 init/calibrate.c:200 (set (reg:SI 222 [ trial_in_band ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 100 93 102 14 init/calibrate.c:204 (set (reg/f:SI 223)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 81
;;      reg 175 { }
;;   UD chains for insn luid 2 uid 83
;;      reg 148 { }
;;   UD chains for insn luid 3 uid 84
;;      reg 148 { }


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 14 32) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u106(11){ }u107(13){ }u108(25){ }u109(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 221
;; lr  def 	 24 [cc] 148 177 178
;; live  in  	 146 147 148
;; live  gen 	 24 [cc] 148 177 178
;; live  kill	

;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  32 [100.0%]  (fallthru)
(code_label 102 100 85 15 13 "" [0 uses])

(note 85 102 86 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 242 15 init/calibrate.c:198 (set (reg/v:SI 148 [ trial_in_band ])
        (plus:SI (reg/v:SI 148 [ trial_in_band ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 242 86 88 15 init/calibrate.c:198 (set (reg:SI 178)
        (reg:SI 221)) -1 (nil))

(insn 88 242 89 15 init/calibrate.c:198 (set (reg:SI 177)
        (ashift:SI (reg:SI 221)
            (reg/v:SI 147 [ band ]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg/v:SI 147 [ band ]))
            (nil))))

(insn 89 88 90 15 init/calibrate.c:198 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ trial_in_band ])
            (reg:SI 177))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 177)
        (nil)))

(jump_insn 90 89 91 15 init/calibrate.c:198 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 94)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 15 -> ( 16 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; live  out 	 146 147 148
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 86
;;      reg 148 { }
;;   UD chains for insn luid 1 uid 242
;;      reg 221 { }
;;   UD chains for insn luid 2 uid 88
;;      reg 147 { }
;;      reg 221 { }
;;   eq_note reg 147 { }
;;   UD chains for insn luid 3 uid 89
;;      reg 148 { }
;;      reg 177 { }
;;   UD chains for insn luid 4 uid 90
;;      reg 24 { }


;; Succ edge  16 [28.0%]  (fallthru)
;; Succ edge  17 [72.0%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u116(11){ }u117(13){ }u118(25){ }u119(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 222
;; lr  def 	 147 148
;; live  in  	 146 147
;; live  gen 	 147 148
;; live  kill	

;; Pred edge  15 [28.0%]  (fallthru)
(note 91 90 92 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 243 16 init/calibrate.c:199 (set (reg/v:SI 147 [ band ])
        (plus:SI (reg/v:SI 147 [ band ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 243 92 94 16 init/calibrate.c:200 (set (reg/v:SI 148 [ trial_in_band ])
        (reg:SI 222 [ trial_in_band ])) -1 (nil))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; live  out 	 146 147 148
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 92
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 243
;;      reg 222 { }


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 15 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u121(11){ }u122(13){ }u123(25){ }u124(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 223
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 144 146 179
;; live  in  	 146 147 148
;; live  gen 	 0 [r0] 24 [cc] 140 144 146 179
;; live  kill	 14 [lr]

;; Pred edge  15 [72.0%] 
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 94 243 95 17 12 "" [1 uses])

(note 95 94 96 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 97 17 init/calibrate.c:202 (set (reg/v:SI 144 [ loopadd ])
        (ashift:SI (reg/v:SI 147 [ band ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 97 96 98 17 init/calibrate.c:202 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ loopadd ])) 167 {*arm_movsi_insn} (nil))

(call_insn 98 97 99 17 init/calibrate.c:202 (parallel [
            (call (mem:SI (symbol_ref:SI ("__delay") [flags 0x41] <function_decl 0x10b98200 __delay>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 99 98 244 17 init/calibrate.c:203 (set (reg/v:SI 146 [ trials ])
        (plus:SI (reg/v:SI 146 [ trials ])
            (reg/v:SI 147 [ band ]))) 4 {*arm_addsi3} (nil))

(insn 244 99 101 17 init/calibrate.c:204 (set (reg/f:SI 179)
        (reg/f:SI 223)) -1 (nil))

(insn 101 244 103 17 init/calibrate.c:204 (set (reg:SI 140 [ jiffies.133 ])
        (mem/v/c/i:SI (reg/f:SI 223) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 179)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))

(insn 103 101 104 17 init/calibrate.c:204 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ ticks.199 ])
            (reg:SI 140 [ jiffies.133 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 140 [ jiffies.133 ])
        (nil)))

(jump_insn 104 103 230 17 init/calibrate.c:204 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 230)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil))))
;; End of basic block 17 -> ( 32 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; live  out 	 146 147 148
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 96
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 97
;;      reg 144 { }
;;   UD chains for insn luid 2 uid 98
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 99
;;      reg 146 { }
;;      reg 147 { }
;;   UD chains for insn luid 4 uid 244
;;      reg 223 { }
;;   UD chains for insn luid 5 uid 101
;;      reg 223 { }
;;   UD chains for insn luid 6 uid 103
;;      reg 138 { }
;;      reg 140 { }
;;   UD chains for insn luid 7 uid 104
;;      reg 24 { }


;; Succ edge  32 [86.0%]  (dfs_back)
;; Succ edge  18 [14.0%]  (fallthru,loop_exit)

;; Start of basic block ( 17) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 146 147 148
;; live  gen 	
;; live  kill	

;; Pred edge  17 [86.0%]  (dfs_back)
(code_label 230 104 229 32 22 "" [1 uses])

(note 229 230 105 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 32 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; live  out 	 146 147 148
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u135(11){ }u136(13){ }u137(25){ }u138(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 146 147 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147
;; lr  def 	 137 180 218 219 220
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 146 147 153
;; live  gen 	 137 180 218 219 220
;; live  kill	

;; Pred edge  17 [14.0%]  (fallthru,loop_exit)
(note 105 229 106 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 107 18 init/calibrate.c:211 (set (reg:SI 180)
        (minus:SI (reg/v:SI 146 [ trials ])
            (reg/v:SI 147 [ band ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/v:SI 147 [ band ])
        (expr_list:REG_DEAD (reg/v:SI 146 [ trials ])
            (nil))))

(insn 107 106 117 18 init/calibrate.c:211 (set (reg/v:SI 137 [ lpj.201 ])
        (ashift:SI (reg:SI 180)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 180)
        (nil)))

(insn 117 107 233 18 init/calibrate.c:224 (set (reg/f:SI 218)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) 167 {*arm_movsi_insn} (nil))

(insn 233 117 236 18 init/calibrate.c:225 discrim 1 (set (reg/f:SI 219)
        (reg/f:SI 218)) 167 {*arm_movsi_insn} (nil))

(insn 236 233 108 18 init/calibrate.c:225 discrim 1 (set (reg/f:SI 220)
        (reg/f:SI 219)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 18 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 144 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 106
;;      reg 146 { }
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 107
;;      reg 180 { }
;;   UD chains for insn luid 3 uid 233
;;      reg 218 { }
;;   UD chains for insn luid 4 uid 236
;;      reg 219 { }


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 18 27) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u142(11){ }u143(13){ }u144(25){ }u145(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 218 219
;; lr  def 	 136 145 154 216 217
;; live  in  	 137 144
;; live  gen 	 136 145 154 216 217
;; live  kill	

;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  27 [100.0%]  (fallthru,dfs_back)
(code_label 108 236 109 19 14 ("recalibrate") [0 uses])

(note 109 108 110 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 110 109 111 19 init/calibrate.c:221 (set (reg/v:SI 145 [ chop_limit ])
        (lshiftrt:SI (reg/v:SI 137 [ lpj.201 ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (nil))

(insn 111 110 112 19 init/calibrate.c:215 (set (reg/v:SI 136 [ loopadd.202 ])
        (reg/v:SI 144 [ loopadd ])) 167 {*arm_movsi_insn} (nil))

(insn 112 111 237 19 init/calibrate.c:214 (set (reg/v:SI 154 [ lpj ])
        (reg/v:SI 137 [ lpj.201 ])) 167 {*arm_movsi_insn} (nil))

(insn 237 112 238 19 init/calibrate.c:224 (set (reg/f:SI 216)
        (reg/f:SI 218)) -1 (nil))

(insn 238 237 141 19 init/calibrate.c:225 discrim 1 (set (reg/f:SI 217)
        (reg/f:SI 219)) -1 (nil))
;; End of basic block 19 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; live  out 	 136 137 144 145 154 216 217
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 110
;;      reg 137 { }
;;   UD chains for insn luid 1 uid 111
;;      reg 144 { }
;;   UD chains for insn luid 2 uid 112
;;      reg 137 { }
;;   UD chains for insn luid 3 uid 237
;;      reg 218 { }
;;   UD chains for insn luid 4 uid 238
;;      reg 219 { }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 25) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u149(11){ }u150(13){ }u151(25){ }u152(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 154 218 219
;; lr  def 	 135 154 181 215
;; live  in  	 136 137 144 145 154 216 217
;; live  gen 	 135 154 181 215
;; live  kill	

;; Pred edge  25 [91.0%] 
(code_label 141 238 115 20 18 "" [1 uses])

(note 115 141 116 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 116 115 239 20 init/calibrate.c:223 (set (reg/v:SI 154 [ lpj ])
        (plus:SI (reg/v:SI 154 [ lpj ])
            (reg/v:SI 136 [ loopadd.202 ]))) 4 {*arm_addsi3} (nil))

(insn 239 116 118 20 init/calibrate.c:224 (set (reg/f:SI 181)
        (reg/f:SI 219)) -1 (nil))

(insn 118 239 240 20 init/calibrate.c:224 (set (reg/v:SI 135 [ ticks.203 ])
        (mem/v/c/i:SI (reg/f:SI 218) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 181)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))

(insn 240 118 122 20 init/calibrate.c:225 discrim 1 (set (reg/f:SI 215)
        (reg/f:SI 219)) -1 (nil))
;; End of basic block 20 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 154 216 217
;; live  out 	 135 136 137 144 145 154 216 217
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 116
;;      reg 136 { }
;;      reg 154 { }
;;   UD chains for insn luid 1 uid 239
;;      reg 219 { }
;;   UD chains for insn luid 2 uid 118
;;      reg 218 { }
;;   UD chains for insn luid 3 uid 240
;;      reg 219 { }


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 20 31) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u156(11){ }u157(13){ }u158(25){ }u159(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 218 220
;; lr  def 	 24 [cc] 141 182
;; live  in  	 135 136 137 144 145 154 216 217
;; live  gen 	 24 [cc] 141 182
;; live  kill	

;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  31 [100.0%]  (fallthru)
(code_label 122 240 119 21 16 "" [0 uses])

(note 119 122 241 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 241 119 121 21 init/calibrate.c:225 discrim 1 (set (reg/f:SI 182)
        (reg/f:SI 220)) -1 (nil))

(insn 121 241 123 21 init/calibrate.c:225 discrim 1 (set (reg:SI 141 [ jiffies.135 ])
        (mem/v/c/i:SI (reg/f:SI 218) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
        (nil)))

(insn 123 121 124 21 init/calibrate.c:225 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ ticks.203 ])
            (reg:SI 141 [ jiffies.135 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 141 [ jiffies.135 ])
        (nil)))

(jump_insn 124 123 228 21 init/calibrate.c:225 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 228)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil))))
;; End of basic block 21 -> ( 31 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 154 216 217
;; live  out 	 135 136 137 144 145 154 216 217
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 241
;;      reg 220 { }
;;   UD chains for insn luid 1 uid 121
;;      reg 218 { }
;;   UD chains for insn luid 2 uid 123
;;      reg 135 { }
;;      reg 141 { }
;;   UD chains for insn luid 3 uid 124
;;      reg 24 { }


;; Succ edge  31 [86.0%]  (dfs_back)
;; Succ edge  22 [14.0%]  (fallthru,loop_exit)

;; Start of basic block ( 21) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 135 136 137 144 145 154 216 217
;; live  gen 	
;; live  kill	

;; Pred edge  21 [86.0%]  (dfs_back)
(code_label 228 124 227 31 21 "" [1 uses])

(note 227 228 125 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 31 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 154 216 217
;; live  out 	 135 136 137 144 145 154 216 217
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u164(11){ }u165(13){ }u166(25){ }u167(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 219
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 142
;; live  in  	 136 137 144 145 154 216 217
;; live  gen 	 0 [r0] 24 [cc] 134 142
;; live  kill	 14 [lr]

;; Pred edge  21 [14.0%]  (fallthru,loop_exit)
(note 125 227 127 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 127 125 128 22 init/calibrate.c:227 (set (reg/v:SI 134 [ ticks.204 ])
        (mem/v/c/i:SI (reg/f:SI 219) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
        (nil)))

(insn 128 127 129 22 init/calibrate.c:228 (set (reg:SI 0 r0)
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (nil))

(call_insn 129 128 131 22 init/calibrate.c:228 (parallel [
            (call (mem:SI (symbol_ref:SI ("__delay") [flags 0x41] <function_decl 0x10b98200 __delay>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 131 129 132 22 init/calibrate.c:229 (set (reg:SI 142 [ jiffies.137 ])
        (mem/v/c/i:SI (reg/f:SI 219) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 182)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))

(insn 132 131 133 22 init/calibrate.c:229 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ jiffies.137 ])
            (reg/v:SI 134 [ ticks.204 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 142 [ jiffies.137 ])
        (expr_list:REG_DEAD (reg/v:SI 134 [ ticks.204 ])
            (nil))))

(jump_insn 133 132 134 22 init/calibrate.c:229 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 136)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 22 -> ( 23 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; live  out 	 136 137 144 145 154 216 217
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 127
;;      reg 219 { }
;;   UD chains for insn luid 1 uid 128
;;      reg 154 { }
;;   UD chains for insn luid 2 uid 129
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 131
;;      reg 219 { }
;;   UD chains for insn luid 4 uid 132
;;      reg 134 { }
;;      reg 142 { }
;;   UD chains for insn luid 5 uid 133
;;      reg 24 { }


;; Succ edge  23 [72.0%]  (fallthru)
;; Succ edge  24 [28.0%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u178(11){ }u179(13){ }u180(25){ }u181(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 154
;; lr  def 	 154
;; live  in  	 136 137 144 145 154 216 217
;; live  gen 	 154
;; live  kill	

;; Pred edge  22 [72.0%]  (fallthru)
(note 134 133 135 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 135 134 136 23 init/calibrate.c:230 (set (reg/v:SI 154 [ lpj ])
        (minus:SI (reg/v:SI 154 [ lpj ])
            (reg/v:SI 136 [ loopadd.202 ]))) 28 {*arm_subsi3_insn} (nil))
;; End of basic block 23 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; live  out 	 136 137 144 145 154 216 217
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 135
;;      reg 136 { }
;;      reg 154 { }


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 22 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u184(11){ }u185(13){ }u186(25){ }u187(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 136
;; live  in  	 136 137 144 145 154 216 217
;; live  gen 	 136
;; live  kill	

;; Pred edge  22 [28.0%] 
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 136 135 137 24 17 "" [1 uses])

(note 137 136 138 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 138 137 139 24 init/calibrate.c:231 (set (reg/v:SI 136 [ loopadd.202 ])
        (lshiftrt:SI (reg/v:SI 136 [ loopadd.202 ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))
;; End of basic block 24 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; live  out 	 136 137 144 145 154 216 217
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 138
;;      reg 136 { }


;; Succ edge  25 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 19 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u189(11){ }u190(13){ }u191(25){ }u192(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145
;; lr  def 	 24 [cc]
;; live  in  	 136 137 144 145 154 216 217
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru,dfs_back)
(code_label 139 138 140 25 15 "" [0 uses])

(note 140 139 142 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 142 140 143 25 init/calibrate.c:222 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ loopadd.202 ])
            (reg/v:SI 145 [ chop_limit ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 143 142 144 25 init/calibrate.c:222 discrim 1 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 141)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 25 -> ( 20 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; live  out 	 136 137 144 145 154 216 217
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 142
;;      reg 136 { }
;;      reg 145 { }
;;   UD chains for insn luid 1 uid 143
;;      reg 24 { }


;; Succ edge  20 [91.0%] 
;; Succ edge  26 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u196(11){ }u197(13){ }u198(25){ }u199(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 154
;; lr  def 	 24 [cc] 185 186 187 188
;; live  in  	 136 137 144 154
;; live  gen 	 24 [cc] 185 186 187 188
;; live  kill	

;; Pred edge  25 [9.0%]  (fallthru,loop_exit)
(note 144 143 146 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 146 144 147 26 init/calibrate.c:238 (set (reg:SI 185)
        (ashift:SI (reg/v:SI 136 [ loopadd.202 ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 136 [ loopadd.202 ])
        (nil)))

(insn 147 146 148 26 init/calibrate.c:238 (set (reg:SI 186)
        (plus:SI (reg:SI 185)
            (reg/v:SI 154 [ lpj ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 185)
        (nil)))

(insn 148 147 149 26 init/calibrate.c:238 (set (reg:SI 187)
        (ashift:SI (reg/v:SI 144 [ loopadd ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 149 148 150 26 init/calibrate.c:238 (set (reg:SI 188)
        (plus:SI (reg:SI 187)
            (reg/v:SI 137 [ lpj.201 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_DEAD (reg/v:SI 137 [ lpj.201 ])
            (nil))))

(insn 150 149 151 26 init/calibrate.c:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (reg:SI 188))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 188)
        (expr_list:REG_DEAD (reg:SI 186)
            (nil))))

(jump_insn 151 150 152 26 init/calibrate.c:238 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 157)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil))))
;; End of basic block 26 -> ( 27 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 154
;; live  out 	 144 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 146
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 147
;;      reg 154 { }
;;      reg 185 { }
;;   UD chains for insn luid 2 uid 148
;;      reg 144 { }
;;   UD chains for insn luid 3 uid 149
;;      reg 137 { }
;;      reg 187 { }
;;   UD chains for insn luid 4 uid 150
;;      reg 186 { }
;;      reg 188 { }
;;   UD chains for insn luid 5 uid 151
;;      reg 24 { }


;; Succ edge  27 [91.0%]  (fallthru)
;; Succ edge  28 [9.0%]  (loop_exit)

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u210(11){ }u211(13){ }u212(25){ }u213(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 154
;; lr  def 	 137 144
;; live  in  	 144 154
;; live  gen 	 137 144
;; live  kill	

;; Pred edge  26 [91.0%]  (fallthru)
(note 152 151 153 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 154 27 init/calibrate.c:240 (set (reg/v:SI 144 [ loopadd ])
        (ashift:SI (reg/v:SI 144 [ loopadd ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 154 153 157 27 init/calibrate.c:240 (set (reg/v:SI 137 [ lpj.201 ])
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 154 [ lpj ])
        (nil)))
;; End of basic block 27 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144
;; live  out 	 137 144
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 153
;;      reg 144 { }
;;   UD chains for insn luid 1 uid 154
;;      reg 154 { }


;; Succ edge  19 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 4 7 10 6 26 3) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u216(11){ }u217(13){ }u218(25){ }u219(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; lr  def 	 24 [cc] 150 189 190 191 192 193
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  gen 	 24 [cc] 150 189 190 191 192 193
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%] 
;; Pred edge  26 [9.0%]  (loop_exit)
;; Pred edge  3 [100.0%] 
(code_label 157 154 158 28 7 "" [3 uses])

(note 158 157 159 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 159 158 160 28 init/calibrate.c:278 (set (reg/f:SI 189)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 160 159 161 28 init/calibrate.c:278 (set (reg/v:SI 150 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 189)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 2788871)) -1 (expr_list:REG_DEAD (reg/f:SI 189)
        (nil)))

(insn 161 160 162 28 init/calibrate.c:278 (set (reg/f:SI 190)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c0ba20 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 162 161 163 28 init/calibrate.c:278 (set (reg:SI 191)
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 153 [ this_cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 190)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 190)
        (expr_list:REG_DEAD (reg/v:SI 153 [ this_cpu ])
            (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 153 [ this_cpu ])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c0ba20 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
                (nil)))))

(insn 163 162 164 28 init/calibrate.c:278 (set (mem:SI (plus:SI (reg/v:SI 150 [ __ptr ])
                (reg:SI 191)) [0 S4 A32])
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 191)
        (expr_list:REG_DEAD (reg/v:SI 150 [ __ptr ])
            (nil))))

(insn 164 163 165 28 init/calibrate.c:279 (set (reg/f:SI 192)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 165 164 166 28 init/calibrate.c:279 (set (reg:SI 193 [ printed ])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 192)
                    (const_int 4 [0x4])) [0 printed+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 192)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 4 [0x4]))) [0 printed+0 S1 A8]))
            (nil))))

(insn 166 165 167 28 init/calibrate.c:279 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 193 [ printed ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 193 [ printed ])
        (nil)))

(jump_insn 167 166 168 28 init/calibrate.c:279 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 187)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 28 -> ( 29 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 160
;;      reg 189 { }
;;   UD chains for insn luid 3 uid 162
;;      reg 153 { }
;;      reg 190 { }
;;   eq_note reg 153 { }
;;   UD chains for insn luid 4 uid 163
;;      reg 150 { }
;;      reg 154 { }
;;      reg 191 { }
;;   UD chains for insn luid 6 uid 165
;;      reg 192 { }
;;   UD chains for insn luid 7 uid 166
;;      reg 193 { }
;;   UD chains for insn luid 8 uid 167
;;      reg 24 { }


;; Succ edge  29 [0.0%]  (fallthru)
;; Succ edge  30 [100.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u229(11){ }u230(13){ }u231(25){ }u232(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 198 208
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 198 208
;; live  kill	 14 [lr]

;; Pred edge  28 [0.0%]  (fallthru)
(note 168 167 170 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 170 168 171 29 init/calibrate.c:280 (set (reg:SI 0 r0)
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (nil))

(insn 171 170 172 29 init/calibrate.c:280 (set (reg:SI 1 r1)
        (const_int 5000 [0x1388])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 172 171 173 29 init/calibrate.c:280 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 173 172 174 29 init/calibrate.c:280 (set (reg:SI 198)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EQUAL (udiv:SI (reg/v:SI 154 [ lpj ])
                (const_int 5000 [0x1388]))
            (nil))))

(insn 174 173 175 29 init/calibrate.c:280 (set (reg:SI 0 r0)
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (nil))

(insn 175 174 176 29 init/calibrate.c:280 (set (reg:SI 1 r1)
        (const_int 50 [0x32])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 176 175 179 29 init/calibrate.c:280 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 179 176 180 29 init/calibrate.c:280 (set (reg:SI 1 r1)
        (const_int 100 [0x64])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 180 179 181 29 init/calibrate.c:280 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidivmod") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 181 180 182 29 init/calibrate.c:280 (set (reg:SI 208 [+4 ])
        (reg:SI 1 r1 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [+4 ])
        (nil)))

(insn 182 181 183 29 init/calibrate.c:280 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10c67600>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10c67600>)
        (nil)))

(insn 183 182 184 29 init/calibrate.c:280 (set (reg:SI 1 r1)
        (reg:SI 198)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 198)
        (nil)))

(insn 184 183 185 29 init/calibrate.c:280 (set (reg:SI 2 r2)
        (reg:SI 208 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 208 [+4 ])
        (nil)))

(insn 185 184 186 29 init/calibrate.c:280 (set (reg:SI 3 r3)
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (nil))

(call_insn 186 185 187 29 init/calibrate.c:280 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 29 -> ( 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 170
;;      reg 154 { }
;;   UD chains for insn luid 2 uid 172
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 3 uid 173
;;      reg 0 { }
;;   eq_note reg 154 { }
;;   UD chains for insn luid 4 uid 174
;;      reg 154 { }
;;   UD chains for insn luid 6 uid 176
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 8 uid 180
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 9 uid 181
;;      reg 1 { }
;;   UD chains for insn luid 11 uid 183
;;      reg 198 { }
;;   UD chains for insn luid 12 uid 184
;;      reg 208 { }
;;   UD chains for insn luid 13 uid 185
;;      reg 154 { }
;;   UD chains for insn luid 14 uid 186
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 28 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u260(11){ }u261(13){ }u262(25){ }u263(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  def 	 209 210 211
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; live  gen 	 209 210 211
;; live  kill	

;; Pred edge  28 [100.0%] 
;; Pred edge  29 [100.0%]  (fallthru)
(code_label 187 186 188 30 19 "" [1 uses])

(note 188 187 189 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 189 188 190 30 init/calibrate.c:284 (set (reg/f:SI 209)
        (symbol_ref:SI ("loops_per_jiffy") [flags 0xc0] <var_decl 0x10b96180 loops_per_jiffy>)) 167 {*arm_movsi_insn} (nil))

(insn 190 189 191 30 init/calibrate.c:284 (set (mem/c/i:SI (reg/f:SI 209) [0 loops_per_jiffy+0 S4 A32])
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 209)
        (expr_list:REG_DEAD (reg/v:SI 154 [ lpj ])
            (nil))))

(insn 191 190 192 30 init/calibrate.c:285 (set (reg/f:SI 210)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 192 191 194 30 init/calibrate.c:285 (set (reg:SI 211)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 194 192 0 30 init/calibrate.c:285 (set (mem/c/i:QI (plus:SI (reg/f:SI 210)
                (const_int 4 [0x4])) [0 printed+0 S1 A8])
        (subreg:QI (reg:SI 211) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 211)
        (expr_list:REG_DEAD (reg/f:SI 210)
            (expr_list:REG_EQUAL (const_int 1 [0x1])
                (nil)))))
;; End of basic block 30 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 190
;;      reg 154 { }
;;      reg 209 { }
;;   UD chains for insn luid 4 uid 194
;;      reg 210 { }
;;      reg 211 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

*****ending processing of loop  ******
Set in insn 74 is invariant (0), cost 24, depends on 
Decided to move invariant 0
deferring rescan insn with uid = 74.
deferring rescan insn with uid = 74.
deferring rescan insn with uid = 245.
changing bb of uid 74
  from 13 to 12
deferring rescan insn with uid = 75.


calibrate_delay

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 273
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={20d,11u} r1={15d,5u} r2={12d,1u} r3={12d,1u} r11={1d,33u} r12={11d} r13={1d,44u,1d} r14={11d,1u} r15={10d} r16={10d} r17={10d} r18={10d} r19={10d} r20={10d} r21={10d} r22={10d} r23={10d} r24={24d,14u} r25={1d,33u} r26={1d,32u} r27={10d} r28={10d} r29={10d} r30={10d} r31={10d} r32={10d} r33={10d} r34={10d} r35={10d} r36={10d} r37={10d} r38={10d} r39={10d} r40={10d} r41={10d} r42={10d} r43={10d} r44={10d} r45={10d} r46={10d} r47={10d} r48={10d} r49={10d} r50={10d} r51={10d} r52={10d} r53={10d} r54={10d} r55={10d} r56={10d} r57={10d} r58={10d} r59={10d} r60={10d} r61={10d} r62={10d} r63={10d} r64={10d} r65={10d} r66={10d} r67={10d} r68={10d} r69={10d} r70={10d} r71={10d} r72={10d} r73={10d} r74={10d} r75={10d} r76={10d} r77={10d} r78={10d} r79={10d} r80={10d} r81={10d} r82={10d} r83={10d} r84={10d} r85={10d} r86={10d} r87={10d} r88={10d} r89={10d} r90={10d} r91={10d} r92={10d} r93={10d} r94={10d} r95={10d} r96={10d} r97={10d} r98={10d} r99={10d} r100={10d} r101={10d} r102={10d} r103={10d} r104={10d} r105={10d} r106={10d} r107={10d} r108={10d} r109={10d} r110={10d} r111={10d} r112={10d} r113={10d} r114={10d} r115={10d} r116={10d} r117={10d} r118={10d} r119={10d} r120={10d} r121={10d} r122={10d} r123={10d} r124={10d} r125={10d} r126={10d} r127={10d} r134={1d,1u} r135={1d,1u} r136={2d,5u} r137={2d,3u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={2d,4u} r145={1d,1u} r146={2d,2u} r147={2d,5u,1d} r148={3d,4u} r150={1d,1u} r152={1d,1u} r153={1d,2u,2d} r154={6d,12u,1d} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,2u} r163={1d,1u} r165={1d,1u} r174={1d,1u} r175={1d,2u} r177={1d,1u} r178={1d} r179={1d} r180={1d,1u} r181={1d} r182={1d} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r198={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,3u} r214={1d,2u} r215={1d} r216={1d} r217={1d} r218={1d,4u} r219={1d,6u} r220={1d,1u} r221={1d,2u} r222={1d,1u} r223={1d,2u} 
;;    total ref usage 1558{1281d,272u,5e} in 129{119 regular + 10 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0
24[0,1] 139[1,1] 175[2,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 152 153 155 156 157 158 159 160 213
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 152 153 155 156 157 158 159 160 213
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 2 7 2 init/calibrate.c:253 (set (reg:SI 157)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 7 6 8 2 init/calibrate.c:253 (set (reg:SI 156)
        (and:SI (reg:SI 157)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 8 7 9 2 init/calibrate.c:253 (set (reg/v:SI 153 [ this_cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 156)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 156)
        (nil)))

(insn 9 8 10 2 init/calibrate.c:255 (set (reg/f:SI 158)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 init/calibrate.c:255 (set (reg/v:SI 152 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 158)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 2785931)) -1 (expr_list:REG_DEAD (reg/f:SI 158)
        (nil)))

(insn 11 10 12 2 init/calibrate.c:255 (set (reg/f:SI 159)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c0ba20 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 init/calibrate.c:255 (set (reg:SI 155 [ D.6774 ])
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 153 [ this_cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 159)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 159)
        (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 153 [ this_cpu ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c0ba20 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
            (nil))))

(insn 13 12 14 2 init/calibrate.c:255 (set (reg:SI 160)
        (mem:SI (plus:SI (reg/v:SI 152 [ __ptr ])
                (reg:SI 155 [ D.6774 ])) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 155 [ D.6774 ])
        (expr_list:REG_DEAD (reg/v:SI 152 [ __ptr ])
            (nil))))

(insn 14 13 222 2 init/calibrate.c:255 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 222 14 15 2 (set (reg/f:SI 213)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(jump_insn 15 222 16 2 init/calibrate.c:255 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 160 213
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 160 213
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 6
;;      reg 13 { }
;;   UD chains for insn luid 1 uid 7
;;      reg 157 { }
;;   eq_note reg 13 { }
;;   UD chains for insn luid 2 uid 8
;;      reg 156 { }
;;   UD chains for insn luid 4 uid 10
;;      reg 158 { }
;;   UD chains for insn luid 6 uid 12
;;      reg 153 { }
;;      reg 159 { }
;;   eq_note reg 153 { }
;;   UD chains for insn luid 7 uid 13
;;      reg 152 { }
;;      reg 155 { }
;;   UD chains for insn luid 8 uid 14
;;      reg 160 { }
;;   UD chains for insn luid 10 uid 15
;;      reg 24 { }


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 160 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 213
;; lr  def 	 24 [cc] 154 163
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 160 213
;; live  gen 	 24 [cc] 154 163
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 16 15 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 19 16 21 3 init/calibrate.c:256 (set (reg/v:SI 154 [ lpj ])
        (reg:SI 160)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 160)
        (nil)))

(insn 21 19 22 3 init/calibrate.c:257 (set (reg:SI 163 [ printed ])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 213)
                    (const_int 4 [0x4])) [0 printed+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 213)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 4 [0x4]))) [0 printed+0 S1 A8]))
            (nil))))

(insn 22 21 23 3 init/calibrate.c:257 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163 [ printed ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 163 [ printed ])
        (nil)))

(jump_insn 23 22 24 3 init/calibrate.c:257 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 157)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 3 -> ( 4 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 19
;;      reg 160 { }
;;   UD chains for insn luid 1 uid 21
;;      reg 213 { }
;;   UD chains for insn luid 2 uid 22
;;      reg 163 { }
;;   UD chains for insn luid 3 uid 23
;;      reg 24 { }


;; Succ edge  4 [0.0%]  (fallthru)
;; Succ edge  28 [100.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  3 [0.0%]  (fallthru)
(note 24 23 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 26 24 27 4 init/calibrate.c:258 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10a205a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10a205a0>)
        (nil)))

(call_insn 27 26 30 4 init/calibrate.c:258 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 4 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 27
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(11){ }u34(13){ }u35(25){ }u36(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 213
;; lr  def 	 24 [cc] 154 165 214
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 213
;; live  gen 	 24 [cc] 154 165 214
;; live  kill	

;; Pred edge  2 [50.0%] 
(code_label 30 27 31 5 6 "" [1 uses])

(note 31 30 221 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 221 31 33 5 init/calibrate.c:260 (set (reg/f:SI 165)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 33 221 34 5 init/calibrate.c:260 (set (reg/v:SI 154 [ lpj ])
        (mem/c/i:SI (reg/f:SI 213) [0 preset_lpj+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 preset_lpj+0 S4 A32])
        (nil)))

(insn 34 33 225 5 init/calibrate.c:260 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 154 [ lpj ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 225 34 35 5 (set (reg:SI 214 [ printed ])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 213)
                    (const_int 4 [0x4])) [0 printed+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 213)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 4 [0x4]))) [0 printed+0 S1 A8]))
            (nil))))

(jump_insn 35 225 36 5 init/calibrate.c:260 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 47)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154 165 214
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154 165 214
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 33
;;      reg 213 { }
;;   UD chains for insn luid 2 uid 34
;;      reg 154 { }
;;   UD chains for insn luid 3 uid 225
;;      reg 213 { }
;;   UD chains for insn luid 4 uid 35
;;      reg 24 { }


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(11){ }u41(13){ }u42(25){ }u43(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 214
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154 214
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 36 35 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 39 36 40 6 init/calibrate.c:262 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 214 [ printed ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 214 [ printed ])
        (nil)))

(jump_insn 40 39 41 6 init/calibrate.c:262 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 157)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 6 -> ( 7 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 39
;;      reg 214 { }
;;   UD chains for insn luid 1 uid 40
;;      reg 24 { }


;; Succ edge  7 [0.0%]  (fallthru)
;; Succ edge  28 [100.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u48(11){ }u49(13){ }u50(25){ }u51(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  6 [0.0%]  (fallthru)
(note 41 40 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 43 41 44 7 init/calibrate.c:263 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10c46690>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10c46690>)
        (nil)))

(call_insn 44 43 47 7 init/calibrate.c:263 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 7 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 44
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u55(11){ }u56(13){ }u57(25){ }u58(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 214
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165 214
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  5 [50.0%] 
(code_label 47 44 48 8 8 "" [1 uses])

(note 48 47 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 51 48 52 8 init/calibrate.c:265 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 214 [ printed ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 214 [ printed ])
        (nil)))

(jump_insn 52 51 53 8 init/calibrate.c:265 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 8 -> ( 9 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 51
;;      reg 214 { }
;;   UD chains for insn luid 1 uid 52
;;      reg 24 { }


;; Succ edge  9 [100.0%]  (fallthru)
;; Succ edge  12 [0.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u63(11){ }u64(13){ }u65(25){ }u66(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165
;; lr  def 	 24 [cc] 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165
;; live  gen 	 24 [cc] 154
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
(note 53 52 55 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 55 53 56 9 init/calibrate.c:265 discrim 1 (set (reg/v:SI 154 [ lpj ])
        (mem/c/i:SI (plus:SI (reg/f:SI 165)
                (const_int 8 [0x8])) [0 lpj_fine+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 165)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 8 [0x8]))) [0 lpj_fine+0 S4 A32])
            (nil))))

(insn 56 55 57 9 init/calibrate.c:265 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 154 [ lpj ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 57 56 58 9 init/calibrate.c:265 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 0 [0x0])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 55
;;      reg 165 { }
;;   UD chains for insn luid 1 uid 56
;;      reg 154 { }
;;   UD chains for insn luid 2 uid 57
;;      reg 24 { }


;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  11

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  9 [100.0%]  (fallthru)
(note 58 57 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 60 58 61 10 init/calibrate.c:267 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10c5f0e0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10c5f0e0>)
        (nil)))

(call_insn 61 60 64 10 init/calibrate.c:267 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 10 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 61
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u78(11){ }u79(13){ }u80(25){ }u81(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  9
(code_label 64 61 65 11 10 "" [1 uses])

(note 65 64 67 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 67 65 68 11 init/calibrate.c:275 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10c51380>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10c51380>)
        (nil)))

(call_insn 68 67 69 11 init/calibrate.c:275 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 68
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 8 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u85(11){ }u86(13){ }u87(25){ }u88(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 143 174
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; live  gen 	 143 174
;; live  kill	

;; Pred edge  8 [0.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 69 68 70 12 9 "" [1 uses])

(note 70 69 71 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 12 init/calibrate.c:192 (set (reg/f:SI 174)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) 167 {*arm_movsi_insn} (nil))

(insn 72 71 74 12 init/calibrate.c:192 (set (reg/v:SI 143 [ ticks ])
        (mem/v/c/i:SI (reg/f:SI 174) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 174)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))

(insn 74 72 76 12 init/calibrate.c:193 discrim 1 (set (reg/f:SI 224)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 72
;;      reg 174 { }


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 12 33) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u90(11){ }u91(13){ }u92(25){ }u93(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 139 175
;; live  in  	
;; live  gen 	 24 [cc] 139 175
;; live  kill	
;; rd  in  	(3)
0, 1, 2
;; rd  gen 	(3)
0, 1, 2
;; rd  kill	(3)
0, 1, 2

;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 76 74 73 13 11 "" [0 uses])

(note 73 76 245 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 245 73 75 13 init/calibrate.c:193 discrim 1 (set (reg/f:SI 175)
        (reg/f:SI 224)) -1 (nil))

(insn 75 245 77 13 init/calibrate.c:193 discrim 1 (set (reg:SI 139 [ jiffies.131 ])
        (mem/v/c/i:SI (reg/f:SI 224) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
        (nil)))

(insn 77 75 78 13 init/calibrate.c:193 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ ticks ])
            (reg:SI 139 [ jiffies.131 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 139 [ jiffies.131 ])
        (nil)))

(jump_insn 78 77 232 13 init/calibrate.c:193 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 232)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil))))
;; End of basic block 13 -> ( 33 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  out 	
;; rd  out 	(3)
0, 1, 2
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 75
;;      reg 175 { d2(bb 12 insn 74) }
;;   UD chains for insn luid 2 uid 77
;;      reg 139 { d1(bb 13 insn 75) }
;;      reg 143 { }
;;   UD chains for insn luid 3 uid 78
;;      reg 24 { d0(bb 13 insn 77) }


;; Succ edge  33 [86.0%]  (dfs_back)
;; Succ edge  14 [14.0%]  (fallthru,loop_exit)

;; Start of basic block ( 13) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(3)
0, 1, 2
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  13 [86.0%]  (dfs_back)
(code_label 232 78 231 33 23 "" [1 uses])

(note 231 232 79 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 33 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  out 	
;; rd  out 	(3)
0, 1, 2
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u98(11){ }u99(13){ }u100(25){ }u101(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 138 146 147 148 221 222 223
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 175
;; live  gen 	 138 146 147 148 221 222 223
;; live  kill	

;; Pred edge  13 [14.0%]  (fallthru,loop_exit)
(note 79 231 81 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 81 79 82 14 init/calibrate.c:196 (set (reg/v:SI 138 [ ticks.199 ])
        (mem/v/c/i:SI (reg/f:SI 175) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 175)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))

(insn 82 81 83 14 init/calibrate.c:187 (set (reg/v:SI 148 [ trial_in_band ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 83 82 84 14 init/calibrate.c:187 (set (reg/v:SI 147 [ band ])
        (reg/v:SI 148 [ trial_in_band ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 84 83 87 14 init/calibrate.c:187 (set (reg/v:SI 146 [ trials ])
        (reg/v:SI 148 [ trial_in_band ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 87 84 93 14 init/calibrate.c:198 (set (reg:SI 221)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 93 87 100 14 init/calibrate.c:200 (set (reg:SI 222 [ trial_in_band ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 100 93 102 14 init/calibrate.c:204 (set (reg/f:SI 223)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 81
;;      reg 175 { }
;;   UD chains for insn luid 2 uid 83
;;      reg 148 { }
;;   UD chains for insn luid 3 uid 84
;;      reg 148 { }


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 14 32) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u106(11){ }u107(13){ }u108(25){ }u109(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 221
;; lr  def 	 24 [cc] 148 177 178
;; live  in  	 146 147 148
;; live  gen 	 24 [cc] 148 177 178
;; live  kill	

;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  32 [100.0%]  (fallthru)
(code_label 102 100 85 15 13 "" [0 uses])

(note 85 102 86 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 242 15 init/calibrate.c:198 (set (reg/v:SI 148 [ trial_in_band ])
        (plus:SI (reg/v:SI 148 [ trial_in_band ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 242 86 88 15 init/calibrate.c:198 (set (reg:SI 178)
        (reg:SI 221)) -1 (nil))

(insn 88 242 89 15 init/calibrate.c:198 (set (reg:SI 177)
        (ashift:SI (reg:SI 221)
            (reg/v:SI 147 [ band ]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg/v:SI 147 [ band ]))
            (nil))))

(insn 89 88 90 15 init/calibrate.c:198 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ trial_in_band ])
            (reg:SI 177))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 177)
        (nil)))

(jump_insn 90 89 91 15 init/calibrate.c:198 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 94)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 15 -> ( 16 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; live  out 	 146 147 148
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 86
;;      reg 148 { }
;;   UD chains for insn luid 1 uid 242
;;      reg 221 { }
;;   UD chains for insn luid 2 uid 88
;;      reg 147 { }
;;      reg 221 { }
;;   eq_note reg 147 { }
;;   UD chains for insn luid 3 uid 89
;;      reg 148 { }
;;      reg 177 { }
;;   UD chains for insn luid 4 uid 90
;;      reg 24 { }


;; Succ edge  16 [28.0%]  (fallthru)
;; Succ edge  17 [72.0%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u116(11){ }u117(13){ }u118(25){ }u119(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 222
;; lr  def 	 147 148
;; live  in  	 146 147
;; live  gen 	 147 148
;; live  kill	

;; Pred edge  15 [28.0%]  (fallthru)
(note 91 90 92 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 243 16 init/calibrate.c:199 (set (reg/v:SI 147 [ band ])
        (plus:SI (reg/v:SI 147 [ band ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 243 92 94 16 init/calibrate.c:200 (set (reg/v:SI 148 [ trial_in_band ])
        (reg:SI 222 [ trial_in_band ])) -1 (nil))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; live  out 	 146 147 148
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 92
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 243
;;      reg 222 { }


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 15 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u121(11){ }u122(13){ }u123(25){ }u124(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 223
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 144 146 179
;; live  in  	 146 147 148
;; live  gen 	 0 [r0] 24 [cc] 140 144 146 179
;; live  kill	 14 [lr]

;; Pred edge  15 [72.0%] 
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 94 243 95 17 12 "" [1 uses])

(note 95 94 96 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 97 17 init/calibrate.c:202 (set (reg/v:SI 144 [ loopadd ])
        (ashift:SI (reg/v:SI 147 [ band ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 97 96 98 17 init/calibrate.c:202 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ loopadd ])) 167 {*arm_movsi_insn} (nil))

(call_insn 98 97 99 17 init/calibrate.c:202 (parallel [
            (call (mem:SI (symbol_ref:SI ("__delay") [flags 0x41] <function_decl 0x10b98200 __delay>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 99 98 244 17 init/calibrate.c:203 (set (reg/v:SI 146 [ trials ])
        (plus:SI (reg/v:SI 146 [ trials ])
            (reg/v:SI 147 [ band ]))) 4 {*arm_addsi3} (nil))

(insn 244 99 101 17 init/calibrate.c:204 (set (reg/f:SI 179)
        (reg/f:SI 223)) -1 (nil))

(insn 101 244 103 17 init/calibrate.c:204 (set (reg:SI 140 [ jiffies.133 ])
        (mem/v/c/i:SI (reg/f:SI 223) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 179)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))

(insn 103 101 104 17 init/calibrate.c:204 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ ticks.199 ])
            (reg:SI 140 [ jiffies.133 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 140 [ jiffies.133 ])
        (nil)))

(jump_insn 104 103 230 17 init/calibrate.c:204 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 230)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil))))
;; End of basic block 17 -> ( 32 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; live  out 	 146 147 148
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 96
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 97
;;      reg 144 { }
;;   UD chains for insn luid 2 uid 98
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 99
;;      reg 146 { }
;;      reg 147 { }
;;   UD chains for insn luid 4 uid 244
;;      reg 223 { }
;;   UD chains for insn luid 5 uid 101
;;      reg 223 { }
;;   UD chains for insn luid 6 uid 103
;;      reg 138 { }
;;      reg 140 { }
;;   UD chains for insn luid 7 uid 104
;;      reg 24 { }


;; Succ edge  32 [86.0%]  (dfs_back)
;; Succ edge  18 [14.0%]  (fallthru,loop_exit)

;; Start of basic block ( 17) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 146 147 148
;; live  gen 	
;; live  kill	

;; Pred edge  17 [86.0%]  (dfs_back)
(code_label 230 104 229 32 22 "" [1 uses])

(note 229 230 105 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 32 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 147 148
;; live  out 	 146 147 148
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u135(11){ }u136(13){ }u137(25){ }u138(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 146 147 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147
;; lr  def 	 137 180 218 219 220
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 146 147 153
;; live  gen 	 137 180 218 219 220
;; live  kill	

;; Pred edge  17 [14.0%]  (fallthru,loop_exit)
(note 105 229 106 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 107 18 init/calibrate.c:211 (set (reg:SI 180)
        (minus:SI (reg/v:SI 146 [ trials ])
            (reg/v:SI 147 [ band ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/v:SI 147 [ band ])
        (expr_list:REG_DEAD (reg/v:SI 146 [ trials ])
            (nil))))

(insn 107 106 117 18 init/calibrate.c:211 (set (reg/v:SI 137 [ lpj.201 ])
        (ashift:SI (reg:SI 180)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 180)
        (nil)))

(insn 117 107 233 18 init/calibrate.c:224 (set (reg/f:SI 218)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) 167 {*arm_movsi_insn} (nil))

(insn 233 117 236 18 init/calibrate.c:225 discrim 1 (set (reg/f:SI 219)
        (reg/f:SI 218)) 167 {*arm_movsi_insn} (nil))

(insn 236 233 108 18 init/calibrate.c:225 discrim 1 (set (reg/f:SI 220)
        (reg/f:SI 219)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 18 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 144 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 106
;;      reg 146 { }
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 107
;;      reg 180 { }
;;   UD chains for insn luid 3 uid 233
;;      reg 218 { }
;;   UD chains for insn luid 4 uid 236
;;      reg 219 { }


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 18 27) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u142(11){ }u143(13){ }u144(25){ }u145(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 218 219
;; lr  def 	 136 145 154 216 217
;; live  in  	 137 144
;; live  gen 	 136 145 154 216 217
;; live  kill	

;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  27 [100.0%]  (fallthru,dfs_back)
(code_label 108 236 109 19 14 ("recalibrate") [0 uses])

(note 109 108 110 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 110 109 111 19 init/calibrate.c:221 (set (reg/v:SI 145 [ chop_limit ])
        (lshiftrt:SI (reg/v:SI 137 [ lpj.201 ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (nil))

(insn 111 110 112 19 init/calibrate.c:215 (set (reg/v:SI 136 [ loopadd.202 ])
        (reg/v:SI 144 [ loopadd ])) 167 {*arm_movsi_insn} (nil))

(insn 112 111 237 19 init/calibrate.c:214 (set (reg/v:SI 154 [ lpj ])
        (reg/v:SI 137 [ lpj.201 ])) 167 {*arm_movsi_insn} (nil))

(insn 237 112 238 19 init/calibrate.c:224 (set (reg/f:SI 216)
        (reg/f:SI 218)) -1 (nil))

(insn 238 237 141 19 init/calibrate.c:225 discrim 1 (set (reg/f:SI 217)
        (reg/f:SI 219)) -1 (nil))
;; End of basic block 19 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; live  out 	 136 137 144 145 154 216 217
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 110
;;      reg 137 { }
;;   UD chains for insn luid 1 uid 111
;;      reg 144 { }
;;   UD chains for insn luid 2 uid 112
;;      reg 137 { }
;;   UD chains for insn luid 3 uid 237
;;      reg 218 { }
;;   UD chains for insn luid 4 uid 238
;;      reg 219 { }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 25) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u149(11){ }u150(13){ }u151(25){ }u152(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 154 218 219
;; lr  def 	 135 154 181 215
;; live  in  	 136 137 144 145 154 216 217
;; live  gen 	 135 154 181 215
;; live  kill	

;; Pred edge  25 [91.0%] 
(code_label 141 238 115 20 18 "" [1 uses])

(note 115 141 116 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 116 115 239 20 init/calibrate.c:223 (set (reg/v:SI 154 [ lpj ])
        (plus:SI (reg/v:SI 154 [ lpj ])
            (reg/v:SI 136 [ loopadd.202 ]))) 4 {*arm_addsi3} (nil))

(insn 239 116 118 20 init/calibrate.c:224 (set (reg/f:SI 181)
        (reg/f:SI 219)) -1 (nil))

(insn 118 239 240 20 init/calibrate.c:224 (set (reg/v:SI 135 [ ticks.203 ])
        (mem/v/c/i:SI (reg/f:SI 218) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 181)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))

(insn 240 118 122 20 init/calibrate.c:225 discrim 1 (set (reg/f:SI 215)
        (reg/f:SI 219)) -1 (nil))
;; End of basic block 20 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 154 216 217
;; live  out 	 135 136 137 144 145 154 216 217
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 116
;;      reg 136 { }
;;      reg 154 { }
;;   UD chains for insn luid 1 uid 239
;;      reg 219 { }
;;   UD chains for insn luid 2 uid 118
;;      reg 218 { }
;;   UD chains for insn luid 3 uid 240
;;      reg 219 { }


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 20 31) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u156(11){ }u157(13){ }u158(25){ }u159(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 218 220
;; lr  def 	 24 [cc] 141 182
;; live  in  	 135 136 137 144 145 154 216 217
;; live  gen 	 24 [cc] 141 182
;; live  kill	

;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  31 [100.0%]  (fallthru)
(code_label 122 240 119 21 16 "" [0 uses])

(note 119 122 241 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 241 119 121 21 init/calibrate.c:225 discrim 1 (set (reg/f:SI 182)
        (reg/f:SI 220)) -1 (nil))

(insn 121 241 123 21 init/calibrate.c:225 discrim 1 (set (reg:SI 141 [ jiffies.135 ])
        (mem/v/c/i:SI (reg/f:SI 218) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
        (nil)))

(insn 123 121 124 21 init/calibrate.c:225 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ ticks.203 ])
            (reg:SI 141 [ jiffies.135 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 141 [ jiffies.135 ])
        (nil)))

(jump_insn 124 123 228 21 init/calibrate.c:225 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 228)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil))))
;; End of basic block 21 -> ( 31 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 154 216 217
;; live  out 	 135 136 137 144 145 154 216 217
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 241
;;      reg 220 { }
;;   UD chains for insn luid 1 uid 121
;;      reg 218 { }
;;   UD chains for insn luid 2 uid 123
;;      reg 135 { }
;;      reg 141 { }
;;   UD chains for insn luid 3 uid 124
;;      reg 24 { }


;; Succ edge  31 [86.0%]  (dfs_back)
;; Succ edge  22 [14.0%]  (fallthru,loop_exit)

;; Start of basic block ( 21) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 135 136 137 144 145 154 216 217
;; live  gen 	
;; live  kill	

;; Pred edge  21 [86.0%]  (dfs_back)
(code_label 228 124 227 31 21 "" [1 uses])

(note 227 228 125 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 31 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 144 145 154 216 217
;; live  out 	 135 136 137 144 145 154 216 217
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u164(11){ }u165(13){ }u166(25){ }u167(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 219
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 142
;; live  in  	 136 137 144 145 154 216 217
;; live  gen 	 0 [r0] 24 [cc] 134 142
;; live  kill	 14 [lr]

;; Pred edge  21 [14.0%]  (fallthru,loop_exit)
(note 125 227 127 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 127 125 128 22 init/calibrate.c:227 (set (reg/v:SI 134 [ ticks.204 ])
        (mem/v/c/i:SI (reg/f:SI 219) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
        (nil)))

(insn 128 127 129 22 init/calibrate.c:228 (set (reg:SI 0 r0)
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (nil))

(call_insn 129 128 131 22 init/calibrate.c:228 (parallel [
            (call (mem:SI (symbol_ref:SI ("__delay") [flags 0x41] <function_decl 0x10b98200 __delay>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 131 129 132 22 init/calibrate.c:229 (set (reg:SI 142 [ jiffies.137 ])
        (mem/v/c/i:SI (reg/f:SI 219) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 182)
        (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>) [0 jiffies+0 S4 A32])
            (nil))))

(insn 132 131 133 22 init/calibrate.c:229 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ jiffies.137 ])
            (reg/v:SI 134 [ ticks.204 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 142 [ jiffies.137 ])
        (expr_list:REG_DEAD (reg/v:SI 134 [ ticks.204 ])
            (nil))))

(jump_insn 133 132 134 22 init/calibrate.c:229 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 136)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 22 -> ( 23 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; live  out 	 136 137 144 145 154 216 217
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 127
;;      reg 219 { }
;;   UD chains for insn luid 1 uid 128
;;      reg 154 { }
;;   UD chains for insn luid 2 uid 129
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 131
;;      reg 219 { }
;;   UD chains for insn luid 4 uid 132
;;      reg 134 { }
;;      reg 142 { }
;;   UD chains for insn luid 5 uid 133
;;      reg 24 { }


;; Succ edge  23 [72.0%]  (fallthru)
;; Succ edge  24 [28.0%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u178(11){ }u179(13){ }u180(25){ }u181(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 154
;; lr  def 	 154
;; live  in  	 136 137 144 145 154 216 217
;; live  gen 	 154
;; live  kill	

;; Pred edge  22 [72.0%]  (fallthru)
(note 134 133 135 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 135 134 136 23 init/calibrate.c:230 (set (reg/v:SI 154 [ lpj ])
        (minus:SI (reg/v:SI 154 [ lpj ])
            (reg/v:SI 136 [ loopadd.202 ]))) 28 {*arm_subsi3_insn} (nil))
;; End of basic block 23 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; live  out 	 136 137 144 145 154 216 217
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 135
;;      reg 136 { }
;;      reg 154 { }


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 22 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u184(11){ }u185(13){ }u186(25){ }u187(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 136
;; live  in  	 136 137 144 145 154 216 217
;; live  gen 	 136
;; live  kill	

;; Pred edge  22 [28.0%] 
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 136 135 137 24 17 "" [1 uses])

(note 137 136 138 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 138 137 139 24 init/calibrate.c:231 (set (reg/v:SI 136 [ loopadd.202 ])
        (lshiftrt:SI (reg/v:SI 136 [ loopadd.202 ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))
;; End of basic block 24 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; live  out 	 136 137 144 145 154 216 217
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 138
;;      reg 136 { }


;; Succ edge  25 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 19 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u189(11){ }u190(13){ }u191(25){ }u192(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145
;; lr  def 	 24 [cc]
;; live  in  	 136 137 144 145 154 216 217
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru,dfs_back)
(code_label 139 138 140 25 15 "" [0 uses])

(note 140 139 142 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 142 140 143 25 init/calibrate.c:222 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ loopadd.202 ])
            (reg/v:SI 145 [ chop_limit ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 143 142 144 25 init/calibrate.c:222 discrim 1 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 141)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 25 -> ( 20 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 145 154 216 217
;; live  out 	 136 137 144 145 154 216 217
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 142
;;      reg 136 { }
;;      reg 145 { }
;;   UD chains for insn luid 1 uid 143
;;      reg 24 { }


;; Succ edge  20 [91.0%] 
;; Succ edge  26 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u196(11){ }u197(13){ }u198(25){ }u199(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 154
;; lr  def 	 24 [cc] 185 186 187 188
;; live  in  	 136 137 144 154
;; live  gen 	 24 [cc] 185 186 187 188
;; live  kill	

;; Pred edge  25 [9.0%]  (fallthru,loop_exit)
(note 144 143 146 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 146 144 147 26 init/calibrate.c:238 (set (reg:SI 185)
        (ashift:SI (reg/v:SI 136 [ loopadd.202 ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 136 [ loopadd.202 ])
        (nil)))

(insn 147 146 148 26 init/calibrate.c:238 (set (reg:SI 186)
        (plus:SI (reg:SI 185)
            (reg/v:SI 154 [ lpj ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 185)
        (nil)))

(insn 148 147 149 26 init/calibrate.c:238 (set (reg:SI 187)
        (ashift:SI (reg/v:SI 144 [ loopadd ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 149 148 150 26 init/calibrate.c:238 (set (reg:SI 188)
        (plus:SI (reg:SI 187)
            (reg/v:SI 137 [ lpj.201 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_DEAD (reg/v:SI 137 [ lpj.201 ])
            (nil))))

(insn 150 149 151 26 init/calibrate.c:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (reg:SI 188))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 188)
        (expr_list:REG_DEAD (reg:SI 186)
            (nil))))

(jump_insn 151 150 152 26 init/calibrate.c:238 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 157)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil))))
;; End of basic block 26 -> ( 27 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 154
;; live  out 	 144 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 146
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 147
;;      reg 154 { }
;;      reg 185 { }
;;   UD chains for insn luid 2 uid 148
;;      reg 144 { }
;;   UD chains for insn luid 3 uid 149
;;      reg 137 { }
;;      reg 187 { }
;;   UD chains for insn luid 4 uid 150
;;      reg 186 { }
;;      reg 188 { }
;;   UD chains for insn luid 5 uid 151
;;      reg 24 { }


;; Succ edge  27 [91.0%]  (fallthru)
;; Succ edge  28 [9.0%]  (loop_exit)

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u210(11){ }u211(13){ }u212(25){ }u213(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 154
;; lr  def 	 137 144
;; live  in  	 144 154
;; live  gen 	 137 144
;; live  kill	

;; Pred edge  26 [91.0%]  (fallthru)
(note 152 151 153 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 154 27 init/calibrate.c:240 (set (reg/v:SI 144 [ loopadd ])
        (ashift:SI (reg/v:SI 144 [ loopadd ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 154 153 157 27 init/calibrate.c:240 (set (reg/v:SI 137 [ lpj.201 ])
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 154 [ lpj ])
        (nil)))
;; End of basic block 27 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144
;; live  out 	 137 144
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 153
;;      reg 144 { }
;;   UD chains for insn luid 1 uid 154
;;      reg 154 { }


;; Succ edge  19 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 4 7 10 6 26 3) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u216(11){ }u217(13){ }u218(25){ }u219(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154
;; lr  def 	 24 [cc] 150 189 190 191 192 193
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 154
;; live  gen 	 24 [cc] 150 189 190 191 192 193
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%] 
;; Pred edge  26 [9.0%]  (loop_exit)
;; Pred edge  3 [100.0%] 
(code_label 157 154 158 28 7 "" [3 uses])

(note 158 157 159 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 159 158 160 28 init/calibrate.c:278 (set (reg/f:SI 189)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 160 159 161 28 init/calibrate.c:278 (set (reg/v:SI 150 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 189)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 2788871)) -1 (expr_list:REG_DEAD (reg/f:SI 189)
        (nil)))

(insn 161 160 162 28 init/calibrate.c:278 (set (reg/f:SI 190)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c0ba20 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 162 161 163 28 init/calibrate.c:278 (set (reg:SI 191)
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 153 [ this_cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 190)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 190)
        (expr_list:REG_DEAD (reg/v:SI 153 [ this_cpu ])
            (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 153 [ this_cpu ])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c0ba20 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
                (nil)))))

(insn 163 162 164 28 init/calibrate.c:278 (set (mem:SI (plus:SI (reg/v:SI 150 [ __ptr ])
                (reg:SI 191)) [0 S4 A32])
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 191)
        (expr_list:REG_DEAD (reg/v:SI 150 [ __ptr ])
            (nil))))

(insn 164 163 165 28 init/calibrate.c:279 (set (reg/f:SI 192)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 165 164 166 28 init/calibrate.c:279 (set (reg:SI 193 [ printed ])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 192)
                    (const_int 4 [0x4])) [0 printed+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 192)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 4 [0x4]))) [0 printed+0 S1 A8]))
            (nil))))

(insn 166 165 167 28 init/calibrate.c:279 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 193 [ printed ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 193 [ printed ])
        (nil)))

(jump_insn 167 166 168 28 init/calibrate.c:279 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 187)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 28 -> ( 29 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 160
;;      reg 189 { }
;;   UD chains for insn luid 3 uid 162
;;      reg 153 { }
;;      reg 190 { }
;;   eq_note reg 153 { }
;;   UD chains for insn luid 4 uid 163
;;      reg 150 { }
;;      reg 154 { }
;;      reg 191 { }
;;   UD chains for insn luid 6 uid 165
;;      reg 192 { }
;;   UD chains for insn luid 7 uid 166
;;      reg 193 { }
;;   UD chains for insn luid 8 uid 167
;;      reg 24 { }


;; Succ edge  29 [0.0%]  (fallthru)
;; Succ edge  30 [100.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u229(11){ }u230(13){ }u231(25){ }u232(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 198 208
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 198 208
;; live  kill	 14 [lr]

;; Pred edge  28 [0.0%]  (fallthru)
(note 168 167 170 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 170 168 171 29 init/calibrate.c:280 (set (reg:SI 0 r0)
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (nil))

(insn 171 170 172 29 init/calibrate.c:280 (set (reg:SI 1 r1)
        (const_int 5000 [0x1388])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 172 171 173 29 init/calibrate.c:280 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 173 172 174 29 init/calibrate.c:280 (set (reg:SI 198)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EQUAL (udiv:SI (reg/v:SI 154 [ lpj ])
                (const_int 5000 [0x1388]))
            (nil))))

(insn 174 173 175 29 init/calibrate.c:280 (set (reg:SI 0 r0)
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (nil))

(insn 175 174 176 29 init/calibrate.c:280 (set (reg:SI 1 r1)
        (const_int 50 [0x32])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 176 175 179 29 init/calibrate.c:280 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 179 176 180 29 init/calibrate.c:280 (set (reg:SI 1 r1)
        (const_int 100 [0x64])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 180 179 181 29 init/calibrate.c:280 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidivmod") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 181 180 182 29 init/calibrate.c:280 (set (reg:SI 208 [+4 ])
        (reg:SI 1 r1 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [+4 ])
        (nil)))

(insn 182 181 183 29 init/calibrate.c:280 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10c67600>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10c67600>)
        (nil)))

(insn 183 182 184 29 init/calibrate.c:280 (set (reg:SI 1 r1)
        (reg:SI 198)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 198)
        (nil)))

(insn 184 183 185 29 init/calibrate.c:280 (set (reg:SI 2 r2)
        (reg:SI 208 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 208 [+4 ])
        (nil)))

(insn 185 184 186 29 init/calibrate.c:280 (set (reg:SI 3 r3)
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (nil))

(call_insn 186 185 187 29 init/calibrate.c:280 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a4bf80 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 29 -> ( 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 170
;;      reg 154 { }
;;   UD chains for insn luid 2 uid 172
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 3 uid 173
;;      reg 0 { }
;;   eq_note reg 154 { }
;;   UD chains for insn luid 4 uid 174
;;      reg 154 { }
;;   UD chains for insn luid 6 uid 176
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 8 uid 180
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 9 uid 181
;;      reg 1 { }
;;   UD chains for insn luid 11 uid 183
;;      reg 198 { }
;;   UD chains for insn luid 12 uid 184
;;      reg 208 { }
;;   UD chains for insn luid 13 uid 185
;;      reg 154 { }
;;   UD chains for insn luid 14 uid 186
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 28 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u260(11){ }u261(13){ }u262(25){ }u263(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  def 	 209 210 211
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; live  gen 	 209 210 211
;; live  kill	

;; Pred edge  28 [100.0%] 
;; Pred edge  29 [100.0%]  (fallthru)
(code_label 187 186 188 30 19 "" [1 uses])

(note 188 187 189 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 189 188 190 30 init/calibrate.c:284 (set (reg/f:SI 209)
        (symbol_ref:SI ("loops_per_jiffy") [flags 0xc0] <var_decl 0x10b96180 loops_per_jiffy>)) 167 {*arm_movsi_insn} (nil))

(insn 190 189 191 30 init/calibrate.c:284 (set (mem/c/i:SI (reg/f:SI 209) [0 loops_per_jiffy+0 S4 A32])
        (reg/v:SI 154 [ lpj ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 209)
        (expr_list:REG_DEAD (reg/v:SI 154 [ lpj ])
            (nil))))

(insn 191 190 192 30 init/calibrate.c:285 (set (reg/f:SI 210)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 192 191 194 30 init/calibrate.c:285 (set (reg:SI 211)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 194 192 0 30 init/calibrate.c:285 (set (mem/c/i:QI (plus:SI (reg/f:SI 210)
                (const_int 4 [0x4])) [0 printed+0 S1 A8])
        (subreg:QI (reg:SI 211) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 211)
        (expr_list:REG_DEAD (reg/f:SI 210)
            (expr_list:REG_EQUAL (const_int 1 [0x1])
                (nil)))))
;; End of basic block 30 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 190
;;      reg 154 { }
;;      reg 209 { }
;;   UD chains for insn luid 4 uid 194
;;      reg 210 { }
;;      reg 211 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 74.
deleting insn with uid = 74.
rescanning insn with uid = 75.
deleting insn with uid = 75.
rescanning insn with uid = 245.
deleting insn with uid = 245.
ending the processing of deferred insns
