Total Cycles:                             3445860 (34458.6 msec)
Execution Cycles:                         3357854 ( 97.45%)
Stall Cycles:                               88006 (  2.55%)
Nops:                                         203 (  0.01%)
Executed operations:                      6232891

Executed branches:                         129338 (  2.08% ops)( 3.85% insts)
Not taken branches:                         51156 (  0.82% ops)( 1.52% insts)(39.55% br)
Taken branches:                             78182 (  1.25% ops)( 2.33% insts)(60.45% br)
  Taken uncond branches:                    51147 (  0.82% ops)( 1.52% insts)(39.55% br)
  Taken cond branches:                      27035 (  0.43% ops)( 0.81% insts)(20.90% br)
Size of Loaded Code:                         9408 Bytes

Instruction Memory Operations:
  Accesses:                               3663805
    Hits (Hit Rate):                      3663697 (100.00%)
    Misses (Miss Rate):                       108 (  0.00%)
Instruction Memory Stall Cycles
  Total (in cycles):                         1650 (100.00%)
    Due to Misses:                           1620 ( 98.18%)
    Due to Bus Conflicts:                      30 (  1.82%)

Data Memory Operations:                     Cache          
  Accesses:                                384806 (100.00%)
    Hits (Hit Rate):                       384279 ( 99.86%)
    Misses (Miss Rate):                       527 (  0.14%)
  Write Backs (% of Misses):                    4 (  0.76%)
Data Memory Stall Cycles
  Total (in cycles):                         8174 (100.00%)
    Due to Misses:                           7378 ( 90.26%)
    Due to Bus Conflicts:                     796 (  9.74%)

Prefetches:                                 Cache          
  Accesses:                                 98069 (100.00%)
    Misses:                                   736 (  0.75%)
      Target Used too early:                    1 (  0.00%)
  Write Backs (% of Pft Misses):                3 (  0.41%)

Percentage Bus Bandwidth Consumed:           0.56%


Avg. IPC (no stalls):   1.86
Avg. IPC (with stalls): 1.81

  cycle counter =      3357854
  total ops     =      6232891
   width[ 0] =           16
   width[ 1] =       482569
   width[ 2] =      2874937
   width[ 3] =           68
   width[ 4] =           61

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
     3442588    99.91      3356659    99.96         6888     0.20          240     0.01 __vex_main
         482     0.01          164     0.00           70     0.00          225     0.01 __sfvwrite
         350     0.01          230     0.01            0     0.00           90     0.00 fflush
         228     0.01           54     0.00           14     0.00          150     0.00 _bcopy
         228     0.01           56     0.00           28     0.00          120     0.00 __smakebuf
         203     0.01           64     0.00           28     0.00          105     0.00 _malloc_r
         176     0.01           45     0.00           98     0.00           30     0.00 std
         170     0.00           49     0.00           42     0.00           75     0.00 __swsetup
         151     0.00           96     0.00            0     0.00           45     0.00 __wrap_memchr
         146     0.00           49     0.00           14     0.00           75     0.00 _morecore_r
         137     0.00           70     0.00           28     0.00           30     0.00 __wrap_strlen
         114     0.00           21     0.00           14     0.00           60     0.00 __sinit
         109     0.00           54     0.00           -0    -0.00           45     0.00 _fwalk
         109     0.00           18     0.00           42     0.00           45     0.00 _fstat_r
         107     0.00           40     0.00           14     0.00           45     0.00 _write_r
         106     0.00           27     0.00           14     0.00           60     0.00 exit
         104     0.00           48     0.00           14     0.00           30     0.00 _sbrk_r
         100     0.00           25     0.00           42     0.00           30     0.00 _puts_r
          97     0.00           44     0.00            0     0.00           45     0.00 __swrite
          69     0.00            9     0.00           28     0.00           30     0.00 puts
          58     0.00           22     0.00           -0    -0.00           30     0.00 __wrap_memmove
          24     0.00            7     0.00            0     0.00           15     0.00 _cleanup_r
           4     0.00            3     0.00            0     0.00            0     0.00 NOP
          -0             0             0  (others not profiled)

Simulation time  =     0.1099 s
Simulation speed =    56.7302 MOPS


ta_init using <run_dir>/vex.cfg

	CoreCkFreq           0.1
	BusCkFreq            0.1
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          14
	WBPenalty            11
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       14
	StrWBPenalty         11
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        15
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


