Massimo Alioto , Gaetano Palumbo, Impact of supply voltage variations on full adder delay: analysis and comparison, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.12, p.1322-1335, December 2006[doi>10.1109/TVLSI.2006.887809]
Nilanjan Banerjee , Georgios Karakonstantis , Kaushik Roy, Process variation tolerant low power DCT architecture, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Bharghava, R., Abinesh, R., Purini, S., and Govindatajulu, R. 2010. Design of low power systems using inexact logic circuits.J. Low Power Electron. 6,3, 401--414.
Shekhar Borkar, Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation, IEEE Micro, v.25 n.6, p.10-16, November 2005[doi>10.1109/MM.2005.110]
Bronk, C., Lingamneni, A., and Palem, K. 2010. Innovation for sustainability in information and communication technologies (ICT). Tech. rep., James A. Baker III Institute for Public Policy, Rice University, Houston, TX.
Lakshmi N. B. Chakrapani , Krishna V. Palem, A probabilistic Boolean logic for energy efficient circuit and system design, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Lakshmi N. Chakrapani , Pinar Korkmaz , Bilge E. S. Akgul , Krishna V. Palem, Probabilistic system-on-a-chip architectures, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.3, p.1-28, August 2007[doi>10.1145/1255456.1255466]
Lakshmi N.B. Chakrapani , Kirthi Krishna Muntimadugu , Avinash Lingamneni , Jason George , Krishna V. Palem, Highly energy and performance efficient embedded computing through approximately correct arithmetic: a mathematical foundation and preliminary experimental validation, Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450095.1450124]
Cheemalavagu, S., Korkmaz, P., and Palem, K. V. 2004. Ultra low-energy computing via probabilistic algorithms and devices: CMOS device primitives and the energy-probability relationship. InProceedings of the International Conference on Solid State Devices and Materials. 402--403.
Vinay K. Chippa , Debabrata Mohapatra , Anand Raghunathan , Kaushik Roy , Srimat T. Chakradhar, Scalable effort hardware design: exploiting algorithmic resilience for energy efficiency, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837411]
Chong, I. and Ortega, A. 2007. Dynamic voltage scaling algorithm for power constrained motion estimation. InProceedings of the International Conference on Acoustics, Speech, and Signal Processing.
Chong, I., Cheong, H., and Ortega, A. 2006. New quality metric for multimedia compression using faulty hardware. InProceedings of the International Workshop on Video Processing and Quality Metrics for Consumer Electronics.
Mihir R. Choudhury , Kartik Mohanram, Approximate logic circuits for low overhead, non-intrusive concurrent error detection, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403593]
Thomas H. Cormen , Charles E. Leiserson , Ronald L. Rivest , Clifford Stein, Introduction to algorithms, MIT Press, Cambridge, MA, 2001
Yan Zong Ding , Michael O. Rabin, Hyper-Encryption and Everlasting Security, Proceedings of the 19th Annual Symposium on Theoretical Aspects of Computer Science, p.1-26, March 14-16, 2002
Dubey, P. 2005. A platform 2015 workload model recognition, mining and synthesis moves computers to the era of tera. White paper, Intel Corp.
Dan Ernst , Nam Sung Kim , Shidhartha Das , Sanjay Pant , Rajeev Rao , Toan Pham , Conrad Ziesler , David Blaauw , Todd Austin , Krisztian Flautner , Trevor Mudge, Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.7, December 03-05, 2003
J. George , B. Marr , B. E. S. Akgul , K. V. Palem, Probabilistic arithmetic and energy efficient embedded signal processing, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176781]
Harris, D. 2003. A taxonomy of parallel prefix networks. InProceedings of the Asilomar Conference on Signals, Systems and Computers 2, 2213--2217.
Rajamohana Hegde , Naresh R. Shanbhag, Energy-efficient signal processing via algorithmic noise-tolerance, Proceedings of the 1999 international symposium on Low power electronics and design, p.30-35, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313834]
Rajamohana Hegde , Naresh R. Shanbhag, Soft digital signal processing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.6, p.813-823, 12/1/2001[doi>10.1109/92.974895]
Henry Hoffmann , Stelios Sidiroglou , Michael Carbin , Sasa Misailovic , Anant Agarwal , Martin Rinard, Dynamic knobs for responsive power-aware computing, Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, March 05-11, 2011, Newport Beach, California, USA[doi>10.1145/1950365.1950390]
Richard M. Karp, Combinatorics, complexity, and randomness, Communications of the ACM, v.29 n.2, p.98-109, Feb. 1986[doi>10.1145/5657.5658]
Kaul, H., Anders, M., Mathew, S., Hsu, S., Agarwal, A., Krishnamurthy, R., and Borkar, S. 2008. A 320 mv 56μw 411 gops/watt ultra-low voltage motion estimation accelerator in 65 nm cmos.IEEE J. Solid-State Circuits. 107--114.
Zvi M. Kedem , Vincent J. Mooney , Kirthi Krishna Muntimadugu , Krishna V. Palem, An approach to energy-error tradeoffs in approximate ripple carry adders, Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan
Zvi Kedem , Vincent J. Mooney , Kirthi Krishna Muntimadugu , Krishna V. Palem , Avani Devarasetty , Phani Deepak Parasuramuni, Optimizing energy to minimize errors in dataflow graphs using approximate adders, Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1878921.1878948]
Se Hun Kim , Saibal Mukohopadhyay , Wayne Wolf, Experimental analysis of sequence dependence on energy saving for error tolerant image processing, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594319]
Kish, L. B. 2002. End of Moore’s law: Thermal (noise) death of integration in micro and nano electronics.Physics Letters A 305, 144--149.
Korkmaz, P., Akgul, B. E. S., Chakrapani, L. N., and Palem, K. V. 2006. Advocating noise as an agent for ultra low-energy computing: Probabilistic CMOS devices and their characteristics.Japan. J. Appl. Physics 45,4B, 3307--3316.
Larkhoon Leem , Hyungmin Cho , Jason Bau , Quinn A. Jacobson , Subhasish Mitra, ERSA: error resilient system architecture for probabilistic applications, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Lingamneni, A., Enz, C., Nagel, J.-L., Palem, K., and Piguet, C. 2011a. Energy parsimonious circuit design through probabilistic pruning. InProceedings of the 14th Design, Automation and Test in Europe. 764--769.
Avinash Lingamneni , Christian Enz , Krishna Palem , Christian Piguet, Parsimonious circuits for error-tolerant applications through probabilistic logic minimization, Proceedings of the 21st international conference on Integrated circuit and system design: power and timing modeling, optimization, and simulation, p.204-213, September 26-29, 2011, Madrid, Spain
Ludwig, J., Nawab, S., and Chandrakasan, A. 1996. Low-power digital filtering using approximate processing.IEEE J. Solid-State Circuits 31,3, 395--400.
Debabrata Mohapatra , Georgios Karakonstantis , Kaushik Roy, Significance driven computation: a voltage-scalable, variation-aware, quality-tuning motion estimator, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594282]
Sriram Narayanan , John Sartori , Rakesh Kumar , Douglas L. Jones, Scalable stochastic processors, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
S. Hamid Nawab , Alan V. Oppenheim , Anantha P. Chandrakasan , Joseph M.Winograd , Jeffrey T.Ludwig, Approximate Signal Processing, Journal of VLSI Signal Processing Systems, v.15 n.1/2, p.177-200, Jan. 1997[doi>10.1023/A:1007986707921]
Krishna V. Palem, Energy aware algorithm design via probabilistic computing: from algorithms and models to Moore's law and novel (semiconductor) devices, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, p.113-116, October 30-November 01, 2003, San Jose, California, USA[doi>10.1145/951710.951712]
Palem, K. V. 2003b. Proof as experiment: Probabilistic algorithms from a thermodynamic perspective. InProceedings of the International Symposium on Verification (Theory and Practice).
Krishna V. Palem, Energy Aware Computing through Probabilistic Switching: A Study of Limits, IEEE Transactions on Computers, v.54 n.9, p.1123-1137, September 2005[doi>10.1109/TC.2005.145]
Krishna V. Palem , Lakshmi N.B. Chakrapani , Zvi M. Kedem , Avinash Lingamneni , Kirthi Krishna Muntimadugu, Sustaining moore's law in embedded computing through probabilistic and approximate design: retrospects and prospects, Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, October 11-16, 2009, Grenoble, France[doi>10.1145/1629395.1629397]
Palem, K. V., Korkmaz, P., Yeo, K.-S., and Kong, Z.-H. 2009b. Probabilistic cmos (pcmos) logic for nanoscale circuit design. InProceedings of the International Solid State Circuits Conference: Advanced Solid-State Circuits Forum.
Pippenger, N. 2002. Analysis of carry propagation in addition: An elementary approach.J. Algorithms 42, 317--313.
Rabin, M. O. 1976. Probabilistic algorithms. InAlgorithms and Complexity, In New Directions and Recent Trends, J. F. Traub Ed., Academic Press,Waltham, MA. 29--39.
Joydeep Ray , James C. Hoe , Babak Falsafi, Dual use of superscalar datapath for transient-fault detection and recovery, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Doochul Shin , Sandeep K. Gupta, Approximate logic synthesis for error tolerant applications, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Song, P. and De Micheli, G. 1991. Circuit and architecture trade-offs for high-speed multiplication.IEEE J. Solid-State Circuits 26,9, 1184--1198.
Tschanz, J. W., Kao, J. T., Narendra, S. G., Nair, R., Antoniadis, D. A., Chandrakasan, A. P., and De, V. 2002. Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage.IEEE J. Solid-State Circuits, 1396--1402.
Girish V. Varatkar , Naresh R. Shanbhag, Energy-efficient motion estimation using error-tolerance, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165599]
A. K. Verma , P. Ienne, Improving XOR-Dominated Circuits by Exploiting Dependencies between Operands, Proceedings of the 2007 Asia and South Pacific Design Automation Conference, p.601-608, January 23-26, 2007[doi>10.1109/ASPDAC.2007.358052]
von Neumann, J. 1956. Probabilistic logics and the synthesis of reliable organisms from unreliable components. InAutomata Studies, C. E. Shannon and J. McCarthy Eds., Princeton Univ. Press, Princeton, N.J.
