Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Nov 01 00:35:31 2019
| Host         : LAPTOP-J60FD7ST running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file sccomp_dataflow_timing_summary_routed.rpt -rpx sccomp_dataflow_timing_summary_routed.rpx
| Design       : sccomp_dataflow
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3212 register/latch pins with no clock driven by root clock pin: div/O_CLK_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_cp0/cp0_reg_reg[12][0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_cp0/cp0_reg_reg[12][1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_cp0/cp0_reg_reg[12][2]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_cp0/cp0_reg_reg[12][3]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[0]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[10]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[11]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[12]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[13]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[14]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[15]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[16]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[17]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[18]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[19]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[1]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[20]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[21]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[22]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[23]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[24]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[25]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[26]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[27]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[28]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[29]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[2]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[30]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[31]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[3]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[4]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[5]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[6]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[7]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[8]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux3/c_reg[9]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[0]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[10]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[11]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[12]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[13]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[14]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[15]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[16]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[17]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[18]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[19]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[1]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[20]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[21]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[22]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[23]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[24]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[25]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[26]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[27]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[28]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[29]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[2]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[30]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[31]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[3]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[4]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[5]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[6]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[7]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[8]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cpu_mux4/c_reg[9]/G (HIGH)

 There are 229 register/latch pins with no clock driven by root clock pin: sccpu/cpu_pc/data_reg[10]/C (HIGH)

 There are 229 register/latch pins with no clock driven by root clock pin: sccpu/cpu_pc/data_reg[11]/C (HIGH)

 There are 229 register/latch pins with no clock driven by root clock pin: sccpu/cpu_pc/data_reg[12]/C (HIGH)

 There are 229 register/latch pins with no clock driven by root clock pin: sccpu/cpu_pc/data_reg[2]/C (HIGH)

 There are 229 register/latch pins with no clock driven by root clock pin: sccpu/cpu_pc/data_reg[3]/C (HIGH)

 There are 229 register/latch pins with no clock driven by root clock pin: sccpu/cpu_pc/data_reg[4]/C (HIGH)

 There are 229 register/latch pins with no clock driven by root clock pin: sccpu/cpu_pc/data_reg[5]/C (HIGH)

 There are 229 register/latch pins with no clock driven by root clock pin: sccpu/cpu_pc/data_reg[6]/C (HIGH)

 There are 229 register/latch pins with no clock driven by root clock pin: sccpu/cpu_pc/data_reg[7]/C (HIGH)

 There are 229 register/latch pins with no clock driven by root clock pin: sccpu/cpu_pc/data_reg[8]/C (HIGH)

 There are 229 register/latch pins with no clock driven by root clock pin: sccpu/cpu_pc/data_reg[9]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seg7/cnt_reg[14]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17033 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     86.684        0.000                      0                  149        0.252        0.000                      0                  149       49.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            86.684        0.000                      0                   62        0.252        0.000                      0                   62       49.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pin            clk_pin                 87.061        0.000                      0                   87        0.785        0.000                      0                   87  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       86.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             86.684ns  (required time - arrival time)
  Source:                 seg7/o_seg_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[1]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 4.011ns (50.282%)  route 3.966ns (49.718%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.700     5.302    seg7/clk_in_IBUF_BUFG
    SLICE_X5Y116         FDPE                                         r  seg7/o_seg_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDPE (Prop_fdpe_C_Q)         0.456     5.758 r  seg7/o_seg_r_reg[1]/Q
                         net (fo=1, routed)           3.966     9.725    o_seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.280 r  o_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.280    o_seg[1]
    R10                                                               r  o_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -13.280    
  -------------------------------------------------------------------
                         slack                                 86.684    

Slack (MET) :             86.699ns  (required time - arrival time)
  Source:                 seg7/o_seg_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[0]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        7.962ns  (logic 4.033ns (50.653%)  route 3.929ns (49.347%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.701     5.303    seg7/clk_in_IBUF_BUFG
    SLICE_X3Y116         FDPE                                         r  seg7/o_seg_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDPE (Prop_fdpe_C_Q)         0.456     5.759 r  seg7/o_seg_r_reg[0]/Q
                         net (fo=1, routed)           3.929     9.688    o_seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.265 r  o_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.265    o_seg[0]
    T10                                                               r  o_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -13.265    
  -------------------------------------------------------------------
                         slack                                 86.699    

Slack (MET) :             87.258ns  (required time - arrival time)
  Source:                 seg7/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[5]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        7.402ns  (logic 4.017ns (54.264%)  route 3.386ns (45.736%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.702     5.304    seg7/clk_in_IBUF_BUFG
    SLICE_X3Y115         FDPE                                         r  seg7/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDPE (Prop_fdpe_C_Q)         0.456     5.760 r  seg7/o_seg_r_reg[5]/Q
                         net (fo=1, routed)           3.386     9.146    o_seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    12.707 r  o_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.707    o_seg[5]
    T11                                                               r  o_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -12.707    
  -------------------------------------------------------------------
                         slack                                 87.258    

Slack (MET) :             87.476ns  (required time - arrival time)
  Source:                 seg7/o_seg_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[4]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 3.990ns (55.549%)  route 3.192ns (44.451%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.704     5.306    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y114         FDPE                                         r  seg7/o_seg_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDPE (Prop_fdpe_C_Q)         0.456     5.762 r  seg7/o_seg_r_reg[4]/Q
                         net (fo=1, routed)           3.192     8.955    o_seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.488 r  o_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.488    o_seg[4]
    P15                                                               r  o_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -12.488    
  -------------------------------------------------------------------
                         slack                                 87.476    

Slack (MET) :             88.200ns  (required time - arrival time)
  Source:                 seg7/o_seg_r_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[6]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 3.993ns (61.816%)  route 2.467ns (38.184%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.702     5.304    seg7/clk_in_IBUF_BUFG
    SLICE_X3Y115         FDPE                                         r  seg7/o_seg_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDPE (Prop_fdpe_C_Q)         0.456     5.760 r  seg7/o_seg_r_reg[6]/Q
                         net (fo=1, routed)           2.467     8.227    o_seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.764 r  o_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.764    o_seg[6]
    L18                                                               r  o_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                 88.200    

Slack (MET) :             88.578ns  (required time - arrival time)
  Source:                 seg7/o_seg_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[2]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 3.949ns (64.931%)  route 2.133ns (35.069%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.702     5.304    seg7/clk_in_IBUF_BUFG
    SLICE_X3Y115         FDPE                                         r  seg7/o_seg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDPE (Prop_fdpe_C_Q)         0.456     5.760 r  seg7/o_seg_r_reg[2]/Q
                         net (fo=1, routed)           2.133     7.893    o_seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    11.386 r  o_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.386    o_seg[2]
    K16                                                               r  o_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                 88.578    

Slack (MET) :             89.126ns  (required time - arrival time)
  Source:                 seg7/o_seg_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[3]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 4.006ns (72.370%)  route 1.530ns (27.630%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.701     5.303    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y116         FDPE                                         r  seg7/o_seg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDPE (Prop_fdpe_C_Q)         0.456     5.759 r  seg7/o_seg_r_reg[3]/Q
                         net (fo=1, routed)           1.530     7.289    o_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    10.839 r  o_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.839    o_seg[3]
    K13                                                               r  o_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -10.839    
  -------------------------------------------------------------------
                         slack                                 89.126    

Slack (MET) :             96.065ns  (required time - arrival time)
  Source:                 div/i_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div/i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.890ns (22.528%)  route 3.061ns (77.472%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 104.931 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.632     5.235    div/clk_in_IBUF_BUFG
    SLICE_X50Y95         FDCE                                         r  div/i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  div/i_reg[30]/Q
                         net (fo=2, routed)           0.891     6.643    div/i[30]
    SLICE_X50Y95         LUT4 (Prop_lut4_I3_O)        0.124     6.767 r  div/i[31]_i_9/O
                         net (fo=1, routed)           0.427     7.194    div/i[31]_i_9_n_7
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.318 r  div/i[31]_i_4/O
                         net (fo=32, routed)          1.743     9.061    div/i[31]_i_4_n_7
    SLICE_X50Y88         LUT5 (Prop_lut5_I2_O)        0.124     9.185 r  div/i[3]_i_1/O
                         net (fo=1, routed)           0.000     9.185    div/i_0[3]
    SLICE_X50Y88         FDCE                                         r  div/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.508   104.931    div/clk_in_IBUF_BUFG
    SLICE_X50Y88         FDCE                                         r  div/i_reg[3]/C
                         clock pessimism              0.276   105.207    
                         clock uncertainty           -0.035   105.171    
    SLICE_X50Y88         FDCE (Setup_fdce_C_D)        0.079   105.250    div/i_reg[3]
  -------------------------------------------------------------------
                         required time                        105.250    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                 96.065    

Slack (MET) :             96.069ns  (required time - arrival time)
  Source:                 div/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div/i_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 2.287ns (57.870%)  route 1.665ns (42.130%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 104.934 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.630     5.233    div/clk_in_IBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  div/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.518     5.751 r  div/i_reg[0]/Q
                         net (fo=3, routed)           0.677     6.428    div/i[0]
    SLICE_X51Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.008 r  div/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.008    div/i_reg[4]_i_2_n_7
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  div/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.122    div/i_reg[8]_i_2_n_7
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  div/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.236    div/i_reg[12]_i_2_n_7
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  div/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.350    div/i_reg[16]_i_2_n_7
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.464 r  div/i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.464    div/i_reg[20]_i_2_n_7
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.578 r  div/i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.578    div/i_reg[24]_i_2_n_7
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.891 r  div/i_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.988     8.879    div/data0[28]
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.306     9.185 r  div/i[28]_i_1/O
                         net (fo=1, routed)           0.000     9.185    div/i_0[28]
    SLICE_X50Y94         FDCE                                         r  div/i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.511   104.934    div/clk_in_IBUF_BUFG
    SLICE_X50Y94         FDCE                                         r  div/i_reg[28]/C
                         clock pessimism              0.276   105.210    
                         clock uncertainty           -0.035   105.174    
    SLICE_X50Y94         FDCE (Setup_fdce_C_D)        0.079   105.253    div/i_reg[28]
  -------------------------------------------------------------------
                         required time                        105.253    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                 96.069    

Slack (MET) :             96.128ns  (required time - arrival time)
  Source:                 div/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div/i_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 2.419ns (62.105%)  route 1.476ns (37.895%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 104.934 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.630     5.233    div/clk_in_IBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  div/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.518     5.751 r  div/i_reg[0]/Q
                         net (fo=3, routed)           0.677     6.428    div/i[0]
    SLICE_X51Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.008 r  div/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.008    div/i_reg[4]_i_2_n_7
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  div/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.122    div/i_reg[8]_i_2_n_7
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  div/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.236    div/i_reg[12]_i_2_n_7
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  div/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.350    div/i_reg[16]_i_2_n_7
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.464 r  div/i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.464    div/i_reg[20]_i_2_n_7
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.578 r  div/i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.578    div/i_reg[24]_i_2_n_7
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.692 r  div/i_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.692    div/i_reg[28]_i_2_n_7
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.026 r  div/i_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.799     8.825    div/data0[30]
    SLICE_X50Y95         LUT5 (Prop_lut5_I4_O)        0.303     9.128 r  div/i[30]_i_1/O
                         net (fo=1, routed)           0.000     9.128    div/i_0[30]
    SLICE_X50Y95         FDCE                                         r  div/i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.511   104.934    div/clk_in_IBUF_BUFG
    SLICE_X50Y95         FDCE                                         r  div/i_reg[30]/C
                         clock pessimism              0.276   105.210    
                         clock uncertainty           -0.035   105.174    
    SLICE_X50Y95         FDCE (Setup_fdce_C_D)        0.081   105.255    div/i_reg[30]
  -------------------------------------------------------------------
                         required time                        105.255    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                 96.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.597     1.516    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  seg7/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  seg7/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.766    seg7/cnt_reg_n_7_[11]
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  seg7/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    seg7/cnt_reg[8]_i_1_n_11
    SLICE_X1Y107         FDCE                                         r  seg7/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.870     2.035    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  seg7/cnt_reg[11]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.105     1.621    seg7/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.598     1.517    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y105         FDCE                                         r  seg7/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  seg7/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.767    seg7/cnt_reg_n_7_[3]
    SLICE_X1Y105         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  seg7/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    seg7/cnt_reg[0]_i_1_n_11
    SLICE_X1Y105         FDCE                                         r  seg7/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.871     2.036    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y105         FDCE                                         r  seg7/cnt_reg[3]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y105         FDCE (Hold_fdce_C_D)         0.105     1.622    seg7/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.598     1.517    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  seg7/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  seg7/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.767    seg7/cnt_reg_n_7_[7]
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  seg7/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    seg7/cnt_reg[4]_i_1_n_11
    SLICE_X1Y106         FDCE                                         r  seg7/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.871     2.036    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  seg7/cnt_reg[7]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.105     1.622    seg7/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.597     1.516    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  seg7/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  seg7/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.763    seg7/cnt_reg_n_7_[12]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.878 r  seg7/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.878    seg7/cnt_reg[12]_i_1_n_14
    SLICE_X1Y108         FDCE                                         r  seg7/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.870     2.035    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  seg7/cnt_reg[12]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X1Y108         FDCE (Hold_fdce_C_D)         0.105     1.621    seg7/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.597     1.516    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  seg7/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  seg7/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.763    seg7/cnt_reg_n_7_[8]
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.878 r  seg7/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.878    seg7/cnt_reg[8]_i_1_n_14
    SLICE_X1Y107         FDCE                                         r  seg7/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.870     2.035    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  seg7/cnt_reg[8]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.105     1.621    seg7/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.598     1.517    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  seg7/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  seg7/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.764    seg7/cnt_reg_n_7_[4]
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  seg7/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    seg7/cnt_reg[4]_i_1_n_14
    SLICE_X1Y106         FDCE                                         r  seg7/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.871     2.036    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  seg7/cnt_reg[4]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.105     1.622    seg7/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.597     1.516    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  seg7/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  seg7/cnt_reg[10]/Q
                         net (fo=1, routed)           0.109     1.767    seg7/cnt_reg_n_7_[10]
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.878 r  seg7/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    seg7/cnt_reg[8]_i_1_n_12
    SLICE_X1Y107         FDCE                                         r  seg7/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.870     2.035    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  seg7/cnt_reg[10]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.105     1.621    seg7/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.598     1.517    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y105         FDCE                                         r  seg7/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  seg7/cnt_reg[2]/Q
                         net (fo=1, routed)           0.109     1.768    seg7/cnt_reg_n_7_[2]
    SLICE_X1Y105         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.879 r  seg7/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    seg7/cnt_reg[0]_i_1_n_12
    SLICE_X1Y105         FDCE                                         r  seg7/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.871     2.036    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y105         FDCE                                         r  seg7/cnt_reg[2]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y105         FDCE (Hold_fdce_C_D)         0.105     1.622    seg7/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.598     1.517    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  seg7/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  seg7/cnt_reg[6]/Q
                         net (fo=1, routed)           0.109     1.768    seg7/cnt_reg_n_7_[6]
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.879 r  seg7/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    seg7/cnt_reg[4]_i_1_n_12
    SLICE_X1Y106         FDCE                                         r  seg7/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.871     2.036    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  seg7/cnt_reg[6]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.105     1.622    seg7/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 div/O_CLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div/O_CLK_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.566     1.485    div/clk_in_IBUF_BUFG
    SLICE_X49Y95         FDCE                                         r  div/O_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  div/O_CLK_reg/Q
                         net (fo=2, routed)           0.168     1.795    div/clk_out
    SLICE_X49Y95         LUT5 (Prop_lut5_I4_O)        0.045     1.840 r  div/O_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.840    div/O_CLK_i_1_n_7
    SLICE_X49Y95         FDCE                                         r  div/O_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.837     2.002    div/clk_in_IBUF_BUFG
    SLICE_X49Y95         FDCE                                         r  div/O_CLK_reg/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y95         FDCE (Hold_fdce_C_D)         0.091     1.576    div/O_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X49Y95    div/O_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y89    div/i_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X49Y90    div/i_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X49Y90    div/i_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y90    div/i_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y91    div/i_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y91    div/i_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y91    div/i_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y91    div/i_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y116    seg7/i_data_store_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y116    seg7/i_data_store_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X5Y115    seg7/i_data_store_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X5Y115    seg7/i_data_store_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X5Y115    seg7/i_data_store_reg[26]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X5Y115    seg7/i_data_store_reg[27]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X3Y116    seg7/o_seg_r_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X1Y116    seg7/o_seg_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X49Y95    div/O_CLK_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y89    div/i_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y91    div/i_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y91    div/i_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y91    div/i_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y91    div/i_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X49Y92    div/i_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y92    div/i_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y92    div/i_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y88    div/i_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y92    div/i_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y88    div/i_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       87.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.785ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.061ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div/i_reg[18]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.518ns  (logic 1.477ns (8.939%)  route 15.041ns (91.061%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 104.933 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2251, routed)       15.041    17.518    div/reset_IBUF
    SLICE_X50Y92         FDCE                                         f  div/i_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.510   104.933    div/clk_in_IBUF_BUFG
    SLICE_X50Y92         FDCE                                         r  div/i_reg[18]/C
                         clock pessimism              0.000   104.933    
                         clock uncertainty           -0.035   104.897    
    SLICE_X50Y92         FDCE (Recov_fdce_C_CLR)     -0.319   104.578    div/i_reg[18]
  -------------------------------------------------------------------
                         required time                        104.578    
                         arrival time                         -17.518    
  -------------------------------------------------------------------
                         slack                                 87.061    

Slack (MET) :             87.061ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div/i_reg[19]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.518ns  (logic 1.477ns (8.939%)  route 15.041ns (91.061%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 104.933 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2251, routed)       15.041    17.518    div/reset_IBUF
    SLICE_X50Y92         FDCE                                         f  div/i_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.510   104.933    div/clk_in_IBUF_BUFG
    SLICE_X50Y92         FDCE                                         r  div/i_reg[19]/C
                         clock pessimism              0.000   104.933    
                         clock uncertainty           -0.035   104.897    
    SLICE_X50Y92         FDCE (Recov_fdce_C_CLR)     -0.319   104.578    div/i_reg[19]
  -------------------------------------------------------------------
                         required time                        104.578    
                         arrival time                         -17.518    
  -------------------------------------------------------------------
                         slack                                 87.061    

Slack (MET) :             87.061ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div/i_reg[20]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.518ns  (logic 1.477ns (8.939%)  route 15.041ns (91.061%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 104.933 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2251, routed)       15.041    17.518    div/reset_IBUF
    SLICE_X50Y92         FDCE                                         f  div/i_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.510   104.933    div/clk_in_IBUF_BUFG
    SLICE_X50Y92         FDCE                                         r  div/i_reg[20]/C
                         clock pessimism              0.000   104.933    
                         clock uncertainty           -0.035   104.897    
    SLICE_X50Y92         FDCE (Recov_fdce_C_CLR)     -0.319   104.578    div/i_reg[20]
  -------------------------------------------------------------------
                         required time                        104.578    
                         arrival time                         -17.518    
  -------------------------------------------------------------------
                         slack                                 87.061    

Slack (MET) :             87.199ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div/i_reg[13]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.379ns  (logic 1.477ns (9.015%)  route 14.903ns (90.985%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 104.933 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2251, routed)       14.903    17.379    div/reset_IBUF
    SLICE_X50Y91         FDCE                                         f  div/i_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.510   104.933    div/clk_in_IBUF_BUFG
    SLICE_X50Y91         FDCE                                         r  div/i_reg[13]/C
                         clock pessimism              0.000   104.933    
                         clock uncertainty           -0.035   104.897    
    SLICE_X50Y91         FDCE (Recov_fdce_C_CLR)     -0.319   104.578    div/i_reg[13]
  -------------------------------------------------------------------
                         required time                        104.578    
                         arrival time                         -17.379    
  -------------------------------------------------------------------
                         slack                                 87.199    

Slack (MET) :             87.199ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div/i_reg[14]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.379ns  (logic 1.477ns (9.015%)  route 14.903ns (90.985%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 104.933 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2251, routed)       14.903    17.379    div/reset_IBUF
    SLICE_X50Y91         FDCE                                         f  div/i_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.510   104.933    div/clk_in_IBUF_BUFG
    SLICE_X50Y91         FDCE                                         r  div/i_reg[14]/C
                         clock pessimism              0.000   104.933    
                         clock uncertainty           -0.035   104.897    
    SLICE_X50Y91         FDCE (Recov_fdce_C_CLR)     -0.319   104.578    div/i_reg[14]
  -------------------------------------------------------------------
                         required time                        104.578    
                         arrival time                         -17.379    
  -------------------------------------------------------------------
                         slack                                 87.199    

Slack (MET) :             87.199ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div/i_reg[15]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.379ns  (logic 1.477ns (9.015%)  route 14.903ns (90.985%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 104.933 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2251, routed)       14.903    17.379    div/reset_IBUF
    SLICE_X50Y91         FDCE                                         f  div/i_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.510   104.933    div/clk_in_IBUF_BUFG
    SLICE_X50Y91         FDCE                                         r  div/i_reg[15]/C
                         clock pessimism              0.000   104.933    
                         clock uncertainty           -0.035   104.897    
    SLICE_X50Y91         FDCE (Recov_fdce_C_CLR)     -0.319   104.578    div/i_reg[15]
  -------------------------------------------------------------------
                         required time                        104.578    
                         arrival time                         -17.379    
  -------------------------------------------------------------------
                         slack                                 87.199    

Slack (MET) :             87.199ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div/i_reg[16]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.379ns  (logic 1.477ns (9.015%)  route 14.903ns (90.985%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 104.933 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2251, routed)       14.903    17.379    div/reset_IBUF
    SLICE_X50Y91         FDCE                                         f  div/i_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.510   104.933    div/clk_in_IBUF_BUFG
    SLICE_X50Y91         FDCE                                         r  div/i_reg[16]/C
                         clock pessimism              0.000   104.933    
                         clock uncertainty           -0.035   104.897    
    SLICE_X50Y91         FDCE (Recov_fdce_C_CLR)     -0.319   104.578    div/i_reg[16]
  -------------------------------------------------------------------
                         required time                        104.578    
                         arrival time                         -17.379    
  -------------------------------------------------------------------
                         slack                                 87.199    

Slack (MET) :             87.346ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div/i_reg[12]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.231ns  (logic 1.477ns (9.097%)  route 14.754ns (90.903%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 104.932 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2251, routed)       14.754    17.231    div/reset_IBUF
    SLICE_X50Y90         FDCE                                         f  div/i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.509   104.932    div/clk_in_IBUF_BUFG
    SLICE_X50Y90         FDCE                                         r  div/i_reg[12]/C
                         clock pessimism              0.000   104.932    
                         clock uncertainty           -0.035   104.896    
    SLICE_X50Y90         FDCE (Recov_fdce_C_CLR)     -0.319   104.577    div/i_reg[12]
  -------------------------------------------------------------------
                         required time                        104.577    
                         arrival time                         -17.231    
  -------------------------------------------------------------------
                         slack                                 87.346    

Slack (MET) :             87.495ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div/i_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.083ns  (logic 1.477ns (9.181%)  route 14.606ns (90.819%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 104.932 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2251, routed)       14.606    17.083    div/reset_IBUF
    SLICE_X50Y89         FDCE                                         f  div/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.509   104.932    div/clk_in_IBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  div/i_reg[0]/C
                         clock pessimism              0.000   104.932    
                         clock uncertainty           -0.035   104.896    
    SLICE_X50Y89         FDCE (Recov_fdce_C_CLR)     -0.319   104.577    div/i_reg[0]
  -------------------------------------------------------------------
                         required time                        104.577    
                         arrival time                         -17.083    
  -------------------------------------------------------------------
                         slack                                 87.495    

Slack (MET) :             87.495ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div/i_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.083ns  (logic 1.477ns (9.181%)  route 14.606ns (90.819%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 104.932 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2251, routed)       14.606    17.083    div/reset_IBUF
    SLICE_X50Y89         FDCE                                         f  div/i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.509   104.932    div/clk_in_IBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  div/i_reg[6]/C
                         clock pessimism              0.000   104.932    
                         clock uncertainty           -0.035   104.896    
    SLICE_X50Y89         FDCE (Recov_fdce_C_CLR)     -0.319   104.577    div/i_reg[6]
  -------------------------------------------------------------------
                         required time                        104.577    
                         arrival time                         -17.083    
  -------------------------------------------------------------------
                         slack                                 87.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.406ns (28.767%)  route 3.482ns (71.233%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=2251, routed)        3.482     5.888    seg7/AR[0]
    SLICE_X1Y108         FDCE                                         f  seg7/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.708     5.310    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  seg7/cnt_reg[12]/C
                         clock pessimism              0.000     5.310    
    SLICE_X1Y108         FDCE (Remov_fdce_C_CLR)     -0.208     5.102    seg7/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.102    
                         arrival time                           5.888    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.406ns (28.767%)  route 3.482ns (71.233%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=2251, routed)        3.482     5.888    seg7/AR[0]
    SLICE_X1Y108         FDCE                                         f  seg7/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.708     5.310    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  seg7/cnt_reg[13]/C
                         clock pessimism              0.000     5.310    
    SLICE_X1Y108         FDCE (Remov_fdce_C_CLR)     -0.208     5.102    seg7/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.102    
                         arrival time                           5.888    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.406ns (28.767%)  route 3.482ns (71.233%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=2251, routed)        3.482     5.888    seg7/AR[0]
    SLICE_X1Y108         FDCE                                         f  seg7/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.708     5.310    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  seg7/cnt_reg[14]/C
                         clock pessimism              0.000     5.310    
    SLICE_X1Y108         FDCE (Remov_fdce_C_CLR)     -0.208     5.102    seg7/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.102    
                         arrival time                           5.888    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.244ns (13.398%)  route 1.580ns (86.602%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2251, routed)        1.580     2.825    seg7/AR[0]
    SLICE_X1Y107         FDCE                                         f  seg7/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.870     2.035    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  seg7/cnt_reg[10]/C
                         clock pessimism              0.000     2.035    
    SLICE_X1Y107         FDCE (Remov_fdce_C_CLR)     -0.092     1.943    seg7/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.244ns (13.398%)  route 1.580ns (86.602%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2251, routed)        1.580     2.825    seg7/AR[0]
    SLICE_X1Y107         FDCE                                         f  seg7/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.870     2.035    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  seg7/cnt_reg[11]/C
                         clock pessimism              0.000     2.035    
    SLICE_X1Y107         FDCE (Remov_fdce_C_CLR)     -0.092     1.943    seg7/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.244ns (13.398%)  route 1.580ns (86.602%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2251, routed)        1.580     2.825    seg7/AR[0]
    SLICE_X1Y107         FDCE                                         f  seg7/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.870     2.035    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  seg7/cnt_reg[8]/C
                         clock pessimism              0.000     2.035    
    SLICE_X1Y107         FDCE (Remov_fdce_C_CLR)     -0.092     1.943    seg7/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.244ns (13.398%)  route 1.580ns (86.602%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2251, routed)        1.580     2.825    seg7/AR[0]
    SLICE_X1Y107         FDCE                                         f  seg7/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.870     2.035    seg7/clk_in_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  seg7/cnt_reg[9]/C
                         clock pessimism              0.000     2.035    
    SLICE_X1Y107         FDCE (Remov_fdce_C_CLR)     -0.092     1.943    seg7/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             1.216ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/i_data_store_reg[12]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.244ns (11.514%)  route 1.879ns (88.486%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2251, routed)        1.879     3.123    seg7/AR[0]
    SLICE_X9Y115         FDCE                                         f  seg7/i_data_store_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.834     1.999    seg7/clk_in_IBUF_BUFG
    SLICE_X9Y115         FDCE                                         r  seg7/i_data_store_reg[12]/C
                         clock pessimism              0.000     1.999    
    SLICE_X9Y115         FDCE (Remov_fdce_C_CLR)     -0.092     1.907    seg7/i_data_store_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.216ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/i_data_store_reg[22]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.244ns (11.514%)  route 1.879ns (88.486%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2251, routed)        1.879     3.123    seg7/AR[0]
    SLICE_X9Y115         FDCE                                         f  seg7/i_data_store_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.834     1.999    seg7/clk_in_IBUF_BUFG
    SLICE_X9Y115         FDCE                                         r  seg7/i_data_store_reg[22]/C
                         clock pessimism              0.000     1.999    
    SLICE_X9Y115         FDCE (Remov_fdce_C_CLR)     -0.092     1.907    seg7/i_data_store_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.281ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/i_data_store_reg[13]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.244ns (11.181%)  route 1.942ns (88.819%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2251, routed)        1.942     3.186    seg7/AR[0]
    SLICE_X9Y116         FDCE                                         f  seg7/i_data_store_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.833     1.998    seg7/clk_in_IBUF_BUFG
    SLICE_X9Y116         FDCE                                         r  seg7/i_data_store_reg[13]/C
                         clock pessimism              0.000     1.998    
    SLICE_X9Y116         FDCE (Remov_fdce_C_CLR)     -0.092     1.906    seg7/i_data_store_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           3.186    
  -------------------------------------------------------------------
                         slack                                  1.281    





