// Seed: 3963669098
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  integer id_5;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input  logic   id_0,
    input  supply0 id_1,
    input  supply1 id_2,
    output logic   id_3
);
  initial begin : LABEL_0
    disable id_5;
  end
  always @(1'b0 or negedge 1) id_3 = #1 id_0;
  wire id_6;
  tri1 id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_5
  );
  assign id_3 = id_0;
  assign id_7 = id_2;
endmodule
