/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [8:0] _07_;
  wire [8:0] _08_;
  wire [10:0] _09_;
  wire [4:0] _10_;
  wire [5:0] _11_;
  wire [4:0] celloutsig_0_10z;
  wire [18:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [16:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  reg [4:0] celloutsig_0_31z;
  wire [19:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [14:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [15:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_1z ? celloutsig_0_1z : in_data[92];
  assign celloutsig_1_3z = in_data[178] | ~(celloutsig_1_2z);
  assign celloutsig_1_9z = celloutsig_1_6z[5] | ~(_03_);
  assign celloutsig_1_10z = _04_ | ~(celloutsig_1_2z);
  assign celloutsig_0_7z = _05_ | ~(in_data[68]);
  assign celloutsig_0_17z = celloutsig_0_14z | ~(celloutsig_0_10z[1]);
  assign celloutsig_0_2z = celloutsig_0_1z | ~(_02_);
  assign celloutsig_0_30z = celloutsig_0_20z[6] | ~(_01_);
  assign celloutsig_1_18z = { _04_, _07_[7:2], celloutsig_1_3z, celloutsig_1_9z } + { _08_[8], _04_, _07_[7:2], celloutsig_1_1z };
  reg [5:0] _21_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _21_ <= 6'h00;
    else _21_ <= in_data[41:36];
  assign { _01_, _05_, _11_[3], _02_, _11_[1:0] } = _21_;
  reg [10:0] _22_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _22_ <= 11'h000;
    else _22_ <= { in_data[128:119], celloutsig_1_5z };
  assign { _08_[8], _04_, _07_[7:2], _09_[2:1], _03_ } = _22_;
  reg [4:0] _23_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _23_ <= 5'h00;
    else _23_ <= { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z };
  assign { _10_[4], _00_, _06_, _10_[1:0] } = _23_;
  assign celloutsig_1_5z = { in_data[132:128], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z } == { in_data[149:143], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_12z = { _07_[2], _09_[2:1], celloutsig_1_4z } == { celloutsig_1_6z[4:2], celloutsig_1_2z };
  assign celloutsig_1_17z = { in_data[183:182], celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_9z } == celloutsig_1_11z[6:1];
  assign celloutsig_0_9z = { _02_, _11_[1:0], celloutsig_0_2z } == { celloutsig_0_6z[11:10], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_13z = { _10_[4], _00_, _06_, _10_[1], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_8z } == { in_data[64:61], celloutsig_0_7z, _01_, _05_, _11_[3], _02_, _11_[1:0] };
  assign celloutsig_0_16z = { celloutsig_0_3z[9:3], celloutsig_0_8z } == { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_0_1z = in_data[63:54] == { _11_[3], _02_, _11_[1:0], _01_, _05_, _11_[3], _02_, _11_[1:0] };
  assign celloutsig_0_19z = { celloutsig_0_6z[10:4], celloutsig_0_17z, _10_[4], _00_, _06_, _10_[1:0], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_7z } == { in_data[30:21], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_16z };
  assign celloutsig_1_0z = in_data[127:124] >= in_data[135:132];
  assign celloutsig_1_1z = in_data[109:102] >= { in_data[153:148], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = { in_data[122:114], celloutsig_1_0z } >= { in_data[167:163], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_5z = { in_data[28:26], _01_, _05_, _11_[3], _02_, _11_[1:0] } >= in_data[51:43];
  assign celloutsig_0_14z = { in_data[16:15], celloutsig_0_9z } >= in_data[33:31];
  assign celloutsig_0_3z = { in_data[29:12], celloutsig_0_1z, celloutsig_0_1z } <<< { _11_[1:0], _01_, _05_, _11_[3], _02_, _11_[1:0], _01_, _05_, _11_[3], _02_, _11_[1:0], _01_, _05_, _11_[3], _02_, _11_[1:0] };
  assign celloutsig_0_6z = celloutsig_0_3z[19:5] <<< { in_data[84:71], celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_6z[11], _01_, _05_, _11_[3], _02_, _11_[1:0], _01_, _05_, _11_[3], _02_, _11_[1:0], celloutsig_0_7z, celloutsig_0_10z } <<< { celloutsig_0_3z[18:1], celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_11z[15:0], celloutsig_0_19z } <<< { celloutsig_0_3z[16:9], celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_19z, _10_[4], _00_, _06_, _10_[1:0], celloutsig_0_19z };
  assign celloutsig_0_24z = { celloutsig_0_20z[13:10], celloutsig_0_1z, celloutsig_0_9z } <<< celloutsig_0_3z[14:9];
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z } - { in_data[140:133], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_11z = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_10z } - { celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_3z } - celloutsig_1_18z[7:4];
  assign celloutsig_0_10z = in_data[76:72] - celloutsig_0_6z[5:1];
  assign celloutsig_1_2z = ~((celloutsig_1_0z & celloutsig_1_1z) | celloutsig_1_0z);
  assign celloutsig_1_4z = ~((celloutsig_1_0z & in_data[99]) | celloutsig_1_2z);
  assign celloutsig_0_8z = ~((celloutsig_0_3z[10] & celloutsig_0_1z) | _11_[3]);
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_31z = 5'h00;
    else if (clkin_data[160]) celloutsig_0_31z = celloutsig_0_24z[4:0];
  assign { _07_[8], _07_[1:0] } = { _04_, celloutsig_1_3z, celloutsig_1_9z };
  assign _08_[7:0] = { _04_, _07_[7:2], celloutsig_1_1z };
  assign { _09_[10:3], _09_[0] } = { _08_[8], _04_, _07_[7:2], _03_ };
  assign _10_[3:2] = { _00_, _06_ };
  assign { _11_[5:4], _11_[2] } = { _01_, _05_, _02_ };
  assign { out_data[136:128], out_data[99:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
