{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|Mux14_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NCO_32:inst20\|Subsystem:u_Sub\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|Mux14_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1695903310157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1695903310157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1695903310157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1695903310157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1695903310157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1695903310157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE NCO_quartus.NCO_quartus0.rtl.mif " "Parameter INIT_FILE set to NCO_quartus.NCO_quartus0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1695903310157 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310157 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|NCO_block:u_NCO\|sine_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"NCO_32:inst20\|Subsystem:u_Sub\|NCO_block:u_NCO\|sine_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1695903310157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1695903310157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1695903310157 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310157 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 0 1695903310157 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "40 " "Inferred 40 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_40\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_40\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_39\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_39\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_38\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_38\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_37\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_37\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_36\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_36\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_35\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_35\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_34\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_34\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_33\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_33\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_32\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_32\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_31\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_31\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_30\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_30\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_29\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_29\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_28\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_28\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_27\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_27\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_26\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_26\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_25\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_25\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_24\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_24\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_23\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_23\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_22\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_22\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_21\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_21\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_20\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_20\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_19\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_19\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_18\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_18\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_17\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_17\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_16\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_15\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_15\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_14\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_14\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_13\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_13\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_12\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_12\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_11\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_11\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_10\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_10\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_9\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_9\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_8\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_8\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_7\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_6\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_5\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_4\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_3\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_2\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_1\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310161 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 0 1695903310161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|altsyncram:Mux14_rtl_0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|altsyncram:Mux14_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|altsyncram:Mux14_rtl_0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|altsyncram:Mux14_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 15 " "Parameter \"WIDTH_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE NCO_quartus.NCO_quartus0.rtl.mif " "Parameter \"INIT_FILE\" = \"NCO_quartus.NCO_quartus0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310201 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903310201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ni01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ni01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ni01 " "Found entity 1: altsyncram_ni01" {  } { { "db/altsyncram_ni01.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/altsyncram_ni01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1695903310248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1695903310248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|NCO_block:u_NCO\|altshift_taps:sine_1_rtl_0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|NCO_block:u_NCO\|altshift_taps:sine_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|NCO_block:u_NCO\|altshift_taps:sine_1_rtl_0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|NCO_block:u_NCO\|altshift_taps:sine_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310294 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903310294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_65m " "Found entity 1: shift_taps_65m" {  } { { "db/shift_taps_65m.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/shift_taps_65m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1695903310338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1695903310338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rc81 " "Found entity 1: altsyncram_rc81" {  } { { "db/altsyncram_rc81.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/altsyncram_rc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1695903310385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1695903310385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unf " "Found entity 1: cntr_unf" {  } { { "db/cntr_unf.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/cntr_unf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1695903310440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1695903310440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_40\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_40\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_40\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_40\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310463 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903310463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_s4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_s4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_s4t " "Found entity 1: mult_s4t" {  } { { "db/mult_s4t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mult_s4t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1695903310507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1695903310507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_39\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_39\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_39\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_39\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310515 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903310515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_38\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_38\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_38\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_38\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310523 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903310523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_37\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_37\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_37\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_37\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310530 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903310530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_q4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_q4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_q4t " "Found entity 1: mult_q4t" {  } { { "db/mult_q4t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mult_q4t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1695903310571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1695903310571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_36\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_36\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_36\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_36\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310578 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903310578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_m4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m4t " "Found entity 1: mult_m4t" {  } { { "db/mult_m4t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mult_m4t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1695903310620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1695903310620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_35\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_35\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_35\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_35\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310628 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903310628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_34\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_34\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_34\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_34\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310634 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903310634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o4t " "Found entity 1: mult_o4t" {  } { { "db/mult_o4t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mult_o4t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1695903310676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1695903310676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_33\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_33\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_33\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_33\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310684 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903310684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_32\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_32\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_32\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_32\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310692 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903310692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_31\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_31\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_31\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_31\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310701 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903310701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t4t " "Found entity 1: mult_t4t" {  } { { "db/mult_t4t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mult_t4t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1695903310750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1695903310750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_30\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_30\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_30\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_30\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310759 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903310759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_r4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_r4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_r4t " "Found entity 1: mult_r4t" {  } { { "db/mult_r4t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mult_r4t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1695903310806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1695903310806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_29\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_29\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_29\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_29\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310817 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903310817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_28\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_28\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_28\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_28\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310826 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903310826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_27\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_27\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_27\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_27\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310836 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903310836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_26\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_26\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_26\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_26\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310845 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903310845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_25\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_25\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_25\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_25\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310854 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903310854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p4t " "Found entity 1: mult_p4t" {  } { { "db/mult_p4t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mult_p4t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1695903310899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1695903310899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_24\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_24\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_24\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_24\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310909 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903310909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_23\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_23\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_23\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_23\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310918 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903310918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_22\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_22\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_22\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_22\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310928 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903310928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_21\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_21\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_21\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_21\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310937 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903310937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_20\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_20\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903310947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_20\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_20\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903310947 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903310947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_g3t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_g3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_g3t " "Found entity 1: mult_g3t" {  } { { "db/mult_g3t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mult_g3t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1695903310992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1695903310992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_19\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_19\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903311004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_19\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_19\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311004 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903311004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_18\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_18\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903311013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_18\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_18\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311013 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903311013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_17\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_17\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903311023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_17\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_17\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311024 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903311024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_16\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_16\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903311033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_16\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_16\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311033 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903311033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_15\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_15\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903311042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_15\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_15\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311042 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903311042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e3t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e3t " "Found entity 1: mult_e3t" {  } { { "db/mult_e3t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mult_e3t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1695903311091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1695903311091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_14\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_14\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903311104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_14\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_14\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311104 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903311104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_13\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_13\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903311116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_13\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_13\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311116 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903311116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_12\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_12\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903311126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_12\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_12\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311126 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903311126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_11\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_11\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903311134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_11\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_11\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311134 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903311134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c3t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c3t " "Found entity 1: mult_c3t" {  } { { "db/mult_c3t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mult_c3t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1695903311185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1695903311185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_10\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_10\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903311194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_10\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_10\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311194 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903311194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_9\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903311204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_9\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_9\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311204 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903311204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_8\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_8\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903311213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_8\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_8\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311213 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903311213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_7\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903311222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_7\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_7\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311222 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903311222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_6\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903311231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_6\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_6\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311231 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903311231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a3t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a3t " "Found entity 1: mult_a3t" {  } { { "db/mult_a3t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mult_a3t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1695903311282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1695903311282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_5\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903311291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_5\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_5\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311291 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903311291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_83t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_83t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_83t " "Found entity 1: mult_83t" {  } { { "db/mult_83t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mult_83t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1695903311337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1695903311337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_4\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903311347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_4\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311347 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903311347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_3\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903311356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_3\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311356 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903311356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_2\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903311366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_2\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311366 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903311366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_1\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903311375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_1\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1695903311375 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1695903311375 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1695903311685 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] VCC " "Pin \"LEDG\[1\]\" is stuck at VCC" {  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 784 1368 1544 800 "LEDG\[0\]" "" } { 824 1368 1544 840 "LEDG\[1\]" "" } { 856 1344 1520 872 "LEDG\[2\]" "" } { 472 1520 1584 496 "LEDG\[1\]" "" } { 672 1520 1584 688 "LEDG\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1695903312042 "|NCO_quartus|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] VCC " "Pin \"LEDG\[0\]\" is stuck at VCC" {  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 784 1368 1544 800 "LEDG\[0\]" "" } { 824 1368 1544 840 "LEDG\[1\]" "" } { 856 1344 1520 872 "LEDG\[2\]" "" } { 472 1520 1584 496 "LEDG\[1\]" "" } { 672 1520 1584 688 "LEDG\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1695903312042 "|NCO_quartus|LEDG[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1695903312042 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 0 1695903312344 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "780 " "780 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1695903313043 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3758 " "Implemented 3758 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1695903313066 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1695903313066 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3613 " "Implemented 3613 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1695903313066 ""} { "Info" "ICUT_CUT_TM_RAMS" "31 " "Implemented 31 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 0 1695903313066 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 0 1695903313066 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "80 " "Implemented 80 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 0 1695903313066 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1695903313066 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1695903313366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 20:15:13 2023 " "Processing ended: Thu Sep 28 20:15:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1695903313366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1695903313366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1695903313366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1695903313366 ""}
