# ğŸ” Verilog_Basics-2_Sequential_Logic

A comprehensive collection of sequential logic designs implemented in Verilog HDL.  
This repository is intended for learners, educators, and engineers revisiting foundational and intermediate sequential designs.

Each module includes:

- âœ… Verilog source code  
- ğŸ§ª Testbenches for simulation and verification  
- ğŸ“Š Waveform screenshots or simulation results  

---

## ğŸ“ Repository Structure

Each module is contained in its own directory with the following:

- `module.v` â†’ Verilog HDL code  
- `tb_module.v` â†’ Testbench  
- `output.png / output.txt` â†’ Simulation outputs  

---

<details>
<summary>ğŸ§  Flip-Flops</summary>

- [x] D Flip-Flop  
- [x] D Flip-Flop with Asynchronous Reset  
- [x] D Latch with Enable  
- [x] T Flip-Flop  
- [x] T Flip-Flop using D Flip-Flop  
- [x] JK Flip-Flop  
- [x] JK Flip-Flop using D Flip-Flop  
- [x] Master-Slave JK Flip-Flop  

ğŸ“ [`/D_FlipFlop`](./D_FlipFlop)  
ğŸ“ [`/DFF_Asyn_Rst`](./DFF_Asyn_Rst)  
ğŸ“ [`/D_Latch_Enable`](./D_Latch_Enable)  
ğŸ“ [`/T_FlipFlop`](./T_FlipFlop)  
ğŸ“ [`/TFF_with_DFF`](./TFF_with_DFF)  
ğŸ“ [`/JK_Flip_Flop`](./JK_Flip_Flop)  
ğŸ“ [`/JKFF_with_DFF`](./JKFF_with_DFF)  
ğŸ“ [`/MS_JK_FlipFlop`](./MS_JK_FlipFlop)

</details>

<details>
<summary>ğŸ§® Counters & Clock Dividers</summary>

- [x] Asynchronous Counter using T Flip-Flops  
- [x] Synchronous Up-Down Counter  
- [x] Ring Counter  
- [x] Johnson Counter  
- [x] Clock Divider by 2  
- [x] Clock Divider by 3  
- [x] Clock Divider by 4  
- [x] Clock Divider by 248  

ğŸ“ [`/Asyn_Counter_TFF`](./Asyn_Counter_TFF)  
ğŸ“ [`/Syn_Up_Down_Counter`](./Syn_Up_Down_Counter)  
ğŸ“ [`/Ring_Counter`](./Ring_Counter)  
ğŸ“ [`/Jhonson_Counter`](./Jhonson_Counter)  
ğŸ“ [`/Clk_Div_2`](./Clk_Div_2)  
ğŸ“ [`/Clk_Div_3`](./Clk_Div_3)  
ğŸ“ [`/Clk_Div_4`](./Clk_Div_4)  
ğŸ“ [`/Clk_Div_248`](./Clk_Div_248)

</details>

<details>
<summary>ğŸ“¦ Shift Registers</summary>

- [x] Serial-In Serial-Out (SISO)  
- [x] Serial-In Parallel-Out (SIPO)  
- [x] Parallel-In Parallel-Out (PIPO)  
- [x] Parallel-In Serial-Out (PISO)  

ğŸ“ [`/SISO`](./SISO)  
ğŸ“ [`/SIPO`](./SIPO)  
ğŸ“ [`/PIPO`](./PIPO)  
ğŸ“ [`/PISO`](./PISO)

</details>

<details>
<summary>ğŸ” Latches</summary>

- [x] RS Latch using NAND Gates  
- [x] RS Latch using NOR Gates  
- [x] SR Latch with Enable  

ğŸ“ [`/RS_Latch_NAND_Gates`](./RS_Latch_NAND_Gates)  
ğŸ“ [`/RS_Latch_NOR_Gates`](./RS_Latch_NOR_Gates)  
ğŸ“ [`/SR_Latch_Enable`](./SR_Latch_Enable)

</details>

<details>
<summary>âš™ï¸ Finite State Machines (FSM)</summary>

- [x] Mealy FSM for Half Adder  
- [x] Moore FSM for Half Adder  
- [x] Mealy FSM for Sequence Detector  
- [x] Moore FSM for Sequence Detector  

ğŸ“ [`/FSM_Mealy_Half_Adder`](./FSM_Mealy_Half_Adder)  
ğŸ“ [`/FSM_Moore_Half_Adder`](./FSM_Moore_Half_Adder)  
ğŸ“ [`/Mealy_FSM_Seq_Dec`](./Mealy_FSM_Seq_Dec)  
ğŸ“ [`/Moore_FSM_Seq_Dec`](./Moore_FSM_Seq_Dec)

</details>

<details>
<summary>ğŸ¯ Miscellaneous Modules</summary>

- [x] Pulse Modulo-3 Generator  
- [x] Pulse Modulo-11 Generator  
- [x] Linear Feedback Shift Register (LFSR)  

ğŸ“ [`/Pulse_Mod_3`](./Pulse_Mod_3)  
ğŸ“ [`/Pulse_Mod_11`](./Pulse_Mod_11)  
ğŸ“ [`/LFSR`](./LFSR)

</details>

---

## ğŸš€ How to Simulate

1. Use any Verilog simulator (ModelSim, Vivado, Icarus Verilog, etc.)  
2. Run the testbench file:  
   ```bash
   iverilog module.v tb_module.v -o sim.out  
   vvp sim.out  
