# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1560 0.000512 2048 70 1090 37888 3.58074 86.9436 104.794 195.372 195.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 600 0.000256 1024 125 470 53248 6.20502 3.40794 30.0993 104.569 144.412 144.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 310 0.000512 512 87 400 6144 3.28912 0.831488 1.71914 26.3137 32.3355 32.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 580 0.000512 2048 165 1050 21504 4.95805 3.46714 48.7484 104.645 161.919 162.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 1260 0.000256 512 110 220 72704 2.21347 1.70246 9.27226 52.3581 65.6463 65.7408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1350 0.000512 512 60 220 37824 0.831488 3.76934 26.2755 30.9172 30.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 890 0.000128 512 310 560 94208 10.3484 3.40787 31.7685 104.561 150.299 150.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1370 0.000256 2048 60 830 75776 7.1033 113.754 209.51 330.423 330.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1810 6.4e-05 512 370 890 278528 13.1682 6.70976 152.788 208.872 381.732 381.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 690 6.4e-05 1024 140 2760 231424 31.5549 13.4859 766.98 417.552 1229.77 1229.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1560 0.000512 2048 70 1090 37872 3.58195 103.407 104.894 211.938 211.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 600 0.000256 1024 125 470 52992 6.22765 3.40797 34.3234 104.617 148.709 148.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 310 0.000512 512 87 400 4608 3.18989 0.773248 1.55222 24.9735 30.6724 30.8163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 580 0.000512 2048 165 1050 21600 4.96384 3.4696 56.1875 104.706 169.426 169.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1260 0.000256 512 110 220 72864 2.23018 1.71427 10.2437 52.5752 66.8653 66.9591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1350 0.000512 512 60 220 37800 0.831488 4.31104 26.2959 31.4798 31.5375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 890 0.000128 512 310 560 87552 10.4484 3.38739 34.5377 102.291 150.875 151.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1370 0.000256 2048 60 830 75744 7.06598 131.273 209.694 348.078 348.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1810 6.4e-05 512 370 890 278784 13.1829 6.71792 179.371 209.029 408.498 408.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 690 6.4e-05 1024 140 2760 230400 31.6821 13.506 921.243 417.715 1384.34 1384.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1560 0.000512 2048 70 1090 37840 3.57363 107.479 104.742 215.848 215.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 600 0.000256 1024 125 470 52480 6.20707 3.39152 35.5035 104.113 149.348 149.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 310 0.000512 512 87 400 5120 3.3023 0.818752 1.75997 25.9884 32.0518 32.1953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 580 0.000512 2048 165 1050 21440 4.92749 3.44778 58.3084 104.21 170.996 171.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1260 0.000256 512 110 220 72640 2.21405 1.70205 10.671 52.3441 67.0317 67.1236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1350 0.000512 512 60 220 37840 0.832256 4.52986 26.3066 31.7112 31.7681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 890 0.000128 512 310 560 92160 10.2653 3.39712 37.9444 103.24 155.054 155.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1370 0.000256 2048 60 830 75760 7.05443 136.6 209.59 353.285 353.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1810 6.4e-05 512 370 890 279040 13.2467 6.72675 186.647 209.733 416.534 416.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 690 6.4e-05 1024 140 2760 232960 31.4978 15.4116 967.88 419.103 1434.08 1434.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1560 0.000512 2048 70 1090 37824 3.57546 100.984 104.75 209.361 209.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 600 0.000256 1024 125 470 52992 6.18515 3.40416 33.4014 104.307 147.427 147.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 310 0.000512 512 87 400 3072 3.27494 0.775328 1.1264 24.9681 30.3284 30.4681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 580 0.000512 2048 165 1050 21504 4.93552 3.46112 54.4894 104.427 167.414 167.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1260 0.000256 512 110 220 72576 2.21971 1.70509 9.96659 52.4838 66.4741 66.5679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1350 0.000512 512 60 220 37824 0.834368 4.20608 26.3089 31.3931 31.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 890 0.000128 512 310 560 92160 10.2428 3.39763 35.2693 103.25 152.37 152.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1370 0.000256 2048 60 830 75744 7.0536 127.893 209.597 344.586 344.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1810 6.4e-05 512 370 890 276480 13.1617 6.67827 171.78 208.284 400.086 400.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 690 6.4e-05 1024 140 2760 230400 31.389 13.4403 890.772 416.616 1352.4 1352.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1560 0.000512 2048 70 1090 37800 3.57021 102.47 104.657 210.754 210.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 600 0.000256 1024 125 470 52800 6.22848 3.4111 33.6383 104.315 147.718 147.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 310 0.000512 512 87 400 6400 3.22797 0.816768 2.07162 25.991 32.288 32.4325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 580 0.000512 2048 165 1050 21600 4.96294 3.46662 55.4268 104.446 168.402 168.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1260 0.000256 512 110 220 72800 2.23414 1.71088 10.0972 52.498 66.6407 66.7346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1350 0.000512 512 60 220 37800 0.832896 4.25466 26.2828 31.4123 31.4675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 890 0.000128 512 310 560 89600 10.4475 3.40576 34.5773 103.215 151.86 152.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1370 0.000256 2048 60 830 75700 7.05536 128.703 209.406 345.211 345.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1810 6.4e-05 512 370 890 278400 13.1481 6.70627 175.059 208.299 403.402 403.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 690 6.4e-05 1024 140 2760 230400 31.5418 13.4885 902.075 416.467 1363.78 1363.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1560 0.000512 2048 70 1090 37856 3.58621 104.103 104.866 212.61 212.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 600 0.000256 1024 125 470 52864 6.24125 3.41578 35.0288 104.83 149.645 149.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 310 0.000512 512 87 400 3584 3.156 0.747136 1.30614 24.2896 29.6795 29.8189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 580 0.000512 2048 165 1050 21056 4.91731 3.42528 55.9317 103.768 168.145 168.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1260 0.000256 512 110 220 72576 2.22438 1.70848 10.4653 52.4861 66.9831 67.0741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1350 0.000512 512 60 220 37744 0.831584 4.43299 26.2596 31.5675 31.6232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 890 0.000128 512 310 560 86016 10.3698 3.37155 34.585 101.188 149.726 149.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1370 0.000256 2048 60 830 75712 7.06787 132.491 209.518 349.12 349.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1810 6.4e-05 512 370 890 279552 13.1704 6.7239 181.238 209.301 410.624 410.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 690 6.4e-05 1024 140 2760 229376 31.8083 13.5148 924.162 418.404 1388.09 1388.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1560 0.000512 2048 70 1090 37800 3.57398 105.445 104.755 213.829 213.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 600 0.000256 1024 125 470 52800 6.25174 3.41616 34.9913 104.598 149.386 149.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 310 0.000512 512 87 400 3840 3.39008 0.821888 1.38541 26.0111 31.792 31.9345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 580 0.000512 2048 165 1050 21600 4.96544 3.47654 57.3414 104.752 170.637 170.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1260 0.000256 512 110 220 72480 2.22614 1.70627 10.445 52.3708 66.8444 66.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1350 0.000512 512 60 220 37800 0.835584 4.42486 26.3061 31.6091 31.6663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 890 0.000128 512 310 560 92160 10.2725 3.39792 37.0995 103.267 154.248 154.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1370 0.000256 2048 60 830 75720 7.0511 132.612 209.592 349.298 349.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1810 6.4e-05 512 370 890 276480 13.2873 6.72358 179.692 208.822 408.71 408.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 690 6.4e-05 1024 140 2760 230400 31.6871 13.5103 930.908 417.535 1393.84 1393.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1560 0.000512 2048 70 1090 37760 3.57389 101.859 104.638 210.127 210.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 600 0.000256 1024 125 470 53248 6.20938 3.41174 34.1004 104.67 148.522 148.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 310 0.000512 512 87 400 4096 3.22304 0.774592 1.42451 24.9867 30.5909 30.7325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 580 0.000512 2048 165 1050 21504 4.95955 3.4841 55.117 104.838 168.5 168.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1260 0.000256 512 110 220 72704 2.22467 1.70528 10.1651 52.4079 66.6037 66.7018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1350 0.000512 512 60 220 37760 0.835328 4.29254 26.2808 31.4498 31.5063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 890 0.000128 512 310 560 90112 10.6528 3.40704 34.9553 104.621 153.849 154.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1370 0.000256 2048 60 830 75648 7.05331 128.179 209.363 344.641 344.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1810 6.4e-05 512 370 890 278528 13.1646 6.70934 175.31 208.953 404.321 404.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 690 6.4e-05 1024 140 2760 229376 31.7304 13.4902 897.592 417.786 1360.79 1360.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1560 0.000512 2048 70 1090 37632 3.56179 101.962 104.498 210.078 210.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 600 0.000256 1024 125 470 52224 6.13952 3.36896 33.7758 103.415 146.828 146.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 10 310 0.000512 512 87 400 0 0.776576 0.005216 24.97 25.8374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 580 0.000512 2048 165 1050 20736 4.92064 4.19258 53.7478 128.628 191.676 165.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1260 0.000256 512 110 220 72192 2.21853 1.70083 10.1999 52.2888 66.51 66.6031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1350 0.000512 512 60 220 37632 0.828256 4.30336 26.2453 31.421 31.4782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 890 0.000128 512 310 560 86016 10.0462 3.35059 33.7845 99.2033 146.599 146.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1370 0.000256 2048 60 830 75648 7.05741 129.747 209.605 346.455 346.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1810 6.4e-05 512 370 890 270336 13.2464 6.61888 171.378 206.296 397.73 397.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 690 6.4e-05 1024 140 2760 227328 31.2299 13.3237 895.624 412.408 1352.78 1352.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1560 0.000512 2048 70 1090 37600 3.55709 110.857 104.409 218.875 218.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 600 0.000256 1024 125 470 51200 6.21027 3.37939 35.6552 103.413 148.786 148.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 310 0.000512 512 87 400 6400 3.23555 0.81952 2.29018 26.068 32.5946 32.7375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 580 0.000512 2048 165 1050 20800 4.93245 3.4199 57.86 103.663 169.976 170.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1260 0.000256 512 110 220 72000 2.22813 1.70803 10.9061 52.3101 67.2509 67.3445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1350 0.000512 512 60 220 37600 0.8304 4.5792 26.2229 31.6751 31.7325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 890 0.000128 512 310 560 89600 10.4573 3.40582 38.0635 103.315 155.457 155.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1370 0.000256 2048 60 830 75600 7.07584 139.537 209.47 356.126 356.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1810 6.4e-05 512 370 890 275200 13.0032 6.63142 188.135 206.278 414.235 414.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 690 6.4e-05 1024 140 2760 224000 31.6974 13.3451 948.562 412.35 1406.15 1406.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1560 0.000512 2048 70 1090 37632 3.56829 122.253 104.642 230.516 230.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 600 0.000256 1024 125 470 53248 6.22688 3.41053 43.5605 104.924 158.255 158.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 10 310 0.000512 512 87 400 0 0.655616 0.004512 22.2641 23.0056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 580 0.000512 2048 165 1050 20480 4.86845 4.01638 66.9001 124.696 200.67 177.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1260 0.000256 512 110 220 72704 2.22291 1.70419 12.9756 52.4856 69.4883 69.5808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1350 0.000512 512 60 220 37632 0.829632 5.43318 26.2793 32.5847 32.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 890 0.000128 512 310 560 81920 10.3655 3.3465 40.5374 99.2154 153.674 153.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1370 0.000256 2048 60 830 75520 7.04579 162.404 209.375 378.87 378.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1810 6.4e-05 512 370 890 278528 13.1636 6.7072 222.235 209.039 451.33 451.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 690 6.4e-05 1024 140 2760 229376 31.727 13.4843 1130.87 417.959 1594.22 1594.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1560 0.000512 2048 70 1095 37920 3.5881 90.2574 104.848 198.748 198.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 600 0.000256 1024 125 480 52224 6.26979 3.42016 54.6782 104.912 169.407 169.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 310 0.000512 512 87 405 5120 3.34256 0.831104 1.51635 26.4038 32.2732 32.4137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 580 0.000512 2048 165 1050 21248 4.97693 3.464 89.4887 104.604 202.641 202.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1260 0.000256 512 110 225 72448 2.22637 1.70803 16.9228 52.527 73.4905 73.5846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1350 0.000512 512 60 225 37856 0.8336 3.72326 26.3041 30.9048 30.9627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 890 0.000128 512 310 570 94208 10.3192 3.40749 31.6866 104.582 150.202 150.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1370 0.000256 2048 60 840 75776 7.05315 111.899 209.582 328.58 328.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1810 6.4e-05 512 370 885 280576 13.1464 6.73792 152.408 209.696 382.178 382.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 690 6.4e-05 1024 140 2760 232448 31.5219 13.4987 788.496 419.048 1252.77 1252.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1560 0.000512 2048 70 1095 37920 3.58842 91.0844 104.83 199.557 199.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 600 0.000256 1024 125 480 52160 6.3007 3.42598 57.6491 104.879 172.386 172.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 310 0.000512 512 87 405 5120 3.30666 0.817152 1.50051 25.9505 31.7556 31.9038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 580 0.000512 2048 165 1050 21280 4.97315 3.46838 55.2702 104.497 168.313 168.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1260 0.000256 512 110 225 72480 2.23002 1.70803 17.865 52.5165 74.4304 74.5244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1350 0.000512 512 60 225 37840 0.833536 3.76749 26.3634 31.0063 31.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 890 0.000128 512 310 570 94720 10.3564 3.42045 32.4635 104.891 151.348 151.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1370 0.000256 2048 60 840 75760 7.0615 114.712 209.481 331.299 331.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1810 6.4e-05 512 370 885 280320 13.2093 6.73274 154.224 209.55 383.919 384.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 690 6.4e-05 1024 140 2760 232960 31.6014 13.6622 799.591 418.902 1263.95 1264.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1560 0.000512 2048 70 1095 37920 3.58618 89.7899 104.952 198.378 198.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 600 0.000256 1024 125 480 52224 6.26144 3.41402 32.0172 104.819 146.637 146.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 310 0.000512 512 87 405 4608 3.32419 0.818144 1.39274 25.9842 31.6996 31.8444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 580 0.000512 2048 165 1050 21312 4.97872 3.47139 54.4021 104.873 167.825 167.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1260 0.000256 512 110 225 72384 2.2256 1.70803 9.3441 52.4846 65.8596 65.9605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1350 0.000512 512 60 225 37824 0.831552 3.74989 26.3097 30.9333 30.9926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 890 0.000128 512 310 570 92160 10.2479 3.39795 31.4356 103.281 148.575 148.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1370 0.000256 2048 60 840 75744 7.0696 113.86 209.662 330.635 330.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1810 6.4e-05 512 370 885 279552 13.1832 6.72451 152.459 209.401 381.952 382.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 690 6.4e-05 1024 140 2760 231936 31.5645 13.7687 791.877 418.617 1256.01 1256.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1560 0.000512 2048 70 1095 37912 3.59014 92.8031 104.875 201.322 201.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 600 0.000256 1024 125 480 51968 6.29258 3.42016 30.282 104.756 144.88 144.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 310 0.000512 512 87 405 3584 3.31933 0.79664 1.14883 25.4563 30.9038 31.0435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 580 0.000512 2048 165 1050 21280 4.99389 3.47843 48.8616 104.827 162.262 162.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 1260 0.000256 512 110 225 72352 2.23446 1.70858 9.70195 52.4502 66.1968 66.2898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1350 0.000512 512 60 225 37800 0.834944 3.84922 26.278 31.0048 31.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 890 0.000128 512 310 570 93184 10.2426 3.40323 32.5586 103.553 149.967 150.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1370 0.000256 2048 60 840 75768 7.0905 116.689 209.772 333.593 333.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1810 6.4e-05 512 370 885 279552 13.2159 6.72854 156.93 209.261 386.32 386.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 690 6.4e-05 1024 140 2760 231168 31.7649 13.5244 809.082 418.338 1272.9 1273.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1560 0.000512 2048 70 1095 37888 3.58413 90.5298 104.922 199.09 199.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 600 0.000256 1024 125 480 51712 6.27117 3.4097 31.055 104.681 145.547 145.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 310 0.000512 512 87 405 4096 3.41747 0.83248 1.32874 26.3417 32.1005 32.2479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 580 0.000512 2048 165 1050 21248 4.96826 3.46726 50.3067 104.757 163.605 163.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1260 0.000256 512 110 225 72192 2.22208 1.7015 9.58374 52.4146 66.0208 66.1174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1350 0.000512 512 60 225 37824 0.833792 3.97722 26.3261 31.1804 31.2384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 890 0.000128 512 310 570 94208 10.3303 3.41027 33.3483 104.679 151.98 152.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1370 0.000256 2048 60 840 75712 7.05965 118.77 209.646 335.52 335.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1810 6.4e-05 512 370 885 278528 13.1699 6.70816 156.306 209.17 385.547 385.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 690 6.4e-05 1024 140 2760 231424 31.5212 13.5928 786.422 418.002 1249.75 1249.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1560 0.000512 2048 70 1095 37872 3.58198 105.521 104.912 214.067 214.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 600 0.000256 1024 125 480 51840 6.27469 3.41539 35.2616 104.619 149.702 149.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 310 0.000512 512 87 405 2304 3.32784 0.775648 0.977888 24.9734 30.2362 30.3778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 580 0.000512 2048 165 1050 21312 4.96893 3.47341 57.0171 104.707 170.269 170.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1260 0.000256 512 110 225 72288 2.23354 1.71008 10.8651 52.5728 67.4814 67.5717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1350 0.000512 512 60 225 37800 0.832896 4.51888 26.3172 31.7124 31.7706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 890 0.000128 512 310 570 87552 10.45 3.38832 36.101 102.291 152.451 152.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1370 0.000256 2048 60 840 75744 7.10522 135.524 209.775 352.45 352.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1810 6.4e-05 512 370 885 278784 13.1539 6.71712 181.854 208.96 410.869 411.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 690 6.4e-05 1024 140 2760 230400 31.6503 13.5011 935.055 417.722 1398.12 1398.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1560 0.000512 2048 70 1095 37840 3.57821 102.314 104.827 210.772 210.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 600 0.000256 1024 125 480 51200 6.25923 3.38944 34.1693 104.179 148.124 148.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 310 0.000512 512 87 405 5120 3.29955 0.819392 1.77443 26.0091 32.078 32.2186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 580 0.000512 2048 165 1050 21120 4.93757 3.44531 55.5258 104.278 168.286 168.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1260 0.000256 512 110 225 72000 2.22195 1.70598 10.5636 52.3747 66.9648 67.0542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1350 0.000512 512 60 225 37760 0.832672 4.45328 26.2855 31.6131 31.6686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 890 0.000128 512 310 570 92160 10.2564 3.39904 37.0964 103.307 154.265 154.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1370 0.000256 2048 60 840 75680 7.06611 132.429 209.576 349.114 349.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1810 6.4e-05 512 370 885 279040 13.2348 6.724 177.614 209.78 407.535 407.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 690 6.4e-05 1024 140 2760 232960 31.4804 13.5701 923.675 419.372 1388.29 1388.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1560 0.000512 2048 70 1095 37824 3.57946 110.219 104.846 218.696 218.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 600 0.000256 1024 125 480 51456 6.2465 3.40102 36.7779 104.395 150.944 151.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 310 0.000512 512 87 405 3072 3.27619 0.7744 1.23613 24.9883 30.4576 30.5992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 580 0.000512 2048 165 1050 21120 4.94973 3.4528 59.5011 104.513 172.515 172.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1260 0.000256 512 110 225 72192 2.22451 1.70554 11.4023 52.522 67.9532 68.0469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1350 0.000512 512 60 225 37728 0.830912 4.72931 26.286 31.8883 31.9443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 890 0.000128 512 310 570 92160 10.2345 3.39363 39.8208 103.34 157 157.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1370 0.000256 2048 60 840 75648 7.06509 140.704 209.575 357.385 357.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1810 6.4e-05 512 370 885 276480 13.1606 6.67946 188.026 208.463 416.513 416.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 690 6.4e-05 1024 140 2760 230400 31.3306 14.9876 972.796 416.715 1436.02 1436.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1560 0.000512 2048 70 1095 37800 3.57654 108.366 104.713 216.708 216.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 600 0.000256 1024 125 480 51200 6.30131 3.41197 36.1705 104.361 150.368 150.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 310 0.000512 512 87 405 3200 3.42762 0.82016 1.2711 26.0113 31.7125 31.8505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 580 0.000512 2048 165 1050 21200 4.96966 3.46317 58.9172 104.485 171.933 172.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1260 0.000256 512 110 225 72400 2.2368 1.71213 11.2683 52.5173 67.8354 67.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1350 0.000512 512 60 225 37800 0.834176 4.71565 26.3101 31.9013 31.9572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 890 0.000128 512 310 570 89600 10.4509 3.40787 38.3932 103.26 155.719 155.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1370 0.000256 2048 60 840 75700 7.05194 139.354 209.636 356.086 356.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1810 6.4e-05 512 370 885 278400 13.1401 6.70454 187.684 208.385 416.096 416.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 690 6.4e-05 1024 140 2760 230400 31.504 13.4899 965.199 416.573 1426.96 1427.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1560 0.000512 2048 70 1095 37856 3.59014 108.633 104.963 217.236 217.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 600 0.000256 1024 125 480 51968 6.26954 3.41597 37.058 104.923 151.796 151.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 15 310 0.000512 512 87 405 0 0.746976 0.00512 24.2494 25.0807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 580 0.000512 2048 165 1050 20608 4.9337 4.16675 57.8824 128.105 195.268 170.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1260 0.000256 512 110 225 72128 2.22851 1.70768 11.3663 52.5285 67.9277 68.0239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1350 0.000512 512 60 225 37744 0.83136 4.73296 26.2963 31.903 31.9591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 890 0.000128 512 310 570 86016 10.3636 3.36851 37.0178 101.276 152.236 152.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1370 0.000256 2048 60 840 75712 7.0623 140.283 209.765 357.153 357.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1810 6.4e-05 512 370 885 279552 13.1467 6.72227 189.518 209.476 419.045 419.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 690 6.4e-05 1024 140 2760 229376 31.8296 13.505 968.021 418.763 1432.31 1432.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1560 0.000512 2048 70 1095 37800 3.57386 109.249 104.823 217.699 217.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 600 0.000256 1024 125 480 51840 6.28403 3.41581 36.2529 104.662 150.745 150.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 310 0.000512 512 87 405 3840 3.38771 0.817888 1.50115 26.0318 31.9188 32.0598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 580 0.000512 2048 165 1050 21120 4.97718 3.46771 58.017 104.81 171.376 171.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1260 0.000256 512 110 225 72000 2.22931 1.70733 11.1025 52.4018 67.5402 67.6324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1350 0.000512 512 60 225 37680 0.827776 4.65101 26.2587 31.7799 31.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 890 0.000128 512 310 570 92160 10.2821 3.40368 38.9423 103.332 156.167 156.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1370 0.000256 2048 60 840 75600 7.04698 137.136 209.464 353.689 353.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1810 6.4e-05 512 370 885 276480 13.3039 6.71949 183.823 208.944 412.974 413.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 690 6.4e-05 1024 140 2760 230400 31.6613 13.5107 955.05 417.683 1418.09 1418.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1560 0.000512 2048 70 1095 37760 3.57581 104.652 104.667 212.947 213.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 600 0.000256 1024 125 480 51200 6.29082 3.41168 34.3429 104.685 148.858 148.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 15 310 0.000512 512 87 405 0 0.776448 0.00448 24.9244 25.7874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 580 0.000512 2048 165 1050 20992 4.98106 4.26157 55.5429 129.775 194.741 169.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1260 0.000256 512 110 225 72192 2.22618 1.70285 10.6609 52.4118 67.1047 67.2005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1350 0.000512 512 60 225 37760 0.833344 4.4665 26.2981 31.6393 31.6935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 890 0.000128 512 310 570 90112 10.648 3.40832 36.537 104.732 155.535 155.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1370 0.000256 2048 60 840 75648 7.10797 132.507 209.471 349.131 349.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1810 6.4e-05 512 370 885 278528 13.1498 6.71008 177.098 208.977 406.12 406.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 690 6.4e-05 1024 140 2760 229376 31.7311 13.5721 911.341 417.754 1374.58 1374.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1560 0.000512 2048 70 1095 37632 3.56266 115.683 104.575 223.873 223.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 600 0.000256 1024 125 480 50688 6.20483 3.36803 40.0128 103.481 153.195 153.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 15 310 0.000512 512 87 405 0 0.777696 0.004256 24.9878 25.8516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 580 0.000512 2048 165 1050 20736 4.91741 4.19229 64.027 128.716 202.034 176.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1260 0.000256 512 110 225 71424 2.22438 1.70115 12.5377 52.3247 68.8873 68.9807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1350 0.000512 512 60 225 37632 0.829472 5.26416 26.2779 32.4147 32.4725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 890 0.000128 512 310 570 86016 10.0333 3.35168 41.1351 99.265 153.995 154.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1370 0.000256 2048 60 840 75456 7.05661 154.543 209.299 370.941 370.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1810 6.4e-05 512 370 885 270336 13.23 6.61709 202.503 206.442 428.976 429.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 690 6.4e-05 1024 140 2760 227328 31.2433 13.3152 1057.76 412.681 1515.19 1515.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1560 0.000512 2048 70 1095 37600 3.56131 118.831 104.525 226.968 227.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 600 0.000256 1024 125 480 49600 6.27744 3.3801 39.1958 103.511 152.494 152.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 15 310 0.000512 512 87 405 0 0.821248 0.00576 26.0254 26.9316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 580 0.000512 2048 165 1050 20800 4.93763 4.24755 64.3108 129.787 203.464 176.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1260 0.000256 512 110 225 72000 2.23053 1.70394 12.5813 52.3542 68.9714 69.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1350 0.000512 512 60 225 37600 0.82944 5.28525 26.2696 32.4256 32.4845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 890 0.000128 512 310 570 89600 10.4483 3.40458 43.1646 103.405 160.633 160.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1370 0.000256 2048 60 840 75600 7.15162 156.448 209.732 373.372 373.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1810 6.4e-05 512 370 885 275200 12.9877 6.62934 208.489 206.472 434.76 434.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 690 6.4e-05 1024 140 2760 224000 31.6836 13.3509 1046.48 412.75 1504.45 1504.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1560 0.000512 2048 70 1095 37632 3.57664 107.833 104.751 216.212 216.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 600 0.000256 1024 125 480 51200 6.30374 3.40826 36.8662 104.941 151.646 151.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1560 0.000512 2048 70 1100 37920 3.58195 87.2985 104.845 195.777 195.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 600 0.000256 1024 125 480 51968 6.27686 3.4199 51.7821 104.895 166.5 166.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 310 0.000512 512 87 400 5120 3.34864 0.833536 1.47827 26.3666 32.2034 32.3441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 580 0.000512 2048 165 1060 21248 4.97405 3.46278 85.2105 104.587 198.337 198.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1260 0.000256 512 110 220 72960 2.22125 1.70752 15.4883 52.5202 72.0373 72.1293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1350 0.000512 512 60 220 37888 0.831584 3.44659 26.3045 30.6268 30.6816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 890 0.000128 512 310 560 94208 10.3181 3.41136 29.586 104.568 148.093 148.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1370 0.000256 2048 60 840 75776 7.04512 106.753 209.56 323.401 323.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1810 6.4e-05 512 370 900 280576 13.1348 6.73062 146.57 209.598 376.212 376.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 690 6.4e-05 1024 140 2760 232448 31.5176 13.4983 748.766 418.988 1212.96 1213.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1560 0.000512 2048 70 1100 37920 3.59872 93.3908 104.954 201.997 202.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 600 0.000256 1024 125 480 51840 6.31677 3.4263 61.0031 104.99 175.866 175.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 310 0.000512 512 87 400 5120 3.30419 0.819936 1.61792 25.9776 31.8983 32.0405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 580 0.000512 2048 165 1060 21280 4.96458 3.47034 58.3691 104.609 171.513 171.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1260 0.000256 512 110 220 72960 2.22893 1.70858 18.0479 52.5671 74.6541 74.7485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1350 0.000512 512 60 220 37880 0.833024 3.90746 26.3272 31.1083 31.1657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 890 0.000128 512 310 560 94720 10.3544 3.41821 33.498 105.001 152.486 152.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1370 0.000256 2048 60 840 75760 7.05261 119.806 209.702 336.604 336.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1810 6.4e-05 512 370 900 280320 13.1989 6.75456 165.231 209.849 395.206 395.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 690 6.4e-05 1024 140 2760 231680 31.721 13.525 840.329 419.345 1305.1 1305.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1560 0.000512 2048 70 1100 37920 3.592 90.0115 104.907 198.56 198.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 600 0.000256 1024 125 480 51840 6.2857 3.41606 31.5795 104.758 146.17 146.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 310 0.000512 512 87 400 4608 3.33139 0.817632 1.39882 25.9689 31.6982 31.8444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 580 0.000512 2048 165 1060 21312 4.96934 3.46931 47.396 104.815 160.754 160.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1260 0.000256 512 110 220 72768 2.22336 1.70803 8.8912 52.4528 65.3744 65.4707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1350 0.000512 512 60 220 37872 0.833792 3.64339 26.3086 30.8291 30.8873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 890 0.000128 512 310 560 92160 10.2471 3.39974 30.3783 103.22 147.461 147.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1370 0.000256 2048 60 840 75744 7.06355 112.374 209.544 329.027 329.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1810 6.4e-05 512 370 900 279552 13.1751 6.72358 153.543 209.285 382.921 383.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 690 6.4e-05 1024 140 2760 231936 31.5601 13.5098 784.521 418.45 1248.24 1248.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1560 0.000512 2048 70 1100 37912 3.58419 91.2536 104.976 199.869 199.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 600 0.000256 1024 125 480 51968 6.29971 3.41725 30.3308 104.845 145.024 145.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 310 0.000512 512 87 400 3584 3.32592 0.794752 1.1785 25.474 30.9583 31.1011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 580 0.000512 2048 165 1060 21280 4.98944 3.47965 48.8035 104.914 162.289 162.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1260 0.000256 512 110 220 72800 2.22973 1.70656 8.99466 52.497 65.5283 65.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1350 0.000512 512 60 220 37856 0.835904 3.75568 26.3208 30.9549 31.0126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 890 0.000128 512 310 560 93184 10.246 3.40173 31.7092 103.642 149.213 149.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1370 0.000256 2048 60 840 75768 7.06262 114.401 209.775 331.285 331.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1810 6.4e-05 512 370 900 279552 13.2086 6.73021 156.454 209.436 386.02 386.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 690 6.4e-05 1024 140 2760 231168 31.7639 13.5305 794.624 418.748 1258.86 1259.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1560 0.000512 2048 70 1100 37888 3.58394 87.8082 104.943 196.387 196.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 600 0.000256 1024 125 480 51712 6.26906 3.4095 30.3545 104.695 144.855 144.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 310 0.000512 512 87 400 4096 3.41638 0.830464 1.33168 26.3424 32.0971 32.2401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 580 0.000512 2048 165 1060 21248 4.96717 3.46931 48.9263 104.773 162.241 162.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1260 0.000256 512 110 220 72704 2.21539 1.69984 9.04986 52.4154 65.4823 65.5749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1350 0.000512 512 60 220 37824 0.832576 3.77955 26.3073 30.9621 31.0211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 890 0.000128 512 310 560 94208 10.3315 3.41171 31.5904 104.683 150.235 150.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1370 0.000256 2048 60 840 75712 7.05373 114.907 209.672 331.676 331.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1810 6.4e-05 512 370 900 278528 13.171 6.70515 153.117 209.114 382.294 382.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 690 6.4e-05 1024 140 2760 231424 31.5164 14.0973 760.679 418.052 1224.53 1224.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1560 0.000512 2048 70 1100 37872 3.58195 109.759 104.829 218.221 218.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 600 0.000256 1024 125 480 51264 6.30406 3.41117 37.1789 104.517 151.539 151.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 310 0.000512 512 87 400 2304 3.33597 0.774144 1.09325 24.9499 30.3324 30.4737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 580 0.000512 2048 165 1060 21024 4.97248 3.46326 59.8843 104.611 173.028 173.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1260 0.000256 512 110 220 72864 2.23277 1.7105 11.0901 52.519 67.6543 67.7462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1350 0.000512 512 60 220 37800 0.831488 4.66656 26.2717 31.8103 31.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 890 0.000128 512 310 560 87552 10.4497 3.38845 37.3852 102.19 153.617 153.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1370 0.000256 2048 60 840 75744 7.06714 142.217 209.57 358.897 358.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1810 6.4e-05 512 370 900 278784 13.1544 6.7183 194.267 208.757 423.077 423.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 690 6.4e-05 1024 140 2760 230400 31.6599 13.5101 986.166 417.316 1448.85 1449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1560 0.000512 2048 70 1100 37728 3.57376 82.7439 104.633 191.003 191.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 600 0.000256 1024 125 480 50688 6.25187 3.38739 25.8012 103.845 139.414 139.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 20 310 0.000512 512 87 400 0 0.776192 0.004096 24.938 25.7974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 580 0.000512 2048 165 1060 20736 4.94307 4.21955 41.8627 128.969 180.171 154.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1260 0.000256 512 110 220 72576 2.21594 1.70387 7.81872 52.3806 64.2171 64.3112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1350 0.000512 512 60 220 37728 0.828352 3.31981 26.272 30.4639 30.5197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 890 0.000128 512 310 560 82944 10.2823 3.35043 25.0489 99.152 138.045 138.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1370 0.000256 2048 60 840 75600 7.05427 99.2217 209.386 315.705 315.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1810 6.4e-05 512 370 900 276480 13.0479 6.66144 134.476 207.381 361.748 361.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 690 6.4e-05 1024 140 2760 225792 31.6609 13.3784 673.509 414.334 1133.07 1133.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1560 0.000512 2048 70 1100 37840 3.58723 109.701 104.841 218.182 218.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 600 0.000256 1024 125 480 51200 6.2568 3.39149 35.4999 104.18 149.452 149.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 310 0.000512 512 87 400 5120 3.30397 0.819104 1.90118 26.0013 32.2021 32.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 580 0.000512 2048 165 1060 21120 4.93904 3.44883 57.3232 104.278 170.09 170.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1260 0.000256 512 110 220 72640 2.21274 1.7056 10.5527 52.3768 66.9461 67.0386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1350 0.000512 512 60 220 37840 0.833632 4.48496 26.3224 31.6842 31.7386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 890 0.000128 512 310 560 92160 10.2531 3.39744 37.6631 103.31 154.83 154.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1370 0.000256 2048 60 840 75680 7.04922 135.748 209.579 352.42 352.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1810 6.4e-05 512 370 900 279040 13.2217 6.71949 186.582 209.783 416.489 416.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 690 6.4e-05 1024 140 2760 230400 31.7677 13.5148 946.771 419.369 1411.61 1411.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1560 0.000512 2048 70 1100 37760 3.58195 81.6905 104.838 190.161 190.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 600 0.000256 1024 125 480 49920 6.23734 3.37101 24.6272 103.424 137.786 137.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 20 310 0.000512 512 87 400 0 0.74976 0.004512 24.2817 25.1194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 580 0.000512 2048 165 1060 20480 4.91747 4.15571 39.3624 127.913 176.531 151.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1260 0.000256 512 110 220 72320 2.21158 1.6969 7.57997 52.211 63.7956 63.8902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1350 0.000512 512 60 220 37760 0.83168 3.21795 26.3244 30.4177 30.4747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 890 0.000128 512 310 560 92160 10.2474 3.40157 26.8118 103.351 144.019 144.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1370 0.000256 2048 60 840 75520 7.04307 95.4282 209.36 311.876 311.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1810 6.4e-05 512 370 900 276480 13.3436 6.71946 129.882 209.92 360.052 360.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 690 6.4e-05 1024 140 2760 230400 31.7071 13.5001 664.581 419.454 1129.43 1129.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1560 0.000512 2048 70 1100 37824 3.58406 100.7 104.767 209.103 209.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 600 0.000256 1024 125 480 51456 6.25085 3.40378 33.4736 104.298 147.556 147.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 310 0.000512 512 87 400 3072 3.27478 0.775424 1.29085 24.9674 30.4899 30.6415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 580 0.000512 2048 165 1060 21120 4.94182 3.45888 53.9485 104.417 166.873 166.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1260 0.000256 512 110 220 72576 2.22064 1.71008 9.96858 52.4796 66.4777 66.5724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1350 0.000512 512 60 220 37824 0.833472 4.20029 26.305 31.3822 31.4409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 890 0.000128 512 310 560 92160 10.2392 3.39725 35.2148 103.242 152.304 152.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1370 0.000256 2048 60 840 75648 7.08534 128.198 209.383 344.714 344.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1810 6.4e-05 512 370 900 276480 13.162 6.68467 173.073 208.277 401.385 401.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 690 6.4e-05 1024 140 2760 230400 31.3622 13.4576 886.373 416.414 1347.8 1347.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1560 0.000512 2048 70 1100 37632 3.55824 77.8711 104.506 185.988 186.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 600 0.000256 1024 125 480 50688 6.21069 3.36896 23.9959 103.398 137.099 137.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 20 310 0.000512 512 87 400 0 0.778144 0.005856 24.9741 25.8364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 580 0.000512 2048 165 1060 20736 4.92006 4.19216 38.4933 128.617 176.405 150.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1260 0.000256 512 110 220 72192 2.21811 1.70339 7.236 52.2825 63.5405 63.6342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1350 0.000512 512 60 220 37632 0.831488 3.03827 26.2393 30.1502 30.2099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 890 0.000128 512 310 560 86016 10.0388 3.3527 24.0625 99.1817 136.845 137.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1370 0.000256 2048 60 840 75456 7.06387 91.7409 209.129 307.979 308.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1810 6.4e-05 512 370 900 270336 13.2316 6.62115 121.711 206.268 348.01 348.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 690 6.4e-05 1024 140 2760 227328 31.2283 13.7872 627.338 412.418 1084.96 1085.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1560 0.000512 2048 70 1100 37800 3.57571 104.764 104.796 213.189 213.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 600 0.000256 1024 125 480 51200 6.2968 3.41754 34.965 104.433 149.237 149.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 310 0.000512 512 87 400 3200 3.42365 0.819264 1.37379 26.0205 31.8173 31.9622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 580 0.000512 2048 165 1060 21200 4.97811 3.46931 57.0298 104.553 170.129 170.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1260 0.000256 512 110 220 72800 2.23286 1.70966 10.4628 52.5548 67.0591 67.1535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1350 0.000512 512 60 220 37800 0.833536 4.43126 26.3085 31.614 31.6723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 890 0.000128 512 310 560 89600 10.4503 3.40765 36.0092 103.325 153.411 153.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1370 0.000256 2048 60 840 75700 7.05594 133.502 209.705 350.307 350.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1810 6.4e-05 512 370 900 278400 13.1419 6.7 182.286 208.525 410.846 411.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 690 6.4e-05 1024 140 2760 230400 31.5154 13.9262 927.675 416.852 1390.16 1390.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1560 0.000512 2048 70 1100 37600 3.56336 79.1687 104.418 187.201 187.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 600 0.000256 1024 125 480 49600 6.28538 3.37792 24.3433 103.383 137.517 137.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 20 310 0.000512 512 87 400 0 0.821248 0.005536 25.9971 26.9046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 580 0.000512 2048 165 1060 20800 4.93773 4.24522 39.9283 129.638 178.931 152.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1260 0.000256 512 110 220 72000 2.23187 1.70598 7.4544 52.2977 63.7883 63.8813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1350 0.000512 512 60 220 37600 0.832512 3.16291 26.2186 30.2577 30.3185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 890 0.000128 512 310 560 89600 10.4572 3.40064 25.8226 103.284 143.18 143.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1370 0.000256 2048 60 840 75600 7.0615 94.3923 209.489 310.988 311.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1810 6.4e-05 512 370 900 275200 12.998 6.62925 127.399 206.334 353.548 353.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 690 6.4e-05 1024 140 2760 224000 31.7024 13.4042 637.487 412.339 1095.12 1095.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1560 0.000512 2048 70 1100 37856 3.58605 127.724 104.988 236.351 236.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 600 0.000256 1024 125 480 51968 6.26358 3.41456 45.8267 104.932 160.568 160.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 20 310 0.000512 512 87 400 0 0.745472 0.004416 24.2527 25.0848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 580 0.000512 2048 165 1060 20608 4.93494 4.16806 70.8422 128.124 208.254 183.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1260 0.000256 512 110 220 72576 2.22672 1.70896 13.4364 52.5362 70.0124 70.1043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1350 0.000512 512 60 220 37744 0.829568 5.68006 26.2899 32.844 32.9012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 890 0.000128 512 310 560 86016 10.3605 3.37101 44.349 101.285 159.579 159.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1370 0.000256 2048 60 840 75712 7.06272 171.821 209.799 388.727 388.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1810 6.4e-05 512 370 900 279552 13.1758 6.72326 234.479 209.509 464.073 464.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 690 6.4e-05 1024 140 2760 229376 31.8095 13.5171 1176.63 418.811 1640.96 1641.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1560 0.000512 2048 70 1100 37632 3.57331 87.1052 105.595 196.328 196.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 600 0.000256 1024 125 480 50176 6.25997 3.38083 28.9177 104.773 143.46 143.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 20 310 0.000512 512 87 400 0 0.749504 0.004352 24.5335 25.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 580 0.000512 2048 165 1060 20608 4.94509 4.19456 46.0716 129.603 184.999 159.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1260 0.000256 512 110 220 71680 2.20538 1.69344 8.82077 52.4599 65.2786 65.3716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1350 0.000512 512 60 220 37632 0.82944 3.75974 26.5148 31.1463 31.2033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 890 0.000128 512 310 560 71680 10.6438 3.26208 24.5105 97.3826 136.004 136.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1370 0.000256 2048 60 840 75488 7.04883 110.462 211.302 328.857 328.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1810 6.4e-05 512 370 900 272384 13.2181 7.07962 151.108 209.019 380.611 380.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 690 6.4e-05 1024 140 2760 222208 31.9997 13.3572 744.895 417.729 1208.17 1208.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1560 0.000512 2048 70 1100 37800 3.5799 123.81 104.847 232.289 232.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 600 0.000256 1024 125 480 50880 6.32614 3.4137 42.5925 104.672 157.134 157.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 310 0.000512 512 87 400 3840 3.3841 0.8192 1.84867 26.0316 32.2672 32.4096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 580 0.000512 2048 165 1060 21120 4.97597 3.47546 69.2575 104.823 182.63 182.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1260 0.000256 512 110 220 72480 2.22576 1.70528 12.8545 52.4091 69.2903 69.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1350 0.000512 512 60 220 37800 0.833536 5.45792 26.327 32.6602 32.7148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 890 0.000128 512 310 560 92160 10.2729 3.404 45.5656 103.341 162.793 162.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1370 0.000256 2048 60 840 75600 7.0656 163.305 209.496 379.91 379.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1810 6.4e-05 512 370 900 276480 13.3039 6.71584 221.838 208.963 451.002 451.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 690 6.4e-05 1024 140 2760 230400 31.6555 13.7878 1132.94 417.741 1596.32 1596.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1560 0.000512 2048 70 1100 37680 3.56819 87.5 104.742 195.863 195.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 600 0.000256 1024 125 480 49920 6.26147 3.37686 28.8126 103.436 142.015 142.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 20 310 0.000512 512 87 400 0 0.82128 0.005728 26.0231 26.9333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 580 0.000512 2048 165 1060 20160 4.95165 4.24534 45.4236 129.774 184.579 157.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1260 0.000256 512 110 220 72000 2.2288 1.70973 8.78077 52.4372 65.2548 65.3478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1350 0.000512 512 60 220 37680 0.835584 3.7335 26.3024 30.9146 30.9702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 890 0.000128 512 310 560 92160 10.2681 3.40061 31.0916 103.317 148.291 148.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1370 0.000256 2048 60 840 75360 7.04307 110.701 209.146 326.935 326.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1810 6.4e-05 512 370 900 268800 13.3474 6.62531 146.707 206.338 373.206 373.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 690 6.4e-05 1024 140 2760 222720 31.786 13.3324 742.098 412.326 1199.73 1199.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1560 0.000512 2048 70 1100 37760 3.5688 121.018 104.667 229.307 229.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 600 0.000256 1024 125 480 51200 6.29104 3.40973 41.4422 104.674 155.948 156.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 20 310 0.000512 512 87 400 0 0.778176 0.004864 24.9222 25.7864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 580 0.000512 2048 165 1060 20992 4.97859 4.26406 66.6241 129.764 205.81 180.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1260 0.000256 512 110 220 72704 2.21971 1.7063 12.5345 52.4024 68.9628 69.0547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1350 0.000512 512 60 220 37760 0.830272 5.29219 26.2806 32.4481 32.5038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 890 0.000128 512 310 560 90112 10.6485 3.40909 43.1929 104.623 162.087 162.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1370 0.000256 2048 60 840 75648 7.06765 158.474 209.449 375.035 375.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1810 6.4e-05 512 370 900 278528 13.1563 6.7072 217.952 208.955 446.954 447.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 690 6.4e-05 1024 140 2760 229376 31.7297 14.0985 1091.16 417.718 1554.9 1555.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1560 0.000512 2048 70 1100 37632 3.57398 86.911 104.78 195.318 195.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 600 0.000256 1024 125 480 51200 6.30173 3.41066 28.6033 104.958 143.405 143.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1560 0.000512 2048 70 1100 37632 3.56557 107.523 104.595 215.737 215.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 600 0.000256 1024 125 480 50688 6.20301 3.37216 35.8347 103.482 149.019 149.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 20 310 0.000512 512 87 400 0 0.776128 0.004544 24.9874 25.8471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 580 0.000512 2048 165 1060 20736 4.9169 4.19331 57.8864 128.714 195.888 170.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1260 0.000256 512 110 220 72192 2.21888 1.69827 10.8657 52.3268 67.209 67.3007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1350 0.000512 512 60 220 37632 0.833024 4.58598 26.258 31.7225 31.7766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 890 0.000128 512 310 560 86016 10.033 3.3511 36.1501 99.2698 149.017 149.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1370 0.000256 2048 60 840 75456 7.03894 137.68 209.302 354.064 354.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1810 6.4e-05 512 370 900 270336 13.2313 6.61354 183.025 206.443 409.502 409.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 690 6.4e-05 1024 140 2760 227328 31.2323 13.4451 944.894 412.686 1402.44 1402.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1560 0.000512 2048 70 1100 37248 3.5369 81.2134 103.975 188.777 188.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 600 0.000256 1024 125 480 49152 6.29414 3.37536 25.1551 103.645 138.595 138.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 310 0.000512 512 87 400 0 0.782336 0.004832 25.0941 25.9588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 580 0.000512 2048 165 1060 19968 4.98275 4.22986 39.6931 129.237 178.319 152.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1260 0.000256 512 110 220 70656 2.21216 1.69168 7.62941 51.8876 63.523 63.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1350 0.000512 512 60 220 37248 0.827648 3.22928 26.107 30.2051 30.2604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 890 0.000128 512 310 560 73728 11.0787 3.35251 22.2113 99.3036 136.356 136.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1370 0.000256 2048 60 840 75264 7.04365 97.3027 209.099 313.489 313.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1810 6.4e-05 512 370 900 270336 13.2408 6.62141 129.263 206.464 355.771 355.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 690 6.4e-05 1024 140 2760 221184 32.0037 13.3284 649.908 412.544 1107.97 1108.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1560 0.000512 2048 70 1100 37600 3.56486 112.994 104.539 221.151 221.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 600 0.000256 1024 125 480 49600 6.28922 3.37859 36.9463 103.502 150.242 150.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 20 310 0.000512 512 87 400 0 0.82032 0.004896 26.0276 26.9356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 580 0.000512 2048 165 1060 20800 4.9329 4.24038 60.6696 129.784 199.808 172.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1260 0.000256 512 110 220 72000 2.22755 1.7071 11.3061 52.3568 67.6948 67.7876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1350 0.000512 512 60 220 37600 0.830816 4.78288 26.2451 31.9018 31.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 890 0.000128 512 310 560 89600 10.4683 3.40762 39.3753 103.404 156.867 157.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1370 0.000256 2048 60 840 75600 7.05373 144.808 209.729 361.634 361.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1810 6.4e-05 512 370 900 275200 13.0102 6.62733 195.704 206.469 422.003 422.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 690 6.4e-05 1024 140 2760 224000 31.7256 13.3578 973.844 412.742 1431.86 1432.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1560 0.000512 2048 70 1100 37200 3.52755 86.4359 103.897 193.913 193.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 600 0.000256 1024 125 480 48000 6.34954 3.38058 25.5534 103.668 139.078 139.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1560 0.000512 2048 70 1104 37920 3.58826 80.6088 104.957 189.206 189.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 600 0.000256 1024 125 480 52480 6.27779 3.4169 51.6158 104.998 166.442 166.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 310 0.000512 512 87 408 5120 3.34205 0.829504 1.46154 26.325 32.1395 32.2867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 580 0.000512 2048 165 1056 21504 4.9504 3.46522 51.5305 104.687 164.736 164.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1260 0.000256 512 110 216 72320 2.22992 1.70925 15.3817 52.567 71.9924 72.0876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1350 0.000512 512 60 216 37920 0.8312 3.37194 26.3389 30.5838 30.6395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 890 0.000128 512 310 576 90112 10.6318 3.40893 28.9972 104.668 147.921 148.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1370 0.000256 2048 60 840 75776 7.05002 105.955 209.754 322.806 322.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1810 6.4e-05 512 370 888 280576 13.1309 6.73792 143.219 209.789 373.067 373.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 690 6.4e-05 1024 140 2760 231424 31.6413 13.4952 734.541 419.394 1199.27 1199.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1560 0.000512 2048 70 1104 37920 3.59219 90.1502 104.88 198.674 198.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 600 0.000256 1024 125 480 52480 6.29533 3.42835 31.5565 104.908 146.314 146.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 310 0.000512 512 87 408 5120 3.30749 0.817312 1.52925 25.9598 31.7951 31.9406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 580 0.000512 2048 165 1056 21440 4.96182 3.46483 53.0082 104.521 166.056 166.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1260 0.000256 512 110 216 72320 2.23251 1.71206 15.8278 52.5253 72.3973 72.4989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1350 0.000512 512 60 216 37880 0.831584 3.57654 26.2915 30.7426 30.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 890 0.000128 512 310 576 89600 10.7418 3.42422 30.6245 105.013 150.011 150.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1370 0.000256 2048 60 840 75760 7.1337 112.027 209.536 328.74 328.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1810 6.4e-05 512 370 888 280320 13.1956 6.73178 151.462 209.596 381.171 381.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 690 6.4e-05 1024 140 2760 231680 31.7484 14.9156 778.673 419 1244.52 1244.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1560 0.000512 2048 70 1104 37920 3.58749 89.8027 104.902 198.345 198.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 600 0.000256 1024 125 480 52224 6.26352 3.40998 31.5664 104.744 146.11 146.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 310 0.000512 512 87 408 4608 3.33286 0.817056 1.39888 25.9647 31.6928 31.8322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 580 0.000512 2048 165 1056 21504 4.96621 3.47328 47.3194 104.8 160.659 160.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 1260 0.000256 512 110 216 72192 2.22618 1.70973 9.09546 52.4449 65.5784 65.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1350 0.000512 512 60 216 37872 0.835584 3.5799 26.2963 30.7543 30.8096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 890 0.000128 512 310 576 86016 10.7118 3.39882 29.4641 103.268 147.051 147.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1370 0.000256 2048 60 840 75744 7.05699 110.779 209.506 327.385 327.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1810 6.4e-05 512 370 888 279552 13.1666 6.71933 150.092 209.379 379.543 379.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 690 6.4e-05 1024 140 2760 230400 31.7456 13.5373 766.174 418.321 1229.96 1230.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1560 0.000512 2048 70 1104 37824 3.58195 65.6067 104.767 174.008 174.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 600 0.000256 1024 125 480 51456 6.25981 3.4064 53.552 104.293 167.643 167.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 310 0.000512 512 87 408 3072 3.28915 0.77824 0.9136 24.9693 30.1338 30.2776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 580 0.000512 2048 165 1056 21120 4.95264 3.45779 39.7466 104.414 152.674 152.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1260 0.000256 512 110 216 72192 2.22307 1.704 16.4198 52.4768 72.9287 73.0254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1350 0.000512 512 60 216 37824 0.831296 2.37171 26.2902 29.5366 29.5959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 890 0.000128 512 310 576 86016 10.7061 3.39645 19.3834 103.236 136.941 137.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1370 0.000256 2048 60 840 75648 7.05277 71.3564 209.375 287.827 287.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1810 6.4e-05 512 370 888 276480 13.1696 6.70067 96.463 208.253 324.775 324.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 690 6.4e-05 1024 140 2760 227328 31.6722 13.4511 488.072 416.325 949.718 949.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1560 0.000512 2048 70 1104 37912 3.58294 100.529 104.974 209.137 209.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 600 0.000256 1024 125 480 52416 6.28253 3.41914 34.0481 104.831 148.711 148.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 310 0.000512 512 87 408 3584 3.32003 0.79456 1.24758 25.4639 31.0126 31.1495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 580 0.000512 2048 165 1056 21504 4.97386 3.47546 54.982 104.897 168.428 168.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1260 0.000256 512 110 216 72128 2.2353 1.70842 10.1702 52.486 66.7009 66.7951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1350 0.000512 512 60 216 37856 0.832992 4.16365 26.3014 31.3398 31.3958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 890 0.000128 512 310 576 86016 10.7918 3.40256 34.1329 103.629 152.171 152.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1370 0.000256 2048 60 840 75768 7.09222 127.821 209.748 344.703 344.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1810 6.4e-05 512 370 888 279552 13.201 6.73382 173.374 209.412 402.9 403.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 690 6.4e-05 1024 140 2760 231168 31.721 13.5266 885.486 418.634 1349.55 1349.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1560 0.000512 2048 70 1104 37856 3.58992 70.2422 104.99 178.873 178.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 600 0.000256 1024 125 480 51968 6.27616 3.41504 25.7649 104.907 140.49 140.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 24 310 0.000512 512 87 408 0 0.74448 0.004096 24.2443 25.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 580 0.000512 2048 165 1056 21056 4.91722 4.1624 45.3542 128.089 182.703 157.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1260 0.000256 512 110 216 72128 2.22781 1.70822 7.17434 52.5241 63.7347 63.8256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1350 0.000512 512 60 216 37744 0.831616 2.64746 26.2684 29.7914 29.8496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 890 0.000128 512 310 576 78848 10.91 3.36806 20.0483 101.263 135.799 135.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1370 0.000256 2048 60 840 75712 7.05763 80.7756 209.747 297.623 297.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1810 6.4e-05 512 370 888 279552 13.1672 6.72224 109.647 209.449 339.173 339.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 690 6.4e-05 1024 140 2760 229376 31.8255 13.5148 558.971 418.718 1023.21 1023.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1560 0.000512 2048 70 1104 37888 3.58861 95.1476 104.937 203.724 203.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 600 0.000256 1024 125 480 52224 6.24922 3.40582 32.863 104.671 147.318 147.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 310 0.000512 512 87 408 4096 3.41718 0.82816 1.37306 26.3415 32.138 32.2826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 580 0.000512 2048 165 1056 21504 4.9472 3.46704 53.2287 104.747 166.491 166.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1260 0.000256 512 110 216 71936 2.22595 1.70131 9.89616 52.4034 66.3237 66.4153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1350 0.000512 512 60 216 37888 0.83424 4.01398 26.327 31.2187 31.2754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 890 0.000128 512 310 576 90112 10.646 3.41146 33.778 104.664 152.709 152.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1370 0.000256 2048 60 840 75712 7.13226 123.192 209.625 339.992 340.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1810 6.4e-05 512 370 888 278528 13.1621 6.71123 162.959 209.076 392.093 392.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 690 6.4e-05 1024 140 2760 229376 31.7166 13.4881 805.681 417.969 1269.04 1269.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1560 0.000512 2048 70 1104 37760 3.5799 64.9487 104.785 173.365 173.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 600 0.000256 1024 125 480 52224 6.25968 3.40816 22.3564 104.779 136.935 137.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 24 310 0.000512 512 87 408 0 0.776192 0.005696 24.9489 25.8116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 580 0.000512 2048 165 1056 21504 4.9601 4.26029 35.7708 129.891 175.065 149.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 1260 0.000256 512 110 216 71680 2.22874 1.70598 7.21002 52.4571 63.701 63.7954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1350 0.000512 512 60 216 37760 0.83184 2.75005 26.2971 29.924 29.9807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 890 0.000128 512 310 576 90112 10.6542 3.416 22.6561 104.727 141.666 141.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1370 0.000256 2048 60 840 75648 7.33728 81.2913 209.662 298.336 298.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1810 6.4e-05 512 370 888 278528 13.1673 6.70925 106.951 209.157 336.17 336.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 690 6.4e-05 1024 140 2760 229376 31.7239 13.4883 521.437 418.196 985.049 985.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1560 0.000512 2048 70 1104 37872 3.58598 107.667 104.853 216.158 216.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 600 0.000256 1024 125 480 51840 6.27318 3.41331 35.5034 104.538 149.853 149.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 310 0.000512 512 87 408 2304 3.33053 0.77488 1.02234 24.9558 30.268 30.4087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 580 0.000512 2048 165 1056 21312 4.9679 3.46931 57.7052 104.623 170.863 170.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1260 0.000256 512 110 216 72288 2.23786 1.71254 10.732 52.5374 67.3226 67.4122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1350 0.000512 512 60 216 37872 0.832064 4.38682 26.3088 31.5708 31.6262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 890 0.000128 512 310 576 82944 10.7964 3.38739 34.886 102.21 151.492 151.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1370 0.000256 2048 60 840 75744 7.08368 135.512 209.607 352.248 352.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1810 6.4e-05 512 370 888 278784 13.1631 6.71539 183.67 208.795 412.524 412.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 690 6.4e-05 1024 140 2760 230400 31.6431 13.5084 938.604 417.398 1401.34 1401.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1560 0.000512 2048 70 1104 37728 3.56835 80.1168 104.732 188.471 188.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 600 0.000256 1024 125 480 50688 6.24858 3.38675 24.666 104.006 138.437 138.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 24 310 0.000512 512 87 408 0 0.775584 0.00464 24.9592 25.8206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 580 0.000512 2048 165 1056 20736 4.94333 4.21792 39.6993 129.076 178.117 152.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1260 0.000256 512 110 216 72000 2.22832 1.70426 7.60192 52.4203 64.0539 64.1458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1350 0.000512 512 60 216 37728 0.829504 3.1015 26.2825 30.2579 30.3157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 890 0.000128 512 310 576 73728 10.9685 3.34643 22.0431 99.2324 135.799 135.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1370 0.000256 2048 60 840 75600 7.05126 95.1115 209.562 311.766 311.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1810 6.4e-05 512 370 888 276480 13.0557 6.6601 127.479 207.548 354.931 355.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 690 6.4e-05 1024 140 2760 225792 31.6724 13.3935 648.109 414.685 1108.05 1108.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1560 0.000512 2048 70 1104 37840 3.58192 103.935 104.87 212.439 212.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 600 0.000256 1024 125 480 51840 6.21782 3.39123 33.597 104.2 147.53 147.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 310 0.000512 512 87 408 5120 3.30141 0.8176 1.77584 26.0065 32.0814 32.2239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 580 0.000512 2048 165 1056 21120 4.93814 3.44685 54.1592 104.3 166.944 167.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1260 0.000256 512 110 216 72000 2.21814 1.70067 10.1327 52.3847 66.5406 66.6299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1350 0.000512 512 60 216 37840 0.832704 4.16227 26.3144 31.351 31.4054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 890 0.000128 512 310 576 87040 10.6495 3.39994 34.7017 103.327 152.289 152.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1370 0.000256 2048 60 840 75680 7.05142 128.026 209.623 344.742 344.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1810 6.4e-05 512 370 888 279040 13.2322 6.7239 174.162 209.832 404.133 404.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 690 6.4e-05 1024 140 2760 230400 31.7694 13.5127 891.007 419.455 1355.93 1356.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1560 0.000512 2048 70 1104 37760 3.57965 78.8152 104.872 187.318 187.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 600 0.000256 1024 125 480 51200 6.18314 3.37142 24.1514 103.449 137.281 137.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 24 310 0.000512 512 87 408 0 0.750784 0.004544 24.2815 25.1143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 580 0.000512 2048 165 1056 20480 4.91338 4.15456 38.3773 127.938 175.559 150.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1260 0.000256 512 110 216 71680 2.21389 1.69558 7.43126 52.2249 63.6633 63.7536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1350 0.000512 512 60 216 37760 0.832064 3.06976 26.313 30.2597 30.3145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 890 0.000128 512 310 576 81920 10.9909 3.39821 23.8615 103.375 141.831 141.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1370 0.000256 2048 60 840 75520 7.04928 92.4546 209.416 308.962 309.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1810 6.4e-05 512 370 888 276480 13.3238 6.7185 124.054 209.975 354.245 354.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 690 6.4e-05 1024 140 2760 230400 31.7167 13.5004 641.418 419.558 1106.38 1106.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1560 0.000512 2048 70 1104 37824 3.58195 124.33 104.858 232.826 232.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 600 0.000256 1024 125 480 51456 6.25581 3.40278 43.2496 104.387 157.424 157.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 310 0.000512 512 87 408 3072 3.27485 0.775456 1.40781 24.988 30.6272 30.7729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 580 0.000512 2048 165 1056 21120 4.94797 3.45725 70.115 104.504 183.125 183.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1260 0.000256 512 110 216 72192 2.22278 1.70803 13.2466 52.5187 69.7965 69.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1350 0.000512 512 60 216 37824 0.833536 5.41696 26.3163 32.6082 32.6625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 890 0.000128 512 310 576 86016 10.7019 3.39968 44.3765 103.323 162.013 162.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1370 0.000256 2048 60 840 75648 7.07994 166.022 209.556 382.701 382.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1810 6.4e-05 512 370 888 276480 13.1792 6.68467 221.247 208.438 449.735 449.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 690 6.4e-05 1024 140 2760 227328 31.6756 13.4431 1133.06 416.677 1595.05 1595.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1560 0.000512 2048 70 1104 37632 3.57021 85.7071 104.517 193.846 193.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 600 0.000256 1024 125 480 50688 6.20915 3.37306 27.3683 103.392 140.465 140.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 24 310 0.000512 512 87 408 0 0.779488 0.004768 24.9676 25.8316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 580 0.000512 2048 165 1056 20736 4.92026 4.19974 43.8568 128.609 181.766 156.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1260 0.000256 512 110 216 71424 2.22602 1.70493 8.49952 52.2787 64.8092 64.9015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1350 0.000512 512 60 216 37632 0.831328 3.49706 26.2279 30.5985 30.6545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 890 0.000128 512 310 576 73728 10.9638 3.35142 24.9517 99.1805 138.66 138.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1370 0.000256 2048 60 840 75456 7.04461 104.977 209.119 321.183 321.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1810 6.4e-05 512 370 888 270336 13.2378 6.61709 140.468 206.357 366.861 367.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 690 6.4e-05 1024 140 2760 221184 31.9468 13.3214 704.22 412.338 1162.01 1162.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1560 0.000512 2048 70 1104 37800 3.5799 124.041 104.737 232.413 232.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 600 0.000256 1024 125 480 52000 6.26694 3.41709 42.9339 104.36 157.107 157.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 310 0.000512 512 87 408 3200 3.42314 0.8192 1.44899 26.0025 31.8754 32.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 580 0.000512 2048 165 1056 21200 4.96784 3.46698 68.9127 104.491 181.939 182.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1260 0.000256 512 110 216 72000 2.2425 1.71418 13.0202 52.5163 69.5942 69.6867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1350 0.000512 512 60 216 37800 0.833536 5.33462 26.2819 32.4911 32.5502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 890 0.000128 512 310 576 83200 10.9529 3.40582 42.3886 103.255 160.21 160.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1370 0.000256 2048 60 840 75700 7.06205 163.339 209.563 380.007 380.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1810 6.4e-05 512 370 888 278400 13.1344 6.70666 221.031 208.462 449.523 449.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 690 6.4e-05 1024 140 2760 230400 31.5172 13.4917 1125.79 416.572 1587.56 1587.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1560 0.000512 2048 70 1104 37600 3.57226 88.3733 104.456 196.453 196.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 600 0.000256 1024 125 480 51200 6.21357 3.3753 29.1274 103.407 142.254 142.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 24 310 0.000512 512 87 408 0 0.8208 0.004672 26.0046 26.9142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 580 0.000512 2048 165 1056 20800 4.93094 4.23926 46.6104 129.674 185.639 158.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1260 0.000256 512 110 216 71200 2.23594 1.71008 8.80784 52.3106 65.1613 65.2567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1350 0.000512 512 60 216 37600 0.831488 3.60448 26.2115 30.6902 30.7487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 890 0.000128 512 310 576 76800 11.3893 3.40576 26.7259 103.314 145.047 145.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1370 0.000256 2048 60 840 75600 7.16582 110.471 209.543 327.223 327.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1810 6.4e-05 512 370 888 275200 13.0103 6.63347 147.833 206.391 374.054 374.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 690 6.4e-05 1024 140 2760 224000 31.7027 13.3506 742.393 412.37 1200.01 1200.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1560 0.000512 2048 70 1104 37856 3.58886 119.352 104.89 227.885 227.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 600 0.000256 1024 125 480 51968 6.27958 3.4137 41.9362 104.817 156.573 156.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 24 310 0.000512 512 87 408 0 0.744512 0.005632 24.226 25.0558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 580 0.000512 2048 165 1056 21056 4.91763 4.16262 67.4665 127.986 204.712 179.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1260 0.000256 512 110 216 72128 2.22813 1.70675 12.6924 52.4764 69.2064 69.3033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1350 0.000512 512 60 216 37744 0.830912 5.20013 26.2447 32.3186 32.3748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 890 0.000128 512 310 576 78848 10.9112 3.3703 39.1775 101.176 154.843 155.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1370 0.000256 2048 60 840 75712 7.10246 159.712 209.572 376.432 376.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1810 6.4e-05 512 370 888 279552 13.1701 6.72557 216.675 209.277 446.031 446.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 690 6.4e-05 1024 140 2760 229376 31.8127 13.5107 1093.93 418.355 1557.8 1557.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1560 0.000512 2048 70 1104 37632 3.57149 85.7584 104.588 193.972 194.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 600 0.000256 1024 125 480 50176 6.26704 3.3792 27.2958 103.768 140.837 140.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 24 310 0.000512 512 87 408 0 0.753408 0.004096 24.3016 25.1406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 580 0.000512 2048 165 1056 20608 4.94499 4.1975 44.0545 128.367 181.744 156.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1260 0.000256 512 110 216 70784 2.21069 1.69392 8.41504 51.9557 64.3794 64.4749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1350 0.000512 512 60 216 37632 0.82944 3.50822 26.2428 30.6242 30.6828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 890 0.000128 512 310 576 71680 10.6437 3.26397 23.9848 96.447 134.549 134.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1370 0.000256 2048 60 840 75488 7.06099 105.331 209.27 321.707 321.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1810 6.4e-05 512 370 888 272384 13.2037 6.64221 139.526 207.052 366.613 366.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 690 6.4e-05 1024 140 2760 222208 32.0007 13.8998 705.556 413.709 1165.36 1165.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1560 0.000512 2048 70 1104 37800 3.57754 116.47 104.876 224.981 225.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 600 0.000256 1024 125 480 51840 6.28429 3.41587 40.8265 104.685 155.342 155.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 310 0.000512 512 87 408 3840 3.3881 0.817152 1.65933 26.0345 32.079 32.2206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 580 0.000512 2048 165 1056 21120 4.98195 3.46698 65.142 104.837 178.528 178.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1260 0.000256 512 110 216 72000 2.22966 1.70554 12.411 52.4112 68.8553 68.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1350 0.000512 512 60 216 37800 0.834848 5.05872 26.3168 32.253 32.3087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 890 0.000128 512 310 576 84480 10.8348 3.40173 41.0125 103.351 158.811 158.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1370 0.000256 2048 60 840 75600 7.05418 154.7 209.514 371.311 371.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1810 6.4e-05 512 370 888 276480 13.2988 6.71571 207.512 208.993 436.708 436.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 690 6.4e-05 1024 140 2760 230400 31.6518 13.5079 1075.73 417.866 1538.94 1539.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1560 0.000512 2048 70 1104 37680 3.57933 82.5283 104.872 191.033 191.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 600 0.000256 1024 125 480 49920 6.25475 3.37347 26.022 103.554 139.336 139.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 24 310 0.000512 512 87 408 0 0.821248 0.005248 26.0524 26.9612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 580 0.000512 2048 165 1056 20160 4.95146 4.23994 40.8866 129.92 180.18 153.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1260 0.000256 512 110 216 72000 2.22886 1.70794 8.15862 52.4915 64.6884 64.7805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1350 0.000512 512 60 216 37680 0.833728 3.28826 26.3215 30.4842 30.5434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 890 0.000128 512 310 576 76800 11.3691 3.39968 24.5881 103.436 143.003 143.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1370 0.000256 2048 60 840 75360 7.03821 100.291 209.197 316.569 316.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1810 6.4e-05 512 370 888 268800 13.3363 6.8631 131.845 206.586 358.815 358.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 690 6.4e-05 1024 140 2760 222720 31.802 13.3354 672.303 412.793 1130.42 1130.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1560 0.000512 2048 70 1104 37760 3.57376 112.351 104.701 220.68 220.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 600 0.000256 1024 125 480 52224 6.25382 3.4089 39.2816 104.696 153.773 153.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 24 310 0.000512 512 87 408 0 0.776512 0.004192 24.9999 25.8637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 580 0.000512 2048 165 1056 21504 4.9663 4.25869 63.7039 129.856 202.97 177.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1260 0.000256 512 110 216 71680 2.22781 1.70803 11.8626 52.4197 68.3171 68.4093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1350 0.000512 512 60 216 37760 0.83552 4.89267 26.274 32.046 32.1043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 890 0.000128 512 310 576 90112 10.6525 3.4089 41.8458 104.648 160.766 160.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1370 0.000256 2048 60 840 75648 7.22944 148.347 209.493 365.117 365.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1810 6.4e-05 512 370 888 278528 13.1678 6.7071 201.515 209.005 430.59 430.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 690 6.4e-05 1024 140 2760 229376 31.7335 13.489 1024.69 417.804 1487.91 1488.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1560 0.000512 2048 70 1104 37632 3.57786 81.3055 104.755 189.69 189.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 600 0.000256 1024 125 480 51200 6.30022 3.40934 25.8235 104.919 140.58 140.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1560 0.000512 2048 70 1100 37920 3.58195 95.0845 104.936 203.654 203.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 600 0.000256 1024 125 475 51712 6.28835 3.42032 57.5935 104.985 172.42 172.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 310 0.000512 512 87 400 6144 3.28134 0.82944 1.85386 26.3235 32.469 32.6164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 580 0.000512 2048 165 1050 21120 4.95936 3.4616 57.7988 104.673 170.993 171.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1260 0.000256 512 110 225 72064 2.22698 1.7064 18.0645 52.5596 74.6678 74.7643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1350 0.000512 512 60 225 37856 0.834144 3.9977 26.3214 31.1961 31.2538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 890 0.000128 512 310 575 92160 10.4726 3.41078 33.4625 104.656 152.217 152.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1370 0.000256 2048 60 850 75776 7.05661 120.797 209.804 337.702 337.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1810 6.4e-05 512 370 900 279552 13.1812 6.73379 162.24 209.771 392.112 392.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 690 6.4e-05 1024 140 2775 231424 31.624 13.7293 835.804 419.344 1300.69 1300.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1560 0.000512 2048 70 1100 37920 3.588 86.5433 104.874 195.058 195.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 600 0.000256 1024 125 475 51520 6.32304 3.4257 30.0681 104.91 144.852 145.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 310 0.000512 512 87 400 5120 3.30253 0.816992 1.46794 25.9617 31.7358 31.8766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 580 0.000512 2048 165 1050 21120 4.98586 3.4625 50.4233 104.526 163.494 163.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1260 0.000256 512 110 225 72000 2.2392 1.71491 9.08368 52.5276 65.667 65.7674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1350 0.000512 512 60 225 37840 0.835584 3.5855 26.2922 30.7549 30.8134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 890 0.000128 512 310 575 92160 10.5563 3.42035 29.7287 104.917 148.833 148.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1370 0.000256 2048 60 850 75760 7.1168 109.333 209.742 326.235 326.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1810 6.4e-05 512 370 900 280320 13.187 6.72998 147.118 209.597 376.822 376.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 690 6.4e-05 1024 140 2775 231680 31.7284 13.5296 752.955 419.006 1217.41 1217.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1560 0.000512 2048 70 1100 37840 3.57786 63.0947 104.761 171.489 171.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 600 0.000256 1024 125 475 50560 6.296 3.38842 49.1719 104.106 163.096 163.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 310 0.000512 512 87 400 5120 3.31923 0.8208 1.22131 25.9848 31.5298 31.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 580 0.000512 2048 165 1050 20800 4.95334 3.45498 37.851 104.206 150.567 150.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1260 0.000256 512 110 225 71680 2.22381 1.70278 15.6904 52.34 72.0605 72.1536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1350 0.000512 512 60 225 37760 0.829696 2.38154 26.2676 29.5212 29.5767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 890 0.000128 512 310 575 87040 10.6533 3.39923 18.7013 103.228 136.194 136.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1370 0.000256 2048 60 850 75680 7.05318 70.6634 209.497 287.259 287.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1810 6.4e-05 512 370 900 279040 13.2447 6.74298 94.9665 209.627 324.769 324.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 690 6.4e-05 1024 140 2775 230400 31.7826 13.5127 486.498 419.058 951.043 951.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1560 0.000512 2048 70 1100 37920 3.59034 91.9994 104.902 200.547 200.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 600 0.000256 1024 125 475 51456 6.29136 3.41402 31.8924 104.765 146.493 146.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 310 0.000512 512 87 400 4608 3.32394 0.817408 1.41926 25.9678 31.7116 31.8501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 580 0.000512 2048 165 1050 21120 4.9713 3.47437 48.0325 104.817 161.398 161.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 1260 0.000256 512 110 225 72000 2.22931 1.70803 9.69891 52.4573 66.1919 66.2857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1350 0.000512 512 60 225 37824 0.833536 3.83197 26.2937 31.0015 31.0586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 890 0.000128 512 310 575 89088 10.4731 3.39571 30.8662 103.223 148.173 148.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1370 0.000256 2048 60 850 75744 7.05891 116.062 209.619 332.784 332.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1810 6.4e-05 512 370 900 279552 13.1709 6.72128 155.994 209.285 385.362 385.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 690 6.4e-05 1024 140 2775 230400 31.7533 13.521 797.037 418.394 1260.89 1261.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1560 0.000512 2048 70 1100 37824 3.5791 67.0463 104.842 175.519 175.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 600 0.000256 1024 125 475 50688 6.28038 3.40106 22.4626 104.372 136.646 136.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 310 0.000512 512 87 400 3072 3.27779 0.772128 0.903872 24.9802 30.1145 30.2571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 580 0.000512 2048 165 1050 20736 4.96106 3.45702 39.8518 104.491 152.86 152.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1260 0.000256 512 110 225 71808 2.22742 1.70598 16.7201 52.5135 73.2669 73.3594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1350 0.000512 512 60 225 37728 0.82928 2.52483 26.2792 29.6751 29.7309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 890 0.000128 512 310 575 86016 10.7133 3.39558 19.5968 103.312 137.234 137.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1370 0.000256 2048 60 850 75648 7.04854 74.2656 209.608 290.967 291.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1810 6.4e-05 512 370 900 276480 13.17 6.68058 99.4466 208.403 327.878 328.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 690 6.4e-05 1024 140 2775 227328 31.6843 13.4389 508.999 416.635 970.942 971.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1560 0.000512 2048 70 1100 37912 3.58979 96.252 104.892 204.786 204.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 600 0.000256 1024 125 475 51520 6.30768 3.41613 32.1896 104.756 146.799 146.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 310 0.000512 512 87 400 3584 3.32272 0.794624 1.24214 25.4547 30.9946 31.1378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 580 0.000512 2048 165 1050 21056 4.98858 3.47904 52.367 104.821 165.754 165.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1260 0.000256 512 110 225 71904 2.23744 1.71021 10.1987 52.4478 66.6976 66.7933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1350 0.000512 512 60 225 37800 0.829728 4.14918 26.2762 31.2983 31.3555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 890 0.000128 512 310 575 89600 10.5132 3.40787 33.6595 103.555 151.349 151.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1370 0.000256 2048 60 850 75712 7.04525 123.937 209.525 340.553 340.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1810 6.4e-05 512 370 900 279552 13.1998 6.72864 167.712 209.259 397.087 397.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 690 6.4e-05 1024 140 2775 231168 31.7175 13.5211 855.768 418.339 1319.54 1319.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1560 0.000512 2048 70 1100 37856 3.59376 69.4437 104.966 178.057 178.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 600 0.000256 1024 125 475 51072 6.3121 3.41306 24.6042 104.907 139.361 139.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 25 310 0.000512 512 87 400 0 0.745472 0.005568 24.2442 25.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 580 0.000512 2048 165 1050 20608 4.93923 4.16538 43.1364 128.09 180.507 155.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1260 0.000256 512 110 225 71680 2.23213 1.70669 7.19981 52.6292 63.8662 63.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1350 0.000512 512 60 225 37744 0.831488 2.66432 26.3005 29.8377 29.8936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 890 0.000128 512 310 575 86016 10.37 3.36896 20.7547 101.262 135.966 136.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1370 0.000256 2048 60 850 75600 7.04307 78.3749 209.521 294.98 295.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1810 6.4e-05 512 370 900 279552 13.155 6.72019 106.047 209.45 335.552 335.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 690 6.4e-05 1024 140 2775 229376 31.8006 13.5155 540.552 418.789 1004.84 1004.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1560 0.000512 2048 70 1100 37888 3.5799 97.4961 104.865 205.992 206.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 600 0.000256 1024 125 475 51200 6.29434 3.40902 33.4792 104.616 147.922 148.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 310 0.000512 512 87 400 6144 3.28723 0.830688 2.01747 26.3244 32.6401 32.7885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 580 0.000512 2048 165 1050 20992 4.96643 3.46931 53.9165 104.689 167.141 167.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1260 0.000256 512 110 225 71680 2.22499 1.70403 10.5634 52.3756 66.9685 67.0638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1350 0.000512 512 60 225 37824 0.831488 4.32883 26.3105 31.5126 31.5702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 890 0.000128 512 310 575 90112 10.6467 3.40435 34.9267 104.613 153.797 153.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1370 0.000256 2048 60 850 75712 7.0489 130.177 209.578 346.847 346.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1810 6.4e-05 512 370 900 278528 13.1598 6.71142 171.242 208.959 400.262 400.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 690 6.4e-05 1024 140 2775 229376 31.7086 13.4892 844.822 417.788 1308 1308.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1560 0.000512 2048 70 1100 37760 3.5713 69.2443 104.761 177.628 177.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 600 0.000256 1024 125 475 51200 6.29059 3.40838 22.5909 104.771 137.189 137.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 310 0.000512 512 87 400 4096 3.22992 0.77824 1.18931 25.0078 30.3805 30.5272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 580 0.000512 2048 165 1050 20992 4.9784 3.48166 36.3335 104.936 149.83 149.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1260 0.000256 512 110 225 71680 2.23088 1.71008 7.25715 52.4534 63.751 63.8446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1350 0.000512 512 60 225 37760 0.832128 2.95133 26.3249 30.1508 30.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 890 0.000128 512 310 575 90112 10.6527 3.41197 23.2883 104.723 142.289 142.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1370 0.000256 2048 60 850 75648 7.044 85.1717 209.715 301.974 302.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1810 6.4e-05 512 370 900 278528 13.1551 6.70381 111.659 209.232 340.935 341.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 690 6.4e-05 1024 140 2775 229376 31.7197 13.4873 544.957 418.098 1008.45 1008.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1560 0.000512 2048 70 1100 37872 3.58195 107.56 104.826 216.019 216.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 600 0.000256 1024 125 475 51264 6.30394 3.41197 35.0386 104.521 149.409 149.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 310 0.000512 512 87 400 2304 3.32899 0.774144 1.07155 24.9489 30.3102 30.4497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 580 0.000512 2048 165 1050 21024 4.97853 3.46954 56.8528 104.61 170.014 170.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1260 0.000256 512 110 225 72000 2.24109 1.70954 11.1503 52.5236 67.7241 67.8171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1350 0.000512 512 60 225 37800 0.833952 4.55267 26.286 31.7167 31.7709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 890 0.000128 512 310 575 87552 10.4459 3.38944 36.347 102.196 152.592 152.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1370 0.000256 2048 60 850 75672 7.05946 136.774 209.455 353.332 353.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1810 6.4e-05 512 370 900 278784 13.1517 6.72131 184.676 208.761 413.5 413.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 690 6.4e-05 1024 140 2775 230400 31.6507 13.5627 944.969 417.331 1407.7 1407.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1560 0.000512 2048 70 1100 37728 3.57376 82.3812 104.651 190.657 190.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 600 0.000256 1024 125 475 50688 6.24931 3.38739 25.3581 103.859 138.981 139.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 25 310 0.000512 512 87 400 0 0.774528 0.006016 24.9404 25.7997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 580 0.000512 2048 165 1050 20736 4.94778 4.21731 40.6875 128.983 179.014 153.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1260 0.000256 512 110 225 71424 2.22883 1.70394 8.03648 52.3848 64.4532 64.5448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1350 0.000512 512 60 225 37728 0.833536 3.31062 26.2925 30.4779 30.5336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 890 0.000128 512 310 575 82944 10.2866 3.34848 25.1518 99.1651 138.16 138.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1370 0.000256 2048 60 850 75600 7.06586 98.8848 209.481 315.476 315.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1810 6.4e-05 512 370 900 276480 13.0522 6.65859 131.656 207.391 358.943 359.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 690 6.4e-05 1024 140 2775 225792 31.6595 13.379 667.761 414.398 1127.38 1127.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1560 0.000512 2048 70 1100 37840 3.57888 104.207 104.779 212.617 212.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 600 0.000256 1024 125 475 50560 6.27792 3.38739 33.7466 104.119 147.659 147.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 310 0.000512 512 87 400 5120 3.30186 0.81792 1.85363 25.9912 32.1445 32.2847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 580 0.000512 2048 165 1050 20800 4.94656 3.45286 54.8368 104.216 167.549 167.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1260 0.000256 512 110 225 71680 2.22182 1.70189 10.7563 52.3469 67.1268 67.2215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1350 0.000512 512 60 225 37760 0.830304 4.44621 26.2738 31.5941 31.6493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 890 0.000128 512 310 575 87040 10.6575 3.39594 34.972 103.244 152.48 152.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1370 0.000256 2048 60 850 75680 7.06458 134.083 209.527 350.719 350.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1810 6.4e-05 512 370 900 279040 13.2281 6.72285 179.224 209.662 409.018 409.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 690 6.4e-05 1024 140 2775 230400 31.7922 13.513 920.238 419.114 1384.84 1385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1560 0.000512 2048 70 1100 37760 3.57827 77.2219 104.862 185.717 185.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 600 0.000256 1024 125 475 49920 6.23776 3.36896 23.8731 103.447 137.058 137.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 25 310 0.000512 512 87 400 0 0.749568 0.005824 24.2817 25.1176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 580 0.000512 2048 165 1050 20480 4.91344 4.15936 38.7778 127.937 175.967 150.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1260 0.000256 512 110 225 71040 2.22179 1.69712 7.7024 52.2212 63.9408 64.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1350 0.000512 512 60 225 37600 0.833536 3.19638 26.2392 30.312 30.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 890 0.000128 512 310 575 81920 10.9917 3.39558 23.6223 103.377 141.598 141.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1370 0.000256 2048 60 850 75520 7.0408 94.1158 209.483 310.683 310.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1810 6.4e-05 512 370 900 276480 13.3313 6.71325 125.305 209.987 355.515 355.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 690 6.4e-05 1024 140 2775 230400 31.7177 13.5002 648.471 419.565 1113.44 1113.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1560 0.000512 2048 70 1100 37824 3.57958 122.15 104.777 230.558 230.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 600 0.000256 1024 125 475 50688 6.27779 3.40378 41.5783 104.309 155.697 155.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 310 0.000512 512 87 400 3072 3.27526 0.773952 1.42429 24.9691 30.6253 30.7728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 580 0.000512 2048 165 1050 20736 4.95248 3.45635 67.1287 104.43 180.069 180.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1260 0.000256 512 110 225 71808 2.22557 1.70803 13.3557 52.4808 69.8717 69.9677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1350 0.000512 512 60 225 37728 0.830624 5.4952 26.2609 32.629 32.6864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 890 0.000128 512 310 575 86016 10.7026 3.39405 42.7733 103.256 160.337 160.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1370 0.000256 2048 60 850 75648 7.06355 163.373 209.484 379.965 380.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1810 6.4e-05 512 370 900 276480 13.1731 6.68058 218.574 208.295 446.907 447.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 690 6.4e-05 1024 140 2775 227328 31.6624 13.4413 1105.79 416.389 1567.47 1567.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1560 0.000512 2048 70 1100 37632 3.57056 85.1215 104.505 193.249 193.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 600 0.000256 1024 125 475 49152 6.27053 3.37306 27.2912 103.396 140.46 140.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 25 310 0.000512 512 87 400 0 0.776192 0.004096 24.969 25.8301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 580 0.000512 2048 165 1050 19968 4.94662 4.19254 43.6161 128.607 181.542 155.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1260 0.000256 512 110 225 71424 2.22413 1.70134 8.94051 52.2797 65.2465 65.3373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1350 0.000512 512 60 225 37632 0.83104 3.66182 26.2631 30.7997 30.8634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 890 0.000128 512 310 575 73728 10.9764 3.3495 24.7409 99.1815 138.458 138.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1370 0.000256 2048 60 850 75456 7.05331 108.481 209.199 324.777 324.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1810 6.4e-05 512 370 900 270336 13.2277 6.61914 142.403 206.375 368.815 368.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 690 6.4e-05 1024 140 2775 221184 31.9676 13.3186 720.272 412.337 1178.09 1178.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1560 0.000512 2048 70 1100 37800 3.58176 122.569 104.796 231.001 231.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 600 0.000256 1024 125 475 51200 6.29853 3.41168 41.8653 104.432 156.139 156.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 310 0.000512 512 87 400 3200 3.4256 0.818784 1.47475 26.0214 31.9209 32.0635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 580 0.000512 2048 165 1050 20800 4.98662 3.46835 67.0156 104.556 180.125 180.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1260 0.000256 512 110 225 72000 2.24234 1.70982 13.427 52.552 70.0309 70.1238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1350 0.000512 512 60 225 37800 0.8336 5.51322 26.3285 32.7182 32.7741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 890 0.000128 512 310 575 89600 10.4484 3.40342 44.4309 103.326 161.818 161.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1370 0.000256 2048 60 850 75700 7.09414 162.872 209.778 379.787 379.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1810 6.4e-05 512 370 900 278400 13.1558 6.70429 219.944 208.524 448.508 448.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 690 6.4e-05 1024 140 2775 227200 31.8874 13.4868 1101.29 416.851 1563.7 1563.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1560 0.000512 2048 70 1100 37600 3.56726 88.457 104.438 196.514 196.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 600 0.000256 1024 125 475 49600 6.28624 3.37869 27.8982 103.41 141.099 141.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 25 310 0.000512 512 87 400 0 0.820576 0.004192 26.0076 26.9146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 580 0.000512 2048 165 1050 20000 4.96429 4.24237 44.492 129.669 183.551 156.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1260 0.000256 512 110 225 71200 2.23494 1.7104 9.07011 52.3077 65.4236 65.5196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1350 0.000512 512 60 225 37600 0.829824 3.7272 26.2404 30.839 30.8982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 890 0.000128 512 310 575 89600 10.4581 3.40378 30.2372 103.305 147.613 147.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1370 0.000256 2048 60 850 75600 7.07939 110.223 209.608 326.952 327.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1810 6.4e-05 512 370 900 275200 13.0111 6.62698 145.588 206.383 371.789 371.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 690 6.4e-05 1024 140 2775 224000 31.6878 13.364 729.198 412.346 1186.78 1186.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1560 0.000512 2048 70 1100 37856 3.58822 117.226 104.993 225.858 225.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 600 0.000256 1024 125 475 51072 6.30493 3.41414 40.6848 104.928 155.455 155.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 25 310 0.000512 512 87 400 0 0.741376 0.0048 24.2488 25.0743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 580 0.000512 2048 165 1050 20608 4.93642 4.15421 64.8918 128.12 202.284 177.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1260 0.000256 512 110 225 71680 2.23242 1.70598 12.8209 52.5339 69.3903 69.4825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1350 0.000512 512 60 225 37744 0.830432 5.29574 26.309 32.4774 32.5325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 890 0.000128 512 310 575 86016 10.3653 3.37062 41.1993 101.286 156.429 156.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1370 0.000256 2048 60 850 75600 7.06944 158.013 209.568 374.696 374.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1810 6.4e-05 512 370 900 279552 13.161 6.72154 214.203 209.51 443.783 443.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 690 6.4e-05 1024 140 2775 229376 31.7937 13.5127 1085.77 418.812 1550.08 1550.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1560 0.000512 2048 70 1100 37632 3.57494 83.6503 104.667 191.946 192.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 600 0.000256 1024 125 475 50176 6.26688 3.38035 26.8418 103.857 140.471 140.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 25 310 0.000512 512 87 400 0 0.747328 0.004288 24.3235 25.1561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 580 0.000512 2048 165 1050 20608 4.94518 4.19053 43.09 128.471 180.879 155.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1260 0.000256 512 110 225 70784 2.21245 1.69392 8.56122 51.9976 64.5681 64.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1350 0.000512 512 60 225 37632 0.831488 3.54509 26.297 30.7173 30.7773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 890 0.000128 512 310 575 71680 10.6522 3.26442 23.1893 96.5308 133.844 134.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1370 0.000256 2048 60 850 75488 7.04957 104.137 209.523 320.753 320.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1810 6.4e-05 512 370 900 272384 13.1989 6.63699 137.163 207.212 364.393 364.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 690 6.4e-05 1024 140 2775 222208 32.0003 13.4799 691.529 414.067 1151.27 1151.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1560 0.000512 2048 70 1100 37800 3.57814 109.293 104.777 217.702 217.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 600 0.000256 1024 125 475 50880 6.32458 3.41373 39.1638 104.607 153.637 153.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 310 0.000512 512 87 400 3840 3.38592 0.817984 1.68931 26.0177 32.0941 32.2436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 580 0.000512 2048 165 1050 21120 4.98598 3.47581 64.0053 104.756 177.326 177.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1260 0.000256 512 110 225 71520 2.23549 1.70806 12.487 52.3741 68.9048 68.9995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1350 0.000512 512 60 225 37680 0.83232 5.14758 26.2456 32.2705 32.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 890 0.000128 512 310 575 84480 10.8451 3.40278 39.7419 103.273 157.477 157.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1370 0.000256 2048 60 850 75600 7.04742 153.244 209.423 369.761 369.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1810 6.4e-05 512 370 900 276480 13.3017 6.71539 205.831 208.83 434.869 435.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 690 6.4e-05 1024 140 2775 230400 31.6433 13.5077 1057.48 417.46 1520.28 1520.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1560 0.000512 2048 70 1100 37680 3.57786 81.9949 104.855 190.481 190.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 600 0.000256 1024 125 475 49920 6.26202 3.37498 25.7921 103.544 139.103 139.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 25 310 0.000512 512 87 400 0 0.822464 0.005952 26.0499 26.9568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 580 0.000512 2048 165 1050 20160 4.9512 4.23894 40.122 129.911 179.4 152.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1260 0.000256 512 110 225 71040 2.23936 1.70803 8.36435 52.4821 64.8974 64.9922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1350 0.000512 512 60 225 37440 0.82816 3.40992 26.1828 30.4635 30.5172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 890 0.000128 512 310 575 76800 11.3679 3.40275 24.2091 103.425 142.613 142.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1370 0.000256 2048 60 850 75360 7.04826 100.485 209.244 316.82 316.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1810 6.4e-05 512 370 900 268800 13.3265 6.63501 132.17 206.585 358.903 359.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 690 6.4e-05 1024 140 2775 222720 31.7924 13.3345 677.07 412.83 1135.22 1135.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1560 0.000512 2048 70 1100 37760 3.57581 112.342 104.766 220.733 220.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 600 0.000256 1024 125 475 51200 6.28842 3.40963 37.8556 104.769 152.446 152.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 310 0.000512 512 87 400 4096 3.22237 0.771776 1.77229 25.0062 30.9528 31.0908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 580 0.000512 2048 165 1050 20992 4.97805 3.48624 61.4359 104.929 174.927 175.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1260 0.000256 512 110 225 71680 2.2265 1.70598 12.1365 52.4538 68.6203 68.7141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1350 0.000512 512 60 225 37760 0.830016 4.99475 26.3197 32.1847 32.2381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 890 0.000128 512 310 575 90112 10.6514 3.40787 40.6084 104.722 159.598 159.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1370 0.000256 2048 60 850 75648 7.05722 146.846 209.718 363.661 363.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1810 6.4e-05 512 370 900 278528 13.1591 6.70272 197.968 209.152 427.16 427.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 690 6.4e-05 1024 140 2775 229376 31.7285 14.6484 1004.95 418.105 1469.62 1469.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1560 0.000512 2048 70 1100 37632 3.58195 82.918 104.767 191.32 191.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 600 0.000256 1024 125 475 51200 6.30819 3.4232 26.3695 105.051 141.283 141.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 25 310 0.000512 512 87 400 0 0.656896 0.004288 22.2843 23.0249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 580 0.000512 2048 165 1050 19456 4.91171 4.01869 39.261 124.807 173.178 150.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1260 0.000256 512 110 225 71680 2.23232 1.70413 8.6745 52.5395 65.2495 65.3432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1350 0.000512 512 60 225 37632 0.831776 3.49891 26.3252 30.6986 30.7569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 890 0.000128 512 310 575 81920 10.3806 3.34749 26.1716 99.3155 139.42 139.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1370 0.000256 2048 60 850 75520 7.04922 102.261 209.714 319.067 319.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1810 6.4e-05 512 370 900 278528 13.1742 6.70659 138.678 209.32 368.063 368.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 690 6.4e-05 1024 140 2775 229376 31.7341 13.5109 707.373 418.272 1171.08 1171.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1560 0.000512 2048 70 1088 37952 3.58886 83.7517 104.885 192.279 192.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 600 0.000256 1024 125 480 51712 6.27901 3.42016 46.8604 104.879 161.565 161.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 310 0.000512 512 87 416 2048 3.53744 0.831328 0.820256 26.3815 31.7626 31.9222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 580 0.000512 2048 165 1056 21760 4.93549 3.4657 51.0218 104.574 164.103 164.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1260 0.000256 512 110 224 72960 2.21994 1.70598 14.7533 52.5147 71.2994 71.3958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1350 0.000512 512 60 224 37856 0.835552 3.45702 26.2938 30.6266 30.6831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 890 0.000128 512 310 576 86016 10.9197 3.40787 27.7472 104.552 146.843 147.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1370 0.000256 2048 60 832 75808 7.05741 103.939 209.554 320.595 320.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1810 6.4e-05 512 370 896 279552 13.2115 6.73382 142.054 209.554 371.737 371.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 690 6.4e-05 1024 140 2752 232448 31.4929 13.5045 731.67 419.054 1195.91 1196.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1560 0.000512 2048 70 1088 37888 3.58218 61.1361 104.899 169.673 169.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 600 0.000256 1024 125 480 51200 6.32374 3.40787 47.2757 104.689 161.829 161.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 310 0.000512 512 87 416 2048 3.54739 0.829504 0.778688 26.3413 31.6837 31.8287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 580 0.000512 2048 165 1056 21760 4.96611 3.4641 80.5366 104.764 193.833 193.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1260 0.000256 512 110 224 72704 2.21962 1.79414 14.7365 52.4169 71.2749 71.3746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1350 0.000512 512 60 224 37824 0.833504 2.2999 26.3226 29.4991 29.5548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 890 0.000128 512 310 576 86016 10.936 3.40861 18.4035 104.677 137.637 137.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1370 0.000256 2048 60 832 75776 7.06355 67.4759 209.756 284.34 284.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1810 6.4e-05 512 370 896 278528 13.1719 6.72829 91.8461 209.096 321.03 321.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 690 6.4e-05 1024 140 2752 231424 31.4789 13.4866 471.34 418.006 934.505 934.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1560 0.000512 2048 70 1088 37920 3.58512 86.358 104.934 194.931 194.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 600 0.000256 1024 125 480 51840 6.30624 3.42384 30.2436 105.005 145.106 145.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 310 0.000512 512 87 416 1280 3.52403 0.81888 0.70384 25.9818 31.2063 31.3487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 580 0.000512 2048 165 1056 21760 4.95133 3.4671 51.8708 104.625 165.016 165.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1260 0.000256 512 110 224 72960 2.23344 1.71008 8.91891 52.5755 65.5345 65.6384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1350 0.000512 512 60 224 37840 0.833536 3.58896 26.3148 30.7794 30.8354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 890 0.000128 512 310 576 84480 11.108 3.41811 28.088 105.013 147.837 147.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1370 0.000256 2048 60 832 75800 7.14125 106.449 209.783 323.42 323.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1810 6.4e-05 512 370 896 279040 13.2705 6.72986 145.733 209.793 375.711 375.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 690 6.4e-05 1024 140 2752 231680 31.712 13.5551 746.787 419.391 1211.65 1211.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1560 0.000512 2048 70 1088 37840 3.58195 62.9175 104.822 171.372 171.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 600 0.000256 1024 125 480 51200 6.27517 3.39149 49.8165 104.19 163.801 163.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 32 310 0.000512 512 87 416 0 0.817152 0.005728 25.9459 26.8495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 580 0.000512 2048 165 1056 21440 4.93126 4.26803 38.3441 130.238 177.96 151.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1260 0.000256 512 110 224 72640 2.21424 1.70394 15.5444 52.3845 71.9444 72.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1350 0.000512 512 60 224 37760 0.832416 2.3672 26.2872 29.5285 29.5956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 890 0.000128 512 310 576 81920 11.0079 3.39968 18.0342 103.318 135.972 136.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1370 0.000256 2048 60 832 75760 7.0679 68.5626 209.762 285.435 285.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1810 6.4e-05 512 370 896 279040 13.2383 6.72768 94.5882 209.806 324.544 324.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 690 6.4e-05 1024 140 2752 230400 31.7878 13.5148 479.583 419.413 944.481 944.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1560 0.000512 2048 70 1088 37920 3.59155 93.827 104.948 202.421 202.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 600 0.000256 1024 125 480 51456 6.2944 3.41402 30.1024 104.836 144.777 144.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 310 0.000512 512 87 416 1536 3.50925 0.820864 0.802912 25.9839 31.2957 31.4348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 580 0.000512 2048 165 1056 21696 4.95024 3.4775 50.4892 104.889 163.907 164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 1260 0.000256 512 110 224 72768 2.22294 1.71014 9.71027 52.4889 66.232 66.3261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1350 0.000512 512 60 224 37824 0.831904 3.88915 26.3087 31.0735 31.1296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 890 0.000128 512 310 576 82944 10.9392 3.39613 30.0402 103.292 147.877 148.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1370 0.000256 2048 60 832 75792 7.06995 115.103 209.763 331.98 332.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1810 6.4e-05 512 370 896 278016 13.2553 6.72358 156.903 209.433 386.508 386.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 690 6.4e-05 1024 140 2752 231936 31.5244 13.5103 809.671 418.674 1273.57 1273.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1560 0.000512 2048 70 1088 37824 3.57507 65.7367 104.715 174.083 174.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 600 0.000256 1024 125 480 50688 6.28371 3.40032 23.1498 104.286 137.249 137.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 32 310 0.000512 512 87 416 0 0.772608 0.004928 24.903 25.7592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 580 0.000512 2048 165 1056 21504 4.92346 4.23168 41.54 129.304 180.176 154.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1260 0.000256 512 110 224 72576 2.22624 1.70755 6.53981 52.4706 63.043 63.1357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1350 0.000512 512 60 224 37728 0.827392 2.57936 26.2543 29.7044 29.7611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 890 0.000128 512 310 576 79872 11.1417 3.39747 19.1253 103.226 137.106 137.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1370 0.000256 2048 60 832 75744 7.05523 74.1645 209.55 290.815 290.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1810 6.4e-05 512 370 896 276480 13.1637 6.68467 101.13 208.228 329.391 329.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 690 6.4e-05 1024 140 2752 230400 31.3409 13.4428 519.146 416.273 980.4 980.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1560 0.000512 2048 70 1088 37912 3.59315 89.7091 104.861 198.215 198.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 600 0.000256 1024 125 480 51520 6.3055 3.42093 30.1654 104.756 144.779 144.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 32 310 0.000512 512 87 416 0 0.797888 0.004288 25.3897 26.2771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 580 0.000512 2048 165 1056 21728 4.96611 4.27539 50.1462 130.213 189.787 163.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1260 0.000256 512 110 224 72800 2.23008 1.71046 9.38189 52.4506 65.8731 65.9669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1350 0.000512 512 60 224 37856 0.832896 3.86077 26.3125 31.0484 31.1091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 890 0.000128 512 310 576 82432 11.0351 3.40173 29.5173 103.556 147.725 147.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1370 0.000256 2048 60 832 75768 7.12704 113.846 209.625 330.641 330.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1810 6.4e-05 512 370 896 277760 13.2993 6.72637 154.714 209.265 384.188 384.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 690 6.4e-05 1024 140 2752 231168 31.7246 13.5283 799.881 418.337 1263.66 1263.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1560 0.000512 2048 70 1088 37856 3.5856 64.454 104.934 173.026 173.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 600 0.000256 1024 125 480 51072 6.31251 3.41629 19.7349 104.903 134.497 134.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1560 0.000512 2048 70 1088 37800 3.58726 55.4715 104.956 164.068 164.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 600 0.000256 1024 125 480 51072 6.33795 3.42976 19.9654 105.005 134.866 134.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 32 310 0.000512 512 87 416 0 0.800768 0.005824 25.4885 26.3731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 580 0.000512 2048 165 1056 20832 4.9128 4.20246 34.5293 128.907 172.73 146.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1260 0.000256 512 110 224 72576 2.23117 1.71402 5.52522 52.6757 62.2461 62.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1350 0.000512 512 60 224 37632 0.83024 2.1232 26.2668 29.2627 29.3169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 890 0.000128 512 310 576 75264 11.1847 3.37219 14.6701 101.32 130.759 130.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1370 0.000256 2048 60 832 75600 7.07645 59.4616 209.58 276.162 276.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1810 6.4e-05 512 370 896 274176 13.5088 6.73021 80.5954 209.547 310.565 310.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 690 6.4e-05 1024 140 2752 231168 31.7068 13.6273 419.692 418.878 884.094 884.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1560 0.000512 2048 70 1088 37888 3.58195 88.8161 104.887 197.34 197.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 600 0.000256 1024 125 480 51200 6.29062 3.41139 30.402 104.673 144.903 145.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 310 0.000512 512 87 416 2048 3.52262 0.830304 0.985632 26.3361 31.8545 31.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 580 0.000512 2048 165 1056 21760 4.94234 3.46906 50.7318 104.746 163.991 164.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1260 0.000256 512 110 224 72704 2.21622 1.70525 9.59078 52.406 66.0175 66.1135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1350 0.000512 512 60 224 37824 0.829888 3.91491 26.3146 31.1003 31.1572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 890 0.000128 512 310 576 86016 10.9354 3.4121 30.8958 104.667 150.114 150.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1370 0.000256 2048 60 832 75776 7.09971 114.467 209.738 331.347 331.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1810 6.4e-05 512 370 896 278528 13.162 6.70515 154.978 209.071 384.104 384.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 690 6.4e-05 1024 140 2752 231424 31.4883 13.486 773.476 417.957 1236.6 1236.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1560 0.000512 2048 70 1088 37760 3.57702 62.7967 104.626 171.052 171.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 600 0.000256 1024 125 480 51200 6.2887 3.41197 20.8985 104.665 135.392 135.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 32 310 0.000512 512 87 416 0 0.77792 0.004096 24.9244 25.7871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 580 0.000512 2048 165 1056 21504 4.95792 4.26234 34.3219 129.752 173.474 147.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1260 0.000256 512 110 224 72704 2.22003 1.70758 6.67494 52.4047 63.1052 63.1998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1350 0.000512 512 60 224 37760 0.831488 2.71574 26.2943 29.8859 29.9419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 890 0.000128 512 310 576 81920 11.2389 3.41338 20.0277 104.614 139.509 139.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1370 0.000256 2048 60 832 75648 7.0569 76.6422 209.375 293.116 293.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1810 6.4e-05 512 370 896 278528 13.1614 6.71334 102.209 208.929 331.192 331.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 690 6.4e-05 1024 140 2752 229376 31.7412 13.487 492.229 417.675 955.322 955.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1560 0.000512 2048 70 1088 37632 3.56765 53.4515 104.558 161.63 161.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 600 0.000256 1024 125 480 49152 6.28029 3.37354 19.9166 103.484 133.185 133.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 32 310 0.000512 512 87 416 0 0.776576 0.005632 24.9873 25.8479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 580 0.000512 2048 165 1056 20736 4.91571 4.19635 27.9388 128.718 165.942 140.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 1260 0.000256 512 110 224 72192 2.22378 1.70189 5.8431 52.3539 62.2192 62.3104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1350 0.000512 512 60 224 37632 0.82944 2.30234 26.2758 29.4487 29.5049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 890 0.000128 512 310 576 73728 10.9796 3.35155 15.2033 99.2692 129.014 129.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1370 0.000256 2048 60 832 75648 7.05942 64.0591 209.764 280.926 280.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1810 6.4e-05 512 370 896 270336 13.2379 7.03283 82.8344 206.441 309.731 309.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 690 6.4e-05 1024 140 2752 227328 31.2326 13.3256 410.488 412.694 867.927 868.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1560 0.000512 2048 70 1088 37872 3.5777 122.245 104.797 230.672 230.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 600 0.000256 1024 125 480 51264 6.29632 3.41277 43.5877 104.523 157.948 158.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 32 310 0.000512 512 87 416 0 0.77408 0.005888 24.888 25.7445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 580 0.000512 2048 165 1056 21600 4.96176 4.23725 72.1215 129.493 210.988 185.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1260 0.000256 512 110 224 72864 2.23098 1.71114 13.5077 52.5209 70.0674 70.1604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1350 0.000512 512 60 224 37800 0.832416 5.62304 26.2862 32.7852 32.8424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 890 0.000128 512 310 576 78336 11.1286 3.38739 40.6065 102.195 157.528 157.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1370 0.000256 2048 60 832 75744 7.05331 165.52 209.514 382.13 382.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1810 6.4e-05 512 370 896 276480 13.2863 6.71741 222.711 208.757 451.652 451.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 690 6.4e-05 1024 140 2752 230400 31.6326 13.6034 1155.55 417.326 1618.3 1618.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1560 0.000512 2048 70 1088 37728 3.57421 84.7006 104.603 192.929 192.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 600 0.000256 1024 125 480 50688 6.25091 3.38307 27.082 103.847 140.69 140.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 32 310 0.000512 512 87 416 0 0.775104 0.005984 24.9388 25.7992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 580 0.000512 2048 165 1056 21312 4.9271 4.2137 44.7908 128.968 183.076 157.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1260 0.000256 512 110 224 72576 2.22278 1.70256 8.76496 52.3778 65.1669 65.2596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1350 0.000512 512 60 224 37728 0.8336 3.6416 26.2861 30.8042 30.8619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 890 0.000128 512 310 576 73728 10.9672 3.34438 25.022 99.1518 138.697 138.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1370 0.000256 2048 60 832 75600 7.08614 102.752 209.328 319.209 319.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1810 6.4e-05 512 370 896 271872 13.3104 6.6599 140.964 207.359 368.475 368.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 690 6.4e-05 1024 140 2752 225792 31.6554 13.3796 713.486 414.33 1173.04 1173.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1560 0.000512 2048 70 1088 37584 3.56768 72.8022 104.408 180.832 180.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 600 0.000256 1024 125 480 50112 6.36458 3.41616 22.5538 104.72 137.181 137.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1560 0.000512 2048 70 1088 37840 3.5799 116.351 104.821 224.802 224.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 600 0.000256 1024 125 480 51200 6.25642 3.39149 40.2653 104.191 154.234 154.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 32 310 0.000512 512 87 416 0 0.814336 0.004672 25.9433 26.8411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 580 0.000512 2048 165 1056 21440 4.92224 4.25837 65.9892 130.234 205.583 178.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1260 0.000256 512 110 224 72640 2.21229 1.7025 12.672 52.3797 69.0669 69.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1350 0.000512 512 60 224 37760 0.831936 5.23037 26.2871 32.3927 32.4471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 890 0.000128 512 310 576 81920 10.9946 3.40234 40.0361 103.313 157.955 158.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1370 0.000256 2048 60 832 75760 7.06442 153.433 209.756 370.299 370.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1810 6.4e-05 512 370 896 279040 13.2316 6.72358 211.849 209.806 441.795 441.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 690 6.4e-05 1024 140 2752 230400 31.765 13.5114 1068.78 419.41 1533.66 1533.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1560 0.000512 2048 70 1088 37760 3.57786 85.6214 104.827 194.077 194.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 600 0.000256 1024 125 480 49920 6.24035 3.37101 26.7787 103.454 139.973 140.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1560 0.000512 2048 70 1088 37680 3.57315 71.7844 104.808 180.219 180.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 600 0.000256 1024 125 480 49920 6.25885 3.37114 22.5847 103.531 135.874 135.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 32 310 0.000512 512 87 416 0 0.8192 0.006144 26.046 26.9501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 580 0.000512 2048 165 1056 21120 4.9112 4.23728 37.3845 129.888 176.602 149.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1260 0.000256 512 110 224 72000 2.23018 1.70803 7.2225 52.4784 63.7369 63.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1350 0.000512 512 60 224 37440 0.827008 3.03718 26.1748 30.0815 30.1384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 890 0.000128 512 310 576 76800 11.364 3.4056 21.795 103.411 140.184 140.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1370 0.000256 2048 60 832 75600 7.10723 86.1491 209.729 303.029 303.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1810 6.4e-05 512 370 896 268800 13.3293 6.62694 114.914 206.442 341.496 341.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 690 6.4e-05 1024 140 2752 222720 31.7864 13.3345 582.432 412.691 1040.43 1040.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1560 0.000512 2048 70 1088 37824 3.57581 108.858 104.817 217.303 217.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 600 0.000256 1024 125 480 50688 6.28128 3.40582 37.9277 104.383 152.126 152.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 32 310 0.000512 512 87 416 0 0.772096 0.00512 24.9253 25.7843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 580 0.000512 2048 165 1056 21504 4.92538 4.23002 62.9424 129.422 201.701 176.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1260 0.000256 512 110 224 72576 2.22 1.70618 11.9581 52.5143 68.5004 68.5954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1350 0.000512 512 60 224 37728 0.832768 4.98256 26.2753 32.1324 32.1905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 890 0.000128 512 310 576 79872 11.1444 3.39686 37.2598 103.322 155.338 155.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1370 0.000256 2048 60 832 75744 7.08902 145.764 209.753 362.652 362.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1810 6.4e-05 512 370 896 276480 13.1629 6.68438 199.802 208.44 428.272 428.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 690 6.4e-05 1024 140 2752 230400 31.3373 13.4415 1019.49 416.751 1481.2 1481.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1560 0.000512 2048 70 1088 37632 3.56829 80.4211 104.55 188.592 188.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 600 0.000256 1024 125 480 49152 6.27466 3.3695 24.1202 103.476 137.367 137.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 32 310 0.000512 512 87 416 0 0.774752 0.005792 24.988 25.8456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 580 0.000512 2048 165 1056 20736 4.91706 4.19149 40.0116 128.708 178.004 152.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1260 0.000256 512 110 224 72192 2.2168 1.70419 7.9001 52.3206 64.2404 64.3297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1350 0.000512 512 60 224 37632 0.830912 3.30496 26.2717 30.4488 30.5009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 890 0.000128 512 310 576 73728 10.9613 3.35053 22.647 99.2529 136.422 136.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1370 0.000256 2048 60 832 75648 7.06067 94.5173 209.738 311.359 311.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1810 6.4e-05 512 370 896 270336 13.234 6.61741 126.322 206.421 352.776 352.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 690 6.4e-05 1024 140 2752 227328 31.2293 13.368 652.339 412.731 1109.86 1110
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1560 0.000512 2048 70 1088 37440 3.55306 72.551 104.19 180.347 180.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 600 0.000256 1024 125 480 48384 6.23507 3.33619 21.2542 102.47 133.426 133.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 310 0.000512 512 87 416 0 0.77824 0.004832 25.0247 25.8896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 580 0.000512 2048 165 1056 20736 4.88317 4.15744 35.4333 127.868 172.526 146.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1260 0.000256 512 110 224 71424 2.21475 1.69712 6.83005 52.0739 62.9179 63.0121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1350 0.000512 512 60 224 37440 0.827392 2.90685 26.1854 29.9627 30.0197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 890 0.000128 512 310 576 73728 10.9641 3.35133 19.799 99.2248 133.549 133.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1370 0.000256 2048 60 832 75456 7.04656 82.7463 209.274 299.11 299.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1810 6.4e-05 512 370 896 267264 13.1509 6.56893 108.722 204.219 332.845 332.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 690 6.4e-05 1024 140 2752 221184 31.456 13.3243 553.619 408.248 1006.84 1006.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1560 0.000512 2048 70 1088 37800 3.57786 110.07 104.674 218.375 218.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 600 0.000256 1024 125 480 51200 6.29789 3.41178 37.9192 104.339 152.098 152.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 32 310 0.000512 512 87 416 0 0.817984 0.004128 25.934 26.8383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 580 0.000512 2048 165 1056 21600 4.96022 4.2872 63.0305 130.404 202.862 176.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1260 0.000256 512 110 224 72800 2.23738 1.70982 11.9538 52.5057 68.5035 68.5929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1350 0.000512 512 60 224 37800 0.835648 4.90806 26.306 32.0908 32.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 890 0.000128 512 310 576 83200 10.9586 3.40173 38.2574 103.24 156.066 156.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1370 0.000256 2048 60 832 75700 7.11037 143.856 209.471 360.48 360.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1810 6.4e-05 512 370 896 275200 13.2991 6.70458 195.081 208.351 423.624 423.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 690 6.4e-05 1024 140 2752 230400 31.4929 13.4835 1003.32 416.501 1464.99 1465.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1560 0.000512 2048 70 1088 37600 3.55942 82.0842 104.42 190.116 190.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 600 0.000256 1024 125 480 49600 6.28685 3.37734 25.3297 103.42 138.544 138.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 32 310 0.000512 512 87 416 0 0.821376 0.005632 26.0117 26.9236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 580 0.000512 2048 165 1056 20800 4.93216 4.23728 41.856 129.691 180.899 154.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1260 0.000256 512 110 224 72000 2.22944 1.70851 8.28906 52.3173 64.6437 64.7352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1350 0.000512 512 60 224 37600 0.831488 3.43744 26.2428 30.5548 30.6114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 890 0.000128 512 310 576 76800 11.3908 3.40582 24.7731 103.398 143.175 143.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1370 0.000256 2048 60 832 75600 7.10915 98.3021 209.498 314.953 315.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1810 6.4e-05 512 370 896 268800 13.3454 6.63347 131.974 206.306 358.438 358.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 690 6.4e-05 1024 140 2752 224000 31.6997 13.3451 675.816 412.411 1133.46 1133.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1560 0.000512 2048 70 1088 37500 3.56288 72.8713 104.502 180.988 181.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 600 0.000256 1024 125 480 50400 6.27062 3.38298 22.1896 103.708 135.677 135.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1560 0.000512 2048 70 1088 37856 3.58701 107.271 104.875 215.788 215.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 600 0.000256 1024 125 480 51072 6.31216 3.41395 36.5038 104.849 151.205 151.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1560 0.000512 2048 70 1088 37632 3.57392 79.3646 104.557 187.548 187.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 600 0.000256 1024 125 480 50176 6.26698 3.3792 24.806 103.777 138.357 138.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1560 0.000512 2048 70 1088 37632 3.58746 71.7209 104.869 180.231 180.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 600 0.000256 1024 125 480 48384 6.17776 3.30762 20.8144 101.541 131.968 132.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1560 0.000512 2048 70 1088 37800 3.57923 108.137 104.721 216.491 216.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 600 0.000256 1024 125 480 50880 6.31718 3.41328 35.5887 104.572 150.025 150.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 32 310 0.000512 512 87 416 0 0.821248 0.004096 25.9472 26.8534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 580 0.000512 2048 165 1056 21600 4.96285 4.29706 59.1849 130.676 199.304 172.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1260 0.000256 512 110 224 72480 2.22816 1.71136 11.3219 52.3611 67.7225 67.8213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1350 0.000512 512 60 224 37680 0.831552 4.6911 26.2331 31.7967 31.8546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 890 0.000128 512 310 576 76800 11.3874 3.40349 33.4932 103.246 151.743 151.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1370 0.000256 2048 60 832 75720 7.18029 135.982 209.564 352.772 352.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1810 6.4e-05 512 370 896 276480 13.2988 6.71581 184.124 208.78 413.106 413.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 690 6.4e-05 1024 140 2752 230400 31.6385 13.5056 944.615 417.362 1407.31 1407.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1560 0.000512 2048 70 1088 37680 3.57008 81.2522 104.814 189.689 189.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 600 0.000256 1024 125 480 49920 6.25645 3.37888 25.5943 103.543 138.897 139.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 32 310 0.000512 512 87 416 0 0.821344 0.004896 26.0517 26.9603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 580 0.000512 2048 165 1056 21120 4.91283 4.24083 42.2158 129.908 181.458 154.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1260 0.000256 512 110 224 72000 2.2297 1.70701 8.13062 52.4889 64.6538 64.7434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1350 0.000512 512 60 224 37440 0.8272 3.42237 26.1779 30.4702 30.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 890 0.000128 512 310 576 76800 11.3716 3.40173 24.5166 103.421 142.919 143.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1370 0.000256 2048 60 832 75600 7.06253 98.0405 209.756 314.902 314.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1810 6.4e-05 512 370 896 268800 13.3227 6.62118 129.056 206.469 355.655 355.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 690 6.4e-05 1024 140 2752 222720 31.7992 15.0786 662.353 412.75 1122.17 1122.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1560 0.000512 2048 70 1088 37440 3.56147 71.7145 104.408 179.736 179.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 600 0.000256 1024 125 480 48960 6.44214 3.42688 20.5659 104.91 135.472 135.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1560 0.000512 2048 70 1088 37760 3.57267 106.572 104.718 214.914 214.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 600 0.000256 1024 125 480 51200 6.29069 3.4095 36.0775 104.753 150.66 150.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 32 310 0.000512 512 87 416 0 0.77696 0.004096 24.9415 25.8059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 580 0.000512 2048 165 1056 21504 4.96109 4.26061 59.745 129.858 199.01 173.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1260 0.000256 512 110 224 72704 2.21616 1.70394 11.4169 52.4492 67.8841 67.9785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1350 0.000512 512 60 224 37760 0.83344 4.72659 26.3116 31.914 31.9713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 890 0.000128 512 310 576 81920 11.2359 3.40915 36.0311 104.704 155.589 155.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1370 0.000256 2048 60 832 75648 7.05946 137.087 209.551 353.739 353.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1810 6.4e-05 512 370 896 278528 13.1621 6.71101 188.667 209.119 417.845 417.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 690 6.4e-05 1024 140 2752 229376 31.7293 13.4851 957.811 418.03 1421.25 1421.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1560 0.000512 2048 70 1088 37632 3.57638 81.3918 104.627 189.648 189.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 600 0.000256 1024 125 480 51200 6.30394 3.4111 25.1718 104.837 139.853 139.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1560 0.000512 2048 70 1088 37248 3.53894 70.529 103.981 178.1 178.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 600 0.000256 1024 125 480 49152 6.30173 3.37504 21.2962 103.667 134.77 134.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 310 0.000512 512 87 416 0 0.784384 0.004768 25.1006 25.9736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 580 0.000512 2048 165 1056 19968 4.98317 4.22912 34.6295 129.275 173.301 147.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1260 0.000256 512 110 224 70656 2.21578 1.68819 7.00854 51.9004 62.9157 63.0108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1350 0.000512 512 60 224 37248 0.82528 2.86218 26.1284 29.8594 29.9176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 890 0.000128 512 310 576 73728 11.0061 3.34848 20.286 99.3297 134.178 134.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1370 0.000256 2048 60 832 75264 7.06765 82.9184 209.107 299.136 299.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1810 6.4e-05 512 370 896 270336 13.2532 6.62746 110.87 206.422 337.355 337.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 690 6.4e-05 1024 140 2752 221184 32.0182 13.3499 562.418 412.667 1020.64 1020.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1560 0.000512 2048 70 1120 37920 3.5881 88.4842 104.999 197.123 197.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 600 0.000256 1024 125 480 51968 6.27258 3.41613 48.3805 104.992 163.195 163.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 310 0.000512 512 87 400 5120 3.34339 0.830048 1.57514 26.4041 32.3405 32.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 580 0.000512 2048 165 1080 20736 4.97274 3.46906 51.311 104.685 164.538 164.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1260 0.000256 512 110 240 72704 2.22525 1.70803 15.5456 52.573 72.1546 72.2485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1350 0.000512 512 60 240 37792 0.829088 3.84701 26.3331 31.0507 31.1071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 890 0.000128 512 310 560 86016 10.922 3.40982 27.5885 104.665 146.801 146.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1370 0.000256 2048 60 840 75776 7.05475 107.109 209.754 323.962 324.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1810 6.4e-05 512 370 920 279552 13.1869 6.73392 149.055 209.782 378.942 379.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 690 6.4e-05 1024 140 2760 231424 31.6233 13.4939 745.401 419.389 1210.09 1210.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1560 0.000512 2048 70 1120 37888 3.60038 64.2703 104.998 172.924 172.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 600 0.000256 1024 125 480 51712 6.29296 3.41197 49.1307 104.697 163.665 163.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 310 0.000512 512 87 400 4096 3.4384 0.82944 1.14102 26.3451 31.9295 32.0696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 580 0.000512 2048 165 1080 20736 5.01398 3.46733 80.3443 104.776 193.704 193.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1260 0.000256 512 110 240 72448 2.21795 1.70211 15.5095 52.4193 71.9508 72.0439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1350 0.000512 512 60 240 37760 0.833536 2.52736 26.3351 29.7387 29.7948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 890 0.000128 512 310 560 86016 10.9384 3.40826 18.1918 104.689 137.434 137.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1370 0.000256 2048 60 840 75712 7.0656 68.7862 209.671 285.566 285.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1810 6.4e-05 512 370 920 278528 13.1683 6.72611 95.5578 209.204 324.837 324.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 690 6.4e-05 1024 140 2760 229376 31.7087 13.4875 475.259 418.059 938.695 938.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1560 0.000512 2048 70 1120 37880 3.58445 96.4588 104.909 205.007 205.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 600 0.000256 1024 125 480 51840 6.31043 3.42634 34.5283 104.993 149.388 149.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 310 0.000512 512 87 400 3840 3.38749 0.8192 1.36547 25.98 31.7344 31.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 580 0.000512 2048 165 1080 20640 4.99091 3.47149 57.1938 104.614 170.369 170.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1260 0.000256 512 110 240 72640 2.23709 1.71008 10.5329 52.5706 67.1465 67.2482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1350 0.000512 512 60 240 37760 0.831328 4.32333 26.3141 31.5122 31.5646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 890 0.000128 512 310 560 87040 10.9269 3.41811 31.8377 105.005 151.396 151.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1370 0.000256 2048 60 840 75760 7.04512 121.902 209.713 338.703 338.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1810 6.4e-05 512 370 920 279040 13.2648 6.73382 167.945 209.772 397.906 398.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 690 6.4e-05 1024 140 2760 231680 31.7206 13.5313 839.458 419.357 1304.26 1304.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1560 0.000512 2048 70 1120 37840 3.58774 70.0867 104.811 178.537 178.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 600 0.000256 1024 125 480 51200 6.26237 3.3879 56.3836 104.107 170.27 170.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 310 0.000512 512 87 400 2560 3.47085 0.817152 0.987136 25.9847 31.4433 31.5863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 580 0.000512 2048 165 1080 20480 4.96739 3.45498 42.5602 104.199 155.282 155.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1260 0.000256 512 110 240 72320 2.21872 1.7031 17.9666 52.3399 74.3319 74.4259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1350 0.000512 512 60 240 37680 0.82944 2.85082 26.2653 29.9872 30.0444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 890 0.000128 512 310 560 81920 11.0038 3.3983 19.7761 103.227 137.616 137.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1370 0.000256 2048 60 840 75680 7.05597 77.7769 209.422 294.298 294.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1810 6.4e-05 512 370 920 279040 13.2292 6.74406 108.813 209.622 338.594 338.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 690 6.4e-05 1024 140 2760 230400 31.7768 13.5127 539.55 419.055 1004.08 1004.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1560 0.000512 2048 70 1120 37800 3.58314 60.2721 104.792 168.701 168.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 600 0.000256 1024 125 480 50880 6.33629 3.41594 56.0639 104.566 170.509 170.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 310 0.000512 512 87 400 3840 3.40179 0.82192 1.1969 26.0808 31.6819 31.8239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 580 0.000512 2048 165 1080 20640 5.00122 3.47037 37.9124 104.715 151.201 151.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1260 0.000256 512 110 240 72000 2.23005 1.70717 17.5369 52.3543 73.9348 74.0273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1350 0.000512 512 60 240 37680 0.831488 2.36749 26.2897 29.5306 29.5873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 890 0.000128 512 310 560 84480 10.8478 3.3999 16.9491 103.23 134.641 134.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1370 0.000256 2048 60 840 75600 7.04547 63.7563 209.277 280.122 280.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1810 6.4e-05 512 370 920 276480 13.2965 6.73734 89.1508 208.745 318.112 318.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 690 6.4e-05 1024 140 2760 230400 31.6514 13.5073 443.545 417.298 906.191 906.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1560 0.000512 2048 70 1120 37872 3.5799 92.9059 104.823 201.366 201.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 600 0.000256 1024 125 480 51840 6.27475 3.41245 29.3363 104.759 143.914 144.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 310 0.000512 512 87 400 4608 3.33242 0.817152 1.51091 25.9642 31.8092 31.9556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 580 0.000512 2048 165 1080 20736 4.99222 3.47638 47.6021 104.812 160.989 161.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 1260 0.000256 512 110 240 72576 2.22515 1.70656 9.5608 52.45 66.0479 66.1421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1350 0.000512 512 60 240 37776 0.831552 3.99315 26.3107 31.1778 31.2369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 890 0.000128 512 310 560 82944 10.9457 3.39725 27.8767 103.221 145.655 145.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1370 0.000256 2048 60 840 75744 7.06179 112.185 209.614 328.903 328.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1810 6.4e-05 512 370 920 278016 13.2413 6.72512 155.179 209.284 384.616 384.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 690 6.4e-05 1024 140 2760 230400 31.7525 13.514 778.704 418.378 1242.54 1242.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1560 0.000512 2048 70 1120 37824 3.58166 65.5728 104.784 173.991 174.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 600 0.000256 1024 125 480 51456 6.2519 3.39805 22.4927 104.267 136.539 136.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 310 0.000512 512 87 400 3072 3.27379 0.776736 1.01917 24.9624 30.2115 30.3495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 580 0.000512 2048 165 1080 20352 4.97216 3.45702 38.4216 104.385 151.335 151.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1260 0.000256 512 110 240 72576 2.22474 1.70803 6.60202 52.4617 63.0957 63.1972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1350 0.000512 512 60 240 37728 0.832672 2.66112 26.3058 29.8423 29.8983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 890 0.000128 512 310 560 79872 11.1494 3.39354 17.982 103.211 135.951 136.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1370 0.000256 2048 60 840 75648 7.10451 73.558 209.328 290.035 290.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1810 6.4e-05 512 370 920 276480 13.1533 6.6809 100.787 208.284 329.1 329.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 690 6.4e-05 1024 140 2760 227328 31.6554 13.4391 503.545 416.224 965.059 965.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1560 0.000512 2048 70 1120 37728 3.57786 56.1352 104.681 164.447 164.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 600 0.000256 1024 125 480 50688 6.25437 3.38739 19.1753 103.848 132.788 132.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 40 310 0.000512 512 87 400 0 0.77504 0.004896 24.9362 25.7965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 580 0.000512 2048 165 1080 20160 4.96899 4.22048 33.6107 128.966 171.949 146.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1260 0.000256 512 110 240 72000 2.22589 1.70234 15.8333 52.4422 72.3031 72.3947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1350 0.000512 512 60 240 37584 0.82752 2.29376 26.2508 29.4135 29.4709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 890 0.000128 512 310 560 73728 10.9799 3.34432 14.1432 99.1533 127.83 127.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1370 0.000256 2048 60 840 75600 7.09632 60.7072 209.381 277.23 277.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1810 6.4e-05 512 370 920 271872 13.3074 6.65805 83.1313 207.262 310.541 310.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 690 6.4e-05 1024 140 2760 225792 31.6524 13.3768 413.607 414.332 873.155 873.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1560 0.000512 2048 70 1120 37856 3.58374 121.709 104.88 230.223 230.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 600 0.000256 1024 125 480 51968 6.29091 3.41405 43.5534 104.845 158.229 158.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 310 0.000512 512 87 400 3584 3.31971 0.794304 1.69088 25.4728 31.4605 31.6006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 580 0.000512 2048 165 1080 20832 5.0017 3.48006 68.7674 104.911 182.258 182.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1260 0.000256 512 110 240 72576 2.23133 1.70922 13.4708 52.49 69.9972 70.0897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1350 0.000512 512 60 240 37744 0.831488 5.72621 26.3125 32.9115 32.9687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 890 0.000128 512 310 560 86016 10.7768 3.40272 41.5495 103.636 159.574 159.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1370 0.000256 2048 60 840 75768 7.09331 160.848 209.77 377.753 377.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1810 6.4e-05 512 370 920 277760 13.2928 6.72976 220.299 209.516 450.021 450.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 690 6.4e-05 1024 140 2760 231168 31.7064 13.5291 1135.62 418.693 1599.73 1599.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1560 0.000512 2048 70 1120 37744 3.57008 82.0347 104.73 190.386 190.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 600 0.000256 1024 125 480 51968 6.28067 3.41376 27.4323 104.922 142.175 142.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 40 310 0.000512 512 87 400 0 0.74384 0.005312 24.2507 25.0796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 580 0.000512 2048 165 1080 20160 4.94666 4.16022 42.7733 128.108 180.165 155.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1260 0.000256 512 110 240 72576 2.22579 1.70598 8.76986 52.5255 65.3233 65.4133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1350 0.000512 512 60 240 37632 0.829952 3.69254 26.2819 30.8473 30.9034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 890 0.000128 512 310 560 78848 10.9027 3.36896 24.7588 101.429 140.669 140.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1370 0.000256 2048 60 840 75712 7.05942 101.071 209.847 318.02 318.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1810 6.4e-05 512 370 920 275968 13.3445 6.72688 140.83 209.564 370.649 370.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 690 6.4e-05 1024 140 2760 229376 31.8081 13.5188 704.653 418.761 1168.93 1169.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1560 0.000512 2048 70 1120 37632 3.56214 71.9173 104.491 180.022 180.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 600 0.000256 1024 125 480 51072 6.33994 3.42733 27.8503 104.911 142.656 142.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 40 310 0.000512 512 87 400 0 0.79792 0.004864 25.4658 26.3507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 580 0.000512 2048 165 1080 20160 4.93766 4.20157 34.3377 128.789 172.443 146.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1260 0.000256 512 110 240 72576 2.23818 1.71296 7.92278 52.5198 64.4942 64.5879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1350 0.000512 512 60 240 37632 0.834976 3.01875 26.2952 30.1921 30.2469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 890 0.000128 512 310 560 75264 11.1864 3.36752 19.6887 101.225 135.679 135.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1370 0.000256 2048 60 840 75600 7.05165 82.0087 209.447 298.554 298.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1810 6.4e-05 512 370 920 274176 13.4875 6.7335 113.751 209.405 343.559 343.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 690 6.4e-05 1024 140 2760 231168 31.7234 13.527 577.792 418.486 1041.72 1041.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1560 0.000512 2048 70 1120 37888 3.58704 113.054 104.893 221.588 221.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 600 0.000256 1024 125 480 51712 6.26739 3.40781 39.9485 104.591 154.339 154.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 310 0.000512 512 87 400 4096 3.41987 0.832864 1.85034 26.3174 32.6007 32.7469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 580 0.000512 2048 165 1080 20736 4.97882 3.46995 63.943 104.671 177.166 177.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1260 0.000256 512 110 240 72448 2.21958 1.70502 12.6364 52.3636 69.0192 69.1131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1350 0.000512 512 60 240 37760 0.834208 5.42995 26.3117 32.6182 32.6753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 890 0.000128 512 310 560 86016 10.9311 3.41443 39.0663 104.586 158.208 158.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1370 0.000256 2048 60 840 75712 7.07002 150.016 209.461 366.596 366.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1810 6.4e-05 512 370 920 278528 13.1623 6.70704 205.981 208.923 434.957 435.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 690 6.4e-05 1024 140 2760 229376 31.6902 13.7667 1031.4 417.652 1494.7 1494.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1560 0.000512 2048 70 1120 37760 3.58256 76.7075 104.726 185.072 185.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 600 0.000256 1024 125 480 51200 6.29411 3.4104 25.6423 104.683 140.156 140.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 40 310 0.000512 512 87 400 0 0.778016 0.004768 24.9279 25.7898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 580 0.000512 2048 165 1080 20480 5.00454 4.2575 40.7126 129.779 179.932 154.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1260 0.000256 512 110 240 72192 2.22512 1.70803 8.36893 52.4121 64.8127 64.9076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1350 0.000512 512 60 240 37632 0.830784 3.49194 26.2678 30.6329 30.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 890 0.000128 512 310 560 81920 11.2409 3.41133 24.1826 104.632 143.67 143.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1370 0.000256 2048 60 840 75648 7.07584 94.9125 209.469 311.5 311.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1810 6.4e-05 512 370 920 278528 13.164 6.70646 132.5 208.965 361.525 361.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 690 6.4e-05 1024 140 2760 229376 31.7343 13.4866 631.76 417.748 1094.92 1095.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1560 0.000512 2048 70 1120 37632 3.56966 64.305 104.659 172.585 172.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 600 0.000256 1024 125 480 50688 6.20621 3.36784 20.6396 103.492 133.832 133.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 40 310 0.000512 512 87 400 0 0.77728 0.004096 24.9913 25.8497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 580 0.000512 2048 165 1080 19968 4.95085 4.19312 32.5163 128.731 170.568 144.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1260 0.000256 512 110 240 72192 2.22083 1.70326 6.89258 52.3268 63.2394 63.3321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1350 0.000512 512 60 240 37632 0.831712 2.9376 26.3352 30.1477 30.2044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 890 0.000128 512 310 560 73728 10.9726 3.3519 17.8859 99.2792 131.694 131.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1370 0.000256 2048 60 840 75456 7.14749 77.3401 209.326 293.855 293.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1810 6.4e-05 512 370 920 270336 13.2537 6.61709 103.449 206.461 329.961 330.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 690 6.4e-05 1024 140 2760 221184 31.9663 13.32 500.693 412.809 958.974 959.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1560 0.000512 2048 70 1120 37872 3.59219 116.769 104.966 225.379 225.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 600 0.000256 1024 125 480 51264 6.30058 3.41059 40.318 104.61 154.762 154.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 310 0.000512 512 87 400 2304 3.33072 0.772192 1.25997 24.9671 30.512 30.6565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 580 0.000512 2048 165 1080 20736 4.99642 3.46445 65.601 104.698 178.859 178.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1260 0.000256 512 110 240 72576 2.2337 1.71194 12.9332 52.5669 69.5464 69.6381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1350 0.000512 512 60 240 37728 0.835232 5.604 26.3142 32.7996 32.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 890 0.000128 512 310 560 82944 10.8019 3.3905 39.153 102.274 155.828 155.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1370 0.000256 2048 60 840 75744 7.11101 153.406 209.75 370.309 370.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1810 6.4e-05 512 370 920 276480 13.2851 6.71789 210.726 208.936 439.849 439.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 690 6.4e-05 1024 140 2760 230400 31.6339 13.5078 1073.84 417.681 1536.85 1537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1560 0.000512 2048 70 1120 37728 3.57738 84.3052 104.675 192.608 192.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 600 0.000256 1024 125 480 50688 6.25146 3.38656 26.2937 103.835 139.892 140.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 40 310 0.000512 512 87 400 0 0.774144 0.005536 24.9324 25.7931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 580 0.000512 2048 165 1080 20160 4.96496 4.21706 42.5933 128.95 180.906 155.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1260 0.000256 512 110 240 72000 2.22989 1.70496 8.51782 52.3709 64.9204 65.0154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1350 0.000512 512 60 240 37584 0.831456 3.70483 26.2404 30.8202 30.8756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 890 0.000128 512 310 560 73728 10.9748 3.34794 22.944 99.1416 136.615 136.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1370 0.000256 2048 60 840 75600 7.11965 100.585 209.361 317.11 317.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1810 6.4e-05 512 370 920 271872 13.3162 6.6601 136.467 207.339 363.965 364.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 690 6.4e-05 1024 140 2760 225792 31.6573 13.3828 683.075 414.298 1142.6 1142.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1560 0.000512 2048 70 1120 37584 3.56477 75.6539 104.488 183.76 183.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 600 0.000256 1024 125 480 50112 6.36749 3.41261 23.2517 104.714 137.874 137.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 40 310 0.000512 512 87 400 0 0.710656 0.006144 23.4375 24.2344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 580 0.000512 2048 165 1080 19872 4.92253 4.08358 36.706 126.115 172.005 147.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1260 0.000256 512 110 240 71712 2.24147 1.71027 7.58838 52.424 64.0604 64.1536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1350 0.000512 512 60 240 37584 0.835584 3.27504 26.2997 30.4545 30.5117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 890 0.000128 512 310 560 82944 10.8218 3.38912 22.8314 102.287 139.537 139.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1370 0.000256 2048 60 840 75600 7.13114 88.6626 209.576 305.412 305.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1810 6.4e-05 512 370 920 276480 13.2857 6.71949 121.587 208.85 350.629 350.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 690 6.4e-05 1024 140 2760 228096 31.9139 13.5066 607.226 417.52 1070.35 1070.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1560 0.000512 2048 70 1120 37440 3.56147 69.3862 104.377 177.377 177.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 600 0.000256 1024 125 480 48384 6.23821 3.33552 20.148 102.576 132.424 132.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 40 310 0.000512 512 87 400 0 0.78128 0.005088 25.0533 25.9197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 580 0.000512 2048 165 1080 19584 4.92429 4.16253 32.0308 128.004 169.301 143.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 1260 0.000256 512 110 240 71424 2.21814 1.68979 7.07558 52.1263 63.2102 63.3027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1350 0.000512 512 60 240 37440 0.830976 2.90701 26.2656 30.0469 30.1029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 890 0.000128 512 310 560 73728 10.9636 3.3519 18.5024 99.3226 132.352 132.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1370 0.000256 2048 60 840 75456 7.05194 78.0055 209.549 294.65 294.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1810 6.4e-05 512 370 920 267264 13.1828 6.57622 105.222 204.429 329.594 329.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 690 6.4e-05 1024 140 2760 221184 31.4252 13.2547 524.623 408.675 978.164 978.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1560 0.000512 2048 70 1120 37840 3.57808 113.137 104.911 221.68 221.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 600 0.000256 1024 125 480 51200 6.26086 3.39149 38.021 104.202 152.005 152.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 310 0.000512 512 87 400 2560 3.45517 0.816928 1.3616 26.0074 31.822 31.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 580 0.000512 2048 165 1080 20480 4.96291 3.44714 60.8225 104.299 173.631 173.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1260 0.000256 512 110 240 72320 2.21741 1.7023 12.2022 52.3853 68.6068 68.7042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1350 0.000512 512 60 240 37680 0.828992 5.22979 26.2905 32.3916 32.4493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 890 0.000128 512 310 560 81920 10.9995 3.3968 36.2868 103.326 154.219 154.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1370 0.000256 2048 60 840 75680 7.08608 144.638 209.627 361.395 361.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1810 6.4e-05 512 370 920 279040 13.2404 6.72646 201.739 209.825 431.716 431.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 690 6.4e-05 1024 140 2760 230400 31.7795 13.5168 1003.25 419.455 1468.19 1468.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1560 0.000512 2048 70 1120 37760 3.58 82.7986 104.824 191.255 191.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 600 0.000256 1024 125 480 49920 6.23926 3.36982 25.3756 103.369 138.482 138.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 40 310 0.000512 512 87 400 0 0.749568 0.0056 24.2652 25.1001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 580 0.000512 2048 165 1080 19840 4.94432 4.1576 40.3967 127.834 177.513 152.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1260 0.000256 512 110 240 71680 2.21706 1.69411 8.32413 52.1827 64.5174 64.6068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1350 0.000512 512 60 240 37600 0.829248 3.58195 26.2741 30.7273 30.7831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 890 0.000128 512 310 560 81920 10.9937 3.39808 25.0418 103.296 142.945 143.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1370 0.000256 2048 60 840 75520 7.05792 97.3807 209.24 313.724 313.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1810 6.4e-05 512 370 920 276480 13.3329 6.71376 136.204 209.807 366.247 366.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 690 6.4e-05 1024 140 2760 230400 31.7351 13.5127 681.996 419.228 1146.66 1146.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1560 0.000512 2048 70 1120 37680 3.58093 73.5956 104.81 182.041 182.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 600 0.000256 1024 125 480 49920 6.25946 3.37286 21.4246 103.459 134.643 134.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 40 310 0.000512 512 87 400 0 0.820416 0.004576 26.0288 26.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 580 0.000512 2048 165 1080 20160 4.94784 4.23898 35.0488 129.797 174.216 147.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1260 0.000256 512 110 240 72000 2.22659 1.70717 7.15021 52.4423 63.6251 63.7187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1350 0.000512 512 60 240 37440 0.831104 0 26.2134 27.0535 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1560 0.000512 2048 70 1120 37440 3.56352 69.5849 104.382 177.582 177.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 600 0.000256 1024 125 480 48640 6.32045 3.37357 20.1028 103.567 133.491 133.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1560 0.000512 2048 70 1120 37824 3.5807 108.415 104.892 216.941 216.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 600 0.000256 1024 125 480 51456 6.25219 3.40506 35.7131 104.37 149.86 149.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 310 0.000512 512 87 400 3072 3.2752 0.777664 1.53091 24.9816 30.7415 30.8879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 580 0.000512 2048 165 1080 20352 4.97331 3.45702 56.9271 104.493 169.95 170.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1260 0.000256 512 110 240 72576 2.21987 1.70656 11.5325 52.5178 68.0785 68.1699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1350 0.000512 512 60 240 37728 0.832672 4.95002 26.3293 32.1564 32.2142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 890 0.000128 512 310 560 79872 11.1421 3.39501 33.2571 103.316 151.316 151.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1370 0.000256 2048 60 840 75648 7.09808 135.281 209.541 351.966 352.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1810 6.4e-05 512 370 920 276480 13.1582 6.68061 187.085 208.418 415.523 415.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 690 6.4e-05 1024 140 2760 227328 31.6623 13.4418 923.201 416.65 1385.14 1385.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1560 0.000512 2048 70 1120 37632 3.56781 80.5261 104.654 188.801 188.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 600 0.000256 1024 125 480 50688 6.20794 3.37277 25.3558 103.494 138.558 138.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 40 310 0.000512 512 87 400 0 0.77824 0.005888 24.9942 25.8597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 580 0.000512 2048 165 1080 19968 4.94589 4.19526 40.2291 128.737 178.292 152.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1260 0.000256 512 110 240 72192 2.21603 1.70237 8.3408 52.3286 64.6886 64.7851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1350 0.000512 512 60 240 37632 0.831392 3.56733 26.3352 30.7772 30.8347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 890 0.000128 512 310 560 73728 10.9696 3.35258 22.2046 99.2755 136.007 136.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1370 0.000256 2048 60 840 75456 7.36701 96.2956 209.322 313.029 313.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1810 6.4e-05 512 370 920 270336 13.2278 6.6192 130.039 206.457 356.527 356.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 690 6.4e-05 1024 140 2760 221184 31.9467 13.3157 643.93 412.734 1102.13 1102.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1560 0.000512 2048 70 1120 37440 3.56218 71.1148 104.392 179.12 179.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 600 0.000256 1024 125 480 48384 6.2457 3.34371 20.5509 102.587 132.858 132.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 310 0.000512 512 87 400 0 0.778752 0.004672 25.0552 25.9178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 580 0.000512 2048 165 1080 19584 4.92416 4.15757 32.8165 128.015 170.095 144.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1260 0.000256 512 110 240 71424 2.21837 1.69222 6.72883 52.1341 62.8735 62.9658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1350 0.000512 512 60 240 37440 0.833536 2.96525 26.2699 30.1106 30.1679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 890 0.000128 512 310 560 73728 10.9676 3.34877 18.7406 99.3377 132.604 132.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1370 0.000256 2048 60 840 75456 7.07174 79.6836 209.57 296.371 296.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1810 6.4e-05 512 370 920 267264 13.1675 6.57408 107.264 204.454 331.64 331.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 690 6.4e-05 1024 140 2760 221184 31.4393 13.5437 533.413 408.791 987.384 987.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1560 0.000512 2048 70 1120 37248 3.5472 66.1309 104.144 173.874 173.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 600 0.000256 1024 125 480 49152 6.29302 3.37696 19.8414 103.748 133.387 133.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 310 0.000512 512 87 400 0 0.782816 0.0056 25.1216 25.9887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 580 0.000512 2048 165 1080 19968 4.98406 4.22925 31.8457 129.375 170.612 144.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1260 0.000256 512 110 240 70656 2.21389 1.6937 6.53107 51.9427 62.482 62.5725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1350 0.000512 512 60 240 37248 0.827872 2.79757 26.2035 29.872 29.9257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 890 0.000128 512 310 560 73728 10.9971 3.34822 17.8212 99.4034 131.782 131.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1370 0.000256 2048 60 840 75264 7.23162 75.3521 209.322 291.948 292.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1810 6.4e-05 512 370 920 270336 13.2649 6.62323 102.14 206.584 328.799 328.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 690 6.4e-05 1024 140 2760 221184 32.016 13.3266 502.486 413.041 961.064 961.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1560 0.000512 2048 70 1120 37800 3.58003 109.355 104.779 217.764 217.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 600 0.000256 1024 125 480 51200 6.30272 3.41046 36.9583 104.359 151.156 151.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 310 0.000512 512 87 400 3200 3.42253 0.819072 1.61258 26.0048 32.038 32.1803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 580 0.000512 2048 165 1080 20400 5.00269 3.46736 58.886 104.485 171.94 172.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1260 0.000256 512 110 240 72400 2.23722 1.71158 11.8458 52.5162 68.409 68.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1350 0.000512 512 60 240 37700 0.831872 5.15066 26.2942 32.3197 32.3765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 890 0.000128 512 310 560 83200 10.9629 3.40326 35.9651 103.255 153.792 153.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1370 0.000256 2048 60 840 75700 7.0673 140.214 209.561 356.887 356.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1810 6.4e-05 512 370 920 275200 13.3027 6.71062 195.348 208.39 423.937 424.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 690 6.4e-05 1024 140 2760 227200 31.8904 13.4839 967.099 416.85 1429.51 1429.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1560 0.000512 2048 70 1120 37600 3.56694 83.9499 104.579 192.148 192.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 600 0.000256 1024 125 480 49600 6.27917 3.37958 25.1376 103.491 138.415 138.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 40 310 0.000512 512 87 400 0 0.819296 0.004512 26.0262 26.9324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 580 0.000512 2048 165 1080 20000 4.96979 4.2384 40.2149 129.773 179.379 152.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1260 0.000256 512 110 240 72000 2.23123 1.71008 8.26307 52.3524 64.6614 64.7804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1350 0.000512 512 60 240 37600 0.832064 3.52051 26.3158 30.7117 30.7651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 890 0.000128 512 310 560 76800 11.3932 3.40637 23.0789 103.391 141.481 141.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1370 0.000256 2048 60 840 75600 7.05203 96.3379 209.705 313.139 313.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1810 6.4e-05 512 370 920 268800 13.3637 6.63142 129.385 206.531 356.09 356.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 690 6.4e-05 1024 140 2760 224000 31.706 13.3652 650.727 412.702 1108.69 1108.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1560 0.000512 2048 70 1120 37500 3.56557 71.9442 104.509 180.073 180.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 600 0.000256 1024 125 480 50400 6.2713 3.38541 22.2213 103.557 135.566 135.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1560 0.000512 2048 70 1120 37200 3.53664 68.8185 103.956 176.366 176.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 600 0.000256 1024 125 480 48000 6.35411 3.37734 20.3323 103.674 133.864 133.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1560 0.000512 2048 70 1104 37920 3.59056 95.0231 104.879 203.543 203.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 600 0.000256 1024 125 480 50432 6.34586 3.41437 52.1368 104.915 166.943 167.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 310 0.000512 512 87 432 1024 3.57232 0.828672 0.703968 26.3099 31.5913 31.7338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 580 0.000512 2048 165 1056 20608 4.97642 3.46522 54.7755 104.606 167.923 168.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1260 0.000256 512 110 240 72064 2.22598 1.70557 17.5035 52.5284 74.0673 74.1606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1350 0.000512 512 60 240 37792 0.833024 4.16966 26.3128 31.3556 31.4122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 890 0.000128 512 310 576 75776 11.6502 3.40992 28.0511 104.586 147.913 148.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1370 0.000256 2048 60 864 75712 7.07584 119.369 209.591 336.078 336.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1810 6.4e-05 512 370 912 279552 13.1714 6.73603 161.344 209.633 391.066 391.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 690 6.4e-05 1024 140 2784 230400 31.7108 13.5107 807.043 419.057 1271.51 1271.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1560 0.000512 2048 70 1104 37888 3.5879 66.2296 104.929 174.8 174.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 600 0.000256 1024 125 480 50176 6.34518 3.41165 51.7209 104.666 166.276 166.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1560 0.000512 2048 70 1104 37824 3.5785 55.9288 104.768 164.33 164.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 600 0.000256 1024 125 480 49920 6.32038 3.40378 51.0978 104.302 165.253 165.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1560 0.000512 2048 70 1104 37920 3.59274 90.8245 104.941 199.41 199.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 600 0.000256 1024 125 480 50560 6.35882 3.42221 30.6749 104.976 145.558 145.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 10 48 310 0.000512 512 87 432 0 0.8192 0.004256 25.9138 26.8205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 580 0.000512 2048 165 1056 20640 4.99126 4.28368 50.9256 130.499 190.882 164.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1260 0.000256 512 110 240 72000 2.23654 1.71363 9.88829 52.5561 66.4966 66.5907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1350 0.000512 512 60 240 37760 0.831808 3.98813 26.3066 31.17 31.2288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 890 0.000128 512 310 576 76800 11.6607 3.42016 27.1168 104.987 147.39 147.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1370 0.000256 2048 60 864 75720 7.12384 114.67 209.837 331.675 331.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1810 6.4e-05 512 370 912 279040 13.2589 6.72768 156.257 209.721 386.149 386.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 690 6.4e-05 1024 140 2784 230400 31.8282 13.5258 778.062 419.255 1242.86 1243.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1560 0.000512 2048 70 1104 37840 3.58371 64.809 104.788 173.234 173.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 600 0.000256 1024 125 480 49920 6.31357 3.39149 21.8645 104.118 135.819 135.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 48 310 0.000512 512 87 432 0 0.81952 0.004448 25.9332 26.8389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 580 0.000512 2048 165 1056 20480 4.96605 4.26221 38.4329 130.149 177.995 151.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1260 0.000256 512 110 240 71680 2.22189 1.7025 16.1237 52.4576 72.605 72.6958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1350 0.000512 512 60 240 37680 0.829632 2.6673 26.2698 29.8113 29.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 890 0.000128 512 310 576 71680 11.7523 3.40224 17.0676 103.244 135.681 135.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1370 0.000256 2048 60 864 75680 7.09632 75.5861 209.629 292.355 292.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1810 6.4e-05 512 370 912 279040 13.227 6.72563 102.006 209.653 331.798 331.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 690 6.4e-05 1024 140 2784 230400 31.7791 13.5584 510.503 419.116 975.148 975.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1560 0.000512 2048 70 1104 37800 3.58186 55.4255 104.782 163.841 163.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 600 0.000256 1024 125 480 49920 6.37926 3.41811 47.9122 104.594 162.432 162.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 48 310 0.000512 512 87 432 0 0.821248 0.004928 25.9469 26.8563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 580 0.000512 2048 165 1056 20640 5.00234 4.29667 34.1781 130.692 174.352 147.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1260 0.000256 512 110 240 71520 2.23594 1.70618 16.1776 52.362 72.5884 72.6812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1350 0.000512 512 60 240 37680 0.835392 2.31232 26.296 29.4867 29.5509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 890 0.000128 512 310 576 69120 11.9837 3.40758 13.9595 103.258 132.818 132.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1370 0.000256 2048 60 864 75600 7.10451 62.029 209.498 278.674 278.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1810 6.4e-05 512 370 912 276480 13.2911 6.72083 84.8244 208.8 313.821 313.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 690 6.4e-05 1024 140 2784 226560 32.0773 13.5066 413.211 417.414 876.396 876.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1560 0.000512 2048 70 1104 37920 3.5881 116.869 104.973 225.484 225.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 600 0.000256 1024 125 480 50304 6.3433 3.41642 40.3612 104.823 155.074 155.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 48 310 0.000512 512 87 432 0 0.8192 0.005568 25.9161 26.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 580 0.000512 2048 165 1056 20736 4.99171 4.29466 64.9722 130.789 205.225 178.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1260 0.000256 512 110 240 72000 2.23168 1.70822 13.2846 52.4786 69.7987 69.8914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1350 0.000512 512 60 240 37776 0.831488 5.53814 26.3276 32.7402 32.7954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 890 0.000128 512 310 576 73728 11.5812 3.39398 36.2205 103.274 154.676 154.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1370 0.000256 2048 60 864 75696 7.07885 160.588 209.703 377.412 377.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1810 6.4e-05 512 370 912 279552 13.1593 6.72534 215.924 209.411 445.397 445.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 690 6.4e-05 1024 140 2784 230400 31.7224 13.5066 1104.35 418.623 1568.39 1568.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1560 0.000512 2048 70 1104 37824 3.57581 79.3777 104.757 187.765 187.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 600 0.000256 1024 125 480 49920 6.31194 3.40077 30.0928 104.277 144.209 144.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1560 0.000512 2048 70 1104 37728 3.58061 68.5896 104.733 176.958 177.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 600 0.000256 1024 125 480 49536 6.30096 3.388 25.8276 103.931 139.577 139.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1560 0.000512 2048 70 1104 37632 3.56966 60.9071 104.591 169.12 169.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 600 0.000256 1024 125 480 49152 6.26682 3.3704 65.0907 103.469 178.325 178.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1560 0.000512 2048 70 1104 37912 3.58736 110.481 104.99 219.113 219.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 600 0.000256 1024 125 480 50176 6.37155 3.412 37.4993 104.842 152.256 152.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 48 310 0.000512 512 87 432 0 0.799328 0.004256 25.4101 26.2971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 580 0.000512 2048 165 1056 20608 5.01488 4.27478 60.2667 130.324 200.063 173.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1260 0.000256 512 110 240 71904 2.23757 1.7079 12.4961 52.4875 69.0307 69.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1350 0.000512 512 60 240 37744 0.831488 5.23264 26.3142 32.4206 32.4772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 890 0.000128 512 310 576 75264 11.5576 3.40378 34.8065 103.638 153.621 153.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1370 0.000256 2048 60 864 75712 7.14698 148.734 209.791 365.714 365.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1810 6.4e-05 512 370 912 279552 13.2154 6.72941 201.499 209.44 431.065 431.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 690 6.4e-05 1024 140 2784 229376 31.8863 13.525 1017.8 418.687 1482.08 1482.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1560 0.000512 2048 70 1104 37856 3.58394 77.1822 104.975 185.796 185.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 600 0.000256 1024 125 480 50176 6.35062 3.41734 24.1207 104.908 138.922 139.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1560 0.000512 2048 70 1104 37800 3.58611 67.2515 104.915 175.804 175.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 600 0.000256 1024 125 480 49728 6.40096 3.42646 19.7504 104.922 134.623 134.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 48 310 0.000512 512 87 432 0 0.797344 0.004096 25.4692 26.3521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 580 0.000512 2048 165 1056 19488 4.96701 4.20522 29.7992 128.808 167.961 141.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 1260 0.000256 512 110 240 71904 2.24368 1.71197 7.46669 52.5293 64.0486 64.1403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1350 0.000512 512 60 240 37632 0.834784 2.8119 26.3001 29.9872 30.0421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 890 0.000128 512 310 576 64512 12.0036 3.37152 16.2207 101.24 133.047 133.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1370 0.000256 2048 60 864 75600 7.08051 77.0846 209.649 293.857 293.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1810 6.4e-05 512 370 912 279552 13.2078 6.72845 107.068 209.364 336.55 336.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 690 6.4e-05 1024 140 2784 225792 32.3473 13.5328 516.086 418.543 980.69 980.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1560 0.000512 2048 70 1104 37632 3.5703 59.7402 104.689 168.054 168.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 600 0.000256 1024 125 480 48384 6.33987 3.38336 22.0656 103.867 135.787 135.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1560 0.000512 2048 70 1104 37888 3.59014 104.856 104.875 213.372 213.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 600 0.000256 1024 125 480 50176 6.33958 3.41133 36.3657 104.609 150.855 150.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1560 0.000512 2048 70 1104 37760 3.58019 72.2627 104.689 180.586 180.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 600 0.000256 1024 125 480 50176 6.34138 3.40464 23.7327 104.68 138.287 138.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1560 0.000512 2048 70 1104 37632 3.5713 63.1215 104.592 171.337 171.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 600 0.000256 1024 125 480 49152 6.27914 3.37149 19.8378 103.47 133.085 133.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1560 0.000512 2048 70 1104 37632 3.57427 57.3797 104.701 165.708 165.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 600 0.000256 1024 125 480 49152 6.39683 3.41254 17.8116 104.866 132.614 132.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1560 0.000512 2048 70 1104 37872 3.584 108.211 104.836 216.68 216.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 600 0.000256 1024 125 480 50112 6.34682 3.40742 35.1062 104.52 149.511 149.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1560 0.000512 2048 70 1104 37728 3.57581 80.5025 104.73 188.861 188.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 600 0.000256 1024 125 480 49536 6.29728 3.38605 24.7384 103.94 138.491 138.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1560 0.000512 2048 70 1104 37584 3.56269 72.1326 104.43 180.18 180.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 600 0.000256 1024 125 480 50112 6.3719 3.41738 21.3876 104.701 136.011 136.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1560 0.000512 2048 70 1104 37440 3.56 68.9558 104.337 176.904 176.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 600 0.000256 1024 125 480 48384 6.24355 3.39053 20.5218 102.569 132.85 132.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1560 0.000512 2048 70 1104 37840 3.5839 107.177 104.773 215.586 215.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 600 0.000256 1024 125 480 49920 6.30406 3.39162 34.838 104.098 148.766 148.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 48 310 0.000512 512 87 432 0 0.817248 0.0048 25.9182 26.8229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 580 0.000512 2048 165 1056 20480 4.96634 4.26198 56.0486 130.119 195.578 168.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1260 0.000256 512 110 240 71680 2.2223 1.70189 11.7998 52.3385 68.1581 68.2512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1350 0.000512 512 60 240 37680 0.829536 4.9633 26.266 32.1039 32.1577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 890 0.000128 512 310 576 71680 11.746 3.39923 31.654 103.227 150.24 150.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1370 0.000256 2048 60 864 75680 7.06355 139.717 209.598 356.424 356.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1810 6.4e-05 512 370 912 279040 13.2348 6.72154 189.817 209.626 419.58 419.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 690 6.4e-05 1024 140 2784 230400 31.7749 13.5311 936.632 419.054 1401.18 1401.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1560 0.000512 2048 70 1104 37760 3.57786 80.6691 104.77 189.069 189.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 600 0.000256 1024 125 480 48640 6.2897 3.37037 24.3091 103.355 137.454 137.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1560 0.000512 2048 70 1104 37680 3.584 71.1795 104.846 179.662 179.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 600 0.000256 1024 125 480 48000 6.33478 3.3751 20.2422 103.537 133.615 133.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 48 310 0.000512 512 87 432 0 0.820544 0.005952 26.0492 26.9561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 580 0.000512 2048 165 1056 20160 4.95616 4.23866 33.5217 129.893 172.789 145.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1260 0.000256 512 110 240 71040 2.23827 1.70653 7.17926 52.4804 63.7054 63.7993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1350 0.000512 512 60 240 37440 0.8296 0 26.2328 27.0725 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1560 0.000512 2048 70 1104 37440 3.56144 66.4992 104.431 174.543 174.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 600 0.000256 1024 125 480 48640 6.31382 3.3751 19.6796 103.655 133.152 133.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1560 0.000512 2048 70 1100 37920 3.5799 95.5228 104.934 204.089 204.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 600 0.000256 1024 125 500 49408 6.39066 3.41658 53.8656 104.986 168.791 168.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 310 0.000512 512 87 400 2048 3.51725 0.831488 0.8992 26.3271 31.7543 31.9019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 580 0.000512 2048 165 1050 20224 4.9864 3.46262 55.857 104.677 169.079 169.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1260 0.000256 512 110 250 71808 2.23059 1.70579 18.4686 52.5625 75.0757 75.1698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1350 0.000512 512 60 250 37728 0.83248 4.53632 26.3253 31.7361 31.7948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 890 0.000128 512 310 600 83968 11.0684 3.40672 32.4751 104.66 151.821 151.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1370 0.000256 2048 60 850 75776 7.05741 122.27 209.801 339.17 339.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1810 6.4e-05 512 370 900 279552 13.1858 6.73376 162.81 209.768 392.685 392.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 690 6.4e-05 1024 140 2800 230400 31.7048 13.4932 835.551 419.345 1300.28 1300.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1560 0.000512 2048 70 1100 37888 3.58163 68.5433 104.936 177.113 177.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 600 0.000256 1024 125 500 49152 6.38653 3.40989 53.9527 104.684 168.562 168.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 310 0.000512 512 87 400 2048 3.54243 0.832768 0.881376 26.3399 31.7799 31.9242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 580 0.000512 2048 165 1050 20224 5.00013 3.47152 41.5212 104.759 154.854 154.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1260 0.000256 512 110 250 71424 2.22653 1.70368 18.2711 52.4146 74.7232 74.8186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1350 0.000512 512 60 250 37696 0.831424 2.97082 26.3316 30.1752 30.2334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 890 0.000128 512 310 600 81920 11.23 3.41126 20.7334 104.68 140.267 140.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1370 0.000256 2048 60 850 75712 7.06918 78.2295 209.715 295.06 295.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1810 6.4e-05 512 370 900 278528 13.1644 6.72973 105.531 209.178 334.789 334.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 690 6.4e-05 1024 140 2800 229376 31.6894 13.4864 540.877 418.007 1004.25 1004.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1560 0.000512 2048 70 1100 37824 3.58112 58.9674 104.763 167.363 167.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 600 0.000256 1024 125 500 48384 6.39098 3.40205 52.7944 104.295 167.014 167.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 8 50 310 0.000512 512 87 400 0 0.77712 0.004224 24.9037 25.7671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 580 0.000512 2048 165 1050 19968 4.99571 4.23005 83.426 129.324 222.162 196.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1260 0.000256 512 110 250 71424 2.22998 1.70835 18.4797 52.482 74.9983 75.0906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1350 0.000512 512 60 250 37632 0.830368 2.436 26.2798 29.5904 29.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 890 0.000128 512 310 600 79872 11.1497 3.39558 16.9061 103.237 134.896 135.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1370 0.000256 2048 60 850 75648 7.12378 64.3812 209.45 280.999 281.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1810 6.4e-05 512 370 900 276480 13.1693 6.68141 86.6597 208.257 314.954 315.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 690 6.4e-05 1024 140 2800 227328 31.6662 13.4472 440.997 416.333 902.633 902.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1560 0.000512 2048 70 1100 37920 3.59264 88.7884 104.872 197.304 197.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 600 0.000256 1024 125 500 49280 6.41606 3.42506 31.406 104.91 146.286 146.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 310 0.000512 512 87 400 1280 3.51658 0.817152 0.763008 25.9572 31.2293 31.3706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 580 0.000512 2048 165 1050 20160 5.00598 3.46061 50.3922 104.53 163.49 163.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1260 0.000256 512 110 250 71840 2.24493 1.83501 10.3814 52.5272 67.0862 67.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1350 0.000512 512 60 250 37720 0.829696 4.19443 26.2984 31.3636 31.4203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 890 0.000128 512 310 600 84480 11.1071 3.4177 30.2723 104.918 149.92 150.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1370 0.000256 2048 60 850 75760 7.07085 113.819 209.611 330.542 330.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1810 6.4e-05 512 370 900 279040 13.2685 6.73194 153.356 209.591 383.137 383.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 690 6.4e-05 1024 140 2800 230400 31.829 13.5202 792.506 419.001 1257.04 1257.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1560 0.000512 2048 70 1100 37840 3.57376 64.6164 104.852 173.097 173.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 600 0.000256 1024 125 500 48640 6.36758 3.38998 21.9245 104.188 135.995 136.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 50 310 0.000512 512 87 400 0 0.818208 0.004384 25.9484 26.8493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 580 0.000512 2048 165 1050 19840 4.97853 4.26941 36.2341 130.237 175.897 149.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1260 0.000256 512 110 250 71360 2.22746 1.70288 16.5639 52.4868 73.0818 73.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1350 0.000512 512 60 250 37680 0.832832 2.75296 26.327 29.9556 30.0101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 890 0.000128 512 310 600 81920 11.0125 3.40144 19.2588 103.315 137.192 137.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1370 0.000256 2048 60 850 75680 7.04426 73.1744 209.668 289.928 289.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1810 6.4e-05 512 370 900 279040 13.2276 6.72358 98.4037 209.792 328.326 328.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 690 6.4e-05 1024 140 2800 230400 31.7647 13.5283 509.634 419.494 974.609 974.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1560 0.000512 2048 70 1100 37800 3.5799 55.714 104.863 164.209 164.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 600 0.000256 1024 125 500 48960 6.42211 3.41731 48.8943 104.684 163.548 163.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 50 310 0.000512 512 87 400 0 0.821248 0.005696 25.9729 26.8817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 580 0.000512 2048 165 1050 20160 5.01965 4.29424 33.7992 130.81 174.103 147.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1260 0.000256 512 110 250 71520 2.2335 1.70765 16.7078 52.4101 73.1598 73.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1350 0.000512 512 60 250 37560 0.829312 2.4096 26.2783 29.5593 29.6223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 890 0.000128 512 310 600 76800 11.3884 3.39965 15.4781 103.349 133.826 133.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1370 0.000256 2048 60 850 75600 7.05635 61.4911 209.591 278.183 278.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1810 6.4e-05 512 370 900 276480 13.2992 6.71466 82.7404 208.984 311.92 312.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 690 6.4e-05 1024 140 2800 226560 32.0602 13.5045 420.636 417.785 884.175 884.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1560 0.000512 2048 70 1100 37760 3.584 48.7714 104.735 157.144 157.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 600 0.000256 1024 125 500 47360 6.36627 3.36685 46.6232 103.336 159.823 159.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1560 0.000512 2048 70 1100 37920 3.5905 115.203 104.962 223.807 223.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 600 0.000256 1024 125 500 49152 6.3929 3.41606 40.5918 104.822 155.35 155.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 310 0.000512 512 87 400 1536 3.50269 0.817152 0.904416 25.9804 31.3853 31.5264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 580 0.000512 2048 165 1050 20352 4.99475 3.47494 62.7445 104.875 176.186 176.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1260 0.000256 512 110 250 71616 2.23139 1.70768 13.4796 52.4785 69.9964 70.0887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1350 0.000512 512 60 250 37728 0.831616 5.66477 26.3302 32.869 32.9241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 890 0.000128 512 310 600 79872 11.1512 3.40237 38.8322 103.275 156.871 157.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1370 0.000256 2048 60 850 75744 7.05254 155.516 209.727 372.338 372.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1810 6.4e-05 512 370 900 278016 13.2366 6.7216 205.297 209.406 434.85 435.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 690 6.4e-05 1024 140 2800 228864 31.8776 13.7853 1088.9 418.626 1553.39 1553.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1560 0.000512 2048 70 1100 37824 3.57805 77.9471 104.825 186.404 186.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 600 0.000256 1024 125 500 48384 6.37504 3.40294 29.5027 104.357 143.763 143.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 50 310 0.000512 512 87 400 0 0.77568 0.004928 24.9213 25.7848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 580 0.000512 2048 165 1050 19968 4.97866 4.23229 39.2973 129.4 178.092 152.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 1260 0.000256 512 110 250 71424 2.23133 1.70803 9.26518 52.5055 65.809 65.9052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1350 0.000512 512 60 250 37632 0.830976 3.61632 26.2971 30.7879 30.8449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 890 0.000128 512 310 600 79872 11.1373 3.39424 25.1748 103.3 143.218 143.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1370 0.000256 2048 60 850 75648 7.04922 96.8201 209.581 313.493 313.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1810 6.4e-05 512 370 900 276480 13.1517 6.68058 130.607 208.483 359.107 359.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 690 6.4e-05 1024 140 2800 227328 31.6809 14.4255 668.97 416.584 1131.85 1132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1560 0.000512 2048 70 1100 37728 3.5799 67.4159 104.733 175.789 175.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 600 0.000256 1024 125 500 48384 6.34928 3.3833 25.5852 103.945 139.393 139.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 50 310 0.000512 512 87 400 0 0.774144 0.005184 24.9581 25.8156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 580 0.000512 2048 165 1050 19584 4.99098 4.21478 43.1229 129.083 181.586 155.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1260 0.000256 512 110 250 71424 2.2328 1.70394 7.9199 52.4249 64.3823 64.4732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1350 0.000512 512 60 250 37584 0.83024 3.04538 26.3059 30.2227 30.2798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 890 0.000128 512 310 600 73728 10.9724 3.3464 19.0641 99.2427 132.836 132.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1370 0.000256 2048 60 850 75600 7.05475 79.049 209.646 295.794 295.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1810 6.4e-05 512 370 900 271872 13.3057 6.65837 105.025 207.453 332.619 332.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 690 6.4e-05 1024 140 2800 225792 31.6761 13.3859 542.742 414.805 1002.79 1002.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1560 0.000512 2048 70 1100 37632 3.56218 60.4557 104.502 168.577 168.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 600 0.000256 1024 125 500 47616 6.34074 3.37101 63.5375 103.4 176.78 176.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 50 310 0.000512 512 87 400 0 0.776608 0.008192 24.9682 25.8355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 580 0.000512 2048 165 1050 19200 4.9745 4.19267 39.425 128.607 177.384 151.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1260 0.000256 512 110 250 70656 2.22538 1.70349 22.4876 52.2813 78.7981 78.8911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1350 0.000512 512 60 250 37440 0.831008 2.62592 26.2143 29.7143 29.7797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 890 0.000128 512 310 600 73728 10.9726 3.35069 16.6473 99.1809 130.364 130.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1370 0.000256 2048 60 850 75456 7.04726 67.5185 209.195 283.807 283.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1810 6.4e-05 512 370 900 270336 13.2544 6.62118 89.9085 206.264 316.228 316.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 690 6.4e-05 1024 140 2800 221184 31.9618 13.3177 453.232 412.337 911.039 911.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1560 0.000512 2048 70 1100 37912 3.58941 108.11 104.879 216.63 216.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 600 0.000256 1024 125 500 49280 6.40893 3.41635 37.3459 104.745 152.044 152.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 50 310 0.000512 512 87 400 0 0.793984 0.006144 25.3904 26.2698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 580 0.000512 2048 165 1050 20160 5.02653 4.27043 57.6217 130.199 197.294 171.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1260 0.000256 512 110 250 71680 2.23946 1.71059 12.7666 52.4427 69.2615 69.3555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1350 0.000512 512 60 250 37688 0.830176 5.26522 26.2902 32.4289 32.4849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 890 0.000128 512 310 600 82432 11.0438 3.40378 37.0751 103.541 155.272 155.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1370 0.000256 2048 60 850 75712 7.05155 141.885 209.493 358.475 358.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1810 6.4e-05 512 370 900 277760 13.2967 6.72973 189.154 209.244 418.609 418.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 690 6.4e-05 1024 140 2800 229376 31.8668 13.527 1006.97 418.291 1470.85 1471.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1560 0.000512 2048 70 1100 37856 3.5879 75.9493 104.963 184.556 184.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 600 0.000256 1024 125 500 49280 6.39267 3.41606 24.0728 104.915 138.927 139.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1560 0.000512 2048 70 1100 37800 3.58835 64.7885 104.964 173.395 173.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 600 0.000256 1024 125 500 48384 6.46579 3.5929 19.8264 104.98 134.99 135.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 50 310 0.000512 512 87 400 0 0.798624 0.004192 25.4822 26.3653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 580 0.000512 2048 165 1050 19488 4.96746 4.20851 29.1864 128.874 167.414 141.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 1260 0.000256 512 110 250 71232 2.24954 1.7112 7.59203 52.5598 64.2079 64.3032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1350 0.000512 512 60 250 37464 0.83088 2.86035 26.2349 29.9676 30.0239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 890 0.000128 512 310 600 75264 11.1944 3.3703 18.6881 101.296 134.755 134.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1370 0.000256 2048 60 850 75600 7.06131 74.169 209.664 290.938 290.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1810 6.4e-05 512 370 900 274176 13.5148 6.7271 99.9827 209.479 329.888 330.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 690 6.4e-05 1024 140 2800 225792 32.3498 14.0524 510.872 418.774 976.236 976.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1560 0.000512 2048 70 1100 37632 3.56966 59.1929 104.692 167.504 167.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 600 0.000256 1024 125 500 48384 6.34118 3.38077 22.3058 103.876 136.031 136.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1560 0.000512 2048 70 1100 37888 3.57757 103.563 104.846 212.04 212.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 600 0.000256 1024 125 500 49152 6.37699 3.40525 36.813 104.597 151.314 151.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 310 0.000512 512 87 400 2048 3.52371 0.830912 1.08509 26.3184 31.9349 32.0795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 580 0.000512 2048 165 1050 20224 4.99421 3.46518 57.3306 104.672 170.561 170.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1260 0.000256 512 110 250 71424 2.22899 1.70227 12.7857 52.368 69.1819 69.2716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1350 0.000512 512 60 250 37696 0.831744 5.34125 26.2981 32.5121 32.5693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 890 0.000128 512 310 600 81920 11.2209 3.41373 36.9884 104.586 156.424 156.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1370 0.000256 2048 60 850 75712 7.04653 141.277 209.538 357.904 357.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1810 6.4e-05 512 370 900 278528 13.157 6.70618 190.706 208.93 419.677 419.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 690 6.4e-05 1024 140 2800 229376 31.7072 13.4834 967.963 417.662 1431 1431.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1560 0.000512 2048 70 1100 37760 3.57376 73.545 105.702 182.875 182.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 600 0.000256 1024 125 500 49152 6.38442 3.40787 24.4219 105.705 140.047 140.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 50 310 0.000512 512 87 400 0 0.776896 0.004096 25.169 26.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 580 0.000512 2048 165 1050 19968 5.02045 4.26048 37.8147 131.039 178.313 152.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1260 0.000256 512 110 250 71168 2.23526 1.70624 8.41072 52.9216 65.3737 65.4664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1350 0.000512 512 60 250 37632 0.831456 3.4857 26.5557 30.9158 30.9721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 890 0.000128 512 310 600 81920 11.2455 3.40806 24.2781 105.65 144.792 144.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1370 0.000256 2048 60 850 75648 7.05514 91.7171 211.589 310.405 310.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1810 6.4e-05 512 370 900 278528 13.1594 6.70925 122.717 211.011 353.777 353.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 690 6.4e-05 1024 140 2800 229376 31.7287 13.4837 623.66 421.838 1090.9 1091.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1560 0.000512 2048 70 1100 37632 3.56157 63.5909 104.582 171.788 171.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 600 0.000256 1024 125 500 47616 6.34259 3.36691 20.4322 103.467 133.743 133.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 50 310 0.000512 512 87 400 0 0.77824 0.004352 24.9876 25.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 580 0.000512 2048 165 1050 19200 4.98019 4.19715 30.3009 128.703 168.363 142.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1260 0.000256 512 110 250 70656 2.23264 1.70253 7.22374 52.3144 63.5748 63.6699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1350 0.000512 512 60 250 37440 0.82832 3.00656 26.238 30.1152 30.1752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 890 0.000128 512 310 600 73728 10.9681 3.35264 18.8782 99.2588 132.671 132.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1370 0.000256 2048 60 850 75456 7.04803 77.6082 209.343 294.044 294.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1810 6.4e-05 512 370 900 270336 13.2584 6.61693 101.476 206.407 327.943 328.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 690 6.4e-05 1024 140 2800 221184 31.9628 13.3184 495.756 412.622 953.857 954.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1560 0.000512 2048 70 1100 37632 3.57709 59.1933 104.653 167.477 167.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 600 0.000256 1024 125 500 49152 6.3951 3.40582 18.837 104.823 133.594 133.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1560 0.000512 2048 70 1100 37872 3.58026 110.811 104.826 219.272 219.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 600 0.000256 1024 125 500 48960 6.39946 3.41206 37.248 104.518 151.712 151.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 50 310 0.000512 512 87 400 0 0.776512 0.006144 24.8884 25.7505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 580 0.000512 2048 165 1050 20160 5.01206 4.24688 58.9269 129.496 197.859 172.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1260 0.000256 512 110 250 71712 2.24579 1.70995 12.9897 52.521 69.5652 69.6567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1350 0.000512 512 60 250 37656 0.830368 5.43264 26.2765 32.5824 32.6369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 890 0.000128 512 310 600 78336 11.1287 3.39136 36.2659 102.192 153.196 153.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1370 0.000256 2048 60 850 75672 7.07174 145.241 209.449 361.804 361.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1810 6.4e-05 512 370 900 276480 13.2903 6.71539 193.957 208.761 422.907 423.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 690 6.4e-05 1024 140 2800 228096 31.8726 13.5063 996.636 417.335 1459.54 1459.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1560 0.000512 2048 70 1100 37728 3.57158 82.6219 104.636 190.882 190.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 600 0.000256 1024 125 500 48384 6.35005 3.38688 26.2226 103.842 139.928 140.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 50 310 0.000512 512 87 400 0 0.776064 0.005824 24.9342 25.7969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 580 0.000512 2048 165 1050 19584 4.99098 4.21875 40.3882 128.965 178.742 153.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1260 0.000256 512 110 250 71424 2.23254 1.70237 9.2743 52.3752 65.6852 65.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1350 0.000512 512 60 250 37584 0.831104 3.8912 26.2812 31.0446 31.1034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 890 0.000128 512 310 600 73728 10.9723 3.35258 24.5636 99.152 138.249 138.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1370 0.000256 2048 60 850 75600 7.04512 103.088 209.455 319.629 319.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1810 6.4e-05 512 370 900 271872 13.3046 6.66048 135.318 207.362 362.825 362.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 690 6.4e-05 1024 140 2800 225792 31.6403 13.3814 703.37 414.335 1162.92 1163.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1560 0.000512 2048 70 1100 37584 3.56218 71.5549 104.411 179.581 179.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 600 0.000256 1024 125 500 48384 6.45427 3.41574 22.2698 104.69 136.954 137.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1560 0.000512 2048 70 1100 37440 3.55312 68.3439 104.251 176.201 176.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 600 0.000256 1024 125 500 46080 6.34579 3.33626 20.4432 102.497 132.751 132.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 50 310 0.000512 512 87 400 0 0.780096 0.00544 25.0344 25.8991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 580 0.000512 2048 165 1050 18432 4.97254 4.15725 30.6029 127.904 167.813 142.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1260 0.000256 512 110 250 70272 2.22669 1.69222 7.16877 52.088 63.2745 63.3655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1350 0.000512 512 60 250 37440 0.831552 3.11238 26.2822 30.2684 30.3271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 890 0.000128 512 310 600 73728 10.9717 3.34797 19.7264 99.2493 133.5 133.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1370 0.000256 2048 60 850 75456 7.05104 81.467 209.455 298.016 298.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1810 6.4e-05 512 370 900 267264 13.1665 6.56998 104.77 204.266 328.96 329.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 690 6.4e-05 1024 140 2800 221184 31.443 13.4171 541.302 408.344 994.696 994.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1560 0.000512 2048 70 1100 37440 3.56582 66.5468 104.536 174.701 174.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 600 0.000256 1024 125 500 48960 6.4497 3.4263 19.4673 105.011 134.48 134.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1560 0.000512 2048 70 1100 37840 3.57686 107.874 104.844 216.348 216.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 600 0.000256 1024 125 500 48640 6.35747 3.39216 35.7117 104.182 149.772 149.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 50 310 0.000512 512 87 400 0 0.813888 0.006112 25.9386 26.8405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 580 0.000512 2048 165 1050 19840 4.97866 4.26067 55.1566 130.219 194.798 168.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1260 0.000256 512 110 250 71360 2.2297 1.7032 12.4996 52.3784 68.9078 68.9998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1350 0.000512 512 60 250 37680 0.830304 5.25299 26.3209 32.4478 32.5039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 890 0.000128 512 310 600 81920 11.0134 3.39757 36.6425 103.302 154.566 154.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1370 0.000256 2048 60 850 75680 7.04678 139.403 209.655 356.149 356.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1810 6.4e-05 512 370 900 279040 13.2428 6.72522 189.712 209.782 419.65 419.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 690 6.4e-05 1024 140 2800 230400 31.7791 13.7605 978.664 419.363 1443.75 1443.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1560 0.000512 2048 70 1100 37760 3.57584 80.7485 104.74 189.122 189.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 600 0.000256 1024 125 500 47360 6.35734 3.37162 24.7421 103.332 137.933 138.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1560 0.000512 2048 70 1100 37680 3.58054 71.1229 104.841 179.597 179.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 600 0.000256 1024 125 500 48000 6.33408 3.3792 21.1069 103.531 134.475 134.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 50 310 0.000512 512 87 400 0 0.819264 0.006112 26.0526 26.9599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 580 0.000512 2048 165 1050 19200 4.98637 4.23142 32.1354 129.899 171.432 144.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1260 0.000256 512 110 250 71040 2.24006 1.70608 7.52125 52.481 64.0505 64.1418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1350 0.000512 512 60 250 37440 0.831584 3.12934 26.2704 30.2749 30.3329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 890 0.000128 512 310 600 76800 11.3702 3.40378 20.7982 103.412 139.191 139.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1370 0.000256 2048 60 850 75360 7.09837 81.8708 209.224 298.235 298.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1810 6.4e-05 512 370 900 268800 13.34 6.628 107.034 206.443 333.625 333.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 690 6.4e-05 1024 140 2800 222720 31.787 13.3448 552.688 412.701 1010.71 1010.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1560 0.000512 2048 70 1100 37440 3.56141 67.5492 104.419 175.583 175.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 600 0.000256 1024 125 500 46080 6.4344 3.36896 19.7611 103.653 133.341 133.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1560 0.000512 2048 70 1100 37200 3.52826 67.7827 103.975 175.339 175.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 600 0.000256 1024 125 500 48000 6.35882 3.38438 19.1016 103.743 132.713 132.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1560 0.000512 2048 70 1140 37888 3.59424 91.6593 104.839 200.146 200.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 600 0.000256 1024 125 480 49664 6.37235 3.41811 48.9803 104.872 163.776 163.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1560 0.000512 2048 70 1140 37824 3.58013 66.3265 104.779 174.738 174.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 600 0.000256 1024 125 480 49152 6.38672 3.40592 48.5094 104.6 163.032 163.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1560 0.000512 2048 70 1140 37824 3.58605 56.5307 104.94 165.112 165.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 600 0.000256 1024 125 480 49152 6.35501 3.40781 48.215 104.371 162.479 162.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1560 0.000512 2048 70 1140 37760 3.57795 49.8364 104.772 158.241 158.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 600 0.000256 1024 125 480 49152 6.40589 3.40998 48.375 104.671 162.993 163.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1560 0.000512 2048 70 1140 37880 3.5919 118.916 104.954 227.514 227.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 600 0.000256 1024 125 480 49600 6.40262 3.42269 44.7268 104.997 159.679 159.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1560 0.000512 2048 70 1140 37840 3.59219 79.8127 104.968 188.424 188.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 600 0.000256 1024 125 480 48640 6.35757 3.39014 30.3172 104.203 144.395 144.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1560 0.000512 2048 70 1140 37800 3.59219 69.9837 104.953 178.581 178.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 600 0.000256 1024 125 480 48960 6.40726 3.41578 69.3205 104.673 183.946 184.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1560 0.000512 2048 70 1140 37760 3.59219 61.9069 104.928 170.484 170.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 600 0.000256 1024 125 480 47360 6.34506 3.37254 64.7205 103.413 177.98 178.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1560 0.000512 2048 70 1140 37872 3.58752 112.141 104.866 220.646 220.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 600 0.000256 1024 125 480 49536 6.37459 3.41418 37.8981 104.744 152.561 152.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1560 0.000512 2048 70 1140 37824 3.59802 76.4443 104.867 184.961 185.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 600 0.000256 1024 125 480 49152 6.35216 3.40275 24.0208 104.296 138.2 138.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1560 0.000512 2048 70 1140 37728 3.57581 66.8776 104.761 175.272 175.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 600 0.000256 1024 125 480 48384 6.35072 3.3879 24.0134 103.862 137.745 137.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1560 0.000512 2048 70 1140 37632 3.57366 59.818 104.591 168.036 168.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 600 0.000256 1024 125 480 47616 6.35066 3.36755 22.3413 103.377 135.567 135.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1560 0.000512 2048 70 1140 37680 3.59222 54.4819 104.867 162.995 163.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 600 0.000256 1024 125 480 48000 6.33037 3.37309 59.8911 103.462 173.188 173.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1560 0.000512 2048 70 1140 37856 3.58518 105.071 104.845 213.552 213.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 600 0.000256 1024 125 480 49280 6.40253 3.41482 35.9744 104.757 150.677 150.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1560 0.000512 2048 70 1140 37744 3.5807 74.5453 104.774 182.952 183.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 600 0.000256 1024 125 480 49280 6.3904 3.41811 23.1441 104.906 137.986 138.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1560 0.000512 2048 70 1140 37632 3.57206 63.8915 104.629 172.146 172.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 600 0.000256 1024 125 480 48384 6.47328 3.42704 19.8252 104.994 134.846 134.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1560 0.000512 2048 70 1140 37632 3.57805 59.0934 104.695 167.421 167.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 600 0.000256 1024 125 480 48384 6.33571 3.38458 21.5528 103.78 135.181 135.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1560 0.000512 2048 70 1140 37520 3.57171 53.3705 104.543 161.538 161.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 600 0.000256 1024 125 480 47040 6.35363 3.35037 19.1584 102.656 131.648 131.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1560 0.000512 2048 70 1140 37824 3.58029 99.9891 104.75 208.373 208.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 600 0.000256 1024 125 480 49152 6.38282 3.41117 34.2678 104.565 148.762 148.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1560 0.000512 2048 70 1140 37760 3.58195 73.0095 104.853 181.497 181.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 600 0.000256 1024 125 480 49152 6.37978 3.40864 23.7667 104.758 138.445 138.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1560 0.000512 2048 70 1140 37632 3.56557 63.6389 104.615 171.872 171.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 600 0.000256 1024 125 480 47616 6.34179 3.36896 19.4267 103.391 132.658 132.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1560 0.000512 2048 70 1140 37632 3.5799 58.1552 104.87 166.657 166.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 600 0.000256 1024 125 480 49152 6.40426 3.40781 18.5574 104.94 133.434 133.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1560 0.000512 2048 70 1140 37440 3.56742 51.7699 104.523 159.914 159.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 600 0.000256 1024 125 480 46080 6.4423 3.37856 16.5731 103.654 130.178 130.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1560 0.000512 2048 70 1088 37952 3.58816 87.8004 104.99 196.43 196.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 600 0.000256 1024 125 512 51456 6.29776 3.41846 47.8406 104.985 162.669 162.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1560 0.000512 2048 70 1088 37888 3.58605 62.1102 104.902 170.647 170.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 600 0.000256 1024 125 512 51200 6.3089 3.40992 48.8044 104.686 163.334 163.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1560 0.000512 2048 70 1088 37824 3.5831 53.3458 104.829 161.811 161.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 600 0.000256 1024 125 512 50688 6.312 3.40173 47.8921 104.393 162.127 162.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1560 0.000512 2048 70 1088 37760 3.57379 46.8936 104.72 155.242 155.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 600 0.000256 1024 125 512 51200 6.30992 3.40851 48.9227 104.754 163.531 163.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1560 0.000512 2048 70 1088 37920 3.58195 111.422 104.817 219.872 219.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 600 0.000256 1024 125 512 51520 6.31808 3.42432 43.9441 104.882 158.698 158.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1560 0.000512 2048 70 1088 37840 3.5807 74.3646 104.805 182.804 182.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 600 0.000256 1024 125 512 50560 6.28086 3.39114 29.0743 104.178 143.051 143.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1560 0.000512 2048 70 1088 37800 3.57248 64.7998 104.816 173.238 173.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 600 0.000256 1024 125 512 50880 6.31523 3.41478 68.2783 104.671 182.809 182.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1560 0.000512 2048 70 1088 37760 3.57814 58.2922 104.819 166.745 166.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 600 0.000256 1024 125 512 49920 6.23629 3.36896 64.3817 103.441 177.555 177.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1560 0.000512 2048 70 1088 37600 3.55942 51.1779 104.401 159.193 159.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 600 0.000256 1024 125 512 49600 6.28115 3.3808 69.1073 103.397 182.297 182.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1560 0.000512 2048 70 1088 37920 3.59014 105.019 105.882 214.544 214.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 600 0.000256 1024 125 512 51456 6.28698 3.41197 37.7597 105.769 153.356 153.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1560 0.000512 2048 70 1088 37824 3.57987 72.0371 104.816 180.484 180.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 600 0.000256 1024 125 512 50688 6.27798 3.40141 23.517 104.388 137.713 137.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1560 0.000512 2048 70 1088 37728 3.57021 62.5521 104.667 170.844 170.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 600 0.000256 1024 125 512 50688 6.26032 3.38723 23.403 103.918 137.096 137.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1560 0.000512 2048 70 1088 37632 3.56966 56.8546 104.558 165.034 165.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 600 0.000256 1024 125 512 49152 6.27936 3.3695 21.1072 103.481 134.369 134.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1560 0.000512 2048 70 1088 37680 3.57171 49.7029 104.818 158.149 158.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 600 0.000256 1024 125 512 49920 6.26182 3.37904 59.6088 103.54 172.919 173.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1560 0.000512 2048 70 1088 37912 3.58618 99.2125 104.929 207.78 207.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 600 0.000256 1024 125 512 51520 6.31171 3.42051 35.9303 104.829 150.623 150.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1560 0.000512 2048 70 1088 37856 3.5889 69.3314 104.851 177.824 177.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 600 0.000256 1024 125 512 51072 6.31469 3.41626 23.194 104.827 137.881 137.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1560 0.000512 2048 70 1088 37800 3.59286 60.0519 104.873 168.571 168.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 600 0.000256 1024 125 512 51072 6.34797 3.42749 19.7637 104.918 134.583 134.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1560 0.000512 2048 70 1088 37632 3.56579 54.6539 104.659 162.932 162.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 600 0.000256 1024 125 512 50176 6.26502 3.37766 17.0403 103.884 130.696 130.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1560 0.000512 2048 70 1088 37520 3.56762 48.6218 104.393 156.635 156.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 600 0.000256 1024 125 512 49280 6.25187 3.35085 18.6208 102.641 130.994 131.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1560 0.000512 2048 70 1088 37888 3.57904 96.3584 104.914 204.905 204.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 600 0.000256 1024 125 512 51200 6.28653 3.40934 35.1321 104.697 149.653 149.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1560 0.000512 2048 70 1088 37760 3.57453 69.247 104.643 177.52 177.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 600 0.000256 1024 125 512 51200 6.29472 3.41197 24.2444 104.673 138.746 138.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1560 0.000512 2048 70 1088 37632 3.56243 60.0369 104.487 168.141 168.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 600 0.000256 1024 125 512 49152 6.27734 3.37178 19.3265 103.412 132.519 132.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1560 0.000512 2048 70 1088 37632 3.57914 52.8671 104.662 161.162 161.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 600 0.000256 1024 125 512 51200 6.30374 3.41315 19.0385 104.876 133.761 133.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1560 0.000512 2048 70 1088 37440 3.55968 49.0156 104.364 156.995 157.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 600 0.000256 1024 125 512 48640 6.32742 3.37613 16.7768 103.629 130.236 130.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1560 0.000512 2048 70 1088 37248 3.53936 45.8363 103.957 153.384 153.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 600 0.000256 1024 125 512 49152 6.29251 3.37235 19.1389 103.652 132.582 132.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1560 0.000512 2048 70 1152 37904 3.59014 91.1258 104.996 199.765 199.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 600 0.000256 1024 125 512 47872 6.49424 3.41578 49.4981 104.977 164.519 164.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1560 0.000512 2048 70 1152 37888 3.59197 100.765 104.88 209.29 209.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 600 0.000256 1024 125 512 47872 6.4801 3.41616 50.7515 104.881 165.662 165.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1560 0.000512 2048 70 1152 37824 3.5871 71.6468 104.917 180.203 180.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 600 0.000256 1024 125 512 47616 6.46416 3.40752 49.9171 104.698 164.614 164.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1560 0.000512 2048 70 1152 37824 3.59037 62.978 105 171.62 171.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 600 0.000256 1024 125 512 46848 6.48269 3.39878 49.6298 104.392 164.035 164.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1560 0.000512 2048 70 1152 37760 3.57658 56.8363 104.904 165.369 165.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 600 0.000256 1024 125 512 47104 6.50826 3.40992 49.4601 104.767 164.275 164.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1560 0.000512 2048 70 1152 37760 3.59005 51.9055 104.987 160.535 160.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 600 0.000256 1024 125 512 46080 6.42173 3.36982 48.9402 103.438 162.303 162.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1560 0.000512 2048 70 1152 37632 3.5729 47.5271 104.744 155.897 155.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 600 0.000256 1024 125 512 46080 6.43536 3.37632 48.8548 103.498 162.291 162.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1560 0.000512 2048 70 1152 37632 3.57786 45.5414 104.728 153.898 153.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 600 0.000256 1024 125 512 46592 6.44362 3.3792 49.539 103.777 163.269 163.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1560 0.000512 2048 70 1152 37632 3.58365 43.0142 104.804 151.455 151.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 600 0.000256 1024 125 512 47104 6.5041 3.40688 49.7431 104.854 164.64 164.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1560 0.000512 2048 70 1140 37632 3.57443 42.0891 104.793 150.511 150.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 600 0.000256 1024 125 480 48384 6.36035 3.38531 47.5926 103.881 161.348 161.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1560 0.000512 2048 70 1088 37632 3.56915 39.6026 104.664 147.889 147.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 600 0.000256 1024 125 512 50176 6.27603 3.3792 47.6308 103.88 161.296 161.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1560 0.000512 2048 70 1100 37520 3.55664 40.8731 104.453 148.934 148.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 600 0.000256 1024 125 500 47040 6.36112 3.34992 46.7969 102.667 159.304 159.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1560 0.000512 2048 70 1104 37520 3.56746 40.489 104.525 148.632 148.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 600 0.000256 1024 125 480 47040 6.35222 3.3519 45.3091 102.728 157.871 157.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1560 0.000512 2048 70 1088 37760 3.56973 45.533 104.731 153.885 153.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 600 0.000256 1024 125 480 51200 6.31936 3.40957 47.5548 104.77 162.185 162.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 8 32 310 0.000512 512 87 416 0 0.782112 0.004096 24.9448 25.8121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 580 0.000512 2048 165 1056 21504 4.98944 4.26173 79.3249 129.885 218.645 192.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1260 0.000256 512 110 224 72704 2.21738 1.70291 14.7068 52.458 71.182 71.2765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1350 0.000512 512 60 224 37760 0.832352 6.06595 26.3237 33.2651 33.3141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 890 0.000128 512 310 576 81920 11.2438 3.40774 16.982 104.718 136.567 136.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1370 0.000256 2048 60 832 75648 7.04922 48.4474 209.587 265.127 265.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1810 6.4e-05 512 370 896 278528 13.1623 6.70762 66.4 209.136 295.588 295.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 690 6.4e-05 1024 140 2752 229376 31.7203 13.4859 336.331 418.098 799.82 799.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1560 0.000512 2048 70 1088 37440 3.57578 62.8564 104.831 171.316 171.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 600 0.000256 1024 125 480 49920 6.26525 3.38125 64.7693 103.874 178.417 178.533
