\hypertarget{union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type}{}\section{S\+Y\+S\+C\+T\+R\+L\+\_\+\+D\+P\+L\+L\+S\+T\+A\+T\+U\+S\+\_\+\+Type Union Reference}
\label{union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type}\index{SYSCTRL\_DPLLSTATUS\_Type@{SYSCTRL\_DPLLSTATUS\_Type}}


{\ttfamily \#include $<$sysctrl.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint8\_t \mbox{\hyperlink{union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type_a4cf8c8b42c7b154ce36d4bb9723e01d1}{LOCK}}:1\\
\>uint8\_t \mbox{\hyperlink{union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type_a4bfd4f7bd90227a3c51ed1b279b94b92}{CLKRDY}}:1\\
\>uint8\_t \mbox{\hyperlink{union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type_a2b3662f1b123463ae1a23c1f324e5cc5}{ENABLE}}:1\\
\>uint8\_t \mbox{\hyperlink{union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type_aa2c865a3453e463499b654276a70e572}{DIV}}:1\\
\>uint8\_t \mbox{\hyperlink{union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type_a8b4eebe79ded0459acec2f4950102ba3}{\_\_pad0\_\_}}:4\\
\} \mbox{\hyperlink{union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type_a5dd3fac3ce3e0a869d1d521532debff0}{bit}}\\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type_a9428adc9af4653a2050e2536b55dec8d}{reg}}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\mbox{\Hypertarget{union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type_a8b4eebe79ded0459acec2f4950102ba3}\label{union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type_a8b4eebe79ded0459acec2f4950102ba3}} 
\index{SYSCTRL\_DPLLSTATUS\_Type@{SYSCTRL\_DPLLSTATUS\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!SYSCTRL\_DPLLSTATUS\_Type@{SYSCTRL\_DPLLSTATUS\_Type}}
\subsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint8\+\_\+t \+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 4.. 7 Reserved \mbox{\Hypertarget{union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type_a5dd3fac3ce3e0a869d1d521532debff0}\label{union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type_a5dd3fac3ce3e0a869d1d521532debff0}} 
\index{SYSCTRL\_DPLLSTATUS\_Type@{SYSCTRL\_DPLLSTATUS\_Type}!bit@{bit}}
\index{bit@{bit}!SYSCTRL\_DPLLSTATUS\_Type@{SYSCTRL\_DPLLSTATUS\_Type}}
\subsubsection{\texorpdfstring{bit}{bit}}
{\footnotesize\ttfamily struct \{ ... \}   bit}

Structure used for bit access \mbox{\Hypertarget{union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type_a4bfd4f7bd90227a3c51ed1b279b94b92}\label{union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type_a4bfd4f7bd90227a3c51ed1b279b94b92}} 
\index{SYSCTRL\_DPLLSTATUS\_Type@{SYSCTRL\_DPLLSTATUS\_Type}!CLKRDY@{CLKRDY}}
\index{CLKRDY@{CLKRDY}!SYSCTRL\_DPLLSTATUS\_Type@{SYSCTRL\_DPLLSTATUS\_Type}}
\subsubsection{\texorpdfstring{CLKRDY}{CLKRDY}}
{\footnotesize\ttfamily uint8\+\_\+t C\+L\+K\+R\+DY}

bit\+: 1 Output Clock Ready \mbox{\Hypertarget{union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type_aa2c865a3453e463499b654276a70e572}\label{union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type_aa2c865a3453e463499b654276a70e572}} 
\index{SYSCTRL\_DPLLSTATUS\_Type@{SYSCTRL\_DPLLSTATUS\_Type}!DIV@{DIV}}
\index{DIV@{DIV}!SYSCTRL\_DPLLSTATUS\_Type@{SYSCTRL\_DPLLSTATUS\_Type}}
\subsubsection{\texorpdfstring{DIV}{DIV}}
{\footnotesize\ttfamily uint8\+\_\+t D\+IV}

bit\+: 3 Divider Enable \mbox{\Hypertarget{union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type_a2b3662f1b123463ae1a23c1f324e5cc5}\label{union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type_a2b3662f1b123463ae1a23c1f324e5cc5}} 
\index{SYSCTRL\_DPLLSTATUS\_Type@{SYSCTRL\_DPLLSTATUS\_Type}!ENABLE@{ENABLE}}
\index{ENABLE@{ENABLE}!SYSCTRL\_DPLLSTATUS\_Type@{SYSCTRL\_DPLLSTATUS\_Type}}
\subsubsection{\texorpdfstring{ENABLE}{ENABLE}}
{\footnotesize\ttfamily uint8\+\_\+t E\+N\+A\+B\+LE}

bit\+: 2 D\+P\+LL Enable \mbox{\Hypertarget{union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type_a4cf8c8b42c7b154ce36d4bb9723e01d1}\label{union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type_a4cf8c8b42c7b154ce36d4bb9723e01d1}} 
\index{SYSCTRL\_DPLLSTATUS\_Type@{SYSCTRL\_DPLLSTATUS\_Type}!LOCK@{LOCK}}
\index{LOCK@{LOCK}!SYSCTRL\_DPLLSTATUS\_Type@{SYSCTRL\_DPLLSTATUS\_Type}}
\subsubsection{\texorpdfstring{LOCK}{LOCK}}
{\footnotesize\ttfamily uint8\+\_\+t L\+O\+CK}

bit\+: 0 D\+P\+LL Lock Status \mbox{\Hypertarget{union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type_a9428adc9af4653a2050e2536b55dec8d}\label{union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type_a9428adc9af4653a2050e2536b55dec8d}} 
\index{SYSCTRL\_DPLLSTATUS\_Type@{SYSCTRL\_DPLLSTATUS\_Type}!reg@{reg}}
\index{reg@{reg}!SYSCTRL\_DPLLSTATUS\_Type@{SYSCTRL\_DPLLSTATUS\_Type}}
\subsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint8\+\_\+t reg}

Type used for register access 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{component_2sysctrl_8h}{sysctrl.\+h}}\end{DoxyCompactItemize}
