-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod_layer1_weights_0 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod_layer1_weights_0 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "10111111111110100011011011011101", 
    1 => "10111111011010010111100111110101", 
    2 => "00111110100011001001101000001111", 
    3 => "10111110110110101001110100101110", 
    4 => "00111111101100101001010011100001", 
    5 => "00111111101100101101001100011001", 
    6 => "00111111010011111110010010110100", 
    7 => "00111110111101111101111101101011", 
    8 => "00111110000101001001101110110010", 
    9 => "00111111011000110100000101010010", 
    10 => "10111111110011000011101000010101", 
    11 => "10111101010111111101001011000010", 
    12 => "10111110100110000011101100110000", 
    13 => "00111110110000110001100010110111", 
    14 => "00111111010001110110010111010010", 
    15 => "00111111001110001000100101011001", 
    16 => "10111110101111111010011110010111", 
    17 => "00111111001010111001100111110100", 
    18 => "10111111010100000010000000110000", 
    19 => "10111111011001000100101101001011", 
    20 => "10111110111011101111000110000001", 
    21 => "10111111010001000011101110001101", 
    22 => "00111110110011101000100000101001", 
    23 => "00111110110000110011100101100101", 
    24 => "00111110111010110010101001001100", 
    25 => "10111110101010111101100110011111", 
    26 => "00111110001100010110111010100001", 
    27 => "00111110001100000001010111001000", 
    28 => "00111110011010011011011001011001", 
    29 => "00111110100000101011001001011000", 
    30 => "11000000011000100110111001100001", 
    31 => "10111111001000000101000101001011", 
    32 => "10111111000001100001110010001011", 
    33 => "00111110111010001010011101100110", 
    34 => "00111111010110001111011011111011", 
    35 => "10111111010110110010010000111111", 
    36 => "10111110100111011010001010111100", 
    37 => "10111110001100000111001011000111", 
    38 => "10111110010110100000100101101110", 
    39 => "00111110011001111110100101111011", 
    40 => "11000000010100110001010001101101", 
    41 => "00111110001011110101011100101001", 
    42 => "10111101101010101110111101110000", 
    43 => "00111100100010101110100010100011", 
    44 => "10111110010110010010010100110001", 
    45 => "10111110010010000101001011101001", 
    46 => "00111100110110011100001111011000", 
    47 => "00111101001010101010010001001101", 
    48 => "00111110110110101010001000010110", 
    49 => "00111110001001011001110111001010", 
    50 => "10111111110011010111110101101101", 
    51 => "00111110111011110101001101110001", 
    52 => "00111110001001010001010010001111", 
    53 => "10111101100001001110100000011111", 
    54 => "10111110000011101011110010000101", 
    55 => "10111110001000001001011010110010", 
    56 => "00111100011011010001100110000011", 
    57 => "00111101111011000001001100011000", 
    58 => "00111111001010011010111111001011", 
    59 => "10111101100011000010010001110111", 
    60 => "00111111011100101111110110100000", 
    61 => "10111110110011011111100101011001", 
    62 => "10111110110100001101001110011000", 
    63 => "00111011001000110110100111000001", 
    64 => "10111111001000010110100010001000", 
    65 => "00111110001000000010000100101110", 
    66 => "10111110010000000000111100110011", 
    67 => "00111101011000101001110011101000", 
    68 => "00111110000101111001011001110011", 
    69 => "10111111001101010011101011111101", 
    70 => "00111101101010001101010110011010", 
    71 => "00111110111010000110011110100101", 
    72 => "10111110000011101001100000000111", 
    73 => "10111110100101010010101110100101", 
    74 => "10111101101001101010001010011111", 
    75 => "00111111000001011111111001001110", 
    76 => "00111110110000001110000001100111", 
    77 => "00111110111000101101111000111111", 
    78 => "00111110111111110000011001101000", 
    79 => "00111111010010011110111010110010", 
    80 => "00111111011101111100111010010101", 
    81 => "00111110101111111011000100101110", 
    82 => "10111110010100011011101101101001", 
    83 => "10111110101001101001101000100110", 
    84 => "10111101000101000001111100110010", 
    85 => "00111110111010101010010111000101", 
    86 => "00111101111111011111100010101010", 
    87 => "00111101100110111011110000101100", 
    88 => "10111111001110011111011000111011", 
    89 => "00111111000101100101001110110000", 
    90 => "00111110100001001001111111100010", 
    91 => "10111111101100110110110110111011", 
    92 => "00111110101001010001000000100100", 
    93 => "00111110100010011011001100100101", 
    94 => "00111101000101011010110011111010", 
    95 => "00111110100100100000001110010011", 
    96 => "10111110010000101011110010010110", 
    97 => "00111111000100010010101111110011", 
    98 => "00111111101101111000010001100101", 
    99 => "10111111101111110110100001010101" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

