Summary
Top-level Name,FullAdder32

Clocks
,,unknown,Internal,inf

Fabric Logic Element
Enabled,23,,,0.125,High
Enabled,26,,,0.125,Very_High
Enabled,21,,,0.125,Typical
,,0,,,

BRAM
,0,,,,,,,,,,

DSP

I/O
Disabled,\cin,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Disabled,\cout,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Disabled,\a,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Disabled,\b,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Disabled,\sum,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
