
`define DWC_DDRPHY_PMU_BUILD_INFO_INDEX 0
`define DWC_DDRPHY_PMU_LOCKSTEP_CONTROLLER  0
`define DWC_DDRPHY_PMU_SRAMS_IN_CPU_TOP   1
`define DWC_DDRPHY_PMU_PIPEMON_IN_CORE 0
`define DWC_DDRPHY_PMU_DEF_DIV2REF          1
`define DWC_DDRPHY_PMU_SECURE_DEBUG    0
`define DWC_DDRPHY_PMU_SCDBG_AUX_UNLK  0
`define DWC_DDRPHY_PMU_SEC_MODES_OPTION 0
`define DWC_DDRPHY_PMU_MPU_SID_OPTION 0
`define DWC_DDRPHY_PMU_MPU_SMODE_OPTION 0
`define DWC_DDRPHY_PMU_ICCM0_SEC_LVL 0
`define DWC_DDRPHY_PMU_ICCM1_SEC_LVL 0
`define DWC_DDRPHY_PMU_NVICCM_SEC_LVL 0
`define DWC_DDRPHY_PMU_DCCM_SEC_LVL 0
`define DWC_DDRPHY_PMU_XCCM_SEC_LEVEL 0
`define DWC_DDRPHY_PMU_YCCM_SEC_LEVEL 0
`define DWC_DDRPHY_PMU_HAS_SEC_TIMER_0 0
`define DWC_DDRPHY_PMU_HAS_SEC_TIMER_1 0
`define DWC_DDRPHY_PMU_HAS_NEW_EXCPN 0
`define DWC_DDRPHY_PMU_INTVBASE_PRESET_S 0
`define DWC_DDRPHY_PMU_HAS_NV_ICCM 0
`define DWC_DDRPHY_PMU_NV_ICCM_IFQ 0
`define DWC_DDRPHY_PMU_NV_ICCM_SIZE 262144
`define DWC_DDRPHY_PMU_NV_ICCM_BASE 0
`define DWC_DDRPHY_PMU_NVM_ECC_PRESENT 0
`define DWC_DDRPHY_PMU_NON_SECURE  0
`define DWC_DDRPHY_PMU_SECURE      1    
`define DWC_DDRPHY_PMU_HALVES      2    
`define DWC_DDRPHY_PMU_PIPE_DEPTH           3
`define DWC_DDRPHY_PMU_ARC_6000             1
`define DWC_DDRPHY_PMU_ISA_MAJ_REV          2
`define DWC_DDRPHY_PMU_ISA_MIN_REV          0
`define DWC_DDRPHY_PMU_PREDECODE_ENABLE     1
`define DWC_DDRPHY_PMU_RAM_POLARITY         1
`define DWC_DDRPHY_PMU_BPU_SCHEME           "DWC_DDRPHY_PMU_NONE"
`define DWC_DDRPHY_PMU_BYTE_PARITY     0
`define DWC_DDRPHY_PMU_CCT_TEST_ENA    0
`define DWC_DDRPHY_PMU_ENABLE_ECC_ADDR      1
`define DWC_DDRPHY_PMU_DISABLE_ECC_ADDR     0
`define DWC_DDRPHY_PMU_ENABLE_PARITY_ADDR   1
`define DWC_DDRPHY_PMU_DISABLE_PARITY_ADDR  0
`define DWC_DDRPHY_PMU_BYTE_WIDTH        8
`define DWC_DDRPHY_PMU_EM_LITTLE_ENDIAN        0
`define DWC_DDRPHY_PMU_EM_BIG_ENDIAN           1
`define DWC_DDRPHY_PMU_BYTE_ORDER           0
`define DWC_DDRPHY_PMU_HAS_MMU              0
`define DWC_DDRPHY_PMU_HAS_ICACHE           0
`define DWC_DDRPHY_PMU_IC_FEATURE_LEVEL     0
`define DWC_DDRPHY_PMU_IC_PWR_OPT_LEVEL     0
`define DWC_DDRPHY_PMU_IC_SIZE              4096
`define DWC_DDRPHY_PMU_IC_WAYS              4
`define DWC_DDRPHY_PMU_IC_BSIZE             32
`define DWC_DDRPHY_PMU_IC_DISABLE_ON_RESET  0
`define DWC_DDRPHY_PMU_IC_WIDTH             32
`define DWC_DDRPHY_PMU_DMI_BURST_OPTION 0
`define DWC_DDRPHY_PMU_ICCM_TYPES 4
`define DWC_DDRPHY_PMU_HAS_SECURE       0
`define DWC_DDRPHY_PMU_HAS_SCP          0
`define DWC_DDRPHY_PMU_SEC_SCRAMBLE     0
`define DWC_DDRPHY_PMU_SEC_ENCRYPT_D    0
`define DWC_DDRPHY_PMU_SEC_ENCRYPT_DBUS 0
`define DWC_DDRPHY_PMU_SEC_ENCRYPT_DSHR 0
`define DWC_DDRPHY_PMU_SEC_ENCRYPT_I    0
`define DWC_DDRPHY_PMU_SEC_ENCRYPT_I32B 0
`define DWC_DDRPHY_PMU_SEC_MPU          0
`define DWC_DDRPHY_PMU_ERR_PROT_OPTION  0
`define DWC_DDRPHY_PMU_PIPE_PROT_OPTION 0
`define DWC_DDRPHY_PMU_SEC_REGION_CRYPT 0
`define DWC_DDRPHY_PMU_SEC_CCT_UX       0
`define DWC_DDRPHY_PMU_SEC_SYN_TEST     0
`define DWC_DDRPHY_PMU_SEC_UNI_TIMING   0
`define DWC_DDRPHY_PMU_SEC_RND_PIPE_PWR 0
`define DWC_DDRPHY_PMU_SEC_RND_PIPE_INV 0
`define DWC_DDRPHY_PMU_SEC_RND_INST_INS 0
`define DWC_DDRPHY_PMU_SEC_SCP_CPAK     0
`define DWC_DDRPHY_PMU_TRNG_INSIDE      1
`define DWC_DDRPHY_PMU_SEC_DW_TRNG      1
`define DWC_DDRPHY_PMU_SEC_INFO_BITS    1
`define DWC_DDRPHY_PMU_SEC_SUBSYSTEM    0
`define DWC_DDRPHY_PMU_SEC_FCOV         0
`define DWC_DDRPHY_PMU_SSS_INFO_RANGE   24:0
`define DWC_DDRPHY_PMU_SSS_ECR_RANGE    23:0
`define DWC_DDRPHY_PMU_SSS_EXCPN_EVT    24
`define DWC_DDRPHY_PMU_AHB5_MODIFIABLE    1'b0
`define DWC_DDRPHY_PMU_AHB5_LOOKUP        1'b0
`define DWC_DDRPHY_PMU_AHB5_ALLOCATE      1'b0
`define DWC_DDRPHY_PMU_AHB5_SHAREABLE     1'b1
`define DWC_DDRPHY_PMU_SEC_HAS_AUX      0
`define DWC_DDRPHY_PMU_SEC_RND_CTRL     0
`define DWC_DDRPHY_PMU_SCPI_ADDR_BITS   8
`define DWC_DDRPHY_PMU_SCPI_ADDR_RANGE  7:0
`define DWC_DDRPHY_PMU_SCPI_ADDR_BASE_RANGE  31:8
`define DWC_DDRPHY_PMU_SCPI_ADDR_BASE   24'hC
`define DWC_DDRPHY_PMU_SEC_CTRL_RIN     0
`define DWC_DDRPHY_PMU_SEC_CTRL_RIS     1
`define DWC_DDRPHY_PMU_SEC_CTRL_RDN     2
`define DWC_DDRPHY_PMU_SEC_CTRL_RDS     3
`define DWC_DDRPHY_PMU_SEC_CTRL_RPN     4
`define DWC_DDRPHY_PMU_SEC_CTRL_RPS     5
`define DWC_DDRPHY_PMU_SEC_CTRL_UTN     6
`define DWC_DDRPHY_PMU_SEC_CTRL_UTS     7
`define DWC_DDRPHY_PMU_SEC_CTRL_BITS    8
`define DWC_DDRPHY_PMU_SEC_CTRL_RANGE   7:0
`define DWC_DDRPHY_PMU_RPI_OPD_RANGE    63:0
`define DWC_DDRPHY_PMU_RPI_OPD_DA0      31:0
`define DWC_DDRPHY_PMU_RPI_OPD_DA1      63:32
`define DWC_DDRPHY_PMU_RPI_OPD_DA1_5S   36:32
`define DWC_DDRPHY_PMU_RPI_OPD_CA0      31:0
`define DWC_DDRPHY_PMU_RPI_OPD_CA1      63:32
`define DWC_DDRPHY_PMU_PS_SG_RANGE      7:0
`define DWC_DDRPHY_PMU_PS_SG_FA_FETCH   0
`define DWC_DDRPHY_PMU_PS_SG_FA2DA      1
`define DWC_DDRPHY_PMU_PS_SG_DA_VALID   2
`define DWC_DDRPHY_PMU_PS_SG_DA2CA      3
`define DWC_DDRPHY_PMU_PS_SG_CA_VALID   4
`define DWC_DDRPHY_PMU_PS_SG_CA_CMT     5
`define DWC_DDRPHY_PMU_PS_SG_AR_SEC     6
`define DWC_DDRPHY_PMU_PS_SG_AR_USR     7
`define DWC_DDRPHY_PMU_PS_OPT_RANGE     0:0
`define DWC_DDRPHY_PMU_PS_OPT_BRDT      0
`define DWC_DDRPHY_PMU_RPI_REQ_BITS     11
`define DWC_DDRPHY_PMU_RPI_REQ_MSB      10
`define DWC_DDRPHY_PMU_RPI_REQ_RANGE    10:0
`define DWC_DDRPHY_PMU_RPI_FA_SRAM     0
`define DWC_DDRPHY_PMU_RPI_DA_ADDER    1
`define DWC_DDRPHY_PMU_RPI_DA_LOGIC_U  2
`define DWC_DDRPHY_PMU_RPI_DA_SHIFTER  3
`define DWC_DDRPHY_PMU_RPI_DA_MPYDIV   4
`define DWC_DDRPHY_PMU_RPI_DA_APEX     5
`define DWC_DDRPHY_PMU_RPI_CA_SRAM     6
`define DWC_DDRPHY_PMU_RPI_CA_RFWB     7
`define DWC_DDRPHY_PMU_RPI_CG_APEX     8
`define DWC_DDRPHY_PMU_RPI_CG_MPYDIV   9
`define DWC_DDRPHY_PMU_RPI_DA_RFDEC    10
`define DWC_DDRPHY_PMU_RPI_KIND_RANGE    52:0
`define DWC_DDRPHY_PMU_RPI_KIND_MPYDIV   0
`define DWC_DDRPHY_PMU_RPI_KIND_DASRC0   6:1
`define DWC_DDRPHY_PMU_RPI_KIND_DASRC1   12:7
`define DWC_DDRPHY_PMU_RPI_KIND_DAINST   44:13
`define DWC_DDRPHY_PMU_RPI_KIND_CRYPTO   52:45
`define DWC_DDRPHY_PMU_PS_DEC_BITS      12
`define DWC_DDRPHY_PMU_PS_DEC_MSB       11
`define DWC_DDRPHY_PMU_PS_DEC_RANGE     11:0
`define DWC_DDRPHY_PMU_PS_DEC_DA_ALU      0
`define DWC_DDRPHY_PMU_PS_DEC_DA_BRJMP    1
`define DWC_DDRPHY_PMU_PS_DEC_DA_LD       2
`define DWC_DDRPHY_PMU_PS_DEC_DA_ST       3
`define DWC_DDRPHY_PMU_PS_DEC_DA_MPY      4
`define DWC_DDRPHY_PMU_PS_DEC_DA_DIV      5
`define DWC_DDRPHY_PMU_PS_DEC_DA_APEX     6
`define DWC_DDRPHY_PMU_PS_DEC_CA_LD       7
`define DWC_DDRPHY_PMU_PS_DEC_CA_ST       8
`define DWC_DDRPHY_PMU_PS_DEC_CA_MPY      9
`define DWC_DDRPHY_PMU_PS_DEC_CA_DIV      10
`define DWC_DDRPHY_PMU_PS_DEC_CA_APEX     11
`define DWC_DDRPHY_PMU_DMP_MEM_HAS_BUFF  0
`define DWC_DDRPHY_PMU_DMP_PER_HAS_BUFF  0
`define DWC_DDRPHY_PMU_DMP_CCM_HAS_BUFF  1
`define DWC_DDRPHY_PMU_DMP_HAS_BUFF      1
`define DWC_DDRPHY_PMU_UOP_SP_BITS         3
`define DWC_DDRPHY_PMU_UOP_SP_MSB          3 - 1
`define DWC_DDRPHY_PMU_UOP_SP_RANGE        3 - 1:0
`define DWC_DDRPHY_PMU_UOP_SP_EVT          0
`define DWC_DDRPHY_PMU_UOP_SP_SN           1
`define DWC_DDRPHY_PMU_UOP_SP_UK           2
`define DWC_DDRPHY_PMU_SFUN_EVT_BITS      4
`define DWC_DDRPHY_PMU_SFUN_EVT_MSB       4-1
`define DWC_DDRPHY_PMU_SFUN_EVT_RANGE     4-1:0
`define DWC_DDRPHY_PMU_SFUN_EVT_NOP       1
`define DWC_DDRPHY_PMU_SFUN_EVT_SNCAL0    2
`define DWC_DDRPHY_PMU_SFUN_EVT_SNCAL1    3
`define DWC_DDRPHY_PMU_SFUN_EVT_NSRET0    4
`define DWC_DDRPHY_PMU_SFUN_EVT_NSRET1    5
`define DWC_DDRPHY_PMU_SFUN_EVT_NSRET2    11
`define DWC_DDRPHY_PMU_SFUN_EVT_NSCAL0    6
`define DWC_DDRPHY_PMU_SFUN_EVT_NSCAL1    7
`define DWC_DDRPHY_PMU_SFUN_EVT_SNRET0    8
`define DWC_DDRPHY_PMU_SFUN_EVT_IRQCLR    9
`define DWC_DDRPHY_PMU_SFUN_EVT_IRQAEX    10
`define DWC_DDRPHY_PMU_SFUN_COND_BITS     4
`define DWC_DDRPHY_PMU_SFUN_COND_MSB      4-1
`define DWC_DDRPHY_PMU_SFUN_COND_RANGE    4-1:0
`define DWC_DDRPHY_PMU_SFUN_COND_SNCAL0   0
`define DWC_DDRPHY_PMU_SFUN_COND_NSRET0   1
`define DWC_DDRPHY_PMU_SFUN_COND_NSCAL0   2
`define DWC_DDRPHY_PMU_SFUN_COND_SNRET0   3
`define DWC_DDRPHY_PMU_HAS_LOCKSTEP_IF       0
`define DWC_DDRPHY_PMU_HAS_WATCHDOG          0
`define DWC_DDRPHY_PMU_ICCM0_PROT_EXCEPTIONS 1
`define DWC_DDRPHY_PMU_DCCM_PROT_EXCEPTIONS  1
`define DWC_DDRPHY_PMU_DCCM_INTERLEAVE       0
`define DWC_DDRPHY_PMU_DATA_ADDR              1
`define DWC_DDRPHY_PMU_DATA_ONLY              0
`define DWC_DDRPHY_PMU_NONE                   0
`define DWC_DDRPHY_PMU_INDEX_PROT             0
`define DWC_DDRPHY_PMU_ECC                    1
`define DWC_DDRPHY_PMU_PARITY                 2
`define DWC_DDRPHY_PMU_ICCM0_WIDE             0
`define DWC_DDRPHY_PMU_ICCM0_PROT_LEVEL       1
`define DWC_DDRPHY_PMU_DCCM_PROT_LEVEL        1
`define DWC_DDRPHY_PMU_CCM_PROT_CORRECT       1
`define DWC_DDRPHY_PMU_DC_PROT                0
`define DWC_DDRPHY_PMU_DC_PROT_LEVEL          0
`define DWC_DDRPHY_PMU_DC_PROT_EXCEPTIONS     1
`define DWC_DDRPHY_PMU_DC_PROT_CORRECT        0
`define DWC_DDRPHY_PMU_IC_PROT                0
`define DWC_DDRPHY_PMU_IC_PROT_LEVEL          0
`define DWC_DDRPHY_PMU_IC_PROT_EXCEPTIONS     1
`define DWC_DDRPHY_PMU_IC_BYTE_PARITY         0
`define DWC_DDRPHY_PMU_IC_REFILL              `DWC_DDRPHY_PMU_IC_REFILL
`define DWC_DDRPHY_PMU_WATCHDOG_SIZE          0
`define DWC_DDRPHY_PMU_WATCHDOG_CLK           0
`define DWC_DDRPHY_PMU_PARITY_CONFIG          0  // 0 = Even, 1 = Odd
`define DWC_DDRPHY_PMU_RF_DATA_SIZE    32 
`define DWC_DDRPHY_PMU_RF_DATA_WIDTH   32
`define DWC_DDRPHY_PMU_RF_DATA_RANGE   31:0
`define DWC_DDRPHY_PMU_RF_DATA_MSB     31  
`define DWC_DDRPHY_PMU_RF_DATA_LSB     0  
`define DWC_DDRPHY_PMU_PROT_PIPELINED  1
`define DWC_DDRPHY_PMU_EXTRA_ZEROS  16
`define DWC_DDRPHY_PMU_PC_PROT          0
`define DWC_DDRPHY_PMU_RF_PROT          0
`define DWC_DDRPHY_PMU_PC_ECC_BITS    5
`define DWC_DDRPHY_PMU_PC_ECC_RANGE   4:0
`define DWC_DDRPHY_PMU_RF_ECC_BITS    6
`define DWC_DDRPHY_PMU_RF_ECC_RANGE   5:0
`define DWC_DDRPHY_PMU_ECC_CODE_PART_RANGE    37:32
`define DWC_DDRPHY_PMU_ECC_RGF_SLICE_WIDTH    38
`define DWC_DDRPHY_PMU_ECC_RGF_SLICE_RANGE    37:0
`define DWC_DDRPHY_PMU_ECC_RGF_CODE_WIDTH    6
`define DWC_DDRPHY_PMU_ECC_RGF_CODE_RANGE    5:0
`define DWC_DDRPHY_PMU_DCCM_PROT_D            0
`define DWC_DDRPHY_PMU_ICCM0_PROT_D           1
`define DWC_DDRPHY_PMU_DC_PROT_D              2
`define DWC_DDRPHY_PMU_IC_PROT_D              3
`define DWC_DDRPHY_PMU_DCCM_EXCP_D            4
`define DWC_DDRPHY_PMU_ICCM0_EXCP_D           5
`define DWC_DDRPHY_PMU_DC_EXCP_D              6
`define DWC_DDRPHY_PMU_IC_EXCP_D              7
`define DWC_DDRPHY_PMU_FLT_DATA_DCCM          16
`define DWC_DDRPHY_PMU_FLT_DATA_ICCM0         17
`define DWC_DDRPHY_PMU_FLT_INST_ICCM0         18
`define DWC_DDRPHY_PMU_FLT_INST_ICACHE        19
`define DWC_DDRPHY_PMU_FLT_DATA_DCACHE        20
`define DWC_DDRPHY_PMU_FLT_TAG_ICACHE         21
`define DWC_DDRPHY_PMU_FLT_TAG_DCACHE         22
`define DWC_DDRPHY_PMU_FLT_ADDR_DCCM          24
`define DWC_DDRPHY_PMU_FLT_ADDR_ICCM0         25
`define DWC_DDRPHY_PMU_FLT_ADDR_DCACHE        26
`define DWC_DDRPHY_PMU_FLT_ADDR_ICACHE        27
`define DWC_DDRPHY_PMU_HAS_ICCM_DMI         1
`define DWC_DDRPHY_PMU_ICCM_DMI_NUM         1
`define DWC_DDRPHY_PMU_ICCM_DMI         1
`define DWC_DDRPHY_PMU_ICCM0_DMI         1
`define DWC_DDRPHY_PMU_ICCM1_DMI         0
`define DWC_DDRPHY_PMU_HAS_ICCM             1
`define DWC_DDRPHY_PMU_ICCM_BUFFER_SIZE     `DWC_DDRPHY_PMU_IFQUEUE_SIZE
`define DWC_DDRPHY_PMU_HAS_ICCM0             1
`define DWC_DDRPHY_PMU_ICCM_RD_RANGE     38 : 0
`define DWC_DDRPHY_PMU_ICCM_SIZE            131072
`define DWC_DDRPHY_PMU_ICCM_WIDTH           32
`define DWC_DDRPHY_PMU_ICCM0_SIZE           131072
`define DWC_DDRPHY_PMU_ICCM0_WIDTH          32
`define DWC_DDRPHY_PMU_ICCM0_BASE           0
`define DWC_DDRPHY_PMU_ICCM_RAM_WIDTH       39
`define DWC_DDRPHY_PMU_ICCM_RD_WIDTH        39
`define DWC_DDRPHY_PMU_ICCM_WR_WIDTH        39
`define DWC_DDRPHY_PMU_HAS_ICCM1             0
`define DWC_DDRPHY_PMU_ICCM1_SIZE            0
`define DWC_DDRPHY_PMU_ICCM1_WIDTH           32
`define DWC_DDRPHY_PMU_ICCM1_BANKING         0
`define DWC_DDRPHY_PMU_ICCM1_BASE            `DWC_DDRPHY_PMU_ICCM1_BASE
`define DWC_DDRPHY_PMU_HAS_ICCM2             0
`define DWC_DDRPHY_PMU_ICCM2_SIZE           0       // used in dwc_ddrphy_pmu_dmp
`define DWC_DDRPHY_PMU_HAS_ICCM3             0
`define DWC_DDRPHY_PMU_ICCM3_SIZE            0       // used in dwc_ddrphy_pmu_dmp
`define DWC_DDRPHY_PMU_HAS_IFQUEUE           0
`define DWC_DDRPHY_PMU_IFQUEUE_SIZE          1
`define DWC_DDRPHY_PMU_IFQUEUE_BURST_SIZE    1
`define DWC_DDRPHY_PMU_HAS_DCACHE           0
`define DWC_DDRPHY_PMU_DC_FEATURE_LEVEL     0
`define DWC_DDRPHY_PMU_DC_UNCACHED_REGION   0
`define DWC_DDRPHY_PMU_DC_SIZE              4096
`define DWC_DDRPHY_PMU_DC_WAYS              4
`define DWC_DDRPHY_PMU_DC_BSIZE             32
`define DWC_DDRPHY_PMU_DC_WIDTH             32
`define DWC_DDRPHY_PMU_INFER_ALU_ADDER      1
`define DWC_DDRPHY_PMU_INFER_MPY_WTREE      0
`define DWC_DDRPHY_PMU_HAVE_IC_OPT          0
`define DWC_DDRPHY_PMU_HAVE_CACHE_CONFIG    0
`define DWC_DDRPHY_PMU_TURBO_BOOST          1
`define DWC_DDRPHY_PMU_HAS_DEBUG            1
`define DWC_DDRPHY_PMU_HAS_SMART            0
`define DWC_DDRPHY_PMU_SMART_IMPLEMENTATION 0
`define DWC_DDRPHY_PMU_SMART_STACK_ENTRIES  0
`define DWC_DDRPHY_PMU_HAS_EXTENSION 0
`define DWC_DDRPHY_PMU_HAS_EIA 0
`define DWC_DDRPHY_PMU_APEX_MAX_BLOCKING     4
`define DWC_DDRPHY_PMU_BCR_OPTION           1
`define DWC_DDRPHY_PMU_LL64_OPTION          0
`define DWC_DDRPHY_PMU_HAS_XY_DMA 0
`define DWC_DDRPHY_PMU_HAS_DMA 0
`define DWC_DDRPHY_PMU_ANY_DMA 0
`define DWC_DDRPHY_PMU_DMAC_MEM_IF 0
`define DWC_DDRPHY_PMU_HAS_DCCM             1
`define DWC_DDRPHY_PMU_DCCM_BASE             8
`define DWC_DDRPHY_PMU_HAS_DCCM_DMI         1
`define DWC_DDRPHY_PMU_DCCM_DMI         1
`define DWC_DDRPHY_PMU_DCCM_SIZE            131072
`define DWC_DDRPHY_PMU_HAS_DMP_MEMORY       1
`define DWC_DDRPHY_PMU_DCCM_WIDTH           32
`define DWC_DDRPHY_PMU_HAS_DMP_PERIPHERAL   0
`define DWC_DDRPHY_PMU_IBUS_WIDTH           32
`define DWC_DDRPHY_PMU_DBUS_WIDTH           32
`define DWC_DDRPHY_PMU_RAM_PREFIX           pmu_sram
`define DWC_DDRPHY_PMU_WDT_PASSWORD_AUX    568   
`define DWC_DDRPHY_PMU_WDT_CTRL_AUX        569       
`define DWC_DDRPHY_PMU_WDT_PERIOD_AUX      570     
`define DWC_DDRPHY_PMU_WDT_COUNT_AUX       571      
`define DWC_DDRPHY_PMU_WDT_CTRL_FLAG       3      
`define DWC_DDRPHY_PMU_WDT_CTRL_TRIG       2:1      
`define DWC_DDRPHY_PMU_WDT_CTRL_ENB        0       
`define DWC_DDRPHY_PMU_WDT_CTRL_RANGE      3:0     
`define DWC_DDRPHY_PMU_RGF_NUM_REGS         16
`define DWC_DDRPHY_PMU_RGF_ADDR_BITS        6
`define DWC_DDRPHY_PMU_RGF_SLICE_WIDTH      32
`define DWC_DDRPHY_PMU_RGF_WR_PORTS         2
`define DWC_DDRPHY_PMU_RGF_IMPL             0
`define DWC_DDRPHY_PMU_RGF_TRANSPARENT      0
`define DWC_DDRPHY_PMU_RGF_NUM_BANKS        1
`define DWC_DDRPHY_PMU_RGF_BANKED_REGS      32
`define DWC_DDRPHY_PMU_RGF_RAM_MACRO        1
`define DWC_DDRPHY_PMU_RGF_FLIP_FLOPS       0
`define DWC_DDRPHY_PMU_SRC64_OPTION         0             
`define DWC_DDRPHY_PMU_DST64_OPTION         0 
`define DWC_DDRPHY_PMU_SWAP_OPTION          0
`define DWC_DDRPHY_PMU_DSP_OPTION           0
`define DWC_DDRPHY_PMU_EXTD_ARITH_OPTION    0
`define DWC_DDRPHY_PMU_MPY_OPTION           5
`define DWC_DDRPHY_PMU_DIV_REM_OPTION       1
`define DWC_DDRPHY_PMU_MUL64_OPTION         0
`define DWC_DDRPHY_PMU_STACK_CHECKING       0
`define DWC_DDRPHY_PMU_CODE_PROTECTION      0
`define DWC_DDRPHY_PMU_CODE_DENSITY_OPTION  1
`define DWC_DDRPHY_PMU_ENTER_LEAVE          1
`define DWC_DDRPHY_PMU_SETCC_OPTION         1
`define DWC_DDRPHY_PMU_JLI_OPTION           1
`define DWC_DDRPHY_PMU_BTAB_OPTION          1
`define DWC_DDRPHY_PMU_STIMM_OPTION         1
`define DWC_DDRPHY_PMU_CD2_OPTION           1
`define DWC_DDRPHY_PMU_FFS_OPTION           0
`define DWC_DDRPHY_PMU_NORM_OPTION          0
`define DWC_DDRPHY_PMU_BITSCAN_OPTION       0
`define DWC_DDRPHY_PMU_SHIFT_OPTION         3
`define DWC_DDRPHY_PMU_SHIFT_ASSIST         1
`define DWC_DDRPHY_PMU_HAS_SHIFTER          1
`define DWC_DDRPHY_PMU_ATOMIC_OPTION        0
`define DWC_DDRPHY_PMU_UNALIGNED_OPTION        0
`define DWC_DDRPHY_PMU_PASTA_OPTION         0
`define DWC_DDRPHY_PMU_ISE_TOP              "cfa"
`define DWC_DDRPHY_PMU_ISE_Q_DEPTH          2
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_ENTS     4
`define DWC_DDRPHY_PMU_ISE_UNIT_TYPE        3'd1
`define DWC_DDRPHY_PMU_ISE_VERSION          4'd1
`define DWC_DDRPHY_PMU_ISE_UNIT_TYPE_CFA    3'd1
`define DWC_DDRPHY_PMU_ISE_UNIT_TYPE_AFU    3'd1
`define DWC_DDRPHY_PMU_ISE_CFG_ADDR_BITS    11
`define DWC_DDRPHY_PMU_ISE_DYN_CONFIG       1
`define DWC_DDRPHY_PMU_AUX_ILLEGAL_EXCEPTIONS 1
`define DWC_DDRPHY_PMU_AUX_UNIMPL_EXCEPTIONS  1
`define DWC_DDRPHY_PMU_WATCHDOG_IRQ        18
`define DWC_DDRPHY_PMU_WATCHDOG_INT_LEVEL  1
`define DWC_DDRPHY_PMU_WATCHDOG_LEVEL      0
`define DWC_DDRPHY_PMU_WATCHDOG_IE          0
`define DWC_DDRPHY_PMU_WATCHDOG_NH          1
`define DWC_DDRPHY_PMU_WATCHDOG_W           2
`define DWC_DDRPHY_PMU_WATCHDOG_IP          3
`define DWC_DDRPHY_PMU_TIMER_0_IRQ        16
`define DWC_DDRPHY_PMU_TIMER_1_IRQ        17
`define DWC_DDRPHY_PMU_TIMER_0_INT_LEVEL  1
`define DWC_DDRPHY_PMU_TIMER_1_INT_LEVEL  0
`define DWC_DDRPHY_PMU_SEC_TIMER_0_IRQ        20
`define DWC_DDRPHY_PMU_SEC_TIMER_1_IRQ        21
`define DWC_DDRPHY_PMU_STIMER_0_INT_LEVEL  1
`define DWC_DDRPHY_PMU_STIMER_1_INT_LEVEL  0
`define DWC_DDRPHY_PMU_HAS_TIMER_0          0
`define DWC_DDRPHY_PMU_HAS_TIMER_1          0
`define DWC_DDRPHY_PMU_HAS_SEC_TIMER_0      0
`define DWC_DDRPHY_PMU_HAS_SEC_TIMER_1      0
`define DWC_DDRPHY_PMU_TIMER0_LEVEL    0
`define DWC_DDRPHY_PMU_TIMER1_LEVEL    0
`define DWC_DDRPHY_PMU_SEC_TIMER0_LEVEL    0
`define DWC_DDRPHY_PMU_SEC_TIMER1_LEVEL    0
`define DWC_DDRPHY_PMU_TIMER_IE 0
`define DWC_DDRPHY_PMU_TIMER_NH 1
`define DWC_DDRPHY_PMU_TIMER_W  2
`define DWC_DDRPHY_PMU_TIMER_IP 3
`define DWC_DDRPHY_PMU_MEM_BUS_OPTION        3
`define DWC_DDRPHY_PMU_MEM_BUS_REG_INTERFACE 1
`define DWC_DDRPHY_PMU_PER_BUS_OPTION        1
`define DWC_DDRPHY_PMU_PER_BUS_REG_INTERFACE 1
`define DWC_DDRPHY_PMU_HAS_ACTIONPOINTS     0
`define DWC_DDRPHY_PMU_NUM_ACTIONPOINTS     0
`define DWC_DDRPHY_PMU_APS_FEATURE          0
`define DWC_DDRPHY_PMU_SEC_STAT_WIDTH     6
`define DWC_DDRPHY_PMU_SEC_STAT_RANGE     5:0
`define DWC_DDRPHY_PMU_DATA_SIZE            32
`define DWC_DDRPHY_PMU_ADDR_SIZE            32
`define DWC_DDRPHY_PMU_DATA_LSB             0
`define DWC_DDRPHY_PMU_DATA_MSB             31
`define DWC_DDRPHY_PMU_ADDR_LSB             0
`define DWC_DDRPHY_PMU_ADDR_MSB             31
`define DWC_DDRPHY_PMU_DATA_RANGE           31:0
`define DWC_DDRPHY_PMU_ADDR_RANGE           31:0
`define DWC_DDRPHY_PMU_ADDR_UNUSED          0
`define DWC_DDRPHY_PMU_DATA_64_RANGE   63:0
`define DWC_DDRPHY_PMU_DATA_STRB_RANGE 7:0
`define DWC_DDRPHY_PMU_PC_MSB               15
`define DWC_DDRPHY_PMU_PC_SECOND_MSB        14
`define DWC_DDRPHY_PMU_PC_LSB               1
`define DWC_DDRPHY_PMU_PC_RANGE             15:1
`define DWC_DDRPHY_PMU_PC_SIZE              16
`define DWC_DDRPHY_PMU_PC_BITS              15
`define DWC_DDRPHY_PMU_AUX_PC_MSB           15
`define DWC_DDRPHY_PMU_AUX_PC_PAD           11
`define DWC_DDRPHY_PMU_PC_UNUSED            16
`define DWC_DDRPHY_PMU_RGF_ADDR_MSB         5
`define DWC_DDRPHY_PMU_RGF_ADDR_LSB         0
`define DWC_DDRPHY_PMU_RGF_ADDR_RANGE       5:0
`define DWC_DDRPHY_PMU_RGF_SLICE_MSB        31
`define DWC_DDRPHY_PMU_RGF_SLICE_RANGE      31:0
`define DWC_DDRPHY_PMU_MRF_ADDR_BITS        4
`define DWC_DDRPHY_PMU_MRF_ADDR_MSB         3
`define DWC_DDRPHY_PMU_MRF_ADDR_LSB         0
`define DWC_DDRPHY_PMU_MRF_ADDR_RANGE       3:0
`define DWC_DDRPHY_PMU_LOCKSTEP_SIZE      270
`define DWC_DDRPHY_PMU_LOCKSTEP_RANGE      270:0
`define DWC_DDRPHY_PMU_LOCKSTEP_DMP_RANGE  65:0
`define DWC_DDRPHY_PMU_LOCKSTEP_AUX_RANGE  65:0
`define DWC_DDRPHY_PMU_LOCKSTEP_EXP_RANGE  65:0
`define DWC_DDRPHY_PMU_HAS_FPU 0
`define DWC_DDRPHY_PMU_P_E_FLAG              3:0
`define DWC_DDRPHY_PMU_P_AE_FLAG          4
`define DWC_DDRPHY_PMU_P_DE_FLAG          5
`define DWC_DDRPHY_PMU_P_U_FLAG           6
`define DWC_DDRPHY_PMU_P_V_FLAG           7
`define DWC_DDRPHY_PMU_P_C_FLAG           8
`define DWC_DDRPHY_PMU_P_N_FLAG           9
`define DWC_DDRPHY_PMU_P_Z_FLAG           10
`define DWC_DDRPHY_PMU_P_L_FLAG           11
`define DWC_DDRPHY_PMU_P_DZ_FLAG          12
`define DWC_DDRPHY_PMU_P_ES_FLAG          13
`define DWC_DDRPHY_PMU_P_US_FLAG           14
`define DWC_DDRPHY_PMU_P_IE_FLAG          15
`define DWC_DDRPHY_PMU_P_FLAG_BITS        16
`define DWC_DDRPHY_PMU_P_FLAG_MSB         15
`define DWC_DDRPHY_PMU_ERM_FLAG             31
`define DWC_DDRPHY_PMU_SUE_FLAG             4
`define DWC_DDRPHY_PMU_NIC_FLAG             5
`define DWC_DDRPHY_PMU_NSRT_FLAG            1
`define DWC_DDRPHY_PMU_NSRU_FLAG            2
`define DWC_DDRPHY_PMU_IRM_FLAG             3
`define DWC_DDRPHY_PMU_SSC_FLAG             0
`define DWC_DDRPHY_PMU_FLAG_BITS            22
`define DWC_DDRPHY_PMU_FLAG_MSB             21
`define DWC_DDRPHY_PMU_FLAG_RANGE           21:0
`define DWC_DDRPHY_PMU_ZNCV_RANGE           11:8
`define DWC_DDRPHY_PMU_E21H_RANGE           `E2_FLAG:0
`define DWC_DDRPHY_PMU_US_FLAG              20
`define DWC_DDRPHY_PMU_IE_FLAG              31
`define DWC_DDRPHY_PMU_S_FLAG               21  
`define DWC_DDRPHY_PMU_AD_FLAG              19
`define DWC_DDRPHY_PMU_RB_FLAG              18:16
`define DWC_DDRPHY_PMU_ES_FLAG              15
`define DWC_DDRPHY_PMU_SC_FLAG              14
`define DWC_DDRPHY_PMU_DZ_FLAG              13
`define DWC_DDRPHY_PMU_L_FLAG               12
`define DWC_DDRPHY_PMU_Z_FLAG               11
`define DWC_DDRPHY_PMU_N_FLAG               10
`define DWC_DDRPHY_PMU_C_FLAG               9
`define DWC_DDRPHY_PMU_V_FLAG               8
`define DWC_DDRPHY_PMU_U_FLAG               7
`define DWC_DDRPHY_PMU_DE_FLAG              6
`define DWC_DDRPHY_PMU_AE_FLAG              5
`define DWC_DDRPHY_PMU_E_FLAG               4:1
`define DWC_DDRPHY_PMU_E_FLAG0              1
`define DWC_DDRPHY_PMU_H_FLAG               0
`define DWC_DDRPHY_PMU_STATUS32_RESERVED    9
`define DWC_DDRPHY_PMU_DEBUG_LD             31
`define DWC_DDRPHY_PMU_DEBUG_SH             30
`define DWC_DDRPHY_PMU_DEBUG_BH             29
`define DWC_DDRPHY_PMU_DEBUG_UB             28
`define DWC_DDRPHY_PMU_DEBUG_ZZ             23
`define DWC_DDRPHY_PMU_DEBUG_IS             11
`define DWC_DDRPHY_PMU_DEBUG_FH             1
`define DWC_DDRPHY_PMU_DEBUG_AH             2
`define DWC_DDRPHY_PMU_DEBUG_EH             21
`define DWC_DDRPHY_PMU_DEBUGI_RBV           19
`define DWC_DDRPHY_PMU_DEBUGI_RB            18:16
`define DWC_DDRPHY_PMU_DEBUGI_E             0
`define DWC_DDRPHY_PMU_FP_REG               6'd27
`define DWC_DDRPHY_PMU_SP_REG               6'd28
`define DWC_DDRPHY_PMU_ILINK0_REG           6'd29
`define DWC_DDRPHY_PMU_BLINK_REG            6'd31
`define DWC_DDRPHY_PMU_SEC_STAT_REG         6'd52
`define DWC_DDRPHY_PMU_JLI_BASE_REG         6'd55
`define DWC_DDRPHY_PMU_LDI_BASE_REG         6'd56
`define DWC_DDRPHY_PMU_EI_BASE_REG          6'd57
`define DWC_DDRPHY_PMU_LP_START_REG         6'd53
`define DWC_DDRPHY_PMU_LP_END_REG           6'd54
`define DWC_DDRPHY_PMU_LP_COUNT_REG         6'd60
`define DWC_DDRPHY_PMU_STATUS32_REG         6'd61
`define DWC_DDRPHY_PMU_PCL_REG              6'd63
`define DWC_DDRPHY_PMU_LPC_MSB              15
`define DWC_DDRPHY_PMU_LPC_LSB              0
`define DWC_DDRPHY_PMU_LPC_RANGE            15:0
`define DWC_DDRPHY_PMU_LPC_SIZE             16
`define DWC_DDRPHY_PMU_LPC_UNUSED           16
`define DWC_DDRPHY_PMU_HALT_ON_RESET        1
`define DWC_DDRPHY_PMU_BCR_REG_BITS         8
`define DWC_DDRPHY_PMU_BCR_REG_MSB          8-1
`define DWC_DDRPHY_PMU_BCR_REG_LSB          0
`define DWC_DDRPHY_PMU_BCR_REG_RANGE        8-1:0
`define DWC_DDRPHY_PMU_AUX_REG_BITS         12
`define DWC_DDRPHY_PMU_AUX_REG_MSB          12-1
`define DWC_DDRPHY_PMU_AUX_REG_RANGE        12-1:0
`define DWC_DDRPHY_PMU_AUX_BASE_RANGE       31:12
`define DWC_DDRPHY_PMU_STATUS_AUX           12'h000
`define DWC_DDRPHY_PMU_SEMA_AUX             12'h001
`define DWC_DDRPHY_PMU_LP_START_AUX         12'h002
`define DWC_DDRPHY_PMU_LP_END_AUX           12'h003
`define DWC_DDRPHY_PMU_IDENTITY_AUX         12'h004
`define DWC_DDRPHY_PMU_DEBUG_AUX            12'h005
`define DWC_DDRPHY_PMU_PC_AUX               12'h006
`define DWC_DDRPHY_PMU_RESERVED_AUX         12'h007
`define DWC_DDRPHY_PMU_SEC_STAT_AUX         12'h009
`define DWC_DDRPHY_PMU_STATUS32_AUX         12'h00A
`define DWC_DDRPHY_PMU_STAT32P0_AUX         12'h00B
`define DWC_DDRPHY_PMU_USER_SP_AUX          12'h00D
`define DWC_DDRPHY_PMU_DEBUGI_AUX           12'h00F
`define DWC_DDRPHY_PMU_INTVBASE_AUX         12'h025
`define DWC_DDRPHY_PMU_ACG_CTRL_AUX         12'h030
`define DWC_DDRPHY_PMU_INTVBASE_S_AUX       12'h026
`define DWC_DDRPHY_PMU_KERNEL_SP_AUX        12'h038
`define DWC_DDRPHY_PMU_SEC_U_SP_AUX         12'h039
`define DWC_DDRPHY_PMU_SEC_K_SP_AUX         12'h03A
`define DWC_DDRPHY_PMU_NSEC_SP_AUX          12'h03B
`define DWC_DDRPHY_PMU_SEC_CTRL_AUX         12'h03E
`define DWC_DDRPHY_PMU_ERP_CTRL_AUX         12'h03F
`define DWC_DDRPHY_PMU_ERP_STATUS0_AUX      12'h040
`define DWC_DDRPHY_PMU_ERP_STATUS1_AUX      12'h041
`define DWC_DDRPHY_PMU_JLI_BASE_AUX         12'h290
`define DWC_DDRPHY_PMU_LDI_BASE_AUX         12'h291
`define DWC_DDRPHY_PMU_EI_BASE_AUX          12'h292
`define DWC_DDRPHY_PMU_IRQ_LV12_AUX         12'h043
`define DWC_DDRPHY_PMU_IRQ_LEV_AUX          12'h200
`define DWC_DDRPHY_PMU_IRQ_HINT_AUX         12'h201
`define DWC_DDRPHY_PMU_ICCM_AUX             12'h208
`define DWC_DDRPHY_PMU_CACHE_LIMIT_AUX      12'h05D
`define DWC_DDRPHY_PMU_DMP_PER_AUX          12'h20A
`define DWC_DDRPHY_PMU_AP_WP_PC             12'h23F
`define DWC_DDRPHY_PMU_CC_INDEX_AUX         12'h240
`define DWC_DDRPHY_PMU_CC_NAME0_AUX         12'h241
`define DWC_DDRPHY_PMU_CC_NAME1_AUX         12'h242
`define DWC_DDRPHY_PMU_PCT_COUNTL_AUX       12'h250
`define DWC_DDRPHY_PMU_PCT_COUNTH_AUX       12'h251
`define DWC_DDRPHY_PMU_PCT_SNAPL_AUX        12'h252
`define DWC_DDRPHY_PMU_PCT_SNAPH_AUX        12'h253
`define DWC_DDRPHY_PMU_PCT_CONFIG_AUX       12'h254
`define DWC_DDRPHY_PMU_PCT_CONTROL_AUX      12'h255
`define DWC_DDRPHY_PMU_PCT_INDEX_AUX        12'h256
`define DWC_DDRPHY_PMU_PCT_MINMAXL_AUX      12'h257
`define DWC_DDRPHY_PMU_PCT_MINMAXH_AUX      12'h258
`define DWC_DDRPHY_PMU_PCT_RANGEL_AUX       12'h259
`define DWC_DDRPHY_PMU_PCT_RANGEH_AUX       12'h25A
`define DWC_DDRPHY_PMU_PCT_UFLAGS_AUX       12'h25B
`define DWC_DDRPHY_PMU_NSC_TOP_AUX          12'h268
`define DWC_DDRPHY_PMU_NSC_BASE_AUX         12'h269
`define DWC_DDRPHY_PMU_ERET_AUX             12'h400
`define DWC_DDRPHY_PMU_ERBTA_AUX            12'h401
`define DWC_DDRPHY_PMU_ERSTATUS_AUX         12'h402
`define DWC_DDRPHY_PMU_ECR_AUX              12'h403
`define DWC_DDRPHY_PMU_EFA_AUX              12'h404
`define DWC_DDRPHY_PMU_ESYN_AUX             12'h405
`define DWC_DDRPHY_PMU_ERSEC_STAT_AUX       12'h406
`define DWC_DDRPHY_PMU_SEC_EXCEPT_AUX       12'h407
`define DWC_DDRPHY_PMU_ICAUSE_AUX           12'h40A
`define DWC_DDRPHY_PMU_IENABLE_AUX          12'h40C
`define DWC_DDRPHY_PMU_ITRIGGER_AUX         12'h40D
`define DWC_DDRPHY_PMU_XPU_AUX              32'h410
`define DWC_DDRPHY_PMU_BTA_AUX              12'h412
`define DWC_DDRPHY_PMU_BTA_L1_AUX           12'h413
`define DWC_DDRPHY_PMU_BTA_L2_AUX           12'h414
`define DWC_DDRPHY_PMU_IRQ_LEVEL_AUX         12'h207
`define DWC_DDRPHY_PMU_IRQ_LEVEL_PENDING_AUX 12'h200
`define DWC_DDRPHY_PMU_IRQ_INTERRUPT_AUX     12'h40B
`define DWC_DDRPHY_PMU_IRQ_PRIORITY_AUX      12'h206
`define DWC_DDRPHY_PMU_IRQ_PENDING_AUX       12'h416
`define DWC_DDRPHY_PMU_IRQ_ENABLE_AUX        12'h40C
`define DWC_DDRPHY_PMU_IRQ_TRIGGER_AUX       12'h40D
`define DWC_DDRPHY_PMU_IRQ_PULSE_CANCEL_AUX  12'h415
`define DWC_DDRPHY_PMU_IRQ_STATUS_AUX        12'h40F
`define DWC_DDRPHY_PMU_XFLAGS_AUX           32'h44F
`define DWC_DDRPHY_PMU_HAS_SC_DEBUG    0
`define DWC_DDRPHY_PMU_LSC_CTRL_AUX         12'hA80
`define DWC_DDRPHY_PMU_LSC_MCD_AUX          12'hA81
`define DWC_DDRPHY_PMU_LSC_STATUS_AUX       12'hA82
`define DWC_DDRPHY_PMU_LSC_ERROR_REG_AUX    12'hA83
`define DWC_DDRPHY_PMU_BCR_VER_AUX           8'h60
`define DWC_DDRPHY_PMU_BTA_LINK_BUILD_AUX    8'h63
`define DWC_DDRPHY_PMU_VECBASE_AC_BUILD_AUX  8'h68
`define DWC_DDRPHY_PMU_RF_BUILD_AUX          8'h6E
`define DWC_DDRPHY_PMU_SEC_VECBASE_BUILD_AUX 8'h70
`define DWC_DDRPHY_PMU_D_CACHE_BUILD_AUX     8'h72
`define DWC_DDRPHY_PMU_DCCM_BUILD_AUX        8'h74
`define DWC_DDRPHY_PMU_TIMER_BUILD_AUX       8'h75
`define DWC_DDRPHY_PMU_AP_BUILD_AUX          8'h76
`define DWC_DDRPHY_PMU_I_CACHE_BUILD_AUX     8'h77
`define DWC_DDRPHY_PMU_ICCM_BUILD_AUX        8'h78
`define DWC_DDRPHY_PMU_XY_BUILD_AUX          8'h79
`define DWC_DDRPHY_PMU_MULTIPLY_BUILD_AUX    8'h7B
`define DWC_DDRPHY_PMU_SWAP_BUILD_AUX        8'h7C
`define DWC_DDRPHY_PMU_NORM_BUILD_AUX        8'h7D
`define DWC_DDRPHY_PMU_MINMAX_BUILD_AUX      8'h7E
`define DWC_DDRPHY_PMU_BARREL_BUILD_AUX      8'h7F
`define DWC_DDRPHY_PMU_ISA_BUILD_AUX         8'hC1
`define DWC_DDRPHY_PMU_ERP_BUILD_AUX         8'hC7
`define DWC_DDRPHY_PMU_SEC_BUILD_AUX         8'hDB
`define DWC_DDRPHY_PMU_BS_BUILD_AUX          8'hCB
`define DWC_DDRPHY_PMU_AGU_BUILD_AUX         8'hCC
`define DWC_DDRPHY_PMU_CORE_BUILD_AUX        8'hF1
`define DWC_DDRPHY_PMU_RTT_BUILD_AUX         8'hF2
`define DWC_DDRPHY_PMU_IRQ_BUILD_AUX         8'hF3
`define DWC_DDRPHY_PMU_IFQUEUE_BUILD_AUX    8'hFE
`define DWC_DDRPHY_PMU_SRT_BUILD_AUX        8'hFF
`define DWC_DDRPHY_PMU_AUX_ICCM_AUX         12'h208
`define DWC_DDRPHY_PMU_AUX_DCCM_AUX         12'h18
`define DWC_DDRPHY_PMU_CPROT_BUILD_AUX      8'hC9
`define DWC_DDRPHY_PMU_BAAR_BUILD_AUX       8'hCA
`define DWC_DDRPHY_PMU_PDM_DVFS_BUILD_AUX   8'hF7
`define DWC_DDRPHY_PMU_LS_BUILD_AUX         8'hEF
`define DWC_DDRPHY_PMU_TEL_INSTR_BUILD_AUX  12'h065 // EA_BUILD_AUX
`define DWC_DDRPHY_PMU_FP_BUILD_AUX         12'h06B // not in arcompact_prog_rf
`define DWC_DDRPHY_PMU_DPFP_BUILD_AUX       12'h06C // not in arcompact_prog_rf
`define DWC_DDRPHY_PMU_FPU_BUILD_AUX        12'h0C8 // FPU BCR
`define DWC_DDRPHY_PMU_ISA_CONFIG_AUX       12'h0C1 // ARCompact V2 BCR
`define DWC_DDRPHY_PMU_CORE_CONFIG_AUX      12'h0F1 // ARCv2 Core config. BCR
`define DWC_DDRPHY_PMU_CC_BUILD_AUX         12'h0F6 // Configurable counters
`define DWC_DDRPHY_PMU_PCT_BUILD_AUX        12'h0F5 // Performance Counters
`define DWC_DDRPHY_PMU_IC_IVIC_AUX          12'h010
`define DWC_DDRPHY_PMU_IC_CTRL_AUX          12'h011
`define DWC_DDRPHY_PMU_IC_LIL_AUX           12'h013
`define DWC_DDRPHY_PMU_DMC_CODE_RAM_AUX     12'h014
`define DWC_DDRPHY_PMU_TAG_ADDR_MASK_AUX    12'h015
`define DWC_DDRPHY_PMU_TAG_DATA_MASK_AUX    12'h016
`define DWC_DDRPHY_PMU_LINE_LENGTH_MASK_AUX 12'h017
`define DWC_DDRPHY_PMU_DCCM_AUX             12'h018
`define DWC_DDRPHY_PMU_IC_IVIL_AUX          12'h019
`define DWC_DDRPHY_PMU_IC_RAM_ADDRESS_AUX   12'h01A
`define DWC_DDRPHY_PMU_IC_TAG_AUX           12'h01B
`define DWC_DDRPHY_PMU_IC_XTAG_AUX          12'h01C
`define DWC_DDRPHY_PMU_IC_WP_AUX            12'h01C
`define DWC_DDRPHY_PMU_IC_DATA_AUX          12'h01D
`define DWC_DDRPHY_PMU_CACHE_CTRL_AUX       12'h01E // EnCore only
`define DWC_DDRPHY_PMU_SRAM_SEQ_AUX         12'h020
`define DWC_DDRPHY_PMU_DC_IVDC_AUX          12'h047
`define DWC_DDRPHY_PMU_DC_CTRL_AUX          12'h048
`define DWC_DDRPHY_PMU_DC_LDL_AUX           12'h049
`define DWC_DDRPHY_PMU_DC_IVDL_AUX          12'h04A
`define DWC_DDRPHY_PMU_DC_FLSH_AUX          12'h04B
`define DWC_DDRPHY_PMU_DC_FLDL_AUX          12'h04C
`define DWC_DDRPHY_PMU_DC_RAM_ADDR_AUX      12'h058
`define DWC_DDRPHY_PMU_DC_TAG_AUX           12'h059
`define DWC_DDRPHY_PMU_DC_XTAG_AUX          12'h05A
`define DWC_DDRPHY_PMU_DC_WP_AUX            12'h05A
`define DWC_DDRPHY_PMU_DC_DATA_AUX          12'h05B
`define DWC_DDRPHY_PMU_COUNT0_AUX           12'h021
`define DWC_DDRPHY_PMU_CONTROL0_AUX         12'h022
`define DWC_DDRPHY_PMU_LIMIT0_AUX           12'h023
`define DWC_DDRPHY_PMU_COUNT1_AUX           12'h100
`define DWC_DDRPHY_PMU_CONTROL1_AUX         12'h101
`define DWC_DDRPHY_PMU_LIMIT1_AUX           12'h102
`define DWC_DDRPHY_PMU_SEC_COUNT0_AUX       12'h106
`define DWC_DDRPHY_PMU_SEC_CONTROL0_AUX     12'h107
`define DWC_DDRPHY_PMU_SEC_LIMIT0_AUX       12'h108
`define DWC_DDRPHY_PMU_SEC_COUNT1_AUX       12'h109
`define DWC_DDRPHY_PMU_SEC_CONTROL1_AUX     12'h10A
`define DWC_DDRPHY_PMU_SEC_LIMIT1_AUX       12'h10B
`define DWC_DDRPHY_PMU_IRQ_ACT_AUX          12'h043
`define DWC_DDRPHY_PMU_IRQ_CTRL_AUX         12'h00E
`define DWC_DDRPHY_PMU_RTC_CTRL_AUX         12'h103
`define DWC_DDRPHY_PMU_RTC_LOW_AUX          12'h104
`define DWC_DDRPHY_PMU_RTC_HIGH_AUX         12'h105
`define DWC_DDRPHY_PMU_RTC_CTRL_UNUSED      28
`define DWC_DDRPHY_PMU_SRT_CTRL_AUX         12'h700
`define DWC_DDRPHY_PMU_SRT_DATA_AUX         12'h701
`define DWC_DDRPHY_PMU_MPU_BUILD_AUX        12'h06d
`define DWC_DDRPHY_PMU_MPU_EN_AUX           12'h409
`define DWC_DDRPHY_PMU_MPU_ECR_AUX          12'h420
`define DWC_DDRPHY_PMU_MPU_RDB0_AUX         12'h422
`define DWC_DDRPHY_PMU_MPU_RDP0_AUX         12'h423
`define DWC_DDRPHY_PMU_MPU_RDB1_AUX         12'h424
`define DWC_DDRPHY_PMU_MPU_RDP1_AUX         12'h425
`define DWC_DDRPHY_PMU_MPU_RDB2_AUX         12'h426
`define DWC_DDRPHY_PMU_MPU_RDP2_AUX         12'h427
`define DWC_DDRPHY_PMU_MPU_RDB3_AUX         12'h428
`define DWC_DDRPHY_PMU_MPU_RDP3_AUX         12'h429
`define DWC_DDRPHY_PMU_MPU_RDB4_AUX         12'h42a
`define DWC_DDRPHY_PMU_MPU_RDP4_AUX         12'h42b
`define DWC_DDRPHY_PMU_MPU_RDB5_AUX         12'h42c
`define DWC_DDRPHY_PMU_MPU_RDP5_AUX         12'h42d
`define DWC_DDRPHY_PMU_MPU_RDB6_AUX         12'h42e
`define DWC_DDRPHY_PMU_MPU_RDP6_AUX         12'h42f
`define DWC_DDRPHY_PMU_MPU_RDB7_AUX         12'h430
`define DWC_DDRPHY_PMU_MPU_RDP7_AUX         12'h431
`define DWC_DDRPHY_PMU_MPU_RDB8_AUX         12'h432
`define DWC_DDRPHY_PMU_MPU_RDP8_AUX         12'h433
`define DWC_DDRPHY_PMU_MPU_RDB9_AUX         12'h434
`define DWC_DDRPHY_PMU_MPU_RDP9_AUX         12'h435
`define DWC_DDRPHY_PMU_MPU_RDB10_AUX        12'h436
`define DWC_DDRPHY_PMU_MPU_RDP10_AUX        12'h437
`define DWC_DDRPHY_PMU_MPU_RDB11_AUX        12'h438
`define DWC_DDRPHY_PMU_MPU_RDP11_AUX        12'h439
`define DWC_DDRPHY_PMU_MPU_RDB12_AUX        12'h43a
`define DWC_DDRPHY_PMU_MPU_RDP12_AUX        12'h43b
`define DWC_DDRPHY_PMU_MPU_RDB13_AUX        12'h43c
`define DWC_DDRPHY_PMU_MPU_RDP13_AUX        12'h43d
`define DWC_DDRPHY_PMU_MPU_RDB14_AUX        12'h43e
`define DWC_DDRPHY_PMU_MPU_RDP14_AUX        12'h43f
`define DWC_DDRPHY_PMU_MPU_RDB15_AUX        12'h440
`define DWC_DDRPHY_PMU_MPU_RDP15_AUX        12'h441
`define DWC_DDRPHY_PMU_INCLUDE_EFA          1
`define DWC_DDRPHY_PMU_INCLUDE_ESYN         1
`define  DWC_DDRPHY_PMU_XCCM_BASE_AUX       12'h5f8
`define  DWC_DDRPHY_PMU_YCCM_BASE_AUX       12'h5f9
`define DWC_DDRPHY_PMU_ISA32_GRP_MSB        31
`define DWC_DDRPHY_PMU_ISA32_GRP_LSB        27
`define DWC_DDRPHY_PMU_ISA32_GRP_RANGE      31:27
`define DWC_DDRPHY_PMU_ISA32_DOP_MSB        21
`define DWC_DDRPHY_PMU_ISA32_DOP_LSB        16
`define DWC_DDRPHY_PMU_ISA32_DOP_RANGE      21:16
`define DWC_DDRPHY_PMU_ISA32_SOP_MSB        5
`define DWC_DDRPHY_PMU_ISA32_SOP_LSB        0
`define DWC_DDRPHY_PMU_ISA32_SOP_RANGE      5:0
`define DWC_DDRPHY_PMU_ISA32_ZOP_MSB        5
`define DWC_DDRPHY_PMU_ISA32_ZOP_LSB        0
`define DWC_DDRPHY_PMU_ISA32_ZOP_RANGE      5:0
`define DWC_DDRPHY_PMU_ISA32_ZOP_HI         14:12
`define DWC_DDRPHY_PMU_ISA32_ZOP_LO         26:24
`define DWC_DDRPHY_PMU_ISA16_DOP_MSB        20
`define DWC_DDRPHY_PMU_ISA16_DOP_LSB        16
`define DWC_DDRPHY_PMU_ISA16_DOP_RANGE      20:16
`define DWC_DDRPHY_PMU_ISA16_SOP_MSB        23
`define DWC_DDRPHY_PMU_ISA16_SOP_LSB        21
`define DWC_DDRPHY_PMU_ISA16_SOP_RANGE      23:21
`define DWC_DDRPHY_PMU_ISA16_ZOP_MSB        26
`define DWC_DDRPHY_PMU_ISA16_ZOP_LSB        24
`define DWC_DDRPHY_PMU_ISA16_ZOP_RANGE      26:24
`define DWC_DDRPHY_PMU_ISA32_SOP_FMT        6'h2f
`define DWC_DDRPHY_PMU_ISA32_ZOP_FMT        6'h3f
`define DWC_DDRPHY_PMU_ISA16_SOP_FMT        5'h00
`define DWC_DDRPHY_PMU_ISA16_ZOP_FMT        3'h3
`define DWC_DDRPHY_PMU_ISA32_Q_RANGE        4:0
`define DWC_DDRPHY_PMU_ISA32_P_RANGE        23:22
`define DWC_DDRPHY_PMU_XFLAGS_LSB           0
`define DWC_DDRPHY_PMU_XFLAGS_MSB           3
`define DWC_DDRPHY_PMU_XFLAGS_BITS          4
`define DWC_DDRPHY_PMU_XFLAGS_RANGE         3:0
`define DWC_DDRPHY_PMU_BVCI_CMD_WDTH        2
`define DWC_DDRPHY_PMU_BVCI_CMD_WDTH_MSB    2-1
`define DWC_DDRPHY_PMU_BVCI_CMD_RNGE        2-1:0
`define DWC_DDRPHY_PMU_BVCI_CMD_NOOP        2'b00
`define DWC_DDRPHY_PMU_BVCI_CMD_RD          2'b01
`define DWC_DDRPHY_PMU_BVCI_CMD_WR          2'b10
`define DWC_DDRPHY_PMU_BVCI_CMD_LOCKRD      2'b11
`define DWC_DDRPHY_PMU_PLEN_UNDEF           8'b00000000
`define DWC_DDRPHY_PMU_PLEN_BYTE            8'b00000001
`define DWC_DDRPHY_PMU_PLEN_WORD            8'b00000010
`define DWC_DDRPHY_PMU_PLEN_LWORD           8'b00000100
`define DWC_DDRPHY_PMU_PLEN_8BYTE           8'b00001000
`define DWC_DDRPHY_PMU_PLEN_16BYTE          8'b00010000
`define DWC_DDRPHY_PMU_PLEN_32BYTE          8'b00100000
`define DWC_DDRPHY_PMU_AHB_IDLE             2'b00
`define DWC_DDRPHY_PMU_AHB_BUSY             2'b01
`define DWC_DDRPHY_PMU_AHB_NONSEQ           2'b10
`define DWC_DDRPHY_PMU_AHB_SEQ              2'b11
`define DWC_DDRPHY_PMU_AHB_BYTE             3'b000
`define DWC_DDRPHY_PMU_AHB_HALF_WORD        3'b001
`define DWC_DDRPHY_PMU_AHB_WORD             3'b010
`define DWC_DDRPHY_PMU_AHB_SINGLE           3'b000
`define DWC_DDRPHY_PMU_AHB_INCR             3'b001
`define DWC_DDRPHY_PMU_AHB_INCR4            3'b011
`define DWC_DDRPHY_PMU_AHB_INCR8            3'b101
`define DWC_DDRPHY_PMU_AHB_INCR16           3'b111
`define DWC_DDRPHY_PMU_AHB_INSTR_FETCH      0
`define DWC_DDRPHY_PMU_AHB_DATA_FETCH       1
`define DWC_DDRPHY_PMU_AHB_OKAY             2'b00
`define DWC_DDRPHY_PMU_AHB_ERROR            2'b01
`define DWC_DDRPHY_PMU_AHB_RETRY            2'b10
`define DWC_DDRPHY_PMU_AHB_SPLIT            2'b11
`define DWC_DDRPHY_PMU_AHB_LITE_OKAY        1'b0
`define DWC_DDRPHY_PMU_AHB_LITE_ERROR       1'b1
`define DWC_DDRPHY_PMU_IC_WORDS             256
`define DWC_DDRPHY_PMU_IC_BYTE_WIDTH        4
`define DWC_DDRPHY_PMU_IC_WORD_BITS         2
`define DWC_DDRPHY_PMU_IC_BLOCK_WORDS       8
`define DWC_DDRPHY_PMU_IC_OFS_MSB           7
`define DWC_DDRPHY_PMU_IC_SETS              32
`define DWC_DDRPHY_PMU_IC_BLOCK_BITS        5
`define DWC_DDRPHY_PMU_IC_INDEX_BITS        5
`define DWC_DDRPHY_PMU_IC_WAYS_BITS         2
`define DWC_DDRPHY_PMU_IC_BYTE_MSB          3
`define DWC_DDRPHY_PMU_IC_LOCK_BIT          0
`define DWC_DDRPHY_PMU_IC_AUX_FULL          1
`define DWC_DDRPHY_PMU_IC_AUX_SIMPLE        0
`define DWC_DDRPHY_PMU_IC_AUX_INTERFACE     0
`define DWC_DDRPHY_PMU_IC_ECC               0
`define DWC_DDRPHY_PMU_IC_BLK_LSB           1
`define DWC_DDRPHY_PMU_IC_BLK_MSB           4
`define DWC_DDRPHY_PMU_IC_IDX_LSB           5
`define DWC_DDRPHY_PMU_IC_IDX_MSB           9
`define DWC_DDRPHY_PMU_IC_TAG_LSB           10
`define DWC_DDRPHY_PMU_IC_TAG_MSB           15
`define DWC_DDRPHY_PMU_IC_WAY_CACHE_LSB     10
`define DWC_DDRPHY_PMU_IC_WAY_CACHE_MSB     11
`define DWC_DDRPHY_PMU_IC_WRD_LSB           2
`define DWC_DDRPHY_PMU_IC_WRD_MSB           4
`define DWC_DDRPHY_PMU_IC_BLK_BITS          5
`define DWC_DDRPHY_PMU_IC_IDX_BITS          5
`define DWC_DDRPHY_PMU_IC_TAG_BITS          6
`define DWC_DDRPHY_PMU_IC_WRD_BITS          3
`define DWC_DDRPHY_PMU_IC_ADR_BITS          8
`define DWC_DDRPHY_PMU_IC_FRM_BITS          11
`define DWC_DDRPHY_PMU_IC_S_BIT          0
`define DWC_DDRPHY_PMU_IC_ORG_TRAM_BITS         7
`define DWC_DDRPHY_PMU_IC_TAG_BITS_WIDTH        7
`define DWC_DDRPHY_PMU_IC_ORG_DRAM_BITS         32
`define DWC_DDRPHY_PMU_IC_ORG_TRAM_MSB          6
`define DWC_DDRPHY_PMU_IC_ORG_DRAM_MSB          31
`define DWC_DDRPHY_PMU_IC_ORG_TRAM_RANGE           6:0
`define DWC_DDRPHY_PMU_IC_ORG_DRAM_RANGE           31:0
`define DWC_DDRPHY_PMU_IC_TAG_SYNDROME_BITS   5
`define DWC_DDRPHY_PMU_IC_TAG_SYNDROME_MSB    4
`define DWC_DDRPHY_PMU_IC_TAG_SYNDROME_RANGE  4:0
`define DWC_DDRPHY_PMU_IC_DATA_SYNDROME_BITS  7
`define DWC_DDRPHY_PMU_IC_DATA_SYNDROME_MSB   6
`define DWC_DDRPHY_PMU_IC_DATA_SYNDROME_RANGE 6:0
`define DWC_DDRPHY_PMU_IC_TRAM_BITS         7
`define DWC_DDRPHY_PMU_IC_TRAM_MSB          6
`define DWC_DDRPHY_PMU_IC_DRAM_BITS         32
`define DWC_DDRPHY_PMU_IC_DRAM_MSB          31
`define DWC_DDRPHY_PMU_IC_TRAM_RANGE        6:0
`define DWC_DDRPHY_PMU_IC_DRAM_RANGE        31:0
`define DWC_DDRPHY_PMU_IC_DATA_ECC_BITS     7
`define DWC_DDRPHY_PMU_IC_DATA_ECC_RANGE    6:0
`define DWC_DDRPHY_PMU_IC_TAG_ECC_RANGE     4:0
`define DWC_DDRPHY_PMU_IC_TAG_ECC_BITS      5
`define DWC_DDRPHY_PMU_IC_DATA_ECC_WIDTH    7
`define DWC_DDRPHY_PMU_IC_TAG_ECC_WIDTH     5
`define DWC_DDRPHY_PMU_IC_ECC_TRAM_BITS         14
`define DWC_DDRPHY_PMU_IC_ECC_TRAM_MSB          13
`define DWC_DDRPHY_PMU_IC_ECC_DRAM_BITS         39
`define DWC_DDRPHY_PMU_IC_ECC_DRAM_MSB          38
`define DWC_DDRPHY_PMU_IC_ECC_TRAM_RANGE        13:0
`define DWC_DDRPHY_PMU_IC_ECC_DRAM_RANGE        38:0
`define DWC_DDRPHY_PMU_IC_PARITY_TRAM_BITS         8
`define DWC_DDRPHY_PMU_IC_PARITY_TRAM_MSB          7
`define DWC_DDRPHY_PMU_IC_PARITY_DRAM_BITS         33
`define DWC_DDRPHY_PMU_IC_PARITY_DRAM_MSB          32
`define DWC_DDRPHY_PMU_IC_PARITY_TRAM_RANGE        7:0
`define DWC_DDRPHY_PMU_IC_PARITY_DRAM_RANGE        32:0
`define DWC_DDRPHY_PMU_IC_TAG_TAG_RANGE     6 - 1 -0 - 0:0
`define DWC_DDRPHY_PMU_IC_TAG_VALID_BIT     6 - 0
`define DWC_DDRPHY_PMU_IC_TAG_LOCK_BIT      6 - 1 - 0
`define DWC_DDRPHY_PMU_IC_BE_RANGE          3:0
`define DWC_DDRPHY_PMU_IC_TAG_RANGE         15:10
`define DWC_DDRPHY_PMU_IC_IDX_RANGE         9:5
`define DWC_DDRPHY_PMU_IC_BLK_RANGE         4:1
`define DWC_DDRPHY_PMU_IC_WRD_RANGE         4:2
`define DWC_DDRPHY_PMU_IC_ADR_RANGE         9:2
`define DWC_DDRPHY_PMU_IC_WAY_MSB           3
`define DWC_DDRPHY_PMU_IC_WAY_RANGE         3:0
`define DWC_DDRPHY_PMU_IC_WAY_CACHE_RANGE   11:10
`define DWC_DDRPHY_PMU_IBUS_BYTE_WIDTH      4
`define DWC_DDRPHY_PMU_IBIU_BE_MSB          3
`define DWC_DDRPHY_PMU_IBIU_DATA_MSB        31
`define DWC_DDRPHY_PMU_IBUS_BE_RANGE        3:0
`define DWC_DDRPHY_PMU_IBUS_DATA_RANGE      31:0
`define DWC_DDRPHY_PMU_IBUS_ADDR_RANGE      31:0
`define DWC_DDRPHY_PMU_IBUS_CMD_RANGE       2-1:0
`define DWC_DDRPHY_PMU_IBIU_PLEN_WIDTH      8
`define DWC_DDRPHY_PMU_IBIU_PLEN_MSB        7
`define DWC_DDRPHY_PMU_IBUS_PLEN_RANGE      7:0
`define DWC_DDRPHY_PMU_IBUS_BLK_RANGE       15:5
`define DWC_DDRPHY_PMU_IFQ_ENTRIES_MSB     0
`define DWC_DDRPHY_PMU_IFQ_ENTRIES_RANGE   0:0
`define DWC_DDRPHY_PMU_IFQ_SIZE_BITS       0
`define DWC_DDRPHY_PMU_IFQ_WRD_RANGE       0 - 1:0
`define DWC_DDRPHY_PMU_IFQ_BURST_RANGE_MSB  0
`define DWC_DDRPHY_PMU_IFQ_BURST_RANGE_BITS 1
`define DWC_DDRPHY_PMU_IFQ_BURST_RANGE      0:0
`define DWC_DDRPHY_PMU_DC_WORDS             256
`define DWC_DDRPHY_PMU_DC_BYTE_WIDTH        4
`define DWC_DDRPHY_PMU_DC_WORD_BITS         2
`define DWC_DDRPHY_PMU_DC_BLOCK_WORDS       8
`define DWC_DDRPHY_PMU_DC_OFS_MSB           7
`define DWC_DDRPHY_PMU_DC_SETS              32
`define DWC_DDRPHY_PMU_DC_BLOCK_BITS        5
`define DWC_DDRPHY_PMU_DC_INDEX_BITS        5
`define DWC_DDRPHY_PMU_DC_BYTE_MSB          3
`define DWC_DDRPHY_PMU_DC_LOCK_BIT          0
`define DWC_DDRPHY_PMU_DC_AUX_FULL          1
`define DWC_DDRPHY_PMU_DC_AUX_SIMPLE        0
`define DWC_DDRPHY_PMU_DC_AUX_INTERFACE     0
`define DWC_DDRPHY_PMU_DC_REPL_BITS         2
`define DWC_DDRPHY_PMU_DC_REPL_MSB          1
`define DWC_DDRPHY_PMU_DC_REPL_RANGE        1:0
`define DWC_DDRPHY_PMU_DC_BLK_LSB           0
`define DWC_DDRPHY_PMU_DC_BLK_MSB           4
`define DWC_DDRPHY_PMU_DC_IDX_LSB           5
`define DWC_DDRPHY_PMU_DC_IDX_MSB           9
`define DWC_DDRPHY_PMU_DC_TAG_LSB           10
`define DWC_DDRPHY_PMU_DC_TAG_MSB           31
`define DWC_DDRPHY_PMU_DC_WAY_CACHE_LSB     10
`define DWC_DDRPHY_PMU_DC_WAY_CACHE_MSB     11
`define DWC_DDRPHY_PMU_DC_TAG_BITS          22
`define DWC_DDRPHY_PMU_DC_WRD_LSB           2
`define DWC_DDRPHY_PMU_DC_WRD_MSB           4
`define DWC_DDRPHY_PMU_DC_BLK_BITS          5
`define DWC_DDRPHY_PMU_DC_IDX_BITS          5
`define DWC_DDRPHY_PMU_DC_WRD_BITS          3
`define DWC_DDRPHY_PMU_DC_ADR_BITS          8
`define DWC_DDRPHY_PMU_DC_OS_BITS           3
`define DWC_DDRPHY_PMU_DC_S_BIT          0
`define DWC_DDRPHY_PMU_DD_WR_BITS        8
`define DWC_DDRPHY_PMU_DD_WR_RANGE       7:0
`define DWC_DDRPHY_PMU_DC_TRAM_BITS         24
`define DWC_DDRPHY_PMU_DC_TRAM_MSB          23
`define DWC_DDRPHY_PMU_DC_DRAM_BITS         32
`define DWC_DDRPHY_PMU_DC_DRAM_MSB          31
`define DWC_DDRPHY_PMU_DT_PAD_BITS          0
`define DWC_DDRPHY_PMU_DD_EPC_BITS          0
`define DWC_DDRPHY_PMU_DD_DATA_BITS         32
`define DWC_DDRPHY_PMU_DT_EPC_BITS          0
`define DWC_DDRPHY_PMU_DT_DATA_BITS         24
`define DWC_DDRPHY_PMU_DT_SYNDROME_BITS     0
`define DWC_DDRPHY_PMU_DD_SYNDROME_BITS     0
`define DWC_DDRPHY_PMU_DT_DATA_MSB          23
`define DWC_DDRPHY_PMU_DC_TRAM_RANGE        23:0
`define DWC_DDRPHY_PMU_DC_DRAM_RANGE        31:0
`define DWC_DDRPHY_PMU_DD_DATA_RANGE        31:0
`define DWC_DDRPHY_PMU_DD_CODE_RANGE        31:32
`define DWC_DDRPHY_PMU_DT_MAX_RANGE         23:0
`define DWC_DDRPHY_PMU_DT_DATA_RANGE        23:0
`define DWC_DDRPHY_PMU_DT_CODE_RANGE        23:24
`define DWC_DDRPHY_PMU_DT_PAD_RANGE         23:24
`define DWC_DDRPHY_PMU_DT_SYNDROME_RANGE    -1:0
`define DWC_DDRPHY_PMU_DC_DRAM_HAS_WEM 1
`define DWC_DDRPHY_PMU_DC_TRAM_HAS_WEM 1
`define DWC_DDRPHY_PMU_DC_PROT_ECODE_RANGE     3:0
`define DWC_DDRPHY_PMU_DC_PROT_ECODE_DATA      0
`define DWC_DDRPHY_PMU_DC_PROT_ECODE_TAG       1
`define DWC_DDRPHY_PMU_DC_PROT_ECODE_ADDR      2
`define DWC_DDRPHY_PMU_DC_PROT_ECODE_MULTI     3
`define DWC_DDRPHY_PMU_IC_PROT_ECODE_RANGE     2:0
`define DWC_DDRPHY_PMU_IC_PROT_ECODE_ADDR      2
`define DWC_DDRPHY_PMU_IC_PROT_ECODE_DATA      1
`define DWC_DDRPHY_PMU_IC_PROT_ECODE_TAG       0
`define DWC_DDRPHY_PMU_ECR_SYNDROME_RANGE 5:0
`define DWC_DDRPHY_PMU_ECR_SYNDROME_BITS  6
`define DWC_DDRPHY_PMU_DC_TAG_TAG_RANGE     23-2-0-0:0
`define DWC_DDRPHY_PMU_DC_TAG_DIRTY_BIT     23-0
`define DWC_DDRPHY_PMU_DC_TAG_VALID_BIT     23-1-0
`define DWC_DDRPHY_PMU_DC_TAG_LOCK_BIT      23-2-0
`define DWC_DDRPHY_PMU_DC_BE_RANGE          3:0
`define DWC_DDRPHY_PMU_DC_TAG_RANGE         31:10
`define DWC_DDRPHY_PMU_DC_IDX_RANGE         9:5
`define DWC_DDRPHY_PMU_DC_BLK_RANGE         4:0
`define DWC_DDRPHY_PMU_DC_WRD_RANGE         4:2
`define DWC_DDRPHY_PMU_DC_ADR_RANGE         9:2
`define DWC_DDRPHY_PMU_DC_WAY_MSB           3
`define DWC_DDRPHY_PMU_DC_WAY_RANGE         3:0
`define DWC_DDRPHY_PMU_DC_WAY_CACHE_RANGE   11:10
`define DWC_DDRPHY_PMU_DBUS_ADDR_MSB        31
`define DWC_DDRPHY_PMU_DBUS_ADDR_LSB        0
`define DWC_DDRPHY_PMU_DBUS_BYTE_WIDTH      4
`define DWC_DDRPHY_PMU_DBUS_BE_MSB          3
`define DWC_DDRPHY_PMU_DBUS_DATA_MSB        31
`define DWC_DDRPHY_PMU_DBUS_BE_RANGE        3:0
`define DWC_DDRPHY_PMU_DBUS_DATA_RANGE      31:0
`define DWC_DDRPHY_PMU_DBUS_ADDR_RANGE      31:0
`define DWC_DDRPHY_PMU_DBUS_CMD_RANGE       2-1:0
`define DWC_DDRPHY_PMU_DBUS_PLEN_WIDTH      8
`define DWC_DDRPHY_PMU_DBUS_PLEN_MSB        7
`define DWC_DDRPHY_PMU_DBUS_PLEN_RANGE      7:0
`define DWC_DDRPHY_PMU_DBUS_BLK_RANGE       31:5
`define DWC_DDRPHY_PMU_DBG_DATA_WIDTH       32
`define DWC_DDRPHY_PMU_DBG_ADDR_WIDTH       32
`define DWC_DDRPHY_PMU_DBG_BYTE_WIDTH       4
`define DWC_DDRPHY_PMU_DBG_CMD_WIDTH        2
`define DWC_DDRPHY_PMU_DBG_BE_MSB           3
`define DWC_DDRPHY_PMU_DBG_PLEN_MSB         5
`define DWC_DDRPHY_PMU_DBG_PLEN_WIDTH       6
`define DWC_DDRPHY_PMU_DBG_DATA_MSB         31
`define DWC_DDRPHY_PMU_DBG_ADDR_MSB         31
`define DWC_DDRPHY_PMU_DBG_DATA_RANGE       31:0
`define DWC_DDRPHY_PMU_DBG_ADDR_RANGE       31:0
`define DWC_DDRPHY_PMU_DBG_CMD_RANGE        2-1:0
`define DWC_DDRPHY_PMU_DBG_PLEN_RANGE       7:0
`define DWC_DDRPHY_PMU_DBG_BE_RANGE         3:0
`define DWC_DDRPHY_PMU_ICCM_WORDS           32768
`define DWC_DDRPHY_PMU_ICCM_BYTE_WIDTH      4
`define DWC_DDRPHY_PMU_ICCM_WORD_BITS       2
`define DWC_DDRPHY_PMU_ICCM_ADDR_BITS       15
`define DWC_DDRPHY_PMU_ICCM_ADDR_MSB        14
`define DWC_DDRPHY_PMU_ICCM_BYTE_MSB        3
`define DWC_DDRPHY_PMU_ICCM_ADDR_RANGE      14:0
`define DWC_DDRPHY_PMU_ICCM_DRAM_BITS       39
`define DWC_DDRPHY_PMU_ICCM_BE_MSB          3
`define DWC_DDRPHY_PMU_ICCM_BE_RANGE        3:0
`define DWC_DDRPHY_PMU_DMP_BE_RANGE        3:0
`define DWC_DDRPHY_PMU_ICCM0_HAS_WEM        0
`define DWC_DDRPHY_PMU_ICCM_DRAM_RANGE       38:0
`define DWC_DDRPHY_PMU_ICCM1_WORDS           0
`define DWC_DDRPHY_PMU_ICCM1_BYTE_WIDTH      4
`define DWC_DDRPHY_PMU_ICCM1_WORD_BITS       2
`define DWC_DDRPHY_PMU_ICCM1_ADDR_BITS       -Infinity
`define DWC_DDRPHY_PMU_ICCM1_ADDR_MSB        -Infinity
`define DWC_DDRPHY_PMU_ICCM1_BYTE_MSB        3
`define DWC_DDRPHY_PMU_ICCM1_ADDR_RANGE      -Infinity:0
`define DWC_DDRPHY_PMU_ICCM1_DRAM_BITS       32
`define DWC_DDRPHY_PMU_ICCM1_DRAM_MSB        31
`define DWC_DDRPHY_PMU_ICCM1_BE_RANGE        3:0
`define DWC_DDRPHY_PMU_ICCM1_DRAM_RANGE       31:0
`define DWC_DDRPHY_PMU_ICCM1_B_WRD_LSB       3
`define DWC_DDRPHY_PMU_ICCM1_B_WRD_MSB       -Infinity
`define DWC_DDRPHY_PMU_ICCM1_WRD_LSB         2
`define DWC_DDRPHY_PMU_ICCM1_WRD_MSB         -Infinity
`define DWC_DDRPHY_PMU_ICCM1_ADR_RANGE       -Infinity:2
`define DWC_DDRPHY_PMU_ICCM1_B_ADR_RANGE     -Infinity:3
`define DWC_DDRPHY_PMU_ICCM2_WORDS           0
`define DWC_DDRPHY_PMU_ICCM2_BYTE_WIDTH      4
`define DWC_DDRPHY_PMU_ICCM2_WORD_BITS       2
`define DWC_DDRPHY_PMU_ICCM2_ADDR_BITS       -Infinity
`define DWC_DDRPHY_PMU_ICCM2_ADDR_MSB        -Infinity
`define DWC_DDRPHY_PMU_ICCM2_BYTE_MSB        3
`define DWC_DDRPHY_PMU_ICCM2_ADDR_RANGE      -Infinity:0
`define DWC_DDRPHY_PMU_ICCM2_DRAM_BITS       32
`define DWC_DDRPHY_PMU_ICCM2_DRAM_MSB        31
`define DWC_DDRPHY_PMU_ICCM2_BE_RANGE        3:0
`define DWC_DDRPHY_PMU_ICCM2_DRAM_RANGE       31:0
`define DWC_DDRPHY_PMU_ICCM2_WRD_LSB         2
`define DWC_DDRPHY_PMU_ICCM2_WRD_MSB         -Infinity
`define DWC_DDRPHY_PMU_ICCM2_ADR_RANGE       -Infinity:2
`define DWC_DDRPHY_PMU_ICCM3_WORDS           0
`define DWC_DDRPHY_PMU_ICCM3_BYTE_WIDTH      4
`define DWC_DDRPHY_PMU_ICCM3_WORD_BITS       2
`define DWC_DDRPHY_PMU_ICCM3_ADDR_BITS       -Infinity
`define DWC_DDRPHY_PMU_ICCM3_ADDR_MSB        -Infinity
`define DWC_DDRPHY_PMU_ICCM3_BYTE_MSB        3
`define DWC_DDRPHY_PMU_ICCM3_ADDR_RANGE      -Infinity:0
`define DWC_DDRPHY_PMU_ICCM3_DRAM_BITS       32
`define DWC_DDRPHY_PMU_ICCM3_DRAM_MSB        31
`define DWC_DDRPHY_PMU_ICCM3_BE_RANGE        3:0
`define DWC_DDRPHY_PMU_ICCM3_DRAM_RANGE       31:0
`define DWC_DDRPHY_PMU_ICCM3_WRD_LSB         2
`define DWC_DDRPHY_PMU_ICCM3_WRD_MSB         -Infinity
`define DWC_DDRPHY_PMU_ICCM3_ADR_RANGE       -Infinity:2
`define DWC_DDRPHY_PMU_ICCMX_ADR_RANGE          16:2
`define DWC_DDRPHY_PMU_DCCM_WORDS           32768
`define DWC_DDRPHY_PMU_DCCM_BYTE_WIDTH      4
`define DWC_DDRPHY_PMU_DCCM_WORD_BITS       2
`define DWC_DDRPHY_PMU_DCCM_ADDR_BITS       15
`define DWC_DDRPHY_PMU_DCCM_ADDR_MSB        14
`define DWC_DDRPHY_PMU_DCCM_BYTE_MSB        3
`define DWC_DDRPHY_PMU_DCCM_ADDR_RANGE      14:0
`define DWC_DDRPHY_PMU_DCCM_DRAM_BITS       39
`define DWC_DDRPHY_PMU_DCCM_WR_WIDTH        39
`define DWC_DDRPHY_PMU_DCCM_BE_RANGE        3:0
`define DWC_DDRPHY_PMU_DCCM_DRAM_RANGE       38:0
`define DWC_DDRPHY_PMU_DCCM_ADR_RANGE1      16:2+1
`define DWC_DDRPHY_PMU_DWAY_UNUSED          4
`define DWC_DDRPHY_PMU_IWAY_UNUSED          4
`define DWC_DDRPHY_PMU_AUX_CC_IWAY_RANGE    19:16
`define DWC_DDRPHY_PMU_AUX_CC_DWAY_RANGE    27:24
`define DWC_DDRPHY_PMU_AUX_CC_UNUSED        10
`define DWC_DDRPHY_PMU_AUX_CC_PWR_OPT       5
`define DWC_DDRPHY_PMU_AUX_CC_PWR_OPT_BUILD 0
`define DWC_DDRPHY_PMU_AUX_CC_DWAY_BUILD    2
`define DWC_DDRPHY_PMU_AUX_CC_IWAY_BUILD    2
`define DWC_DDRPHY_PMU_ISE_EP_BUILD_AUX     12'h41f
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_AUX_BASE 1056
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_0_AUX 12'd1056  // 0x420 + 0
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_1_AUX 12'd1057  // 0x420 + 1
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_2_AUX 12'd1058  // 0x420 + 2
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_3_AUX 12'd1059  // 0x420 + 3
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_4_AUX 12'd1060  // 0x420 + 4
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_5_AUX 12'd1061  // 0x420 + 5
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_6_AUX 12'd1062  // 0x420 + 6
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_7_AUX 12'd1063  // 0x420 + 7
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_8_AUX 12'd1064  // 0x420 + 8
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_9_AUX 12'd1065  // 0x420 + 9
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_10_AUX 12'd1066  // 0x420 + 10
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_11_AUX 12'd1067  // 0x420 + 11
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_12_AUX 12'd1068  // 0x420 + 12
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_13_AUX 12'd1069  // 0x420 + 13
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_14_AUX 12'd1070  // 0x420 + 14
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_15_AUX 12'd1071  // 0x420 + 15
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_16_AUX 12'd1072  // 0x420 + 16
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_17_AUX 12'd1073  // 0x420 + 17
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_18_AUX 12'd1074  // 0x420 + 18
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_19_AUX 12'd1075  // 0x420 + 19
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_20_AUX 12'd1076  // 0x420 + 20
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_21_AUX 12'd1077  // 0x420 + 21
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_22_AUX 12'd1078  // 0x420 + 22
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_23_AUX 12'd1079  // 0x420 + 23
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_24_AUX 12'd1080  // 0x420 + 24
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_25_AUX 12'd1081  // 0x420 + 25
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_26_AUX 12'd1082  // 0x420 + 26
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_27_AUX 12'd1083  // 0x420 + 27
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_28_AUX 12'd1084  // 0x420 + 28
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_29_AUX 12'd1085  // 0x420 + 29
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_30_AUX 12'd1086  // 0x420 + 30
`define DWC_DDRPHY_PMU_ISE_SEMIDEC_31_AUX 12'd1087  // 0x420 + 31
`define DWC_DDRPHY_PMU_ISE_CONF_BUILD_AUX   12'h440
`define DWC_DDRPHY_PMU_ISE_CONF_STAT_AUX    12'h441
`define DWC_DDRPHY_PMU_ISE_CONF_ADDR_AUX    12'h442
`define DWC_DDRPHY_PMU_ISE_CONF_DATA_AUX    12'h443
`define DWC_DDRPHY_PMU_CHIPID               16'd0  // set by ARChitect
`define DWC_DDRPHY_PMU_ARCNUM               8'd0   // set by ARChitect
`define DWC_DDRPHY_PMU_ARCVER               8'h43
`define DWC_DDRPHY_PMU_WA_EXCEPTION       0
`define DWC_DDRPHY_PMU_WA_REPLAY          1
`define DWC_DDRPHY_PMU_WA_INT_L2          2
`define DWC_DDRPHY_PMU_WA_INT_L1          3
`define DWC_DDRPHY_PMU_WA_COMMIT          4
`define DWC_DDRPHY_PMU_WA_ACTION_RANGE    4:0
`define DWC_DDRPHY_PMU_WA_ACTION_BITS     5
`define  DWC_DDRPHY_PMU_IRQ_LV2              1
`define  DWC_DDRPHY_PMU_IRQ_LV1              0
`define  DWC_DDRPHY_PMU_IRQ_RANGE            31:3
`define DWC_DDRPHY_PMU_SLEEP_MODE_BITS 3
`define DWC_DDRPHY_PMU_SLEEP_MODE_MSB 7
`define DWC_DDRPHY_PMU_SLEEP_MODE_LSB 5
`define DWC_DDRPHY_PMU_SMODE_RANGE 7:5
`define DWC_DDRPHY_PMU_EXT_SMODE_MSB 2
`define DWC_DDRPHY_PMU_EXT_SMODE_LSB 0
`define DWC_DDRPHY_PMU_EXT_SMODE_RANGE 2:0
`define DWC_DDRPHY_PMU_SLEEP_MODE_0    0
`define DWC_DDRPHY_PMU_SLEEP_MODE_1    1
`define DWC_DDRPHY_PMU_SLEEP_MODE_2    2
`define DWC_DDRPHY_PMU_SLEEP_MODE_3    3
`define DWC_DDRPHY_PMU_SLEEP_MODE_4    4
`define DWC_DDRPHY_PMU_SLEEP_MODE_5    5
`define DWC_DDRPHY_PMU_SLEEP_MODE_6    6
`define DWC_DDRPHY_PMU_SLEEP_MODE_7    7
`define DWC_DDRPHY_PMU_HAS_INTERRUPTS        1
`define DWC_DDRPHY_PMU_FIRQ_OPTION           0
`define DWC_DDRPHY_PMU_OVERLOAD_VECTORS      0
`define DWC_DDRPHY_PMU_ACT_FINT              0
`define DWC_DDRPHY_PMU_IRQ_N 1
`define DWC_DDRPHY_PMU_NUMBER_OF_LEVELS 1
`define DWC_DDRPHY_PMU_IRQ_E 4
`define DWC_DDRPHY_PMU_EXTERNAL_INTERRUPTS 4
`define DWC_DDRPHY_PMU_IRQ_M 4
`define DWC_DDRPHY_PMU_NUMBER_OF_INTERRUPTS 4
`define DWC_DDRPHY_PMU_SIRQ_OPTION           1
`define DWC_DDRPHY_PMU_IRQN_RANGE           0:0
`define DWC_DDRPHY_PMU_IRQLGN_BITS          1
`define DWC_DDRPHY_PMU_IRQLGN_RANGE         0:0
`define DWC_DDRPHY_PMU_IRQM_RANGE           3:0
`define DWC_DDRPHY_PMU_IRQLGM_BITS          2
`define DWC_DDRPHY_PMU_IRQLGM_RANGE         1:0
`define DWC_DDRPHY_PMU_IRQLGM16_BITS          5
`define DWC_DDRPHY_PMU_IRQLGM16_RANGE         4:0
`define DWC_DDRPHY_PMU_IRQE_RANGE           3:0
`define DWC_DDRPHY_PMU_INT_NUM_BITS          8
`define DWC_DDRPHY_PMU_INT_NUM_RANGE         9:2
`define DWC_DDRPHY_PMU_IRQ_ACT_BITS         2
`define DWC_DDRPHY_PMU_IRQ_ACT_MSB          1
`define DWC_DDRPHY_PMU_IRQ_ACT_ACT_MSB      0
`define DWC_DDRPHY_PMU_IRQ_ACT_RANGE        1:0
`define DWC_DDRPHY_PMU_IRQ_ACT_ACT_RANGE    0:0
`define DWC_DDRPHY_PMU_IRQ_ACT_U_BIT        31
`define DWC_DDRPHY_PMU_IRQ_ACT_UNUSED       30
`define DWC_DDRPHY_PMU_IRQ_CTRL_BITS        10
`define DWC_DDRPHY_PMU_IRQ_CTRL_MSB         9
`define DWC_DDRPHY_PMU_IRQ_CTRL_LSB         0
`define DWC_DDRPHY_PMU_IRQ_CTRL_RANGE       9:0
`define DWC_DDRPHY_PMU_IRQ_CTRL_NR_BITS     5
`define DWC_DDRPHY_PMU_IRQ_CTRL_NR_RANGE    4:0
`define DWC_DDRPHY_PMU_IRQ_CTRL_B_BIT       9
`define DWC_DDRPHY_PMU_IRQ_CTRL_L_BIT       10
`define DWC_DDRPHY_PMU_IRQ_CTRL_U_BIT       11
`define DWC_DDRPHY_PMU_IRQ_CTRL_M_BIT       12
`define DWC_DDRPHY_PMU_IRQ_CTRL_LP_BIT      13
`define DWC_DDRPHY_PMU_IRQ_CTRL_UNUSED      18
`define DWC_DDRPHY_PMU_IRQ_CTRL_PRESENT     1
`define DWC_DDRPHY_PMU_STAT32_E_RANGE       4:1
`define  DWC_DDRPHY_PMU_INTVBASE_PRESET_TYPED      6'd0
`define  DWC_DDRPHY_PMU_RESET_PC             0
`define  DWC_DDRPHY_PMU_INTVBASE_BITS        6
`define  DWC_DDRPHY_PMU_INTVBASE_MASK        63
`define DWC_DDRPHY_PMU_IRQ_GATE_THRESHOLD   0
`define DWC_DDRPHY_PMU_IRQ_GATED_SYNC       1
`define DWC_DDRPHY_PMU_HAS_RTC            1
`define DWC_DDRPHY_PMU_RTC_BITS           64
`define DWC_DDRPHY_PMU_RTC_RANGE          63:0
`define DWC_DDRPHY_PMU_RTC_EN             0
`define DWC_DDRPHY_PMU_RTC_C              1
`define DWC_DDRPHY_PMU_RTC_A1             31
`define DWC_DDRPHY_PMU_RTC_A0             30
`define DWC_DDRPHY_PMU_IRQ_OUTPUT_REG     0
`define DWC_DDRPHY_PMU_IRQ_NUM_RANGE      7:0
`define DWC_DDRPHY_PMU_IRQ_P_RANGE        3:0
`define DWC_DDRPHY_PMU_DSTREG_BITS      6
`define DWC_DDRPHY_PMU_DSTREG_LSB       0
`define DWC_DDRPHY_PMU_DSTREG_MSB       5
`define DWC_DDRPHY_PMU_DSTREG_RANGE     5:0
`define DWC_DDRPHY_PMU_CC_BITS          5
`define DWC_DDRPHY_PMU_REG_PC           6'd63
`define DWC_DDRPHY_PMU_REG_STATUS32     6'd61
`define DWC_DDRPHY_PMU_STATUS32_U_BIT   7
`define DWC_DDRPHY_PMU_STATUS32_E_RANGE 4:1
`define DWC_DDRPHY_PMU_STATUS32_RANGE   13:0
`define DWC_DDRPHY_PMU_REG_BLINK        6'd31
`define DWC_DDRPHY_PMU_REG_FP           6'd27
`define DWC_DDRPHY_PMU_UOP_OPD_BITS      7
`define DWC_DDRPHY_PMU_UOP_OPD_RANGE     6:0
`define DWC_DDRPHY_PMU_OPD_REG_RANGE     3:0
`define DWC_DDRPHY_PMU_OPD_FP_BIT        4
`define DWC_DDRPHY_PMU_OPD_SP_BIT        4
`define DWC_DDRPHY_PMU_OPD_LINK_BIT      5
`define DWC_DDRPHY_PMU_OPD_BLINK_BIT     6
`define DWC_DDRPHY_PMU_UOP_SIZE_BITS     5
`define DWC_DDRPHY_PMU_UOP_SIZE_RANGE    5-1:0
`define  DWC_DDRPHY_PMU_ECR_RANGE            31:0
`define  DWC_DDRPHY_PMU_ECR_PARAM_PRIV   8'h0
`define  DWC_DDRPHY_PMU_ECR_PARAM_NSRT   8'h1
`define  DWC_DDRPHY_PMU_ECR_PARAM_NSRU   8'h2
`define  DWC_DDRPHY_PMU_ECR_PARAM_IRM    8'h3
`define  DWC_DDRPHY_PMU_ECR_PARAM_HALT   8'h4
`define  DWC_DDRPHY_PMU_ECR_PARAM_SMODE  8'h20
`define  DWC_DDRPHY_PMU_ECR_PARAM_SID    8'h40
`define  DWC_DDRPHY_PMU_ECR_PU_SIZE_BITS     2
`define  DWC_DDRPHY_PMU_ECR_VEC_SIZE_BITS    8
`define  DWC_DDRPHY_PMU_ECR_CAUSE_SIZE_BITS  8
`define  DWC_DDRPHY_PMU_ECR_PAR_SIZE_BITS    8
`define  DWC_DDRPHY_PMU_ECR_PU_RANGE         31:30
`define  DWC_DDRPHY_PMU_ECR_VEC_RANGE        23:16
`define  DWC_DDRPHY_PMU_ECR_CAUSE_RANGE      15:8
`define  DWC_DDRPHY_PMU_ECR_PAR_RANGE        7:0
`define  DWC_DDRPHY_PMU_ESYN_RANGE           13:0
`define  DWC_DDRPHY_PMU_ESYN_SIZE            14
`define  DWC_DDRPHY_PMU_ESYN_RF_RANGE        13:8
`define  DWC_DDRPHY_PMU_ESYN_CBE_BIT         7
`define  DWC_DDRPHY_PMU_ESYN_SYN_RANGE       6:0
`define  DWC_DDRPHY_PMU_EV_RESET             8'h00
`define  DWC_DDRPHY_PMU_EV_MEM_ERR           8'h01
`define  DWC_DDRPHY_PMU_EV_INSTR_ERR         8'h02
`define  DWC_DDRPHY_PMU_EV_M_CHECK           8'h03
`define  DWC_DDRPHY_PMU_EV_ITLB_MISS         8'h04
`define  DWC_DDRPHY_PMU_EV_DTLB_MISS         8'h05
`define  DWC_DDRPHY_PMU_EV_PROT_V            8'h06
`define  DWC_DDRPHY_PMU_EV_PRIV_V            8'h07
`define  DWC_DDRPHY_PMU_EV_SWI               8'h08
`define  DWC_DDRPHY_PMU_EV_TRAP              8'h09
`define  DWC_DDRPHY_PMU_EV_EXTENSION         8'h0a
`define  DWC_DDRPHY_PMU_EV_DIV_ZERO          8'h0b
`define  DWC_DDRPHY_PMU_EV_DC_ERROR          8'h0c
`define  DWC_DDRPHY_PMU_EV_MALIGNED          8'h0d
`define  DWC_DDRPHY_PMU_ECC_INS_FETCH_MEM    8'h00
`define  DWC_DDRPHY_PMU_ECC_DAT_FETCH_MEM    8'h10
`define  DWC_DDRPHY_PMU_ECC_DMP_SP_MULT_MEM  8'h12
`define  DWC_DDRPHY_PMU_ECC_NVM_WR_ER        8'h13
`define  DWC_DDRPHY_PMU_ECC_NVM_RANGE        8'h14
`define  DWC_DDRPHY_PMU_ECC_XY_NON_CCM       8'h21
`define  DWC_DDRPHY_PMU_ECC_XY_UN_ALGN       8'h22
`define  DWC_DDRPHY_PMU_ECC_XY_WRAP          8'h23
`define  DWC_DDRPHY_PMU_ECC_KERNEL_DMEM      8'h04
`define  DWC_DDRPHY_PMU_ECC_DC_FLUSH_MEM     8'h05
`define  DWC_DDRPHY_PMU_ECC_ILLEGAL_INS      8'h00
`define  DWC_DDRPHY_PMU_ECC_ILLEGAL_ISEQ     8'h01
`define  DWC_DDRPHY_PMU_ECC_RETURN_TYPE       8'h15
`define  DWC_DDRPHY_PMU_ECC_U_MISMATCH        8'h14
`define  DWC_DDRPHY_PMU_ECC_ILL_SN_SWITCH     8'h24
`define  DWC_DDRPHY_PMU_ECC_DBL_FAULT        8'h00
`define  DWC_DDRPHY_PMU_ECC_FTL_CACHE        8'h03 // not used in EM
`define  DWC_DDRPHY_PMU_ECC_INT_IMEM         8'h04
`define  DWC_DDRPHY_PMU_ECC_INT_DMEM         8'h05
`define  DWC_DDRPHY_PMU_MPU_OVERLAP_REGION   8'h06 
`define  DWC_DDRPHY_PMU_SEC_VIOL             8'h10 
`define  DWC_DDRPHY_PMU_ECC_NSCTAB_IN_NSMEM  8'h11
`define  DWC_DDRPHY_PMU_SPER_INT_IN_NSMEM    8'h11
`define  DWC_DDRPHY_PMU_SHAN_IN_NSMEM        8'h12
`define  DWC_DDRPHY_PMU_NSC_TAR_IN_NSMEM     8'h13
`define  DWC_DDRPHY_PMU_MPU_MULTI_SID_VIOL   8'h44
`define  DWC_DDRPHY_PMU_ECC_FTL_IDBE_ICCM    8'h00 // rename to EPRM?
`define  DWC_DDRPHY_PMU_ECC_FTL_DDBE_ICCM    8'h00
`define  DWC_DDRPHY_PMU_ECC_FTL_DDBE_DCCM    8'h01
`define  DWC_DDRPHY_PMU_ECC_FTL_IABE_ICCM    8'h02
`define  DWC_DDRPHY_PMU_ECC_FTL_DABE_ICCM    8'h02
`define  DWC_DDRPHY_PMU_ECC_FTL_DABE_DCCM    8'h03
`define  DWC_DDRPHY_PMU_ECC_FTL_C_DATA       8'h04
`define  DWC_DDRPHY_PMU_ECC_FTL_C_TAG        8'h05
`define  DWC_DDRPHY_PMU_ECC_FTL_C_ADDR       8'h06
`define  DWC_DDRPHY_PMU_ECC_FTL_DBE_NVM      8'h07
`define  DWC_DDRPHY_PMU_ECC_FTL_PC           8'h08
`define  DWC_DDRPHY_PMU_ECC_FTL_RF           8'h09
`define  DWC_DDRPHY_PMU_ECC_FTL_SEC_CTRL     8'h0a
`define  DWC_DDRPHY_PMU_NSHAN_IN_SMEM        8'h11
`define  DWC_DDRPHY_PMU_NSC_RANGE_VIOL       8'h12
`define  DWC_DDRPHY_PMU_ECC_FTL_PDEI_ICCM    8'h00
`define  DWC_DDRPHY_PMU_ECC_FTL_PDED_ICCM    8'h00
`define  DWC_DDRPHY_PMU_ECC_FTL_PDED_DCCM    8'h01
`define  DWC_DDRPHY_PMU_PARITY_FTL_C_DATA   8'h04
`define  DWC_DDRPHY_PMU_PARITY_FTL_C_TAG    8'h05
`define  DWC_DDRPHY_PMU_ECC_ITLB_FAULT       8'h00
`define  DWC_DDRPHY_PMU_ECC_DTLB_LD          8'h01
`define  DWC_DDRPHY_PMU_ECC_DTLB_ST          8'h02
`define  DWC_DDRPHY_PMU_ECC_DTLB_EX          8'h03
`define  DWC_DDRPHY_PMU_ECC_PRIV_V           8'h00
`define  DWC_DDRPHY_PMU_ECC_DISABLED_EXT     8'h01
`define  DWC_DDRPHY_PMU_ECC_AP_HIT           8'h02
`define  DWC_DDRPHY_PMU_ECC_KO_EXT           8'h03
`define  DWC_DDRPHY_PMU_ECR_APEX_SECURE_SID           8'h13
`define  DWC_DDRPHY_PMU_ECC_MISALN_D_ACC     8'h04 // not used?
`define  DWC_DDRPHY_PMU_ECC_TRAP             8'h00
`define  DWC_DDRPHY_PMU_ECC_DIV_ZERO         8'h00
`define  DWC_DDRPHY_PMU_ECC_DC_ERROR         8'h00
`define  DWC_DDRPHY_PMU_CODE_PROT_S_VIOL_PAM  8'h21
`define  DWC_DDRPHY_PMU_MPU_S_VIOL_PARAM      8'h24
`define  DWC_DDRPHY_PMU_MPU_SID_VIOL_PARAM    8'h44
`define  DWC_DDRPHY_PMU_MPU_INST_CROSS_REGION 8'h00
`define DWC_DDRPHY_PMU_ITAG_COL_MUX       "cm4"
`define DWC_DDRPHY_PMU_DTAG_COL_MUX       "cm4"
`define DWC_DDRPHY_PMU_IDATA_COL_MUX      "cm4"
`define DWC_DDRPHY_PMU_DDATA_COL_MUX      "cm4"
`define DWC_DDRPHY_PMU_ITAG_REGFILE       0
`define DWC_DDRPHY_PMU_IDATA_REGFILE      0
`define DWC_DDRPHY_PMU_DTAG_REGFILE       0
`define DWC_DDRPHY_PMU_DDATA_REGFILE      0
`define DWC_DDRPHY_PMU_TECH_RAM_CLK       CLK
`define DWC_DDRPHY_PMU_TECH_RAM_DIN       D
`define DWC_DDRPHY_PMU_TECH_RAM_DOUT      Q
`define DWC_DDRPHY_PMU_TECH_RAM_ADDR      ADR
`define DWC_DDRPHY_PMU_TECH_RAM_CEN       ME
`define DWC_DDRPHY_PMU_TECH_RAM_OEN       OEN
`define DWC_DDRPHY_PMU_TECH_RAM_WEN       WE
`define DWC_DDRPHY_PMU_TECH_RAM_BWEN      UNDEF
`define DWC_DDRPHY_PMU_TECH_HAS_OEN       0
`define DWC_DDRPHY_PMU_TECH_HAS_BWEN      0
`define DWC_DDRPHY_PMU_TECH_SUB_BITS      1
`define DWC_DDRPHY_PMU_TECH_OE_ACTIVE     1'b1
`define DWC_DDRPHY_PMU_TECH_WE_ACTIVE     1'b0
`define DWC_DDRPHY_PMU_TECH_CE_ACTIVE     1'b1
`define DWC_DDRPHY_PMU_TECH_RAM_PREFIX    "as""s""srs""gkt""1p"
`define DWC_DDRPHY_PMU_ITAG_TECH_SUFFIX   "cm4""sw0"
`define DWC_DDRPHY_PMU_IDATA_TECH_SUFFIX  "cm4""sw0"
`define DWC_DDRPHY_PMU_DTAG_TECH_SUFFIX   "cm4""sw0"
`define DWC_DDRPHY_PMU_DDATA_TECH_SUFFIX  "cm4""sw1"
`define DWC_DDRPHY_PMU_ICCM_TECH_SUFFIX   "cm4""sw1"
`define DWC_DDRPHY_PMU_DCCM_TECH_SUFFIX   "cm4""sw1"
`define DWC_DDRPHY_PMU_TECH_SUB_WIDTH     4
`define DWC_DDRPHY_PMU_TECH_SUB_RANGE     3:0
`define DWC_DDRPHY_PMU_ISA_EXT_CODE       161
`define DWC_DDRPHY_PMU_HAS_JTAG 1
`define DWC_DDRPHY_PMU_JF_RESET_TAP_CT    10'h01
`define DWC_DDRPHY_PMU_JF_TLR_WRITE_IR    10'h02
`define DWC_DDRPHY_PMU_JF_TLR_WRITE_DR    10'h04
`define DWC_DDRPHY_PMU_JF_SDS_WRITE_IR    10'h08
`define DWC_DDRPHY_PMU_JF_SDS_WRITE_DR    10'h10
`define DWC_DDRPHY_PMU_JF_END_RUNTESTIDLE 10'h20
`define DWC_DDRPHY_PMU_JF_END_BYPASS_IDLE 10'h40
`define DWC_DDRPHY_PMU_JF_STEP_TMS_HIGH   10'h80
`define DWC_DDRPHY_PMU_JF_STEP_TMS_LOW    10'h100
`define DWC_DDRPHY_PMU_JF_CAPTURE_TDO     10'h200
`define DWC_DDRPHY_PMU_JTAG_BSR_REG             4'h0
`define DWC_DDRPHY_PMU_JTAG_EXTEST_REG          4'h1
`define DWC_DDRPHY_PMU_JTAG_UNUSED_REG0         4'h2
`define DWC_DDRPHY_PMU_JTAG_UNUSED_REG1         4'h3
`define DWC_DDRPHY_PMU_JTAG_UNUSED_REG2         4'h4
`define DWC_DDRPHY_PMU_JTAG_UNUSED_REG3         4'h5
`define DWC_DDRPHY_PMU_JTAG_UNUSED_REG4         4'h6
`define DWC_DDRPHY_PMU_JTAG_UNUSED_REG5         4'h7
`define DWC_DDRPHY_PMU_JTAG_STATUS_REG          4'h8
`define DWC_DDRPHY_PMU_JTAG_TRANSACTION_CMD_REG 4'h9
`define DWC_DDRPHY_PMU_JTAG_ADDRESS_REG         4'hA
`define DWC_DDRPHY_PMU_JTAG_DATA_REG            4'hB
`define DWC_DDRPHY_PMU_JTAG_IDCODE_REG          4'hC
`define DWC_DDRPHY_PMU_JTAG_UNUSED_REG6         4'hD
`define DWC_DDRPHY_PMU_JTAG_UNUSED_REG7         4'hE
`define DWC_DDRPHY_PMU_JTAG_BYPASS_REG          4'hF
`define DWC_DDRPHY_PMU_JTAG_INSTRUCTION_REG_LEN     4
`define DWC_DDRPHY_PMU_JTAG_BSR_REG_LEN             32
`define DWC_DDRPHY_PMU_JTAG_STATUS_REG_LEN          7
`define DWC_DDRPHY_PMU_JTAG_TRANSACTION_CMD_REG_LEN 4
`define DWC_DDRPHY_PMU_JTAG_ADDRESS_REG_LEN         32
`define DWC_DDRPHY_PMU_JTAG_DATA_REG_LEN            32
`define DWC_DDRPHY_PMU_JTAG_IDCODE_REG_LEN          32
`define DWC_DDRPHY_PMU_JTAG_BYPASS_REG_LEN          1
`define DWC_DDRPHY_PMU_JTAG_STATUS_STALLED     0
`define DWC_DDRPHY_PMU_JTAG_STATUS_FAILURE     1
`define DWC_DDRPHY_PMU_JTAG_STATUS_READY       2
`define DWC_DDRPHY_PMU_JTAG_STATUS_PC_SEL      3
`define DWC_DDRPHY_PMU_CMD_WRITE_CORE        4'h1
`define DWC_DDRPHY_PMU_CMD_READ_CORE         4'h5
`define DWC_DDRPHY_PMU_CMD_WRITE_AUX         4'h2
`define DWC_DDRPHY_PMU_CMD_READ_AUX          4'h6
`define DWC_DDRPHY_PMU_CMD_WRITE_MEM         4'h0
`define DWC_DDRPHY_PMU_CMD_READ_MEM          4'h4
`define DWC_DDRPHY_PMU_CMD_WRITE_MADI        4'h7
`define DWC_DDRPHY_PMU_CMD_READ_MADI         4'h8
`define DWC_DDRPHY_PMU_CMD_NOP               4'h3
`define DWC_DDRPHY_PMU_JTAG_STATUS_REG_INIT             4'b1100
`define DWC_DDRPHY_PMU_JTAG_TRANSACTION_CMD_REG_INIT    3
`define DWC_DDRPHY_PMU_JTAG_ADDRESS_REG_INIT            32'h00000000
`define DWC_DDRPHY_PMU_JTAG_DATA_REG_INIT               32'h00000000
`define DWC_DDRPHY_PMU_JTAG_IDCODE_REG_INIT             32'h00000000
`define DWC_DDRPHY_PMU_JTAG_VERSION            4'b0010
`define DWC_DDRPHY_PMU_ARC_TYPE_A4             6'b000000
`define DWC_DDRPHY_PMU_ARC_TYPE_A5             6'b000001
`define DWC_DDRPHY_PMU_ARC_TYPE_ARC600         6'b000010
`define DWC_DDRPHY_PMU_ARC_TYPE_ARC700         6'b000011
`define DWC_DDRPHY_PMU_ARC_JEDEC_CODE          11'b01001011000
`define DWC_DDRPHY_PMU_ARC_TYPE                6'd4
`define DWC_DDRPHY_PMU_TCK_CLOCK_PERIOD     100.000
`define DWC_DDRPHY_PMU_DELAY_ON_TDO         25
`define DWC_DDRPHY_PMU_TCK_HALF_PERIOD      50
`define DWC_DDRPHY_PMU_TCK_HALF_PERIOD_TDO  25
`define DWC_DDRPHY_PMU_BASE_ADDRESS          32'hffff0000
`define DWC_DDRPHY_PMU_BASE_ADDR             134215680
`define DWC_DDRPHY_PMU_STATUS_R_ADDR         3'b000
`define DWC_DDRPHY_PMU_DO_CMD_ADDR           3'b000
`define DWC_DDRPHY_PMU_COMMAND_R_ADDR        3'b001
`define DWC_DDRPHY_PMU_ADDRESS_R_ADDR        3'b010
`define DWC_DDRPHY_PMU_DATA_R_ADDR           3'b011
`define DWC_DDRPHY_PMU_RESET_ADDR            3'b100
`define DWC_DDRPHY_PMU_MEM_OFFSET            32'h00000004
`define DWC_DDRPHY_PMU_REG_OFFSET            32'h00000001
`define DWC_DDRPHY_PMU_CMD_MEM               2'b00
`define DWC_DDRPHY_PMU_CMD_CORE              2'b01
`define DWC_DDRPHY_PMU_CMD_AUX               2'b10
`define DWC_DDRPHY_PMU_CMD_READ              2'b01
`define DWC_DDRPHY_PMU_CMD_WRITE             2'b00
`define DWC_DDRPHY_PMU_CMD_RD_MEM            4'b0100
`define DWC_DDRPHY_PMU_CMD_WR_MEM            4'b0000
`define DWC_DDRPHY_PMU_CMD_RD_AUX            4'b0110
`define DWC_DDRPHY_PMU_CMD_WR_AUX            4'b0010
`define DWC_DDRPHY_PMU_CMD_RD_CORE           4'b0101
`define DWC_DDRPHY_PMU_CMD_WR_CORE           4'b0001
`define DWC_DDRPHY_PMU_CMD_RD_MADI           4'b1000
`define DWC_DDRPHY_PMU_CMD_WR_MADI           4'b0111
`define DWC_DDRPHY_PMU_CMD_RESET_VALUE       4'b0011
`define DWC_DDRPHY_PMU_HAS_ADDRESS_AUTO_INCREMENT 1'b0
`define DWC_DDRPHY_PMU_IR_EXTEST            4'b0000
`define DWC_DDRPHY_PMU_IR_SAMPLE            4'b0001
`define DWC_DDRPHY_PMU_IR_UNUSED0           4'b0010
`define DWC_DDRPHY_PMU_IR_UNUSED1           4'b0011
`define DWC_DDRPHY_PMU_IR_UNUSED2           4'b0100
`define DWC_DDRPHY_PMU_IR_UNUSED3           4'b0101
`define DWC_DDRPHY_PMU_IR_UNUSED4           4'b0110
`define DWC_DDRPHY_PMU_IR_UNUSED5           4'b0111
`define DWC_DDRPHY_PMU_IR_STATUS            4'b1000
`define DWC_DDRPHY_PMU_IR_COMMAND           4'b1001
`define DWC_DDRPHY_PMU_IR_ADDRESS           4'b1010
`define DWC_DDRPHY_PMU_IR_DATA              4'b1011
`define DWC_DDRPHY_PMU_IR_IDCODE            4'b1100
`define DWC_DDRPHY_PMU_IR_UNUSED6           4'b1101
`define DWC_DDRPHY_PMU_IR_UNUSED7           4'b1110
`define DWC_DDRPHY_PMU_IR_BYPASS            4'b1111
`define DWC_DDRPHY_PMU_IR_INIT              4'b0001
`define DWC_DDRPHY_PMU_SREG_SIZE            32
`define DWC_DDRPHY_PMU_SREG_MSB             31
`define DWC_DDRPHY_PMU_JTAG_CMD_SIZE        4
`define DWC_DDRPHY_PMU_JTAG_CMD_MSB         3
`define DWC_DDRPHY_PMU_JTAG_STATUS_SIZE     7
`define DWC_DDRPHY_PMU_JTAG_STATUS_MSB      6
`define DWC_DDRPHY_PMU_MAX_PROCESSORS       32
`define DWC_DDRPHY_PMU_S_RST       0
`define DWC_DDRPHY_PMU_S_IDLE      1
`define DWC_DDRPHY_PMU_S_MR_RQ     2
`define DWC_DDRPHY_PMU_S_MR_WAIT   3
`define DWC_DDRPHY_PMU_S_MW_RQ     4
`define DWC_DDRPHY_PMU_S_MW_WAIT   5
`define DWC_DDRPHY_PMU_S_ARC_READ  6
`define DWC_DDRPHY_PMU_S_ARC_READ2 7
`define DWC_DDRPHY_PMU_S_AR_STALL  8
`define DWC_DDRPHY_PMU_S_ARC_WRITE 9
`define DWC_DDRPHY_PMU_S_AW_STALL  10
`define DWC_DDRPHY_PMU_S_WAIT_H    11
`define DWC_DDRPHY_PMU_HAS_PCT              0
`define DWC_DDRPHY_PMU_PCT_COUNTERS         0
`define DWC_DDRPHY_PMU_MPYOP_RANGE       2-1:0
`define DWC_DDRPHY_PMU_HAS_MPU              0
`define DWC_DDRPHY_PMU_MPU_NUM_REGIONS      8
`define DWC_DDRPHY_PMU_MPU_MIN_REGION       11
`define DWC_DDRPHY_PMU_MPU_KERNEL_PERMS     1
`define DWC_DDRPHY_PMU_MPU_FC_SUPPORT       0
`define DWC_DDRPHY_PMU_RDB_V_BIT            0
`define DWC_DDRPHY_PMU_RDB_BASE_BITS        21
`define DWC_DDRPHY_PMU_RDB_BASE_LSB         0
`define DWC_DDRPHY_PMU_RDB_BASE_MSB         20
`define DWC_DDRPHY_PMU_RDB_BASE_RANGE       20:0
`define DWC_DDRPHY_PMU_PC_BASE_RANGE        4:0
`define DWC_DDRPHY_PMU_PC_BASE_BITS         5
`define DWC_DDRPHY_PMU_PC_RGN_RANGE         15:11
`define DWC_DDRPHY_PMU_RDB_RGN_RANGE        31:11
`define DWC_DDRPHY_PMU_RDB_MASK_MIN         10
`define DWC_DDRPHY_PMU_RDP_SIZE_BITS        5
`define DWC_DDRPHY_PMU_RDP_SIZE_LSB         0
`define DWC_DDRPHY_PMU_RDP_SIZE_MSB         4
`define DWC_DDRPHY_PMU_RDP_SIZE_RANGE       4:0
`define DWC_DDRPHY_PMU_RDP_SIZE_UPPER       11:9
`define DWC_DDRPHY_PMU_RDP_SIZE_LOWER       1:0
`define DWC_DDRPHY_PMU_RDP_SIZE_HI          4:2
`define DWC_DDRPHY_PMU_RDP_SIZE_LO          1:0
`define DWC_DDRPHY_PMU_RDP_FC_BIT           2
`define DWC_DDRPHY_PMU_RDP_E_BIT            3
`define DWC_DDRPHY_PMU_RDP_W_BIT            4
`define DWC_DDRPHY_PMU_RDP_RD_BIT           5
`define DWC_DDRPHY_PMU_RDP_UE_BIT           6
`define DWC_DDRPHY_PMU_RDP_UW_BIT           7
`define DWC_DDRPHY_PMU_RDP_URD_BIT          8
`define DWC_DDRPHY_PMU_RDP_RSVD_3           3
`define DWC_DDRPHY_PMU_RDP_RSVD_20          20
`define DWC_DDRPHY_PMU_MPU_EN_BIT           30
`define DWC_DDRPHY_PMU_MPU_EN_E_BIT         3
`define DWC_DDRPHY_PMU_MPU_EN_W_BIT         4
`define DWC_DDRPHY_PMU_MPU_EN_RD_BIT        5
`define DWC_DDRPHY_PMU_MPU_EN_UE_BIT        6
`define DWC_DDRPHY_PMU_MPU_EN_UW_BIT        7
`define DWC_DDRPHY_PMU_MPU_EN_URD_BIT       8
`define DWC_DDRPHY_PMU_MPU_EN_S_BIT         15    
`define DWC_DDRPHY_PMU_MPU_EN_SID_RANGE     23:16
`define DWC_DDRPHY_PMU_MPU_PMS_V_BIT         0
`define DWC_DDRPHY_PMU_MPU_PMS_E_BIT         3
`define DWC_DDRPHY_PMU_MPU_PMS_W_BIT         4
`define DWC_DDRPHY_PMU_MPU_PMS_RD_BIT        5
`define DWC_DDRPHY_PMU_MPU_PMS_UE_BIT        6
`define DWC_DDRPHY_PMU_MPU_PMS_UW_BIT        7
`define DWC_DDRPHY_PMU_MPU_PMS_URD_BIT       8
`define DWC_DDRPHY_PMU_MPU_PMS_S_BIT         15    
`define DWC_DDRPHY_PMU_MPU_PMS_SID_RANGE     23:16
`define DWC_DDRPHY_PMU_EXT_REGION_RANGE     31:28
`define DWC_DDRPHY_PMU_EXT_REGION_INDEX 15:0
`define DWC_DDRPHY_PMU_MPU_ADR_BITS   27 
`define DWC_DDRPHY_PMU_MPU_ADR_MSB    31  
`define DWC_DDRPHY_PMU_MPU_ADR_LSB    5  
`define DWC_DDRPHY_PMU_MPU_ADR_RANGE  31 : 5
`define DWC_DDRPHY_PMU_MPU_ADR_RESEVED_BITS  5
`define DWC_DDRPHY_PMU_MPU_SID_RANGE               7:0
`define DWC_DDRPHY_PMU_MPU_INDEX_BITS              3 
`define DWC_DDRPHY_PMU_MPU_INDEX_RANGE             2:0
`define DWC_DDRPHY_PMU_MPU_INDEX_RESERVE           27
`define DWC_DDRPHY_PMU_MPU_INDEX_EFT_BITS          5
`define DWC_DDRPHY_PMU_MPU_INDEX_AUX               12'h448            
`define DWC_DDRPHY_PMU_MPU_REGION_START_AUX        12'h449     
`define DWC_DDRPHY_PMU_MPU_REGION_END_AUX          12'h44a       
`define DWC_DDRPHY_PMU_MPU_REGION_PERMISSION_AUX   12'h44b
`define DWC_DDRPHY_PMU_MPU_REGION_END_ADR_RANGE    31 : 5  
`define DWC_DDRPHY_PMU_MPU_REGION_START_ADR_RANGE  31 : 5
`define DWC_DDRPHY_PMU_MPU_REGION_PROBE_ADR_RANGE  31 : 5
`define DWC_DDRPHY_PMU_MPU_PROBE_AUX               12'h44c
`define DWC_DDRPHY_PMU_MPU_REGION_BITS      8
`define DWC_DDRPHY_PMU_MPU_REGION_MSB       7
`define DWC_DDRPHY_PMU_MPU_REGION_LSB       0
`define DWC_DDRPHY_PMU_MPU_REGION_RANGE     7:0
`define DWC_DDRPHY_PMU_MPU_ECR_MR_MSB         3
`define DWC_DDRPHY_PMU_MPU_ECR_MR_BITS        4
`define DWC_DDRPHY_PMU_MPU_ECR_MR_UNUSED      4
`define DWC_DDRPHY_PMU_MPU_ECR_MR_RANGE       3:0
`define DWC_DDRPHY_PMU_MPU_ECR_VT_BITS        2
`define DWC_DDRPHY_PMU_MPU_ECR_VT_RANGE       9:8
`define DWC_DDRPHY_PMU_MPU_ECR_SEC_BITS       2
`define DWC_DDRPHY_PMU_MPU_ECR_SEC_RANGE      11:10
`define DWC_DDRPHY_PMU_MPU_ECR_EC_BITS        16
`define DWC_DDRPHY_PMU_MPU_ECR_EC_RANGE       31:16
`define DWC_DDRPHY_PMU_MPU_ECR_MR_NONE        15
`define DWC_DDRPHY_PMU_INTEVT_BITS       6
`define DWC_DDRPHY_PMU_INTEVT_RANGE      5:0
`define DWC_DDRPHY_PMU_INTEVT_PROLOGUE   5
`define DWC_DDRPHY_PMU_INTEVT_INPROL     4
`define DWC_DDRPHY_PMU_INTEVT_ENTER      3
`define DWC_DDRPHY_PMU_INTEVT_EPILOGUE   2
`define DWC_DDRPHY_PMU_INTEVT_INEPIL     1
`define DWC_DDRPHY_PMU_INTEVT_EXIT       0
`define DWC_DDRPHY_PMU_IINPROL           5:4
`define DWC_DDRPHY_PMU_IINEPIL           2:1
`define DWC_DDRPHY_PMU_WAKEUP_OPTION        0
`define DWC_DDRPHY_PMU_HAS_BS      0
`define DWC_DDRPHY_PMU_HAS_DSP     0
`define DWC_DDRPHY_PMU_DSP_COMPLEX 0
`define DWC_DDRPHY_PMU_DSP_LIGHT   0
`define DWC_DDRPHY_PMU_DSP_IMPL    0
`define DWC_DDRPHY_PMU_DSP_ACCSHIFT 0
`define DWC_DDRPHY_PMU_DSP_DIVSQRT 0
`define DWC_DDRPHY_PMU_DSP_ITU     0
`define DWC_DDRPHY_PMU_DMAC_IRQ        20
`define DWC_DDRPHY_PMU_HAS_DMA_PERIPHERAL 0
`define DWC_DDRPHY_PMU_HAS_AUX_PORT       0
`define DWC_DDRPHY_PMU_UNIT_CLK_GATE_OPTION 1
`define DWC_DDRPHY_PMU_HAS_BB 0
`define DWC_DDRPHY_PMU_BB_R2_OPTION 0
`define DWC_DDRPHY_PMU_ICCM0_PROT             1
`define DWC_DDRPHY_PMU_DCCM_PROT              1
`define DWC_DDRPHY_PMU_DCCM_HAS_WEM     0
`define DWC_DDRPHY_PMU_HAS_ECR_SYNDROM       1
`define DWC_DDRPHY_PMU_CCM_PROT_RMW     1
`define DWC_DDRPHY_PMU_ICCM0_PROT_RMW   1
`define DWC_DDRPHY_PMU_DCCM_PROT_RMW    1
`define DWC_DDRPHY_PMU_DC_PROT_RMW      0
`define DWC_DDRPHY_PMU_DCCM_RMW         1
`define DWC_DDRPHY_PMU_DC_RMW           0
`define DWC_DDRPHY_PMU_ICCM_RMW         1
`define DWC_DDRPHY_PMU_OTHER_RMW        0
`define DWC_DDRPHY_PMU_DMP_RMW          1
`define DWC_DDRPHY_PMU_CCM_RMW          1
`define DWC_DDRPHY_PMU_DMP_CCM_WBB     1
`define DWC_DDRPHY_PMU_HAS_UAUX               0
`define DWC_DDRPHY_PMU_UAUX_ADDR_RANGE        30:0
`define DWC_DDRPHY_PMU_HAS_MCIP              0
`define DWC_DDRPHY_PMU_MCIP_HAS_DEBUG        0
    `define DWC_DDRPHY_PMU_MCIP_AUX_DATA_RANGE       31:0
`define DWC_DDRPHY_PMU_FPU_FMA_OPTION   0
`define DWC_DDRPHY_PMU_FPU_DIV_OPTION   0
`define DWC_DDRPHY_PMU_FPU_MAS_CYCLES   0
`define DWC_DDRPHY_PMU_FPU_DIV_CYCLES   0
`define DWC_DDRPHY_PMU_FPU_DP_ASSIST   0
`define DWC_DDRPHY_PMU_NEED_ACCUM 0
`define DWC_DDRPHY_PMU_NEED_HAZ 0
`define DWC_DDRPHY_PMU_HAS_RTT              0
`define DWC_DDRPHY_PMU_RTT_PROGRAMMING_IF   1
`define DWC_DDRPHY_PMU_RTT_PGMINT_OPTION    1
`define DWC_DDRPHY_PMU_RTT_FEATURE_LEVEL 2
`define DWC_DDRPHY_PMU_RTT_IMPL_SMALL   0
`define DWC_DDRPHY_PMU_RTT_IMPL_MEDIUM  0
`define DWC_DDRPHY_PMU_RTT_IMPL_FULL    1
`define  DWC_DDRPHY_PMU_UOP_RPLY      1
`define DWC_DDRPHY_PMU_UNIT_CLK_GATE_OPTION 1
`define DWC_DDRPHY_PMU_NATIVE_FLOW 0
`define DWC_DDRPHY_PMU_HAS_CAL_STORE 0
`define DWC_DDRPHY_PMU_CAL_STORE_SIZE `DWC_DDRPHY_PMU_CAL_STORE_SIZE
`define DWC_DDRPHY_PMU_CAL_STORE_VERSION `DWC_DDRPHY_PMU_CAL_STORE_VERSION
`define DWC_DDRPHY_PMU_CAL_STORE_BUILD 8'hD9
`define DWC_DDRPHY_PMU_CAL_STORE_CTRL 12'h358
`define DWC_DDRPHY_PMU_CAL_STORE_ADDR 12'h359
`define DWC_DDRPHY_PMU_CAL_STORE_DATA 12'h35A
`define DWC_DDRPHY_PMU_HAS_KEY_STORE 0
`define DWC_DDRPHY_PMU_KEY_STORE_SIZE `DWC_DDRPHY_PMU_KEY_STORE_SIZE
`define DWC_DDRPHY_PMU_KEY_STORE_VERSION `DWC_DDRPHY_PMU_KEY_STORE_VERSION
`define DWC_DDRPHY_PMU_KEY_STORE_BUILD 8'hD8
`define DWC_DDRPHY_PMU_KEY_STORE_CTRL 12'h350
`define DWC_DDRPHY_PMU_KEY_STORE_PWD 12'h351
`define DWC_DDRPHY_PMU_KEY_STORE_ADDR 12'h352
`define DWC_DDRPHY_PMU_KEY_STORE_DATA 12'h353
`define DWC_DDRPHY_PMU_KEY_STORE_SID 12'h35C
`define DWC_DDRPHY_PMU_SCANTEST_RAM_BYPASS_MUX        0
`define DWC_DDRPHY_PMU_LOGIC_BIST        0
`define DWC_DDRPHY_PMU_POWER_DOMAINS        0
`define DWC_DDRPHY_PMU_HAS_DVFS             0
`define DWC_DDRPHY_PMU_PDM_IRQ_NUM       4
`define DWC_DDRPHY_PMU_PDM_HAS_IRQ       1
`define DWC_DDRPHY_PMU_PDM_IRQ_BITS      4
`define DWC_DDRPHY_PMU_PDM_IRQ_RANGE     3:0
`define DWC_DDRPHY_PMU_PDM_STAT             12'h610
`define DWC_DDRPHY_PMU_RTT_PDM_PSTAT        12'h611
`define DWC_DDRPHY_PMU_DVFS_PL              12'h612
`define DWC_DDRPHY_PMU_PDM_PMODE            12'h613
`define DWC_DDRPHY_PMU_RTT_POWER_DATA       0
`define DWC_DDRPHY_PMU_DVFS_PL_DATA         1:0
`define DWC_DDRPHY_PMU_PDM_PMODE_DATA       2:0
`define DWC_DDRPHY_PMU_PDM_PM1              3'h1
`define DWC_DDRPHY_PMU_PDM_PM2              3'h2
`define DWC_DDRPHY_PMU_PDM_PM3              3'h3
`define DWC_DDRPHY_PMU_HAS_XY 0
`define DWC_DDRPHY_PMU_DCCM_DMI_NUM          1
`define DWC_DDRPHY_PMU_DCCM_DMI_SEL_D        0
`define DWC_DDRPHY_PMU_DCCM_DMI_SEL_Y        1
`define DWC_DDRPHY_PMU_DCCM_DMI_SEL_X        2
`define DWC_DDRPHY_PMU_HAS_AGU 0
`define DWC_DDRPHY_PMU_AGU_VW_SIZE     2
`define DWC_DDRPHY_PMU_AGU_VW_RANGE    2-1:0
`define DWC_DDRPHY_PMU_AGU_CS_SIZE     2
`define DWC_DDRPHY_PMU_AGU_CS_RANGE    2-1:0
`define DWC_DDRPHY_PMU_AGU_DS_SIZE     2
`define DWC_DDRPHY_PMU_AGU_DS_RANGE    2-1:0
`define DWC_DDRPHY_PMU_AGU_FX_SIZE     5
`define DWC_DDRPHY_PMU_AGU_FX_RANGE    5-1:0
`define DWC_DDRPHY_PMU_AGU_IDX_SIZE    4
`define DWC_DDRPHY_PMU_AGU_IDX_RANGE   4-1:0
`define DWC_DDRPHY_PMU_XY_EXCPN_RANGE  7:0
`define DWC_DDRPHY_PMU_AGU_MOD_SIZE    32
`define DWC_DDRPHY_PMU_AGU_MOD_RANGE   32-1:0
`define DWC_DDRPHY_PMU_AGU_PTR_SIZE    32
`define DWC_DDRPHY_PMU_AGU_PTR_RANGE   31:0
`define DWC_DDRPHY_PMU_AGU_PTR_MSB     32 - 1
`define DWC_DDRPHY_PMU_AGU_OFF_REG_RANGE 3:0
`define DWC_DDRPHY_PMU_AGU_OPC_RANGE   2:0
`define DWC_DDRPHY_PMU_AGU_MEM_REG   32-1:32-4
`define DWC_DDRPHY_PMU_SINGLE_RANGE  0:0
`define DWC_DDRPHY_PMU_TB_DATA_CRYPT_SWITCH 0
`define DWC_DDRPHY_PMU_TB_INJECT_FA_STALL  0
`define DWC_DDRPHY_PMU_TB_INJECT_XA_STALL  0
`define DWC_DDRPHY_PMU_TB_INJECT_CA_STALL  0
`define DWC_DDRPHY_PMU_TB_INJECT_CCM_STALL 0
`define DWC_DDRPHY_PMU_TB_INJECT_FA_STALL_PROB0  2
`define DWC_DDRPHY_PMU_TB_INJECT_XA_STALL_PROB0  2
`define DWC_DDRPHY_PMU_TB_INJECT_CA_STALL_PROB0  2
`define DWC_DDRPHY_PMU_TB_INJECT_CCM_STALL_PROB0 2
`define DWC_DDRPHY_PMU_TB_INJECT_FA_STALL_PROB1  1
`define DWC_DDRPHY_PMU_TB_INJECT_XA_STALL_PROB1  1
`define DWC_DDRPHY_PMU_TB_INJECT_CA_STALL_PROB1  1
`define DWC_DDRPHY_PMU_TB_INJECT_CCM_STALL_PROB1 1
`define DWC_DDRPHY_PMU_SYNC_FF_LEVELS    2
`define DWC_DDRPHY_PMU_SYNC_MCIP_FF_LEVELS    4
`define DWC_DDRPHY_PMU_LOCKSTEP_PREFIX ""
`define DWC_DDRPHY_PMU_SEC_RND_PIPE_PWR 0
`define DWC_DDRPHY_PMU_SEC_RND_PIPE_INV 0
`define DWC_DDRPHY_PMU_SEC_MODES_OPTION 0
`define DWC_DDRPHY_PMU_MPU_SID_OPTION 0
`define DWC_DDRPHY_PMU_RF_DATA_SIZE    32 
`define DWC_DDRPHY_PMU_RF_DATA_WIDTH   32
`define DWC_DDRPHY_PMU_RF_DATA_RANGE   31:0
`define DWC_DDRPHY_PMU_RF_DATA_MSB     31  
`define DWC_DDRPHY_PMU_RF_DATA_LSB     0  
