--debug "typical" --relax --include "z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.srcs/sources_1/ip/vio_1/labtools_general_components_lib_v2_0/hdl/verilog" --include "z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.srcs/sources_1/ip/vio_1/labtools_xsdb_slave_lib_v3_0/hdl/verilog" --include "z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.srcs/sources_1/ip/vio_1/vio_v3_0/hdl" --include "z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.srcs/sources_1/ip/ila_1/labtools_general_components_lib_v2_0/hdl/verilog" --include "z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.srcs/sources_1/ip/ila_1/labtools_xsdb_slave_lib_v3_0/hdl/verilog" --include "z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.srcs/sources_1/ip/ila_1/ila_v4_0/hdl/verilog" -L "xbip_utils_v3_0" -L "axi_utils_v2_0" -L "c_reg_fd_v12_0" -L "xbip_dsp48_wrapper_v3_0" -L "xbip_pipe_v3_0" -L "xbip_dsp48_addsub_v3_0" -L "xbip_addsub_v3_0" -L "c_addsub_v12_0" -L "c_mux_bit_v12_0" -L "c_shift_ram_v12_0" -L "xbip_bram18k_v3_0" -L "mult_gen_v12_0" -L "cmpy_v6_0" -L "floating_point_v7_0" -L "xfft_v9_0" -L "xil_defaultlib" -L "unisims_ver" -L "unimacro_ver" -L "secureip" --snapshot "tb_xfft_0_behav" --prj "Z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.sim/sim_1/behav/tb_xfft_0.prj" "xil_defaultlib.tb_xfft_0" "xil_defaultlib.glbl" 
