{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 13:04:15 2011 " "Info: Processing started: Tue Nov 29 13:04:15 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off np_core -c np_core " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off np_core -c np_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "OQ_DEFAULT_MAX_PKTS reg_defines_reference_router.v 80 registers.v(175) " "Warning (10274): Verilog HDL macro warning at registers.v(175): overriding existing definition for macro \"OQ_DEFAULT_MAX_PKTS\", which was defined in \"reg_defines_reference_router.v\", line 80" {  } { { "registers.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/registers.v" 175 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ROUTER_OP_LUT_DEFAULT_MAC_0_HI reg_defines_reference_router.v 106 registers.v(201) " "Warning (10274): Verilog HDL macro warning at registers.v(201): overriding existing definition for macro \"ROUTER_OP_LUT_DEFAULT_MAC_0_HI\", which was defined in \"reg_defines_reference_router.v\", line 106" {  } { { "registers.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/registers.v" 201 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ROUTER_OP_LUT_DEFAULT_MAC_1_HI reg_defines_reference_router.v 111 registers.v(206) " "Warning (10274): Verilog HDL macro warning at registers.v(206): overriding existing definition for macro \"ROUTER_OP_LUT_DEFAULT_MAC_1_HI\", which was defined in \"reg_defines_reference_router.v\", line 111" {  } { { "registers.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/registers.v" 206 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ROUTER_OP_LUT_DEFAULT_MAC_2_HI reg_defines_reference_router.v 116 registers.v(211) " "Warning (10274): Verilog HDL macro warning at registers.v(211): overriding existing definition for macro \"ROUTER_OP_LUT_DEFAULT_MAC_2_HI\", which was defined in \"reg_defines_reference_router.v\", line 116" {  } { { "registers.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/registers.v" 211 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ROUTER_OP_LUT_DEFAULT_MAC_3_HI reg_defines_reference_router.v 121 registers.v(216) " "Warning (10274): Verilog HDL macro warning at registers.v(216): overriding existing definition for macro \"ROUTER_OP_LUT_DEFAULT_MAC_3_HI\", which was defined in \"reg_defines_reference_router.v\", line 121" {  } { { "registers.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/registers.v" 216 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "np_core.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file np_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 np_core " "Info: Found entity 1: np_core" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Info: Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/testbench.v" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "np_core " "Info: Elaborating entity \"np_core\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "instruction_sec_mon np_core.v(52) " "Warning (10034): Output port \"instruction_sec_mon\" at np_core.v(52) has no driver" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "prog_counter_sec_mon np_core.v(53) " "Warning (10034): Output port \"prog_counter_sec_mon\" at np_core.v(53) has no driver" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "flow_classification.v 1 1 " "Warning: Using design file flow_classification.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 flow_classification " "Info: Found entity 1: flow_classification" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flow_classification flow_classification:fc " "Info: Elaborating entity \"flow_classification\" for hierarchy \"flow_classification:fc\"" {  } { { "np_core.v" "fc" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 207 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 flow_classification.v(80) " "Warning (10230): Verilog HDL assignment warning at flow_classification.v(80): truncated value with size 32 to match size of target (1)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 flow_classification.v(93) " "Warning (10230): Verilog HDL assignment warning at flow_classification.v(93): truncated value with size 32 to match size of target (2)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "flow_classification.v(103) " "Info (10264): Verilog HDL Case Statement information at flow_classification.v(103): all case item expressions in this case statement are onehot" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 103 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curr_output flow_classification.v(100) " "Warning (10240): Verilog HDL Always Construct warning at flow_classification.v(100): inferring latch(es) for variable \"curr_output\", which holds its previous value in one or more paths through the always construct" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_bypass flow_classification.v(100) " "Warning (10240): Verilog HDL Always Construct warning at flow_classification.v(100): inferring latch(es) for variable \"out_bypass\", which holds its previous value in one or more paths through the always construct" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_bypass\[0\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_bypass\[0\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_bypass\[1\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_bypass\[1\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[0\]\[0\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[0\]\[0\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[0\]\[1\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[0\]\[1\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[0\]\[2\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[0\]\[2\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[0\]\[3\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[0\]\[3\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[0\]\[4\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[0\]\[4\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[0\]\[5\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[0\]\[5\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[0\]\[6\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[0\]\[6\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[0\]\[7\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[0\]\[7\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[0\]\[8\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[0\]\[8\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[0\]\[9\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[0\]\[9\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[0\]\[10\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[0\]\[10\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[0\]\[11\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[0\]\[11\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[0\]\[12\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[0\]\[12\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[0\]\[13\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[0\]\[13\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[0\]\[14\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[0\]\[14\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[0\]\[15\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[0\]\[15\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[0\]\[16\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[0\]\[16\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[0\]\[17\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[0\]\[17\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[0\]\[18\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[0\]\[18\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[0\]\[19\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[0\]\[19\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[0\]\[20\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[0\]\[20\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[0\]\[21\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[0\]\[21\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[0\]\[22\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[0\]\[22\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[0\]\[23\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[0\]\[23\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[1\]\[0\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[1\]\[0\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[1\]\[1\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[1\]\[1\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[1\]\[2\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[1\]\[2\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[1\]\[3\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[1\]\[3\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[1\]\[4\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[1\]\[4\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[1\]\[5\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[1\]\[5\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[1\]\[6\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[1\]\[6\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[1\]\[7\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[1\]\[7\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[1\]\[8\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[1\]\[8\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[1\]\[9\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[1\]\[9\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[1\]\[10\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[1\]\[10\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[1\]\[11\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[1\]\[11\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[1\]\[12\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[1\]\[12\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[1\]\[13\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[1\]\[13\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[1\]\[14\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[1\]\[14\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[1\]\[15\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[1\]\[15\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[1\]\[16\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[1\]\[16\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[1\]\[17\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[1\]\[17\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[1\]\[18\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[1\]\[18\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[1\]\[19\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[1\]\[19\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[1\]\[20\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[1\]\[20\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[1\]\[21\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[1\]\[21\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[1\]\[22\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[1\]\[22\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[1\]\[23\] flow_classification.v(100) " "Info (10041): Inferred latch for \"out_pkt_route\[1\]\[23\]\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_output flow_classification.v(100) " "Info (10041): Inferred latch for \"curr_output\" at flow_classification.v(100)" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ppu.v 1 1 " "Warning: Using design file ppu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ppu " "Info: Found entity 1: ppu" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ppu ppu:ppu0 " "Info: Elaborating entity \"ppu\" for hierarchy \"ppu:ppu0\"" {  } { { "np_core.v" "ppu0" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 288 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_reset ppu.v(307) " "Warning (10036): Verilog HDL or VHDL warning at ppu.v(307): object \"local_reset\" assigned a value but never read" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TRIG7 ppu.v(320) " "Warning (10036): Verilog HDL or VHDL warning at ppu.v(320): object \"TRIG7\" assigned a value but never read" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 320 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TRIG8 ppu.v(321) " "Warning (10036): Verilog HDL or VHDL warning at ppu.v(321): object \"TRIG8\" assigned a value but never read" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 321 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TRIG0 ppu.v(946) " "Warning (10036): Verilog HDL or VHDL warning at ppu.v(946): object \"TRIG0\" assigned a value but never read" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 946 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ppu.v(797) " "Warning (10230): Verilog HDL assignment warning at ppu.v(797): truncated value with size 32 to match size of target (2)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ppu.v(839) " "Warning (10230): Verilog HDL assignment warning at ppu.v(839): truncated value with size 32 to match size of target (9)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ppu.v(840) " "Warning (10230): Verilog HDL assignment warning at ppu.v(840): truncated value with size 32 to match size of target (9)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ppu.v(841) " "Warning (10230): Verilog HDL assignment warning at ppu.v(841): truncated value with size 32 to match size of target (9)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ppu.v(842) " "Warning (10230): Verilog HDL assignment warning at ppu.v(842): truncated value with size 32 to match size of target (9)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ppu.v(854) " "Warning (10230): Verilog HDL assignment warning at ppu.v(854): truncated value with size 32 to match size of target (1)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ppu.v(855) " "Warning (10230): Verilog HDL assignment warning at ppu.v(855): truncated value with size 32 to match size of target (1)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ppu.v(856) " "Warning (10230): Verilog HDL assignment warning at ppu.v(856): truncated value with size 32 to match size of target (1)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ppu.v(857) " "Warning (10230): Verilog HDL assignment warning at ppu.v(857): truncated value with size 32 to match size of target (1)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ppu.v(859) " "Warning (10230): Verilog HDL assignment warning at ppu.v(859): truncated value with size 32 to match size of target (1)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ppu.v(860) " "Warning (10230): Verilog HDL assignment warning at ppu.v(860): truncated value with size 32 to match size of target (1)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ppu.v(861) " "Warning (10230): Verilog HDL assignment warning at ppu.v(861): truncated value with size 32 to match size of target (1)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ppu.v(862) " "Warning (10230): Verilog HDL assignment warning at ppu.v(862): truncated value with size 32 to match size of target (1)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ppu.v(864) " "Warning (10230): Verilog HDL assignment warning at ppu.v(864): truncated value with size 32 to match size of target (1)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ppu.v(865) " "Warning (10230): Verilog HDL assignment warning at ppu.v(865): truncated value with size 32 to match size of target (1)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ppu.v(866) " "Warning (10230): Verilog HDL assignment warning at ppu.v(866): truncated value with size 32 to match size of target (1)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ppu.v(867) " "Warning (10230): Verilog HDL assignment warning at ppu.v(867): truncated value with size 32 to match size of target (1)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ppu.v(869) " "Warning (10230): Verilog HDL assignment warning at ppu.v(869): truncated value with size 32 to match size of target (1)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ppu.v(870) " "Warning (10230): Verilog HDL assignment warning at ppu.v(870): truncated value with size 32 to match size of target (1)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ppu.v(871) " "Warning (10230): Verilog HDL assignment warning at ppu.v(871): truncated value with size 32 to match size of target (1)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ppu.v(872) " "Warning (10230): Verilog HDL assignment warning at ppu.v(872): truncated value with size 32 to match size of target (1)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ppu.v(874) " "Warning (10230): Verilog HDL assignment warning at ppu.v(874): truncated value with size 32 to match size of target (8)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ppu.v(875) " "Warning (10230): Verilog HDL assignment warning at ppu.v(875): truncated value with size 32 to match size of target (8)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ppu.v(876) " "Warning (10230): Verilog HDL assignment warning at ppu.v(876): truncated value with size 32 to match size of target (8)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ppu.v(877) " "Warning (10230): Verilog HDL assignment warning at ppu.v(877): truncated value with size 32 to match size of target (8)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ppu.v(886) " "Warning (10230): Verilog HDL assignment warning at ppu.v(886): truncated value with size 32 to match size of target (12)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ppu.v(888) " "Warning (10230): Verilog HDL assignment warning at ppu.v(888): truncated value with size 32 to match size of target (4)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ppu.v(890) " "Warning (10230): Verilog HDL assignment warning at ppu.v(890): truncated value with size 32 to match size of target (9)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ppu.v(892) " "Warning (10230): Verilog HDL assignment warning at ppu.v(892): truncated value with size 32 to match size of target (1)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ppu.v(895) " "Warning (10230): Verilog HDL assignment warning at ppu.v(895): truncated value with size 32 to match size of target (1)" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pp_mem_addr ppu.v(86) " "Warning (10034): Output port \"pp_mem_addr\" at ppu.v(86) has no driver" {  } { { "ppu.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "empty_buff_grant EMPTY_BUFF_GRANT in_switch.v(153) " "Info (10281): Verilog HDL Declaration information at in_switch.v(153): object \"empty_buff_grant\" differs only in case from object \"EMPTY_BUFF_GRANT\" in the same scope" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "in_switch.v 1 1 " "Warning: Using design file in_switch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 in_switch " "Info: Found entity 1: in_switch" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_switch ppu:ppu0\|in_switch:in_switch " "Info: Elaborating entity \"in_switch\" for hierarchy \"ppu:ppu0\|in_switch:in_switch\"" {  } { { "ppu.v" "in_switch" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 415 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 in_switch.v(162) " "Warning (10230): Verilog HDL assignment warning at in_switch.v(162): truncated value with size 32 to match size of target (2)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "empty_buff_grant in_switch.v(172) " "Warning (10240): Verilog HDL Always Construct warning at in_switch.v(172): inferring latch(es) for variable \"empty_buff_grant\", which holds its previous value in one or more paths through the always construct" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 172 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "empty_buff in_switch.v(172) " "Warning (10240): Verilog HDL Always Construct warning at in_switch.v(172): inferring latch(es) for variable \"empty_buff\", which holds its previous value in one or more paths through the always construct" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 172 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 in_switch.v(236) " "Warning (10230): Verilog HDL assignment warning at in_switch.v(236): truncated value with size 32 to match size of target (2)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bypass_empty_buff_grant in_switch.v(246) " "Warning (10240): Verilog HDL Always Construct warning at in_switch.v(246): inferring latch(es) for variable \"bypass_empty_buff_grant\", which holds its previous value in one or more paths through the always construct" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 246 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bypass_empty_buff in_switch.v(246) " "Warning (10240): Verilog HDL Always Construct warning at in_switch.v(246): inferring latch(es) for variable \"bypass_empty_buff\", which holds its previous value in one or more paths through the always construct" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 246 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "in_switch.v(321) " "Info (10264): Verilog HDL Case Statement information at in_switch.v(321): all case item expressions in this case statement are onehot" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 321 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "in_switch.v(378) " "Info (10264): Verilog HDL Case Statement information at in_switch.v(378): all case item expressions in this case statement are onehot" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 378 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "in_switch.v(435) " "Info (10264): Verilog HDL Case Statement information at in_switch.v(435): all case item expressions in this case statement are onehot" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 435 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "in_switch.v(492) " "Info (10264): Verilog HDL Case Statement information at in_switch.v(492): all case item expressions in this case statement are onehot" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 492 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "in_ack in_switch.v(310) " "Warning (10240): Verilog HDL Always Construct warning at in_switch.v(310): inferring latch(es) for variable \"in_ack\", which holds its previous value in one or more paths through the always construct" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_in_progress in_switch.v(310) " "Warning (10240): Verilog HDL Always Construct warning at in_switch.v(310): inferring latch(es) for variable \"rx_in_progress\", which holds its previous value in one or more paths through the always construct" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_buff0 in_switch.v(310) " "Warning (10240): Verilog HDL Always Construct warning at in_switch.v(310): inferring latch(es) for variable \"rx_buff0\", which holds its previous value in one or more paths through the always construct" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_buff1 in_switch.v(310) " "Warning (10240): Verilog HDL Always Construct warning at in_switch.v(310): inferring latch(es) for variable \"rx_buff1\", which holds its previous value in one or more paths through the always construct" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_buff2 in_switch.v(310) " "Warning (10240): Verilog HDL Always Construct warning at in_switch.v(310): inferring latch(es) for variable \"rx_buff2\", which holds its previous value in one or more paths through the always construct" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_buff3 in_switch.v(310) " "Warning (10240): Verilog HDL Always Construct warning at in_switch.v(310): inferring latch(es) for variable \"rx_buff3\", which holds its previous value in one or more paths through the always construct" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pb_in_ack\[7..6\] 0 in_switch.v(108) " "Warning (10030): Net \"pb_in_ack\[7..6\]\" at in_switch.v(108) has no driver or initial value, using a default initial value '0'" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 108 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TRIG0\[239..42\] in_switch.v(16) " "Warning (10034): Output port \"TRIG0\[239..42\]\" at in_switch.v(16) has no driver" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TRIG0\[29\] in_switch.v(16) " "Warning (10034): Output port \"TRIG0\[29\]\" at in_switch.v(16) has no driver" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TRIG0\[9..7\] in_switch.v(16) " "Warning (10034): Output port \"TRIG0\[9..7\]\" at in_switch.v(16) has no driver" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_buff3\[0\] in_switch.v(310) " "Info (10041): Inferred latch for \"rx_buff3\[0\]\" at in_switch.v(310)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_buff3\[1\] in_switch.v(310) " "Info (10041): Inferred latch for \"rx_buff3\[1\]\" at in_switch.v(310)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_buff3\[2\] in_switch.v(310) " "Info (10041): Inferred latch for \"rx_buff3\[2\]\" at in_switch.v(310)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_buff2\[0\] in_switch.v(310) " "Info (10041): Inferred latch for \"rx_buff2\[0\]\" at in_switch.v(310)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_buff2\[1\] in_switch.v(310) " "Info (10041): Inferred latch for \"rx_buff2\[1\]\" at in_switch.v(310)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_buff2\[2\] in_switch.v(310) " "Info (10041): Inferred latch for \"rx_buff2\[2\]\" at in_switch.v(310)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_buff1\[0\] in_switch.v(310) " "Info (10041): Inferred latch for \"rx_buff1\[0\]\" at in_switch.v(310)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_buff1\[1\] in_switch.v(310) " "Info (10041): Inferred latch for \"rx_buff1\[1\]\" at in_switch.v(310)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_buff1\[2\] in_switch.v(310) " "Info (10041): Inferred latch for \"rx_buff1\[2\]\" at in_switch.v(310)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_buff0\[0\] in_switch.v(310) " "Info (10041): Inferred latch for \"rx_buff0\[0\]\" at in_switch.v(310)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_buff0\[1\] in_switch.v(310) " "Info (10041): Inferred latch for \"rx_buff0\[1\]\" at in_switch.v(310)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_buff0\[2\] in_switch.v(310) " "Info (10041): Inferred latch for \"rx_buff0\[2\]\" at in_switch.v(310)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_in_progress\[0\] in_switch.v(310) " "Info (10041): Inferred latch for \"rx_in_progress\[0\]\" at in_switch.v(310)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_in_progress\[1\] in_switch.v(310) " "Info (10041): Inferred latch for \"rx_in_progress\[1\]\" at in_switch.v(310)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_in_progress\[2\] in_switch.v(310) " "Info (10041): Inferred latch for \"rx_in_progress\[2\]\" at in_switch.v(310)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_in_progress\[3\] in_switch.v(310) " "Info (10041): Inferred latch for \"rx_in_progress\[3\]\" at in_switch.v(310)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ack\[0\] in_switch.v(310) " "Info (10041): Inferred latch for \"in_ack\[0\]\" at in_switch.v(310)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ack\[1\] in_switch.v(310) " "Info (10041): Inferred latch for \"in_ack\[1\]\" at in_switch.v(310)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ack\[2\] in_switch.v(310) " "Info (10041): Inferred latch for \"in_ack\[2\]\" at in_switch.v(310)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ack\[3\] in_switch.v(310) " "Info (10041): Inferred latch for \"in_ack\[3\]\" at in_switch.v(310)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bypass_empty_buff\[0\] in_switch.v(246) " "Info (10041): Inferred latch for \"bypass_empty_buff\[0\]\" at in_switch.v(246)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bypass_empty_buff\[1\] in_switch.v(246) " "Info (10041): Inferred latch for \"bypass_empty_buff\[1\]\" at in_switch.v(246)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bypass_empty_buff\[2\] in_switch.v(246) " "Info (10041): Inferred latch for \"bypass_empty_buff\[2\]\" at in_switch.v(246)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bypass_empty_buff_grant\[0\] in_switch.v(246) " "Info (10041): Inferred latch for \"bypass_empty_buff_grant\[0\]\" at in_switch.v(246)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bypass_empty_buff_grant\[1\] in_switch.v(246) " "Info (10041): Inferred latch for \"bypass_empty_buff_grant\[1\]\" at in_switch.v(246)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bypass_empty_buff_grant\[2\] in_switch.v(246) " "Info (10041): Inferred latch for \"bypass_empty_buff_grant\[2\]\" at in_switch.v(246)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bypass_empty_buff_grant\[3\] in_switch.v(246) " "Info (10041): Inferred latch for \"bypass_empty_buff_grant\[3\]\" at in_switch.v(246)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "empty_buff\[0\] in_switch.v(172) " "Info (10041): Inferred latch for \"empty_buff\[0\]\" at in_switch.v(172)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "empty_buff\[1\] in_switch.v(172) " "Info (10041): Inferred latch for \"empty_buff\[1\]\" at in_switch.v(172)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "empty_buff\[2\] in_switch.v(172) " "Info (10041): Inferred latch for \"empty_buff\[2\]\" at in_switch.v(172)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "empty_buff_grant\[0\] in_switch.v(172) " "Info (10041): Inferred latch for \"empty_buff_grant\[0\]\" at in_switch.v(172)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "empty_buff_grant\[1\] in_switch.v(172) " "Info (10041): Inferred latch for \"empty_buff_grant\[1\]\" at in_switch.v(172)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "empty_buff_grant\[2\] in_switch.v(172) " "Info (10041): Inferred latch for \"empty_buff_grant\[2\]\" at in_switch.v(172)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "empty_buff_grant\[3\] in_switch.v(172) " "Info (10041): Inferred latch for \"empty_buff_grant\[3\]\" at in_switch.v(172)" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "out_switch.v 1 1 " "Warning: Using design file out_switch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 out_switch " "Info: Found entity 1: out_switch" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_switch ppu:ppu0\|out_switch:out_switch " "Info: Elaborating entity \"out_switch\" for hierarchy \"ppu:ppu0\|out_switch:out_switch\"" {  } { { "ppu.v" "out_switch" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 549 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 out_switch.v(256) " "Warning (10230): Verilog HDL assignment warning at out_switch.v(256): truncated value with size 32 to match size of target (3)" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 out_switch.v(257) " "Warning (10230): Verilog HDL assignment warning at out_switch.v(257): truncated value with size 32 to match size of target (3)" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 out_switch.v(258) " "Warning (10230): Verilog HDL assignment warning at out_switch.v(258): truncated value with size 32 to match size of target (3)" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 out_switch.v(259) " "Warning (10230): Verilog HDL assignment warning at out_switch.v(259): truncated value with size 32 to match size of target (3)" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "out_switch.v(299) " "Info (10264): Verilog HDL Case Statement information at out_switch.v(299): all case item expressions in this case statement are onehot" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 299 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "out_switch.v(352) " "Info (10264): Verilog HDL Case Statement information at out_switch.v(352): all case item expressions in this case statement are onehot" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 352 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "out_switch.v(405) " "Info (10264): Verilog HDL Case Statement information at out_switch.v(405): all case item expressions in this case statement are onehot" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 405 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "out_switch.v(458) " "Info (10264): Verilog HDL Case Statement information at out_switch.v(458): all case item expressions in this case statement are onehot" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 458 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_bypass0 out_switch.v(296) " "Warning (10240): Verilog HDL Always Construct warning at out_switch.v(296): inferring latch(es) for variable \"out_bypass0\", which holds its previous value in one or more paths through the always construct" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 296 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_in_progress0 out_switch.v(296) " "Warning (10240): Verilog HDL Always Construct warning at out_switch.v(296): inferring latch(es) for variable \"tx_in_progress0\", which holds its previous value in one or more paths through the always construct" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 296 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_bypass1 out_switch.v(296) " "Warning (10240): Verilog HDL Always Construct warning at out_switch.v(296): inferring latch(es) for variable \"out_bypass1\", which holds its previous value in one or more paths through the always construct" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 296 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_in_progress1 out_switch.v(296) " "Warning (10240): Verilog HDL Always Construct warning at out_switch.v(296): inferring latch(es) for variable \"tx_in_progress1\", which holds its previous value in one or more paths through the always construct" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 296 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_bypass2 out_switch.v(296) " "Warning (10240): Verilog HDL Always Construct warning at out_switch.v(296): inferring latch(es) for variable \"out_bypass2\", which holds its previous value in one or more paths through the always construct" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 296 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_in_progress2 out_switch.v(296) " "Warning (10240): Verilog HDL Always Construct warning at out_switch.v(296): inferring latch(es) for variable \"tx_in_progress2\", which holds its previous value in one or more paths through the always construct" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 296 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_bypass3 out_switch.v(296) " "Warning (10240): Verilog HDL Always Construct warning at out_switch.v(296): inferring latch(es) for variable \"out_bypass3\", which holds its previous value in one or more paths through the always construct" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 296 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_in_progress3 out_switch.v(296) " "Warning (10240): Verilog HDL Always Construct warning at out_switch.v(296): inferring latch(es) for variable \"tx_in_progress3\", which holds its previous value in one or more paths through the always construct" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 296 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 out_switch.v(565) " "Warning (10230): Verilog HDL assignment warning at out_switch.v(565): truncated value with size 32 to match size of target (1)" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 out_switch.v(569) " "Warning (10230): Verilog HDL assignment warning at out_switch.v(569): truncated value with size 32 to match size of target (1)" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 out_switch.v(573) " "Warning (10230): Verilog HDL assignment warning at out_switch.v(573): truncated value with size 32 to match size of target (1)" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 out_switch.v(577) " "Warning (10230): Verilog HDL assignment warning at out_switch.v(577): truncated value with size 32 to match size of target (1)" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 out_switch.v(581) " "Warning (10230): Verilog HDL assignment warning at out_switch.v(581): truncated value with size 32 to match size of target (1)" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 out_switch.v(585) " "Warning (10230): Verilog HDL assignment warning at out_switch.v(585): truncated value with size 32 to match size of target (1)" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pb_out_req\[7..6\] 0 out_switch.v(158) " "Warning (10030): Net \"pb_out_req\[7..6\]\" at out_switch.v(158) has no driver or initial value, using a default initial value '0'" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 158 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pb_out_neighbor\[7..6\] 0 out_switch.v(168) " "Warning (10030): Net \"pb_out_neighbor\[7..6\]\" at out_switch.v(168) has no driver or initial value, using a default initial value '0'" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 168 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pb_out_bypass\[7..6\] 0 out_switch.v(178) " "Warning (10030): Net \"pb_out_bypass\[7..6\]\" at out_switch.v(178) has no driver or initial value, using a default initial value '0'" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 178 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pb_out_data\[7..6\] 0 out_switch.v(188) " "Warning (10030): Net \"pb_out_data\[7..6\]\" at out_switch.v(188) has no driver or initial value, using a default initial value '0'" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 188 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pb_out_pkt_route\[7..6\] 0 out_switch.v(198) " "Warning (10030): Net \"pb_out_pkt_route\[7..6\]\" at out_switch.v(198) has no driver or initial value, using a default initial value '0'" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 198 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pb_out_wr\[7..6\] 0 out_switch.v(208) " "Warning (10030): Net \"pb_out_wr\[7..6\]\" at out_switch.v(208) has no driver or initial value, using a default initial value '0'" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 208 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pb_out_bop\[7..6\] 0 out_switch.v(218) " "Warning (10030): Net \"pb_out_bop\[7..6\]\" at out_switch.v(218) has no driver or initial value, using a default initial value '0'" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 218 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pb_out_eop\[7..6\] 0 out_switch.v(228) " "Warning (10030): Net \"pb_out_eop\[7..6\]\" at out_switch.v(228) has no driver or initial value, using a default initial value '0'" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 228 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TRIG0\[239..174\] out_switch.v(16) " "Warning (10034): Output port \"TRIG0\[239..174\]\" at out_switch.v(16) has no driver" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TRIG0\[109..102\] out_switch.v(16) " "Warning (10034): Output port \"TRIG0\[109..102\]\" at out_switch.v(16) has no driver" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TRIG0\[89..83\] out_switch.v(16) " "Warning (10034): Output port \"TRIG0\[89..83\]\" at out_switch.v(16) has no driver" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TRIG0\[59\] out_switch.v(16) " "Warning (10034): Output port \"TRIG0\[59\]\" at out_switch.v(16) has no driver" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TRIG0\[49\] out_switch.v(16) " "Warning (10034): Output port \"TRIG0\[49\]\" at out_switch.v(16) has no driver" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TRIG0\[39\] out_switch.v(16) " "Warning (10034): Output port \"TRIG0\[39\]\" at out_switch.v(16) has no driver" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TRIG0\[29\] out_switch.v(16) " "Warning (10034): Output port \"TRIG0\[29\]\" at out_switch.v(16) has no driver" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TRIG0\[19\] out_switch.v(16) " "Warning (10034): Output port \"TRIG0\[19\]\" at out_switch.v(16) has no driver" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TRIG0\[9\] out_switch.v(16) " "Warning (10034): Output port \"TRIG0\[9\]\" at out_switch.v(16) has no driver" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_in_progress3 out_switch.v(296) " "Info (10041): Inferred latch for \"tx_in_progress3\" at out_switch.v(296)" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_bypass3 out_switch.v(296) " "Info (10041): Inferred latch for \"out_bypass3\" at out_switch.v(296)" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_in_progress2 out_switch.v(296) " "Info (10041): Inferred latch for \"tx_in_progress2\" at out_switch.v(296)" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_bypass2 out_switch.v(296) " "Info (10041): Inferred latch for \"out_bypass2\" at out_switch.v(296)" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_in_progress1 out_switch.v(296) " "Info (10041): Inferred latch for \"tx_in_progress1\" at out_switch.v(296)" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_bypass1 out_switch.v(296) " "Info (10041): Inferred latch for \"out_bypass1\" at out_switch.v(296)" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_in_progress0 out_switch.v(296) " "Info (10041): Inferred latch for \"tx_in_progress0\" at out_switch.v(296)" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_bypass0 out_switch.v(296) " "Info (10041): Inferred latch for \"out_bypass0\" at out_switch.v(296)" {  } { { "out_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "packet_buffer.v 1 1 " "Warning: Using design file packet_buffer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 packet_buffer " "Info: Found entity 1: packet_buffer" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packet_buffer ppu:ppu0\|packet_buffer:pb0 " "Info: Elaborating entity \"packet_buffer\" for hierarchy \"ppu:ppu0\|packet_buffer:pb0\"" {  } { { "ppu.v" "pb0" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 583 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 packet_buffer.v(117) " "Warning (10230): Verilog HDL assignment warning at packet_buffer.v(117): truncated value with size 32 to match size of target (9)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 packet_buffer.v(121) " "Warning (10230): Verilog HDL assignment warning at packet_buffer.v(121): truncated value with size 32 to match size of target (9)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 packet_buffer.v(200) " "Warning (10230): Verilog HDL assignment warning at packet_buffer.v(200): truncated value with size 32 to match size of target (1)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 packet_buffer.v(201) " "Warning (10230): Verilog HDL assignment warning at packet_buffer.v(201): truncated value with size 32 to match size of target (1)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 packet_buffer.v(202) " "Warning (10230): Verilog HDL assignment warning at packet_buffer.v(202): truncated value with size 32 to match size of target (1)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "packet_buffer.v(146) " "Info (10264): Verilog HDL Case Statement information at packet_buffer.v(146): all case item expressions in this case statement are onehot" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 146 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_neighbor packet_buffer.v(137) " "Warning (10240): Verilog HDL Always Construct warning at packet_buffer.v(137): inferring latch(es) for variable \"out_neighbor\", which holds its previous value in one or more paths through the always construct" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_bypass packet_buffer.v(137) " "Warning (10240): Verilog HDL Always Construct warning at packet_buffer.v(137): inferring latch(es) for variable \"out_bypass\", which holds its previous value in one or more paths through the always construct" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_pkt_route packet_buffer.v(137) " "Warning (10240): Verilog HDL Always Construct warning at packet_buffer.v(137): inferring latch(es) for variable \"out_pkt_route\", which holds its previous value in one or more paths through the always construct" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_data packet_buffer.v(137) " "Warning (10240): Verilog HDL Always Construct warning at packet_buffer.v(137): inferring latch(es) for variable \"out_data\", which holds its previous value in one or more paths through the always construct" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_bop packet_buffer.v(137) " "Warning (10240): Verilog HDL Always Construct warning at packet_buffer.v(137): inferring latch(es) for variable \"out_bop\", which holds its previous value in one or more paths through the always construct" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_eop packet_buffer.v(137) " "Warning (10240): Verilog HDL Always Construct warning at packet_buffer.v(137): inferring latch(es) for variable \"out_eop\", which holds its previous value in one or more paths through the always construct" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 packet_buffer.v(259) " "Warning (10230): Verilog HDL assignment warning at packet_buffer.v(259): truncated value with size 32 to match size of target (1)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 packet_buffer.v(263) " "Warning (10230): Verilog HDL assignment warning at packet_buffer.v(263): truncated value with size 24 to match size of target (16)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 packet_buffer.v(270) " "Warning (10230): Verilog HDL assignment warning at packet_buffer.v(270): truncated value with size 24 to match size of target (16)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TRIG0\[239..233\] packet_buffer.v(12) " "Warning (10034): Output port \"TRIG0\[239..233\]\" at packet_buffer.v(12) has no driver" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TRIG0\[229..221\] packet_buffer.v(12) " "Warning (10034): Output port \"TRIG0\[229..221\]\" at packet_buffer.v(12) has no driver" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TRIG0\[209..208\] packet_buffer.v(12) " "Warning (10034): Output port \"TRIG0\[209..208\]\" at packet_buffer.v(12) has no driver" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TRIG0\[199..192\] packet_buffer.v(12) " "Warning (10034): Output port \"TRIG0\[199..192\]\" at packet_buffer.v(12) has no driver" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_eop packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_eop\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_bop packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_bop\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[0\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[0\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[1\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[1\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[2\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[2\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[3\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[3\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[4\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[4\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[5\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[5\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[6\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[6\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[7\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[7\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[8\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[8\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[9\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[9\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[10\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[10\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[11\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[11\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[12\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[12\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[13\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[13\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[14\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[14\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[15\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[15\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[16\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[16\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[17\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[17\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[18\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[18\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[19\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[19\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[20\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[20\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[21\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[21\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[22\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[22\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[23\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[23\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[24\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[24\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[25\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[25\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[26\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[26\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[27\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[27\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[28\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[28\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[29\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[29\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[30\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[30\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[31\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[31\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[32\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[32\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[33\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[33\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[34\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[34\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[35\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[35\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[36\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[36\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[37\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[37\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[38\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[38\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[39\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[39\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[40\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[40\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[41\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[41\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[42\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[42\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[43\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[43\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[44\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[44\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[45\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[45\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[46\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[46\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[47\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[47\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[48\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[48\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[49\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[49\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[50\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[50\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[51\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[51\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[52\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[52\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[53\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[53\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[54\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[54\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[55\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[55\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[56\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[56\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[57\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[57\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[58\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[58\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[59\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[59\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[60\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[60\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[61\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[61\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[62\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[62\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[63\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_data\[63\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[0\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_pkt_route\[0\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[1\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_pkt_route\[1\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[2\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_pkt_route\[2\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[3\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_pkt_route\[3\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[4\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_pkt_route\[4\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[5\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_pkt_route\[5\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[6\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_pkt_route\[6\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[7\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_pkt_route\[7\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[8\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_pkt_route\[8\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[9\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_pkt_route\[9\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[10\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_pkt_route\[10\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[11\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_pkt_route\[11\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[12\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_pkt_route\[12\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[13\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_pkt_route\[13\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[14\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_pkt_route\[14\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[15\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_pkt_route\[15\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[16\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_pkt_route\[16\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[17\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_pkt_route\[17\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[18\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_pkt_route\[18\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[19\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_pkt_route\[19\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[20\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_pkt_route\[20\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[21\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_pkt_route\[21\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[22\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_pkt_route\[22\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[23\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_pkt_route\[23\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_bypass packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_bypass\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_neighbor\[0\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_neighbor\[0\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_neighbor\[1\] packet_buffer.v(137) " "Info (10041): Inferred latch for \"out_neighbor\[1\]\" at packet_buffer.v(137)" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ram16_s36_s36_altera.v 1 1 " "Warning: Using design file ram16_s36_s36_altera.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RAM16_s36_s36_altera " "Info: Found entity 1: RAM16_s36_s36_altera" {  } { { "ram16_s36_s36_altera.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ram16_s36_s36_altera.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM16_s36_s36_altera ppu:ppu0\|packet_buffer:pb0\|RAM16_s36_s36_altera:pm " "Info: Elaborating entity \"RAM16_s36_s36_altera\" for hierarchy \"ppu:ppu0\|packet_buffer:pb0\|RAM16_s36_s36_altera:pm\"" {  } { { "packet_buffer.v" "pm" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ppu:ppu0\|packet_buffer:pb0\|RAM16_s36_s36_altera:pm\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ppu:ppu0\|packet_buffer:pb0\|RAM16_s36_s36_altera:pm\|altsyncram:altsyncram_component\"" {  } { { "ram16_s36_s36_altera.v" "altsyncram_component" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ram16_s36_s36_altera.v" 104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ppu:ppu0\|packet_buffer:pb0\|RAM16_s36_s36_altera:pm\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ppu:ppu0\|packet_buffer:pb0\|RAM16_s36_s36_altera:pm\|altsyncram:altsyncram_component\"" {  } { { "ram16_s36_s36_altera.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ram16_s36_s36_altera.v" 104 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ppu:ppu0\|packet_buffer:pb0\|RAM16_s36_s36_altera:pm\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ppu:ppu0\|packet_buffer:pb0\|RAM16_s36_s36_altera:pm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info: Parameter \"numwords_a\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Info: Parameter \"numwords_b\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Info: Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Info: Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Info: Parameter \"widthad_b\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram16_s36_s36_altera.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ram16_s36_s36_altera.v" 104 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3g62.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3g62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3g62 " "Info: Found entity 1: altsyncram_3g62" {  } { { "db/altsyncram_3g62.tdf" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/altsyncram_3g62.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3g62 ppu:ppu0\|packet_buffer:pb0\|RAM16_s36_s36_altera:pm\|altsyncram:altsyncram_component\|altsyncram_3g62:auto_generated " "Info: Elaborating entity \"altsyncram_3g62\" for hierarchy \"ppu:ppu0\|packet_buffer:pb0\|RAM16_s36_s36_altera:pm\|altsyncram:altsyncram_component\|altsyncram_3g62:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "packet_buffer_bypass.v 1 1 " "Warning: Using design file packet_buffer_bypass.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 packet_buffer_bypass " "Info: Found entity 1: packet_buffer_bypass" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packet_buffer_bypass ppu:ppu0\|packet_buffer_bypass:pb4 " "Info: Elaborating entity \"packet_buffer_bypass\" for hierarchy \"ppu:ppu0\|packet_buffer_bypass:pb4\"" {  } { { "ppu.v" "pb4" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 709 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 packet_buffer_bypass.v(127) " "Warning (10230): Verilog HDL assignment warning at packet_buffer_bypass.v(127): truncated value with size 32 to match size of target (1)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 packet_buffer_bypass.v(128) " "Warning (10230): Verilog HDL assignment warning at packet_buffer_bypass.v(128): truncated value with size 32 to match size of target (1)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 packet_buffer_bypass.v(129) " "Warning (10230): Verilog HDL assignment warning at packet_buffer_bypass.v(129): truncated value with size 32 to match size of target (1)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "packet_buffer_bypass.v(86) " "Info (10264): Verilog HDL Case Statement information at packet_buffer_bypass.v(86): all case item expressions in this case statement are onehot" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 86 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dia packet_buffer_bypass.v(78) " "Warning (10240): Verilog HDL Always Construct warning at packet_buffer_bypass.v(78): inferring latch(es) for variable \"dia\", which holds its previous value in one or more paths through the always construct" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dib packet_buffer_bypass.v(78) " "Warning (10240): Verilog HDL Always Construct warning at packet_buffer_bypass.v(78): inferring latch(es) for variable \"dib\", which holds its previous value in one or more paths through the always construct" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addra packet_buffer_bypass.v(78) " "Warning (10240): Verilog HDL Always Construct warning at packet_buffer_bypass.v(78): inferring latch(es) for variable \"addra\", which holds its previous value in one or more paths through the always construct" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addrb packet_buffer_bypass.v(78) " "Warning (10240): Verilog HDL Always Construct warning at packet_buffer_bypass.v(78): inferring latch(es) for variable \"addrb\", which holds its previous value in one or more paths through the always construct" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_neighbor packet_buffer_bypass.v(78) " "Warning (10240): Verilog HDL Always Construct warning at packet_buffer_bypass.v(78): inferring latch(es) for variable \"out_neighbor\", which holds its previous value in one or more paths through the always construct" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_bypass packet_buffer_bypass.v(78) " "Warning (10240): Verilog HDL Always Construct warning at packet_buffer_bypass.v(78): inferring latch(es) for variable \"out_bypass\", which holds its previous value in one or more paths through the always construct" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_pkt_route packet_buffer_bypass.v(78) " "Warning (10240): Verilog HDL Always Construct warning at packet_buffer_bypass.v(78): inferring latch(es) for variable \"out_pkt_route\", which holds its previous value in one or more paths through the always construct" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_data packet_buffer_bypass.v(78) " "Warning (10240): Verilog HDL Always Construct warning at packet_buffer_bypass.v(78): inferring latch(es) for variable \"out_data\", which holds its previous value in one or more paths through the always construct" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_bop packet_buffer_bypass.v(78) " "Warning (10240): Verilog HDL Always Construct warning at packet_buffer_bypass.v(78): inferring latch(es) for variable \"out_bop\", which holds its previous value in one or more paths through the always construct" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_eop packet_buffer_bypass.v(78) " "Warning (10240): Verilog HDL Always Construct warning at packet_buffer_bypass.v(78): inferring latch(es) for variable \"out_eop\", which holds its previous value in one or more paths through the always construct" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 packet_buffer_bypass.v(172) " "Warning (10230): Verilog HDL assignment warning at packet_buffer_bypass.v(172): truncated value with size 32 to match size of target (1)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 packet_buffer_bypass.v(176) " "Warning (10230): Verilog HDL assignment warning at packet_buffer_bypass.v(176): truncated value with size 24 to match size of target (16)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 packet_buffer_bypass.v(183) " "Warning (10230): Verilog HDL assignment warning at packet_buffer_bypass.v(183): truncated value with size 24 to match size of target (16)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TRIG0\[239..233\] packet_buffer_bypass.v(12) " "Warning (10034): Output port \"TRIG0\[239..233\]\" at packet_buffer_bypass.v(12) has no driver" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TRIG0\[229..221\] packet_buffer_bypass.v(12) " "Warning (10034): Output port \"TRIG0\[229..221\]\" at packet_buffer_bypass.v(12) has no driver" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TRIG0\[209..208\] packet_buffer_bypass.v(12) " "Warning (10034): Output port \"TRIG0\[209..208\]\" at packet_buffer_bypass.v(12) has no driver" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TRIG0\[199..180\] packet_buffer_bypass.v(12) " "Warning (10034): Output port \"TRIG0\[199..180\]\" at packet_buffer_bypass.v(12) has no driver" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_eop packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_eop\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_bop packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_bop\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[0\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[0\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[1\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[1\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[2\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[2\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[3\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[3\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[4\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[4\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[5\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[5\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[6\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[6\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[7\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[7\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[8\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[8\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[9\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[9\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[10\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[10\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[11\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[11\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[12\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[12\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[13\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[13\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[14\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[14\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[15\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[15\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[16\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[16\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[17\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[17\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[18\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[18\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[19\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[19\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[20\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[20\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[21\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[21\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[22\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[22\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[23\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[23\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[24\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[24\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[25\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[25\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[26\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[26\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[27\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[27\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[28\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[28\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[29\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[29\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[30\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[30\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[31\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[31\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[32\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[32\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[33\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[33\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[34\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[34\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[35\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[35\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[36\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[36\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[37\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[37\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[38\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[38\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[39\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[39\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[40\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[40\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[41\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[41\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[42\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[42\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[43\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[43\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[44\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[44\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[45\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[45\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[46\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[46\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[47\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[47\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[48\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[48\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[49\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[49\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[50\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[50\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[51\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[51\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[52\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[52\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[53\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[53\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[54\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[54\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[55\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[55\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[56\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[56\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[57\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[57\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[58\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[58\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[59\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[59\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[60\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[60\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[61\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[61\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[62\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[62\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[63\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_data\[63\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[0\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_pkt_route\[0\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[1\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_pkt_route\[1\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[2\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_pkt_route\[2\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[3\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_pkt_route\[3\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[4\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_pkt_route\[4\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[5\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_pkt_route\[5\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[6\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_pkt_route\[6\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[7\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_pkt_route\[7\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[8\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_pkt_route\[8\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[9\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_pkt_route\[9\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[10\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_pkt_route\[10\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[11\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_pkt_route\[11\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[12\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_pkt_route\[12\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[13\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_pkt_route\[13\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[14\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_pkt_route\[14\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[15\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_pkt_route\[15\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[16\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_pkt_route\[16\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[17\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_pkt_route\[17\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[18\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_pkt_route\[18\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[19\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_pkt_route\[19\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[20\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_pkt_route\[20\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[21\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_pkt_route\[21\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[22\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_pkt_route\[22\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_pkt_route\[23\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_pkt_route\[23\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_bypass packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_bypass\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_neighbor\[0\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_neighbor\[0\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_neighbor\[1\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"out_neighbor\[1\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrb\[0\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"addrb\[0\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrb\[1\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"addrb\[1\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrb\[2\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"addrb\[2\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrb\[3\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"addrb\[3\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrb\[4\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"addrb\[4\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrb\[5\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"addrb\[5\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrb\[6\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"addrb\[6\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrb\[7\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"addrb\[7\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrb\[8\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"addrb\[8\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addra\[0\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"addra\[0\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addra\[1\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"addra\[1\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addra\[2\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"addra\[2\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addra\[3\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"addra\[3\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addra\[4\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"addra\[4\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addra\[5\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"addra\[5\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addra\[6\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"addra\[6\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addra\[7\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"addra\[7\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addra\[8\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"addra\[8\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[0\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[0\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[1\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[1\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[2\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[2\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[3\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[3\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[4\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[4\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[5\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[5\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[6\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[6\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[7\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[7\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[8\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[8\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[9\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[9\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[10\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[10\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[11\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[11\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[12\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[12\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[13\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[13\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[14\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[14\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[15\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[15\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[16\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[16\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[17\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[17\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[18\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[18\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[19\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[19\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[20\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[20\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[21\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[21\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[22\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[22\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[23\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[23\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[24\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[24\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[25\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[25\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[26\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[26\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[27\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[27\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[28\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[28\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[29\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[29\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[30\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[30\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dib\[31\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dib\[31\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[0\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[0\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[1\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[1\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[2\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[2\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[3\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[3\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[4\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[4\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[5\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[5\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[6\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[6\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[7\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[7\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[8\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[8\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[9\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[9\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[10\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[10\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[11\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[11\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[12\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[12\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[13\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[13\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[14\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[14\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[15\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[15\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[16\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[16\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[17\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[17\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[18\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[18\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[19\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[19\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[20\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[20\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[21\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[21\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[22\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[22\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[23\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[23\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[24\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[24\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[25\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[25\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[26\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[26\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[27\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[27\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[28\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[28\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[29\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[29\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[30\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[30\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dia\[31\] packet_buffer_bypass.v(78) " "Info (10041): Inferred latch for \"dia\[31\]\" at packet_buffer_bypass.v(78)" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lr0.v 1 1 " "Warning: Using design file lr0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lr0 " "Info: Found entity 1: lr0" {  } { { "lr0.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/lr0.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lr0 ppu:ppu0\|lr0:lr0 " "Info: Elaborating entity \"lr0\" for hierarchy \"ppu:ppu0\|lr0:lr0\"" {  } { { "ppu.v" "lr0" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 792 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ramb16_s4_altera.v 1 1 " "Warning: Using design file ramb16_s4_altera.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RAMB16_S4_altera " "Info: Found entity 1: RAMB16_S4_altera" {  } { { "ramb16_s4_altera.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMB16_S4_altera ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram0 " "Info: Elaborating entity \"RAMB16_S4_altera\" for hierarchy \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram0\"" {  } { { "lr0.v" "localram0" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/lr0.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram0\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram0\|altsyncram:altsyncram_component\"" {  } { { "ramb16_s4_altera.v" "altsyncram_component" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram0\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram0\|altsyncram:altsyncram_component\"" {  } { { "ramb16_s4_altera.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v" 93 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram0\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lr_00.mif " "Info: Parameter \"init_file\" = \"lr_00.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Info: Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Info: Parameter \"width_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ramb16_s4_altera.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v" 93 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l5h1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_l5h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l5h1 " "Info: Found entity 1: altsyncram_l5h1" {  } { { "db/altsyncram_l5h1.tdf" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/altsyncram_l5h1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l5h1 ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram0\|altsyncram:altsyncram_component\|altsyncram_l5h1:auto_generated " "Info: Elaborating entity \"altsyncram_l5h1\" for hierarchy \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram0\|altsyncram:altsyncram_component\|altsyncram_l5h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMB16_S4_altera ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram1 " "Info: Elaborating entity \"RAMB16_S4_altera\" for hierarchy \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram1\"" {  } { { "lr0.v" "localram1" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/lr0.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram1\|altsyncram:altsyncram_component\"" {  } { { "ramb16_s4_altera.v" "altsyncram_component" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram1\|altsyncram:altsyncram_component\"" {  } { { "ramb16_s4_altera.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v" 93 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lr_11.mif " "Info: Parameter \"init_file\" = \"lr_11.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Info: Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Info: Parameter \"width_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ramb16_s4_altera.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v" 93 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n5h1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n5h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n5h1 " "Info: Found entity 1: altsyncram_n5h1" {  } { { "db/altsyncram_n5h1.tdf" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/altsyncram_n5h1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n5h1 ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram1\|altsyncram:altsyncram_component\|altsyncram_n5h1:auto_generated " "Info: Elaborating entity \"altsyncram_n5h1\" for hierarchy \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram1\|altsyncram:altsyncram_component\|altsyncram_n5h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMB16_S4_altera ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram2 " "Info: Elaborating entity \"RAMB16_S4_altera\" for hierarchy \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram2\"" {  } { { "lr0.v" "localram2" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/lr0.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram2\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram2\|altsyncram:altsyncram_component\"" {  } { { "ramb16_s4_altera.v" "altsyncram_component" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram2\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram2\|altsyncram:altsyncram_component\"" {  } { { "ramb16_s4_altera.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v" 93 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram2\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lr_22.mif " "Info: Parameter \"init_file\" = \"lr_22.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Info: Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Info: Parameter \"width_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ramb16_s4_altera.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v" 93 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p5h1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p5h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p5h1 " "Info: Found entity 1: altsyncram_p5h1" {  } { { "db/altsyncram_p5h1.tdf" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/altsyncram_p5h1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p5h1 ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram2\|altsyncram:altsyncram_component\|altsyncram_p5h1:auto_generated " "Info: Elaborating entity \"altsyncram_p5h1\" for hierarchy \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram2\|altsyncram:altsyncram_component\|altsyncram_p5h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMB16_S4_altera ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram3 " "Info: Elaborating entity \"RAMB16_S4_altera\" for hierarchy \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram3\"" {  } { { "lr0.v" "localram3" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/lr0.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram3\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram3\|altsyncram:altsyncram_component\"" {  } { { "ramb16_s4_altera.v" "altsyncram_component" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram3\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram3\|altsyncram:altsyncram_component\"" {  } { { "ramb16_s4_altera.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v" 93 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram3\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lr_33.mif " "Info: Parameter \"init_file\" = \"lr_33.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Info: Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Info: Parameter \"width_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ramb16_s4_altera.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v" 93 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r5h1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r5h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r5h1 " "Info: Found entity 1: altsyncram_r5h1" {  } { { "db/altsyncram_r5h1.tdf" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/altsyncram_r5h1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r5h1 ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram3\|altsyncram:altsyncram_component\|altsyncram_r5h1:auto_generated " "Info: Elaborating entity \"altsyncram_r5h1\" for hierarchy \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram3\|altsyncram:altsyncram_component\|altsyncram_r5h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMB16_S4_altera ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram4 " "Info: Elaborating entity \"RAMB16_S4_altera\" for hierarchy \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram4\"" {  } { { "lr0.v" "localram4" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/lr0.v" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram4\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram4\|altsyncram:altsyncram_component\"" {  } { { "ramb16_s4_altera.v" "altsyncram_component" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram4\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram4\|altsyncram:altsyncram_component\"" {  } { { "ramb16_s4_altera.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v" 93 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram4\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lr_44.mif " "Info: Parameter \"init_file\" = \"lr_44.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Info: Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Info: Parameter \"width_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ramb16_s4_altera.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v" 93 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t5h1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t5h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t5h1 " "Info: Found entity 1: altsyncram_t5h1" {  } { { "db/altsyncram_t5h1.tdf" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/altsyncram_t5h1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t5h1 ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram4\|altsyncram:altsyncram_component\|altsyncram_t5h1:auto_generated " "Info: Elaborating entity \"altsyncram_t5h1\" for hierarchy \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram4\|altsyncram:altsyncram_component\|altsyncram_t5h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMB16_S4_altera ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram5 " "Info: Elaborating entity \"RAMB16_S4_altera\" for hierarchy \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram5\"" {  } { { "lr0.v" "localram5" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/lr0.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram5\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram5\|altsyncram:altsyncram_component\"" {  } { { "ramb16_s4_altera.v" "altsyncram_component" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram5\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram5\|altsyncram:altsyncram_component\"" {  } { { "ramb16_s4_altera.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v" 93 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram5\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lr_55.mif " "Info: Parameter \"init_file\" = \"lr_55.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Info: Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Info: Parameter \"width_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ramb16_s4_altera.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v" 93 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5h1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v5h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5h1 " "Info: Found entity 1: altsyncram_v5h1" {  } { { "db/altsyncram_v5h1.tdf" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/altsyncram_v5h1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5h1 ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram5\|altsyncram:altsyncram_component\|altsyncram_v5h1:auto_generated " "Info: Elaborating entity \"altsyncram_v5h1\" for hierarchy \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram5\|altsyncram:altsyncram_component\|altsyncram_v5h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMB16_S4_altera ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram6 " "Info: Elaborating entity \"RAMB16_S4_altera\" for hierarchy \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram6\"" {  } { { "lr0.v" "localram6" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/lr0.v" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram6\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram6\|altsyncram:altsyncram_component\"" {  } { { "ramb16_s4_altera.v" "altsyncram_component" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram6\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram6\|altsyncram:altsyncram_component\"" {  } { { "ramb16_s4_altera.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v" 93 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram6\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lr_66.mif " "Info: Parameter \"init_file\" = \"lr_66.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Info: Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Info: Parameter \"width_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ramb16_s4_altera.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v" 93 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_16h1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_16h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_16h1 " "Info: Found entity 1: altsyncram_16h1" {  } { { "db/altsyncram_16h1.tdf" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/altsyncram_16h1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_16h1 ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram6\|altsyncram:altsyncram_component\|altsyncram_16h1:auto_generated " "Info: Elaborating entity \"altsyncram_16h1\" for hierarchy \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram6\|altsyncram:altsyncram_component\|altsyncram_16h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMB16_S4_altera ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram7 " "Info: Elaborating entity \"RAMB16_S4_altera\" for hierarchy \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram7\"" {  } { { "lr0.v" "localram7" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/lr0.v" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram7\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram7\|altsyncram:altsyncram_component\"" {  } { { "ramb16_s4_altera.v" "altsyncram_component" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram7\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram7\|altsyncram:altsyncram_component\"" {  } { { "ramb16_s4_altera.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v" 93 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram7\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lr_77.mif " "Info: Parameter \"init_file\" = \"lr_77.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Info: Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Info: Parameter \"width_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ramb16_s4_altera.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v" 93 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_36h1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_36h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_36h1 " "Info: Found entity 1: altsyncram_36h1" {  } { { "db/altsyncram_36h1.tdf" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/altsyncram_36h1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_36h1 ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram7\|altsyncram:altsyncram_component\|altsyncram_36h1:auto_generated " "Info: Elaborating entity \"altsyncram_36h1\" for hierarchy \"ppu:ppu0\|lr0:lr0\|RAMB16_S4_altera:localram7\|altsyncram:altsyncram_component\|altsyncram_36h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/yf32_core.v 1 1 " "Warning: Using design file /hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/yf32_core.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 yf32_core " "Info: Found entity 1: yf32_core" {  } { { "yf32_core.v" "" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/yf32_core.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yf32_core ppu:ppu0\|yf32_core:service_processor " "Info: Elaborating entity \"yf32_core\" for hierarchy \"ppu:ppu0\|yf32_core:service_processor\"" {  } { { "ppu.v" "service_processor" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v" 926 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mlite_cpu.v 1 1 " "Warning: Using design file /hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mlite_cpu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mlite_cpu " "Info: Found entity 1: mlite_cpu" {  } { { "mlite_cpu.v" "" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mlite_cpu.v" 120 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mlite_cpu ppu:ppu0\|yf32_core:service_processor\|mlite_cpu:u1_cpu " "Info: Elaborating entity \"mlite_cpu\" for hierarchy \"ppu:ppu0\|yf32_core:service_processor\|mlite_cpu:u1_cpu\"" {  } { { "yf32_core.v" "u1_cpu" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/yf32_core.v" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mlite_cpu.v(213) " "Warning (10230): Verilog HDL assignment warning at mlite_cpu.v(213): truncated value with size 32 to match size of target (4)" {  } { { "mlite_cpu.v" "" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mlite_cpu.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/pc_next.v 1 1 " "Warning: Using design file /hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/pc_next.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pc_next " "Info: Found entity 1: pc_next" {  } { { "pc_next.v" "" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/pc_next.v" 62 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_next ppu:ppu0\|yf32_core:service_processor\|mlite_cpu:u1_cpu\|pc_next:u1_pc_next " "Info: Elaborating entity \"pc_next\" for hierarchy \"ppu:ppu0\|yf32_core:service_processor\|mlite_cpu:u1_cpu\|pc_next:u1_pc_next\"" {  } { { "mlite_cpu.v" "u1_pc_next" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mlite_cpu.v" 252 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 pc_next.v(82) " "Warning (10230): Verilog HDL assignment warning at pc_next.v(82): truncated value with size 32 to match size of target (30)" {  } { { "pc_next.v" "" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/pc_next.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 pc_next.v(90) " "Warning (10230): Verilog HDL assignment warning at pc_next.v(90): truncated value with size 32 to match size of target (30)" {  } { { "pc_next.v" "" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/pc_next.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mem_ctrl.v(180) " "Warning (10268): Verilog HDL information at mem_ctrl.v(180): always construct contains both blocking and non-blocking assignments" {  } { { "mem_ctrl.v" "" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mem_ctrl.v" 180 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mem_ctrl.v 1 1 " "Warning: Using design file /hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mem_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl " "Info: Found entity 1: mem_ctrl" {  } { { "mem_ctrl.v" "" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mem_ctrl.v" 71 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl ppu:ppu0\|yf32_core:service_processor\|mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl " "Info: Elaborating entity \"mem_ctrl\" for hierarchy \"ppu:ppu0\|yf32_core:service_processor\|mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\"" {  } { { "mlite_cpu.v" "u2_mem_ctrl" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mlite_cpu.v" 271 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mem_ctrl.v(271) " "Info (10264): Verilog HDL Case Statement information at mem_ctrl.v(271): all case item expressions in this case statement are onehot" {  } { { "mem_ctrl.v" "" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mem_ctrl.v" 271 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bits mem_ctrl.v(180) " "Warning (10240): Verilog HDL Always Construct warning at mem_ctrl.v(180): inferring latch(es) for variable \"bits\", which holds its previous value in one or more paths through the always construct" {  } { { "mem_ctrl.v" "" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mem_ctrl.v" 180 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/control.v 1 1 " "Warning: Using design file /hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.v" "" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/control.v" 74 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control ppu:ppu0\|yf32_core:service_processor\|mlite_cpu:u1_cpu\|control:u3_control " "Info: Elaborating entity \"control\" for hierarchy \"ppu:ppu0\|yf32_core:service_processor\|mlite_cpu:u1_cpu\|control:u3_control\"" {  } { { "mlite_cpu.v" "u3_control" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mlite_cpu.v" 289 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/reg_bank.v 1 1 " "Warning: Using design file /hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/reg_bank.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg_bank " "Info: Found entity 1: reg_bank" {  } { { "reg_bank.v" "" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/reg_bank.v" 63 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_bank ppu:ppu0\|yf32_core:service_processor\|mlite_cpu:u1_cpu\|reg_bank:u4_reg_bank " "Info: Elaborating entity \"reg_bank\" for hierarchy \"ppu:ppu0\|yf32_core:service_processor\|mlite_cpu:u1_cpu\|reg_bank:u4_reg_bank\"" {  } { { "mlite_cpu.v" "u4_reg_bank" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mlite_cpu.v" 302 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/bus_mux.v 1 1 " "Warning: Using design file /hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/bus_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Info: Found entity 1: bus_mux" {  } { { "bus_mux.v" "" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/bus_mux.v" 69 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux ppu:ppu0\|yf32_core:service_processor\|mlite_cpu:u1_cpu\|bus_mux:u5_bus_mux " "Info: Elaborating entity \"bus_mux\" for hierarchy \"ppu:ppu0\|yf32_core:service_processor\|mlite_cpu:u1_cpu\|bus_mux:u5_bus_mux\"" {  } { { "mlite_cpu.v" "u5_bus_mux" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mlite_cpu.v" 320 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/alu.v 1 1 " "Warning: Using design file /hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/alu.v" 63 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu ppu:ppu0\|yf32_core:service_processor\|mlite_cpu:u1_cpu\|alu:u6_alu " "Info: Elaborating entity \"alu\" for hierarchy \"ppu:ppu0\|yf32_core:service_processor\|mlite_cpu:u1_cpu\|alu:u6_alu\"" {  } { { "mlite_cpu.v" "u6_alu" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mlite_cpu.v" 327 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/shifter.v 1 1 " "Warning: Using design file /hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/shifter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Info: Found entity 1: shifter" {  } { { "shifter.v" "" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/shifter.v" 63 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter ppu:ppu0\|yf32_core:service_processor\|mlite_cpu:u1_cpu\|shifter:u7_shifter " "Info: Elaborating entity \"shifter\" for hierarchy \"ppu:ppu0\|yf32_core:service_processor\|mlite_cpu:u1_cpu\|shifter:u7_shifter\"" {  } { { "mlite_cpu.v" "u7_shifter" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mlite_cpu.v" 334 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mult.v(207) " "Warning (10268): Verilog HDL information at mult.v(207): always construct contains both blocking and non-blocking assignments" {  } { { "mult.v" "" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mult.v" 207 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mult.v 1 1 " "Warning: Using design file /hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mult.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Info: Found entity 1: mult" {  } { { "mult.v" "" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mult.v" 85 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult ppu:ppu0\|yf32_core:service_processor\|mlite_cpu:u1_cpu\|mult:u8_mult " "Info: Elaborating entity \"mult\" for hierarchy \"ppu:ppu0\|yf32_core:service_processor\|mlite_cpu:u1_cpu\|mult:u8_mult\"" {  } { { "mlite_cpu.v" "u8_mult" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mlite_cpu.v" 344 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sign_extend_sig mult.v(112) " "Warning (10036): Verilog HDL or VHDL warning at mult.v(112): object \"sign_extend_sig\" assigned a value but never read" {  } { { "mult.v" "" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mult.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 mult.v(316) " "Warning (10230): Verilog HDL assignment warning at mult.v(316): truncated value with size 32 to match size of target (6)" {  } { { "mult.v" "" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mult.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/pipeline.v 1 1 " "Warning: Using design file /hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/pipeline.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Info: Found entity 1: pipeline" {  } { { "pipeline.v" "" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/pipeline.v" 64 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline ppu:ppu0\|yf32_core:service_processor\|mlite_cpu:u1_cpu\|pipeline:u9_pipeline " "Info: Elaborating entity \"pipeline\" for hierarchy \"ppu:ppu0\|yf32_core:service_processor\|mlite_cpu:u1_cpu\|pipeline:u9_pipeline\"" {  } { { "mlite_cpu.v" "u9_pipeline" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mlite_cpu.v" 389 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "out_arbiter.v 1 1 " "Warning: Using design file out_arbiter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 out_arbiter " "Info: Found entity 1: out_arbiter" {  } { { "out_arbiter.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_arbiter.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_arbiter out_arbiter:oa " "Info: Elaborating entity \"out_arbiter\" for hierarchy \"out_arbiter:oa\"" {  } { { "np_core.v" "oa" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 618 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_wr out_arbiter.v(67) " "Warning (10036): Verilog HDL or VHDL warning at out_arbiter.v(67): object \"in_wr\" assigned a value but never read" {  } { { "out_arbiter.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_arbiter.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_data out_arbiter.v(71) " "Warning (10036): Verilog HDL or VHDL warning at out_arbiter.v(71): object \"in_data\" assigned a value but never read" {  } { { "out_arbiter.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_arbiter.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_bop out_arbiter.v(75) " "Warning (10036): Verilog HDL or VHDL warning at out_arbiter.v(75): object \"in_bop\" assigned a value but never read" {  } { { "out_arbiter.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_arbiter.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_eop out_arbiter.v(79) " "Warning (10036): Verilog HDL or VHDL warning at out_arbiter.v(79): object \"in_eop\" assigned a value but never read" {  } { { "out_arbiter.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_arbiter.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 out_arbiter.v(93) " "Warning (10230): Verilog HDL assignment warning at out_arbiter.v(93): truncated value with size 32 to match size of target (1)" {  } { { "out_arbiter.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_arbiter.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 out_arbiter.v(147) " "Warning (10230): Verilog HDL assignment warning at out_arbiter.v(147): truncated value with size 32 to match size of target (8)" {  } { { "out_arbiter.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_arbiter.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 out_arbiter.v(148) " "Warning (10230): Verilog HDL assignment warning at out_arbiter.v(148): truncated value with size 32 to match size of target (8)" {  } { { "out_arbiter.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_arbiter.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 out_arbiter.v(151) " "Warning (10230): Verilog HDL assignment warning at out_arbiter.v(151): truncated value with size 32 to match size of target (1)" {  } { { "out_arbiter.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_arbiter.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "small_fifo_test.v 1 1 " "Warning: Using design file small_fifo_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 small_fifo_test " "Info: Found entity 1: small_fifo_test" {  } { { "small_fifo_test.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/small_fifo_test.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "small_fifo_test out_arbiter:oa\|small_fifo_test:input_fifo " "Info: Elaborating entity \"small_fifo_test\" for hierarchy \"out_arbiter:oa\|small_fifo_test:input_fifo\"" {  } { { "out_arbiter.v" "input_fifo" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_arbiter.v" 163 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo out_arbiter:oa\|small_fifo_test:input_fifo\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"out_arbiter:oa\|small_fifo_test:input_fifo\|scfifo:scfifo_component\"" {  } { { "small_fifo_test.v" "scfifo_component" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/small_fifo_test.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "out_arbiter:oa\|small_fifo_test:input_fifo\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"out_arbiter:oa\|small_fifo_test:input_fifo\|scfifo:scfifo_component\"" {  } { { "small_fifo_test.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/small_fifo_test.v" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_arbiter:oa\|small_fifo_test:input_fifo\|scfifo:scfifo_component " "Info: Instantiated megafunction \"out_arbiter:oa\|small_fifo_test:input_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Info: Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 72 " "Info: Parameter \"lpm_width\" = \"72\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Info: Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "small_fifo_test.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/small_fifo_test.v" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ls31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_ls31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ls31 " "Info: Found entity 1: scfifo_ls31" {  } { { "db/scfifo_ls31.tdf" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/scfifo_ls31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ls31 out_arbiter:oa\|small_fifo_test:input_fifo\|scfifo:scfifo_component\|scfifo_ls31:auto_generated " "Info: Elaborating entity \"scfifo_ls31\" for hierarchy \"out_arbiter:oa\|small_fifo_test:input_fifo\|scfifo:scfifo_component\|scfifo_ls31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8k31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8k31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8k31 " "Info: Found entity 1: a_dpfifo_8k31" {  } { { "db/a_dpfifo_8k31.tdf" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/a_dpfifo_8k31.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8k31 out_arbiter:oa\|small_fifo_test:input_fifo\|scfifo:scfifo_component\|scfifo_ls31:auto_generated\|a_dpfifo_8k31:dpfifo " "Info: Elaborating entity \"a_dpfifo_8k31\" for hierarchy \"out_arbiter:oa\|small_fifo_test:input_fifo\|scfifo:scfifo_component\|scfifo_ls31:auto_generated\|a_dpfifo_8k31:dpfifo\"" {  } { { "db/scfifo_ls31.tdf" "dpfifo" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/scfifo_ls31.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_m4f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_m4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_m4f " "Info: Found entity 1: a_fefifo_m4f" {  } { { "db/a_fefifo_m4f.tdf" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/a_fefifo_m4f.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_m4f out_arbiter:oa\|small_fifo_test:input_fifo\|scfifo:scfifo_component\|scfifo_ls31:auto_generated\|a_dpfifo_8k31:dpfifo\|a_fefifo_m4f:fifo_state " "Info: Elaborating entity \"a_fefifo_m4f\" for hierarchy \"out_arbiter:oa\|small_fifo_test:input_fifo\|scfifo:scfifo_component\|scfifo_ls31:auto_generated\|a_dpfifo_8k31:dpfifo\|a_fefifo_m4f:fifo_state\"" {  } { { "db/a_dpfifo_8k31.tdf" "fifo_state" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/a_dpfifo_8k31.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7l7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_7l7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7l7 " "Info: Found entity 1: cntr_7l7" {  } { { "db/cntr_7l7.tdf" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/cntr_7l7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7l7 out_arbiter:oa\|small_fifo_test:input_fifo\|scfifo:scfifo_component\|scfifo_ls31:auto_generated\|a_dpfifo_8k31:dpfifo\|a_fefifo_m4f:fifo_state\|cntr_7l7:count_usedw " "Info: Elaborating entity \"cntr_7l7\" for hierarchy \"out_arbiter:oa\|small_fifo_test:input_fifo\|scfifo:scfifo_component\|scfifo_ls31:auto_generated\|a_dpfifo_8k31:dpfifo\|a_fefifo_m4f:fifo_state\|cntr_7l7:count_usedw\"" {  } { { "db/a_fefifo_m4f.tdf" "count_usedw" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/a_fefifo_m4f.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_t111.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_t111.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_t111 " "Info: Found entity 1: dpram_t111" {  } { { "db/dpram_t111.tdf" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/dpram_t111.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_t111 out_arbiter:oa\|small_fifo_test:input_fifo\|scfifo:scfifo_component\|scfifo_ls31:auto_generated\|a_dpfifo_8k31:dpfifo\|dpram_t111:FIFOram " "Info: Elaborating entity \"dpram_t111\" for hierarchy \"out_arbiter:oa\|small_fifo_test:input_fifo\|scfifo:scfifo_component\|scfifo_ls31:auto_generated\|a_dpfifo_8k31:dpfifo\|dpram_t111:FIFOram\"" {  } { { "db/a_dpfifo_8k31.tdf" "FIFOram" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/a_dpfifo_8k31.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v0k1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v0k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v0k1 " "Info: Found entity 1: altsyncram_v0k1" {  } { { "db/altsyncram_v0k1.tdf" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/altsyncram_v0k1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v0k1 out_arbiter:oa\|small_fifo_test:input_fifo\|scfifo:scfifo_component\|scfifo_ls31:auto_generated\|a_dpfifo_8k31:dpfifo\|dpram_t111:FIFOram\|altsyncram_v0k1:altsyncram1 " "Info: Elaborating entity \"altsyncram_v0k1\" for hierarchy \"out_arbiter:oa\|small_fifo_test:input_fifo\|scfifo:scfifo_component\|scfifo_ls31:auto_generated\|a_dpfifo_8k31:dpfifo\|dpram_t111:FIFOram\|altsyncram_v0k1:altsyncram1\"" {  } { { "db/dpram_t111.tdf" "altsyncram1" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/dpram_t111.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rkb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_rkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rkb " "Info: Found entity 1: cntr_rkb" {  } { { "db/cntr_rkb.tdf" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/cntr_rkb.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rkb out_arbiter:oa\|small_fifo_test:input_fifo\|scfifo:scfifo_component\|scfifo_ls31:auto_generated\|a_dpfifo_8k31:dpfifo\|cntr_rkb:rd_ptr_count " "Info: Elaborating entity \"cntr_rkb\" for hierarchy \"out_arbiter:oa\|small_fifo_test:input_fifo\|scfifo:scfifo_component\|scfifo_ls31:auto_generated\|a_dpfifo_8k31:dpfifo\|cntr_rkb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8k31.tdf" "rd_ptr_count" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/a_dpfifo_8k31.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "ppu:ppu0\|yf32_core:service_processor\|mlite_cpu:u1_cpu\|reg_bank:u4_reg_bank\|tri_port_ram " "Info: RAM logic \"ppu:ppu0\|yf32_core:service_processor\|mlite_cpu:u1_cpu\|reg_bank:u4_reg_bank\|tri_port_ram\" is uninferred due to asynchronous read logic" {  } { { "reg_bank.v" "tri_port_ram" { Text "c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/reg_bank.v" 147 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ppu:ppu0\|in_switch:in_switch\|rx_buff2\[0\] " "Warning: LATCH primitive \"ppu:ppu0\|in_switch:in_switch\|rx_buff2\[0\]\" is permanently disabled" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ppu:ppu0\|in_switch:in_switch\|rx_buff3\[0\] " "Warning: LATCH primitive \"ppu:ppu0\|in_switch:in_switch\|rx_buff3\[0\]\" is permanently disabled" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ppu:ppu0\|in_switch:in_switch\|rx_buff0\[0\] " "Warning: LATCH primitive \"ppu:ppu0\|in_switch:in_switch\|rx_buff0\[0\]\" is permanently disabled" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ppu:ppu0\|in_switch:in_switch\|rx_in_progress\[2\] " "Warning: LATCH primitive \"ppu:ppu0\|in_switch:in_switch\|rx_in_progress\[2\]\" is permanently enabled" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ppu:ppu0\|in_switch:in_switch\|rx_in_progress\[3\] " "Warning: LATCH primitive \"ppu:ppu0\|in_switch:in_switch\|rx_in_progress\[3\]\" is permanently enabled" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ppu:ppu0\|in_switch:in_switch\|rx_in_progress\[0\] " "Warning: LATCH primitive \"ppu:ppu0\|in_switch:in_switch\|rx_in_progress\[0\]\" is permanently enabled" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "ppu:ppu0\|packet_buffer_bypass:pb4\|out_neighbor\[1\] ppu:ppu0\|packet_buffer_bypass:pb4\|out_neighbor\[0\] " "Info: Duplicate LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb4\|out_neighbor\[1\]\" merged with LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb4\|out_neighbor\[0\]\"" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "ppu:ppu0\|packet_buffer_bypass:pb4\|addrb\[1\] ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[1\] " "Info: Duplicate LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb4\|addrb\[1\]\" merged with LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[1\]\"" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "ppu:ppu0\|packet_buffer_bypass:pb4\|addrb\[2\] ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[2\] " "Info: Duplicate LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb4\|addrb\[2\]\" merged with LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[2\]\"" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "ppu:ppu0\|packet_buffer_bypass:pb4\|addrb\[3\] ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[3\] " "Info: Duplicate LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb4\|addrb\[3\]\" merged with LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[3\]\"" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "ppu:ppu0\|packet_buffer_bypass:pb4\|addrb\[4\] ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[4\] " "Info: Duplicate LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb4\|addrb\[4\]\" merged with LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[4\]\"" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "ppu:ppu0\|packet_buffer_bypass:pb4\|addrb\[5\] ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[5\] " "Info: Duplicate LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb4\|addrb\[5\]\" merged with LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[5\]\"" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "ppu:ppu0\|packet_buffer_bypass:pb4\|addrb\[6\] ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[6\] " "Info: Duplicate LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb4\|addrb\[6\]\" merged with LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[6\]\"" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "ppu:ppu0\|packet_buffer_bypass:pb4\|addrb\[7\] ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[7\] " "Info: Duplicate LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb4\|addrb\[7\]\" merged with LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[7\]\"" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "ppu:ppu0\|packet_buffer_bypass:pb4\|addrb\[8\] ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[8\] " "Info: Duplicate LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb4\|addrb\[8\]\" merged with LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[8\]\"" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "ppu:ppu0\|packet_buffer_bypass:pb5\|addrb\[1\] ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[1\] " "Info: Duplicate LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb5\|addrb\[1\]\" merged with LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[1\]\"" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "ppu:ppu0\|packet_buffer_bypass:pb5\|addrb\[2\] ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[2\] " "Info: Duplicate LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb5\|addrb\[2\]\" merged with LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[2\]\"" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "ppu:ppu0\|packet_buffer_bypass:pb5\|addrb\[3\] ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[3\] " "Info: Duplicate LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb5\|addrb\[3\]\" merged with LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[3\]\"" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "ppu:ppu0\|packet_buffer_bypass:pb5\|addrb\[4\] ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[4\] " "Info: Duplicate LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb5\|addrb\[4\]\" merged with LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[4\]\"" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "ppu:ppu0\|packet_buffer_bypass:pb5\|addrb\[5\] ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[5\] " "Info: Duplicate LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb5\|addrb\[5\]\" merged with LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[5\]\"" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "ppu:ppu0\|packet_buffer_bypass:pb5\|addrb\[6\] ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[6\] " "Info: Duplicate LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb5\|addrb\[6\]\" merged with LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[6\]\"" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "ppu:ppu0\|packet_buffer_bypass:pb5\|addrb\[7\] ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[7\] " "Info: Duplicate LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb5\|addrb\[7\]\" merged with LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[7\]\"" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "ppu:ppu0\|packet_buffer_bypass:pb5\|addrb\[8\] ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[8\] " "Info: Duplicate LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb5\|addrb\[8\]\" merged with LATCH primitive \"ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[8\]\"" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer:pb0\|out_eop " "Warning: Latch ppu:ppu0\|packet_buffer:pb0\|out_eop has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer:pb0\|send_len\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer:pb0\|send_len\[6\]" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 232 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer:pb1\|out_eop " "Warning: Latch ppu:ppu0\|packet_buffer:pb1\|out_eop has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer:pb1\|send_len\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer:pb1\|send_len\[6\]" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 232 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer:pb2\|out_eop " "Warning: Latch ppu:ppu0\|packet_buffer:pb2\|out_eop has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer:pb2\|send_len\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer:pb2\|send_len\[6\]" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 232 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer:pb3\|out_eop " "Warning: Latch ppu:ppu0\|packet_buffer:pb3\|out_eop has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer:pb3\|send_len\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer:pb3\|send_len\[6\]" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 232 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer_bypass:pb4\|out_eop " "Warning: Latch ppu:ppu0\|packet_buffer_bypass:pb4\|out_eop has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer_bypass:pb4\|send_len\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer_bypass:pb4\|send_len\[6\]" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer_bypass:pb5\|out_eop " "Warning: Latch ppu:ppu0\|packet_buffer_bypass:pb5\|out_eop has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer_bypass:pb5\|send_len\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer_bypass:pb5\|send_len\[6\]" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer:pb0\|out_bop " "Warning: Latch ppu:ppu0\|packet_buffer:pb0\|out_bop has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer:pb0\|send_len\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer:pb0\|send_len\[6\]" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 232 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer:pb1\|out_bop " "Warning: Latch ppu:ppu0\|packet_buffer:pb1\|out_bop has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer:pb1\|send_len\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer:pb1\|send_len\[7\]" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 232 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer:pb2\|out_bop " "Warning: Latch ppu:ppu0\|packet_buffer:pb2\|out_bop has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer:pb2\|send_len\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer:pb2\|send_len\[6\]" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 232 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer:pb3\|out_bop " "Warning: Latch ppu:ppu0\|packet_buffer:pb3\|out_bop has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer:pb3\|send_len\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer:pb3\|send_len\[6\]" {  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 232 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer_bypass:pb4\|out_bop " "Warning: Latch ppu:ppu0\|packet_buffer_bypass:pb4\|out_bop has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer_bypass:pb4\|send_len\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer_bypass:pb4\|send_len\[6\]" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer_bypass:pb5\|out_bop " "Warning: Latch ppu:ppu0\|packet_buffer_bypass:pb5\|out_bop has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer_bypass:pb5\|send_len\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer_bypass:pb5\|send_len\[6\]" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|in_switch:in_switch\|in_ack\[1\] " "Warning: Latch ppu:ppu0\|in_switch:in_switch\|in_ack\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|in_switch:in_switch\|port_state1.PORT_STATE_BUFF_REQ " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|in_switch:in_switch\|port_state1.PORT_STATE_BUFF_REQ" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 301 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|in_switch:in_switch\|rx_buff1\[0\] " "Warning: Latch ppu:ppu0\|in_switch:in_switch\|rx_buff1\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA flow_classification:fc\|out_bypass\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal flow_classification:fc\|out_bypass\[0\]" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|in_switch:in_switch\|rx_buff1\[1\] " "Warning: Latch ppu:ppu0\|in_switch:in_switch\|rx_buff1\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA flow_classification:fc\|out_bypass\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal flow_classification:fc\|out_bypass\[0\]" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|in_switch:in_switch\|rx_buff1\[2\] " "Warning: Latch ppu:ppu0\|in_switch:in_switch\|rx_buff1\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA flow_classification:fc\|out_bypass\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal flow_classification:fc\|out_bypass\[0\]" {  } { { "flow_classification.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v" 100 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 310 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|in_switch:in_switch\|bypass_empty_buff\[0\] " "Warning: Latch ppu:ppu0\|in_switch:in_switch\|bypass_empty_buff\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|in_switch:in_switch\|pb_in_empty\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|in_switch:in_switch\|pb_in_empty\[4\]" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 552 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 246 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[1\] " "Warning: Latch ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer_bypass:pb4\|buff_state.BUFF_SEND_PKT " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer_bypass:pb4\|buff_state.BUFF_SEND_PKT" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 73 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[2\] " "Warning: Latch ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer_bypass:pb4\|buff_state.BUFF_SEND_PKT " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer_bypass:pb4\|buff_state.BUFF_SEND_PKT" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 73 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[3\] " "Warning: Latch ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer_bypass:pb4\|buff_state.BUFF_SEND_PKT " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer_bypass:pb4\|buff_state.BUFF_SEND_PKT" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 73 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[4\] " "Warning: Latch ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer_bypass:pb4\|buff_state.BUFF_SEND_PKT " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer_bypass:pb4\|buff_state.BUFF_SEND_PKT" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 73 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[5\] " "Warning: Latch ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer_bypass:pb4\|buff_state.BUFF_SEND_PKT " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer_bypass:pb4\|buff_state.BUFF_SEND_PKT" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 73 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[6\] " "Warning: Latch ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer_bypass:pb4\|buff_state.BUFF_SEND_PKT " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer_bypass:pb4\|buff_state.BUFF_SEND_PKT" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 73 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[7\] " "Warning: Latch ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer_bypass:pb4\|buff_state.BUFF_SEND_PKT " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer_bypass:pb4\|buff_state.BUFF_SEND_PKT" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 73 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[8\] " "Warning: Latch ppu:ppu0\|packet_buffer_bypass:pb4\|addra\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer_bypass:pb4\|send_len\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer_bypass:pb4\|send_len\[7\]" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[1\] " "Warning: Latch ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer_bypass:pb5\|buff_state.BUFF_SEND_PKT " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer_bypass:pb5\|buff_state.BUFF_SEND_PKT" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 73 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[2\] " "Warning: Latch ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer_bypass:pb5\|buff_state.BUFF_SEND_PKT " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer_bypass:pb5\|buff_state.BUFF_SEND_PKT" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 73 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[3\] " "Warning: Latch ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer_bypass:pb5\|buff_state.BUFF_SEND_PKT " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer_bypass:pb5\|buff_state.BUFF_SEND_PKT" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 73 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[4\] " "Warning: Latch ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer_bypass:pb5\|buff_state.BUFF_SEND_PKT " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer_bypass:pb5\|buff_state.BUFF_SEND_PKT" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 73 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[5\] " "Warning: Latch ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer_bypass:pb5\|buff_state.BUFF_SEND_PKT " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer_bypass:pb5\|buff_state.BUFF_SEND_PKT" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 73 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[6\] " "Warning: Latch ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer_bypass:pb5\|buff_state.BUFF_SEND_PKT " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer_bypass:pb5\|buff_state.BUFF_SEND_PKT" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 73 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[7\] " "Warning: Latch ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer_bypass:pb5\|buff_state.BUFF_SEND_PKT " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer_bypass:pb5\|buff_state.BUFF_SEND_PKT" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 73 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[8\] " "Warning: Latch ppu:ppu0\|packet_buffer_bypass:pb5\|addra\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|packet_buffer_bypass:pb5\|send_len\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|packet_buffer_bypass:pb5\|send_len\[7\]" {  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "packet_buffer_bypass.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v" 78 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|in_switch:in_switch\|empty_buff\[0\] " "Warning: Latch ppu:ppu0\|in_switch:in_switch\|empty_buff\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|in_switch:in_switch\|pb_in_empty\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|in_switch:in_switch\|pb_in_empty\[0\]" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 552 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 172 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ppu:ppu0\|in_switch:in_switch\|empty_buff\[1\] " "Warning: Latch ppu:ppu0\|in_switch:in_switch\|empty_buff\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ppu:ppu0\|in_switch:in_switch\|pb_in_empty\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0\|in_switch:in_switch\|pb_in_empty\[0\]" {  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 552 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "in_switch.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v" 172 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[0\] GND " "Warning (13410): Pin \"instruction_sec_mon\[0\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[1\] GND " "Warning (13410): Pin \"instruction_sec_mon\[1\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[2\] GND " "Warning (13410): Pin \"instruction_sec_mon\[2\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[3\] GND " "Warning (13410): Pin \"instruction_sec_mon\[3\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[4\] GND " "Warning (13410): Pin \"instruction_sec_mon\[4\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[5\] GND " "Warning (13410): Pin \"instruction_sec_mon\[5\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[6\] GND " "Warning (13410): Pin \"instruction_sec_mon\[6\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[7\] GND " "Warning (13410): Pin \"instruction_sec_mon\[7\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[8\] GND " "Warning (13410): Pin \"instruction_sec_mon\[8\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[9\] GND " "Warning (13410): Pin \"instruction_sec_mon\[9\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[10\] GND " "Warning (13410): Pin \"instruction_sec_mon\[10\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[11\] GND " "Warning (13410): Pin \"instruction_sec_mon\[11\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[12\] GND " "Warning (13410): Pin \"instruction_sec_mon\[12\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[13\] GND " "Warning (13410): Pin \"instruction_sec_mon\[13\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[14\] GND " "Warning (13410): Pin \"instruction_sec_mon\[14\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[15\] GND " "Warning (13410): Pin \"instruction_sec_mon\[15\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[16\] GND " "Warning (13410): Pin \"instruction_sec_mon\[16\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[17\] GND " "Warning (13410): Pin \"instruction_sec_mon\[17\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[18\] GND " "Warning (13410): Pin \"instruction_sec_mon\[18\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[19\] GND " "Warning (13410): Pin \"instruction_sec_mon\[19\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[20\] GND " "Warning (13410): Pin \"instruction_sec_mon\[20\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[21\] GND " "Warning (13410): Pin \"instruction_sec_mon\[21\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[22\] GND " "Warning (13410): Pin \"instruction_sec_mon\[22\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[23\] GND " "Warning (13410): Pin \"instruction_sec_mon\[23\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[24\] GND " "Warning (13410): Pin \"instruction_sec_mon\[24\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[25\] GND " "Warning (13410): Pin \"instruction_sec_mon\[25\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[26\] GND " "Warning (13410): Pin \"instruction_sec_mon\[26\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[27\] GND " "Warning (13410): Pin \"instruction_sec_mon\[27\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[28\] GND " "Warning (13410): Pin \"instruction_sec_mon\[28\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[29\] GND " "Warning (13410): Pin \"instruction_sec_mon\[29\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[30\] GND " "Warning (13410): Pin \"instruction_sec_mon\[30\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "instruction_sec_mon\[31\] GND " "Warning (13410): Pin \"instruction_sec_mon\[31\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[0\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[0\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[1\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[1\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[2\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[2\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[3\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[3\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[4\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[4\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[5\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[5\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[6\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[6\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[7\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[7\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[8\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[8\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[9\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[9\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[10\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[10\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[11\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[11\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[12\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[12\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[13\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[13\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[14\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[14\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[15\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[15\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[16\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[16\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[17\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[17\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[18\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[18\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[19\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[19\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[20\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[20\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[21\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[21\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[22\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[22\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[23\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[23\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[24\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[24\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[25\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[25\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[26\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[26\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[27\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[27\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[28\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[28\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[29\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[29\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[30\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[30\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "prog_counter_sec_mon\[31\] GND " "Warning (13410): Pin \"prog_counter_sec_mon\[31\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[0\] GND " "Warning (13410): Pin \"ppu_mem_addr\[0\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[1\] GND " "Warning (13410): Pin \"ppu_mem_addr\[1\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[2\] GND " "Warning (13410): Pin \"ppu_mem_addr\[2\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[3\] GND " "Warning (13410): Pin \"ppu_mem_addr\[3\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[4\] GND " "Warning (13410): Pin \"ppu_mem_addr\[4\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[5\] GND " "Warning (13410): Pin \"ppu_mem_addr\[5\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[6\] GND " "Warning (13410): Pin \"ppu_mem_addr\[6\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[7\] GND " "Warning (13410): Pin \"ppu_mem_addr\[7\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[8\] GND " "Warning (13410): Pin \"ppu_mem_addr\[8\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[9\] GND " "Warning (13410): Pin \"ppu_mem_addr\[9\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[10\] GND " "Warning (13410): Pin \"ppu_mem_addr\[10\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[11\] GND " "Warning (13410): Pin \"ppu_mem_addr\[11\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[12\] GND " "Warning (13410): Pin \"ppu_mem_addr\[12\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[13\] GND " "Warning (13410): Pin \"ppu_mem_addr\[13\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[14\] GND " "Warning (13410): Pin \"ppu_mem_addr\[14\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[15\] GND " "Warning (13410): Pin \"ppu_mem_addr\[15\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[16\] GND " "Warning (13410): Pin \"ppu_mem_addr\[16\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[17\] GND " "Warning (13410): Pin \"ppu_mem_addr\[17\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[18\] GND " "Warning (13410): Pin \"ppu_mem_addr\[18\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[19\] GND " "Warning (13410): Pin \"ppu_mem_addr\[19\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[20\] GND " "Warning (13410): Pin \"ppu_mem_addr\[20\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[21\] GND " "Warning (13410): Pin \"ppu_mem_addr\[21\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[22\] GND " "Warning (13410): Pin \"ppu_mem_addr\[22\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[23\] GND " "Warning (13410): Pin \"ppu_mem_addr\[23\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[24\] GND " "Warning (13410): Pin \"ppu_mem_addr\[24\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[25\] GND " "Warning (13410): Pin \"ppu_mem_addr\[25\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[26\] GND " "Warning (13410): Pin \"ppu_mem_addr\[26\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[27\] GND " "Warning (13410): Pin \"ppu_mem_addr\[27\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[28\] GND " "Warning (13410): Pin \"ppu_mem_addr\[28\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[29\] GND " "Warning (13410): Pin \"ppu_mem_addr\[29\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[30\] GND " "Warning (13410): Pin \"ppu_mem_addr\[30\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ppu_mem_addr\[31\] GND " "Warning (13410): Pin \"ppu_mem_addr\[31\]\" is stuck at GND" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "78 78 " "Info: 78 registers lost all their fanouts during netlist optimizations. The first 78 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|in_switch:in_switch\|empty_buff_grant3 " "Info: Register \"ppu:ppu0\|in_switch:in_switch\|empty_buff_grant3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|in_switch:in_switch\|empty_buff_grant2 " "Info: Register \"ppu:ppu0\|in_switch:in_switch\|empty_buff_grant2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|in_switch:in_switch\|empty_buff_grant0 " "Info: Register \"ppu:ppu0\|in_switch:in_switch\|empty_buff_grant0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|yf32_core:service_processor\|mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|mem_state_reg~4 " "Info: Register \"ppu:ppu0\|yf32_core:service_processor\|mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|mem_state_reg~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|yf32_core:service_processor\|mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|mem_state_reg~5 " "Info: Register \"ppu:ppu0\|yf32_core:service_processor\|mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|mem_state_reg~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|packet_buffer_bypass:pb5\|buff_state~2 " "Info: Register \"ppu:ppu0\|packet_buffer_bypass:pb5\|buff_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|packet_buffer_bypass:pb5\|buff_state~3 " "Info: Register \"ppu:ppu0\|packet_buffer_bypass:pb5\|buff_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|packet_buffer_bypass:pb5\|buff_state~4 " "Info: Register \"ppu:ppu0\|packet_buffer_bypass:pb5\|buff_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|packet_buffer_bypass:pb4\|buff_state~2 " "Info: Register \"ppu:ppu0\|packet_buffer_bypass:pb4\|buff_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|packet_buffer_bypass:pb4\|buff_state~3 " "Info: Register \"ppu:ppu0\|packet_buffer_bypass:pb4\|buff_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|packet_buffer_bypass:pb4\|buff_state~4 " "Info: Register \"ppu:ppu0\|packet_buffer_bypass:pb4\|buff_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|packet_buffer:pb3\|buff_state~3 " "Info: Register \"ppu:ppu0\|packet_buffer:pb3\|buff_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|packet_buffer:pb3\|buff_state~4 " "Info: Register \"ppu:ppu0\|packet_buffer:pb3\|buff_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|packet_buffer:pb3\|buff_state~5 " "Info: Register \"ppu:ppu0\|packet_buffer:pb3\|buff_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|packet_buffer:pb2\|buff_state~3 " "Info: Register \"ppu:ppu0\|packet_buffer:pb2\|buff_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|packet_buffer:pb2\|buff_state~4 " "Info: Register \"ppu:ppu0\|packet_buffer:pb2\|buff_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|packet_buffer:pb2\|buff_state~5 " "Info: Register \"ppu:ppu0\|packet_buffer:pb2\|buff_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|packet_buffer:pb1\|buff_state~3 " "Info: Register \"ppu:ppu0\|packet_buffer:pb1\|buff_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|packet_buffer:pb1\|buff_state~4 " "Info: Register \"ppu:ppu0\|packet_buffer:pb1\|buff_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|packet_buffer:pb1\|buff_state~5 " "Info: Register \"ppu:ppu0\|packet_buffer:pb1\|buff_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|packet_buffer:pb0\|buff_state~3 " "Info: Register \"ppu:ppu0\|packet_buffer:pb0\|buff_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|packet_buffer:pb0\|buff_state~4 " "Info: Register \"ppu:ppu0\|packet_buffer:pb0\|buff_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|packet_buffer:pb0\|buff_state~5 " "Info: Register \"ppu:ppu0\|packet_buffer:pb0\|buff_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|os_state3~2 " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|os_state3~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|os_state3~3 " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|os_state3~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|os_state3~4 " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|os_state3~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|os_state2~2 " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|os_state2~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|os_state2~3 " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|os_state2~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|os_state2~4 " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|os_state2~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|os_state1~2 " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|os_state1~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|os_state1~3 " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|os_state1~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|os_state1~4 " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|os_state1~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|os_state0~2 " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|os_state0~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|os_state0~3 " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|os_state0~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|os_state0~4 " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|os_state0~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|in_switch:in_switch\|bypass_empty_buff_state~2 " "Info: Register \"ppu:ppu0\|in_switch:in_switch\|bypass_empty_buff_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|in_switch:in_switch\|bypass_empty_buff_state~3 " "Info: Register \"ppu:ppu0\|in_switch:in_switch\|bypass_empty_buff_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|in_switch:in_switch\|empty_buff_state~2 " "Info: Register \"ppu:ppu0\|in_switch:in_switch\|empty_buff_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|in_switch:in_switch\|empty_buff_state~3 " "Info: Register \"ppu:ppu0\|in_switch:in_switch\|empty_buff_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|in_switch:in_switch\|port_state3~2 " "Info: Register \"ppu:ppu0\|in_switch:in_switch\|port_state3~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|in_switch:in_switch\|port_state3~3 " "Info: Register \"ppu:ppu0\|in_switch:in_switch\|port_state3~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|in_switch:in_switch\|port_state3~4 " "Info: Register \"ppu:ppu0\|in_switch:in_switch\|port_state3~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|in_switch:in_switch\|port_state2~2 " "Info: Register \"ppu:ppu0\|in_switch:in_switch\|port_state2~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|in_switch:in_switch\|port_state2~3 " "Info: Register \"ppu:ppu0\|in_switch:in_switch\|port_state2~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|in_switch:in_switch\|port_state2~4 " "Info: Register \"ppu:ppu0\|in_switch:in_switch\|port_state2~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|in_switch:in_switch\|port_state1~2 " "Info: Register \"ppu:ppu0\|in_switch:in_switch\|port_state1~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|in_switch:in_switch\|port_state1~3 " "Info: Register \"ppu:ppu0\|in_switch:in_switch\|port_state1~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|in_switch:in_switch\|port_state1~4 " "Info: Register \"ppu:ppu0\|in_switch:in_switch\|port_state1~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|in_switch:in_switch\|port_state0~2 " "Info: Register \"ppu:ppu0\|in_switch:in_switch\|port_state0~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|in_switch:in_switch\|port_state0~3 " "Info: Register \"ppu:ppu0\|in_switch:in_switch\|port_state0~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|in_switch:in_switch\|port_state0~4 " "Info: Register \"ppu:ppu0\|in_switch:in_switch\|port_state0~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "flow_classification:fc\|state~2 " "Info: Register \"flow_classification:fc\|state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "flow_classification:fc\|state~3 " "Info: Register \"flow_classification:fc\|state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "flow_classification:fc\|state~4 " "Info: Register \"flow_classification:fc\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|in_switch:in_switch\|bypass_empty_buff_grant2 " "Info: Register \"ppu:ppu0\|in_switch:in_switch\|bypass_empty_buff_grant2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|in_switch:in_switch\|bypass_empty_buff_grant3 " "Info: Register \"ppu:ppu0\|in_switch:in_switch\|bypass_empty_buff_grant3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|in_switch:in_switch\|bypass_empty_buff_grant0 " "Info: Register \"ppu:ppu0\|in_switch:in_switch\|bypass_empty_buff_grant0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|curr_buff1\[0\] " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|curr_buff1\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|curr_buff1\[1\] " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|curr_buff1\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|curr_buff1\[2\] " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|curr_buff1\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|curr_buff2\[0\] " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|curr_buff2\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|curr_buff2\[1\] " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|curr_buff2\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|curr_buff2\[2\] " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|curr_buff2\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|curr_buff0\[0\] " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|curr_buff0\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|curr_buff0\[1\] " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|curr_buff0\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|curr_buff0\[2\] " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|curr_buff0\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|os_state1.OS_LOOKUP_BUFF " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|os_state1.OS_LOOKUP_BUFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|os_state1.OS_PORT_REQ " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|os_state1.OS_PORT_REQ\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|os_state2.OS_LOOKUP_BUFF " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|os_state2.OS_LOOKUP_BUFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|os_state2.OS_PORT_REQ " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|os_state2.OS_PORT_REQ\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|os_state0.OS_LOOKUP_BUFF " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|os_state0.OS_LOOKUP_BUFF\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|os_state0.OS_PORT_REQ " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|os_state0.OS_PORT_REQ\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|os_state1.000 " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|os_state1.000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|os_state1.OS_IDLE " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|os_state1.OS_IDLE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|os_state2.000 " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|os_state2.000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|os_state2.OS_IDLE " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|os_state2.OS_IDLE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|os_state0.000 " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|os_state0.000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ppu:ppu0\|out_switch:out_switch\|os_state0.OS_IDLE " "Info: Register \"ppu:ppu0\|out_switch:out_switch\|os_state0.OS_IDLE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.map.smsg " "Info: Generated suppressed messages file C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Warning: Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_ctrl\[0\] " "Warning (15610): No output dependent on input pin \"in_ctrl\[0\]\"" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_ctrl\[1\] " "Warning (15610): No output dependent on input pin \"in_ctrl\[1\]\"" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_ctrl\[2\] " "Warning (15610): No output dependent on input pin \"in_ctrl\[2\]\"" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_ctrl\[3\] " "Warning (15610): No output dependent on input pin \"in_ctrl\[3\]\"" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_ctrl\[4\] " "Warning (15610): No output dependent on input pin \"in_ctrl\[4\]\"" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_ctrl\[5\] " "Warning (15610): No output dependent on input pin \"in_ctrl\[5\]\"" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_ctrl\[6\] " "Warning (15610): No output dependent on input pin \"in_ctrl\[6\]\"" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_ctrl\[7\] " "Warning (15610): No output dependent on input pin \"in_ctrl\[7\]\"" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "packet_drop " "Warning (15610): No output dependent on input pin \"packet_drop\"" {  } { { "np_core.v" "" { Text "C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6449 " "Info: Implemented 6449 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "138 " "Info: Implemented 138 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "230 " "Info: Implemented 230 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "5785 " "Info: Implemented 5785 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "296 " "Info: Implemented 296 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 355 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 355 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Info: Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 13:05:34 2011 " "Info: Processing ended: Tue Nov 29 13:05:34 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Info: Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Info: Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
