
---------- Begin Simulation Statistics ----------
final_tick                               2158915460000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71834                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702144                       # Number of bytes of host memory used
host_op_rate                                    72066                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32786.03                       # Real time elapsed on the host
host_tick_rate                               65848641                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2355136484                       # Number of instructions simulated
sim_ops                                    2362745423                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.158916                       # Number of seconds simulated
sim_ticks                                2158915460000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.626325                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              294076523                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           347500052                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19467913                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        469631263                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          46902504                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       47257041                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          354537                       # Number of indirect misses.
system.cpu0.branchPred.lookups              602677237                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3963507                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801862                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13730073                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555088481                       # Number of branches committed
system.cpu0.commit.bw_lim_events             78399603                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419559                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      199354341                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2225049826                       # Number of instructions committed
system.cpu0.commit.committedOps            2228857006                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3918266754                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.568838                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.403657                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2892244258     73.82%     73.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    610858834     15.60%     89.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    138977899      3.55%     92.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    132406731      3.38%     96.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40010697      1.03%     97.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7284194      0.19%     97.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      7430167      0.19%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     10654371      0.28%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     78399603      2.01%    100.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3918266754                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44169214                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151142529                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691587545                       # Number of loads committed
system.cpu0.commit.membars                    7608907                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608916      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238952802     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316849      0.83%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801415      0.18%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.01%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.01%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.01%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.01%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695389395     31.20%     88.13% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264787564     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.01%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.01%    100.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.01% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.01% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228857006                       # Class of committed instruction
system.cpu0.commit.refs                     960176994                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2225049826                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228857006                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.937185                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.937185                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            742980815                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5755707                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           292045056                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2459078283                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1463931577                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1716371852                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13757607                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18093419                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             14374433                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  602677237                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                435993109                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2472541877                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9153427                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          136                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2488332294                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  77                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           95                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               38990924                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139822                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1459378637                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         340979027                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.577295                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3951416284                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.630697                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.872448                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2154427191     54.53%     54.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1344037739     34.02%     88.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               277440454      7.03%     95.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               135989824      3.45%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                20963589      0.54%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                13767368      0.35%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  973976      0.03%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809553      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    6590      0.01%    100.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3951416284                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       60                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      37                       # number of floating regfile writes
system.cpu0.idleCycles                      358916091                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13955201                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               579995166                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.560621                       # Inst execution rate
system.cpu0.iew.exec_refs                  1075277909                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 295888073                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              602561982                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            773866378                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811794                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6806624                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           298255787                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2428171722                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            779389836                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7418090                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2416458906                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               4004468                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             16252963                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13757607                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             24880878                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       422665                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        47337184                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        70240                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        27699                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15358678                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     82278833                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     29666338                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         27699                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1991894                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11963307                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1021843508                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2392797557                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.853271                       # average fanout of values written-back
system.cpu0.iew.wb_producers                871909384                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.555131                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2393089743                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2945549103                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1533998016                       # number of integer regfile writes
system.cpu0.ipc                              0.516214                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.516214                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611813      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1316822161     54.33%     54.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18335664      0.76%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802511      0.16%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.01%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.01%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.01%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.01%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.01%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           784731634     32.38%     87.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          292573142     12.08%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             17      0.01%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.01%    100.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.01% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.01% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2423876997                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     75                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                147                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           72                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                85                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5276930                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002178                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1044729     19.80%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3633716     68.87%     88.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               598482     11.35%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.01%    100.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.01% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2421542039                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8804790559                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2392797485                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2627512470                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2416750602                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2423876997                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11421120                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      199314712                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           343499                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1561                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     36246130                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3951416284                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.613420                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.817825                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2194773226     55.55%     55.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1222904382     30.95%     86.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          434728743     11.01%     97.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           76948102      1.95%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           13480709      0.35%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5882027      0.15%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1846351      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             562206      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             290538      0.01%    100.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3951416284                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.562342                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         35520402                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         6162916                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           773866378                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          298255787                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2924                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      4310332375                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7499462                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              653073811                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421497096                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25254277                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1479179837                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              22590222                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                50064                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2984965831                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2444312747                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1573859992                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1713562770                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              42635967                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13757607                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             91258348                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               152362891                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               60                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2984965771                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        583911                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8922                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 54808103                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8920                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6268041097                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4889636791                       # The number of ROB writes
system.cpu0.timesIdled                       44962637                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2879                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.648631                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               18301589                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19542826                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1777193                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33189843                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            920902                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         929754                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8852                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36386457                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46627                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801577                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1371285                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29521017                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3656090                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405435                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16405062                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130086658                       # Number of instructions committed
system.cpu1.commit.committedOps             133888417                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    703392466                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.190347                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.879364                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    650155018     92.44%     92.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25946570      3.69%     96.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7994130      1.14%     97.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8600397      1.23%     98.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2415995      0.35%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       767502      0.11%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3595162      0.52%     99.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       261602      0.04%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3656090      0.52%    100.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    703392466                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457645                       # Number of function calls committed.
system.cpu1.commit.int_insts                125292293                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36893035                       # Number of loads committed
system.cpu1.commit.membars                    7603287                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603287      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77465028     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.01%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.01%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40694612     30.40%     93.94% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8125346      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.01%    100.01% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.01% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.01% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133888417                       # Class of committed instruction
system.cpu1.commit.refs                      48819970                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130086658                       # Number of Instructions Simulated
system.cpu1.committedOps                    133888417                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.438770                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.438770                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            627194177                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               421626                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17522516                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             156509767                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                19076162                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 49931694                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1373372                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1076642                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8788333                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36386457                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19400745                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    683632166                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               210800                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     157945149                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3558560                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051429                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          20952291                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19222491                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.223241                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         706363738                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.228986                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.675765                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               608918214     86.21%     86.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                56867404      8.06%     94.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24580091      3.48%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10595246      1.50%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3934189      0.56%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  614851      0.09%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  853428      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     155      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     160      0.01%    100.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           706363738                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1147548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1515453                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31745880                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.205406                       # Inst execution rate
system.cpu1.iew.exec_refs                    52459729                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12328068                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              529633022                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40476320                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802245                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1256308                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12676342                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          150279809                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             40131661                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1405804                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            145326971                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3160186                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4083381                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1373372                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11701717                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       116291                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1173147                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        33359                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2587                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4559                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3583285                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       749407                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2587                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       522950                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        992503                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 86536294                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143986217                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.840023                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 72692453                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.203511                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     144032173                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               180579850                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96936161                       # number of integer regfile writes
system.cpu1.ipc                              0.183866                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.183866                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603405      5.19%      5.19% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86226956     58.77%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.01%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.01%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            44325815     30.21%     94.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8576452      5.85%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.01%    100.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.01% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.01% # Type of FU issued
system.cpu1.iq.FU_type_0::total             146732775                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4493643                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030625                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 940478     20.93%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3122846     69.50%     90.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               430316      9.58%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.01%    100.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.01% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             143622998                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1004735300                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143986205                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        166673242                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 138874133                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                146732775                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405676                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16391391                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           412396                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           241                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7268085                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    706363738                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.207730                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.688108                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          619889007     87.76%     87.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           53677950      7.60%     95.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18518802      2.63%     97.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6106566      0.87%     98.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5469765      0.78%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1068987      0.16%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1155386      0.17%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             276988      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             200287      0.03%    100.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      706363738                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.207393                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23903909                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2164044                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40476320                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12676342                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    118                       # number of misc regfile reads
system.cpu1.numCycles                       707511286                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3610311635                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              567517180                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89338369                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25128459                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                22380941                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4283705                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                34374                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            192750839                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             154374366                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          103764642                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52793522                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              31710485                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1373372                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             62270740                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14426273                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       192750827                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27983                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               613                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52434260                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           613                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   850029465                       # The number of ROB reads
system.cpu1.rob.rob_writes                  303567352                       # The number of ROB writes
system.cpu1.timesIdled                          28599                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9186554                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18255870                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       301669                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       110118                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    133837032                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9760958                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    267662773                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9871076                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2158915460000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3740307                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5713357                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3355869                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              392                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            292                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5445506                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5445501                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3740307                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           147                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     27441678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27441678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    953546560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               953546560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              581                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9186644                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9186644    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9186644                       # Request fanout histogram
system.membus.respLayer1.occupancy        49611710500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         44015518503                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2158915460000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2158915460000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2158915460000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2158915460000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2158915460000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2158915460000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2158915460000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2158915460000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2158915460000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2158915460000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  6                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1249910833.333334                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   662508301.157302                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5.00001e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value    589142500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1914145500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2155165727500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3749732500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2158915460000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    376799926                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       376799926                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    376799926                       # number of overall hits
system.cpu0.icache.overall_hits::total      376799926                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     59193182                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      59193182                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     59193182                       # number of overall misses
system.cpu0.icache.overall_misses::total     59193182                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 798390111997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 798390111997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 798390111997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 798390111997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    435993108                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    435993108                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    435993108                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    435993108                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.135767                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.135767                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.135767                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.135767                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13487.872844                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13487.872844                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13487.872844                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13487.872844                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3122                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.771930                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     55389529                       # number of writebacks
system.cpu0.icache.writebacks::total         55389529                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3803617                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3803617                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3803617                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3803617                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     55389565                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     55389565                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     55389565                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     55389565                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 708370010499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 708370010499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 708370010499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 708370010499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127043                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127043                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127043                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127043                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12788.871162                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12788.871162                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12788.871162                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12788.871162                       # average overall mshr miss latency
system.cpu0.icache.replacements              55389529                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    376799926                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      376799926                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     59193182                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     59193182                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 798390111997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 798390111997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    435993108                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    435993108                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.135767                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.135767                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13487.872844                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13487.872844                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3803617                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3803617                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     55389565                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     55389565                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 708370010499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 708370010499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127043                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127043                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12788.871162                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12788.871162                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2158915460000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999972                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          432189195                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         55389531                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.802724                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999972                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        927375779                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       927375779                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2158915460000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    869997890                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       869997890                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    869997890                       # number of overall hits
system.cpu0.dcache.overall_hits::total      869997890                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    109494409                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     109494409                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    109494409                       # number of overall misses
system.cpu0.dcache.overall_misses::total    109494409                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 3101962805310                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3101962805310                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 3101962805310                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3101962805310                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    979492299                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    979492299                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    979492299                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    979492299                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.111787                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.111787                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.111787                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.111787                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28329.873952                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28329.873952                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28329.873952                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28329.873952                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     29045611                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2145889                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           439543                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          25812                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    66.081387                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    83.135325                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     74694451                       # number of writebacks
system.cpu0.dcache.writebacks::total         74694451                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     36259341                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     36259341                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     36259341                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     36259341                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     73235068                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     73235068                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     73235068                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     73235068                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1387235049711                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1387235049711                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1387235049711                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1387235049711                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074769                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074769                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074769                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074769                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18942.223823                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18942.223823                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18942.223823                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18942.223823                       # average overall mshr miss latency
system.cpu0.dcache.replacements              74694451                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    628969718                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      628969718                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     85740896                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     85740896                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1982632612000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1982632612000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    714710614                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    714710614                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.119966                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.119966                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23123.535029                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23123.535029                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     22275455                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     22275455                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     63465441                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     63465441                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1040891472000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1040891472000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.088799                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.088799                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16400.917659                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16400.917659                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    241028172                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     241028172                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     23753513                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     23753513                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1119330193310                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1119330193310                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264781685                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264781685                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.089710                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.089710                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47122.722156                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47122.722156                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     13983886                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     13983886                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9769627                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9769627                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 346343577711                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 346343577711                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036897                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036897                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35451.054346                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35451.054346                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3154                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3154                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2794                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2794                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    198703000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    198703000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.469738                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.469738                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 71117.752327                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 71117.752327                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2780                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2780                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       743500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       743500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002354                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002354                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 53107.142858                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53107.142858                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5747                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5747                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          155                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          155                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       619000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       619000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5902                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5902                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.026263                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026263                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  3993.548388                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3993.548388                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          154                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       465000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       465000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.026093                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.026093                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3019.480520                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3019.480520                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336132                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336132                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465730                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465730                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 133635922499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 133635922499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801862                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801862                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385530                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385530                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 91173.628499                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 91173.628499                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465730                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465730                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 132170192499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 132170192499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385530                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385530                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 90173.628499                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 90173.628499                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2158915460000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996112                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          947043192                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         74700488                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.677872                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996112                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999879                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999879                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2041312542                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2041312542                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2158915460000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            55140254                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            68979310                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               26146                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              492568                       # number of demand (read+write) hits
system.l2.demand_hits::total                124638278                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           55140254                       # number of overall hits
system.l2.overall_hits::.cpu0.data           68979310                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              26146                       # number of overall hits
system.l2.overall_hits::.cpu1.data             492568                       # number of overall hits
system.l2.overall_hits::total               124638278                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            249308                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5714835                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8081                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3214024                       # number of demand (read+write) misses
system.l2.demand_misses::total                9186248                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           249308                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5714835                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8081                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3214024                       # number of overall misses
system.l2.overall_misses::total               9186248                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  20745961000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 551509910500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    735979000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 342644783000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     915636633500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  20745961000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 551509910500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    735979000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 342644783000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    915636633500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        55389562                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        74694145                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           34227                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3706592                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            133824526                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       55389562                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       74694145                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          34227                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3706592                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           133824526                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.004501                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.076510                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.236101                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.867111                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068644                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.004501                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.076510                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.236101                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.867111                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068644                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83214.180853                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96504.957799                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91075.238214                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106609.279521                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99674.713061                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83214.180853                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96504.957799                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91075.238214                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106609.279521                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99674.713061                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5713357                       # number of writebacks
system.l2.writebacks::total                   5713357                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            153                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            225                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 439                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           153                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           225                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                439                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       249278                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5714682                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8050                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3213799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9185809                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       249278                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5714682                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8050                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3213799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9185809                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  18251827501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 494354248501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    653824000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 310495018500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 823754918502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  18251827501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 494354248501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    653824000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 310495018500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 823754918502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.004501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.076508                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.235195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.867050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068641                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.004501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.076508                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.235195                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.867050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.068641                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73218.765800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86505.994297                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81220.372671                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96613.079568                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89676.904724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73218.765800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86505.994297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81220.372671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96613.079568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89676.904724                       # average overall mshr miss latency
system.l2.replacements                       18934340                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     18148235                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         18148235                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     18148235                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     18148235                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    115381173                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        115381173                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    115381173                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    115381173                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            95                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 95                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1327500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1327500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          102                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              110                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.931373                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.863637                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 13973.684211                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13973.684211                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           95                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            95                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1917500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1917500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.931373                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.863637                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20184.210527                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20184.210527                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.650001                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.650001                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       266500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       266500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.650001                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.650001                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8005134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           281578                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8286712                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3224013                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2221488                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5445501                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 319059338000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 235221075000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  554280413000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11229147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2503066                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13732213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.287112                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.887507                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.396550                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98963.415471                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105884.467979                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101786.853588                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      3224013                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2221488                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5445501                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 286819208000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 213006195000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 499825403000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.287112                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.887507                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.396550                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88963.415471                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95884.467979                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91786.853588                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      55140254                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         26146                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           55166400                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       249308                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8081                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           257389                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  20745961000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    735979000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  21481940000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     55389562                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        34227                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       55423789                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.004501                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.236101                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004645                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83214.180853                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91075.238214                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83460.987067                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           30                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            61                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       249278                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8050                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       257328                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  18251827501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    653824000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  18905651501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.004501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.235195                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004643                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73218.765800                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81220.372671                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73469.080322                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     60974176                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       210990                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          61185166                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2490822                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       992536                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3483358                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 232450572500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 107423708000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 339874280500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     63464998                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1203526                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      64668524                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.039248                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.824691                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.053865                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93322.835795                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108231.548277                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97570.872848                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          153                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          225                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          378                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2490669                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       992311                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3482980                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 207535040501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  97488823500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 305023864001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.039245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.824504                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.053859                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 83325.018500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98244.223334                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87575.542783                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          134                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             147                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          136                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           149                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.985295                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.986578                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          134                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          147                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2648500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       261500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2910000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.985295                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.986578                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19764.925374                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20115.384616                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19795.918368                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2158915460000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999939                       # Cycle average of tags in use
system.l2.tags.total_refs                   267353374                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18934342                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.120025                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.699656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.362042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       29.950512                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.014505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.973226                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.432808                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.052532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.467977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.046457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2157768110                       # Number of tag accesses
system.l2.tags.data_accesses               2157768110                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2158915460000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      15953728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     365739648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        515200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     205683136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          587891712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     15953728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       515200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      16468928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    365654848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       365654848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         249277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5714682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8050                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3213799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9185808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5713357                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5713357                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7389696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        169408972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           238639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         95271511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             272308816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7389696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       238639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7628334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      169369693                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            169369693                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      169369693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7389696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       169408972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          238639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        95271511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            441678509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5497631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    249277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5459213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3150308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018359750751                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       336525                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       336525                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20878155                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5173496                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9185808                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5713357                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9185808                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5713357                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 318960                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                215726                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            420534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            423975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            534668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            897052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1161159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            604937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            542140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            534409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            598456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            492950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           486744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           434645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           459504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           434525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           416365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           424785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            289969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            290798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            354961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            343688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            404362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            414781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            389611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            402817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            389381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            367779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           341735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           307227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           315650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           307298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           283832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           293724                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 278504191250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                44334240000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            444757591250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31409.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50159.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3824903                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2908747                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 43.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                52.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9185808                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5713357                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5479686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2217144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  538283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  305069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  202048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   96174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   20102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  36965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  47392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 142560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 270045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 330630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 342560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 343433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 342473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 350986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 351213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 351873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 353577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 344881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 340147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 337310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 332357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 331141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 338418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  12303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  11663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  11893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  11301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7630800                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    120.475321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.633003                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   154.625375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5334550     69.91%     69.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1640417     21.50%     91.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       280347      3.68%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       113794      1.50%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        57889      0.76%     97.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        36123      0.48%     97.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        23759      0.32%     98.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17515      0.23%     98.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       126406      1.66%    100.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7630800                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       336525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.348209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    412.796685                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       336520    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::237568-245759            1      0.01%    100.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        336525                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       336525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.336418                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.317251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.821516                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           282614     83.99%     83.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             8460      2.52%     86.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            34014     10.11%     96.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9392      2.80%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1730      0.52%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              266      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               44      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.01%    100.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        336525                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              567478272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                20413440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               351847232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               587891712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            365654848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       262.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       162.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    272.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    169.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2158915370500                       # Total gap between requests
system.mem_ctrls.avgGap                     144901.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     15953728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    349389632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       515200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    201619712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    351847232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7389695.565012998879                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 161835717.272597610951                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 238638.339270589117                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 93389350.224950447679                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 162974066.617689609528                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       249277                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5714682                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8050                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3213799                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5713357                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   7952632750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 259148882750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    315940500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 177340135250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 51867202803000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31902.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45347.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39247.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55180.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9078235.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    46.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25361222880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13479794460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         26760534360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13606587720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     170422462080.115876                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     442012873170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     456802169760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1148445644430.926758                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        531.954894                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1181315703750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  72090720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 905509036250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          29122767660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          15479091540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         36548760360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        15090952140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     170422462080.115876                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     819387918480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     139012657920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1225064610180.926758                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        567.444457                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 351806469250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  72090720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1735018270750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20508704704.545456                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   98790643457.586319                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5.00001e+10           83     94.32%     94.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5.00001e+10-1.00001e+11            1      1.14%     95.46% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.00001e+11-1.50001e+11            1      1.14%     96.60% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.00001e+11-2.50001e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.50001e+11-5.00001e+11            1      1.14%     98.87% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.50001e+11-8.00001e+11            1      1.14%    100.01% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 774049781000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   354149446000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1804766014000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2158915460000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19360637                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19360637                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19360637                       # number of overall hits
system.cpu1.icache.overall_hits::total       19360637                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        40108                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         40108                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        40108                       # number of overall misses
system.cpu1.icache.overall_misses::total        40108                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1228083000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1228083000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1228083000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1228083000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19400745                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19400745                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19400745                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19400745                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002068                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002068                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002068                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002068                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 30619.402613                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 30619.402613                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 30619.402613                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 30619.402613                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          197                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    65.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        34195                       # number of writebacks
system.cpu1.icache.writebacks::total            34195                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5881                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5881                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5881                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5881                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        34227                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        34227                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        34227                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        34227                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1079798000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1079798000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1079798000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1079798000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001765                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001765                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001765                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001765                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 31548.134514                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 31548.134514                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 31548.134514                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 31548.134514                       # average overall mshr miss latency
system.cpu1.icache.replacements                 34195                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19360637                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19360637                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        40108                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        40108                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1228083000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1228083000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19400745                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19400745                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002068                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002068                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 30619.402613                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 30619.402613                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5881                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5881                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        34227                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        34227                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1079798000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1079798000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001765                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001765                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 31548.134514                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 31548.134514                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2158915460000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.205229                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18327877                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            34195                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           535.981197                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        393862000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.205229                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975164                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975164                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38835717                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38835717                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2158915460000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     36443344                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        36443344                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     36443344                       # number of overall hits
system.cpu1.dcache.overall_hits::total       36443344                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10183135                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10183135                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10183135                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10183135                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1062532081119                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1062532081119                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1062532081119                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1062532081119                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46626479                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46626479                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46626479                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46626479                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.218399                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.218399                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.218399                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.218399                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 104342.334765                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104342.334765                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 104342.334765                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104342.334765                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     11082020                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1175403                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           108193                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          17556                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   102.428254                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.951641                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3706623                       # number of writebacks
system.cpu1.dcache.writebacks::total          3706623                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7821542                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7821542                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7821542                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7821542                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2361593                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2361593                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2361593                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2361593                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 236921041121                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 236921041121                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 236921041121                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 236921041121                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050650                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050650                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050650                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050650                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100322.553938                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100322.553938                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100322.553938                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100322.553938                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3706623                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32402335                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32402335                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6099239                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6099239                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 509405002500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 509405002500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38501574                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38501574                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.158416                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.158416                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83519.436196                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83519.436196                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4895105                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4895105                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1204134                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1204134                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 112664538000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 112664538000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031275                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031275                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93564.784319                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93564.784319                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4041009                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4041009                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4083896                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4083896                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 553127078619                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 553127078619                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8124905                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8124905                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.502640                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.502640                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 135441.029502                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 135441.029502                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2926437                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2926437                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1157459                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1157459                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 124256503121                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 124256503121                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142459                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142459                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 107352.833337                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 107352.833337                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          168                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          168                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5233000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5233000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.352942                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.352942                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31148.809524                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31148.809524                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          168                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          168                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          308                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          308                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          145                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1031500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1031500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.320089                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.320089                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7113.793104                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7113.793104                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          145                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       886500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       886500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.320089                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.320089                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6113.793104                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6113.793104                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2450083                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2450083                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1351494                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1351494                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120370809500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120370809500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355509                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355509                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89064.997329                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89064.997329                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1351494                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1351494                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 119019315500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 119019315500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355509                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355509                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88064.997329                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88064.997329                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2158915460000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.633466                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           42605547                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3712945                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.474867                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        393873500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.633466                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926046                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926046                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104570943                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104570943                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2158915460000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         120093323                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     23861592                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    115676548                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13220983                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             407                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           299                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            706                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13743811                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13743811                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      55423791                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     64669533                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          149                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          149                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    166168654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    224089791                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       102649                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11126483                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             401487577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7089861760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   9560869568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4379008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    474445376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17129555712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        18947525                       # Total snoops (count)
system.tol2bus.snoopTraffic                 366461824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        152772330                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.067389                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.253552                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              142587406     93.34%     93.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10074806      6.60%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 110118      0.08%    100.01% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.01% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.01% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.01% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.01% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.01% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.01% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.01% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          152772330                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       267656172494                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      112053191342                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       83151411098                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5570233685                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          51371936                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               8739619582500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  91027                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703868                       # Number of bytes of host memory used
host_op_rate                                    91119                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 93195.79                       # Real time elapsed on the host
host_tick_rate                               70611600                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8483343270                       # Number of instructions simulated
sim_ops                                    8491951028                       # Number of ops (including micro ops) simulated
sim_seconds                                  6.580704                       # Number of seconds simulated
sim_ticks                                6580704122500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.379133                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              529637040                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           549534968                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         36927441                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        606719894                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            626129                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         636233                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           10104                       # Number of indirect misses.
system.cpu0.branchPred.lookups              608639119                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7567                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        502122                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         36910006                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 404325722                       # Number of branches committed
system.cpu0.commit.bw_lim_events            102690942                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1513604                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      578948016                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          3064929618                       # Number of instructions committed
system.cpu0.commit.committedOps            3065431818                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples  13035638657                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.235158                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.158415                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0  12267996026     94.11%     94.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    287166855      2.20%     96.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     66697305      0.51%     96.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     22053201      0.17%     96.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23350998      0.18%     97.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     22513327      0.17%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6    150977434      1.16%     98.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     92192569      0.71%     99.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8    102690942      0.79%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total  13035638657                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                1019465586                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1585943                       # Number of function calls committed.
system.cpu0.commit.int_insts               2539458925                       # Number of committed integer instructions.
system.cpu0.commit.loads                    834562888                       # Number of loads committed
system.cpu0.commit.membars                    1000680                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1001691      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1575314509     51.39%     51.42% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12553      0.00%     51.42% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1998      0.00%     51.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     398572308     13.00%     64.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      94738169      3.09%     67.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     31640385      1.03%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      31454769      1.03%     69.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     31640772      1.03%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      468316360     15.28%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1319121      0.04%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    366748650     11.96%     97.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     64669539      2.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       3065431818                       # Class of committed instruction
system.cpu0.commit.refs                     901053670                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 3064929618                       # Number of Instructions Simulated
system.cpu0.committedOps                   3065431818                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.289564                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.289564                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles          11859995476                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                17480                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           446965040                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3968408834                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               224766765                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                764234242                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              38918364                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                27150                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            243335639                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  608639119                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114443362                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                  12970938156                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               737641                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          179                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4633947742                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               77871598                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.046294                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         121376337                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         530263169                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.352466                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples       13131250486                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.352940                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.887296                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0             10239600918     77.98%     77.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              2188138994     16.66%     94.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                98659630      0.75%     95.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               448182938      3.41%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                29242678      0.22%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1494190      0.01%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               101430985      0.77%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                24486877      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13276      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total         13131250486                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads               1095383516                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               974085228                       # number of floating regfile writes
system.cpu0.idleCycles                       15961355                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            38665680                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               445790828                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.388073                       # Inst execution rate
system.cpu0.iew.exec_refs                  2789633802                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  67381479                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             5409023354                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            991888934                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            586085                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         33707874                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76401207                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         3634850410                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           2722252323                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         33559349                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           5102079688                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              49779757                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           3582479262                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              38918364                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           3680269604                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    195743519                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          996427                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          135                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      2262897                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    157326046                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9910425                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       2262897                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9945157                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      28720523                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               2837351568                       # num instructions consuming a value
system.cpu0.iew.wb_count                   3243531923                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.811931                       # average fanout of values written-back
system.cpu0.iew.wb_producers               2303732332                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.246709                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    3248781043                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              5357277989                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1762248553                       # number of integer regfile writes
system.cpu0.ipc                              0.233124                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.233124                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1004615      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1731007905     33.71%     33.73% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13377      0.00%     33.73% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1999      0.00%     33.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          402523119      7.84%     41.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                999      0.00%     41.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          103381424      2.01%     43.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          32468525      0.63%     44.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           31454769      0.61%     44.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          32374188      0.63%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead          1650324978     32.13%     77.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1331498      0.03%     77.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead     1084132264     21.11%     98.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      65619376      1.28%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            5135639036                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             2026164311                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         3780057613                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses   1039160647                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1408410352                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  633663255                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.123385                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               27427692      4.33%      4.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      4.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      4.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 2229      0.00%      4.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      4.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                77186      0.01%      4.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               62252      0.01%      4.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      4.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            149538403     23.60%     27.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               63479      0.01%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             332015461     52.40%     80.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                10455      0.00%     80.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead        124466089     19.64%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               9      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            3742133365                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       20274328018                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2204371276                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2798120589                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                3633118895                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               5135639036                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1731515                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      569418595                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         18193817                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        217911                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    540193434                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples  13131250486                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.391101                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.159690                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0        11232358702     85.54%     85.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          693134111      5.28%     90.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          336478446      2.56%     93.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          212530286      1.62%     95.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          356361145      2.71%     97.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          189057924      1.44%     99.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           52299593      0.40%     99.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           24816815      0.19%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           34213464      0.26%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total    13131250486                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.390626                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         39715143                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        25437806                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           991888934                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76401207                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads             1098727476                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             588047397                       # number of misc regfile writes
system.cpu0.numCycles                     13147211841                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    14196518                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             9582597172                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           2595165491                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             583189828                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               341811495                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            1959263990                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             16735821                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           5383188941                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3783645530                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         3215463509                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                832791361                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8801034                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              38918364                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           2334675376                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               620298023                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1377755457                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      4005433484                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        456718                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             12533                       # count of serializing insts renamed
system.cpu0.rename.skidInsts               1542225394                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         12536                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                 16577211979                       # The number of ROB reads
system.cpu0.rob.rob_writes                 7384460543                       # The number of ROB writes
system.cpu0.timesIdled                         163232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2924                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.734505                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              528465787                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           563790020                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         36498294                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        604310674                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            585794                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         590760                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4966                       # Number of indirect misses.
system.cpu1.branchPred.lookups              606112788                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3622                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        493956                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         36490036                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 404155658                       # Number of branches committed
system.cpu1.commit.bw_lim_events            101072935                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1492620                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      571219323                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          3063277168                       # Number of instructions committed
system.cpu1.commit.committedOps            3063773787                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples  13047449655                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.234818                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.157818                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0  12281463818     94.13%     94.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    285878101      2.19%     96.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     66339568      0.51%     96.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     21837101      0.17%     97.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     23417396      0.18%     97.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     22304792      0.17%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6    150023385      1.15%     98.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     95112559      0.73%     99.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8    101072935      0.77%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total  13047449655                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                1017929717                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1506050                       # Number of function calls committed.
system.cpu1.commit.int_insts               2539149946                       # Number of committed integer instructions.
system.cpu1.commit.loads                    834517501                       # Number of loads committed
system.cpu1.commit.membars                     989083                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       989083      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu      1576070976     51.44%     51.47% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            958      0.00%     51.47% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     398364988     13.00%     64.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      93992830      3.07%     67.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     31268735      1.02%     68.57% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      31454400      1.03%     69.59% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     31268735      1.02%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      467728243     15.27%     85.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1054138      0.03%     85.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    367283214     11.99%     97.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     64296815      2.10%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       3063773787                       # Class of committed instruction
system.cpu1.commit.refs                     900362410                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 3063277168                       # Number of Instructions Simulated
system.cpu1.committedOps                   3063773787                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.291011                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.291011                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles          11891831839                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8270                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           446559282                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3955523919                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               219970737                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                747476743                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              38475085                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                16274                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            244044360                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  606112788                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                112645431                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                  12986538176                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               702210                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    4614057108                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               76966686                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.046111                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         116777245                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         529051581                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.351024                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples       13141798764                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.351143                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.883782                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0             10258126645     78.06%     78.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              2182978078     16.61%     94.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                98533968      0.75%     95.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               447706684      3.41%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                28907714      0.22%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1461948      0.01%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               100048093      0.76%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                24031914      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3720      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total         13141798764                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads               1092545712                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               972621279                       # number of floating regfile writes
system.cpu1.idleCycles                        2755990                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            38217673                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               445024498                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.386955                       # Inst execution rate
system.cpu1.iew.exec_refs                  2777035490                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  66718062                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             5460312690                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            989761928                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            572584                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         33350258                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            75582470                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         3625499182                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           2710317428                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         33133519                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           5086350179                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              50102118                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           3556312495                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              38475085                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           3654860445                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    194350647                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          976723                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          141                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      2241652                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    155244427                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      9737561                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       2241652                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      9795289                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      28422384                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               2837294358                       # num instructions consuming a value
system.cpu1.iew.wb_count                   3239199831                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.812677                       # average fanout of values written-back
system.cpu1.iew.wb_producers               2305803136                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.246429                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    3244367997                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              5342902057                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1760680694                       # number of integer regfile writes
system.cpu1.ipc                              0.233045                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.233045                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           991344      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1729561812     33.78%     33.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 961      0.00%     33.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     33.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          402253488      7.86%     41.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     41.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          102497909      2.00%     43.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          32084435      0.63%     44.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     44.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           31454400      0.61%     44.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          31991191      0.62%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     45.53% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead          1642179740     32.08%     77.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1058653      0.02%     77.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead     1080176244     21.10%     98.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      65232849      1.27%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            5119483698                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             2013871905                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         3761484643                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses   1037324579                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1401436885                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  626052007                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.122288                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               27659976      4.42%      4.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 2355      0.00%      4.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                71380      0.01%      4.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               61952      0.01%      4.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            143901565     22.99%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               59214      0.01%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             330209989     52.74%     80.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  653      0.00%     80.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead        124084903     19.82%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              20      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            3730672456                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       20263351725                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   2201875252                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2788028319                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                3623801810                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               5119483698                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1697372                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      561725395                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         18018201                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        204752                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    533154934                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples  13141798764                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.389557                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.159498                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0        11253313342     85.63%     85.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          687310216      5.23%     90.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          336051075      2.56%     93.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          209257483      1.59%     95.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          354372918      2.70%     97.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          189060978      1.44%     99.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           52509105      0.40%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           24941485      0.19%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           34982162      0.27%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total    13141798764                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.389476                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         39155233                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        25085429                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           989761928                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           75582470                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads             1096179261                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             586349688                       # number of misc regfile writes
system.cpu1.numCycles                     13144554754                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    16725745                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             9614262790                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           2594283775                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             585929335                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               336174818                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            1958229601                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             16486412                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           5367552780                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3772699075                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         3206660768                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                817450699                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6434878                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              38475085                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           2334910381                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               612376993                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1370919763                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      3996633017                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        524991                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11551                       # count of serializing insts renamed
system.cpu1.rename.skidInsts               1549504101                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11567                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                 16581266714                       # The number of ROB reads
system.cpu1.rob.rob_writes                 7364421021                       # The number of ROB writes
system.cpu1.timesIdled                          33140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    441241792                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     868886994                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     32693427                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops     12346013                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    490455595                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    356226607                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    991177128                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      368572620                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 6580704122500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          434825120                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     11763528                       # Transaction distribution
system.membus.trans_dist::CleanEvict        415882324                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           503907                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5081                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5907033                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5896857                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     434825121                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   1309608971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1309608971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  28959072320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             28959072320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           437842                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         441241142                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               441241142    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           441241142                       # Request fanout histogram
system.membus.respLayer1.occupancy       2342981647494                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        1073633018078                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   6580704122500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 6580704122500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 6580704122500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 6580704122500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6580704122500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   6580704122500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 6580704122500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 6580704122500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 6580704122500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6580704122500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1766                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          883                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8039298.414496                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   9945733.275041                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          883    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     24990500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            883                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   6573605422000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   7098700500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 6580704122500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    114279789                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       114279789                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    114279789                       # number of overall hits
system.cpu0.icache.overall_hits::total      114279789                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       163573                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        163573                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       163573                       # number of overall misses
system.cpu0.icache.overall_misses::total       163573                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  11791249997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  11791249997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  11791249997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  11791249997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114443362                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114443362                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114443362                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114443362                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001429                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001429                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001429                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001429                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 72085.551998                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72085.551998                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 72085.551998                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72085.551998                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2284                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.296296                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       150054                       # number of writebacks
system.cpu0.icache.writebacks::total           150054                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        13515                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        13515                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        13515                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        13515                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       150058                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       150058                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       150058                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       150058                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  10832339499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  10832339499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  10832339499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  10832339499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001311                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001311                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001311                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001311                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 72187.684089                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72187.684089                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 72187.684089                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72187.684089                       # average overall mshr miss latency
system.cpu0.icache.replacements                150054                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    114279789                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      114279789                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       163573                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       163573                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  11791249997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  11791249997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114443362                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114443362                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001429                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001429                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 72085.551998                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72085.551998                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        13515                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        13515                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       150058                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       150058                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  10832339499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  10832339499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001311                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001311                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 72187.684089                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72187.684089                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 6580704122500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           32.000000                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          114430141                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           150090                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           762.410161                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    32.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        229036782                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       229036782                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 6580704122500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    442448623                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       442448623                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    442448623                       # number of overall hits
system.cpu0.dcache.overall_hits::total      442448623                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    520734210                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     520734210                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    520734210                       # number of overall misses
system.cpu0.dcache.overall_misses::total    520734210                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 40588324829098                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 40588324829098                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 40588324829098                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 40588324829098                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    963182833                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    963182833                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    963182833                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    963182833                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.540639                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.540639                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.540639                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.540639                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77944.417804                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77944.417804                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77944.417804                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77944.417804                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   9445624619                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2390734                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        198463856                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          47893                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.593677                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    49.918234                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    247909517                       # number of writebacks
system.cpu0.dcache.writebacks::total        247909517                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    272563559                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    272563559                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    272563559                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    272563559                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    248170651                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    248170651                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    248170651                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    248170651                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 22913163510876                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 22913163510876                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 22913163510876                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 22913163510876                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.257657                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.257657                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.257657                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.257657                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 92328.256458                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92328.256458                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 92328.256458                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92328.256458                       # average overall mshr miss latency
system.cpu0.dcache.replacements             247909336                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    403011769                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      403011769                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    494189271                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    494189271                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 38305058159000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 38305058159000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    897201040                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    897201040                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.550812                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.550812                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 77510.906057                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77510.906057                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    250159477                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    250159477                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    244029794                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    244029794                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 22601216477000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 22601216477000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.271990                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.271990                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 92616.627284                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92616.627284                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     39436854                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      39436854                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     26544939                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     26544939                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 2283266670098                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 2283266670098                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     65981793                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     65981793                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.402307                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.402307                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 86015.140969                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86015.140969                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     22404082                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     22404082                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4140857                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4140857                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 311947033876                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 311947033876                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.062758                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.062758                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 75333.930603                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 75333.930603                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5771                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5771                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1744                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1744                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     61197000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     61197000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.232069                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.232069                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 35090.022936                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 35090.022936                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1557                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1557                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          187                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          187                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1008000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1008000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.024884                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.024884                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  5390.374332                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5390.374332                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4517                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4517                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2306                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2306                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     10516500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10516500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6823                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6823                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.337974                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.337974                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4560.494363                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4560.494363                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2305                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2305                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8211500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8211500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.337828                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.337828                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3562.472885                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3562.472885                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5677                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5677                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       496445                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       496445                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  19856083500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  19856083500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       502122                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       502122                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.988694                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.988694                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 39996.542417                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 39996.542417                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       496444                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       496444                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  19359638500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  19359638500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.988692                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.988692                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 38996.620968                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 38996.620968                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6580704122500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.980059                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          691267267                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        248414943                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.782712                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.980059                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999377                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999377                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2175813497                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2175813497                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 6580704122500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               23640                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            26149024                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               10857                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            25996703                       # number of demand (read+write) hits
system.l2.demand_hits::total                 52180224                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              23640                       # number of overall hits
system.l2.overall_hits::.cpu0.data           26149024                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              10857                       # number of overall hits
system.l2.overall_hits::.cpu1.data           25996703                       # number of overall hits
system.l2.overall_hits::total                52180224                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            126419                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         221756882                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             24581                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         220685270                       # number of demand (read+write) misses
system.l2.demand_misses::total              442593152                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           126419                       # number of overall misses
system.l2.overall_misses::.cpu0.data        221756882                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            24581                       # number of overall misses
system.l2.overall_misses::.cpu1.data        220685270                       # number of overall misses
system.l2.overall_misses::total             442593152                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10327097000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 22124370434993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2066946500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 22042880990991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     44179645469484                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10327097000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 22124370434993                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2066946500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 22042880990991                       # number of overall miss cycles
system.l2.overall_miss_latency::total    44179645469484                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          150059                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       247905906                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35438                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       246681973                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            494773376                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         150059                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      247905906                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35438                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      246681973                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           494773376                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.842462                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.894520                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.693634                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.894615                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.894537                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.842462                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.894520                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.693634                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.894615                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.894537                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81689.437505                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99768.585468                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84087.160815                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99883.789213                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99819.993305                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81689.437505                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99768.585468                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84087.160815                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99883.789213                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99819.993305                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            11763528                       # number of writebacks
system.l2.writebacks::total                  11763528                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            754                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         932627                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            478                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         933092                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1866951                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           754                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        932627                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           478                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        933092                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1866951                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       125665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    220824255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        24103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    219752178                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         440726201                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       125665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    220824255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        24103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    219752178                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        440726201                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9019045500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 19865365268918                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1808100503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 19794423640400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 39670616055321                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9019045500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 19865365268918                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1808100503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 19794423640400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 39670616055321                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.837437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.890758                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.680146                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.890832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.890764                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.837437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.890758                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.680146                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.890832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.890764                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71770.544702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89960.069237                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75015.579098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90076.120385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90011.930231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71770.544702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89960.069237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75015.579098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90076.120385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90011.930231                       # average overall mshr miss latency
system.l2.replacements                      795972034                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17161359                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17161359                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     17161359                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17161359                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    450912309                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        450912309                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    450912309                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    450912309                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data           60546                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           60161                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               120707                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         37895                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         39146                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              77041                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    341644000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    354903000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    696547000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        98441                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        99307                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           197748                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.384951                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.394192                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.389592                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9015.542948                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9066.137025                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9041.250763                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          253                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          338                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             591                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        37642                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        38808                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         76450                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    759076358                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    786734329                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1545810687                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.382381                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.390788                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.386603                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20165.675522                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20272.478072                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20219.891262                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            62                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           118                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                180                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          149                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              170                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           83                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          267                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            350                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.253012                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.558052                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.485714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          149                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          170                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       421000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2997000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3418000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.253012                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.558052                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.485714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20047.619048                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20114.093960                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20105.882353                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1219406                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          1199071                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2418477                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2964962                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2936059                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5901021                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 301499707500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 301723412500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  603223120000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4184368                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4135130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8319498                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.708581                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.710028                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.709300                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101687.545237                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102764.764775                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102223.516913                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data           66                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data           19                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               85                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2964896                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2936040                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5900936                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 271847641500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 272362316500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 544209958000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.708565                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.710024                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.709290                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91688.761258                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92765.192743                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92224.345087                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         23640                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         10857                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              34497                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       126419                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        24581                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           151000                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10327097000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2066946500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12394043500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       150059                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35438                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         185497                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.842462                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.693634                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.814029                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81689.437505                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84087.160815                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82079.758278                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          754                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          478                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1232                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       125665                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        24103                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       149768                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9019045500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1808100503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10827146003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.837437                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.680146                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.807388                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71770.544702                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75015.579098                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72292.786196                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24929618                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     24797632                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          49727250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    218791920                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    217749211                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       436541131                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 21822870727493                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 21741157578491                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 43564028305984                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    243721538                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    242546843                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     486268381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.897713                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.897761                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.897737                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99742.580656                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99844.943082                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99793.639619                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       932561                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       933073                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1865634                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    217859359                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    216816138                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    434675497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 19593517627418                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 19522061323900                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 39115578951318                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.893886                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.893914                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.893900                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89936.543086                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90039.706011                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89988.000753                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6580704122500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   961123407                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 795972098                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.207484                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.872585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.038790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       18.089187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       17.993906                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.435509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.282644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.281155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                8500333234                       # Number of tag accesses
system.l2.tags.data_accesses               8500333234                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6580704122500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8042560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data   14132614208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1542592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data   14064007168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        28206206528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8042560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1542592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9585152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    752865792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       752865792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         125665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      220822097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          24103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      219750112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           440721977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     11763528                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           11763528                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1222143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2147583898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           234411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2137158411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4286198863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1222143                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       234411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1456554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      114405051                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            114405051                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      114405051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1222143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2147583898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          234411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2137158411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4400603914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8492084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    125666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 219130385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     24103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 218037780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002065332250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       530215                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       530215                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           736322551                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7995843                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   440721978                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   11763528                       # Number of write requests accepted
system.mem_ctrls.readBursts                 440721978                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 11763528                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                3404044                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               3271444                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          20980892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          21622170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          52674666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          39631166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          42058995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          37132918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          29317450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          25219662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          28249370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          18609154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         19301392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         18880377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         22451351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         25350819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         19495877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         16341675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            504470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            501491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            461608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            590098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            538985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            547610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            504408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            504839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            662113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            506162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           644713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           507841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           504428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           504501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           504441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           504377                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 13204572455762                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               2186589670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            21404283718262                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30194.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48944.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                237337615                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7701331                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             440721978                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             11763528                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                33006488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                65219378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                97875215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3               110662132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                71396585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                39690098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                15640987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 3826946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 323304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 442448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 504686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 531746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 540351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 544135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 548311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 549519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 551944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 550538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 546193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 543944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 544346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 544739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 540674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 546679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  34838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    200771072                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    142.111314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.729592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   172.242893                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127    122045520     60.79%     60.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     51985097     25.89%     86.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     12314076      6.13%     92.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      4855965      2.42%     95.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      2556585      1.27%     96.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1564021      0.78%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1078033      0.54%     97.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       836107      0.42%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      3535668      1.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    200771072                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       530215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     824.793584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    231.713552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1784.640710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       415534     78.37%     78.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047        61874     11.67%     90.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071        21621      4.08%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095        11596      2.19%     96.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119         6391      1.21%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143         2796      0.53%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167         2219      0.42%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191         1339      0.25%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215          897      0.17%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239          919      0.17%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263          908      0.17%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287          940      0.18%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311          705      0.13%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335          650      0.12%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359          492      0.09%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383          439      0.08%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407          278      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431          117      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455          100      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479          106      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503          127      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527           71      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551           57      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575           30      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        530215                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       530215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.016305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.015384                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.179176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           525321     99.08%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1600      0.30%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2883      0.54%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              370      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               36      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        530215                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            27988347776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               217858816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               543493440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             28206206592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            752865792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4253.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        82.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4286.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    114.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    33.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  6580704188500                       # Total gap between requests
system.mem_ctrls.avgGap                      14543.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8042624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data  14024344640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1542592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data  13954417920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    543493440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1222152.500748600578                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2131131316.487782001495                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 234411.389918860456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2120505292.479057073593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 82588949.431983828545                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       125666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    220822097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        24103                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    219750112                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     11763528                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3824826000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 10712934094754                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    807918500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 10686716879008                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 163859687962500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30436.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48513.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33519.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48631.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13929468.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    54.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         639572390100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         339940783380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1204375307100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        22647366720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     519475288800.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     2949547274940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      43161098880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       5718719509920                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        869.013316                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  83109658750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 219744200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 6277850263750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         793933063980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         421985434860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1918074734520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21681316980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     519475288800.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     2963867704710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      31101789600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6670119333450                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1013.587484                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  47477685000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 219744200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 6313482237500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2384                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1193                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7063991.198659                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9299122.102930                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1193    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     67873500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1193                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   6572276781000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8427341500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 6580704122500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    112607621                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       112607621                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    112607621                       # number of overall hits
system.cpu1.icache.overall_hits::total      112607621                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37810                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37810                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37810                       # number of overall misses
system.cpu1.icache.overall_misses::total        37810                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2416323000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2416323000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2416323000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2416323000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    112645431                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    112645431                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    112645431                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    112645431                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000336                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000336                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000336                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000336                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 63906.982280                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63906.982280                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 63906.982280                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63906.982280                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          458                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    50.888889                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35438                       # number of writebacks
system.cpu1.icache.writebacks::total            35438                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2372                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2372                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2372                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2372                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35438                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35438                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35438                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35438                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2243773000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2243773000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2243773000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2243773000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000315                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000315                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000315                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000315                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 63315.452339                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63315.452339                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 63315.452339                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63315.452339                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35438                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    112607621                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      112607621                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37810                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37810                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2416323000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2416323000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    112645431                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    112645431                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000336                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000336                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 63906.982280                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63906.982280                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2372                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2372                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35438                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35438                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2243773000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2243773000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000315                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000315                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 63315.452339                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63315.452339                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 6580704122500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          113710046                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35470                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3205.809022                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        225326300                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       225326300                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 6580704122500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    433378476                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       433378476                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    433378476                       # number of overall hits
system.cpu1.dcache.overall_hits::total      433378476                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    528198520                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     528198520                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    528198520                       # number of overall misses
system.cpu1.dcache.overall_misses::total    528198520                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 40821929351175                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 40821929351175                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 40821929351175                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 40821929351175                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    961576996                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    961576996                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    961576996                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    961576996                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.549304                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.549304                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.549304                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.549304                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77285.202070                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77285.202070                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77285.202070                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77285.202070                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   9352744896                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2356478                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        197055979                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          47384                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    47.462376                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    49.731513                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    246670612                       # number of writebacks
system.cpu1.dcache.writebacks::total        246670612                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    281252161                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    281252161                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    281252161                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    281252161                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    246946359                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    246946359                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    246946359                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    246946359                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 22827125629512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 22827125629512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 22827125629512                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 22827125629512                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.256814                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.256814                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.256814                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.256814                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 92437.587345                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92437.587345                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 92437.587345                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92437.587345                       # average overall mshr miss latency
system.cpu1.dcache.replacements             246670392                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    394089969                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      394089969                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    502143394                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    502143394                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 38685569659500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 38685569659500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    896233363                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    896233363                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.560282                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.560282                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77040.881393                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77040.881393                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    259289409                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    259289409                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    242853985                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    242853985                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 22515748483000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 22515748483000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.270972                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.270972                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92713.111061                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92713.111061                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     39288507                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      39288507                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     26055126                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     26055126                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 2136359691675                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 2136359691675                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     65343633                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     65343633                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.398740                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.398740                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 81993.834598                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81993.834598                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     21962752                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     21962752                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4092374                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4092374                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 311377146512                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 311377146512                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.062629                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.062629                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 76087.167623                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 76087.167623                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6718                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6718                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1404                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1404                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     59577500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     59577500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.172864                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.172864                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42434.116809                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42434.116809                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1216                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1216                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          188                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          188                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       950500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       950500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.023147                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.023147                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5055.851064                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5055.851064                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4256                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4256                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2956                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2956                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     17349000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     17349000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7212                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7212                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.409872                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.409872                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5869.079838                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5869.079838                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2956                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2956                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     14393000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     14393000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.409872                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.409872                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4869.079838                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4869.079838                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3601                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3601                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       490355                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       490355                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  20027801998                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  20027801998                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       493956                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       493956                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.992710                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.992710                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 40843.474621                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 40843.474621                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            8                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            8                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       490347                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       490347                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19537446998                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19537446998                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.992694                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.992694                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 39844.124667                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 39844.124667                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6580704122500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.972039                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          680962783                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        247186021                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.754860                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.972039                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999126                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999126                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2171358565                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2171358565                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6580704122500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         487050023                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     28924887                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    477603174                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       784208506                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          620503                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         625764                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8736778                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8736778                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        185497                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    486864527                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       450171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    744642945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       106314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    740949142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            1486148572                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19207168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  31732150400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4536064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  31574532480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            63330426112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       797413126                       # Total snoops (count)
system.tol2bus.snoopTraffic                 817725056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       1292384626                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.322660                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.503536                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              895457613     69.29%     69.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1              379396373     29.36%     98.64% # Request fanout histogram
system.tol2bus.snoop_fanout::2               14988058      1.16%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::3                2542582      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         1292384626                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       990369792043                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      373400930300                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         225490192                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      371556787334                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          53442428                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
