
firmware.elf:     file format elf32-littlearm


Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	; (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	; (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	; (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	e000      	b.n	8000262 <__do_global_dtors_aux+0x12>
 8000260:	bf00      	nop
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	20000c10 	.word	0x20000c10
 800026c:	00000000 	.word	0x00000000
 8000270:	08018308 	.word	0x08018308

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	; (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	; (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	; (800028c <frame_dummy+0x18>)
 800027e:	e000      	b.n	8000282 <frame_dummy+0xe>
 8000280:	bf00      	nop
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	20000c14 	.word	0x20000c14
 800028c:	08018308 	.word	0x08018308

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_d2iz>:
 8000b3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b40:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b44:	d215      	bcs.n	8000b72 <__aeabi_d2iz+0x36>
 8000b46:	d511      	bpl.n	8000b6c <__aeabi_d2iz+0x30>
 8000b48:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b50:	d912      	bls.n	8000b78 <__aeabi_d2iz+0x3c>
 8000b52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b5e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b62:	fa23 f002 	lsr.w	r0, r3, r2
 8000b66:	bf18      	it	ne
 8000b68:	4240      	negne	r0, r0
 8000b6a:	4770      	bx	lr
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b76:	d105      	bne.n	8000b84 <__aeabi_d2iz+0x48>
 8000b78:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b7c:	bf08      	it	eq
 8000b7e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b82:	4770      	bx	lr
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <__aeabi_ldivmod>:
 8000b8c:	b97b      	cbnz	r3, 8000bae <__aeabi_ldivmod+0x22>
 8000b8e:	b972      	cbnz	r2, 8000bae <__aeabi_ldivmod+0x22>
 8000b90:	2900      	cmp	r1, #0
 8000b92:	bfbe      	ittt	lt
 8000b94:	2000      	movlt	r0, #0
 8000b96:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000b9a:	e006      	blt.n	8000baa <__aeabi_ldivmod+0x1e>
 8000b9c:	bf08      	it	eq
 8000b9e:	2800      	cmpeq	r0, #0
 8000ba0:	bf1c      	itt	ne
 8000ba2:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ba6:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000baa:	f000 ba03 	b.w	8000fb4 <__aeabi_idiv0>
 8000bae:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb6:	2900      	cmp	r1, #0
 8000bb8:	db09      	blt.n	8000bce <__aeabi_ldivmod+0x42>
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	db1a      	blt.n	8000bf4 <__aeabi_ldivmod+0x68>
 8000bbe:	f000 f883 	bl	8000cc8 <__udivmoddi4>
 8000bc2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bca:	b004      	add	sp, #16
 8000bcc:	4770      	bx	lr
 8000bce:	4240      	negs	r0, r0
 8000bd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	db1b      	blt.n	8000c10 <__aeabi_ldivmod+0x84>
 8000bd8:	f000 f876 	bl	8000cc8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4240      	negs	r0, r0
 8000be8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bec:	4252      	negs	r2, r2
 8000bee:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bf2:	4770      	bx	lr
 8000bf4:	4252      	negs	r2, r2
 8000bf6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bfa:	f000 f865 	bl	8000cc8 <__udivmoddi4>
 8000bfe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c06:	b004      	add	sp, #16
 8000c08:	4240      	negs	r0, r0
 8000c0a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c0e:	4770      	bx	lr
 8000c10:	4252      	negs	r2, r2
 8000c12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c16:	f000 f857 	bl	8000cc8 <__udivmoddi4>
 8000c1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c22:	b004      	add	sp, #16
 8000c24:	4252      	negs	r2, r2
 8000c26:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c2a:	4770      	bx	lr

08000c2c <__aeabi_uldivmod>:
 8000c2c:	b953      	cbnz	r3, 8000c44 <__aeabi_uldivmod+0x18>
 8000c2e:	b94a      	cbnz	r2, 8000c44 <__aeabi_uldivmod+0x18>
 8000c30:	2900      	cmp	r1, #0
 8000c32:	bf08      	it	eq
 8000c34:	2800      	cmpeq	r0, #0
 8000c36:	bf1c      	itt	ne
 8000c38:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c3c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c40:	f000 b9b8 	b.w	8000fb4 <__aeabi_idiv0>
 8000c44:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c48:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c4c:	f000 f83c 	bl	8000cc8 <__udivmoddi4>
 8000c50:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c58:	b004      	add	sp, #16
 8000c5a:	4770      	bx	lr

08000c5c <__aeabi_d2lz>:
 8000c5c:	b538      	push	{r3, r4, r5, lr}
 8000c5e:	2200      	movs	r2, #0
 8000c60:	2300      	movs	r3, #0
 8000c62:	4604      	mov	r4, r0
 8000c64:	460d      	mov	r5, r1
 8000c66:	f7ff ff41 	bl	8000aec <__aeabi_dcmplt>
 8000c6a:	b928      	cbnz	r0, 8000c78 <__aeabi_d2lz+0x1c>
 8000c6c:	4620      	mov	r0, r4
 8000c6e:	4629      	mov	r1, r5
 8000c70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c74:	f000 b80a 	b.w	8000c8c <__aeabi_d2ulz>
 8000c78:	4620      	mov	r0, r4
 8000c7a:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c7e:	f000 f805 	bl	8000c8c <__aeabi_d2ulz>
 8000c82:	4240      	negs	r0, r0
 8000c84:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c88:	bd38      	pop	{r3, r4, r5, pc}
 8000c8a:	bf00      	nop

08000c8c <__aeabi_d2ulz>:
 8000c8c:	b5d0      	push	{r4, r6, r7, lr}
 8000c8e:	2200      	movs	r2, #0
 8000c90:	4b0b      	ldr	r3, [pc, #44]	; (8000cc0 <__aeabi_d2ulz+0x34>)
 8000c92:	4606      	mov	r6, r0
 8000c94:	460f      	mov	r7, r1
 8000c96:	f7ff fcb7 	bl	8000608 <__aeabi_dmul>
 8000c9a:	f000 f98d 	bl	8000fb8 <__aeabi_d2uiz>
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	f7ff fc38 	bl	8000514 <__aeabi_ui2d>
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	4b07      	ldr	r3, [pc, #28]	; (8000cc4 <__aeabi_d2ulz+0x38>)
 8000ca8:	f7ff fcae 	bl	8000608 <__aeabi_dmul>
 8000cac:	4602      	mov	r2, r0
 8000cae:	460b      	mov	r3, r1
 8000cb0:	4630      	mov	r0, r6
 8000cb2:	4639      	mov	r1, r7
 8000cb4:	f7ff faf0 	bl	8000298 <__aeabi_dsub>
 8000cb8:	f000 f97e 	bl	8000fb8 <__aeabi_d2uiz>
 8000cbc:	4621      	mov	r1, r4
 8000cbe:	bdd0      	pop	{r4, r6, r7, pc}
 8000cc0:	3df00000 	.word	0x3df00000
 8000cc4:	41f00000 	.word	0x41f00000

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ccc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460f      	mov	r7, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d148      	bne.n	8000d68 <__udivmoddi4+0xa0>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4694      	mov	ip, r2
 8000cda:	d961      	bls.n	8000da0 <__udivmoddi4+0xd8>
 8000cdc:	fab2 f382 	clz	r3, r2
 8000ce0:	b143      	cbz	r3, 8000cf4 <__udivmoddi4+0x2c>
 8000ce2:	f1c3 0120 	rsb	r1, r3, #32
 8000ce6:	409f      	lsls	r7, r3
 8000ce8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cec:	409c      	lsls	r4, r3
 8000cee:	fa20 f101 	lsr.w	r1, r0, r1
 8000cf2:	430f      	orrs	r7, r1
 8000cf4:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000cf8:	fa1f fe8c 	uxth.w	lr, ip
 8000cfc:	0c22      	lsrs	r2, r4, #16
 8000cfe:	fbb7 f6f1 	udiv	r6, r7, r1
 8000d02:	fb01 7716 	mls	r7, r1, r6, r7
 8000d06:	fb06 f00e 	mul.w	r0, r6, lr
 8000d0a:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d0e:	4290      	cmp	r0, r2
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0x5c>
 8000d12:	eb1c 0202 	adds.w	r2, ip, r2
 8000d16:	f106 37ff 	add.w	r7, r6, #4294967295	; 0xffffffff
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x5a>
 8000d1c:	4290      	cmp	r0, r2
 8000d1e:	f200 8137 	bhi.w	8000f90 <__udivmoddi4+0x2c8>
 8000d22:	463e      	mov	r6, r7
 8000d24:	1a12      	subs	r2, r2, r0
 8000d26:	b2a4      	uxth	r4, r4
 8000d28:	fbb2 f0f1 	udiv	r0, r2, r1
 8000d2c:	fb01 2210 	mls	r2, r1, r0, r2
 8000d30:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d34:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d38:	45a6      	cmp	lr, r4
 8000d3a:	d908      	bls.n	8000d4e <__udivmoddi4+0x86>
 8000d3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d40:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d44:	d202      	bcs.n	8000d4c <__udivmoddi4+0x84>
 8000d46:	45a6      	cmp	lr, r4
 8000d48:	f200 811c 	bhi.w	8000f84 <__udivmoddi4+0x2bc>
 8000d4c:	4610      	mov	r0, r2
 8000d4e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d52:	eba4 040e 	sub.w	r4, r4, lr
 8000d56:	2600      	movs	r6, #0
 8000d58:	b11d      	cbz	r5, 8000d62 <__udivmoddi4+0x9a>
 8000d5a:	40dc      	lsrs	r4, r3
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	e9c5 4300 	strd	r4, r3, [r5]
 8000d62:	4631      	mov	r1, r6
 8000d64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d68:	428b      	cmp	r3, r1
 8000d6a:	d909      	bls.n	8000d80 <__udivmoddi4+0xb8>
 8000d6c:	2d00      	cmp	r5, #0
 8000d6e:	f000 80fd 	beq.w	8000f6c <__udivmoddi4+0x2a4>
 8000d72:	2600      	movs	r6, #0
 8000d74:	e9c5 0100 	strd	r0, r1, [r5]
 8000d78:	4630      	mov	r0, r6
 8000d7a:	4631      	mov	r1, r6
 8000d7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d80:	fab3 f683 	clz	r6, r3
 8000d84:	2e00      	cmp	r6, #0
 8000d86:	d14b      	bne.n	8000e20 <__udivmoddi4+0x158>
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	f0c0 80f2 	bcc.w	8000f72 <__udivmoddi4+0x2aa>
 8000d8e:	4282      	cmp	r2, r0
 8000d90:	f240 80ef 	bls.w	8000f72 <__udivmoddi4+0x2aa>
 8000d94:	4630      	mov	r0, r6
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e3      	beq.n	8000d62 <__udivmoddi4+0x9a>
 8000d9a:	e9c5 4700 	strd	r4, r7, [r5]
 8000d9e:	e7e0      	b.n	8000d62 <__udivmoddi4+0x9a>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xdc>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f382 	clz	r3, r2
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	f040 809d 	bne.w	8000ee8 <__udivmoddi4+0x220>
 8000dae:	1a89      	subs	r1, r1, r2
 8000db0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000db4:	b297      	uxth	r7, r2
 8000db6:	2601      	movs	r6, #1
 8000db8:	0c20      	lsrs	r0, r4, #16
 8000dba:	fbb1 f2fe 	udiv	r2, r1, lr
 8000dbe:	fb0e 1112 	mls	r1, lr, r2, r1
 8000dc2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dc6:	fb07 f002 	mul.w	r0, r7, r2
 8000dca:	4288      	cmp	r0, r1
 8000dcc:	d90f      	bls.n	8000dee <__udivmoddi4+0x126>
 8000dce:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd2:	f102 38ff 	add.w	r8, r2, #4294967295	; 0xffffffff
 8000dd6:	bf2c      	ite	cs
 8000dd8:	f04f 0901 	movcs.w	r9, #1
 8000ddc:	f04f 0900 	movcc.w	r9, #0
 8000de0:	4288      	cmp	r0, r1
 8000de2:	d903      	bls.n	8000dec <__udivmoddi4+0x124>
 8000de4:	f1b9 0f00 	cmp.w	r9, #0
 8000de8:	f000 80cf 	beq.w	8000f8a <__udivmoddi4+0x2c2>
 8000dec:	4642      	mov	r2, r8
 8000dee:	1a09      	subs	r1, r1, r0
 8000df0:	b2a4      	uxth	r4, r4
 8000df2:	fbb1 f0fe 	udiv	r0, r1, lr
 8000df6:	fb0e 1110 	mls	r1, lr, r0, r1
 8000dfa:	fb00 f707 	mul.w	r7, r0, r7
 8000dfe:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e02:	42a7      	cmp	r7, r4
 8000e04:	d908      	bls.n	8000e18 <__udivmoddi4+0x150>
 8000e06:	eb1c 0404 	adds.w	r4, ip, r4
 8000e0a:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e0e:	d202      	bcs.n	8000e16 <__udivmoddi4+0x14e>
 8000e10:	42a7      	cmp	r7, r4
 8000e12:	f200 80b4 	bhi.w	8000f7e <__udivmoddi4+0x2b6>
 8000e16:	4608      	mov	r0, r1
 8000e18:	1be4      	subs	r4, r4, r7
 8000e1a:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000e1e:	e79b      	b.n	8000d58 <__udivmoddi4+0x90>
 8000e20:	f1c6 0720 	rsb	r7, r6, #32
 8000e24:	40b3      	lsls	r3, r6
 8000e26:	fa01 f406 	lsl.w	r4, r1, r6
 8000e2a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e2e:	40f9      	lsrs	r1, r7
 8000e30:	40b2      	lsls	r2, r6
 8000e32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e36:	fa20 f307 	lsr.w	r3, r0, r7
 8000e3a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e3e:	431c      	orrs	r4, r3
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fa00 f306 	lsl.w	r3, r0, r6
 8000e48:	0c20      	lsrs	r0, r4, #16
 8000e4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e4e:	fb09 1118 	mls	r1, r9, r8, r1
 8000e52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e56:	fb08 f00e 	mul.w	r0, r8, lr
 8000e5a:	4288      	cmp	r0, r1
 8000e5c:	d90f      	bls.n	8000e7e <__udivmoddi4+0x1b6>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e66:	bf2c      	ite	cs
 8000e68:	f04f 0b01 	movcs.w	fp, #1
 8000e6c:	f04f 0b00 	movcc.w	fp, #0
 8000e70:	4288      	cmp	r0, r1
 8000e72:	d903      	bls.n	8000e7c <__udivmoddi4+0x1b4>
 8000e74:	f1bb 0f00 	cmp.w	fp, #0
 8000e78:	f000 808d 	beq.w	8000f96 <__udivmoddi4+0x2ce>
 8000e7c:	46d0      	mov	r8, sl
 8000e7e:	1a09      	subs	r1, r1, r0
 8000e80:	b2a4      	uxth	r4, r4
 8000e82:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e86:	fb09 1110 	mls	r1, r9, r0, r1
 8000e8a:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e8e:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d907      	bls.n	8000ea6 <__udivmoddi4+0x1de>
 8000e96:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9a:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000e9e:	d201      	bcs.n	8000ea4 <__udivmoddi4+0x1dc>
 8000ea0:	458e      	cmp	lr, r1
 8000ea2:	d87f      	bhi.n	8000fa4 <__udivmoddi4+0x2dc>
 8000ea4:	4620      	mov	r0, r4
 8000ea6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eaa:	eba1 010e 	sub.w	r1, r1, lr
 8000eae:	fba0 9802 	umull	r9, r8, r0, r2
 8000eb2:	4541      	cmp	r1, r8
 8000eb4:	464c      	mov	r4, r9
 8000eb6:	46c6      	mov	lr, r8
 8000eb8:	d302      	bcc.n	8000ec0 <__udivmoddi4+0x1f8>
 8000eba:	d106      	bne.n	8000eca <__udivmoddi4+0x202>
 8000ebc:	454b      	cmp	r3, r9
 8000ebe:	d204      	bcs.n	8000eca <__udivmoddi4+0x202>
 8000ec0:	3801      	subs	r0, #1
 8000ec2:	ebb9 0402 	subs.w	r4, r9, r2
 8000ec6:	eb68 0e0c 	sbc.w	lr, r8, ip
 8000eca:	2d00      	cmp	r5, #0
 8000ecc:	d070      	beq.n	8000fb0 <__udivmoddi4+0x2e8>
 8000ece:	1b1a      	subs	r2, r3, r4
 8000ed0:	eb61 010e 	sbc.w	r1, r1, lr
 8000ed4:	fa22 f306 	lsr.w	r3, r2, r6
 8000ed8:	fa01 f707 	lsl.w	r7, r1, r7
 8000edc:	40f1      	lsrs	r1, r6
 8000ede:	2600      	movs	r6, #0
 8000ee0:	431f      	orrs	r7, r3
 8000ee2:	e9c5 7100 	strd	r7, r1, [r5]
 8000ee6:	e73c      	b.n	8000d62 <__udivmoddi4+0x9a>
 8000ee8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000eec:	f1c3 0020 	rsb	r0, r3, #32
 8000ef0:	fa01 f203 	lsl.w	r2, r1, r3
 8000ef4:	fa21 f600 	lsr.w	r6, r1, r0
 8000ef8:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000efc:	fa24 f100 	lsr.w	r1, r4, r0
 8000f00:	fa1f f78c 	uxth.w	r7, ip
 8000f04:	409c      	lsls	r4, r3
 8000f06:	4311      	orrs	r1, r2
 8000f08:	fbb6 f0fe 	udiv	r0, r6, lr
 8000f0c:	0c0a      	lsrs	r2, r1, #16
 8000f0e:	fb0e 6610 	mls	r6, lr, r0, r6
 8000f12:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 8000f16:	fb00 f607 	mul.w	r6, r0, r7
 8000f1a:	4296      	cmp	r6, r2
 8000f1c:	d90e      	bls.n	8000f3c <__udivmoddi4+0x274>
 8000f1e:	eb1c 0202 	adds.w	r2, ip, r2
 8000f22:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f26:	bf2c      	ite	cs
 8000f28:	f04f 0901 	movcs.w	r9, #1
 8000f2c:	f04f 0900 	movcc.w	r9, #0
 8000f30:	4296      	cmp	r6, r2
 8000f32:	d902      	bls.n	8000f3a <__udivmoddi4+0x272>
 8000f34:	f1b9 0f00 	cmp.w	r9, #0
 8000f38:	d031      	beq.n	8000f9e <__udivmoddi4+0x2d6>
 8000f3a:	4640      	mov	r0, r8
 8000f3c:	1b92      	subs	r2, r2, r6
 8000f3e:	b289      	uxth	r1, r1
 8000f40:	fbb2 f6fe 	udiv	r6, r2, lr
 8000f44:	fb0e 2216 	mls	r2, lr, r6, r2
 8000f48:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000f4c:	fb06 f207 	mul.w	r2, r6, r7
 8000f50:	428a      	cmp	r2, r1
 8000f52:	d907      	bls.n	8000f64 <__udivmoddi4+0x29c>
 8000f54:	eb1c 0101 	adds.w	r1, ip, r1
 8000f58:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f5c:	d201      	bcs.n	8000f62 <__udivmoddi4+0x29a>
 8000f5e:	428a      	cmp	r2, r1
 8000f60:	d823      	bhi.n	8000faa <__udivmoddi4+0x2e2>
 8000f62:	4646      	mov	r6, r8
 8000f64:	1a89      	subs	r1, r1, r2
 8000f66:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f6a:	e725      	b.n	8000db8 <__udivmoddi4+0xf0>
 8000f6c:	462e      	mov	r6, r5
 8000f6e:	4628      	mov	r0, r5
 8000f70:	e6f7      	b.n	8000d62 <__udivmoddi4+0x9a>
 8000f72:	1a84      	subs	r4, r0, r2
 8000f74:	eb61 0303 	sbc.w	r3, r1, r3
 8000f78:	2001      	movs	r0, #1
 8000f7a:	461f      	mov	r7, r3
 8000f7c:	e70b      	b.n	8000d96 <__udivmoddi4+0xce>
 8000f7e:	4464      	add	r4, ip
 8000f80:	3802      	subs	r0, #2
 8000f82:	e749      	b.n	8000e18 <__udivmoddi4+0x150>
 8000f84:	4464      	add	r4, ip
 8000f86:	3802      	subs	r0, #2
 8000f88:	e6e1      	b.n	8000d4e <__udivmoddi4+0x86>
 8000f8a:	3a02      	subs	r2, #2
 8000f8c:	4461      	add	r1, ip
 8000f8e:	e72e      	b.n	8000dee <__udivmoddi4+0x126>
 8000f90:	3e02      	subs	r6, #2
 8000f92:	4462      	add	r2, ip
 8000f94:	e6c6      	b.n	8000d24 <__udivmoddi4+0x5c>
 8000f96:	f1a8 0802 	sub.w	r8, r8, #2
 8000f9a:	4461      	add	r1, ip
 8000f9c:	e76f      	b.n	8000e7e <__udivmoddi4+0x1b6>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	4462      	add	r2, ip
 8000fa2:	e7cb      	b.n	8000f3c <__udivmoddi4+0x274>
 8000fa4:	3802      	subs	r0, #2
 8000fa6:	4461      	add	r1, ip
 8000fa8:	e77d      	b.n	8000ea6 <__udivmoddi4+0x1de>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	e7d9      	b.n	8000f64 <__udivmoddi4+0x29c>
 8000fb0:	462e      	mov	r6, r5
 8000fb2:	e6d6      	b.n	8000d62 <__udivmoddi4+0x9a>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <__aeabi_d2uiz>:
 8000fb8:	004a      	lsls	r2, r1, #1
 8000fba:	d211      	bcs.n	8000fe0 <__aeabi_d2uiz+0x28>
 8000fbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000fc0:	d211      	bcs.n	8000fe6 <__aeabi_d2uiz+0x2e>
 8000fc2:	d50d      	bpl.n	8000fe0 <__aeabi_d2uiz+0x28>
 8000fc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000fc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000fcc:	d40e      	bmi.n	8000fec <__aeabi_d2uiz+0x34>
 8000fce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000fd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000fd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000fda:	fa23 f002 	lsr.w	r0, r3, r2
 8000fde:	4770      	bx	lr
 8000fe0:	f04f 0000 	mov.w	r0, #0
 8000fe4:	4770      	bx	lr
 8000fe6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000fea:	d102      	bne.n	8000ff2 <__aeabi_d2uiz+0x3a>
 8000fec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ff0:	4770      	bx	lr
 8000ff2:	f04f 0000 	mov.w	r0, #0
 8000ff6:	4770      	bx	lr

08000ff8 <memcpy>:
 8000ff8:	4684      	mov	ip, r0
 8000ffa:	ea41 0300 	orr.w	r3, r1, r0
 8000ffe:	f013 0303 	ands.w	r3, r3, #3
 8001002:	d149      	bne.n	8001098 <memcpy+0xa0>
 8001004:	3a40      	subs	r2, #64	; 0x40
 8001006:	d323      	bcc.n	8001050 <memcpy+0x58>
 8001008:	680b      	ldr	r3, [r1, #0]
 800100a:	6003      	str	r3, [r0, #0]
 800100c:	684b      	ldr	r3, [r1, #4]
 800100e:	6043      	str	r3, [r0, #4]
 8001010:	688b      	ldr	r3, [r1, #8]
 8001012:	6083      	str	r3, [r0, #8]
 8001014:	68cb      	ldr	r3, [r1, #12]
 8001016:	60c3      	str	r3, [r0, #12]
 8001018:	690b      	ldr	r3, [r1, #16]
 800101a:	6103      	str	r3, [r0, #16]
 800101c:	694b      	ldr	r3, [r1, #20]
 800101e:	6143      	str	r3, [r0, #20]
 8001020:	698b      	ldr	r3, [r1, #24]
 8001022:	6183      	str	r3, [r0, #24]
 8001024:	69cb      	ldr	r3, [r1, #28]
 8001026:	61c3      	str	r3, [r0, #28]
 8001028:	6a0b      	ldr	r3, [r1, #32]
 800102a:	6203      	str	r3, [r0, #32]
 800102c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800102e:	6243      	str	r3, [r0, #36]	; 0x24
 8001030:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8001032:	6283      	str	r3, [r0, #40]	; 0x28
 8001034:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8001036:	62c3      	str	r3, [r0, #44]	; 0x2c
 8001038:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800103a:	6303      	str	r3, [r0, #48]	; 0x30
 800103c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800103e:	6343      	str	r3, [r0, #52]	; 0x34
 8001040:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 8001042:	6383      	str	r3, [r0, #56]	; 0x38
 8001044:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8001046:	63c3      	str	r3, [r0, #60]	; 0x3c
 8001048:	3040      	adds	r0, #64	; 0x40
 800104a:	3140      	adds	r1, #64	; 0x40
 800104c:	3a40      	subs	r2, #64	; 0x40
 800104e:	d2db      	bcs.n	8001008 <memcpy+0x10>
 8001050:	3230      	adds	r2, #48	; 0x30
 8001052:	d30b      	bcc.n	800106c <memcpy+0x74>
 8001054:	680b      	ldr	r3, [r1, #0]
 8001056:	6003      	str	r3, [r0, #0]
 8001058:	684b      	ldr	r3, [r1, #4]
 800105a:	6043      	str	r3, [r0, #4]
 800105c:	688b      	ldr	r3, [r1, #8]
 800105e:	6083      	str	r3, [r0, #8]
 8001060:	68cb      	ldr	r3, [r1, #12]
 8001062:	60c3      	str	r3, [r0, #12]
 8001064:	3010      	adds	r0, #16
 8001066:	3110      	adds	r1, #16
 8001068:	3a10      	subs	r2, #16
 800106a:	d2f3      	bcs.n	8001054 <memcpy+0x5c>
 800106c:	320c      	adds	r2, #12
 800106e:	d305      	bcc.n	800107c <memcpy+0x84>
 8001070:	f851 3b04 	ldr.w	r3, [r1], #4
 8001074:	f840 3b04 	str.w	r3, [r0], #4
 8001078:	3a04      	subs	r2, #4
 800107a:	d2f9      	bcs.n	8001070 <memcpy+0x78>
 800107c:	3204      	adds	r2, #4
 800107e:	d008      	beq.n	8001092 <memcpy+0x9a>
 8001080:	07d2      	lsls	r2, r2, #31
 8001082:	bf1c      	itt	ne
 8001084:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8001088:	f800 3b01 	strbne.w	r3, [r0], #1
 800108c:	d301      	bcc.n	8001092 <memcpy+0x9a>
 800108e:	880b      	ldrh	r3, [r1, #0]
 8001090:	8003      	strh	r3, [r0, #0]
 8001092:	4660      	mov	r0, ip
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop
 8001098:	2a08      	cmp	r2, #8
 800109a:	d313      	bcc.n	80010c4 <memcpy+0xcc>
 800109c:	078b      	lsls	r3, r1, #30
 800109e:	d0b1      	beq.n	8001004 <memcpy+0xc>
 80010a0:	f010 0303 	ands.w	r3, r0, #3
 80010a4:	d0ae      	beq.n	8001004 <memcpy+0xc>
 80010a6:	f1c3 0304 	rsb	r3, r3, #4
 80010aa:	1ad2      	subs	r2, r2, r3
 80010ac:	07db      	lsls	r3, r3, #31
 80010ae:	bf1c      	itt	ne
 80010b0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80010b4:	f800 3b01 	strbne.w	r3, [r0], #1
 80010b8:	d3a4      	bcc.n	8001004 <memcpy+0xc>
 80010ba:	f831 3b02 	ldrh.w	r3, [r1], #2
 80010be:	f820 3b02 	strh.w	r3, [r0], #2
 80010c2:	e79f      	b.n	8001004 <memcpy+0xc>
 80010c4:	3a04      	subs	r2, #4
 80010c6:	d3d9      	bcc.n	800107c <memcpy+0x84>
 80010c8:	3a01      	subs	r2, #1
 80010ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80010ce:	f800 3b01 	strb.w	r3, [r0], #1
 80010d2:	d2f9      	bcs.n	80010c8 <memcpy+0xd0>
 80010d4:	780b      	ldrb	r3, [r1, #0]
 80010d6:	7003      	strb	r3, [r0, #0]
 80010d8:	784b      	ldrb	r3, [r1, #1]
 80010da:	7043      	strb	r3, [r0, #1]
 80010dc:	788b      	ldrb	r3, [r1, #2]
 80010de:	7083      	strb	r3, [r0, #2]
 80010e0:	4660      	mov	r0, ip
 80010e2:	4770      	bx	lr

080010e4 <strcmp>:
 80010e4:	ea80 0c01 	eor.w	ip, r0, r1
 80010e8:	f01c 0f03 	tst.w	ip, #3
 80010ec:	d137      	bne.n	800115e <strcmp+0x7a>
 80010ee:	f010 0c03 	ands.w	ip, r0, #3
 80010f2:	f020 0003 	bic.w	r0, r0, #3
 80010f6:	f021 0103 	bic.w	r1, r1, #3
 80010fa:	f850 2b04 	ldr.w	r2, [r0], #4
 80010fe:	bf08      	it	eq
 8001100:	f851 3b04 	ldreq.w	r3, [r1], #4
 8001104:	d00e      	beq.n	8001124 <strcmp+0x40>
 8001106:	f08c 0c03 	eor.w	ip, ip, #3
 800110a:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800110e:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8001112:	fa23 fc0c 	lsr.w	ip, r3, ip
 8001116:	f851 3b04 	ldr.w	r3, [r1], #4
 800111a:	ea42 020c 	orr.w	r2, r2, ip
 800111e:	ea43 030c 	orr.w	r3, r3, ip
 8001122:	bf00      	nop
 8001124:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 8001128:	429a      	cmp	r2, r3
 800112a:	bf01      	itttt	eq
 800112c:	ea2c 0c02 	biceq.w	ip, ip, r2
 8001130:	f01c 3f80 	tsteq.w	ip, #2155905152	; 0x80808080
 8001134:	f850 2b04 	ldreq.w	r2, [r0], #4
 8001138:	f851 3b04 	ldreq.w	r3, [r1], #4
 800113c:	d0f2      	beq.n	8001124 <strcmp+0x40>
 800113e:	ea4f 6002 	mov.w	r0, r2, lsl #24
 8001142:	ea4f 2212 	mov.w	r2, r2, lsr #8
 8001146:	2801      	cmp	r0, #1
 8001148:	bf28      	it	cs
 800114a:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
 800114e:	bf08      	it	eq
 8001150:	0a1b      	lsreq	r3, r3, #8
 8001152:	d0f4      	beq.n	800113e <strcmp+0x5a>
 8001154:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8001158:	0e00      	lsrs	r0, r0, #24
 800115a:	1ac0      	subs	r0, r0, r3
 800115c:	4770      	bx	lr
 800115e:	f010 0f03 	tst.w	r0, #3
 8001162:	d00a      	beq.n	800117a <strcmp+0x96>
 8001164:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001168:	f811 3b01 	ldrb.w	r3, [r1], #1
 800116c:	2a01      	cmp	r2, #1
 800116e:	bf28      	it	cs
 8001170:	429a      	cmpcs	r2, r3
 8001172:	d0f4      	beq.n	800115e <strcmp+0x7a>
 8001174:	eba2 0003 	sub.w	r0, r2, r3
 8001178:	4770      	bx	lr
 800117a:	f84d 5d04 	str.w	r5, [sp, #-4]!
 800117e:	f850 2b04 	ldr.w	r2, [r0], #4
 8001182:	f001 0503 	and.w	r5, r1, #3
 8001186:	f021 0103 	bic.w	r1, r1, #3
 800118a:	f851 3b04 	ldr.w	r3, [r1], #4
 800118e:	2d02      	cmp	r5, #2
 8001190:	d026      	beq.n	80011e0 <strcmp+0xfc>
 8001192:	d84d      	bhi.n	8001230 <strcmp+0x14c>
 8001194:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
 8001198:	ebb5 2f13 	cmp.w	r5, r3, lsr #8
 800119c:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 80011a0:	ea2c 0c02 	bic.w	ip, ip, r2
 80011a4:	d10d      	bne.n	80011c2 <strcmp+0xde>
 80011a6:	f01c 3c80 	ands.w	ip, ip, #2155905152	; 0x80808080
 80011aa:	bf08      	it	eq
 80011ac:	f851 3b04 	ldreq.w	r3, [r1], #4
 80011b0:	d10a      	bne.n	80011c8 <strcmp+0xe4>
 80011b2:	ea85 0502 	eor.w	r5, r5, r2
 80011b6:	ebb5 6f03 	cmp.w	r5, r3, lsl #24
 80011ba:	d10c      	bne.n	80011d6 <strcmp+0xf2>
 80011bc:	f850 2b04 	ldr.w	r2, [r0], #4
 80011c0:	e7e8      	b.n	8001194 <strcmp+0xb0>
 80011c2:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80011c6:	e05b      	b.n	8001280 <strcmp+0x19c>
 80011c8:	f03c 4c7f 	bics.w	ip, ip, #4278190080	; 0xff000000
 80011cc:	d154      	bne.n	8001278 <strcmp+0x194>
 80011ce:	780b      	ldrb	r3, [r1, #0]
 80011d0:	ea4f 6512 	mov.w	r5, r2, lsr #24
 80011d4:	e054      	b.n	8001280 <strcmp+0x19c>
 80011d6:	ea4f 6512 	mov.w	r5, r2, lsr #24
 80011da:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 80011de:	e04f      	b.n	8001280 <strcmp+0x19c>
 80011e0:	ea4f 4502 	mov.w	r5, r2, lsl #16
 80011e4:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 80011e8:	ea4f 4515 	mov.w	r5, r5, lsr #16
 80011ec:	ea2c 0c02 	bic.w	ip, ip, r2
 80011f0:	ebb5 4f13 	cmp.w	r5, r3, lsr #16
 80011f4:	d118      	bne.n	8001228 <strcmp+0x144>
 80011f6:	f01c 3c80 	ands.w	ip, ip, #2155905152	; 0x80808080
 80011fa:	bf08      	it	eq
 80011fc:	f851 3b04 	ldreq.w	r3, [r1], #4
 8001200:	d107      	bne.n	8001212 <strcmp+0x12e>
 8001202:	ea85 0502 	eor.w	r5, r5, r2
 8001206:	ebb5 4f03 	cmp.w	r5, r3, lsl #16
 800120a:	d109      	bne.n	8001220 <strcmp+0x13c>
 800120c:	f850 2b04 	ldr.w	r2, [r0], #4
 8001210:	e7e6      	b.n	80011e0 <strcmp+0xfc>
 8001212:	ea5f 4c0c 	movs.w	ip, ip, lsl #16
 8001216:	d12f      	bne.n	8001278 <strcmp+0x194>
 8001218:	880b      	ldrh	r3, [r1, #0]
 800121a:	ea4f 4512 	mov.w	r5, r2, lsr #16
 800121e:	e02f      	b.n	8001280 <strcmp+0x19c>
 8001220:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8001224:	ea4f 4512 	mov.w	r5, r2, lsr #16
 8001228:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800122c:	e028      	b.n	8001280 <strcmp+0x19c>
 800122e:	bf00      	nop
 8001230:	f002 05ff 	and.w	r5, r2, #255	; 0xff
 8001234:	ebb5 6f13 	cmp.w	r5, r3, lsr #24
 8001238:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 800123c:	ea2c 0c02 	bic.w	ip, ip, r2
 8001240:	d10d      	bne.n	800125e <strcmp+0x17a>
 8001242:	f01c 3c80 	ands.w	ip, ip, #2155905152	; 0x80808080
 8001246:	bf08      	it	eq
 8001248:	f851 3b04 	ldreq.w	r3, [r1], #4
 800124c:	d10a      	bne.n	8001264 <strcmp+0x180>
 800124e:	ea85 0502 	eor.w	r5, r5, r2
 8001252:	ebb5 2f03 	cmp.w	r5, r3, lsl #8
 8001256:	d10a      	bne.n	800126e <strcmp+0x18a>
 8001258:	f850 2b04 	ldr.w	r2, [r0], #4
 800125c:	e7e8      	b.n	8001230 <strcmp+0x14c>
 800125e:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8001262:	e00d      	b.n	8001280 <strcmp+0x19c>
 8001264:	f012 0fff 	tst.w	r2, #255	; 0xff
 8001268:	d006      	beq.n	8001278 <strcmp+0x194>
 800126a:	f851 3b04 	ldr.w	r3, [r1], #4
 800126e:	ea4f 2512 	mov.w	r5, r2, lsr #8
 8001272:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001276:	e003      	b.n	8001280 <strcmp+0x19c>
 8001278:	f04f 0000 	mov.w	r0, #0
 800127c:	bc20      	pop	{r5}
 800127e:	4770      	bx	lr
 8001280:	f005 02ff 	and.w	r2, r5, #255	; 0xff
 8001284:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8001288:	2801      	cmp	r0, #1
 800128a:	bf28      	it	cs
 800128c:	4290      	cmpcs	r0, r2
 800128e:	bf04      	itt	eq
 8001290:	0a2d      	lsreq	r5, r5, #8
 8001292:	0a1b      	lsreq	r3, r3, #8
 8001294:	d0f4      	beq.n	8001280 <strcmp+0x19c>
 8001296:	eba2 0000 	sub.w	r0, r2, r0
 800129a:	bc20      	pop	{r5}
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop

080012a0 <__aeabi_dcmpun>:
 80012a0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80012a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80012a8:	d102      	bne.n	80012b0 <__aeabi_dcmpun+0x10>
 80012aa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80012ae:	d10a      	bne.n	80012c6 <__aeabi_dcmpun+0x26>
 80012b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80012b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80012b8:	d102      	bne.n	80012c0 <__aeabi_dcmpun+0x20>
 80012ba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80012be:	d102      	bne.n	80012c6 <__aeabi_dcmpun+0x26>
 80012c0:	f04f 0000 	mov.w	r0, #0
 80012c4:	4770      	bx	lr
 80012c6:	f04f 0001 	mov.w	r0, #1
 80012ca:	4770      	bx	lr

080012cc <LibmodbusServer>:

	}
}

static void LibmodbusServer(void *argument)
{
 80012cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	uint8_t *query;
	modbus_t *ctx;
	int rc;
	modbus_mapping_t *mb_mapping;

	ctx = modbus_new_rtu("usb",115200,'N', 8, 1);
 80012d0:	2501      	movs	r5, #1
{
 80012d2:	b085      	sub	sp, #20
	ctx = modbus_new_rtu("usb",115200,'N', 8, 1);
 80012d4:	2308      	movs	r3, #8
 80012d6:	224e      	movs	r2, #78	; 0x4e
 80012d8:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80012dc:	9500      	str	r5, [sp, #0]
 80012de:	4830      	ldr	r0, [pc, #192]	; (80013a0 <LibmodbusServer+0xd4>)
 80012e0:	f002 f818 	bl	8003314 <modbus_new_rtu>
//	rt_kprintf("start 222 \r\n");
	modbus_set_slave(ctx, 1);
 80012e4:	4629      	mov	r1, r5
	ctx = modbus_new_rtu("usb",115200,'N', 8, 1);
 80012e6:	4604      	mov	r4, r0
	modbus_set_slave(ctx, 1);
 80012e8:	f001 fe56 	bl	8002f98 <modbus_set_slave>
	query = osal_malloc(MODBUS_RTU_MAX_ADU_LENGTH);
 80012ec:	f44f 7080 	mov.w	r0, #256	; 0x100
 80012f0:	f002 f860 	bl	80033b4 <osal_malloc>

	mb_mapping = modbus_mapping_new_start_address(0,10,
 80012f4:	2700      	movs	r7, #0
 80012f6:	230a      	movs	r3, #10
 80012f8:	463a      	mov	r2, r7
 80012fa:	4619      	mov	r1, r3
 80012fc:	9303      	str	r3, [sp, #12]
 80012fe:	9301      	str	r3, [sp, #4]
	query = osal_malloc(MODBUS_RTU_MAX_ADU_LENGTH);
 8001300:	4605      	mov	r5, r0
	mb_mapping = modbus_mapping_new_start_address(0,10,
 8001302:	9702      	str	r7, [sp, #8]
 8001304:	4638      	mov	r0, r7
 8001306:	9700      	str	r7, [sp, #0]
 8001308:	f001 fe56 	bl	8002fb8 <modbus_mapping_new_start_address>
 800130c:	4606      	mov	r6, r0
		0,10,
		0,10,
		0,10);

	memset(mb_mapping->tab_bits, 0, mb_mapping->nb_bits);
 800130e:	6802      	ldr	r2, [r0, #0]
 8001310:	4639      	mov	r1, r7
 8001312:	6a00      	ldr	r0, [r0, #32]
 8001314:	f011 f81c 	bl	8012350 <memset>
	memset(mb_mapping->tab_registers, 0x55, mb_mapping->nb_registers * 2);
 8001318:	69b2      	ldr	r2, [r6, #24]
 800131a:	2155      	movs	r1, #85	; 0x55
 800131c:	0052      	lsls	r2, r2, #1
 800131e:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8001320:	f011 f816 	bl	8012350 <memset>
	
	rc = modbus_connect(ctx);
 8001324:	4620      	mov	r0, r4
 8001326:	f001 fec7 	bl	80030b8 <modbus_connect>
	if(-1 == rc) {
 800132a:	3001      	adds	r0, #1
 800132c:	d031      	beq.n	8001392 <LibmodbusServer+0xc6>
 800132e:	f8df 9078 	ldr.w	r9, [pc, #120]	; 80013a8 <LibmodbusServer+0xdc>

		/*  */
		if (mb_mapping->tab_bits[0]) {
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);
		} else {
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);
 8001332:	4f1c      	ldr	r7, [pc, #112]	; (80013a4 <LibmodbusServer+0xd8>)
		if( -1 == rc && errno != EMBBADCRC ) {
 8001334:	f8df 8074 	ldr.w	r8, [pc, #116]	; 80013ac <LibmodbusServer+0xe0>
			rc = modbus_receive(ctx, query);
 8001338:	4629      	mov	r1, r5
 800133a:	4620      	mov	r0, r4
 800133c:	f001 fe34 	bl	8002fa8 <modbus_receive>
		}while(0 == rc);
 8001340:	4602      	mov	r2, r0
 8001342:	2800      	cmp	r0, #0
 8001344:	d0f8      	beq.n	8001338 <LibmodbusServer+0x6c>
		if( -1 == rc && errno != EMBBADCRC ) {
 8001346:	1c43      	adds	r3, r0, #1
 8001348:	d103      	bne.n	8001352 <LibmodbusServer+0x86>
 800134a:	f8d9 3000 	ldr.w	r3, [r9]
 800134e:	4543      	cmp	r3, r8
 8001350:	d1f2      	bne.n	8001338 <LibmodbusServer+0x6c>
		rc = modbus_reply(ctx, query, rc, mb_mapping);
 8001352:	4633      	mov	r3, r6
 8001354:	4629      	mov	r1, r5
 8001356:	4620      	mov	r0, r4
 8001358:	f001 fa52 	bl	8002800 <modbus_reply>
		if (mb_mapping->tab_bits[0]) {
 800135c:	6a33      	ldr	r3, [r6, #32]
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	b183      	cbz	r3, 8001384 <LibmodbusServer+0xb8>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);
 8001362:	2200      	movs	r2, #0
 8001364:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001368:	4638      	mov	r0, r7
 800136a:	f005 f95b 	bl	8006624 <HAL_GPIO_WritePin>
		}
#endif		
		vTaskDelay(100);
 800136e:	2064      	movs	r0, #100	; 0x64
 8001370:	f00d fc0e 	bl	800eb90 <vTaskDelay>
			rc = modbus_receive(ctx, query);
 8001374:	4629      	mov	r1, r5
 8001376:	4620      	mov	r0, r4
 8001378:	f001 fe16 	bl	8002fa8 <modbus_receive>
		}while(0 == rc);
 800137c:	4602      	mov	r2, r0
 800137e:	2800      	cmp	r0, #0
 8001380:	d0da      	beq.n	8001338 <LibmodbusServer+0x6c>
 8001382:	e7e0      	b.n	8001346 <LibmodbusServer+0x7a>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);
 8001384:	2201      	movs	r2, #1
 8001386:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800138a:	4638      	mov	r0, r7
 800138c:	f005 f94a 	bl	8006624 <HAL_GPIO_WritePin>
 8001390:	e7ed      	b.n	800136e <LibmodbusServer+0xa2>
		modbus_free(ctx);
 8001392:	4620      	mov	r0, r4
 8001394:	f001 fe98 	bl	80030c8 <modbus_free>
		vTaskDelete(NULL);
 8001398:	4638      	mov	r0, r7
 800139a:	f00d fb6b 	bl	800ea74 <vTaskDelete>
 800139e:	e7c6      	b.n	800132e <LibmodbusServer+0x62>
 80013a0:	08018320 	.word	0x08018320
 80013a4:	42020800 	.word	0x42020800
 80013a8:	200056c8 	.word	0x200056c8
 80013ac:	06b2425a 	.word	0x06b2425a

080013b0 <USBX_Core_Task>:
{
 80013b0:	b508      	push	{r3, lr}
		ux_system_tasks_run();			  //  Standalone 
 80013b2:	f010 fab3 	bl	801191c <_ux_system_tasks_run>
		vTaskDelay(pdMS_TO_TICKS(1));	  // 1~5ms 
 80013b6:	2001      	movs	r0, #1
 80013b8:	f00d fbea 	bl	800eb90 <vTaskDelay>
	while(1)
 80013bc:	e7f9      	b.n	80013b2 <USBX_Core_Task+0x2>
 80013be:	bf00      	nop

080013c0 <vApplicationStackOverflowHook>:
    while(1);
 80013c0:	e7fe      	b.n	80013c0 <vApplicationStackOverflowHook>
 80013c2:	bf00      	nop

080013c4 <MX_FREERTOS_Init>:
	modbus_close(ctx);
	modbus_free(ctx);
	vTaskDelete(NULL);
}

void MX_FREERTOS_Init(void) {
 80013c4:	b530      	push	{r4, r5, lr}
			rt_kprintf("USBX_CDC_Task failed! \r\n");
			Draw_String(0, 0, "USBX_CDC_Task failed!", 0x0000ff00, 0);
			Error_Handler();
		} 
#endif
		ret = xTaskCreate(
 80013c6:	2400      	movs	r4, #0
 80013c8:	2509      	movs	r5, #9
void MX_FREERTOS_Init(void) {
 80013ca:	b083      	sub	sp, #12
		ret = xTaskCreate(
 80013cc:	4623      	mov	r3, r4
 80013ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013d2:	e9cd 5400 	strd	r5, r4, [sp]
 80013d6:	4907      	ldr	r1, [pc, #28]	; (80013f4 <MX_FREERTOS_Init+0x30>)
 80013d8:	4807      	ldr	r0, [pc, #28]	; (80013f8 <MX_FREERTOS_Init+0x34>)
 80013da:	f00d fb15 	bl	800ea08 <xTaskCreate>
			configMAX_PRIORITIES - 1,
			NULL);

#if 1
	/* modbus */
		ret = xTaskCreate(
 80013de:	4623      	mov	r3, r4
 80013e0:	22c8      	movs	r2, #200	; 0xc8
 80013e2:	e9cd 5400 	strd	r5, r4, [sp]
 80013e6:	4905      	ldr	r1, [pc, #20]	; (80013fc <MX_FREERTOS_Init+0x38>)
 80013e8:	4805      	ldr	r0, [pc, #20]	; (8001400 <MX_FREERTOS_Init+0x3c>)
 80013ea:	f00d fb0d 	bl	800ea08 <xTaskCreate>
			NULL,
			configMAX_PRIORITIES - 1,
			NULL
		);
#endif
}
 80013ee:	b003      	add	sp, #12
 80013f0:	bd30      	pop	{r4, r5, pc}
 80013f2:	bf00      	nop
 80013f4:	08018324 	.word	0x08018324
 80013f8:	080013b1 	.word	0x080013b1
 80013fc:	08018334 	.word	0x08018334
 8001400:	080012cd 	.word	0x080012cd

08001404 <_ux_utility_interrupt_disable>:
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001404:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001408:	b672      	cpsid	i
    
    saved_flags = __get_PRIMASK();
    __disable_irq();
    
    return (ALIGN_TYPE)saved_flags;
}
 800140a:	4770      	bx	lr

0800140c <_ux_utility_interrupt_restore>:
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800140c:	f380 8810 	msr	PRIMASK, r0


VOID _ux_utility_interrupt_restore(ALIGN_TYPE saved_flags)
{
    __set_PRIMASK(saved_flags);
}
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop

08001414 <MX_USBX_Device_Init>:

  /* USER CODE END MX_USBX_Device_Init0 */

  pointer = memory_ptr;
  /* Initialize USBX Memory */
  if (ux_system_initialize(pointer, UX_DEVICE_APP_MEM_POOL_SIZE, UX_NULL, 0) != UX_SUCCESS)
 8001414:	2300      	movs	r3, #0
{
 8001416:	b570      	push	{r4, r5, r6, lr}
  if (ux_system_initialize(pointer, UX_DEVICE_APP_MEM_POOL_SIZE, UX_NULL, 0) != UX_SUCCESS)
 8001418:	f44f 4188 	mov.w	r1, #17408	; 0x4400
{
 800141c:	b08c      	sub	sp, #48	; 0x30
  if (ux_system_initialize(pointer, UX_DEVICE_APP_MEM_POOL_SIZE, UX_NULL, 0) != UX_SUCCESS)
 800141e:	461a      	mov	r2, r3
 8001420:	4822      	ldr	r0, [pc, #136]	; (80014ac <MX_USBX_Device_Init+0x98>)
 8001422:	f010 fa17 	bl	8011854 <_ux_system_initialize>
 8001426:	2800      	cmp	r0, #0
 8001428:	d13c      	bne.n	80014a4 <MX_USBX_Device_Init+0x90>
    return UX_ERROR;
    /* USER CODE END USBX_SYSTEM_INITIALIZE_ERORR */
  }

  /* Get Device Framework High Speed and get the length */
  device_framework_high_speed = USBD_Get_Device_Framework_Speed(USBD_HIGH_SPEED,
 800142a:	4604      	mov	r4, r0
 800142c:	a908      	add	r1, sp, #32
 800142e:	2001      	movs	r0, #1
 8001430:	f00f f8ae 	bl	8010590 <USBD_Get_Device_Framework_Speed>
                                                                &device_framework_hs_length);

  /* Get Device Framework Full Speed and get the length */
  device_framework_full_speed = USBD_Get_Device_Framework_Speed(USBD_FULL_SPEED,
 8001434:	a909      	add	r1, sp, #36	; 0x24
  device_framework_high_speed = USBD_Get_Device_Framework_Speed(USBD_HIGH_SPEED,
 8001436:	4606      	mov	r6, r0
  device_framework_full_speed = USBD_Get_Device_Framework_Speed(USBD_FULL_SPEED,
 8001438:	4620      	mov	r0, r4
 800143a:	f00f f8a9 	bl	8010590 <USBD_Get_Device_Framework_Speed>
 800143e:	4602      	mov	r2, r0
                                                                &device_framework_fs_length);

  /* Get String Framework and get the length */
  string_framework = USBD_Get_String_Framework(&string_framework_length);
 8001440:	a80a      	add	r0, sp, #40	; 0x28
  device_framework_full_speed = USBD_Get_Device_Framework_Speed(USBD_FULL_SPEED,
 8001442:	9207      	str	r2, [sp, #28]
  string_framework = USBD_Get_String_Framework(&string_framework_length);
 8001444:	f00f f8c6 	bl	80105d4 <USBD_Get_String_Framework>
 8001448:	4605      	mov	r5, r0

  /* Get Language Id Framework and get the length */
  language_id_framework = USBD_Get_Language_Id_Framework(&language_id_framework_length);
 800144a:	a80b      	add	r0, sp, #44	; 0x2c
 800144c:	f00f f956 	bl	80106fc <USBD_Get_Language_Id_Framework>
 8001450:	4601      	mov	r1, r0

  /* Install the device portion of USBX */
  if (ux_device_stack_initialize(device_framework_high_speed,
 8001452:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001454:	9404      	str	r4, [sp, #16]
 8001456:	9303      	str	r3, [sp, #12]
 8001458:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800145a:	9102      	str	r1, [sp, #8]
 800145c:	9301      	str	r3, [sp, #4]
 800145e:	4630      	mov	r0, r6
 8001460:	9a07      	ldr	r2, [sp, #28]
 8001462:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001464:	9908      	ldr	r1, [sp, #32]
 8001466:	9500      	str	r5, [sp, #0]
 8001468:	f00f ff2e 	bl	80112c8 <_ux_device_stack_initialize>
 800146c:	4604      	mov	r4, r0
 800146e:	b9c8      	cbnz	r0, 80014a4 <MX_USBX_Device_Init+0x90>
  }


  /* Initialize the cdc acm class parameters for the device */
  cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate   = USBD_CDC_ACM_Activate;
  cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate = USBD_CDC_ACM_Deactivate;
 8001470:	4a0f      	ldr	r2, [pc, #60]	; (80014b0 <MX_USBX_Device_Init+0x9c>)
  cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate   = USBD_CDC_ACM_Activate;
 8001472:	4d10      	ldr	r5, [pc, #64]	; (80014b4 <MX_USBX_Device_Init+0xa0>)
 8001474:	4910      	ldr	r1, [pc, #64]	; (80014b8 <MX_USBX_Device_Init+0xa4>)
  cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change    = USBD_CDC_ACM_ParameterChange;
 8001476:	4b11      	ldr	r3, [pc, #68]	; (80014bc <MX_USBX_Device_Init+0xa8>)
  cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate = USBD_CDC_ACM_Deactivate;
 8001478:	e9c5 1200 	strd	r1, r2, [r5]
  /* USER CODE BEGIN CDC_ACM_PARAMETER */

  /* USER CODE END CDC_ACM_PARAMETER */

  /* Get cdc acm configuration number */
  cdc_acm_configuration_number = USBD_Get_Configuration_Number(CLASS_TYPE_CDC_ACM, 0);
 800147c:	4601      	mov	r1, r0
 800147e:	2002      	movs	r0, #2
  cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change    = USBD_CDC_ACM_ParameterChange;
 8001480:	60ab      	str	r3, [r5, #8]
  cdc_acm_configuration_number = USBD_Get_Configuration_Number(CLASS_TYPE_CDC_ACM, 0);
 8001482:	f00f f961 	bl	8010748 <USBD_Get_Configuration_Number>
 8001486:	4603      	mov	r3, r0
 8001488:	4e0d      	ldr	r6, [pc, #52]	; (80014c0 <MX_USBX_Device_Init+0xac>)

  /* Find cdc acm interface number */
  cdc_acm_interface_number = USBD_Get_Interface_Number(CLASS_TYPE_CDC_ACM, 0);
 800148a:	4621      	mov	r1, r4
 800148c:	2002      	movs	r0, #2
  cdc_acm_configuration_number = USBD_Get_Configuration_Number(CLASS_TYPE_CDC_ACM, 0);
 800148e:	6033      	str	r3, [r6, #0]
  cdc_acm_interface_number = USBD_Get_Interface_Number(CLASS_TYPE_CDC_ACM, 0);
 8001490:	f00f f944 	bl	801071c <USBD_Get_Interface_Number>

  /* Initialize the device cdc acm class */
  if (ux_device_stack_class_register(_ux_system_slave_class_cdc_acm_name,
 8001494:	6832      	ldr	r2, [r6, #0]
  cdc_acm_interface_number = USBD_Get_Interface_Number(CLASS_TYPE_CDC_ACM, 0);
 8001496:	4603      	mov	r3, r0
  if (ux_device_stack_class_register(_ux_system_slave_class_cdc_acm_name,
 8001498:	490a      	ldr	r1, [pc, #40]	; (80014c4 <MX_USBX_Device_Init+0xb0>)
 800149a:	480b      	ldr	r0, [pc, #44]	; (80014c8 <MX_USBX_Device_Init+0xb4>)
 800149c:	9500      	str	r5, [sp, #0]
 800149e:	f00f fa8d 	bl	80109bc <_ux_device_stack_class_register>
 80014a2:	b100      	cbz	r0, 80014a6 <MX_USBX_Device_Init+0x92>
                                     cdc_acm_configuration_number,
                                     cdc_acm_interface_number,
                                     &cdc_acm_parameter) != UX_SUCCESS)
  {
    /* USER CODE BEGIN USBX_DEVICE_CDC_ACM_REGISTER_ERORR */
    return UX_ERROR;
 80014a4:	20ff      	movs	r0, #255	; 0xff
    /* USER CODE END USBX_DEVICE_CDC_ACM_REGISTER_ERORR */
  }

  return ret;
}
 80014a6:	b00c      	add	sp, #48	; 0x30
 80014a8:	bd70      	pop	{r4, r5, r6, pc}
 80014aa:	bf00      	nop
 80014ac:	20000c3c 	.word	0x20000c3c
 80014b0:	0800fc81 	.word	0x0800fc81
 80014b4:	20000c30 	.word	0x20000c30
 80014b8:	0800fc29 	.word	0x0800fc29
 80014bc:	0800fc8d 	.word	0x0800fc8d
 80014c0:	20000c2c 	.word	0x20000c2c
 80014c4:	0800fe19 	.word	0x0800fe19
 80014c8:	20000218 	.word	0x20000218

080014cc <MX_SPI2_Init>:
#include "draw.h"

SPI_HandleTypeDef hspi2;

void MX_SPI2_Init(void)
{
 80014cc:	b538      	push	{r3, r4, r5, lr}
  hspi2.Init.Mode = SPI_MODE_MASTER;
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80014ce:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80014d2:	2300      	movs	r3, #0
  hspi2.Instance = SPI2;
 80014d4:	4813      	ldr	r0, [pc, #76]	; (8001524 <MX_SPI2_Init+0x58>)
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80014d6:	2207      	movs	r2, #7
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80014d8:	f44f 0580 	mov.w	r5, #4194304	; 0x400000
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80014dc:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80014e0:	e9c0 3105 	strd	r3, r1, [r0, #20]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi2.Init.CRCPolynomial = 0x7;
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80014e4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80014e8:	e9c0 5301 	strd	r5, r3, [r0, #4]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014ec:	e9c0 2303 	strd	r2, r3, [r0, #12]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014f0:	e9c0 4307 	strd	r4, r3, [r0, #28]
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014f4:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80014f8:	e9c0 330e 	strd	r3, r3, [r0, #56]	; 0x38
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80014fc:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001500:	e9c0 3314 	strd	r3, r3, [r0, #80]	; 0x50
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8001504:	e9c0 3316 	strd	r3, r3, [r0, #88]	; 0x58
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8001508:	6603      	str	r3, [r0, #96]	; 0x60
  hspi2.Instance = SPI2;
 800150a:	4b07      	ldr	r3, [pc, #28]	; (8001528 <MX_SPI2_Init+0x5c>)
  hspi2.Init.CRCPolynomial = 0x7;
 800150c:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800150e:	6341      	str	r1, [r0, #52]	; 0x34
  hspi2.Instance = SPI2;
 8001510:	6003      	str	r3, [r0, #0]
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001512:	f00a fc79 	bl	800be08 <HAL_SPI_Init>
 8001516:	b900      	cbnz	r0, 800151a <MX_SPI2_Init+0x4e>
  {
    Error_Handler();
  }
}
 8001518:	bd38      	pop	{r3, r4, r5, pc}
 800151a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 800151e:	f000 bf25 	b.w	800236c <Error_Handler>
 8001522:	bf00      	nop
 8001524:	2000503c 	.word	0x2000503c
 8001528:	40003800 	.word	0x40003800

0800152c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800152c:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800152e:	2100      	movs	r1, #0
{
 8001530:	4604      	mov	r4, r0
 8001532:	b0cb      	sub	sp, #300	; 0x12c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001534:	f44f 7284 	mov.w	r2, #264	; 0x108
 8001538:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800153a:	e9cd 1103 	strd	r1, r1, [sp, #12]
 800153e:	e9cd 1105 	strd	r1, r1, [sp, #20]
 8001542:	9107      	str	r1, [sp, #28]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001544:	f010 ff04 	bl	8012350 <memset>
  if(spiHandle->Instance==SPI2)
 8001548:	4b28      	ldr	r3, [pc, #160]	; (80015ec <HAL_SPI_MspInit+0xc0>)
 800154a:	6822      	ldr	r2, [r4, #0]
 800154c:	429a      	cmp	r2, r3
 800154e:	d001      	beq.n	8001554 <HAL_SPI_MspInit+0x28>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001550:	b04b      	add	sp, #300	; 0x12c
 8001552:	bdf0      	pop	{r4, r5, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001554:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001558:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800155a:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 800155c:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001560:	f006 feee 	bl	8008340 <HAL_RCCEx_PeriphCLKConfig>
 8001564:	2800      	cmp	r0, #0
 8001566:	d13d      	bne.n	80015e4 <HAL_SPI_MspInit+0xb8>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001568:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 800156a:	2106      	movs	r1, #6
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156c:	2600      	movs	r6, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800156e:	2503      	movs	r5, #3
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001570:	2405      	movs	r4, #5
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001572:	4b1f      	ldr	r3, [pc, #124]	; (80015f0 <HAL_SPI_MspInit+0xc4>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001574:	481f      	ldr	r0, [pc, #124]	; (80015f4 <HAL_SPI_MspInit+0xc8>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001576:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800157a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800157e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 8001582:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8001586:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800158a:	9200      	str	r2, [sp, #0]
 800158c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800158e:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8001592:	f042 0204 	orr.w	r2, r2, #4
 8001596:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 800159a:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800159e:	f002 0204 	and.w	r2, r2, #4
 80015a2:	9201      	str	r2, [sp, #4]
 80015a4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015a6:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80015aa:	433a      	orrs	r2, r7
 80015ac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 80015b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80015b4:	9103      	str	r1, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015b6:	403b      	ands	r3, r7
 80015b8:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015ba:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015bc:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015be:	e9cd 7604 	strd	r7, r6, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015c2:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80015c4:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015c6:	f004 feeb 	bl	80063a0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80015ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ce:	480a      	ldr	r0, [pc, #40]	; (80015f8 <HAL_SPI_MspInit+0xcc>)
 80015d0:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015d2:	e9cd 6505 	strd	r6, r5, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d6:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80015d8:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80015da:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015dc:	f004 fee0 	bl	80063a0 <HAL_GPIO_Init>
}
 80015e0:	b04b      	add	sp, #300	; 0x12c
 80015e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 80015e4:	f000 fec2 	bl	800236c <Error_Handler>
 80015e8:	e7be      	b.n	8001568 <HAL_SPI_MspInit+0x3c>
 80015ea:	bf00      	nop
 80015ec:	40003800 	.word	0x40003800
 80015f0:	44020c00 	.word	0x44020c00
 80015f4:	42020800 	.word	0x42020800
 80015f8:	42020400 	.word	0x42020400

080015fc <bsp_lcd_init>:
  }
}


void bsp_lcd_init(void)
{
 80015fc:	b5f0      	push	{r4, r5, r6, r7, lr}
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015fe:	2400      	movs	r4, #0
{
 8001600:	b089      	sub	sp, #36	; 0x24
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001602:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8001606:	e9cd 4405 	strd	r4, r4, [sp, #20]

	__HAL_RCC_GPIOB_CLK_ENABLE();
 800160a:	4b20      	ldr	r3, [pc, #128]	; (800168c <bsp_lcd_init+0x90>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800160c:	9407      	str	r4, [sp, #28]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800160e:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
  __HAL_RCC_GPIOD_CLK_ENABLE();
	
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_4, GPIO_PIN_RESET);
 8001612:	4f1f      	ldr	r7, [pc, #124]	; (8001690 <bsp_lcd_init+0x94>)
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001614:	f042 0202 	orr.w	r2, r2, #2
 8001618:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 800161c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8001620:	4e1c      	ldr	r6, [pc, #112]	; (8001694 <bsp_lcd_init+0x98>)
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001622:	f002 0202 	and.w	r2, r2, #2
 8001626:	9201      	str	r2, [sp, #4]
 8001628:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800162a:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_4, GPIO_PIN_RESET);
 800162e:	4638      	mov	r0, r7
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001630:	f042 0208 	orr.w	r2, r2, #8
 8001634:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8001638:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_4, GPIO_PIN_RESET);
 800163c:	4622      	mov	r2, r4
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800163e:	f003 0308 	and.w	r3, r3, #8
 8001642:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_4, GPIO_PIN_RESET);
 8001644:	f44f 6101 	mov.w	r1, #2064	; 0x810
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001648:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_4, GPIO_PIN_RESET);
 800164a:	f004 ffeb 	bl	8006624 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 800164e:	4622      	mov	r2, r4
 8001650:	4630      	mov	r0, r6
 8001652:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8001656:	f004 ffe5 	bl	8006624 <HAL_GPIO_WritePin>
	
	/*Configure GPIO pins : PB11 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800165a:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_4;
 800165c:	f44f 6301 	mov.w	r3, #2064	; 0x810
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001660:	4638      	mov	r0, r7
 8001662:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_4;
 8001664:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001666:	e9cd 5404 	strd	r5, r4, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800166a:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800166c:	f004 fe98 	bl	80063a0 <HAL_GPIO_Init>
	
	/*Configure GPIO pins : PD11 PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001670:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001674:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);	
 8001676:	4630      	mov	r0, r6
 8001678:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800167a:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167c:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800167e:	9203      	str	r2, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001680:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);	
 8001682:	f004 fe8d 	bl	80063a0 <HAL_GPIO_Init>
  
  
}
 8001686:	b009      	add	sp, #36	; 0x24
 8001688:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800168a:	bf00      	nop
 800168c:	44020c00 	.word	0x44020c00
 8001690:	42020400 	.word	0x42020400
 8001694:	42020c00 	.word	0x42020c00

08001698 <bsp_led_init>:
#include "bsp_led.h"

//PC12
void bsp_led_init()
{
 8001698:	b570      	push	{r4, r5, r6, lr}
	GPIO_InitTypeDef GPIO_InitStruct = {0};	
 800169a:	2400      	movs	r4, #0
	__HAL_RCC_GPIOH_CLK_ENABLE();	
	__HAL_RCC_GPIOC_CLK_ENABLE();

	
	/*Configure GPIO pin : PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800169c:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016a0:	2601      	movs	r6, #1
{
 80016a2:	b088      	sub	sp, #32
	GPIO_InitTypeDef GPIO_InitStruct = {0};	
 80016a4:	e9cd 4405 	strd	r4, r4, [sp, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();	
 80016a8:	4b13      	ldr	r3, [pc, #76]	; (80016f8 <bsp_led_init+0x60>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};	
 80016aa:	9407      	str	r4, [sp, #28]
	__HAL_RCC_GPIOH_CLK_ENABLE();	
 80016ac:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016b0:	a903      	add	r1, sp, #12
	__HAL_RCC_GPIOH_CLK_ENABLE();	
 80016b2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80016b6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 80016ba:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016be:	480f      	ldr	r0, [pc, #60]	; (80016fc <bsp_led_init+0x64>)
	__HAL_RCC_GPIOH_CLK_ENABLE();	
 80016c0:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80016c4:	9201      	str	r2, [sp, #4]
 80016c6:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80016c8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80016cc:	f042 0204 	orr.w	r2, r2, #4
 80016d0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 80016d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016d8:	9604      	str	r6, [sp, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80016da:	f003 0304 	and.w	r3, r3, #4
 80016de:	9302      	str	r3, [sp, #8]
 80016e0:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80016e2:	9503      	str	r5, [sp, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016e4:	f004 fe5c 	bl	80063a0 <HAL_GPIO_Init>
	
	/*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);	
 80016e8:	4622      	mov	r2, r4
 80016ea:	4629      	mov	r1, r5
 80016ec:	4803      	ldr	r0, [pc, #12]	; (80016fc <bsp_led_init+0x64>)
 80016ee:	f004 ff99 	bl	8006624 <HAL_GPIO_WritePin>
}
 80016f2:	b008      	add	sp, #32
 80016f4:	bd70      	pop	{r4, r5, r6, pc}
 80016f6:	bf00      	nop
 80016f8:	44020c00 	.word	0x44020c00
 80016fc:	42020800 	.word	0x42020800

08001700 <UART_Rx_Start>:
/*******************************************************************************************/
//,FreeRTOS
/*******************************************************************************************/

int UART_Rx_Start(struct Dev_Mgmt *pDev, int baud, char parity, int data_bit, int stop_bit)
{
 8001700:	b538      	push	{r3, r4, r5, lr}
	PUART_Data pdata = pDev->priv_data;
 8001702:	6944      	ldr	r4, [r0, #20]
	if(!pdata->rxQueue) {
 8001704:	6865      	ldr	r5, [r4, #4]
 8001706:	b10d      	cbz	r5, 800170c <UART_Rx_Start+0xc>
		pdata->rxQueue = xQueueCreate(UART_RX_BUF_LEN, 1);
		pdata->txSemaphore = xSemaphoreCreateBinary();
		HAL_UARTEx_ReceiveToIdle_DMA(pdata->huart, pdata->rx_buf, UART_RX_BUF_LEN);
	}
	return 0;
}
 8001708:	2000      	movs	r0, #0
 800170a:	bd38      	pop	{r3, r4, r5, pc}
		pdata->rxQueue = xQueueCreate(UART_RX_BUF_LEN, 1);
 800170c:	462a      	mov	r2, r5
 800170e:	2101      	movs	r1, #1
 8001710:	20c8      	movs	r0, #200	; 0xc8
 8001712:	f002 f919 	bl	8003948 <xQueueGenericCreate>
 8001716:	4603      	mov	r3, r0
		pdata->txSemaphore = xSemaphoreCreateBinary();
 8001718:	4629      	mov	r1, r5
		pdata->rxQueue = xQueueCreate(UART_RX_BUF_LEN, 1);
 800171a:	6063      	str	r3, [r4, #4]
		pdata->txSemaphore = xSemaphoreCreateBinary();
 800171c:	2203      	movs	r2, #3
 800171e:	2001      	movs	r0, #1
 8001720:	f002 f912 	bl	8003948 <xQueueGenericCreate>
		HAL_UARTEx_ReceiveToIdle_DMA(pdata->huart, pdata->rx_buf, UART_RX_BUF_LEN);
 8001724:	4621      	mov	r1, r4
		pdata->txSemaphore = xSemaphoreCreateBinary();
 8001726:	60a0      	str	r0, [r4, #8]
		HAL_UARTEx_ReceiveToIdle_DMA(pdata->huart, pdata->rx_buf, UART_RX_BUF_LEN);
 8001728:	22c8      	movs	r2, #200	; 0xc8
 800172a:	f851 0b0c 	ldr.w	r0, [r1], #12
 800172e:	f00b ff7d 	bl	800d62c <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8001732:	2000      	movs	r0, #0
 8001734:	bd38      	pop	{r3, r4, r5, pc}
 8001736:	bf00      	nop

08001738 <UART_Send>:
int UART_Send(struct Dev_Mgmt *pDev, uint8_t *datas, uint32_t len, int timeout)
{
 8001738:	b538      	push	{r3, r4, r5, lr}
 800173a:	461c      	mov	r4, r3
	PUART_Data pdata = pDev->priv_data;
 800173c:	6945      	ldr	r5, [r0, #20]
	HAL_UART_Transmit_DMA(pdata->huart, datas, len);
 800173e:	b292      	uxth	r2, r2
 8001740:	6828      	ldr	r0, [r5, #0]
 8001742:	f00b f951 	bl	800c9e8 <HAL_UART_Transmit_DMA>
	
	if (pdTRUE == xSemaphoreTake(pdata->txSemaphore, timeout))
 8001746:	4621      	mov	r1, r4
 8001748:	68a8      	ldr	r0, [r5, #8]
 800174a:	f002 fb2d 	bl	8003da8 <xQueueSemaphoreTake>
		return 0;
	else
		return -1;
}
 800174e:	3801      	subs	r0, #1
 8001750:	bf18      	it	ne
 8001752:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8001756:	bd38      	pop	{r3, r4, r5, pc}

08001758 <UART_GetData>:
int UART_GetData(struct Dev_Mgmt *pDev, uint8_t *data, int timeout)
{
 8001758:	b508      	push	{r3, lr}
	PUART_Data pdata = pDev->priv_data;
		
	if (pdPASS == xQueueReceive(pdata->rxQueue, data, timeout))
 800175a:	6943      	ldr	r3, [r0, #20]
 800175c:	6858      	ldr	r0, [r3, #4]
 800175e:	f002 fa87 	bl	8003c70 <xQueueReceive>
		return 0;
	else
		return -1;

}
 8001762:	3801      	subs	r0, #1
 8001764:	bf18      	it	ne
 8001766:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800176a:	bd08      	pop	{r3, pc}

0800176c <UART_Flush>:
int UART_Flush(struct Dev_Mgmt *pDev)
{
 800176c:	b530      	push	{r4, r5, lr}
	PUART_Data pdata = pDev->priv_data;
		
	int cnt = 0;
 800176e:	2400      	movs	r4, #0
	PUART_Data pdata = pDev->priv_data;
 8001770:	6945      	ldr	r5, [r0, #20]
{
 8001772:	b083      	sub	sp, #12
 8001774:	e000      	b.n	8001778 <UART_Flush+0xc>
	
	while (1)
	{
		if (pdPASS != xQueueReceive(pdata->rxQueue, &data, 0))
			break;
		cnt++;
 8001776:	3401      	adds	r4, #1
		if (pdPASS != xQueueReceive(pdata->rxQueue, &data, 0))
 8001778:	2200      	movs	r2, #0
 800177a:	6868      	ldr	r0, [r5, #4]
 800177c:	f10d 0107 	add.w	r1, sp, #7
 8001780:	f002 fa76 	bl	8003c70 <xQueueReceive>
 8001784:	2801      	cmp	r0, #1
 8001786:	d0f6      	beq.n	8001776 <UART_Flush+0xa>
	}
	return cnt;
}
 8001788:	4620      	mov	r0, r4
 800178a:	b003      	add	sp, #12
 800178c:	bd30      	pop	{r4, r5, pc}
 800178e:	bf00      	nop

08001790 <MX_UART4_Init>:
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001790:	2300      	movs	r3, #0
  huart4.Init.BaudRate = 115200;
 8001792:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001796:	220c      	movs	r2, #12
{
 8001798:	b510      	push	{r4, lr}
  huart4.Instance = UART4;
 800179a:	481d      	ldr	r0, [pc, #116]	; (8001810 <MX_UART4_Init+0x80>)
 800179c:	4c1d      	ldr	r4, [pc, #116]	; (8001814 <MX_UART4_Init+0x84>)
  huart4.Init.BaudRate = 115200;
 800179e:	e9c0 1301 	strd	r1, r3, [r0, #4]
  huart4.Init.Parity = UART_PARITY_NONE;
 80017a2:	e9c0 3303 	strd	r3, r3, [r0, #12]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017a6:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017aa:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017ae:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
  huart4.Instance = UART4;
 80017b2:	6004      	str	r4, [r0, #0]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80017b4:	f00b fdf8 	bl	800d3a8 <HAL_UART_Init>
 80017b8:	b970      	cbnz	r0, 80017d8 <MX_UART4_Init+0x48>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017ba:	2100      	movs	r1, #0
 80017bc:	4814      	ldr	r0, [pc, #80]	; (8001810 <MX_UART4_Init+0x80>)
 80017be:	f00b fee1 	bl	800d584 <HAL_UARTEx_SetTxFifoThreshold>
 80017c2:	b988      	cbnz	r0, 80017e8 <MX_UART4_Init+0x58>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017c4:	2100      	movs	r1, #0
 80017c6:	4812      	ldr	r0, [pc, #72]	; (8001810 <MX_UART4_Init+0x80>)
 80017c8:	f00b ff06 	bl	800d5d8 <HAL_UARTEx_SetRxFifoThreshold>
 80017cc:	b9a0      	cbnz	r0, 80017f8 <MX_UART4_Init+0x68>
  if (HAL_UARTEx_EnableFifoMode(&huart4) != HAL_OK)
 80017ce:	4810      	ldr	r0, [pc, #64]	; (8001810 <MX_UART4_Init+0x80>)
 80017d0:	f00b feb4 	bl	800d53c <HAL_UARTEx_EnableFifoMode>
 80017d4:	b9b8      	cbnz	r0, 8001806 <MX_UART4_Init+0x76>
}
 80017d6:	bd10      	pop	{r4, pc}
    Error_Handler();
 80017d8:	f000 fdc8 	bl	800236c <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017dc:	2100      	movs	r1, #0
 80017de:	480c      	ldr	r0, [pc, #48]	; (8001810 <MX_UART4_Init+0x80>)
 80017e0:	f00b fed0 	bl	800d584 <HAL_UARTEx_SetTxFifoThreshold>
 80017e4:	2800      	cmp	r0, #0
 80017e6:	d0ed      	beq.n	80017c4 <MX_UART4_Init+0x34>
    Error_Handler();
 80017e8:	f000 fdc0 	bl	800236c <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017ec:	2100      	movs	r1, #0
 80017ee:	4808      	ldr	r0, [pc, #32]	; (8001810 <MX_UART4_Init+0x80>)
 80017f0:	f00b fef2 	bl	800d5d8 <HAL_UARTEx_SetRxFifoThreshold>
 80017f4:	2800      	cmp	r0, #0
 80017f6:	d0ea      	beq.n	80017ce <MX_UART4_Init+0x3e>
    Error_Handler();
 80017f8:	f000 fdb8 	bl	800236c <Error_Handler>
  if (HAL_UARTEx_EnableFifoMode(&huart4) != HAL_OK)
 80017fc:	4804      	ldr	r0, [pc, #16]	; (8001810 <MX_UART4_Init+0x80>)
 80017fe:	f00b fe9d 	bl	800d53c <HAL_UARTEx_EnableFifoMode>
 8001802:	2800      	cmp	r0, #0
 8001804:	d0e7      	beq.n	80017d6 <MX_UART4_Init+0x46>
}
 8001806:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 800180a:	f000 bdaf 	b.w	800236c <Error_Handler>
 800180e:	bf00      	nop
 8001810:	20005340 	.word	0x20005340
 8001814:	40004c00 	.word	0x40004c00

08001818 <MX_USART2_UART_Init>:
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001818:	2300      	movs	r3, #0
  huart2.Init.BaudRate = 115200;
 800181a:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  huart2.Init.Mode = UART_MODE_TX_RX;
 800181e:	220c      	movs	r2, #12
{
 8001820:	b510      	push	{r4, lr}
  huart2.Instance = USART2;
 8001822:	481d      	ldr	r0, [pc, #116]	; (8001898 <MX_USART2_UART_Init+0x80>)
 8001824:	4c1d      	ldr	r4, [pc, #116]	; (800189c <MX_USART2_UART_Init+0x84>)
  huart2.Init.BaudRate = 115200;
 8001826:	e9c0 1301 	strd	r1, r3, [r0, #4]
  huart2.Init.Parity = UART_PARITY_NONE;
 800182a:	e9c0 3303 	strd	r3, r3, [r0, #12]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800182e:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001832:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001836:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
  huart2.Instance = USART2;
 800183a:	6004      	str	r4, [r0, #0]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800183c:	f00b fdb4 	bl	800d3a8 <HAL_UART_Init>
 8001840:	b970      	cbnz	r0, 8001860 <MX_USART2_UART_Init+0x48>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001842:	2100      	movs	r1, #0
 8001844:	4814      	ldr	r0, [pc, #80]	; (8001898 <MX_USART2_UART_Init+0x80>)
 8001846:	f00b fe9d 	bl	800d584 <HAL_UARTEx_SetTxFifoThreshold>
 800184a:	b988      	cbnz	r0, 8001870 <MX_USART2_UART_Init+0x58>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800184c:	2100      	movs	r1, #0
 800184e:	4812      	ldr	r0, [pc, #72]	; (8001898 <MX_USART2_UART_Init+0x80>)
 8001850:	f00b fec2 	bl	800d5d8 <HAL_UARTEx_SetRxFifoThreshold>
 8001854:	b9a0      	cbnz	r0, 8001880 <MX_USART2_UART_Init+0x68>
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 8001856:	4810      	ldr	r0, [pc, #64]	; (8001898 <MX_USART2_UART_Init+0x80>)
 8001858:	f00b fe70 	bl	800d53c <HAL_UARTEx_EnableFifoMode>
 800185c:	b9b8      	cbnz	r0, 800188e <MX_USART2_UART_Init+0x76>
}
 800185e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001860:	f000 fd84 	bl	800236c <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001864:	2100      	movs	r1, #0
 8001866:	480c      	ldr	r0, [pc, #48]	; (8001898 <MX_USART2_UART_Init+0x80>)
 8001868:	f00b fe8c 	bl	800d584 <HAL_UARTEx_SetTxFifoThreshold>
 800186c:	2800      	cmp	r0, #0
 800186e:	d0ed      	beq.n	800184c <MX_USART2_UART_Init+0x34>
    Error_Handler();
 8001870:	f000 fd7c 	bl	800236c <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001874:	2100      	movs	r1, #0
 8001876:	4808      	ldr	r0, [pc, #32]	; (8001898 <MX_USART2_UART_Init+0x80>)
 8001878:	f00b feae 	bl	800d5d8 <HAL_UARTEx_SetRxFifoThreshold>
 800187c:	2800      	cmp	r0, #0
 800187e:	d0ea      	beq.n	8001856 <MX_USART2_UART_Init+0x3e>
    Error_Handler();
 8001880:	f000 fd74 	bl	800236c <Error_Handler>
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 8001884:	4804      	ldr	r0, [pc, #16]	; (8001898 <MX_USART2_UART_Init+0x80>)
 8001886:	f00b fe59 	bl	800d53c <HAL_UARTEx_EnableFifoMode>
 800188a:	2800      	cmp	r0, #0
 800188c:	d0e7      	beq.n	800185e <MX_USART2_UART_Init+0x46>
}
 800188e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8001892:	f000 bd6b 	b.w	800236c <Error_Handler>
 8001896:	bf00      	nop
 8001898:	200052ac 	.word	0x200052ac
 800189c:	40004400 	.word	0x40004400

080018a0 <HAL_UART_MspInit>:
{
 80018a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a2:	2100      	movs	r1, #0
{
 80018a4:	4604      	mov	r4, r0
 80018a6:	b0cd      	sub	sp, #308	; 0x134
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018a8:	f44f 7284 	mov.w	r2, #264	; 0x108
 80018ac:	a80a      	add	r0, sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ae:	e9cd 1105 	strd	r1, r1, [sp, #20]
 80018b2:	e9cd 1107 	strd	r1, r1, [sp, #28]
 80018b6:	9109      	str	r1, [sp, #36]	; 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018b8:	f010 fd4a 	bl	8012350 <memset>
  if(uartHandle->Instance==UART4)
 80018bc:	4a93      	ldr	r2, [pc, #588]	; (8001b0c <HAL_UART_MspInit+0x26c>)
 80018be:	6823      	ldr	r3, [r4, #0]
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d005      	beq.n	80018d0 <HAL_UART_MspInit+0x30>
  else if(uartHandle->Instance==USART2)
 80018c4:	4a92      	ldr	r2, [pc, #584]	; (8001b10 <HAL_UART_MspInit+0x270>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	f000 8084 	beq.w	80019d4 <HAL_UART_MspInit+0x134>
}
 80018cc:	b04d      	add	sp, #308	; 0x134
 80018ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80018d0:	2208      	movs	r2, #8
 80018d2:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018d4:	a80a      	add	r0, sp, #40	; 0x28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80018d6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018da:	f006 fd31 	bl	8008340 <HAL_RCCEx_PeriphCLKConfig>
 80018de:	2800      	cmp	r0, #0
 80018e0:	f040 8101 	bne.w	8001ae6 <HAL_UART_MspInit+0x246>
    __HAL_RCC_UART4_CLK_ENABLE();
 80018e4:	4b8b      	ldr	r3, [pc, #556]	; (8001b14 <HAL_UART_MspInit+0x274>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e6:	2600      	movs	r6, #0
    __HAL_RCC_UART4_CLK_ENABLE();
 80018e8:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80018ec:	2708      	movs	r7, #8
    __HAL_RCC_UART4_CLK_ENABLE();
 80018ee:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80018f2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 80018f6:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018fa:	4887      	ldr	r0, [pc, #540]	; (8001b18 <HAL_UART_MspInit+0x278>)
    __HAL_RCC_UART4_CLK_ENABLE();
 80018fc:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8001900:	9201      	str	r2, [sp, #4]
 8001902:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001904:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001908:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800190a:	f042 0201 	orr.w	r2, r2, #1
 800190e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8001912:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    handle_GPDMA1_Channel3.Instance = GPDMA1_Channel3;
 8001916:	4d81      	ldr	r5, [pc, #516]	; (8001b1c <HAL_UART_MspInit+0x27c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001918:	f003 0301 	and.w	r3, r3, #1
 800191c:	9302      	str	r3, [sp, #8]
 800191e:	9a02      	ldr	r2, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001920:	2303      	movs	r3, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001922:	2202      	movs	r2, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001924:	e9cd 6607 	strd	r6, r6, [sp, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001928:	e9cd 3205 	strd	r3, r2, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800192c:	9709      	str	r7, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800192e:	f004 fd37 	bl	80063a0 <HAL_GPIO_Init>
    handle_GPDMA1_Channel3.Instance = GPDMA1_Channel3;
 8001932:	4b7b      	ldr	r3, [pc, #492]	; (8001b20 <HAL_UART_MspInit+0x280>)
    handle_GPDMA1_Channel3.Init.Request = GPDMA1_REQUEST_UART4_TX;
 8001934:	221c      	movs	r2, #28
    handle_GPDMA1_Channel3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001936:	f44f 6180 	mov.w	r1, #1024	; 0x400
    handle_GPDMA1_Channel3.Instance = GPDMA1_Channel3;
 800193a:	602b      	str	r3, [r5, #0]
    handle_GPDMA1_Channel3.Init.SrcBurstLength = 1;
 800193c:	2301      	movs	r3, #1
    if (HAL_DMA_Init(&handle_GPDMA1_Channel3) != HAL_OK)
 800193e:	4628      	mov	r0, r5
    handle_GPDMA1_Channel3.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 8001940:	e9c5 6605 	strd	r6, r6, [r5, #20]
    handle_GPDMA1_Channel3.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 8001944:	e9c5 6607 	strd	r6, r6, [r5, #28]
    handle_GPDMA1_Channel3.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8001948:	e9c5 660b 	strd	r6, r6, [r5, #44]	; 0x2c
    handle_GPDMA1_Channel3.Init.DestBurstLength = 1;
 800194c:	e9c5 3309 	strd	r3, r3, [r5, #36]	; 0x24
    handle_GPDMA1_Channel3.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8001950:	60ae      	str	r6, [r5, #8]
    handle_GPDMA1_Channel3.Init.SrcInc = DMA_SINC_INCREMENTED;
 8001952:	612f      	str	r7, [r5, #16]
    handle_GPDMA1_Channel3.Init.Mode = DMA_NORMAL;
 8001954:	636e      	str	r6, [r5, #52]	; 0x34
    handle_GPDMA1_Channel3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001956:	60e9      	str	r1, [r5, #12]
    handle_GPDMA1_Channel3.Init.Request = GPDMA1_REQUEST_UART4_TX;
 8001958:	606a      	str	r2, [r5, #4]
    if (HAL_DMA_Init(&handle_GPDMA1_Channel3) != HAL_OK)
 800195a:	f004 f8b5 	bl	8005ac8 <HAL_DMA_Init>
 800195e:	2800      	cmp	r0, #0
 8001960:	f040 80be 	bne.w	8001ae0 <HAL_UART_MspInit+0x240>
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel3, DMA_CHANNEL_NPRIV) != HAL_OK)
 8001964:	2110      	movs	r1, #16
 8001966:	486d      	ldr	r0, [pc, #436]	; (8001b1c <HAL_UART_MspInit+0x27c>)
    __HAL_LINKDMA(uartHandle, hdmatx, handle_GPDMA1_Channel3);
 8001968:	67e5      	str	r5, [r4, #124]	; 0x7c
 800196a:	65ec      	str	r4, [r5, #92]	; 0x5c
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel3, DMA_CHANNEL_NPRIV) != HAL_OK)
 800196c:	f004 fc94 	bl	8006298 <HAL_DMA_ConfigChannelAttributes>
 8001970:	2800      	cmp	r0, #0
 8001972:	f040 80b2 	bne.w	8001ada <HAL_UART_MspInit+0x23a>
    handle_GPDMA1_Channel1.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8001976:	2300      	movs	r3, #0
    handle_GPDMA1_Channel1.Init.SrcBurstLength = 1;
 8001978:	2201      	movs	r2, #1
    handle_GPDMA1_Channel1.Init.Request = GPDMA1_REQUEST_UART4_RX;
 800197a:	201b      	movs	r0, #27
    handle_GPDMA1_Channel1.Init.DestInc = DMA_DINC_INCREMENTED;
 800197c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
    handle_GPDMA1_Channel1.Instance = GPDMA1_Channel1;
 8001980:	4d68      	ldr	r5, [pc, #416]	; (8001b24 <HAL_UART_MspInit+0x284>)
    handle_GPDMA1_Channel1.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8001982:	e9c5 0301 	strd	r0, r3, [r5, #4]
    handle_GPDMA1_Channel1.Init.SrcInc = DMA_SINC_FIXED;
 8001986:	e9c5 3303 	strd	r3, r3, [r5, #12]
    handle_GPDMA1_Channel1.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 800198a:	e9c5 3306 	strd	r3, r3, [r5, #24]
    handle_GPDMA1_Channel1.Init.SrcBurstLength = 1;
 800198e:	e9c5 3208 	strd	r3, r2, [r5, #32]
    handle_GPDMA1_Channel1.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8001992:	e9c5 230a 	strd	r2, r3, [r5, #40]	; 0x28
    handle_GPDMA1_Channel1.Init.Mode = DMA_NORMAL;
 8001996:	e9c5 330c 	strd	r3, r3, [r5, #48]	; 0x30
    handle_GPDMA1_Channel1.Instance = GPDMA1_Channel1;
 800199a:	4b63      	ldr	r3, [pc, #396]	; (8001b28 <HAL_UART_MspInit+0x288>)
    if (HAL_DMA_Init(&handle_GPDMA1_Channel1) != HAL_OK)
 800199c:	4628      	mov	r0, r5
    handle_GPDMA1_Channel1.Init.DestInc = DMA_DINC_INCREMENTED;
 800199e:	6169      	str	r1, [r5, #20]
    handle_GPDMA1_Channel1.Instance = GPDMA1_Channel1;
 80019a0:	602b      	str	r3, [r5, #0]
    if (HAL_DMA_Init(&handle_GPDMA1_Channel1) != HAL_OK)
 80019a2:	f004 f891 	bl	8005ac8 <HAL_DMA_Init>
 80019a6:	2800      	cmp	r0, #0
 80019a8:	f040 8094 	bne.w	8001ad4 <HAL_UART_MspInit+0x234>
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel1, DMA_CHANNEL_NPRIV) != HAL_OK)
 80019ac:	2110      	movs	r1, #16
 80019ae:	485d      	ldr	r0, [pc, #372]	; (8001b24 <HAL_UART_MspInit+0x284>)
    __HAL_LINKDMA(uartHandle, hdmarx, handle_GPDMA1_Channel1);
 80019b0:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
 80019b4:	65ec      	str	r4, [r5, #92]	; 0x5c
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel1, DMA_CHANNEL_NPRIV) != HAL_OK)
 80019b6:	f004 fc6f 	bl	8006298 <HAL_DMA_ConfigChannelAttributes>
 80019ba:	2800      	cmp	r0, #0
 80019bc:	f040 8087 	bne.w	8001ace <HAL_UART_MspInit+0x22e>
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 80019c0:	2200      	movs	r2, #0
 80019c2:	2105      	movs	r1, #5
 80019c4:	203d      	movs	r0, #61	; 0x3d
 80019c6:	f003 ffcf 	bl	8005968 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80019ca:	203d      	movs	r0, #61	; 0x3d
 80019cc:	f004 f80a 	bl	80059e4 <HAL_NVIC_EnableIRQ>
}
 80019d0:	b04d      	add	sp, #308	; 0x134
 80019d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80019d4:	2202      	movs	r2, #2
 80019d6:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019d8:	a80a      	add	r0, sp, #40	; 0x28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80019da:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019de:	f006 fcaf 	bl	8008340 <HAL_RCCEx_PeriphCLKConfig>
 80019e2:	2800      	cmp	r0, #0
 80019e4:	f040 8082 	bne.w	8001aec <HAL_UART_MspInit+0x24c>
    __HAL_RCC_USART2_CLK_ENABLE();
 80019e8:	4b4a      	ldr	r3, [pc, #296]	; (8001b14 <HAL_UART_MspInit+0x274>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019ea:	2107      	movs	r1, #7
    __HAL_RCC_USART2_CLK_ENABLE();
 80019ec:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f0:	2600      	movs	r6, #0
    __HAL_RCC_USART2_CLK_ENABLE();
 80019f2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80019f6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 80019fa:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019fe:	4846      	ldr	r0, [pc, #280]	; (8001b18 <HAL_UART_MspInit+0x278>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a00:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001a04:	9203      	str	r2, [sp, #12]
 8001a06:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a08:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
    handle_GPDMA1_Channel2.Instance = GPDMA1_Channel2;
 8001a0c:	4d47      	ldr	r5, [pc, #284]	; (8001b2c <HAL_UART_MspInit+0x28c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a0e:	f042 0201 	orr.w	r2, r2, #1
 8001a12:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8001a16:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a1a:	220c      	movs	r2, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a1c:	f003 0301 	and.w	r3, r3, #1
 8001a20:	9304      	str	r3, [sp, #16]
 8001a22:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a24:	2302      	movs	r3, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a26:	9109      	str	r1, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a28:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a2e:	e9cd 6607 	strd	r6, r6, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a32:	f004 fcb5 	bl	80063a0 <HAL_GPIO_Init>
    handle_GPDMA1_Channel2.Init.SrcBurstLength = 1;
 8001a36:	2301      	movs	r3, #1
    handle_GPDMA1_Channel2.Init.Request = GPDMA1_REQUEST_USART2_RX;
 8001a38:	2117      	movs	r1, #23
    handle_GPDMA1_Channel2.Init.DestInc = DMA_DINC_INCREMENTED;
 8001a3a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    handle_GPDMA1_Channel2.Init.DestBurstLength = 1;
 8001a3e:	e9c5 3309 	strd	r3, r3, [r5, #36]	; 0x24
    handle_GPDMA1_Channel2.Instance = GPDMA1_Channel2;
 8001a42:	4b3b      	ldr	r3, [pc, #236]	; (8001b30 <HAL_UART_MspInit+0x290>)
    if (HAL_DMA_Init(&handle_GPDMA1_Channel2) != HAL_OK)
 8001a44:	4628      	mov	r0, r5
    handle_GPDMA1_Channel2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a46:	e9c5 6602 	strd	r6, r6, [r5, #8]
    handle_GPDMA1_Channel2.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 8001a4a:	e9c5 6606 	strd	r6, r6, [r5, #24]
    handle_GPDMA1_Channel2.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8001a4e:	e9c5 660b 	strd	r6, r6, [r5, #44]	; 0x2c
    handle_GPDMA1_Channel2.Init.SrcInc = DMA_SINC_FIXED;
 8001a52:	612e      	str	r6, [r5, #16]
    handle_GPDMA1_Channel2.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 8001a54:	622e      	str	r6, [r5, #32]
    handle_GPDMA1_Channel2.Init.Mode = DMA_NORMAL;
 8001a56:	636e      	str	r6, [r5, #52]	; 0x34
    handle_GPDMA1_Channel2.Init.Request = GPDMA1_REQUEST_USART2_RX;
 8001a58:	6069      	str	r1, [r5, #4]
    handle_GPDMA1_Channel2.Init.DestInc = DMA_DINC_INCREMENTED;
 8001a5a:	616a      	str	r2, [r5, #20]
    handle_GPDMA1_Channel2.Instance = GPDMA1_Channel2;
 8001a5c:	602b      	str	r3, [r5, #0]
    if (HAL_DMA_Init(&handle_GPDMA1_Channel2) != HAL_OK)
 8001a5e:	f004 f833 	bl	8005ac8 <HAL_DMA_Init>
 8001a62:	2800      	cmp	r0, #0
 8001a64:	d14e      	bne.n	8001b04 <HAL_UART_MspInit+0x264>
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel2, DMA_CHANNEL_NPRIV) != HAL_OK)
 8001a66:	2110      	movs	r1, #16
 8001a68:	4830      	ldr	r0, [pc, #192]	; (8001b2c <HAL_UART_MspInit+0x28c>)
    __HAL_LINKDMA(uartHandle, hdmarx, handle_GPDMA1_Channel2);
 8001a6a:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
 8001a6e:	65ec      	str	r4, [r5, #92]	; 0x5c
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel2, DMA_CHANNEL_NPRIV) != HAL_OK)
 8001a70:	f004 fc12 	bl	8006298 <HAL_DMA_ConfigChannelAttributes>
 8001a74:	2800      	cmp	r0, #0
 8001a76:	d142      	bne.n	8001afe <HAL_UART_MspInit+0x25e>
    handle_GPDMA1_Channel0.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a78:	f44f 6180 	mov.w	r1, #1024	; 0x400
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8001a7c:	4d2d      	ldr	r5, [pc, #180]	; (8001b34 <HAL_UART_MspInit+0x294>)
    handle_GPDMA1_Channel0.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8001a7e:	2300      	movs	r3, #0
    handle_GPDMA1_Channel0.Init.Request = GPDMA1_REQUEST_USART2_TX;
 8001a80:	2018      	movs	r0, #24
    handle_GPDMA1_Channel0.Init.SrcBurstLength = 1;
 8001a82:	2201      	movs	r2, #1
    handle_GPDMA1_Channel0.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a84:	60e9      	str	r1, [r5, #12]
    handle_GPDMA1_Channel0.Init.SrcInc = DMA_SINC_INCREMENTED;
 8001a86:	2108      	movs	r1, #8
    handle_GPDMA1_Channel0.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8001a88:	e9c5 0301 	strd	r0, r3, [r5, #4]
    handle_GPDMA1_Channel0.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 8001a8c:	e9c5 3305 	strd	r3, r3, [r5, #20]
    handle_GPDMA1_Channel0.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 8001a90:	e9c5 3307 	strd	r3, r3, [r5, #28]
    handle_GPDMA1_Channel0.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8001a94:	e9c5 330b 	strd	r3, r3, [r5, #44]	; 0x2c
    handle_GPDMA1_Channel0.Init.Mode = DMA_NORMAL;
 8001a98:	636b      	str	r3, [r5, #52]	; 0x34
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8001a9a:	4b27      	ldr	r3, [pc, #156]	; (8001b38 <HAL_UART_MspInit+0x298>)
    if (HAL_DMA_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 8001a9c:	4628      	mov	r0, r5
    handle_GPDMA1_Channel0.Init.DestBurstLength = 1;
 8001a9e:	e9c5 2209 	strd	r2, r2, [r5, #36]	; 0x24
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8001aa2:	602b      	str	r3, [r5, #0]
    handle_GPDMA1_Channel0.Init.SrcInc = DMA_SINC_INCREMENTED;
 8001aa4:	6129      	str	r1, [r5, #16]
    if (HAL_DMA_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 8001aa6:	f004 f80f 	bl	8005ac8 <HAL_DMA_Init>
 8001aaa:	bb28      	cbnz	r0, 8001af8 <HAL_UART_MspInit+0x258>
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 8001aac:	2110      	movs	r1, #16
 8001aae:	4821      	ldr	r0, [pc, #132]	; (8001b34 <HAL_UART_MspInit+0x294>)
    __HAL_LINKDMA(uartHandle, hdmatx, handle_GPDMA1_Channel0);
 8001ab0:	67e5      	str	r5, [r4, #124]	; 0x7c
 8001ab2:	65ec      	str	r4, [r5, #92]	; 0x5c
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 8001ab4:	f004 fbf0 	bl	8006298 <HAL_DMA_ConfigChannelAttributes>
 8001ab8:	b9d8      	cbnz	r0, 8001af2 <HAL_UART_MspInit+0x252>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001aba:	2200      	movs	r2, #0
 8001abc:	2105      	movs	r1, #5
 8001abe:	203b      	movs	r0, #59	; 0x3b
 8001ac0:	f003 ff52 	bl	8005968 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ac4:	203b      	movs	r0, #59	; 0x3b
 8001ac6:	f003 ff8d 	bl	80059e4 <HAL_NVIC_EnableIRQ>
}
 8001aca:	b04d      	add	sp, #308	; 0x134
 8001acc:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 8001ace:	f000 fc4d 	bl	800236c <Error_Handler>
 8001ad2:	e775      	b.n	80019c0 <HAL_UART_MspInit+0x120>
      Error_Handler();
 8001ad4:	f000 fc4a 	bl	800236c <Error_Handler>
 8001ad8:	e768      	b.n	80019ac <HAL_UART_MspInit+0x10c>
      Error_Handler();
 8001ada:	f000 fc47 	bl	800236c <Error_Handler>
 8001ade:	e74a      	b.n	8001976 <HAL_UART_MspInit+0xd6>
      Error_Handler();
 8001ae0:	f000 fc44 	bl	800236c <Error_Handler>
 8001ae4:	e73e      	b.n	8001964 <HAL_UART_MspInit+0xc4>
      Error_Handler();
 8001ae6:	f000 fc41 	bl	800236c <Error_Handler>
 8001aea:	e6fb      	b.n	80018e4 <HAL_UART_MspInit+0x44>
      Error_Handler();
 8001aec:	f000 fc3e 	bl	800236c <Error_Handler>
 8001af0:	e77a      	b.n	80019e8 <HAL_UART_MspInit+0x148>
      Error_Handler();
 8001af2:	f000 fc3b 	bl	800236c <Error_Handler>
 8001af6:	e7e0      	b.n	8001aba <HAL_UART_MspInit+0x21a>
      Error_Handler();
 8001af8:	f000 fc38 	bl	800236c <Error_Handler>
 8001afc:	e7d6      	b.n	8001aac <HAL_UART_MspInit+0x20c>
      Error_Handler();
 8001afe:	f000 fc35 	bl	800236c <Error_Handler>
 8001b02:	e7b9      	b.n	8001a78 <HAL_UART_MspInit+0x1d8>
      Error_Handler();
 8001b04:	f000 fc32 	bl	800236c <Error_Handler>
 8001b08:	e7ad      	b.n	8001a66 <HAL_UART_MspInit+0x1c6>
 8001b0a:	bf00      	nop
 8001b0c:	40004c00 	.word	0x40004c00
 8001b10:	40004400 	.word	0x40004400
 8001b14:	44020c00 	.word	0x44020c00
 8001b18:	42020000 	.word	0x42020000
 8001b1c:	20005234 	.word	0x20005234
 8001b20:	400201d0 	.word	0x400201d0
 8001b24:	20005144 	.word	0x20005144
 8001b28:	400200d0 	.word	0x400200d0
 8001b2c:	200051bc 	.word	0x200051bc
 8001b30:	40020150 	.word	0x40020150
 8001b34:	200050cc 	.word	0x200050cc
 8001b38:	40020050 	.word	0x40020050

08001b3c <HAL_UART_MspDeInit>:
  if(uartHandle->Instance==UART4)
 8001b3c:	4a1b      	ldr	r2, [pc, #108]	; (8001bac <HAL_UART_MspDeInit+0x70>)
 8001b3e:	6803      	ldr	r3, [r0, #0]
{
 8001b40:	b510      	push	{r4, lr}
  if(uartHandle->Instance==UART4)
 8001b42:	4293      	cmp	r3, r2
{
 8001b44:	4604      	mov	r4, r0
  if(uartHandle->Instance==UART4)
 8001b46:	d003      	beq.n	8001b50 <HAL_UART_MspDeInit+0x14>
  else if(uartHandle->Instance==USART2)
 8001b48:	4a19      	ldr	r2, [pc, #100]	; (8001bb0 <HAL_UART_MspDeInit+0x74>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d017      	beq.n	8001b7e <HAL_UART_MspDeInit+0x42>
}
 8001b4e:	bd10      	pop	{r4, pc}
    __HAL_RCC_UART4_CLK_DISABLE();
 8001b50:	4a18      	ldr	r2, [pc, #96]	; (8001bb4 <HAL_UART_MspDeInit+0x78>)
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 8001b52:	2103      	movs	r1, #3
    __HAL_RCC_UART4_CLK_DISABLE();
 8001b54:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 8001b58:	4817      	ldr	r0, [pc, #92]	; (8001bb8 <HAL_UART_MspDeInit+0x7c>)
    __HAL_RCC_UART4_CLK_DISABLE();
 8001b5a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8001b5e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 8001b62:	f004 fcf3 	bl	800654c <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8001b66:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8001b68:	f004 f9ac 	bl	8005ec4 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8001b6c:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8001b70:	f004 f9a8 	bl	8005ec4 <HAL_DMA_DeInit>
}
 8001b74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(UART4_IRQn);
 8001b78:	203d      	movs	r0, #61	; 0x3d
 8001b7a:	f003 bf41 	b.w	8005a00 <HAL_NVIC_DisableIRQ>
    __HAL_RCC_USART2_CLK_DISABLE();
 8001b7e:	4a0d      	ldr	r2, [pc, #52]	; (8001bb4 <HAL_UART_MspDeInit+0x78>)
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8001b80:	210c      	movs	r1, #12
    __HAL_RCC_USART2_CLK_DISABLE();
 8001b82:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8001b86:	480c      	ldr	r0, [pc, #48]	; (8001bb8 <HAL_UART_MspDeInit+0x7c>)
    __HAL_RCC_USART2_CLK_DISABLE();
 8001b88:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001b8c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8001b90:	f004 fcdc 	bl	800654c <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8001b94:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8001b98:	f004 f994 	bl	8005ec4 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8001b9c:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8001b9e:	f004 f991 	bl	8005ec4 <HAL_DMA_DeInit>
}
 8001ba2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8001ba6:	203b      	movs	r0, #59	; 0x3b
 8001ba8:	f003 bf2a 	b.w	8005a00 <HAL_NVIC_DisableIRQ>
 8001bac:	40004c00 	.word	0x40004c00
 8001bb0:	40004400 	.word	0x40004400
 8001bb4:	44020c00 	.word	0x44020c00
 8001bb8:	42020000 	.word	0x42020000

08001bbc <HAL_UART_TxCpltCallback>:
{
 8001bbc:	b410      	push	{r4}
		pdata = &g_uart4_data;
 8001bbe:	4b06      	ldr	r3, [pc, #24]	; (8001bd8 <HAL_UART_TxCpltCallback+0x1c>)
	if(&huart4 == huart) {
 8001bc0:	4c06      	ldr	r4, [pc, #24]	; (8001bdc <HAL_UART_TxCpltCallback+0x20>)
		pdata = &g_uart4_data;
 8001bc2:	4a07      	ldr	r2, [pc, #28]	; (8001be0 <HAL_UART_TxCpltCallback+0x24>)
	xSemaphoreGiveFromISR(pdata->txSemaphore, NULL);
 8001bc4:	2100      	movs	r1, #0
		pdata = &g_uart4_data;
 8001bc6:	4284      	cmp	r4, r0
 8001bc8:	bf08      	it	eq
 8001bca:	4613      	moveq	r3, r2
}
 8001bcc:	f85d 4b04 	ldr.w	r4, [sp], #4
	xSemaphoreGiveFromISR(pdata->txSemaphore, NULL);
 8001bd0:	6898      	ldr	r0, [r3, #8]
 8001bd2:	f001 bfff 	b.w	8003bd4 <xQueueGiveFromISR>
 8001bd6:	bf00      	nop
 8001bd8:	20000000 	.word	0x20000000
 8001bdc:	20005340 	.word	0x20005340
 8001be0:	200000ec 	.word	0x200000ec

08001be4 <HAL_UART_RxCpltCallback>:
{
 8001be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (huart == &huart4)
 8001be6:	4a0d      	ldr	r2, [pc, #52]	; (8001c1c <HAL_UART_RxCpltCallback+0x38>)
        pdata = &g_uart4_data;
 8001be8:	4d0d      	ldr	r5, [pc, #52]	; (8001c20 <HAL_UART_RxCpltCallback+0x3c>)
 8001bea:	4b0e      	ldr	r3, [pc, #56]	; (8001c24 <HAL_UART_RxCpltCallback+0x40>)
 8001bec:	4282      	cmp	r2, r0
 8001bee:	bf08      	it	eq
 8001bf0:	461d      	moveq	r5, r3
	for (int i = 0; i < UART_RX_BUF_LEN; i++)
 8001bf2:	f105 070c 	add.w	r7, r5, #12
 8001bf6:	463c      	mov	r4, r7
 8001bf8:	f105 06d4 	add.w	r6, r5, #212	; 0xd4
		xQueueSendFromISR(pdata->rxQueue, (const void *)&pdata->rx_buf[i], NULL);
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	4621      	mov	r1, r4
 8001c00:	461a      	mov	r2, r3
 8001c02:	6868      	ldr	r0, [r5, #4]
	for (int i = 0; i < UART_RX_BUF_LEN; i++)
 8001c04:	3401      	adds	r4, #1
		xQueueSendFromISR(pdata->rxQueue, (const void *)&pdata->rx_buf[i], NULL);
 8001c06:	f001 ff85 	bl	8003b14 <xQueueGenericSendFromISR>
	for (int i = 0; i < UART_RX_BUF_LEN; i++)
 8001c0a:	42b4      	cmp	r4, r6
 8001c0c:	d1f6      	bne.n	8001bfc <HAL_UART_RxCpltCallback+0x18>
	HAL_UARTEx_ReceiveToIdle_DMA(pdata->huart, pdata->rx_buf, UART_RX_BUF_LEN);
 8001c0e:	4639      	mov	r1, r7
 8001c10:	6828      	ldr	r0, [r5, #0]
 8001c12:	22c8      	movs	r2, #200	; 0xc8
}
 8001c14:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	HAL_UARTEx_ReceiveToIdle_DMA(pdata->huart, pdata->rx_buf, UART_RX_BUF_LEN);
 8001c18:	f00b bd08 	b.w	800d62c <HAL_UARTEx_ReceiveToIdle_DMA>
 8001c1c:	20005340 	.word	0x20005340
 8001c20:	20000000 	.word	0x20000000
 8001c24:	200000ec 	.word	0x200000ec

08001c28 <HAL_UARTEx_RxEventCallback>:
{
 8001c28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	for (int i = old_pos; i < Size; i++)
 8001c2c:	f8df 8068 	ldr.w	r8, [pc, #104]	; 8001c98 <HAL_UARTEx_RxEventCallback+0x70>
	if (huart == &huart4)
 8001c30:	4a16      	ldr	r2, [pc, #88]	; (8001c8c <HAL_UARTEx_RxEventCallback+0x64>)
		pdata = &g_uart4_data;
 8001c32:	4d17      	ldr	r5, [pc, #92]	; (8001c90 <HAL_UARTEx_RxEventCallback+0x68>)
 8001c34:	4b17      	ldr	r3, [pc, #92]	; (8001c94 <HAL_UARTEx_RxEventCallback+0x6c>)
	for (int i = old_pos; i < Size; i++)
 8001c36:	f8b8 4000 	ldrh.w	r4, [r8]
		pdata = &g_uart4_data;
 8001c3a:	4290      	cmp	r0, r2
 8001c3c:	bf08      	it	eq
 8001c3e:	461d      	moveq	r5, r3
	for (int i = old_pos; i < Size; i++)
 8001c40:	428c      	cmp	r4, r1
{
 8001c42:	4681      	mov	r9, r0
 8001c44:	460f      	mov	r7, r1
	for (int i = old_pos; i < Size; i++)
 8001c46:	d20d      	bcs.n	8001c64 <HAL_UARTEx_RxEventCallback+0x3c>
 8001c48:	340c      	adds	r4, #12
 8001c4a:	f101 060c 	add.w	r6, r1, #12
 8001c4e:	442c      	add	r4, r5
 8001c50:	442e      	add	r6, r5
		xQueueSendFromISR(pdata->rxQueue, (const void *)&pdata->rx_buf[i], NULL);
 8001c52:	2300      	movs	r3, #0
 8001c54:	4621      	mov	r1, r4
 8001c56:	461a      	mov	r2, r3
 8001c58:	6868      	ldr	r0, [r5, #4]
	for (int i = old_pos; i < Size; i++)
 8001c5a:	3401      	adds	r4, #1
		xQueueSendFromISR(pdata->rxQueue, (const void *)&pdata->rx_buf[i], NULL);
 8001c5c:	f001 ff5a 	bl	8003b14 <xQueueGenericSendFromISR>
	for (int i = old_pos; i < Size; i++)
 8001c60:	42b4      	cmp	r4, r6
 8001c62:	d1f6      	bne.n	8001c52 <HAL_UARTEx_RxEventCallback+0x2a>
	if (HAL_UART_RXEVENT_HT != huart->RxEventType)
 8001c64:	f8d9 3070 	ldr.w	r3, [r9, #112]	; 0x70
	old_pos = Size;
 8001c68:	f8a8 7000 	strh.w	r7, [r8]
	if (HAL_UART_RXEVENT_HT != huart->RxEventType)
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d101      	bne.n	8001c74 <HAL_UARTEx_RxEventCallback+0x4c>
}
 8001c70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		HAL_UARTEx_ReceiveToIdle_DMA(pdata->huart, pdata->rx_buf, UART_RX_BUF_LEN);
 8001c74:	4629      	mov	r1, r5
		old_pos = 0;
 8001c76:	2300      	movs	r3, #0
		HAL_UARTEx_ReceiveToIdle_DMA(pdata->huart, pdata->rx_buf, UART_RX_BUF_LEN);
 8001c78:	22c8      	movs	r2, #200	; 0xc8
		old_pos = 0;
 8001c7a:	f8a8 3000 	strh.w	r3, [r8]
		HAL_UARTEx_ReceiveToIdle_DMA(pdata->huart, pdata->rx_buf, UART_RX_BUF_LEN);
 8001c7e:	f851 0b0c 	ldr.w	r0, [r1], #12
}
 8001c82:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		HAL_UARTEx_ReceiveToIdle_DMA(pdata->huart, pdata->rx_buf, UART_RX_BUF_LEN);
 8001c86:	f00b bcd1 	b.w	800d62c <HAL_UARTEx_ReceiveToIdle_DMA>
 8001c8a:	bf00      	nop
 8001c8c:	20005340 	.word	0x20005340
 8001c90:	20000000 	.word	0x20000000
 8001c94:	200000ec 	.word	0x200000ec
 8001c98:	200053d4 	.word	0x200053d4

08001c9c <HAL_UART_ErrorCallback>:
{
 8001c9c:	b510      	push	{r4, lr}
		pdata = &g_uart4_data;
 8001c9e:	490a      	ldr	r1, [pc, #40]	; (8001cc8 <HAL_UART_ErrorCallback+0x2c>)
	if (huart == &huart4)
 8001ca0:	4b0a      	ldr	r3, [pc, #40]	; (8001ccc <HAL_UART_ErrorCallback+0x30>)
		pdata = &g_uart4_data;
 8001ca2:	4c0b      	ldr	r4, [pc, #44]	; (8001cd0 <HAL_UART_ErrorCallback+0x34>)
 8001ca4:	4283      	cmp	r3, r0
 8001ca6:	bf08      	it	eq
 8001ca8:	460c      	moveq	r4, r1
	HAL_UART_DeInit(pdata->huart);
 8001caa:	6820      	ldr	r0, [r4, #0]
 8001cac:	f00a fe7c 	bl	800c9a8 <HAL_UART_DeInit>
	HAL_UART_Init(pdata->huart);
 8001cb0:	6820      	ldr	r0, [r4, #0]
 8001cb2:	f00b fb79 	bl	800d3a8 <HAL_UART_Init>
	HAL_UARTEx_ReceiveToIdle_DMA(pdata->huart, pdata->rx_buf, UART_RX_BUF_LEN);
 8001cb6:	4621      	mov	r1, r4
}
 8001cb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_UARTEx_ReceiveToIdle_DMA(pdata->huart, pdata->rx_buf, UART_RX_BUF_LEN);
 8001cbc:	22c8      	movs	r2, #200	; 0xc8
 8001cbe:	f851 0b0c 	ldr.w	r0, [r1], #12
 8001cc2:	f00b bcb3 	b.w	800d62c <HAL_UARTEx_ReceiveToIdle_DMA>
 8001cc6:	bf00      	nop
 8001cc8:	200000ec 	.word	0x200000ec
 8001ccc:	20005340 	.word	0x20005340
 8001cd0:	20000000 	.word	0x20000000

08001cd4 <myputstr>:
	while(*str) {
 8001cd4:	7801      	ldrb	r1, [r0, #0]
 8001cd6:	b141      	cbz	r1, 8001cea <myputstr+0x16>
	while((UART4->ISR&0X40)==0);//,   
 8001cd8:	4a04      	ldr	r2, [pc, #16]	; (8001cec <myputstr+0x18>)
 8001cda:	69d3      	ldr	r3, [r2, #28]
 8001cdc:	065b      	lsls	r3, r3, #25
 8001cde:	d5fc      	bpl.n	8001cda <myputstr+0x6>
	UART4->TDR = (uint8_t) ch;
 8001ce0:	6291      	str	r1, [r2, #40]	; 0x28
	while(*str) {
 8001ce2:	f810 1f01 	ldrb.w	r1, [r0, #1]!
 8001ce6:	2900      	cmp	r1, #0
 8001ce8:	d1f7      	bne.n	8001cda <myputstr+0x6>
}
 8001cea:	4770      	bx	lr
 8001cec:	40004c00 	.word	0x40004c00

08001cf0 <MX_USB_PCD_Init>:

PCD_HandleTypeDef hpcd_USB_DRD_FS;


void MX_USB_PCD_Init(void)
{
 8001cf0:	b510      	push	{r4, lr}

  /* USER CODE BEGIN USB_Init 0 */
  UINT MX_USBX_Device_Init(void);
	MX_USBX_Device_Init();
 8001cf2:	f7ff fb8f 	bl	8001414 <MX_USBX_Device_Init>
  /* USER CODE END USB_Init 1 */
  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
  hpcd_USB_DRD_FS.Init.speed = USBD_FS_SPEED;
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 8001cf6:	2300      	movs	r3, #0
  hpcd_USB_DRD_FS.Init.speed = USBD_FS_SPEED;
 8001cf8:	2202      	movs	r2, #2
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 8001cfa:	2108      	movs	r1, #8
  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 8001cfc:	481d      	ldr	r0, [pc, #116]	; (8001d74 <MX_USB_PCD_Init+0x84>)
 8001cfe:	4c1e      	ldr	r4, [pc, #120]	; (8001d78 <MX_USB_PCD_Init+0x88>)
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 8001d00:	8143      	strh	r3, [r0, #10]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 8001d02:	60c3      	str	r3, [r0, #12]
  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 8001d04:	6004      	str	r4, [r0, #0]
  hpcd_USB_DRD_FS.Init.speed = USBD_FS_SPEED;
 8001d06:	71c2      	strb	r2, [r0, #7]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 8001d08:	7101      	strb	r1, [r0, #4]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001d0a:	7242      	strb	r2, [r0, #9]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
  hpcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
  hpcd_USB_DRD_FS.Init.bulk_doublebuffer_enable = DISABLE;
  hpcd_USB_DRD_FS.Init.iso_singlebuffer_enable = DISABLE;
 8001d0c:	7403      	strb	r3, [r0, #16]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 8001d0e:	f004 fc9f 	bl	8006650 <HAL_PCD_Init>
 8001d12:	bb58      	cbnz	r0, 8001d6c <MX_USB_PCD_Init+0x7c>
  {
    Error_Handler();
  }
  /* USER CODE BEGIN USB_Init 2 */

	HAL_PWREx_EnableVddUSB();
 8001d14:	f005 fca2 	bl	800765c <HAL_PWREx_EnableVddUSB>
	HAL_PWREx_EnableUSBVoltageDetector();
 8001d18:	f005 fc98 	bl	800764c <HAL_PWREx_EnableUSBVoltageDetector>
	
  HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, 0x00, PCD_SNG_BUF, 0x14);
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	2314      	movs	r3, #20
 8001d20:	4611      	mov	r1, r2
 8001d22:	4814      	ldr	r0, [pc, #80]	; (8001d74 <MX_USB_PCD_Init+0x84>)
 8001d24:	f005 fc60 	bl	80075e8 <HAL_PCDEx_PMAConfig>
	HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, 0x80, PCD_SNG_BUF, 0x54);
 8001d28:	2354      	movs	r3, #84	; 0x54
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	2180      	movs	r1, #128	; 0x80
 8001d2e:	4811      	ldr	r0, [pc, #68]	; (8001d74 <MX_USB_PCD_Init+0x84>)
 8001d30:	f005 fc5a 	bl	80075e8 <HAL_PCDEx_PMAConfig>
	HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, USBD_CDCACM_EPINCMD_ADDR, PCD_SNG_BUF, 0x94);
 8001d34:	2394      	movs	r3, #148	; 0x94
 8001d36:	2200      	movs	r2, #0
 8001d38:	2181      	movs	r1, #129	; 0x81
 8001d3a:	480e      	ldr	r0, [pc, #56]	; (8001d74 <MX_USB_PCD_Init+0x84>)
 8001d3c:	f005 fc54 	bl	80075e8 <HAL_PCDEx_PMAConfig>
	HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, USBD_CDCACM_EPOUT_ADDR, PCD_SNG_BUF, 0xD4);
 8001d40:	23d4      	movs	r3, #212	; 0xd4
 8001d42:	2200      	movs	r2, #0
 8001d44:	2101      	movs	r1, #1
 8001d46:	480b      	ldr	r0, [pc, #44]	; (8001d74 <MX_USB_PCD_Init+0x84>)
 8001d48:	f005 fc4e 	bl	80075e8 <HAL_PCDEx_PMAConfig>
	HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, USBD_CDCACM_EPIN_ADDR, PCD_SNG_BUF, 0x114);
 8001d4c:	f44f 738a 	mov.w	r3, #276	; 0x114
 8001d50:	2200      	movs	r2, #0
 8001d52:	2182      	movs	r1, #130	; 0x82
 8001d54:	4807      	ldr	r0, [pc, #28]	; (8001d74 <MX_USB_PCD_Init+0x84>)
 8001d56:	f005 fc47 	bl	80075e8 <HAL_PCDEx_PMAConfig>
	ux_dcd_stm32_initialize((ULONG)USB_DRD_FS, (ULONG)&hpcd_USB_DRD_FS);
 8001d5a:	4906      	ldr	r1, [pc, #24]	; (8001d74 <MX_USB_PCD_Init+0x84>)
 8001d5c:	4806      	ldr	r0, [pc, #24]	; (8001d78 <MX_USB_PCD_Init+0x88>)
 8001d5e:	f00d fe2d 	bl	800f9bc <_ux_dcd_stm32_initialize>


	
  /* USER CODE END USB_Init 2 */

}
 8001d62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_PCD_Start(&hpcd_USB_DRD_FS);
 8001d66:	4803      	ldr	r0, [pc, #12]	; (8001d74 <MX_USB_PCD_Init+0x84>)
 8001d68:	f004 bce6 	b.w	8006738 <HAL_PCD_Start>
    Error_Handler();
 8001d6c:	f000 fafe 	bl	800236c <Error_Handler>
 8001d70:	e7d0      	b.n	8001d14 <MX_USB_PCD_Init+0x24>
 8001d72:	bf00      	nop
 8001d74:	200053d8 	.word	0x200053d8
 8001d78:	40016000 	.word	0x40016000

08001d7c <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001d7c:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d7e:	2100      	movs	r1, #0
{
 8001d80:	4604      	mov	r4, r0
 8001d82:	b0cb      	sub	sp, #300	; 0x12c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d84:	f44f 7284 	mov.w	r2, #264	; 0x108
 8001d88:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d8a:	e9cd 1103 	strd	r1, r1, [sp, #12]
 8001d8e:	e9cd 1105 	strd	r1, r1, [sp, #20]
 8001d92:	9107      	str	r1, [sp, #28]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d94:	f010 fadc 	bl	8012350 <memset>
  if(pcdHandle->Instance==USB_DRD_FS)
 8001d98:	4b21      	ldr	r3, [pc, #132]	; (8001e20 <HAL_PCD_MspInit+0xa4>)
 8001d9a:	6822      	ldr	r2, [r4, #0]
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d001      	beq.n	8001da4 <HAL_PCD_MspInit+0x28>
    HAL_NVIC_EnableIRQ(USB_DRD_FS_IRQn);
  /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */

  /* USER CODE END USB_DRD_FS_MspInit 1 */
  }
}
 8001da0:	b04b      	add	sp, #300	; 0x12c
 8001da2:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001da4:	2400      	movs	r4, #0
 8001da6:	2510      	movs	r5, #16
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8001da8:	2330      	movs	r3, #48	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001daa:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001dac:	e9cd 4508 	strd	r4, r5, [sp, #32]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8001db0:	9348      	str	r3, [sp, #288]	; 0x120
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001db2:	f006 fac5 	bl	8008340 <HAL_RCCEx_PeriphCLKConfig>
 8001db6:	bb80      	cbnz	r0, 8001e1a <HAL_PCD_MspInit+0x9e>
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001db8:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dbc:	2102      	movs	r1, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbe:	2500      	movs	r5, #0
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8001dc0:	220a      	movs	r2, #10
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc2:	4c18      	ldr	r4, [pc, #96]	; (8001e24 <HAL_PCD_MspInit+0xa8>)
 8001dc4:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8001dc8:	f043 0301 	orr.w	r3, r3, #1
 8001dcc:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8001dd0:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd4:	e9cd 0103 	strd	r0, r1, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dd8:	f003 0301 	and.w	r3, r3, #1
 8001ddc:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dde:	a903      	add	r1, sp, #12
 8001de0:	4811      	ldr	r0, [pc, #68]	; (8001e28 <HAL_PCD_MspInit+0xac>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001de2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8001de4:	9207      	str	r2, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de6:	e9cd 5505 	strd	r5, r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dea:	f004 fad9 	bl	80063a0 <HAL_GPIO_Init>
    __HAL_RCC_USB_CLK_ENABLE();
 8001dee:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
    HAL_NVIC_SetPriority(USB_DRD_FS_IRQn, 5, 0);
 8001df2:	462a      	mov	r2, r5
    __HAL_RCC_USB_CLK_ENABLE();
 8001df4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001df8:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
 8001dfc:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
    HAL_NVIC_SetPriority(USB_DRD_FS_IRQn, 5, 0);
 8001e00:	2105      	movs	r1, #5
    __HAL_RCC_USB_CLK_ENABLE();
 8001e02:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e06:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(USB_DRD_FS_IRQn, 5, 0);
 8001e08:	204a      	movs	r0, #74	; 0x4a
    __HAL_RCC_USB_CLK_ENABLE();
 8001e0a:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(USB_DRD_FS_IRQn, 5, 0);
 8001e0c:	f003 fdac 	bl	8005968 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_DRD_FS_IRQn);
 8001e10:	204a      	movs	r0, #74	; 0x4a
 8001e12:	f003 fde7 	bl	80059e4 <HAL_NVIC_EnableIRQ>
}
 8001e16:	b04b      	add	sp, #300	; 0x12c
 8001e18:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 8001e1a:	f000 faa7 	bl	800236c <Error_Handler>
 8001e1e:	e7cb      	b.n	8001db8 <HAL_PCD_MspInit+0x3c>
 8001e20:	40016000 	.word	0x40016000
 8001e24:	44020c00 	.word	0x44020c00
 8001e28:	42020000 	.word	0x42020000

08001e2c <GetUARTDevice>:
extern struct Dev_Mgmt g_usbserial_dev;

static struct Dev_Mgmt *g_uart_devices[] = {&g_uart2_dev, &g_uart4_dev,&g_usbserial_dev};

struct Dev_Mgmt *GetUARTDevice(char *name)
{
 8001e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e2e:	4606      	mov	r6, r0
 8001e30:	4d0b      	ldr	r5, [pc, #44]	; (8001e60 <GetUARTDevice+0x34>)
 8001e32:	4c0c      	ldr	r4, [pc, #48]	; (8001e64 <GetUARTDevice+0x38>)
	unsigned int i = 0;
	for (i = 0; i < sizeof(g_uart_devices)/sizeof(g_uart_devices[0]); i++)
	{
		if (!strcmp(name, g_uart_devices[i]->name))
 8001e34:	4630      	mov	r0, r6
 8001e36:	6829      	ldr	r1, [r5, #0]
 8001e38:	f104 0708 	add.w	r7, r4, #8
 8001e3c:	f7ff f952 	bl	80010e4 <strcmp>
 8001e40:	b148      	cbz	r0, 8001e56 <GetUARTDevice+0x2a>
	for (i = 0; i < sizeof(g_uart_devices)/sizeof(g_uart_devices[0]); i++)
 8001e42:	42bc      	cmp	r4, r7
 8001e44:	d009      	beq.n	8001e5a <GetUARTDevice+0x2e>
		if (!strcmp(name, g_uart_devices[i]->name))
 8001e46:	f854 5b04 	ldr.w	r5, [r4], #4
 8001e4a:	4630      	mov	r0, r6
 8001e4c:	6829      	ldr	r1, [r5, #0]
 8001e4e:	f7ff f949 	bl	80010e4 <strcmp>
 8001e52:	2800      	cmp	r0, #0
 8001e54:	d1f5      	bne.n	8001e42 <GetUARTDevice+0x16>
			return g_uart_devices[i];
	}
	
	return NULL;
}
 8001e56:	4628      	mov	r0, r5
 8001e58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return NULL;
 8001e5a:	2500      	movs	r5, #0
}
 8001e5c:	4628      	mov	r0, r5
 8001e5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001e60:	200000d4 	.word	0x200000d4
 8001e64:	08018358 	.word	0x08018358

08001e68 <Draw_Init>:
 *                   
 * -----------------------------------------------
 * 2024/02/01        V1.0            
 ***********************************************************************/
void Draw_Init(void)
{
 8001e68:	b508      	push	{r3, lr}
#ifdef FERRRTOS_FLAG
	/* mutex */
	g_spi_lcd_lock = xSemaphoreCreateMutex();
 8001e6a:	2001      	movs	r0, #1
 8001e6c:	f001 fe34 	bl	8003ad8 <xQueueCreateMutex>
 8001e70:	4602      	mov	r2, r0
 8001e72:	4b04      	ldr	r3, [pc, #16]	; (8001e84 <Draw_Init+0x1c>)
#endif
    LCD_GetInfo(&g_lcd_width, &g_lcd_height);
 8001e74:	4904      	ldr	r1, [pc, #16]	; (8001e88 <Draw_Init+0x20>)
	g_spi_lcd_lock = xSemaphoreCreateMutex();
 8001e76:	601a      	str	r2, [r3, #0]
    LCD_GetInfo(&g_lcd_width, &g_lcd_height);
 8001e78:	4804      	ldr	r0, [pc, #16]	; (8001e8c <Draw_Init+0x24>)
}
 8001e7a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    LCD_GetInfo(&g_lcd_width, &g_lcd_height);
 8001e7e:	f003 bcc7 	b.w	8005810 <LCD_GetInfo>
 8001e82:	bf00      	nop
 8001e84:	200056c4 	.word	0x200056c4
 8001e88:	200056bc 	.word	0x200056bc
 8001e8c:	200056c0 	.word	0x200056c0

08001e90 <Draw_Clear>:
 *                   
 * -----------------------------------------------
 * 2024/02/01        V1.0            
 ***********************************************************************/
void Draw_Clear(uint32_t dwColor)
{
 8001e90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e92:	4606      	mov	r6, r0
    uint16_t wColor = RGB888_To_LCDRGB565(dwColor);

    LCD_SetWindows(0, 0, g_lcd_width-1, g_lcd_height-1);
 8001e94:	2100      	movs	r1, #0
 8001e96:	4f17      	ldr	r7, [pc, #92]	; (8001ef4 <Draw_Clear+0x64>)
    g = g >> 2;
 8001e98:	f3c6 2485 	ubfx	r4, r6, #10, #6
    LCD_SetWindows(0, 0, g_lcd_width-1, g_lcd_height-1);
 8001e9c:	4d16      	ldr	r5, [pc, #88]	; (8001ef8 <Draw_Clear+0x68>)
    r = r >> 3;
 8001e9e:	f3c6 4cc4 	ubfx	ip, r6, #19, #5
    uint16_t wColor = (r << 11) | (g << 5) | b;
 8001ea2:	0164      	lsls	r4, r4, #5
 8001ea4:	ea44 24cc 	orr.w	r4, r4, ip, lsl #11
    LCD_SetWindows(0, 0, g_lcd_width-1, g_lcd_height-1);
 8001ea8:	682b      	ldr	r3, [r5, #0]
 8001eaa:	683a      	ldr	r2, [r7, #0]
    b = b >> 2;
 8001eac:	f3c6 0685 	ubfx	r6, r6, #2, #6
    uint16_t wColor = (r << 11) | (g << 5) | b;
 8001eb0:	4334      	orrs	r4, r6
{
 8001eb2:	b083      	sub	sp, #12
    LCD_SetWindows(0, 0, g_lcd_width-1, g_lcd_height-1);
 8001eb4:	3b01      	subs	r3, #1
 8001eb6:	4608      	mov	r0, r1
 8001eb8:	3a01      	subs	r2, #1
    uint16_t wColor = RGB888_To_LCDRGB565(dwColor);
 8001eba:	ba64      	rev16	r4, r4
 8001ebc:	f8ad 4006 	strh.w	r4, [sp, #6]
    LCD_SetWindows(0, 0, g_lcd_width-1, g_lcd_height-1);
 8001ec0:	f003 fcb2 	bl	8005828 <LCD_SetWindows>
    LCD_SetDataLine();
 8001ec4:	f003 fb4c 	bl	8005560 <LCD_SetDataLine>
    
    for(uint32_t x = 0; x < g_lcd_width; x++)
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	2600      	movs	r6, #0
 8001ecc:	b17b      	cbz	r3, 8001eee <Draw_Clear+0x5e>
        for(uint32_t y = 0; y < g_lcd_height; y++)
 8001ece:	682b      	ldr	r3, [r5, #0]
 8001ed0:	2400      	movs	r4, #0
 8001ed2:	b143      	cbz	r3, 8001ee6 <Draw_Clear+0x56>
            LCD_WriteDatas((uint8_t *)&wColor, 2);
 8001ed4:	2102      	movs	r1, #2
 8001ed6:	f10d 0006 	add.w	r0, sp, #6
 8001eda:	f003 fb49 	bl	8005570 <LCD_WriteDatas>
        for(uint32_t y = 0; y < g_lcd_height; y++)
 8001ede:	682b      	ldr	r3, [r5, #0]
 8001ee0:	3401      	adds	r4, #1
 8001ee2:	42a3      	cmp	r3, r4
 8001ee4:	d8f6      	bhi.n	8001ed4 <Draw_Clear+0x44>
    for(uint32_t x = 0; x < g_lcd_width; x++)
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	3601      	adds	r6, #1
 8001eea:	42b3      	cmp	r3, r6
 8001eec:	d8ef      	bhi.n	8001ece <Draw_Clear+0x3e>
}
 8001eee:	b003      	add	sp, #12
 8001ef0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	200056c0 	.word	0x200056c0
 8001ef8:	200056bc 	.word	0x200056bc

08001efc <MX_GPDMA1_Init>:
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8001efc:	4b18      	ldr	r3, [pc, #96]	; (8001f60 <MX_GPDMA1_Init+0x64>)
{
 8001efe:	b500      	push	{lr}
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8001f00:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
{
 8001f04:	b083      	sub	sp, #12
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8001f06:	f040 0001 	orr.w	r0, r0, #1
 8001f0a:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
 8001f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88

  /* GPDMA1 interrupt Init */
	HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 5, 0);
 8001f12:	2200      	movs	r2, #0
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8001f14:	f003 0301 	and.w	r3, r3, #1
	HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 5, 0);
 8001f18:	2105      	movs	r1, #5
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8001f1a:	9301      	str	r3, [sp, #4]
	HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 5, 0);
 8001f1c:	201b      	movs	r0, #27
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8001f1e:	9b01      	ldr	r3, [sp, #4]
	HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 5, 0);
 8001f20:	f003 fd22 	bl	8005968 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(GPDMA1_Channel0_IRQn);
 8001f24:	201b      	movs	r0, #27
 8001f26:	f003 fd5d 	bl	80059e4 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(GPDMA1_Channel1_IRQn, 5, 0);
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	2105      	movs	r1, #5
 8001f2e:	201c      	movs	r0, #28
 8001f30:	f003 fd1a 	bl	8005968 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(GPDMA1_Channel1_IRQn);
 8001f34:	201c      	movs	r0, #28
 8001f36:	f003 fd55 	bl	80059e4 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(GPDMA1_Channel2_IRQn, 5, 0);
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	2105      	movs	r1, #5
 8001f3e:	201d      	movs	r0, #29
 8001f40:	f003 fd12 	bl	8005968 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(GPDMA1_Channel2_IRQn);
 8001f44:	201d      	movs	r0, #29
 8001f46:	f003 fd4d 	bl	80059e4 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(GPDMA1_Channel3_IRQn, 5, 0);
 8001f4a:	201e      	movs	r0, #30
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	2105      	movs	r1, #5
 8001f50:	f003 fd0a 	bl	8005968 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(GPDMA1_Channel3_IRQn);
 8001f54:	201e      	movs	r0, #30
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 8001f56:	b003      	add	sp, #12
 8001f58:	f85d eb04 	ldr.w	lr, [sp], #4
	HAL_NVIC_EnableIRQ(GPDMA1_Channel3_IRQn);
 8001f5c:	f003 bd42 	b.w	80059e4 <HAL_NVIC_EnableIRQ>
 8001f60:	44020c00 	.word	0x44020c00

08001f64 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8001f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 8001f66:	1e43      	subs	r3, r0, #1
 8001f68:	330a      	adds	r3, #10
 8001f6a:	d85c      	bhi.n	8002026 <pvPortMalloc+0xc2>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
        {
            xWantedSize += xHeapStructSize;
 8001f6c:	f100 0408 	add.w	r4, r0, #8

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001f70:	f010 0007 	ands.w	r0, r0, #7
 8001f74:	d161      	bne.n	800203a <pvPortMalloc+0xd6>

    vTaskSuspendAll();
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8001f76:	4e4d      	ldr	r6, [pc, #308]	; (80020ac <pvPortMalloc+0x148>)
    vTaskSuspendAll();
 8001f78:	f00c fe74 	bl	800ec64 <vTaskSuspendAll>
        if( pxEnd == NULL )
 8001f7c:	6833      	ldr	r3, [r6, #0]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	f000 808c 	beq.w	800209c <pvPortMalloc+0x138>
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001f84:	4623      	mov	r3, r4
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	dd52      	ble.n	8002030 <pvPortMalloc+0xcc>
 8001f8a:	f8df e138 	ldr.w	lr, [pc, #312]	; 80020c4 <pvPortMalloc+0x160>
 8001f8e:	f8de 7000 	ldr.w	r7, [lr]
 8001f92:	42a7      	cmp	r7, r4
 8001f94:	d34c      	bcc.n	8002030 <pvPortMalloc+0xcc>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8001f96:	4946      	ldr	r1, [pc, #280]	; (80020b0 <pvPortMalloc+0x14c>)
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 8001f98:	4846      	ldr	r0, [pc, #280]	; (80020b4 <pvPortMalloc+0x150>)
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8001f9a:	680b      	ldr	r3, [r1, #0]
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 8001f9c:	4283      	cmp	r3, r0
 8001f9e:	d353      	bcc.n	8002048 <pvPortMalloc+0xe4>
 8001fa0:	4d45      	ldr	r5, [pc, #276]	; (80020b8 <pvPortMalloc+0x154>)
 8001fa2:	42ab      	cmp	r3, r5
 8001fa4:	d850      	bhi.n	8002048 <pvPortMalloc+0xe4>
 8001fa6:	468c      	mov	ip, r1
 8001fa8:	e007      	b.n	8001fba <pvPortMalloc+0x56>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	b142      	cbz	r2, 8001fc0 <pvPortMalloc+0x5c>
                {
                    pxPreviousBlock = pxBlock;
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 8001fae:	4282      	cmp	r2, r0
 8001fb0:	d36e      	bcc.n	8002090 <pvPortMalloc+0x12c>
 8001fb2:	42aa      	cmp	r2, r5
 8001fb4:	469c      	mov	ip, r3
 8001fb6:	d86b      	bhi.n	8002090 <pvPortMalloc+0x12c>
 8001fb8:	4613      	mov	r3, r2
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8001fba:	6859      	ldr	r1, [r3, #4]
 8001fbc:	42a1      	cmp	r1, r4
 8001fbe:	d3f4      	bcc.n	8001faa <pvPortMalloc+0x46>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8001fc0:	6832      	ldr	r2, [r6, #0]
 8001fc2:	429a      	cmp	r2, r3
 8001fc4:	d034      	beq.n	8002030 <pvPortMalloc+0xcc>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8001fc6:	f8dc 6000 	ldr.w	r6, [ip]
 8001fca:	3608      	adds	r6, #8
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8001fcc:	4286      	cmp	r6, r0
 8001fce:	d362      	bcc.n	8002096 <pvPortMalloc+0x132>
 8001fd0:	42ae      	cmp	r6, r5
 8001fd2:	d860      	bhi.n	8002096 <pvPortMalloc+0x132>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001fd4:	6818      	ldr	r0, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 8001fd6:	42a1      	cmp	r1, r4
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001fd8:	f8cc 0000 	str.w	r0, [ip]
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 8001fdc:	d360      	bcc.n	80020a0 <pvPortMalloc+0x13c>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001fde:	1b0d      	subs	r5, r1, r4
 8001fe0:	2d10      	cmp	r5, #16
 8001fe2:	d907      	bls.n	8001ff4 <pvPortMalloc+0x90>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001fe4:	191a      	adds	r2, r3, r4
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001fe6:	0751      	lsls	r1, r2, #29
 8001fe8:	d15d      	bne.n	80020a6 <pvPortMalloc+0x142>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001fea:	4621      	mov	r1, r4
 8001fec:	6055      	str	r5, [r2, #4]
                        pxBlock->xBlockSize = xWantedSize;

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 8001fee:	5118      	str	r0, [r3, r4]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8001ff0:	f8cc 2000 	str.w	r2, [ip]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001ff4:	4831      	ldr	r0, [pc, #196]	; (80020bc <pvPortMalloc+0x158>)
                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001ff6:	1a7f      	subs	r7, r7, r1
                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001ff8:	6804      	ldr	r4, [r0, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8001ffa:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001ffe:	42a7      	cmp	r7, r4
                    pxBlock->pxNextFreeBlock = NULL;
 8002000:	f04f 0400 	mov.w	r4, #0
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002004:	bf38      	it	cc
 8002006:	6007      	strcc	r7, [r0, #0]
                    xNumberOfSuccessfulAllocations++;
 8002008:	482d      	ldr	r0, [pc, #180]	; (80020c0 <pvPortMalloc+0x15c>)
                    heapALLOCATE_BLOCK( pxBlock );
 800200a:	6059      	str	r1, [r3, #4]
                    xNumberOfSuccessfulAllocations++;
 800200c:	6802      	ldr	r2, [r0, #0]
                    pxBlock->pxNextFreeBlock = NULL;
 800200e:	601c      	str	r4, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8002010:	3201      	adds	r2, #1
                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002012:	f8ce 7000 	str.w	r7, [lr]
                    xNumberOfSuccessfulAllocations++;
 8002016:	6002      	str	r2, [r0, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8002018:	f00c fe2c 	bl	800ec74 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800201c:	0773      	lsls	r3, r6, #29
 800201e:	d00a      	beq.n	8002036 <pvPortMalloc+0xd2>
 8002020:	f001 fb54 	bl	80036cc <ulSetInterruptMask>
 8002024:	e7fe      	b.n	8002024 <pvPortMalloc+0xc0>
        if( pxEnd == NULL )
 8002026:	4e21      	ldr	r6, [pc, #132]	; (80020ac <pvPortMalloc+0x148>)
    vTaskSuspendAll();
 8002028:	f00c fe1c 	bl	800ec64 <vTaskSuspendAll>
        if( pxEnd == NULL )
 800202c:	6833      	ldr	r3, [r6, #0]
 800202e:	b173      	cbz	r3, 800204e <pvPortMalloc+0xea>
    ( void ) xTaskResumeAll();
 8002030:	f00c fe20 	bl	800ec74 <xTaskResumeAll>
 8002034:	2600      	movs	r6, #0
    return pvReturn;
}
 8002036:	4630      	mov	r0, r6
 8002038:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800203a:	f1c0 0008 	rsb	r0, r0, #8
                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 800203e:	43c3      	mvns	r3, r0
 8002040:	42a3      	cmp	r3, r4
 8002042:	d3f0      	bcc.n	8002026 <pvPortMalloc+0xc2>
                    xWantedSize += xAdditionalRequiredSize;
 8002044:	4404      	add	r4, r0
 8002046:	e796      	b.n	8001f76 <pvPortMalloc+0x12>
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 8002048:	f001 fb40 	bl	80036cc <ulSetInterruptMask>
 800204c:	e7fe      	b.n	800204c <pvPortMalloc+0xe8>
        if( pxEnd == NULL )
 800204e:	461c      	mov	r4, r3
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8002050:	4818      	ldr	r0, [pc, #96]	; (80020b4 <pvPortMalloc+0x150>)

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002052:	0745      	lsls	r5, r0, #29
 8002054:	d115      	bne.n	8002082 <pvPortMalloc+0x11e>
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
    xStart.xBlockSize = ( size_t ) 0;

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 8002056:	4601      	mov	r1, r0
 8002058:	4605      	mov	r5, r0
 800205a:	f500 42a0 	add.w	r2, r0, #20480	; 0x5000
    xStart.xBlockSize = ( size_t ) 0;
 800205e:	2000      	movs	r0, #0
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8002060:	3a08      	subs	r2, #8
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8002062:	f022 0207 	bic.w	r2, r2, #7
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8002066:	4f12      	ldr	r7, [pc, #72]	; (80020b0 <pvPortMalloc+0x14c>)
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8002068:	1a51      	subs	r1, r2, r1
    xStart.xBlockSize = ( size_t ) 0;
 800206a:	e9c7 5000 	strd	r5, r0, [r7]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 800206e:	6032      	str	r2, [r6, #0]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8002070:	e9c2 0000 	strd	r0, r0, [r2]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8002074:	e9c5 2100 	strd	r2, r1, [r5]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002078:	4a10      	ldr	r2, [pc, #64]	; (80020bc <pvPortMalloc+0x158>)
 800207a:	6011      	str	r1, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800207c:	4a11      	ldr	r2, [pc, #68]	; (80020c4 <pvPortMalloc+0x160>)
 800207e:	6011      	str	r1, [r2, #0]
}
 8002080:	e781      	b.n	8001f86 <pvPortMalloc+0x22>
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 8002082:	1dc1      	adds	r1, r0, #7
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8002084:	f021 0107 	bic.w	r1, r1, #7
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8002088:	460d      	mov	r5, r1
 800208a:	f500 42a0 	add.w	r2, r0, #20480	; 0x5000
 800208e:	e7e6      	b.n	800205e <pvPortMalloc+0xfa>
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 8002090:	f001 fb1c 	bl	80036cc <ulSetInterruptMask>
 8002094:	e7fe      	b.n	8002094 <pvPortMalloc+0x130>
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8002096:	f001 fb19 	bl	80036cc <ulSetInterruptMask>
 800209a:	e7fe      	b.n	800209a <pvPortMalloc+0x136>
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800209c:	4623      	mov	r3, r4
 800209e:	e7d7      	b.n	8002050 <pvPortMalloc+0xec>
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 80020a0:	f001 fb14 	bl	80036cc <ulSetInterruptMask>
 80020a4:	e7fe      	b.n	80020a4 <pvPortMalloc+0x140>
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80020a6:	f001 fb11 	bl	80036cc <ulSetInterruptMask>
 80020aa:	e7fe      	b.n	80020aa <pvPortMalloc+0x146>
 80020ac:	200056cc 	.word	0x200056cc
 80020b0:	2000a6e0 	.word	0x2000a6e0
 80020b4:	200056d0 	.word	0x200056d0
 80020b8:	2000a6cf 	.word	0x2000a6cf
 80020bc:	2000a6d4 	.word	0x2000a6d4
 80020c0:	2000a6d8 	.word	0x2000a6d8
 80020c4:	2000a6d0 	.word	0x2000a6d0

080020c8 <vPortFree>:
    if( pv != NULL )
 80020c8:	b1b0      	cbz	r0, 80020f8 <vPortFree+0x30>
{
 80020ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        heapVALIDATE_BLOCK_POINTER( pxLink );
 80020cc:	4e2f      	ldr	r6, [pc, #188]	; (800218c <vPortFree+0xc4>)
        puc -= xHeapStructSize;
 80020ce:	f1a0 0508 	sub.w	r5, r0, #8
        heapVALIDATE_BLOCK_POINTER( pxLink );
 80020d2:	42b5      	cmp	r5, r6
 80020d4:	4604      	mov	r4, r0
 80020d6:	d30c      	bcc.n	80020f2 <vPortFree+0x2a>
 80020d8:	4f2d      	ldr	r7, [pc, #180]	; (8002190 <vPortFree+0xc8>)
 80020da:	42bd      	cmp	r5, r7
 80020dc:	d809      	bhi.n	80020f2 <vPortFree+0x2a>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 80020de:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	da09      	bge.n	80020fa <vPortFree+0x32>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80020e6:	f850 1c08 	ldr.w	r1, [r0, #-8]
 80020ea:	b149      	cbz	r1, 8002100 <vPortFree+0x38>
 80020ec:	f001 faee 	bl	80036cc <ulSetInterruptMask>
 80020f0:	e7fe      	b.n	80020f0 <vPortFree+0x28>
        heapVALIDATE_BLOCK_POINTER( pxLink );
 80020f2:	f001 faeb 	bl	80036cc <ulSetInterruptMask>
 80020f6:	e7fe      	b.n	80020f6 <vPortFree+0x2e>
 80020f8:	4770      	bx	lr
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 80020fa:	f001 fae7 	bl	80036cc <ulSetInterruptMask>
 80020fe:	e7fe      	b.n	80020fe <vPortFree+0x36>
                    if( heapSUBTRACT_WILL_UNDERFLOW( pxLink->xBlockSize, xHeapStructSize ) == 0 )
 8002100:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
                heapFREE_BLOCK( pxLink );
 8002104:	4613      	mov	r3, r2
                    if( heapSUBTRACT_WILL_UNDERFLOW( pxLink->xBlockSize, xHeapStructSize ) == 0 )
 8002106:	f022 0207 	bic.w	r2, r2, #7
                heapFREE_BLOCK( pxLink );
 800210a:	f840 3c04 	str.w	r3, [r0, #-4]
                    if( heapSUBTRACT_WILL_UNDERFLOW( pxLink->xBlockSize, xHeapStructSize ) == 0 )
 800210e:	bb4a      	cbnz	r2, 8002164 <vPortFree+0x9c>
                vTaskSuspendAll();
 8002110:	f00c fda8 	bl	800ec64 <vTaskSuspendAll>
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8002114:	4a1f      	ldr	r2, [pc, #124]	; (8002194 <vPortFree+0xcc>)
 8002116:	f854 1c04 	ldr.w	r1, [r4, #-4]
 800211a:	6813      	ldr	r3, [r2, #0]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 800211c:	481e      	ldr	r0, [pc, #120]	; (8002198 <vPortFree+0xd0>)
                    xFreeBytesRemaining += pxLink->xBlockSize;
 800211e:	440b      	add	r3, r1
 8002120:	6013      	str	r3, [r2, #0]
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8002122:	4603      	mov	r3, r0
 8002124:	461a      	mov	r2, r3
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	429d      	cmp	r5, r3
 800212a:	d8fb      	bhi.n	8002124 <vPortFree+0x5c>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 800212c:	4282      	cmp	r2, r0
 800212e:	d006      	beq.n	800213e <vPortFree+0x76>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 8002130:	42b2      	cmp	r2, r6
 8002132:	d301      	bcc.n	8002138 <vPortFree+0x70>
 8002134:	42ba      	cmp	r2, r7
 8002136:	d902      	bls.n	800213e <vPortFree+0x76>
 8002138:	f001 fac8 	bl	80036cc <ulSetInterruptMask>
 800213c:	e7fe      	b.n	800213c <vPortFree+0x74>

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800213e:	6850      	ldr	r0, [r2, #4]
 8002140:	1814      	adds	r4, r2, r0
 8002142:	42a5      	cmp	r5, r4
 8002144:	d01d      	beq.n	8002182 <vPortFree+0xba>

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8002146:	1868      	adds	r0, r5, r1
 8002148:	4283      	cmp	r3, r0
 800214a:	d010      	beq.n	800216e <vPortFree+0xa6>
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800214c:	602b      	str	r3, [r5, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 800214e:	42aa      	cmp	r2, r5
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8002150:	bf18      	it	ne
 8002152:	6015      	strne	r5, [r2, #0]
                    xNumberOfSuccessfulFrees++;
 8002154:	4a11      	ldr	r2, [pc, #68]	; (800219c <vPortFree+0xd4>)
 8002156:	6813      	ldr	r3, [r2, #0]
 8002158:	3301      	adds	r3, #1
 800215a:	6013      	str	r3, [r2, #0]
}
 800215c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
                ( void ) xTaskResumeAll();
 8002160:	f00c bd88 	b.w	800ec74 <xTaskResumeAll>
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
 8002164:	f1a3 0208 	sub.w	r2, r3, #8
 8002168:	f010 f8f2 	bl	8012350 <memset>
 800216c:	e7d0      	b.n	8002110 <vPortFree+0x48>
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 800216e:	480c      	ldr	r0, [pc, #48]	; (80021a0 <vPortFree+0xd8>)
 8002170:	6800      	ldr	r0, [r0, #0]
 8002172:	4283      	cmp	r3, r0
 8002174:	d0ea      	beq.n	800214c <vPortFree+0x84>
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8002176:	e9d3 3000 	ldrd	r3, r0, [r3]
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 800217a:	4401      	add	r1, r0
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 800217c:	e9c5 3100 	strd	r3, r1, [r5]
 8002180:	e7e5      	b.n	800214e <vPortFree+0x86>
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002182:	4401      	add	r1, r0
 8002184:	4615      	mov	r5, r2
 8002186:	6051      	str	r1, [r2, #4]
        pxBlockToInsert = pxIterator;
 8002188:	e7dd      	b.n	8002146 <vPortFree+0x7e>
 800218a:	bf00      	nop
 800218c:	200056d0 	.word	0x200056d0
 8002190:	2000a6cf 	.word	0x2000a6cf
 8002194:	2000a6d0 	.word	0x2000a6d0
 8002198:	2000a6e0 	.word	0x2000a6e0
 800219c:	2000a6dc 	.word	0x2000a6dc
 80021a0:	200056cc 	.word	0x200056cc

080021a4 <rt_hw_console_output>:

rt_weak void rt_hw_console_output(const char *str)
{
    /* empty console output */

    myputstr(str);
 80021a4:	f7ff bd96 	b.w	8001cd4 <myputstr>

080021a8 <rt_kprintf>:
 * @param fmt is the format parameters.
 *
 * @return The number of characters actually written to buffer.
 */
rt_weak int rt_kprintf(const char *fmt, ...)
{
 80021a8:	b40f      	push	{r0, r1, r2, r3}
 80021aa:	b530      	push	{r4, r5, lr}
 80021ac:	b083      	sub	sp, #12
 80021ae:	ab06      	add	r3, sp, #24
    /* the return value of vsnprintf is the number of bytes that would be
     * written to buffer had if the size of the buffer been sufficiently
     * large excluding the terminating null byte. If the output string
     * would be larger than the rt_log_buf, we have to adjust the output
     * length. */
    length = rt_vsnprintf(rt_log_buf, sizeof(rt_log_buf) - 1, fmt, args);
 80021b0:	4d0a      	ldr	r5, [pc, #40]	; (80021dc <rt_kprintf+0x34>)
{
 80021b2:	f853 2b04 	ldr.w	r2, [r3], #4
    length = rt_vsnprintf(rt_log_buf, sizeof(rt_log_buf) - 1, fmt, args);
 80021b6:	217f      	movs	r1, #127	; 0x7f
 80021b8:	4628      	mov	r0, r5
    va_start(args, fmt);
 80021ba:	9301      	str	r3, [sp, #4]
    length = rt_vsnprintf(rt_log_buf, sizeof(rt_log_buf) - 1, fmt, args);
 80021bc:	f002 fe4e 	bl	8004e5c <rt_vsnprintf>
 80021c0:	4604      	mov	r4, r0
    if (length > RT_CONSOLEBUF_SIZE - 1)
    {
        length = RT_CONSOLEBUF_SIZE - 1;
    }

    rt_hw_console_output(rt_log_buf);
 80021c2:	4628      	mov	r0, r5
 80021c4:	f7ff ffee 	bl	80021a4 <rt_hw_console_output>

    va_end(args);

    return length;
}
 80021c8:	2c7f      	cmp	r4, #127	; 0x7f
 80021ca:	4620      	mov	r0, r4
 80021cc:	bf28      	it	cs
 80021ce:	207f      	movcs	r0, #127	; 0x7f
 80021d0:	b003      	add	sp, #12
 80021d2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80021d6:	b004      	add	sp, #16
 80021d8:	4770      	bx	lr
 80021da:	bf00      	nop
 80021dc:	2000a6e8 	.word	0x2000a6e8

080021e0 <vListInitialise>:

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80021e0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80021e4:	2200      	movs	r2, #0
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 80021e6:	f100 0308 	add.w	r3, r0, #8
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80021ea:	e9c0 3101 	strd	r3, r1, [r0, #4]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 80021ee:	e9c0 3303 	strd	r3, r3, [r0, #12]
    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80021f2:	6002      	str	r2, [r0, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop

080021f8 <vListInitialiseItem>:
void vListInitialiseItem( ListItem_t * const pxItem )
{
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80021f8:	2300      	movs	r3, #0
 80021fa:	6103      	str	r3, [r0, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop

08002200 <vListInsertEnd>:
    pxIndex->pxPrevious = pxNewListItem;

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8002200:	e9d0 2300 	ldrd	r2, r3, [r0]
{
 8002204:	b410      	push	{r4}
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002206:	689c      	ldr	r4, [r3, #8]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8002208:	3201      	adds	r2, #1
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800220a:	608c      	str	r4, [r1, #8]
    pxIndex->pxPrevious->pxNext = pxNewListItem;
 800220c:	689c      	ldr	r4, [r3, #8]
    pxNewListItem->pxNext = pxIndex;
 800220e:	604b      	str	r3, [r1, #4]
    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002210:	6061      	str	r1, [r4, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8002212:	6099      	str	r1, [r3, #8]

    traceRETURN_vListInsertEnd();
}
 8002214:	f85d 4b04 	ldr.w	r4, [sp], #4
    pxNewListItem->pxContainer = pxList;
 8002218:	6108      	str	r0, [r1, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 800221a:	6002      	str	r2, [r0, #0]
}
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop

08002220 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8002220:	b430      	push	{r4, r5}
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002222:	680d      	ldr	r5, [r1, #0]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8002224:	1c6b      	adds	r3, r5, #1
 8002226:	d010      	beq.n	800224a <vListInsert+0x2a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8002228:	f100 0308 	add.w	r3, r0, #8
 800222c:	461c      	mov	r4, r3
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	681a      	ldr	r2, [r3, #0]
 8002232:	42aa      	cmp	r2, r5
 8002234:	d9fa      	bls.n	800222c <vListInsert+0xc>

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8002236:	6802      	ldr	r2, [r0, #0]
    pxNewListItem->pxNext = pxIterator->pxNext;
 8002238:	604b      	str	r3, [r1, #4]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 800223a:	3201      	adds	r2, #1
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800223c:	6099      	str	r1, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 800223e:	608c      	str	r4, [r1, #8]
    pxIterator->pxNext = pxNewListItem;
 8002240:	6061      	str	r1, [r4, #4]
    pxNewListItem->pxContainer = pxList;
 8002242:	6108      	str	r0, [r1, #16]

    traceRETURN_vListInsert();
}
 8002244:	bc30      	pop	{r4, r5}
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8002246:	6002      	str	r2, [r0, #0]
}
 8002248:	4770      	bx	lr
        pxIterator = pxList->xListEnd.pxPrevious;
 800224a:	6904      	ldr	r4, [r0, #16]
    pxNewListItem->pxNext = pxIterator->pxNext;
 800224c:	6863      	ldr	r3, [r4, #4]
 800224e:	e7f2      	b.n	8002236 <vListInsert+0x16>

08002250 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002250:	4603      	mov	r3, r0
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002252:	6902      	ldr	r2, [r0, #16]
{
 8002254:	b410      	push	{r4}

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002256:	6854      	ldr	r4, [r2, #4]
    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002258:	6840      	ldr	r0, [r0, #4]
 800225a:	6899      	ldr	r1, [r3, #8]
    if( pxList->pxIndex == pxItemToRemove )
 800225c:	429c      	cmp	r4, r3
    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800225e:	6081      	str	r1, [r0, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002260:	6048      	str	r0, [r1, #4]
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002262:	bf08      	it	eq
 8002264:	6051      	streq	r1, [r2, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002266:	2100      	movs	r1, #0
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8002268:	6810      	ldr	r0, [r2, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
}
 800226a:	f85d 4b04 	ldr.w	r4, [sp], #4
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 800226e:	3801      	subs	r0, #1
    pxItemToRemove->pxContainer = NULL;
 8002270:	6119      	str	r1, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8002272:	6010      	str	r0, [r2, #0]
}
 8002274:	4770      	bx	lr
 8002276:	bf00      	nop

08002278 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 8002278:	b500      	push	{lr}
 800227a:	b09d      	sub	sp, #116	; 0x74

//	uint8_t c = 0;
	//float sum = 3.141592654;

  HAL_Init();
 800227c:	f003 fb2a 	bl	80058d4 <HAL_Init>
  }
}

static void SystemClock_Config(void)
{
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002280:	2300      	movs	r3, #0
 8002282:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
 8002286:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
 800228a:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800228e:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8002292:	e9cd 3305 	strd	r3, r3, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002296:	4a32      	ldr	r2, [pc, #200]	; (8002360 <main+0xe8>)
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002298:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800229a:	9302      	str	r3, [sp, #8]
 800229c:	9307      	str	r3, [sp, #28]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800229e:	6913      	ldr	r3, [r2, #16]
 80022a0:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80022a4:	6113      	str	r3, [r2, #16]
 80022a6:	6913      	ldr	r3, [r2, #16]
 80022a8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80022ac:	9301      	str	r3, [sp, #4]
 80022ae:	9b01      	ldr	r3, [sp, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80022b0:	6953      	ldr	r3, [r2, #20]
 80022b2:	071b      	lsls	r3, r3, #28
 80022b4:	d5fc      	bpl.n	80022b0 <main+0x38>
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022b6:	2302      	movs	r3, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 80022b8:	2021      	movs	r0, #33	; 0x21
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80022ba:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80022be:	f44f 5480 	mov.w	r4, #4096	; 0x1000
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80022c2:	e9cd 0108 	strd	r0, r1, [sp, #32]
  RCC_OscInitStruct.PLL.PLLN = 40;
  RCC_OscInitStruct.PLL.PLLP = 2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_3;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 80022c6:	2200      	movs	r2, #0
  RCC_OscInitStruct.PLL.PLLN = 40;
 80022c8:	2128      	movs	r1, #40	; 0x28
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80022ca:	e9cd 3316 	strd	r3, r3, [sp, #88]	; 0x58
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80022ce:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022d0:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 2;
 80022d2:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = 2;
 80022d4:	9318      	str	r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 80022d6:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_3;
 80022d8:	230c      	movs	r3, #12
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022da:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_3;
 80022dc:	9319      	str	r3, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80022de:	e9cd 221a 	strd	r2, r2, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 80022e2:	9413      	str	r4, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 40;
 80022e4:	9115      	str	r1, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022e6:	f005 fbd5 	bl	8007a94 <HAL_RCC_OscConfig>
 80022ea:	4603      	mov	r3, r0
 80022ec:	b100      	cbz	r0, 80022f0 <main+0x78>
  * @retval None
  */
void Error_Handler(void)
{
  /* User may add here some code to deal with this error */
  while(1)
 80022ee:	e7fe      	b.n	80022ee <main+0x76>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022f0:	221f      	movs	r2, #31
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80022f2:	2105      	movs	r1, #5
 80022f4:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022f6:	e9cd 4303 	strd	r4, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022fa:	e9cd 3305 	strd	r3, r3, [sp, #20]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80022fe:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002300:	9202      	str	r2, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002302:	f005 fa67 	bl	80077d4 <HAL_RCC_ClockConfig>
 8002306:	bb40      	cbnz	r0, 800235a <main+0xe2>
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8002308:	4a16      	ldr	r2, [pc, #88]	; (8002364 <main+0xec>)
 800230a:	6813      	ldr	r3, [r2, #0]
 800230c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002310:	f043 0320 	orr.w	r3, r3, #32
 8002314:	6013      	str	r3, [r2, #0]
  bsp_led_init();
 8002316:	f7ff f9bf 	bl	8001698 <bsp_led_init>
  bsp_lcd_init();
 800231a:	f7ff f96f 	bl	80015fc <bsp_lcd_init>
  MX_SPI2_Init();
 800231e:	f7ff f8d5 	bl	80014cc <MX_SPI2_Init>
  if (HAL_ICACHE_Enable() != HAL_OK)
 8002322:	f004 f985 	bl	8006630 <HAL_ICACHE_Enable>
 8002326:	4604      	mov	r4, r0
 8002328:	b9c0      	cbnz	r0, 800235c <main+0xe4>
  MX_GPDMA1_Init();
 800232a:	f7ff fde7 	bl	8001efc <MX_GPDMA1_Init>
  MX_USART2_UART_Init();
 800232e:	f7ff fa73 	bl	8001818 <MX_USART2_UART_Init>
  MX_UART4_Init();
 8002332:	f7ff fa2d 	bl	8001790 <MX_UART4_Init>
  MX_USB_PCD_Init();
 8002336:	f7ff fcdb 	bl	8001cf0 <MX_USB_PCD_Init>
  LCD_Init(1);
 800233a:	2001      	movs	r0, #1
 800233c:	f003 f936 	bl	80055ac <LCD_Init>
  Draw_Init();
 8002340:	f7ff fd92 	bl	8001e68 <Draw_Init>
  Draw_Clear(0);
 8002344:	4620      	mov	r0, r4
 8002346:	f7ff fda3 	bl	8001e90 <Draw_Clear>
  rt_kprintf("Hello World! \r\n");
 800234a:	4807      	ldr	r0, [pc, #28]	; (8002368 <main+0xf0>)
 800234c:	f7ff ff2c 	bl	80021a8 <rt_kprintf>
  MX_FREERTOS_Init();
 8002350:	f7ff f838 	bl	80013c4 <MX_FREERTOS_Init>
  vTaskStartScheduler();
 8002354:	f00c fc3e 	bl	800ebd4 <vTaskStartScheduler>
  while (1)
 8002358:	e7fe      	b.n	8002358 <main+0xe0>
  while(1)
 800235a:	e7fe      	b.n	800235a <main+0xe2>
 800235c:	e7fe      	b.n	800235c <main+0xe4>
 800235e:	bf00      	nop
 8002360:	44020800 	.word	0x44020800
 8002364:	40022000 	.word	0x40022000
 8002368:	08018360 	.word	0x08018360

0800236c <Error_Handler>:
 800236c:	e7fe      	b.n	800236c <Error_Handler>
 800236e:	bf00      	nop

08002370 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002370:	4b03      	ldr	r3, [pc, #12]	; (8002380 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8002372:	6802      	ldr	r2, [r0, #0]
 8002374:	429a      	cmp	r2, r3
 8002376:	d000      	beq.n	800237a <HAL_TIM_PeriodElapsedCallback+0xa>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002378:	4770      	bx	lr
    HAL_IncTick();
 800237a:	f003 bad1 	b.w	8005920 <HAL_IncTick>
 800237e:	bf00      	nop
 8002380:	40001000 	.word	0x40001000

08002384 <compute_response_length_from_request.isra.0>:

/* Computes the length of the expected response including checksum */
static unsigned int compute_response_length_from_request(modbus_t *ctx, uint8_t *req)
{
    int length;
    const int offset = ctx->backend->header_length;
 8002384:	6843      	ldr	r3, [r0, #4]

    switch (req[offset]) {
 8002386:	5cca      	ldrb	r2, [r1, r3]
 8002388:	3a01      	subs	r2, #1
 800238a:	2a16      	cmp	r2, #22
 800238c:	d80d      	bhi.n	80023aa <compute_response_length_from_request.isra.0+0x26>
 800238e:	e8df f002 	tbb	[pc, r2]
 8002392:	2020      	.short	0x2020
 8002394:	0c0c1414 	.word	0x0c0c1414
 8002398:	0c0c0c31 	.word	0x0c0c0c31
 800239c:	0c0c0c0c 	.word	0x0c0c0c0c
 80023a0:	0c110c0c 	.word	0x0c110c0c
 80023a4:	3311110c 	.word	0x3311110c
 80023a8:	14          	.byte	0x14
 80023a9:	00          	.byte	0x00
			return MSG_LENGTH_UNDEFINED;  /*  */
    case MODBUS_FC_MASK_WRITE_REGISTER:
        length = 7;
        break;
    default:
        length = 5;
 80023aa:	2205      	movs	r2, #5
    }

    return offset + length + ctx->backend->checksum_length;
 80023ac:	6880      	ldr	r0, [r0, #8]
 80023ae:	4413      	add	r3, r2
 80023b0:	4418      	add	r0, r3
 80023b2:	4770      	bx	lr
    switch (req[offset]) {
 80023b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 80023b8:	4770      	bx	lr
        length = 2 + 2 * (req[offset + 3] << 8 | req[offset + 4]);
 80023ba:	4419      	add	r1, r3
 80023bc:	f891 c003 	ldrb.w	ip, [r1, #3]
 80023c0:	790a      	ldrb	r2, [r1, #4]
    return offset + length + ctx->backend->checksum_length;
 80023c2:	6880      	ldr	r0, [r0, #8]
        length = 2 + 2 * (req[offset + 3] << 8 | req[offset + 4]);
 80023c4:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
 80023c8:	3201      	adds	r2, #1
 80023ca:	0052      	lsls	r2, r2, #1
    return offset + length + ctx->backend->checksum_length;
 80023cc:	4413      	add	r3, r2
 80023ce:	4418      	add	r0, r3
 80023d0:	4770      	bx	lr
        int nb = (req[offset + 3] << 8) | req[offset + 4];
 80023d2:	4419      	add	r1, r3
 80023d4:	78ca      	ldrb	r2, [r1, #3]
 80023d6:	7909      	ldrb	r1, [r1, #4]
    return offset + length + ctx->backend->checksum_length;
 80023d8:	6880      	ldr	r0, [r0, #8]
        int nb = (req[offset + 3] << 8) | req[offset + 4];
 80023da:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
        length = 2 + (nb / 8) + ((nb % 8) ? 1 : 0);
 80023de:	f011 0c07 	ands.w	ip, r1, #7
 80023e2:	bf18      	it	ne
 80023e4:	f04f 0c01 	movne.w	ip, #1
 80023e8:	10ca      	asrs	r2, r1, #3
 80023ea:	3202      	adds	r2, #2
 80023ec:	4462      	add	r2, ip
    return offset + length + ctx->backend->checksum_length;
 80023ee:	4413      	add	r3, r2
 80023f0:	4418      	add	r0, r3
 80023f2:	4770      	bx	lr
        length = 3;
 80023f4:	2203      	movs	r2, #3
 80023f6:	e7d9      	b.n	80023ac <compute_response_length_from_request.isra.0+0x28>
    switch (req[offset]) {
 80023f8:	2207      	movs	r2, #7
 80023fa:	e7d7      	b.n	80023ac <compute_response_length_from_request.isra.0+0x28>

080023fc <modbus_strerror>:
    switch (errnum) {
 80023fc:	4b17      	ldr	r3, [pc, #92]	; (800245c <modbus_strerror+0x60>)
 80023fe:	4403      	add	r3, r0
 8002400:	2b10      	cmp	r3, #16
 8002402:	d80c      	bhi.n	800241e <modbus_strerror+0x22>
 8002404:	e8df f003 	tbb	[pc, r3]
 8002408:	110f270d 	.word	0x110f270d
 800240c:	19171513 	.word	0x19171513
 8002410:	1f1d1b0b 	.word	0x1f1d1b0b
 8002414:	250b2321 	.word	0x250b2321
 8002418:	09          	.byte	0x09
 8002419:	00          	.byte	0x00
        return "Response not from requested slave";
 800241a:	4811      	ldr	r0, [pc, #68]	; (8002460 <modbus_strerror+0x64>)
 800241c:	4770      	bx	lr
        return strerror(errnum);
 800241e:	f010 ba4b 	b.w	80128b8 <strerror>
        return "Illegal function";
 8002422:	4810      	ldr	r0, [pc, #64]	; (8002464 <modbus_strerror+0x68>)
}
 8002424:	4770      	bx	lr
        return "Illegal data value";
 8002426:	4810      	ldr	r0, [pc, #64]	; (8002468 <modbus_strerror+0x6c>)
 8002428:	4770      	bx	lr
        return "Slave device or server failure";
 800242a:	4810      	ldr	r0, [pc, #64]	; (800246c <modbus_strerror+0x70>)
 800242c:	4770      	bx	lr
        return "Acknowledge";
 800242e:	4810      	ldr	r0, [pc, #64]	; (8002470 <modbus_strerror+0x74>)
 8002430:	4770      	bx	lr
        return "Slave device or server is busy";
 8002432:	4810      	ldr	r0, [pc, #64]	; (8002474 <modbus_strerror+0x78>)
 8002434:	4770      	bx	lr
        return "Negative acknowledge";
 8002436:	4810      	ldr	r0, [pc, #64]	; (8002478 <modbus_strerror+0x7c>)
 8002438:	4770      	bx	lr
        return "Memory parity error";
 800243a:	4810      	ldr	r0, [pc, #64]	; (800247c <modbus_strerror+0x80>)
 800243c:	4770      	bx	lr
        return "Gateway path unavailable";
 800243e:	4810      	ldr	r0, [pc, #64]	; (8002480 <modbus_strerror+0x84>)
 8002440:	4770      	bx	lr
        return "Target device failed to respond";
 8002442:	4810      	ldr	r0, [pc, #64]	; (8002484 <modbus_strerror+0x88>)
 8002444:	4770      	bx	lr
        return "Invalid CRC";
 8002446:	4810      	ldr	r0, [pc, #64]	; (8002488 <modbus_strerror+0x8c>)
 8002448:	4770      	bx	lr
        return "Invalid data";
 800244a:	4810      	ldr	r0, [pc, #64]	; (800248c <modbus_strerror+0x90>)
 800244c:	4770      	bx	lr
        return "Invalid exception code";
 800244e:	4810      	ldr	r0, [pc, #64]	; (8002490 <modbus_strerror+0x94>)
 8002450:	4770      	bx	lr
        return "Too many data";
 8002452:	4810      	ldr	r0, [pc, #64]	; (8002494 <modbus_strerror+0x98>)
 8002454:	4770      	bx	lr
    switch (errnum) {
 8002456:	4810      	ldr	r0, [pc, #64]	; (8002498 <modbus_strerror+0x9c>)
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	f94dbdb1 	.word	0xf94dbdb1
 8002460:	08018490 	.word	0x08018490
 8002464:	08018370 	.word	0x08018370
 8002468:	08018384 	.word	0x08018384
 800246c:	08018398 	.word	0x08018398
 8002470:	080183b8 	.word	0x080183b8
 8002474:	080183c4 	.word	0x080183c4
 8002478:	080183e4 	.word	0x080183e4
 800247c:	080183fc 	.word	0x080183fc
 8002480:	08018410 	.word	0x08018410
 8002484:	0801842c 	.word	0x0801842c
 8002488:	0801844c 	.word	0x0801844c
 800248c:	08018458 	.word	0x08018458
 8002490:	08018468 	.word	0x08018468
 8002494:	08018480 	.word	0x08018480
 8002498:	080184b4 	.word	0x080184b4

0800249c <modbus_flush>:
{
 800249c:	b538      	push	{r3, r4, r5, lr}
    if (ctx == NULL) {
 800249e:	b180      	cbz	r0, 80024c2 <modbus_flush+0x26>
    rc = ctx->backend->flush(ctx);
 80024a0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80024a2:	4604      	mov	r4, r0
 80024a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a6:	4798      	blx	r3
    if (rc != -1 && ctx->debug) {
 80024a8:	1c43      	adds	r3, r0, #1
    rc = ctx->backend->flush(ctx);
 80024aa:	4605      	mov	r5, r0
    if (rc != -1 && ctx->debug) {
 80024ac:	d001      	beq.n	80024b2 <modbus_flush+0x16>
 80024ae:	68a3      	ldr	r3, [r4, #8]
 80024b0:	b90b      	cbnz	r3, 80024b6 <modbus_flush+0x1a>
}
 80024b2:	4628      	mov	r0, r5
 80024b4:	bd38      	pop	{r3, r4, r5, pc}
        MODBUS_DEBUG("Bytes flushed (%d)\n", rc);
 80024b6:	4601      	mov	r1, r0
 80024b8:	4805      	ldr	r0, [pc, #20]	; (80024d0 <modbus_flush+0x34>)
 80024ba:	f7ff fe75 	bl	80021a8 <rt_kprintf>
}
 80024be:	4628      	mov	r0, r5
 80024c0:	bd38      	pop	{r3, r4, r5, pc}
        errno = EINVAL;
 80024c2:	2216      	movs	r2, #22
 80024c4:	4b03      	ldr	r3, [pc, #12]	; (80024d4 <modbus_flush+0x38>)
        return -1;
 80024c6:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
        errno = EINVAL;
 80024ca:	601a      	str	r2, [r3, #0]
        return -1;
 80024cc:	e7f1      	b.n	80024b2 <modbus_flush+0x16>
 80024ce:	bf00      	nop
 80024d0:	080184e4 	.word	0x080184e4
 80024d4:	200056c8 	.word	0x200056c8

080024d8 <response_exception>:
                              int exception_code,
                              uint8_t *rsp,
                              unsigned int to_flush,
                              const char *template,
                              ...)
{
 80024d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024da:	461e      	mov	r6, r3
	int rsp_length;

	/* Print debug message */
	if(ctx->debug) {
 80024dc:	6883      	ldr	r3, [r0, #8]
{
 80024de:	4605      	mov	r5, r0
 80024e0:	460c      	mov	r4, r1
 80024e2:	4617      	mov	r7, r2
 80024e4:	b083      	sub	sp, #12
	if(ctx->debug) {
 80024e6:	b96b      	cbnz	r3, 8002504 <response_exception+0x2c>
		va_start(ap, template);
		vfprintf(stderr, template, ap);
		va_end(ap);
	}
	/* Fluash if required */
	if(to_flush) {
 80024e8:	9b08      	ldr	r3, [sp, #32]
 80024ea:	b9b3      	cbnz	r3, 800251a <response_exception+0x42>
		_sleep_response_timeout(ctx);
		modbus_flush(ctx);
	}

	/* Build exception response */
	sft->function = sft->function + 0x80;
 80024ec:	6863      	ldr	r3, [r4, #4]
	rsp_length = ctx->backend->build_response_basis(sft, rsp);
 80024ee:	6aea      	ldr	r2, [r5, #44]	; 0x2c
	sft->function = sft->function + 0x80;
 80024f0:	3380      	adds	r3, #128	; 0x80
	rsp_length = ctx->backend->build_response_basis(sft, rsp);
 80024f2:	6992      	ldr	r2, [r2, #24]
 80024f4:	4620      	mov	r0, r4
 80024f6:	4631      	mov	r1, r6
	sft->function = sft->function + 0x80;
 80024f8:	6063      	str	r3, [r4, #4]
	rsp_length = ctx->backend->build_response_basis(sft, rsp);
 80024fa:	4790      	blx	r2
	rsp[rsp_length++] = exception_code;
 80024fc:	5437      	strb	r7, [r6, r0]

	return rsp_length;
}
 80024fe:	3001      	adds	r0, #1
 8002500:	b003      	add	sp, #12
 8002502:	bdf0      	pop	{r4, r5, r6, r7, pc}
		vfprintf(stderr, template, ap);
 8002504:	4b0e      	ldr	r3, [pc, #56]	; (8002540 <response_exception+0x68>)
		va_start(ap, template);
 8002506:	aa0a      	add	r2, sp, #40	; 0x28
		vfprintf(stderr, template, ap);
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800250c:	68d8      	ldr	r0, [r3, #12]
		va_start(ap, template);
 800250e:	9201      	str	r2, [sp, #4]
		vfprintf(stderr, template, ap);
 8002510:	f012 ff3a 	bl	8015388 <vfprintf>
	if(to_flush) {
 8002514:	9b08      	ldr	r3, [sp, #32]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d0e8      	beq.n	80024ec <response_exception+0x14>
	vTaskDelay( ctx->response_timeout.tv_sec * 1000 + ((long int) ctx->response_timeout.tv_usec) / 1000 );
 800251a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800251e:	69ab      	ldr	r3, [r5, #24]
 8002520:	4908      	ldr	r1, [pc, #32]	; (8002544 <response_exception+0x6c>)
 8002522:	696a      	ldr	r2, [r5, #20]
 8002524:	fb81 c103 	smull	ip, r1, r1, r3
 8002528:	17db      	asrs	r3, r3, #31
 800252a:	ebc3 13a1 	rsb	r3, r3, r1, asr #6
 800252e:	fb00 3002 	mla	r0, r0, r2, r3
 8002532:	f00c fb2d 	bl	800eb90 <vTaskDelay>
		modbus_flush(ctx);
 8002536:	4628      	mov	r0, r5
 8002538:	f7ff ffb0 	bl	800249c <modbus_flush>
 800253c:	e7d6      	b.n	80024ec <response_exception+0x14>
 800253e:	bf00      	nop
 8002540:	20000260 	.word	0x20000260
 8002544:	10624dd3 	.word	0x10624dd3

08002548 <_modbus_receive_msg>:
{	
 8002548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(ctx->debug) {
 800254c:	6883      	ldr	r3, [r0, #8]
{	
 800254e:	b087      	sub	sp, #28
 8002550:	4605      	mov	r5, r0
 8002552:	9101      	str	r1, [sp, #4]
 8002554:	9205      	str	r2, [sp, #20]
	if(ctx->debug) {
 8002556:	2b00      	cmp	r3, #0
 8002558:	f000 80e5 	beq.w	8002726 <_modbus_receive_msg+0x1de>
		if(msg_type == MSG_INDICATION){
 800255c:	2a00      	cmp	r2, #0
 800255e:	d147      	bne.n	80025f0 <_modbus_receive_msg+0xa8>
			MODBUS_DEBUG("Waiting for an indication... \r\n");
 8002560:	4897      	ldr	r0, [pc, #604]	; (80027c0 <_modbus_receive_msg+0x278>)
 8002562:	f7ff fe21 	bl	80021a8 <rt_kprintf>
	if(!ctx->backend->is_connected(ctx)) {
 8002566:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002568:	4628      	mov	r0, r5
 800256a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800256c:	4798      	blx	r3
 800256e:	2800      	cmp	r0, #0
 8002570:	f000 813c 	beq.w	80027ec <_modbus_receive_msg+0x2a4>
	length_to_read = ctx->backend->header_length + 1;
 8002574:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002576:	685c      	ldr	r4, [r3, #4]
 8002578:	3401      	adds	r4, #1
		if( (ctx->indication_timeout.tv_sec == 0) && (ctx->indication_timeout.tv_usec == 0) ) {
 800257a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800257c:	f8d5 9028 	ldr.w	r9, [r5, #40]	; 0x28
 8002580:	9202      	str	r2, [sp, #8]
	while(0 != length_to_read) {
 8002582:	2c00      	cmp	r4, #0
 8002584:	f000 8119 	beq.w	80027ba <_modbus_receive_msg+0x272>
 8002588:	2600      	movs	r6, #0
 800258a:	ea4f 72e9 	mov.w	r2, r9, asr #31
                MODBUS_DEBUG("<%.2X>", msg[msg_length + i]);
 800258e:	f8df 8258 	ldr.w	r8, [pc, #600]	; 80027e8 <_modbus_receive_msg+0x2a0>
	while(0 != length_to_read) {
 8002592:	9604      	str	r6, [sp, #16]
 8002594:	9203      	str	r2, [sp, #12]
		rc = ctx->backend->recv(ctx, msg + msg_length, length_to_read, recv_timeout);
 8002596:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800259a:	6adf      	ldr	r7, [r3, #44]	; 0x2c
		recv_timeout = p_tv->tv_sec * 1000 + p_tv->tv_usec / 1000;
 800259c:	4b89      	ldr	r3, [pc, #548]	; (80027c4 <_modbus_receive_msg+0x27c>)
		rc = ctx->backend->recv(ctx, msg + msg_length, length_to_read, recv_timeout);
 800259e:	4628      	mov	r0, r5
		recv_timeout = p_tv->tv_sec * 1000 + p_tv->tv_usec / 1000;
 80025a0:	fb83 2309 	smull	r2, r3, r3, r9
 80025a4:	9a03      	ldr	r2, [sp, #12]
 80025a6:	ebc2 13a3 	rsb	r3, r2, r3, asr #6
		rc = ctx->backend->recv(ctx, msg + msg_length, length_to_read, recv_timeout);
 80025aa:	9a02      	ldr	r2, [sp, #8]
 80025ac:	fb01 3302 	mla	r3, r1, r2, r3
 80025b0:	9a01      	ldr	r2, [sp, #4]
 80025b2:	eb02 0b06 	add.w	fp, r2, r6
 80025b6:	4659      	mov	r1, fp
 80025b8:	4622      	mov	r2, r4
 80025ba:	47b8      	blx	r7
		if(0 == rc) {
 80025bc:	4682      	mov	sl, r0
 80025be:	2800      	cmp	r0, #0
 80025c0:	f000 80a0 	beq.w	8002704 <_modbus_receive_msg+0x1bc>
		if(-1 == rc) {
 80025c4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80025c8:	f000 809f 	beq.w	800270a <_modbus_receive_msg+0x1c2>
        if (ctx->debug) {
 80025cc:	68ab      	ldr	r3, [r5, #8]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d132      	bne.n	8002638 <_modbus_receive_msg+0xf0>
		if(0 == length_to_read) {
 80025d2:	ebb4 040a 	subs.w	r4, r4, sl
		msg_length += rc;
 80025d6:	4456      	add	r6, sl
		if(0 == length_to_read) {
 80025d8:	d01c      	beq.n	8002614 <_modbus_receive_msg+0xcc>
 80025da:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
			(ctx->byte_timeout.tv_sec > 0 || ctx->byte_timeout.tv_usec > 0 ) ) {
 80025dc:	69ea      	ldr	r2, [r5, #28]
		if(length_to_read >0 && 
 80025de:	2a00      	cmp	r2, #0
 80025e0:	dd37      	ble.n	8002652 <_modbus_receive_msg+0x10a>
			(ctx->byte_timeout.tv_sec > 0 || ctx->byte_timeout.tv_usec > 0 ) ) {
 80025e2:	f8d5 9020 	ldr.w	r9, [r5, #32]
 80025e6:	9202      	str	r2, [sp, #8]
 80025e8:	ea4f 72e9 	mov.w	r2, r9, asr #31
 80025ec:	9203      	str	r2, [sp, #12]
	while(0 != length_to_read) {
 80025ee:	e7d2      	b.n	8002596 <_modbus_receive_msg+0x4e>
			MODBUS_DEBUG("Waiting for a confirmation... \r\n");
 80025f0:	4875      	ldr	r0, [pc, #468]	; (80027c8 <_modbus_receive_msg+0x280>)
 80025f2:	f7ff fdd9 	bl	80021a8 <rt_kprintf>
	if(!ctx->backend->is_connected(ctx)) {
 80025f6:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80025f8:	4628      	mov	r0, r5
 80025fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025fc:	4798      	blx	r3
 80025fe:	2800      	cmp	r0, #0
 8002600:	f000 80f4 	beq.w	80027ec <_modbus_receive_msg+0x2a4>
	length_to_read = ctx->backend->header_length + 1;
 8002604:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002606:	685c      	ldr	r4, [r3, #4]
 8002608:	3401      	adds	r4, #1
		tv.tv_sec = ctx->response_timeout.tv_sec;
 800260a:	696a      	ldr	r2, [r5, #20]
		tv.tv_usec = ctx->response_timeout.tv_usec;
 800260c:	f8d5 9018 	ldr.w	r9, [r5, #24]
		tv.tv_sec = ctx->response_timeout.tv_sec;
 8002610:	9202      	str	r2, [sp, #8]
		p_tv = &tv;
 8002612:	e7b6      	b.n	8002582 <_modbus_receive_msg+0x3a>
			switch(step) {
 8002614:	9b04      	ldr	r3, [sp, #16]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d03c      	beq.n	8002694 <_modbus_receive_msg+0x14c>
 800261a:	2b01      	cmp	r3, #1
 800261c:	d01e      	beq.n	800265c <_modbus_receive_msg+0x114>
	if (ctx->debug) {
 800261e:	68ab      	ldr	r3, [r5, #8]
 8002620:	2b00      	cmp	r3, #0
 8002622:	f040 80a2 	bne.w	800276a <_modbus_receive_msg+0x222>
	return ctx->backend->check_integrity(ctx, msg, msg_length);
 8002626:	4632      	mov	r2, r6
 8002628:	4628      	mov	r0, r5
 800262a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800262c:	9901      	ldr	r1, [sp, #4]
 800262e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
 8002630:	b007      	add	sp, #28
 8002632:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	return ctx->backend->check_integrity(ctx, msg, msg_length);
 8002636:	4718      	bx	r3
            for (i = 0; i < rc; i++)
 8002638:	2800      	cmp	r0, #0
 800263a:	ddca      	ble.n	80025d2 <_modbus_receive_msg+0x8a>
 800263c:	9b01      	ldr	r3, [sp, #4]
 800263e:	181f      	adds	r7, r3, r0
 8002640:	4437      	add	r7, r6
                MODBUS_DEBUG("<%.2X>", msg[msg_length + i]);
 8002642:	f81b 1b01 	ldrb.w	r1, [fp], #1
 8002646:	4640      	mov	r0, r8
 8002648:	f7ff fdae 	bl	80021a8 <rt_kprintf>
            for (i = 0; i < rc; i++)
 800264c:	455f      	cmp	r7, fp
 800264e:	d1f8      	bne.n	8002642 <_modbus_receive_msg+0xfa>
 8002650:	e7bf      	b.n	80025d2 <_modbus_receive_msg+0x8a>
			(ctx->byte_timeout.tv_sec > 0 || ctx->byte_timeout.tv_usec > 0 ) ) {
 8002652:	6a29      	ldr	r1, [r5, #32]
 8002654:	2900      	cmp	r1, #0
 8002656:	dd9e      	ble.n	8002596 <_modbus_receive_msg+0x4e>
 8002658:	4689      	mov	r9, r1
 800265a:	e7c4      	b.n	80025e6 <_modbus_receive_msg+0x9e>
				length_to_read = compute_data_length_after_meta(ctx, msg, msg_type);
 800265c:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
    int function = msg[ctx->backend->header_length];
 800265e:	9b01      	ldr	r3, [sp, #4]
 8002660:	684a      	ldr	r2, [r1, #4]
    if (msg_type == MSG_INDICATION) {
 8002662:	9805      	ldr	r0, [sp, #20]
    int function = msg[ctx->backend->header_length];
 8002664:	5c9b      	ldrb	r3, [r3, r2]
    if (msg_type == MSG_INDICATION) {
 8002666:	bb68      	cbnz	r0, 80026c4 <_modbus_receive_msg+0x17c>
        switch (function) {
 8002668:	2b15      	cmp	r3, #21
 800266a:	d83e      	bhi.n	80026ea <_modbus_receive_msg+0x1a2>
 800266c:	2b13      	cmp	r3, #19
 800266e:	d82f      	bhi.n	80026d0 <_modbus_receive_msg+0x188>
 8002670:	3b0f      	subs	r3, #15
 8002672:	2b01      	cmp	r3, #1
 8002674:	d802      	bhi.n	800267c <_modbus_receive_msg+0x134>
            length = msg[ctx->backend->header_length + 5];
 8002676:	9b01      	ldr	r3, [sp, #4]
 8002678:	441a      	add	r2, r3
    length += ctx->backend->checksum_length;
 800267a:	7954      	ldrb	r4, [r2, #5]
 800267c:	688b      	ldr	r3, [r1, #8]
 800267e:	441c      	add	r4, r3
				if( (msg_length + length_to_read) > ctx->backend->max_adu_lengeh ) {
 8002680:	68cb      	ldr	r3, [r1, #12]
 8002682:	1932      	adds	r2, r6, r4
 8002684:	429a      	cmp	r2, r3
 8002686:	f200 8087 	bhi.w	8002798 <_modbus_receive_msg+0x250>
		if(length_to_read >0 && 
 800268a:	2c00      	cmp	r4, #0
 800268c:	d0c7      	beq.n	800261e <_modbus_receive_msg+0xd6>
				step = _STEP_DATA;
 800268e:	2302      	movs	r3, #2
 8002690:	9304      	str	r3, [sp, #16]
 8002692:	e7a2      	b.n	80025da <_modbus_receive_msg+0x92>
                    msg[ctx->backend->header_length], msg_type);
 8002694:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002696:	9901      	ldr	r1, [sp, #4]
 8002698:	685a      	ldr	r2, [r3, #4]
 800269a:	5c8a      	ldrb	r2, [r1, r2]
    if (msg_type == MSG_INDICATION) {
 800269c:	9905      	ldr	r1, [sp, #20]
 800269e:	b9d9      	cbnz	r1, 80026d8 <_modbus_receive_msg+0x190>
        if (function <= MODBUS_FC_WRITE_SINGLE_REGISTER) {
 80026a0:	2a06      	cmp	r2, #6
 80026a2:	dd4d      	ble.n	8002740 <_modbus_receive_msg+0x1f8>
        } else if (function == MODBUS_FC_WRITE_MULTIPLE_COILS ||
 80026a4:	f1a2 010f 	sub.w	r1, r2, #15
 80026a8:	2901      	cmp	r1, #1
 80026aa:	d95c      	bls.n	8002766 <_modbus_receive_msg+0x21e>
        } else if (function == MODBUS_FC_MASK_WRITE_REGISTER) {
 80026ac:	2a16      	cmp	r2, #22
 80026ae:	d005      	beq.n	80026bc <_modbus_receive_msg+0x174>
        } else if (function == MODBUS_FC_WRITE_AND_READ_REGISTERS) {
 80026b0:	2a17      	cmp	r2, #23
 80026b2:	d06f      	beq.n	8002794 <_modbus_receive_msg+0x24c>
        } else if( (function == MODBUS_FC_WRITE_FILE_RECORD) ||
 80026b4:	3a14      	subs	r2, #20
 80026b6:	2a01      	cmp	r2, #1
 80026b8:	d8b1      	bhi.n	800261e <_modbus_receive_msg+0xd6>
 80026ba:	e014      	b.n	80026e6 <_modbus_receive_msg+0x19e>
        switch (function) {
 80026bc:	2406      	movs	r4, #6
					step = _STEP_META;
 80026be:	2201      	movs	r2, #1
 80026c0:	9204      	str	r2, [sp, #16]
 80026c2:	e78b      	b.n	80025dc <_modbus_receive_msg+0x94>
        if (function <= MODBUS_FC_READ_INPUT_REGISTERS ||
 80026c4:	2b04      	cmp	r3, #4
 80026c6:	dd03      	ble.n	80026d0 <_modbus_receive_msg+0x188>
 80026c8:	2b11      	cmp	r3, #17
 80026ca:	d001      	beq.n	80026d0 <_modbus_receive_msg+0x188>
            function == MODBUS_FC_REPORT_SLAVE_ID ||
 80026cc:	2b17      	cmp	r3, #23
 80026ce:	d146      	bne.n	800275e <_modbus_receive_msg+0x216>
			length = msg[ctx->backend->header_length + 1];
 80026d0:	9b01      	ldr	r3, [sp, #4]
 80026d2:	441a      	add	r2, r3
    length += ctx->backend->checksum_length;
 80026d4:	7854      	ldrb	r4, [r2, #1]
 80026d6:	e7d1      	b.n	800267c <_modbus_receive_msg+0x134>
        switch (function) {
 80026d8:	2a16      	cmp	r2, #22
 80026da:	d0ef      	beq.n	80026bc <_modbus_receive_msg+0x174>
 80026dc:	d803      	bhi.n	80026e6 <_modbus_receive_msg+0x19e>
 80026de:	2a06      	cmp	r2, #6
 80026e0:	d809      	bhi.n	80026f6 <_modbus_receive_msg+0x1ae>
 80026e2:	2a04      	cmp	r2, #4
 80026e4:	d80a      	bhi.n	80026fc <_modbus_receive_msg+0x1b4>
 80026e6:	2401      	movs	r4, #1
 80026e8:	e7e9      	b.n	80026be <_modbus_receive_msg+0x176>
        switch (function) {
 80026ea:	2b17      	cmp	r3, #23
 80026ec:	d1c6      	bne.n	800267c <_modbus_receive_msg+0x134>
            length = msg[ctx->backend->header_length + 9];
 80026ee:	9b01      	ldr	r3, [sp, #4]
 80026f0:	441a      	add	r2, r3
    length += ctx->backend->checksum_length;
 80026f2:	7a54      	ldrb	r4, [r2, #9]
            break;
 80026f4:	e7c2      	b.n	800267c <_modbus_receive_msg+0x134>
        switch (function) {
 80026f6:	3a0f      	subs	r2, #15
 80026f8:	2a01      	cmp	r2, #1
 80026fa:	d8f4      	bhi.n	80026e6 <_modbus_receive_msg+0x19e>
 80026fc:	2201      	movs	r2, #1
 80026fe:	2404      	movs	r4, #4
 8002700:	9204      	str	r2, [sp, #16]
 8002702:	e76b      	b.n	80025dc <_modbus_receive_msg+0x94>
			errno = ECONNRESET;
 8002704:	2283      	movs	r2, #131	; 0x83
 8002706:	4b31      	ldr	r3, [pc, #196]	; (80027cc <_modbus_receive_msg+0x284>)
 8002708:	601a      	str	r2, [r3, #0]
    if (ctx->debug) {
 800270a:	68ab      	ldr	r3, [r5, #8]
 800270c:	b9d3      	cbnz	r3, 8002744 <_modbus_receive_msg+0x1fc>
			if( (ctx->error_recovery & MODBUS_ERROR_RECOVERY_LINK) &&
 800270e:	68eb      	ldr	r3, [r5, #12]
 8002710:	079b      	lsls	r3, r3, #30
 8002712:	d503      	bpl.n	800271c <_modbus_receive_msg+0x1d4>
				(ctx->backend->backend_type == _MODBUS_BACKEND_TYPE_TCP) &&
 8002714:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
			if( (ctx->error_recovery & MODBUS_ERROR_RECOVERY_LINK) &&
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	2a01      	cmp	r2, #1
 800271a:	d02a      	beq.n	8002772 <_modbus_receive_msg+0x22a>
}
 800271c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002720:	b007      	add	sp, #28
 8002722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if(!ctx->backend->is_connected(ctx)) {
 8002726:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800272a:	4798      	blx	r3
 800272c:	2800      	cmp	r0, #0
 800272e:	d05d      	beq.n	80027ec <_modbus_receive_msg+0x2a4>
	length_to_read = ctx->backend->header_length + 1;
 8002730:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
	if(msg_type == MSG_INDICATION) {
 8002732:	9a05      	ldr	r2, [sp, #20]
	length_to_read = ctx->backend->header_length + 1;
 8002734:	685c      	ldr	r4, [r3, #4]
 8002736:	3401      	adds	r4, #1
	if(msg_type == MSG_INDICATION) {
 8002738:	2a00      	cmp	r2, #0
 800273a:	f47f af66 	bne.w	800260a <_modbus_receive_msg+0xc2>
 800273e:	e71c      	b.n	800257a <_modbus_receive_msg+0x32>
 8002740:	2404      	movs	r4, #4
 8002742:	e7bc      	b.n	80026be <_modbus_receive_msg+0x176>
        MODBUS_DEBUG("ERROR %s", modbus_strerror(errno));
 8002744:	4b21      	ldr	r3, [pc, #132]	; (80027cc <_modbus_receive_msg+0x284>)
 8002746:	6818      	ldr	r0, [r3, #0]
 8002748:	f7ff fe58 	bl	80023fc <modbus_strerror>
 800274c:	4601      	mov	r1, r0
 800274e:	4820      	ldr	r0, [pc, #128]	; (80027d0 <_modbus_receive_msg+0x288>)
 8002750:	f7ff fd2a 	bl	80021a8 <rt_kprintf>
			MODBUS_DEBUG(": %s \r\n",context);
 8002754:	491f      	ldr	r1, [pc, #124]	; (80027d4 <_modbus_receive_msg+0x28c>)
 8002756:	4820      	ldr	r0, [pc, #128]	; (80027d8 <_modbus_receive_msg+0x290>)
 8002758:	f7ff fd26 	bl	80021a8 <rt_kprintf>
 800275c:	e7d7      	b.n	800270e <_modbus_receive_msg+0x1c6>
        } else if(function == MODBUS_FC_WRITE_FILE_RECORD ||
 800275e:	3b14      	subs	r3, #20
 8002760:	2b01      	cmp	r3, #1
 8002762:	d88b      	bhi.n	800267c <_modbus_receive_msg+0x134>
 8002764:	e7b4      	b.n	80026d0 <_modbus_receive_msg+0x188>
 8002766:	2405      	movs	r4, #5
 8002768:	e7a9      	b.n	80026be <_modbus_receive_msg+0x176>
        MODBUS_DEBUG("\n");
 800276a:	481c      	ldr	r0, [pc, #112]	; (80027dc <_modbus_receive_msg+0x294>)
 800276c:	f7ff fd1c 	bl	80021a8 <rt_kprintf>
 8002770:	e759      	b.n	8002626 <_modbus_receive_msg+0xde>
				(errno == ECONNRESET || errno == ECONNREFUSED || errno == EBADF)) {
 8002772:	4e16      	ldr	r6, [pc, #88]	; (80027cc <_modbus_receive_msg+0x284>)
 8002774:	6834      	ldr	r4, [r6, #0]
				(ctx->backend->backend_type == _MODBUS_BACKEND_TYPE_TCP) &&
 8002776:	2c83      	cmp	r4, #131	; 0x83
 8002778:	d003      	beq.n	8002782 <_modbus_receive_msg+0x23a>
				(errno == ECONNRESET || errno == ECONNREFUSED || errno == EBADF)) {
 800277a:	2c92      	cmp	r4, #146	; 0x92
 800277c:	d001      	beq.n	8002782 <_modbus_receive_msg+0x23a>
 800277e:	2c09      	cmp	r4, #9
 8002780:	d1cc      	bne.n	800271c <_modbus_receive_msg+0x1d4>
void modbus_close(modbus_t *ctx)
{
	if(NULL == ctx) {
		return;
	}
	ctx->backend->close(ctx);
 8002782:	4628      	mov	r0, r5
 8002784:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002786:	4798      	blx	r3
	return ctx->backend->connect(ctx);
 8002788:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800278a:	4628      	mov	r0, r5
 800278c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800278e:	4798      	blx	r3
	            errno = saved_errno;
 8002790:	6034      	str	r4, [r6, #0]
 8002792:	e7c3      	b.n	800271c <_modbus_receive_msg+0x1d4>
 8002794:	2409      	movs	r4, #9
 8002796:	e792      	b.n	80026be <_modbus_receive_msg+0x176>
					errno = EMBBADDATA;
 8002798:	4a0c      	ldr	r2, [pc, #48]	; (80027cc <_modbus_receive_msg+0x284>)
 800279a:	4811      	ldr	r0, [pc, #68]	; (80027e0 <_modbus_receive_msg+0x298>)
    if (ctx->debug) {
 800279c:	68ab      	ldr	r3, [r5, #8]
					errno = EMBBADDATA;
 800279e:	6010      	str	r0, [r2, #0]
    if (ctx->debug) {
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d0bb      	beq.n	800271c <_modbus_receive_msg+0x1d4>
        MODBUS_DEBUG("ERROR %s", modbus_strerror(errno));
 80027a4:	f7ff fe2a 	bl	80023fc <modbus_strerror>
 80027a8:	4601      	mov	r1, r0
 80027aa:	4809      	ldr	r0, [pc, #36]	; (80027d0 <_modbus_receive_msg+0x288>)
 80027ac:	f7ff fcfc 	bl	80021a8 <rt_kprintf>
			MODBUS_DEBUG(": %s \r\n",context);
 80027b0:	490c      	ldr	r1, [pc, #48]	; (80027e4 <_modbus_receive_msg+0x29c>)
 80027b2:	4809      	ldr	r0, [pc, #36]	; (80027d8 <_modbus_receive_msg+0x290>)
 80027b4:	f7ff fcf8 	bl	80021a8 <rt_kprintf>
 80027b8:	e7b0      	b.n	800271c <_modbus_receive_msg+0x1d4>
	while(0 != length_to_read) {
 80027ba:	4626      	mov	r6, r4
 80027bc:	e72f      	b.n	800261e <_modbus_receive_msg+0xd6>
 80027be:	bf00      	nop
 80027c0:	080184f8 	.word	0x080184f8
 80027c4:	10624dd3 	.word	0x10624dd3
 80027c8:	08018518 	.word	0x08018518
 80027cc:	200056c8 	.word	0x200056c8
 80027d0:	080184cc 	.word	0x080184cc
 80027d4:	08018568 	.word	0x08018568
 80027d8:	080184d8 	.word	0x080184d8
 80027dc:	0801867c 	.word	0x0801867c
 80027e0:	06b2425b 	.word	0x06b2425b
 80027e4:	08018578 	.word	0x08018578
 80027e8:	08018570 	.word	0x08018570
		if(ctx->debug) {
 80027ec:	68ab      	ldr	r3, [r5, #8]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d094      	beq.n	800271c <_modbus_receive_msg+0x1d4>
			MODBUS_DEBUG("ERROR The Connection is not established! \r\n");
 80027f2:	4802      	ldr	r0, [pc, #8]	; (80027fc <_modbus_receive_msg+0x2b4>)
 80027f4:	f7ff fcd8 	bl	80021a8 <rt_kprintf>
 80027f8:	e790      	b.n	800271c <_modbus_receive_msg+0x1d4>
 80027fa:	bf00      	nop
 80027fc:	0801853c 	.word	0x0801853c

08002800 <modbus_reply>:
{
 8002800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002804:	b0cd      	sub	sp, #308	; 0x134
 8002806:	9206      	str	r2, [sp, #24]
	if(NULL == ctx) {
 8002808:	2800      	cmp	r0, #0
 800280a:	f000 836c 	beq.w	8002ee6 <modbus_reply+0x6e6>
	offset = ctx->backend->header_length;
 800280e:	4689      	mov	r9, r1
 8002810:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8002812:	4604      	mov	r4, r0
 8002814:	f8d2 a004 	ldr.w	sl, [r2, #4]
	sft.t_id = ctx->backend->get_response_tid(req);	//0
 8002818:	4648      	mov	r0, r9
	slave = req[offset - 1];
 800281a:	eb01 060a 	add.w	r6, r1, sl
	function = req[offset];
 800281e:	f811 b00a 	ldrb.w	fp, [r1, sl]
	slave = req[offset - 1];
 8002822:	f816 8c01 	ldrb.w	r8, [r6, #-1]
	address = (req[offset + 1] << 8) + req[offset + 2];
 8002826:	7871      	ldrb	r1, [r6, #1]
 8002828:	78b5      	ldrb	r5, [r6, #2]
	sft.t_id = ctx->backend->get_response_tid(req);	//0
 800282a:	69d2      	ldr	r2, [r2, #28]
	sft.function = function;
 800282c:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
	sft.slave = slave;
 8002830:	f8cd 8020 	str.w	r8, [sp, #32]
	address = (req[offset + 1] << 8) + req[offset + 2];
 8002834:	eb05 2501 	add.w	r5, r5, r1, lsl #8
 8002838:	461f      	mov	r7, r3
	sft.t_id = ctx->backend->get_response_tid(req);	//0
 800283a:	4790      	blx	r2
	switch(function)
 800283c:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
	address = (req[offset + 1] << 8) + req[offset + 2];
 8002840:	b2ad      	uxth	r5, r5
	sft.t_id = ctx->backend->get_response_tid(req);	//0
 8002842:	900a      	str	r0, [sp, #40]	; 0x28
	switch(function)
 8002844:	2a16      	cmp	r2, #22
 8002846:	d818      	bhi.n	800287a <modbus_reply+0x7a>
 8002848:	e8df f012 	tbh	[pc, r2, lsl #1]
 800284c:	005d005d 	.word	0x005d005d
 8002850:	00a500a5 	.word	0x00a500a5
 8002854:	0142012c 	.word	0x0142012c
 8002858:	001700ff 	.word	0x001700ff
 800285c:	00170017 	.word	0x00170017
 8002860:	00170017 	.word	0x00170017
 8002864:	00170017 	.word	0x00170017
 8002868:	020201ea 	.word	0x020201ea
 800286c:	00170109 	.word	0x00170109
 8002870:	00e70017 	.word	0x00e70017
 8002874:	00ea00e7 	.word	0x00ea00e7
 8002878:	017a      	.short	0x017a
		rsp_length = response_exception(ctx,
 800287a:	2201      	movs	r2, #1
 800287c:	4ba4      	ldr	r3, [pc, #656]	; (8002b10 <modbus_reply+0x310>)
 800287e:	9200      	str	r2, [sp, #0]
 8002880:	9301      	str	r3, [sp, #4]
 8002882:	4620      	mov	r0, r4
 8002884:	ab0b      	add	r3, sp, #44	; 0x2c
 8002886:	a908      	add	r1, sp, #32
 8002888:	f8cd b008 	str.w	fp, [sp, #8]
 800288c:	f7ff fe24 	bl	80024d8 <response_exception>
 8002890:	4602      	mov	r2, r0
    if (ctx->backend->backend_type == _MODBUS_BACKEND_TYPE_RTU &&
 8002892:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002894:	6819      	ldr	r1, [r3, #0]
 8002896:	b931      	cbnz	r1, 80028a6 <modbus_reply+0xa6>
 8002898:	f1b8 0f00 	cmp.w	r8, #0
 800289c:	d103      	bne.n	80028a6 <modbus_reply+0xa6>
        !(ctx->quirks & MODBUS_QUIRK_REPLY_TO_BROADCAST)) {
 800289e:	6926      	ldr	r6, [r4, #16]
        slave == MODBUS_BROADCAST_ADDRESS &&
 80028a0:	f016 0604 	ands.w	r6, r6, #4
 80028a4:	d02b      	beq.n	80028fe <modbus_reply+0xfe>
    msg_length = ctx->backend->send_msg_pre(msg, msg_length);
 80028a6:	ad0b      	add	r5, sp, #44	; 0x2c
 80028a8:	6a1b      	ldr	r3, [r3, #32]
 80028aa:	4611      	mov	r1, r2
 80028ac:	4628      	mov	r0, r5
 80028ae:	4798      	blx	r3
    if (ctx->debug) {
 80028b0:	68a3      	ldr	r3, [r4, #8]
    msg_length = ctx->backend->send_msg_pre(msg, msg_length);
 80028b2:	4682      	mov	sl, r0
    if (ctx->debug) {
 80028b4:	b17b      	cbz	r3, 80028d6 <modbus_reply+0xd6>
        for (i = 0; i < msg_length; i++)
 80028b6:	2800      	cmp	r0, #0
 80028b8:	dd0a      	ble.n	80028d0 <modbus_reply+0xd0>
 80028ba:	462e      	mov	r6, r5
            MODBUS_DEBUG("[%.2X]", msg[i]);
 80028bc:	4f95      	ldr	r7, [pc, #596]	; (8002b14 <modbus_reply+0x314>)
 80028be:	eb05 0800 	add.w	r8, r5, r0
 80028c2:	f816 1b01 	ldrb.w	r1, [r6], #1
 80028c6:	4638      	mov	r0, r7
 80028c8:	f7ff fc6e 	bl	80021a8 <rt_kprintf>
        for (i = 0; i < msg_length; i++)
 80028cc:	45b0      	cmp	r8, r6
 80028ce:	d1f8      	bne.n	80028c2 <modbus_reply+0xc2>
        MODBUS_DEBUG("\n");
 80028d0:	4891      	ldr	r0, [pc, #580]	; (8002b18 <modbus_reply+0x318>)
 80028d2:	f7ff fc69 	bl	80021a8 <rt_kprintf>
        MODBUS_DEBUG("ERROR %s", modbus_strerror(errno));
 80028d6:	4f91      	ldr	r7, [pc, #580]	; (8002b1c <modbus_reply+0x31c>)
 80028d8:	f8df 9258 	ldr.w	r9, [pc, #600]	; 8002b34 <modbus_reply+0x334>
	vTaskDelay( ctx->response_timeout.tv_sec * 1000 + ((long int) ctx->response_timeout.tv_usec) / 1000 );
 80028dc:	f8df 8258 	ldr.w	r8, [pc, #600]	; 8002b38 <modbus_reply+0x338>
        rc = ctx->backend->send(ctx, msg, msg_length);
 80028e0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80028e2:	4629      	mov	r1, r5
 80028e4:	4652      	mov	r2, sl
 80028e6:	4620      	mov	r0, r4
 80028e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ea:	4798      	blx	r3
        if (rc == -1) {
 80028ec:	1c41      	adds	r1, r0, #1
        rc = ctx->backend->send(ctx, msg, msg_length);
 80028ee:	4606      	mov	r6, r0
        if (rc == -1) {
 80028f0:	f000 81e6 	beq.w	8002cc0 <modbus_reply+0x4c0>
    if (rc > 0 && rc != msg_length) {
 80028f4:	2800      	cmp	r0, #0
 80028f6:	dd02      	ble.n	80028fe <modbus_reply+0xfe>
 80028f8:	4582      	cmp	sl, r0
 80028fa:	f040 82e5 	bne.w	8002ec8 <modbus_reply+0x6c8>
}
 80028fe:	4630      	mov	r0, r6
 8002900:	b04d      	add	sp, #308	; 0x134
 8002902:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		int start_bits = is_input ? mb_mapping->start_input_bits : mb_mapping->start_bits;
 8002906:	f1bb 0f02 	cmp.w	fp, #2
		uint8_t *tab_bits = is_input ? mb_mapping->tab_input_bits : mb_mapping->tab_bits;
 800290a:	e9d7 9308 	ldrd	r9, r3, [r7, #32]
		int start_bits = is_input ? mb_mapping->start_input_bits : mb_mapping->start_bits;
 800290e:	f000 827e 	beq.w	8002e0e <modbus_reply+0x60e>
		int nb_bits = is_input ? mb_mapping->nb_input_bits : mb_mapping->nb_bits;
 8002912:	e9d7 1300 	ldrd	r1, r3, [r7]
		const char *const name = is_input ? "read_input_bits" : "read_bits";
 8002916:	4882      	ldr	r0, [pc, #520]	; (8002b20 <modbus_reply+0x320>)
		int nb = (req[offset + 3] << 8) + req[offset + 4];
 8002918:	78f2      	ldrb	r2, [r6, #3]
 800291a:	f896 a004 	ldrb.w	sl, [r6, #4]
 800291e:	eb0a 2a02 	add.w	sl, sl, r2, lsl #8
		if( (nb < 1) || (MODBUS_MAX_READ_BITS < nb) ) {
 8002922:	f10a 32ff 	add.w	r2, sl, #4294967295	; 0xffffffff
 8002926:	f5b2 6ffa 	cmp.w	r2, #2000	; 0x7d0
 800292a:	f080 8275 	bcs.w	8002e18 <modbus_reply+0x618>
		} else if(mapping_address < 0 || (mapping_address + nb) > nb_bits) {
 800292e:	1aef      	subs	r7, r5, r3
 8002930:	f100 8241 	bmi.w	8002db6 <modbus_reply+0x5b6>
 8002934:	eb0a 0607 	add.w	r6, sl, r7
 8002938:	428e      	cmp	r6, r1
 800293a:	f300 823b 	bgt.w	8002db4 <modbus_reply+0x5b4>
			rsp_length = ctx->backend->build_response_basis(&sft, rsp);
 800293e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002940:	ad0b      	add	r5, sp, #44	; 0x2c
 8002942:	699b      	ldr	r3, [r3, #24]
 8002944:	4629      	mov	r1, r5
 8002946:	a808      	add	r0, sp, #32
 8002948:	4798      	blx	r3
			rsp[rsp_length++] = (nb / 8) + ( (nb % 8) ? 1 : 0 );
 800294a:	f01a 0307 	ands.w	r3, sl, #7
 800294e:	bf18      	it	ne
 8002950:	2301      	movne	r3, #1
			rsp_length = ctx->backend->build_response_basis(&sft, rsp);
 8002952:	4602      	mov	r2, r0
			rsp[rsp_length++] = (nb / 8) + ( (nb % 8) ? 1 : 0 );
 8002954:	eb03 03da 	add.w	r3, r3, sl, lsr #3
    for (i = address; i < address + nb; i++) {
 8002958:	42be      	cmp	r6, r7
			rsp[rsp_length++] = (nb / 8) + ( (nb % 8) ? 1 : 0 );
 800295a:	542b      	strb	r3, [r5, r0]
 800295c:	f102 0201 	add.w	r2, r2, #1
    for (i = address; i < address + nb; i++) {
 8002960:	f340 82b8 	ble.w	8002ed4 <modbus_reply+0x6d4>
 8002964:	1e7b      	subs	r3, r7, #1
 8002966:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800296a:	4437      	add	r7, r6
    int one_byte = 0;
 800296c:	2600      	movs	r6, #0
 800296e:	444b      	add	r3, r9
    int shift = 0;
 8002970:	4630      	mov	r0, r6
 8002972:	e003      	b.n	800297c <modbus_reply+0x17c>
            shift++;
 8002974:	3001      	adds	r0, #1
    for (i = address; i < address + nb; i++) {
 8002976:	429f      	cmp	r7, r3
 8002978:	f000 8288 	beq.w	8002e8c <modbus_reply+0x68c>
        one_byte |= tab_io_status[i] << shift;
 800297c:	f813 1f01 	ldrb.w	r1, [r3, #1]!
        if (shift == 7) {
 8002980:	2807      	cmp	r0, #7
        one_byte |= tab_io_status[i] << shift;
 8002982:	fa01 f100 	lsl.w	r1, r1, r0
 8002986:	ea46 0601 	orr.w	r6, r6, r1
        if (shift == 7) {
 800298a:	d1f3      	bne.n	8002974 <modbus_reply+0x174>
            rsp[offset++] = one_byte;
 800298c:	54ae      	strb	r6, [r5, r2]
            one_byte = shift = 0;
 800298e:	2600      	movs	r6, #0
            rsp[offset++] = one_byte;
 8002990:	3201      	adds	r2, #1
            one_byte = shift = 0;
 8002992:	4630      	mov	r0, r6
 8002994:	e7ef      	b.n	8002976 <modbus_reply+0x176>
            is_input ? mb_mapping->start_input_registers : mb_mapping->start_registers;
 8002996:	f1bb 0f04 	cmp.w	fp, #4
            is_input ? mb_mapping->tab_input_registers : mb_mapping->tab_registers;
 800299a:	e9d7 390a 	ldrd	r3, r9, [r7, #40]	; 0x28
            is_input ? mb_mapping->start_input_registers : mb_mapping->start_registers;
 800299e:	f000 8231 	beq.w	8002e04 <modbus_reply+0x604>
            is_input ? mb_mapping->nb_input_registers : mb_mapping->nb_registers;
 80029a2:	e9d7 1306 	ldrd	r1, r3, [r7, #24]
        const char *const name = is_input ? "read_input_registers" : "read_registers";
 80029a6:	4a5f      	ldr	r2, [pc, #380]	; (8002b24 <modbus_reply+0x324>)
        int nb = (req[offset + 3] << 8) + req[offset + 4];
 80029a8:	78f0      	ldrb	r0, [r6, #3]
 80029aa:	f896 a004 	ldrb.w	sl, [r6, #4]
 80029ae:	eb0a 2a00 	add.w	sl, sl, r0, lsl #8
		if (nb < 1 || MODBUS_MAX_READ_REGISTERS < nb) {
 80029b2:	f10a 37ff 	add.w	r7, sl, #4294967295	; 0xffffffff
 80029b6:	2f7c      	cmp	r7, #124	; 0x7c
 80029b8:	f200 8245 	bhi.w	8002e46 <modbus_reply+0x646>
        } else if (mapping_address < 0 || (mapping_address + nb) > nb_registers) {
 80029bc:	1aee      	subs	r6, r5, r3
 80029be:	f100 81ea 	bmi.w	8002d96 <modbus_reply+0x596>
 80029c2:	eb0a 0b06 	add.w	fp, sl, r6
 80029c6:	458b      	cmp	fp, r1
 80029c8:	f300 81e4 	bgt.w	8002d94 <modbus_reply+0x594>
            rsp_length = ctx->backend->build_response_basis(&sft, rsp);
 80029cc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80029ce:	ad0b      	add	r5, sp, #44	; 0x2c
 80029d0:	4629      	mov	r1, r5
 80029d2:	699b      	ldr	r3, [r3, #24]
 80029d4:	a808      	add	r0, sp, #32
 80029d6:	4798      	blx	r3
            rsp[rsp_length++] = nb << 1;
 80029d8:	ea4f 0a4a 	mov.w	sl, sl, lsl #1
            for (i = mapping_address; i < mapping_address + nb; i++) {
 80029dc:	45b3      	cmp	fp, r6
            rsp[rsp_length++] = nb << 1;
 80029de:	f805 a000 	strb.w	sl, [r5, r0]
 80029e2:	f100 0201 	add.w	r2, r0, #1
            for (i = mapping_address; i < mapping_address + nb; i++) {
 80029e6:	f340 8275 	ble.w	8002ed4 <modbus_reply+0x6d4>
 80029ea:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80029ee:	3b01      	subs	r3, #1
 80029f0:	eb09 0343 	add.w	r3, r9, r3, lsl #1
 80029f4:	f1a9 0902 	sub.w	r9, r9, #2
 80029f8:	eb09 0b4b 	add.w	fp, r9, fp, lsl #1
 80029fc:	1829      	adds	r1, r5, r0
                rsp[rsp_length++] = tab_registers[i] >> 8;
 80029fe:	f833 2f02 	ldrh.w	r2, [r3, #2]!
 8002a02:	0a12      	lsrs	r2, r2, #8
 8002a04:	704a      	strb	r2, [r1, #1]
                rsp[rsp_length++] = tab_registers[i] & 0xFF;
 8002a06:	881a      	ldrh	r2, [r3, #0]
            for (i = mapping_address; i < mapping_address + nb; i++) {
 8002a08:	459b      	cmp	fp, r3
                rsp[rsp_length++] = tab_registers[i] & 0xFF;
 8002a0a:	f801 2f02 	strb.w	r2, [r1, #2]!
            for (i = mapping_address; i < mapping_address + nb; i++) {
 8002a0e:	d1f6      	bne.n	80029fe <modbus_reply+0x1fe>
 8002a10:	1cc2      	adds	r2, r0, #3
    if (ctx->backend->backend_type == _MODBUS_BACKEND_TYPE_RTU &&
 8002a12:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
                rsp[rsp_length++] = tab_registers[i] & 0xFF;
 8002a14:	eb02 0247 	add.w	r2, r2, r7, lsl #1
 8002a18:	e73c      	b.n	8002894 <modbus_reply+0x94>
	int rsp_length = 0;
 8002a1a:	2200      	movs	r2, #0
    if (ctx->backend->backend_type == _MODBUS_BACKEND_TYPE_RTU &&
 8002a1c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002a1e:	e739      	b.n	8002894 <modbus_reply+0x94>
		int mapping_address = address - mb_mapping->start_registers;
 8002a20:	69fb      	ldr	r3, [r7, #28]
		if (mapping_address < 0 || mapping_address >= mb_mapping->nb_registers) {
 8002a22:	1aea      	subs	r2, r5, r3
 8002a24:	d403      	bmi.n	8002a2e <modbus_reply+0x22e>
 8002a26:	69bb      	ldr	r3, [r7, #24]
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	f300 8193 	bgt.w	8002d54 <modbus_reply+0x554>
				response_exception(ctx,
 8002a2e:	2600      	movs	r6, #0
 8002a30:	4b3d      	ldr	r3, [pc, #244]	; (8002b28 <modbus_reply+0x328>)
 8002a32:	2202      	movs	r2, #2
 8002a34:	9301      	str	r3, [sp, #4]
 8002a36:	4620      	mov	r0, r4
 8002a38:	ab0b      	add	r3, sp, #44	; 0x2c
 8002a3a:	a908      	add	r1, sp, #32
 8002a3c:	9502      	str	r5, [sp, #8]
 8002a3e:	9600      	str	r6, [sp, #0]
 8002a40:	f7ff fd4a 	bl	80024d8 <response_exception>
    if (ctx->backend->backend_type == _MODBUS_BACKEND_TYPE_RTU &&
 8002a44:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
				response_exception(ctx,
 8002a46:	4602      	mov	r2, r0
			break;
 8002a48:	e724      	b.n	8002894 <modbus_reply+0x94>
		if (ctx->debug) {
 8002a4a:	68a3      	ldr	r3, [r4, #8]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	f040 81f6 	bne.w	8002e3e <modbus_reply+0x63e>
		errno = ENOPROTOOPT;
 8002a52:	2263      	movs	r2, #99	; 0x63
 8002a54:	4b31      	ldr	r3, [pc, #196]	; (8002b1c <modbus_reply+0x31c>)
		return -1;
 8002a56:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
		errno = ENOPROTOOPT;
 8002a5a:	601a      	str	r2, [r3, #0]
		return -1;
 8002a5c:	e74f      	b.n	80028fe <modbus_reply+0xfe>
		rsp_length = ctx->backend->build_response_basis(&sft, rsp);
 8002a5e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002a60:	f10d 092c 	add.w	r9, sp, #44	; 0x2c
 8002a64:	4649      	mov	r1, r9
 8002a66:	699b      	ldr	r3, [r3, #24]
 8002a68:	a808      	add	r0, sp, #32
 8002a6a:	4798      	blx	r3
		rsp[rsp_length++] = _REPORT_SLAVE_ID;
 8002a6c:	25b4      	movs	r5, #180	; 0xb4
		rsp[rsp_length++] = 0xFF;
 8002a6e:	21ff      	movs	r1, #255	; 0xff
		rsp_length = ctx->backend->build_response_basis(&sft, rsp);
 8002a70:	4607      	mov	r7, r0
		rsp[byte_count_pos] = rsp_length - byte_count_pos - 1;
 8002a72:	f04f 0e0b 	mov.w	lr, #11
		rsp[rsp_length++] = _REPORT_SLAVE_ID;
 8002a76:	eb09 0200 	add.w	r2, r9, r0
		rsp[rsp_length++] = 0xFF;
 8002a7a:	1cc6      	adds	r6, r0, #3
		memcpy(rsp + rsp_length, "LMB" LIBMODBUS_VERSION_STRING, str_len);
 8002a7c:	f8df c0bc 	ldr.w	ip, [pc, #188]	; 8002b3c <modbus_reply+0x33c>
		rsp[rsp_length++] = _REPORT_SLAVE_ID;
 8002a80:	7055      	strb	r5, [r2, #1]
		memcpy(rsp + rsp_length, "LMB" LIBMODBUS_VERSION_STRING, str_len);
 8002a82:	eb09 0506 	add.w	r5, r9, r6
		rsp[rsp_length++] = 0xFF;
 8002a86:	7091      	strb	r1, [r2, #2]
		rsp_length += str_len;
 8002a88:	f100 020c 	add.w	r2, r0, #12
		memcpy(rsp + rsp_length, "LMB" LIBMODBUS_VERSION_STRING, str_len);
 8002a8c:	e8bc 0003 	ldmia.w	ip!, {r0, r1}
 8002a90:	f849 0006 	str.w	r0, [r9, r6]
 8002a94:	6069      	str	r1, [r5, #4]
 8002a96:	f89c 1000 	ldrb.w	r1, [ip]
    if (ctx->backend->backend_type == _MODBUS_BACKEND_TYPE_RTU &&
 8002a9a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
		memcpy(rsp + rsp_length, "LMB" LIBMODBUS_VERSION_STRING, str_len);
 8002a9c:	7229      	strb	r1, [r5, #8]
		rsp[byte_count_pos] = rsp_length - byte_count_pos - 1;
 8002a9e:	f809 e007 	strb.w	lr, [r9, r7]
	break;
 8002aa2:	e6f7      	b.n	8002894 <modbus_reply+0x94>
		int mapping_address = address - mb_mapping->start_bits;
 8002aa4:	687b      	ldr	r3, [r7, #4]
        if (mapping_address < 0 || mapping_address >= mb_mapping->nb_bits) {
 8002aa6:	ebb5 0b03 	subs.w	fp, r5, r3
 8002aaa:	f100 80ed 	bmi.w	8002c88 <modbus_reply+0x488>
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	455b      	cmp	r3, fp
 8002ab2:	f340 80e9 	ble.w	8002c88 <modbus_reply+0x488>
        rsp_length = compute_response_length_from_request(ctx, (uint8_t *) req);
 8002ab6:	f8d4 a02c 	ldr.w	sl, [r4, #44]	; 0x2c
 8002aba:	4649      	mov	r1, r9
 8002abc:	4650      	mov	r0, sl
 8002abe:	f7ff fc61 	bl	8002384 <compute_response_length_from_request.isra.0>
        if (rsp_length != req_length) {
 8002ac2:	9a06      	ldr	r2, [sp, #24]
 8002ac4:	4282      	cmp	r2, r0
 8002ac6:	f000 81c7 	beq.w	8002e58 <modbus_reply+0x658>
            rsp_length = response_exception(
 8002aca:	2500      	movs	r5, #0
 8002acc:	4b17      	ldr	r3, [pc, #92]	; (8002b2c <modbus_reply+0x32c>)
 8002ace:	e013      	b.n	8002af8 <modbus_reply+0x2f8>
		int mapping_address = address - mb_mapping->start_registers;
 8002ad0:	69fb      	ldr	r3, [r7, #28]
		if (mapping_address < 0 || mapping_address >= mb_mapping->nb_registers) {
 8002ad2:	ebb5 0b03 	subs.w	fp, r5, r3
 8002ad6:	d4aa      	bmi.n	8002a2e <modbus_reply+0x22e>
 8002ad8:	69bb      	ldr	r3, [r7, #24]
 8002ada:	455b      	cmp	r3, fp
 8002adc:	dda7      	ble.n	8002a2e <modbus_reply+0x22e>
		rsp_length = compute_response_length_from_request(ctx, (uint8_t *) req);
 8002ade:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002ae0:	4649      	mov	r1, r9
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	9307      	str	r3, [sp, #28]
 8002ae6:	f7ff fc4d 	bl	8002384 <compute_response_length_from_request.isra.0>
		if (rsp_length != req_length) {
 8002aea:	9a06      	ldr	r2, [sp, #24]
 8002aec:	9b07      	ldr	r3, [sp, #28]
 8002aee:	4282      	cmp	r2, r0
 8002af0:	f000 81e1 	beq.w	8002eb6 <modbus_reply+0x6b6>
			rsp_length = response_exception(
 8002af4:	2500      	movs	r5, #0
 8002af6:	4b0e      	ldr	r3, [pc, #56]	; (8002b30 <modbus_reply+0x330>)
				rsp_length = response_exception(ctx,
 8002af8:	9301      	str	r3, [sp, #4]
 8002afa:	9202      	str	r2, [sp, #8]
 8002afc:	ab0b      	add	r3, sp, #44	; 0x2c
 8002afe:	2203      	movs	r2, #3
 8002b00:	4620      	mov	r0, r4
 8002b02:	a908      	add	r1, sp, #32
 8002b04:	9500      	str	r5, [sp, #0]
 8002b06:	f7ff fce7 	bl	80024d8 <response_exception>
    if (ctx->backend->backend_type == _MODBUS_BACKEND_TYPE_RTU &&
 8002b0a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
				rsp_length = response_exception(ctx,
 8002b0c:	4602      	mov	r2, r0
				break;
 8002b0e:	e6c1      	b.n	8002894 <modbus_reply+0x94>
 8002b10:	08018904 	.word	0x08018904
 8002b14:	0801892c 	.word	0x0801892c
 8002b18:	0801867c 	.word	0x0801867c
 8002b1c:	200056c8 	.word	0x200056c8
 8002b20:	08018598 	.word	0x08018598
 8002b24:	080185bc 	.word	0x080185bc
 8002b28:	080186c0 	.word	0x080186c0
 8002b2c:	08018644 	.word	0x08018644
 8002b30:	080186f0 	.word	0x080186f0
 8002b34:	080184cc 	.word	0x080184cc
 8002b38:	10624dd3 	.word	0x10624dd3
 8002b3c:	080187fc 	.word	0x080187fc
		int nb_write = (req[offset + 7] << 8) + req[offset + 8];
 8002b40:	79f3      	ldrb	r3, [r6, #7]
 8002b42:	7a32      	ldrb	r2, [r6, #8]
		int nb = (req[offset + 3] << 8) + req[offset + 4];
 8002b44:	78f1      	ldrb	r1, [r6, #3]
		int nb_write = (req[offset + 7] << 8) + req[offset + 8];
 8002b46:	eb02 2203 	add.w	r2, r2, r3, lsl #8
		int nb = (req[offset + 3] << 8) + req[offset + 4];
 8002b4a:	7933      	ldrb	r3, [r6, #4]
 8002b4c:	eb03 2301 	add.w	r3, r3, r1, lsl #8
		if (nb_write < 1 || MODBUS_MAX_WR_WRITE_REGISTERS < nb_write || nb < 1 ||
 8002b50:	1e51      	subs	r1, r2, #1
 8002b52:	2978      	cmp	r1, #120	; 0x78
 8002b54:	f200 809b 	bhi.w	8002c8e <modbus_reply+0x48e>
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	f000 8098 	beq.w	8002c8e <modbus_reply+0x48e>
 8002b5e:	2b7d      	cmp	r3, #125	; 0x7d
 8002b60:	f300 8095 	bgt.w	8002c8e <modbus_reply+0x48e>
		int nb_write_bytes = req[offset + 9];
 8002b64:	7a71      	ldrb	r1, [r6, #9]
			MODBUS_MAX_WR_READ_REGISTERS < nb || nb_write_bytes != nb_write * 2) {
 8002b66:	ebb1 0f42 	cmp.w	r1, r2, lsl #1
 8002b6a:	f040 8090 	bne.w	8002c8e <modbus_reply+0x48e>
		uint16_t address_write = (req[offset + 5] << 8) + req[offset + 6];
 8002b6e:	7971      	ldrb	r1, [r6, #5]
 8002b70:	79b0      	ldrb	r0, [r6, #6]
		int mapping_address = address - mb_mapping->start_registers;
 8002b72:	46ac      	mov	ip, r5
		uint16_t address_write = (req[offset + 5] << 8) + req[offset + 6];
 8002b74:	eb00 2001 	add.w	r0, r0, r1, lsl #8
		int mapping_address = address - mb_mapping->start_registers;
 8002b78:	69f9      	ldr	r1, [r7, #28]
		int mapping_address_write = address_write - mb_mapping->start_registers;
 8002b7a:	b280      	uxth	r0, r0
		} else if (mapping_address < 0 ||
 8002b7c:	ebb5 0901 	subs.w	r9, r5, r1
		int mapping_address_write = address_write - mb_mapping->start_registers;
 8002b80:	eba0 0a01 	sub.w	sl, r0, r1
		} else if (mapping_address < 0 ||
 8002b84:	f100 81e5 	bmi.w	8002f52 <modbus_reply+0x752>
				   (mapping_address + nb) > mb_mapping->nb_registers ||
 8002b88:	f8d7 c018 	ldr.w	ip, [r7, #24]
 8002b8c:	eb03 0109 	add.w	r1, r3, r9
		} else if (mapping_address < 0 ||
 8002b90:	4561      	cmp	r1, ip
				   (mapping_address + nb) > mb_mapping->nb_registers ||
 8002b92:	9106      	str	r1, [sp, #24]
		} else if (mapping_address < 0 ||
 8002b94:	f300 81db 	bgt.w	8002f4e <modbus_reply+0x74e>
				   (mapping_address + nb) > mb_mapping->nb_registers ||
 8002b98:	f1ba 0f00 	cmp.w	sl, #0
 8002b9c:	f2c0 81d7 	blt.w	8002f4e <modbus_reply+0x74e>
				   (mapping_address_write + nb_write) > mb_mapping->nb_registers) {
 8002ba0:	eb02 0b0a 	add.w	fp, r2, sl
				   mapping_address_write < 0 ||
 8002ba4:	45dc      	cmp	ip, fp
 8002ba6:	f2c0 81d2 	blt.w	8002f4e <modbus_reply+0x74e>
			rsp_length = ctx->backend->build_response_basis(&sft, rsp);
 8002baa:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002bac:	ad0b      	add	r5, sp, #44	; 0x2c
 8002bae:	6992      	ldr	r2, [r2, #24]
 8002bb0:	4629      	mov	r1, r5
 8002bb2:	a808      	add	r0, sp, #32
 8002bb4:	9307      	str	r3, [sp, #28]
 8002bb6:	4790      	blx	r2
			rsp[rsp_length++] = nb << 1;
 8002bb8:	9b07      	ldr	r3, [sp, #28]
			for (i = mapping_address_write, j = 10; i < mapping_address_write + nb_write;
 8002bba:	45d3      	cmp	fp, sl
			rsp[rsp_length++] = nb << 1;
 8002bbc:	ea4f 0243 	mov.w	r2, r3, lsl #1
 8002bc0:	542a      	strb	r2, [r5, r0]
 8002bc2:	f100 0201 	add.w	r2, r0, #1
			for (i = mapping_address_write, j = 10; i < mapping_address_write + nb_write;
 8002bc6:	dd0e      	ble.n	8002be6 <modbus_reply+0x3e6>
				mb_mapping->tab_registers[i] =
 8002bc8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002bca:	eb01 0a4a 	add.w	sl, r1, sl, lsl #1
 8002bce:	eb01 0b4b 	add.w	fp, r1, fp, lsl #1
					(req[offset + j] << 8) + req[offset + j + 1];
 8002bd2:	f896 c00a 	ldrb.w	ip, [r6, #10]
 8002bd6:	7af1      	ldrb	r1, [r6, #11]
			for (i = mapping_address_write, j = 10; i < mapping_address_write + nb_write;
 8002bd8:	3602      	adds	r6, #2
					(req[offset + j] << 8) + req[offset + j + 1];
 8002bda:	eb01 210c 	add.w	r1, r1, ip, lsl #8
				mb_mapping->tab_registers[i] =
 8002bde:	f82a 1b02 	strh.w	r1, [sl], #2
			for (i = mapping_address_write, j = 10; i < mapping_address_write + nb_write;
 8002be2:	45da      	cmp	sl, fp
 8002be4:	d1f5      	bne.n	8002bd2 <modbus_reply+0x3d2>
			for (i = mapping_address; i < mapping_address + nb; i++) {
 8002be6:	9906      	ldr	r1, [sp, #24]
 8002be8:	4549      	cmp	r1, r9
 8002bea:	f340 8173 	ble.w	8002ed4 <modbus_reply+0x6d4>
				rsp[rsp_length++] = mb_mapping->tab_registers[i] >> 8;
 8002bee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002bf0:	f109 4200 	add.w	r2, r9, #2147483648	; 0x80000000
 8002bf4:	9e06      	ldr	r6, [sp, #24]
 8002bf6:	3a01      	subs	r2, #1
 8002bf8:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8002bfc:	3902      	subs	r1, #2
 8002bfe:	eb01 0146 	add.w	r1, r1, r6, lsl #1
 8002c02:	4405      	add	r5, r0
 8002c04:	f832 6f02 	ldrh.w	r6, [r2, #2]!
 8002c08:	0a36      	lsrs	r6, r6, #8
 8002c0a:	706e      	strb	r6, [r5, #1]
				rsp[rsp_length++] = mb_mapping->tab_registers[i] & 0xFF;
 8002c0c:	8816      	ldrh	r6, [r2, #0]
			for (i = mapping_address; i < mapping_address + nb; i++) {
 8002c0e:	4291      	cmp	r1, r2
				rsp[rsp_length++] = mb_mapping->tab_registers[i] & 0xFF;
 8002c10:	f805 6f02 	strb.w	r6, [r5, #2]!
			for (i = mapping_address; i < mapping_address + nb; i++) {
 8002c14:	d1f6      	bne.n	8002c04 <modbus_reply+0x404>
				rsp[rsp_length++] = mb_mapping->tab_registers[i] & 0xFF;
 8002c16:	eb00 0243 	add.w	r2, r0, r3, lsl #1
 8002c1a:	3201      	adds	r2, #1
    if (ctx->backend->backend_type == _MODBUS_BACKEND_TYPE_RTU &&
 8002c1c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002c1e:	e639      	b.n	8002894 <modbus_reply+0x94>
		int nb = (req[offset + 3] << 8) + req[offset + 4];
 8002c20:	78f1      	ldrb	r1, [r6, #3]
 8002c22:	7932      	ldrb	r2, [r6, #4]
 8002c24:	eb02 2201 	add.w	r2, r2, r1, lsl #8
		if (nb < 1 || MODBUS_MAX_WRITE_BITS < nb || nb_bits * 8 < nb) {
 8002c28:	1e51      	subs	r1, r2, #1
 8002c2a:	f5b1 6ff6 	cmp.w	r1, #1968	; 0x7b0
 8002c2e:	d241      	bcs.n	8002cb4 <modbus_reply+0x4b4>
 8002c30:	7971      	ldrb	r1, [r6, #5]
 8002c32:	ebb2 0fc1 	cmp.w	r2, r1, lsl #3
 8002c36:	dc3d      	bgt.n	8002cb4 <modbus_reply+0x4b4>
		int mapping_address = address - mb_mapping->start_bits;
 8002c38:	6879      	ldr	r1, [r7, #4]
		} else if (mapping_address < 0 || (mapping_address + nb) > mb_mapping->nb_bits) {
 8002c3a:	1a69      	subs	r1, r5, r1
 8002c3c:	d405      	bmi.n	8002c4a <modbus_reply+0x44a>
 8002c3e:	6838      	ldr	r0, [r7, #0]
 8002c40:	1856      	adds	r6, r2, r1
 8002c42:	4286      	cmp	r6, r0
 8002c44:	f340 8148 	ble.w	8002ed8 <modbus_reply+0x6d8>
			rsp_length = response_exception(ctx,
 8002c48:	4415      	add	r5, r2
 8002c4a:	2600      	movs	r6, #0
 8002c4c:	4ba9      	ldr	r3, [pc, #676]	; (8002ef4 <modbus_reply+0x6f4>)
 8002c4e:	e6f0      	b.n	8002a32 <modbus_reply+0x232>
		int nb = (req[offset + 3] << 8) + req[offset + 4];
 8002c50:	78f2      	ldrb	r2, [r6, #3]
 8002c52:	7933      	ldrb	r3, [r6, #4]
 8002c54:	eb03 2302 	add.w	r3, r3, r2, lsl #8
		if (nb < 1 || MODBUS_MAX_WRITE_REGISTERS < nb || nb_bytes != nb * 2) {
 8002c58:	1e5a      	subs	r2, r3, #1
 8002c5a:	2a7a      	cmp	r2, #122	; 0x7a
 8002c5c:	d804      	bhi.n	8002c68 <modbus_reply+0x468>
		int nb_bytes = req[offset + 5];
 8002c5e:	7972      	ldrb	r2, [r6, #5]
		if (nb < 1 || MODBUS_MAX_WRITE_REGISTERS < nb || nb_bytes != nb * 2) {
 8002c60:	ebb2 0f43 	cmp.w	r2, r3, lsl #1
 8002c64:	f000 80aa 	beq.w	8002dbc <modbus_reply+0x5bc>
			rsp_length = response_exception(
 8002c68:	267b      	movs	r6, #123	; 0x7b
 8002c6a:	9302      	str	r3, [sp, #8]
 8002c6c:	4ba2      	ldr	r3, [pc, #648]	; (8002ef8 <modbus_reply+0x6f8>)
 8002c6e:	a908      	add	r1, sp, #32
 8002c70:	2501      	movs	r5, #1
 8002c72:	2203      	movs	r2, #3
 8002c74:	9301      	str	r3, [sp, #4]
 8002c76:	4620      	mov	r0, r4
 8002c78:	ab0b      	add	r3, sp, #44	; 0x2c
 8002c7a:	9603      	str	r6, [sp, #12]
 8002c7c:	9500      	str	r5, [sp, #0]
 8002c7e:	f7ff fc2b 	bl	80024d8 <response_exception>
    if (ctx->backend->backend_type == _MODBUS_BACKEND_TYPE_RTU &&
 8002c82:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
			rsp_length = response_exception(
 8002c84:	4602      	mov	r2, r0
 8002c86:	e605      	b.n	8002894 <modbus_reply+0x94>
            rsp_length = response_exception(ctx,
 8002c88:	2600      	movs	r6, #0
 8002c8a:	4b9c      	ldr	r3, [pc, #624]	; (8002efc <modbus_reply+0x6fc>)
 8002c8c:	e6d1      	b.n	8002a32 <modbus_reply+0x232>
			rsp_length = response_exception(
 8002c8e:	9303      	str	r3, [sp, #12]
 8002c90:	4b9b      	ldr	r3, [pc, #620]	; (8002f00 <modbus_reply+0x700>)
 8002c92:	2001      	movs	r0, #1
 8002c94:	9301      	str	r3, [sp, #4]
 8002c96:	9202      	str	r2, [sp, #8]
 8002c98:	237d      	movs	r3, #125	; 0x7d
 8002c9a:	2279      	movs	r2, #121	; 0x79
 8002c9c:	9000      	str	r0, [sp, #0]
 8002c9e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002ca2:	4620      	mov	r0, r4
 8002ca4:	2203      	movs	r2, #3
 8002ca6:	ab0b      	add	r3, sp, #44	; 0x2c
 8002ca8:	a908      	add	r1, sp, #32
 8002caa:	f7ff fc15 	bl	80024d8 <response_exception>
    if (ctx->backend->backend_type == _MODBUS_BACKEND_TYPE_RTU &&
 8002cae:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
			rsp_length = response_exception(
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	e5ef      	b.n	8002894 <modbus_reply+0x94>
				response_exception(ctx,
 8002cb4:	f44f 66f6 	mov.w	r6, #1968	; 0x7b0
 8002cb8:	4b92      	ldr	r3, [pc, #584]	; (8002f04 <modbus_reply+0x704>)
 8002cba:	a908      	add	r1, sp, #32
 8002cbc:	9202      	str	r2, [sp, #8]
 8002cbe:	e7d7      	b.n	8002c70 <modbus_reply+0x470>
    if (ctx->debug) {
 8002cc0:	68a3      	ldr	r3, [r4, #8]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d13b      	bne.n	8002d3e <modbus_reply+0x53e>
            if (ctx->error_recovery & MODBUS_ERROR_RECOVERY_LINK) {
 8002cc6:	68e3      	ldr	r3, [r4, #12]
 8002cc8:	079a      	lsls	r2, r3, #30
 8002cca:	f57f ae18 	bpl.w	80028fe <modbus_reply+0xfe>
                int saved_errno = errno;
 8002cce:	f8d7 b000 	ldr.w	fp, [r7]
                if ((errno == EBADF || errno == ECONNRESET || errno == EPIPE)) {
 8002cd2:	f1bb 0f09 	cmp.w	fp, #9
 8002cd6:	d01c      	beq.n	8002d12 <modbus_reply+0x512>
 8002cd8:	f1bb 0f83 	cmp.w	fp, #131	; 0x83
 8002cdc:	d019      	beq.n	8002d12 <modbus_reply+0x512>
 8002cde:	f1bb 0f20 	cmp.w	fp, #32
 8002ce2:	d016      	beq.n	8002d12 <modbus_reply+0x512>
	vTaskDelay( ctx->response_timeout.tv_sec * 1000 + ((long int) ctx->response_timeout.tv_usec) / 1000 );
 8002ce4:	e9d4 2305 	ldrd	r2, r3, [r4, #20]
 8002ce8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002cec:	fb88 c103 	smull	ip, r1, r8, r3
 8002cf0:	17db      	asrs	r3, r3, #31
 8002cf2:	ebc3 13a1 	rsb	r3, r3, r1, asr #6
 8002cf6:	fb00 3002 	mla	r0, r0, r2, r3
 8002cfa:	f00b ff49 	bl	800eb90 <vTaskDelay>
                    modbus_flush(ctx);
 8002cfe:	4620      	mov	r0, r4
 8002d00:	f7ff fbcc 	bl	800249c <modbus_flush>
    } while ((ctx->error_recovery & MODBUS_ERROR_RECOVERY_LINK) && rc == -1);
 8002d04:	68e3      	ldr	r3, [r4, #12]
                errno = saved_errno;
 8002d06:	f8c7 b000 	str.w	fp, [r7]
    } while ((ctx->error_recovery & MODBUS_ERROR_RECOVERY_LINK) && rc == -1);
 8002d0a:	079b      	lsls	r3, r3, #30
 8002d0c:	f53f ade8 	bmi.w	80028e0 <modbus_reply+0xe0>
 8002d10:	e5f5      	b.n	80028fe <modbus_reply+0xfe>
	ctx->backend->close(ctx);
 8002d12:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002d14:	4620      	mov	r0, r4
 8002d16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d18:	4798      	blx	r3
	vTaskDelay( ctx->response_timeout.tv_sec * 1000 + ((long int) ctx->response_timeout.tv_usec) / 1000 );
 8002d1a:	e9d4 2305 	ldrd	r2, r3, [r4, #20]
 8002d1e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002d22:	fb88 c103 	smull	ip, r1, r8, r3
 8002d26:	17db      	asrs	r3, r3, #31
 8002d28:	ebc3 13a1 	rsb	r3, r3, r1, asr #6
 8002d2c:	fb00 3002 	mla	r0, r0, r2, r3
 8002d30:	f00b ff2e 	bl	800eb90 <vTaskDelay>
	return ctx->backend->connect(ctx);
 8002d34:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002d36:	4620      	mov	r0, r4
 8002d38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d3a:	4798      	blx	r3
 8002d3c:	e7e2      	b.n	8002d04 <modbus_reply+0x504>
        MODBUS_DEBUG("ERROR %s", modbus_strerror(errno));
 8002d3e:	6838      	ldr	r0, [r7, #0]
 8002d40:	f7ff fb5c 	bl	80023fc <modbus_strerror>
 8002d44:	4601      	mov	r1, r0
 8002d46:	4648      	mov	r0, r9
 8002d48:	f7ff fa2e 	bl	80021a8 <rt_kprintf>
			MODBUS_DEBUG("\r\n");
 8002d4c:	486e      	ldr	r0, [pc, #440]	; (8002f08 <modbus_reply+0x708>)
 8002d4e:	f7ff fa2b 	bl	80021a8 <rt_kprintf>
 8002d52:	e7b8      	b.n	8002cc6 <modbus_reply+0x4c6>
			uint16_t and = (req[offset + 3] << 8) + req[offset + 4];
 8002d54:	78f1      	ldrb	r1, [r6, #3]
 8002d56:	7933      	ldrb	r3, [r6, #4]
			uint16_t data = mb_mapping->tab_registers[mapping_address];
 8002d58:	6af8      	ldr	r0, [r7, #44]	; 0x2c
			uint16_t or = (req[offset + 5] << 8) + req[offset + 6];
 8002d5a:	7975      	ldrb	r5, [r6, #5]
			uint16_t and = (req[offset + 3] << 8) + req[offset + 4];
 8002d5c:	eb03 2301 	add.w	r3, r3, r1, lsl #8
			uint16_t or = (req[offset + 5] << 8) + req[offset + 6];
 8002d60:	79b1      	ldrb	r1, [r6, #6]
			uint16_t and = (req[offset + 3] << 8) + req[offset + 4];
 8002d62:	b29b      	uxth	r3, r3
			uint16_t or = (req[offset + 5] << 8) + req[offset + 6];
 8002d64:	eb01 2105 	add.w	r1, r1, r5, lsl #8
			data = (data & and) | (or &(~and) );
 8002d68:	f830 5012 	ldrh.w	r5, [r0, r2, lsl #1]
 8002d6c:	ea21 0103 	bic.w	r1, r1, r3
 8002d70:	402b      	ands	r3, r5
 8002d72:	430b      	orrs	r3, r1
			mb_mapping->tab_registers[mapping_address] = data;
 8002d74:	f820 3012 	strh.w	r3, [r0, r2, lsl #1]
			rsp_length = compute_response_length_from_request(ctx, (uint8_t *) req);
 8002d78:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002d7a:	4649      	mov	r1, r9
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	9307      	str	r3, [sp, #28]
 8002d80:	f7ff fb00 	bl	8002384 <compute_response_length_from_request.isra.0>
			if (rsp_length != req_length) {
 8002d84:	9a06      	ldr	r2, [sp, #24]
 8002d86:	9b07      	ldr	r3, [sp, #28]
 8002d88:	4290      	cmp	r0, r2
 8002d8a:	f000 8088 	beq.w	8002e9e <modbus_reply+0x69e>
				rsp_length = response_exception(ctx,
 8002d8e:	2500      	movs	r5, #0
 8002d90:	4b5e      	ldr	r3, [pc, #376]	; (8002f0c <modbus_reply+0x70c>)
 8002d92:	e6b1      	b.n	8002af8 <modbus_reply+0x2f8>
            rsp_length = response_exception(ctx,
 8002d94:	4455      	add	r5, sl
 8002d96:	a908      	add	r1, sp, #32
 8002d98:	9203      	str	r2, [sp, #12]
 8002d9a:	2600      	movs	r6, #0
 8002d9c:	4b5c      	ldr	r3, [pc, #368]	; (8002f10 <modbus_reply+0x710>)
 8002d9e:	2202      	movs	r2, #2
 8002da0:	e9cd 3501 	strd	r3, r5, [sp, #4]
 8002da4:	4620      	mov	r0, r4
 8002da6:	ab0b      	add	r3, sp, #44	; 0x2c
 8002da8:	9600      	str	r6, [sp, #0]
 8002daa:	f7ff fb95 	bl	80024d8 <response_exception>
    if (ctx->backend->backend_type == _MODBUS_BACKEND_TYPE_RTU &&
 8002dae:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
            rsp_length = response_exception(ctx,
 8002db0:	4602      	mov	r2, r0
 8002db2:	e56f      	b.n	8002894 <modbus_reply+0x94>
			rsp_length = response_exception(ctx,
 8002db4:	4455      	add	r5, sl
 8002db6:	a908      	add	r1, sp, #32
 8002db8:	9003      	str	r0, [sp, #12]
 8002dba:	e7ee      	b.n	8002d9a <modbus_reply+0x59a>
		int mapping_address = address - mb_mapping->start_registers;
 8002dbc:	69fa      	ldr	r2, [r7, #28]
		} else if (mapping_address < 0 ||
 8002dbe:	1aaa      	subs	r2, r5, r2
 8002dc0:	d46a      	bmi.n	8002e98 <modbus_reply+0x698>
 8002dc2:	69b9      	ldr	r1, [r7, #24]
				   (mapping_address + nb) > mb_mapping->nb_registers) {
 8002dc4:	eb03 0c02 	add.w	ip, r3, r2
		} else if (mapping_address < 0 ||
 8002dc8:	458c      	cmp	ip, r1
 8002dca:	dc64      	bgt.n	8002e96 <modbus_reply+0x696>
			for (i = mapping_address, j = 6; i < mapping_address + nb; i++, j += 2) {
 8002dcc:	4594      	cmp	ip, r2
 8002dce:	dd0d      	ble.n	8002dec <modbus_reply+0x5ec>
				mb_mapping->tab_registers[i] =
 8002dd0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002dd2:	eb00 0342 	add.w	r3, r0, r2, lsl #1
 8002dd6:	eb00 004c 	add.w	r0, r0, ip, lsl #1
					(req[offset + j] << 8) + req[offset + j + 1];
 8002dda:	79b1      	ldrb	r1, [r6, #6]
 8002ddc:	79f2      	ldrb	r2, [r6, #7]
			for (i = mapping_address, j = 6; i < mapping_address + nb; i++, j += 2) {
 8002dde:	3602      	adds	r6, #2
					(req[offset + j] << 8) + req[offset + j + 1];
 8002de0:	eb02 2201 	add.w	r2, r2, r1, lsl #8
				mb_mapping->tab_registers[i] =
 8002de4:	f823 2b02 	strh.w	r2, [r3], #2
			for (i = mapping_address, j = 6; i < mapping_address + nb; i++, j += 2) {
 8002de8:	4298      	cmp	r0, r3
 8002dea:	d1f6      	bne.n	8002dda <modbus_reply+0x5da>
			rsp_length = ctx->backend->build_response_basis(&sft, rsp);
 8002dec:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002dee:	ad0b      	add	r5, sp, #44	; 0x2c
 8002df0:	699b      	ldr	r3, [r3, #24]
 8002df2:	4629      	mov	r1, r5
 8002df4:	a808      	add	r0, sp, #32
 8002df6:	4798      	blx	r3
			memcpy(rsp + rsp_length, req + rsp_length, 4);
 8002df8:	f859 2000 	ldr.w	r2, [r9, r0]
    if (ctx->backend->backend_type == _MODBUS_BACKEND_TYPE_RTU &&
 8002dfc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
			memcpy(rsp + rsp_length, req + rsp_length, 4);
 8002dfe:	502a      	str	r2, [r5, r0]
			rsp_length += 4;
 8002e00:	1d02      	adds	r2, r0, #4
 8002e02:	e547      	b.n	8002894 <modbus_reply+0x94>
            is_input ? mb_mapping->tab_input_registers : mb_mapping->tab_registers;
 8002e04:	4699      	mov	r9, r3
            is_input ? mb_mapping->nb_input_registers : mb_mapping->nb_registers;
 8002e06:	e9d7 1304 	ldrd	r1, r3, [r7, #16]
        const char *const name = is_input ? "read_input_registers" : "read_registers";
 8002e0a:	4a42      	ldr	r2, [pc, #264]	; (8002f14 <modbus_reply+0x714>)
 8002e0c:	e5cc      	b.n	80029a8 <modbus_reply+0x1a8>
		uint8_t *tab_bits = is_input ? mb_mapping->tab_input_bits : mb_mapping->tab_bits;
 8002e0e:	4699      	mov	r9, r3
		int nb_bits = is_input ? mb_mapping->nb_input_bits : mb_mapping->nb_bits;
 8002e10:	e9d7 1302 	ldrd	r1, r3, [r7, #8]
		const char *const name = is_input ? "read_input_bits" : "read_bits";
 8002e14:	4840      	ldr	r0, [pc, #256]	; (8002f18 <modbus_reply+0x718>)
 8002e16:	e57f      	b.n	8002918 <modbus_reply+0x118>
			rsp_length = response_exception(ctx,
 8002e18:	2601      	movs	r6, #1
 8002e1a:	f44f 65fa 	mov.w	r5, #2000	; 0x7d0
 8002e1e:	4b3f      	ldr	r3, [pc, #252]	; (8002f1c <modbus_reply+0x71c>)
 8002e20:	9003      	str	r0, [sp, #12]
 8002e22:	9301      	str	r3, [sp, #4]
 8002e24:	a908      	add	r1, sp, #32
 8002e26:	f8cd a008 	str.w	sl, [sp, #8]
            rsp_length = response_exception(ctx,
 8002e2a:	2203      	movs	r2, #3
 8002e2c:	ab0b      	add	r3, sp, #44	; 0x2c
 8002e2e:	4620      	mov	r0, r4
 8002e30:	9600      	str	r6, [sp, #0]
 8002e32:	9504      	str	r5, [sp, #16]
 8002e34:	f7ff fb50 	bl	80024d8 <response_exception>
    if (ctx->backend->backend_type == _MODBUS_BACKEND_TYPE_RTU &&
 8002e38:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
            rsp_length = response_exception(ctx,
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	e52a      	b.n	8002894 <modbus_reply+0x94>
			MODBUS_DEBUG("FIXME Not implemented\n");
 8002e3e:	4838      	ldr	r0, [pc, #224]	; (8002f20 <modbus_reply+0x720>)
 8002e40:	f7ff f9b2 	bl	80021a8 <rt_kprintf>
 8002e44:	e605      	b.n	8002a52 <modbus_reply+0x252>
            rsp_length = response_exception(ctx,
 8002e46:	4b35      	ldr	r3, [pc, #212]	; (8002f1c <modbus_reply+0x71c>)
 8002e48:	2601      	movs	r6, #1
 8002e4a:	257d      	movs	r5, #125	; 0x7d
 8002e4c:	9203      	str	r2, [sp, #12]
 8002e4e:	9301      	str	r3, [sp, #4]
 8002e50:	a908      	add	r1, sp, #32
 8002e52:	f8cd a008 	str.w	sl, [sp, #8]
 8002e56:	e7e8      	b.n	8002e2a <modbus_reply+0x62a>
		int data = (req[offset + 3] << 8) + req[offset + 4];
 8002e58:	78f1      	ldrb	r1, [r6, #3]
 8002e5a:	7932      	ldrb	r2, [r6, #4]
 8002e5c:	eb02 2201 	add.w	r2, r2, r1, lsl #8
		if (data == 0xFF00 || data == 0x0) {
 8002e60:	f5b2 4f7f 	cmp.w	r2, #65280	; 0xff00
 8002e64:	d001      	beq.n	8002e6a <modbus_reply+0x66a>
 8002e66:	2a00      	cmp	r2, #0
 8002e68:	d162      	bne.n	8002f30 <modbus_reply+0x730>
			mb_mapping->tab_bits[mapping_address] = data ? ON : OFF;
 8002e6a:	1e11      	subs	r1, r2, #0
 8002e6c:	bf18      	it	ne
 8002e6e:	2101      	movne	r1, #1
        rsp_length -= ctx->backend->checksum_length;
 8002e70:	f8da 2008 	ldr.w	r2, [sl, #8]
			mb_mapping->tab_bits[mapping_address] = data ? ON : OFF;
 8002e74:	6a3b      	ldr	r3, [r7, #32]
        rsp_length -= ctx->backend->checksum_length;
 8002e76:	1a82      	subs	r2, r0, r2
			mb_mapping->tab_bits[mapping_address] = data ? ON : OFF;
 8002e78:	f803 100b 	strb.w	r1, [r3, fp]
			memcpy(rsp, req, rsp_length);
 8002e7c:	a80b      	add	r0, sp, #44	; 0x2c
 8002e7e:	4649      	mov	r1, r9
 8002e80:	9206      	str	r2, [sp, #24]
 8002e82:	f7fe f8b9 	bl	8000ff8 <memcpy>
    if (ctx->backend->backend_type == _MODBUS_BACKEND_TYPE_RTU &&
 8002e86:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
			memcpy(rsp, req, rsp_length);
 8002e88:	9a06      	ldr	r2, [sp, #24]
 8002e8a:	e503      	b.n	8002894 <modbus_reply+0x94>
    if (shift != 0)
 8002e8c:	b310      	cbz	r0, 8002ed4 <modbus_reply+0x6d4>
        rsp[offset++] = one_byte;
 8002e8e:	54ae      	strb	r6, [r5, r2]
    if (ctx->backend->backend_type == _MODBUS_BACKEND_TYPE_RTU &&
 8002e90:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        rsp[offset++] = one_byte;
 8002e92:	3201      	adds	r2, #1
 8002e94:	e4fe      	b.n	8002894 <modbus_reply+0x94>
				response_exception(ctx,
 8002e96:	441d      	add	r5, r3
 8002e98:	2600      	movs	r6, #0
 8002e9a:	4b22      	ldr	r3, [pc, #136]	; (8002f24 <modbus_reply+0x724>)
 8002e9c:	e5c9      	b.n	8002a32 <modbus_reply+0x232>
			memcpy(rsp, req, rsp_length);
 8002e9e:	4649      	mov	r1, r9
			rsp_length -= ctx->backend->checksum_length;
 8002ea0:	689a      	ldr	r2, [r3, #8]
 8002ea2:	9307      	str	r3, [sp, #28]
 8002ea4:	9b06      	ldr	r3, [sp, #24]
			memcpy(rsp, req, rsp_length);
 8002ea6:	a80b      	add	r0, sp, #44	; 0x2c
			rsp_length -= ctx->backend->checksum_length;
 8002ea8:	1a9a      	subs	r2, r3, r2
			memcpy(rsp, req, rsp_length);
 8002eaa:	9206      	str	r2, [sp, #24]
 8002eac:	f7fe f8a4 	bl	8000ff8 <memcpy>
 8002eb0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8002eb4:	e4ee      	b.n	8002894 <modbus_reply+0x94>
		int data = (req[offset + 3] << 8) + req[offset + 4];
 8002eb6:	78f5      	ldrb	r5, [r6, #3]
 8002eb8:	7932      	ldrb	r2, [r6, #4]
		mb_mapping->tab_registers[mapping_address] = data;
 8002eba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
		int data = (req[offset + 3] << 8) + req[offset + 4];
 8002ebc:	eb02 2205 	add.w	r2, r2, r5, lsl #8
		memcpy(rsp, req, rsp_length);
 8002ec0:	4649      	mov	r1, r9
		mb_mapping->tab_registers[mapping_address] = data;
 8002ec2:	f820 201b 	strh.w	r2, [r0, fp, lsl #1]
		rsp_length -= ctx->backend->checksum_length;
 8002ec6:	e7eb      	b.n	8002ea0 <modbus_reply+0x6a0>
        errno = EMBBADDATA;
 8002ec8:	4b17      	ldr	r3, [pc, #92]	; (8002f28 <modbus_reply+0x728>)
 8002eca:	4a18      	ldr	r2, [pc, #96]	; (8002f2c <modbus_reply+0x72c>)
        return -1;
 8002ecc:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
        errno = EMBBADDATA;
 8002ed0:	601a      	str	r2, [r3, #0]
        return -1;
 8002ed2:	e514      	b.n	80028fe <modbus_reply+0xfe>
    if (ctx->backend->backend_type == _MODBUS_BACKEND_TYPE_RTU &&
 8002ed4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002ed6:	e4dd      	b.n	8002894 <modbus_reply+0x94>
				mb_mapping->tab_bits, mapping_address, nb, &req[offset + 6]);
 8002ed8:	f10a 0306 	add.w	r3, sl, #6
			modbus_set_bits_from_bytes(
 8002edc:	6a38      	ldr	r0, [r7, #32]
 8002ede:	444b      	add	r3, r9
 8002ee0:	f000 f8f8 	bl	80030d4 <modbus_set_bits_from_bytes>
			rsp_length = ctx->backend->build_response_basis(&sft, rsp);
 8002ee4:	e782      	b.n	8002dec <modbus_reply+0x5ec>
		errno = EINVAL;
 8002ee6:	2216      	movs	r2, #22
 8002ee8:	4b0f      	ldr	r3, [pc, #60]	; (8002f28 <modbus_reply+0x728>)
        return -1;
 8002eea:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
		errno = EINVAL;
 8002eee:	601a      	str	r2, [r3, #0]
        return -1;
 8002ef0:	e505      	b.n	80028fe <modbus_reply+0xfe>
 8002ef2:	bf00      	nop
 8002ef4:	08018764 	.word	0x08018764
 8002ef8:	08018790 	.word	0x08018790
 8002efc:	08018618 	.word	0x08018618
 8002f00:	08018864 	.word	0x08018864
 8002f04:	08018730 	.word	0x08018730
 8002f08:	080184e0 	.word	0x080184e0
 8002f0c:	08018820 	.word	0x08018820
 8002f10:	080185f4 	.word	0x080185f4
 8002f14:	080185a4 	.word	0x080185a4
 8002f18:	08018588 	.word	0x08018588
 8002f1c:	080185cc 	.word	0x080185cc
 8002f20:	08018808 	.word	0x08018808
 8002f24:	080187cc 	.word	0x080187cc
 8002f28:	200056c8 	.word	0x200056c8
 8002f2c:	06b2425b 	.word	0x06b2425b
			rsp_length = response_exception(
 8002f30:	4b0e      	ldr	r3, [pc, #56]	; (8002f6c <modbus_reply+0x76c>)
 8002f32:	9503      	str	r5, [sp, #12]
 8002f34:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8002f38:	2500      	movs	r5, #0
 8002f3a:	2203      	movs	r2, #3
 8002f3c:	a908      	add	r1, sp, #32
			rsp_length = response_exception(
 8002f3e:	ab0b      	add	r3, sp, #44	; 0x2c
 8002f40:	4620      	mov	r0, r4
 8002f42:	9500      	str	r5, [sp, #0]
 8002f44:	f7ff fac8 	bl	80024d8 <response_exception>
    if (ctx->backend->backend_type == _MODBUS_BACKEND_TYPE_RTU &&
 8002f48:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
			rsp_length = response_exception(
 8002f4a:	4602      	mov	r2, r0
 8002f4c:	e4a2      	b.n	8002894 <modbus_reply+0x94>
 8002f4e:	eb05 0c03 	add.w	ip, r5, r3
 8002f52:	4b07      	ldr	r3, [pc, #28]	; (8002f70 <modbus_reply+0x770>)
 8002f54:	f1ba 0f00 	cmp.w	sl, #0
 8002f58:	bfa8      	it	ge
 8002f5a:	1880      	addge	r0, r0, r2
 8002f5c:	2500      	movs	r5, #0
 8002f5e:	2202      	movs	r2, #2
 8002f60:	e9cd 3c01 	strd	r3, ip, [sp, #4]
 8002f64:	a908      	add	r1, sp, #32
 8002f66:	9003      	str	r0, [sp, #12]
 8002f68:	e7e9      	b.n	8002f3e <modbus_reply+0x73e>
 8002f6a:	bf00      	nop
 8002f6c:	08018680 	.word	0x08018680
 8002f70:	080188b0 	.word	0x080188b0

08002f74 <_modbus_init_common>:
    ctx->debug = FALSE; //TRUE
 8002f74:	2300      	movs	r3, #0
    ctx->slave = -1;
 8002f76:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    ctx->response_timeout.tv_usec = _RESPONSE_TIMEOUT;
 8002f7a:	4a06      	ldr	r2, [pc, #24]	; (8002f94 <_modbus_init_common+0x20>)
    ctx->s = -1;
 8002f7c:	e9c0 1100 	strd	r1, r1, [r0]
    ctx->error_recovery = MODBUS_ERROR_RECOVERY_NONE;
 8002f80:	e9c0 3302 	strd	r3, r3, [r0, #8]
    ctx->response_timeout.tv_sec = 0;
 8002f84:	e9c0 3304 	strd	r3, r3, [r0, #16]
    ctx->byte_timeout.tv_sec = 0;
 8002f88:	e9c0 2306 	strd	r2, r3, [r0, #24]
    ctx->indication_timeout.tv_sec = 0;
 8002f8c:	e9c0 2308 	strd	r2, r3, [r0, #32]
    ctx->indication_timeout.tv_usec = 0;
 8002f90:	6283      	str	r3, [r0, #40]	; 0x28
}
 8002f92:	4770      	bx	lr
 8002f94:	0007a120 	.word	0x0007a120

08002f98 <modbus_set_slave>:
	if(NULL == ctx) {
 8002f98:	b110      	cbz	r0, 8002fa0 <modbus_set_slave+0x8>
	return ctx->backend->set_slave(ctx,slave);
 8002f9a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002f9c:	691b      	ldr	r3, [r3, #16]
 8002f9e:	4718      	bx	r3
}
 8002fa0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop

08002fa8 <modbus_receive>:
	if(NULL == ctx) {
 8002fa8:	b110      	cbz	r0, 8002fb0 <modbus_receive+0x8>
	return ctx->backend->receive(ctx, req);
 8002faa:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fae:	4718      	bx	r3
}
 8002fb0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002fb4:	4770      	bx	lr
 8002fb6:	bf00      	nop

08002fb8 <modbus_mapping_new_start_address>:
{
 8002fb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002fbc:	4681      	mov	r9, r0
 8002fbe:	b082      	sub	sp, #8
	mb_mapping = (modbus_mapping_t *)osal_malloc(sizeof(modbus_mapping_t));
 8002fc0:	2030      	movs	r0, #48	; 0x30
{
 8002fc2:	460d      	mov	r5, r1
 8002fc4:	4692      	mov	sl, r2
 8002fc6:	461e      	mov	r6, r3
 8002fc8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8002fca:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
	mb_mapping = (modbus_mapping_t *)osal_malloc(sizeof(modbus_mapping_t));
 8002fce:	f000 f9f1 	bl	80033b4 <osal_malloc>
	if(NULL == mb_mapping) {
 8002fd2:	4604      	mov	r4, r0
 8002fd4:	b1a8      	cbz	r0, 8003002 <modbus_mapping_new_start_address+0x4a>
	mb_mapping->nb_bits = nb_bits;
 8002fd6:	e9c0 5900 	strd	r5, r9, [r0]
	if(0 == nb_bits) {
 8002fda:	b9b5      	cbnz	r5, 800300a <modbus_mapping_new_start_address+0x52>
		mb_mapping->tab_bits = NULL;
 8002fdc:	6205      	str	r5, [r0, #32]
	mb_mapping->start_input_bits = start_input_bits;
 8002fde:	e9c4 6a02 	strd	r6, sl, [r4, #8]
	if(0 == nb_input_bits) {
 8002fe2:	bb06      	cbnz	r6, 8003026 <modbus_mapping_new_start_address+0x6e>
	mb_mapping->start_registers = start_registers;
 8002fe4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
		mb_mapping->tab_input_bits = NULL;
 8002fe6:	6266      	str	r6, [r4, #36]	; 0x24
	mb_mapping->nb_registers = nb_registers;
 8002fe8:	61a7      	str	r7, [r4, #24]
	mb_mapping->start_registers = start_registers;
 8002fea:	61e3      	str	r3, [r4, #28]
	if(0 == nb_registers) {
 8002fec:	bb5f      	cbnz	r7, 8003046 <modbus_mapping_new_start_address+0x8e>
	mb_mapping->start_input_registers = start_input_registers;
 8002fee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
		mb_mapping->tab_registers = NULL;
 8002ff0:	62e7      	str	r7, [r4, #44]	; 0x2c
	mb_mapping->nb_input_registers = nb_input_registers;
 8002ff2:	f8c4 8010 	str.w	r8, [r4, #16]
	mb_mapping->start_input_registers = start_input_registers;
 8002ff6:	6163      	str	r3, [r4, #20]
	if(0 == nb_input_registers) {
 8002ff8:	f1b8 0f00 	cmp.w	r8, #0
 8002ffc:	d136      	bne.n	800306c <modbus_mapping_new_start_address+0xb4>
		mb_mapping->tab_input_registers = NULL;
 8002ffe:	f8c4 8028 	str.w	r8, [r4, #40]	; 0x28
}
 8003002:	4620      	mov	r0, r4
 8003004:	b002      	add	sp, #8
 8003006:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		mb_mapping->tab_bits = (uint8_t *)osal_malloc(nb_bits * sizeof(uint8_t));
 800300a:	4628      	mov	r0, r5
 800300c:	f000 f9d2 	bl	80033b4 <osal_malloc>
 8003010:	6220      	str	r0, [r4, #32]
		if(NULL == mb_mapping->tab_bits) {
 8003012:	2800      	cmp	r0, #0
 8003014:	d049      	beq.n	80030aa <modbus_mapping_new_start_address+0xf2>
		memset(mb_mapping->tab_bits, 0, nb_bits * sizeof(uint8_t));
 8003016:	462a      	mov	r2, r5
 8003018:	2100      	movs	r1, #0
 800301a:	f00f f999 	bl	8012350 <memset>
	mb_mapping->start_input_bits = start_input_bits;
 800301e:	e9c4 6a02 	strd	r6, sl, [r4, #8]
	if(0 == nb_input_bits) {
 8003022:	2e00      	cmp	r6, #0
 8003024:	d0de      	beq.n	8002fe4 <modbus_mapping_new_start_address+0x2c>
		mb_mapping->tab_input_bits = (uint8_t *)osal_malloc(nb_input_bits * sizeof(uint8_t));
 8003026:	4630      	mov	r0, r6
 8003028:	f000 f9c4 	bl	80033b4 <osal_malloc>
 800302c:	4605      	mov	r5, r0
 800302e:	6260      	str	r0, [r4, #36]	; 0x24
		if(NULL == mb_mapping->tab_input_bits) {
 8003030:	2800      	cmp	r0, #0
 8003032:	d032      	beq.n	800309a <modbus_mapping_new_start_address+0xe2>
		memset(mb_mapping->tab_input_bits, 0, nb_input_bits * sizeof(uint8_t));
 8003034:	4632      	mov	r2, r6
 8003036:	2100      	movs	r1, #0
 8003038:	f00f f98a 	bl	8012350 <memset>
	mb_mapping->start_registers = start_registers;
 800303c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	mb_mapping->nb_registers = nb_registers;
 800303e:	61a7      	str	r7, [r4, #24]
	mb_mapping->start_registers = start_registers;
 8003040:	61e3      	str	r3, [r4, #28]
	if(0 == nb_registers) {
 8003042:	2f00      	cmp	r7, #0
 8003044:	d0d3      	beq.n	8002fee <modbus_mapping_new_start_address+0x36>
		mb_mapping->tab_registers = (uint16_t *)osal_malloc(nb_registers * sizeof(uint16_t));
 8003046:	007a      	lsls	r2, r7, #1
 8003048:	4610      	mov	r0, r2
 800304a:	9201      	str	r2, [sp, #4]
 800304c:	f000 f9b2 	bl	80033b4 <osal_malloc>
		if(NULL == mb_mapping->tab_registers) {
 8003050:	9a01      	ldr	r2, [sp, #4]
		mb_mapping->tab_registers = (uint16_t *)osal_malloc(nb_registers * sizeof(uint16_t));
 8003052:	4605      	mov	r5, r0
 8003054:	62e0      	str	r0, [r4, #44]	; 0x2c
		if(NULL == mb_mapping->tab_registers) {
 8003056:	b1e8      	cbz	r0, 8003094 <modbus_mapping_new_start_address+0xdc>
		memset(mb_mapping->tab_registers, 0, nb_registers * sizeof(uint16_t));
 8003058:	2100      	movs	r1, #0
 800305a:	f00f f979 	bl	8012350 <memset>
	mb_mapping->start_input_registers = start_input_registers;
 800305e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
	mb_mapping->nb_input_registers = nb_input_registers;
 8003060:	f8c4 8010 	str.w	r8, [r4, #16]
	mb_mapping->start_input_registers = start_input_registers;
 8003064:	6163      	str	r3, [r4, #20]
	if(0 == nb_input_registers) {
 8003066:	f1b8 0f00 	cmp.w	r8, #0
 800306a:	d0c8      	beq.n	8002ffe <modbus_mapping_new_start_address+0x46>
		mb_mapping->tab_input_registers = (uint16_t *)osal_malloc(nb_input_registers * sizeof(uint16_t));
 800306c:	ea4f 0248 	mov.w	r2, r8, lsl #1
 8003070:	4610      	mov	r0, r2
 8003072:	9201      	str	r2, [sp, #4]
 8003074:	f000 f99e 	bl	80033b4 <osal_malloc>
		if(NULL == mb_mapping->tab_input_registers) {
 8003078:	9a01      	ldr	r2, [sp, #4]
		mb_mapping->tab_input_registers = (uint16_t *)osal_malloc(nb_input_registers * sizeof(uint16_t));
 800307a:	4605      	mov	r5, r0
 800307c:	62a0      	str	r0, [r4, #40]	; 0x28
		if(NULL == mb_mapping->tab_input_registers) {
 800307e:	b130      	cbz	r0, 800308e <modbus_mapping_new_start_address+0xd6>
		memset(mb_mapping->tab_input_registers, 0, nb_input_registers * sizeof(uint16_t));
 8003080:	2100      	movs	r1, #0
 8003082:	f00f f965 	bl	8012350 <memset>
}
 8003086:	4620      	mov	r0, r4
 8003088:	b002      	add	sp, #8
 800308a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			osal_free(mb_mapping->tab_registers);
 800308e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8003090:	f000 f992 	bl	80033b8 <osal_free>
			osal_free(mb_mapping->tab_input_bits);
 8003094:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003096:	f000 f98f 	bl	80033b8 <osal_free>
			osal_free(mb_mapping->tab_bits);
 800309a:	6a20      	ldr	r0, [r4, #32]
 800309c:	f000 f98c 	bl	80033b8 <osal_free>
			osal_free(mb_mapping);
 80030a0:	4620      	mov	r0, r4
 80030a2:	f000 f989 	bl	80033b8 <osal_free>
			return NULL;
 80030a6:	462c      	mov	r4, r5
 80030a8:	e7ab      	b.n	8003002 <modbus_mapping_new_start_address+0x4a>
 80030aa:	9001      	str	r0, [sp, #4]
			osal_free(mb_mapping);
 80030ac:	4620      	mov	r0, r4
 80030ae:	f000 f983 	bl	80033b8 <osal_free>
			return NULL;
 80030b2:	9b01      	ldr	r3, [sp, #4]
 80030b4:	461c      	mov	r4, r3
 80030b6:	e7a4      	b.n	8003002 <modbus_mapping_new_start_address+0x4a>

080030b8 <modbus_connect>:
	if(NULL == ctx) {
 80030b8:	b110      	cbz	r0, 80030c0 <modbus_connect+0x8>
	return ctx->backend->connect(ctx);
 80030ba:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80030bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030be:	4718      	bx	r3
}
 80030c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80030c4:	4770      	bx	lr
 80030c6:	bf00      	nop

080030c8 <modbus_free>:
}

void modbus_free(modbus_t *ctx)
{
    if (ctx == NULL)
 80030c8:	b110      	cbz	r0, 80030d0 <modbus_free+0x8>
        return;

    ctx->backend->free(ctx);
 80030ca:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80030cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030ce:	4718      	bx	r3
}
 80030d0:	4770      	bx	lr
 80030d2:	bf00      	nop

080030d4 <modbus_set_bits_from_bytes>:
                                const uint8_t *tab_byte)
{
    unsigned int i;
    int shift = 0;

    for (i = idx; i < idx + nb_bits; i++) {
 80030d4:	440a      	add	r2, r1
 80030d6:	4291      	cmp	r1, r2
 80030d8:	d217      	bcs.n	800310a <modbus_set_bits_from_bytes+0x36>
{
 80030da:	b510      	push	{r4, lr}
 80030dc:	eb00 0e01 	add.w	lr, r0, r1
 80030e0:	4671      	mov	r1, lr
    int shift = 0;
 80030e2:	f04f 0c00 	mov.w	ip, #0
 80030e6:	1884      	adds	r4, r0, r2
        dest[i] = tab_byte[(i - idx) / 8] & (1 << shift) ? 1 : 0;
 80030e8:	eba1 000e 	sub.w	r0, r1, lr
 80030ec:	08c0      	lsrs	r0, r0, #3
 80030ee:	5c1a      	ldrb	r2, [r3, r0]
        /* gcc doesn't like: shift = (++shift) % 8; */
        shift++;
 80030f0:	f10c 0001 	add.w	r0, ip, #1
        dest[i] = tab_byte[(i - idx) / 8] & (1 << shift) ? 1 : 0;
 80030f4:	fa42 f20c 	asr.w	r2, r2, ip
 80030f8:	f002 0201 	and.w	r2, r2, #1
 80030fc:	f801 2b01 	strb.w	r2, [r1], #1
    for (i = idx; i < idx + nb_bits; i++) {
 8003100:	42a1      	cmp	r1, r4
        shift %= 8;
 8003102:	f000 0c07 	and.w	ip, r0, #7
    for (i = idx; i < idx + nb_bits; i++) {
 8003106:	d1ef      	bne.n	80030e8 <modbus_set_bits_from_bytes+0x14>
    }
}
 8003108:	bd10      	pop	{r4, pc}
 800310a:	4770      	bx	lr

0800310c <_modbus_set_slave>:
    0x4C, 0x8C, 0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42, 0x43, 0x83,
    0x41, 0x81, 0x80, 0x40};


static int _modbus_set_slave(modbus_t *ctx, int slave)
{
 800310c:	4603      	mov	r3, r0
	ctx->slave = slave;
	return 0;
}
 800310e:	2000      	movs	r0, #0
	ctx->slave = slave;
 8003110:	6019      	str	r1, [r3, #0]
}
 8003112:	4770      	bx	lr

08003114 <_modbus_rtu_build_response_basis>:
    return _MODBUS_RTU_PRESET_REQ_LENGTH;
}

/* Builds a RTU response header */
static int _modbus_rtu_build_response_basis(sft_t *sft, uint8_t *rsp)
{
 8003114:	4603      	mov	r3, r0
    /* In this case, the slave is certainly valid because a check is already
     * done in _modbus_rtu_listen */
    rsp[0] = sft->slave;
 8003116:	681a      	ldr	r2, [r3, #0]
    rsp[1] = sft->function;

    return _MODBUS_RTU_PRESET_RSP_LENGTH;
}
 8003118:	2002      	movs	r0, #2
    rsp[0] = sft->slave;
 800311a:	700a      	strb	r2, [r1, #0]
    rsp[1] = sft->function;
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	704b      	strb	r3, [r1, #1]
}
 8003120:	4770      	bx	lr
 8003122:	bf00      	nop

08003124 <_modbus_rtu_send>:

static ssize_t _modbus_rtu_send(modbus_t *ctx, const uint8_t *req, int req_length)
{
	/*  usb/UART2/UART4UART_Device	 */
	modbus_rtu_t *ctx_rtu = ctx->backend_data;
	struct Dev_Mgmt *pdev = ctx_rtu->dev;
 8003124:	6b00      	ldr	r0, [r0, #48]	; 0x30
{
 8003126:	b538      	push	{r3, r4, r5, lr}
	struct Dev_Mgmt *pdev = ctx_rtu->dev;
 8003128:	6900      	ldr	r0, [r0, #16]

	if( 0 == pdev->Send(pdev, (uint8_t *)req, req_length, 1000)){
 800312a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800312e:	6885      	ldr	r5, [r0, #8]
{
 8003130:	4614      	mov	r4, r2
	if( 0 == pdev->Send(pdev, (uint8_t *)req, req_length, 1000)){
 8003132:	47a8      	blx	r5
		return req_length;
	} else {
		return -1;
 8003134:	2800      	cmp	r0, #0
	}
}
 8003136:	bf0c      	ite	eq
 8003138:	4620      	moveq	r0, r4
 800313a:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800313e:	bd38      	pop	{r3, r4, r5, pc}

08003140 <_modbus_rtu_recv>:

static ssize_t _modbus_rtu_recv(modbus_t *ctx, uint8_t *rsp, int rsp_length, int timeout)
{
	/* usb/UART2/UART4UART_Device */
	modbus_rtu_t *ctx_rtu = ctx->backend_data;
	struct Dev_Mgmt *pdev = ctx_rtu->dev;
 8003140:	6b00      	ldr	r0, [r0, #48]	; 0x30
{
 8003142:	b508      	push	{r3, lr}
	struct Dev_Mgmt *pdev = ctx_rtu->dev;
 8003144:	6900      	ldr	r0, [r0, #16]

	if (0 == pdev->RecvByte(pdev, rsp, timeout))
 8003146:	461a      	mov	r2, r3
 8003148:	68c3      	ldr	r3, [r0, #12]
 800314a:	4798      	blx	r3
 800314c:	b908      	cbnz	r0, 8003152 <_modbus_rtu_recv+0x12>
		return 1;
 800314e:	2001      	movs	r0, #1
	else
	{
		errno = EIO;
		return -1;
	}
}
 8003150:	bd08      	pop	{r3, pc}
		errno = EIO;
 8003152:	2205      	movs	r2, #5
 8003154:	4b02      	ldr	r3, [pc, #8]	; (8003160 <_modbus_rtu_recv+0x20>)
		return -1;
 8003156:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		errno = EIO;
 800315a:	601a      	str	r2, [r3, #0]
}
 800315c:	bd08      	pop	{r3, pc}
 800315e:	bf00      	nop
 8003160:	200056c8 	.word	0x200056c8

08003164 <_modbus_rtu_connect>:
    }
}


static int _modbus_rtu_connect(modbus_t *ctx)
{
 8003164:	b510      	push	{r4, lr}
	/* usb/UART2/UART4UART_Device */
	modbus_rtu_t *ctx_rtu = ctx->backend_data;
 8003166:	6b04      	ldr	r4, [r0, #48]	; 0x30
{
 8003168:	b082      	sub	sp, #8
	struct Dev_Mgmt *pdev = ctx_rtu->dev;
 800316a:	6920      	ldr	r0, [r4, #16]

	pdev->Init(pdev, ctx_rtu->baud, ctx_rtu->parity, ctx_rtu->data_bit, ctx_rtu->stop_bit);
 800316c:	7a23      	ldrb	r3, [r4, #8]
 800316e:	7aa2      	ldrb	r2, [r4, #10]
 8003170:	6861      	ldr	r1, [r4, #4]
 8003172:	7a64      	ldrb	r4, [r4, #9]
 8003174:	9400      	str	r4, [sp, #0]
 8003176:	6844      	ldr	r4, [r0, #4]
 8003178:	47a0      	blx	r4
	
	return 0;
}
 800317a:	2000      	movs	r0, #0
 800317c:	b002      	add	sp, #8
 800317e:	bd10      	pop	{r4, pc}

08003180 <_modbus_rtu_is_connected>:

static unsigned int _modbus_rtu_is_connected(modbus_t *ctx)
{

    return 1;
}
 8003180:	2001      	movs	r0, #1
 8003182:	4770      	bx	lr

08003184 <_modbus_rtu_close>:


static void _modbus_rtu_close(modbus_t *ctx)
{

}
 8003184:	4770      	bx	lr
 8003186:	bf00      	nop

08003188 <_modbus_rtu_flush>:

static int _modbus_rtu_flush(modbus_t *ctx)
{

	return 0;
}
 8003188:	2000      	movs	r0, #0
 800318a:	4770      	bx	lr

0800318c <_modbus_rtu_free>:

static void _modbus_rtu_free(modbus_t *ctx)
{
	if(ctx->backend_data) {
 800318c:	6b03      	ldr	r3, [r0, #48]	; 0x30
{
 800318e:	b510      	push	{r4, lr}
 8003190:	4604      	mov	r4, r0
	if(ctx->backend_data) {
 8003192:	b12b      	cbz	r3, 80031a0 <_modbus_rtu_free+0x14>
		osal_free( ((modbus_rtu_t *)ctx->backend_data)->device);
 8003194:	6818      	ldr	r0, [r3, #0]
 8003196:	f000 f90f 	bl	80033b8 <osal_free>
		osal_free(ctx->backend_data);
 800319a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800319c:	f000 f90c 	bl	80033b8 <osal_free>
	}
	osal_free(ctx);
 80031a0:	4620      	mov	r0, r4
}
 80031a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	osal_free(ctx);
 80031a6:	f000 b907 	b.w	80033b8 <osal_free>
 80031aa:	bf00      	nop

080031ac <_modbus_rtu_check_integrity>:
{
 80031ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (slave != ctx->slave && slave != MODBUS_BROADCAST_ADDRESS) {
 80031ae:	6803      	ldr	r3, [r0, #0]
    int slave = msg[0];
 80031b0:	f891 c000 	ldrb.w	ip, [r1]
    if (slave != ctx->slave && slave != MODBUS_BROADCAST_ADDRESS) {
 80031b4:	4563      	cmp	r3, ip
 80031b6:	d002      	beq.n	80031be <_modbus_rtu_check_integrity+0x12>
 80031b8:	f1bc 0f00 	cmp.w	ip, #0
 80031bc:	d124      	bne.n	8003208 <_modbus_rtu_check_integrity+0x5c>
    crc_calculated = crc16(msg, msg_length - 2);
 80031be:	b293      	uxth	r3, r2
    while (buffer_length--) {
 80031c0:	1edd      	subs	r5, r3, #3
 80031c2:	2b02      	cmp	r3, #2
 80031c4:	b2ad      	uxth	r5, r5
 80031c6:	d029      	beq.n	800321c <_modbus_rtu_check_integrity+0x70>
    uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
 80031c8:	24ff      	movs	r4, #255	; 0xff
 80031ca:	468e      	mov	lr, r1
    uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
 80031cc:	4623      	mov	r3, r4
 80031ce:	4f1b      	ldr	r7, [pc, #108]	; (800323c <_modbus_rtu_check_integrity+0x90>)
 80031d0:	4e1b      	ldr	r6, [pc, #108]	; (8003240 <_modbus_rtu_check_integrity+0x94>)
 80031d2:	440d      	add	r5, r1
 80031d4:	e001      	b.n	80031da <_modbus_rtu_check_integrity+0x2e>
        i = crc_lo ^ *buffer++; /* calculate the CRC  */
 80031d6:	f81e cf01 	ldrb.w	ip, [lr, #1]!
 80031da:	ea83 0c0c 	eor.w	ip, r3, ip
        crc_lo = crc_hi ^ table_crc_hi[i];
 80031de:	f817 300c 	ldrb.w	r3, [r7, ip]
    while (buffer_length--) {
 80031e2:	45ae      	cmp	lr, r5
        crc_lo = crc_hi ^ table_crc_hi[i];
 80031e4:	ea83 0304 	eor.w	r3, r3, r4
        crc_hi = table_crc_lo[i];
 80031e8:	f816 400c 	ldrb.w	r4, [r6, ip]
    while (buffer_length--) {
 80031ec:	d1f3      	bne.n	80031d6 <_modbus_rtu_check_integrity+0x2a>
    return (crc_hi << 8 | crc_lo);
 80031ee:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    crc_received = (msg[msg_length - 1] << 8) | msg[msg_length - 2];
 80031f2:	4411      	add	r1, r2
 80031f4:	f811 4c01 	ldrb.w	r4, [r1, #-1]
 80031f8:	f811 1c02 	ldrb.w	r1, [r1, #-2]
 80031fc:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
    if (crc_calculated == crc_received) {
 8003200:	4299      	cmp	r1, r3
 8003202:	d10e      	bne.n	8003222 <_modbus_rtu_check_integrity+0x76>
}
 8003204:	4610      	mov	r0, r2
 8003206:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (ctx->debug) {
 8003208:	6882      	ldr	r2, [r0, #8]
 800320a:	2a00      	cmp	r2, #0
 800320c:	d0fa      	beq.n	8003204 <_modbus_rtu_check_integrity+0x58>
            MODBUS_DEBUG("Request for slave %d ignored (not %d)\n", slave, ctx->slave);
 800320e:	461a      	mov	r2, r3
 8003210:	4661      	mov	r1, ip
 8003212:	480c      	ldr	r0, [pc, #48]	; (8003244 <_modbus_rtu_check_integrity+0x98>)
 8003214:	f7fe ffc8 	bl	80021a8 <rt_kprintf>
        return 0;
 8003218:	2200      	movs	r2, #0
 800321a:	e7f3      	b.n	8003204 <_modbus_rtu_check_integrity+0x58>
    while (buffer_length--) {
 800321c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003220:	e7e7      	b.n	80031f2 <_modbus_rtu_check_integrity+0x46>
        if (ctx->debug) {
 8003222:	6882      	ldr	r2, [r0, #8]
 8003224:	b92a      	cbnz	r2, 8003232 <_modbus_rtu_check_integrity+0x86>
        errno = EMBBADCRC;
 8003226:	4b08      	ldr	r3, [pc, #32]	; (8003248 <_modbus_rtu_check_integrity+0x9c>)
 8003228:	4908      	ldr	r1, [pc, #32]	; (800324c <_modbus_rtu_check_integrity+0xa0>)
        return -1;
 800322a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
        errno = EMBBADCRC;
 800322e:	6019      	str	r1, [r3, #0]
        return -1;
 8003230:	e7e8      	b.n	8003204 <_modbus_rtu_check_integrity+0x58>
            MODBUS_DEBUG("ERROR CRC received 0x%0X != CRC calculated 0x%0X\n",
 8003232:	461a      	mov	r2, r3
 8003234:	4806      	ldr	r0, [pc, #24]	; (8003250 <_modbus_rtu_check_integrity+0xa4>)
 8003236:	f7fe ffb7 	bl	80021a8 <rt_kprintf>
 800323a:	e7f4      	b.n	8003226 <_modbus_rtu_check_integrity+0x7a>
 800323c:	08018a48 	.word	0x08018a48
 8003240:	08018b48 	.word	0x08018b48
 8003244:	08018934 	.word	0x08018934
 8003248:	200056c8 	.word	0x200056c8
 800324c:	06b2425a 	.word	0x06b2425a
 8003250:	0801895c 	.word	0x0801895c

08003254 <_modbus_rtu_receive>:
{
 8003254:	b570      	push	{r4, r5, r6, lr}
	modbus_rtu_t *ctx_rtu = ctx->backend_data;
 8003256:	6b05      	ldr	r5, [r0, #48]	; 0x30
	if(ctx_rtu->confirmation_to_ignore) {
 8003258:	68ea      	ldr	r2, [r5, #12]
 800325a:	b142      	cbz	r2, 800326e <_modbus_rtu_receive+0x1a>
		_modbus_receive_msg(ctx,req, MSG_CONFIRMATION);
 800325c:	4604      	mov	r4, r0
        ctx_rtu->confirmation_to_ignore = FALSE;
 800325e:	2600      	movs	r6, #0
		_modbus_receive_msg(ctx,req, MSG_CONFIRMATION);
 8003260:	2201      	movs	r2, #1
 8003262:	f7ff f971 	bl	8002548 <_modbus_receive_msg>
        if (ctx->debug) {
 8003266:	68a0      	ldr	r0, [r4, #8]
        ctx_rtu->confirmation_to_ignore = FALSE;
 8003268:	60ee      	str	r6, [r5, #12]
        if (ctx->debug) {
 800326a:	b938      	cbnz	r0, 800327c <_modbus_rtu_receive+0x28>
}
 800326c:	bd70      	pop	{r4, r5, r6, pc}
		rc = _modbus_receive_msg(ctx, req, MSG_INDICATION);
 800326e:	f7ff f96b 	bl	8002548 <_modbus_receive_msg>
		if(0 == rc) {
 8003272:	2800      	cmp	r0, #0
 8003274:	d1fa      	bne.n	800326c <_modbus_rtu_receive+0x18>
            ctx_rtu->confirmation_to_ignore = TRUE;
 8003276:	2301      	movs	r3, #1
 8003278:	60eb      	str	r3, [r5, #12]
}
 800327a:	bd70      	pop	{r4, r5, r6, pc}
            MODBUS_DEBUG("Confirmation to ignore\n");
 800327c:	4802      	ldr	r0, [pc, #8]	; (8003288 <_modbus_rtu_receive+0x34>)
 800327e:	f7fe ff93 	bl	80021a8 <rt_kprintf>
        rc = 0;
 8003282:	4630      	mov	r0, r6
}
 8003284:	bd70      	pop	{r4, r5, r6, pc}
 8003286:	bf00      	nop
 8003288:	08018990 	.word	0x08018990

0800328c <_modbus_rtu_build_request_basis>:
    assert(ctx->slave != -1);
 800328c:	6800      	ldr	r0, [r0, #0]
{
 800328e:	b510      	push	{r4, lr}
    assert(ctx->slave != -1);
 8003290:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
{
 8003294:	9c02      	ldr	r4, [sp, #8]
    assert(ctx->slave != -1);
 8003296:	d009      	beq.n	80032ac <_modbus_rtu_build_request_basis+0x20>
    req[0] = ctx->slave;
 8003298:	7020      	strb	r0, [r4, #0]
    req[1] = function;
 800329a:	7061      	strb	r1, [r4, #1]
    req[2] = addr >> 8;
 800329c:	1210      	asrs	r0, r2, #8
    req[4] = nb >> 8;
 800329e:	1219      	asrs	r1, r3, #8
    req[2] = addr >> 8;
 80032a0:	70a0      	strb	r0, [r4, #2]
    req[3] = addr & 0x00ff;
 80032a2:	70e2      	strb	r2, [r4, #3]
    req[4] = nb >> 8;
 80032a4:	7121      	strb	r1, [r4, #4]
    req[5] = nb & 0x00ff;
 80032a6:	7163      	strb	r3, [r4, #5]
}
 80032a8:	2006      	movs	r0, #6
 80032aa:	bd10      	pop	{r4, pc}
    assert(ctx->slave != -1);
 80032ac:	2147      	movs	r1, #71	; 0x47
 80032ae:	4b02      	ldr	r3, [pc, #8]	; (80032b8 <_modbus_rtu_build_request_basis+0x2c>)
 80032b0:	4a02      	ldr	r2, [pc, #8]	; (80032bc <_modbus_rtu_build_request_basis+0x30>)
 80032b2:	4803      	ldr	r0, [pc, #12]	; (80032c0 <_modbus_rtu_build_request_basis+0x34>)
 80032b4:	f00e fcc0 	bl	8011c38 <__assert_func>
 80032b8:	080189a8 	.word	0x080189a8
 80032bc:	080189e0 	.word	0x080189e0
 80032c0:	080189bc 	.word	0x080189bc

080032c4 <_modbus_rtu_get_response_tid>:
 80032c4:	2000      	movs	r0, #0
 80032c6:	4770      	bx	lr

080032c8 <_modbus_rtu_send_msg_pre>:
    while (buffer_length--) {
 80032c8:	b28b      	uxth	r3, r1
{
 80032ca:	b570      	push	{r4, r5, r6, lr}
    uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
 80032cc:	f04f 0eff 	mov.w	lr, #255	; 0xff
    while (buffer_length--) {
 80032d0:	b1ab      	cbz	r3, 80032fe <_modbus_rtu_send_msg_pre+0x36>
 80032d2:	4684      	mov	ip, r0
    uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
 80032d4:	4672      	mov	r2, lr
 80032d6:	4e0d      	ldr	r6, [pc, #52]	; (800330c <_modbus_rtu_send_msg_pre+0x44>)
 80032d8:	4c0d      	ldr	r4, [pc, #52]	; (8003310 <_modbus_rtu_send_msg_pre+0x48>)
 80032da:	fa10 f581 	uxtah	r5, r0, r1
        i = crc_lo ^ *buffer++; /* calculate the CRC  */
 80032de:	f81c 3b01 	ldrb.w	r3, [ip], #1
 80032e2:	4053      	eors	r3, r2
        crc_lo = crc_hi ^ table_crc_hi[i];
 80032e4:	5cf2      	ldrb	r2, [r6, r3]
    while (buffer_length--) {
 80032e6:	45ac      	cmp	ip, r5
        crc_lo = crc_hi ^ table_crc_hi[i];
 80032e8:	ea8e 0202 	eor.w	r2, lr, r2
        crc_hi = table_crc_lo[i];
 80032ec:	f814 e003 	ldrb.w	lr, [r4, r3]
    while (buffer_length--) {
 80032f0:	d1f5      	bne.n	80032de <_modbus_rtu_send_msg_pre+0x16>
    req[req_length++] = crc >> 8;
 80032f2:	1843      	adds	r3, r0, r1
    req[req_length++] = crc & 0x00FF;
 80032f4:	5442      	strb	r2, [r0, r1]
    req[req_length++] = crc >> 8;
 80032f6:	f883 e001 	strb.w	lr, [r3, #1]
}
 80032fa:	1c88      	adds	r0, r1, #2
 80032fc:	bd70      	pop	{r4, r5, r6, pc}
    while (buffer_length--) {
 80032fe:	4672      	mov	r2, lr
    req[req_length++] = crc >> 8;
 8003300:	1843      	adds	r3, r0, r1
    req[req_length++] = crc & 0x00FF;
 8003302:	5442      	strb	r2, [r0, r1]
    req[req_length++] = crc >> 8;
 8003304:	f883 e001 	strb.w	lr, [r3, #1]
}
 8003308:	1c88      	adds	r0, r1, #2
 800330a:	bd70      	pop	{r4, r5, r6, pc}
 800330c:	08018a48 	.word	0x08018a48
 8003310:	08018b48 	.word	0x08018b48

08003314 <modbus_new_rtu>:
    _modbus_rtu_free
};

modbus_t *
modbus_new_rtu(const char *device, int baud, char parity, int data_bit, int stop_bit)
{
 8003314:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003318:	b082      	sub	sp, #8
	modbus_t *ctx;
	modbus_rtu_t *ctx_rtu;
	struct Dev_Mgmt *pdev;

	/* check device argument */
	if( (NULL == device) || (0 == *device)) {
 800331a:	b388      	cbz	r0, 8003380 <modbus_new_rtu+0x6c>
 800331c:	4699      	mov	r9, r3
 800331e:	7803      	ldrb	r3, [r0, #0]
 8003320:	4604      	mov	r4, r0
 8003322:	b36b      	cbz	r3, 8003380 <modbus_new_rtu+0x6c>
		return NULL;
	}

	//ctx = (modbus_t *)pvPortMalloc(sizeof(modbus_t));
	ctx = (modbus_t *)osal_malloc(sizeof(modbus_t));
 8003324:	2034      	movs	r0, #52	; 0x34
 8003326:	4688      	mov	r8, r1
 8003328:	4617      	mov	r7, r2
 800332a:	f000 f843 	bl	80033b4 <osal_malloc>
	if( NULL == ctx ) {
 800332e:	4606      	mov	r6, r0
 8003330:	b330      	cbz	r0, 8003380 <modbus_new_rtu+0x6c>
		return NULL;
	}
	_modbus_init_common(ctx);
 8003332:	f7ff fe1f 	bl	8002f74 <_modbus_init_common>

	ctx->backend = &_modbus_rtu_backend;
 8003336:	4b1e      	ldr	r3, [pc, #120]	; (80033b0 <modbus_new_rtu+0x9c>)
	pdev = GetUARTDevice((char*)device);
 8003338:	4620      	mov	r0, r4
	ctx->backend = &_modbus_rtu_backend;
 800333a:	62f3      	str	r3, [r6, #44]	; 0x2c
	pdev = GetUARTDevice((char*)device);
 800333c:	f7fe fd76 	bl	8001e2c <GetUARTDevice>
	if (!pdev)
 8003340:	4682      	mov	sl, r0
 8003342:	b1d0      	cbz	r0, 800337a <modbus_new_rtu+0x66>
	{
		modbus_free(ctx);
		return NULL;
	}

	ctx->backend_data = (modbus_rtu_t *)osal_malloc(sizeof(modbus_rtu_t));
 8003344:	2014      	movs	r0, #20
 8003346:	f000 f835 	bl	80033b4 <osal_malloc>
 800334a:	4605      	mov	r5, r0
 800334c:	6330      	str	r0, [r6, #48]	; 0x30
	if(NULL == ctx->backend_data) {
 800334e:	b1a0      	cbz	r0, 800337a <modbus_new_rtu+0x66>
		modbus_free(ctx);
		return NULL;
	}
	ctx_rtu = (modbus_rtu_t *)ctx->backend_data;
	ctx_rtu->dev = pdev;
 8003350:	f8c0 a010 	str.w	sl, [r0, #16]

	ctx_rtu->device = (char *)osal_malloc((strlen(device) + 1) * sizeof(char));
 8003354:	4620      	mov	r0, r4
 8003356:	f00f fab9 	bl	80128cc <strlen>
 800335a:	3001      	adds	r0, #1
 800335c:	f000 f82a 	bl	80033b4 <osal_malloc>
 8003360:	6028      	str	r0, [r5, #0]
	if(NULL == ctx_rtu->device) {
 8003362:	b1e8      	cbz	r0, 80033a0 <modbus_new_rtu+0x8c>
		modbus_free(ctx);
		return NULL;
	}
	strcpy(ctx_rtu->device, device);
 8003364:	4621      	mov	r1, r4
 8003366:	f00f f863 	bl	8012430 <strcpy>

	ctx_rtu->baud = baud;
	if('N' == parity || 'E' == parity || 'O' == parity) {
 800336a:	f1a7 034e 	sub.w	r3, r7, #78	; 0x4e
 800336e:	2b01      	cmp	r3, #1
	ctx_rtu->baud = baud;
 8003370:	f8c5 8004 	str.w	r8, [r5, #4]
	if('N' == parity || 'E' == parity || 'O' == parity) {
 8003374:	d909      	bls.n	800338a <modbus_new_rtu+0x76>
 8003376:	2f45      	cmp	r7, #69	; 0x45
 8003378:	d007      	beq.n	800338a <modbus_new_rtu+0x76>
		ctx_rtu->parity = parity;
	} else {
		modbus_free(ctx);
 800337a:	4630      	mov	r0, r6
 800337c:	f7ff fea4 	bl	80030c8 <modbus_free>
		return NULL;
 8003380:	2600      	movs	r6, #0
	ctx_rtu->stop_bit = stop_bit;

	ctx_rtu->confirmation_to_ignore = FALSE;

	return ctx;
}
 8003382:	4630      	mov	r0, r6
 8003384:	b002      	add	sp, #8
 8003386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	ctx_rtu->confirmation_to_ignore = FALSE;
 800338a:	2300      	movs	r3, #0
}
 800338c:	4630      	mov	r0, r6
	ctx_rtu->stop_bit = stop_bit;
 800338e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
		ctx_rtu->parity = parity;
 8003390:	72af      	strb	r7, [r5, #10]
	ctx_rtu->data_bit = data_bit;
 8003392:	f885 9008 	strb.w	r9, [r5, #8]
	ctx_rtu->stop_bit = stop_bit;
 8003396:	726a      	strb	r2, [r5, #9]
	ctx_rtu->confirmation_to_ignore = FALSE;
 8003398:	60eb      	str	r3, [r5, #12]
}
 800339a:	b002      	add	sp, #8
 800339c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033a0:	9001      	str	r0, [sp, #4]
		modbus_free(ctx);
 80033a2:	4630      	mov	r0, r6
 80033a4:	f7ff fe90 	bl	80030c8 <modbus_free>
		return NULL;
 80033a8:	9b01      	ldr	r3, [sp, #4]
 80033aa:	461e      	mov	r6, r3
 80033ac:	e7e9      	b.n	8003382 <modbus_new_rtu+0x6e>
 80033ae:	bf00      	nop
 80033b0:	08018a00 	.word	0x08018a00

080033b4 <osal_malloc>:
#include "task.h"
#include <string.h>

void *osal_malloc(size_t size)
{
	return pvPortMalloc(size);
 80033b4:	f7fe bdd6 	b.w	8001f64 <pvPortMalloc>

080033b8 <osal_free>:
}
void osal_free(void *ptr)
{
	vPortFree(ptr);
 80033b8:	f7fe be86 	b.w	80020c8 <vPortFree>

080033bc <prvTaskExitError>:
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
    volatile uint32_t ulDummy = 0UL;
 80033bc:	2200      	movs	r2, #0
{
 80033be:	b500      	push	{lr}
    /* A function that implements a task must not exit or attempt to return to
     * its caller as there is nothing to return to. If a task wants to exit it
     * should instead call vTaskDelete( NULL ). Artificially force an assert()
     * to be triggered if configASSERT() is defined, then stop here so
     * application writers can catch the error. */
    configASSERT( ulCriticalNesting == ~0UL );
 80033c0:	4b08      	ldr	r3, [pc, #32]	; (80033e4 <prvTaskExitError+0x28>)
{
 80033c2:	b083      	sub	sp, #12
    volatile uint32_t ulDummy = 0UL;
 80033c4:	9201      	str	r2, [sp, #4]
    configASSERT( ulCriticalNesting == ~0UL );
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	3301      	adds	r3, #1
 80033ca:	d002      	beq.n	80033d2 <prvTaskExitError+0x16>
 80033cc:	f000 f97e 	bl	80036cc <ulSetInterruptMask>
 80033d0:	e7fe      	b.n	80033d0 <prvTaskExitError+0x14>
    portDISABLE_INTERRUPTS();
 80033d2:	f000 f97b 	bl	80036cc <ulSetInterruptMask>

    while( ulDummy == 0 )
 80033d6:	9b01      	ldr	r3, [sp, #4]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d0fc      	beq.n	80033d6 <prvTaskExitError+0x1a>
         * warnings about code appearing after this function is called - making
         * ulDummy volatile makes the compiler think the function could return
         * and therefore not output an 'unreachable code' warning for code that
         * appears after it. */
    }
}
 80033dc:	b003      	add	sp, #12
 80033de:	f85d fb04 	ldr.w	pc, [sp], #4
 80033e2:	bf00      	nop
 80033e4:	200001d8 	.word	0x200001d8

080033e8 <vPortSetupTimerInterrupt>:
{
 80033e8:	b410      	push	{r4}
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT_CONFIG;
 80033ea:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80033ee:	2404      	movs	r4, #4
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80033f0:	2000      	movs	r0, #0
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 80033f2:	2207      	movs	r2, #7
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80033f4:	4903      	ldr	r1, [pc, #12]	; (8003404 <vPortSetupTimerInterrupt+0x1c>)
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT_CONFIG;
 80033f6:	611c      	str	r4, [r3, #16]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80033f8:	6198      	str	r0, [r3, #24]
}
 80033fa:	f85d 4b04 	ldr.w	r4, [sp], #4
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80033fe:	6159      	str	r1, [r3, #20]
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8003400:	611a      	str	r2, [r3, #16]
}
 8003402:	4770      	bx	lr
 8003404:	0003d08f 	.word	0x0003d08f

08003408 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void ) /* PRIVILEGED_FUNCTION */
{
    /* Set a PendSV to request a context switch. */
    portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003408:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800340c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003410:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 8003414:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8003418:	f3bf 8f6f 	isb	sy
}
 800341c:	4770      	bx	lr
 800341e:	bf00      	nop

08003420 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8003420:	b508      	push	{r3, lr}
    portDISABLE_INTERRUPTS();
 8003422:	f000 f953 	bl	80036cc <ulSetInterruptMask>
    ulCriticalNesting++;
 8003426:	4a04      	ldr	r2, [pc, #16]	; (8003438 <vPortEnterCritical+0x18>)
 8003428:	6813      	ldr	r3, [r2, #0]
 800342a:	3301      	adds	r3, #1
 800342c:	6013      	str	r3, [r2, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 800342e:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8003432:	f3bf 8f6f 	isb	sy
}
 8003436:	bd08      	pop	{r3, pc}
 8003438:	200001d8 	.word	0x200001d8

0800343c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void ) /* PRIVILEGED_FUNCTION */
{
 800343c:	b508      	push	{r3, lr}
    configASSERT( ulCriticalNesting );
 800343e:	4b08      	ldr	r3, [pc, #32]	; (8003460 <vPortExitCritical+0x24>)
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	b14a      	cbz	r2, 8003458 <vPortExitCritical+0x1c>
    ulCriticalNesting--;
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	3a01      	subs	r2, #1
 8003448:	601a      	str	r2, [r3, #0]

    if( ulCriticalNesting == 0 )
 800344a:	6818      	ldr	r0, [r3, #0]
 800344c:	b100      	cbz	r0, 8003450 <vPortExitCritical+0x14>
    {
        portENABLE_INTERRUPTS();
    }
}
 800344e:	bd08      	pop	{r3, pc}
 8003450:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        portENABLE_INTERRUPTS();
 8003454:	f000 b946 	b.w	80036e4 <vClearInterruptMask>
    configASSERT( ulCriticalNesting );
 8003458:	f000 f938 	bl	80036cc <ulSetInterruptMask>
 800345c:	e7fe      	b.n	800345c <vPortExitCritical+0x20>
 800345e:	bf00      	nop
 8003460:	200001d8 	.word	0x200001d8

08003464 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void SysTick_Handler( void ) /* PRIVILEGED_FUNCTION */
{
 8003464:	b510      	push	{r4, lr}
    uint32_t ulPreviousMask;

    ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8003466:	f000 f931 	bl	80036cc <ulSetInterruptMask>
 800346a:	4604      	mov	r4, r0
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 800346c:	f00b fc1e 	bl	800ecac <xTaskIncrementTick>
 8003470:	b128      	cbz	r0, 800347e <SysTick_Handler+0x1a>
        {
            traceISR_EXIT_TO_SCHEDULER();
            /* Pend a context switch. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003472:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8003476:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800347a:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
        else
        {
            traceISR_EXIT();
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 800347e:	4620      	mov	r0, r4
}
 8003480:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8003484:	f000 b92e 	b.w	80036e4 <vClearInterruptMask>

08003488 <vPortSVCHandler_C>:
/*-----------------------------------------------------------*/

void vPortSVCHandler_C( uint32_t * pulCallerStackAddress ) /* PRIVILEGED_FUNCTION portDONT_DISCARD */
{
 8003488:	b508      	push	{r3, lr}
    uint8_t ucSVCNumber;

    /* Register are stored on the stack in the following order - R0, R1, R2, R3,
     * R12, LR, PC, xPSR. */
    ulPC = pulCallerStackAddress[ portOFFSET_TO_PC ];
    ucSVCNumber = ( ( uint8_t * ) ulPC )[ -2 ];
 800348a:	6983      	ldr	r3, [r0, #24]

    switch( ucSVCNumber )
 800348c:	f813 3c02 	ldrb.w	r3, [r3, #-2]
 8003490:	2b66      	cmp	r3, #102	; 0x66
 8003492:	d002      	beq.n	800349a <vPortSVCHandler_C+0x12>
                    break;
            #endif /* configENABLE_MPU == 1 */

        default:
            /* Incorrect SVC call. */
            configASSERT( pdFALSE );
 8003494:	f000 f91a 	bl	80036cc <ulSetInterruptMask>
 8003498:	e7fe      	b.n	8003498 <vPortSVCHandler_C+0x10>
        *( portCPACR ) |= ( ( portCPACR_CP10_VALUE << portCPACR_CP10_POS ) |
 800349a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800349e:	f8d3 2d88 	ldr.w	r2, [r3, #3464]	; 0xd88
 80034a2:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80034a6:	f8c3 2d88 	str.w	r2, [r3, #3464]	; 0xd88
        *( portFPCCR ) |= ( portFPCCR_ASPEN_MASK | portFPCCR_LSPEN_MASK );
 80034aa:	f8d3 2f34 	ldr.w	r2, [r3, #3892]	; 0xf34
 80034ae:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 80034b2:	f8c3 2f34 	str.w	r2, [r3, #3892]	; 0xf34
    }
}
 80034b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
            vRestoreContextOfFirstTask();
 80034ba:	f000 b8e1 	b.w	8003680 <vRestoreContextOfFirstTask>
 80034be:	bf00      	nop

080034c0 <pxPortInitialiseStack>:

    StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                         StackType_t * pxEndOfStack,
                                         TaskFunction_t pxCode,
                                         void * pvParameters ) /* PRIVILEGED_FUNCTION */
    {
 80034c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
            #endif /* configENABLE_TRUSTZONE */
        }
        #else /* portPRELOAD_REGISTERS */
        {
            pxTopOfStack--;                                          /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
            *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR. */
 80034c4:	f04f 7480 	mov.w	r4, #16777216	; 0x1000000
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) pvParameters;            /* R0. */
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x11111111UL;            /* R11. */
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x10101010UL;            /* R10. */
 80034c8:	f04f 3710 	mov.w	r7, #269488144	; 0x10101010
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x09090909UL;            /* R09. */
 80034cc:	f04f 3509 	mov.w	r5, #151587081	; 0x9090909
            *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR. */
 80034d0:	f840 4c04 	str.w	r4, [r0, #-4]
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x08080808UL;            /* R08. */
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x07070707UL;            /* R07. */
 80034d4:	f04f 3407 	mov.w	r4, #117901063	; 0x7070707
            *pxTopOfStack = ( StackType_t ) 0x09090909UL;            /* R09. */
 80034d8:	e940 570b 	strd	r5, r7, [r0, #-44]	; 0x2c
            *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR. */
 80034dc:	4d16      	ldr	r5, [pc, #88]	; (8003538 <pxPortInitialiseStack+0x78>)
            *pxTopOfStack = ( StackType_t ) 0x07070707UL;            /* R07. */
 80034de:	f840 4c34 	str.w	r4, [r0, #-52]
            *pxTopOfStack = ( StackType_t ) pxCode;                  /* PC. */
 80034e2:	e940 5203 	strd	r5, r2, [r0, #-12]
            *pxTopOfStack = ( StackType_t ) 0x11111111UL;            /* R11. */
 80034e6:	f04f 3c11 	mov.w	ip, #286331153	; 0x11111111
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x06060606UL;            /* R06. */
 80034ea:	f04f 3406 	mov.w	r4, #101058054	; 0x6060606
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x05050505UL;            /* R05. */
 80034ee:	f04f 3205 	mov.w	r2, #84215045	; 0x5050505
            *pxTopOfStack = ( StackType_t ) 0x11111111UL;            /* R11. */
 80034f2:	e940 c309 	strd	ip, r3, [r0, #-36]	; 0x24
            *pxTopOfStack = ( StackType_t ) 0x05050505UL;            /* R05. */
 80034f6:	e940 240f 	strd	r2, r4, [r0, #-60]	; 0x3c
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x04040404UL;            /* R04. */
            pxTopOfStack--;
            *pxTopOfStack = portINITIAL_EXC_RETURN;                  /* EXC_RETURN. */
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) pxEndOfStack;            /* Slot used to hold this task's PSPLIM value. */
 80034fa:	4603      	mov	r3, r0
            *pxTopOfStack = ( StackType_t ) 0x12121212UL;            /* R12. */
 80034fc:	f04f 3a12 	mov.w	sl, #303174162	; 0x12121212
            *pxTopOfStack = ( StackType_t ) 0x03030303UL;            /* R3. */
 8003500:	f04f 3903 	mov.w	r9, #50529027	; 0x3030303
            *pxTopOfStack = ( StackType_t ) 0x02020202UL;            /* R2. */
 8003504:	f04f 3802 	mov.w	r8, #33686018	; 0x2020202
            *pxTopOfStack = ( StackType_t ) 0x01010101UL;            /* R1. */
 8003508:	f04f 3e01 	mov.w	lr, #16843009	; 0x1010101
            *pxTopOfStack = ( StackType_t ) 0x08080808UL;            /* R08. */
 800350c:	f04f 3608 	mov.w	r6, #134744072	; 0x8080808
            *pxTopOfStack = ( StackType_t ) 0x04040404UL;            /* R04. */
 8003510:	f04f 3504 	mov.w	r5, #67372036	; 0x4040404
            *pxTopOfStack = portINITIAL_EXC_RETURN;                  /* EXC_RETURN. */
 8003514:	f06f 0202 	mvn.w	r2, #2
            *pxTopOfStack = ( StackType_t ) 0x03030303UL;            /* R3. */
 8003518:	e940 9a05 	strd	r9, sl, [r0, #-20]
            *pxTopOfStack = ( StackType_t ) 0x01010101UL;            /* R1. */
 800351c:	e940 e807 	strd	lr, r8, [r0, #-28]
            *pxTopOfStack = ( StackType_t ) 0x08080808UL;            /* R08. */
 8003520:	f840 6c30 	str.w	r6, [r0, #-48]
            *pxTopOfStack = ( StackType_t ) 0x04040404UL;            /* R04. */
 8003524:	f840 5c40 	str.w	r5, [r0, #-64]
            *pxTopOfStack = portINITIAL_EXC_RETURN;                  /* EXC_RETURN. */
 8003528:	f840 2c44 	str.w	r2, [r0, #-68]
            *pxTopOfStack = ( StackType_t ) pxEndOfStack;            /* Slot used to hold this task's PSPLIM value. */
 800352c:	f843 1d48 	str.w	r1, [r3, #-72]!
            #endif /* configENABLE_TRUSTZONE */
        }
        #endif /* portPRELOAD_REGISTERS */

        return pxTopOfStack;
    }
 8003530:	4618      	mov	r0, r3
 8003532:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003536:	bf00      	nop
 8003538:	080033bd 	.word	0x080033bd

0800353c <xPortStartScheduler>:
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 800353c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
{
 8003540:	b530      	push	{r4, r5, lr}
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 8003542:	f8d3 2d08 	ldr.w	r2, [r3, #3336]	; 0xd08
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == SVC_Handler );
 8003546:	4938      	ldr	r1, [pc, #224]	; (8003628 <xPortStartScheduler+0xec>)
 8003548:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
{
 800354a:	b085      	sub	sp, #20
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == SVC_Handler );
 800354c:	4288      	cmp	r0, r1
 800354e:	d002      	beq.n	8003556 <xPortStartScheduler+0x1a>
 8003550:	f000 f8bc 	bl	80036cc <ulSetInterruptMask>
 8003554:	e7fe      	b.n	8003554 <xPortStartScheduler+0x18>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == PendSV_Handler );
 8003556:	4935      	ldr	r1, [pc, #212]	; (800362c <xPortStartScheduler+0xf0>)
 8003558:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800355a:	428a      	cmp	r2, r1
 800355c:	d002      	beq.n	8003564 <xPortStartScheduler+0x28>
 800355e:	f000 f8b5 	bl	80036cc <ulSetInterruptMask>
 8003562:	e7fe      	b.n	8003562 <xPortStartScheduler+0x26>
    }
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_ARMV8M_MAIN_EXTENSION == 1 ) )
    {
        volatile uint32_t ulImplementedPrioBits = 0;
 8003564:	2000      	movs	r0, #0
         * "FromISR". FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * First, determine the number of priority bits available. Write to all
         * possible bits in the priority setting for SVCall. */
        portNVIC_SHPR2_REG = 0xFF000000;
 8003566:	f04f 417f 	mov.w	r1, #4278190080	; 0xff000000
        volatile uint32_t ulImplementedPrioBits = 0;
 800356a:	9002      	str	r0, [sp, #8]
        portNVIC_SHPR2_REG = 0xFF000000;
 800356c:	f8c3 1d1c 	str.w	r1, [r3, #3356]	; 0xd1c

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 );
 8003570:	f8d3 3d1c 	ldr.w	r3, [r3, #3356]	; 0xd1c

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003574:	4a2e      	ldr	r2, [pc, #184]	; (8003630 <xPortStartScheduler+0xf4>)
        ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 );
 8003576:	0e1b      	lsrs	r3, r3, #24
 8003578:	f88d 3007 	strb.w	r3, [sp, #7]
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800357c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003580:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003584:	7013      	strb	r3, [r2, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8003586:	2b00      	cmp	r3, #0
 8003588:	d03e      	beq.n	8003608 <xPortStartScheduler+0xcc>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( uint8_t ) ( ~( uint32_t ) ucMaxPriorityValue ) ) == 0U );
 800358a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800358e:	43db      	mvns	r3, r3
 8003590:	f013 0f50 	tst.w	r3, #80	; 0x50
 8003594:	d009      	beq.n	80035aa <xPortStartScheduler+0x6e>
 8003596:	e03a      	b.n	800360e <xPortStartScheduler+0xd2>

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8003598:	9b02      	ldr	r3, [sp, #8]
 800359a:	3301      	adds	r3, #1
 800359c:	9302      	str	r3, [sp, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800359e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80035a2:	005b      	lsls	r3, r3, #1
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	f88d 3007 	strb.w	r3, [sp, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80035aa:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80035ae:	061b      	lsls	r3, r3, #24
 80035b0:	d4f2      	bmi.n	8003598 <xPortStartScheduler+0x5c>
        }

        if( ulImplementedPrioBits == 8 )
 80035b2:	9b02      	ldr	r3, [sp, #8]
 80035b4:	2b08      	cmp	r3, #8
 80035b6:	d035      	beq.n	8003624 <xPortStartScheduler+0xe8>
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 80035b8:	9b02      	ldr	r3, [sp, #8]
 80035ba:	f1c3 0307 	rsb	r3, r3, #7
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80035be:	021b      	lsls	r3, r3, #8
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80035c0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
    }
    #endif /* #if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_ARMV8M_MAIN_EXTENSION == 1 ) ) */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80035c4:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
    portNVIC_SHPR2_REG = 0;
 80035c8:	2400      	movs	r4, #0
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80035ca:	491a      	ldr	r1, [pc, #104]	; (8003634 <xPortStartScheduler+0xf8>)
    /* Start the timer that generates the tick ISR. Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();

    /* Initialize the critical nesting count ready for the first task. */
    ulCriticalNesting = 0;
 80035cc:	4d1a      	ldr	r5, [pc, #104]	; (8003638 <xPortStartScheduler+0xfc>)
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80035ce:	600b      	str	r3, [r1, #0]
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80035d0:	f8d2 3d20 	ldr.w	r3, [r2, #3360]	; 0xd20
 80035d4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80035d8:	f8c2 3d20 	str.w	r3, [r2, #3360]	; 0xd20
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80035dc:	f8d2 3d20 	ldr.w	r3, [r2, #3360]	; 0xd20
 80035e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80035e4:	f8c2 3d20 	str.w	r3, [r2, #3360]	; 0xd20
    portNVIC_SHPR2_REG = 0;
 80035e8:	f8c2 4d1c 	str.w	r4, [r2, #3356]	; 0xd1c
    vPortSetupTimerInterrupt();
 80035ec:	f7ff fefc 	bl	80033e8 <vPortSetupTimerInterrupt>
    ulCriticalNesting = 0;
 80035f0:	602c      	str	r4, [r5, #0]
        xSchedulerRunning = pdTRUE;
    }
    #endif /* ( ( configENABLE_MPU == 1 ) && ( configUSE_MPU_WRAPPERS_V1 == 0 ) ) */

    /* Start the first task. */
    vStartFirstTask();
 80035f2:	f000 f85b 	bl	80036ac <vStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS. Call
     * vTaskSwitchContext() so link time optimization does not remove the
     * symbol. */
    vTaskSwitchContext();
 80035f6:	f00b fb69 	bl	800eccc <vTaskSwitchContext>
    volatile uint32_t ulDummy = 0UL;
 80035fa:	9403      	str	r4, [sp, #12]
    configASSERT( ulCriticalNesting == ~0UL );
 80035fc:	682b      	ldr	r3, [r5, #0]
 80035fe:	3301      	adds	r3, #1
 8003600:	d008      	beq.n	8003614 <xPortStartScheduler+0xd8>
 8003602:	f000 f863 	bl	80036cc <ulSetInterruptMask>
 8003606:	e7fe      	b.n	8003606 <xPortStartScheduler+0xca>
        configASSERT( ucMaxSysCallPriority );
 8003608:	f000 f860 	bl	80036cc <ulSetInterruptMask>
 800360c:	e7fe      	b.n	800360c <xPortStartScheduler+0xd0>
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( uint8_t ) ( ~( uint32_t ) ucMaxPriorityValue ) ) == 0U );
 800360e:	f000 f85d 	bl	80036cc <ulSetInterruptMask>
 8003612:	e7fe      	b.n	8003612 <xPortStartScheduler+0xd6>
    portDISABLE_INTERRUPTS();
 8003614:	f000 f85a 	bl	80036cc <ulSetInterruptMask>
    while( ulDummy == 0 )
 8003618:	9b03      	ldr	r3, [sp, #12]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d0fc      	beq.n	8003618 <xPortStartScheduler+0xdc>
    prvTaskExitError();

    /* Should not get here. */
    return 0;
}
 800361e:	2000      	movs	r0, #0
 8003620:	b005      	add	sp, #20
 8003622:	bd30      	pop	{r4, r5, pc}
 8003624:	2300      	movs	r3, #0
 8003626:	e7cd      	b.n	80035c4 <xPortStartScheduler+0x88>
 8003628:	08003751 	.word	0x08003751
 800362c:	080036f5 	.word	0x080036f5
 8003630:	2000a768 	.word	0x2000a768
 8003634:	2000a76c 	.word	0x2000a76c
 8003638:	200001d8 	.word	0x200001d8

0800363c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_ARMV8M_MAIN_EXTENSION == 1 ) )

    void vPortValidateInterruptPriority( void )
    {
 800363c:	b508      	push	{r3, lr}
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 800363e:	f3ef 8305 	mrs	r3, IPSR

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003642:	2b0f      	cmp	r3, #15
 8003644:	d905      	bls.n	8003652 <vPortValidateInterruptPriority+0x16>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003646:	490b      	ldr	r1, [pc, #44]	; (8003674 <vPortValidateInterruptPriority+0x38>)
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003648:	4a0b      	ldr	r2, [pc, #44]	; (8003678 <vPortValidateInterruptPriority+0x3c>)
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800364a:	5c5b      	ldrb	r3, [r3, r1]
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800364c:	7812      	ldrb	r2, [r2, #0]
 800364e:	429a      	cmp	r2, r3
 8003650:	d80d      	bhi.n	800366e <vPortValidateInterruptPriority+0x32>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003652:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8003656:	4a09      	ldr	r2, [pc, #36]	; (800367c <vPortValidateInterruptPriority+0x40>)
 8003658:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	; 0xd0c
 800365c:	6812      	ldr	r2, [r2, #0]
 800365e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003662:	4293      	cmp	r3, r2
 8003664:	d800      	bhi.n	8003668 <vPortValidateInterruptPriority+0x2c>
    }
 8003666:	bd08      	pop	{r3, pc}
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003668:	f000 f830 	bl	80036cc <ulSetInterruptMask>
 800366c:	e7fe      	b.n	800366c <vPortValidateInterruptPriority+0x30>
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800366e:	f000 f82d 	bl	80036cc <ulSetInterruptMask>
 8003672:	e7fe      	b.n	8003672 <vPortValidateInterruptPriority+0x36>
 8003674:	e000e3f0 	.word	0xe000e3f0
 8003678:	2000a768 	.word	0x2000a768
 800367c:	2000a76c 	.word	0x2000a76c

08003680 <vRestoreContextOfFirstTask>:

#else /* configENABLE_MPU */

    void vRestoreContextOfFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8003680:	4a09      	ldr	r2, [pc, #36]	; (80036a8 <vRestoreContextOfFirstTask+0x28>)
 8003682:	6811      	ldr	r1, [r2, #0]
 8003684:	6808      	ldr	r0, [r1, #0]
 8003686:	c806      	ldmia	r0!, {r1, r2}
 8003688:	f381 880b 	msr	PSPLIM, r1
 800368c:	2102      	movs	r1, #2
 800368e:	f381 8814 	msr	CONTROL, r1
 8003692:	3020      	adds	r0, #32
 8003694:	f380 8809 	msr	PSP, r0
 8003698:	f3bf 8f6f 	isb	sy
 800369c:	f04f 0000 	mov.w	r0, #0
 80036a0:	f380 8811 	msr	BASEPRI, r0
 80036a4:	4710      	bx	r2
            "   isb                                             \n"
            "   mov  r0, #0                                     \n"
            "   msr  basepri, r0                                \n" /* Ensure that interrupts are enabled when the first task starts. */
            "   bx   r2                                         \n" /* Finally, branch to EXC_RETURN. */
        );
    }
 80036a6:	0000      	.short	0x0000
 80036a8:	2000a7c8 	.word	0x2000a7c8

080036ac <vStartFirstTask>:
}
/*-----------------------------------------------------------*/

void vStartFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 80036ac:	4806      	ldr	r0, [pc, #24]	; (80036c8 <vStartFirstTask+0x1c>)
 80036ae:	6800      	ldr	r0, [r0, #0]
 80036b0:	6800      	ldr	r0, [r0, #0]
 80036b2:	f380 8808 	msr	MSP, r0
 80036b6:	b662      	cpsie	i
 80036b8:	b661      	cpsie	f
 80036ba:	f3bf 8f4f 	dsb	sy
 80036be:	f3bf 8f6f 	isb	sy
 80036c2:	df66      	svc	102	; 0x66
 80036c4:	bf00      	nop
        "   isb                                             \n"
        "   svc %0                                          \n" /* System call to start the first task. */
        "   nop                                             \n"
        ::"i" ( portSVC_START_SCHEDULER ) : "memory"
    );
}
 80036c6:	0000      	.short	0x0000
 80036c8:	e000ed08 	.word	0xe000ed08

080036cc <ulSetInterruptMask>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMask( void ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 80036cc:	f3ef 8011 	mrs	r0, BASEPRI
 80036d0:	f04f 0150 	mov.w	r1, #80	; 0x50
 80036d4:	f381 8811 	msr	BASEPRI, r1
 80036d8:	f3bf 8f4f 	dsb	sy
 80036dc:	f3bf 8f6f 	isb	sy
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop

080036e4 <vClearInterruptMask>:
}
/*-----------------------------------------------------------*/

void vClearInterruptMask( __attribute__( ( unused ) ) uint32_t ulMask ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 80036e4:	f380 8811 	msr	BASEPRI, r0
 80036e8:	f3bf 8f4f 	dsb	sy
 80036ec:	f3bf 8f6f 	isb	sy
 80036f0:	4770      	bx	lr
 80036f2:	bf00      	nop

080036f4 <PendSV_Handler>:

#else /* configENABLE_MPU */

    void PendSV_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 80036f4:	f3ef 8009 	mrs	r0, PSP
 80036f8:	f01e 0f10 	tst.w	lr, #16
 80036fc:	bf08      	it	eq
 80036fe:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003702:	f3ef 820b 	mrs	r2, PSPLIM
 8003706:	4673      	mov	r3, lr
 8003708:	e920 0ffc 	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 800370c:	4a0f      	ldr	r2, [pc, #60]	; (800374c <PendSV_Handler+0x58>)
 800370e:	6811      	ldr	r1, [r2, #0]
 8003710:	6008      	str	r0, [r1, #0]
 8003712:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003716:	f380 8811 	msr	BASEPRI, r0
 800371a:	f3bf 8f4f 	dsb	sy
 800371e:	f3bf 8f6f 	isb	sy
 8003722:	f00b fad3 	bl	800eccc <vTaskSwitchContext>
 8003726:	f04f 0000 	mov.w	r0, #0
 800372a:	f380 8811 	msr	BASEPRI, r0
 800372e:	4a07      	ldr	r2, [pc, #28]	; (800374c <PendSV_Handler+0x58>)
 8003730:	6811      	ldr	r1, [r2, #0]
 8003732:	6808      	ldr	r0, [r1, #0]
 8003734:	e8b0 0ffc 	ldmia.w	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8003738:	f013 0f10 	tst.w	r3, #16
 800373c:	bf08      	it	eq
 800373e:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003742:	f382 880b 	msr	PSPLIM, r2
 8003746:	f380 8809 	msr	PSP, r0
 800374a:	4718      	bx	r3
            "   msr psplim, r2                                  \n" /* Restore the PSPLIM register value for the task. */
            "   msr psp, r0                                     \n" /* Remember the new top of stack for the task. */
            "   bx r3                                           \n"
            ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
        );
    }
 800374c:	2000a7c8 	.word	0x2000a7c8

08003750 <SVC_Handler>:

#else /* ( configENABLE_MPU == 1 ) && ( configUSE_MPU_WRAPPERS_V1 == 0 ) */

    void SVC_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8003750:	f01e 0f04 	tst.w	lr, #4
 8003754:	bf0c      	ite	eq
 8003756:	f3ef 8008 	mrseq	r0, MSP
 800375a:	f3ef 8009 	mrsne	r0, PSP
 800375e:	4901      	ldr	r1, [pc, #4]	; (8003764 <SVC_Handler+0x14>)
 8003760:	4708      	bx	r1
            "   mrseq r0, msp                                   \n"
            "   mrsne r0, psp                                   \n"
            "   ldr r1, =vPortSVCHandler_C                      \n"
            "   bx r1                                           \n"
        );
    }
 8003762:	0000      	.short	0x0000
 8003764:	08003489 	.word	0x08003489

08003768 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8003768:	b570      	push	{r4, r5, r6, lr}
 800376a:	4615      	mov	r5, r2

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800376c:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 800376e:	4604      	mov	r4, r0
    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003770:	6b86      	ldr	r6, [r0, #56]	; 0x38
    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003772:	b92a      	cbnz	r2, 8003780 <prvCopyDataToQueue+0x18>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003774:	6805      	ldr	r5, [r0, #0]
 8003776:	b34d      	cbz	r5, 80037cc <prvCopyDataToQueue+0x64>
    BaseType_t xReturn = pdFALSE;
 8003778:	2000      	movs	r0, #0
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 800377a:	3601      	adds	r6, #1
 800377c:	63a6      	str	r6, [r4, #56]	; 0x38

    return xReturn;
}
 800377e:	bd70      	pop	{r4, r5, r6, pc}
    else if( xPosition == queueSEND_TO_BACK )
 8003780:	b97d      	cbnz	r5, 80037a2 <prvCopyDataToQueue+0x3a>
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8003782:	6840      	ldr	r0, [r0, #4]
 8003784:	f7fd fc38 	bl	8000ff8 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8003788:	6863      	ldr	r3, [r4, #4]
 800378a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800378c:	4413      	add	r3, r2
        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 800378e:	68a2      	ldr	r2, [r4, #8]
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8003790:	6063      	str	r3, [r4, #4]
        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 8003792:	4293      	cmp	r3, r2
 8003794:	d3f0      	bcc.n	8003778 <prvCopyDataToQueue+0x10>
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8003796:	6823      	ldr	r3, [r4, #0]
    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8003798:	3601      	adds	r6, #1
    BaseType_t xReturn = pdFALSE;
 800379a:	4628      	mov	r0, r5
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800379c:	6063      	str	r3, [r4, #4]
    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 800379e:	63a6      	str	r6, [r4, #56]	; 0x38
}
 80037a0:	bd70      	pop	{r4, r5, r6, pc}
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 80037a2:	68c0      	ldr	r0, [r0, #12]
 80037a4:	f7fd fc28 	bl	8000ff8 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80037a8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80037aa:	68e3      	ldr	r3, [r4, #12]
 80037ac:	4251      	negs	r1, r2
 80037ae:	1a9b      	subs	r3, r3, r2
        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 80037b0:	6822      	ldr	r2, [r4, #0]
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80037b2:	60e3      	str	r3, [r4, #12]
        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d202      	bcs.n	80037be <prvCopyDataToQueue+0x56>
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80037b8:	68a3      	ldr	r3, [r4, #8]
 80037ba:	440b      	add	r3, r1
 80037bc:	60e3      	str	r3, [r4, #12]
        if( xPosition == queueOVERWRITE )
 80037be:	2d02      	cmp	r5, #2
 80037c0:	d1da      	bne.n	8003778 <prvCopyDataToQueue+0x10>
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80037c2:	2e01      	cmp	r6, #1
 80037c4:	bf38      	it	cc
 80037c6:	2601      	movcc	r6, #1
    BaseType_t xReturn = pdFALSE;
 80037c8:	2000      	movs	r0, #0
 80037ca:	e7d7      	b.n	800377c <prvCopyDataToQueue+0x14>
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80037cc:	6880      	ldr	r0, [r0, #8]
 80037ce:	f00b fbf9 	bl	800efc4 <xTaskPriorityDisinherit>
    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 80037d2:	3601      	adds	r6, #1
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80037d4:	60a5      	str	r5, [r4, #8]
 80037d6:	e7d1      	b.n	800377c <prvCopyDataToQueue+0x14>

080037d8 <prvUnlockQueue>:
    }
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80037d8:	b570      	push	{r4, r5, r6, lr}
 80037da:	4605      	mov	r5, r0

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80037dc:	f7ff fe20 	bl	8003420 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80037e0:	f895 3045 	ldrb.w	r3, [r5, #69]	; 0x45
 80037e4:	b25c      	sxtb	r4, r3

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80037e6:	2c00      	cmp	r4, #0
 80037e8:	dd14      	ble.n	8003814 <prvUnlockQueue+0x3c>
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80037ea:	f105 0624 	add.w	r6, r5, #36	; 0x24
 80037ee:	e003      	b.n	80037f8 <prvUnlockQueue+0x20>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80037f0:	1e63      	subs	r3, r4, #1
 80037f2:	b2da      	uxtb	r2, r3
 80037f4:	b25c      	sxtb	r4, r3
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80037f6:	b16a      	cbz	r2, 8003814 <prvUnlockQueue+0x3c>
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80037f8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80037fa:	b15b      	cbz	r3, 8003814 <prvUnlockQueue+0x3c>
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80037fc:	4630      	mov	r0, r6
 80037fe:	f00b faaf 	bl	800ed60 <xTaskRemoveFromEventList>
 8003802:	2800      	cmp	r0, #0
 8003804:	d0f4      	beq.n	80037f0 <prvUnlockQueue+0x18>
                        vTaskMissedYield();
 8003806:	f00b fb65 	bl	800eed4 <vTaskMissedYield>
            --cTxLock;
 800380a:	1e63      	subs	r3, r4, #1
 800380c:	b2da      	uxtb	r2, r3
 800380e:	b25c      	sxtb	r4, r3
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003810:	2a00      	cmp	r2, #0
 8003812:	d1f1      	bne.n	80037f8 <prvUnlockQueue+0x20>
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8003814:	23ff      	movs	r3, #255	; 0xff
 8003816:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 800381a:	f7ff fe0f 	bl	800343c <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800381e:	f7ff fdff 	bl	8003420 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8003822:	f895 3044 	ldrb.w	r3, [r5, #68]	; 0x44
 8003826:	b25c      	sxtb	r4, r3

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003828:	2c00      	cmp	r4, #0
 800382a:	dd14      	ble.n	8003856 <prvUnlockQueue+0x7e>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800382c:	f105 0610 	add.w	r6, r5, #16
 8003830:	e003      	b.n	800383a <prvUnlockQueue+0x62>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8003832:	1e63      	subs	r3, r4, #1
 8003834:	b2da      	uxtb	r2, r3
 8003836:	b25c      	sxtb	r4, r3
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003838:	b16a      	cbz	r2, 8003856 <prvUnlockQueue+0x7e>
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800383a:	692b      	ldr	r3, [r5, #16]
 800383c:	b15b      	cbz	r3, 8003856 <prvUnlockQueue+0x7e>
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800383e:	4630      	mov	r0, r6
 8003840:	f00b fa8e 	bl	800ed60 <xTaskRemoveFromEventList>
 8003844:	2800      	cmp	r0, #0
 8003846:	d0f4      	beq.n	8003832 <prvUnlockQueue+0x5a>
                    vTaskMissedYield();
 8003848:	f00b fb44 	bl	800eed4 <vTaskMissedYield>
                --cRxLock;
 800384c:	1e63      	subs	r3, r4, #1
 800384e:	b2da      	uxtb	r2, r3
 8003850:	b25c      	sxtb	r4, r3
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003852:	2a00      	cmp	r2, #0
 8003854:	d1f1      	bne.n	800383a <prvUnlockQueue+0x62>
            {
                break;
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8003856:	23ff      	movs	r3, #255	; 0xff
 8003858:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
}
 800385c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    taskEXIT_CRITICAL();
 8003860:	f7ff bdec 	b.w	800343c <vPortExitCritical>

08003864 <xQueueGenericReset>:
{
 8003864:	b570      	push	{r4, r5, r6, lr}
    configASSERT( pxQueue );
 8003866:	b368      	cbz	r0, 80038c4 <xQueueGenericReset+0x60>
        ( pxQueue->uxLength >= 1U ) &&
 8003868:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800386a:	4604      	mov	r4, r0
    if( ( pxQueue != NULL ) &&
 800386c:	b1f3      	cbz	r3, 80038ac <xQueueGenericReset+0x48>
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 800386e:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8003870:	fba5 3503 	umull	r3, r5, r5, r3
 8003874:	b9d5      	cbnz	r5, 80038ac <xQueueGenericReset+0x48>
 8003876:	460e      	mov	r6, r1
        taskENTER_CRITICAL();
 8003878:	f7ff fdd2 	bl	8003420 <vPortEnterCritical>
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800387c:	e9d4 300f 	ldrd	r3, r0, [r4, #60]	; 0x3c
            pxQueue->cRxLock = queueUNLOCKED;
 8003880:	21ff      	movs	r1, #255	; 0xff
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8003882:	fb00 f303 	mul.w	r3, r0, r3
 8003886:	6822      	ldr	r2, [r4, #0]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8003888:	1a18      	subs	r0, r3, r0
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800388a:	6062      	str	r2, [r4, #4]
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800388c:	4413      	add	r3, r2
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 800388e:	4402      	add	r2, r0
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003890:	63a5      	str	r5, [r4, #56]	; 0x38
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8003892:	e9c4 3202 	strd	r3, r2, [r4, #8]
            pxQueue->cRxLock = queueUNLOCKED;
 8003896:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 800389a:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
            if( xNewQueue == pdFALSE )
 800389e:	b946      	cbnz	r6, 80038b2 <xQueueGenericReset+0x4e>
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80038a0:	6923      	ldr	r3, [r4, #16]
 80038a2:	b993      	cbnz	r3, 80038ca <xQueueGenericReset+0x66>
        taskEXIT_CRITICAL();
 80038a4:	f7ff fdca 	bl	800343c <vPortExitCritical>
}
 80038a8:	2001      	movs	r0, #1
 80038aa:	bd70      	pop	{r4, r5, r6, pc}
    configASSERT( xReturn != pdFAIL );
 80038ac:	f7ff ff0e 	bl	80036cc <ulSetInterruptMask>
 80038b0:	e7fe      	b.n	80038b0 <xQueueGenericReset+0x4c>
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80038b2:	f104 0010 	add.w	r0, r4, #16
 80038b6:	f7fe fc93 	bl	80021e0 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80038ba:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80038be:	f7fe fc8f 	bl	80021e0 <vListInitialise>
 80038c2:	e7ef      	b.n	80038a4 <xQueueGenericReset+0x40>
    configASSERT( pxQueue );
 80038c4:	f7ff ff02 	bl	80036cc <ulSetInterruptMask>
 80038c8:	e7fe      	b.n	80038c8 <xQueueGenericReset+0x64>
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80038ca:	f104 0010 	add.w	r0, r4, #16
 80038ce:	f00b fa47 	bl	800ed60 <xTaskRemoveFromEventList>
 80038d2:	2800      	cmp	r0, #0
 80038d4:	d0e6      	beq.n	80038a4 <xQueueGenericReset+0x40>
                        queueYIELD_IF_USING_PREEMPTION();
 80038d6:	f7ff fd97 	bl	8003408 <vPortYield>
 80038da:	e7e3      	b.n	80038a4 <xQueueGenericReset+0x40>

080038dc <xQueueGenericCreateStatic>:
    {
 80038dc:	b570      	push	{r4, r5, r6, lr}
 80038de:	b082      	sub	sp, #8
 80038e0:	f89d 5018 	ldrb.w	r5, [sp, #24]
        configASSERT( pxStaticQueue );
 80038e4:	b363      	cbz	r3, 8003940 <xQueueGenericCreateStatic+0x64>
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80038e6:	b1c0      	cbz	r0, 800391a <xQueueGenericCreateStatic+0x3e>
 80038e8:	460c      	mov	r4, r1
 80038ea:	461e      	mov	r6, r3
            ( pxStaticQueue != NULL ) &&
 80038ec:	b1c2      	cbz	r2, 8003920 <xQueueGenericCreateStatic+0x44>
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0U ) ) ) &&
 80038ee:	b1a1      	cbz	r1, 800391a <xQueueGenericCreateStatic+0x3e>
                volatile size_t xSize = sizeof( StaticQueue_t );
 80038f0:	2150      	movs	r1, #80	; 0x50
 80038f2:	9101      	str	r1, [sp, #4]
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 80038f4:	9901      	ldr	r1, [sp, #4]
 80038f6:	2950      	cmp	r1, #80	; 0x50
 80038f8:	d11f      	bne.n	800393a <xQueueGenericCreateStatic+0x5e>
                ( void ) xSize;                             /* Prevent unused variable warning when configASSERT() is not defined. */
 80038fa:	9901      	ldr	r1, [sp, #4]
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80038fc:	2101      	movs	r1, #1
 80038fe:	f883 1046 	strb.w	r1, [r3, #70]	; 0x46
    pxNewQueue->uxItemSize = uxItemSize;
 8003902:	e9c6 040f 	strd	r0, r4, [r6, #60]	; 0x3c
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003906:	2101      	movs	r1, #1
 8003908:	4630      	mov	r0, r6
 800390a:	6032      	str	r2, [r6, #0]
 800390c:	f7ff ffaa 	bl	8003864 <xQueueGenericReset>
    }
 8003910:	4630      	mov	r0, r6
        pxNewQueue->ucQueueType = ucQueueType;
 8003912:	f886 504c 	strb.w	r5, [r6, #76]	; 0x4c
    }
 8003916:	b002      	add	sp, #8
 8003918:	bd70      	pop	{r4, r5, r6, pc}
            configASSERT( pxNewQueue );
 800391a:	f7ff fed7 	bl	80036cc <ulSetInterruptMask>
 800391e:	e7fe      	b.n	800391e <xQueueGenericCreateStatic+0x42>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0U ) ) ) )
 8003920:	2900      	cmp	r1, #0
 8003922:	d1fa      	bne.n	800391a <xQueueGenericCreateStatic+0x3e>
                volatile size_t xSize = sizeof( StaticQueue_t );
 8003924:	2250      	movs	r2, #80	; 0x50
 8003926:	9201      	str	r2, [sp, #4]
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 8003928:	9a01      	ldr	r2, [sp, #4]
 800392a:	2a50      	cmp	r2, #80	; 0x50
 800392c:	d105      	bne.n	800393a <xQueueGenericCreateStatic+0x5e>
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800392e:	2101      	movs	r1, #1
                ( void ) xSize;                             /* Prevent unused variable warning when configASSERT() is not defined. */
 8003930:	9a01      	ldr	r2, [sp, #4]
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003932:	f886 1046 	strb.w	r1, [r6, #70]	; 0x46
 8003936:	4632      	mov	r2, r6
 8003938:	e7e3      	b.n	8003902 <xQueueGenericCreateStatic+0x26>
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 800393a:	f7ff fec7 	bl	80036cc <ulSetInterruptMask>
 800393e:	e7fe      	b.n	800393e <xQueueGenericCreateStatic+0x62>
        configASSERT( pxStaticQueue );
 8003940:	f7ff fec4 	bl	80036cc <ulSetInterruptMask>
 8003944:	e7fe      	b.n	8003944 <xQueueGenericCreateStatic+0x68>
 8003946:	bf00      	nop

08003948 <xQueueGenericCreate>:
    {
 8003948:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800394c:	b148      	cbz	r0, 8003962 <xQueueGenericCreate+0x1a>
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800394e:	fba0 3601 	umull	r3, r6, r0, r1
 8003952:	4604      	mov	r4, r0
 8003954:	460d      	mov	r5, r1
 8003956:	b926      	cbnz	r6, 8003962 <xQueueGenericCreate+0x1a>
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8003958:	fb01 f000 	mul.w	r0, r1, r0
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800395c:	f110 0f51 	cmn.w	r0, #81	; 0x51
 8003960:	d902      	bls.n	8003968 <xQueueGenericCreate+0x20>
            configASSERT( pxNewQueue );
 8003962:	f7ff feb3 	bl	80036cc <ulSetInterruptMask>
 8003966:	e7fe      	b.n	8003966 <xQueueGenericCreate+0x1e>
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8003968:	3050      	adds	r0, #80	; 0x50
 800396a:	4690      	mov	r8, r2
 800396c:	f7fe fafa 	bl	8001f64 <pvPortMalloc>
            if( pxNewQueue != NULL )
 8003970:	4607      	mov	r7, r0
 8003972:	b168      	cbz	r0, 8003990 <xQueueGenericCreate+0x48>
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003974:	f880 6046 	strb.w	r6, [r0, #70]	; 0x46
    if( uxItemSize == ( UBaseType_t ) 0 )
 8003978:	b16d      	cbz	r5, 8003996 <xQueueGenericCreate+0x4e>
                pucQueueStorage += sizeof( Queue_t );
 800397a:	f100 0350 	add.w	r3, r0, #80	; 0x50
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800397e:	2101      	movs	r1, #1
 8003980:	4638      	mov	r0, r7
    pxNewQueue->uxItemSize = uxItemSize;
 8003982:	e9c7 450f 	strd	r4, r5, [r7, #60]	; 0x3c
 8003986:	603b      	str	r3, [r7, #0]
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003988:	f7ff ff6c 	bl	8003864 <xQueueGenericReset>
        pxNewQueue->ucQueueType = ucQueueType;
 800398c:	f887 804c 	strb.w	r8, [r7, #76]	; 0x4c
    }
 8003990:	4638      	mov	r0, r7
 8003992:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003996:	4603      	mov	r3, r0
 8003998:	e7f1      	b.n	800397e <xQueueGenericCreate+0x36>
 800399a:	bf00      	nop

0800399c <xQueueGenericSend>:
{
 800399c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80039a0:	b085      	sub	sp, #20
 80039a2:	9201      	str	r2, [sp, #4]
    configASSERT( pxQueue );
 80039a4:	2800      	cmp	r0, #0
 80039a6:	f000 8084 	beq.w	8003ab2 <xQueueGenericSend+0x116>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80039aa:	4604      	mov	r4, r0
 80039ac:	4688      	mov	r8, r1
 80039ae:	461f      	mov	r7, r3
 80039b0:	2900      	cmp	r1, #0
 80039b2:	d05d      	beq.n	8003a70 <xQueueGenericSend+0xd4>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80039b4:	2f02      	cmp	r7, #2
 80039b6:	d102      	bne.n	80039be <xQueueGenericSend+0x22>
 80039b8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	d16c      	bne.n	8003a98 <xQueueGenericSend+0xfc>
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80039be:	f00b fa8f 	bl	800eee0 <xTaskGetSchedulerState>
 80039c2:	4605      	mov	r5, r0
 80039c4:	2800      	cmp	r0, #0
 80039c6:	d049      	beq.n	8003a5c <xQueueGenericSend+0xc0>
 80039c8:	2500      	movs	r5, #0
        prvLockQueue( pxQueue );
 80039ca:	f04f 0900 	mov.w	r9, #0
 80039ce:	e007      	b.n	80039e0 <xQueueGenericSend+0x44>
        else
        {
            xReturn = pdFALSE;
        }
    }
    taskEXIT_CRITICAL();
 80039d0:	f7ff fd34 	bl	800343c <vPortExitCritical>
                prvUnlockQueue( pxQueue );
 80039d4:	4620      	mov	r0, r4
 80039d6:	f7ff feff 	bl	80037d8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80039da:	f00b f94b 	bl	800ec74 <xTaskResumeAll>
 80039de:	2501      	movs	r5, #1
        taskENTER_CRITICAL();
 80039e0:	f7ff fd1e 	bl	8003420 <vPortEnterCritical>
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80039e4:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80039e6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80039e8:	4290      	cmp	r0, r2
 80039ea:	d347      	bcc.n	8003a7c <xQueueGenericSend+0xe0>
 80039ec:	2f02      	cmp	r7, #2
 80039ee:	d045      	beq.n	8003a7c <xQueueGenericSend+0xe0>
                if( xTicksToWait == ( TickType_t ) 0 )
 80039f0:	9e01      	ldr	r6, [sp, #4]
 80039f2:	2e00      	cmp	r6, #0
 80039f4:	d060      	beq.n	8003ab8 <xQueueGenericSend+0x11c>
                else if( xEntryTimeSet == pdFALSE )
 80039f6:	2d00      	cmp	r5, #0
 80039f8:	d036      	beq.n	8003a68 <xQueueGenericSend+0xcc>
        taskEXIT_CRITICAL();
 80039fa:	f7ff fd1f 	bl	800343c <vPortExitCritical>
        vTaskSuspendAll();
 80039fe:	f00b f931 	bl	800ec64 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003a02:	f7ff fd0d 	bl	8003420 <vPortEnterCritical>
 8003a06:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8003a0a:	2bff      	cmp	r3, #255	; 0xff
 8003a0c:	bf08      	it	eq
 8003a0e:	f884 9044 	strbeq.w	r9, [r4, #68]	; 0x44
 8003a12:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8003a16:	2bff      	cmp	r3, #255	; 0xff
 8003a18:	bf08      	it	eq
 8003a1a:	f884 9045 	strbeq.w	r9, [r4, #69]	; 0x45
 8003a1e:	f7ff fd0d 	bl	800343c <vPortExitCritical>
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003a22:	a901      	add	r1, sp, #4
 8003a24:	a802      	add	r0, sp, #8
 8003a26:	f00b fa1b 	bl	800ee60 <xTaskCheckForTimeOut>
 8003a2a:	2800      	cmp	r0, #0
 8003a2c:	d14a      	bne.n	8003ac4 <xQueueGenericSend+0x128>
    taskENTER_CRITICAL();
 8003a2e:	f7ff fcf7 	bl	8003420 <vPortEnterCritical>
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003a32:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003a34:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003a36:	429a      	cmp	r2, r3
 8003a38:	d1ca      	bne.n	80039d0 <xQueueGenericSend+0x34>
    taskEXIT_CRITICAL();
 8003a3a:	f7ff fcff 	bl	800343c <vPortExitCritical>
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003a3e:	9901      	ldr	r1, [sp, #4]
 8003a40:	f104 0010 	add.w	r0, r4, #16
 8003a44:	f00b f950 	bl	800ece8 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003a48:	4620      	mov	r0, r4
 8003a4a:	f7ff fec5 	bl	80037d8 <prvUnlockQueue>
                if( xTaskResumeAll() == pdFALSE )
 8003a4e:	f00b f911 	bl	800ec74 <xTaskResumeAll>
 8003a52:	2800      	cmp	r0, #0
 8003a54:	d1c3      	bne.n	80039de <xQueueGenericSend+0x42>
                    taskYIELD_WITHIN_API();
 8003a56:	f7ff fcd7 	bl	8003408 <vPortYield>
 8003a5a:	e7c0      	b.n	80039de <xQueueGenericSend+0x42>
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003a5c:	9b01      	ldr	r3, [sp, #4]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d0b3      	beq.n	80039ca <xQueueGenericSend+0x2e>
 8003a62:	f7ff fe33 	bl	80036cc <ulSetInterruptMask>
 8003a66:	e7fe      	b.n	8003a66 <xQueueGenericSend+0xca>
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003a68:	a802      	add	r0, sp, #8
 8003a6a:	f00b f9ed 	bl	800ee48 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003a6e:	e7c4      	b.n	80039fa <xQueueGenericSend+0x5e>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003a70:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d09e      	beq.n	80039b4 <xQueueGenericSend+0x18>
 8003a76:	f7ff fe29 	bl	80036cc <ulSetInterruptMask>
 8003a7a:	e7fe      	b.n	8003a7a <xQueueGenericSend+0xde>
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003a7c:	463a      	mov	r2, r7
 8003a7e:	4641      	mov	r1, r8
 8003a80:	4620      	mov	r0, r4
 8003a82:	f7ff fe71 	bl	8003768 <prvCopyDataToQueue>
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003a86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003a88:	b963      	cbnz	r3, 8003aa4 <xQueueGenericSend+0x108>
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003a8a:	b940      	cbnz	r0, 8003a9e <xQueueGenericSend+0x102>
                taskEXIT_CRITICAL();
 8003a8c:	f7ff fcd6 	bl	800343c <vPortExitCritical>
                return pdPASS;
 8003a90:	2001      	movs	r0, #1
}
 8003a92:	b005      	add	sp, #20
 8003a94:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003a98:	f7ff fe18 	bl	80036cc <ulSetInterruptMask>
 8003a9c:	e7fe      	b.n	8003a9c <xQueueGenericSend+0x100>
                            queueYIELD_IF_USING_PREEMPTION();
 8003a9e:	f7ff fcb3 	bl	8003408 <vPortYield>
 8003aa2:	e7f3      	b.n	8003a8c <xQueueGenericSend+0xf0>
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003aa4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003aa8:	f00b f95a 	bl	800ed60 <xTaskRemoveFromEventList>
 8003aac:	2800      	cmp	r0, #0
 8003aae:	d0ed      	beq.n	8003a8c <xQueueGenericSend+0xf0>
 8003ab0:	e7f5      	b.n	8003a9e <xQueueGenericSend+0x102>
    configASSERT( pxQueue );
 8003ab2:	f7ff fe0b 	bl	80036cc <ulSetInterruptMask>
 8003ab6:	e7fe      	b.n	8003ab6 <xQueueGenericSend+0x11a>
                    taskEXIT_CRITICAL();
 8003ab8:	f7ff fcc0 	bl	800343c <vPortExitCritical>
                    return errQUEUE_FULL;
 8003abc:	4630      	mov	r0, r6
}
 8003abe:	b005      	add	sp, #20
 8003ac0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
            prvUnlockQueue( pxQueue );
 8003ac4:	4620      	mov	r0, r4
 8003ac6:	f7ff fe87 	bl	80037d8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003aca:	f00b f8d3 	bl	800ec74 <xTaskResumeAll>
            return errQUEUE_FULL;
 8003ace:	2000      	movs	r0, #0
}
 8003ad0:	b005      	add	sp, #20
 8003ad2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003ad6:	bf00      	nop

08003ad8 <xQueueCreateMutex>:
    {
 8003ad8:	b570      	push	{r4, r5, r6, lr}
 8003ada:	4605      	mov	r5, r0
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8003adc:	2050      	movs	r0, #80	; 0x50
 8003ade:	f7fe fa41 	bl	8001f64 <pvPortMalloc>
            if( pxNewQueue != NULL )
 8003ae2:	4604      	mov	r4, r0
 8003ae4:	b198      	cbz	r0, 8003b0e <xQueueCreateMutex+0x36>
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003ae6:	2600      	movs	r6, #0
    pxNewQueue->uxLength = uxQueueLength;
 8003ae8:	2101      	movs	r1, #1
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003aea:	6020      	str	r0, [r4, #0]
    pxNewQueue->uxItemSize = uxItemSize;
 8003aec:	e9c0 160f 	strd	r1, r6, [r0, #60]	; 0x3c
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003af0:	f880 6046 	strb.w	r6, [r0, #70]	; 0x46
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003af4:	f7ff feb6 	bl	8003864 <xQueueGenericReset>
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8003af8:	4633      	mov	r3, r6
 8003afa:	4632      	mov	r2, r6
 8003afc:	4631      	mov	r1, r6
 8003afe:	4620      	mov	r0, r4
        pxNewQueue->ucQueueType = ucQueueType;
 8003b00:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8003b04:	60a6      	str	r6, [r4, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8003b06:	6026      	str	r6, [r4, #0]
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8003b08:	60e6      	str	r6, [r4, #12]
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8003b0a:	f7ff ff47 	bl	800399c <xQueueGenericSend>
    }
 8003b0e:	4620      	mov	r0, r4
 8003b10:	bd70      	pop	{r4, r5, r6, pc}
 8003b12:	bf00      	nop

08003b14 <xQueueGenericSendFromISR>:
{
 8003b14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    configASSERT( pxQueue );
 8003b18:	2800      	cmp	r0, #0
 8003b1a:	d048      	beq.n	8003bae <xQueueGenericSendFromISR+0x9a>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003b1c:	4604      	mov	r4, r0
 8003b1e:	460d      	mov	r5, r1
 8003b20:	4617      	mov	r7, r2
 8003b22:	461e      	mov	r6, r3
 8003b24:	b371      	cbz	r1, 8003b84 <xQueueGenericSendFromISR+0x70>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003b26:	2e02      	cmp	r6, #2
 8003b28:	d11c      	bne.n	8003b64 <xQueueGenericSendFromISR+0x50>
 8003b2a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d12f      	bne.n	8003b90 <xQueueGenericSendFromISR+0x7c>
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003b30:	f7ff fd84 	bl	800363c <vPortValidateInterruptPriority>
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8003b34:	f7ff fdca 	bl	80036cc <ulSetInterruptMask>
 8003b38:	4680      	mov	r8, r0
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003b3a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003b3c:	4629      	mov	r1, r5
            const int8_t cTxLock = pxQueue->cTxLock;
 8003b3e:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003b42:	4632      	mov	r2, r6
 8003b44:	4620      	mov	r0, r4
            const int8_t cTxLock = pxQueue->cTxLock;
 8003b46:	b26d      	sxtb	r5, r5
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003b48:	6ba3      	ldr	r3, [r4, #56]	; 0x38
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003b4a:	f7ff fe0d 	bl	8003768 <prvCopyDataToQueue>
            if( cTxLock == queueUNLOCKED )
 8003b4e:	1c6b      	adds	r3, r5, #1
 8003b50:	d121      	bne.n	8003b96 <xQueueGenericSendFromISR+0x82>
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003b52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003b54:	bb73      	cbnz	r3, 8003bb4 <xQueueGenericSendFromISR+0xa0>
            xReturn = pdPASS;
 8003b56:	2501      	movs	r5, #1
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );
 8003b58:	4640      	mov	r0, r8
 8003b5a:	f7ff fdc3 	bl	80036e4 <vClearInterruptMask>
}
 8003b5e:	4628      	mov	r0, r5
 8003b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003b64:	f7ff fd6a 	bl	800363c <vPortValidateInterruptPriority>
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8003b68:	f7ff fdb0 	bl	80036cc <ulSetInterruptMask>
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003b6c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003b6e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8003b70:	4680      	mov	r8, r0
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003b72:	429a      	cmp	r2, r3
 8003b74:	d3e2      	bcc.n	8003b3c <xQueueGenericSendFromISR+0x28>
            xReturn = errQUEUE_FULL;
 8003b76:	2500      	movs	r5, #0
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );
 8003b78:	4640      	mov	r0, r8
 8003b7a:	f7ff fdb3 	bl	80036e4 <vClearInterruptMask>
}
 8003b7e:	4628      	mov	r0, r5
 8003b80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003b84:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d0cd      	beq.n	8003b26 <xQueueGenericSendFromISR+0x12>
 8003b8a:	f7ff fd9f 	bl	80036cc <ulSetInterruptMask>
 8003b8e:	e7fe      	b.n	8003b8e <xQueueGenericSendFromISR+0x7a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003b90:	f7ff fd9c 	bl	80036cc <ulSetInterruptMask>
 8003b94:	e7fe      	b.n	8003b94 <xQueueGenericSendFromISR+0x80>
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8003b96:	f00b f883 	bl	800eca0 <uxTaskGetNumberOfTasks>
 8003b9a:	4285      	cmp	r5, r0
 8003b9c:	d2db      	bcs.n	8003b56 <xQueueGenericSendFromISR+0x42>
 8003b9e:	2d7f      	cmp	r5, #127	; 0x7f
 8003ba0:	d014      	beq.n	8003bcc <xQueueGenericSendFromISR+0xb8>
 8003ba2:	1c6b      	adds	r3, r5, #1
 8003ba4:	b25b      	sxtb	r3, r3
            xReturn = pdPASS;
 8003ba6:	2501      	movs	r5, #1
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8003ba8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003bac:	e7e4      	b.n	8003b78 <xQueueGenericSendFromISR+0x64>
    configASSERT( pxQueue );
 8003bae:	f7ff fd8d 	bl	80036cc <ulSetInterruptMask>
 8003bb2:	e7fe      	b.n	8003bb2 <xQueueGenericSendFromISR+0x9e>
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003bb4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003bb8:	f00b f8d2 	bl	800ed60 <xTaskRemoveFromEventList>
 8003bbc:	2800      	cmp	r0, #0
 8003bbe:	d0ca      	beq.n	8003b56 <xQueueGenericSendFromISR+0x42>
                            if( pxHigherPriorityTaskWoken != NULL )
 8003bc0:	2f00      	cmp	r7, #0
 8003bc2:	d0c8      	beq.n	8003b56 <xQueueGenericSendFromISR+0x42>
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8003bc4:	2301      	movs	r3, #1
            xReturn = pdPASS;
 8003bc6:	461d      	mov	r5, r3
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8003bc8:	603b      	str	r3, [r7, #0]
 8003bca:	e7d5      	b.n	8003b78 <xQueueGenericSendFromISR+0x64>
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8003bcc:	f7ff fd7e 	bl	80036cc <ulSetInterruptMask>
 8003bd0:	e7fe      	b.n	8003bd0 <xQueueGenericSendFromISR+0xbc>
 8003bd2:	bf00      	nop

08003bd4 <xQueueGiveFromISR>:
{
 8003bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    configASSERT( pxQueue );
 8003bd6:	b390      	cbz	r0, 8003c3e <xQueueGiveFromISR+0x6a>
    configASSERT( pxQueue->uxItemSize == 0 );
 8003bd8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003bda:	4604      	mov	r4, r0
 8003bdc:	bb03      	cbnz	r3, 8003c20 <xQueueGiveFromISR+0x4c>
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8003bde:	6803      	ldr	r3, [r0, #0]
 8003be0:	460d      	mov	r5, r1
 8003be2:	b1bb      	cbz	r3, 8003c14 <xQueueGiveFromISR+0x40>
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003be4:	f7ff fd2a 	bl	800363c <vPortValidateInterruptPriority>
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8003be8:	f7ff fd70 	bl	80036cc <ulSetInterruptMask>
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003bec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        if( uxMessagesWaiting < pxQueue->uxLength )
 8003bee:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8003bf0:	4606      	mov	r6, r0
        if( uxMessagesWaiting < pxQueue->uxLength )
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d926      	bls.n	8003c44 <xQueueGiveFromISR+0x70>
            const int8_t cTxLock = pxQueue->cTxLock;
 8003bf6:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8003bfa:	3301      	adds	r3, #1
            if( cTxLock == queueUNLOCKED )
 8003bfc:	2aff      	cmp	r2, #255	; 0xff
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8003bfe:	63a3      	str	r3, [r4, #56]	; 0x38
            const int8_t cTxLock = pxQueue->cTxLock;
 8003c00:	b257      	sxtb	r7, r2
            if( cTxLock == queueUNLOCKED )
 8003c02:	d110      	bne.n	8003c26 <xQueueGiveFromISR+0x52>
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003c04:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003c06:	bb1b      	cbnz	r3, 8003c50 <xQueueGiveFromISR+0x7c>
            xReturn = pdPASS;
 8003c08:	2701      	movs	r7, #1
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );
 8003c0a:	4630      	mov	r0, r6
 8003c0c:	f7ff fd6a 	bl	80036e4 <vClearInterruptMask>
}
 8003c10:	4638      	mov	r0, r7
 8003c12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8003c14:	6883      	ldr	r3, [r0, #8]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d0e4      	beq.n	8003be4 <xQueueGiveFromISR+0x10>
 8003c1a:	f7ff fd57 	bl	80036cc <ulSetInterruptMask>
 8003c1e:	e7fe      	b.n	8003c1e <xQueueGiveFromISR+0x4a>
    configASSERT( pxQueue->uxItemSize == 0 );
 8003c20:	f7ff fd54 	bl	80036cc <ulSetInterruptMask>
 8003c24:	e7fe      	b.n	8003c24 <xQueueGiveFromISR+0x50>
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8003c26:	f00b f83b 	bl	800eca0 <uxTaskGetNumberOfTasks>
 8003c2a:	4287      	cmp	r7, r0
 8003c2c:	d2ec      	bcs.n	8003c08 <xQueueGiveFromISR+0x34>
 8003c2e:	2f7f      	cmp	r7, #127	; 0x7f
 8003c30:	d01a      	beq.n	8003c68 <xQueueGiveFromISR+0x94>
 8003c32:	1c7b      	adds	r3, r7, #1
 8003c34:	b25b      	sxtb	r3, r3
            xReturn = pdPASS;
 8003c36:	2701      	movs	r7, #1
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8003c38:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003c3c:	e7e5      	b.n	8003c0a <xQueueGiveFromISR+0x36>
    configASSERT( pxQueue );
 8003c3e:	f7ff fd45 	bl	80036cc <ulSetInterruptMask>
 8003c42:	e7fe      	b.n	8003c42 <xQueueGiveFromISR+0x6e>
            xReturn = errQUEUE_FULL;
 8003c44:	2700      	movs	r7, #0
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );
 8003c46:	4630      	mov	r0, r6
 8003c48:	f7ff fd4c 	bl	80036e4 <vClearInterruptMask>
}
 8003c4c:	4638      	mov	r0, r7
 8003c4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003c50:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003c54:	f00b f884 	bl	800ed60 <xTaskRemoveFromEventList>
 8003c58:	2800      	cmp	r0, #0
 8003c5a:	d0d5      	beq.n	8003c08 <xQueueGiveFromISR+0x34>
                            if( pxHigherPriorityTaskWoken != NULL )
 8003c5c:	2d00      	cmp	r5, #0
 8003c5e:	d0d3      	beq.n	8003c08 <xQueueGiveFromISR+0x34>
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8003c60:	2301      	movs	r3, #1
            xReturn = pdPASS;
 8003c62:	461f      	mov	r7, r3
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8003c64:	602b      	str	r3, [r5, #0]
 8003c66:	e7d0      	b.n	8003c0a <xQueueGiveFromISR+0x36>
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8003c68:	f7ff fd30 	bl	80036cc <ulSetInterruptMask>
 8003c6c:	e7fe      	b.n	8003c6c <xQueueGiveFromISR+0x98>
 8003c6e:	bf00      	nop

08003c70 <xQueueReceive>:
{
 8003c70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c74:	b084      	sub	sp, #16
 8003c76:	9201      	str	r2, [sp, #4]
    configASSERT( ( pxQueue ) );
 8003c78:	2800      	cmp	r0, #0
 8003c7a:	f000 8088 	beq.w	8003d8e <xQueueReceive+0x11e>
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003c7e:	4604      	mov	r4, r0
 8003c80:	460e      	mov	r6, r1
 8003c82:	2900      	cmp	r1, #0
 8003c84:	d077      	beq.n	8003d76 <xQueueReceive+0x106>
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003c86:	f00b f92b 	bl	800eee0 <xTaskGetSchedulerState>
 8003c8a:	2800      	cmp	r0, #0
 8003c8c:	d079      	beq.n	8003d82 <xQueueReceive+0x112>
        taskENTER_CRITICAL();
 8003c8e:	f7ff fbc7 	bl	8003420 <vPortEnterCritical>
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003c92:	6ba5      	ldr	r5, [r4, #56]	; 0x38
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003c94:	2d00      	cmp	r5, #0
 8003c96:	d158      	bne.n	8003d4a <xQueueReceive+0xda>
                if( xTicksToWait == ( TickType_t ) 0 )
 8003c98:	9b01      	ldr	r3, [sp, #4]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d043      	beq.n	8003d26 <xQueueReceive+0xb6>
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003c9e:	a802      	add	r0, sp, #8
 8003ca0:	f00b f8d2 	bl	800ee48 <vTaskInternalSetTimeOutState>
        prvLockQueue( pxQueue );
 8003ca4:	462f      	mov	r7, r5
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003ca6:	f104 0824 	add.w	r8, r4, #36	; 0x24
        taskEXIT_CRITICAL();
 8003caa:	f7ff fbc7 	bl	800343c <vPortExitCritical>
        vTaskSuspendAll();
 8003cae:	f00a ffd9 	bl	800ec64 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003cb2:	f7ff fbb5 	bl	8003420 <vPortEnterCritical>
 8003cb6:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8003cba:	2bff      	cmp	r3, #255	; 0xff
 8003cbc:	bf08      	it	eq
 8003cbe:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 8003cc2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8003cc6:	2bff      	cmp	r3, #255	; 0xff
 8003cc8:	bf08      	it	eq
 8003cca:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 8003cce:	f7ff fbb5 	bl	800343c <vPortExitCritical>
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003cd2:	a901      	add	r1, sp, #4
 8003cd4:	a802      	add	r0, sp, #8
 8003cd6:	f00b f8c3 	bl	800ee60 <xTaskCheckForTimeOut>
 8003cda:	b990      	cbnz	r0, 8003d02 <xQueueReceive+0x92>
    taskENTER_CRITICAL();
 8003cdc:	f7ff fba0 	bl	8003420 <vPortEnterCritical>
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8003ce0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003ce2:	bb33      	cbnz	r3, 8003d32 <xQueueReceive+0xc2>
    taskEXIT_CRITICAL();
 8003ce4:	f7ff fbaa 	bl	800343c <vPortExitCritical>
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003ce8:	4640      	mov	r0, r8
 8003cea:	9901      	ldr	r1, [sp, #4]
 8003cec:	f00a fffc 	bl	800ece8 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003cf0:	4620      	mov	r0, r4
 8003cf2:	f7ff fd71 	bl	80037d8 <prvUnlockQueue>
                if( xTaskResumeAll() == pdFALSE )
 8003cf6:	f00a ffbd 	bl	800ec74 <xTaskResumeAll>
 8003cfa:	b968      	cbnz	r0, 8003d18 <xQueueReceive+0xa8>
                    taskYIELD_WITHIN_API();
 8003cfc:	f7ff fb84 	bl	8003408 <vPortYield>
        taskENTER_CRITICAL();
 8003d00:	e00a      	b.n	8003d18 <xQueueReceive+0xa8>
            prvUnlockQueue( pxQueue );
 8003d02:	4620      	mov	r0, r4
 8003d04:	f7ff fd68 	bl	80037d8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003d08:	f00a ffb4 	bl	800ec74 <xTaskResumeAll>
    taskENTER_CRITICAL();
 8003d0c:	f7ff fb88 	bl	8003420 <vPortEnterCritical>
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8003d10:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003d12:	b143      	cbz	r3, 8003d26 <xQueueReceive+0xb6>
    taskEXIT_CRITICAL();
 8003d14:	f7ff fb92 	bl	800343c <vPortExitCritical>
        taskENTER_CRITICAL();
 8003d18:	f7ff fb82 	bl	8003420 <vPortEnterCritical>
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003d1c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003d1e:	b9a5      	cbnz	r5, 8003d4a <xQueueReceive+0xda>
                if( xTicksToWait == ( TickType_t ) 0 )
 8003d20:	9b01      	ldr	r3, [sp, #4]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d1c1      	bne.n	8003caa <xQueueReceive+0x3a>
                    taskEXIT_CRITICAL();
 8003d26:	f7ff fb89 	bl	800343c <vPortExitCritical>
                    return errQUEUE_EMPTY;
 8003d2a:	2000      	movs	r0, #0
}
 8003d2c:	b004      	add	sp, #16
 8003d2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    taskEXIT_CRITICAL();
 8003d32:	f7ff fb83 	bl	800343c <vPortExitCritical>
                prvUnlockQueue( pxQueue );
 8003d36:	4620      	mov	r0, r4
 8003d38:	f7ff fd4e 	bl	80037d8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003d3c:	f00a ff9a 	bl	800ec74 <xTaskResumeAll>
        taskENTER_CRITICAL();
 8003d40:	f7ff fb6e 	bl	8003420 <vPortEnterCritical>
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003d44:	6ba5      	ldr	r5, [r4, #56]	; 0x38
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003d46:	2d00      	cmp	r5, #0
 8003d48:	d0ea      	beq.n	8003d20 <xQueueReceive+0xb0>
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003d4a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003d4c:	b15a      	cbz	r2, 8003d66 <xQueueReceive+0xf6>
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8003d4e:	68e1      	ldr	r1, [r4, #12]
        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8003d50:	68a3      	ldr	r3, [r4, #8]
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8003d52:	4411      	add	r1, r2
        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8003d54:	4299      	cmp	r1, r3
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8003d56:	60e1      	str	r1, [r4, #12]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003d58:	bf28      	it	cs
 8003d5a:	6821      	ldrcs	r1, [r4, #0]
        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 8003d5c:	4630      	mov	r0, r6
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003d5e:	bf28      	it	cs
 8003d60:	60e1      	strcs	r1, [r4, #12]
        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 8003d62:	f7fd f949 	bl	8000ff8 <memcpy>
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003d66:	6923      	ldr	r3, [r4, #16]
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8003d68:	3d01      	subs	r5, #1
 8003d6a:	63a5      	str	r5, [r4, #56]	; 0x38
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003d6c:	b993      	cbnz	r3, 8003d94 <xQueueReceive+0x124>
                taskEXIT_CRITICAL();
 8003d6e:	f7ff fb65 	bl	800343c <vPortExitCritical>
                return pdPASS;
 8003d72:	2001      	movs	r0, #1
 8003d74:	e7da      	b.n	8003d2c <xQueueReceive+0xbc>
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003d76:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d084      	beq.n	8003c86 <xQueueReceive+0x16>
 8003d7c:	f7ff fca6 	bl	80036cc <ulSetInterruptMask>
 8003d80:	e7fe      	b.n	8003d80 <xQueueReceive+0x110>
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003d82:	9b01      	ldr	r3, [sp, #4]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d082      	beq.n	8003c8e <xQueueReceive+0x1e>
 8003d88:	f7ff fca0 	bl	80036cc <ulSetInterruptMask>
 8003d8c:	e7fe      	b.n	8003d8c <xQueueReceive+0x11c>
    configASSERT( ( pxQueue ) );
 8003d8e:	f7ff fc9d 	bl	80036cc <ulSetInterruptMask>
 8003d92:	e7fe      	b.n	8003d92 <xQueueReceive+0x122>
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003d94:	f104 0010 	add.w	r0, r4, #16
 8003d98:	f00a ffe2 	bl	800ed60 <xTaskRemoveFromEventList>
 8003d9c:	2800      	cmp	r0, #0
 8003d9e:	d0e6      	beq.n	8003d6e <xQueueReceive+0xfe>
                        queueYIELD_IF_USING_PREEMPTION();
 8003da0:	f7ff fb32 	bl	8003408 <vPortYield>
 8003da4:	e7e3      	b.n	8003d6e <xQueueReceive+0xfe>
 8003da6:	bf00      	nop

08003da8 <xQueueSemaphoreTake>:
{
 8003da8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003dac:	b084      	sub	sp, #16
 8003dae:	9101      	str	r1, [sp, #4]
    configASSERT( ( pxQueue ) );
 8003db0:	2800      	cmp	r0, #0
 8003db2:	f000 8090 	beq.w	8003ed6 <xQueueSemaphoreTake+0x12e>
    configASSERT( pxQueue->uxItemSize == 0 );
 8003db6:	6c06      	ldr	r6, [r0, #64]	; 0x40
 8003db8:	4604      	mov	r4, r0
 8003dba:	b94e      	cbnz	r6, 8003dd0 <xQueueSemaphoreTake+0x28>
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003dbc:	f00b f890 	bl	800eee0 <xTaskGetSchedulerState>
 8003dc0:	4605      	mov	r5, r0
 8003dc2:	b940      	cbnz	r0, 8003dd6 <xQueueSemaphoreTake+0x2e>
 8003dc4:	9b01      	ldr	r3, [sp, #4]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	f040 8082 	bne.w	8003ed0 <xQueueSemaphoreTake+0x128>
 8003dcc:	4606      	mov	r6, r0
 8003dce:	e003      	b.n	8003dd8 <xQueueSemaphoreTake+0x30>
    configASSERT( pxQueue->uxItemSize == 0 );
 8003dd0:	f7ff fc7c 	bl	80036cc <ulSetInterruptMask>
 8003dd4:	e7fe      	b.n	8003dd4 <xQueueSemaphoreTake+0x2c>
 8003dd6:	4635      	mov	r5, r6
        taskENTER_CRITICAL();
 8003dd8:	f7ff fb22 	bl	8003420 <vPortEnterCritical>
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8003ddc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        prvLockQueue( pxQueue );
 8003dde:	f04f 0800 	mov.w	r8, #0
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003de2:	bb83      	cbnz	r3, 8003e46 <xQueueSemaphoreTake+0x9e>
                if( xTicksToWait == ( TickType_t ) 0 )
 8003de4:	9f01      	ldr	r7, [sp, #4]
 8003de6:	2f00      	cmp	r7, #0
 8003de8:	f000 8081 	beq.w	8003eee <xQueueSemaphoreTake+0x146>
                else if( xEntryTimeSet == pdFALSE )
 8003dec:	2d00      	cmp	r5, #0
 8003dee:	d045      	beq.n	8003e7c <xQueueSemaphoreTake+0xd4>
        taskEXIT_CRITICAL();
 8003df0:	f7ff fb24 	bl	800343c <vPortExitCritical>
        vTaskSuspendAll();
 8003df4:	f00a ff36 	bl	800ec64 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003df8:	f7ff fb12 	bl	8003420 <vPortEnterCritical>
 8003dfc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8003e00:	2bff      	cmp	r3, #255	; 0xff
 8003e02:	bf08      	it	eq
 8003e04:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 8003e08:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8003e0c:	2bff      	cmp	r3, #255	; 0xff
 8003e0e:	bf08      	it	eq
 8003e10:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 8003e14:	f7ff fb12 	bl	800343c <vPortExitCritical>
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003e18:	a901      	add	r1, sp, #4
 8003e1a:	a802      	add	r0, sp, #8
 8003e1c:	f00b f820 	bl	800ee60 <xTaskCheckForTimeOut>
 8003e20:	bb00      	cbnz	r0, 8003e64 <xQueueSemaphoreTake+0xbc>
    taskENTER_CRITICAL();
 8003e22:	f7ff fafd 	bl	8003420 <vPortEnterCritical>
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8003e26:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d03e      	beq.n	8003eaa <xQueueSemaphoreTake+0x102>
    taskEXIT_CRITICAL();
 8003e2c:	f7ff fb06 	bl	800343c <vPortExitCritical>
                prvUnlockQueue( pxQueue );
 8003e30:	4620      	mov	r0, r4
 8003e32:	f7ff fcd1 	bl	80037d8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003e36:	f00a ff1d 	bl	800ec74 <xTaskResumeAll>
        taskENTER_CRITICAL();
 8003e3a:	f7ff faf1 	bl	8003420 <vPortEnterCritical>
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8003e3e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003e40:	2501      	movs	r5, #1
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d0ce      	beq.n	8003de4 <xQueueSemaphoreTake+0x3c>
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003e46:	6822      	ldr	r2, [r4, #0]
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxSemaphoreCount - ( UBaseType_t ) 1 );
 8003e48:	3b01      	subs	r3, #1
 8003e4a:	63a3      	str	r3, [r4, #56]	; 0x38
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003e4c:	2a00      	cmp	r2, #0
 8003e4e:	d05b      	beq.n	8003f08 <xQueueSemaphoreTake+0x160>
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003e50:	6923      	ldr	r3, [r4, #16]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d14f      	bne.n	8003ef6 <xQueueSemaphoreTake+0x14e>
                taskEXIT_CRITICAL();
 8003e56:	f7ff faf1 	bl	800343c <vPortExitCritical>
                return pdPASS;
 8003e5a:	2601      	movs	r6, #1
}
 8003e5c:	4630      	mov	r0, r6
 8003e5e:	b004      	add	sp, #16
 8003e60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            prvUnlockQueue( pxQueue );
 8003e64:	4620      	mov	r0, r4
 8003e66:	f7ff fcb7 	bl	80037d8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003e6a:	f00a ff03 	bl	800ec74 <xTaskResumeAll>
    taskENTER_CRITICAL();
 8003e6e:	f7ff fad7 	bl	8003420 <vPortEnterCritical>
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8003e72:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003e74:	b133      	cbz	r3, 8003e84 <xQueueSemaphoreTake+0xdc>
    taskEXIT_CRITICAL();
 8003e76:	f7ff fae1 	bl	800343c <vPortExitCritical>
    return xReturn;
 8003e7a:	e7de      	b.n	8003e3a <xQueueSemaphoreTake+0x92>
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003e7c:	a802      	add	r0, sp, #8
 8003e7e:	f00a ffe3 	bl	800ee48 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003e82:	e7b5      	b.n	8003df0 <xQueueSemaphoreTake+0x48>
    taskEXIT_CRITICAL();
 8003e84:	f7ff fada 	bl	800343c <vPortExitCritical>
                    if( xInheritanceOccurred != pdFALSE )
 8003e88:	2e00      	cmp	r6, #0
 8003e8a:	d0e7      	beq.n	8003e5c <xQueueSemaphoreTake+0xb4>
                        taskENTER_CRITICAL();
 8003e8c:	f7ff fac8 	bl	8003420 <vPortEnterCritical>
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003e90:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003e92:	b119      	cbz	r1, 8003e9c <xQueueSemaphoreTake+0xf4>
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) ( ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) ) );
 8003e94:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003e96:	6819      	ldr	r1, [r3, #0]
 8003e98:	f1c1 010a 	rsb	r1, r1, #10
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003e9c:	68a0      	ldr	r0, [r4, #8]
 8003e9e:	f00b f8e9 	bl	800f074 <vTaskPriorityDisinheritAfterTimeout>
                return errQUEUE_EMPTY;
 8003ea2:	2600      	movs	r6, #0
                        taskEXIT_CRITICAL();
 8003ea4:	f7ff faca 	bl	800343c <vPortExitCritical>
 8003ea8:	e7d8      	b.n	8003e5c <xQueueSemaphoreTake+0xb4>
    taskEXIT_CRITICAL();
 8003eaa:	f7ff fac7 	bl	800343c <vPortExitCritical>
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003eae:	6823      	ldr	r3, [r4, #0]
 8003eb0:	b1a3      	cbz	r3, 8003edc <xQueueSemaphoreTake+0x134>
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003eb2:	9901      	ldr	r1, [sp, #4]
 8003eb4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003eb8:	f00a ff16 	bl	800ece8 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003ebc:	4620      	mov	r0, r4
 8003ebe:	f7ff fc8b 	bl	80037d8 <prvUnlockQueue>
                if( xTaskResumeAll() == pdFALSE )
 8003ec2:	f00a fed7 	bl	800ec74 <xTaskResumeAll>
 8003ec6:	2800      	cmp	r0, #0
 8003ec8:	d1b7      	bne.n	8003e3a <xQueueSemaphoreTake+0x92>
                    taskYIELD_WITHIN_API();
 8003eca:	f7ff fa9d 	bl	8003408 <vPortYield>
 8003ece:	e7b4      	b.n	8003e3a <xQueueSemaphoreTake+0x92>
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003ed0:	f7ff fbfc 	bl	80036cc <ulSetInterruptMask>
 8003ed4:	e7fe      	b.n	8003ed4 <xQueueSemaphoreTake+0x12c>
    configASSERT( ( pxQueue ) );
 8003ed6:	f7ff fbf9 	bl	80036cc <ulSetInterruptMask>
 8003eda:	e7fe      	b.n	8003eda <xQueueSemaphoreTake+0x132>
                        taskENTER_CRITICAL();
 8003edc:	f7ff faa0 	bl	8003420 <vPortEnterCritical>
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003ee0:	68a0      	ldr	r0, [r4, #8]
 8003ee2:	f00b f80d 	bl	800ef00 <xTaskPriorityInherit>
 8003ee6:	4606      	mov	r6, r0
                        taskEXIT_CRITICAL();
 8003ee8:	f7ff faa8 	bl	800343c <vPortExitCritical>
 8003eec:	e7e1      	b.n	8003eb2 <xQueueSemaphoreTake+0x10a>
                    taskEXIT_CRITICAL();
 8003eee:	f7ff faa5 	bl	800343c <vPortExitCritical>
                    return errQUEUE_EMPTY;
 8003ef2:	463e      	mov	r6, r7
 8003ef4:	e7b2      	b.n	8003e5c <xQueueSemaphoreTake+0xb4>
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003ef6:	f104 0010 	add.w	r0, r4, #16
 8003efa:	f00a ff31 	bl	800ed60 <xTaskRemoveFromEventList>
 8003efe:	2800      	cmp	r0, #0
 8003f00:	d0a9      	beq.n	8003e56 <xQueueSemaphoreTake+0xae>
                        queueYIELD_IF_USING_PREEMPTION();
 8003f02:	f7ff fa81 	bl	8003408 <vPortYield>
 8003f06:	e7a6      	b.n	8003e56 <xQueueSemaphoreTake+0xae>
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003f08:	f00b f90e 	bl	800f128 <pvTaskIncrementMutexHeldCount>
 8003f0c:	60a0      	str	r0, [r4, #8]
 8003f0e:	e79f      	b.n	8003e50 <xQueueSemaphoreTake+0xa8>

08003f10 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8003f10:	b570      	push	{r4, r5, r6, lr}
 8003f12:	4604      	mov	r4, r0
 8003f14:	460e      	mov	r6, r1
 8003f16:	4615      	mov	r5, r2
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8003f18:	f7ff fa82 	bl	8003420 <vPortEnterCritical>
 8003f1c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8003f20:	2bff      	cmp	r3, #255	; 0xff
 8003f22:	bf04      	itt	eq
 8003f24:	2300      	moveq	r3, #0
 8003f26:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 8003f2a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8003f2e:	2bff      	cmp	r3, #255	; 0xff
 8003f30:	bf04      	itt	eq
 8003f32:	2300      	moveq	r3, #0
 8003f34:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 8003f38:	f7ff fa80 	bl	800343c <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003f3c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003f3e:	b123      	cbz	r3, 8003f4a <vQueueWaitForMessageRestricted+0x3a>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8003f40:	4620      	mov	r0, r4

        traceRETURN_vQueueWaitForMessageRestricted();
    }
 8003f42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        prvUnlockQueue( pxQueue );
 8003f46:	f7ff bc47 	b.w	80037d8 <prvUnlockQueue>
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003f4a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003f4e:	462a      	mov	r2, r5
 8003f50:	4631      	mov	r1, r6
 8003f52:	f00a fedd 	bl	800ed10 <vTaskPlaceOnEventListRestricted>
        prvUnlockQueue( pxQueue );
 8003f56:	4620      	mov	r0, r4
    }
 8003f58:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        prvUnlockQueue( pxQueue );
 8003f5c:	f7ff bc3c 	b.w	80037d8 <prvUnlockQueue>

08003f60 <out_buffer>:


// internal buffer output
static inline void out_buffer(char character, void* buffer, size_t idx, size_t maxlen)
{
  if (idx < maxlen) {
 8003f60:	429a      	cmp	r2, r3
    ((char*)buffer)[idx] = character;
 8003f62:	bf38      	it	cc
 8003f64:	5488      	strbcc	r0, [r1, r2]
  }
}
 8003f66:	4770      	bx	lr

08003f68 <out_discard>:

// internal null output
static inline void out_discard(char character, void* buffer, size_t idx, size_t maxlen)
{
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 8003f68:	4770      	bx	lr
 8003f6a:	bf00      	nop

08003f6c <out_rev_>:
}


// output the specified string in reverse, taking care of any zero-padding
static size_t out_rev_(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 8003f6c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f70:	469a      	mov	sl, r3
  const size_t start_idx = idx;

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 8003f72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
{
 8003f74:	4617      	mov	r7, r2
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 8003f76:	079a      	lsls	r2, r3, #30
{
 8003f78:	4606      	mov	r6, r0
 8003f7a:	468b      	mov	fp, r1
 8003f7c:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 8003f80:	d111      	bne.n	8003fa6 <out_rev_+0x3a>
    for (size_t i = len; i < width; i++) {
 8003f82:	e9dd 320b 	ldrd	r3, r2, [sp, #44]	; 0x2c
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d20d      	bcs.n	8003fa6 <out_rev_+0x3a>
 8003f8a:	4613      	mov	r3, r2
 8003f8c:	463c      	mov	r4, r7
 8003f8e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003f90:	1a9d      	subs	r5, r3, r2
 8003f92:	443d      	add	r5, r7
      out(' ', buffer, idx++, maxlen);
 8003f94:	4622      	mov	r2, r4
 8003f96:	4653      	mov	r3, sl
 8003f98:	4659      	mov	r1, fp
 8003f9a:	2020      	movs	r0, #32
 8003f9c:	3401      	adds	r4, #1
 8003f9e:	47b0      	blx	r6
    for (size_t i = len; i < width; i++) {
 8003fa0:	42ac      	cmp	r4, r5
 8003fa2:	d1f7      	bne.n	8003f94 <out_rev_+0x28>
 8003fa4:	e000      	b.n	8003fa8 <out_rev_+0x3c>
 8003fa6:	463d      	mov	r5, r7
    }
  }

  // reverse string
  while (len) {
 8003fa8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003faa:	b173      	cbz	r3, 8003fca <out_rev_+0x5e>
 8003fac:	eb08 0403 	add.w	r4, r8, r3
 8003fb0:	eb04 0905 	add.w	r9, r4, r5
 8003fb4:	eba9 0204 	sub.w	r2, r9, r4
    out(buf[--len], buffer, idx++, maxlen);
 8003fb8:	f814 0d01 	ldrb.w	r0, [r4, #-1]!
 8003fbc:	4653      	mov	r3, sl
 8003fbe:	4659      	mov	r1, fp
 8003fc0:	47b0      	blx	r6
  while (len) {
 8003fc2:	4544      	cmp	r4, r8
 8003fc4:	d1f6      	bne.n	8003fb4 <out_rev_+0x48>
    out(buf[--len], buffer, idx++, maxlen);
 8003fc6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003fc8:	441d      	add	r5, r3
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 8003fca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003fcc:	079b      	lsls	r3, r3, #30
 8003fce:	d50e      	bpl.n	8003fee <out_rev_+0x82>
    while (idx - start_idx < width) {
 8003fd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003fd2:	1bef      	subs	r7, r5, r7
 8003fd4:	42bb      	cmp	r3, r7
 8003fd6:	d90a      	bls.n	8003fee <out_rev_+0x82>
 8003fd8:	461c      	mov	r4, r3
      out(' ', buffer, idx++, maxlen);
 8003fda:	462a      	mov	r2, r5
 8003fdc:	4653      	mov	r3, sl
 8003fde:	4659      	mov	r1, fp
 8003fe0:	2020      	movs	r0, #32
    while (idx - start_idx < width) {
 8003fe2:	3701      	adds	r7, #1
      out(' ', buffer, idx++, maxlen);
 8003fe4:	47b0      	blx	r6
    while (idx - start_idx < width) {
 8003fe6:	42a7      	cmp	r7, r4
      out(' ', buffer, idx++, maxlen);
 8003fe8:	f105 0501 	add.w	r5, r5, #1
    while (idx - start_idx < width) {
 8003fec:	d3f5      	bcc.n	8003fda <out_rev_+0x6e>
    }
  }

  return idx;
}
 8003fee:	4628      	mov	r0, r5
 8003ff0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003ff4 <print_integer>:
  return out_rev_(out, buffer, idx, maxlen, buf, len, width, flags);
}

// An internal itoa-like function
static size_t print_integer(out_fct_type out, char* buffer, size_t idx, size_t maxlen, printf_unsigned_value_t value, bool negative, numeric_base_t base, unsigned int precision, unsigned int width, unsigned int flags)
{
 8003ff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ff8:	ed2d 8b04 	vpush	{d8-d9}
 8003ffc:	b08f      	sub	sp, #60	; 0x3c
 8003ffe:	f89d 4078 	ldrb.w	r4, [sp, #120]	; 0x78
 8004002:	ee09 3a90 	vmov	s19, r3
 8004006:	e9dd 561c 	ldrd	r5, r6, [sp, #112]	; 0x70
 800400a:	e9dd 9a20 	ldrd	r9, sl, [sp, #128]	; 0x80
  char buf[PRINTF_INTEGER_BUFFER_SIZE];
  size_t len = 0U;

  if (!value) {
 800400e:	ea55 0306 	orrs.w	r3, r5, r6
{
 8004012:	ee08 0a10 	vmov	s16, r0
 8004016:	ee08 1a90 	vmov	s17, r1
 800401a:	ee09 2a10 	vmov	s18, r2
 800401e:	f89d 707c 	ldrb.w	r7, [sp, #124]	; 0x7c
 8004022:	f8dd b088 	ldr.w	fp, [sp, #136]	; 0x88
 8004026:	9405      	str	r4, [sp, #20]
  if (!value) {
 8004028:	d15d      	bne.n	80040e6 <print_integer+0xf2>
    if ( !(flags & FLAGS_PRECISION) ) {
 800402a:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 800402e:	f040 80b2 	bne.w	8004196 <print_integer+0x1a2>
      buf[len++] = '0';
 8004032:	2330      	movs	r3, #48	; 0x30
      flags &= ~FLAGS_HASH;
 8004034:	f02b 0b10 	bic.w	fp, fp, #16
      buf[len++] = '0';
 8004038:	f88d 3018 	strb.w	r3, [sp, #24]
    if (!(flags & FLAGS_LEFT)) {
 800403c:	f01b 0f02 	tst.w	fp, #2
 8004040:	ab06      	add	r3, sp, #24
      buf[len++] = '0';
 8004042:	f04f 0401 	mov.w	r4, #1
 8004046:	9304      	str	r3, [sp, #16]
    if (!(flags & FLAGS_LEFT)) {
 8004048:	d07a      	beq.n	8004140 <print_integer+0x14c>
 800404a:	4623      	mov	r3, r4
    while ((len < precision) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 800404c:	4599      	cmp	r9, r3
 800404e:	d90d      	bls.n	800406c <print_integer+0x78>
 8004050:	2b20      	cmp	r3, #32
 8004052:	d00b      	beq.n	800406c <print_integer+0x78>
 8004054:	9804      	ldr	r0, [sp, #16]
 8004056:	1e5a      	subs	r2, r3, #1
      buf[len++] = '0';
 8004058:	2130      	movs	r1, #48	; 0x30
 800405a:	4402      	add	r2, r0
 800405c:	e001      	b.n	8004062 <print_integer+0x6e>
    while ((len < precision) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 800405e:	2b20      	cmp	r3, #32
 8004060:	d004      	beq.n	800406c <print_integer+0x78>
      buf[len++] = '0';
 8004062:	3301      	adds	r3, #1
    while ((len < precision) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8004064:	4599      	cmp	r9, r3
      buf[len++] = '0';
 8004066:	f802 1f01 	strb.w	r1, [r2, #1]!
    while ((len < precision) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 800406a:	d1f8      	bne.n	800405e <print_integer+0x6a>
    if (base == BASE_OCTAL && (len > unpadded_len)) {
 800406c:	2f08      	cmp	r7, #8
 800406e:	d103      	bne.n	8004078 <print_integer+0x84>
 8004070:	429c      	cmp	r4, r3
      flags &= ~FLAGS_HASH;
 8004072:	bf38      	it	cc
 8004074:	f02b 0b10 	biccc.w	fp, fp, #16
  if (flags & (FLAGS_HASH | FLAGS_POINTER)) {
 8004078:	f241 0210 	movw	r2, #4112	; 0x1010
 800407c:	ea1b 0f02 	tst.w	fp, r2
 8004080:	d011      	beq.n	80040a6 <print_integer+0xb2>
    if (!(flags & FLAGS_PRECISION) && len && ((len == precision) || (len == width))) {
 8004082:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 8004086:	d07c      	beq.n	8004182 <print_integer+0x18e>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8004088:	2f10      	cmp	r7, #16
 800408a:	f000 80bb 	beq.w	8004204 <print_integer+0x210>
    else if ((base == BASE_BINARY) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 800408e:	2f02      	cmp	r7, #2
 8004090:	f000 80a1 	beq.w	80041d6 <print_integer+0x1e2>
    if (len < PRINTF_INTEGER_BUFFER_SIZE) {
 8004094:	2b20      	cmp	r3, #32
 8004096:	d012      	beq.n	80040be <print_integer+0xca>
      buf[len++] = '0';
 8004098:	2130      	movs	r1, #48	; 0x30
 800409a:	185a      	adds	r2, r3, r1
 800409c:	3208      	adds	r2, #8
 800409e:	446a      	add	r2, sp
 80040a0:	f802 1c20 	strb.w	r1, [r2, #-32]
 80040a4:	3301      	adds	r3, #1
  if (len < PRINTF_INTEGER_BUFFER_SIZE) {
 80040a6:	2b20      	cmp	r3, #32
 80040a8:	d009      	beq.n	80040be <print_integer+0xca>
    if (negative) {
 80040aa:	9a05      	ldr	r2, [sp, #20]
 80040ac:	2a00      	cmp	r2, #0
 80040ae:	d078      	beq.n	80041a2 <print_integer+0x1ae>
      buf[len++] = '-';
 80040b0:	212d      	movs	r1, #45	; 0x2d
      buf[len++] = ' ';
 80040b2:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80040b6:	446a      	add	r2, sp
 80040b8:	f802 1c20 	strb.w	r1, [r2, #-32]
 80040bc:	3301      	adds	r3, #1
  return out_rev_(out, buffer, idx, maxlen, buf, len, width, flags);
 80040be:	9c04      	ldr	r4, [sp, #16]
 80040c0:	9301      	str	r3, [sp, #4]
 80040c2:	ee19 2a10 	vmov	r2, s18
 80040c6:	ee19 3a90 	vmov	r3, s19
 80040ca:	ee18 1a90 	vmov	r1, s17
 80040ce:	ee18 0a10 	vmov	r0, s16
 80040d2:	e9cd ab02 	strd	sl, fp, [sp, #8]
 80040d6:	9400      	str	r4, [sp, #0]
 80040d8:	f7ff ff48 	bl	8003f6c <out_rev_>
      value /= base;
    } while (value && (len < PRINTF_INTEGER_BUFFER_SIZE));
  }

  return print_integer_finalization(out, buffer, idx, maxlen, buf, len, negative, base, precision, width, flags);
}
 80040dc:	b00f      	add	sp, #60	; 0x3c
 80040de:	ecbd 8b04 	vpop	{d8-d9}
 80040e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040e6:	f01b 0f20 	tst.w	fp, #32
 80040ea:	bf14      	ite	ne
 80040ec:	2341      	movne	r3, #65	; 0x41
 80040ee:	2361      	moveq	r3, #97	; 0x61
 80040f0:	aa06      	add	r2, sp, #24
      buf[len++] = (char)(digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10);
 80040f2:	3b0a      	subs	r3, #10
 80040f4:	f8cd 9080 	str.w	r9, [sp, #128]	; 0x80
 80040f8:	4690      	mov	r8, r2
  size_t len = 0U;
 80040fa:	2400      	movs	r4, #0
 80040fc:	4699      	mov	r9, r3
 80040fe:	9204      	str	r2, [sp, #16]
 8004100:	e003      	b.n	800410a <print_integer+0x116>
    } while (value && (len < PRINTF_INTEGER_BUFFER_SIZE));
 8004102:	2c20      	cmp	r4, #32
 8004104:	d017      	beq.n	8004136 <print_integer+0x142>
      value /= base;
 8004106:	4605      	mov	r5, r0
 8004108:	460e      	mov	r6, r1
      const char digit = (char)(value % base);
 800410a:	4628      	mov	r0, r5
 800410c:	4631      	mov	r1, r6
 800410e:	463a      	mov	r2, r7
 8004110:	2300      	movs	r3, #0
 8004112:	f7fc fd8b 	bl	8000c2c <__aeabi_uldivmod>
 8004116:	b2d2      	uxtb	r2, r2
      buf[len++] = (char)(digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10);
 8004118:	2a09      	cmp	r2, #9
 800411a:	f102 0330 	add.w	r3, r2, #48	; 0x30
 800411e:	bf8a      	itet	hi
 8004120:	444a      	addhi	r2, r9
 8004122:	b2da      	uxtbls	r2, r3
 8004124:	b2d2      	uxtbhi	r2, r2
    } while (value && (len < PRINTF_INTEGER_BUFFER_SIZE));
 8004126:	42bd      	cmp	r5, r7
 8004128:	f176 0300 	sbcs.w	r3, r6, #0
      buf[len++] = (char)(digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10);
 800412c:	f808 2b01 	strb.w	r2, [r8], #1
 8004130:	f104 0401 	add.w	r4, r4, #1
    } while (value && (len < PRINTF_INTEGER_BUFFER_SIZE));
 8004134:	d2e5      	bcs.n	8004102 <print_integer+0x10e>
 8004136:	f8dd 9080 	ldr.w	r9, [sp, #128]	; 0x80
    if (!(flags & FLAGS_LEFT)) {
 800413a:	f01b 0f02 	tst.w	fp, #2
 800413e:	d184      	bne.n	800404a <print_integer+0x56>
      if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8004140:	f1ba 0f00 	cmp.w	sl, #0
 8004144:	d081      	beq.n	800404a <print_integer+0x56>
 8004146:	f01b 0f01 	tst.w	fp, #1
 800414a:	f43f af7e 	beq.w	800404a <print_integer+0x56>
 800414e:	9b05      	ldr	r3, [sp, #20]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d152      	bne.n	80041fa <print_integer+0x206>
 8004154:	f01b 0f0c 	tst.w	fp, #12
 8004158:	d14f      	bne.n	80041fa <print_integer+0x206>
      while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 800415a:	4554      	cmp	r4, sl
 800415c:	f4bf af75 	bcs.w	800404a <print_integer+0x56>
 8004160:	2c1f      	cmp	r4, #31
 8004162:	d84d      	bhi.n	8004200 <print_integer+0x20c>
 8004164:	9804      	ldr	r0, [sp, #16]
 8004166:	1e62      	subs	r2, r4, #1
 8004168:	4623      	mov	r3, r4
        buf[len++] = '0';
 800416a:	2130      	movs	r1, #48	; 0x30
 800416c:	4402      	add	r2, r0
 800416e:	e001      	b.n	8004174 <print_integer+0x180>
      while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8004170:	2b20      	cmp	r3, #32
 8004172:	d045      	beq.n	8004200 <print_integer+0x20c>
        buf[len++] = '0';
 8004174:	3301      	adds	r3, #1
      while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8004176:	4553      	cmp	r3, sl
        buf[len++] = '0';
 8004178:	f802 1f01 	strb.w	r1, [r2, #1]!
      while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 800417c:	d1f8      	bne.n	8004170 <print_integer+0x17c>
 800417e:	4653      	mov	r3, sl
 8004180:	e764      	b.n	800404c <print_integer+0x58>
    if (!(flags & FLAGS_PRECISION) && len && ((len == precision) || (len == width))) {
 8004182:	b9c3      	cbnz	r3, 80041b6 <print_integer+0x1c2>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8004184:	2f10      	cmp	r7, #16
 8004186:	d055      	beq.n	8004234 <print_integer+0x240>
    else if ((base == BASE_BINARY) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8004188:	2f02      	cmp	r7, #2
 800418a:	d060      	beq.n	800424e <print_integer+0x25a>
      buf[len++] = '0';
 800418c:	2330      	movs	r3, #48	; 0x30
 800418e:	f88d 3018 	strb.w	r3, [sp, #24]
 8004192:	2301      	movs	r3, #1
 8004194:	e789      	b.n	80040aa <print_integer+0xb6>
    else if (base == BASE_HEX) {
 8004196:	2f10      	cmp	r7, #16
 8004198:	d029      	beq.n	80041ee <print_integer+0x1fa>
 800419a:	ab06      	add	r3, sp, #24
  size_t len = 0U;
 800419c:	2400      	movs	r4, #0
 800419e:	9304      	str	r3, [sp, #16]
 80041a0:	e7cb      	b.n	800413a <print_integer+0x146>
    else if (flags & FLAGS_PLUS) {
 80041a2:	f01b 0f04 	tst.w	fp, #4
 80041a6:	d104      	bne.n	80041b2 <print_integer+0x1be>
    else if (flags & FLAGS_SPACE) {
 80041a8:	f01b 0f08 	tst.w	fp, #8
 80041ac:	d087      	beq.n	80040be <print_integer+0xca>
      buf[len++] = ' ';
 80041ae:	2120      	movs	r1, #32
 80041b0:	e77f      	b.n	80040b2 <print_integer+0xbe>
      buf[len++] = '+';  // ignore the space if the '+' exists
 80041b2:	212b      	movs	r1, #43	; 0x2b
 80041b4:	e77d      	b.n	80040b2 <print_integer+0xbe>
    if (!(flags & FLAGS_PRECISION) && len && ((len == precision) || (len == width))) {
 80041b6:	4599      	cmp	r9, r3
 80041b8:	d002      	beq.n	80041c0 <print_integer+0x1cc>
 80041ba:	459a      	cmp	sl, r3
 80041bc:	f47f af64 	bne.w	8004088 <print_integer+0x94>
      if (unpadded_len < len) {
 80041c0:	429c      	cmp	r4, r3
 80041c2:	f4bf af61 	bcs.w	8004088 <print_integer+0x94>
      if (len && (base == BASE_HEX)) {
 80041c6:	1e5a      	subs	r2, r3, #1
 80041c8:	d0dc      	beq.n	8004184 <print_integer+0x190>
 80041ca:	2f10      	cmp	r7, #16
 80041cc:	d044      	beq.n	8004258 <print_integer+0x264>
    else if ((base == BASE_BINARY) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80041ce:	2f02      	cmp	r7, #2
 80041d0:	d005      	beq.n	80041de <print_integer+0x1ea>
        len--;
 80041d2:	4613      	mov	r3, r2
 80041d4:	e760      	b.n	8004098 <print_integer+0xa4>
    else if ((base == BASE_BINARY) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80041d6:	2b20      	cmp	r3, #32
 80041d8:	f43f af71 	beq.w	80040be <print_integer+0xca>
 80041dc:	461a      	mov	r2, r3
      buf[len++] = 'b';
 80041de:	2162      	movs	r1, #98	; 0x62
 80041e0:	f102 0338 	add.w	r3, r2, #56	; 0x38
 80041e4:	446b      	add	r3, sp
 80041e6:	f803 1c20 	strb.w	r1, [r3, #-32]
 80041ea:	1c53      	adds	r3, r2, #1
 80041ec:	e752      	b.n	8004094 <print_integer+0xa0>
      flags &= ~FLAGS_HASH;
 80041ee:	ab06      	add	r3, sp, #24
  size_t len = 0U;
 80041f0:	2400      	movs	r4, #0
      flags &= ~FLAGS_HASH;
 80041f2:	f02b 0b10 	bic.w	fp, fp, #16
 80041f6:	9304      	str	r3, [sp, #16]
 80041f8:	e79f      	b.n	800413a <print_integer+0x146>
        width--;
 80041fa:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80041fe:	e7ac      	b.n	800415a <print_integer+0x166>
      while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8004200:	2320      	movs	r3, #32
 8004202:	e733      	b.n	800406c <print_integer+0x78>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8004204:	f01b 0f20 	tst.w	fp, #32
 8004208:	d00b      	beq.n	8004222 <print_integer+0x22e>
    else if ((base == BASE_HEX) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 800420a:	2b20      	cmp	r3, #32
 800420c:	f43f af57 	beq.w	80040be <print_integer+0xca>
        len--;
 8004210:	4619      	mov	r1, r3
      buf[len++] = 'X';
 8004212:	2258      	movs	r2, #88	; 0x58
 8004214:	f101 0338 	add.w	r3, r1, #56	; 0x38
 8004218:	446b      	add	r3, sp
 800421a:	f803 2c20 	strb.w	r2, [r3, #-32]
 800421e:	1c4b      	adds	r3, r1, #1
 8004220:	e738      	b.n	8004094 <print_integer+0xa0>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8004222:	2b20      	cmp	r3, #32
 8004224:	f43f af4b 	beq.w	80040be <print_integer+0xca>
      buf[len++] = 'x';
 8004228:	9a04      	ldr	r2, [sp, #16]
 800422a:	18d1      	adds	r1, r2, r3
 800422c:	3301      	adds	r3, #1
 800422e:	2278      	movs	r2, #120	; 0x78
 8004230:	700a      	strb	r2, [r1, #0]
 8004232:	e72f      	b.n	8004094 <print_integer+0xa0>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8004234:	f01b 0f20 	tst.w	fp, #32
 8004238:	d104      	bne.n	8004244 <print_integer+0x250>
      buf[len++] = 'x';
 800423a:	2378      	movs	r3, #120	; 0x78
 800423c:	f88d 3018 	strb.w	r3, [sp, #24]
 8004240:	2301      	movs	r3, #1
 8004242:	e729      	b.n	8004098 <print_integer+0xa4>
      buf[len++] = 'X';
 8004244:	2358      	movs	r3, #88	; 0x58
 8004246:	f88d 3018 	strb.w	r3, [sp, #24]
 800424a:	2301      	movs	r3, #1
 800424c:	e724      	b.n	8004098 <print_integer+0xa4>
      buf[len++] = 'b';
 800424e:	2362      	movs	r3, #98	; 0x62
 8004250:	f88d 3018 	strb.w	r3, [sp, #24]
 8004254:	2301      	movs	r3, #1
 8004256:	e71f      	b.n	8004098 <print_integer+0xa4>
        if (unpadded_len < len) {
 8004258:	4294      	cmp	r4, r2
 800425a:	d208      	bcs.n	800426e <print_integer+0x27a>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 800425c:	f01b 0f20 	tst.w	fp, #32
          len--;
 8004260:	f1a3 0102 	sub.w	r1, r3, #2
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8004264:	d1d5      	bne.n	8004212 <print_integer+0x21e>
      buf[len++] = 'x';
 8004266:	4613      	mov	r3, r2
 8004268:	9a04      	ldr	r2, [sp, #16]
 800426a:	4411      	add	r1, r2
 800426c:	e7df      	b.n	800422e <print_integer+0x23a>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 800426e:	f01b 0f20 	tst.w	fp, #32
        len--;
 8004272:	4613      	mov	r3, r2
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8004274:	d0d8      	beq.n	8004228 <print_integer+0x234>
 8004276:	e7cb      	b.n	8004210 <print_integer+0x21c>

08004278 <get_components>:

// Break up a double number - which is known to be a finite non-negative number -
// into its base-10 parts: integral - before the decimal point, and fractional - after it.
// Taken the precision into account, but does not change it even internally.
static struct double_components get_components(double number, unsigned int precision)
{
 8004278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800427c:	ed2d 8b02 	vpush	{d8}
 8004280:	469b      	mov	fp, r3
 8004282:	b083      	sub	sp, #12
  struct double_components number_;
  number_.is_negative = get_sign(number);
  double abs_number = (number_.is_negative) ? -number : number;
 8004284:	0fdb      	lsrs	r3, r3, #31
{
 8004286:	4692      	mov	sl, r2
 8004288:	4605      	mov	r5, r0
  double abs_number = (number_.is_negative) ? -number : number;
 800428a:	9301      	str	r3, [sp, #4]
 800428c:	d002      	beq.n	8004294 <get_components+0x1c>
 800428e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004292:	469b      	mov	fp, r3
  number_.integral = (int_fast64_t)abs_number;
 8004294:	4650      	mov	r0, sl
 8004296:	4659      	mov	r1, fp
 8004298:	f7fc fce0 	bl	8000c5c <__aeabi_d2lz>
  double remainder = (abs_number - number_.integral) * powers_of_10[precision];
 800429c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800429e:	4b40      	ldr	r3, [pc, #256]	; (80043a0 <get_components+0x128>)
  number_.integral = (int_fast64_t)abs_number;
 80042a0:	4606      	mov	r6, r0
  double remainder = (abs_number - number_.integral) * powers_of_10[precision];
 80042a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80042a6:	ed93 8b00 	vldr	d8, [r3]
  number_.integral = (int_fast64_t)abs_number;
 80042aa:	9100      	str	r1, [sp, #0]
  double remainder = (abs_number - number_.integral) * powers_of_10[precision];
 80042ac:	f7fc f97e 	bl	80005ac <__aeabi_l2d>
 80042b0:	4602      	mov	r2, r0
 80042b2:	460b      	mov	r3, r1
 80042b4:	4650      	mov	r0, sl
 80042b6:	4659      	mov	r1, fp
 80042b8:	f7fb ffee 	bl	8000298 <__aeabi_dsub>
 80042bc:	ec53 2b18 	vmov	r2, r3, d8
 80042c0:	f7fc f9a2 	bl	8000608 <__aeabi_dmul>
 80042c4:	4680      	mov	r8, r0
 80042c6:	4689      	mov	r9, r1
  number_.fractional = (int_fast64_t)remainder;
 80042c8:	f7fc fcc8 	bl	8000c5c <__aeabi_d2lz>
 80042cc:	4604      	mov	r4, r0
 80042ce:	460f      	mov	r7, r1

  remainder -= (double) number_.fractional;
 80042d0:	f7fc f96c 	bl	80005ac <__aeabi_l2d>
 80042d4:	4602      	mov	r2, r0
 80042d6:	460b      	mov	r3, r1
 80042d8:	4640      	mov	r0, r8
 80042da:	4649      	mov	r1, r9
 80042dc:	f7fb ffdc 	bl	8000298 <__aeabi_dsub>

  if (remainder > 0.5) {
 80042e0:	2200      	movs	r2, #0
 80042e2:	4b30      	ldr	r3, [pc, #192]	; (80043a4 <get_components+0x12c>)
  remainder -= (double) number_.fractional;
 80042e4:	4680      	mov	r8, r0
 80042e6:	4689      	mov	r9, r1
  if (remainder > 0.5) {
 80042e8:	f7fc fc1e 	bl	8000b28 <__aeabi_dcmpgt>
 80042ec:	2800      	cmp	r0, #0
 80042ee:	d03c      	beq.n	800436a <get_components+0xf2>
    ++number_.fractional;
 80042f0:	3401      	adds	r4, #1
 80042f2:	f147 0700 	adc.w	r7, r7, #0
    // handle rollover, e.g. case 0.99 with precision 1 is 1.0
    if ((double) number_.fractional >= powers_of_10[precision]) {
 80042f6:	4639      	mov	r1, r7
 80042f8:	4620      	mov	r0, r4
 80042fa:	f7fc f957 	bl	80005ac <__aeabi_l2d>
 80042fe:	4602      	mov	r2, r0
 8004300:	460b      	mov	r3, r1
 8004302:	ec51 0b18 	vmov	r0, r1, d8
 8004306:	f7fc fbfb 	bl	8000b00 <__aeabi_dcmple>
 800430a:	2800      	cmp	r0, #0
 800430c:	d13c      	bne.n	8004388 <get_components+0x110>
      // if halfway, round up if odd OR if last digit is 0
      ++number_.fractional;
    }
  }

  if (precision == 0U) {
 800430e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004310:	b9f3      	cbnz	r3, 8004350 <get_components+0xd8>
    remainder = abs_number - (double) number_.integral;
 8004312:	4630      	mov	r0, r6
 8004314:	9900      	ldr	r1, [sp, #0]
 8004316:	f7fc f949 	bl	80005ac <__aeabi_l2d>
 800431a:	4602      	mov	r2, r0
 800431c:	460b      	mov	r3, r1
 800431e:	4650      	mov	r0, sl
 8004320:	4659      	mov	r1, fp
 8004322:	f7fb ffb9 	bl	8000298 <__aeabi_dsub>
    if ((!(remainder < 0.5) || (remainder > 0.5)) && (number_.integral & 1)) {
 8004326:	2200      	movs	r2, #0
 8004328:	4b1e      	ldr	r3, [pc, #120]	; (80043a4 <get_components+0x12c>)
    remainder = abs_number - (double) number_.integral;
 800432a:	4680      	mov	r8, r0
 800432c:	4689      	mov	r9, r1
    if ((!(remainder < 0.5) || (remainder > 0.5)) && (number_.integral & 1)) {
 800432e:	f7fc fbdd 	bl	8000aec <__aeabi_dcmplt>
 8004332:	b130      	cbz	r0, 8004342 <get_components+0xca>
 8004334:	4640      	mov	r0, r8
 8004336:	4649      	mov	r1, r9
 8004338:	2200      	movs	r2, #0
 800433a:	4b1a      	ldr	r3, [pc, #104]	; (80043a4 <get_components+0x12c>)
 800433c:	f7fc fbf4 	bl	8000b28 <__aeabi_dcmpgt>
 8004340:	b130      	cbz	r0, 8004350 <get_components+0xd8>
 8004342:	07f3      	lsls	r3, r6, #31
 8004344:	d504      	bpl.n	8004350 <get_components+0xd8>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++number_.integral;
 8004346:	9b00      	ldr	r3, [sp, #0]
 8004348:	3601      	adds	r6, #1
 800434a:	f143 0300 	adc.w	r3, r3, #0
 800434e:	9300      	str	r3, [sp, #0]
    }
  }
  return number_;
}
 8004350:	4628      	mov	r0, r5
  return number_;
 8004352:	9b00      	ldr	r3, [sp, #0]
 8004354:	602e      	str	r6, [r5, #0]
 8004356:	e9c5 3401 	strd	r3, r4, [r5, #4]
 800435a:	9b01      	ldr	r3, [sp, #4]
 800435c:	60ef      	str	r7, [r5, #12]
 800435e:	742b      	strb	r3, [r5, #16]
}
 8004360:	b003      	add	sp, #12
 8004362:	ecbd 8b02 	vpop	{d8}
 8004366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  else if (remainder == 0.5) {
 800436a:	4640      	mov	r0, r8
 800436c:	4649      	mov	r1, r9
 800436e:	2200      	movs	r2, #0
 8004370:	4b0c      	ldr	r3, [pc, #48]	; (80043a4 <get_components+0x12c>)
 8004372:	f7fc fbb1 	bl	8000ad8 <__aeabi_dcmpeq>
 8004376:	2800      	cmp	r0, #0
 8004378:	d0c9      	beq.n	800430e <get_components+0x96>
    if ((number_.fractional == 0U) || (number_.fractional & 1U)) {
 800437a:	ea54 0307 	orrs.w	r3, r4, r7
 800437e:	d10b      	bne.n	8004398 <get_components+0x120>
      ++number_.fractional;
 8004380:	3401      	adds	r4, #1
 8004382:	f147 0700 	adc.w	r7, r7, #0
 8004386:	e7c2      	b.n	800430e <get_components+0x96>
      number_.fractional = 0;
 8004388:	2400      	movs	r4, #0
      ++number_.integral;
 800438a:	9b00      	ldr	r3, [sp, #0]
 800438c:	3601      	adds	r6, #1
 800438e:	f143 0300 	adc.w	r3, r3, #0
      number_.fractional = 0;
 8004392:	4627      	mov	r7, r4
      ++number_.integral;
 8004394:	9300      	str	r3, [sp, #0]
 8004396:	e7ba      	b.n	800430e <get_components+0x96>
    if ((number_.fractional == 0U) || (number_.fractional & 1U)) {
 8004398:	07e2      	lsls	r2, r4, #31
 800439a:	d5b8      	bpl.n	800430e <get_components+0x96>
 800439c:	e7f0      	b.n	8004380 <get_components+0x108>
 800439e:	bf00      	nop
 80043a0:	08018c70 	.word	0x08018c70
 80043a4:	3fe00000 	.word	0x3fe00000

080043a8 <print_broken_up_decimal.isra.0>:
  }
  return components;
}
#endif

static size_t print_broken_up_decimal(
 80043a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043ac:	ed2d 8b04 	vpush	{d8-d9}
 80043b0:	b087      	sub	sp, #28
 80043b2:	f89d 4050 	ldrb.w	r4, [sp, #80]	; 0x50
 80043b6:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 80043b8:	9404      	str	r4, [sp, #16]
 80043ba:	9c15      	ldr	r4, [sp, #84]	; 0x54
 80043bc:	f8dd 9064 	ldr.w	r9, [sp, #100]	; 0x64
 80043c0:	ee08 4a10 	vmov	s16, r4
 80043c4:	9c16      	ldr	r4, [sp, #88]	; 0x58
 80043c6:	9502      	str	r5, [sp, #8]
 80043c8:	ee08 4a90 	vmov	s17, r4
 80043cc:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 80043ce:	460d      	mov	r5, r1
 80043d0:	ee09 4a10 	vmov	s18, r4
 80043d4:	9c18      	ldr	r4, [sp, #96]	; 0x60
 80043d6:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80043d8:	ee09 4a90 	vmov	s19, r4
 80043dc:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 80043de:	9403      	str	r4, [sp, #12]
 80043e0:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 80043e2:	9401      	str	r4, [sp, #4]
 80043e4:	4604      	mov	r4, r0
  struct double_components number_, out_fct_type out, char *buffer, size_t idx, size_t maxlen, unsigned int precision,
  unsigned int width, unsigned int flags, char *buf, size_t len)
{
  if (precision != 0U) {
 80043e6:	f1b9 0f00 	cmp.w	r9, #0
 80043ea:	d049      	beq.n	8004480 <print_broken_up_decimal.isra.0+0xd8>
 80043ec:	4698      	mov	r8, r3
    // do fractional part, as an unsigned number

    unsigned int count = precision;

    if (flags & FLAGS_ADAPT_EXP && !(flags & FLAGS_HASH)) {
 80043ee:	9b01      	ldr	r3, [sp, #4]
 80043f0:	4617      	mov	r7, r2
 80043f2:	f403 6301 	and.w	r3, r3, #2064	; 0x810
 80043f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043fa:	f000 8099 	beq.w	8004530 <print_broken_up_decimal.isra.0+0x188>
 80043fe:	9a02      	ldr	r2, [sp, #8]
 8004400:	1e73      	subs	r3, r6, #1
 8004402:	eb02 0b03 	add.w	fp, r2, r3
 8004406:	9405      	str	r4, [sp, #20]
 8004408:	e017      	b.n	800443a <print_broken_up_decimal.isra.0+0x92>
    }

    if (number_.fractional > 0 || !(flags & FLAGS_ADAPT_EXP) || (flags & FLAGS_HASH) ) {
      while (len < PRINTF_FTOA_BUFFER_SIZE) {
        --count;
        buf[len++] = (char)('0' + number_.fractional % 10U);
 800440a:	4638      	mov	r0, r7
 800440c:	4641      	mov	r1, r8
 800440e:	220a      	movs	r2, #10
 8004410:	2300      	movs	r3, #0
 8004412:	f7fc fbbb 	bl	8000b8c <__aeabi_ldivmod>
 8004416:	4694      	mov	ip, r2
        if (!(number_.fractional /= 10U)) {
 8004418:	4638      	mov	r0, r7
        buf[len++] = (char)('0' + number_.fractional % 10U);
 800441a:	f10c 0730 	add.w	r7, ip, #48	; 0x30
        if (!(number_.fractional /= 10U)) {
 800441e:	4641      	mov	r1, r8
 8004420:	2300      	movs	r3, #0
        buf[len++] = (char)('0' + number_.fractional % 10U);
 8004422:	f80b 7f01 	strb.w	r7, [fp, #1]!
        if (!(number_.fractional /= 10U)) {
 8004426:	220a      	movs	r2, #10
 8004428:	f7fc fbb0 	bl	8000b8c <__aeabi_ldivmod>
 800442c:	ea51 0300 	orrs.w	r3, r1, r0
 8004430:	4607      	mov	r7, r0
 8004432:	4688      	mov	r8, r1
 8004434:	d066      	beq.n	8004504 <print_broken_up_decimal.isra.0+0x15c>
        --count;
 8004436:	46a1      	mov	r9, r4
        buf[len++] = (char)('0' + number_.fractional % 10U);
 8004438:	4656      	mov	r6, sl
      while (len < PRINTF_FTOA_BUFFER_SIZE) {
 800443a:	2e20      	cmp	r6, #32
        --count;
 800443c:	f109 34ff 	add.w	r4, r9, #4294967295	; 0xffffffff
        buf[len++] = (char)('0' + number_.fractional % 10U);
 8004440:	f106 0a01 	add.w	sl, r6, #1
      while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8004444:	d1e1      	bne.n	800440a <print_broken_up_decimal.isra.0+0x62>
      break;
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 8004446:	9b01      	ldr	r3, [sp, #4]
 8004448:	f003 0303 	and.w	r3, r3, #3
 800444c:	2b01      	cmp	r3, #1
 800444e:	f000 809a 	beq.w	8004586 <print_broken_up_decimal.isra.0+0x1de>
    if (width && (number_.is_negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8004452:	2720      	movs	r7, #32
    else if (flags & FLAGS_SPACE) {
      buf[len++] = ' ';
    }
  }

  return out_rev_(out, buffer, idx, maxlen, buf, len, width, flags);
 8004454:	9b01      	ldr	r3, [sp, #4]
 8004456:	ee19 2a10 	vmov	r2, s18
 800445a:	9317      	str	r3, [sp, #92]	; 0x5c
 800445c:	9b03      	ldr	r3, [sp, #12]
 800445e:	ee18 1a90 	vmov	r1, s17
 8004462:	e9cd 7315 	strd	r7, r3, [sp, #84]	; 0x54
 8004466:	ee18 0a10 	vmov	r0, s16
 800446a:	ee19 3a90 	vmov	r3, s19
 800446e:	9c02      	ldr	r4, [sp, #8]
 8004470:	9414      	str	r4, [sp, #80]	; 0x50
}
 8004472:	b007      	add	sp, #28
 8004474:	ecbd 8b04 	vpop	{d8-d9}
 8004478:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  return out_rev_(out, buffer, idx, maxlen, buf, len, width, flags);
 800447c:	f7ff bd76 	b.w	8003f6c <out_rev_>
    if (flags & FLAGS_HASH) {
 8004480:	9b01      	ldr	r3, [sp, #4]
 8004482:	06d9      	lsls	r1, r3, #27
 8004484:	d505      	bpl.n	8004492 <print_broken_up_decimal.isra.0+0xea>
      if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8004486:	2e20      	cmp	r6, #32
 8004488:	d0dd      	beq.n	8004446 <print_broken_up_decimal.isra.0+0x9e>
        buf[len++] = '.';
 800448a:	232e      	movs	r3, #46	; 0x2e
 800448c:	9a02      	ldr	r2, [sp, #8]
 800448e:	5593      	strb	r3, [r2, r6]
 8004490:	3601      	adds	r6, #1
 8004492:	9b02      	ldr	r3, [sp, #8]
 8004494:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8004498:	4498      	add	r8, r3
 800449a:	e000      	b.n	800449e <print_broken_up_decimal.isra.0+0xf6>
    buf[len++] = (char)('0' + (number_.integral % 10));
 800449c:	463e      	mov	r6, r7
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 800449e:	2e20      	cmp	r6, #32
    buf[len++] = (char)('0' + (number_.integral % 10));
 80044a0:	f106 0701 	add.w	r7, r6, #1
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80044a4:	d0cf      	beq.n	8004446 <print_broken_up_decimal.isra.0+0x9e>
    buf[len++] = (char)('0' + (number_.integral % 10));
 80044a6:	4620      	mov	r0, r4
 80044a8:	4629      	mov	r1, r5
 80044aa:	220a      	movs	r2, #10
 80044ac:	2300      	movs	r3, #0
 80044ae:	f7fc fb6d 	bl	8000b8c <__aeabi_ldivmod>
 80044b2:	4694      	mov	ip, r2
    if (!(number_.integral /= 10)) {
 80044b4:	4620      	mov	r0, r4
    buf[len++] = (char)('0' + (number_.integral % 10));
 80044b6:	f10c 0430 	add.w	r4, ip, #48	; 0x30
    if (!(number_.integral /= 10)) {
 80044ba:	2300      	movs	r3, #0
 80044bc:	4629      	mov	r1, r5
    buf[len++] = (char)('0' + (number_.integral % 10));
 80044be:	f808 4f01 	strb.w	r4, [r8, #1]!
    if (!(number_.integral /= 10)) {
 80044c2:	220a      	movs	r2, #10
 80044c4:	f7fc fb62 	bl	8000b8c <__aeabi_ldivmod>
 80044c8:	ea51 0300 	orrs.w	r3, r1, r0
 80044cc:	4604      	mov	r4, r0
 80044ce:	460d      	mov	r5, r1
 80044d0:	d1e4      	bne.n	800449c <print_broken_up_decimal.isra.0+0xf4>
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 80044d2:	9b01      	ldr	r3, [sp, #4]
 80044d4:	f003 0303 	and.w	r3, r3, #3
 80044d8:	2b01      	cmp	r3, #1
 80044da:	d062      	beq.n	80045a2 <print_broken_up_decimal.isra.0+0x1fa>
  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 80044dc:	2f20      	cmp	r7, #32
 80044de:	d0b8      	beq.n	8004452 <print_broken_up_decimal.isra.0+0xaa>
    if (number_.is_negative) {
 80044e0:	9b04      	ldr	r3, [sp, #16]
 80044e2:	b123      	cbz	r3, 80044ee <print_broken_up_decimal.isra.0+0x146>
      buf[len++] = '-';
 80044e4:	232d      	movs	r3, #45	; 0x2d
 80044e6:	9a02      	ldr	r2, [sp, #8]
 80044e8:	55d3      	strb	r3, [r2, r7]
 80044ea:	3701      	adds	r7, #1
 80044ec:	e7b2      	b.n	8004454 <print_broken_up_decimal.isra.0+0xac>
    else if (flags & FLAGS_PLUS) {
 80044ee:	9b01      	ldr	r3, [sp, #4]
 80044f0:	075a      	lsls	r2, r3, #29
 80044f2:	d443      	bmi.n	800457c <print_broken_up_decimal.isra.0+0x1d4>
    else if (flags & FLAGS_SPACE) {
 80044f4:	9b01      	ldr	r3, [sp, #4]
 80044f6:	071b      	lsls	r3, r3, #28
 80044f8:	d5ac      	bpl.n	8004454 <print_broken_up_decimal.isra.0+0xac>
      buf[len++] = ' ';
 80044fa:	2320      	movs	r3, #32
 80044fc:	9a02      	ldr	r2, [sp, #8]
 80044fe:	55d3      	strb	r3, [r2, r7]
 8004500:	3701      	adds	r7, #1
 8004502:	e7a7      	b.n	8004454 <print_broken_up_decimal.isra.0+0xac>
      while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8004504:	f1ba 0f20 	cmp.w	sl, #32
 8004508:	4623      	mov	r3, r4
 800450a:	9c05      	ldr	r4, [sp, #20]
 800450c:	d09b      	beq.n	8004446 <print_broken_up_decimal.isra.0+0x9e>
 800450e:	2b00      	cmp	r3, #0
 8004510:	d068      	beq.n	80045e4 <print_broken_up_decimal.isra.0+0x23c>
 8004512:	9b02      	ldr	r3, [sp, #8]
        buf[len++] = '0';
 8004514:	2130      	movs	r1, #48	; 0x30
 8004516:	199a      	adds	r2, r3, r6
      while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8004518:	4656      	mov	r6, sl
        buf[len++] = '0';
 800451a:	3601      	adds	r6, #1
      while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 800451c:	2e20      	cmp	r6, #32
        buf[len++] = '0';
 800451e:	f802 1f01 	strb.w	r1, [r2, #1]!
      while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8004522:	d090      	beq.n	8004446 <print_broken_up_decimal.isra.0+0x9e>
 8004524:	43f3      	mvns	r3, r6
 8004526:	444b      	add	r3, r9
 8004528:	eb1a 0f03 	cmn.w	sl, r3
 800452c:	d1f5      	bne.n	800451a <print_broken_up_decimal.isra.0+0x172>
 800452e:	e7ac      	b.n	800448a <print_broken_up_decimal.isra.0+0xe2>
      if (number_.fractional > 0) {
 8004530:	2a01      	cmp	r2, #1
 8004532:	f178 0300 	sbcs.w	r3, r8, #0
 8004536:	dbac      	blt.n	8004492 <print_broken_up_decimal.isra.0+0xea>
          if (digit != 0) {
 8004538:	4610      	mov	r0, r2
 800453a:	4641      	mov	r1, r8
 800453c:	220a      	movs	r2, #10
 800453e:	2300      	movs	r3, #0
 8004540:	f7fc fb24 	bl	8000b8c <__aeabi_ldivmod>
 8004544:	4313      	orrs	r3, r2
 8004546:	f47f af5a 	bne.w	80043fe <print_broken_up_decimal.isra.0+0x56>
          number_.fractional /= 10U;
 800454a:	4638      	mov	r0, r7
 800454c:	4641      	mov	r1, r8
 800454e:	220a      	movs	r2, #10
 8004550:	2300      	movs	r3, #0
 8004552:	f7fc fb1b 	bl	8000b8c <__aeabi_ldivmod>
 8004556:	220a      	movs	r2, #10
 8004558:	2300      	movs	r3, #0
 800455a:	46bb      	mov	fp, r7
 800455c:	46c2      	mov	sl, r8
 800455e:	4607      	mov	r7, r0
 8004560:	4688      	mov	r8, r1
 8004562:	f7fc fb13 	bl	8000b8c <__aeabi_ldivmod>
          if (digit != 0) {
 8004566:	4313      	orrs	r3, r2
          --count;
 8004568:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
          if (digit != 0) {
 800456c:	d0ed      	beq.n	800454a <print_broken_up_decimal.isra.0+0x1a2>
    if (number_.fractional > 0 || !(flags & FLAGS_ADAPT_EXP) || (flags & FLAGS_HASH) ) {
 800456e:	f1bb 0f0a 	cmp.w	fp, #10
 8004572:	f17a 0300 	sbcs.w	r3, sl, #0
 8004576:	f6bf af42 	bge.w	80043fe <print_broken_up_decimal.isra.0+0x56>
 800457a:	e78a      	b.n	8004492 <print_broken_up_decimal.isra.0+0xea>
      buf[len++] = '+';  // ignore the space if the '+' exists
 800457c:	232b      	movs	r3, #43	; 0x2b
 800457e:	9a02      	ldr	r2, [sp, #8]
 8004580:	55d3      	strb	r3, [r2, r7]
 8004582:	3701      	adds	r7, #1
 8004584:	e766      	b.n	8004454 <print_broken_up_decimal.isra.0+0xac>
    if (width && (number_.is_negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8004586:	9b03      	ldr	r3, [sp, #12]
 8004588:	2b00      	cmp	r3, #0
 800458a:	f43f af62 	beq.w	8004452 <print_broken_up_decimal.isra.0+0xaa>
 800458e:	9a04      	ldr	r2, [sp, #16]
 8004590:	bb0a      	cbnz	r2, 80045d6 <print_broken_up_decimal.isra.0+0x22e>
 8004592:	9a01      	ldr	r2, [sp, #4]
 8004594:	f012 0f0c 	tst.w	r2, #12
 8004598:	f43f af5b 	beq.w	8004452 <print_broken_up_decimal.isra.0+0xaa>
      width--;
 800459c:	3b01      	subs	r3, #1
 800459e:	9303      	str	r3, [sp, #12]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 80045a0:	e757      	b.n	8004452 <print_broken_up_decimal.isra.0+0xaa>
    if (width && (number_.is_negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 80045a2:	9b03      	ldr	r3, [sp, #12]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d099      	beq.n	80044dc <print_broken_up_decimal.isra.0+0x134>
 80045a8:	9b04      	ldr	r3, [sp, #16]
 80045aa:	b1b3      	cbz	r3, 80045da <print_broken_up_decimal.isra.0+0x232>
      width--;
 80045ac:	9b03      	ldr	r3, [sp, #12]
 80045ae:	3b01      	subs	r3, #1
 80045b0:	9303      	str	r3, [sp, #12]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 80045b2:	9b03      	ldr	r3, [sp, #12]
 80045b4:	429f      	cmp	r7, r3
 80045b6:	d291      	bcs.n	80044dc <print_broken_up_decimal.isra.0+0x134>
 80045b8:	2f1f      	cmp	r7, #31
 80045ba:	f63f af4a 	bhi.w	8004452 <print_broken_up_decimal.isra.0+0xaa>
 80045be:	9b02      	ldr	r3, [sp, #8]
      buf[len++] = '0';
 80045c0:	9a03      	ldr	r2, [sp, #12]
 80045c2:	441e      	add	r6, r3
 80045c4:	2330      	movs	r3, #48	; 0x30
 80045c6:	3701      	adds	r7, #1
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 80045c8:	4297      	cmp	r7, r2
      buf[len++] = '0';
 80045ca:	f806 3f01 	strb.w	r3, [r6, #1]!
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 80045ce:	d085      	beq.n	80044dc <print_broken_up_decimal.isra.0+0x134>
 80045d0:	2f20      	cmp	r7, #32
 80045d2:	d1f8      	bne.n	80045c6 <print_broken_up_decimal.isra.0+0x21e>
 80045d4:	e73d      	b.n	8004452 <print_broken_up_decimal.isra.0+0xaa>
      width--;
 80045d6:	9b03      	ldr	r3, [sp, #12]
 80045d8:	e7e0      	b.n	800459c <print_broken_up_decimal.isra.0+0x1f4>
    if (width && (number_.is_negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 80045da:	9b01      	ldr	r3, [sp, #4]
 80045dc:	f013 0f0c 	tst.w	r3, #12
 80045e0:	d0e7      	beq.n	80045b2 <print_broken_up_decimal.isra.0+0x20a>
 80045e2:	e7e3      	b.n	80045ac <print_broken_up_decimal.isra.0+0x204>
      while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 80045e4:	4656      	mov	r6, sl
 80045e6:	e750      	b.n	800448a <print_broken_up_decimal.isra.0+0xe2>

080045e8 <print_exponential_number>:
}

#if PRINTF_SUPPORT_EXPONENTIAL_SPECIFIERS
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t print_exponential_number(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double number, unsigned int precision, unsigned int width, unsigned int flags, char* buf, size_t len)
{
 80045e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045ec:	ed2d 8b04 	vpush	{d8-d9}
 80045f0:	b097      	sub	sp, #92	; 0x5c
  return get_bit_access(x).U >> (DOUBLE_SIZE_IN_BITS - 1);
 80045f2:	9c25      	ldr	r4, [sp, #148]	; 0x94
{
 80045f4:	2700      	movs	r7, #0
  return get_bit_access(x).U >> (DOUBLE_SIZE_IN_BITS - 1);
 80045f6:	0fe4      	lsrs	r4, r4, #31
{
 80045f8:	4689      	mov	r9, r1
 80045fa:	4698      	mov	r8, r3
  return get_bit_access(x).U >> (DOUBLE_SIZE_IN_BITS - 1);
 80045fc:	940d      	str	r4, [sp, #52]	; 0x34
  const bool negative = get_sign(number);
 80045fe:	940f      	str	r4, [sp, #60]	; 0x3c
{
 8004600:	900b      	str	r0, [sp, #44]	; 0x2c
 8004602:	920c      	str	r2, [sp, #48]	; 0x30
  // This number will decrease gradually (by factors of 10) as we "extract" the exponent out of it
  double abs_number =  negative ? -number : number;
 8004604:	b12c      	cbz	r4, 8004612 <print_exponential_number+0x2a>
 8004606:	e9dd 2124 	ldrd	r2, r1, [sp, #144]	; 0x90
 800460a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800460e:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
  bool abs_exp10_covered_by_powers_table;
  struct scaling_factor normalization;


  // Determine the decimal exponent
  if (abs_number == 0.0) {
 8004612:	e9dd 0124 	ldrd	r0, r1, [sp, #144]	; 0x90
 8004616:	2200      	movs	r2, #0
 8004618:	2300      	movs	r3, #0
 800461a:	f7fc fa5d 	bl	8000ad8 <__aeabi_dcmpeq>
 800461e:	900e      	str	r0, [sp, #56]	; 0x38
 8004620:	2800      	cmp	r0, #0
 8004622:	d055      	beq.n	80046d0 <print_exponential_number+0xe8>
  // For both of these, the value of 0 has a special meaning, but not the same one:
  // a 0 exponent-part width means "don't print the exponent"; a 0 decimal-part width
  // means "use as many characters as necessary".

  bool fall_back_to_decimal_only_mode = false;
  if (flags & FLAGS_ADAPT_EXP) {
 8004624:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004626:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 800462a:	f040 81c3 	bne.w	80049b4 <print_exponential_number+0x3cc>
 800462e:	461f      	mov	r7, r3
  bool fall_back_to_decimal_only_mode = false;
 8004630:	469b      	mov	fp, r3

  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
  bool should_skip_normalization = (fall_back_to_decimal_only_mode || exp10 == 0);
  struct double_components decimal_part_components =
    should_skip_normalization ?
    get_components(negative ? -abs_number : abs_number, precision) :
 8004632:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004634:	b12b      	cbz	r3, 8004642 <print_exponential_number+0x5a>
 8004636:	e9dd 2124 	ldrd	r2, r1, [sp, #144]	; 0x90
 800463a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800463e:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
 8004642:	e9dd 2324 	ldrd	r2, r3, [sp, #144]	; 0x90
 8004646:	9926      	ldr	r1, [sp, #152]	; 0x98
 8004648:	a810      	add	r0, sp, #64	; 0x40
 800464a:	9100      	str	r1, [sp, #0]
 800464c:	f7ff fe14 	bl	8004278 <get_components>
 8004650:	e9dd 6a12 	ldrd	r6, sl, [sp, #72]	; 0x48
 8004654:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
 8004658:	f89d 3050 	ldrb.w	r3, [sp, #80]	; 0x50
 800465c:	930d      	str	r3, [sp, #52]	; 0x34
    get_normalized_components(negative, precision, abs_number, normalization);

  // Account for roll-over, e.g. rounding from 9.99 to 100.0 - which effects
  // the exponent and may require additional tweaking of the parts
  if (fall_back_to_decimal_only_mode) {
 800465e:	2f00      	cmp	r7, #0
 8004660:	f000 8189 	beq.w	8004976 <print_exponential_number+0x38e>
    if ( (flags & FLAGS_ADAPT_EXP) && exp10 >= -1 && decimal_part_components.integral == powers_of_10[exp10 + 1]) {
 8004664:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004666:	051f      	lsls	r7, r3, #20
 8004668:	d511      	bpl.n	800468e <print_exponential_number+0xa6>
 800466a:	f1bb 3fff 	cmp.w	fp, #4294967295	; 0xffffffff
 800466e:	db0e      	blt.n	800468e <print_exponential_number+0xa6>
 8004670:	4620      	mov	r0, r4
 8004672:	4629      	mov	r1, r5
 8004674:	f7fb ff9a 	bl	80005ac <__aeabi_l2d>
 8004678:	4b14      	ldr	r3, [pc, #80]	; (80046cc <print_exponential_number+0xe4>)
 800467a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800467e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004682:	f7fc fa29 	bl	8000ad8 <__aeabi_dcmpeq>
 8004686:	b110      	cbz	r0, 800468e <print_exponential_number+0xa6>
      exp10++; // Not strictly necessary, since exp10 is no longer really used
      precision--;
 8004688:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800468a:	3b01      	subs	r3, #1
 800468c:	9326      	str	r3, [sp, #152]	; 0x98
        // No; we just give up on any restriction on the decimal part and use as many
        // characters as we need
        0U);

  const size_t start_idx = idx;
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 800468e:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8004690:	4620      	mov	r0, r4
 8004692:	9309      	str	r3, [sp, #36]	; 0x24
 8004694:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004696:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8004698:	9308      	str	r3, [sp, #32]
 800469a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800469c:	9400      	str	r4, [sp, #0]
 800469e:	9307      	str	r3, [sp, #28]
 80046a0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80046a2:	4632      	mov	r2, r6
 80046a4:	9306      	str	r3, [sp, #24]
 80046a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80046a8:	4629      	mov	r1, r5
 80046aa:	e9cd 8304 	strd	r8, r3, [sp, #16]
 80046ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80046b0:	e9cd 9302 	strd	r9, r3, [sp, #8]
 80046b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80046b6:	9301      	str	r3, [sp, #4]
 80046b8:	4653      	mov	r3, sl
 80046ba:	f7ff fe75 	bl	80043a8 <print_broken_up_decimal.isra.0>
 80046be:	4604      	mov	r4, r0
      // We need to right-pad with spaces to meet the width requirement
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
    }
  }
  return idx;
}
 80046c0:	4620      	mov	r0, r4
 80046c2:	b017      	add	sp, #92	; 0x5c
 80046c4:	ecbd 8b04 	vpop	{d8-d9}
 80046c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046cc:	08018c70 	.word	0x08018c70
  return dwba;
 80046d0:	e9dd 6524 	ldrd	r6, r5, [sp, #144]	; 0x90
  return (int)((x.U >> DOUBLE_STORED_MANTISSA_BITS ) & DOUBLE_EXPONENT_MASK) - DOUBLE_BASE_EXPONENT;
 80046d4:	f3c5 500a 	ubfx	r0, r5, #20, #11
      exp10 = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 80046d8:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 80046dc:	f7fb ff2a 	bl	8000534 <__aeabi_i2d>
 80046e0:	a3ce      	add	r3, pc, #824	; (adr r3, 8004a1c <print_exponential_number+0x434>)
 80046e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046e6:	f7fb ff8f 	bl	8000608 <__aeabi_dmul>
 80046ea:	a3ce      	add	r3, pc, #824	; (adr r3, 8004a24 <print_exponential_number+0x43c>)
 80046ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046f0:	f7fb fdd4 	bl	800029c <__adddf3>
      conv.U = (conv.U & (( (double_uint_t)(1) << DOUBLE_STORED_MANTISSA_BITS) - 1U)) | ((double_uint_t) DOUBLE_BASE_EXPONENT << DOUBLE_STORED_MANTISSA_BITS);
 80046f4:	f3c5 0313 	ubfx	r3, r5, #0, #20
      exp10 = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 80046f8:	460d      	mov	r5, r1
      conv.U = (conv.U & (( (double_uint_t)(1) << DOUBLE_STORED_MANTISSA_BITS) - 1U)) | ((double_uint_t) DOUBLE_BASE_EXPONENT << DOUBLE_STORED_MANTISSA_BITS);
 80046fa:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
      exp10 = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 80046fe:	4604      	mov	r4, r0
 8004700:	2200      	movs	r2, #0
      conv.U = (conv.U & (( (double_uint_t)(1) << DOUBLE_STORED_MANTISSA_BITS) - 1U)) | ((double_uint_t) DOUBLE_BASE_EXPONENT << DOUBLE_STORED_MANTISSA_BITS);
 8004702:	4630      	mov	r0, r6
      exp10 = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8004704:	4bbe      	ldr	r3, [pc, #760]	; (8004a00 <print_exponential_number+0x418>)
      conv.U = (conv.U & (( (double_uint_t)(1) << DOUBLE_STORED_MANTISSA_BITS) - 1U)) | ((double_uint_t) DOUBLE_BASE_EXPONENT << DOUBLE_STORED_MANTISSA_BITS);
 8004706:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
      exp10 = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 800470a:	f7fb fdc5 	bl	8000298 <__aeabi_dsub>
 800470e:	a3b4      	add	r3, pc, #720	; (adr r3, 80049e0 <print_exponential_number+0x3f8>)
 8004710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004714:	f7fb ff78 	bl	8000608 <__aeabi_dmul>
 8004718:	4602      	mov	r2, r0
 800471a:	460b      	mov	r3, r1
 800471c:	4620      	mov	r0, r4
 800471e:	4629      	mov	r1, r5
 8004720:	f7fb fdbc 	bl	800029c <__adddf3>
 8004724:	f7fc fa0a 	bl	8000b3c <__aeabi_d2iz>
 8004728:	4683      	mov	fp, r0
      exp2 = (int)(exp10 * 3.321928094887362 + 0.5);
 800472a:	f7fb ff03 	bl	8000534 <__aeabi_i2d>
 800472e:	a3ae      	add	r3, pc, #696	; (adr r3, 80049e8 <print_exponential_number+0x400>)
 8004730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004734:	4604      	mov	r4, r0
 8004736:	460d      	mov	r5, r1
 8004738:	f7fb ff66 	bl	8000608 <__aeabi_dmul>
 800473c:	2200      	movs	r2, #0
 800473e:	4bb1      	ldr	r3, [pc, #708]	; (8004a04 <print_exponential_number+0x41c>)
 8004740:	f7fb fdac 	bl	800029c <__adddf3>
 8004744:	f7fc f9fa 	bl	8000b3c <__aeabi_d2iz>
      const double z  = exp10 * 2.302585092994046 - exp2 * 0.6931471805599453;
 8004748:	a3a9      	add	r3, pc, #676	; (adr r3, 80049f0 <print_exponential_number+0x408>)
 800474a:	e9d3 2300 	ldrd	r2, r3, [r3]
      exp2 = (int)(exp10 * 3.321928094887362 + 0.5);
 800474e:	4682      	mov	sl, r0
      const double z  = exp10 * 2.302585092994046 - exp2 * 0.6931471805599453;
 8004750:	4629      	mov	r1, r5
 8004752:	4620      	mov	r0, r4
 8004754:	f7fb ff58 	bl	8000608 <__aeabi_dmul>
 8004758:	4604      	mov	r4, r0
 800475a:	4650      	mov	r0, sl
 800475c:	460d      	mov	r5, r1
 800475e:	f7fb fee9 	bl	8000534 <__aeabi_i2d>
 8004762:	a3a5      	add	r3, pc, #660	; (adr r3, 80049f8 <print_exponential_number+0x410>)
 8004764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004768:	f7fb ff4e 	bl	8000608 <__aeabi_dmul>
 800476c:	4602      	mov	r2, r0
 800476e:	460b      	mov	r3, r1
 8004770:	4620      	mov	r0, r4
 8004772:	4629      	mov	r1, r5
 8004774:	f7fb fd90 	bl	8000298 <__aeabi_dsub>
      const double z2 = z * z;
 8004778:	4602      	mov	r2, r0
 800477a:	460b      	mov	r3, r1
      const double z  = exp10 * 2.302585092994046 - exp2 * 0.6931471805599453;
 800477c:	4604      	mov	r4, r0
 800477e:	460d      	mov	r5, r1
      const double z2 = z * z;
 8004780:	f7fb ff42 	bl	8000608 <__aeabi_dmul>
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8004784:	4622      	mov	r2, r4
      const double z2 = z * z;
 8004786:	4606      	mov	r6, r0
 8004788:	460f      	mov	r7, r1
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 800478a:	462b      	mov	r3, r5
 800478c:	4620      	mov	r0, r4
 800478e:	4629      	mov	r1, r5
 8004790:	f7fb fd84 	bl	800029c <__adddf3>
 8004794:	2200      	movs	r2, #0
 8004796:	ec41 0b18 	vmov	d8, r0, r1
 800479a:	4b9b      	ldr	r3, [pc, #620]	; (8004a08 <print_exponential_number+0x420>)
 800479c:	4630      	mov	r0, r6
 800479e:	4639      	mov	r1, r7
 80047a0:	f7fc f85c 	bl	800085c <__aeabi_ddiv>
 80047a4:	2200      	movs	r2, #0
 80047a6:	4b99      	ldr	r3, [pc, #612]	; (8004a0c <print_exponential_number+0x424>)
 80047a8:	f7fb fd78 	bl	800029c <__adddf3>
 80047ac:	4602      	mov	r2, r0
 80047ae:	460b      	mov	r3, r1
 80047b0:	4630      	mov	r0, r6
 80047b2:	4639      	mov	r1, r7
 80047b4:	f7fc f852 	bl	800085c <__aeabi_ddiv>
 80047b8:	2200      	movs	r2, #0
 80047ba:	4b95      	ldr	r3, [pc, #596]	; (8004a10 <print_exponential_number+0x428>)
 80047bc:	f7fb fd6e 	bl	800029c <__adddf3>
 80047c0:	4602      	mov	r2, r0
 80047c2:	460b      	mov	r3, r1
 80047c4:	4630      	mov	r0, r6
 80047c6:	4639      	mov	r1, r7
 80047c8:	f7fc f848 	bl	800085c <__aeabi_ddiv>
 80047cc:	4622      	mov	r2, r4
 80047ce:	462b      	mov	r3, r5
 80047d0:	4604      	mov	r4, r0
 80047d2:	460d      	mov	r5, r1
 80047d4:	2000      	movs	r0, #0
 80047d6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80047da:	f7fb fd5d 	bl	8000298 <__aeabi_dsub>
 80047de:	4602      	mov	r2, r0
 80047e0:	460b      	mov	r3, r1
 80047e2:	4620      	mov	r0, r4
 80047e4:	4629      	mov	r1, r5
 80047e6:	f7fb fd59 	bl	800029c <__adddf3>
 80047ea:	4602      	mov	r2, r0
 80047ec:	460b      	mov	r3, r1
 80047ee:	ec51 0b18 	vmov	r0, r1, d8
 80047f2:	f7fc f833 	bl	800085c <__aeabi_ddiv>
      conv.U = ((double_uint_t)(exp2) + DOUBLE_BASE_EXPONENT) << DOUBLE_STORED_MANTISSA_BITS;
 80047f6:	f20a 3aff 	addw	sl, sl, #1023	; 0x3ff
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 80047fa:	2200      	movs	r2, #0
 80047fc:	4b85      	ldr	r3, [pc, #532]	; (8004a14 <print_exponential_number+0x42c>)
 80047fe:	f7fb fd4d 	bl	800029c <__adddf3>
      conv.U = ((double_uint_t)(exp2) + DOUBLE_BASE_EXPONENT) << DOUBLE_STORED_MANTISSA_BITS;
 8004802:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004804:	ea4f 530a 	mov.w	r3, sl, lsl #20
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8004808:	f7fb fefe 	bl	8000608 <__aeabi_dmul>
      if (abs_number < conv.F) {
 800480c:	e9dd 2324 	ldrd	r2, r3, [sp, #144]	; 0x90
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8004810:	4604      	mov	r4, r0
 8004812:	460d      	mov	r5, r1
      if (abs_number < conv.F) {
 8004814:	f7fc f988 	bl	8000b28 <__aeabi_dcmpgt>
 8004818:	2800      	cmp	r0, #0
 800481a:	f040 80c2 	bne.w	80049a2 <print_exponential_number+0x3ba>
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 800481e:	4620      	mov	r0, r4
 8004820:	4629      	mov	r1, r5
    abs_exp10_covered_by_powers_table = PRINTF_ABS(exp10) < PRINTF_MAX_PRECOMPUTED_POWER_OF_10;
 8004822:	f10b 0311 	add.w	r3, fp, #17
 8004826:	2b22      	cmp	r3, #34	; 0x22
 8004828:	bf94      	ite	ls
 800482a:	2701      	movls	r7, #1
 800482c:	2700      	movhi	r7, #0
    normalization.raw_factor = abs_exp10_covered_by_powers_table ? powers_of_10[PRINTF_ABS(exp10)] : conv.F;
 800482e:	f200 8159 	bhi.w	8004ae4 <print_exponential_number+0x4fc>
 8004832:	4a79      	ldr	r2, [pc, #484]	; (8004a18 <print_exponential_number+0x430>)
 8004834:	ea8b 71eb 	eor.w	r1, fp, fp, asr #31
 8004838:	eba1 71eb 	sub.w	r1, r1, fp, asr #31
 800483c:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8004840:	ed92 7b00 	vldr	d7, [r2]
 8004844:	eeb0 8a47 	vmov.f32	s16, s14
 8004848:	eef0 8a67 	vmov.f32	s17, s15
  if (flags & FLAGS_ADAPT_EXP) {
 800484c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800484e:	0512      	lsls	r2, r2, #20
 8004850:	f140 80ec 	bpl.w	8004a2c <print_exponential_number+0x444>
    fall_back_to_decimal_only_mode = (exp10 >= -4 && exp10 < required_significant_digits);
 8004854:	f11b 0f04 	cmn.w	fp, #4
 8004858:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800485a:	f280 81f8 	bge.w	8004c4e <print_exponential_number+0x666>
        (int) precision - 1 - exp10 :
 800485e:	3b01      	subs	r3, #1
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 8004860:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004864:	9326      	str	r3, [sp, #152]	; 0x98
    flags |= FLAGS_PRECISION;   // make sure print_broken_up_decimal respects our choice above
 8004866:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004868:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800486c:	9328      	str	r3, [sp, #160]	; 0xa0
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 800486e:	2f00      	cmp	r7, #0
 8004870:	f040 80e3 	bne.w	8004a3a <print_exponential_number+0x452>
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8004874:	e9dd 0124 	ldrd	r0, r1, [sp, #144]	; 0x90
 8004878:	ec57 6b18 	vmov	r6, r7, d8
  components.is_negative = negative;
 800487c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 800487e:	ee18 2a10 	vmov	r2, s16
  components.is_negative = negative;
 8004882:	930d      	str	r3, [sp, #52]	; 0x34
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8004884:	463b      	mov	r3, r7
 8004886:	f7fb ffe9 	bl	800085c <__aeabi_ddiv>
  components.integral = (int_fast64_t) apply_scaling(non_normalized, normalization);
 800488a:	f7fc f9e7 	bl	8000c5c <__aeabi_d2lz>
 800488e:	4604      	mov	r4, r0
 8004890:	460d      	mov	r5, r1
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 8004892:	f7fb fe8b 	bl	80005ac <__aeabi_l2d>
  return normalization.multiply ? normalized / normalization.raw_factor : normalized * normalization.raw_factor;
 8004896:	463b      	mov	r3, r7
 8004898:	ee18 2a10 	vmov	r2, s16
 800489c:	f7fb feb4 	bl	8000608 <__aeabi_dmul>
 80048a0:	4602      	mov	r2, r0
 80048a2:	460b      	mov	r3, r1
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 80048a4:	e9dd 0124 	ldrd	r0, r1, [sp, #144]	; 0x90
 80048a8:	f7fb fcf6 	bl	8000298 <__aeabi_dsub>
  double prec_power_of_10 = powers_of_10[precision];
 80048ac:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80048ae:	4b5a      	ldr	r3, [pc, #360]	; (8004a18 <print_exponential_number+0x430>)
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 80048b0:	4606      	mov	r6, r0
  double prec_power_of_10 = powers_of_10[precision];
 80048b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80048b6:	ed93 7b00 	vldr	d7, [r3]
  return (int)((x.U >> DOUBLE_STORED_MANTISSA_BITS ) & DOUBLE_EXPONENT_MASK) - DOUBLE_BASE_EXPONENT;
 80048ba:	ee17 3a90 	vmov	r3, s15
 80048be:	f3c7 520a 	ubfx	r2, r7, #20, #11
 80048c2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80048c6:	f3c3 530a 	ubfx	r3, r3, #20, #11
 80048ca:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
    if (PRINTF_ABS(factor_exp2) > PRINTF_ABS(extra_factor_exp2)) {
 80048ce:	2a00      	cmp	r2, #0
 80048d0:	bfb8      	it	lt
 80048d2:	4252      	neglt	r2, r2
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	bfb8      	it	lt
 80048d8:	425b      	neglt	r3, r3
 80048da:	429a      	cmp	r2, r3
  double prec_power_of_10 = powers_of_10[precision];
 80048dc:	eeb0 9a47 	vmov.f32	s18, s14
 80048e0:	eef0 9a67 	vmov.f32	s19, s15
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 80048e4:	460f      	mov	r7, r1
    if (PRINTF_ABS(factor_exp2) > PRINTF_ABS(extra_factor_exp2)) {
 80048e6:	f340 819c 	ble.w	8004c22 <print_exponential_number+0x63a>
      result.raw_factor = sf.raw_factor / extra_multiplicative_factor;
 80048ea:	ec53 2b17 	vmov	r2, r3, d7
 80048ee:	ec51 0b18 	vmov	r0, r1, d8
 80048f2:	f7fb ffb3 	bl	800085c <__aeabi_ddiv>
 80048f6:	460b      	mov	r3, r1
 80048f8:	4602      	mov	r2, r0
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 80048fa:	4639      	mov	r1, r7
 80048fc:	4630      	mov	r0, r6
 80048fe:	f7fb ffad 	bl	800085c <__aeabi_ddiv>
 8004902:	4606      	mov	r6, r0
 8004904:	460f      	mov	r7, r1
  if (precision == 0U) {
 8004906:	9b26      	ldr	r3, [sp, #152]	; 0x98
    components.integral += (scaled_remainder >= rounding_threshold);
 8004908:	4630      	mov	r0, r6
 800490a:	4639      	mov	r1, r7
  if (precision == 0U) {
 800490c:	2b00      	cmp	r3, #0
 800490e:	f000 80cf 	beq.w	8004ab0 <print_exponential_number+0x4c8>
    components.fractional = (int_fast64_t) scaled_remainder;
 8004912:	f7fc f9a3 	bl	8000c5c <__aeabi_d2lz>
 8004916:	468a      	mov	sl, r1
 8004918:	900e      	str	r0, [sp, #56]	; 0x38
    scaled_remainder -= components.fractional;
 800491a:	f7fb fe47 	bl	80005ac <__aeabi_l2d>
 800491e:	4602      	mov	r2, r0
 8004920:	460b      	mov	r3, r1
 8004922:	4630      	mov	r0, r6
 8004924:	4639      	mov	r1, r7
 8004926:	f7fb fcb7 	bl	8000298 <__aeabi_dsub>
    components.fractional += (scaled_remainder >= rounding_threshold);
 800492a:	2200      	movs	r2, #0
 800492c:	4b35      	ldr	r3, [pc, #212]	; (8004a04 <print_exponential_number+0x41c>)
    scaled_remainder -= components.fractional;
 800492e:	4606      	mov	r6, r0
 8004930:	460f      	mov	r7, r1
    components.fractional += (scaled_remainder >= rounding_threshold);
 8004932:	f7fc f8ef 	bl	8000b14 <__aeabi_dcmpge>
 8004936:	4603      	mov	r3, r0
    if (scaled_remainder == rounding_threshold) {
 8004938:	4630      	mov	r0, r6
    components.fractional += (scaled_remainder >= rounding_threshold);
 800493a:	1e1e      	subs	r6, r3, #0
 800493c:	bf18      	it	ne
 800493e:	2601      	movne	r6, #1
 8004940:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    if (scaled_remainder == rounding_threshold) {
 8004942:	4639      	mov	r1, r7
    components.fractional += (scaled_remainder >= rounding_threshold);
 8004944:	18f6      	adds	r6, r6, r3
    if (scaled_remainder == rounding_threshold) {
 8004946:	f04f 0200 	mov.w	r2, #0
 800494a:	4b2e      	ldr	r3, [pc, #184]	; (8004a04 <print_exponential_number+0x41c>)
    components.fractional += (scaled_remainder >= rounding_threshold);
 800494c:	f14a 0a00 	adc.w	sl, sl, #0
    if (scaled_remainder == rounding_threshold) {
 8004950:	f7fc f8c2 	bl	8000ad8 <__aeabi_dcmpeq>
 8004954:	b108      	cbz	r0, 800495a <print_exponential_number+0x372>
      components.fractional &= ~((int_fast64_t) 0x1);
 8004956:	f026 0601 	bic.w	r6, r6, #1
    if ((double) components.fractional >= prec_power_of_10) {
 800495a:	4630      	mov	r0, r6
 800495c:	4651      	mov	r1, sl
 800495e:	f7fb fe25 	bl	80005ac <__aeabi_l2d>
 8004962:	ec53 2b19 	vmov	r2, r3, d9
 8004966:	f7fc f8d5 	bl	8000b14 <__aeabi_dcmpge>
 800496a:	b120      	cbz	r0, 8004976 <print_exponential_number+0x38e>
      ++components.integral;
 800496c:	3401      	adds	r4, #1
 800496e:	f145 0500 	adc.w	r5, r5, #0
      components.fractional = 0;
 8004972:	2600      	movs	r6, #0
 8004974:	46b2      	mov	sl, r6
    if (decimal_part_components.integral >= 10) {
 8004976:	2c0a      	cmp	r4, #10
 8004978:	f175 0300 	sbcs.w	r3, r5, #0
 800497c:	db05      	blt.n	800498a <print_exponential_number+0x3a2>
      decimal_part_components.fractional = 0;
 800497e:	2600      	movs	r6, #0
      decimal_part_components.integral = 1;
 8004980:	2401      	movs	r4, #1
      decimal_part_components.fractional = 0;
 8004982:	46b2      	mov	sl, r6
      decimal_part_components.integral = 1;
 8004984:	4635      	mov	r5, r6
      exp10++;
 8004986:	f10b 0b01 	add.w	fp, fp, #1
  unsigned int exp10_part_width = fall_back_to_decimal_only_mode ? 0U : (PRINTF_ABS(exp10) < 100) ? 4U : 5U;
 800498a:	f10b 0363 	add.w	r3, fp, #99	; 0x63
 800498e:	2bc6      	cmp	r3, #198	; 0xc6
 8004990:	f200 80ab 	bhi.w	8004aea <print_exponential_number+0x502>
      0U :
 8004994:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004996:	f013 0702 	ands.w	r7, r3, #2
 800499a:	f040 8129 	bne.w	8004bf0 <print_exponential_number+0x608>
  unsigned int exp10_part_width = fall_back_to_decimal_only_mode ? 0U : (PRINTF_ABS(exp10) < 100) ? 4U : 5U;
 800499e:	2704      	movs	r7, #4
 80049a0:	e104      	b.n	8004bac <print_exponential_number+0x5c4>
        conv.F /= 10;
 80049a2:	4620      	mov	r0, r4
 80049a4:	4629      	mov	r1, r5
 80049a6:	2200      	movs	r2, #0
 80049a8:	4b18      	ldr	r3, [pc, #96]	; (8004a0c <print_exponential_number+0x424>)
        exp10--;
 80049aa:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
        conv.F /= 10;
 80049ae:	f7fb ff55 	bl	800085c <__aeabi_ddiv>
 80049b2:	e736      	b.n	8004822 <print_exponential_number+0x23a>
    fall_back_to_decimal_only_mode = (exp10 >= -4 && exp10 < required_significant_digits);
 80049b4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80049b6:	2b01      	cmp	r3, #1
 80049b8:	bf38      	it	cc
 80049ba:	2301      	movcc	r3, #1
 80049bc:	2b00      	cmp	r3, #0
 80049be:	f340 811a 	ble.w	8004bf6 <print_exponential_number+0x60e>
    exp10 = 0; // ... and no need to set a normalization factor or check the powers table
 80049c2:	f04f 0b00 	mov.w	fp, #0
        (int) precision - 1 - exp10 :
 80049c6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80049c8:	3b01      	subs	r3, #1
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 80049ca:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80049ce:	9326      	str	r3, [sp, #152]	; 0x98
    flags |= FLAGS_PRECISION;   // make sure print_broken_up_decimal respects our choice above
 80049d0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80049d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80049d6:	9328      	str	r3, [sp, #160]	; 0xa0
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 80049d8:	2701      	movs	r7, #1
 80049da:	e62a      	b.n	8004632 <print_exponential_number+0x4a>
 80049dc:	f3af 8000 	nop.w
 80049e0:	636f4361 	.word	0x636f4361
 80049e4:	3fd287a7 	.word	0x3fd287a7
 80049e8:	0979a371 	.word	0x0979a371
 80049ec:	400a934f 	.word	0x400a934f
 80049f0:	bbb55516 	.word	0xbbb55516
 80049f4:	40026bb1 	.word	0x40026bb1
 80049f8:	fefa39ef 	.word	0xfefa39ef
 80049fc:	3fe62e42 	.word	0x3fe62e42
 8004a00:	3ff80000 	.word	0x3ff80000
 8004a04:	3fe00000 	.word	0x3fe00000
 8004a08:	402c0000 	.word	0x402c0000
 8004a0c:	40240000 	.word	0x40240000
 8004a10:	40180000 	.word	0x40180000
 8004a14:	3ff00000 	.word	0x3ff00000
 8004a18:	08018c70 	.word	0x08018c70
 8004a1c:	509f79fb 	.word	0x509f79fb
 8004a20:	3fd34413 	.word	0x3fd34413
 8004a24:	8b60c8b3 	.word	0x8b60c8b3
 8004a28:	3fc68a28 	.word	0x3fc68a28
 8004a2c:	f1bb 0f00 	cmp.w	fp, #0
 8004a30:	f280 80f1 	bge.w	8004c16 <print_exponential_number+0x62e>
 8004a34:	2b22      	cmp	r3, #34	; 0x22
 8004a36:	f63f af1d 	bhi.w	8004874 <print_exponential_number+0x28c>
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8004a3a:	e9dd 0124 	ldrd	r0, r1, [sp, #144]	; 0x90
 8004a3e:	ec57 6b18 	vmov	r6, r7, d8
  components.is_negative = negative;
 8004a42:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8004a44:	ee18 2a10 	vmov	r2, s16
  components.is_negative = negative;
 8004a48:	930d      	str	r3, [sp, #52]	; 0x34
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8004a4a:	463b      	mov	r3, r7
 8004a4c:	f7fb fddc 	bl	8000608 <__aeabi_dmul>
  components.integral = (int_fast64_t) apply_scaling(non_normalized, normalization);
 8004a50:	f7fc f904 	bl	8000c5c <__aeabi_d2lz>
 8004a54:	4604      	mov	r4, r0
 8004a56:	460d      	mov	r5, r1
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 8004a58:	f7fb fda8 	bl	80005ac <__aeabi_l2d>
  return normalization.multiply ? normalized / normalization.raw_factor : normalized * normalization.raw_factor;
 8004a5c:	463b      	mov	r3, r7
 8004a5e:	ee18 2a10 	vmov	r2, s16
 8004a62:	f7fb fefb 	bl	800085c <__aeabi_ddiv>
 8004a66:	4602      	mov	r2, r0
 8004a68:	460b      	mov	r3, r1
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 8004a6a:	e9dd 0124 	ldrd	r0, r1, [sp, #144]	; 0x90
 8004a6e:	f7fb fc13 	bl	8000298 <__aeabi_dsub>
  double prec_power_of_10 = powers_of_10[precision];
 8004a72:	4e7f      	ldr	r6, [pc, #508]	; (8004c70 <print_exponential_number+0x688>)
    result.raw_factor = sf.raw_factor * extra_multiplicative_factor;
 8004a74:	463b      	mov	r3, r7
  double prec_power_of_10 = powers_of_10[precision];
 8004a76:	9f26      	ldr	r7, [sp, #152]	; 0x98
    result.raw_factor = sf.raw_factor * extra_multiplicative_factor;
 8004a78:	ee18 2a10 	vmov	r2, s16
  double prec_power_of_10 = powers_of_10[precision];
 8004a7c:	eb06 06c7 	add.w	r6, r6, r7, lsl #3
 8004a80:	ed96 7b00 	vldr	d7, [r6]
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 8004a84:	460f      	mov	r7, r1
 8004a86:	4606      	mov	r6, r0
    result.raw_factor = sf.raw_factor * extra_multiplicative_factor;
 8004a88:	ec51 0b17 	vmov	r0, r1, d7
  double prec_power_of_10 = powers_of_10[precision];
 8004a8c:	eeb0 9a47 	vmov.f32	s18, s14
 8004a90:	eef0 9a67 	vmov.f32	s19, s15
    result.raw_factor = sf.raw_factor * extra_multiplicative_factor;
 8004a94:	f7fb fdb8 	bl	8000608 <__aeabi_dmul>
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8004a98:	463b      	mov	r3, r7
 8004a9a:	4632      	mov	r2, r6
 8004a9c:	f7fb fdb4 	bl	8000608 <__aeabi_dmul>
 8004aa0:	4606      	mov	r6, r0
 8004aa2:	460f      	mov	r7, r1
  if (precision == 0U) {
 8004aa4:	9b26      	ldr	r3, [sp, #152]	; 0x98
    components.integral += (scaled_remainder >= rounding_threshold);
 8004aa6:	4630      	mov	r0, r6
 8004aa8:	4639      	mov	r1, r7
  if (precision == 0U) {
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	f47f af31 	bne.w	8004912 <print_exponential_number+0x32a>
    components.integral += (scaled_remainder >= rounding_threshold);
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	4b70      	ldr	r3, [pc, #448]	; (8004c74 <print_exponential_number+0x68c>)
 8004ab4:	f7fc f82e 	bl	8000b14 <__aeabi_dcmpge>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	3b00      	subs	r3, #0
 8004abc:	bf18      	it	ne
 8004abe:	2301      	movne	r3, #1
    if (scaled_remainder == rounding_threshold) {
 8004ac0:	4630      	mov	r0, r6
    components.integral += (scaled_remainder >= rounding_threshold);
 8004ac2:	191c      	adds	r4, r3, r4
    if (scaled_remainder == rounding_threshold) {
 8004ac4:	4639      	mov	r1, r7
 8004ac6:	f04f 0200 	mov.w	r2, #0
 8004aca:	4b6a      	ldr	r3, [pc, #424]	; (8004c74 <print_exponential_number+0x68c>)
    components.integral += (scaled_remainder >= rounding_threshold);
 8004acc:	f145 0500 	adc.w	r5, r5, #0
    if (scaled_remainder == rounding_threshold) {
 8004ad0:	f7fc f802 	bl	8000ad8 <__aeabi_dcmpeq>
 8004ad4:	2800      	cmp	r0, #0
 8004ad6:	f43f af4c 	beq.w	8004972 <print_exponential_number+0x38a>
    components.fractional = 0;
 8004ada:	9e26      	ldr	r6, [sp, #152]	; 0x98
      components.integral &= ~((int_fast64_t) 0x1);
 8004adc:	f024 0401 	bic.w	r4, r4, #1
    components.fractional = 0;
 8004ae0:	46b2      	mov	sl, r6
 8004ae2:	e748      	b.n	8004976 <print_exponential_number+0x38e>
    normalization.raw_factor = abs_exp10_covered_by_powers_table ? powers_of_10[PRINTF_ABS(exp10)] : conv.F;
 8004ae4:	ec41 0b18 	vmov	d8, r0, r1
 8004ae8:	e6b0      	b.n	800484c <print_exponential_number+0x264>
      0U :
 8004aea:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004aec:	f013 0702 	ands.w	r7, r3, #2
 8004af0:	d05b      	beq.n	8004baa <print_exponential_number+0x5c2>
 8004af2:	2304      	movs	r3, #4
 8004af4:	930e      	str	r3, [sp, #56]	; 0x38
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 8004af6:	4620      	mov	r0, r4
 8004af8:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 8004afa:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8004afc:	9407      	str	r4, [sp, #28]
 8004afe:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8004b00:	9309      	str	r3, [sp, #36]	; 0x24
 8004b02:	e9cd 9402 	strd	r9, r4, [sp, #8]
 8004b06:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004b08:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004b0a:	9401      	str	r4, [sp, #4]
 8004b0c:	2400      	movs	r4, #0
 8004b0e:	9308      	str	r3, [sp, #32]
 8004b10:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004b12:	4632      	mov	r2, r6
 8004b14:	9305      	str	r3, [sp, #20]
 8004b16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004b18:	4629      	mov	r1, r5
 8004b1a:	9300      	str	r3, [sp, #0]
 8004b1c:	f8cd 8010 	str.w	r8, [sp, #16]
 8004b20:	4653      	mov	r3, sl
 8004b22:	9406      	str	r4, [sp, #24]
 8004b24:	f7ff fc40 	bl	80043a8 <print_broken_up_decimal.isra.0>
 8004b28:	4602      	mov	r2, r0
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 8004b2a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004b2c:	4649      	mov	r1, r9
 8004b2e:	f013 0f20 	tst.w	r3, #32
 8004b32:	bf14      	ite	ne
 8004b34:	2045      	movne	r0, #69	; 0x45
 8004b36:	2065      	moveq	r0, #101	; 0x65
 8004b38:	4643      	mov	r3, r8
 8004b3a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8004b3c:	1c54      	adds	r4, r2, #1
 8004b3e:	47a8      	blx	r5
    idx = print_integer(out, buffer, idx, maxlen,
 8004b40:	f1bb 0f00 	cmp.w	fp, #0
 8004b44:	dd74      	ble.n	8004c30 <print_exponential_number+0x648>
 8004b46:	465a      	mov	r2, fp
 8004b48:	ea4f 73eb 	mov.w	r3, fp, asr #31
 8004b4c:	e9cd 2300 	strd	r2, r3, [sp]
 8004b50:	2305      	movs	r3, #5
 8004b52:	ea4f 70db 	mov.w	r0, fp, lsr #31
 8004b56:	9002      	str	r0, [sp, #8]
 8004b58:	9306      	str	r3, [sp, #24]
 8004b5a:	2000      	movs	r0, #0
 8004b5c:	230a      	movs	r3, #10
 8004b5e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004b60:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8004b62:	e9cd 3003 	strd	r3, r0, [sp, #12]
 8004b66:	4622      	mov	r2, r4
 8004b68:	9105      	str	r1, [sp, #20]
 8004b6a:	4643      	mov	r3, r8
 8004b6c:	4649      	mov	r1, r9
 8004b6e:	4630      	mov	r0, r6
 8004b70:	f7ff fa40 	bl	8003ff4 <print_integer>
 8004b74:	4604      	mov	r4, r0
    if (flags & FLAGS_LEFT) {
 8004b76:	2f00      	cmp	r7, #0
 8004b78:	f43f ada2 	beq.w	80046c0 <print_exponential_number+0xd8>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 8004b7c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004b7e:	1ac5      	subs	r5, r0, r3
 8004b80:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004b82:	42ab      	cmp	r3, r5
 8004b84:	f67f ad9c 	bls.w	80046c0 <print_exponential_number+0xd8>
 8004b88:	461f      	mov	r7, r3
 8004b8a:	4622      	mov	r2, r4
 8004b8c:	4643      	mov	r3, r8
 8004b8e:	4649      	mov	r1, r9
 8004b90:	2020      	movs	r0, #32
 8004b92:	3501      	adds	r5, #1
 8004b94:	47b0      	blx	r6
 8004b96:	42af      	cmp	r7, r5
 8004b98:	f104 0401 	add.w	r4, r4, #1
 8004b9c:	d8f5      	bhi.n	8004b8a <print_exponential_number+0x5a2>
}
 8004b9e:	4620      	mov	r0, r4
 8004ba0:	b017      	add	sp, #92	; 0x5c
 8004ba2:	ecbd 8b04 	vpop	{d8-d9}
 8004ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  unsigned int exp10_part_width = fall_back_to_decimal_only_mode ? 0U : (PRINTF_ABS(exp10) < 100) ? 4U : 5U;
 8004baa:	2705      	movs	r7, #5
        width - exp10_part_width :
 8004bac:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 8004bae:	4620      	mov	r0, r4
        width - exp10_part_width :
 8004bb0:	429f      	cmp	r7, r3
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 8004bb2:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8004bb4:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 8004bb6:	9309      	str	r3, [sp, #36]	; 0x24
 8004bb8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004bba:	9407      	str	r4, [sp, #28]
 8004bbc:	9308      	str	r3, [sp, #32]
 8004bbe:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8004bc0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004bc2:	e9cd 9402 	strd	r9, r4, [sp, #8]
 8004bc6:	9305      	str	r3, [sp, #20]
 8004bc8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004bca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004bcc:	4632      	mov	r2, r6
 8004bce:	9300      	str	r3, [sp, #0]
 8004bd0:	4629      	mov	r1, r5
 8004bd2:	4653      	mov	r3, sl
 8004bd4:	f8cd 8010 	str.w	r8, [sp, #16]
 8004bd8:	9401      	str	r4, [sp, #4]
        width - exp10_part_width :
 8004bda:	d230      	bcs.n	8004c3e <print_exponential_number+0x656>
 8004bdc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8004bde:	1be4      	subs	r4, r4, r7
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 8004be0:	9406      	str	r4, [sp, #24]
 8004be2:	f7ff fbe1 	bl	80043a8 <print_broken_up_decimal.isra.0>
    idx = print_integer(out, buffer, idx, maxlen,
 8004be6:	1e7b      	subs	r3, r7, #1
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 8004be8:	4602      	mov	r2, r0
    idx = print_integer(out, buffer, idx, maxlen,
 8004bea:	2700      	movs	r7, #0
 8004bec:	930e      	str	r3, [sp, #56]	; 0x38
 8004bee:	e79c      	b.n	8004b2a <print_exponential_number+0x542>
      0U :
 8004bf0:	2303      	movs	r3, #3
 8004bf2:	930e      	str	r3, [sp, #56]	; 0x38
 8004bf4:	e77f      	b.n	8004af6 <print_exponential_number+0x50e>
    exp10 = 0; // ... and no need to set a normalization factor or check the powers table
 8004bf6:	f04f 0b00 	mov.w	fp, #0
        (int) precision - 1 - exp10 :
 8004bfa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 8004bfc:	f1bb 0f00 	cmp.w	fp, #0
        (int) precision - 1 - exp10 :
 8004c00:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 8004c04:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004c08:	9326      	str	r3, [sp, #152]	; 0x98
    flags |= FLAGS_PRECISION;   // make sure print_broken_up_decimal respects our choice above
 8004c0a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004c0c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004c10:	9328      	str	r3, [sp, #160]	; 0xa0
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 8004c12:	f6ff ae2c 	blt.w	800486e <print_exponential_number+0x286>
  bool should_skip_normalization = (fall_back_to_decimal_only_mode || exp10 == 0);
 8004c16:	f1bb 0f00 	cmp.w	fp, #0
 8004c1a:	f47f ae2b 	bne.w	8004874 <print_exponential_number+0x28c>
 8004c1e:	465f      	mov	r7, fp
 8004c20:	e507      	b.n	8004632 <print_exponential_number+0x4a>
      result.raw_factor = extra_multiplicative_factor / sf.raw_factor;
 8004c22:	ec53 2b18 	vmov	r2, r3, d8
 8004c26:	ec51 0b17 	vmov	r0, r1, d7
 8004c2a:	f7fb fe17 	bl	800085c <__aeabi_ddiv>
 8004c2e:	e733      	b.n	8004a98 <print_exponential_number+0x4b0>
                ABS_FOR_PRINTING(exp10),
 8004c30:	ea4f 73eb 	mov.w	r3, fp, asr #31
 8004c34:	f1db 0200 	rsbs	r2, fp, #0
 8004c38:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8004c3c:	e786      	b.n	8004b4c <print_exponential_number+0x564>
    idx = print_integer(out, buffer, idx, maxlen,
 8004c3e:	1e7c      	subs	r4, r7, #1
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 8004c40:	2700      	movs	r7, #0
 8004c42:	9706      	str	r7, [sp, #24]
    idx = print_integer(out, buffer, idx, maxlen,
 8004c44:	940e      	str	r4, [sp, #56]	; 0x38
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 8004c46:	f7ff fbaf 	bl	80043a8 <print_broken_up_decimal.isra.0>
 8004c4a:	4602      	mov	r2, r0
  if (! fall_back_to_decimal_only_mode) {
 8004c4c:	e76d      	b.n	8004b2a <print_exponential_number+0x542>
    fall_back_to_decimal_only_mode = (exp10 >= -4 && exp10 < required_significant_digits);
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	bf38      	it	cc
 8004c52:	2301      	movcc	r3, #1
 8004c54:	459b      	cmp	fp, r3
 8004c56:	dad0      	bge.n	8004bfa <print_exponential_number+0x612>
        (int) precision - 1 - exp10 :
 8004c58:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004c5a:	3b01      	subs	r3, #1
 8004c5c:	eba3 030b 	sub.w	r3, r3, fp
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 8004c60:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004c64:	9326      	str	r3, [sp, #152]	; 0x98
    flags |= FLAGS_PRECISION;   // make sure print_broken_up_decimal respects our choice above
 8004c66:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004c68:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004c6c:	9328      	str	r3, [sp, #160]	; 0xa0
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 8004c6e:	e6b3      	b.n	80049d8 <print_exponential_number+0x3f0>
 8004c70:	08018c70 	.word	0x08018c70
 8004c74:	3fe00000 	.word	0x3fe00000

08004c78 <print_floating_point>:
#endif  // PRINTF_SUPPORT_EXPONENTIAL_SPECIFIERS


static size_t print_floating_point(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int precision, unsigned int width, unsigned int flags, bool prefer_exponential)
{
 8004c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c7c:	b09d      	sub	sp, #116	; 0x74
 8004c7e:	e9dd 5428 	ldrd	r5, r4, [sp, #160]	; 0xa0
 8004c82:	940c      	str	r4, [sp, #48]	; 0x30
 8004c84:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 8004c86:	e9dd 6726 	ldrd	r6, r7, [sp, #152]	; 0x98
 8004c8a:	940b      	str	r4, [sp, #44]	; 0x2c
 8004c8c:	f89d 40ac 	ldrb.w	r4, [sp, #172]	; 0xac
 8004c90:	4680      	mov	r8, r0
 8004c92:	4689      	mov	r9, r1
 8004c94:	4692      	mov	sl, r2
 8004c96:	469b      	mov	fp, r3
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;

  // test for special values
  if (value != value)
 8004c98:	4632      	mov	r2, r6
 8004c9a:	463b      	mov	r3, r7
 8004c9c:	4630      	mov	r0, r6
 8004c9e:	4639      	mov	r1, r7
{
 8004ca0:	940d      	str	r4, [sp, #52]	; 0x34
  if (value != value)
 8004ca2:	f7fb ff19 	bl	8000ad8 <__aeabi_dcmpeq>
 8004ca6:	2800      	cmp	r0, #0
 8004ca8:	d07c      	beq.n	8004da4 <print_floating_point+0x12c>
    return out_rev_(out, buffer, idx, maxlen, "nan", 3, width, flags);
  if (value < -DBL_MAX)
 8004caa:	4630      	mov	r0, r6
 8004cac:	4639      	mov	r1, r7
 8004cae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004cb2:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 8004cb6:	f7fb ff19 	bl	8000aec <__aeabi_dcmplt>
 8004cba:	2800      	cmp	r0, #0
 8004cbc:	f040 80a3 	bne.w	8004e06 <print_floating_point+0x18e>
    return out_rev_(out, buffer, idx, maxlen, "fni-", 4, width, flags);
  if (value > DBL_MAX)
 8004cc0:	4630      	mov	r0, r6
 8004cc2:	4639      	mov	r1, r7
 8004cc4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004cc8:	4b5f      	ldr	r3, [pc, #380]	; (8004e48 <print_floating_point+0x1d0>)
 8004cca:	f7fb ff2d 	bl	8000b28 <__aeabi_dcmpgt>
 8004cce:	bb38      	cbnz	r0, 8004d20 <print_floating_point+0xa8>
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);

  if (!prefer_exponential && ((value > PRINTF_FLOAT_NOTATION_THRESHOLD) || (value < -PRINTF_FLOAT_NOTATION_THRESHOLD))) {
 8004cd0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d13d      	bne.n	8004d52 <print_floating_point+0xda>
 8004cd6:	a358      	add	r3, pc, #352	; (adr r3, 8004e38 <print_floating_point+0x1c0>)
 8004cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cdc:	4630      	mov	r0, r6
 8004cde:	4639      	mov	r1, r7
 8004ce0:	f7fb ff22 	bl	8000b28 <__aeabi_dcmpgt>
 8004ce4:	b940      	cbnz	r0, 8004cf8 <print_floating_point+0x80>
 8004ce6:	a356      	add	r3, pc, #344	; (adr r3, 8004e40 <print_floating_point+0x1c8>)
 8004ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cec:	4630      	mov	r0, r6
 8004cee:	4639      	mov	r1, r7
 8004cf0:	f7fb fefc 	bl	8000aec <__aeabi_dcmplt>
 8004cf4:	2800      	cmp	r0, #0
 8004cf6:	d02c      	beq.n	8004d52 <print_floating_point+0xda>
    // The required behavior of standard printf is to print _every_ integral-part digit -- which could mean
    // printing hundreds of characters, overflowing any fixed internal buffer and necessitating a more complicated
    // implementation.
#if PRINTF_SUPPORT_EXPONENTIAL_SPECIFIERS
    return print_exponential_number(out, buffer, idx, maxlen, value, precision, width, flags, buf, len);
 8004cf8:	2400      	movs	r4, #0
 8004cfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004cfc:	9502      	str	r5, [sp, #8]
 8004cfe:	9304      	str	r3, [sp, #16]
 8004d00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004d02:	ad14      	add	r5, sp, #80	; 0x50
 8004d04:	9303      	str	r3, [sp, #12]
 8004d06:	4652      	mov	r2, sl
 8004d08:	465b      	mov	r3, fp
 8004d0a:	4649      	mov	r1, r9
 8004d0c:	4640      	mov	r0, r8
 8004d0e:	e9cd 6700 	strd	r6, r7, [sp]
 8004d12:	e9cd 5405 	strd	r5, r4, [sp, #20]
 8004d16:	f7ff fc67 	bl	80045e8 <print_exponential_number>
#if PRINTF_SUPPORT_EXPONENTIAL_SPECIFIERS
    prefer_exponential ?
      print_exponential_number(out, buffer, idx, maxlen, value, precision, width, flags, buf, len) :
#endif
      print_decimal_number(out, buffer, idx, maxlen, value, precision, width, flags, buf, len);
}
 8004d1a:	b01d      	add	sp, #116	; 0x74
 8004d1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8004d20:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004d22:	4d4a      	ldr	r5, [pc, #296]	; (8004e4c <print_floating_point+0x1d4>)
 8004d24:	9429      	str	r4, [sp, #164]	; 0xa4
 8004d26:	f004 0404 	and.w	r4, r4, #4
 8004d2a:	2c00      	cmp	r4, #0
 8004d2c:	4c48      	ldr	r4, [pc, #288]	; (8004e50 <print_floating_point+0x1d8>)
 8004d2e:	bf18      	it	ne
 8004d30:	462c      	movne	r4, r5
 8004d32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004d34:	9426      	str	r4, [sp, #152]	; 0x98
 8004d36:	9328      	str	r3, [sp, #160]	; 0xa0
 8004d38:	bf0c      	ite	eq
 8004d3a:	2403      	moveq	r4, #3
 8004d3c:	2404      	movne	r4, #4
 8004d3e:	465b      	mov	r3, fp
 8004d40:	4652      	mov	r2, sl
 8004d42:	4649      	mov	r1, r9
 8004d44:	4640      	mov	r0, r8
 8004d46:	9427      	str	r4, [sp, #156]	; 0x9c
}
 8004d48:	b01d      	add	sp, #116	; 0x74
 8004d4a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8004d4e:	f7ff b90d 	b.w	8003f6c <out_rev_>
    precision = PRINTF_DEFAULT_FLOAT_PRECISION;
 8004d52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    buf[len++] = '0'; // This respects the precision in terms of result length only
 8004d54:	2030      	movs	r0, #48	; 0x30
    precision = PRINTF_DEFAULT_FLOAT_PRECISION;
 8004d56:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004d5a:	bf08      	it	eq
 8004d5c:	2506      	moveq	r5, #6
 8004d5e:	ab14      	add	r3, sp, #80	; 0x50
 8004d60:	462c      	mov	r4, r5
 8004d62:	f1a5 0220 	sub.w	r2, r5, #32
 8004d66:	e004      	b.n	8004d72 <print_floating_point+0xfa>
    precision--;
 8004d68:	3c01      	subs	r4, #1
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (precision > PRINTF_MAX_SUPPORTED_PRECISION)) {
 8004d6a:	4294      	cmp	r4, r2
    buf[len++] = '0'; // This respects the precision in terms of result length only
 8004d6c:	f803 0b01 	strb.w	r0, [r3], #1
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (precision > PRINTF_MAX_SUPPORTED_PRECISION)) {
 8004d70:	d05a      	beq.n	8004e28 <print_floating_point+0x1b0>
 8004d72:	2c11      	cmp	r4, #17
 8004d74:	eba5 0104 	sub.w	r1, r5, r4
 8004d78:	d8f6      	bhi.n	8004d68 <print_floating_point+0xf0>
      print_exponential_number(out, buffer, idx, maxlen, value, precision, width, flags, buf, len) :
 8004d7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004d7c:	b31b      	cbz	r3, 8004dc6 <print_floating_point+0x14e>
 8004d7e:	ab14      	add	r3, sp, #80	; 0x50
 8004d80:	9305      	str	r3, [sp, #20]
 8004d82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d84:	9106      	str	r1, [sp, #24]
 8004d86:	9304      	str	r3, [sp, #16]
 8004d88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004d8a:	4652      	mov	r2, sl
 8004d8c:	9303      	str	r3, [sp, #12]
 8004d8e:	4649      	mov	r1, r9
 8004d90:	465b      	mov	r3, fp
 8004d92:	4640      	mov	r0, r8
 8004d94:	e9cd 6700 	strd	r6, r7, [sp]
 8004d98:	9402      	str	r4, [sp, #8]
 8004d9a:	f7ff fc25 	bl	80045e8 <print_exponential_number>
}
 8004d9e:	b01d      	add	sp, #116	; 0x74
 8004da0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return out_rev_(out, buffer, idx, maxlen, "nan", 3, width, flags);
 8004da4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004da6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8004da8:	9329      	str	r3, [sp, #164]	; 0xa4
 8004daa:	9428      	str	r4, [sp, #160]	; 0xa0
 8004dac:	465b      	mov	r3, fp
 8004dae:	2403      	movs	r4, #3
 8004db0:	4652      	mov	r2, sl
 8004db2:	4649      	mov	r1, r9
 8004db4:	4640      	mov	r0, r8
 8004db6:	4d27      	ldr	r5, [pc, #156]	; (8004e54 <print_floating_point+0x1dc>)
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8004db8:	9427      	str	r4, [sp, #156]	; 0x9c
    return out_rev_(out, buffer, idx, maxlen, "nan", 3, width, flags);
 8004dba:	9526      	str	r5, [sp, #152]	; 0x98
}
 8004dbc:	b01d      	add	sp, #116	; 0x74
 8004dbe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8004dc2:	f7ff b8d3 	b.w	8003f6c <out_rev_>
  struct double_components value_ = get_components(number, precision);
 8004dc6:	4632      	mov	r2, r6
 8004dc8:	463b      	mov	r3, r7
 8004dca:	a80e      	add	r0, sp, #56	; 0x38
 8004dcc:	9400      	str	r4, [sp, #0]
 8004dce:	910d      	str	r1, [sp, #52]	; 0x34
 8004dd0:	f7ff fa52 	bl	8004278 <get_components>
  return print_broken_up_decimal(value_, out, buffer, idx, maxlen, precision, width, flags, buf, len);
 8004dd4:	ab14      	add	r3, sp, #80	; 0x50
 8004dd6:	9308      	str	r3, [sp, #32]
 8004dd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004dda:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004ddc:	9307      	str	r3, [sp, #28]
 8004dde:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004de0:	9109      	str	r1, [sp, #36]	; 0x24
 8004de2:	e9cd 4305 	strd	r4, r3, [sp, #20]
 8004de6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004dea:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
 8004dee:	e9cd ab03 	strd	sl, fp, [sp, #12]
 8004df2:	9300      	str	r3, [sp, #0]
 8004df4:	e9cd 8901 	strd	r8, r9, [sp, #4]
 8004df8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004dfc:	f7ff fad4 	bl	80043a8 <print_broken_up_decimal.isra.0>
}
 8004e00:	b01d      	add	sp, #116	; 0x74
 8004e02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return out_rev_(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8004e06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e08:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8004e0a:	9329      	str	r3, [sp, #164]	; 0xa4
 8004e0c:	9428      	str	r4, [sp, #160]	; 0xa0
 8004e0e:	465b      	mov	r3, fp
 8004e10:	2404      	movs	r4, #4
 8004e12:	4652      	mov	r2, sl
 8004e14:	4649      	mov	r1, r9
 8004e16:	4640      	mov	r0, r8
 8004e18:	4d0f      	ldr	r5, [pc, #60]	; (8004e58 <print_floating_point+0x1e0>)
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8004e1a:	9427      	str	r4, [sp, #156]	; 0x9c
    return out_rev_(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8004e1c:	9526      	str	r5, [sp, #152]	; 0x98
}
 8004e1e:	b01d      	add	sp, #116	; 0x74
 8004e20:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8004e24:	f7ff b8a2 	b.w	8003f6c <out_rev_>
      print_exponential_number(out, buffer, idx, maxlen, value, precision, width, flags, buf, len) :
 8004e28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e2a:	2120      	movs	r1, #32
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d0ca      	beq.n	8004dc6 <print_floating_point+0x14e>
 8004e30:	e7a5      	b.n	8004d7e <print_floating_point+0x106>
 8004e32:	bf00      	nop
 8004e34:	f3af 8000 	nop.w
 8004e38:	00000000 	.word	0x00000000
 8004e3c:	41cdcd65 	.word	0x41cdcd65
 8004e40:	00000000 	.word	0x00000000
 8004e44:	c1cdcd65 	.word	0xc1cdcd65
 8004e48:	7fefffff 	.word	0x7fefffff
 8004e4c:	08018c4c 	.word	0x08018c4c
 8004e50:	08018c48 	.word	0x08018c48
 8004e54:	08018c54 	.word	0x08018c54
 8004e58:	08018c58 	.word	0x08018c58

08004e5c <rt_vsnprintf>:
#if (RTTHREAD_VERSION >= 40100) || (RTTHREAD_VERSION < 40000 && RTTHREAD_VERSION >= 30106)
int rt_vsnprintf(char *buf, rt_size_t size, const char *fmt, va_list args)
#else
rt_int32_t rt_vsnprintf(char *buf, rt_size_t size, const char *fmt, va_list args)
#endif
{
 8004e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e60:	460d      	mov	r5, r1
 8004e62:	461f      	mov	r7, r3
    out = out_discard;
 8004e64:	1e01      	subs	r1, r0, #0
 8004e66:	4b9b      	ldr	r3, [pc, #620]	; (80050d4 <rt_vsnprintf+0x278>)
 8004e68:	4e9b      	ldr	r6, [pc, #620]	; (80050d8 <rt_vsnprintf+0x27c>)
  while (*format)
 8004e6a:	7810      	ldrb	r0, [r2, #0]
    out = out_discard;
 8004e6c:	bf0c      	ite	eq
 8004e6e:	469b      	moveq	fp, r3
 8004e70:	46b3      	movne	fp, r6
{
 8004e72:	462b      	mov	r3, r5
 8004e74:	b08f      	sub	sp, #60	; 0x3c
  while (*format)
 8004e76:	2800      	cmp	r0, #0
 8004e78:	f000 827a 	beq.w	8005370 <rt_vsnprintf+0x514>
 8004e7c:	4614      	mov	r4, r2
 8004e7e:	2500      	movs	r5, #0
          idx = out_rev_(out, buffer, idx, maxlen, ")llun(", 6, width, flags);
 8004e80:	46ba      	mov	sl, r7
 8004e82:	4688      	mov	r8, r1
 8004e84:	4699      	mov	r9, r3
 8004e86:	e009      	b.n	8004e9c <rt_vsnprintf+0x40>
      out(*format, buffer, idx++, maxlen);
 8004e88:	462a      	mov	r2, r5
 8004e8a:	464b      	mov	r3, r9
 8004e8c:	4641      	mov	r1, r8
 8004e8e:	47d8      	blx	fp
 8004e90:	3501      	adds	r5, #1
      format++;
 8004e92:	3401      	adds	r4, #1
  while (*format)
 8004e94:	7820      	ldrb	r0, [r4, #0]
 8004e96:	2800      	cmp	r0, #0
 8004e98:	f000 80aa 	beq.w	8004ff0 <rt_vsnprintf+0x194>
    if (*format != '%') {
 8004e9c:	2825      	cmp	r0, #37	; 0x25
 8004e9e:	d1f3      	bne.n	8004e88 <rt_vsnprintf+0x2c>
    flags = 0U;
 8004ea0:	2100      	movs	r1, #0
      format++;
 8004ea2:	1c63      	adds	r3, r4, #1
 8004ea4:	461c      	mov	r4, r3
      switch (*format) {
 8004ea6:	f813 0b01 	ldrb.w	r0, [r3], #1
 8004eaa:	f1a0 0220 	sub.w	r2, r0, #32
 8004eae:	2a10      	cmp	r2, #16
 8004eb0:	d80a      	bhi.n	8004ec8 <rt_vsnprintf+0x6c>
 8004eb2:	e8df f002 	tbb	[pc, r2]
 8004eb6:	099a      	.short	0x099a
 8004eb8:	09099709 	.word	0x09099709
 8004ebc:	09090909 	.word	0x09090909
 8004ec0:	91099409 	.word	0x91099409
 8004ec4:	0909      	.short	0x0909
 8004ec6:	8e          	.byte	0x8e
 8004ec7:	00          	.byte	0x00
    if (is_digit_(*format)) {
 8004ec8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8004ecc:	2b09      	cmp	r3, #9
 8004ece:	f240 80ab 	bls.w	8005028 <rt_vsnprintf+0x1cc>
    else if (*format == '*') {
 8004ed2:	282a      	cmp	r0, #42	; 0x2a
 8004ed4:	f000 80b5 	beq.w	8005042 <rt_vsnprintf+0x1e6>
    width = 0U;
 8004ed8:	2600      	movs	r6, #0
    if (*format == '.') {
 8004eda:	282e      	cmp	r0, #46	; 0x2e
 8004edc:	f000 8095 	beq.w	800500a <rt_vsnprintf+0x1ae>
    precision = 0U;
 8004ee0:	2700      	movs	r7, #0
    switch (*format) {
 8004ee2:	f1a0 0368 	sub.w	r3, r0, #104	; 0x68
 8004ee6:	2b12      	cmp	r3, #18
 8004ee8:	d818      	bhi.n	8004f1c <rt_vsnprintf+0xc0>
 8004eea:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004eee:	00fc      	.short	0x00fc
 8004ef0:	00f70017 	.word	0x00f70017
 8004ef4:	01040017 	.word	0x01040017
 8004ef8:	00170017 	.word	0x00170017
 8004efc:	00170017 	.word	0x00170017
 8004f00:	00170017 	.word	0x00170017
 8004f04:	00130017 	.word	0x00130017
 8004f08:	00170017 	.word	0x00170017
 8004f0c:	00170017 	.word	0x00170017
 8004f10:	00130017 	.word	0x00130017
    switch (*format) {
 8004f14:	7860      	ldrb	r0, [r4, #1]
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8004f16:	f441 7180 	orr.w	r1, r1, #256	; 0x100
        format++;
 8004f1a:	3401      	adds	r4, #1
    switch (*format) {
 8004f1c:	f1a0 0325 	sub.w	r3, r0, #37	; 0x25
 8004f20:	2b53      	cmp	r3, #83	; 0x53
 8004f22:	f200 8098 	bhi.w	8005056 <rt_vsnprintf+0x1fa>
 8004f26:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004f2a:	0185      	.short	0x0185
 8004f2c:	00960096 	.word	0x00960096
 8004f30:	00960096 	.word	0x00960096
 8004f34:	00960096 	.word	0x00960096
 8004f38:	00960096 	.word	0x00960096
 8004f3c:	00960096 	.word	0x00960096
 8004f40:	00960096 	.word	0x00960096
 8004f44:	00960096 	.word	0x00960096
 8004f48:	00960096 	.word	0x00960096
 8004f4c:	00960096 	.word	0x00960096
 8004f50:	00960096 	.word	0x00960096
 8004f54:	00960096 	.word	0x00960096
 8004f58:	00960096 	.word	0x00960096
 8004f5c:	00960096 	.word	0x00960096
 8004f60:	00960096 	.word	0x00960096
 8004f64:	00960096 	.word	0x00960096
 8004f68:	019c0096 	.word	0x019c0096
 8004f6c:	019c00ee 	.word	0x019c00ee
 8004f70:	00960096 	.word	0x00960096
 8004f74:	00960096 	.word	0x00960096
 8004f78:	00960096 	.word	0x00960096
 8004f7c:	00960096 	.word	0x00960096
 8004f80:	00960096 	.word	0x00960096
 8004f84:	00960096 	.word	0x00960096
 8004f88:	00960096 	.word	0x00960096
 8004f8c:	00960096 	.word	0x00960096
 8004f90:	0096009d 	.word	0x0096009d
 8004f94:	00960096 	.word	0x00960096
 8004f98:	00960096 	.word	0x00960096
 8004f9c:	00960096 	.word	0x00960096
 8004fa0:	00960096 	.word	0x00960096
 8004fa4:	0124009d 	.word	0x0124009d
 8004fa8:	019c009d 	.word	0x019c009d
 8004fac:	019c00ee 	.word	0x019c00ee
 8004fb0:	009d0096 	.word	0x009d0096
 8004fb4:	00960096 	.word	0x00960096
 8004fb8:	00960096 	.word	0x00960096
 8004fbc:	009d0096 	.word	0x009d0096
 8004fc0:	00960108 	.word	0x00960108
 8004fc4:	013d0096 	.word	0x013d0096
 8004fc8:	009d0096 	.word	0x009d0096
 8004fcc:	00960096 	.word	0x00960096
 8004fd0:	009d      	.short	0x009d
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 8004fd2:	f041 0101 	orr.w	r1, r1, #1
    } while (n);
 8004fd6:	e765      	b.n	8004ea4 <rt_vsnprintf+0x48>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 8004fd8:	f041 0102 	orr.w	r1, r1, #2
    } while (n);
 8004fdc:	e762      	b.n	8004ea4 <rt_vsnprintf+0x48>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 8004fde:	f041 0104 	orr.w	r1, r1, #4
    } while (n);
 8004fe2:	e75f      	b.n	8004ea4 <rt_vsnprintf+0x48>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 8004fe4:	f041 0110 	orr.w	r1, r1, #16
    } while (n);
 8004fe8:	e75c      	b.n	8004ea4 <rt_vsnprintf+0x48>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 8004fea:	f041 0108 	orr.w	r1, r1, #8
    } while (n);
 8004fee:	e759      	b.n	8004ea4 <rt_vsnprintf+0x48>
  return (int)idx;
 8004ff0:	4641      	mov	r1, r8
 8004ff2:	464b      	mov	r3, r9
 8004ff4:	462c      	mov	r4, r5
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 8004ff6:	42ab      	cmp	r3, r5
 8004ff8:	d800      	bhi.n	8004ffc <rt_vsnprintf+0x1a0>
 8004ffa:	1e5d      	subs	r5, r3, #1
 8004ffc:	462a      	mov	r2, r5
 8004ffe:	2000      	movs	r0, #0
 8005000:	47d8      	blx	fp
  return __vsnprintf(out_buffer, buf, size, fmt, args);
}
 8005002:	4620      	mov	r0, r4
 8005004:	b00f      	add	sp, #60	; 0x3c
 8005006:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (is_digit_(*format)) {
 800500a:	7860      	ldrb	r0, [r4, #1]
      flags |= FLAGS_PRECISION;
 800500c:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
      if (is_digit_(*format)) {
 8005010:	f1a0 0230 	sub.w	r2, r0, #48	; 0x30
 8005014:	2a09      	cmp	r2, #9
      format++;
 8005016:	f104 0301 	add.w	r3, r4, #1
      if (is_digit_(*format)) {
 800501a:	f240 8114 	bls.w	8005246 <rt_vsnprintf+0x3ea>
      else if (*format == '*') {
 800501e:	282a      	cmp	r0, #42	; 0x2a
 8005020:	f000 8136 	beq.w	8005290 <rt_vsnprintf+0x434>
      format++;
 8005024:	461c      	mov	r4, r3
 8005026:	e75b      	b.n	8004ee0 <rt_vsnprintf+0x84>
  unsigned int i = 0U;
 8005028:	2600      	movs	r6, #0
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 800502a:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 800502e:	eb00 0646 	add.w	r6, r0, r6, lsl #1
  while (is_digit_(**str)) {
 8005032:	f814 0f01 	ldrb.w	r0, [r4, #1]!
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8005036:	3e30      	subs	r6, #48	; 0x30
  while (is_digit_(**str)) {
 8005038:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800503c:	2b09      	cmp	r3, #9
 800503e:	d9f4      	bls.n	800502a <rt_vsnprintf+0x1ce>
 8005040:	e74b      	b.n	8004eda <rt_vsnprintf+0x7e>
      const int w = va_arg(va, int);
 8005042:	f85a 6b04 	ldr.w	r6, [sl], #4
    if (*format == '.') {
 8005046:	7860      	ldrb	r0, [r4, #1]
      if (w < 0) {
 8005048:	2e00      	cmp	r6, #0
        flags |= FLAGS_LEFT;    // reverse padding
 800504a:	bfbc      	itt	lt
 800504c:	f041 0102 	orrlt.w	r1, r1, #2
        width = (unsigned int)-w;
 8005050:	4276      	neglt	r6, r6
      format++;
 8005052:	3401      	adds	r4, #1
 8005054:	e741      	b.n	8004eda <rt_vsnprintf+0x7e>
        out(*format, buffer, idx++, maxlen);
 8005056:	462a      	mov	r2, r5
 8005058:	464b      	mov	r3, r9
 800505a:	4641      	mov	r1, r8
        format++;
 800505c:	3401      	adds	r4, #1
        out(*format, buffer, idx++, maxlen);
 800505e:	3501      	adds	r5, #1
 8005060:	47d8      	blx	fp
        break;
 8005062:	e717      	b.n	8004e94 <rt_vsnprintf+0x38>
        if (*format == 'x' || *format == 'X') {
 8005064:	2878      	cmp	r0, #120	; 0x78
 8005066:	f000 812b 	beq.w	80052c0 <rt_vsnprintf+0x464>
 800506a:	2858      	cmp	r0, #88	; 0x58
 800506c:	f000 8183 	beq.w	8005376 <rt_vsnprintf+0x51a>
        else if (*format == 'o') {
 8005070:	286f      	cmp	r0, #111	; 0x6f
 8005072:	f000 81a4 	beq.w	80053be <rt_vsnprintf+0x562>
        else if (*format == 'b') {
 8005076:	2862      	cmp	r0, #98	; 0x62
 8005078:	f000 8202 	beq.w	8005480 <rt_vsnprintf+0x624>
        if ((*format != 'i') && (*format != 'd')) {
 800507c:	2869      	cmp	r0, #105	; 0x69
          base = BASE_DECIMAL;
 800507e:	f04f 020a 	mov.w	r2, #10
          flags &= ~FLAGS_HASH;   // no hash for dec format
 8005082:	f021 0310 	bic.w	r3, r1, #16
        if ((*format != 'i') && (*format != 'd')) {
 8005086:	f040 819c 	bne.w	80053c2 <rt_vsnprintf+0x566>
        if (flags & FLAGS_PRECISION) {
 800508a:	0549      	lsls	r1, r1, #21
 800508c:	f100 811d 	bmi.w	80052ca <rt_vsnprintf+0x46e>
          if (flags & FLAGS_LONG_LONG) {
 8005090:	0599      	lsls	r1, r3, #22
 8005092:	f100 819f 	bmi.w	80053d4 <rt_vsnprintf+0x578>
          else if (flags & FLAGS_LONG) {
 8005096:	05d8      	lsls	r0, r3, #23
            const long value = va_arg(va, long);
 8005098:	f85a 1b04 	ldr.w	r1, [sl], #4
          else if (flags & FLAGS_LONG) {
 800509c:	d403      	bmi.n	80050a6 <rt_vsnprintf+0x24a>
            const int value = (flags & FLAGS_CHAR) ? (signed char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 800509e:	0658      	lsls	r0, r3, #25
 80050a0:	f140 81b0 	bpl.w	8005404 <rt_vsnprintf+0x5a8>
 80050a4:	b249      	sxtb	r1, r1
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 80050a6:	2900      	cmp	r1, #0
 80050a8:	f340 81ce 	ble.w	8005448 <rt_vsnprintf+0x5ec>
 80050ac:	468c      	mov	ip, r1
 80050ae:	17c8      	asrs	r0, r1, #31
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 80050b0:	e9cd 2703 	strd	r2, r7, [sp, #12]
 80050b4:	462a      	mov	r2, r5
 80050b6:	e9cd 6305 	strd	r6, r3, [sp, #20]
 80050ba:	e9cd c000 	strd	ip, r0, [sp]
 80050be:	0fc9      	lsrs	r1, r1, #31
 80050c0:	9102      	str	r1, [sp, #8]
          print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) value, false, BASE_HEX, precision, width, flags);
 80050c2:	464b      	mov	r3, r9
 80050c4:	4641      	mov	r1, r8
 80050c6:	4658      	mov	r0, fp
 80050c8:	f7fe ff94 	bl	8003ff4 <print_integer>
 80050cc:	4605      	mov	r5, r0
        format++;
 80050ce:	3401      	adds	r4, #1
        break;
 80050d0:	e6e0      	b.n	8004e94 <rt_vsnprintf+0x38>
 80050d2:	bf00      	nop
 80050d4:	08003f69 	.word	0x08003f69
 80050d8:	08003f61 	.word	0x08003f61
    switch (*format) {
 80050dc:	7860      	ldrb	r0, [r4, #1]
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 80050de:	f441 7100 	orr.w	r1, r1, #512	; 0x200
        format++;
 80050e2:	3401      	adds	r4, #1
        break;
 80050e4:	e71a      	b.n	8004f1c <rt_vsnprintf+0xc0>
        if (*format == 'h') {
 80050e6:	7860      	ldrb	r0, [r4, #1]
 80050e8:	2868      	cmp	r0, #104	; 0x68
 80050ea:	f000 8137 	beq.w	800535c <rt_vsnprintf+0x500>
        flags |= FLAGS_SHORT;
 80050ee:	f041 0180 	orr.w	r1, r1, #128	; 0x80
        format++;
 80050f2:	3401      	adds	r4, #1
 80050f4:	e712      	b.n	8004f1c <rt_vsnprintf+0xc0>
        if (*format == 'l') {
 80050f6:	7860      	ldrb	r0, [r4, #1]
 80050f8:	286c      	cmp	r0, #108	; 0x6c
 80050fa:	f000 8134 	beq.w	8005366 <rt_vsnprintf+0x50a>
        flags |= FLAGS_LONG;
 80050fe:	f441 7180 	orr.w	r1, r1, #256	; 0x100
        format++;
 8005102:	3401      	adds	r4, #1
 8005104:	e70a      	b.n	8004f1c <rt_vsnprintf+0xc0>
        idx = print_floating_point(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags, PRINTF_PREFER_DECIMAL);
 8005106:	462a      	mov	r2, r5
 8005108:	2300      	movs	r3, #0
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 800510a:	2846      	cmp	r0, #70	; 0x46
 800510c:	bf08      	it	eq
 800510e:	f041 0120 	orreq.w	r1, r1, #32
        idx = print_floating_point(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags, PRINTF_PREFER_DECIMAL);
 8005112:	e9cd 6103 	strd	r6, r1, [sp, #12]
 8005116:	f10a 0a07 	add.w	sl, sl, #7
 800511a:	9702      	str	r7, [sp, #8]
 800511c:	f02a 0a07 	bic.w	sl, sl, #7
        format++;
 8005120:	3401      	adds	r4, #1
        idx = print_floating_point(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags, PRINTF_PREFER_EXPONENTIAL);
 8005122:	9305      	str	r3, [sp, #20]
 8005124:	e8fa 6702 	ldrd	r6, r7, [sl], #8
 8005128:	464b      	mov	r3, r9
 800512a:	4641      	mov	r1, r8
 800512c:	4658      	mov	r0, fp
 800512e:	e9cd 6700 	strd	r6, r7, [sp]
 8005132:	f7ff fda1 	bl	8004c78 <print_floating_point>
 8005136:	4605      	mov	r5, r0
        break;
 8005138:	e6ac      	b.n	8004e94 <rt_vsnprintf+0x38>
        uintptr_t value = (uintptr_t)va_arg(va, void*);
 800513a:	f85a 3b04 	ldr.w	r3, [sl], #4
        flags |= FLAGS_ZEROPAD | FLAGS_POINTER;
 800513e:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8005142:	f041 0101 	orr.w	r1, r1, #1
          out_rev_(out, buffer, idx, maxlen, ")lin(", 5, width, flags) :
 8005146:	2b00      	cmp	r3, #0
 8005148:	f000 80e6 	beq.w	8005318 <rt_vsnprintf+0x4bc>
          print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) value, false, BASE_HEX, precision, width, flags);
 800514c:	9300      	str	r3, [sp, #0]
 800514e:	2300      	movs	r3, #0
 8005150:	9106      	str	r1, [sp, #24]
 8005152:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8005156:	210a      	movs	r1, #10
 8005158:	2310      	movs	r3, #16
 800515a:	462a      	mov	r2, r5
 800515c:	9105      	str	r1, [sp, #20]
 800515e:	9303      	str	r3, [sp, #12]
 8005160:	4641      	mov	r1, r8
 8005162:	464b      	mov	r3, r9
 8005164:	4658      	mov	r0, fp
 8005166:	9704      	str	r7, [sp, #16]
 8005168:	f7fe ff44 	bl	8003ff4 <print_integer>
        format++;
 800516c:	3401      	adds	r4, #1
          print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) value, false, BASE_HEX, precision, width, flags);
 800516e:	4605      	mov	r5, r0
        break;
 8005170:	e690      	b.n	8004e94 <rt_vsnprintf+0x38>
        if (!(flags & FLAGS_LEFT)) {
 8005172:	078f      	lsls	r7, r1, #30
 8005174:	f140 810d 	bpl.w	8005392 <rt_vsnprintf+0x536>
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 8005178:	f85a 0b04 	ldr.w	r0, [sl], #4
 800517c:	462a      	mov	r2, r5
 800517e:	464b      	mov	r3, r9
 8005180:	4641      	mov	r1, r8
 8005182:	b2c0      	uxtb	r0, r0
 8005184:	47d8      	blx	fp
 8005186:	1c6f      	adds	r7, r5, #1
          while (l++ < width) {
 8005188:	2e01      	cmp	r6, #1
 800518a:	bf98      	it	ls
 800518c:	463d      	movls	r5, r7
 800518e:	d99e      	bls.n	80050ce <rt_vsnprintf+0x272>
 8005190:	4435      	add	r5, r6
            out(' ', buffer, idx++, maxlen);
 8005192:	463a      	mov	r2, r7
 8005194:	464b      	mov	r3, r9
 8005196:	4641      	mov	r1, r8
 8005198:	2020      	movs	r0, #32
 800519a:	3701      	adds	r7, #1
 800519c:	47d8      	blx	fp
          while (l++ < width) {
 800519e:	42af      	cmp	r7, r5
 80051a0:	d1f7      	bne.n	8005192 <rt_vsnprintf+0x336>
 80051a2:	e794      	b.n	80050ce <rt_vsnprintf+0x272>
        const char* p = va_arg(va, char*);
 80051a4:	4653      	mov	r3, sl
 80051a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80051aa:	e9cd 2309 	strd	r2, r3, [sp, #36]	; 0x24
        if (p == NULL) {
 80051ae:	2a00      	cmp	r2, #0
 80051b0:	d075      	beq.n	800529e <rt_vsnprintf+0x442>
  for (s = str; *s && maxsize--; ++s);
 80051b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051b4:	7818      	ldrb	r0, [r3, #0]
          unsigned int l = strnlen_s_(p, precision ? precision : (size_t)-1);
 80051b6:	2f00      	cmp	r7, #0
 80051b8:	f040 80e6 	bne.w	8005388 <rt_vsnprintf+0x52c>
  for (s = str; *s && maxsize--; ++s);
 80051bc:	f06f 0301 	mvn.w	r3, #1
 80051c0:	2800      	cmp	r0, #0
 80051c2:	f000 8174 	beq.w	80054ae <rt_vsnprintf+0x652>
 80051c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80051c8:	3301      	adds	r3, #1
 80051ca:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 80051ce:	441a      	add	r2, r3
 80051d0:	e001      	b.n	80051d6 <rt_vsnprintf+0x37a>
 80051d2:	4592      	cmp	sl, r2
 80051d4:	d003      	beq.n	80051de <rt_vsnprintf+0x382>
 80051d6:	f81a 3f01 	ldrb.w	r3, [sl, #1]!
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d1f9      	bne.n	80051d2 <rt_vsnprintf+0x376>
  return (unsigned int)(s - str);
 80051de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051e0:	ebaa 0303 	sub.w	r3, sl, r3
 80051e4:	930b      	str	r3, [sp, #44]	; 0x2c
          if (flags & FLAGS_PRECISION) {
 80051e6:	f411 6380 	ands.w	r3, r1, #1024	; 0x400
 80051ea:	930c      	str	r3, [sp, #48]	; 0x30
 80051ec:	d004      	beq.n	80051f8 <rt_vsnprintf+0x39c>
            l = (l < precision ? l : precision);
 80051ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80051f0:	42bb      	cmp	r3, r7
 80051f2:	bf28      	it	cs
 80051f4:	463b      	movcs	r3, r7
 80051f6:	930b      	str	r3, [sp, #44]	; 0x2c
          if (!(flags & FLAGS_LEFT)) {
 80051f8:	f011 0302 	ands.w	r3, r1, #2
 80051fc:	930d      	str	r3, [sp, #52]	; 0x34
 80051fe:	f000 810a 	beq.w	8005416 <rt_vsnprintf+0x5ba>
          while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8005202:	2800      	cmp	r0, #0
 8005204:	f000 809b 	beq.w	800533e <rt_vsnprintf+0x4e2>
 8005208:	462a      	mov	r2, r5
 800520a:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800520e:	9409      	str	r4, [sp, #36]	; 0x24
 8005210:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8005212:	b124      	cbz	r4, 800521e <rt_vsnprintf+0x3c2>
 8005214:	1e7b      	subs	r3, r7, #1
 8005216:	2f00      	cmp	r7, #0
 8005218:	f000 808d 	beq.w	8005336 <rt_vsnprintf+0x4da>
 800521c:	461f      	mov	r7, r3
            out(*(p++), buffer, idx++, maxlen);
 800521e:	464b      	mov	r3, r9
 8005220:	4641      	mov	r1, r8
 8005222:	47d8      	blx	fp
          while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8005224:	f81a 0f01 	ldrb.w	r0, [sl, #1]!
            out(*(p++), buffer, idx++, maxlen);
 8005228:	3501      	adds	r5, #1
          while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 800522a:	2800      	cmp	r0, #0
 800522c:	f000 8083 	beq.w	8005336 <rt_vsnprintf+0x4da>
            out(*(p++), buffer, idx++, maxlen);
 8005230:	462a      	mov	r2, r5
 8005232:	e7ee      	b.n	8005212 <rt_vsnprintf+0x3b6>
        out('%', buffer, idx++, maxlen);
 8005234:	1c68      	adds	r0, r5, #1
 8005236:	462a      	mov	r2, r5
 8005238:	464b      	mov	r3, r9
 800523a:	4605      	mov	r5, r0
 800523c:	4641      	mov	r1, r8
 800523e:	2025      	movs	r0, #37	; 0x25
        format++;
 8005240:	3401      	adds	r4, #1
        out('%', buffer, idx++, maxlen);
 8005242:	47d8      	blx	fp
        break;
 8005244:	e626      	b.n	8004e94 <rt_vsnprintf+0x38>
  unsigned int i = 0U;
 8005246:	2700      	movs	r7, #0
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8005248:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 800524c:	eb00 0747 	add.w	r7, r0, r7, lsl #1
  while (is_digit_(**str)) {
 8005250:	f813 0f01 	ldrb.w	r0, [r3, #1]!
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8005254:	3f30      	subs	r7, #48	; 0x30
  while (is_digit_(**str)) {
 8005256:	f1a0 0230 	sub.w	r2, r0, #48	; 0x30
 800525a:	2a09      	cmp	r2, #9
 800525c:	d9f4      	bls.n	8005248 <rt_vsnprintf+0x3ec>
 800525e:	461c      	mov	r4, r3
 8005260:	e63f      	b.n	8004ee2 <rt_vsnprintf+0x86>
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 8005262:	f000 03df 	and.w	r3, r0, #223	; 0xdf
 8005266:	2b47      	cmp	r3, #71	; 0x47
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 8005268:	bf04      	itt	eq
 800526a:	f000 00fd 	andeq.w	r0, r0, #253	; 0xfd
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 800526e:	f441 6100 	orreq.w	r1, r1, #2048	; 0x800
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 8005272:	2845      	cmp	r0, #69	; 0x45
 8005274:	bf08      	it	eq
 8005276:	f041 0120 	orreq.w	r1, r1, #32
        idx = print_floating_point(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags, PRINTF_PREFER_EXPONENTIAL);
 800527a:	f10a 0a07 	add.w	sl, sl, #7
 800527e:	462a      	mov	r2, r5
 8005280:	2301      	movs	r3, #1
 8005282:	e9cd 6103 	strd	r6, r1, [sp, #12]
 8005286:	9702      	str	r7, [sp, #8]
 8005288:	f02a 0a07 	bic.w	sl, sl, #7
        format++;
 800528c:	3401      	adds	r4, #1
 800528e:	e748      	b.n	8005122 <rt_vsnprintf+0x2c6>
        precision = precision_ > 0 ? (unsigned int)precision_ : 0U;
 8005290:	f85a 7b04 	ldr.w	r7, [sl], #4
    switch (*format) {
 8005294:	78a0      	ldrb	r0, [r4, #2]
        precision = precision_ > 0 ? (unsigned int)precision_ : 0U;
 8005296:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
        format++;
 800529a:	3402      	adds	r4, #2
 800529c:	e621      	b.n	8004ee2 <rt_vsnprintf+0x86>
          idx = out_rev_(out, buffer, idx, maxlen, ")llun(", 6, width, flags);
 800529e:	4b88      	ldr	r3, [pc, #544]	; (80054c0 <rt_vsnprintf+0x664>)
 80052a0:	462a      	mov	r2, r5
 80052a2:	9300      	str	r3, [sp, #0]
 80052a4:	2306      	movs	r3, #6
 80052a6:	e9cd 6102 	strd	r6, r1, [sp, #8]
 80052aa:	9301      	str	r3, [sp, #4]
 80052ac:	4641      	mov	r1, r8
 80052ae:	464b      	mov	r3, r9
 80052b0:	4658      	mov	r0, fp
 80052b2:	f7fe fe5b 	bl	8003f6c <out_rev_>
 80052b6:	4605      	mov	r5, r0
        const char* p = va_arg(va, char*);
 80052b8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
        format++;
 80052bc:	3401      	adds	r4, #1
        break;
 80052be:	e5e9      	b.n	8004e94 <rt_vsnprintf+0x38>
          base = BASE_HEX;
 80052c0:	2210      	movs	r2, #16
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 80052c2:	f021 030c 	bic.w	r3, r1, #12
        if (flags & FLAGS_PRECISION) {
 80052c6:	0549      	lsls	r1, r1, #21
 80052c8:	d501      	bpl.n	80052ce <rt_vsnprintf+0x472>
          flags &= ~FLAGS_ZEROPAD;
 80052ca:	f023 0301 	bic.w	r3, r3, #1
        if ((*format == 'i') || (*format == 'd')) {
 80052ce:	2869      	cmp	r0, #105	; 0x69
 80052d0:	f43f aede 	beq.w	8005090 <rt_vsnprintf+0x234>
 80052d4:	2864      	cmp	r0, #100	; 0x64
 80052d6:	f43f aedb 	beq.w	8005090 <rt_vsnprintf+0x234>
          if (flags & FLAGS_LONG_LONG) {
 80052da:	f413 7c00 	ands.w	ip, r3, #512	; 0x200
 80052de:	f040 80b9 	bne.w	8005454 <rt_vsnprintf+0x5f8>
          else if (flags & FLAGS_LONG) {
 80052e2:	05d9      	lsls	r1, r3, #23
 80052e4:	f100 80cf 	bmi.w	8005486 <rt_vsnprintf+0x62a>
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 80052e8:	0658      	lsls	r0, r3, #25
 80052ea:	f85a 1b04 	ldr.w	r1, [sl], #4
 80052ee:	f100 8087 	bmi.w	8005400 <rt_vsnprintf+0x5a4>
 80052f2:	0618      	lsls	r0, r3, #24
 80052f4:	bf48      	it	mi
 80052f6:	b289      	uxthmi	r1, r1
            idx = print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) value, false, base, precision, width, flags);
 80052f8:	e9cd 2703 	strd	r2, r7, [sp, #12]
 80052fc:	462a      	mov	r2, r5
 80052fe:	2500      	movs	r5, #0
 8005300:	e9cd 6305 	strd	r6, r3, [sp, #20]
 8005304:	e9cd 5501 	strd	r5, r5, [sp, #4]
 8005308:	9100      	str	r1, [sp, #0]
 800530a:	464b      	mov	r3, r9
 800530c:	4641      	mov	r1, r8
 800530e:	4658      	mov	r0, fp
 8005310:	f7fe fe70 	bl	8003ff4 <print_integer>
 8005314:	4605      	mov	r5, r0
        format++;
 8005316:	e6da      	b.n	80050ce <rt_vsnprintf+0x272>
          out_rev_(out, buffer, idx, maxlen, ")lin(", 5, width, flags) :
 8005318:	4b6a      	ldr	r3, [pc, #424]	; (80054c4 <rt_vsnprintf+0x668>)
 800531a:	200a      	movs	r0, #10
 800531c:	9300      	str	r3, [sp, #0]
 800531e:	2305      	movs	r3, #5
 8005320:	462a      	mov	r2, r5
 8005322:	e9cd 3001 	strd	r3, r0, [sp, #4]
 8005326:	9103      	str	r1, [sp, #12]
 8005328:	464b      	mov	r3, r9
 800532a:	4641      	mov	r1, r8
 800532c:	4658      	mov	r0, fp
 800532e:	f7fe fe1d 	bl	8003f6c <out_rev_>
 8005332:	4605      	mov	r5, r0
 8005334:	e6cb      	b.n	80050ce <rt_vsnprintf+0x272>
          if (flags & FLAGS_LEFT) {
 8005336:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005338:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800533a:	2b00      	cmp	r3, #0
 800533c:	d0bc      	beq.n	80052b8 <rt_vsnprintf+0x45c>
            while (l++ < width) {
 800533e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005340:	462f      	mov	r7, r5
 8005342:	429e      	cmp	r6, r3
 8005344:	d9b8      	bls.n	80052b8 <rt_vsnprintf+0x45c>
 8005346:	1970      	adds	r0, r6, r5
 8005348:	1ac5      	subs	r5, r0, r3
              out(' ', buffer, idx++, maxlen);
 800534a:	463a      	mov	r2, r7
 800534c:	464b      	mov	r3, r9
 800534e:	4641      	mov	r1, r8
 8005350:	2020      	movs	r0, #32
 8005352:	3701      	adds	r7, #1
 8005354:	47d8      	blx	fp
            while (l++ < width) {
 8005356:	42af      	cmp	r7, r5
 8005358:	d1f7      	bne.n	800534a <rt_vsnprintf+0x4ee>
 800535a:	e7ad      	b.n	80052b8 <rt_vsnprintf+0x45c>
    switch (*format) {
 800535c:	78a0      	ldrb	r0, [r4, #2]
          flags |= FLAGS_CHAR;
 800535e:	f041 01c0 	orr.w	r1, r1, #192	; 0xc0
          format++;
 8005362:	3402      	adds	r4, #2
 8005364:	e5da      	b.n	8004f1c <rt_vsnprintf+0xc0>
    switch (*format) {
 8005366:	78a0      	ldrb	r0, [r4, #2]
          flags |= FLAGS_LONG_LONG;
 8005368:	f441 7140 	orr.w	r1, r1, #768	; 0x300
          format++;
 800536c:	3402      	adds	r4, #2
 800536e:	e5d5      	b.n	8004f1c <rt_vsnprintf+0xc0>
  while (*format)
 8005370:	4604      	mov	r4, r0
 8005372:	4605      	mov	r5, r0
 8005374:	e63f      	b.n	8004ff6 <rt_vsnprintf+0x19a>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8005376:	f021 030c 	bic.w	r3, r1, #12
        if (flags & FLAGS_PRECISION) {
 800537a:	0549      	lsls	r1, r1, #21
          base = BASE_HEX;
 800537c:	f04f 0210 	mov.w	r2, #16
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8005380:	f043 0320 	orr.w	r3, r3, #32
        if (flags & FLAGS_PRECISION) {
 8005384:	d4a1      	bmi.n	80052ca <rt_vsnprintf+0x46e>
 8005386:	e7a8      	b.n	80052da <rt_vsnprintf+0x47e>
  for (s = str; *s && maxsize--; ++s);
 8005388:	2800      	cmp	r0, #0
 800538a:	f000 8097 	beq.w	80054bc <rt_vsnprintf+0x660>
 800538e:	1e7b      	subs	r3, r7, #1
 8005390:	e719      	b.n	80051c6 <rt_vsnprintf+0x36a>
          while (l++ < width) {
 8005392:	2e01      	cmp	r6, #1
 8005394:	f240 8089 	bls.w	80054aa <rt_vsnprintf+0x64e>
 8005398:	1e6b      	subs	r3, r5, #1
 800539a:	441e      	add	r6, r3
            out(' ', buffer, idx++, maxlen);
 800539c:	462a      	mov	r2, r5
 800539e:	464b      	mov	r3, r9
 80053a0:	4641      	mov	r1, r8
 80053a2:	2020      	movs	r0, #32
 80053a4:	3501      	adds	r5, #1
 80053a6:	47d8      	blx	fp
          while (l++ < width) {
 80053a8:	42b5      	cmp	r5, r6
 80053aa:	d1f7      	bne.n	800539c <rt_vsnprintf+0x540>
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 80053ac:	f85a 0b04 	ldr.w	r0, [sl], #4
 80053b0:	464b      	mov	r3, r9
 80053b2:	4632      	mov	r2, r6
 80053b4:	4641      	mov	r1, r8
 80053b6:	b2c0      	uxtb	r0, r0
 80053b8:	1c75      	adds	r5, r6, #1
 80053ba:	47d8      	blx	fp
        if (flags & FLAGS_LEFT) {
 80053bc:	e687      	b.n	80050ce <rt_vsnprintf+0x272>
          base =  BASE_OCTAL;
 80053be:	2208      	movs	r2, #8
          format++;
 80053c0:	460b      	mov	r3, r1
        if ((*format != 'i') && (*format != 'd')) {
 80053c2:	2864      	cmp	r0, #100	; 0x64
 80053c4:	bf18      	it	ne
 80053c6:	4619      	movne	r1, r3
 80053c8:	f47f af7b 	bne.w	80052c2 <rt_vsnprintf+0x466>
        if (flags & FLAGS_PRECISION) {
 80053cc:	0559      	lsls	r1, r3, #21
 80053ce:	f53f af7c 	bmi.w	80052ca <rt_vsnprintf+0x46e>
 80053d2:	e65d      	b.n	8005090 <rt_vsnprintf+0x234>
            const long long value = va_arg(va, long long);
 80053d4:	f10a 0a07 	add.w	sl, sl, #7
 80053d8:	f02a 0a07 	bic.w	sl, sl, #7
 80053dc:	f8da 1004 	ldr.w	r1, [sl, #4]
 80053e0:	f85a 0b08 	ldr.w	r0, [sl], #8
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 80053e4:	ea4f 7cd1 	mov.w	ip, r1, lsr #31
 80053e8:	2900      	cmp	r1, #0
 80053ea:	e9cd 6305 	strd	r6, r3, [sp, #20]
 80053ee:	e9cd 2703 	strd	r2, r7, [sp, #12]
 80053f2:	f8cd c008 	str.w	ip, [sp, #8]
 80053f6:	db09      	blt.n	800540c <rt_vsnprintf+0x5b0>
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 80053f8:	462a      	mov	r2, r5
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 80053fa:	e9cd 0100 	strd	r0, r1, [sp]
 80053fe:	e660      	b.n	80050c2 <rt_vsnprintf+0x266>
 8005400:	b2c9      	uxtb	r1, r1
 8005402:	e779      	b.n	80052f8 <rt_vsnprintf+0x49c>
            const int value = (flags & FLAGS_CHAR) ? (signed char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 8005404:	0618      	lsls	r0, r3, #24
 8005406:	bf48      	it	mi
 8005408:	b209      	sxthmi	r1, r1
 800540a:	e64c      	b.n	80050a6 <rt_vsnprintf+0x24a>
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 800540c:	4243      	negs	r3, r0
 800540e:	4618      	mov	r0, r3
 8005410:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8005414:	e7f0      	b.n	80053f8 <rt_vsnprintf+0x59c>
            while (l++ < width) {
 8005416:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005418:	4296      	cmp	r6, r2
 800541a:	f102 0301 	add.w	r3, r2, #1
 800541e:	d948      	bls.n	80054b2 <rt_vsnprintf+0x656>
 8005420:	eb06 0a05 	add.w	sl, r6, r5
 8005424:	ebaa 0a02 	sub.w	sl, sl, r2
              out(' ', buffer, idx++, maxlen);
 8005428:	462a      	mov	r2, r5
 800542a:	464b      	mov	r3, r9
 800542c:	4641      	mov	r1, r8
 800542e:	2020      	movs	r0, #32
 8005430:	3501      	adds	r5, #1
 8005432:	47d8      	blx	fp
            while (l++ < width) {
 8005434:	4555      	cmp	r5, sl
 8005436:	d1f7      	bne.n	8005428 <rt_vsnprintf+0x5cc>
 8005438:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800543a:	7818      	ldrb	r0, [r3, #0]
 800543c:	1c73      	adds	r3, r6, #1
 800543e:	930b      	str	r3, [sp, #44]	; 0x2c
          while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8005440:	2800      	cmp	r0, #0
 8005442:	f47f aee1 	bne.w	8005208 <rt_vsnprintf+0x3ac>
 8005446:	e737      	b.n	80052b8 <rt_vsnprintf+0x45c>
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 8005448:	17c8      	asrs	r0, r1, #31
 800544a:	f1d1 0c00 	rsbs	ip, r1, #0
 800544e:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8005452:	e62d      	b.n	80050b0 <rt_vsnprintf+0x254>
            idx = print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) va_arg(va, unsigned long long), false, base, precision, width, flags);
 8005454:	e9cd 6305 	strd	r6, r3, [sp, #20]
 8005458:	2300      	movs	r3, #0
 800545a:	e9cd 2703 	strd	r2, r7, [sp, #12]
 800545e:	f10a 0a07 	add.w	sl, sl, #7
 8005462:	9302      	str	r3, [sp, #8]
 8005464:	f02a 0a07 	bic.w	sl, sl, #7
 8005468:	462a      	mov	r2, r5
 800546a:	e8fa 6702 	ldrd	r6, r7, [sl], #8
 800546e:	464b      	mov	r3, r9
 8005470:	4641      	mov	r1, r8
 8005472:	4658      	mov	r0, fp
 8005474:	e9cd 6700 	strd	r6, r7, [sp]
 8005478:	f7fe fdbc 	bl	8003ff4 <print_integer>
 800547c:	4605      	mov	r5, r0
 800547e:	e626      	b.n	80050ce <rt_vsnprintf+0x272>
          base =  BASE_BINARY;
 8005480:	2202      	movs	r2, #2
          format++;
 8005482:	460b      	mov	r3, r1
 8005484:	e79d      	b.n	80053c2 <rt_vsnprintf+0x566>
            idx = print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) va_arg(va, unsigned long), false, base, precision, width, flags);
 8005486:	e9cd 6305 	strd	r6, r3, [sp, #20]
 800548a:	e9cd 2703 	strd	r2, r7, [sp, #12]
 800548e:	f8cd c008 	str.w	ip, [sp, #8]
 8005492:	462a      	mov	r2, r5
 8005494:	f85a 5b04 	ldr.w	r5, [sl], #4
 8005498:	464b      	mov	r3, r9
 800549a:	e9cd 5c00 	strd	r5, ip, [sp]
 800549e:	4641      	mov	r1, r8
 80054a0:	4658      	mov	r0, fp
 80054a2:	f7fe fda7 	bl	8003ff4 <print_integer>
 80054a6:	4605      	mov	r5, r0
 80054a8:	e611      	b.n	80050ce <rt_vsnprintf+0x272>
          while (l++ < width) {
 80054aa:	462e      	mov	r6, r5
 80054ac:	e77e      	b.n	80053ac <rt_vsnprintf+0x550>
  for (s = str; *s && maxsize--; ++s);
 80054ae:	970b      	str	r7, [sp, #44]	; 0x2c
 80054b0:	e699      	b.n	80051e6 <rt_vsnprintf+0x38a>
            while (l++ < width) {
 80054b2:	930b      	str	r3, [sp, #44]	; 0x2c
          while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 80054b4:	2800      	cmp	r0, #0
 80054b6:	f47f aea7 	bne.w	8005208 <rt_vsnprintf+0x3ac>
 80054ba:	e6fd      	b.n	80052b8 <rt_vsnprintf+0x45c>
  for (s = str; *s && maxsize--; ++s);
 80054bc:	900b      	str	r0, [sp, #44]	; 0x2c
 80054be:	e692      	b.n	80051e6 <rt_vsnprintf+0x38a>
 80054c0:	08018c60 	.word	0x08018c60
 80054c4:	08018c68 	.word	0x08018c68

080054c8 <LCD_WritePara.isra.0>:
    LCD_SetCmdLine();
    return SPI_WriteDatas(&cmd, 1);
}

/* SPI LCD1,LCD_WriteCmd,LCD_WritePara */
static int LCD_WritePara(uint8_t data)
 80054c8:	4603      	mov	r3, r0
 80054ca:	b510      	push	{r4, lr}
    HAL_GPIO_WritePin(GPIOD,RS_Pin,GPIO_PIN_SET);
 80054cc:	4c0f      	ldr	r4, [pc, #60]	; (800550c <LCD_WritePara.isra.0+0x44>)
static int LCD_WritePara(uint8_t data)
 80054ce:	b082      	sub	sp, #8
    HAL_GPIO_WritePin(GPIOD,RS_Pin,GPIO_PIN_SET);
 80054d0:	4620      	mov	r0, r4
 80054d2:	2201      	movs	r2, #1
 80054d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
static int LCD_WritePara(uint8_t data)
 80054d8:	f88d 3007 	strb.w	r3, [sp, #7]
    HAL_GPIO_WritePin(GPIOD,RS_Pin,GPIO_PIN_SET);
 80054dc:	f001 f8a2 	bl	8006624 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port,SPI_CS_Pin,GPIO_PIN_RESET);
 80054e0:	4620      	mov	r0, r4
 80054e2:	2200      	movs	r2, #0
 80054e4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80054e8:	f001 f89c 	bl	8006624 <HAL_GPIO_WritePin>
    err = HAL_SPI_Transmit(&hspi2,TxData,size,1000);
 80054ec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80054f0:	f10d 0107 	add.w	r1, sp, #7
 80054f4:	2201      	movs	r2, #1
 80054f6:	4806      	ldr	r0, [pc, #24]	; (8005510 <LCD_WritePara.isra.0+0x48>)
 80054f8:	f006 fe14 	bl	800c124 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port,SPI_CS_Pin,GPIO_PIN_SET);
 80054fc:	2201      	movs	r2, #1
 80054fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005502:	4620      	mov	r0, r4
 8005504:	f001 f88e 	bl	8006624 <HAL_GPIO_WritePin>
{
    LCD_SetDataLine();
    return SPI_WriteDatas(&data, 1);
}
 8005508:	b002      	add	sp, #8
 800550a:	bd10      	pop	{r4, pc}
 800550c:	42020c00 	.word	0x42020c00
 8005510:	2000503c 	.word	0x2000503c

08005514 <LCD_WriteCmd.isra.0>:
static int LCD_WriteCmd(uint8_t cmd)
 8005514:	4603      	mov	r3, r0
 8005516:	b510      	push	{r4, lr}
    HAL_GPIO_WritePin(GPIOD,RS_Pin,GPIO_PIN_RESET);
 8005518:	4c0f      	ldr	r4, [pc, #60]	; (8005558 <LCD_WriteCmd.isra.0+0x44>)
static int LCD_WriteCmd(uint8_t cmd)
 800551a:	b082      	sub	sp, #8
    HAL_GPIO_WritePin(GPIOD,RS_Pin,GPIO_PIN_RESET);
 800551c:	4620      	mov	r0, r4
 800551e:	2200      	movs	r2, #0
 8005520:	f44f 5180 	mov.w	r1, #4096	; 0x1000
static int LCD_WriteCmd(uint8_t cmd)
 8005524:	f88d 3007 	strb.w	r3, [sp, #7]
    HAL_GPIO_WritePin(GPIOD,RS_Pin,GPIO_PIN_RESET);
 8005528:	f001 f87c 	bl	8006624 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port,SPI_CS_Pin,GPIO_PIN_RESET);
 800552c:	4620      	mov	r0, r4
 800552e:	2200      	movs	r2, #0
 8005530:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005534:	f001 f876 	bl	8006624 <HAL_GPIO_WritePin>
    err = HAL_SPI_Transmit(&hspi2,TxData,size,1000);
 8005538:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800553c:	f10d 0107 	add.w	r1, sp, #7
 8005540:	2201      	movs	r2, #1
 8005542:	4806      	ldr	r0, [pc, #24]	; (800555c <LCD_WriteCmd.isra.0+0x48>)
 8005544:	f006 fdee 	bl	800c124 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port,SPI_CS_Pin,GPIO_PIN_SET);
 8005548:	2201      	movs	r2, #1
 800554a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800554e:	4620      	mov	r0, r4
 8005550:	f001 f868 	bl	8006624 <HAL_GPIO_WritePin>
}
 8005554:	b002      	add	sp, #8
 8005556:	bd10      	pop	{r4, pc}
 8005558:	42020c00 	.word	0x42020c00
 800555c:	2000503c 	.word	0x2000503c

08005560 <LCD_SetDataLine>:
    HAL_GPIO_WritePin(GPIOD,RS_Pin,GPIO_PIN_SET);
 8005560:	2201      	movs	r2, #1
 8005562:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005566:	4801      	ldr	r0, [pc, #4]	; (800556c <LCD_SetDataLine+0xc>)
 8005568:	f001 b85c 	b.w	8006624 <HAL_GPIO_WritePin>
 800556c:	42020c00 	.word	0x42020c00

08005570 <LCD_WriteDatas>:
 *                   
 * -----------------------------------------------
 * 2024/02/01        V1.0            
 ***********************************************************************/
int LCD_WriteDatas(uint8_t *datas, uint32_t count)
{
 8005570:	b570      	push	{r4, r5, r6, lr}
 8005572:	4605      	mov	r5, r0
 8005574:	460c      	mov	r4, r1
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port,SPI_CS_Pin,GPIO_PIN_RESET);
 8005576:	4e0b      	ldr	r6, [pc, #44]	; (80055a4 <LCD_WriteDatas+0x34>)
 8005578:	2200      	movs	r2, #0
 800557a:	4630      	mov	r0, r6
 800557c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005580:	f001 f850 	bl	8006624 <HAL_GPIO_WritePin>
    err = HAL_SPI_Transmit(&hspi2,TxData,size,1000);
 8005584:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005588:	4629      	mov	r1, r5
 800558a:	b2a2      	uxth	r2, r4
 800558c:	4806      	ldr	r0, [pc, #24]	; (80055a8 <LCD_WriteDatas+0x38>)
 800558e:	f006 fdc9 	bl	800c124 <HAL_SPI_Transmit>
 8005592:	4604      	mov	r4, r0
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port,SPI_CS_Pin,GPIO_PIN_SET);
 8005594:	2201      	movs	r2, #1
 8005596:	4630      	mov	r0, r6
 8005598:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800559c:	f001 f842 	bl	8006624 <HAL_GPIO_WritePin>
    //HAL_GPIO_WritePin(GPIOD,RS_Pin,GPIO_PIN_SET);  /* RS */
    return SPI_WriteDatas(datas, count);
}
 80055a0:	4260      	negs	r0, r4
 80055a2:	bd70      	pop	{r4, r5, r6, pc}
 80055a4:	42020c00 	.word	0x42020c00
 80055a8:	2000503c 	.word	0x2000503c

080055ac <LCD_Init>:
 *                   
 * -----------------------------------------------
 * 2024/02/01        V1.0            
 ***********************************************************************/
void LCD_Init(lcd_display_rotation_t rotation)
{       
 80055ac:	b510      	push	{r4, lr}
    HAL_GPIO_WritePin(RESET_GPIO_Port,RESET_Pin,GPIO_PIN_RESET);
 80055ae:	2200      	movs	r2, #0
 80055b0:	2110      	movs	r1, #16
{       
 80055b2:	4604      	mov	r4, r0
    HAL_GPIO_WritePin(RESET_GPIO_Port,RESET_Pin,GPIO_PIN_RESET);
 80055b4:	4893      	ldr	r0, [pc, #588]	; (8005804 <LCD_Init+0x258>)
 80055b6:	f001 f835 	bl	8006624 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 80055ba:	2064      	movs	r0, #100	; 0x64
 80055bc:	f000 fa72 	bl	8005aa4 <HAL_Delay>
    HAL_GPIO_WritePin(RESET_GPIO_Port,RESET_Pin,GPIO_PIN_SET);
 80055c0:	2201      	movs	r2, #1
 80055c2:	2110      	movs	r1, #16
 80055c4:	488f      	ldr	r0, [pc, #572]	; (8005804 <LCD_Init+0x258>)
 80055c6:	f001 f82d 	bl	8006624 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 80055ca:	2064      	movs	r0, #100	; 0x64
 80055cc:	f000 fa6a 	bl	8005aa4 <HAL_Delay>
        HAL_GPIO_WritePin(PWM_GPIO_Port,PWM_Pin,GPIO_PIN_SET);
 80055d0:	2201      	movs	r2, #1
 80055d2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80055d6:	488b      	ldr	r0, [pc, #556]	; (8005804 <LCD_Init+0x258>)
 80055d8:	f001 f824 	bl	8006624 <HAL_GPIO_WritePin>
    LCD_Reset();    
    LCD_BackLightControl(1);
    
#if 1   
    // Positive Gamma Control
    LCD_WriteCmd( 0xe0);
 80055dc:	20e0      	movs	r0, #224	; 0xe0
 80055de:	f7ff ff99 	bl	8005514 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0xf0);
 80055e2:	20f0      	movs	r0, #240	; 0xf0
 80055e4:	f7ff ff70 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x3e);
 80055e8:	203e      	movs	r0, #62	; 0x3e
 80055ea:	f7ff ff6d 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x30);
 80055ee:	2030      	movs	r0, #48	; 0x30
 80055f0:	f7ff ff6a 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x06);
 80055f4:	2006      	movs	r0, #6
 80055f6:	f7ff ff67 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x0a);
 80055fa:	200a      	movs	r0, #10
 80055fc:	f7ff ff64 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x03);
 8005600:	2003      	movs	r0, #3
 8005602:	f7ff ff61 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x4d);
 8005606:	204d      	movs	r0, #77	; 0x4d
 8005608:	f7ff ff5e 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x56);
 800560c:	2056      	movs	r0, #86	; 0x56
 800560e:	f7ff ff5b 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x3a);
 8005612:	203a      	movs	r0, #58	; 0x3a
 8005614:	f7ff ff58 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x06);
 8005618:	2006      	movs	r0, #6
 800561a:	f7ff ff55 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x0f);
 800561e:	200f      	movs	r0, #15
 8005620:	f7ff ff52 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x04);
 8005624:	2004      	movs	r0, #4
 8005626:	f7ff ff4f 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x18);
 800562a:	2018      	movs	r0, #24
 800562c:	f7ff ff4c 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x13);
 8005630:	2013      	movs	r0, #19
 8005632:	f7ff ff49 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x00);
 8005636:	2000      	movs	r0, #0
 8005638:	f7ff ff46 	bl	80054c8 <LCD_WritePara.isra.0>

    // Negative Gamma Control
    LCD_WriteCmd(0xe1);
 800563c:	20e1      	movs	r0, #225	; 0xe1
 800563e:	f7ff ff69 	bl	8005514 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0x0f);
 8005642:	200f      	movs	r0, #15
 8005644:	f7ff ff40 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x37);
 8005648:	2037      	movs	r0, #55	; 0x37
 800564a:	f7ff ff3d 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x31);
 800564e:	2031      	movs	r0, #49	; 0x31
 8005650:	f7ff ff3a 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x0b);
 8005654:	200b      	movs	r0, #11
 8005656:	f7ff ff37 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x0d);
 800565a:	200d      	movs	r0, #13
 800565c:	f7ff ff34 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x06);
 8005660:	2006      	movs	r0, #6
 8005662:	f7ff ff31 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x4d);
 8005666:	204d      	movs	r0, #77	; 0x4d
 8005668:	f7ff ff2e 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x34);
 800566c:	2034      	movs	r0, #52	; 0x34
 800566e:	f7ff ff2b 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x38);
 8005672:	2038      	movs	r0, #56	; 0x38
 8005674:	f7ff ff28 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x06);
 8005678:	2006      	movs	r0, #6
 800567a:	f7ff ff25 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x11);
 800567e:	2011      	movs	r0, #17
 8005680:	f7ff ff22 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x01);
 8005684:	2001      	movs	r0, #1
 8005686:	f7ff ff1f 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x18);
 800568a:	2018      	movs	r0, #24
 800568c:	f7ff ff1c 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x13);
 8005690:	2013      	movs	r0, #19
 8005692:	f7ff ff19 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x00);
 8005696:	2000      	movs	r0, #0
 8005698:	f7ff ff16 	bl	80054c8 <LCD_WritePara.isra.0>
    
    // Power Control 1
    LCD_WriteCmd(0xc0);
 800569c:	20c0      	movs	r0, #192	; 0xc0
 800569e:	f7ff ff39 	bl	8005514 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0x18);
 80056a2:	2018      	movs	r0, #24
 80056a4:	f7ff ff10 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x17);
 80056a8:	2017      	movs	r0, #23
 80056aa:	f7ff ff0d 	bl	80054c8 <LCD_WritePara.isra.0>

    // Power Control 2
    LCD_WriteCmd(0xc1);
 80056ae:	20c1      	movs	r0, #193	; 0xc1
 80056b0:	f7ff ff30 	bl	8005514 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0x41);
 80056b4:	2041      	movs	r0, #65	; 0x41
 80056b6:	f7ff ff07 	bl	80054c8 <LCD_WritePara.isra.0>

    // Power Control 3
    LCD_WriteCmd(0xc5);
 80056ba:	20c5      	movs	r0, #197	; 0xc5
 80056bc:	f7ff ff2a 	bl	8005514 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0x00);
 80056c0:	2000      	movs	r0, #0
 80056c2:	f7ff ff01 	bl	80054c8 <LCD_WritePara.isra.0>

    // VCOM Control
    LCD_WriteCmd(0x1a);
 80056c6:	201a      	movs	r0, #26
 80056c8:	f7ff ff24 	bl	8005514 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0x80);
 80056cc:	2080      	movs	r0, #128	; 0x80
 80056ce:	f7ff fefb 	bl	80054c8 <LCD_WritePara.isra.0>

    // Memory Access Control
    LCD_WriteCmd(0x36);
 80056d2:	2036      	movs	r0, #54	; 0x36
 80056d4:	f7ff ff1e 	bl	8005514 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0x48);
 80056d8:	2048      	movs	r0, #72	; 0x48
 80056da:	f7ff fef5 	bl	80054c8 <LCD_WritePara.isra.0>

    // Pixel Interface Format
    LCD_WriteCmd(0x3a);
 80056de:	203a      	movs	r0, #58	; 0x3a
 80056e0:	f7ff ff18 	bl	8005514 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0x55);
 80056e4:	2055      	movs	r0, #85	; 0x55
 80056e6:	f7ff feef 	bl	80054c8 <LCD_WritePara.isra.0>

    // Interface Mode Control
    LCD_WriteCmd(0xb0);
 80056ea:	20b0      	movs	r0, #176	; 0xb0
 80056ec:	f7ff ff12 	bl	8005514 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0x00);
 80056f0:	2000      	movs	r0, #0
 80056f2:	f7ff fee9 	bl	80054c8 <LCD_WritePara.isra.0>

    // Frame Rate Control
    LCD_WriteCmd(0xb1);
 80056f6:	20b1      	movs	r0, #177	; 0xb1
 80056f8:	f7ff ff0c 	bl	8005514 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0xa0);
 80056fc:	20a0      	movs	r0, #160	; 0xa0
 80056fe:	f7ff fee3 	bl	80054c8 <LCD_WritePara.isra.0>

    // Display Inversion Control
    LCD_WriteCmd(0xb4);
 8005702:	20b4      	movs	r0, #180	; 0xb4
 8005704:	f7ff ff06 	bl	8005514 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0x02);
 8005708:	2002      	movs	r0, #2
 800570a:	f7ff fedd 	bl	80054c8 <LCD_WritePara.isra.0>

    // Display Function Control
    LCD_WriteCmd(0xb6);
 800570e:	20b6      	movs	r0, #182	; 0xb6
 8005710:	f7ff ff00 	bl	8005514 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0x02);
 8005714:	2002      	movs	r0, #2
 8005716:	f7ff fed7 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x02);
 800571a:	2002      	movs	r0, #2
 800571c:	f7ff fed4 	bl	80054c8 <LCD_WritePara.isra.0>

    // Set image function
    LCD_WriteCmd(0xe9);
 8005720:	20e9      	movs	r0, #233	; 0xe9
 8005722:	f7ff fef7 	bl	8005514 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0x00);
 8005726:	2000      	movs	r0, #0
 8005728:	f7ff fece 	bl	80054c8 <LCD_WritePara.isra.0>

    //Adjust Control 3
    LCD_WriteCmd(0xf7);
 800572c:	20f7      	movs	r0, #247	; 0xf7
 800572e:	f7ff fef1 	bl	8005514 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0xa9);
 8005732:	20a9      	movs	r0, #169	; 0xa9
 8005734:	f7ff fec8 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x51);
 8005738:	2051      	movs	r0, #81	; 0x51
 800573a:	f7ff fec5 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x2c);
 800573e:	202c      	movs	r0, #44	; 0x2c
 8005740:	f7ff fec2 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x82);
 8005744:	2082      	movs	r0, #130	; 0x82
 8005746:	f7ff febf 	bl	80054c8 <LCD_WritePara.isra.0>

    // Write_memory_start
    LCD_WriteCmd(0x21);
 800574a:	2021      	movs	r0, #33	; 0x21
 800574c:	f7ff fee2 	bl	8005514 <LCD_WriteCmd.isra.0>
    HAL_Delay(120);
 8005750:	2078      	movs	r0, #120	; 0x78
 8005752:	f000 f9a7 	bl	8005aa4 <HAL_Delay>
    //Exit Sleep
    LCD_WriteCmd(0x11);
 8005756:	2011      	movs	r0, #17
 8005758:	f7ff fedc 	bl	8005514 <LCD_WriteCmd.isra.0>
    HAL_Delay(120);
 800575c:	2078      	movs	r0, #120	; 0x78
 800575e:	f000 f9a1 	bl	8005aa4 <HAL_Delay>

    switch (rotation)
 8005762:	2c02      	cmp	r4, #2
    {
        case LCD_DISPLAY_ROTATION_0:
            LCD_WriteCmd(0x36);
 8005764:	f04f 0036 	mov.w	r0, #54	; 0x36
    switch (rotation)
 8005768:	d036      	beq.n	80057d8 <LCD_Init+0x22c>
 800576a:	2c03      	cmp	r4, #3
 800576c:	d046      	beq.n	80057fc <LCD_Init+0x250>
 800576e:	2c01      	cmp	r4, #1
 8005770:	d036      	beq.n	80057e0 <LCD_Init+0x234>
            LCD_WriteCmd(0x36);
 8005772:	f7ff fecf 	bl	8005514 <LCD_WriteCmd.isra.0>
            LCD_WritePara(0x48);
 8005776:	2048      	movs	r0, #72	; 0x48
            g_lcd_height = 320;
            g_lcd_width  = 480;
            break;
        case LCD_DISPLAY_ROTATION_180:
            LCD_WriteCmd(0x36);
            LCD_WritePara(0x88);
 8005778:	f7ff fea6 	bl	80054c8 <LCD_WritePara.isra.0>
            g_lcd_height = 480;
 800577c:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
            g_lcd_width  = 320;
 8005780:	f44f 72a0 	mov.w	r2, #320	; 0x140
            g_lcd_height = 480;
 8005784:	4920      	ldr	r1, [pc, #128]	; (8005808 <LCD_Init+0x25c>)
            g_lcd_width  = 320;
 8005786:	4b21      	ldr	r3, [pc, #132]	; (800580c <LCD_Init+0x260>)
            g_lcd_height = 480;
 8005788:	6008      	str	r0, [r1, #0]
            g_lcd_width  = 320;
 800578a:	601a      	str	r2, [r3, #0]
            g_lcd_width  = 320;
            break;
    }

    // set_screen_size
    LCD_WriteCmd(0x2a);
 800578c:	202a      	movs	r0, #42	; 0x2a
 800578e:	f7ff fec1 	bl	8005514 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0x00);
 8005792:	2000      	movs	r0, #0
 8005794:	f7ff fe98 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x00);
 8005798:	2000      	movs	r0, #0
 800579a:	f7ff fe95 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x01);
 800579e:	2001      	movs	r0, #1
 80057a0:	f7ff fe92 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x3f);
 80057a4:	203f      	movs	r0, #63	; 0x3f
 80057a6:	f7ff fe8f 	bl	80054c8 <LCD_WritePara.isra.0>

    LCD_WriteCmd(0x2b);
 80057aa:	202b      	movs	r0, #43	; 0x2b
 80057ac:	f7ff feb2 	bl	8005514 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0x00);
 80057b0:	2000      	movs	r0, #0
 80057b2:	f7ff fe89 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x00);
 80057b6:	2000      	movs	r0, #0
 80057b8:	f7ff fe86 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0x01);
 80057bc:	2001      	movs	r0, #1
 80057be:	f7ff fe83 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(0xdf);
 80057c2:	20df      	movs	r0, #223	; 0xdf
 80057c4:	f7ff fe80 	bl	80054c8 <LCD_WritePara.isra.0>

    //Display on
    LCD_WriteCmd(0x29);
 80057c8:	2029      	movs	r0, #41	; 0x29
 80057ca:	f7ff fea3 	bl	8005514 <LCD_WriteCmd.isra.0>
    LCD_WriteCmd(0x21);     

    LCD_WriteCmd(0x29);     
#endif  

}
 80057ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_Delay(120);
 80057d2:	2078      	movs	r0, #120	; 0x78
 80057d4:	f000 b966 	b.w	8005aa4 <HAL_Delay>
            LCD_WriteCmd(0x36);
 80057d8:	f7ff fe9c 	bl	8005514 <LCD_WriteCmd.isra.0>
            LCD_WritePara(0x88);
 80057dc:	2088      	movs	r0, #136	; 0x88
 80057de:	e7cb      	b.n	8005778 <LCD_Init+0x1cc>
            LCD_WriteCmd(0x36);
 80057e0:	f7ff fe98 	bl	8005514 <LCD_WriteCmd.isra.0>
            LCD_WritePara(0xe8);
 80057e4:	20e8      	movs	r0, #232	; 0xe8
            LCD_WritePara(0x28);
 80057e6:	f7ff fe6f 	bl	80054c8 <LCD_WritePara.isra.0>
            g_lcd_height = 320;
 80057ea:	f44f 70a0 	mov.w	r0, #320	; 0x140
            g_lcd_width  = 480;
 80057ee:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
            g_lcd_height = 320;
 80057f2:	4905      	ldr	r1, [pc, #20]	; (8005808 <LCD_Init+0x25c>)
            g_lcd_width  = 480;
 80057f4:	4b05      	ldr	r3, [pc, #20]	; (800580c <LCD_Init+0x260>)
            g_lcd_height = 320;
 80057f6:	6008      	str	r0, [r1, #0]
            g_lcd_width  = 480;
 80057f8:	601a      	str	r2, [r3, #0]
            break;
 80057fa:	e7c7      	b.n	800578c <LCD_Init+0x1e0>
            LCD_WriteCmd(0x36);
 80057fc:	f7ff fe8a 	bl	8005514 <LCD_WriteCmd.isra.0>
            LCD_WritePara(0x28);
 8005800:	2028      	movs	r0, #40	; 0x28
 8005802:	e7f0      	b.n	80057e6 <LCD_Init+0x23a>
 8005804:	42020400 	.word	0x42020400
 8005808:	2000a770 	.word	0x2000a770
 800580c:	2000a774 	.word	0x2000a774

08005810 <LCD_GetInfo>:
 * -----------------------------------------------
 * 2024/02/01        V1.0            
 ***********************************************************************/
void LCD_GetInfo(uint32_t *pWidth, uint32_t *pHeight)
{
    *pHeight = g_lcd_height;
 8005810:	4a03      	ldr	r2, [pc, #12]	; (8005820 <LCD_GetInfo+0x10>)
    *pWidth  = g_lcd_width;
 8005812:	4b04      	ldr	r3, [pc, #16]	; (8005824 <LCD_GetInfo+0x14>)
    *pHeight = g_lcd_height;
 8005814:	6812      	ldr	r2, [r2, #0]
    *pWidth  = g_lcd_width;
 8005816:	681b      	ldr	r3, [r3, #0]
    *pHeight = g_lcd_height;
 8005818:	600a      	str	r2, [r1, #0]
    *pWidth  = g_lcd_width;
 800581a:	6003      	str	r3, [r0, #0]
}
 800581c:	4770      	bx	lr
 800581e:	bf00      	nop
 8005820:	2000a770 	.word	0x2000a770
 8005824:	2000a774 	.word	0x2000a774

08005828 <LCD_SetWindows>:
 *                   
 * -----------------------------------------------
 * 2024/02/01        V1.0            
 ***********************************************************************/
void LCD_SetWindows(uint32_t x1, uint32_t y1, uint32_t x2, uint32_t y2)
{
 8005828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800582a:	4607      	mov	r7, r0
 800582c:	4616      	mov	r6, r2
 800582e:	460d      	mov	r5, r1
 8005830:	461c      	mov	r4, r3
    LCD_WriteCmd(0x2a);
 8005832:	202a      	movs	r0, #42	; 0x2a
 8005834:	f7ff fe6e 	bl	8005514 <LCD_WriteCmd.isra.0>
    LCD_WritePara((x1 >> 8) & 0xFF);
 8005838:	f3c7 2007 	ubfx	r0, r7, #8, #8
 800583c:	f7ff fe44 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(x1 & 0xFF);
 8005840:	b2f8      	uxtb	r0, r7
 8005842:	f7ff fe41 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara((x2 >> 8) & 0xFF);
 8005846:	f3c6 2007 	ubfx	r0, r6, #8, #8
 800584a:	f7ff fe3d 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(x2 & 0xFF);
 800584e:	b2f0      	uxtb	r0, r6
 8005850:	f7ff fe3a 	bl	80054c8 <LCD_WritePara.isra.0>
    

    LCD_WriteCmd(0x2b);
 8005854:	202b      	movs	r0, #43	; 0x2b
 8005856:	f7ff fe5d 	bl	8005514 <LCD_WriteCmd.isra.0>
    LCD_WritePara((y1 >> 8) & 0xFF);
 800585a:	f3c5 2007 	ubfx	r0, r5, #8, #8
 800585e:	f7ff fe33 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(y1 & 0xFF);
 8005862:	b2e8      	uxtb	r0, r5
 8005864:	f7ff fe30 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara((y2 >> 8) & 0xFF);
 8005868:	f3c4 2007 	ubfx	r0, r4, #8, #8
 800586c:	f7ff fe2c 	bl	80054c8 <LCD_WritePara.isra.0>
    LCD_WritePara(y2 & 0xFF);
 8005870:	b2e0      	uxtb	r0, r4
 8005872:	f7ff fe29 	bl	80054c8 <LCD_WritePara.isra.0>

    LCD_WriteCmd(0x2C);
}
 8005876:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    LCD_WriteCmd(0x2C);
 800587a:	202c      	movs	r0, #44	; 0x2c
 800587c:	f7ff be4a 	b.w	8005514 <LCD_WriteCmd.isra.0>

08005880 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005880:	480d      	ldr	r0, [pc, #52]	; (80058b8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005882:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005884:	f008 fce4 	bl	800e250 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005888:	480c      	ldr	r0, [pc, #48]	; (80058bc <LoopForever+0x6>)
  ldr r1, =_edata
 800588a:	490d      	ldr	r1, [pc, #52]	; (80058c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800588c:	4a0d      	ldr	r2, [pc, #52]	; (80058c4 <LoopForever+0xe>)
  movs r3, #0
 800588e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005890:	e002      	b.n	8005898 <LoopCopyDataInit>

08005892 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005892:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005894:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005896:	3304      	adds	r3, #4

08005898 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005898:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800589a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800589c:	d3f9      	bcc.n	8005892 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800589e:	4a0a      	ldr	r2, [pc, #40]	; (80058c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80058a0:	4c0a      	ldr	r4, [pc, #40]	; (80058cc <LoopForever+0x16>)
  movs r3, #0
 80058a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80058a4:	e001      	b.n	80058aa <LoopFillZerobss>

080058a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80058a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80058a8:	3204      	adds	r2, #4

080058aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80058aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80058ac:	d3fb      	bcc.n	80058a6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80058ae:	f00c f9f5 	bl	8011c9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80058b2:	f7fc fce1 	bl	8002278 <main>

080058b6 <LoopForever>:

LoopForever:
    b LoopForever
 80058b6:	e7fe      	b.n	80058b6 <LoopForever>
  ldr   r0, =_estack
 80058b8:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80058bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80058c0:	20000c10 	.word	0x20000c10
  ldr r2, =_sidata
 80058c4:	0801989c 	.word	0x0801989c
  ldr r2, =_sbss
 80058c8:	20000c10 	.word	0x20000c10
  ldr r4, =_ebss
 80058cc:	2000b458 	.word	0x2000b458

080058d0 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80058d0:	e7fe      	b.n	80058d0 <ADC1_IRQHandler>
	...

080058d4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80058d4:	b510      	push	{r4, lr}
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80058d6:	2003      	movs	r0, #3
 80058d8:	f000 f834 	bl	8005944 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80058dc:	f001 ff56 	bl	800778c <HAL_RCC_GetSysClockFreq>
 80058e0:	4603      	mov	r3, r0
 80058e2:	4a0c      	ldr	r2, [pc, #48]	; (8005914 <HAL_Init+0x40>)
 80058e4:	480c      	ldr	r0, [pc, #48]	; (8005918 <HAL_Init+0x44>)
 80058e6:	6a12      	ldr	r2, [r2, #32]
 80058e8:	490c      	ldr	r1, [pc, #48]	; (800591c <HAL_Init+0x48>)
 80058ea:	f002 020f 	and.w	r2, r2, #15
 80058ee:	5c82      	ldrb	r2, [r0, r2]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80058f0:	2004      	movs	r0, #4
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80058f2:	40d3      	lsrs	r3, r2
 80058f4:	600b      	str	r3, [r1, #0]
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80058f6:	f000 f897 	bl	8005a28 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80058fa:	200f      	movs	r0, #15
 80058fc:	f006 ffc6 	bl	800c88c <HAL_InitTick>
 8005900:	b110      	cbz	r0, 8005908 <HAL_Init+0x34>
  {
    return HAL_ERROR;
 8005902:	2401      	movs	r4, #1
  /* Init the low level hardware */
  HAL_MspInit();

  /* Return function status */
  return HAL_OK;
}
 8005904:	4620      	mov	r0, r4
 8005906:	bd10      	pop	{r4, pc}
 8005908:	4604      	mov	r4, r0
  HAL_MspInit();
 800590a:	f000 fe9b 	bl	8006644 <HAL_MspInit>
}
 800590e:	4620      	mov	r0, r4
 8005910:	bd10      	pop	{r4, pc}
 8005912:	bf00      	nop
 8005914:	44020c00 	.word	0x44020c00
 8005918:	08018d28 	.word	0x08018d28
 800591c:	200001e4 	.word	0x200001e4

08005920 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8005920:	4a03      	ldr	r2, [pc, #12]	; (8005930 <HAL_IncTick+0x10>)
 8005922:	4b04      	ldr	r3, [pc, #16]	; (8005934 <HAL_IncTick+0x14>)
 8005924:	6811      	ldr	r1, [r2, #0]
 8005926:	781b      	ldrb	r3, [r3, #0]
 8005928:	440b      	add	r3, r1
 800592a:	6013      	str	r3, [r2, #0]
}
 800592c:	4770      	bx	lr
 800592e:	bf00      	nop
 8005930:	2000a778 	.word	0x2000a778
 8005934:	200001dc 	.word	0x200001dc

08005938 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8005938:	4b01      	ldr	r3, [pc, #4]	; (8005940 <HAL_GetTick+0x8>)
 800593a:	6818      	ldr	r0, [r3, #0]
}
 800593c:	4770      	bx	lr
 800593e:	bf00      	nop
 8005940:	2000a778 	.word	0x2000a778

08005944 <HAL_NVIC_SetPriorityGrouping>:
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005944:	f64f 0cff 	movw	ip, #63743	; 0xf8ff
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005948:	4906      	ldr	r1, [pc, #24]	; (8005964 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800594a:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800594c:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800594e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005952:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005956:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005958:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800595c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8005960:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8005962:	4770      	bx	lr
 8005964:	e000ed00 	.word	0xe000ed00

08005968 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005968:	4b1c      	ldr	r3, [pc, #112]	; (80059dc <HAL_NVIC_SetPriority+0x74>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800596a:	b500      	push	{lr}
 800596c:	68db      	ldr	r3, [r3, #12]
 800596e:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005972:	f1c3 0e07 	rsb	lr, r3, #7
 8005976:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800597a:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800597e:	bf28      	it	cs
 8005980:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005984:	f1bc 0f06 	cmp.w	ip, #6
 8005988:	d91b      	bls.n	80059c2 <HAL_NVIC_SetPriority+0x5a>

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800598a:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800598e:	3b03      	subs	r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005990:	fa0c fc03 	lsl.w	ip, ip, r3
 8005994:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005998:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800599c:	fa0c fc0e 	lsl.w	ip, ip, lr
 80059a0:	ea21 010c 	bic.w	r1, r1, ip
 80059a4:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80059a6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80059a8:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80059ac:	db0c      	blt.n	80059c8 <HAL_NVIC_SetPriority+0x60>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80059ae:	0109      	lsls	r1, r1, #4
 80059b0:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80059b4:	b2c9      	uxtb	r1, r1
 80059b6:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80059ba:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80059be:	f85d fb04 	ldr.w	pc, [sp], #4
 80059c2:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80059c4:	4613      	mov	r3, r2
 80059c6:	e7e7      	b.n	8005998 <HAL_NVIC_SetPriority+0x30>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80059c8:	4b05      	ldr	r3, [pc, #20]	; (80059e0 <HAL_NVIC_SetPriority+0x78>)
 80059ca:	f000 000f 	and.w	r0, r0, #15
 80059ce:	0109      	lsls	r1, r1, #4
 80059d0:	b2c9      	uxtb	r1, r1
 80059d2:	4403      	add	r3, r0
 80059d4:	7619      	strb	r1, [r3, #24]
 80059d6:	f85d fb04 	ldr.w	pc, [sp], #4
 80059da:	bf00      	nop
 80059dc:	e000ed00 	.word	0xe000ed00
 80059e0:	e000ecfc 	.word	0xe000ecfc

080059e4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80059e4:	2800      	cmp	r0, #0
 80059e6:	db07      	blt.n	80059f8 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80059e8:	2301      	movs	r3, #1
 80059ea:	f000 011f 	and.w	r1, r0, #31
 80059ee:	4a03      	ldr	r2, [pc, #12]	; (80059fc <HAL_NVIC_EnableIRQ+0x18>)
 80059f0:	0940      	lsrs	r0, r0, #5
 80059f2:	408b      	lsls	r3, r1
 80059f4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80059f8:	4770      	bx	lr
 80059fa:	bf00      	nop
 80059fc:	e000e100 	.word	0xe000e100

08005a00 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005a00:	2800      	cmp	r0, #0
 8005a02:	db0d      	blt.n	8005a20 <HAL_NVIC_DisableIRQ+0x20>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005a04:	2201      	movs	r2, #1
 8005a06:	4907      	ldr	r1, [pc, #28]	; (8005a24 <HAL_NVIC_DisableIRQ+0x24>)
 8005a08:	0943      	lsrs	r3, r0, #5
 8005a0a:	f000 001f 	and.w	r0, r0, #31
 8005a0e:	3320      	adds	r3, #32
 8005a10:	fa02 f000 	lsl.w	r0, r2, r0
 8005a14:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8005a18:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005a1c:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8005a20:	4770      	bx	lr
 8005a22:	bf00      	nop
 8005a24:	e000e100 	.word	0xe000e100

08005a28 <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8005a28:	2804      	cmp	r0, #4
 8005a2a:	d813      	bhi.n	8005a54 <HAL_SYSTICK_CLKSourceConfig+0x2c>
 8005a2c:	e8df f000 	tbb	[pc, r0]
 8005a30:	12031a2a 	.word	0x12031a2a
 8005a34:	13          	.byte	0x13
 8005a35:	00          	.byte	0x00
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
      break;
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8005a36:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
 8005a3a:	690b      	ldr	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8005a3c:	4a18      	ldr	r2, [pc, #96]	; (8005aa0 <HAL_SYSTICK_CLKSourceConfig+0x78>)
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8005a3e:	f023 0304 	bic.w	r3, r3, #4
 8005a42:	610b      	str	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8005a44:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
 8005a48:	f023 030c 	bic.w	r3, r3, #12
 8005a4c:	f043 0308 	orr.w	r3, r3, #8
 8005a50:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
      break;
    default:
      /* Nothing to do */
      break;
  }
}
 8005a54:	4770      	bx	lr
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8005a56:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8005a5a:	6913      	ldr	r3, [r2, #16]
 8005a5c:	f043 0304 	orr.w	r3, r3, #4
 8005a60:	6113      	str	r3, [r2, #16]
      break;
 8005a62:	4770      	bx	lr
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8005a64:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
 8005a68:	690b      	ldr	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8005a6a:	4a0d      	ldr	r2, [pc, #52]	; (8005aa0 <HAL_SYSTICK_CLKSourceConfig+0x78>)
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8005a6c:	f023 0304 	bic.w	r3, r3, #4
 8005a70:	610b      	str	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8005a72:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
 8005a76:	f023 030c 	bic.w	r3, r3, #12
 8005a7a:	f043 0304 	orr.w	r3, r3, #4
 8005a7e:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
      break;
 8005a82:	4770      	bx	lr
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8005a84:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
 8005a88:	690b      	ldr	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8005a8a:	4a05      	ldr	r2, [pc, #20]	; (8005aa0 <HAL_SYSTICK_CLKSourceConfig+0x78>)
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8005a8c:	f023 0304 	bic.w	r3, r3, #4
 8005a90:	610b      	str	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8005a92:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
 8005a96:	f023 030c 	bic.w	r3, r3, #12
 8005a9a:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
      break;
 8005a9e:	4770      	bx	lr
 8005aa0:	44020c00 	.word	0x44020c00

08005aa4 <HAL_Delay>:
#include "main.h"

void HAL_Delay(uint32_t Delay)
{
 8005aa4:	b570      	push	{r4, r5, r6, lr}
 8005aa6:	4606      	mov	r6, r0
  uint32_t tickstart = HAL_GetTick();
 8005aa8:	f7ff ff46 	bl	8005938 <HAL_GetTick>
  uint32_t wait = Delay - 1;//1ms
 8005aac:	1e75      	subs	r5, r6, #1
  uint32_t tickstart = HAL_GetTick();
 8005aae:	4604      	mov	r4, r0

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005ab0:	b116      	cbz	r6, 8005ab8 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8005ab2:	4b04      	ldr	r3, [pc, #16]	; (8005ac4 <HAL_Delay+0x20>)
 8005ab4:	781b      	ldrb	r3, [r3, #0]
 8005ab6:	441d      	add	r5, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005ab8:	f7ff ff3e 	bl	8005938 <HAL_GetTick>
 8005abc:	1b00      	subs	r0, r0, r4
 8005abe:	42a8      	cmp	r0, r5
 8005ac0:	d3fa      	bcc.n	8005ab8 <HAL_Delay+0x14>
  {
  }
}
 8005ac2:	bd70      	pop	{r4, r5, r6, pc}
 8005ac4:	200001dc 	.word	0x200001dc

08005ac8 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 8005ac8:	b570      	push	{r4, r5, r6, lr}
 8005aca:	4604      	mov	r4, r0
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8005acc:	f7ff ff34 	bl	8005938 <HAL_GetTick>

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8005ad0:	2c00      	cmp	r4, #0
 8005ad2:	f000 8148 	beq.w	8005d66 <HAL_DMA_Init+0x29e>
  if (hdma->Init.Mode == DMA_PFCTRL)
  {
    assert_param(IS_DMA_PFREQ_INSTANCE(hdma->Instance));
  }
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8005ad6:	4605      	mov	r5, r0
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005ad8:	2000      	movs	r0, #0

  /* Initialize the callbacks */
  if (hdma->State == HAL_DMA_STATE_RESET)
 8005ada:	f894 1054 	ldrb.w	r1, [r4, #84]	; 0x54
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8005ade:	6823      	ldr	r3, [r4, #0]
  if (hdma->State == HAL_DMA_STATE_RESET)
 8005ae0:	f001 02ff 	and.w	r2, r1, #255	; 0xff
  __HAL_UNLOCK(hdma);
 8005ae4:	f884 004c 	strb.w	r0, [r4, #76]	; 0x4c
  if (hdma->State == HAL_DMA_STATE_RESET)
 8005ae8:	2900      	cmp	r1, #0
 8005aea:	f000 80d5 	beq.w	8005c98 <HAL_DMA_Init+0x1d0>
    hdma->XferAbortCallback    = NULL;
    hdma->XferSuspendCallback  = NULL;
  }

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005aee:	2202      	movs	r2, #2
 8005af0:	f884 2054 	strb.w	r2, [r4, #84]	; 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 8005af4:	695a      	ldr	r2, [r3, #20]
 8005af6:	f042 0206 	orr.w	r2, r2, #6
 8005afa:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8005afc:	e006      	b.n	8005b0c <HAL_DMA_Init+0x44>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8005afe:	f7ff ff1b 	bl	8005938 <HAL_GetTick>
 8005b02:	1b43      	subs	r3, r0, r5
 8005b04:	2b05      	cmp	r3, #5
 8005b06:	f200 8124 	bhi.w	8005d52 <HAL_DMA_Init+0x28a>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8005b0a:	6823      	ldr	r3, [r4, #0]
 8005b0c:	695a      	ldr	r2, [r3, #20]
 8005b0e:	07d2      	lsls	r2, r2, #31
 8005b10:	d4f5      	bmi.n	8005afe <HAL_DMA_Init+0x36>

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8005b12:	6959      	ldr	r1, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8005b14:	6962      	ldr	r2, [r4, #20]
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8005b16:	f421 0143 	bic.w	r1, r1, #12779520	; 0xc30000
 8005b1a:	e9d4 5007 	ldrd	r5, r0, [r4, #28]
 8005b1e:	4301      	orrs	r1, r0
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8005b20:	6920      	ldr	r0, [r4, #16]
 8005b22:	432a      	orrs	r2, r5
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8005b24:	6159      	str	r1, [r3, #20]
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8005b26:	69a1      	ldr	r1, [r4, #24]
 8005b28:	4302      	orrs	r2, r0
 8005b2a:	4311      	orrs	r1, r2

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8005b2c:	4a8f      	ldr	r2, [pc, #572]	; (8005d6c <HAL_DMA_Init+0x2a4>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	f000 80b8 	beq.w	8005ca4 <HAL_DMA_Init+0x1dc>
 8005b34:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	f000 80b3 	beq.w	8005ca4 <HAL_DMA_Init+0x1dc>
 8005b3e:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005b42:	3280      	adds	r2, #128	; 0x80
 8005b44:	4293      	cmp	r3, r2
 8005b46:	f000 80ad 	beq.w	8005ca4 <HAL_DMA_Init+0x1dc>
 8005b4a:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	f000 80a8 	beq.w	8005ca4 <HAL_DMA_Init+0x1dc>
 8005b54:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005b58:	3280      	adds	r2, #128	; 0x80
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	f000 80a2 	beq.w	8005ca4 <HAL_DMA_Init+0x1dc>
 8005b60:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005b64:	4293      	cmp	r3, r2
 8005b66:	f000 809d 	beq.w	8005ca4 <HAL_DMA_Init+0x1dc>
 8005b6a:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005b6e:	3280      	adds	r2, #128	; 0x80
 8005b70:	4293      	cmp	r3, r2
 8005b72:	f000 8097 	beq.w	8005ca4 <HAL_DMA_Init+0x1dc>
 8005b76:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	f000 8092 	beq.w	8005ca4 <HAL_DMA_Init+0x1dc>
 8005b80:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005b84:	3280      	adds	r2, #128	; 0x80
 8005b86:	4293      	cmp	r3, r2
 8005b88:	f000 808c 	beq.w	8005ca4 <HAL_DMA_Init+0x1dc>
 8005b8c:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005b90:	4293      	cmp	r3, r2
 8005b92:	f000 8087 	beq.w	8005ca4 <HAL_DMA_Init+0x1dc>
 8005b96:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005b9a:	3280      	adds	r2, #128	; 0x80
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	f000 8081 	beq.w	8005ca4 <HAL_DMA_Init+0x1dc>
 8005ba2:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d07c      	beq.n	8005ca4 <HAL_DMA_Init+0x1dc>
 8005baa:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005bae:	3280      	adds	r2, #128	; 0x80
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d077      	beq.n	8005ca4 <HAL_DMA_Init+0x1dc>
 8005bb4:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d073      	beq.n	8005ca4 <HAL_DMA_Init+0x1dc>
 8005bbc:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005bc0:	3280      	adds	r2, #128	; 0x80
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d06e      	beq.n	8005ca4 <HAL_DMA_Init+0x1dc>
 8005bc6:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d06a      	beq.n	8005ca4 <HAL_DMA_Init+0x1dc>
 8005bce:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005bd2:	f502 6248 	add.w	r2, r2, #3200	; 0xc80
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d064      	beq.n	8005ca4 <HAL_DMA_Init+0x1dc>
 8005bda:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d060      	beq.n	8005ca4 <HAL_DMA_Init+0x1dc>
 8005be2:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005be6:	3280      	adds	r2, #128	; 0x80
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d05b      	beq.n	8005ca4 <HAL_DMA_Init+0x1dc>
 8005bec:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d057      	beq.n	8005ca4 <HAL_DMA_Init+0x1dc>
 8005bf4:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005bf8:	3280      	adds	r2, #128	; 0x80
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d052      	beq.n	8005ca4 <HAL_DMA_Init+0x1dc>
 8005bfe:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d04e      	beq.n	8005ca4 <HAL_DMA_Init+0x1dc>
 8005c06:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005c0a:	3280      	adds	r2, #128	; 0x80
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d049      	beq.n	8005ca4 <HAL_DMA_Init+0x1dc>
 8005c10:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d045      	beq.n	8005ca4 <HAL_DMA_Init+0x1dc>
 8005c18:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005c1c:	3280      	adds	r2, #128	; 0x80
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d040      	beq.n	8005ca4 <HAL_DMA_Init+0x1dc>
 8005c22:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d03c      	beq.n	8005ca4 <HAL_DMA_Init+0x1dc>
 8005c2a:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005c2e:	3280      	adds	r2, #128	; 0x80
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d037      	beq.n	8005ca4 <HAL_DMA_Init+0x1dc>
 8005c34:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d033      	beq.n	8005ca4 <HAL_DMA_Init+0x1dc>
 8005c3c:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005c40:	3280      	adds	r2, #128	; 0x80
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d02e      	beq.n	8005ca4 <HAL_DMA_Init+0x1dc>
 8005c46:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d02a      	beq.n	8005ca4 <HAL_DMA_Init+0x1dc>
 8005c4e:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005c52:	3280      	adds	r2, #128	; 0x80
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d025      	beq.n	8005ca4 <HAL_DMA_Init+0x1dc>
 8005c58:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d021      	beq.n	8005ca4 <HAL_DMA_Init+0x1dc>
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
#if defined (DMA_CTR1_SSEC)
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8005c60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
#else
  WRITE_REG(hdma->Instance->CTR1, tmpreg);
#endif /* DMA_CTR1_SSEC */

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8005c62:	68a0      	ldr	r0, [r4, #8]
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8005c64:	f002 2280 	and.w	r2, r2, #2147516416	; 0x80008000
 8005c68:	430a      	orrs	r2, r1
 8005c6a:	641a      	str	r2, [r3, #64]	; 0x40
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8005c6c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8005c6e:	7921      	ldrb	r1, [r4, #4]
 8005c70:	4302      	orrs	r2, r0
 8005c72:	4311      	orrs	r1, r2

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005c74:	68e2      	ldr	r2, [r4, #12]
 8005c76:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8005c7a:	f000 8111 	beq.w	8005ea0 <HAL_DMA_Init+0x3d8>
    {
      tmpreg |= DMA_CTR2_DREQ;
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 8005c7e:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8005c82:	d06d      	beq.n	8005d60 <HAL_DMA_Init+0x298>
                                    DMA_CTR2_PFREQ | DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   |
                                    DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8005c84:	2000      	movs	r0, #0
  tmpreg |= hdma->Init.Mode;
 8005c86:	6b65      	ldr	r5, [r4, #52]	; 0x34
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8005c88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c8a:	4e39      	ldr	r6, [pc, #228]	; (8005d70 <HAL_DMA_Init+0x2a8>)
 8005c8c:	4329      	orrs	r1, r5
 8005c8e:	4032      	ands	r2, r6
 8005c90:	430a      	orrs	r2, r1
 8005c92:	645a      	str	r2, [r3, #68]	; 0x44
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8005c94:	6498      	str	r0, [r3, #72]	; 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8005c96:	e054      	b.n	8005d42 <HAL_DMA_Init+0x27a>
    hdma->XferHalfCpltCallback = NULL;
 8005c98:	e9c4 2218 	strd	r2, r2, [r4, #96]	; 0x60
    hdma->XferAbortCallback    = NULL;
 8005c9c:	e9c4 221a 	strd	r2, r2, [r4, #104]	; 0x68
    hdma->XferSuspendCallback  = NULL;
 8005ca0:	6722      	str	r2, [r4, #112]	; 0x70
 8005ca2:	e724      	b.n	8005aee <HAL_DMA_Init+0x26>
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8005ca4:	e9d4 0209 	ldrd	r0, r2, [r4, #36]	; 0x24
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8005ca8:	3a01      	subs	r2, #1
 8005caa:	0512      	lsls	r2, r2, #20
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8005cac:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8005cae:	3801      	subs	r0, #1
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8005cb0:	f002 727c 	and.w	r2, r2, #66060288	; 0x3f00000
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8005cb4:	6c1e      	ldr	r6, [r3, #64]	; 0x40
 8005cb6:	430a      	orrs	r2, r1
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8005cb8:	0101      	lsls	r1, r0, #4
 8005cba:	f401 717c 	and.w	r1, r1, #1008	; 0x3f0
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8005cbe:	432a      	orrs	r2, r5
 8005cc0:	430a      	orrs	r2, r1
 8005cc2:	f006 2080 	and.w	r0, r6, #2147516416	; 0x80008000
 8005cc6:	4302      	orrs	r2, r0
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8005cc8:	68a1      	ldr	r1, [r4, #8]
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8005cca:	641a      	str	r2, [r3, #64]	; 0x40
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8005ccc:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8005cce:	7920      	ldrb	r0, [r4, #4]
 8005cd0:	430a      	orrs	r2, r1
 8005cd2:	ea42 0100 	orr.w	r1, r2, r0
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005cd6:	68e2      	ldr	r2, [r4, #12]
 8005cd8:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8005cdc:	d04c      	beq.n	8005d78 <HAL_DMA_Init+0x2b0>
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 8005cde:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8005ce2:	d03d      	beq.n	8005d60 <HAL_DMA_Init+0x298>
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8005ce4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ce6:	4822      	ldr	r0, [pc, #136]	; (8005d70 <HAL_DMA_Init+0x2a8>)
  tmpreg |= hdma->Init.Mode;
 8005ce8:	6b65      	ldr	r5, [r4, #52]	; 0x34
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8005cea:	4002      	ands	r2, r0
 8005cec:	432a      	orrs	r2, r5
 8005cee:	430a      	orrs	r2, r1
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8005cf0:	2100      	movs	r1, #0
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8005cf2:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8005cf4:	4a1f      	ldr	r2, [pc, #124]	; (8005d74 <HAL_DMA_Init+0x2ac>)
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8005cf6:	6499      	str	r1, [r3, #72]	; 0x48
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d01f      	beq.n	8005d3c <HAL_DMA_Init+0x274>
 8005cfc:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d01b      	beq.n	8005d3c <HAL_DMA_Init+0x274>
 8005d04:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005d08:	3280      	adds	r2, #128	; 0x80
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d016      	beq.n	8005d3c <HAL_DMA_Init+0x274>
 8005d0e:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d012      	beq.n	8005d3c <HAL_DMA_Init+0x274>
 8005d16:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005d1a:	f502 6278 	add.w	r2, r2, #3968	; 0xf80
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d00c      	beq.n	8005d3c <HAL_DMA_Init+0x274>
 8005d22:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d008      	beq.n	8005d3c <HAL_DMA_Init+0x274>
 8005d2a:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005d2e:	3280      	adds	r2, #128	; 0x80
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d003      	beq.n	8005d3c <HAL_DMA_Init+0x274>
 8005d34:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d102      	bne.n	8005d42 <HAL_DMA_Init+0x27a>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 8005d40:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8005d42:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8005d44:	2201      	movs	r2, #1
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8005d46:	67d8      	str	r0, [r3, #124]	; 0x7c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005d48:	65a0      	str	r0, [r4, #88]	; 0x58
  hdma->State = HAL_DMA_STATE_READY;
 8005d4a:	f884 2054 	strb.w	r2, [r4, #84]	; 0x54
  hdma->Mode = hdma->Init.Mode;
 8005d4e:	6525      	str	r5, [r4, #80]	; 0x50
}
 8005d50:	bd70      	pop	{r4, r5, r6, pc}
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005d52:	2210      	movs	r2, #16
      hdma->State = HAL_DMA_STATE_ERROR;
 8005d54:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005d56:	65a2      	str	r2, [r4, #88]	; 0x58
      hdma->State = HAL_DMA_STATE_ERROR;
 8005d58:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
      return HAL_ERROR;
 8005d5c:	2001      	movs	r0, #1
}
 8005d5e:	bd70      	pop	{r4, r5, r6, pc}
    tmpreg |= DMA_CTR2_SWREQ;
 8005d60:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8005d64:	e7be      	b.n	8005ce4 <HAL_DMA_Init+0x21c>
    return HAL_ERROR;
 8005d66:	2001      	movs	r0, #1
}
 8005d68:	bd70      	pop	{r4, r5, r6, pc}
 8005d6a:	bf00      	nop
 8005d6c:	40020050 	.word	0x40020050
 8005d70:	3cc02100 	.word	0x3cc02100
 8005d74:	40020350 	.word	0x40020350
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8005d78:	4a50      	ldr	r2, [pc, #320]	; (8005ebc <HAL_DMA_Init+0x3f4>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	f000 809a 	beq.w	8005eb4 <HAL_DMA_Init+0x3ec>
 8005d80:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005d84:	4293      	cmp	r3, r2
 8005d86:	f000 8095 	beq.w	8005eb4 <HAL_DMA_Init+0x3ec>
 8005d8a:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005d8e:	3280      	adds	r2, #128	; 0x80
 8005d90:	4293      	cmp	r3, r2
 8005d92:	f000 808f 	beq.w	8005eb4 <HAL_DMA_Init+0x3ec>
 8005d96:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	f000 808a 	beq.w	8005eb4 <HAL_DMA_Init+0x3ec>
 8005da0:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005da4:	3280      	adds	r2, #128	; 0x80
 8005da6:	4293      	cmp	r3, r2
 8005da8:	f000 8084 	beq.w	8005eb4 <HAL_DMA_Init+0x3ec>
 8005dac:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d07f      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
 8005db4:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005db8:	3280      	adds	r2, #128	; 0x80
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d07a      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
 8005dbe:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d076      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
 8005dc6:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005dca:	3280      	adds	r2, #128	; 0x80
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d071      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
 8005dd0:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d06d      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
 8005dd8:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005ddc:	3280      	adds	r2, #128	; 0x80
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d068      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
 8005de2:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d064      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
 8005dea:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005dee:	3280      	adds	r2, #128	; 0x80
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d05f      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
 8005df4:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d05b      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
 8005dfc:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005e00:	3280      	adds	r2, #128	; 0x80
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d056      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
 8005e06:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d052      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
 8005e0e:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005e12:	f502 6248 	add.w	r2, r2, #3200	; 0xc80
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d04c      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
 8005e1a:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d048      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
 8005e22:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005e26:	3280      	adds	r2, #128	; 0x80
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d043      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
 8005e2c:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d03f      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
 8005e34:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005e38:	3280      	adds	r2, #128	; 0x80
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d03a      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
 8005e3e:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d036      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
 8005e46:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005e4a:	3280      	adds	r2, #128	; 0x80
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d031      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
 8005e50:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d02d      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
 8005e58:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005e5c:	3280      	adds	r2, #128	; 0x80
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d028      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
 8005e62:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d024      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
 8005e6a:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005e6e:	3280      	adds	r2, #128	; 0x80
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d01f      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
 8005e74:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d01b      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
 8005e7c:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005e80:	3280      	adds	r2, #128	; 0x80
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d016      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
 8005e86:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d012      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
 8005e8e:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005e92:	3280      	adds	r2, #128	; 0x80
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d00d      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
 8005e98:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d009      	beq.n	8005eb4 <HAL_DMA_Init+0x3ec>
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8005ea0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ea2:	4807      	ldr	r0, [pc, #28]	; (8005ec0 <HAL_DMA_Init+0x3f8>)
  tmpreg |= hdma->Init.Mode;
 8005ea4:	6b65      	ldr	r5, [r4, #52]	; 0x34
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8005ea6:	4002      	ands	r2, r0
 8005ea8:	432a      	orrs	r2, r5
 8005eaa:	430a      	orrs	r2, r1
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8005eac:	2100      	movs	r1, #0
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8005eae:	645a      	str	r2, [r3, #68]	; 0x44
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8005eb0:	6499      	str	r1, [r3, #72]	; 0x48
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8005eb2:	e746      	b.n	8005d42 <HAL_DMA_Init+0x27a>
      tmpreg |= DMA_CTR2_DREQ;
 8005eb4:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8005eb8:	e714      	b.n	8005ce4 <HAL_DMA_Init+0x21c>
 8005eba:	bf00      	nop
 8005ebc:	40020050 	.word	0x40020050
 8005ec0:	3cc02100 	.word	0x3cc02100

08005ec4 <HAL_DMA_DeInit>:
{
 8005ec4:	b570      	push	{r4, r5, r6, lr}
 8005ec6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8005ec8:	f7ff fd36 	bl	8005938 <HAL_GetTick>
  if (hdma == NULL)
 8005ecc:	2c00      	cmp	r4, #0
 8005ece:	d06b      	beq.n	8005fa8 <HAL_DMA_DeInit+0xe4>
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8005ed0:	6826      	ldr	r6, [r4, #0]
 8005ed2:	4605      	mov	r5, r0
  __HAL_DMA_DISABLE(hdma);
 8005ed4:	6973      	ldr	r3, [r6, #20]
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8005ed6:	4632      	mov	r2, r6
  __HAL_DMA_DISABLE(hdma);
 8005ed8:	f043 0306 	orr.w	r3, r3, #6
 8005edc:	6173      	str	r3, [r6, #20]
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8005ede:	e005      	b.n	8005eec <HAL_DMA_DeInit+0x28>
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8005ee0:	f7ff fd2a 	bl	8005938 <HAL_GetTick>
 8005ee4:	1b43      	subs	r3, r0, r5
 8005ee6:	2b05      	cmp	r3, #5
 8005ee8:	d857      	bhi.n	8005f9a <HAL_DMA_DeInit+0xd6>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8005eea:	6822      	ldr	r2, [r4, #0]
 8005eec:	6953      	ldr	r3, [r2, #20]
 8005eee:	f013 0301 	ands.w	r3, r3, #1
 8005ef2:	d1f5      	bne.n	8005ee0 <HAL_DMA_DeInit+0x1c>
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8005ef4:	492d      	ldr	r1, [pc, #180]	; (8005fac <HAL_DMA_DeInit+0xe8>)
  hdma->Instance->CLBAR = 0U;
 8005ef6:	6013      	str	r3, [r2, #0]
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8005ef8:	428a      	cmp	r2, r1
  hdma->Instance->CCR   = 0U;
 8005efa:	6153      	str	r3, [r2, #20]
  hdma->Instance->CTR1  = 0U;
 8005efc:	6413      	str	r3, [r2, #64]	; 0x40
  hdma->Instance->CTR2  = 0U;
 8005efe:	6453      	str	r3, [r2, #68]	; 0x44
  hdma->Instance->CBR1  = 0U;
 8005f00:	6493      	str	r3, [r2, #72]	; 0x48
  hdma->Instance->CSAR  = 0U;
 8005f02:	64d3      	str	r3, [r2, #76]	; 0x4c
  hdma->Instance->CDAR  = 0U;
 8005f04:	6513      	str	r3, [r2, #80]	; 0x50
  hdma->Instance->CLLR  = 0U;
 8005f06:	67d3      	str	r3, [r2, #124]	; 0x7c
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8005f08:	d01e      	beq.n	8005f48 <HAL_DMA_DeInit+0x84>
 8005f0a:	4b29      	ldr	r3, [pc, #164]	; (8005fb0 <HAL_DMA_DeInit+0xec>)
 8005f0c:	429a      	cmp	r2, r3
 8005f0e:	d01b      	beq.n	8005f48 <HAL_DMA_DeInit+0x84>
 8005f10:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8005f14:	3380      	adds	r3, #128	; 0x80
 8005f16:	429a      	cmp	r2, r3
 8005f18:	d016      	beq.n	8005f48 <HAL_DMA_DeInit+0x84>
 8005f1a:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 8005f1e:	429a      	cmp	r2, r3
 8005f20:	d012      	beq.n	8005f48 <HAL_DMA_DeInit+0x84>
 8005f22:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8005f26:	f503 6378 	add.w	r3, r3, #3968	; 0xf80
 8005f2a:	429a      	cmp	r2, r3
 8005f2c:	d00c      	beq.n	8005f48 <HAL_DMA_DeInit+0x84>
 8005f2e:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 8005f32:	429a      	cmp	r2, r3
 8005f34:	d008      	beq.n	8005f48 <HAL_DMA_DeInit+0x84>
 8005f36:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8005f3a:	3380      	adds	r3, #128	; 0x80
 8005f3c:	429a      	cmp	r2, r3
 8005f3e:	d003      	beq.n	8005f48 <HAL_DMA_DeInit+0x84>
 8005f40:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d102      	bne.n	8005f4e <HAL_DMA_DeInit+0x8a>
    hdma->Instance->CTR3 = 0U;
 8005f48:	2300      	movs	r3, #0
 8005f4a:	6553      	str	r3, [r2, #84]	; 0x54
    hdma->Instance->CBR2 = 0U;
 8005f4c:	6593      	str	r3, [r2, #88]	; 0x58
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
 8005f4e:	2001      	movs	r0, #1
 8005f50:	f3c2 030b 	ubfx	r3, r2, #0, #12
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8005f54:	f426 667f 	bic.w	r6, r6, #4080	; 0xff0
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
 8005f58:	3b50      	subs	r3, #80	; 0x50
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8005f5a:	f026 060f 	bic.w	r6, r6, #15
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
 8005f5e:	f3c3 13c4 	ubfx	r3, r3, #7, #5
 8005f62:	6871      	ldr	r1, [r6, #4]
 8005f64:	fa00 f303 	lsl.w	r3, r0, r3
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8005f68:	f44f 40fe 	mov.w	r0, #32512	; 0x7f00
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
 8005f6c:	ea21 0103 	bic.w	r1, r1, r3
  hdma->XferCpltCallback     = NULL;
 8005f70:	2300      	movs	r3, #0
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
 8005f72:	6071      	str	r1, [r6, #4]
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8005f74:	60d0      	str	r0, [r2, #12]
  if (hdma->Parent != NULL)
 8005f76:	6de2      	ldr	r2, [r4, #92]	; 0x5c
  hdma->XferHalfCpltCallback = NULL;
 8005f78:	e9c4 3318 	strd	r3, r3, [r4, #96]	; 0x60
  hdma->XferAbortCallback    = NULL;
 8005f7c:	e9c4 331a 	strd	r3, r3, [r4, #104]	; 0x68
  hdma->LinkedListQueue = NULL;
 8005f80:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  if (hdma->Parent != NULL)
 8005f84:	b102      	cbz	r2, 8005f88 <HAL_DMA_DeInit+0xc4>
    hdma->Parent = NULL;
 8005f86:	65e3      	str	r3, [r4, #92]	; 0x5c
  hdma->Mode = DMA_NORMAL;
 8005f88:	2300      	movs	r3, #0
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f8a:	65a3      	str	r3, [r4, #88]	; 0x58
  __HAL_UNLOCK(hdma);
 8005f8c:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
  hdma->State = HAL_DMA_STATE_RESET;
 8005f90:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
  return HAL_OK;
 8005f94:	4618      	mov	r0, r3
  hdma->Mode = DMA_NORMAL;
 8005f96:	6523      	str	r3, [r4, #80]	; 0x50
}
 8005f98:	bd70      	pop	{r4, r5, r6, pc}
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005f9a:	2210      	movs	r2, #16
      hdma->State = HAL_DMA_STATE_ERROR;
 8005f9c:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005f9e:	65a2      	str	r2, [r4, #88]	; 0x58
      hdma->State = HAL_DMA_STATE_ERROR;
 8005fa0:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
      return HAL_ERROR;
 8005fa4:	2001      	movs	r0, #1
}
 8005fa6:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8005fa8:	2001      	movs	r0, #1
}
 8005faa:	bd70      	pop	{r4, r5, r6, pc}
 8005fac:	40020350 	.word	0x40020350
 8005fb0:	50020350 	.word	0x50020350

08005fb4 <HAL_DMA_Start_IT>:
  if (hdma == NULL)
 8005fb4:	2800      	cmp	r0, #0
 8005fb6:	d043      	beq.n	8006040 <HAL_DMA_Start_IT+0x8c>
{
 8005fb8:	b530      	push	{r4, r5, lr}
  if (hdma->Mode != DMA_NORMAL)
 8005fba:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8005fbc:	4684      	mov	ip, r0
 8005fbe:	2c00      	cmp	r4, #0
 8005fc0:	d134      	bne.n	800602c <HAL_DMA_Start_IT+0x78>
  __HAL_LOCK(hdma);
 8005fc2:	f890 004c 	ldrb.w	r0, [r0, #76]	; 0x4c
 8005fc6:	2801      	cmp	r0, #1
 8005fc8:	d038      	beq.n	800603c <HAL_DMA_Start_IT+0x88>
 8005fca:	2001      	movs	r0, #1
  if (hdma->State == HAL_DMA_STATE_READY)
 8005fcc:	f89c e054 	ldrb.w	lr, [ip, #84]	; 0x54
  __HAL_LOCK(hdma);
 8005fd0:	f88c 004c 	strb.w	r0, [ip, #76]	; 0x4c
  if (hdma->State == HAL_DMA_STATE_READY)
 8005fd4:	4586      	cmp	lr, r0
 8005fd6:	d12b      	bne.n	8006030 <HAL_DMA_Start_IT+0x7c>
    hdma->State = HAL_DMA_STATE_BUSY;
 8005fd8:	2002      	movs	r0, #2
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8005fda:	f44f 45fe 	mov.w	r5, #32512	; 0x7f00
    hdma->State = HAL_DMA_STATE_BUSY;
 8005fde:	f88c 0054 	strb.w	r0, [ip, #84]	; 0x54
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005fe2:	f8cc 4058 	str.w	r4, [ip, #88]	; 0x58
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 8005fe6:	f8dc 4000 	ldr.w	r4, [ip]
 8005fea:	b29b      	uxth	r3, r3
 8005fec:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8005fee:	0c00      	lsrs	r0, r0, #16
 8005ff0:	0400      	lsls	r0, r0, #16
 8005ff2:	4303      	orrs	r3, r0
 8005ff4:	64a3      	str	r3, [r4, #72]	; 0x48
    if (hdma->XferHalfCpltCallback != NULL)
 8005ff6:	f8dc 0064 	ldr.w	r0, [ip, #100]	; 0x64
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8005ffa:	60e5      	str	r5, [r4, #12]
  hdma->Instance->CSAR = SrcAddress;
 8005ffc:	64e1      	str	r1, [r4, #76]	; 0x4c
  hdma->Instance->CDAR = DstAddress;
 8005ffe:	6522      	str	r2, [r4, #80]	; 0x50
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8006000:	6963      	ldr	r3, [r4, #20]
 8006002:	f443 43ba 	orr.w	r3, r3, #23808	; 0x5d00
 8006006:	6163      	str	r3, [r4, #20]
    if (hdma->XferHalfCpltCallback != NULL)
 8006008:	b118      	cbz	r0, 8006012 <HAL_DMA_Start_IT+0x5e>
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 800600a:	6963      	ldr	r3, [r4, #20]
 800600c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006010:	6163      	str	r3, [r4, #20]
    if (hdma->XferSuspendCallback != NULL)
 8006012:	f8dc 3070 	ldr.w	r3, [ip, #112]	; 0x70
 8006016:	b11b      	cbz	r3, 8006020 <HAL_DMA_Start_IT+0x6c>
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8006018:	6963      	ldr	r3, [r4, #20]
 800601a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800601e:	6163      	str	r3, [r4, #20]
    __HAL_DMA_ENABLE(hdma);
 8006020:	6963      	ldr	r3, [r4, #20]
  return HAL_OK;
 8006022:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8006024:	f043 0301 	orr.w	r3, r3, #1
 8006028:	6163      	str	r3, [r4, #20]
}
 800602a:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 800602c:	2001      	movs	r0, #1
}
 800602e:	bd30      	pop	{r4, r5, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006030:	2340      	movs	r3, #64	; 0x40
    __HAL_UNLOCK(hdma);
 8006032:	f88c 404c 	strb.w	r4, [ip, #76]	; 0x4c
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006036:	f8cc 3058 	str.w	r3, [ip, #88]	; 0x58
}
 800603a:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(hdma);
 800603c:	2002      	movs	r0, #2
}
 800603e:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8006040:	2001      	movs	r0, #1
}
 8006042:	4770      	bx	lr

08006044 <HAL_DMA_Abort>:
{
 8006044:	b538      	push	{r3, r4, r5, lr}
 8006046:	4604      	mov	r4, r0
  uint32_t tickstart =  HAL_GetTick();
 8006048:	f7ff fc76 	bl	8005938 <HAL_GetTick>
  if (hdma == NULL)
 800604c:	2c00      	cmp	r4, #0
 800604e:	d048      	beq.n	80060e2 <HAL_DMA_Abort+0x9e>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8006050:	f894 3054 	ldrb.w	r3, [r4, #84]	; 0x54
 8006054:	2b02      	cmp	r3, #2
 8006056:	d12b      	bne.n	80060b0 <HAL_DMA_Abort+0x6c>
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8006058:	2105      	movs	r1, #5
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 800605a:	6823      	ldr	r3, [r4, #0]
 800605c:	4605      	mov	r5, r0
 800605e:	695a      	ldr	r2, [r3, #20]
 8006060:	f042 0204 	orr.w	r2, r2, #4
 8006064:	615a      	str	r2, [r3, #20]
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8006066:	f884 1054 	strb.w	r1, [r4, #84]	; 0x54
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800606a:	e005      	b.n	8006078 <HAL_DMA_Abort+0x34>
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 800606c:	f7ff fc64 	bl	8005938 <HAL_GetTick>
 8006070:	1b43      	subs	r3, r0, r5
 8006072:	2b05      	cmp	r3, #5
 8006074:	d823      	bhi.n	80060be <HAL_DMA_Abort+0x7a>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8006076:	6823      	ldr	r3, [r4, #0]
 8006078:	691a      	ldr	r2, [r3, #16]
 800607a:	0491      	lsls	r1, r2, #18
 800607c:	d5f6      	bpl.n	800606c <HAL_DMA_Abort+0x28>
    hdma->State = HAL_DMA_STATE_ABORT;
 800607e:	2504      	movs	r5, #4
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8006080:	f44f 40fe 	mov.w	r0, #32512	; 0x7f00
    hdma->State = HAL_DMA_STATE_READY;
 8006084:	2101      	movs	r1, #1
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8006086:	695a      	ldr	r2, [r3, #20]
 8006088:	f042 0202 	orr.w	r2, r2, #2
 800608c:	615a      	str	r2, [r3, #20]
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800608e:	6d22      	ldr	r2, [r4, #80]	; 0x50
    hdma->State = HAL_DMA_STATE_ABORT;
 8006090:	f884 5054 	strb.w	r5, [r4, #84]	; 0x54
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8006094:	0612      	lsls	r2, r2, #24
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8006096:	60d8      	str	r0, [r3, #12]
    hdma->State = HAL_DMA_STATE_READY;
 8006098:	f884 1054 	strb.w	r1, [r4, #84]	; 0x54
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800609c:	d503      	bpl.n	80060a6 <HAL_DMA_Abort+0x62>
      hdma->Instance->CBR1 = 0U;
 800609e:	2200      	movs	r2, #0
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80060a0:	6f60      	ldr	r0, [r4, #116]	; 0x74
 80060a2:	7301      	strb	r1, [r0, #12]
      hdma->Instance->CBR1 = 0U;
 80060a4:	649a      	str	r2, [r3, #72]	; 0x48
    __HAL_UNLOCK(hdma);
 80060a6:	2300      	movs	r3, #0
 80060a8:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
  return HAL_OK;
 80060ac:	4618      	mov	r0, r3
}
 80060ae:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_UNLOCK(hdma);
 80060b0:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80060b2:	2220      	movs	r2, #32
    __HAL_UNLOCK(hdma);
 80060b4:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
    return HAL_ERROR;
 80060b8:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80060ba:	65a2      	str	r2, [r4, #88]	; 0x58
}
 80060bc:	bd38      	pop	{r3, r4, r5, pc}
        hdma->State = HAL_DMA_STATE_ERROR;
 80060be:	2103      	movs	r1, #3
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 80060c0:	6da3      	ldr	r3, [r4, #88]	; 0x58
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80060c2:	6d22      	ldr	r2, [r4, #80]	; 0x50
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 80060c4:	f043 0310 	orr.w	r3, r3, #16
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80060c8:	0610      	lsls	r0, r2, #24
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 80060ca:	65a3      	str	r3, [r4, #88]	; 0x58
        hdma->State = HAL_DMA_STATE_ERROR;
 80060cc:	f884 1054 	strb.w	r1, [r4, #84]	; 0x54
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80060d0:	d502      	bpl.n	80060d8 <HAL_DMA_Abort+0x94>
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80060d2:	2201      	movs	r2, #1
 80060d4:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80060d6:	731a      	strb	r2, [r3, #12]
        __HAL_UNLOCK(hdma);
 80060d8:	2300      	movs	r3, #0
 80060da:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
        return HAL_ERROR;
 80060de:	2001      	movs	r0, #1
}
 80060e0:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80060e2:	2001      	movs	r0, #1
}
 80060e4:	bd38      	pop	{r3, r4, r5, pc}
 80060e6:	bf00      	nop

080060e8 <HAL_DMA_Abort_IT>:
  if (hdma == NULL)
 80060e8:	4603      	mov	r3, r0
 80060ea:	b190      	cbz	r0, 8006112 <HAL_DMA_Abort_IT+0x2a>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80060ec:	f890 2054 	ldrb.w	r2, [r0, #84]	; 0x54
 80060f0:	2a02      	cmp	r2, #2
 80060f2:	d003      	beq.n	80060fc <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80060f4:	2220      	movs	r2, #32
    return HAL_ERROR;
 80060f6:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80060f8:	659a      	str	r2, [r3, #88]	; 0x58
    return HAL_ERROR;
 80060fa:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_ABORT;
 80060fc:	2104      	movs	r1, #4
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80060fe:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8006100:	f883 1054 	strb.w	r1, [r3, #84]	; 0x54
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8006104:	6953      	ldr	r3, [r2, #20]
  return HAL_OK;
 8006106:	2000      	movs	r0, #0
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8006108:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800610c:	430b      	orrs	r3, r1
 800610e:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 8006110:	4770      	bx	lr
    return HAL_ERROR;
 8006112:	2001      	movs	r0, #1
}
 8006114:	4770      	bx	lr
 8006116:	bf00      	nop

08006118 <HAL_DMA_IRQHandler>:
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8006118:	2101      	movs	r1, #1
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 800611a:	6803      	ldr	r3, [r0, #0]
{
 800611c:	b510      	push	{r4, lr}
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 800611e:	f3c3 020b 	ubfx	r2, r3, #0, #12
{
 8006122:	4604      	mov	r4, r0
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8006124:	f423 607f 	bic.w	r0, r3, #4080	; 0xff0
 8006128:	f020 000f 	bic.w	r0, r0, #15
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 800612c:	3a50      	subs	r2, #80	; 0x50
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 800612e:	68c0      	ldr	r0, [r0, #12]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8006130:	f3c2 12c4 	ubfx	r2, r2, #7, #5
 8006134:	fa01 f202 	lsl.w	r2, r1, r2
  if (global_active_flag_ns == 0U)
 8006138:	4202      	tst	r2, r0
 800613a:	f000 80a4 	beq.w	8006286 <HAL_DMA_IRQHandler+0x16e>
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U)
 800613e:	691a      	ldr	r2, [r3, #16]
 8006140:	0552      	lsls	r2, r2, #21
 8006142:	d508      	bpl.n	8006156 <HAL_DMA_IRQHandler+0x3e>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8006144:	695a      	ldr	r2, [r3, #20]
 8006146:	0550      	lsls	r0, r2, #21
 8006148:	d505      	bpl.n	8006156 <HAL_DMA_IRQHandler+0x3e>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 800614a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800614e:	60da      	str	r2, [r3, #12]
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 8006150:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8006152:	430a      	orrs	r2, r1
 8006154:	65a2      	str	r2, [r4, #88]	; 0x58
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U)
 8006156:	691a      	ldr	r2, [r3, #16]
 8006158:	0511      	lsls	r1, r2, #20
 800615a:	d509      	bpl.n	8006170 <HAL_DMA_IRQHandler+0x58>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 800615c:	695a      	ldr	r2, [r3, #20]
 800615e:	0512      	lsls	r2, r2, #20
 8006160:	d506      	bpl.n	8006170 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8006162:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006166:	60da      	str	r2, [r3, #12]
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 8006168:	6da2      	ldr	r2, [r4, #88]	; 0x58
 800616a:	f042 0202 	orr.w	r2, r2, #2
 800616e:	65a2      	str	r2, [r4, #88]	; 0x58
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U)
 8006170:	691a      	ldr	r2, [r3, #16]
 8006172:	04d0      	lsls	r0, r2, #19
 8006174:	d509      	bpl.n	800618a <HAL_DMA_IRQHandler+0x72>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8006176:	695a      	ldr	r2, [r3, #20]
 8006178:	04d1      	lsls	r1, r2, #19
 800617a:	d506      	bpl.n	800618a <HAL_DMA_IRQHandler+0x72>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 800617c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006180:	60da      	str	r2, [r3, #12]
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8006182:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8006184:	f042 0204 	orr.w	r2, r2, #4
 8006188:	65a2      	str	r2, [r4, #88]	; 0x58
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U)
 800618a:	691a      	ldr	r2, [r3, #16]
 800618c:	0452      	lsls	r2, r2, #17
 800618e:	d509      	bpl.n	80061a4 <HAL_DMA_IRQHandler+0x8c>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8006190:	695a      	ldr	r2, [r3, #20]
 8006192:	0450      	lsls	r0, r2, #17
 8006194:	d506      	bpl.n	80061a4 <HAL_DMA_IRQHandler+0x8c>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8006196:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800619a:	60da      	str	r2, [r3, #12]
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 800619c:	6da2      	ldr	r2, [r4, #88]	; 0x58
 800619e:	f042 0208 	orr.w	r2, r2, #8
 80061a2:	65a2      	str	r2, [r4, #88]	; 0x58
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U)
 80061a4:	691a      	ldr	r2, [r3, #16]
 80061a6:	0591      	lsls	r1, r2, #22
 80061a8:	d50a      	bpl.n	80061c0 <HAL_DMA_IRQHandler+0xa8>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80061aa:	695a      	ldr	r2, [r3, #20]
 80061ac:	0592      	lsls	r2, r2, #22
 80061ae:	d507      	bpl.n	80061c0 <HAL_DMA_IRQHandler+0xa8>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 80061b0:	f44f 7100 	mov.w	r1, #512	; 0x200
      if (hdma->XferHalfCpltCallback != NULL)
 80061b4:	6e62      	ldr	r2, [r4, #100]	; 0x64
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 80061b6:	60d9      	str	r1, [r3, #12]
      if (hdma->XferHalfCpltCallback != NULL)
 80061b8:	b112      	cbz	r2, 80061c0 <HAL_DMA_IRQHandler+0xa8>
        hdma->XferHalfCpltCallback(hdma);
 80061ba:	4620      	mov	r0, r4
 80061bc:	4790      	blx	r2
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U)
 80061be:	6823      	ldr	r3, [r4, #0]
 80061c0:	691a      	ldr	r2, [r3, #16]
 80061c2:	0490      	lsls	r0, r2, #18
 80061c4:	d511      	bpl.n	80061ea <HAL_DMA_IRQHandler+0xd2>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 80061c6:	695a      	ldr	r2, [r3, #20]
 80061c8:	0491      	lsls	r1, r2, #18
 80061ca:	d50e      	bpl.n	80061ea <HAL_DMA_IRQHandler+0xd2>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 80061cc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80061d0:	60da      	str	r2, [r3, #12]
      if (hdma->State == HAL_DMA_STATE_ABORT)
 80061d2:	f894 2054 	ldrb.w	r2, [r4, #84]	; 0x54
 80061d6:	2a04      	cmp	r2, #4
 80061d8:	d03d      	beq.n	8006256 <HAL_DMA_IRQHandler+0x13e>
        hdma->State = HAL_DMA_STATE_SUSPEND;
 80061da:	2105      	movs	r1, #5
        if (hdma->XferSuspendCallback != NULL)
 80061dc:	6f22      	ldr	r2, [r4, #112]	; 0x70
        hdma->State = HAL_DMA_STATE_SUSPEND;
 80061de:	f884 1054 	strb.w	r1, [r4, #84]	; 0x54
        if (hdma->XferSuspendCallback != NULL)
 80061e2:	b112      	cbz	r2, 80061ea <HAL_DMA_IRQHandler+0xd2>
          hdma->XferSuspendCallback(hdma);
 80061e4:	4620      	mov	r0, r4
 80061e6:	4790      	blx	r2
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U)
 80061e8:	6823      	ldr	r3, [r4, #0]
 80061ea:	691a      	ldr	r2, [r3, #16]
 80061ec:	05d0      	lsls	r0, r2, #23
 80061ee:	d518      	bpl.n	8006222 <HAL_DMA_IRQHandler+0x10a>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80061f0:	695a      	ldr	r2, [r3, #20]
 80061f2:	05d1      	lsls	r1, r2, #23
 80061f4:	d515      	bpl.n	8006222 <HAL_DMA_IRQHandler+0x10a>
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80061f6:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80061f8:	0612      	lsls	r2, r2, #24
 80061fa:	d545      	bpl.n	8006288 <HAL_DMA_IRQHandler+0x170>
        if (hdma->Instance->CLLR == 0U)
 80061fc:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80061fe:	b932      	cbnz	r2, 800620e <HAL_DMA_IRQHandler+0xf6>
          if (hdma->Instance->CBR1 == 0U)
 8006200:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006202:	b922      	cbnz	r2, 800620e <HAL_DMA_IRQHandler+0xf6>
            hdma->State = HAL_DMA_STATE_READY;
 8006204:	2201      	movs	r2, #1
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8006206:	6f61      	ldr	r1, [r4, #116]	; 0x74
            hdma->State = HAL_DMA_STATE_READY;
 8006208:	f884 2054 	strb.w	r2, [r4, #84]	; 0x54
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800620c:	730a      	strb	r2, [r1, #12]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 800620e:	f44f 7040 	mov.w	r0, #768	; 0x300
      __HAL_UNLOCK(hdma);
 8006212:	2100      	movs	r1, #0
      if (hdma->XferCpltCallback != NULL)
 8006214:	6e22      	ldr	r2, [r4, #96]	; 0x60
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8006216:	60d8      	str	r0, [r3, #12]
      __HAL_UNLOCK(hdma);
 8006218:	f884 104c 	strb.w	r1, [r4, #76]	; 0x4c
      if (hdma->XferCpltCallback != NULL)
 800621c:	b10a      	cbz	r2, 8006222 <HAL_DMA_IRQHandler+0x10a>
        hdma->XferCpltCallback(hdma);
 800621e:	4620      	mov	r0, r4
 8006220:	4790      	blx	r2
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006222:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006224:	2b00      	cmp	r3, #0
 8006226:	d02e      	beq.n	8006286 <HAL_DMA_IRQHandler+0x16e>
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8006228:	6822      	ldr	r2, [r4, #0]
    hdma->State = HAL_DMA_STATE_READY;
 800622a:	2101      	movs	r1, #1
    hdma->Instance->CCR |= DMA_CCR_RESET;
 800622c:	6953      	ldr	r3, [r2, #20]
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800622e:	6d20      	ldr	r0, [r4, #80]	; 0x50
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8006230:	f043 0302 	orr.w	r3, r3, #2
 8006234:	6153      	str	r3, [r2, #20]
    __HAL_UNLOCK(hdma);
 8006236:	2200      	movs	r2, #0
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8006238:	0603      	lsls	r3, r0, #24
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800623a:	bf48      	it	mi
 800623c:	6f63      	ldrmi	r3, [r4, #116]	; 0x74
    hdma->State = HAL_DMA_STATE_READY;
 800623e:	f884 1054 	strb.w	r1, [r4, #84]	; 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8006242:	bf48      	it	mi
 8006244:	7319      	strbmi	r1, [r3, #12]
    if (hdma->XferErrorCallback != NULL)
 8006246:	6ea3      	ldr	r3, [r4, #104]	; 0x68
    __HAL_UNLOCK(hdma);
 8006248:	f884 204c 	strb.w	r2, [r4, #76]	; 0x4c
    if (hdma->XferErrorCallback != NULL)
 800624c:	b1db      	cbz	r3, 8006286 <HAL_DMA_IRQHandler+0x16e>
      hdma->XferErrorCallback(hdma);
 800624e:	4620      	mov	r0, r4
}
 8006250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hdma->XferErrorCallback(hdma);
 8006254:	4718      	bx	r3
        hdma->State = HAL_DMA_STATE_READY;
 8006256:	2101      	movs	r1, #1
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8006258:	695a      	ldr	r2, [r3, #20]
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800625a:	6d20      	ldr	r0, [r4, #80]	; 0x50
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 800625c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006260:	615a      	str	r2, [r3, #20]
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8006262:	695a      	ldr	r2, [r3, #20]
 8006264:	f042 0202 	orr.w	r2, r2, #2
 8006268:	615a      	str	r2, [r3, #20]
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800626a:	0602      	lsls	r2, r0, #24
        hdma->State = HAL_DMA_STATE_READY;
 800626c:	f884 1054 	strb.w	r1, [r4, #84]	; 0x54
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8006270:	d503      	bpl.n	800627a <HAL_DMA_IRQHandler+0x162>
          hdma->Instance->CBR1 = 0U;
 8006272:	2200      	movs	r2, #0
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8006274:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8006276:	7301      	strb	r1, [r0, #12]
          hdma->Instance->CBR1 = 0U;
 8006278:	649a      	str	r2, [r3, #72]	; 0x48
        __HAL_UNLOCK(hdma);
 800627a:	2200      	movs	r2, #0
        if (hdma->XferAbortCallback != NULL)
 800627c:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
        __HAL_UNLOCK(hdma);
 800627e:	f884 204c 	strb.w	r2, [r4, #76]	; 0x4c
        if (hdma->XferAbortCallback != NULL)
 8006282:	2b00      	cmp	r3, #0
 8006284:	d1e3      	bne.n	800624e <HAL_DMA_IRQHandler+0x136>
}
 8006286:	bd10      	pop	{r4, pc}
        if (hdma->Instance->CBR1 == 0U)
 8006288:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800628a:	2a00      	cmp	r2, #0
 800628c:	d1bf      	bne.n	800620e <HAL_DMA_IRQHandler+0xf6>
          hdma->State = HAL_DMA_STATE_READY;
 800628e:	2201      	movs	r2, #1
 8006290:	f884 2054 	strb.w	r2, [r4, #84]	; 0x54
 8006294:	e7bb      	b.n	800620e <HAL_DMA_IRQHandler+0xf6>
 8006296:	bf00      	nop

08006298 <HAL_DMA_ConfigChannelAttributes>:
  if (hdma == NULL)
 8006298:	b1e8      	cbz	r0, 80062d6 <HAL_DMA_ConfigChannelAttributes+0x3e>
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 800629a:	f011 0310 	ands.w	r3, r1, #16
 800629e:	d018      	beq.n	80062d2 <HAL_DMA_ConfigChannelAttributes+0x3a>
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80062a0:	f04f 0c01 	mov.w	ip, #1
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 80062a4:	6803      	ldr	r3, [r0, #0]
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 80062a6:	f001 0111 	and.w	r1, r1, #17
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80062aa:	f3c3 020b 	ubfx	r2, r3, #0, #12
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 80062ae:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80062b2:	f023 030f 	bic.w	r3, r3, #15
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80062b6:	3a50      	subs	r2, #80	; 0x50
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 80062b8:	2911      	cmp	r1, #17
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80062ba:	f3c2 12c4 	ubfx	r2, r2, #7, #5
      p_dma_instance->PRIVCFGR |= channel_idx;
 80062be:	6859      	ldr	r1, [r3, #4]
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80062c0:	fa0c f202 	lsl.w	r2, ip, r2
      p_dma_instance->PRIVCFGR |= channel_idx;
 80062c4:	bf0c      	ite	eq
 80062c6:	430a      	orreq	r2, r1
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 80062c8:	ea21 0202 	bicne.w	r2, r1, r2
  return HAL_OK;
 80062cc:	2000      	movs	r0, #0
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 80062ce:	605a      	str	r2, [r3, #4]
 80062d0:	4770      	bx	lr
  return HAL_OK;
 80062d2:	4618      	mov	r0, r3
}
 80062d4:	4770      	bx	lr
    return HAL_ERROR;
 80062d6:	2001      	movs	r0, #1
 80062d8:	4770      	bx	lr
 80062da:	bf00      	nop

080062dc <HAL_DMAEx_List_Start_IT>:
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 80062dc:	b1f8      	cbz	r0, 800631e <HAL_DMAEx_List_Start_IT+0x42>
 80062de:	6f42      	ldr	r2, [r0, #116]	; 0x74
 80062e0:	4603      	mov	r3, r0
 80062e2:	b1e2      	cbz	r2, 800631e <HAL_DMAEx_List_Start_IT+0x42>
  {
    return HAL_ERROR;
  }

  /* Check the DMA Mode is not DMA_NORMAL */
  if (hdma->Mode == DMA_NORMAL)
 80062e4:	6d01      	ldr	r1, [r0, #80]	; 0x50
 80062e6:	b1d1      	cbz	r1, 800631e <HAL_DMAEx_List_Start_IT+0x42>
{
 80062e8:	b410      	push	{r4}
  {
    return HAL_ERROR;
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 80062ea:	f890 0054 	ldrb.w	r0, [r0, #84]	; 0x54
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 80062ee:	6819      	ldr	r1, [r3, #0]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 80062f0:	2801      	cmp	r0, #1
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 80062f2:	694c      	ldr	r4, [r1, #20]
  dma_state = hdma->State;
 80062f4:	fa5f fc80 	uxtb.w	ip, r0
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 80062f8:	d004      	beq.n	8006304 <HAL_DMAEx_List_Start_IT+0x28>
 80062fa:	f1bc 0f02 	cmp.w	ip, #2
 80062fe:	d110      	bne.n	8006322 <HAL_DMAEx_List_Start_IT+0x46>
 8006300:	03e0      	lsls	r0, r4, #15
 8006302:	d50e      	bpl.n	8006322 <HAL_DMAEx_List_Start_IT+0x46>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 8006304:	f893 0054 	ldrb.w	r0, [r3, #84]	; 0x54
 8006308:	2801      	cmp	r0, #1
 800630a:	b2c4      	uxtb	r4, r0
 800630c:	d012      	beq.n	8006334 <HAL_DMAEx_List_Start_IT+0x58>
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 800630e:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8006310:	694b      	ldr	r3, [r1, #20]
 8006312:	f043 0301 	orr.w	r3, r3, #1
 8006316:	614b      	str	r3, [r1, #20]
}
 8006318:	f85d 4b04 	ldr.w	r4, [sp], #4
 800631c:	4770      	bx	lr
    return HAL_ERROR;
 800631e:	2001      	movs	r0, #1
}
 8006320:	4770      	bx	lr
    __HAL_UNLOCK(hdma);
 8006322:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006324:	2140      	movs	r1, #64	; 0x40
    __HAL_UNLOCK(hdma);
 8006326:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    return HAL_ERROR;
 800632a:	2001      	movs	r0, #1
}
 800632c:	f85d 4b04 	ldr.w	r4, [sp], #4
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006330:	6599      	str	r1, [r3, #88]	; 0x58
}
 8006332:	4770      	bx	lr
      __HAL_LOCK(hdma);
 8006334:	f893 004c 	ldrb.w	r0, [r3, #76]	; 0x4c
 8006338:	2801      	cmp	r0, #1
 800633a:	d02b      	beq.n	8006394 <HAL_DMAEx_List_Start_IT+0xb8>
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 800633c:	2000      	movs	r0, #0
      hdma->State                  = HAL_DMA_STATE_BUSY;
 800633e:	f04f 0c02 	mov.w	ip, #2
      __HAL_LOCK(hdma);
 8006342:	f883 404c 	strb.w	r4, [r3, #76]	; 0x4c
      hdma->State                  = HAL_DMA_STATE_BUSY;
 8006346:	f883 c054 	strb.w	ip, [r3, #84]	; 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 800634a:	f882 c00c 	strb.w	ip, [r2, #12]
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 800634e:	6598      	str	r0, [r3, #88]	; 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8006350:	6110      	str	r0, [r2, #16]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8006352:	6948      	ldr	r0, [r1, #20]
      if (hdma->XferHalfCpltCallback != NULL)
 8006354:	6e5c      	ldr	r4, [r3, #100]	; 0x64
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8006356:	f440 40ba 	orr.w	r0, r0, #23808	; 0x5d00
 800635a:	6148      	str	r0, [r1, #20]
      if (hdma->XferHalfCpltCallback != NULL)
 800635c:	b11c      	cbz	r4, 8006366 <HAL_DMAEx_List_Start_IT+0x8a>
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 800635e:	6948      	ldr	r0, [r1, #20]
 8006360:	f440 7000 	orr.w	r0, r0, #512	; 0x200
 8006364:	6148      	str	r0, [r1, #20]
      if (hdma->XferSuspendCallback != NULL)
 8006366:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006368:	b11b      	cbz	r3, 8006372 <HAL_DMAEx_List_Start_IT+0x96>
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 800636a:	694b      	ldr	r3, [r1, #20]
 800636c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006370:	614b      	str	r3, [r1, #20]
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 8006372:	6813      	ldr	r3, [r2, #0]
  else
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 8006374:	4808      	ldr	r0, [pc, #32]	; (8006398 <HAL_DMAEx_List_Start_IT+0xbc>)
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8006376:	6a1c      	ldr	r4, [r3, #32]
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 8006378:	4a08      	ldr	r2, [pc, #32]	; (800639c <HAL_DMAEx_List_Start_IT+0xc0>)
 800637a:	f014 0f02 	tst.w	r4, #2
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 800637e:	f64f 74fc 	movw	r4, #65532	; 0xfffc
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 8006382:	bf08      	it	eq
 8006384:	4602      	moveq	r2, r0
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 8006386:	0c18      	lsrs	r0, r3, #16
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8006388:	4023      	ands	r3, r4
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 800638a:	0400      	lsls	r0, r0, #16
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 800638c:	4313      	orrs	r3, r2
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 800638e:	6008      	str	r0, [r1, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8006390:	67cb      	str	r3, [r1, #124]	; 0x7c
 8006392:	e7bc      	b.n	800630e <HAL_DMAEx_List_Start_IT+0x32>
      __HAL_LOCK(hdma);
 8006394:	2002      	movs	r0, #2
 8006396:	e7bf      	b.n	8006318 <HAL_DMAEx_List_Start_IT+0x3c>
 8006398:	f8010000 	.word	0xf8010000
 800639c:	fe010000 	.word	0xfe010000

080063a0 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80063a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80063a4:	680c      	ldr	r4, [r1, #0]
{
 80063a6:	b083      	sub	sp, #12
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80063a8:	2c00      	cmp	r4, #0
 80063aa:	f000 80c8 	beq.w	800653e <HAL_GPIO_Init+0x19e>
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        tmp = EXTI->EXTICR[position >> 2U];
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80063ae:	4a65      	ldr	r2, [pc, #404]	; (8006544 <HAL_GPIO_Init+0x1a4>)
  uint32_t position = 0U;
 80063b0:	2300      	movs	r3, #0
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80063b2:	ea02 2290 	and.w	r2, r2, r0, lsr #10
        EXTI->EXTICR[position >> 2U] = tmp;

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80063b6:	4e64      	ldr	r6, [pc, #400]	; (8006548 <HAL_GPIO_Init+0x1a8>)
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80063b8:	9201      	str	r2, [sp, #4]
 80063ba:	e068      	b.n	800648e <HAL_GPIO_Init+0xee>
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80063bc:	2703      	movs	r7, #3
      tmp = GPIOx->MODER;
 80063be:	f8d0 b000 	ldr.w	fp, [r0]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80063c2:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80063c6:	fa07 f70c 	lsl.w	r7, r7, ip
 80063ca:	ea2b 0b07 	bic.w	fp, fp, r7
 80063ce:	43ff      	mvns	r7, r7
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80063d0:	f002 0903 	and.w	r9, r2, #3
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80063d4:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80063d8:	fa09 fa0c 	lsl.w	sl, r9, ip
 80063dc:	ea4a 0a0b 	orr.w	sl, sl, fp
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80063e0:	f1be 0f01 	cmp.w	lr, #1
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80063e4:	9700      	str	r7, [sp, #0]
      GPIOx->MODER = tmp;
 80063e6:	f8c0 a000 	str.w	sl, [r0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80063ea:	f240 8088 	bls.w	80064fe <HAL_GPIO_Init+0x15e>
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80063ee:	f1b9 0f03 	cmp.w	r9, #3
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80063f2:	688d      	ldr	r5, [r1, #8]
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80063f4:	f000 809f 	beq.w	8006536 <HAL_GPIO_Init+0x196>
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80063f8:	fa05 f50c 	lsl.w	r5, r5, ip
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80063fc:	9f00      	ldr	r7, [sp, #0]
        tmp = GPIOx->PUPDR;
 80063fe:	f8d0 c00c 	ldr.w	ip, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8006402:	ea0c 0707 	and.w	r7, ip, r7
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8006406:	433d      	orrs	r5, r7
        GPIOx->PUPDR = tmp;
 8006408:	60c5      	str	r5, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800640a:	00d5      	lsls	r5, r2, #3
 800640c:	d53b      	bpl.n	8006486 <HAL_GPIO_Init+0xe6>
        tmp = EXTI->EXTICR[position >> 2U];
 800640e:	f023 0703 	bic.w	r7, r3, #3
 8006412:	f107 4988 	add.w	r9, r7, #1140850688	; 0x44000000
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8006416:	270f      	movs	r7, #15
 8006418:	f003 0503 	and.w	r5, r3, #3
 800641c:	00ed      	lsls	r5, r5, #3
 800641e:	fa07 fe05 	lsl.w	lr, r7, r5
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8006422:	9f01      	ldr	r7, [sp, #4]
 8006424:	f509 3908 	add.w	r9, r9, #139264	; 0x22000
 8006428:	fa07 f505 	lsl.w	r5, r7, r5
        tmp &= ~((uint32_t)iocurrent);
 800642c:	ea6f 0708 	mvn.w	r7, r8
        tmp = EXTI->EXTICR[position >> 2U];
 8006430:	f8d9 c060 	ldr.w	ip, [r9, #96]	; 0x60
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006434:	f412 1f80 	tst.w	r2, #1048576	; 0x100000
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8006438:	ea2c 0c0e 	bic.w	ip, ip, lr
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800643c:	ea45 050c 	orr.w	r5, r5, ip
        EXTI->EXTICR[position >> 2U] = tmp;
 8006440:	f8c9 5060 	str.w	r5, [r9, #96]	; 0x60
        tmp = EXTI->RTSR1;
 8006444:	6835      	ldr	r5, [r6, #0]
        tmp &= ~((uint32_t)iocurrent);
 8006446:	bf0c      	ite	eq
 8006448:	403d      	andeq	r5, r7
        {
          tmp |= iocurrent;
 800644a:	ea48 0505 	orrne.w	r5, r8, r5
        }
        EXTI->RTSR1 = tmp;
 800644e:	6035      	str	r5, [r6, #0]

        tmp = EXTI->FTSR1;
 8006450:	6875      	ldr	r5, [r6, #4]
        tmp &= ~((uint32_t)iocurrent);
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006452:	f412 1f00 	tst.w	r2, #2097152	; 0x200000
        tmp &= ~((uint32_t)iocurrent);
 8006456:	bf0c      	ite	eq
 8006458:	403d      	andeq	r5, r7
        {
          tmp |= iocurrent;
 800645a:	ea48 0505 	orrne.w	r5, r8, r5
        }
        EXTI->FTSR1 = tmp;
 800645e:	6075      	str	r5, [r6, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8006460:	f8d6 5084 	ldr.w	r5, [r6, #132]	; 0x84
        tmp &= ~((uint32_t)iocurrent);
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006464:	f412 3f00 	tst.w	r2, #131072	; 0x20000
        tmp &= ~((uint32_t)iocurrent);
 8006468:	bf0c      	ite	eq
 800646a:	403d      	andeq	r5, r7
        {
          tmp |= iocurrent;
 800646c:	ea48 0505 	orrne.w	r5, r8, r5
        }
        EXTI->EMR1 = tmp;
 8006470:	f8c6 5084 	str.w	r5, [r6, #132]	; 0x84

        tmp = EXTI->IMR1;
 8006474:	f8d6 5080 	ldr.w	r5, [r6, #128]	; 0x80
        tmp &= ~((uint32_t)iocurrent);
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006478:	03d2      	lsls	r2, r2, #15
        tmp &= ~((uint32_t)iocurrent);
 800647a:	bf54      	ite	pl
 800647c:	403d      	andpl	r5, r7
        {
          tmp |= iocurrent;
 800647e:	ea48 0505 	orrmi.w	r5, r8, r5
        }
        EXTI->IMR1 = tmp;
 8006482:	f8c6 5080 	str.w	r5, [r6, #128]	; 0x80
      }
    }

    position++;
 8006486:	3301      	adds	r3, #1
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8006488:	fa34 f203 	lsrs.w	r2, r4, r3
 800648c:	d057      	beq.n	800653e <HAL_GPIO_Init+0x19e>
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 800648e:	2201      	movs	r2, #1
 8006490:	fa02 f503 	lsl.w	r5, r2, r3
    if (iocurrent != 0U)
 8006494:	ea15 0804 	ands.w	r8, r5, r4
 8006498:	d0f5      	beq.n	8006486 <HAL_GPIO_Init+0xe6>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800649a:	684a      	ldr	r2, [r1, #4]
 800649c:	f022 0e10 	bic.w	lr, r2, #16
 80064a0:	f1be 0f02 	cmp.w	lr, #2
 80064a4:	d18a      	bne.n	80063bc <HAL_GPIO_Init+0x1c>
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80064a6:	f04f 090f 	mov.w	r9, #15
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80064aa:	690f      	ldr	r7, [r1, #16]
        tmp = GPIOx->AFR[position >> 3U];
 80064ac:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80064b0:	f003 0c07 	and.w	ip, r3, #7
 80064b4:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80064b8:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80064bc:	f007 070f 	and.w	r7, r7, #15
 80064c0:	fa07 f70c 	lsl.w	r7, r7, ip
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80064c4:	fa09 fc0c 	lsl.w	ip, r9, ip
        tmp = GPIOx->AFR[position >> 3U];
 80064c8:	f8de 9020 	ldr.w	r9, [lr, #32]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80064cc:	ea29 0c0c 	bic.w	ip, r9, ip
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80064d0:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->AFR[position >> 3U] = tmp;
 80064d4:	f8ce 7020 	str.w	r7, [lr, #32]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80064d8:	2703      	movs	r7, #3
      tmp = GPIOx->MODER;
 80064da:	f8d0 a000 	ldr.w	sl, [r0]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80064de:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80064e2:	fa07 f70c 	lsl.w	r7, r7, ip
 80064e6:	ea2a 0a07 	bic.w	sl, sl, r7
 80064ea:	43ff      	mvns	r7, r7
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80064ec:	f002 0903 	and.w	r9, r2, #3
 80064f0:	fa09 fe0c 	lsl.w	lr, r9, ip
 80064f4:	ea4e 0e0a 	orr.w	lr, lr, sl
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80064f8:	9700      	str	r7, [sp, #0]
      GPIOx->MODER = tmp;
 80064fa:	f8c0 e000 	str.w	lr, [r0]
        tmp = GPIOx->OSPEEDR;
 80064fe:	f8d0 e008 	ldr.w	lr, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8006502:	9f00      	ldr	r7, [sp, #0]
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8006504:	f1b9 0f03 	cmp.w	r9, #3
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8006508:	ea0e 0e07 	and.w	lr, lr, r7
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800650c:	68cf      	ldr	r7, [r1, #12]
 800650e:	fa07 fa0c 	lsl.w	sl, r7, ip
 8006512:	ea4a 0e0e 	orr.w	lr, sl, lr
        GPIOx->OSPEEDR = tmp;
 8006516:	f8c0 e008 	str.w	lr, [r0, #8]
        tmp = GPIOx->OTYPER;
 800651a:	f8d0 e004 	ldr.w	lr, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 800651e:	ea2e 0e05 	bic.w	lr, lr, r5
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006522:	f3c2 1500 	ubfx	r5, r2, #4, #1
 8006526:	fa05 f503 	lsl.w	r5, r5, r3
 800652a:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->OTYPER = tmp;
 800652e:	6045      	str	r5, [r0, #4]
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8006530:	688d      	ldr	r5, [r1, #8]
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8006532:	f47f af61 	bne.w	80063f8 <HAL_GPIO_Init+0x58>
 8006536:	2d01      	cmp	r5, #1
 8006538:	f47f af5e 	bne.w	80063f8 <HAL_GPIO_Init+0x58>
 800653c:	e765      	b.n	800640a <HAL_GPIO_Init+0x6a>
  }
}
 800653e:	b003      	add	sp, #12
 8006540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006544:	002f7f7f 	.word	0x002f7f7f
 8006548:	44022000 	.word	0x44022000

0800654c <HAL_GPIO_DeInit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 800654c:	2900      	cmp	r1, #0
 800654e:	d064      	beq.n	800661a <HAL_GPIO_DeInit+0xce>
{
 8006550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0U;
 8006554:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8006556:	f04f 0b01 	mov.w	fp, #1
    if (iocurrent != 0U)
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800655a:	f04f 080f 	mov.w	r8, #15
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 800655e:	4a2f      	ldr	r2, [pc, #188]	; (800661c <HAL_GPIO_DeInit+0xd0>)
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8006560:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 8006620 <HAL_GPIO_DeInit+0xd4>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8006564:	ea02 2a90 	and.w	sl, r2, r0, lsr #10

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
    }

    position++;
 8006568:	f023 0403 	bic.w	r4, r3, #3
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800656c:	f003 0203 	and.w	r2, r3, #3
    iocurrent = (GPIO_Pin) & (1UL << position);
 8006570:	fa0b f503 	lsl.w	r5, fp, r3
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8006574:	00d2      	lsls	r2, r2, #3
 8006576:	f104 4488 	add.w	r4, r4, #1140850688	; 0x44000000
    if (iocurrent != 0U)
 800657a:	ea15 0e01 	ands.w	lr, r5, r1
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800657e:	fa08 f702 	lsl.w	r7, r8, r2
 8006582:	f504 3408 	add.w	r4, r4, #139264	; 0x22000
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8006586:	fa0a f202 	lsl.w	r2, sl, r2
    if (iocurrent != 0U)
 800658a:	d040      	beq.n	800660e <HAL_GPIO_DeInit+0xc2>
      tmp = EXTI->EXTICR[position >> 2U];
 800658c:	6e26      	ldr	r6, [r4, #96]	; 0x60
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800658e:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8006592:	403e      	ands	r6, r7
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8006594:	42b2      	cmp	r2, r6
 8006596:	d11b      	bne.n	80065d0 <HAL_GPIO_DeInit+0x84>
        EXTI->IMR1 &= ~(iocurrent);
 8006598:	f8d9 2080 	ldr.w	r2, [r9, #128]	; 0x80
 800659c:	ea22 020e 	bic.w	r2, r2, lr
 80065a0:	f8c9 2080 	str.w	r2, [r9, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 80065a4:	f8d9 2084 	ldr.w	r2, [r9, #132]	; 0x84
 80065a8:	ea22 020e 	bic.w	r2, r2, lr
 80065ac:	f8c9 2084 	str.w	r2, [r9, #132]	; 0x84
        EXTI->RTSR1 &= ~(iocurrent);
 80065b0:	f8d9 2000 	ldr.w	r2, [r9]
 80065b4:	ea22 020e 	bic.w	r2, r2, lr
 80065b8:	f8c9 2000 	str.w	r2, [r9]
        EXTI->FTSR1 &= ~(iocurrent);
 80065bc:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80065c0:	ea22 020e 	bic.w	r2, r2, lr
 80065c4:	f8c9 2004 	str.w	r2, [r9, #4]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 80065c8:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80065ca:	ea22 0707 	bic.w	r7, r2, r7
 80065ce:	6627      	str	r7, [r4, #96]	; 0x60
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80065d0:	2203      	movs	r2, #3
 80065d2:	6806      	ldr	r6, [r0, #0]
 80065d4:	fa02 f40c 	lsl.w	r4, r2, ip
 80065d8:	4326      	orrs	r6, r4
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80065da:	fa23 f202 	lsr.w	r2, r3, r2
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80065de:	6006      	str	r6, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80065e0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80065e4:	f003 0607 	and.w	r6, r3, #7
 80065e8:	6a17      	ldr	r7, [r2, #32]
 80065ea:	00b6      	lsls	r6, r6, #2
 80065ec:	fa08 f606 	lsl.w	r6, r8, r6
 80065f0:	ea27 0606 	bic.w	r6, r7, r6
 80065f4:	6216      	str	r6, [r2, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80065f6:	6882      	ldr	r2, [r0, #8]
 80065f8:	ea22 0204 	bic.w	r2, r2, r4
 80065fc:	6082      	str	r2, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 80065fe:	6842      	ldr	r2, [r0, #4]
 8006600:	ea22 0505 	bic.w	r5, r2, r5
 8006604:	6045      	str	r5, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8006606:	68c2      	ldr	r2, [r0, #12]
 8006608:	ea22 0404 	bic.w	r4, r2, r4
 800660c:	60c4      	str	r4, [r0, #12]
    position++;
 800660e:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0U)
 8006610:	fa31 f203 	lsrs.w	r2, r1, r3
 8006614:	d1a8      	bne.n	8006568 <HAL_GPIO_DeInit+0x1c>
  }
}
 8006616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800661a:	4770      	bx	lr
 800661c:	002f7f7f 	.word	0x002f7f7f
 8006620:	44022000 	.word	0x44022000

08006624 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006624:	b10a      	cbz	r2, 800662a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006626:	6181      	str	r1, [r0, #24]
 8006628:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800662a:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 800662c:	4770      	bx	lr
 800662e:	bf00      	nop

08006630 <HAL_ICACHE_Enable>:
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8006630:	4a03      	ldr	r2, [pc, #12]	; (8006640 <HAL_ICACHE_Enable+0x10>)

  return HAL_OK;
}
 8006632:	2000      	movs	r0, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8006634:	6813      	ldr	r3, [r2, #0]
 8006636:	f043 0301 	orr.w	r3, r3, #1
 800663a:	6013      	str	r3, [r2, #0]
}
 800663c:	4770      	bx	lr
 800663e:	bf00      	nop
 8006640:	40030400 	.word	0x40030400

08006644 <HAL_MspInit>:
void HAL_MspInit(void)
{
  /* NOTE : This function is generated automatically by STM32CubeMX and eventually
            modified by the user
   */
   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8006644:	2200      	movs	r2, #0
 8006646:	210f      	movs	r1, #15
 8006648:	f06f 0001 	mvn.w	r0, #1
 800664c:	f7ff b98c 	b.w	8005968 <HAL_NVIC_SetPriority>

08006650 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006650:	b570      	push	{r4, r5, r6, lr}
 8006652:	b082      	sub	sp, #8
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006654:	2800      	cmp	r0, #0
 8006656:	d067      	beq.n	8006728 <HAL_PCD_Init+0xd8>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006658:	f890 3295 	ldrb.w	r3, [r0, #661]	; 0x295
 800665c:	4604      	mov	r4, r0
 800665e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006662:	2b00      	cmp	r3, #0
 8006664:	d05b      	beq.n	800671e <HAL_PCD_Init+0xce>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006666:	2303      	movs	r3, #3
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006668:	6820      	ldr	r0, [r4, #0]
  hpcd->State = HAL_PCD_STATE_BUSY;
 800666a:	f884 3295 	strb.w	r3, [r4, #661]	; 0x295
  __HAL_PCD_DISABLE(hpcd);
 800666e:	f007 f85d 	bl	800d72c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006672:	7c23      	ldrb	r3, [r4, #16]
 8006674:	1d25      	adds	r5, r4, #4
 8006676:	f88d 3000 	strb.w	r3, [sp]
 800667a:	6820      	ldr	r0, [r4, #0]
 800667c:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8006680:	f007 f834 	bl	800d6ec <USB_CoreInit>
 8006684:	b130      	cbz	r0, 8006694 <HAL_PCD_Init+0x44>

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
 8006686:	2501      	movs	r5, #1
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006688:	2302      	movs	r3, #2
  }

  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 800668a:	4628      	mov	r0, r5
    hpcd->State = HAL_PCD_STATE_ERROR;
 800668c:	f884 3295 	strb.w	r3, [r4, #661]	; 0x295
}
 8006690:	b002      	add	sp, #8
 8006692:	bd70      	pop	{r4, r5, r6, pc}
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8006694:	4601      	mov	r1, r0
 8006696:	6820      	ldr	r0, [r4, #0]
 8006698:	f007 f852 	bl	800d740 <USB_SetCurrentMode>
 800669c:	2800      	cmp	r0, #0
 800669e:	d1f2      	bne.n	8006686 <HAL_PCD_Init+0x36>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80066a0:	7926      	ldrb	r6, [r4, #4]
 80066a2:	b326      	cbz	r6, 80066ee <HAL_PCD_Init+0x9e>
 80066a4:	4623      	mov	r3, r4
 80066a6:	4622      	mov	r2, r4
    hpcd->IN_ep[i].is_in = 1U;
 80066a8:	f04f 0e01 	mov.w	lr, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80066ac:	4601      	mov	r1, r0
    hpcd->IN_ep[i].num = i;
 80066ae:	7510      	strb	r0, [r2, #20]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80066b0:	3001      	adds	r0, #1
 80066b2:	fa5f fc80 	uxtb.w	ip, r0
 80066b6:	4566      	cmp	r6, ip
    hpcd->IN_ep[i].xfer_buff = 0U;
 80066b8:	e9c2 1109 	strd	r1, r1, [r2, #36]	; 0x24
    hpcd->IN_ep[i].is_in = 1U;
 80066bc:	f882 e015 	strb.w	lr, [r2, #21]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80066c0:	75d1      	strb	r1, [r2, #23]
    hpcd->IN_ep[i].xfer_len = 0U;
 80066c2:	62d1      	str	r1, [r2, #44]	; 0x2c
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80066c4:	f102 0228 	add.w	r2, r2, #40	; 0x28
 80066c8:	d8f1      	bhi.n	80066ae <HAL_PCD_Init+0x5e>
 80066ca:	2100      	movs	r1, #0
    hpcd->OUT_ep[i].is_in = 0U;
 80066cc:	460a      	mov	r2, r1
    hpcd->OUT_ep[i].num = i;
 80066ce:	f883 1154 	strb.w	r1, [r3, #340]	; 0x154
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80066d2:	3101      	adds	r1, #1
 80066d4:	b2c8      	uxtb	r0, r1
 80066d6:	4286      	cmp	r6, r0
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80066d8:	e9c3 2259 	strd	r2, r2, [r3, #356]	; 0x164
    hpcd->OUT_ep[i].is_in = 0U;
 80066dc:	f883 2155 	strb.w	r2, [r3, #341]	; 0x155
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80066e0:	f883 2157 	strb.w	r2, [r3, #343]	; 0x157
    hpcd->OUT_ep[i].xfer_len = 0U;
 80066e4:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80066e8:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80066ec:	d8ef      	bhi.n	80066ce <HAL_PCD_Init+0x7e>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80066ee:	7c23      	ldrb	r3, [r4, #16]
 80066f0:	6820      	ldr	r0, [r4, #0]
 80066f2:	f88d 3000 	strb.w	r3, [sp]
 80066f6:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 80066fa:	f007 f833 	bl	800d764 <USB_DevInit>
 80066fe:	4605      	mov	r5, r0
 8006700:	2800      	cmp	r0, #0
 8006702:	d1c0      	bne.n	8006686 <HAL_PCD_Init+0x36>
  hpcd->State = HAL_PCD_STATE_READY;
 8006704:	2201      	movs	r2, #1
  if (hpcd->Init.lpm_enable == 1U)
 8006706:	7b23      	ldrb	r3, [r4, #12]
  hpcd->USB_Address = 0U;
 8006708:	7460      	strb	r0, [r4, #17]
  if (hpcd->Init.lpm_enable == 1U)
 800670a:	4293      	cmp	r3, r2
  hpcd->State = HAL_PCD_STATE_READY;
 800670c:	f884 2295 	strb.w	r2, [r4, #661]	; 0x295
  if (hpcd->Init.lpm_enable == 1U)
 8006710:	d00e      	beq.n	8006730 <HAL_PCD_Init+0xe0>
  (void)USB_DevDisconnect(hpcd->Instance);
 8006712:	6820      	ldr	r0, [r4, #0]
 8006714:	f007 fb6a 	bl	800ddec <USB_DevDisconnect>
}
 8006718:	4628      	mov	r0, r5
 800671a:	b002      	add	sp, #8
 800671c:	bd70      	pop	{r4, r5, r6, pc}
    hpcd->Lock = HAL_UNLOCKED;
 800671e:	f880 2294 	strb.w	r2, [r0, #660]	; 0x294
    HAL_PCD_MspInit(hpcd);
 8006722:	f7fb fb2b 	bl	8001d7c <HAL_PCD_MspInit>
 8006726:	e79e      	b.n	8006666 <HAL_PCD_Init+0x16>
    return HAL_ERROR;
 8006728:	2501      	movs	r5, #1
}
 800672a:	4628      	mov	r0, r5
 800672c:	b002      	add	sp, #8
 800672e:	bd70      	pop	{r4, r5, r6, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006730:	4620      	mov	r0, r4
 8006732:	f000 ff75 	bl	8007620 <HAL_PCDEx_ActivateLPM>
 8006736:	e7ec      	b.n	8006712 <HAL_PCD_Init+0xc2>

08006738 <HAL_PCD_Start>:
{
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8006738:	f890 3294 	ldrb.w	r3, [r0, #660]	; 0x294
 800673c:	2b01      	cmp	r3, #1
 800673e:	d00f      	beq.n	8006760 <HAL_PCD_Start+0x28>
{
 8006740:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 8006742:	2301      	movs	r3, #1
 8006744:	4604      	mov	r4, r0
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8006746:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 8006748:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294
  __HAL_PCD_ENABLE(hpcd);
 800674c:	f006 ffe6 	bl	800d71c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006750:	6820      	ldr	r0, [r4, #0]
 8006752:	f007 fb43 	bl	800dddc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006756:	2300      	movs	r3, #0
 8006758:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294

  return HAL_OK;
 800675c:	4618      	mov	r0, r3
}
 800675e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8006760:	2002      	movs	r0, #2
}
 8006762:	4770      	bx	lr

08006764 <HAL_PCD_Stop>:
{
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8006764:	f890 3294 	ldrb.w	r3, [r0, #660]	; 0x294
 8006768:	2b01      	cmp	r3, #1
 800676a:	d00f      	beq.n	800678c <HAL_PCD_Stop+0x28>
{
 800676c:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 800676e:	2301      	movs	r3, #1
 8006770:	4604      	mov	r4, r0
  __HAL_PCD_DISABLE(hpcd);
 8006772:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 8006774:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294
  __HAL_PCD_DISABLE(hpcd);
 8006778:	f006 ffd8 	bl	800d72c <USB_DisableGlobalInt>
  (void)USB_DevDisconnect(hpcd->Instance);
 800677c:	6820      	ldr	r0, [r4, #0]
 800677e:	f007 fb35 	bl	800ddec <USB_DevDisconnect>
    /* Disable USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
  }
#endif /* defined (USB_OTG_FS) */

  __HAL_UNLOCK(hpcd);
 8006782:	2300      	movs	r3, #0
 8006784:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294

  return HAL_OK;
 8006788:	4618      	mov	r0, r3
}
 800678a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 800678c:	2002      	movs	r0, #2
}
 800678e:	4770      	bx	lr

08006790 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006794:	4604      	mov	r4, r0
 8006796:	b08b      	sub	sp, #44	; 0x2c
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8006798:	6800      	ldr	r0, [r0, #0]
 800679a:	f007 fb2f 	bl	800ddfc <USB_ReadInterrupts>

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800679e:	f410 4500 	ands.w	r5, r0, #32768	; 0x8000
 80067a2:	d125      	bne.n	80067f0 <HAL_PCD_IRQHandler+0x60>
    (void)PCD_EP_ISR_Handler(hpcd);

    return;
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80067a4:	0543      	lsls	r3, r0, #21
 80067a6:	f100 8324 	bmi.w	8006df2 <HAL_PCD_IRQHandler+0x662>
    (void)HAL_PCD_SetAddress(hpcd, 0U);

    return;
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80067aa:	0447      	lsls	r7, r0, #17
 80067ac:	d417      	bmi.n	80067de <HAL_PCD_IRQHandler+0x4e>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);

    return;
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80067ae:	f410 5100 	ands.w	r1, r0, #8192	; 0x2000
 80067b2:	f040 8339 	bne.w	8006e28 <HAL_PCD_IRQHandler+0x698>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);

    return;
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80067b6:	04c6      	lsls	r6, r0, #19
 80067b8:	d476      	bmi.n	80068a8 <HAL_PCD_IRQHandler+0x118>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);

    return;
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80067ba:	0505      	lsls	r5, r0, #20
 80067bc:	f100 847e 	bmi.w	80070bc <HAL_PCD_IRQHandler+0x92c>

    return;
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 80067c0:	0601      	lsls	r1, r0, #24
 80067c2:	f100 845b 	bmi.w	800707c <HAL_PCD_IRQHandler+0x8ec>
    }

    return;
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80067c6:	0582      	lsls	r2, r0, #22
 80067c8:	f100 84b8 	bmi.w	800713c <HAL_PCD_IRQHandler+0x9ac>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80067cc:	05c3      	lsls	r3, r0, #23
 80067ce:	d50c      	bpl.n	80067ea <HAL_PCD_IRQHandler+0x5a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80067d0:	f64f 61ff 	movw	r1, #65279	; 0xfeff
 80067d4:	6822      	ldr	r2, [r4, #0]
 80067d6:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80067d8:	400b      	ands	r3, r1
 80067da:	6453      	str	r3, [r2, #68]	; 0x44

    return;
 80067dc:	e005      	b.n	80067ea <HAL_PCD_IRQHandler+0x5a>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80067de:	f64b 71ff 	movw	r1, #49151	; 0xbfff
 80067e2:	6822      	ldr	r2, [r4, #0]
 80067e4:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80067e6:	400b      	ands	r3, r1
 80067e8:	6453      	str	r3, [r2, #68]	; 0x44
  }
}
 80067ea:	b00b      	add	sp, #44	; 0x2c
 80067ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80067f0:	6820      	ldr	r0, [r4, #0]
 80067f2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80067f4:	041e      	lsls	r6, r3, #16
 80067f6:	d5f8      	bpl.n	80067ea <HAL_PCD_IRQHandler+0x5a>
      if ((wEPVal & USB_EP_VTTX) != 0U)
      {
        ep = &hpcd->IN_ep[epindex];

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80067f8:	f8df baf0 	ldr.w	fp, [pc, #2800]	; 80072ec <HAL_PCD_IRQHandler+0xb5c>
 80067fc:	e00d      	b.n	800681a <HAL_PCD_IRQHandler+0x8a>
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80067fe:	f011 0110 	ands.w	r1, r1, #16
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006802:	6803      	ldr	r3, [r0, #0]
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8006804:	f000 80e7 	beq.w	80069d6 <HAL_PCD_IRQHandler+0x246>
        if ((wEPVal & USB_EP_SETUP) != 0U)
 8006808:	051d      	lsls	r5, r3, #20
 800680a:	f100 8157 	bmi.w	8006abc <HAL_PCD_IRQHandler+0x32c>
        else if ((wEPVal & USB_EP_VTRX) != 0U)
 800680e:	0419      	lsls	r1, r3, #16
 8006810:	f100 81cd 	bmi.w	8006bae <HAL_PCD_IRQHandler+0x41e>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006814:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8006816:	041a      	lsls	r2, r3, #16
 8006818:	d5e7      	bpl.n	80067ea <HAL_PCD_IRQHandler+0x5a>
    wIstr = (uint16_t)hpcd->Instance->ISTR;
 800681a:	6c41      	ldr	r1, [r0, #68]	; 0x44
    if (epindex == 0U)
 800681c:	f011 050f 	ands.w	r5, r1, #15
 8006820:	d0ed      	beq.n	80067fe <HAL_PCD_IRQHandler+0x6e>
      wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8006822:	b22e      	sxth	r6, r5
 8006824:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
      if ((wEPVal & USB_EP_VTRX) != 0U)
 8006828:	043a      	lsls	r2, r7, #16
      wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800682a:	fa1f fa87 	uxth.w	sl, r7
      if ((wEPVal & USB_EP_VTRX) != 0U)
 800682e:	d453      	bmi.n	80068d8 <HAL_PCD_IRQHandler+0x148>
      if ((wEPVal & USB_EP_VTTX) != 0U)
 8006830:	063b      	lsls	r3, r7, #24
 8006832:	d5ef      	bpl.n	8006814 <HAL_PCD_IRQHandler+0x84>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8006834:	f850 3026 	ldr.w	r3, [r0, r6, lsl #2]

        if (ep->type == EP_TYPE_ISOC)
 8006838:	ea4f 0885 	mov.w	r8, r5, lsl #2
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800683c:	ea03 030b 	and.w	r3, r3, fp
 8006840:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006844:	f840 3026 	str.w	r3, [r0, r6, lsl #2]
        if (ep->type == EP_TYPE_ISOC)
 8006848:	eb05 0385 	add.w	r3, r5, r5, lsl #2
 800684c:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 8006850:	7dda      	ldrb	r2, [r3, #23]
 8006852:	2a01      	cmp	r2, #1
 8006854:	f000 8161 	beq.w	8006b1a <HAL_PCD_IRQHandler+0x38a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8006858:	f417 7780 	ands.w	r7, r7, #256	; 0x100
 800685c:	f040 81df 	bne.w	8006c1e <HAL_PCD_IRQHandler+0x48e>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006860:	7d19      	ldrb	r1, [r3, #20]
 8006862:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 8006866:	00ca      	lsls	r2, r1, #3
 8006868:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800686c:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 8006870:	6812      	ldr	r2, [r2, #0]

            if (ep->xfer_len > TxPctSize)
 8006872:	eb04 05c6 	add.w	r5, r4, r6, lsl #3
 8006876:	f3c2 4c09 	ubfx	ip, r2, #16, #10
 800687a:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800687c:	00f6      	lsls	r6, r6, #3
 800687e:	4562      	cmp	r2, ip
 8006880:	f240 81c7 	bls.w	8006c12 <HAL_PCD_IRQHandler+0x482>
            {
              ep->xfer_len -= TxPctSize;
 8006884:	eba2 020c 	sub.w	r2, r2, ip
 8006888:	62ea      	str	r2, [r5, #44]	; 0x2c
            {
              ep->xfer_len = 0U;
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800688a:	2a00      	cmp	r2, #0
 800688c:	f000 81c2 	beq.w	8006c14 <HAL_PCD_IRQHandler+0x484>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8006890:	6a9a      	ldr	r2, [r3, #40]	; 0x28
        ep = &hpcd->IN_ep[epindex];
 8006892:	3614      	adds	r6, #20
              ep->xfer_buff += TxPctSize;
 8006894:	4462      	add	r2, ip
 8006896:	629a      	str	r2, [r3, #40]	; 0x28
              ep->xfer_count += TxPctSize;
 8006898:	6b2b      	ldr	r3, [r5, #48]	; 0x30
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800689a:	19a1      	adds	r1, r4, r6
              ep->xfer_count += TxPctSize;
 800689c:	4463      	add	r3, ip
 800689e:	632b      	str	r3, [r5, #48]	; 0x30
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80068a0:	f007 fae0 	bl	800de64 <USB_EPStartXfer>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80068a4:	6820      	ldr	r0, [r4, #0]
 80068a6:	e7b5      	b.n	8006814 <HAL_PCD_IRQHandler+0x84>
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPRDY);
 80068a8:	6823      	ldr	r3, [r4, #0]
 80068aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80068ac:	f022 0204 	bic.w	r2, r2, #4
 80068b0:	641a      	str	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPEN);
 80068b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80068b4:	f022 0208 	bic.w	r2, r2, #8
 80068b8:	641a      	str	r2, [r3, #64]	; 0x40
    if (hpcd->LPM_State == LPM_L1)
 80068ba:	f894 32cc 	ldrb.w	r3, [r4, #716]	; 0x2cc
 80068be:	2b01      	cmp	r3, #1
 80068c0:	f000 845f 	beq.w	8007182 <HAL_PCD_IRQHandler+0x9f2>
    HAL_PCD_ResumeCallback(hpcd);
 80068c4:	4620      	mov	r0, r4
 80068c6:	f008 ff83 	bl	800f7d0 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80068ca:	f64e 71ff 	movw	r1, #61439	; 0xefff
 80068ce:	6822      	ldr	r2, [r4, #0]
 80068d0:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80068d2:	400b      	ands	r3, r1
 80068d4:	6453      	str	r3, [r2, #68]	; 0x44
    return;
 80068d6:	e788      	b.n	80067ea <HAL_PCD_IRQHandler+0x5a>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80068d8:	f850 3026 	ldr.w	r3, [r0, r6, lsl #2]
        if (ep->doublebuffer == 0U)
 80068dc:	eb05 0285 	add.w	r2, r5, r5, lsl #2
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80068e0:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80068e4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80068e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068f0:	f840 3026 	str.w	r3, [r0, r6, lsl #2]
        if (ep->doublebuffer == 0U)
 80068f4:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 80068f8:	f892 3160 	ldrb.w	r3, [r2, #352]	; 0x160
 80068fc:	ea4f 0885 	mov.w	r8, r5, lsl #2
 8006900:	2b00      	cmp	r3, #0
 8006902:	f000 8131 	beq.w	8006b68 <HAL_PCD_IRQHandler+0x3d8>
          if (ep->type == EP_TYPE_BULK)
 8006906:	f892 3157 	ldrb.w	r3, [r2, #343]	; 0x157
 800690a:	2b02      	cmp	r3, #2
 800690c:	f000 82ba 	beq.w	8006e84 <HAL_PCD_IRQHandler+0x6f4>
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006910:	f892 1154 	ldrb.w	r1, [r2, #340]	; 0x154
 8006914:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 8006918:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800691c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006920:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006924:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006928:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800692c:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8006930:	f892 2154 	ldrb.w	r2, [r2, #340]	; 0x154
 8006934:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 8006938:	f413 4980 	ands.w	r9, r3, #16384	; 0x4000
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF0_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 800693c:	f04f 030a 	mov.w	r3, #10
 8006940:	d013      	beq.n	800696a <HAL_PCD_IRQHandler+0x1da>
 8006942:	e001      	b.n	8006948 <HAL_PCD_IRQHandler+0x1b8>

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
  {
    count--;
 8006944:	9b06      	ldr	r3, [sp, #24]
 8006946:	3b01      	subs	r3, #1
 8006948:	9306      	str	r3, [sp, #24]
  while (count > 0U)
 800694a:	9b06      	ldr	r3, [sp, #24]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d1f9      	bne.n	8006944 <HAL_PCD_IRQHandler+0x1b4>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
 8006950:	00d2      	lsls	r2, r2, #3
 8006952:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8006956:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 800695a:	6813      	ldr	r3, [r2, #0]
 800695c:	f3c3 4309 	ubfx	r3, r3, #16, #10
              if (count != 0U)
 8006960:	bb6b      	cbnz	r3, 80069be <HAL_PCD_IRQHandler+0x22e>
 8006962:	4699      	mov	r9, r3
 8006964:	e010      	b.n	8006988 <HAL_PCD_IRQHandler+0x1f8>
    count--;
 8006966:	9b07      	ldr	r3, [sp, #28]
 8006968:	3b01      	subs	r3, #1
 800696a:	9307      	str	r3, [sp, #28]
  while (count > 0U)
 800696c:	9b07      	ldr	r3, [sp, #28]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d1f9      	bne.n	8006966 <HAL_PCD_IRQHandler+0x1d6>
  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 8006972:	00d2      	lsls	r2, r2, #3
 8006974:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8006978:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 800697c:	6853      	ldr	r3, [r2, #4]
 800697e:	f3c3 4309 	ubfx	r3, r3, #16, #10
              if (count != 0U)
 8006982:	2b00      	cmp	r3, #0
 8006984:	f040 831e 	bne.w	8006fc4 <HAL_PCD_IRQHandler+0x834>
        ep->xfer_count += count;
 8006988:	eb08 0305 	add.w	r3, r8, r5
 800698c:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 8006990:	f8d3 2170 	ldr.w	r2, [r3, #368]	; 0x170
 8006994:	444a      	add	r2, r9
 8006996:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800699a:	f8d3 216c 	ldr.w	r2, [r3, #364]	; 0x16c
 800699e:	b122      	cbz	r2, 80069aa <HAL_PCD_IRQHandler+0x21a>
 80069a0:	f8d3 2164 	ldr.w	r2, [r3, #356]	; 0x164
 80069a4:	454a      	cmp	r2, r9
 80069a6:	f240 8248 	bls.w	8006e3a <HAL_PCD_IRQHandler+0x6aa>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80069aa:	44a8      	add	r8, r5
 80069ac:	eb04 08c8 	add.w	r8, r4, r8, lsl #3
 80069b0:	4620      	mov	r0, r4
 80069b2:	f898 1154 	ldrb.w	r1, [r8, #340]	; 0x154
 80069b6:	f008 fe99 	bl	800f6ec <HAL_PCD_DataOutStageCallback>
 80069ba:	6820      	ldr	r0, [r4, #0]
 80069bc:	e738      	b.n	8006830 <HAL_PCD_IRQHandler+0xa0>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80069be:	eb08 0105 	add.w	r1, r8, r5
 80069c2:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 80069c6:	f8b1 215c 	ldrh.w	r2, [r1, #348]	; 0x15c
 80069ca:	f8d1 1168 	ldr.w	r1, [r1, #360]	; 0x168
        ep->xfer_count += count;
 80069ce:	4699      	mov	r9, r3
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80069d0:	f007 fc08 	bl	800e1e4 <USB_ReadPMA>
 80069d4:	e7d8      	b.n	8006988 <HAL_PCD_IRQHandler+0x1f8>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80069d6:	ea03 030b 	and.w	r3, r3, fp
 80069da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80069de:	6003      	str	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80069e0:	7d23      	ldrb	r3, [r4, #20]
        ep->xfer_buff += ep->xfer_count;
 80069e2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80069e4:	00db      	lsls	r3, r3, #3
 80069e6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80069ea:	f503 33b2 	add.w	r3, r3, #91136	; 0x16400
 80069ee:	681b      	ldr	r3, [r3, #0]
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80069f0:	4620      	mov	r0, r4
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80069f2:	f3c3 4309 	ubfx	r3, r3, #16, #10
 80069f6:	6323      	str	r3, [r4, #48]	; 0x30
        ep->xfer_buff += ep->xfer_count;
 80069f8:	4413      	add	r3, r2
 80069fa:	62a3      	str	r3, [r4, #40]	; 0x28
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80069fc:	f008 fe04 	bl	800f608 <HAL_PCD_DataInStageCallback>
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8006a00:	7c63      	ldrb	r3, [r4, #17]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d058      	beq.n	8006ab8 <HAL_PCD_IRQHandler+0x328>
 8006a06:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d155      	bne.n	8006ab8 <HAL_PCD_IRQHandler+0x328>
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8006a0c:	7c62      	ldrb	r2, [r4, #17]
 8006a0e:	6820      	ldr	r0, [r4, #0]
 8006a10:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006a14:	64c2      	str	r2, [r0, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8006a16:	7463      	strb	r3, [r4, #17]
 8006a18:	e6fc      	b.n	8006814 <HAL_PCD_IRQHandler+0x84>
    count--;
 8006a1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a1c:	3b01      	subs	r3, #1
 8006a1e:	9309      	str	r3, [sp, #36]	; 0x24
  while (count > 0U)
 8006a20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d1f9      	bne.n	8006a1a <HAL_PCD_IRQHandler+0x28a>
  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 8006a26:	00f9      	lsls	r1, r7, #3
 8006a28:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8006a2c:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 8006a30:	f501 31b2 	add.w	r1, r1, #91136	; 0x16400
 8006a34:	684b      	ldr	r3, [r1, #4]
 8006a36:	eb04 06c6 	add.w	r6, r4, r6, lsl #3
 8006a3a:	fa0f fc87 	sxth.w	ip, r7
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);

    if (ep->xfer_len >= TxPctSize)
 8006a3e:	6af7      	ldr	r7, [r6, #44]	; 0x2c
 8006a40:	f3c3 4309 	ubfx	r3, r3, #16, #10
 8006a44:	429f      	cmp	r7, r3
 8006a46:	f080 8184 	bcs.w	8006d52 <HAL_PCD_IRQHandler+0x5c2>
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	62f3      	str	r3, [r6, #44]	; 0x2c
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006a4e:	eb08 0305 	add.w	r3, r8, r5
 8006a52:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 8006a56:	7d5b      	ldrb	r3, [r3, #21]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	f040 83a7 	bne.w	80071ac <HAL_PCD_IRQHandler+0xa1c>
 8006a5e:	680b      	ldr	r3, [r1, #0]
 8006a60:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 8006a64:	600b      	str	r3, [r1, #0]
 8006a66:	680b      	ldr	r3, [r1, #0]
 8006a68:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006a6c:	600b      	str	r3, [r1, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006a6e:	684b      	ldr	r3, [r1, #4]
 8006a70:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 8006a74:	604b      	str	r3, [r1, #4]
 8006a76:	684b      	ldr	r3, [r1, #4]
 8006a78:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006a7c:	604b      	str	r3, [r1, #4]

      if (ep->type == EP_TYPE_BULK)
 8006a7e:	2a02      	cmp	r2, #2
 8006a80:	d10f      	bne.n	8006aa2 <HAL_PCD_IRQHandler+0x312>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8006a82:	f850 302c 	ldr.w	r3, [r0, ip, lsl #2]
 8006a86:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8006a8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a92:	f083 0320 	eor.w	r3, r3, #32
 8006a96:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a9e:	f840 302c 	str.w	r3, [r0, ip, lsl #2]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006aa2:	4445      	add	r5, r8
 8006aa4:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8006aa8:	4620      	mov	r0, r4
 8006aaa:	7d29      	ldrb	r1, [r5, #20]
 8006aac:	f008 fdac 	bl	800f608 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006ab0:	f41a 4f80 	tst.w	sl, #16384	; 0x4000
 8006ab4:	f000 8109 	beq.w	8006cca <HAL_PCD_IRQHandler+0x53a>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006ab8:	6820      	ldr	r0, [r4, #0]
 8006aba:	e6ab      	b.n	8006814 <HAL_PCD_IRQHandler+0x84>
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8006abc:	230a      	movs	r3, #10
 8006abe:	9301      	str	r3, [sp, #4]
  while (count > 0U)
 8006ac0:	9b01      	ldr	r3, [sp, #4]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006ac2:	f894 2154 	ldrb.w	r2, [r4, #340]	; 0x154
 8006ac6:	b12b      	cbz	r3, 8006ad4 <HAL_PCD_IRQHandler+0x344>
    count--;
 8006ac8:	9b01      	ldr	r3, [sp, #4]
 8006aca:	3b01      	subs	r3, #1
 8006acc:	9301      	str	r3, [sp, #4]
  while (count > 0U)
 8006ace:	9b01      	ldr	r3, [sp, #4]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d1f9      	bne.n	8006ac8 <HAL_PCD_IRQHandler+0x338>
  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 8006ad4:	00d3      	lsls	r3, r2, #3
 8006ad6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006ada:	f503 33b2 	add.w	r3, r3, #91136	; 0x16400
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	f3c3 4309 	ubfx	r3, r3, #16, #10
          if (ep->xfer_count != 8U)
 8006ae4:	2b08      	cmp	r3, #8
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006ae6:	f8c4 3170 	str.w	r3, [r4, #368]	; 0x170
          if (ep->xfer_count != 8U)
 8006aea:	f040 8332 	bne.w	8007152 <HAL_PCD_IRQHandler+0x9c2>
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006aee:	f8b4 215a 	ldrh.w	r2, [r4, #346]	; 0x15a
 8006af2:	f504 7127 	add.w	r1, r4, #668	; 0x29c
 8006af6:	f007 fb75 	bl	800e1e4 <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006afa:	6822      	ldr	r2, [r4, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8006afc:	4620      	mov	r0, r4
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006afe:	6813      	ldr	r3, [r2, #0]
 8006b00:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8006b04:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006b08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b10:	6013      	str	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8006b12:	f008 fd2d 	bl	800f570 <HAL_PCD_SetupStageCallback>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006b16:	6820      	ldr	r0, [r4, #0]
 8006b18:	e67c      	b.n	8006814 <HAL_PCD_IRQHandler+0x84>
          ep->xfer_len = 0U;
 8006b1a:	2100      	movs	r1, #0
 8006b1c:	1c6a      	adds	r2, r5, #1
 8006b1e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8006b22:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8006b26:	6051      	str	r1, [r2, #4]
          if (ep->doublebuffer != 0U)
 8006b28:	f893 2020 	ldrb.w	r2, [r3, #32]
 8006b2c:	b19a      	cbz	r2, 8006b56 <HAL_PCD_IRQHandler+0x3c6>
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006b2e:	067f      	lsls	r7, r7, #25
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006b30:	7d5a      	ldrb	r2, [r3, #21]
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006b32:	f140 8237 	bpl.w	8006fa4 <HAL_PCD_IRQHandler+0x814>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006b36:	2a00      	cmp	r2, #0
 8006b38:	f000 825f 	beq.w	8006ffa <HAL_PCD_IRQHandler+0x86a>
 8006b3c:	2a01      	cmp	r2, #1
 8006b3e:	d10a      	bne.n	8006b56 <HAL_PCD_IRQHandler+0x3c6>
 8006b40:	7d1b      	ldrb	r3, [r3, #20]
 8006b42:	00db      	lsls	r3, r3, #3
 8006b44:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006b48:	f503 33b2 	add.w	r3, r3, #91136	; 0x16400
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	b292      	uxth	r2, r2
 8006b50:	601a      	str	r2, [r3, #0]
 8006b52:	681a      	ldr	r2, [r3, #0]
 8006b54:	601a      	str	r2, [r3, #0]
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006b56:	4445      	add	r5, r8
 8006b58:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8006b5c:	4620      	mov	r0, r4
 8006b5e:	7d29      	ldrb	r1, [r5, #20]
 8006b60:	f008 fd52 	bl	800f608 <HAL_PCD_DataInStageCallback>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006b64:	6820      	ldr	r0, [r4, #0]
 8006b66:	e655      	b.n	8006814 <HAL_PCD_IRQHandler+0x84>
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8006b68:	230a      	movs	r3, #10
 8006b6a:	9303      	str	r3, [sp, #12]
  while (count > 0U)
 8006b6c:	9b03      	ldr	r3, [sp, #12]
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006b6e:	f892 2154 	ldrb.w	r2, [r2, #340]	; 0x154
 8006b72:	b12b      	cbz	r3, 8006b80 <HAL_PCD_IRQHandler+0x3f0>
    count--;
 8006b74:	9b03      	ldr	r3, [sp, #12]
 8006b76:	3b01      	subs	r3, #1
 8006b78:	9303      	str	r3, [sp, #12]
  while (count > 0U)
 8006b7a:	9b03      	ldr	r3, [sp, #12]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d1f9      	bne.n	8006b74 <HAL_PCD_IRQHandler+0x3e4>
  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 8006b80:	00d3      	lsls	r3, r2, #3
 8006b82:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006b86:	f503 33b2 	add.w	r3, r3, #91136	; 0x16400
 8006b8a:	685b      	ldr	r3, [r3, #4]
 8006b8c:	f3c3 4309 	ubfx	r3, r3, #16, #10
          if (count != 0U)
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	f43f aee6 	beq.w	8006962 <HAL_PCD_IRQHandler+0x1d2>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8006b96:	eb08 0105 	add.w	r1, r8, r5
 8006b9a:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 8006b9e:	f8b1 215a 	ldrh.w	r2, [r1, #346]	; 0x15a
 8006ba2:	f8d1 1168 	ldr.w	r1, [r1, #360]	; 0x168
        ep->xfer_count += count;
 8006ba6:	4699      	mov	r9, r3
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8006ba8:	f007 fb1c 	bl	800e1e4 <USB_ReadPMA>
 8006bac:	e6ec      	b.n	8006988 <HAL_PCD_IRQHandler+0x1f8>
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8006bae:	220a      	movs	r2, #10
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006bb0:	6803      	ldr	r3, [r0, #0]
 8006bb2:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8006bb6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006bba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006bc2:	6003      	str	r3, [r0, #0]
 8006bc4:	9202      	str	r2, [sp, #8]
  while (count > 0U)
 8006bc6:	9b02      	ldr	r3, [sp, #8]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006bc8:	f894 2154 	ldrb.w	r2, [r4, #340]	; 0x154
 8006bcc:	b12b      	cbz	r3, 8006bda <HAL_PCD_IRQHandler+0x44a>
    count--;
 8006bce:	9b02      	ldr	r3, [sp, #8]
 8006bd0:	3b01      	subs	r3, #1
 8006bd2:	9302      	str	r3, [sp, #8]
  while (count > 0U)
 8006bd4:	9b02      	ldr	r3, [sp, #8]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d1f9      	bne.n	8006bce <HAL_PCD_IRQHandler+0x43e>
  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 8006bda:	00d3      	lsls	r3, r2, #3
 8006bdc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006be0:	f503 33b2 	add.w	r3, r3, #91136	; 0x16400
 8006be4:	685b      	ldr	r3, [r3, #4]
 8006be6:	f3c3 4309 	ubfx	r3, r3, #16, #10
 8006bea:	f8c4 3170 	str.w	r3, [r4, #368]	; 0x170
          if (ep->xfer_count == 0U)
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	f040 8132 	bne.w	8006e58 <HAL_PCD_IRQHandler+0x6c8>
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8006bf4:	6803      	ldr	r3, [r0, #0]
 8006bf6:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8006bfa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006bfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c02:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8006c06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c0e:	6003      	str	r3, [r0, #0]
 8006c10:	e600      	b.n	8006814 <HAL_PCD_IRQHandler+0x84>
 8006c12:	62ef      	str	r7, [r5, #44]	; 0x2c
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006c14:	4620      	mov	r0, r4
 8006c16:	f008 fcf7 	bl	800f608 <HAL_PCD_DataInStageCallback>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006c1a:	6820      	ldr	r0, [r4, #0]
 8006c1c:	e5fa      	b.n	8006814 <HAL_PCD_IRQHandler+0x84>
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006c1e:	f01a 0f40 	tst.w	sl, #64	; 0x40
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006c22:	7d1f      	ldrb	r7, [r3, #20]
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8006c24:	f04f 030a 	mov.w	r3, #10
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006c28:	f43f aef9 	beq.w	8006a1e <HAL_PCD_IRQHandler+0x28e>
 8006c2c:	e001      	b.n	8006c32 <HAL_PCD_IRQHandler+0x4a2>
    count--;
 8006c2e:	9b08      	ldr	r3, [sp, #32]
 8006c30:	3b01      	subs	r3, #1
 8006c32:	9308      	str	r3, [sp, #32]
  while (count > 0U)
 8006c34:	9b08      	ldr	r3, [sp, #32]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d1f9      	bne.n	8006c2e <HAL_PCD_IRQHandler+0x49e>
  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
 8006c3a:	00f9      	lsls	r1, r7, #3
 8006c3c:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8006c40:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 8006c44:	f501 31b2 	add.w	r1, r1, #91136	; 0x16400
 8006c48:	680b      	ldr	r3, [r1, #0]
 8006c4a:	eb04 06c6 	add.w	r6, r4, r6, lsl #3
 8006c4e:	fa0f fc87 	sxth.w	ip, r7
    if (ep->xfer_len > TxPctSize)
 8006c52:	6af7      	ldr	r7, [r6, #44]	; 0x2c
 8006c54:	f3c3 4309 	ubfx	r3, r3, #16, #10
 8006c58:	429f      	cmp	r7, r3
 8006c5a:	d847      	bhi.n	8006cec <HAL_PCD_IRQHandler+0x55c>
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	62f3      	str	r3, [r6, #44]	; 0x2c
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006c60:	eb08 0305 	add.w	r3, r8, r5
 8006c64:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 8006c68:	7d5b      	ldrb	r3, [r3, #21]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	f040 8290 	bne.w	8007190 <HAL_PCD_IRQHandler+0xa00>
 8006c70:	680b      	ldr	r3, [r1, #0]
 8006c72:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 8006c76:	600b      	str	r3, [r1, #0]
 8006c78:	680b      	ldr	r3, [r1, #0]
 8006c7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006c7e:	600b      	str	r3, [r1, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006c80:	684b      	ldr	r3, [r1, #4]
 8006c82:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 8006c86:	604b      	str	r3, [r1, #4]
 8006c88:	684b      	ldr	r3, [r1, #4]
 8006c8a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006c8e:	604b      	str	r3, [r1, #4]
      if (ep->type == EP_TYPE_BULK)
 8006c90:	2a02      	cmp	r2, #2
 8006c92:	d10f      	bne.n	8006cb4 <HAL_PCD_IRQHandler+0x524>
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8006c94:	f850 302c 	ldr.w	r3, [r0, ip, lsl #2]
 8006c98:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8006c9c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ca0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ca4:	f083 0320 	eor.w	r3, r3, #32
 8006ca8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006cac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cb0:	f840 302c 	str.w	r3, [r0, ip, lsl #2]
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006cb4:	4445      	add	r5, r8
 8006cb6:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8006cba:	4620      	mov	r0, r4
 8006cbc:	7d29      	ldrb	r1, [r5, #20]
 8006cbe:	f008 fca3 	bl	800f608 <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006cc2:	f41a 4f80 	tst.w	sl, #16384	; 0x4000
 8006cc6:	f43f aef7 	beq.w	8006ab8 <HAL_PCD_IRQHandler+0x328>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006cca:	7d2a      	ldrb	r2, [r5, #20]
 8006ccc:	6820      	ldr	r0, [r4, #0]
 8006cce:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 8006cd2:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8006cd6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006cda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cde:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006ce2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ce6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8006cea:	e593      	b.n	8006814 <HAL_PCD_IRQHandler+0x84>
      ep->xfer_len -= TxPctSize;
 8006cec:	1aff      	subs	r7, r7, r3
 8006cee:	62f7      	str	r7, [r6, #44]	; 0x2c
    if (ep->xfer_len == 0U)
 8006cf0:	2f00      	cmp	r7, #0
 8006cf2:	d0b5      	beq.n	8006c60 <HAL_PCD_IRQHandler+0x4d0>
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006cf4:	f41a 4f80 	tst.w	sl, #16384	; 0x4000
 8006cf8:	d00d      	beq.n	8006d16 <HAL_PCD_IRQHandler+0x586>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006cfa:	f850 202c 	ldr.w	r2, [r0, ip, lsl #2]
 8006cfe:	f022 4278 	bic.w	r2, r2, #4160749568	; 0xf8000000
 8006d02:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8006d06:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006d0a:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8006d0e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006d12:	f840 202c 	str.w	r2, [r0, ip, lsl #2]
      if (ep->xfer_fill_db == 1U)
 8006d16:	eb08 0205 	add.w	r2, r8, r5
 8006d1a:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8006d1e:	f892 1038 	ldrb.w	r1, [r2, #56]	; 0x38
 8006d22:	2901      	cmp	r1, #1
 8006d24:	f000 8178 	beq.w	8007018 <HAL_PCD_IRQHandler+0x888>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8006d28:	4445      	add	r5, r8
 8006d2a:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8006d2e:	7d2a      	ldrb	r2, [r5, #20]
 8006d30:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 8006d34:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8006d38:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d40:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 8006d44:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d4c:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

  return HAL_OK;
 8006d50:	e560      	b.n	8006814 <HAL_PCD_IRQHandler+0x84>
      ep->xfer_len -= TxPctSize;
 8006d52:	1aff      	subs	r7, r7, r3
 8006d54:	62f7      	str	r7, [r6, #44]	; 0x2c
    if (ep->xfer_len == 0U)
 8006d56:	2f00      	cmp	r7, #0
 8006d58:	f43f ae79 	beq.w	8006a4e <HAL_PCD_IRQHandler+0x2be>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006d5c:	f41a 4f80 	tst.w	sl, #16384	; 0x4000
 8006d60:	d10d      	bne.n	8006d7e <HAL_PCD_IRQHandler+0x5ee>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006d62:	f850 202c 	ldr.w	r2, [r0, ip, lsl #2]
 8006d66:	f022 4278 	bic.w	r2, r2, #4160749568	; 0xf8000000
 8006d6a:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8006d6e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006d72:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8006d76:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006d7a:	f840 202c 	str.w	r2, [r0, ip, lsl #2]
      if (ep->xfer_fill_db == 1U)
 8006d7e:	eb08 0205 	add.w	r2, r8, r5
 8006d82:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8006d86:	f892 1038 	ldrb.w	r1, [r2, #56]	; 0x38
 8006d8a:	2901      	cmp	r1, #1
 8006d8c:	d1cc      	bne.n	8006d28 <HAL_PCD_IRQHandler+0x598>
        ep->xfer_buff += TxPctSize;
 8006d8e:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8006d90:	4419      	add	r1, r3
 8006d92:	6291      	str	r1, [r2, #40]	; 0x28
        ep->xfer_count += TxPctSize;
 8006d94:	6b37      	ldr	r7, [r6, #48]	; 0x30
 8006d96:	441f      	add	r7, r3
 8006d98:	6337      	str	r7, [r6, #48]	; 0x30
        if (ep->xfer_len_db >= ep->maxpacket)
 8006d9a:	6b57      	ldr	r7, [r2, #52]	; 0x34
 8006d9c:	6a56      	ldr	r6, [r2, #36]	; 0x24
 8006d9e:	42b7      	cmp	r7, r6
 8006da0:	f0c0 822a 	bcc.w	80071f8 <HAL_PCD_IRQHandler+0xa68>
          ep->xfer_len_db -= len;
 8006da4:	1bbf      	subs	r7, r7, r6
 8006da6:	6357      	str	r7, [r2, #52]	; 0x34
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8006da8:	b2b3      	uxth	r3, r6
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006daa:	eb08 0205 	add.w	r2, r8, r5
 8006dae:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8006db2:	f892 c015 	ldrb.w	ip, [r2, #21]
 8006db6:	f1bc 0f00 	cmp.w	ip, #0
 8006dba:	f040 8207 	bne.w	80071cc <HAL_PCD_IRQHandler+0xa3c>
 8006dbe:	7d12      	ldrb	r2, [r2, #20]
 8006dc0:	00d2      	lsls	r2, r2, #3
 8006dc2:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8006dc6:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 8006dca:	6857      	ldr	r7, [r2, #4]
 8006dcc:	f027 477c 	bic.w	r7, r7, #4227858432	; 0xfc000000
 8006dd0:	6057      	str	r7, [r2, #4]
 8006dd2:	2e00      	cmp	r6, #0
 8006dd4:	f040 8247 	bne.w	8007266 <HAL_PCD_IRQHandler+0xad6>
 8006dd8:	6856      	ldr	r6, [r2, #4]
 8006dda:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 8006dde:	6056      	str	r6, [r2, #4]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8006de0:	eb08 0205 	add.w	r2, r8, r5
 8006de4:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8006de8:	8bd2      	ldrh	r2, [r2, #30]
 8006dea:	f007 f809 	bl	800de00 <USB_WritePMA>
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8006dee:	6820      	ldr	r0, [r4, #0]
 8006df0:	e79a      	b.n	8006d28 <HAL_PCD_IRQHandler+0x598>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8006df2:	f64f 31ff 	movw	r1, #64511	; 0xfbff
 8006df6:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_ResetCallback(hpcd);
 8006df8:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8006dfa:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8006dfc:	400b      	ands	r3, r1
 8006dfe:	6453      	str	r3, [r2, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 8006e00:	f008 fcc0 	bl	800f784 <HAL_PCD_ResetCallback>
  __HAL_LOCK(hpcd);
 8006e04:	f894 3294 	ldrb.w	r3, [r4, #660]	; 0x294
 8006e08:	2b01      	cmp	r3, #1
 8006e0a:	f43f acee 	beq.w	80067ea <HAL_PCD_IRQHandler+0x5a>
 8006e0e:	2301      	movs	r3, #1
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006e10:	4629      	mov	r1, r5
 8006e12:	6820      	ldr	r0, [r4, #0]
  hpcd->USB_Address = address;
 8006e14:	7465      	strb	r5, [r4, #17]
  __HAL_LOCK(hpcd);
 8006e16:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006e1a:	f006 ffd9 	bl	800ddd0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006e1e:	f884 5294 	strb.w	r5, [r4, #660]	; 0x294
}
 8006e22:	b00b      	add	sp, #44	; 0x2c
 8006e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8006e28:	f64d 71ff 	movw	r1, #57343	; 0xdfff
 8006e2c:	6822      	ldr	r2, [r4, #0]
 8006e2e:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8006e30:	400b      	ands	r3, r1
 8006e32:	6453      	str	r3, [r2, #68]	; 0x44
}
 8006e34:	b00b      	add	sp, #44	; 0x2c
 8006e36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        ep = &hpcd->OUT_ep[epindex];
 8006e3a:	2128      	movs	r1, #40	; 0x28
 8006e3c:	fb01 4105 	mla	r1, r1, r5, r4
           ep->xfer_buff += count;
 8006e40:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006e44:	6820      	ldr	r0, [r4, #0]
           ep->xfer_buff += count;
 8006e46:	444a      	add	r2, r9
 8006e48:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006e4c:	f501 71aa 	add.w	r1, r1, #340	; 0x154
 8006e50:	f007 f808 	bl	800de64 <USB_EPStartXfer>
 8006e54:	6820      	ldr	r0, [r4, #0]
 8006e56:	e4eb      	b.n	8006830 <HAL_PCD_IRQHandler+0xa0>
            if (ep->xfer_buff != 0U)
 8006e58:	f8d4 1168 	ldr.w	r1, [r4, #360]	; 0x168
 8006e5c:	2900      	cmp	r1, #0
 8006e5e:	f43f acd9 	beq.w	8006814 <HAL_PCD_IRQHandler+0x84>
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006e62:	f8b4 215a 	ldrh.w	r2, [r4, #346]	; 0x15a
 8006e66:	f007 f9bd 	bl	800e1e4 <USB_ReadPMA>
              ep->xfer_buff += ep->xfer_count;
 8006e6a:	f8d4 3168 	ldr.w	r3, [r4, #360]	; 0x168
 8006e6e:	f8d4 2170 	ldr.w	r2, [r4, #368]	; 0x170
              HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8006e72:	4620      	mov	r0, r4
              ep->xfer_buff += ep->xfer_count;
 8006e74:	4413      	add	r3, r2
              HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8006e76:	2100      	movs	r1, #0
              ep->xfer_buff += ep->xfer_count;
 8006e78:	f8c4 3168 	str.w	r3, [r4, #360]	; 0x168
              HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8006e7c:	f008 fc36 	bl	800f6ec <HAL_PCD_DataOutStageCallback>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006e80:	6820      	ldr	r0, [r4, #0]
 8006e82:	e4c7      	b.n	8006814 <HAL_PCD_IRQHandler+0x84>
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006e84:	f41a 4f80 	tst.w	sl, #16384	; 0x4000
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8006e88:	f04f 030a 	mov.w	r3, #10
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006e8c:	f892 2154 	ldrb.w	r2, [r2, #340]	; 0x154
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006e90:	d046      	beq.n	8006f20 <HAL_PCD_IRQHandler+0x790>
 8006e92:	e001      	b.n	8006e98 <HAL_PCD_IRQHandler+0x708>
    count--;
 8006e94:	9b04      	ldr	r3, [sp, #16]
 8006e96:	3b01      	subs	r3, #1
 8006e98:	9304      	str	r3, [sp, #16]
  while (count > 0U)
 8006e9a:	9b04      	ldr	r3, [sp, #16]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d1f9      	bne.n	8006e94 <HAL_PCD_IRQHandler+0x704>
  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
 8006ea0:	00d3      	lsls	r3, r2, #3
 8006ea2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006ea6:	f503 33b2 	add.w	r3, r3, #91136	; 0x16400
    if (ep->xfer_len >= count)
 8006eaa:	eb08 0c05 	add.w	ip, r8, r5
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	eb04 0ccc 	add.w	ip, r4, ip, lsl #3
 8006eb4:	f8dc 116c 	ldr.w	r1, [ip, #364]	; 0x16c
 8006eb8:	f3c3 4309 	ubfx	r3, r3, #16, #10
 8006ebc:	4299      	cmp	r1, r3
 8006ebe:	4699      	mov	r9, r3
 8006ec0:	b212      	sxth	r2, r2
 8006ec2:	f0c0 8113 	bcc.w	80070ec <HAL_PCD_IRQHandler+0x95c>
      ep->xfer_len -= count;
 8006ec6:	1ac9      	subs	r1, r1, r3
 8006ec8:	f8cc 116c 	str.w	r1, [ip, #364]	; 0x16c
    if (ep->xfer_len == 0U)
 8006ecc:	2900      	cmp	r1, #0
 8006ece:	f000 8110 	beq.w	80070f2 <HAL_PCD_IRQHandler+0x962>
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006ed2:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8006ed6:	d013      	beq.n	8006f00 <HAL_PCD_IRQHandler+0x770>
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006ed8:	eb08 0205 	add.w	r2, r8, r5
 8006edc:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8006ee0:	f892 1154 	ldrb.w	r1, [r2, #340]	; 0x154
 8006ee4:	f850 2021 	ldr.w	r2, [r0, r1, lsl #2]
 8006ee8:	f022 4278 	bic.w	r2, r2, #4160749568	; 0xf8000000
 8006eec:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8006ef0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006ef4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006ef8:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8006efc:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
    if (count != 0U)
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	f43f ad2e 	beq.w	8006962 <HAL_PCD_IRQHandler+0x1d2>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006f06:	eb08 0105 	add.w	r1, r8, r5
 8006f0a:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 8006f0e:	f8b1 215c 	ldrh.w	r2, [r1, #348]	; 0x15c
 8006f12:	f8d1 1168 	ldr.w	r1, [r1, #360]	; 0x168
 8006f16:	f007 f965 	bl	800e1e4 <USB_ReadPMA>
 8006f1a:	e535      	b.n	8006988 <HAL_PCD_IRQHandler+0x1f8>
    count--;
 8006f1c:	9b05      	ldr	r3, [sp, #20]
 8006f1e:	3b01      	subs	r3, #1
 8006f20:	9305      	str	r3, [sp, #20]
  while (count > 0U)
 8006f22:	9b05      	ldr	r3, [sp, #20]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d1f9      	bne.n	8006f1c <HAL_PCD_IRQHandler+0x78c>
  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 8006f28:	00d3      	lsls	r3, r2, #3
 8006f2a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006f2e:	f503 33b2 	add.w	r3, r3, #91136	; 0x16400
    if (ep->xfer_len >= count)
 8006f32:	eb08 0c05 	add.w	ip, r8, r5
 8006f36:	685b      	ldr	r3, [r3, #4]
 8006f38:	eb04 0ccc 	add.w	ip, r4, ip, lsl #3
 8006f3c:	f8dc 116c 	ldr.w	r1, [ip, #364]	; 0x16c
 8006f40:	f3c3 4309 	ubfx	r3, r3, #16, #10
 8006f44:	4299      	cmp	r1, r3
 8006f46:	4699      	mov	r9, r3
 8006f48:	b212      	sxth	r2, r2
 8006f4a:	f0c0 80e3 	bcc.w	8007114 <HAL_PCD_IRQHandler+0x984>
      ep->xfer_len -= count;
 8006f4e:	1ac9      	subs	r1, r1, r3
 8006f50:	f8cc 116c 	str.w	r1, [ip, #364]	; 0x16c
    if (ep->xfer_len == 0U)
 8006f54:	2900      	cmp	r1, #0
 8006f56:	f000 80e0 	beq.w	800711a <HAL_PCD_IRQHandler+0x98a>
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8006f5a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8006f5e:	d113      	bne.n	8006f88 <HAL_PCD_IRQHandler+0x7f8>
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006f60:	eb08 0205 	add.w	r2, r8, r5
 8006f64:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8006f68:	f892 1154 	ldrb.w	r1, [r2, #340]	; 0x154
 8006f6c:	f850 2021 	ldr.w	r2, [r0, r1, lsl #2]
 8006f70:	f022 4278 	bic.w	r2, r2, #4160749568	; 0xf8000000
 8006f74:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8006f78:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006f7c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006f80:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8006f84:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
    if (count != 0U)
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	f43f acea 	beq.w	8006962 <HAL_PCD_IRQHandler+0x1d2>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006f8e:	eb08 0105 	add.w	r1, r8, r5
 8006f92:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 8006f96:	f8b1 215e 	ldrh.w	r2, [r1, #350]	; 0x15e
 8006f9a:	f8d1 1168 	ldr.w	r1, [r1, #360]	; 0x168
 8006f9e:	f007 f921 	bl	800e1e4 <USB_ReadPMA>
 8006fa2:	e4f1      	b.n	8006988 <HAL_PCD_IRQHandler+0x1f8>
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006fa4:	b1d2      	cbz	r2, 8006fdc <HAL_PCD_IRQHandler+0x84c>
 8006fa6:	2a01      	cmp	r2, #1
 8006fa8:	f47f add5 	bne.w	8006b56 <HAL_PCD_IRQHandler+0x3c6>
 8006fac:	7d1b      	ldrb	r3, [r3, #20]
 8006fae:	00db      	lsls	r3, r3, #3
 8006fb0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006fb4:	f503 33b2 	add.w	r3, r3, #91136	; 0x16400
 8006fb8:	685a      	ldr	r2, [r3, #4]
 8006fba:	b292      	uxth	r2, r2
 8006fbc:	605a      	str	r2, [r3, #4]
 8006fbe:	685a      	ldr	r2, [r3, #4]
 8006fc0:	605a      	str	r2, [r3, #4]
 8006fc2:	e5c8      	b.n	8006b56 <HAL_PCD_IRQHandler+0x3c6>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006fc4:	eb08 0105 	add.w	r1, r8, r5
 8006fc8:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 8006fcc:	f8b1 215e 	ldrh.w	r2, [r1, #350]	; 0x15e
 8006fd0:	f8d1 1168 	ldr.w	r1, [r1, #360]	; 0x168
        ep->xfer_count += count;
 8006fd4:	4699      	mov	r9, r3
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006fd6:	f007 f905 	bl	800e1e4 <USB_ReadPMA>
 8006fda:	e4d5      	b.n	8006988 <HAL_PCD_IRQHandler+0x1f8>
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006fdc:	7d1b      	ldrb	r3, [r3, #20]
 8006fde:	00db      	lsls	r3, r3, #3
 8006fe0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006fe4:	f503 33b2 	add.w	r3, r3, #91136	; 0x16400
 8006fe8:	685a      	ldr	r2, [r3, #4]
 8006fea:	f022 427c 	bic.w	r2, r2, #4227858432	; 0xfc000000
 8006fee:	605a      	str	r2, [r3, #4]
 8006ff0:	685a      	ldr	r2, [r3, #4]
 8006ff2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8006ff6:	605a      	str	r2, [r3, #4]
 8006ff8:	e5ad      	b.n	8006b56 <HAL_PCD_IRQHandler+0x3c6>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006ffa:	7d1b      	ldrb	r3, [r3, #20]
 8006ffc:	00db      	lsls	r3, r3, #3
 8006ffe:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007002:	f503 33b2 	add.w	r3, r3, #91136	; 0x16400
 8007006:	681a      	ldr	r2, [r3, #0]
 8007008:	f022 427c 	bic.w	r2, r2, #4227858432	; 0xfc000000
 800700c:	601a      	str	r2, [r3, #0]
 800700e:	681a      	ldr	r2, [r3, #0]
 8007010:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8007014:	601a      	str	r2, [r3, #0]
 8007016:	e59e      	b.n	8006b56 <HAL_PCD_IRQHandler+0x3c6>
        ep->xfer_buff += TxPctSize;
 8007018:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800701a:	4419      	add	r1, r3
 800701c:	6291      	str	r1, [r2, #40]	; 0x28
        ep->xfer_count += TxPctSize;
 800701e:	6b37      	ldr	r7, [r6, #48]	; 0x30
 8007020:	441f      	add	r7, r3
 8007022:	6337      	str	r7, [r6, #48]	; 0x30
        if (ep->xfer_len_db >= ep->maxpacket)
 8007024:	6b57      	ldr	r7, [r2, #52]	; 0x34
 8007026:	6a56      	ldr	r6, [r2, #36]	; 0x24
 8007028:	42b7      	cmp	r7, r6
 800702a:	f0c0 8102 	bcc.w	8007232 <HAL_PCD_IRQHandler+0xaa2>
          ep->xfer_len_db -= len;
 800702e:	1bbf      	subs	r7, r7, r6
 8007030:	6357      	str	r7, [r2, #52]	; 0x34
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8007032:	b2b3      	uxth	r3, r6
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007034:	eb08 0205 	add.w	r2, r8, r5
 8007038:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 800703c:	f892 c015 	ldrb.w	ip, [r2, #21]
 8007040:	f1bc 0f00 	cmp.w	ip, #0
 8007044:	f040 80df 	bne.w	8007206 <HAL_PCD_IRQHandler+0xa76>
 8007048:	7d12      	ldrb	r2, [r2, #20]
 800704a:	00d2      	lsls	r2, r2, #3
 800704c:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8007050:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 8007054:	6817      	ldr	r7, [r2, #0]
 8007056:	f027 477c 	bic.w	r7, r7, #4227858432	; 0xfc000000
 800705a:	6017      	str	r7, [r2, #0]
 800705c:	2e00      	cmp	r6, #0
 800705e:	f040 8122 	bne.w	80072a6 <HAL_PCD_IRQHandler+0xb16>
 8007062:	6816      	ldr	r6, [r2, #0]
 8007064:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 8007068:	6016      	str	r6, [r2, #0]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800706a:	eb08 0205 	add.w	r2, r8, r5
 800706e:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8007072:	8b92      	ldrh	r2, [r2, #28]
 8007074:	f006 fec4 	bl	800de00 <USB_WritePMA>
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8007078:	6820      	ldr	r0, [r4, #0]
 800707a:	e655      	b.n	8006d28 <HAL_PCD_IRQHandler+0x598>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800707c:	f64f 717f 	movw	r1, #65407	; 0xff7f
 8007080:	6823      	ldr	r3, [r4, #0]
 8007082:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007084:	400a      	ands	r2, r1
 8007086:	645a      	str	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 8007088:	f894 22cc 	ldrb.w	r2, [r4, #716]	; 0x2cc
 800708c:	bb4a      	cbnz	r2, 80070e2 <HAL_PCD_IRQHandler+0x952>
      hpcd->LPM_State = LPM_L1;
 800708e:	2101      	movs	r1, #1
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8007090:	4620      	mov	r0, r4
      hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 8007092:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007094:	f042 0204 	orr.w	r2, r2, #4
 8007098:	641a      	str	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 800709a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800709c:	f042 0208 	orr.w	r2, r2, #8
 80070a0:	641a      	str	r2, [r3, #64]	; 0x40
      hpcd->LPM_State = LPM_L1;
 80070a2:	f884 12cc 	strb.w	r1, [r4, #716]	; 0x2cc
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80070a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070a8:	089b      	lsrs	r3, r3, #2
 80070aa:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 80070ae:	f8c4 32d0 	str.w	r3, [r4, #720]	; 0x2d0
}
 80070b2:	b00b      	add	sp, #44	; 0x2c
 80070b4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80070b8:	f000 bac6 	b.w	8007648 <HAL_PCDEx_LPM_Callback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80070bc:	f24f 71ff 	movw	r1, #63487	; 0xf7ff
    hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 80070c0:	6823      	ldr	r3, [r4, #0]
    HAL_PCD_SuspendCallback(hpcd);
 80070c2:	4620      	mov	r0, r4
    hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 80070c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80070c6:	f042 0208 	orr.w	r2, r2, #8
 80070ca:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80070cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80070ce:	400a      	ands	r2, r1
 80070d0:	645a      	str	r2, [r3, #68]	; 0x44
    hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 80070d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80070d4:	f042 0204 	orr.w	r2, r2, #4
 80070d8:	641a      	str	r2, [r3, #64]	; 0x40
    HAL_PCD_SuspendCallback(hpcd);
 80070da:	f008 fb6f 	bl	800f7bc <HAL_PCD_SuspendCallback>
    return;
 80070de:	f7ff bb84 	b.w	80067ea <HAL_PCD_IRQHandler+0x5a>
      HAL_PCD_SuspendCallback(hpcd);
 80070e2:	4620      	mov	r0, r4
 80070e4:	f008 fb6a 	bl	800f7bc <HAL_PCD_SuspendCallback>
 80070e8:	f7ff bb7f 	b.w	80067ea <HAL_PCD_IRQHandler+0x5a>
 80070ec:	2100      	movs	r1, #0
 80070ee:	f8cc 116c 	str.w	r1, [ip, #364]	; 0x16c
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80070f2:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 80070f6:	f021 4178 	bic.w	r1, r1, #4160749568	; 0xf8000000
 80070fa:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 80070fe:	f021 0170 	bic.w	r1, r1, #112	; 0x70
 8007102:	f481 5100 	eor.w	r1, r1, #8192	; 0x2000
 8007106:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 800710a:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 800710e:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
 8007112:	e6de      	b.n	8006ed2 <HAL_PCD_IRQHandler+0x742>
 8007114:	2100      	movs	r1, #0
 8007116:	f8cc 116c 	str.w	r1, [ip, #364]	; 0x16c
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800711a:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 800711e:	f021 4178 	bic.w	r1, r1, #4160749568	; 0xf8000000
 8007122:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 8007126:	f021 0170 	bic.w	r1, r1, #112	; 0x70
 800712a:	f481 5100 	eor.w	r1, r1, #8192	; 0x2000
 800712e:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 8007132:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8007136:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
 800713a:	e70e      	b.n	8006f5a <HAL_PCD_IRQHandler+0x7ca>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800713c:	f64f 51ff 	movw	r1, #65023	; 0xfdff
 8007140:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_SOFCallback(hpcd);
 8007142:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8007144:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8007146:	400b      	ands	r3, r1
 8007148:	6453      	str	r3, [r2, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 800714a:	f008 fb4b 	bl	800f7e4 <HAL_PCD_SOFCallback>
    return;
 800714e:	f7ff bb4c 	b.w	80067ea <HAL_PCD_IRQHandler+0x5a>
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_STALL);
 8007152:	f248 0480 	movw	r4, #32896	; 0x8080
 8007156:	6801      	ldr	r1, [r0, #0]
 8007158:	4a65      	ldr	r2, [pc, #404]	; (80072f0 <HAL_PCD_IRQHandler+0xb60>)
            PCD_SET_EP_TX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_TX_STALL);
 800715a:	4b66      	ldr	r3, [pc, #408]	; (80072f4 <HAL_PCD_IRQHandler+0xb64>)
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_STALL);
 800715c:	400a      	ands	r2, r1
 800715e:	f482 5280 	eor.w	r2, r2, #4096	; 0x1000
 8007162:	4322      	orrs	r2, r4
 8007164:	6002      	str	r2, [r0, #0]
            PCD_SET_EP_TX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_TX_STALL);
 8007166:	6802      	ldr	r2, [r0, #0]
            PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007168:	4963      	ldr	r1, [pc, #396]	; (80072f8 <HAL_PCD_IRQHandler+0xb68>)
            PCD_SET_EP_TX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_TX_STALL);
 800716a:	4013      	ands	r3, r2
 800716c:	f083 0310 	eor.w	r3, r3, #16
 8007170:	4323      	orrs	r3, r4
 8007172:	6003      	str	r3, [r0, #0]
            PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007174:	6803      	ldr	r3, [r0, #0]
 8007176:	4019      	ands	r1, r3
 8007178:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 800717c:	6001      	str	r1, [r0, #0]
            return HAL_OK;
 800717e:	f7ff bb34 	b.w	80067ea <HAL_PCD_IRQHandler+0x5a>
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007182:	4620      	mov	r0, r4
      hpcd->LPM_State = LPM_L0;
 8007184:	f884 12cc 	strb.w	r1, [r4, #716]	; 0x2cc
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007188:	f000 fa5e 	bl	8007648 <HAL_PCDEx_LPM_Callback>
 800718c:	f7ff bb9a 	b.w	80068c4 <HAL_PCD_IRQHandler+0x134>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007190:	2b01      	cmp	r3, #1
 8007192:	f47f ad7d 	bne.w	8006c90 <HAL_PCD_IRQHandler+0x500>
 8007196:	680b      	ldr	r3, [r1, #0]
 8007198:	b29b      	uxth	r3, r3
 800719a:	600b      	str	r3, [r1, #0]
 800719c:	680b      	ldr	r3, [r1, #0]
 800719e:	600b      	str	r3, [r1, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80071a0:	684b      	ldr	r3, [r1, #4]
 80071a2:	b29b      	uxth	r3, r3
 80071a4:	604b      	str	r3, [r1, #4]
 80071a6:	684b      	ldr	r3, [r1, #4]
 80071a8:	604b      	str	r3, [r1, #4]
 80071aa:	e571      	b.n	8006c90 <HAL_PCD_IRQHandler+0x500>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80071ac:	2b01      	cmp	r3, #1
 80071ae:	f47f ac66 	bne.w	8006a7e <HAL_PCD_IRQHandler+0x2ee>
 80071b2:	680b      	ldr	r3, [r1, #0]
 80071b4:	b29b      	uxth	r3, r3
 80071b6:	600b      	str	r3, [r1, #0]
 80071b8:	680b      	ldr	r3, [r1, #0]
 80071ba:	600b      	str	r3, [r1, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80071bc:	684b      	ldr	r3, [r1, #4]
 80071be:	b29b      	uxth	r3, r3
 80071c0:	604b      	str	r3, [r1, #4]
 80071c2:	684b      	ldr	r3, [r1, #4]
 80071c4:	604b      	str	r3, [r1, #4]
 80071c6:	e45a      	b.n	8006a7e <HAL_PCD_IRQHandler+0x2ee>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80071c8:	463e      	mov	r6, r7
 80071ca:	b2bb      	uxth	r3, r7
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80071cc:	f1bc 0f01 	cmp.w	ip, #1
 80071d0:	f47f ae06 	bne.w	8006de0 <HAL_PCD_IRQHandler+0x650>
 80071d4:	eb08 0205 	add.w	r2, r8, r5
 80071d8:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 80071dc:	7d12      	ldrb	r2, [r2, #20]
 80071de:	00d2      	lsls	r2, r2, #3
 80071e0:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80071e4:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 80071e8:	6857      	ldr	r7, [r2, #4]
 80071ea:	b2bf      	uxth	r7, r7
 80071ec:	6057      	str	r7, [r2, #4]
 80071ee:	6857      	ldr	r7, [r2, #4]
 80071f0:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 80071f4:	6056      	str	r6, [r2, #4]
 80071f6:	e5f3      	b.n	8006de0 <HAL_PCD_IRQHandler+0x650>
        else if (ep->xfer_len_db == 0U)
 80071f8:	bb07      	cbnz	r7, 800723c <HAL_PCD_IRQHandler+0xaac>
          ep->xfer_fill_db = 0U;
 80071fa:	461e      	mov	r6, r3
 80071fc:	f882 7038 	strb.w	r7, [r2, #56]	; 0x38
 8007200:	e5d3      	b.n	8006daa <HAL_PCD_IRQHandler+0x61a>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8007202:	463e      	mov	r6, r7
 8007204:	b2bb      	uxth	r3, r7
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007206:	f1bc 0f01 	cmp.w	ip, #1
 800720a:	f47f af2e 	bne.w	800706a <HAL_PCD_IRQHandler+0x8da>
 800720e:	eb08 0205 	add.w	r2, r8, r5
 8007212:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8007216:	7d12      	ldrb	r2, [r2, #20]
 8007218:	00d2      	lsls	r2, r2, #3
 800721a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800721e:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 8007222:	6817      	ldr	r7, [r2, #0]
 8007224:	b2bf      	uxth	r7, r7
 8007226:	6017      	str	r7, [r2, #0]
 8007228:	6817      	ldr	r7, [r2, #0]
 800722a:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 800722e:	6016      	str	r6, [r2, #0]
 8007230:	e71b      	b.n	800706a <HAL_PCD_IRQHandler+0x8da>
        else if (ep->xfer_len_db == 0U)
 8007232:	bb1f      	cbnz	r7, 800727c <HAL_PCD_IRQHandler+0xaec>
          ep->xfer_fill_db = 0U;
 8007234:	461e      	mov	r6, r3
 8007236:	f882 7038 	strb.w	r7, [r2, #56]	; 0x38
 800723a:	e6fb      	b.n	8007034 <HAL_PCD_IRQHandler+0x8a4>
          ep->xfer_len_db = 0U;
 800723c:	2300      	movs	r3, #0
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800723e:	f892 c015 	ldrb.w	ip, [r2, #21]
          ep->xfer_len_db = 0U;
 8007242:	6353      	str	r3, [r2, #52]	; 0x34
          ep->xfer_fill_db = 0;
 8007244:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007248:	f1bc 0f00 	cmp.w	ip, #0
 800724c:	d1bc      	bne.n	80071c8 <HAL_PCD_IRQHandler+0xa38>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800724e:	463e      	mov	r6, r7
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007250:	7d12      	ldrb	r2, [r2, #20]
 8007252:	00d2      	lsls	r2, r2, #3
 8007254:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8007258:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 800725c:	6853      	ldr	r3, [r2, #4]
 800725e:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 8007262:	6053      	str	r3, [r2, #4]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8007264:	b2bb      	uxth	r3, r7
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007266:	2e3e      	cmp	r6, #62	; 0x3e
 8007268:	d828      	bhi.n	80072bc <HAL_PCD_IRQHandler+0xb2c>
 800726a:	0877      	lsrs	r7, r6, #1
 800726c:	07f6      	lsls	r6, r6, #31
 800726e:	6856      	ldr	r6, [r2, #4]
 8007270:	bf48      	it	mi
 8007272:	3701      	addmi	r7, #1
 8007274:	ea46 6687 	orr.w	r6, r6, r7, lsl #26
 8007278:	6056      	str	r6, [r2, #4]
 800727a:	e5b1      	b.n	8006de0 <HAL_PCD_IRQHandler+0x650>
          ep->xfer_fill_db = 0U;
 800727c:	2300      	movs	r3, #0
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800727e:	f892 c015 	ldrb.w	ip, [r2, #21]
          ep->xfer_fill_db = 0U;
 8007282:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
          ep->xfer_len_db = 0U;
 8007286:	6353      	str	r3, [r2, #52]	; 0x34
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007288:	f1bc 0f00 	cmp.w	ip, #0
 800728c:	d1b9      	bne.n	8007202 <HAL_PCD_IRQHandler+0xa72>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800728e:	463e      	mov	r6, r7
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007290:	7d12      	ldrb	r2, [r2, #20]
 8007292:	00d2      	lsls	r2, r2, #3
 8007294:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8007298:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 800729c:	6813      	ldr	r3, [r2, #0]
 800729e:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 80072a2:	6013      	str	r3, [r2, #0]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80072a4:	b2bb      	uxth	r3, r7
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80072a6:	2e3e      	cmp	r6, #62	; 0x3e
 80072a8:	d814      	bhi.n	80072d4 <HAL_PCD_IRQHandler+0xb44>
 80072aa:	0877      	lsrs	r7, r6, #1
 80072ac:	07f6      	lsls	r6, r6, #31
 80072ae:	6816      	ldr	r6, [r2, #0]
 80072b0:	bf48      	it	mi
 80072b2:	3701      	addmi	r7, #1
 80072b4:	ea46 6687 	orr.w	r6, r6, r7, lsl #26
 80072b8:	6016      	str	r6, [r2, #0]
 80072ba:	e6d6      	b.n	800706a <HAL_PCD_IRQHandler+0x8da>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80072bc:	0977      	lsrs	r7, r6, #5
 80072be:	06f6      	lsls	r6, r6, #27
 80072c0:	6856      	ldr	r6, [r2, #4]
 80072c2:	bf08      	it	eq
 80072c4:	f107 37ff 	addeq.w	r7, r7, #4294967295	; 0xffffffff
 80072c8:	ea46 6687 	orr.w	r6, r6, r7, lsl #26
 80072cc:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 80072d0:	6056      	str	r6, [r2, #4]
 80072d2:	e585      	b.n	8006de0 <HAL_PCD_IRQHandler+0x650>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80072d4:	0977      	lsrs	r7, r6, #5
 80072d6:	06f6      	lsls	r6, r6, #27
 80072d8:	6816      	ldr	r6, [r2, #0]
 80072da:	bf08      	it	eq
 80072dc:	f107 37ff 	addeq.w	r7, r7, #4294967295	; 0xffffffff
 80072e0:	ea46 6687 	orr.w	r6, r6, r7, lsl #26
 80072e4:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 80072e8:	6016      	str	r6, [r2, #0]
 80072ea:	e6be      	b.n	800706a <HAL_PCD_IRQHandler+0x8da>
 80072ec:	07ff8f0f 	.word	0x07ff8f0f
 80072f0:	07ffbf8f 	.word	0x07ffbf8f
 80072f4:	07ff8fbf 	.word	0x07ff8fbf
 80072f8:	07ff0f8f 	.word	0x07ff0f8f

080072fc <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 80072fc:	f890 2294 	ldrb.w	r2, [r0, #660]	; 0x294
 8007300:	2a01      	cmp	r2, #1
 8007302:	d00d      	beq.n	8007320 <HAL_PCD_SetAddress+0x24>
{
 8007304:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 8007306:	2201      	movs	r2, #1
 8007308:	4604      	mov	r4, r0
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800730a:	6800      	ldr	r0, [r0, #0]
  hpcd->USB_Address = address;
 800730c:	7461      	strb	r1, [r4, #17]
  __HAL_LOCK(hpcd);
 800730e:	f884 2294 	strb.w	r2, [r4, #660]	; 0x294
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007312:	f006 fd5d 	bl	800ddd0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007316:	2300      	movs	r3, #0
 8007318:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294
  return HAL_OK;
 800731c:	4618      	mov	r0, r3
}
 800731e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8007320:	2002      	movs	r0, #2
}
 8007322:	4770      	bx	lr

08007324 <HAL_PCD_EP_Open>:
  if ((ep_addr & 0x80U) == 0x80U)
 8007324:	f001 0c07 	and.w	ip, r1, #7
 8007328:	0609      	lsls	r1, r1, #24
{
 800732a:	b510      	push	{r4, lr}
 800732c:	4604      	mov	r4, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800732e:	f04f 0e28 	mov.w	lr, #40	; 0x28
  if ((ep_addr & 0x80U) == 0x80U)
 8007332:	d424      	bmi.n	800737e <HAL_PCD_EP_Open+0x5a>
    ep->is_in = 0U;
 8007334:	2000      	movs	r0, #0
 8007336:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 800733a:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 800733e:	f881 0155 	strb.w	r0, [r1, #341]	; 0x155
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007342:	fb0e 410c 	mla	r1, lr, ip, r4
 8007346:	f501 71aa 	add.w	r1, r1, #340	; 0x154
  if (ep_type == EP_TYPE_BULK)
 800734a:	2b02      	cmp	r3, #2
  ep->type = ep_type;
 800734c:	70cb      	strb	r3, [r1, #3]
    ep->data_pid_start = 0U;
 800734e:	bf08      	it	eq
 8007350:	2300      	moveq	r3, #0
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8007352:	f3c2 020a 	ubfx	r2, r2, #0, #11
    ep->data_pid_start = 0U;
 8007356:	bf08      	it	eq
 8007358:	710b      	strbeq	r3, [r1, #4]
  ep->num = ep_addr & EP_ADDR_MSK;
 800735a:	f881 c000 	strb.w	ip, [r1]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800735e:	610a      	str	r2, [r1, #16]
  __HAL_LOCK(hpcd);
 8007360:	f894 3294 	ldrb.w	r3, [r4, #660]	; 0x294
 8007364:	2b01      	cmp	r3, #1
 8007366:	d014      	beq.n	8007392 <HAL_PCD_EP_Open+0x6e>
 8007368:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800736a:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800736c:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007370:	f006 fa12 	bl	800d798 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007374:	2300      	movs	r3, #0
 8007376:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294
  return ret;
 800737a:	4618      	mov	r0, r3
}
 800737c:	bd10      	pop	{r4, pc}
    ep->is_in = 1U;
 800737e:	2001      	movs	r0, #1
 8007380:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 8007384:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 8007388:	7548      	strb	r0, [r1, #21]
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800738a:	fb0e 410c 	mla	r1, lr, ip, r4
 800738e:	3114      	adds	r1, #20
    ep->is_in = 1U;
 8007390:	e7db      	b.n	800734a <HAL_PCD_EP_Open+0x26>
  __HAL_LOCK(hpcd);
 8007392:	2002      	movs	r0, #2
}
 8007394:	bd10      	pop	{r4, pc}
 8007396:	bf00      	nop

08007398 <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80U) == 0x80U)
 8007398:	060b      	lsls	r3, r1, #24
{
 800739a:	b510      	push	{r4, lr}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800739c:	f04f 0228 	mov.w	r2, #40	; 0x28
{
 80073a0:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 80073a2:	d41d      	bmi.n	80073e0 <HAL_PCD_EP_Close+0x48>
    ep->is_in = 0U;
 80073a4:	f04f 0c00 	mov.w	ip, #0
 80073a8:	f001 0307 	and.w	r3, r1, #7
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80073ac:	fb02 4103 	mla	r1, r2, r3, r4
    ep->is_in = 0U;
 80073b0:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 80073b4:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80073b8:	f501 71aa 	add.w	r1, r1, #340	; 0x154
    ep->is_in = 0U;
 80073bc:	f880 c155 	strb.w	ip, [r0, #341]	; 0x155
  ep->num = ep_addr & EP_ADDR_MSK;
 80073c0:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 80073c2:	f894 3294 	ldrb.w	r3, [r4, #660]	; 0x294
 80073c6:	2b01      	cmp	r3, #1
 80073c8:	d01c      	beq.n	8007404 <HAL_PCD_EP_Close+0x6c>
 80073ca:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80073cc:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 80073ce:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80073d2:	f006 fba7 	bl	800db24 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80073d6:	2300      	movs	r3, #0
 80073d8:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294
  return HAL_OK;
 80073dc:	4618      	mov	r0, r3
}
 80073de:	bd10      	pop	{r4, pc}
    ep->is_in = 1U;
 80073e0:	f04f 0c01 	mov.w	ip, #1
 80073e4:	f001 0307 	and.w	r3, r1, #7
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80073e8:	fb02 4103 	mla	r1, r2, r3, r4
    ep->is_in = 1U;
 80073ec:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 80073f0:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80073f4:	3114      	adds	r1, #20
    ep->is_in = 1U;
 80073f6:	f880 c015 	strb.w	ip, [r0, #21]
  ep->num = ep_addr & EP_ADDR_MSK;
 80073fa:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 80073fc:	f894 3294 	ldrb.w	r3, [r4, #660]	; 0x294
 8007400:	2b01      	cmp	r3, #1
 8007402:	d1e2      	bne.n	80073ca <HAL_PCD_EP_Close+0x32>
 8007404:	2002      	movs	r0, #2
}
 8007406:	bd10      	pop	{r4, pc}

08007408 <HAL_PCD_EP_Receive>:
{
 8007408:	b510      	push	{r4, lr}
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800740a:	f04f 0e28 	mov.w	lr, #40	; 0x28
  ep->xfer_count = 0U;
 800740e:	2400      	movs	r4, #0
 8007410:	f001 0107 	and.w	r1, r1, #7
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007414:	fb0e 0e01 	mla	lr, lr, r1, r0
  ep->xfer_buff = pBuf;
 8007418:	eb01 0c81 	add.w	ip, r1, r1, lsl #2
 800741c:	eb00 0ccc 	add.w	ip, r0, ip, lsl #3
  ep->xfer_len = len;
 8007420:	e9cc 235a 	strd	r2, r3, [ip, #360]	; 0x168
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007424:	6800      	ldr	r0, [r0, #0]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007426:	f88c 1154 	strb.w	r1, [ip, #340]	; 0x154
  ep->xfer_count = 0U;
 800742a:	f8cc 4170 	str.w	r4, [ip, #368]	; 0x170
  ep->is_in = 0U;
 800742e:	f88c 4155 	strb.w	r4, [ip, #341]	; 0x155
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007432:	f50e 71aa 	add.w	r1, lr, #340	; 0x154
 8007436:	f006 fd15 	bl	800de64 <USB_EPStartXfer>
}
 800743a:	4620      	mov	r0, r4
 800743c:	bd10      	pop	{r4, pc}
 800743e:	bf00      	nop

08007440 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007440:	f001 0107 	and.w	r1, r1, #7
 8007444:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8007448:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
}
 800744c:	f8d1 0170 	ldr.w	r0, [r1, #368]	; 0x170
 8007450:	4770      	bx	lr
 8007452:	bf00      	nop

08007454 <HAL_PCD_EP_Transmit>:
{
 8007454:	b538      	push	{r3, r4, r5, lr}
 8007456:	f001 0e07 	and.w	lr, r1, #7
 800745a:	eb0e 018e 	add.w	r1, lr, lr, lsl #2
  ep->xfer_buff = pBuf;
 800745e:	eb00 0cc1 	add.w	ip, r0, r1, lsl #3
  ep->xfer_fill_db = 1U;
 8007462:	2501      	movs	r5, #1
  ep->xfer_count = 0U;
 8007464:	2400      	movs	r4, #0
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007466:	4661      	mov	r1, ip
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007468:	6800      	ldr	r0, [r0, #0]
  ep->xfer_buff = pBuf;
 800746a:	f8cc 2028 	str.w	r2, [ip, #40]	; 0x28
  ep->xfer_len = len;
 800746e:	f8cc 302c 	str.w	r3, [ip, #44]	; 0x2c
  ep->xfer_len_db = len;
 8007472:	f8cc 3034 	str.w	r3, [ip, #52]	; 0x34
  ep->xfer_fill_db = 1U;
 8007476:	f88c 5038 	strb.w	r5, [ip, #56]	; 0x38
  ep->xfer_count = 0U;
 800747a:	f8cc 4030 	str.w	r4, [ip, #48]	; 0x30
  ep->is_in = 1U;
 800747e:	f88c 5015 	strb.w	r5, [ip, #21]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007482:	f88c e014 	strb.w	lr, [ip, #20]
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007486:	3114      	adds	r1, #20
 8007488:	f006 fcec 	bl	800de64 <USB_EPStartXfer>
}
 800748c:	4620      	mov	r0, r4
 800748e:	bd38      	pop	{r3, r4, r5, pc}

08007490 <HAL_PCD_EP_SetStall>:
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007490:	7902      	ldrb	r2, [r0, #4]
 8007492:	f001 0307 	and.w	r3, r1, #7
 8007496:	429a      	cmp	r2, r3
 8007498:	d336      	bcc.n	8007508 <HAL_PCD_EP_SetStall+0x78>
  if ((0x80U & ep_addr) == 0x80U)
 800749a:	060a      	lsls	r2, r1, #24
{
 800749c:	b510      	push	{r4, lr}
 800749e:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 80074a0:	d41f      	bmi.n	80074e2 <HAL_PCD_EP_SetStall+0x52>
    ep->is_in = 0U;
 80074a2:	f04f 0c00 	mov.w	ip, #0
    ep = &hpcd->OUT_ep[ep_addr];
 80074a6:	2028      	movs	r0, #40	; 0x28
    ep->is_in = 0U;
 80074a8:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80074ac:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 80074b0:	f882 c155 	strb.w	ip, [r2, #341]	; 0x155
  ep->is_stall = 1U;
 80074b4:	2201      	movs	r2, #1
    ep = &hpcd->OUT_ep[ep_addr];
 80074b6:	fb00 4101 	mla	r1, r0, r1, r4
  ep->num = ep_addr & EP_ADDR_MSK;
 80074ba:	f881 3154 	strb.w	r3, [r1, #340]	; 0x154
  ep->is_stall = 1U;
 80074be:	f881 2156 	strb.w	r2, [r1, #342]	; 0x156
  __HAL_LOCK(hpcd);
 80074c2:	f894 3294 	ldrb.w	r3, [r4, #660]	; 0x294
    ep = &hpcd->OUT_ep[ep_addr];
 80074c6:	f501 71aa 	add.w	r1, r1, #340	; 0x154
  __HAL_LOCK(hpcd);
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d01a      	beq.n	8007504 <HAL_PCD_EP_SetStall+0x74>
  (void)USB_EPSetStall(hpcd->Instance, ep);
 80074ce:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 80074d0:	f884 2294 	strb.w	r2, [r4, #660]	; 0x294
  (void)USB_EPSetStall(hpcd->Instance, ep);
 80074d4:	f006 fbd6 	bl	800dc84 <USB_EPSetStall>
  __HAL_UNLOCK(hpcd);
 80074d8:	2300      	movs	r3, #0
 80074da:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294
  return HAL_OK;
 80074de:	4618      	mov	r0, r3
}
 80074e0:	bd10      	pop	{r4, pc}
    ep->is_in = 1U;
 80074e2:	2001      	movs	r0, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80074e4:	2128      	movs	r1, #40	; 0x28
    ep->is_in = 1U;
 80074e6:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80074ea:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 80074ee:	7550      	strb	r0, [r2, #21]
  ep->is_stall = 1U;
 80074f0:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80074f2:	fb01 4103 	mla	r1, r1, r3, r4
  ep->num = ep_addr & EP_ADDR_MSK;
 80074f6:	750b      	strb	r3, [r1, #20]
  ep->is_stall = 1U;
 80074f8:	758a      	strb	r2, [r1, #22]
  __HAL_LOCK(hpcd);
 80074fa:	f894 3294 	ldrb.w	r3, [r4, #660]	; 0x294
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80074fe:	3114      	adds	r1, #20
  __HAL_LOCK(hpcd);
 8007500:	4293      	cmp	r3, r2
 8007502:	d1e4      	bne.n	80074ce <HAL_PCD_EP_SetStall+0x3e>
 8007504:	2002      	movs	r0, #2
}
 8007506:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8007508:	2001      	movs	r0, #1
}
 800750a:	4770      	bx	lr

0800750c <HAL_PCD_EP_ClrStall>:
{
 800750c:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800750e:	7902      	ldrb	r2, [r0, #4]
 8007510:	f001 030f 	and.w	r3, r1, #15
 8007514:	429a      	cmp	r2, r3
 8007516:	d338      	bcc.n	800758a <HAL_PCD_EP_ClrStall+0x7e>
  if ((0x80U & ep_addr) == 0x80U)
 8007518:	060b      	lsls	r3, r1, #24
 800751a:	4604      	mov	r4, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800751c:	f04f 0228 	mov.w	r2, #40	; 0x28
  if ((0x80U & ep_addr) == 0x80U)
 8007520:	d41f      	bmi.n	8007562 <HAL_PCD_EP_ClrStall+0x56>
    ep->is_in = 0U;
 8007522:	2500      	movs	r5, #0
 8007524:	f001 0307 	and.w	r3, r1, #7
 8007528:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 800752c:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 8007530:	f880 5155 	strb.w	r5, [r0, #341]	; 0x155
  ep->is_stall = 0U;
 8007534:	2500      	movs	r5, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007536:	fb02 4103 	mla	r1, r2, r3, r4
  ep->num = ep_addr & EP_ADDR_MSK;
 800753a:	f881 3154 	strb.w	r3, [r1, #340]	; 0x154
  ep->is_stall = 0U;
 800753e:	f881 5156 	strb.w	r5, [r1, #342]	; 0x156
  __HAL_LOCK(hpcd);
 8007542:	f894 3294 	ldrb.w	r3, [r4, #660]	; 0x294
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007546:	f501 71aa 	add.w	r1, r1, #340	; 0x154
  __HAL_LOCK(hpcd);
 800754a:	2b01      	cmp	r3, #1
 800754c:	d01b      	beq.n	8007586 <HAL_PCD_EP_ClrStall+0x7a>
 800754e:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007550:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8007552:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007556:	f006 fbb9 	bl	800dccc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800755a:	f884 5294 	strb.w	r5, [r4, #660]	; 0x294
  return HAL_OK;
 800755e:	4628      	mov	r0, r5
}
 8007560:	bd38      	pop	{r3, r4, r5, pc}
    ep->is_in = 1U;
 8007562:	2501      	movs	r5, #1
 8007564:	f001 0307 	and.w	r3, r1, #7
 8007568:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 800756c:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 8007570:	7545      	strb	r5, [r0, #21]
  ep->is_stall = 0U;
 8007572:	2500      	movs	r5, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007574:	fb02 4103 	mla	r1, r2, r3, r4
  ep->num = ep_addr & EP_ADDR_MSK;
 8007578:	750b      	strb	r3, [r1, #20]
  ep->is_stall = 0U;
 800757a:	758d      	strb	r5, [r1, #22]
  __HAL_LOCK(hpcd);
 800757c:	f894 3294 	ldrb.w	r3, [r4, #660]	; 0x294
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007580:	3114      	adds	r1, #20
  __HAL_LOCK(hpcd);
 8007582:	2b01      	cmp	r3, #1
 8007584:	d1e3      	bne.n	800754e <HAL_PCD_EP_ClrStall+0x42>
 8007586:	2002      	movs	r0, #2
}
 8007588:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800758a:	2001      	movs	r0, #1
}
 800758c:	bd38      	pop	{r3, r4, r5, pc}
 800758e:	bf00      	nop

08007590 <HAL_PCD_EP_Abort>:
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007590:	2328      	movs	r3, #40	; 0x28
  if ((0x80U & ep_addr) == 0x80U)
 8007592:	f011 0f80 	tst.w	r1, #128	; 0x80
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007596:	f001 0107 	and.w	r1, r1, #7
 800759a:	fb03 0101 	mla	r1, r3, r1, r0
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800759e:	6800      	ldr	r0, [r0, #0]
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80075a0:	bf14      	ite	ne
 80075a2:	3114      	addne	r1, #20
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80075a4:	f501 71aa 	addeq.w	r1, r1, #340	; 0x154
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80075a8:	f006 bbd8 	b.w	800dd5c <USB_EPStopXfer>

080075ac <HAL_PCD_EP_Flush>:
  __HAL_LOCK(hpcd);
 80075ac:	f890 3294 	ldrb.w	r3, [r0, #660]	; 0x294
 80075b0:	2b01      	cmp	r3, #1
 80075b2:	d017      	beq.n	80075e4 <HAL_PCD_EP_Flush+0x38>
 80075b4:	2301      	movs	r3, #1
{
 80075b6:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 80075b8:	f880 3294 	strb.w	r3, [r0, #660]	; 0x294
  if ((ep_addr & 0x80U) == 0x80U)
 80075bc:	060b      	lsls	r3, r1, #24
 80075be:	4604      	mov	r4, r0
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 80075c0:	6800      	ldr	r0, [r0, #0]
  if ((ep_addr & 0x80U) == 0x80U)
 80075c2:	d406      	bmi.n	80075d2 <HAL_PCD_EP_Flush+0x26>
    (void)USB_FlushRxFifo(hpcd->Instance);
 80075c4:	f006 f8e6 	bl	800d794 <USB_FlushRxFifo>
  __HAL_UNLOCK(hpcd);
 80075c8:	2300      	movs	r3, #0
 80075ca:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294
  return HAL_OK;
 80075ce:	4618      	mov	r0, r3
}
 80075d0:	bd10      	pop	{r4, pc}
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 80075d2:	f001 0107 	and.w	r1, r1, #7
 80075d6:	f006 f8db 	bl	800d790 <USB_FlushTxFifo>
  __HAL_UNLOCK(hpcd);
 80075da:	2300      	movs	r3, #0
 80075dc:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294
  return HAL_OK;
 80075e0:	4618      	mov	r0, r3
}
 80075e2:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80075e4:	2002      	movs	r0, #2
}
 80075e6:	4770      	bx	lr

080075e8 <HAL_PCDEx_PMAConfig>:
                                       uint16_t ep_kind, uint32_t pmaadress)
{
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80075e8:	f011 0f80 	tst.w	r1, #128	; 0x80
 80075ec:	d00b      	beq.n	8007606 <HAL_PCDEx_PMAConfig+0x1e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80075ee:	f001 0107 	and.w	r1, r1, #7
 80075f2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80075f6:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80075fa:	3014      	adds	r0, #20
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80075fc:	b95a      	cbnz	r2, 8007616 <HAL_PCDEx_PMAConfig+0x2e>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80075fe:	7302      	strb	r2, [r0, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8007600:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 8007602:	2000      	movs	r0, #0
 8007604:	4770      	bx	lr
    ep = &hpcd->OUT_ep[ep_addr];
 8007606:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800760a:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800760e:	f500 70aa 	add.w	r0, r0, #340	; 0x154
  if (ep_kind == PCD_SNG_BUF)
 8007612:	2a00      	cmp	r2, #0
 8007614:	d0f3      	beq.n	80075fe <HAL_PCDEx_PMAConfig+0x16>
    ep->doublebuffer = 1U;
 8007616:	2201      	movs	r2, #1
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8007618:	6083      	str	r3, [r0, #8]
    ep->doublebuffer = 1U;
 800761a:	7302      	strb	r2, [r0, #12]
}
 800761c:	2000      	movs	r0, #0
 800761e:	4770      	bx	lr

08007620 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007620:	4603      	mov	r3, r0

  USB_DRD_TypeDef *USBx = hpcd->Instance;
  hpcd->lpm_active = 1U;
  hpcd->LPM_State = LPM_L0;
 8007622:	2100      	movs	r1, #0
{
 8007624:	b410      	push	{r4}
  hpcd->lpm_active = 1U;
 8007626:	2401      	movs	r4, #1
  USB_DRD_TypeDef *USBx = hpcd->Instance;
 8007628:	681a      	ldr	r2, [r3, #0]
  hpcd->LPM_State = LPM_L0;
 800762a:	f883 12cc 	strb.w	r1, [r3, #716]	; 0x2cc

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;

  return HAL_OK;
}
 800762e:	4608      	mov	r0, r1
  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8007630:	6d51      	ldr	r1, [r2, #84]	; 0x54
  hpcd->lpm_active = 1U;
 8007632:	f8c3 42d8 	str.w	r4, [r3, #728]	; 0x2d8
  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8007636:	4321      	orrs	r1, r4
 8007638:	6551      	str	r1, [r2, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800763a:	6d53      	ldr	r3, [r2, #84]	; 0x54
}
 800763c:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8007640:	f043 0302 	orr.w	r3, r3, #2
 8007644:	6553      	str	r3, [r2, #84]	; 0x54
}
 8007646:	4770      	bx	lr

08007648 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007648:	4770      	bx	lr
 800764a:	bf00      	nop

0800764c <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector(void)
{
  /* Enable the USB voltage detector */
  SET_BIT(PWR->USBSCR, PWR_USBSCR_USB33DEN);
 800764c:	4a02      	ldr	r2, [pc, #8]	; (8007658 <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 800764e:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8007650:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007654:	6393      	str	r3, [r2, #56]	; 0x38
}
 8007656:	4770      	bx	lr
 8007658:	44020800 	.word	0x44020800

0800765c <HAL_PWREx_EnableVddUSB>:
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
  SET_BIT(PWR->USBSCR, PWR_USBSCR_USB33SV);
 800765c:	4a02      	ldr	r2, [pc, #8]	; (8007668 <HAL_PWREx_EnableVddUSB+0xc>)
 800765e:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8007660:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007664:	6393      	str	r3, [r2, #56]	; 0x38
}
 8007666:	4770      	bx	lr
 8007668:	44020800 	.word	0x44020800

0800766c <HAL_RCC_GetSysClockFreq.part.0>:
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800766c:	4b42      	ldr	r3, [pc, #264]	; (8007778 <HAL_RCC_GetSysClockFreq.part.0+0x10c>)
 800766e:	69da      	ldr	r2, [r3, #28]
 8007670:	f002 0218 	and.w	r2, r2, #24
 8007674:	2a18      	cmp	r2, #24
 8007676:	d001      	beq.n	800767c <HAL_RCC_GetSysClockFreq.part.0+0x10>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8007678:	4840      	ldr	r0, [pc, #256]	; (800777c <HAL_RCC_GetSysClockFreq.part.0+0x110>)
  }

  return sysclockfreq;
}
 800767a:	4770      	bx	lr
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800767c:	6a99      	ldr	r1, [r3, #40]	; 0x28
uint32_t HAL_RCC_GetSysClockFreq(void)
 800767e:	b430      	push	{r4, r5}
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8007680:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8007682:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    if (pllm != 0U)
 8007684:	f414 5f7c 	tst.w	r4, #16128	; 0x3f00
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8007688:	6b9d      	ldr	r5, [r3, #56]	; 0x38
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800768a:	f3c4 2005 	ubfx	r0, r4, #8, #6
    if (pllm != 0U)
 800768e:	d039      	beq.n	8007704 <HAL_RCC_GetSysClockFreq.part.0+0x98>
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8007690:	f3c2 1200 	ubfx	r2, r2, #4, #1
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8007694:	f3c5 05cc 	ubfx	r5, r5, #3, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8007698:	fb05 f202 	mul.w	r2, r5, r2
 800769c:	ee07 2a90 	vmov	s15, r2
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80076a0:	f001 0103 	and.w	r1, r1, #3
      switch (pllsource)
 80076a4:	2901      	cmp	r1, #1
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80076a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
      switch (pllsource)
 80076aa:	d03f      	beq.n	800772c <HAL_RCC_GetSysClockFreq.part.0+0xc0>
 80076ac:	2903      	cmp	r1, #3
 80076ae:	d12b      	bne.n	8007708 <HAL_RCC_GetSysClockFreq.part.0+0x9c>
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80076b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076b2:	ee05 0a90 	vmov	s11, r0
 80076b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076ba:	ee07 3a10 	vmov	s14, r3
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80076be:	eddf 6a30 	vldr	s13, [pc, #192]	; 8007780 <HAL_RCC_GetSysClockFreq.part.0+0x114>
 80076c2:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80076c6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80076ca:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 80076ce:	ed9f 5a2d 	vldr	s10, [pc, #180]	; 8007784 <HAL_RCC_GetSysClockFreq.part.0+0x118>
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80076d2:	ee67 7aa6 	vmul.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80076d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80076da:	eec5 6a25 	vdiv.f32	s13, s10, s11
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80076de:	ee77 7a86 	vadd.f32	s15, s15, s12
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80076e2:	ee67 7aa6 	vmul.f32	s15, s15, s13
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 80076e6:	4b24      	ldr	r3, [pc, #144]	; (8007778 <HAL_RCC_GetSysClockFreq.part.0+0x10c>)
 80076e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076ea:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80076ee:	3301      	adds	r3, #1
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80076f0:	ee07 3a10 	vmov	s14, r3
 80076f4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80076f8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80076fc:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 8007700:	ee17 0a90 	vmov	r0, s15
}
 8007704:	bc30      	pop	{r4, r5}
 8007706:	4770      	bx	lr
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007708:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800770a:	ee05 0a90 	vmov	s11, r0
 800770e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007712:	ee07 3a10 	vmov	s14, r3
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8007716:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8007780 <HAL_RCC_GetSysClockFreq.part.0+0x114>
 800771a:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800771e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007722:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8007726:	ed9f 5a18 	vldr	s10, [pc, #96]	; 8007788 <HAL_RCC_GetSysClockFreq.part.0+0x11c>
 800772a:	e7d2      	b.n	80076d2 <HAL_RCC_GetSysClockFreq.part.0+0x66>
          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800772c:	681a      	ldr	r2, [r3, #0]
 800772e:	0692      	lsls	r2, r2, #26
 8007730:	d5be      	bpl.n	80076b0 <HAL_RCC_GetSysClockFreq.part.0+0x44>
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007732:	6819      	ldr	r1, [r3, #0]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007734:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8007736:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8007780 <HAL_RCC_GetSysClockFreq.part.0+0x114>
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800773a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800773e:	ee06 3a90 	vmov	s13, r3
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007742:	4a0e      	ldr	r2, [pc, #56]	; (800777c <HAL_RCC_GetSysClockFreq.part.0+0x110>)
 8007744:	f3c1 03c1 	ubfx	r3, r1, #3, #2
 8007748:	40da      	lsrs	r2, r3
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800774a:	ee05 0a90 	vmov	s11, r0
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800774e:	ee67 7a87 	vmul.f32	s15, s15, s14
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007752:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8007756:	ee06 2a10 	vmov	s12, r2
 800775a:	eeb8 5ae5 	vcvt.f32.s32	s10, s11
 800775e:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8007762:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007766:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800776a:	ee86 7a05 	vdiv.f32	s14, s12, s10
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800776e:	ee77 7aa5 	vadd.f32	s15, s15, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007772:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007776:	e7b6      	b.n	80076e6 <HAL_RCC_GetSysClockFreq.part.0+0x7a>
 8007778:	44020c00 	.word	0x44020c00
 800777c:	017d7840 	.word	0x017d7840
 8007780:	39000000 	.word	0x39000000
 8007784:	4bbebc20 	.word	0x4bbebc20
 8007788:	4a742400 	.word	0x4a742400

0800778c <HAL_RCC_GetSysClockFreq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 800778c:	4a0e      	ldr	r2, [pc, #56]	; (80077c8 <HAL_RCC_GetSysClockFreq+0x3c>)
 800778e:	69d3      	ldr	r3, [r2, #28]
 8007790:	f003 0318 	and.w	r3, r3, #24
 8007794:	2b08      	cmp	r3, #8
 8007796:	d015      	beq.n	80077c4 <HAL_RCC_GetSysClockFreq+0x38>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007798:	69d3      	ldr	r3, [r2, #28]
 800779a:	f013 0f18 	tst.w	r3, #24
 800779e:	d108      	bne.n	80077b2 <HAL_RCC_GetSysClockFreq+0x26>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80077a0:	6813      	ldr	r3, [r2, #0]
 80077a2:	069b      	lsls	r3, r3, #26
 80077a4:	d50c      	bpl.n	80077c0 <HAL_RCC_GetSysClockFreq+0x34>
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80077a6:	6813      	ldr	r3, [r2, #0]
 80077a8:	4808      	ldr	r0, [pc, #32]	; (80077cc <HAL_RCC_GetSysClockFreq+0x40>)
 80077aa:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80077ae:	40d8      	lsrs	r0, r3
 80077b0:	4770      	bx	lr
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80077b2:	69d3      	ldr	r3, [r2, #28]
 80077b4:	f003 0318 	and.w	r3, r3, #24
 80077b8:	2b10      	cmp	r3, #16
 80077ba:	d001      	beq.n	80077c0 <HAL_RCC_GetSysClockFreq+0x34>
 80077bc:	f7ff bf56 	b.w	800766c <HAL_RCC_GetSysClockFreq.part.0>
      sysclockfreq = (uint32_t) HSI_VALUE;
 80077c0:	4802      	ldr	r0, [pc, #8]	; (80077cc <HAL_RCC_GetSysClockFreq+0x40>)
}
 80077c2:	4770      	bx	lr
    sysclockfreq = CSI_VALUE;
 80077c4:	4802      	ldr	r0, [pc, #8]	; (80077d0 <HAL_RCC_GetSysClockFreq+0x44>)
 80077c6:	4770      	bx	lr
 80077c8:	44020c00 	.word	0x44020c00
 80077cc:	017d7840 	.word	0x017d7840
 80077d0:	003d0900 	.word	0x003d0900

080077d4 <HAL_RCC_ClockConfig>:
  if (pClkInitStruct == NULL)
 80077d4:	2800      	cmp	r0, #0
 80077d6:	f000 8115 	beq.w	8007a04 <HAL_RCC_ClockConfig+0x230>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80077da:	4a8e      	ldr	r2, [pc, #568]	; (8007a14 <HAL_RCC_ClockConfig+0x240>)
{
 80077dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80077e0:	6813      	ldr	r3, [r2, #0]
 80077e2:	4604      	mov	r4, r0
 80077e4:	f003 030f 	and.w	r3, r3, #15
 80077e8:	428b      	cmp	r3, r1
 80077ea:	460d      	mov	r5, r1
 80077ec:	d20c      	bcs.n	8007808 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077ee:	6813      	ldr	r3, [r2, #0]
 80077f0:	f023 030f 	bic.w	r3, r3, #15
 80077f4:	430b      	orrs	r3, r1
 80077f6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80077f8:	6813      	ldr	r3, [r2, #0]
 80077fa:	f003 030f 	and.w	r3, r3, #15
 80077fe:	428b      	cmp	r3, r1
 8007800:	d002      	beq.n	8007808 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8007802:	2001      	movs	r0, #1
}
 8007804:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8007808:	6823      	ldr	r3, [r4, #0]
 800780a:	06de      	lsls	r6, r3, #27
 800780c:	d50d      	bpl.n	800782a <HAL_RCC_ClockConfig+0x56>
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800780e:	4982      	ldr	r1, [pc, #520]	; (8007a18 <HAL_RCC_ClockConfig+0x244>)
 8007810:	6960      	ldr	r0, [r4, #20]
 8007812:	6a0a      	ldr	r2, [r1, #32]
 8007814:	0a12      	lsrs	r2, r2, #8
 8007816:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800781a:	4290      	cmp	r0, r2
 800781c:	d905      	bls.n	800782a <HAL_RCC_ClockConfig+0x56>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 800781e:	6a0a      	ldr	r2, [r1, #32]
 8007820:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8007824:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8007828:	620a      	str	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800782a:	0718      	lsls	r0, r3, #28
 800782c:	d50d      	bpl.n	800784a <HAL_RCC_ClockConfig+0x76>
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800782e:	497a      	ldr	r1, [pc, #488]	; (8007a18 <HAL_RCC_ClockConfig+0x244>)
 8007830:	6920      	ldr	r0, [r4, #16]
 8007832:	6a0a      	ldr	r2, [r1, #32]
 8007834:	0912      	lsrs	r2, r2, #4
 8007836:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800783a:	4290      	cmp	r0, r2
 800783c:	d905      	bls.n	800784a <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800783e:	6a0a      	ldr	r2, [r1, #32]
 8007840:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007844:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
 8007848:	620a      	str	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800784a:	0759      	lsls	r1, r3, #29
 800784c:	d50b      	bpl.n	8007866 <HAL_RCC_ClockConfig+0x92>
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800784e:	4972      	ldr	r1, [pc, #456]	; (8007a18 <HAL_RCC_ClockConfig+0x244>)
 8007850:	68e0      	ldr	r0, [r4, #12]
 8007852:	6a0a      	ldr	r2, [r1, #32]
 8007854:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8007858:	4290      	cmp	r0, r2
 800785a:	d904      	bls.n	8007866 <HAL_RCC_ClockConfig+0x92>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800785c:	6a0a      	ldr	r2, [r1, #32]
 800785e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8007862:	4302      	orrs	r2, r0
 8007864:	620a      	str	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007866:	079a      	lsls	r2, r3, #30
 8007868:	f140 8095 	bpl.w	8007996 <HAL_RCC_ClockConfig+0x1c2>
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800786c:	486a      	ldr	r0, [pc, #424]	; (8007a18 <HAL_RCC_ClockConfig+0x244>)
 800786e:	68a1      	ldr	r1, [r4, #8]
 8007870:	6a02      	ldr	r2, [r0, #32]
 8007872:	f002 020f 	and.w	r2, r2, #15
 8007876:	4291      	cmp	r1, r2
 8007878:	d904      	bls.n	8007884 <HAL_RCC_ClockConfig+0xb0>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 800787a:	6a02      	ldr	r2, [r0, #32]
 800787c:	f022 020f 	bic.w	r2, r2, #15
 8007880:	430a      	orrs	r2, r1
 8007882:	6202      	str	r2, [r0, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007884:	07d8      	lsls	r0, r3, #31
 8007886:	d52f      	bpl.n	80078e8 <HAL_RCC_ClockConfig+0x114>
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007888:	6862      	ldr	r2, [r4, #4]
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800788a:	4b63      	ldr	r3, [pc, #396]	; (8007a18 <HAL_RCC_ClockConfig+0x244>)
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800788c:	2a03      	cmp	r2, #3
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800788e:	681b      	ldr	r3, [r3, #0]
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007890:	f000 8089 	beq.w	80079a6 <HAL_RCC_ClockConfig+0x1d2>
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007894:	2a02      	cmp	r2, #2
 8007896:	f000 80b1 	beq.w	80079fc <HAL_RCC_ClockConfig+0x228>
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800789a:	2a01      	cmp	r2, #1
 800789c:	f000 80b6 	beq.w	8007a0c <HAL_RCC_ClockConfig+0x238>
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80078a0:	0799      	lsls	r1, r3, #30
 80078a2:	d5ae      	bpl.n	8007802 <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 80078a4:	4e5c      	ldr	r6, [pc, #368]	; (8007a18 <HAL_RCC_ClockConfig+0x244>)
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80078a6:	f241 3888 	movw	r8, #5000	; 0x1388
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 80078aa:	69f3      	ldr	r3, [r6, #28]
 80078ac:	f023 0303 	bic.w	r3, r3, #3
 80078b0:	4313      	orrs	r3, r2
 80078b2:	61f3      	str	r3, [r6, #28]
    tickstart = HAL_GetTick();
 80078b4:	f7fe f840 	bl	8005938 <HAL_GetTick>
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80078b8:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80078ba:	4607      	mov	r7, r0
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80078bc:	2b03      	cmp	r3, #3
 80078be:	d07b      	beq.n	80079b8 <HAL_RCC_ClockConfig+0x1e4>
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80078c0:	2b02      	cmp	r3, #2
 80078c2:	f000 8084 	beq.w	80079ce <HAL_RCC_ClockConfig+0x1fa>
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80078c6:	2b01      	cmp	r3, #1
 80078c8:	d106      	bne.n	80078d8 <HAL_RCC_ClockConfig+0x104>
 80078ca:	e08b      	b.n	80079e4 <HAL_RCC_ClockConfig+0x210>
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80078cc:	f7fe f834 	bl	8005938 <HAL_GetTick>
 80078d0:	1bc0      	subs	r0, r0, r7
 80078d2:	4540      	cmp	r0, r8
 80078d4:	f200 8098 	bhi.w	8007a08 <HAL_RCC_ClockConfig+0x234>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80078d8:	69f3      	ldr	r3, [r6, #28]
 80078da:	f013 0f18 	tst.w	r3, #24
 80078de:	d1f5      	bne.n	80078cc <HAL_RCC_ClockConfig+0xf8>
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80078e0:	6823      	ldr	r3, [r4, #0]
 80078e2:	079a      	lsls	r2, r3, #30
 80078e4:	d506      	bpl.n	80078f4 <HAL_RCC_ClockConfig+0x120>
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80078e6:	68a1      	ldr	r1, [r4, #8]
 80078e8:	484b      	ldr	r0, [pc, #300]	; (8007a18 <HAL_RCC_ClockConfig+0x244>)
 80078ea:	6a02      	ldr	r2, [r0, #32]
 80078ec:	f002 020f 	and.w	r2, r2, #15
 80078f0:	428a      	cmp	r2, r1
 80078f2:	d87d      	bhi.n	80079f0 <HAL_RCC_ClockConfig+0x21c>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80078f4:	4947      	ldr	r1, [pc, #284]	; (8007a14 <HAL_RCC_ClockConfig+0x240>)
 80078f6:	680a      	ldr	r2, [r1, #0]
 80078f8:	f002 020f 	and.w	r2, r2, #15
 80078fc:	42aa      	cmp	r2, r5
 80078fe:	d90a      	bls.n	8007916 <HAL_RCC_ClockConfig+0x142>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007900:	680a      	ldr	r2, [r1, #0]
 8007902:	f022 020f 	bic.w	r2, r2, #15
 8007906:	432a      	orrs	r2, r5
 8007908:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800790a:	680a      	ldr	r2, [r1, #0]
 800790c:	f002 020f 	and.w	r2, r2, #15
 8007910:	42aa      	cmp	r2, r5
 8007912:	f47f af76 	bne.w	8007802 <HAL_RCC_ClockConfig+0x2e>
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007916:	075f      	lsls	r7, r3, #29
 8007918:	d50b      	bpl.n	8007932 <HAL_RCC_ClockConfig+0x15e>
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800791a:	493f      	ldr	r1, [pc, #252]	; (8007a18 <HAL_RCC_ClockConfig+0x244>)
 800791c:	68e0      	ldr	r0, [r4, #12]
 800791e:	6a0a      	ldr	r2, [r1, #32]
 8007920:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8007924:	4290      	cmp	r0, r2
 8007926:	d204      	bcs.n	8007932 <HAL_RCC_ClockConfig+0x15e>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8007928:	6a0a      	ldr	r2, [r1, #32]
 800792a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800792e:	4302      	orrs	r2, r0
 8007930:	620a      	str	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007932:	071e      	lsls	r6, r3, #28
 8007934:	d50d      	bpl.n	8007952 <HAL_RCC_ClockConfig+0x17e>
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8007936:	4938      	ldr	r1, [pc, #224]	; (8007a18 <HAL_RCC_ClockConfig+0x244>)
 8007938:	6920      	ldr	r0, [r4, #16]
 800793a:	6a0a      	ldr	r2, [r1, #32]
 800793c:	0912      	lsrs	r2, r2, #4
 800793e:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8007942:	4290      	cmp	r0, r2
 8007944:	d205      	bcs.n	8007952 <HAL_RCC_ClockConfig+0x17e>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8007946:	6a0a      	ldr	r2, [r1, #32]
 8007948:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800794c:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
 8007950:	620a      	str	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8007952:	06dd      	lsls	r5, r3, #27
 8007954:	d50d      	bpl.n	8007972 <HAL_RCC_ClockConfig+0x19e>
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8007956:	4a30      	ldr	r2, [pc, #192]	; (8007a18 <HAL_RCC_ClockConfig+0x244>)
 8007958:	6961      	ldr	r1, [r4, #20]
 800795a:	6a13      	ldr	r3, [r2, #32]
 800795c:	0a1b      	lsrs	r3, r3, #8
 800795e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007962:	4299      	cmp	r1, r3
 8007964:	d205      	bcs.n	8007972 <HAL_RCC_ClockConfig+0x19e>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8007966:	6a13      	ldr	r3, [r2, #32]
 8007968:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800796c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007970:	6213      	str	r3, [r2, #32]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8007972:	f7ff ff0b 	bl	800778c <HAL_RCC_GetSysClockFreq>
}
 8007976:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800797a:	4603      	mov	r3, r0
 800797c:	4a26      	ldr	r2, [pc, #152]	; (8007a18 <HAL_RCC_ClockConfig+0x244>)
 800797e:	4927      	ldr	r1, [pc, #156]	; (8007a1c <HAL_RCC_ClockConfig+0x248>)
 8007980:	6a12      	ldr	r2, [r2, #32]
  halstatus = HAL_InitTick(uwTickPrio);
 8007982:	4827      	ldr	r0, [pc, #156]	; (8007a20 <HAL_RCC_ClockConfig+0x24c>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8007984:	f002 020f 	and.w	r2, r2, #15
 8007988:	5c89      	ldrb	r1, [r1, r2]
 800798a:	4a26      	ldr	r2, [pc, #152]	; (8007a24 <HAL_RCC_ClockConfig+0x250>)
 800798c:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick(uwTickPrio);
 800798e:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8007990:	6013      	str	r3, [r2, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 8007992:	f004 bf7b 	b.w	800c88c <HAL_InitTick>
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007996:	07da      	lsls	r2, r3, #31
 8007998:	d5ac      	bpl.n	80078f4 <HAL_RCC_ClockConfig+0x120>
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800799a:	6862      	ldr	r2, [r4, #4]
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800799c:	4b1e      	ldr	r3, [pc, #120]	; (8007a18 <HAL_RCC_ClockConfig+0x244>)
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800799e:	2a03      	cmp	r2, #3
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80079a0:	681b      	ldr	r3, [r3, #0]
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80079a2:	f47f af77 	bne.w	8007894 <HAL_RCC_ClockConfig+0xc0>
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80079a6:	019f      	lsls	r7, r3, #6
 80079a8:	f53f af7c 	bmi.w	80078a4 <HAL_RCC_ClockConfig+0xd0>
 80079ac:	e729      	b.n	8007802 <HAL_RCC_ClockConfig+0x2e>
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80079ae:	f7fd ffc3 	bl	8005938 <HAL_GetTick>
 80079b2:	1bc3      	subs	r3, r0, r7
 80079b4:	4543      	cmp	r3, r8
 80079b6:	d827      	bhi.n	8007a08 <HAL_RCC_ClockConfig+0x234>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80079b8:	69f3      	ldr	r3, [r6, #28]
 80079ba:	f003 0318 	and.w	r3, r3, #24
 80079be:	2b18      	cmp	r3, #24
 80079c0:	d1f5      	bne.n	80079ae <HAL_RCC_ClockConfig+0x1da>
 80079c2:	e78d      	b.n	80078e0 <HAL_RCC_ClockConfig+0x10c>
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80079c4:	f7fd ffb8 	bl	8005938 <HAL_GetTick>
 80079c8:	1bc0      	subs	r0, r0, r7
 80079ca:	4540      	cmp	r0, r8
 80079cc:	d81c      	bhi.n	8007a08 <HAL_RCC_ClockConfig+0x234>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80079ce:	69f3      	ldr	r3, [r6, #28]
 80079d0:	f003 0318 	and.w	r3, r3, #24
 80079d4:	2b10      	cmp	r3, #16
 80079d6:	d1f5      	bne.n	80079c4 <HAL_RCC_ClockConfig+0x1f0>
 80079d8:	e782      	b.n	80078e0 <HAL_RCC_ClockConfig+0x10c>
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80079da:	f7fd ffad 	bl	8005938 <HAL_GetTick>
 80079de:	1bc0      	subs	r0, r0, r7
 80079e0:	4540      	cmp	r0, r8
 80079e2:	d811      	bhi.n	8007a08 <HAL_RCC_ClockConfig+0x234>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80079e4:	69f3      	ldr	r3, [r6, #28]
 80079e6:	f003 0318 	and.w	r3, r3, #24
 80079ea:	2b08      	cmp	r3, #8
 80079ec:	d1f5      	bne.n	80079da <HAL_RCC_ClockConfig+0x206>
 80079ee:	e777      	b.n	80078e0 <HAL_RCC_ClockConfig+0x10c>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80079f0:	6a02      	ldr	r2, [r0, #32]
 80079f2:	f022 020f 	bic.w	r2, r2, #15
 80079f6:	4311      	orrs	r1, r2
 80079f8:	6201      	str	r1, [r0, #32]
 80079fa:	e77b      	b.n	80078f4 <HAL_RCC_ClockConfig+0x120>
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80079fc:	039e      	lsls	r6, r3, #14
 80079fe:	f53f af51 	bmi.w	80078a4 <HAL_RCC_ClockConfig+0xd0>
 8007a02:	e6fe      	b.n	8007802 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8007a04:	2001      	movs	r0, #1
}
 8007a06:	4770      	bx	lr
          return HAL_TIMEOUT;
 8007a08:	2003      	movs	r0, #3
 8007a0a:	e6fb      	b.n	8007804 <HAL_RCC_ClockConfig+0x30>
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8007a0c:	0598      	lsls	r0, r3, #22
 8007a0e:	f53f af49 	bmi.w	80078a4 <HAL_RCC_ClockConfig+0xd0>
 8007a12:	e6f6      	b.n	8007802 <HAL_RCC_ClockConfig+0x2e>
 8007a14:	40022000 	.word	0x40022000
 8007a18:	44020c00 	.word	0x44020c00
 8007a1c:	08018d28 	.word	0x08018d28
 8007a20:	200001e0 	.word	0x200001e0
 8007a24:	200001e4 	.word	0x200001e4

08007a28 <HAL_RCC_GetHCLKFreq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8007a28:	4a15      	ldr	r2, [pc, #84]	; (8007a80 <HAL_RCC_GetHCLKFreq+0x58>)
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007a2a:	b508      	push	{r3, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8007a2c:	69d3      	ldr	r3, [r2, #28]
 8007a2e:	f003 0318 	and.w	r3, r3, #24
 8007a32:	2b08      	cmp	r3, #8
 8007a34:	d021      	beq.n	8007a7a <HAL_RCC_GetHCLKFreq+0x52>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007a36:	69d3      	ldr	r3, [r2, #28]
 8007a38:	f013 0f18 	tst.w	r3, #24
 8007a3c:	d012      	beq.n	8007a64 <HAL_RCC_GetHCLKFreq+0x3c>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007a3e:	69d3      	ldr	r3, [r2, #28]
 8007a40:	f003 0318 	and.w	r3, r3, #24
 8007a44:	2b10      	cmp	r3, #16
 8007a46:	d016      	beq.n	8007a76 <HAL_RCC_GetHCLKFreq+0x4e>
 8007a48:	f7ff fe10 	bl	800766c <HAL_RCC_GetSysClockFreq.part.0>

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8007a4c:	4b0c      	ldr	r3, [pc, #48]	; (8007a80 <HAL_RCC_GetHCLKFreq+0x58>)
 8007a4e:	490d      	ldr	r1, [pc, #52]	; (8007a84 <HAL_RCC_GetHCLKFreq+0x5c>)
 8007a50:	6a1b      	ldr	r3, [r3, #32]
 8007a52:	4a0d      	ldr	r2, [pc, #52]	; (8007a88 <HAL_RCC_GetHCLKFreq+0x60>)
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8007a54:	f003 030f 	and.w	r3, r3, #15
 8007a58:	5ccb      	ldrb	r3, [r1, r3]
 8007a5a:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8007a5e:	40d8      	lsrs	r0, r3
 8007a60:	6010      	str	r0, [r2, #0]

  return SystemCoreClock;
}
 8007a62:	bd08      	pop	{r3, pc}
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8007a64:	6813      	ldr	r3, [r2, #0]
 8007a66:	069b      	lsls	r3, r3, #26
 8007a68:	d505      	bpl.n	8007a76 <HAL_RCC_GetHCLKFreq+0x4e>
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007a6a:	6813      	ldr	r3, [r2, #0]
 8007a6c:	4807      	ldr	r0, [pc, #28]	; (8007a8c <HAL_RCC_GetHCLKFreq+0x64>)
 8007a6e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8007a72:	40d8      	lsrs	r0, r3
 8007a74:	e7ea      	b.n	8007a4c <HAL_RCC_GetHCLKFreq+0x24>
      sysclockfreq = (uint32_t) HSI_VALUE;
 8007a76:	4805      	ldr	r0, [pc, #20]	; (8007a8c <HAL_RCC_GetHCLKFreq+0x64>)
 8007a78:	e7e8      	b.n	8007a4c <HAL_RCC_GetHCLKFreq+0x24>
    sysclockfreq = CSI_VALUE;
 8007a7a:	4805      	ldr	r0, [pc, #20]	; (8007a90 <HAL_RCC_GetHCLKFreq+0x68>)
 8007a7c:	e7e6      	b.n	8007a4c <HAL_RCC_GetHCLKFreq+0x24>
 8007a7e:	bf00      	nop
 8007a80:	44020c00 	.word	0x44020c00
 8007a84:	08018d28 	.word	0x08018d28
 8007a88:	200001e4 	.word	0x200001e4
 8007a8c:	017d7840 	.word	0x017d7840
 8007a90:	003d0900 	.word	0x003d0900

08007a94 <HAL_RCC_OscConfig>:
  if (pOscInitStruct == NULL)
 8007a94:	2800      	cmp	r0, #0
 8007a96:	f000 8258 	beq.w	8007f4a <HAL_RCC_OscConfig+0x4b6>
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007a9a:	4aaa      	ldr	r2, [pc, #680]	; (8007d44 <HAL_RCC_OscConfig+0x2b0>)
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007a9c:	6803      	ldr	r3, [r0, #0]
{
 8007a9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007aa2:	69d5      	ldr	r5, [r2, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8007aa4:	6a96      	ldr	r6, [r2, #40]	; 0x28
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007aa6:	06df      	lsls	r7, r3, #27
 8007aa8:	4604      	mov	r4, r0
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007aaa:	f005 0518 	and.w	r5, r5, #24
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8007aae:	f006 0603 	and.w	r6, r6, #3
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007ab2:	d524      	bpl.n	8007afe <HAL_RCC_OscConfig+0x6a>
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8007ab4:	2d08      	cmp	r5, #8
 8007ab6:	f000 8157 	beq.w	8007d68 <HAL_RCC_OscConfig+0x2d4>
 8007aba:	2d18      	cmp	r5, #24
 8007abc:	f000 8151 	beq.w	8007d62 <HAL_RCC_OscConfig+0x2ce>
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8007ac0:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 8007ac2:	4fa0      	ldr	r7, [pc, #640]	; (8007d44 <HAL_RCC_OscConfig+0x2b0>)
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	f000 8134 	beq.w	8007d32 <HAL_RCC_OscConfig+0x29e>
        __HAL_RCC_CSI_ENABLE();
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ad0:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8007ad2:	f7fd ff31 	bl	8005938 <HAL_GetTick>
 8007ad6:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8007ad8:	e006      	b.n	8007ae8 <HAL_RCC_OscConfig+0x54>
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8007ada:	f7fd ff2d 	bl	8005938 <HAL_GetTick>
 8007ade:	eba0 0008 	sub.w	r0, r0, r8
 8007ae2:	2802      	cmp	r0, #2
 8007ae4:	f200 818b 	bhi.w	8007dfe <HAL_RCC_OscConfig+0x36a>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	0598      	lsls	r0, r3, #22
 8007aec:	d5f5      	bpl.n	8007ada <HAL_RCC_OscConfig+0x46>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8007aee:	69bb      	ldr	r3, [r7, #24]
 8007af0:	6a22      	ldr	r2, [r4, #32]
 8007af2:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8007af6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007afa:	61bb      	str	r3, [r7, #24]
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007afc:	6823      	ldr	r3, [r4, #0]
 8007afe:	07da      	lsls	r2, r3, #31
 8007b00:	d538      	bpl.n	8007b74 <HAL_RCC_OscConfig+0xe0>
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8007b02:	2d10      	cmp	r5, #16
 8007b04:	f000 8141 	beq.w	8007d8a <HAL_RCC_OscConfig+0x2f6>
 8007b08:	2d18      	cmp	r5, #24
 8007b0a:	f000 813b 	beq.w	8007d84 <HAL_RCC_OscConfig+0x2f0>
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8007b0e:	6863      	ldr	r3, [r4, #4]
 8007b10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b14:	d018      	beq.n	8007b48 <HAL_RCC_OscConfig+0xb4>
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	f000 8174 	beq.w	8007e04 <HAL_RCC_OscConfig+0x370>
 8007b1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007b20:	f000 8284 	beq.w	800802c <HAL_RCC_OscConfig+0x598>
 8007b24:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 8007b28:	4b86      	ldr	r3, [pc, #536]	; (8007d44 <HAL_RCC_OscConfig+0x2b0>)
 8007b2a:	681a      	ldr	r2, [r3, #0]
 8007b2c:	f000 829c 	beq.w	8008068 <HAL_RCC_OscConfig+0x5d4>
 8007b30:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007b34:	601a      	str	r2, [r3, #0]
 8007b36:	681a      	ldr	r2, [r3, #0]
 8007b38:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007b3c:	601a      	str	r2, [r3, #0]
 8007b3e:	681a      	ldr	r2, [r3, #0]
 8007b40:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8007b44:	601a      	str	r2, [r3, #0]
 8007b46:	e004      	b.n	8007b52 <HAL_RCC_OscConfig+0xbe>
 8007b48:	4a7e      	ldr	r2, [pc, #504]	; (8007d44 <HAL_RCC_OscConfig+0x2b0>)
 8007b4a:	6813      	ldr	r3, [r2, #0]
 8007b4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b50:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8007b52:	f7fd fef1 	bl	8005938 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007b56:	f8df 81ec 	ldr.w	r8, [pc, #492]	; 8007d44 <HAL_RCC_OscConfig+0x2b0>
        tickstart = HAL_GetTick();
 8007b5a:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007b5c:	e005      	b.n	8007b6a <HAL_RCC_OscConfig+0xd6>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8007b5e:	f7fd feeb 	bl	8005938 <HAL_GetTick>
 8007b62:	1bc0      	subs	r0, r0, r7
 8007b64:	2864      	cmp	r0, #100	; 0x64
 8007b66:	f200 814a 	bhi.w	8007dfe <HAL_RCC_OscConfig+0x36a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007b6a:	f8d8 3000 	ldr.w	r3, [r8]
 8007b6e:	039b      	lsls	r3, r3, #14
 8007b70:	d5f5      	bpl.n	8007b5e <HAL_RCC_OscConfig+0xca>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007b72:	6823      	ldr	r3, [r4, #0]
 8007b74:	0799      	lsls	r1, r3, #30
 8007b76:	d529      	bpl.n	8007bcc <HAL_RCC_OscConfig+0x138>
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8007b78:	2d00      	cmp	r5, #0
 8007b7a:	f000 80b9 	beq.w	8007cf0 <HAL_RCC_OscConfig+0x25c>
 8007b7e:	2d18      	cmp	r5, #24
 8007b80:	f000 8262 	beq.w	8008048 <HAL_RCC_OscConfig+0x5b4>
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8007b84:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8007b86:	4e6f      	ldr	r6, [pc, #444]	; (8007d44 <HAL_RCC_OscConfig+0x2b0>)
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	f000 81cb 	beq.w	8007f24 <HAL_RCC_OscConfig+0x490>
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8007b8e:	6833      	ldr	r3, [r6, #0]
 8007b90:	6922      	ldr	r2, [r4, #16]
 8007b92:	f023 0318 	bic.w	r3, r3, #24
 8007b96:	4313      	orrs	r3, r2
 8007b98:	6033      	str	r3, [r6, #0]
        __HAL_RCC_HSI_ENABLE();
 8007b9a:	6833      	ldr	r3, [r6, #0]
 8007b9c:	f043 0301 	orr.w	r3, r3, #1
 8007ba0:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8007ba2:	f7fd fec9 	bl	8005938 <HAL_GetTick>
 8007ba6:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007ba8:	e005      	b.n	8007bb6 <HAL_RCC_OscConfig+0x122>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8007baa:	f7fd fec5 	bl	8005938 <HAL_GetTick>
 8007bae:	1bc0      	subs	r0, r0, r7
 8007bb0:	2802      	cmp	r0, #2
 8007bb2:	f200 8124 	bhi.w	8007dfe <HAL_RCC_OscConfig+0x36a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007bb6:	6833      	ldr	r3, [r6, #0]
 8007bb8:	079b      	lsls	r3, r3, #30
 8007bba:	d5f6      	bpl.n	8007baa <HAL_RCC_OscConfig+0x116>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8007bbc:	6933      	ldr	r3, [r6, #16]
 8007bbe:	6962      	ldr	r2, [r4, #20]
 8007bc0:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8007bc4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007bc8:	6133      	str	r3, [r6, #16]
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007bca:	6823      	ldr	r3, [r4, #0]
 8007bcc:	0719      	lsls	r1, r3, #28
 8007bce:	d519      	bpl.n	8007c04 <HAL_RCC_OscConfig+0x170>
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8007bd0:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_LSI_ENABLE();
 8007bd2:	4e5c      	ldr	r6, [pc, #368]	; (8007d44 <HAL_RCC_OscConfig+0x2b0>)
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	f000 8130 	beq.w	8007e3a <HAL_RCC_OscConfig+0x3a6>
      __HAL_RCC_LSI_ENABLE();
 8007bda:	f8d6 30f0 	ldr.w	r3, [r6, #240]	; 0xf0
 8007bde:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007be2:	f8c6 30f0 	str.w	r3, [r6, #240]	; 0xf0
      tickstart = HAL_GetTick();
 8007be6:	f7fd fea7 	bl	8005938 <HAL_GetTick>
 8007bea:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8007bec:	e005      	b.n	8007bfa <HAL_RCC_OscConfig+0x166>
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8007bee:	f7fd fea3 	bl	8005938 <HAL_GetTick>
 8007bf2:	1bc0      	subs	r0, r0, r7
 8007bf4:	2802      	cmp	r0, #2
 8007bf6:	f200 8102 	bhi.w	8007dfe <HAL_RCC_OscConfig+0x36a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8007bfa:	f8d6 30f0 	ldr.w	r3, [r6, #240]	; 0xf0
 8007bfe:	011a      	lsls	r2, r3, #4
 8007c00:	d5f5      	bpl.n	8007bee <HAL_RCC_OscConfig+0x15a>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007c02:	6823      	ldr	r3, [r4, #0]
 8007c04:	075e      	lsls	r6, r3, #29
 8007c06:	d536      	bpl.n	8007c76 <HAL_RCC_OscConfig+0x1e2>
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8007c08:	4e4f      	ldr	r6, [pc, #316]	; (8007d48 <HAL_RCC_OscConfig+0x2b4>)
 8007c0a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007c0c:	07d8      	lsls	r0, r3, #31
 8007c0e:	f140 80e6 	bpl.w	8007dde <HAL_RCC_OscConfig+0x34a>
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8007c12:	68a3      	ldr	r3, [r4, #8]
 8007c14:	2b01      	cmp	r3, #1
 8007c16:	f000 821f 	beq.w	8008058 <HAL_RCC_OscConfig+0x5c4>
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	f000 80bc 	beq.w	8007d98 <HAL_RCC_OscConfig+0x304>
 8007c20:	2b05      	cmp	r3, #5
 8007c22:	f000 822d 	beq.w	8008080 <HAL_RCC_OscConfig+0x5ec>
 8007c26:	2b85      	cmp	r3, #133	; 0x85
 8007c28:	4b46      	ldr	r3, [pc, #280]	; (8007d44 <HAL_RCC_OscConfig+0x2b0>)
 8007c2a:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8007c2e:	f000 823b 	beq.w	80080a8 <HAL_RCC_OscConfig+0x614>
 8007c32:	f022 0201 	bic.w	r2, r2, #1
 8007c36:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8007c3a:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8007c3e:	f022 0204 	bic.w	r2, r2, #4
 8007c42:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8007c46:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8007c4a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007c4e:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
      tickstart = HAL_GetTick();
 8007c52:	f7fd fe71 	bl	8005938 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c56:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8007c5a:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007c5c:	4f39      	ldr	r7, [pc, #228]	; (8007d44 <HAL_RCC_OscConfig+0x2b0>)
 8007c5e:	e005      	b.n	8007c6c <HAL_RCC_OscConfig+0x1d8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c60:	f7fd fe6a 	bl	8005938 <HAL_GetTick>
 8007c64:	1b80      	subs	r0, r0, r6
 8007c66:	4540      	cmp	r0, r8
 8007c68:	f200 80c9 	bhi.w	8007dfe <HAL_RCC_OscConfig+0x36a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007c6c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007c70:	079a      	lsls	r2, r3, #30
 8007c72:	d5f5      	bpl.n	8007c60 <HAL_RCC_OscConfig+0x1cc>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007c74:	6823      	ldr	r3, [r4, #0]
 8007c76:	069e      	lsls	r6, r3, #26
 8007c78:	d515      	bpl.n	8007ca6 <HAL_RCC_OscConfig+0x212>
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007c7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
      __HAL_RCC_HSI48_ENABLE();
 8007c7c:	4e31      	ldr	r6, [pc, #196]	; (8007d44 <HAL_RCC_OscConfig+0x2b0>)
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	f000 8165 	beq.w	8007f4e <HAL_RCC_OscConfig+0x4ba>
      __HAL_RCC_HSI48_ENABLE();
 8007c84:	6833      	ldr	r3, [r6, #0]
 8007c86:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007c8a:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8007c8c:	f7fd fe54 	bl	8005938 <HAL_GetTick>
 8007c90:	4607      	mov	r7, r0
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8007c92:	e005      	b.n	8007ca0 <HAL_RCC_OscConfig+0x20c>
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8007c94:	f7fd fe50 	bl	8005938 <HAL_GetTick>
 8007c98:	1bc0      	subs	r0, r0, r7
 8007c9a:	2802      	cmp	r0, #2
 8007c9c:	f200 80af 	bhi.w	8007dfe <HAL_RCC_OscConfig+0x36a>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8007ca0:	6833      	ldr	r3, [r6, #0]
 8007ca2:	0498      	lsls	r0, r3, #18
 8007ca4:	d5f6      	bpl.n	8007c94 <HAL_RCC_OscConfig+0x200>
  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007ca6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	f000 8139 	beq.w	8007f20 <HAL_RCC_OscConfig+0x48c>
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007cae:	2d18      	cmp	r5, #24
 8007cb0:	f000 816e 	beq.w	8007f90 <HAL_RCC_OscConfig+0x4fc>
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007cb4:	2b02      	cmp	r3, #2
 8007cb6:	f000 80d4 	beq.w	8007e62 <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_PLL1_DISABLE();
 8007cba:	4c22      	ldr	r4, [pc, #136]	; (8007d44 <HAL_RCC_OscConfig+0x2b0>)
 8007cbc:	6823      	ldr	r3, [r4, #0]
 8007cbe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007cc2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8007cc4:	f7fd fe38 	bl	8005938 <HAL_GetTick>
 8007cc8:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007cca:	e005      	b.n	8007cd8 <HAL_RCC_OscConfig+0x244>
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8007ccc:	f7fd fe34 	bl	8005938 <HAL_GetTick>
 8007cd0:	1b40      	subs	r0, r0, r5
 8007cd2:	2802      	cmp	r0, #2
 8007cd4:	f200 8093 	bhi.w	8007dfe <HAL_RCC_OscConfig+0x36a>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007cd8:	6823      	ldr	r3, [r4, #0]
 8007cda:	f013 7300 	ands.w	r3, r3, #33554432	; 0x2000000
 8007cde:	d1f5      	bne.n	8007ccc <HAL_RCC_OscConfig+0x238>
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8007ce0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  return HAL_OK;
 8007ce2:	4618      	mov	r0, r3
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8007ce4:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8007ce8:	f022 0203 	bic.w	r2, r2, #3
 8007cec:	62a2      	str	r2, [r4, #40]	; 0x28
 8007cee:	e051      	b.n	8007d94 <HAL_RCC_OscConfig+0x300>
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8007cf0:	68e3      	ldr	r3, [r4, #12]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d04d      	beq.n	8007d92 <HAL_RCC_OscConfig+0x2fe>
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8007cf6:	4a13      	ldr	r2, [pc, #76]	; (8007d44 <HAL_RCC_OscConfig+0x2b0>)
 8007cf8:	6921      	ldr	r1, [r4, #16]
 8007cfa:	6813      	ldr	r3, [r2, #0]
 8007cfc:	f003 0318 	and.w	r3, r3, #24
 8007d00:	428b      	cmp	r3, r1
 8007d02:	f040 8136 	bne.w	8007f72 <HAL_RCC_OscConfig+0x4de>
        tickstart = HAL_GetTick();
 8007d06:	f7fd fe17 	bl	8005938 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007d0a:	4f0e      	ldr	r7, [pc, #56]	; (8007d44 <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 8007d0c:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007d0e:	e004      	b.n	8007d1a <HAL_RCC_OscConfig+0x286>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8007d10:	f7fd fe12 	bl	8005938 <HAL_GetTick>
 8007d14:	1b80      	subs	r0, r0, r6
 8007d16:	2802      	cmp	r0, #2
 8007d18:	d871      	bhi.n	8007dfe <HAL_RCC_OscConfig+0x36a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	079a      	lsls	r2, r3, #30
 8007d1e:	d5f7      	bpl.n	8007d10 <HAL_RCC_OscConfig+0x27c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8007d20:	693b      	ldr	r3, [r7, #16]
 8007d22:	6962      	ldr	r2, [r4, #20]
 8007d24:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8007d28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d2c:	613b      	str	r3, [r7, #16]
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007d2e:	6823      	ldr	r3, [r4, #0]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8007d30:	e74c      	b.n	8007bcc <HAL_RCC_OscConfig+0x138>
        __HAL_RCC_CSI_DISABLE();
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d38:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8007d3a:	f7fd fdfd 	bl	8005938 <HAL_GetTick>
 8007d3e:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8007d40:	e00a      	b.n	8007d58 <HAL_RCC_OscConfig+0x2c4>
 8007d42:	bf00      	nop
 8007d44:	44020c00 	.word	0x44020c00
 8007d48:	44020800 	.word	0x44020800
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8007d4c:	f7fd fdf4 	bl	8005938 <HAL_GetTick>
 8007d50:	eba0 0008 	sub.w	r0, r0, r8
 8007d54:	2802      	cmp	r0, #2
 8007d56:	d852      	bhi.n	8007dfe <HAL_RCC_OscConfig+0x36a>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	0599      	lsls	r1, r3, #22
 8007d5c:	d4f6      	bmi.n	8007d4c <HAL_RCC_OscConfig+0x2b8>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007d5e:	6823      	ldr	r3, [r4, #0]
 8007d60:	e6cd      	b.n	8007afe <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8007d62:	2e02      	cmp	r6, #2
 8007d64:	f47f aeac 	bne.w	8007ac0 <HAL_RCC_OscConfig+0x2c>
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8007d68:	69e2      	ldr	r2, [r4, #28]
 8007d6a:	b192      	cbz	r2, 8007d92 <HAL_RCC_OscConfig+0x2fe>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8007d6c:	49ad      	ldr	r1, [pc, #692]	; (8008024 <HAL_RCC_OscConfig+0x590>)
 8007d6e:	6a20      	ldr	r0, [r4, #32]
 8007d70:	698a      	ldr	r2, [r1, #24]
 8007d72:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 8007d76:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8007d7a:	618a      	str	r2, [r1, #24]
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007d7c:	07da      	lsls	r2, r3, #31
 8007d7e:	f57f aef9 	bpl.w	8007b74 <HAL_RCC_OscConfig+0xe0>
 8007d82:	e6be      	b.n	8007b02 <HAL_RCC_OscConfig+0x6e>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8007d84:	2e03      	cmp	r6, #3
 8007d86:	f47f aec2 	bne.w	8007b0e <HAL_RCC_OscConfig+0x7a>
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8007d8a:	6862      	ldr	r2, [r4, #4]
 8007d8c:	2a00      	cmp	r2, #0
 8007d8e:	f47f aef1 	bne.w	8007b74 <HAL_RCC_OscConfig+0xe0>
        return HAL_ERROR;
 8007d92:	2001      	movs	r0, #1
}
 8007d94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8007d98:	4ea2      	ldr	r6, [pc, #648]	; (8008024 <HAL_RCC_OscConfig+0x590>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d9a:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8007d9e:	f8d6 30f0 	ldr.w	r3, [r6, #240]	; 0xf0
 8007da2:	f023 0301 	bic.w	r3, r3, #1
 8007da6:	f8c6 30f0 	str.w	r3, [r6, #240]	; 0xf0
 8007daa:	f8d6 30f0 	ldr.w	r3, [r6, #240]	; 0xf0
 8007dae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007db2:	f8c6 30f0 	str.w	r3, [r6, #240]	; 0xf0
 8007db6:	f8d6 30f0 	ldr.w	r3, [r6, #240]	; 0xf0
 8007dba:	f023 0304 	bic.w	r3, r3, #4
 8007dbe:	f8c6 30f0 	str.w	r3, [r6, #240]	; 0xf0
      tickstart = HAL_GetTick();
 8007dc2:	f7fd fdb9 	bl	8005938 <HAL_GetTick>
 8007dc6:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007dc8:	e004      	b.n	8007dd4 <HAL_RCC_OscConfig+0x340>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007dca:	f7fd fdb5 	bl	8005938 <HAL_GetTick>
 8007dce:	1bc0      	subs	r0, r0, r7
 8007dd0:	4540      	cmp	r0, r8
 8007dd2:	d814      	bhi.n	8007dfe <HAL_RCC_OscConfig+0x36a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007dd4:	f8d6 30f0 	ldr.w	r3, [r6, #240]	; 0xf0
 8007dd8:	079b      	lsls	r3, r3, #30
 8007dda:	d4f6      	bmi.n	8007dca <HAL_RCC_OscConfig+0x336>
 8007ddc:	e74a      	b.n	8007c74 <HAL_RCC_OscConfig+0x1e0>
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8007dde:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007de0:	f043 0301 	orr.w	r3, r3, #1
 8007de4:	6273      	str	r3, [r6, #36]	; 0x24
      tickstart = HAL_GetTick();
 8007de6:	f7fd fda7 	bl	8005938 <HAL_GetTick>
 8007dea:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8007dec:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007dee:	07d9      	lsls	r1, r3, #31
 8007df0:	f53f af0f 	bmi.w	8007c12 <HAL_RCC_OscConfig+0x17e>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007df4:	f7fd fda0 	bl	8005938 <HAL_GetTick>
 8007df8:	1bc0      	subs	r0, r0, r7
 8007dfa:	2802      	cmp	r0, #2
 8007dfc:	d9f6      	bls.n	8007dec <HAL_RCC_OscConfig+0x358>
            return HAL_TIMEOUT;
 8007dfe:	2003      	movs	r0, #3
}
 8007e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8007e04:	4f87      	ldr	r7, [pc, #540]	; (8008024 <HAL_RCC_OscConfig+0x590>)
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007e0c:	603b      	str	r3, [r7, #0]
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007e14:	603b      	str	r3, [r7, #0]
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007e1c:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8007e1e:	f7fd fd8b 	bl	8005938 <HAL_GetTick>
 8007e22:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007e24:	e005      	b.n	8007e32 <HAL_RCC_OscConfig+0x39e>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8007e26:	f7fd fd87 	bl	8005938 <HAL_GetTick>
 8007e2a:	eba0 0008 	sub.w	r0, r0, r8
 8007e2e:	2864      	cmp	r0, #100	; 0x64
 8007e30:	d8e5      	bhi.n	8007dfe <HAL_RCC_OscConfig+0x36a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	0398      	lsls	r0, r3, #14
 8007e36:	d4f6      	bmi.n	8007e26 <HAL_RCC_OscConfig+0x392>
 8007e38:	e69b      	b.n	8007b72 <HAL_RCC_OscConfig+0xde>
      __HAL_RCC_LSI_DISABLE();
 8007e3a:	f8d6 30f0 	ldr.w	r3, [r6, #240]	; 0xf0
 8007e3e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007e42:	f8c6 30f0 	str.w	r3, [r6, #240]	; 0xf0
      tickstart = HAL_GetTick();
 8007e46:	f7fd fd77 	bl	8005938 <HAL_GetTick>
 8007e4a:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007e4c:	e004      	b.n	8007e58 <HAL_RCC_OscConfig+0x3c4>
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8007e4e:	f7fd fd73 	bl	8005938 <HAL_GetTick>
 8007e52:	1bc0      	subs	r0, r0, r7
 8007e54:	2802      	cmp	r0, #2
 8007e56:	d8d2      	bhi.n	8007dfe <HAL_RCC_OscConfig+0x36a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007e58:	f8d6 30f0 	ldr.w	r3, [r6, #240]	; 0xf0
 8007e5c:	011b      	lsls	r3, r3, #4
 8007e5e:	d4f6      	bmi.n	8007e4e <HAL_RCC_OscConfig+0x3ba>
 8007e60:	e6cf      	b.n	8007c02 <HAL_RCC_OscConfig+0x16e>
        __HAL_RCC_PLL1_DISABLE();
 8007e62:	4d70      	ldr	r5, [pc, #448]	; (8008024 <HAL_RCC_OscConfig+0x590>)
 8007e64:	682b      	ldr	r3, [r5, #0]
 8007e66:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007e6a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8007e6c:	f7fd fd64 	bl	8005938 <HAL_GetTick>
 8007e70:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007e72:	e004      	b.n	8007e7e <HAL_RCC_OscConfig+0x3ea>
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8007e74:	f7fd fd60 	bl	8005938 <HAL_GetTick>
 8007e78:	1b80      	subs	r0, r0, r6
 8007e7a:	2802      	cmp	r0, #2
 8007e7c:	d8bf      	bhi.n	8007dfe <HAL_RCC_OscConfig+0x36a>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007e7e:	682b      	ldr	r3, [r5, #0]
 8007e80:	019a      	lsls	r2, r3, #6
 8007e82:	d4f7      	bmi.n	8007e74 <HAL_RCC_OscConfig+0x3e0>
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8007e84:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8007e86:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8007e88:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8007e8c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8007e8e:	f023 0303 	bic.w	r3, r3, #3
 8007e92:	430b      	orrs	r3, r1
 8007e94:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8007e98:	62ab      	str	r3, [r5, #40]	; 0x28
 8007e9a:	e9d4 320e 	ldrd	r3, r2, [r4, #56]	; 0x38
 8007e9e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007ea0:	3b01      	subs	r3, #1
 8007ea2:	3a01      	subs	r2, #1
 8007ea4:	025b      	lsls	r3, r3, #9
 8007ea6:	0412      	lsls	r2, r2, #16
 8007ea8:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8007eac:	3901      	subs	r1, #1
 8007eae:	b29b      	uxth	r3, r3
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	f3c1 0208 	ubfx	r2, r1, #0, #9
 8007eb6:	4313      	orrs	r3, r2
 8007eb8:	6c22      	ldr	r2, [r4, #64]	; 0x40
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007eba:	4e5a      	ldr	r6, [pc, #360]	; (8008024 <HAL_RCC_OscConfig+0x590>)
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8007ebc:	3a01      	subs	r2, #1
 8007ebe:	0612      	lsls	r2, r2, #24
 8007ec0:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8007ec4:	4313      	orrs	r3, r2
 8007ec6:	636b      	str	r3, [r5, #52]	; 0x34
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8007ec8:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8007eca:	f023 0310 	bic.w	r3, r3, #16
 8007ece:	62ab      	str	r3, [r5, #40]	; 0x28
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8007ed0:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8007ed2:	00db      	lsls	r3, r3, #3
 8007ed4:	63ab      	str	r3, [r5, #56]	; 0x38
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8007ed6:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8007ed8:	f043 0310 	orr.w	r3, r3, #16
 8007edc:	62ab      	str	r3, [r5, #40]	; 0x28
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8007ede:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8007ee0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8007ee2:	f023 030c 	bic.w	r3, r3, #12
 8007ee6:	4313      	orrs	r3, r2
 8007ee8:	62ab      	str	r3, [r5, #40]	; 0x28
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8007eea:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8007eec:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8007eee:	f023 0320 	bic.w	r3, r3, #32
 8007ef2:	4313      	orrs	r3, r2
 8007ef4:	62ab      	str	r3, [r5, #40]	; 0x28
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007ef6:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8007ef8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007efc:	62ab      	str	r3, [r5, #40]	; 0x28
        __HAL_RCC_PLL1_ENABLE();
 8007efe:	682b      	ldr	r3, [r5, #0]
 8007f00:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007f04:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8007f06:	f7fd fd17 	bl	8005938 <HAL_GetTick>
 8007f0a:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007f0c:	e005      	b.n	8007f1a <HAL_RCC_OscConfig+0x486>
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8007f0e:	f7fd fd13 	bl	8005938 <HAL_GetTick>
 8007f12:	1b00      	subs	r0, r0, r4
 8007f14:	2802      	cmp	r0, #2
 8007f16:	f63f af72 	bhi.w	8007dfe <HAL_RCC_OscConfig+0x36a>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007f1a:	6833      	ldr	r3, [r6, #0]
 8007f1c:	019b      	lsls	r3, r3, #6
 8007f1e:	d5f6      	bpl.n	8007f0e <HAL_RCC_OscConfig+0x47a>
  return HAL_OK;
 8007f20:	2000      	movs	r0, #0
 8007f22:	e737      	b.n	8007d94 <HAL_RCC_OscConfig+0x300>
        __HAL_RCC_HSI_DISABLE();
 8007f24:	6833      	ldr	r3, [r6, #0]
 8007f26:	f023 0301 	bic.w	r3, r3, #1
 8007f2a:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8007f2c:	f7fd fd04 	bl	8005938 <HAL_GetTick>
 8007f30:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007f32:	e005      	b.n	8007f40 <HAL_RCC_OscConfig+0x4ac>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8007f34:	f7fd fd00 	bl	8005938 <HAL_GetTick>
 8007f38:	1bc0      	subs	r0, r0, r7
 8007f3a:	2802      	cmp	r0, #2
 8007f3c:	f63f af5f 	bhi.w	8007dfe <HAL_RCC_OscConfig+0x36a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007f40:	6833      	ldr	r3, [r6, #0]
 8007f42:	0798      	lsls	r0, r3, #30
 8007f44:	d4f6      	bmi.n	8007f34 <HAL_RCC_OscConfig+0x4a0>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007f46:	6823      	ldr	r3, [r4, #0]
 8007f48:	e640      	b.n	8007bcc <HAL_RCC_OscConfig+0x138>
    return HAL_ERROR;
 8007f4a:	2001      	movs	r0, #1
}
 8007f4c:	4770      	bx	lr
      __HAL_RCC_HSI48_DISABLE();
 8007f4e:	6833      	ldr	r3, [r6, #0]
 8007f50:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007f54:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8007f56:	f7fd fcef 	bl	8005938 <HAL_GetTick>
 8007f5a:	4607      	mov	r7, r0
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8007f5c:	e005      	b.n	8007f6a <HAL_RCC_OscConfig+0x4d6>
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8007f5e:	f7fd fceb 	bl	8005938 <HAL_GetTick>
 8007f62:	1bc0      	subs	r0, r0, r7
 8007f64:	2802      	cmp	r0, #2
 8007f66:	f63f af4a 	bhi.w	8007dfe <HAL_RCC_OscConfig+0x36a>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8007f6a:	6833      	ldr	r3, [r6, #0]
 8007f6c:	0499      	lsls	r1, r3, #18
 8007f6e:	d4f6      	bmi.n	8007f5e <HAL_RCC_OscConfig+0x4ca>
 8007f70:	e699      	b.n	8007ca6 <HAL_RCC_OscConfig+0x212>
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8007f72:	6813      	ldr	r3, [r2, #0]
 8007f74:	f023 0318 	bic.w	r3, r3, #24
 8007f78:	430b      	orrs	r3, r1
 8007f7a:	6013      	str	r3, [r2, #0]
            (void) HAL_RCC_GetHCLKFreq();
 8007f7c:	f7ff fd54 	bl	8007a28 <HAL_RCC_GetHCLKFreq>
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007f80:	4b29      	ldr	r3, [pc, #164]	; (8008028 <HAL_RCC_OscConfig+0x594>)
 8007f82:	6818      	ldr	r0, [r3, #0]
 8007f84:	f004 fc82 	bl	800c88c <HAL_InitTick>
 8007f88:	2800      	cmp	r0, #0
 8007f8a:	f43f aebc 	beq.w	8007d06 <HAL_RCC_OscConfig+0x272>
 8007f8e:	e700      	b.n	8007d92 <HAL_RCC_OscConfig+0x2fe>
      temp1_pllckcfg = RCC->PLL1CFGR;
 8007f90:	4a24      	ldr	r2, [pc, #144]	; (8008024 <HAL_RCC_OscConfig+0x590>)
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007f92:	2b01      	cmp	r3, #1
      temp1_pllckcfg = RCC->PLL1CFGR;
 8007f94:	6a91      	ldr	r1, [r2, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007f96:	6b55      	ldr	r5, [r2, #52]	; 0x34
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007f98:	f43f aefb 	beq.w	8007d92 <HAL_RCC_OscConfig+0x2fe>
 8007f9c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8007f9e:	f001 0303 	and.w	r3, r1, #3
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007fa2:	4283      	cmp	r3, r0
 8007fa4:	f47f aef5 	bne.w	8007d92 <HAL_RCC_OscConfig+0x2fe>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8007fa8:	6b23      	ldr	r3, [r4, #48]	; 0x30
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8007faa:	f3c1 2105 	ubfx	r1, r1, #8, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8007fae:	4299      	cmp	r1, r3
 8007fb0:	f47f aeef 	bne.w	8007d92 <HAL_RCC_OscConfig+0x2fe>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8007fb4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007fb6:	f3c5 0108 	ubfx	r1, r5, #0, #9
 8007fba:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8007fbc:	4299      	cmp	r1, r3
 8007fbe:	f47f aee8 	bne.w	8007d92 <HAL_RCC_OscConfig+0x2fe>
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8007fc2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8007fc4:	f3c5 2146 	ubfx	r1, r5, #9, #7
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8007fc8:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8007fca:	4299      	cmp	r1, r3
 8007fcc:	f47f aee1 	bne.w	8007d92 <HAL_RCC_OscConfig+0x2fe>
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8007fd0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8007fd2:	f3c5 4106 	ubfx	r1, r5, #16, #7
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8007fd6:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8007fd8:	4299      	cmp	r1, r3
 8007fda:	f47f aeda 	bne.w	8007d92 <HAL_RCC_OscConfig+0x2fe>
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8007fde:	6c23      	ldr	r3, [r4, #64]	; 0x40
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8007fe0:	f3c5 6506 	ubfx	r5, r5, #24, #7
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8007fe4:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8007fe6:	429d      	cmp	r5, r3
 8007fe8:	f47f aed3 	bne.w	8007d92 <HAL_RCC_OscConfig+0x2fe>
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8007fec:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8007fee:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8007ff0:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	d093      	beq.n	8007f20 <HAL_RCC_OscConfig+0x48c>
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8007ff8:	4a0a      	ldr	r2, [pc, #40]	; (8008024 <HAL_RCC_OscConfig+0x590>)
 8007ffa:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8007ffc:	f023 0310 	bic.w	r3, r3, #16
 8008000:	6293      	str	r3, [r2, #40]	; 0x28
        tickstart = HAL_GetTick();
 8008002:	f7fd fc99 	bl	8005938 <HAL_GetTick>
 8008006:	4605      	mov	r5, r0
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8008008:	f7fd fc96 	bl	8005938 <HAL_GetTick>
 800800c:	42a8      	cmp	r0, r5
 800800e:	d0fb      	beq.n	8008008 <HAL_RCC_OscConfig+0x574>
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8008010:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8008012:	4b04      	ldr	r3, [pc, #16]	; (8008024 <HAL_RCC_OscConfig+0x590>)
 8008014:	00d2      	lsls	r2, r2, #3
 8008016:	639a      	str	r2, [r3, #56]	; 0x38
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8008018:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  return HAL_OK;
 800801a:	2000      	movs	r0, #0
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800801c:	f042 0210 	orr.w	r2, r2, #16
 8008020:	629a      	str	r2, [r3, #40]	; 0x28
 8008022:	e6b7      	b.n	8007d94 <HAL_RCC_OscConfig+0x300>
 8008024:	44020c00 	.word	0x44020c00
 8008028:	200001e0 	.word	0x200001e0
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 800802c:	4b27      	ldr	r3, [pc, #156]	; (80080cc <HAL_RCC_OscConfig+0x638>)
 800802e:	681a      	ldr	r2, [r3, #0]
 8008030:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8008034:	601a      	str	r2, [r3, #0]
 8008036:	681a      	ldr	r2, [r3, #0]
 8008038:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800803c:	601a      	str	r2, [r3, #0]
 800803e:	681a      	ldr	r2, [r3, #0]
 8008040:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8008044:	601a      	str	r2, [r3, #0]
 8008046:	e584      	b.n	8007b52 <HAL_RCC_OscConfig+0xbe>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8008048:	2e01      	cmp	r6, #1
 800804a:	f47f ad9b 	bne.w	8007b84 <HAL_RCC_OscConfig+0xf0>
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800804e:	68e3      	ldr	r3, [r4, #12]
 8008050:	2b00      	cmp	r3, #0
 8008052:	f47f ae58 	bne.w	8007d06 <HAL_RCC_OscConfig+0x272>
 8008056:	e69c      	b.n	8007d92 <HAL_RCC_OscConfig+0x2fe>
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8008058:	4a1c      	ldr	r2, [pc, #112]	; (80080cc <HAL_RCC_OscConfig+0x638>)
 800805a:	f8d2 30f0 	ldr.w	r3, [r2, #240]	; 0xf0
 800805e:	f043 0301 	orr.w	r3, r3, #1
 8008062:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8008066:	e5f4      	b.n	8007c52 <HAL_RCC_OscConfig+0x1be>
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8008068:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800806c:	601a      	str	r2, [r3, #0]
 800806e:	681a      	ldr	r2, [r3, #0]
 8008070:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008074:	601a      	str	r2, [r3, #0]
 8008076:	681a      	ldr	r2, [r3, #0]
 8008078:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800807c:	601a      	str	r2, [r3, #0]
 800807e:	e568      	b.n	8007b52 <HAL_RCC_OscConfig+0xbe>
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8008080:	4b12      	ldr	r3, [pc, #72]	; (80080cc <HAL_RCC_OscConfig+0x638>)
 8008082:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8008086:	f042 0204 	orr.w	r2, r2, #4
 800808a:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 800808e:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8008092:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008096:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 800809a:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 800809e:	f042 0201 	orr.w	r2, r2, #1
 80080a2:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 80080a6:	e5d4      	b.n	8007c52 <HAL_RCC_OscConfig+0x1be>
 80080a8:	f042 0204 	orr.w	r2, r2, #4
 80080ac:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 80080b0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 80080b4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80080b8:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 80080bc:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 80080c0:	f042 0201 	orr.w	r2, r2, #1
 80080c4:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 80080c8:	e5c3      	b.n	8007c52 <HAL_RCC_OscConfig+0x1be>
 80080ca:	bf00      	nop
 80080cc:	44020c00 	.word	0x44020c00

080080d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80080d0:	b510      	push	{r4, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80080d2:	f7ff fb5b 	bl	800778c <HAL_RCC_GetSysClockFreq>
 80080d6:	4a0a      	ldr	r2, [pc, #40]	; (8008100 <HAL_RCC_GetPCLK1Freq+0x30>)
 80080d8:	490a      	ldr	r1, [pc, #40]	; (8008104 <HAL_RCC_GetPCLK1Freq+0x34>)
 80080da:	6a13      	ldr	r3, [r2, #32]
 80080dc:	4c0a      	ldr	r4, [pc, #40]	; (8008108 <HAL_RCC_GetPCLK1Freq+0x38>)
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80080de:	f003 030f 	and.w	r3, r3, #15
 80080e2:	5ccb      	ldrb	r3, [r1, r3]
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 80080e4:	4909      	ldr	r1, [pc, #36]	; (800810c <HAL_RCC_GetPCLK1Freq+0x3c>)
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80080e6:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80080ea:	40d8      	lsrs	r0, r3
 80080ec:	6020      	str	r0, [r4, #0]
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 80080ee:	6a13      	ldr	r3, [r2, #32]
 80080f0:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80080f4:	5ccb      	ldrb	r3, [r1, r3]
 80080f6:	f003 031f 	and.w	r3, r3, #31
}
 80080fa:	40d8      	lsrs	r0, r3
 80080fc:	bd10      	pop	{r4, pc}
 80080fe:	bf00      	nop
 8008100:	44020c00 	.word	0x44020c00
 8008104:	08018d28 	.word	0x08018d28
 8008108:	200001e4 	.word	0x200001e4
 800810c:	08018d38 	.word	0x08018d38

08008110 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008110:	b510      	push	{r4, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8008112:	f7ff fb3b 	bl	800778c <HAL_RCC_GetSysClockFreq>
 8008116:	4a0a      	ldr	r2, [pc, #40]	; (8008140 <HAL_RCC_GetPCLK2Freq+0x30>)
 8008118:	490a      	ldr	r1, [pc, #40]	; (8008144 <HAL_RCC_GetPCLK2Freq+0x34>)
 800811a:	6a13      	ldr	r3, [r2, #32]
 800811c:	4c0a      	ldr	r4, [pc, #40]	; (8008148 <HAL_RCC_GetPCLK2Freq+0x38>)
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800811e:	f003 030f 	and.w	r3, r3, #15
 8008122:	5ccb      	ldrb	r3, [r1, r3]
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8008124:	4909      	ldr	r1, [pc, #36]	; (800814c <HAL_RCC_GetPCLK2Freq+0x3c>)
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8008126:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800812a:	40d8      	lsrs	r0, r3
 800812c:	6020      	str	r0, [r4, #0]
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 800812e:	6a13      	ldr	r3, [r2, #32]
 8008130:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8008134:	5ccb      	ldrb	r3, [r1, r3]
 8008136:	f003 031f 	and.w	r3, r3, #31
}
 800813a:	40d8      	lsrs	r0, r3
 800813c:	bd10      	pop	{r4, pc}
 800813e:	bf00      	nop
 8008140:	44020c00 	.word	0x44020c00
 8008144:	08018d28 	.word	0x08018d28
 8008148:	200001e4 	.word	0x200001e4
 800814c:	08018d38 	.word	0x08018d38

08008150 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8008150:	b510      	push	{r4, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8008152:	f7ff fb1b 	bl	800778c <HAL_RCC_GetSysClockFreq>
 8008156:	4a0a      	ldr	r2, [pc, #40]	; (8008180 <HAL_RCC_GetPCLK3Freq+0x30>)
 8008158:	490a      	ldr	r1, [pc, #40]	; (8008184 <HAL_RCC_GetPCLK3Freq+0x34>)
 800815a:	6a13      	ldr	r3, [r2, #32]
 800815c:	4c0a      	ldr	r4, [pc, #40]	; (8008188 <HAL_RCC_GetPCLK3Freq+0x38>)
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800815e:	f003 030f 	and.w	r3, r3, #15
 8008162:	5ccb      	ldrb	r3, [r1, r3]
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8008164:	4909      	ldr	r1, [pc, #36]	; (800818c <HAL_RCC_GetPCLK3Freq+0x3c>)
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8008166:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800816a:	40d8      	lsrs	r0, r3
 800816c:	6020      	str	r0, [r4, #0]
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 800816e:	6a13      	ldr	r3, [r2, #32]
 8008170:	f3c3 3302 	ubfx	r3, r3, #12, #3
 8008174:	5ccb      	ldrb	r3, [r1, r3]
 8008176:	f003 031f 	and.w	r3, r3, #31
}
 800817a:	40d8      	lsrs	r0, r3
 800817c:	bd10      	pop	{r4, pc}
 800817e:	bf00      	nop
 8008180:	44020c00 	.word	0x44020c00
 8008184:	08018d28 	.word	0x08018d28
 8008188:	200001e4 	.word	0x200001e4
 800818c:	08018d38 	.word	0x08018d38

08008190 <HAL_RCC_GetClockConfig>:
  /* Check the parameters */
  assert_param(pClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  pClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | \
 8008190:	231f      	movs	r3, #31
                              RCC_CLOCKTYPE_PCLK3;

  /* Get the SYSCLK configuration --------------------------------------------*/
  pClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
 8008192:	4a0f      	ldr	r2, [pc, #60]	; (80081d0 <HAL_RCC_GetClockConfig+0x40>)
  pClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | \
 8008194:	6003      	str	r3, [r0, #0]
  pClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
 8008196:	69d3      	ldr	r3, [r2, #28]
{
 8008198:	b410      	push	{r4}
  pClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
 800819a:	f003 0303 	and.w	r3, r3, #3
 800819e:	6043      	str	r3, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  regval = RCC->CFGR2;
 80081a0:	6a13      	ldr	r3, [r2, #32]

  /* Get the APB3 configuration ----------------------------------------------*/
  pClkInitStruct->APB3CLKDivider = (uint32_t)((regval & RCC_CFGR2_PPRE3) >> 8);

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80081a2:	4c0c      	ldr	r4, [pc, #48]	; (80081d4 <HAL_RCC_GetClockConfig+0x44>)
  pClkInitStruct->AHBCLKDivider = (uint32_t)(regval & RCC_CFGR2_HPRE);
 80081a4:	f003 020f 	and.w	r2, r3, #15
 80081a8:	6082      	str	r2, [r0, #8]
  pClkInitStruct->APB1CLKDivider = (uint32_t)(regval & RCC_CFGR2_PPRE1);
 80081aa:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80081ae:	60c2      	str	r2, [r0, #12]
  pClkInitStruct->APB2CLKDivider = (uint32_t)((regval & RCC_CFGR2_PPRE2) >> 4);
 80081b0:	091a      	lsrs	r2, r3, #4
  pClkInitStruct->APB3CLKDivider = (uint32_t)((regval & RCC_CFGR2_PPRE3) >> 8);
 80081b2:	0a1b      	lsrs	r3, r3, #8
 80081b4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  pClkInitStruct->APB2CLKDivider = (uint32_t)((regval & RCC_CFGR2_PPRE2) >> 4);
 80081b8:	f002 0270 	and.w	r2, r2, #112	; 0x70
  pClkInitStruct->APB3CLKDivider = (uint32_t)((regval & RCC_CFGR2_PPRE3) >> 8);
 80081bc:	e9c0 2304 	strd	r2, r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80081c0:	6823      	ldr	r3, [r4, #0]
}
 80081c2:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80081c6:	f003 030f 	and.w	r3, r3, #15
 80081ca:	600b      	str	r3, [r1, #0]
}
 80081cc:	4770      	bx	lr
 80081ce:	bf00      	nop
 80081d0:	44020c00 	.word	0x44020c00
 80081d4:	40022000 	.word	0x40022000

080081d8 <RCCEx_PLL2_Config.part.0>:
  * @param  pll2  pointer to an RCC_PLL2InitTypeDef structure that
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
 80081d8:	b538      	push	{r3, r4, r5, lr}
      return HAL_TIMEOUT;
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 80081da:	e9d0 1200 	ldrd	r1, r2, [r0]
 80081de:	4c2a      	ldr	r4, [pc, #168]	; (8008288 <RCCEx_PLL2_Config.part.0+0xb0>)
 80081e0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80081e2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80081e6:	f023 0303 	bic.w	r3, r3, #3
 80081ea:	430b      	orrs	r3, r1
 80081ec:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80081f0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80081f2:	e9d0 3203 	ldrd	r3, r2, [r0, #12]
 80081f6:	3b01      	subs	r3, #1
 80081f8:	3a01      	subs	r2, #1
 80081fa:	025b      	lsls	r3, r3, #9
 80081fc:	0412      	lsls	r2, r2, #16
 80081fe:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8008202:	b29b      	uxth	r3, r3
 8008204:	6881      	ldr	r1, [r0, #8]
 8008206:	4313      	orrs	r3, r2
 8008208:	6942      	ldr	r2, [r0, #20]
 800820a:	3901      	subs	r1, #1
 800820c:	3a01      	subs	r2, #1
 800820e:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8008212:	0612      	lsls	r2, r2, #24
 8008214:	430b      	orrs	r3, r1
 8008216:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800821a:	4313      	orrs	r3, r2
 800821c:	63e3      	str	r3, [r4, #60]	; 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800821e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008220:	6982      	ldr	r2, [r0, #24]
 8008222:	f023 030c 	bic.w	r3, r3, #12
 8008226:	4313      	orrs	r3, r2
 8008228:	62e3      	str	r3, [r4, #44]	; 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 800822a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800822c:	69c2      	ldr	r2, [r0, #28]
 800822e:	f023 0320 	bic.w	r3, r3, #32
 8008232:	4313      	orrs	r3, r2
 8008234:	62e3      	str	r3, [r4, #44]	; 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8008236:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008238:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800823a:	4313      	orrs	r3, r2
 800823c:	62e3      	str	r3, [r4, #44]	; 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 800823e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008240:	f023 0310 	bic.w	r3, r3, #16
 8008244:	62e3      	str	r3, [r4, #44]	; 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8008246:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008248:	6a02      	ldr	r2, [r0, #32]
 800824a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800824e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8008252:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8008256:	6423      	str	r3, [r4, #64]	; 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8008258:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800825a:	f043 0310 	orr.w	r3, r3, #16
 800825e:	62e3      	str	r3, [r4, #44]	; 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8008260:	6823      	ldr	r3, [r4, #0]
 8008262:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008266:	6023      	str	r3, [r4, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008268:	f7fd fb66 	bl	8005938 <HAL_GetTick>
 800826c:	4605      	mov	r5, r0

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800826e:	e004      	b.n	800827a <RCCEx_PLL2_Config.part.0+0xa2>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008270:	f7fd fb62 	bl	8005938 <HAL_GetTick>
 8008274:	1b40      	subs	r0, r0, r5
 8008276:	2802      	cmp	r0, #2
 8008278:	d804      	bhi.n	8008284 <RCCEx_PLL2_Config.part.0+0xac>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800827a:	6823      	ldr	r3, [r4, #0]
 800827c:	011b      	lsls	r3, r3, #4
 800827e:	d5f7      	bpl.n	8008270 <RCCEx_PLL2_Config.part.0+0x98>
    {
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8008280:	2000      	movs	r0, #0

}
 8008282:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_TIMEOUT;
 8008284:	2003      	movs	r0, #3
}
 8008286:	bd38      	pop	{r3, r4, r5, pc}
 8008288:	44020c00 	.word	0x44020c00

0800828c <RCCEx_PLL3_Config.part.0>:
  * @param  pll3  pointer to an RCC_PLL3InitTypeDef structure that
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
 800828c:	b538      	push	{r3, r4, r5, lr}
      return HAL_TIMEOUT;
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800828e:	e9d0 1200 	ldrd	r1, r2, [r0]
 8008292:	4c2a      	ldr	r4, [pc, #168]	; (800833c <RCCEx_PLL3_Config.part.0+0xb0>)
 8008294:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008296:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800829a:	f023 0303 	bic.w	r3, r3, #3
 800829e:	430b      	orrs	r3, r1
 80082a0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80082a4:	6323      	str	r3, [r4, #48]	; 0x30
 80082a6:	e9d0 3203 	ldrd	r3, r2, [r0, #12]
 80082aa:	3b01      	subs	r3, #1
 80082ac:	3a01      	subs	r2, #1
 80082ae:	025b      	lsls	r3, r3, #9
 80082b0:	0412      	lsls	r2, r2, #16
 80082b2:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 80082b6:	b29b      	uxth	r3, r3
 80082b8:	6881      	ldr	r1, [r0, #8]
 80082ba:	4313      	orrs	r3, r2
 80082bc:	6942      	ldr	r2, [r0, #20]
 80082be:	3901      	subs	r1, #1
 80082c0:	3a01      	subs	r2, #1
 80082c2:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80082c6:	0612      	lsls	r2, r2, #24
 80082c8:	430b      	orrs	r3, r1
 80082ca:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 80082ce:	4313      	orrs	r3, r2
 80082d0:	6463      	str	r3, [r4, #68]	; 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80082d2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80082d4:	6982      	ldr	r2, [r0, #24]
 80082d6:	f023 030c 	bic.w	r3, r3, #12
 80082da:	4313      	orrs	r3, r2
 80082dc:	6323      	str	r3, [r4, #48]	; 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 80082de:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80082e0:	69c2      	ldr	r2, [r0, #28]
 80082e2:	f023 0320 	bic.w	r3, r3, #32
 80082e6:	4313      	orrs	r3, r2
 80082e8:	6323      	str	r3, [r4, #48]	; 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80082ea:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80082ec:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80082ee:	4313      	orrs	r3, r2
 80082f0:	6323      	str	r3, [r4, #48]	; 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 80082f2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80082f4:	f023 0310 	bic.w	r3, r3, #16
 80082f8:	6323      	str	r3, [r4, #48]	; 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 80082fa:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80082fc:	6a02      	ldr	r2, [r0, #32]
 80082fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008302:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8008306:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800830a:	64a3      	str	r3, [r4, #72]	; 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 800830c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800830e:	f043 0310 	orr.w	r3, r3, #16
 8008312:	6323      	str	r3, [r4, #48]	; 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 8008314:	6823      	ldr	r3, [r4, #0]
 8008316:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800831a:	6023      	str	r3, [r4, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800831c:	f7fd fb0c 	bl	8005938 <HAL_GetTick>
 8008320:	4605      	mov	r5, r0

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008322:	e004      	b.n	800832e <RCCEx_PLL3_Config.part.0+0xa2>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008324:	f7fd fb08 	bl	8005938 <HAL_GetTick>
 8008328:	1b40      	subs	r0, r0, r5
 800832a:	2802      	cmp	r0, #2
 800832c:	d804      	bhi.n	8008338 <RCCEx_PLL3_Config.part.0+0xac>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800832e:	6823      	ldr	r3, [r4, #0]
 8008330:	009b      	lsls	r3, r3, #2
 8008332:	d5f7      	bpl.n	8008324 <RCCEx_PLL3_Config.part.0+0x98>
    {
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8008334:	2000      	movs	r0, #0
}
 8008336:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_TIMEOUT;
 8008338:	2003      	movs	r0, #3
}
 800833a:	bd38      	pop	{r3, r4, r5, pc}
 800833c:	44020c00 	.word	0x44020c00

08008340 <HAL_RCCEx_PeriphCLKConfig>:
{
 8008340:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008344:	e9d0 3200 	ldrd	r3, r2, [r0]
 8008348:	01d9      	lsls	r1, r3, #7
{
 800834a:	4604      	mov	r4, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800834c:	d508      	bpl.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0x20>
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 800834e:	488f      	ldr	r0, [pc, #572]	; (800858c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8008350:	6da5      	ldr	r5, [r4, #88]	; 0x58
 8008352:	f8d0 10e8 	ldr.w	r1, [r0, #232]	; 0xe8
 8008356:	f021 4140 	bic.w	r1, r1, #3221225472	; 0xc0000000
 800835a:	4329      	orrs	r1, r5
 800835c:	f8c0 10e8 	str.w	r1, [r0, #232]	; 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008360:	f013 0601 	ands.w	r6, r3, #1
 8008364:	d031      	beq.n	80083ca <HAL_RCCEx_PeriphCLKConfig+0x8a>
    switch (pPeriphClkInit->Usart1ClockSelection)
 8008366:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8008368:	2905      	cmp	r1, #5
 800836a:	f201 86dd 	bhi.w	800a128 <HAL_RCCEx_PeriphCLKConfig+0x1de8>
 800836e:	e8df f011 	tbh	[pc, r1, lsl #1]
 8008372:	0023      	.short	0x0023
 8008374:	00060d13 	.word	0x00060d13
 8008378:	00230023 	.word	0x00230023
 800837c:	0023      	.short	0x0023
  __HAL_RCC_PLL3_DISABLE();
 800837e:	4d83      	ldr	r5, [pc, #524]	; (800858c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8008380:	682b      	ldr	r3, [r5, #0]
 8008382:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008386:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008388:	f7fd fad6 	bl	8005938 <HAL_GetTick>
 800838c:	4606      	mov	r6, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800838e:	e005      	b.n	800839c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008390:	f7fd fad2 	bl	8005938 <HAL_GetTick>
 8008394:	1b80      	subs	r0, r0, r6
 8008396:	2802      	cmp	r0, #2
 8008398:	f201 85c6 	bhi.w	8009f28 <HAL_RCCEx_PeriphCLKConfig+0x1be8>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800839c:	682b      	ldr	r3, [r5, #0]
 800839e:	0098      	lsls	r0, r3, #2
 80083a0:	d4f6      	bmi.n	8008390 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80083a2:	f104 0030 	add.w	r0, r4, #48	; 0x30
 80083a6:	f7ff ff71 	bl	800828c <RCCEx_PLL3_Config.part.0>
 80083aa:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 80083ac:	2e00      	cmp	r6, #0
 80083ae:	f041 86b4 	bne.w	800a11a <HAL_RCCEx_PeriphCLKConfig+0x1dda>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80083b2:	e9d4 3200 	ldrd	r3, r2, [r4]
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80083b6:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80083b8:	2600      	movs	r6, #0
 80083ba:	4d74      	ldr	r5, [pc, #464]	; (800858c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80083bc:	f8d5 00d8 	ldr.w	r0, [r5, #216]	; 0xd8
 80083c0:	f020 0007 	bic.w	r0, r0, #7
 80083c4:	4301      	orrs	r1, r0
 80083c6:	f8c5 10d8 	str.w	r1, [r5, #216]	; 0xd8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80083ca:	0799      	lsls	r1, r3, #30
 80083cc:	d52e      	bpl.n	800842c <HAL_RCCEx_PeriphCLKConfig+0xec>
    switch (pPeriphClkInit->Usart2ClockSelection)
 80083ce:	6e21      	ldr	r1, [r4, #96]	; 0x60
 80083d0:	2928      	cmp	r1, #40	; 0x28
 80083d2:	d82a      	bhi.n	800842a <HAL_RCCEx_PeriphCLKConfig+0xea>
 80083d4:	e8df f011 	tbh	[pc, r1, lsl #1]
 80083d8:	00290cb4 	.word	0x00290cb4
 80083dc:	00290029 	.word	0x00290029
 80083e0:	00290029 	.word	0x00290029
 80083e4:	00290029 	.word	0x00290029
 80083e8:	00290d6f 	.word	0x00290d6f
 80083ec:	00290029 	.word	0x00290029
 80083f0:	00290029 	.word	0x00290029
 80083f4:	00290029 	.word	0x00290029
 80083f8:	00290d89 	.word	0x00290d89
 80083fc:	00290029 	.word	0x00290029
 8008400:	00290029 	.word	0x00290029
 8008404:	00290029 	.word	0x00290029
 8008408:	00290cb4 	.word	0x00290cb4
 800840c:	00290029 	.word	0x00290029
 8008410:	00290029 	.word	0x00290029
 8008414:	00290029 	.word	0x00290029
 8008418:	00290cb4 	.word	0x00290cb4
 800841c:	00290029 	.word	0x00290029
 8008420:	00290029 	.word	0x00290029
 8008424:	00290029 	.word	0x00290029
 8008428:	0cb4      	.short	0x0cb4
 800842a:	2601      	movs	r6, #1
 800842c:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800842e:	0759      	lsls	r1, r3, #29
 8008430:	d52e      	bpl.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0x150>
    switch (pPeriphClkInit->Usart3ClockSelection)
 8008432:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8008434:	2980      	cmp	r1, #128	; 0x80
 8008436:	f001 8285 	beq.w	8009944 <HAL_RCCEx_PeriphCLKConfig+0x1604>
 800843a:	f200 81a2 	bhi.w	8008782 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800843e:	b1d9      	cbz	r1, 8008478 <HAL_RCCEx_PeriphCLKConfig+0x138>
 8008440:	2940      	cmp	r1, #64	; 0x40
 8008442:	f040 81a7 	bne.w	8008794 <HAL_RCCEx_PeriphCLKConfig+0x454>
  __HAL_RCC_PLL2_DISABLE();
 8008446:	4d51      	ldr	r5, [pc, #324]	; (800858c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8008448:	682b      	ldr	r3, [r5, #0]
 800844a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800844e:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008450:	f7fd fa72 	bl	8005938 <HAL_GetTick>
 8008454:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008456:	e005      	b.n	8008464 <HAL_RCCEx_PeriphCLKConfig+0x124>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008458:	f7fd fa6e 	bl	8005938 <HAL_GetTick>
 800845c:	1bc0      	subs	r0, r0, r7
 800845e:	2802      	cmp	r0, #2
 8008460:	f201 85a8 	bhi.w	8009fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c74>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008464:	682b      	ldr	r3, [r5, #0]
 8008466:	011b      	lsls	r3, r3, #4
 8008468:	d4f6      	bmi.n	8008458 <HAL_RCCEx_PeriphCLKConfig+0x118>
 800846a:	f104 0008 	add.w	r0, r4, #8
 800846e:	f7ff feb3 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008472:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008476:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8008478:	2d00      	cmp	r5, #0
 800847a:	f041 84b8 	bne.w	8009dee <HAL_RCCEx_PeriphCLKConfig+0x1aae>
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 800847e:	4f43      	ldr	r7, [pc, #268]	; (800858c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8008480:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8008482:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8008486:	f421 71e0 	bic.w	r1, r1, #448	; 0x1c0
 800848a:	4301      	orrs	r1, r0
 800848c:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008490:	0719      	lsls	r1, r3, #28
 8008492:	d530      	bpl.n	80084f6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    switch (pPeriphClkInit->Uart4ClockSelection)
 8008494:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8008496:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800849a:	f001 8378 	beq.w	8009b8e <HAL_RCCEx_PeriphCLKConfig+0x184e>
 800849e:	f200 817c 	bhi.w	800879a <HAL_RCCEx_PeriphCLKConfig+0x45a>
 80084a2:	b1e1      	cbz	r1, 80084de <HAL_RCCEx_PeriphCLKConfig+0x19e>
 80084a4:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80084a8:	f040 8181 	bne.w	80087ae <HAL_RCCEx_PeriphCLKConfig+0x46e>
  __HAL_RCC_PLL2_DISABLE();
 80084ac:	4d37      	ldr	r5, [pc, #220]	; (800858c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80084ae:	682b      	ldr	r3, [r5, #0]
 80084b0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80084b4:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80084b6:	f7fd fa3f 	bl	8005938 <HAL_GetTick>
 80084ba:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80084bc:	e005      	b.n	80084ca <HAL_RCCEx_PeriphCLKConfig+0x18a>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80084be:	f7fd fa3b 	bl	8005938 <HAL_GetTick>
 80084c2:	1bc0      	subs	r0, r0, r7
 80084c4:	2802      	cmp	r0, #2
 80084c6:	f201 8534 	bhi.w	8009f32 <HAL_RCCEx_PeriphCLKConfig+0x1bf2>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80084ca:	682b      	ldr	r3, [r5, #0]
 80084cc:	011b      	lsls	r3, r3, #4
 80084ce:	d4f6      	bmi.n	80084be <HAL_RCCEx_PeriphCLKConfig+0x17e>
 80084d0:	f104 0008 	add.w	r0, r4, #8
 80084d4:	f7ff fe80 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80084d8:	e9d4 3200 	ldrd	r3, r2, [r4]
 80084dc:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80084de:	2d00      	cmp	r5, #0
 80084e0:	f041 8473 	bne.w	8009dca <HAL_RCCEx_PeriphCLKConfig+0x1a8a>
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 80084e4:	4f29      	ldr	r7, [pc, #164]	; (800858c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80084e6:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 80084e8:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 80084ec:	f421 6160 	bic.w	r1, r1, #3584	; 0xe00
 80084f0:	4301      	orrs	r1, r0
 80084f2:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80084f6:	06d9      	lsls	r1, r3, #27
 80084f8:	d530      	bpl.n	800855c <HAL_RCCEx_PeriphCLKConfig+0x21c>
    switch (pPeriphClkInit->Uart5ClockSelection)
 80084fa:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80084fc:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8008500:	f001 8156 	beq.w	80097b0 <HAL_RCCEx_PeriphCLKConfig+0x1470>
 8008504:	f200 8156 	bhi.w	80087b4 <HAL_RCCEx_PeriphCLKConfig+0x474>
 8008508:	b1e1      	cbz	r1, 8008544 <HAL_RCCEx_PeriphCLKConfig+0x204>
 800850a:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800850e:	f040 815b 	bne.w	80087c8 <HAL_RCCEx_PeriphCLKConfig+0x488>
  __HAL_RCC_PLL2_DISABLE();
 8008512:	4d1e      	ldr	r5, [pc, #120]	; (800858c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8008514:	682b      	ldr	r3, [r5, #0]
 8008516:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800851a:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 800851c:	f7fd fa0c 	bl	8005938 <HAL_GetTick>
 8008520:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008522:	e005      	b.n	8008530 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008524:	f7fd fa08 	bl	8005938 <HAL_GetTick>
 8008528:	1bc0      	subs	r0, r0, r7
 800852a:	2802      	cmp	r0, #2
 800852c:	f201 8548 	bhi.w	8009fc0 <HAL_RCCEx_PeriphCLKConfig+0x1c80>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008530:	682b      	ldr	r3, [r5, #0]
 8008532:	011b      	lsls	r3, r3, #4
 8008534:	d4f6      	bmi.n	8008524 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8008536:	f104 0008 	add.w	r0, r4, #8
 800853a:	f7ff fe4d 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800853e:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008542:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8008544:	2d00      	cmp	r5, #0
 8008546:	f041 8479 	bne.w	8009e3c <HAL_RCCEx_PeriphCLKConfig+0x1afc>
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 800854a:	4f10      	ldr	r7, [pc, #64]	; (800858c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800854c:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800854e:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8008552:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
 8008556:	4301      	orrs	r1, r0
 8008558:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800855c:	0699      	lsls	r1, r3, #26
 800855e:	d533      	bpl.n	80085c8 <HAL_RCCEx_PeriphCLKConfig+0x288>
    switch (pPeriphClkInit->Usart6ClockSelection)
 8008560:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8008562:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8008566:	f001 8179 	beq.w	800985c <HAL_RCCEx_PeriphCLKConfig+0x151c>
 800856a:	f200 8130 	bhi.w	80087ce <HAL_RCCEx_PeriphCLKConfig+0x48e>
 800856e:	b1f9      	cbz	r1, 80085b0 <HAL_RCCEx_PeriphCLKConfig+0x270>
 8008570:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8008574:	f040 8135 	bne.w	80087e2 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
  __HAL_RCC_PLL2_DISABLE();
 8008578:	4d04      	ldr	r5, [pc, #16]	; (800858c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800857a:	682b      	ldr	r3, [r5, #0]
 800857c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008580:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008582:	f7fd f9d9 	bl	8005938 <HAL_GetTick>
 8008586:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008588:	e008      	b.n	800859c <HAL_RCCEx_PeriphCLKConfig+0x25c>
 800858a:	bf00      	nop
 800858c:	44020c00 	.word	0x44020c00
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008590:	f7fd f9d2 	bl	8005938 <HAL_GetTick>
 8008594:	1bc0      	subs	r0, r0, r7
 8008596:	2802      	cmp	r0, #2
 8008598:	f201 84dd 	bhi.w	8009f56 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800859c:	682b      	ldr	r3, [r5, #0]
 800859e:	011b      	lsls	r3, r3, #4
 80085a0:	d4f6      	bmi.n	8008590 <HAL_RCCEx_PeriphCLKConfig+0x250>
 80085a2:	f104 0008 	add.w	r0, r4, #8
 80085a6:	f7ff fe17 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80085aa:	e9d4 3200 	ldrd	r3, r2, [r4]
 80085ae:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80085b0:	2d00      	cmp	r5, #0
 80085b2:	f041 843d 	bne.w	8009e30 <HAL_RCCEx_PeriphCLKConfig+0x1af0>
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 80085b6:	4fb1      	ldr	r7, [pc, #708]	; (800887c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80085b8:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80085ba:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 80085be:	f421 3160 	bic.w	r1, r1, #229376	; 0x38000
 80085c2:	4301      	orrs	r1, r0
 80085c4:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80085c8:	0659      	lsls	r1, r3, #25
 80085ca:	d530      	bpl.n	800862e <HAL_RCCEx_PeriphCLKConfig+0x2ee>
    switch (pPeriphClkInit->Uart7ClockSelection)
 80085cc:	6f61      	ldr	r1, [r4, #116]	; 0x74
 80085ce:	f5b1 2f00 	cmp.w	r1, #524288	; 0x80000
 80085d2:	f001 8286 	beq.w	8009ae2 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
 80085d6:	f200 8107 	bhi.w	80087e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80085da:	b1e1      	cbz	r1, 8008616 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 80085dc:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 80085e0:	f040 810c 	bne.w	80087fc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
  __HAL_RCC_PLL2_DISABLE();
 80085e4:	4da5      	ldr	r5, [pc, #660]	; (800887c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80085e6:	682b      	ldr	r3, [r5, #0]
 80085e8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80085ec:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80085ee:	f7fd f9a3 	bl	8005938 <HAL_GetTick>
 80085f2:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80085f4:	e005      	b.n	8008602 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80085f6:	f7fd f99f 	bl	8005938 <HAL_GetTick>
 80085fa:	1bc0      	subs	r0, r0, r7
 80085fc:	2802      	cmp	r0, #2
 80085fe:	f201 84cd 	bhi.w	8009f9c <HAL_RCCEx_PeriphCLKConfig+0x1c5c>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008602:	682b      	ldr	r3, [r5, #0]
 8008604:	011b      	lsls	r3, r3, #4
 8008606:	d4f6      	bmi.n	80085f6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 8008608:	f104 0008 	add.w	r0, r4, #8
 800860c:	f7ff fde4 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8008610:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008614:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8008616:	2d00      	cmp	r5, #0
 8008618:	f041 83f5 	bne.w	8009e06 <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 800861c:	4f97      	ldr	r7, [pc, #604]	; (800887c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 800861e:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8008620:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8008624:	f421 11e0 	bic.w	r1, r1, #1835008	; 0x1c0000
 8008628:	4301      	orrs	r1, r0
 800862a:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800862e:	0619      	lsls	r1, r3, #24
 8008630:	d530      	bpl.n	8008694 <HAL_RCCEx_PeriphCLKConfig+0x354>
    switch (pPeriphClkInit->Uart8ClockSelection)
 8008632:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 8008634:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8008638:	f001 8167 	beq.w	800990a <HAL_RCCEx_PeriphCLKConfig+0x15ca>
 800863c:	f200 80e1 	bhi.w	8008802 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8008640:	b1e1      	cbz	r1, 800867c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8008642:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8008646:	f040 80e6 	bne.w	8008816 <HAL_RCCEx_PeriphCLKConfig+0x4d6>
  __HAL_RCC_PLL2_DISABLE();
 800864a:	4d8c      	ldr	r5, [pc, #560]	; (800887c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 800864c:	682b      	ldr	r3, [r5, #0]
 800864e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008652:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008654:	f7fd f970 	bl	8005938 <HAL_GetTick>
 8008658:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800865a:	e005      	b.n	8008668 <HAL_RCCEx_PeriphCLKConfig+0x328>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800865c:	f7fd f96c 	bl	8005938 <HAL_GetTick>
 8008660:	1bc0      	subs	r0, r0, r7
 8008662:	2802      	cmp	r0, #2
 8008664:	f201 8483 	bhi.w	8009f6e <HAL_RCCEx_PeriphCLKConfig+0x1c2e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008668:	682b      	ldr	r3, [r5, #0]
 800866a:	011b      	lsls	r3, r3, #4
 800866c:	d4f6      	bmi.n	800865c <HAL_RCCEx_PeriphCLKConfig+0x31c>
 800866e:	f104 0008 	add.w	r0, r4, #8
 8008672:	f7ff fdb1 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8008676:	e9d4 3200 	ldrd	r3, r2, [r4]
 800867a:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800867c:	2d00      	cmp	r5, #0
 800867e:	f041 83da 	bne.w	8009e36 <HAL_RCCEx_PeriphCLKConfig+0x1af6>
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 8008682:	4f7e      	ldr	r7, [pc, #504]	; (800887c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8008684:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8008686:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 800868a:	f421 0160 	bic.w	r1, r1, #14680064	; 0xe00000
 800868e:	4301      	orrs	r1, r0
 8008690:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8008694:	05d9      	lsls	r1, r3, #23
 8008696:	d530      	bpl.n	80086fa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    switch (pPeriphClkInit->Uart9ClockSelection)
 8008698:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800869a:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 800869e:	f001 818d 	beq.w	80099bc <HAL_RCCEx_PeriphCLKConfig+0x167c>
 80086a2:	f200 80bb 	bhi.w	800881c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
 80086a6:	b1e1      	cbz	r1, 80086e2 <HAL_RCCEx_PeriphCLKConfig+0x3a2>
 80086a8:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 80086ac:	f040 80c0 	bne.w	8008830 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  __HAL_RCC_PLL2_DISABLE();
 80086b0:	4d72      	ldr	r5, [pc, #456]	; (800887c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80086b2:	682b      	ldr	r3, [r5, #0]
 80086b4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80086b8:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80086ba:	f7fd f93d 	bl	8005938 <HAL_GetTick>
 80086be:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80086c0:	e005      	b.n	80086ce <HAL_RCCEx_PeriphCLKConfig+0x38e>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80086c2:	f7fd f939 	bl	8005938 <HAL_GetTick>
 80086c6:	1bc0      	subs	r0, r0, r7
 80086c8:	2802      	cmp	r0, #2
 80086ca:	f201 846d 	bhi.w	8009fa8 <HAL_RCCEx_PeriphCLKConfig+0x1c68>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80086ce:	682b      	ldr	r3, [r5, #0]
 80086d0:	011b      	lsls	r3, r3, #4
 80086d2:	d4f6      	bmi.n	80086c2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 80086d4:	f104 0008 	add.w	r0, r4, #8
 80086d8:	f7ff fd7e 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 80086dc:	e9d4 3200 	ldrd	r3, r2, [r4]
 80086e0:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80086e2:	2d00      	cmp	r5, #0
 80086e4:	f041 838c 	bne.w	8009e00 <HAL_RCCEx_PeriphCLKConfig+0x1ac0>
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 80086e8:	4f64      	ldr	r7, [pc, #400]	; (800887c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80086ea:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 80086ec:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 80086f0:	f021 61e0 	bic.w	r1, r1, #117440512	; 0x7000000
 80086f4:	4301      	orrs	r1, r0
 80086f6:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 80086fa:	0599      	lsls	r1, r3, #22
 80086fc:	d532      	bpl.n	8008764 <HAL_RCCEx_PeriphCLKConfig+0x424>
    switch (pPeriphClkInit->Usart10ClockSelection)
 80086fe:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8008702:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 8008706:	f001 80c6 	beq.w	8009896 <HAL_RCCEx_PeriphCLKConfig+0x1556>
 800870a:	f200 8094 	bhi.w	8008836 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800870e:	b1e1      	cbz	r1, 800874a <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8008710:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 8008714:	f040 8097 	bne.w	8008846 <HAL_RCCEx_PeriphCLKConfig+0x506>
  __HAL_RCC_PLL2_DISABLE();
 8008718:	4d58      	ldr	r5, [pc, #352]	; (800887c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 800871a:	682b      	ldr	r3, [r5, #0]
 800871c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008720:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008722:	f7fd f909 	bl	8005938 <HAL_GetTick>
 8008726:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008728:	e005      	b.n	8008736 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800872a:	f7fd f905 	bl	8005938 <HAL_GetTick>
 800872e:	1bc0      	subs	r0, r0, r7
 8008730:	2802      	cmp	r0, #2
 8008732:	f201 842d 	bhi.w	8009f90 <HAL_RCCEx_PeriphCLKConfig+0x1c50>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008736:	682b      	ldr	r3, [r5, #0]
 8008738:	011b      	lsls	r3, r3, #4
 800873a:	d4f6      	bmi.n	800872a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 800873c:	f104 0008 	add.w	r0, r4, #8
 8008740:	f7ff fd4a 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8008744:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008748:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800874a:	2d00      	cmp	r5, #0
 800874c:	f041 8352 	bne.w	8009df4 <HAL_RCCEx_PeriphCLKConfig+0x1ab4>
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 8008750:	4f4a      	ldr	r7, [pc, #296]	; (800887c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8008752:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8008756:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 800875a:	f021 5160 	bic.w	r1, r1, #939524096	; 0x38000000
 800875e:	4301      	orrs	r1, r0
 8008760:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8008764:	0559      	lsls	r1, r3, #21
 8008766:	d572      	bpl.n	800884e <HAL_RCCEx_PeriphCLKConfig+0x50e>
    switch (pPeriphClkInit->Usart11ClockSelection)
 8008768:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 800876c:	2905      	cmp	r1, #5
 800876e:	f201 84e2 	bhi.w	800a136 <HAL_RCCEx_PeriphCLKConfig+0x1df6>
 8008772:	e8df f011 	tbh	[pc, r1, lsl #1]
 8008776:	05f0      	.short	0x05f0
 8008778:	05d70af4 	.word	0x05d70af4
 800877c:	05f005f0 	.word	0x05f005f0
 8008780:	05f0      	.short	0x05f0
    switch (pPeriphClkInit->Usart3ClockSelection)
 8008782:	f021 0040 	bic.w	r0, r1, #64	; 0x40
 8008786:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 800878a:	f43f ae75 	beq.w	8008478 <HAL_RCCEx_PeriphCLKConfig+0x138>
 800878e:	29c0      	cmp	r1, #192	; 0xc0
 8008790:	f43f ae72 	beq.w	8008478 <HAL_RCCEx_PeriphCLKConfig+0x138>
 8008794:	2601      	movs	r6, #1
 8008796:	4635      	mov	r5, r6
 8008798:	e67a      	b.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0x150>
    switch (pPeriphClkInit->Uart4ClockSelection)
 800879a:	f421 7000 	bic.w	r0, r1, #512	; 0x200
 800879e:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 80087a2:	f43f ae9c 	beq.w	80084de <HAL_RCCEx_PeriphCLKConfig+0x19e>
 80087a6:	f5b1 6fc0 	cmp.w	r1, #1536	; 0x600
 80087aa:	f43f ae98 	beq.w	80084de <HAL_RCCEx_PeriphCLKConfig+0x19e>
 80087ae:	2601      	movs	r6, #1
 80087b0:	4635      	mov	r5, r6
 80087b2:	e6a0      	b.n	80084f6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    switch (pPeriphClkInit->Uart5ClockSelection)
 80087b4:	f421 5080 	bic.w	r0, r1, #4096	; 0x1000
 80087b8:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 80087bc:	f43f aec2 	beq.w	8008544 <HAL_RCCEx_PeriphCLKConfig+0x204>
 80087c0:	f5b1 5f40 	cmp.w	r1, #12288	; 0x3000
 80087c4:	f43f aebe 	beq.w	8008544 <HAL_RCCEx_PeriphCLKConfig+0x204>
 80087c8:	2601      	movs	r6, #1
 80087ca:	4635      	mov	r5, r6
 80087cc:	e6c6      	b.n	800855c <HAL_RCCEx_PeriphCLKConfig+0x21c>
    switch (pPeriphClkInit->Usart6ClockSelection)
 80087ce:	f421 4000 	bic.w	r0, r1, #32768	; 0x8000
 80087d2:	f5b0 3f00 	cmp.w	r0, #131072	; 0x20000
 80087d6:	f43f aeeb 	beq.w	80085b0 <HAL_RCCEx_PeriphCLKConfig+0x270>
 80087da:	f5b1 3fc0 	cmp.w	r1, #98304	; 0x18000
 80087de:	f43f aee7 	beq.w	80085b0 <HAL_RCCEx_PeriphCLKConfig+0x270>
 80087e2:	2601      	movs	r6, #1
 80087e4:	4635      	mov	r5, r6
 80087e6:	e6ef      	b.n	80085c8 <HAL_RCCEx_PeriphCLKConfig+0x288>
    switch (pPeriphClkInit->Uart7ClockSelection)
 80087e8:	f421 2080 	bic.w	r0, r1, #262144	; 0x40000
 80087ec:	f5b0 1f80 	cmp.w	r0, #1048576	; 0x100000
 80087f0:	f43f af11 	beq.w	8008616 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 80087f4:	f5b1 2f40 	cmp.w	r1, #786432	; 0xc0000
 80087f8:	f43f af0d 	beq.w	8008616 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 80087fc:	2601      	movs	r6, #1
 80087fe:	4635      	mov	r5, r6
 8008800:	e715      	b.n	800862e <HAL_RCCEx_PeriphCLKConfig+0x2ee>
    switch (pPeriphClkInit->Uart8ClockSelection)
 8008802:	f421 1000 	bic.w	r0, r1, #2097152	; 0x200000
 8008806:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 800880a:	f43f af37 	beq.w	800867c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800880e:	f5b1 0fc0 	cmp.w	r1, #6291456	; 0x600000
 8008812:	f43f af33 	beq.w	800867c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8008816:	2601      	movs	r6, #1
 8008818:	4635      	mov	r5, r6
 800881a:	e73b      	b.n	8008694 <HAL_RCCEx_PeriphCLKConfig+0x354>
    switch (pPeriphClkInit->Uart9ClockSelection)
 800881c:	f021 7080 	bic.w	r0, r1, #16777216	; 0x1000000
 8008820:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 8008824:	f43f af5d 	beq.w	80086e2 <HAL_RCCEx_PeriphCLKConfig+0x3a2>
 8008828:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 800882c:	f43f af59 	beq.w	80086e2 <HAL_RCCEx_PeriphCLKConfig+0x3a2>
 8008830:	2601      	movs	r6, #1
 8008832:	4635      	mov	r5, r6
 8008834:	e761      	b.n	80086fa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    switch (pPeriphClkInit->Usart10ClockSelection)
 8008836:	f021 6000 	bic.w	r0, r1, #134217728	; 0x8000000
 800883a:	f1b0 5f00 	cmp.w	r0, #536870912	; 0x20000000
 800883e:	d084      	beq.n	800874a <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8008840:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
 8008844:	d081      	beq.n	800874a <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8008846:	2601      	movs	r6, #1
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8008848:	0559      	lsls	r1, r3, #21
    switch (pPeriphClkInit->Usart10ClockSelection)
 800884a:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 800884c:	d48c      	bmi.n	8008768 <HAL_RCCEx_PeriphCLKConfig+0x428>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 800884e:	0519      	lsls	r1, r3, #20
 8008850:	d533      	bpl.n	80088ba <HAL_RCCEx_PeriphCLKConfig+0x57a>
    switch (pPeriphClkInit->Uart12ClockSelection)
 8008852:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 8008856:	2920      	cmp	r1, #32
 8008858:	f001 8126 	beq.w	8009aa8 <HAL_RCCEx_PeriphCLKConfig+0x1768>
 800885c:	f200 831e 	bhi.w	8008e9c <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 8008860:	b1f1      	cbz	r1, 80088a0 <HAL_RCCEx_PeriphCLKConfig+0x560>
 8008862:	2910      	cmp	r1, #16
 8008864:	f040 8322 	bne.w	8008eac <HAL_RCCEx_PeriphCLKConfig+0xb6c>
  __HAL_RCC_PLL2_DISABLE();
 8008868:	4d04      	ldr	r5, [pc, #16]	; (800887c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 800886a:	682b      	ldr	r3, [r5, #0]
 800886c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008870:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008872:	f7fd f861 	bl	8005938 <HAL_GetTick>
 8008876:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008878:	e008      	b.n	800888c <HAL_RCCEx_PeriphCLKConfig+0x54c>
 800887a:	bf00      	nop
 800887c:	44020c00 	.word	0x44020c00
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008880:	f7fd f85a 	bl	8005938 <HAL_GetTick>
 8008884:	1bc0      	subs	r0, r0, r7
 8008886:	2802      	cmp	r0, #2
 8008888:	f201 83a0 	bhi.w	8009fcc <HAL_RCCEx_PeriphCLKConfig+0x1c8c>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800888c:	682b      	ldr	r3, [r5, #0]
 800888e:	011b      	lsls	r3, r3, #4
 8008890:	d4f6      	bmi.n	8008880 <HAL_RCCEx_PeriphCLKConfig+0x540>
 8008892:	f104 0008 	add.w	r0, r4, #8
 8008896:	f7ff fc9f 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800889a:	e9d4 3200 	ldrd	r3, r2, [r4]
 800889e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80088a0:	2d00      	cmp	r5, #0
 80088a2:	f041 82b6 	bne.w	8009e12 <HAL_RCCEx_PeriphCLKConfig+0x1ad2>
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 80088a6:	4fac      	ldr	r7, [pc, #688]	; (8008b58 <HAL_RCCEx_PeriphCLKConfig+0x818>)
 80088a8:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 80088ac:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 80088b0:	f021 0170 	bic.w	r1, r1, #112	; 0x70
 80088b4:	4301      	orrs	r1, r0
 80088b6:	f8c7 10dc 	str.w	r1, [r7, #220]	; 0xdc
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80088ba:	04d9      	lsls	r1, r3, #19
 80088bc:	d532      	bpl.n	8008924 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    switch (pPeriphClkInit->Lpuart1ClockSelection)
 80088be:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 80088c2:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 80088c6:	f001 8129 	beq.w	8009b1c <HAL_RCCEx_PeriphCLKConfig+0x17dc>
 80088ca:	f200 82f2 	bhi.w	8008eb2 <HAL_RCCEx_PeriphCLKConfig+0xb72>
 80088ce:	b1e1      	cbz	r1, 800890a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 80088d0:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 80088d4:	f040 82f7 	bne.w	8008ec6 <HAL_RCCEx_PeriphCLKConfig+0xb86>
  __HAL_RCC_PLL2_DISABLE();
 80088d8:	4d9f      	ldr	r5, [pc, #636]	; (8008b58 <HAL_RCCEx_PeriphCLKConfig+0x818>)
 80088da:	682b      	ldr	r3, [r5, #0]
 80088dc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80088e0:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80088e2:	f7fd f829 	bl	8005938 <HAL_GetTick>
 80088e6:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80088e8:	e005      	b.n	80088f6 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80088ea:	f7fd f825 	bl	8005938 <HAL_GetTick>
 80088ee:	1bc0      	subs	r0, r0, r7
 80088f0:	2802      	cmp	r0, #2
 80088f2:	f201 8324 	bhi.w	8009f3e <HAL_RCCEx_PeriphCLKConfig+0x1bfe>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80088f6:	682b      	ldr	r3, [r5, #0]
 80088f8:	011b      	lsls	r3, r3, #4
 80088fa:	d4f6      	bmi.n	80088ea <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 80088fc:	f104 0008 	add.w	r0, r4, #8
 8008900:	f7ff fc6a 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008904:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008908:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800890a:	2d00      	cmp	r5, #0
 800890c:	f041 826c 	bne.w	8009de8 <HAL_RCCEx_PeriphCLKConfig+0x1aa8>
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8008910:	4f91      	ldr	r7, [pc, #580]	; (8008b58 <HAL_RCCEx_PeriphCLKConfig+0x818>)
 8008912:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8008916:	f8d7 10e0 	ldr.w	r1, [r7, #224]	; 0xe0
 800891a:	f021 61e0 	bic.w	r1, r1, #117440512	; 0x7000000
 800891e:	4301      	orrs	r1, r0
 8008920:	f8c7 10e0 	str.w	r1, [r7, #224]	; 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008924:	0499      	lsls	r1, r3, #18
 8008926:	d50f      	bpl.n	8008948 <HAL_RCCEx_PeriphCLKConfig+0x608>
    switch (pPeriphClkInit->I2c1ClockSelection)
 8008928:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 800892c:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8008930:	f000 86a0 	beq.w	8009674 <HAL_RCCEx_PeriphCLKConfig+0x1334>
 8008934:	f240 82ec 	bls.w	8008f10 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8008938:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800893c:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8008940:	f000 82e9 	beq.w	8008f16 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
 8008944:	2601      	movs	r6, #1
 8008946:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008948:	045f      	lsls	r7, r3, #17
 800894a:	d50f      	bpl.n	800896c <HAL_RCCEx_PeriphCLKConfig+0x62c>
    switch (pPeriphClkInit->I2c2ClockSelection)
 800894c:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8008950:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 8008954:	f000 86b0 	beq.w	80096b8 <HAL_RCCEx_PeriphCLKConfig+0x1378>
 8008958:	f240 82eb 	bls.w	8008f32 <HAL_RCCEx_PeriphCLKConfig+0xbf2>
 800895c:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8008960:	f5b1 2f00 	cmp.w	r1, #524288	; 0x80000
 8008964:	f000 82e8 	beq.w	8008f38 <HAL_RCCEx_PeriphCLKConfig+0xbf8>
 8008968:	2601      	movs	r6, #1
 800896a:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800896c:	0419      	lsls	r1, r3, #16
 800896e:	d50f      	bpl.n	8008990 <HAL_RCCEx_PeriphCLKConfig+0x650>
    switch (pPeriphClkInit->I2c3ClockSelection)
 8008970:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
 8008974:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8008978:	f000 8642 	beq.w	8009600 <HAL_RCCEx_PeriphCLKConfig+0x12c0>
 800897c:	f240 82b7 	bls.w	8008eee <HAL_RCCEx_PeriphCLKConfig+0xbae>
 8008980:	f421 1180 	bic.w	r1, r1, #1048576	; 0x100000
 8008984:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8008988:	f000 82b4 	beq.w	8008ef4 <HAL_RCCEx_PeriphCLKConfig+0xbb4>
 800898c:	2601      	movs	r6, #1
 800898e:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008990:	0557      	lsls	r7, r2, #21
 8008992:	d50f      	bpl.n	80089b4 <HAL_RCCEx_PeriphCLKConfig+0x674>
    switch (pPeriphClkInit->I2c4ClockSelection)
 8008994:	f8d4 109c 	ldr.w	r1, [r4, #156]	; 0x9c
 8008998:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 800899c:	f000 864d 	beq.w	800963a <HAL_RCCEx_PeriphCLKConfig+0x12fa>
 80089a0:	f240 8294 	bls.w	8008ecc <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 80089a4:	f421 0180 	bic.w	r1, r1, #4194304	; 0x400000
 80089a8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80089ac:	f000 8291 	beq.w	8008ed2 <HAL_RCCEx_PeriphCLKConfig+0xb92>
 80089b0:	2601      	movs	r6, #1
 80089b2:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 80089b4:	03d9      	lsls	r1, r3, #15
 80089b6:	d50b      	bpl.n	80089d0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    switch (pPeriphClkInit->I3c1ClockSelection)
 80089b8:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 80089bc:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 80089c0:	f000 851d 	beq.w	80093fe <HAL_RCCEx_PeriphCLKConfig+0x10be>
 80089c4:	f031 7100 	bics.w	r1, r1, #33554432	; 0x2000000
 80089c8:	f000 8532 	beq.w	8009430 <HAL_RCCEx_PeriphCLKConfig+0x10f0>
 80089cc:	2601      	movs	r6, #1
 80089ce:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80089d0:	0510      	lsls	r0, r2, #20
 80089d2:	d509      	bpl.n	80089e8 <HAL_RCCEx_PeriphCLKConfig+0x6a8>
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 80089d4:	4960      	ldr	r1, [pc, #384]	; (8008b58 <HAL_RCCEx_PeriphCLKConfig+0x818>)
 80089d6:	69c8      	ldr	r0, [r1, #28]
 80089d8:	f420 4000 	bic.w	r0, r0, #32768	; 0x8000
 80089dc:	61c8      	str	r0, [r1, #28]
 80089de:	69c8      	ldr	r0, [r1, #28]
 80089e0:	f8d4 7104 	ldr.w	r7, [r4, #260]	; 0x104
 80089e4:	4338      	orrs	r0, r7
 80089e6:	61c8      	str	r0, [r1, #28]
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80089e8:	0399      	lsls	r1, r3, #14
 80089ea:	d532      	bpl.n	8008a52 <HAL_RCCEx_PeriphCLKConfig+0x712>
    switch (pPeriphClkInit->Lptim1ClockSelection)
 80089ec:	f8d4 10a4 	ldr.w	r1, [r4, #164]	; 0xa4
 80089f0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80089f4:	f000 87ff 	beq.w	80099f6 <HAL_RCCEx_PeriphCLKConfig+0x16b6>
 80089f8:	f200 82ac 	bhi.w	8008f54 <HAL_RCCEx_PeriphCLKConfig+0xc14>
 80089fc:	b1e1      	cbz	r1, 8008a38 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80089fe:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8008a02:	f040 82b1 	bne.w	8008f68 <HAL_RCCEx_PeriphCLKConfig+0xc28>
  __HAL_RCC_PLL2_DISABLE();
 8008a06:	4d54      	ldr	r5, [pc, #336]	; (8008b58 <HAL_RCCEx_PeriphCLKConfig+0x818>)
 8008a08:	682b      	ldr	r3, [r5, #0]
 8008a0a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008a0e:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008a10:	f7fc ff92 	bl	8005938 <HAL_GetTick>
 8008a14:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008a16:	e005      	b.n	8008a24 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008a18:	f7fc ff8e 	bl	8005938 <HAL_GetTick>
 8008a1c:	1bc0      	subs	r0, r0, r7
 8008a1e:	2802      	cmp	r0, #2
 8008a20:	f201 82da 	bhi.w	8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x1c98>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008a24:	682b      	ldr	r3, [r5, #0]
 8008a26:	011b      	lsls	r3, r3, #4
 8008a28:	d4f6      	bmi.n	8008a18 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8008a2a:	f104 0008 	add.w	r0, r4, #8
 8008a2e:	f7ff fbd3 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008a32:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008a36:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8008a38:	2d00      	cmp	r5, #0
 8008a3a:	f041 81cf 	bne.w	8009ddc <HAL_RCCEx_PeriphCLKConfig+0x1a9c>
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8008a3e:	4f46      	ldr	r7, [pc, #280]	; (8008b58 <HAL_RCCEx_PeriphCLKConfig+0x818>)
 8008a40:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 8008a44:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8008a48:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8008a4c:	4301      	orrs	r1, r0
 8008a4e:	f8c7 10dc 	str.w	r1, [r7, #220]	; 0xdc
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008a52:	0359      	lsls	r1, r3, #13
 8008a54:	d532      	bpl.n	8008abc <HAL_RCCEx_PeriphCLKConfig+0x77c>
    switch (pPeriphClkInit->Lptim2ClockSelection)
 8008a56:	f8d4 10a8 	ldr.w	r1, [r4, #168]	; 0xa8
 8008a5a:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8008a5e:	f000 866d 	beq.w	800973c <HAL_RCCEx_PeriphCLKConfig+0x13fc>
 8008a62:	f200 8284 	bhi.w	8008f6e <HAL_RCCEx_PeriphCLKConfig+0xc2e>
 8008a66:	b1e1      	cbz	r1, 8008aa2 <HAL_RCCEx_PeriphCLKConfig+0x762>
 8008a68:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8008a6c:	f040 8289 	bne.w	8008f82 <HAL_RCCEx_PeriphCLKConfig+0xc42>
  __HAL_RCC_PLL2_DISABLE();
 8008a70:	4d39      	ldr	r5, [pc, #228]	; (8008b58 <HAL_RCCEx_PeriphCLKConfig+0x818>)
 8008a72:	682b      	ldr	r3, [r5, #0]
 8008a74:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008a78:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008a7a:	f7fc ff5d 	bl	8005938 <HAL_GetTick>
 8008a7e:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008a80:	e005      	b.n	8008a8e <HAL_RCCEx_PeriphCLKConfig+0x74e>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008a82:	f7fc ff59 	bl	8005938 <HAL_GetTick>
 8008a86:	1bc0      	subs	r0, r0, r7
 8008a88:	2802      	cmp	r0, #2
 8008a8a:	f201 826a 	bhi.w	8009f62 <HAL_RCCEx_PeriphCLKConfig+0x1c22>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008a8e:	682b      	ldr	r3, [r5, #0]
 8008a90:	011b      	lsls	r3, r3, #4
 8008a92:	d4f6      	bmi.n	8008a82 <HAL_RCCEx_PeriphCLKConfig+0x742>
 8008a94:	f104 0008 	add.w	r0, r4, #8
 8008a98:	f7ff fb9e 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 8008a9c:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008aa0:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8008aa2:	2d00      	cmp	r5, #0
 8008aa4:	f041 81be 	bne.w	8009e24 <HAL_RCCEx_PeriphCLKConfig+0x1ae4>
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8008aa8:	4f2b      	ldr	r7, [pc, #172]	; (8008b58 <HAL_RCCEx_PeriphCLKConfig+0x818>)
 8008aaa:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 8008aae:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8008ab2:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
 8008ab6:	4301      	orrs	r1, r0
 8008ab8:	f8c7 10dc 	str.w	r1, [r7, #220]	; 0xdc
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 8008abc:	0691      	lsls	r1, r2, #26
 8008abe:	d532      	bpl.n	8008b26 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    switch (pPeriphClkInit->Lptim3ClockSelection)
 8008ac0:	f8d4 10ac 	ldr.w	r1, [r4, #172]	; 0xac
 8008ac4:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8008ac8:	f000 8655 	beq.w	8009776 <HAL_RCCEx_PeriphCLKConfig+0x1436>
 8008acc:	f200 825c 	bhi.w	8008f88 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8008ad0:	b1e1      	cbz	r1, 8008b0c <HAL_RCCEx_PeriphCLKConfig+0x7cc>
 8008ad2:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8008ad6:	f040 8261 	bne.w	8008f9c <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  __HAL_RCC_PLL2_DISABLE();
 8008ada:	4d1f      	ldr	r5, [pc, #124]	; (8008b58 <HAL_RCCEx_PeriphCLKConfig+0x818>)
 8008adc:	682b      	ldr	r3, [r5, #0]
 8008ade:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008ae2:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008ae4:	f7fc ff28 	bl	8005938 <HAL_GetTick>
 8008ae8:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008aea:	e005      	b.n	8008af8 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008aec:	f7fc ff24 	bl	8005938 <HAL_GetTick>
 8008af0:	1bc0      	subs	r0, r0, r7
 8008af2:	2802      	cmp	r0, #2
 8008af4:	f201 827e 	bhi.w	8009ff4 <HAL_RCCEx_PeriphCLKConfig+0x1cb4>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008af8:	682b      	ldr	r3, [r5, #0]
 8008afa:	011b      	lsls	r3, r3, #4
 8008afc:	d4f6      	bmi.n	8008aec <HAL_RCCEx_PeriphCLKConfig+0x7ac>
 8008afe:	f104 0008 	add.w	r0, r4, #8
 8008b02:	f7ff fb69 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 8008b06:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008b0a:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8008b0c:	2d00      	cmp	r5, #0
 8008b0e:	f041 8186 	bne.w	8009e1e <HAL_RCCEx_PeriphCLKConfig+0x1ade>
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 8008b12:	4f11      	ldr	r7, [pc, #68]	; (8008b58 <HAL_RCCEx_PeriphCLKConfig+0x818>)
 8008b14:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 8008b18:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8008b1c:	f421 21e0 	bic.w	r1, r1, #458752	; 0x70000
 8008b20:	4301      	orrs	r1, r0
 8008b22:	f8c7 10dc 	str.w	r1, [r7, #220]	; 0xdc
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 8008b26:	0651      	lsls	r1, r2, #25
 8008b28:	d535      	bpl.n	8008b96 <HAL_RCCEx_PeriphCLKConfig+0x856>
    switch (pPeriphClkInit->Lptim4ClockSelection)
 8008b2a:	f8d4 10b0 	ldr.w	r1, [r4, #176]	; 0xb0
 8008b2e:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8008b32:	f000 86cd 	beq.w	80098d0 <HAL_RCCEx_PeriphCLKConfig+0x1590>
 8008b36:	f200 8234 	bhi.w	8008fa2 <HAL_RCCEx_PeriphCLKConfig+0xc62>
 8008b3a:	b1f9      	cbz	r1, 8008b7c <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8008b3c:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8008b40:	f040 8239 	bne.w	8008fb6 <HAL_RCCEx_PeriphCLKConfig+0xc76>
  __HAL_RCC_PLL2_DISABLE();
 8008b44:	4d04      	ldr	r5, [pc, #16]	; (8008b58 <HAL_RCCEx_PeriphCLKConfig+0x818>)
 8008b46:	682b      	ldr	r3, [r5, #0]
 8008b48:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008b4c:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008b4e:	f7fc fef3 	bl	8005938 <HAL_GetTick>
 8008b52:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008b54:	e008      	b.n	8008b68 <HAL_RCCEx_PeriphCLKConfig+0x828>
 8008b56:	bf00      	nop
 8008b58:	44020c00 	.word	0x44020c00
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008b5c:	f7fc feec 	bl	8005938 <HAL_GetTick>
 8008b60:	1bc0      	subs	r0, r0, r7
 8008b62:	2802      	cmp	r0, #2
 8008b64:	f201 8209 	bhi.w	8009f7a <HAL_RCCEx_PeriphCLKConfig+0x1c3a>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008b68:	682b      	ldr	r3, [r5, #0]
 8008b6a:	011b      	lsls	r3, r3, #4
 8008b6c:	d4f6      	bmi.n	8008b5c <HAL_RCCEx_PeriphCLKConfig+0x81c>
 8008b6e:	f104 0008 	add.w	r0, r4, #8
 8008b72:	f7ff fb31 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 8008b76:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008b7a:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8008b7c:	2d00      	cmp	r5, #0
 8008b7e:	f041 813c 	bne.w	8009dfa <HAL_RCCEx_PeriphCLKConfig+0x1aba>
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 8008b82:	4faf      	ldr	r7, [pc, #700]	; (8008e40 <HAL_RCCEx_PeriphCLKConfig+0xb00>)
 8008b84:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 8008b88:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8008b8c:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8008b90:	4301      	orrs	r1, r0
 8008b92:	f8c7 10dc 	str.w	r1, [r7, #220]	; 0xdc
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 8008b96:	0611      	lsls	r1, r2, #24
 8008b98:	d532      	bpl.n	8008c00 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
    switch (pPeriphClkInit->Lptim5ClockSelection)
 8008b9a:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
 8008b9e:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 8008ba2:	f000 86ec 	beq.w	800997e <HAL_RCCEx_PeriphCLKConfig+0x163e>
 8008ba6:	f200 8209 	bhi.w	8008fbc <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 8008baa:	b1e1      	cbz	r1, 8008be6 <HAL_RCCEx_PeriphCLKConfig+0x8a6>
 8008bac:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 8008bb0:	f040 820e 	bne.w	8008fd0 <HAL_RCCEx_PeriphCLKConfig+0xc90>
  __HAL_RCC_PLL2_DISABLE();
 8008bb4:	4da2      	ldr	r5, [pc, #648]	; (8008e40 <HAL_RCCEx_PeriphCLKConfig+0xb00>)
 8008bb6:	682b      	ldr	r3, [r5, #0]
 8008bb8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008bbc:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008bbe:	f7fc febb 	bl	8005938 <HAL_GetTick>
 8008bc2:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008bc4:	e005      	b.n	8008bd2 <HAL_RCCEx_PeriphCLKConfig+0x892>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008bc6:	f7fc feb7 	bl	8005938 <HAL_GetTick>
 8008bca:	1bc0      	subs	r0, r0, r7
 8008bcc:	2802      	cmp	r0, #2
 8008bce:	f201 81bc 	bhi.w	8009f4a <HAL_RCCEx_PeriphCLKConfig+0x1c0a>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008bd2:	682b      	ldr	r3, [r5, #0]
 8008bd4:	011b      	lsls	r3, r3, #4
 8008bd6:	d4f6      	bmi.n	8008bc6 <HAL_RCCEx_PeriphCLKConfig+0x886>
 8008bd8:	f104 0008 	add.w	r0, r4, #8
 8008bdc:	f7ff fafc 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 8008be0:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008be4:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8008be6:	2d00      	cmp	r5, #0
 8008be8:	f041 80f2 	bne.w	8009dd0 <HAL_RCCEx_PeriphCLKConfig+0x1a90>
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 8008bec:	4f94      	ldr	r7, [pc, #592]	; (8008e40 <HAL_RCCEx_PeriphCLKConfig+0xb00>)
 8008bee:	f8d4 00b4 	ldr.w	r0, [r4, #180]	; 0xb4
 8008bf2:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8008bf6:	f021 61e0 	bic.w	r1, r1, #117440512	; 0x7000000
 8008bfa:	4301      	orrs	r1, r0
 8008bfc:	f8c7 10dc 	str.w	r1, [r7, #220]	; 0xdc
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 8008c00:	05d1      	lsls	r1, r2, #23
 8008c02:	d532      	bpl.n	8008c6a <HAL_RCCEx_PeriphCLKConfig+0x92a>
    switch (pPeriphClkInit->Lptim6ClockSelection)
 8008c04:	f8d4 10b8 	ldr.w	r1, [r4, #184]	; 0xb8
 8008c08:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8008c0c:	f000 872c 	beq.w	8009a68 <HAL_RCCEx_PeriphCLKConfig+0x1728>
 8008c10:	f200 81e1 	bhi.w	8008fd6 <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8008c14:	b1e1      	cbz	r1, 8008c50 <HAL_RCCEx_PeriphCLKConfig+0x910>
 8008c16:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 8008c1a:	f040 81e6 	bne.w	8008fea <HAL_RCCEx_PeriphCLKConfig+0xcaa>
  __HAL_RCC_PLL2_DISABLE();
 8008c1e:	4d88      	ldr	r5, [pc, #544]	; (8008e40 <HAL_RCCEx_PeriphCLKConfig+0xb00>)
 8008c20:	682b      	ldr	r3, [r5, #0]
 8008c22:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008c26:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008c28:	f7fc fe86 	bl	8005938 <HAL_GetTick>
 8008c2c:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008c2e:	e005      	b.n	8008c3c <HAL_RCCEx_PeriphCLKConfig+0x8fc>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008c30:	f7fc fe82 	bl	8005938 <HAL_GetTick>
 8008c34:	1bc0      	subs	r0, r0, r7
 8008c36:	2802      	cmp	r0, #2
 8008c38:	f201 81e8 	bhi.w	800a00c <HAL_RCCEx_PeriphCLKConfig+0x1ccc>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008c3c:	682b      	ldr	r3, [r5, #0]
 8008c3e:	011b      	lsls	r3, r3, #4
 8008c40:	d4f6      	bmi.n	8008c30 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8008c42:	f104 0008 	add.w	r0, r4, #8
 8008c46:	f7ff fac7 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008c4a:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008c4e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8008c50:	2d00      	cmp	r5, #0
 8008c52:	f041 80c6 	bne.w	8009de2 <HAL_RCCEx_PeriphCLKConfig+0x1aa2>
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 8008c56:	4f7a      	ldr	r7, [pc, #488]	; (8008e40 <HAL_RCCEx_PeriphCLKConfig+0xb00>)
 8008c58:	f8d4 00b8 	ldr.w	r0, [r4, #184]	; 0xb8
 8008c5c:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8008c60:	f021 41e0 	bic.w	r1, r1, #1879048192	; 0x70000000
 8008c64:	4301      	orrs	r1, r0
 8008c66:	f8c7 10dc 	str.w	r1, [r7, #220]	; 0xdc
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008c6a:	0319      	lsls	r1, r3, #12
 8008c6c:	d536      	bpl.n	8008cdc <HAL_RCCEx_PeriphCLKConfig+0x99c>
    switch (pPeriphClkInit->Sai1ClockSelection)
 8008c6e:	f8d4 10c0 	ldr.w	r1, [r4, #192]	; 0xc0
 8008c72:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8008c76:	f000 87f9 	beq.w	8009c6c <HAL_RCCEx_PeriphCLKConfig+0x192c>
 8008c7a:	f200 81b9 	bhi.w	8008ff0 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
 8008c7e:	2900      	cmp	r1, #0
 8008c80:	f000 8476 	beq.w	8009570 <HAL_RCCEx_PeriphCLKConfig+0x1230>
 8008c84:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8008c88:	f040 81ba 	bne.w	8009000 <HAL_RCCEx_PeriphCLKConfig+0xcc0>
  __HAL_RCC_PLL2_DISABLE();
 8008c8c:	4d6c      	ldr	r5, [pc, #432]	; (8008e40 <HAL_RCCEx_PeriphCLKConfig+0xb00>)
 8008c8e:	682b      	ldr	r3, [r5, #0]
 8008c90:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008c94:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008c96:	f7fc fe4f 	bl	8005938 <HAL_GetTick>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008c9a:	682b      	ldr	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008c9c:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008c9e:	011b      	lsls	r3, r3, #4
 8008ca0:	d508      	bpl.n	8008cb4 <HAL_RCCEx_PeriphCLKConfig+0x974>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008ca2:	f7fc fe49 	bl	8005938 <HAL_GetTick>
 8008ca6:	1bc0      	subs	r0, r0, r7
 8008ca8:	2802      	cmp	r0, #2
 8008caa:	f201 81cd 	bhi.w	800a048 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008cae:	682b      	ldr	r3, [r5, #0]
 8008cb0:	011b      	lsls	r3, r3, #4
 8008cb2:	d4f6      	bmi.n	8008ca2 <HAL_RCCEx_PeriphCLKConfig+0x962>
 8008cb4:	f104 0008 	add.w	r0, r4, #8
 8008cb8:	f7ff fa8e 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8008cbc:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008cc0:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8008cc2:	2d00      	cmp	r5, #0
 8008cc4:	f040 845c 	bne.w	8009580 <HAL_RCCEx_PeriphCLKConfig+0x1240>
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8008cc8:	4f5d      	ldr	r7, [pc, #372]	; (8008e40 <HAL_RCCEx_PeriphCLKConfig+0xb00>)
 8008cca:	f8d4 00c0 	ldr.w	r0, [r4, #192]	; 0xc0
 8008cce:	f8d7 10e8 	ldr.w	r1, [r7, #232]	; 0xe8
 8008cd2:	f421 21e0 	bic.w	r1, r1, #458752	; 0x70000
 8008cd6:	4301      	orrs	r1, r0
 8008cd8:	f8c7 10e8 	str.w	r1, [r7, #232]	; 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8008cdc:	02d9      	lsls	r1, r3, #11
 8008cde:	d536      	bpl.n	8008d4e <HAL_RCCEx_PeriphCLKConfig+0xa0e>
    switch (pPeriphClkInit->Sai2ClockSelection)
 8008ce0:	f8d4 10c4 	ldr.w	r1, [r4, #196]	; 0xc4
 8008ce4:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8008ce8:	f000 87a5 	beq.w	8009c36 <HAL_RCCEx_PeriphCLKConfig+0x18f6>
 8008cec:	f200 818b 	bhi.w	8009006 <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 8008cf0:	2900      	cmp	r1, #0
 8008cf2:	f000 8448 	beq.w	8009586 <HAL_RCCEx_PeriphCLKConfig+0x1246>
 8008cf6:	f5b1 2f00 	cmp.w	r1, #524288	; 0x80000
 8008cfa:	f040 818c 	bne.w	8009016 <HAL_RCCEx_PeriphCLKConfig+0xcd6>
  __HAL_RCC_PLL2_DISABLE();
 8008cfe:	4d50      	ldr	r5, [pc, #320]	; (8008e40 <HAL_RCCEx_PeriphCLKConfig+0xb00>)
 8008d00:	682b      	ldr	r3, [r5, #0]
 8008d02:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008d06:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008d08:	f7fc fe16 	bl	8005938 <HAL_GetTick>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008d0c:	682b      	ldr	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008d0e:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008d10:	011b      	lsls	r3, r3, #4
 8008d12:	d508      	bpl.n	8008d26 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008d14:	f7fc fe10 	bl	8005938 <HAL_GetTick>
 8008d18:	1bc0      	subs	r0, r0, r7
 8008d1a:	2802      	cmp	r0, #2
 8008d1c:	f201 8188 	bhi.w	800a030 <HAL_RCCEx_PeriphCLKConfig+0x1cf0>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008d20:	682b      	ldr	r3, [r5, #0]
 8008d22:	011b      	lsls	r3, r3, #4
 8008d24:	d4f6      	bmi.n	8008d14 <HAL_RCCEx_PeriphCLKConfig+0x9d4>
 8008d26:	f104 0008 	add.w	r0, r4, #8
 8008d2a:	f7ff fa55 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8008d2e:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008d32:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8008d34:	2d00      	cmp	r5, #0
 8008d36:	f040 842e 	bne.w	8009596 <HAL_RCCEx_PeriphCLKConfig+0x1256>
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8008d3a:	4f41      	ldr	r7, [pc, #260]	; (8008e40 <HAL_RCCEx_PeriphCLKConfig+0xb00>)
 8008d3c:	f8d4 00c4 	ldr.w	r0, [r4, #196]	; 0xc4
 8008d40:	f8d7 10e8 	ldr.w	r1, [r7, #232]	; 0xe8
 8008d44:	f421 1160 	bic.w	r1, r1, #3670016	; 0x380000
 8008d48:	4301      	orrs	r1, r0
 8008d4a:	f8c7 10e8 	str.w	r1, [r7, #232]	; 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8008d4e:	0299      	lsls	r1, r3, #10
 8008d50:	d516      	bpl.n	8008d80 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    switch (pPeriphClkInit->AdcDacClockSelection)
 8008d52:	f8d4 10d4 	ldr.w	r1, [r4, #212]	; 0xd4
 8008d56:	2902      	cmp	r1, #2
 8008d58:	f000 8435 	beq.w	80095c6 <HAL_RCCEx_PeriphCLKConfig+0x1286>
 8008d5c:	d903      	bls.n	8008d66 <HAL_RCCEx_PeriphCLKConfig+0xa26>
 8008d5e:	3903      	subs	r1, #3
 8008d60:	2902      	cmp	r1, #2
 8008d62:	f200 831a 	bhi.w	800939a <HAL_RCCEx_PeriphCLKConfig+0x105a>
    if (ret == HAL_OK)
 8008d66:	2d00      	cmp	r5, #0
 8008d68:	f040 87d8 	bne.w	8009d1c <HAL_RCCEx_PeriphCLKConfig+0x19dc>
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8008d6c:	4f34      	ldr	r7, [pc, #208]	; (8008e40 <HAL_RCCEx_PeriphCLKConfig+0xb00>)
 8008d6e:	f8d4 00d4 	ldr.w	r0, [r4, #212]	; 0xd4
 8008d72:	f8d7 10e8 	ldr.w	r1, [r7, #232]	; 0xe8
 8008d76:	f021 0107 	bic.w	r1, r1, #7
 8008d7a:	4301      	orrs	r1, r0
 8008d7c:	f8c7 10e8 	str.w	r1, [r7, #232]	; 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8008d80:	0590      	lsls	r0, r2, #22
 8008d82:	d507      	bpl.n	8008d94 <HAL_RCCEx_PeriphCLKConfig+0xa54>
    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8008d84:	f8d4 10d8 	ldr.w	r1, [r4, #216]	; 0xd8
 8008d88:	f031 0008 	bics.w	r0, r1, #8
 8008d8c:	f000 835f 	beq.w	800944e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8008d90:	2601      	movs	r6, #1
 8008d92:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008d94:	0199      	lsls	r1, r3, #6
 8008d96:	f100 8368 	bmi.w	800946a <HAL_RCCEx_PeriphCLKConfig+0x112a>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008d9a:	0158      	lsls	r0, r3, #5
 8008d9c:	d50d      	bpl.n	8008dba <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    switch (pPeriphClkInit->RngClockSelection)
 8008d9e:	f8d4 10c8 	ldr.w	r1, [r4, #200]	; 0xc8
 8008da2:	2910      	cmp	r1, #16
 8008da4:	f000 8406 	beq.w	80095b4 <HAL_RCCEx_PeriphCLKConfig+0x1274>
 8008da8:	f240 8138 	bls.w	800901c <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 8008dac:	f021 0010 	bic.w	r0, r1, #16
 8008db0:	2820      	cmp	r0, #32
 8008db2:	f000 8136 	beq.w	8009022 <HAL_RCCEx_PeriphCLKConfig+0xce2>
 8008db6:	2601      	movs	r6, #1
 8008db8:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8008dba:	0259      	lsls	r1, r3, #9
 8008dbc:	d52d      	bpl.n	8008e1a <HAL_RCCEx_PeriphCLKConfig+0xada>
    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8008dbe:	f8d4 10cc 	ldr.w	r1, [r4, #204]	; 0xcc
 8008dc2:	2900      	cmp	r1, #0
 8008dc4:	f000 83f0 	beq.w	80095a8 <HAL_RCCEx_PeriphCLKConfig+0x1268>
 8008dc8:	2940      	cmp	r1, #64	; 0x40
 8008dca:	f040 82ef 	bne.w	80093ac <HAL_RCCEx_PeriphCLKConfig+0x106c>
  __HAL_RCC_PLL2_DISABLE();
 8008dce:	4d1c      	ldr	r5, [pc, #112]	; (8008e40 <HAL_RCCEx_PeriphCLKConfig+0xb00>)
 8008dd0:	682b      	ldr	r3, [r5, #0]
 8008dd2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008dd6:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008dd8:	f7fc fdae 	bl	8005938 <HAL_GetTick>
 8008ddc:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008dde:	e005      	b.n	8008dec <HAL_RCCEx_PeriphCLKConfig+0xaac>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008de0:	f7fc fdaa 	bl	8005938 <HAL_GetTick>
 8008de4:	1bc0      	subs	r0, r0, r7
 8008de6:	2802      	cmp	r0, #2
 8008de8:	f201 8146 	bhi.w	800a078 <HAL_RCCEx_PeriphCLKConfig+0x1d38>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008dec:	682b      	ldr	r3, [r5, #0]
 8008dee:	011b      	lsls	r3, r3, #4
 8008df0:	d4f6      	bmi.n	8008de0 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
 8008df2:	f104 0008 	add.w	r0, r4, #8
 8008df6:	f7ff f9ef 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8008dfa:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008dfe:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8008e00:	2d00      	cmp	r5, #0
 8008e02:	f041 8136 	bne.w	800a072 <HAL_RCCEx_PeriphCLKConfig+0x1d32>
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8008e06:	4f0e      	ldr	r7, [pc, #56]	; (8008e40 <HAL_RCCEx_PeriphCLKConfig+0xb00>)
 8008e08:	f8d4 00cc 	ldr.w	r0, [r4, #204]	; 0xcc
 8008e0c:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 8008e10:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8008e14:	4301      	orrs	r1, r0
 8008e16:	f8c7 10e4 	str.w	r1, [r7, #228]	; 0xe4
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8008e1a:	021f      	lsls	r7, r3, #8
 8008e1c:	d52f      	bpl.n	8008e7e <HAL_RCCEx_PeriphCLKConfig+0xb3e>
    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 8008e1e:	f8d4 10d0 	ldr.w	r1, [r4, #208]	; 0xd0
 8008e22:	2900      	cmp	r1, #0
 8008e24:	f000 83ba 	beq.w	800959c <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8008e28:	2980      	cmp	r1, #128	; 0x80
 8008e2a:	f040 82b9 	bne.w	80093a0 <HAL_RCCEx_PeriphCLKConfig+0x1060>
  __HAL_RCC_PLL2_DISABLE();
 8008e2e:	4d04      	ldr	r5, [pc, #16]	; (8008e40 <HAL_RCCEx_PeriphCLKConfig+0xb00>)
 8008e30:	682b      	ldr	r3, [r5, #0]
 8008e32:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008e36:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008e38:	f7fc fd7e 	bl	8005938 <HAL_GetTick>
 8008e3c:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008e3e:	e007      	b.n	8008e50 <HAL_RCCEx_PeriphCLKConfig+0xb10>
 8008e40:	44020c00 	.word	0x44020c00
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008e44:	f7fc fd78 	bl	8005938 <HAL_GetTick>
 8008e48:	1bc0      	subs	r0, r0, r7
 8008e4a:	2802      	cmp	r0, #2
 8008e4c:	f201 8120 	bhi.w	800a090 <HAL_RCCEx_PeriphCLKConfig+0x1d50>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008e50:	682b      	ldr	r3, [r5, #0]
 8008e52:	0118      	lsls	r0, r3, #4
 8008e54:	d4f6      	bmi.n	8008e44 <HAL_RCCEx_PeriphCLKConfig+0xb04>
 8008e56:	f104 0008 	add.w	r0, r4, #8
 8008e5a:	f7ff f9bd 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8008e5e:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008e62:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8008e64:	2d00      	cmp	r5, #0
 8008e66:	f041 8101 	bne.w	800a06c <HAL_RCCEx_PeriphCLKConfig+0x1d2c>
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 8008e6a:	4f91      	ldr	r7, [pc, #580]	; (80090b0 <HAL_RCCEx_PeriphCLKConfig+0xd70>)
 8008e6c:	f8d4 00d0 	ldr.w	r0, [r4, #208]	; 0xd0
 8008e70:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 8008e74:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008e78:	4301      	orrs	r1, r0
 8008e7a:	f8c7 10e4 	str.w	r1, [r7, #228]	; 0xe4
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8008e7e:	0119      	lsls	r1, r3, #4
 8008e80:	f140 80ed 	bpl.w	800905e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    switch (pPeriphClkInit->Spi1ClockSelection)
 8008e84:	f8d4 10e0 	ldr.w	r1, [r4, #224]	; 0xe0
 8008e88:	2904      	cmp	r1, #4
 8008e8a:	f201 8150 	bhi.w	800a12e <HAL_RCCEx_PeriphCLKConfig+0x1dee>
 8008e8e:	e8df f011 	tbh	[pc, r1, lsl #1]
 8008e92:	00d4      	.short	0x00d4
 8008e94:	070b072a 	.word	0x070b072a
 8008e98:	00d900d9 	.word	0x00d900d9
    switch (pPeriphClkInit->Uart12ClockSelection)
 8008e9c:	f021 0010 	bic.w	r0, r1, #16
 8008ea0:	2840      	cmp	r0, #64	; 0x40
 8008ea2:	f43f acfd 	beq.w	80088a0 <HAL_RCCEx_PeriphCLKConfig+0x560>
 8008ea6:	2930      	cmp	r1, #48	; 0x30
 8008ea8:	f43f acfa 	beq.w	80088a0 <HAL_RCCEx_PeriphCLKConfig+0x560>
 8008eac:	2601      	movs	r6, #1
 8008eae:	4635      	mov	r5, r6
 8008eb0:	e503      	b.n	80088ba <HAL_RCCEx_PeriphCLKConfig+0x57a>
    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8008eb2:	f021 7080 	bic.w	r0, r1, #16777216	; 0x1000000
 8008eb6:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 8008eba:	f43f ad26 	beq.w	800890a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 8008ebe:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 8008ec2:	f43f ad22 	beq.w	800890a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 8008ec6:	2601      	movs	r6, #1
 8008ec8:	4635      	mov	r5, r6
 8008eca:	e52b      	b.n	8008924 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    switch (pPeriphClkInit->I2c4ClockSelection)
 8008ecc:	2900      	cmp	r1, #0
 8008ece:	f47f ad6f 	bne.w	80089b0 <HAL_RCCEx_PeriphCLKConfig+0x670>
    if (ret == HAL_OK)
 8008ed2:	2d00      	cmp	r5, #0
 8008ed4:	f040 8725 	bne.w	8009d22 <HAL_RCCEx_PeriphCLKConfig+0x19e2>
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8008ed8:	4f75      	ldr	r7, [pc, #468]	; (80090b0 <HAL_RCCEx_PeriphCLKConfig+0xd70>)
 8008eda:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 8008ede:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 8008ee2:	f421 0140 	bic.w	r1, r1, #12582912	; 0xc00000
 8008ee6:	4301      	orrs	r1, r0
 8008ee8:	f8c7 10e4 	str.w	r1, [r7, #228]	; 0xe4
 8008eec:	e562      	b.n	80089b4 <HAL_RCCEx_PeriphCLKConfig+0x674>
    switch (pPeriphClkInit->I2c3ClockSelection)
 8008eee:	2900      	cmp	r1, #0
 8008ef0:	f47f ad4c 	bne.w	800898c <HAL_RCCEx_PeriphCLKConfig+0x64c>
    if (ret == HAL_OK)
 8008ef4:	2d00      	cmp	r5, #0
 8008ef6:	f040 8720 	bne.w	8009d3a <HAL_RCCEx_PeriphCLKConfig+0x19fa>
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8008efa:	4f6d      	ldr	r7, [pc, #436]	; (80090b0 <HAL_RCCEx_PeriphCLKConfig+0xd70>)
 8008efc:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
 8008f00:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 8008f04:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 8008f08:	4301      	orrs	r1, r0
 8008f0a:	f8c7 10e4 	str.w	r1, [r7, #228]	; 0xe4
 8008f0e:	e53f      	b.n	8008990 <HAL_RCCEx_PeriphCLKConfig+0x650>
    switch (pPeriphClkInit->I2c1ClockSelection)
 8008f10:	2900      	cmp	r1, #0
 8008f12:	f47f ad17 	bne.w	8008944 <HAL_RCCEx_PeriphCLKConfig+0x604>
    if (ret == HAL_OK)
 8008f16:	2d00      	cmp	r5, #0
 8008f18:	f040 8709 	bne.w	8009d2e <HAL_RCCEx_PeriphCLKConfig+0x19ee>
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8008f1c:	4f64      	ldr	r7, [pc, #400]	; (80090b0 <HAL_RCCEx_PeriphCLKConfig+0xd70>)
 8008f1e:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 8008f22:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 8008f26:	f421 3140 	bic.w	r1, r1, #196608	; 0x30000
 8008f2a:	4301      	orrs	r1, r0
 8008f2c:	f8c7 10e4 	str.w	r1, [r7, #228]	; 0xe4
 8008f30:	e50a      	b.n	8008948 <HAL_RCCEx_PeriphCLKConfig+0x608>
    switch (pPeriphClkInit->I2c2ClockSelection)
 8008f32:	2900      	cmp	r1, #0
 8008f34:	f47f ad18 	bne.w	8008968 <HAL_RCCEx_PeriphCLKConfig+0x628>
    if (ret == HAL_OK)
 8008f38:	2d00      	cmp	r5, #0
 8008f3a:	f040 86fb 	bne.w	8009d34 <HAL_RCCEx_PeriphCLKConfig+0x19f4>
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8008f3e:	4f5c      	ldr	r7, [pc, #368]	; (80090b0 <HAL_RCCEx_PeriphCLKConfig+0xd70>)
 8008f40:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 8008f44:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 8008f48:	f421 2140 	bic.w	r1, r1, #786432	; 0xc0000
 8008f4c:	4301      	orrs	r1, r0
 8008f4e:	f8c7 10e4 	str.w	r1, [r7, #228]	; 0xe4
 8008f52:	e50b      	b.n	800896c <HAL_RCCEx_PeriphCLKConfig+0x62c>
    switch (pPeriphClkInit->Lptim1ClockSelection)
 8008f54:	f421 7080 	bic.w	r0, r1, #256	; 0x100
 8008f58:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8008f5c:	f43f ad6c 	beq.w	8008a38 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8008f60:	f5b1 7f40 	cmp.w	r1, #768	; 0x300
 8008f64:	f43f ad68 	beq.w	8008a38 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8008f68:	2601      	movs	r6, #1
 8008f6a:	4635      	mov	r5, r6
 8008f6c:	e571      	b.n	8008a52 <HAL_RCCEx_PeriphCLKConfig+0x712>
    switch (pPeriphClkInit->Lptim2ClockSelection)
 8008f6e:	f421 5080 	bic.w	r0, r1, #4096	; 0x1000
 8008f72:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8008f76:	f43f ad94 	beq.w	8008aa2 <HAL_RCCEx_PeriphCLKConfig+0x762>
 8008f7a:	f5b1 5f40 	cmp.w	r1, #12288	; 0x3000
 8008f7e:	f43f ad90 	beq.w	8008aa2 <HAL_RCCEx_PeriphCLKConfig+0x762>
 8008f82:	2601      	movs	r6, #1
 8008f84:	4635      	mov	r5, r6
 8008f86:	e599      	b.n	8008abc <HAL_RCCEx_PeriphCLKConfig+0x77c>
    switch (pPeriphClkInit->Lptim3ClockSelection)
 8008f88:	f421 3080 	bic.w	r0, r1, #65536	; 0x10000
 8008f8c:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8008f90:	f43f adbc 	beq.w	8008b0c <HAL_RCCEx_PeriphCLKConfig+0x7cc>
 8008f94:	f5b1 3f40 	cmp.w	r1, #196608	; 0x30000
 8008f98:	f43f adb8 	beq.w	8008b0c <HAL_RCCEx_PeriphCLKConfig+0x7cc>
 8008f9c:	2601      	movs	r6, #1
 8008f9e:	4635      	mov	r5, r6
 8008fa0:	e5c1      	b.n	8008b26 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    switch (pPeriphClkInit->Lptim4ClockSelection)
 8008fa2:	f421 1080 	bic.w	r0, r1, #1048576	; 0x100000
 8008fa6:	f5b0 0f80 	cmp.w	r0, #4194304	; 0x400000
 8008faa:	f43f ade7 	beq.w	8008b7c <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8008fae:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 8008fb2:	f43f ade3 	beq.w	8008b7c <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8008fb6:	2601      	movs	r6, #1
 8008fb8:	4635      	mov	r5, r6
 8008fba:	e5ec      	b.n	8008b96 <HAL_RCCEx_PeriphCLKConfig+0x856>
    switch (pPeriphClkInit->Lptim5ClockSelection)
 8008fbc:	f021 7080 	bic.w	r0, r1, #16777216	; 0x1000000
 8008fc0:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 8008fc4:	f43f ae0f 	beq.w	8008be6 <HAL_RCCEx_PeriphCLKConfig+0x8a6>
 8008fc8:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 8008fcc:	f43f ae0b 	beq.w	8008be6 <HAL_RCCEx_PeriphCLKConfig+0x8a6>
 8008fd0:	2601      	movs	r6, #1
 8008fd2:	4635      	mov	r5, r6
 8008fd4:	e614      	b.n	8008c00 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
    switch (pPeriphClkInit->Lptim6ClockSelection)
 8008fd6:	f021 5080 	bic.w	r0, r1, #268435456	; 0x10000000
 8008fda:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8008fde:	f43f ae37 	beq.w	8008c50 <HAL_RCCEx_PeriphCLKConfig+0x910>
 8008fe2:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
 8008fe6:	f43f ae33 	beq.w	8008c50 <HAL_RCCEx_PeriphCLKConfig+0x910>
 8008fea:	2601      	movs	r6, #1
 8008fec:	4635      	mov	r5, r6
 8008fee:	e63c      	b.n	8008c6a <HAL_RCCEx_PeriphCLKConfig+0x92a>
    switch (pPeriphClkInit->Sai1ClockSelection)
 8008ff0:	f5b1 3f40 	cmp.w	r1, #196608	; 0x30000
 8008ff4:	f43f ae65 	beq.w	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x982>
 8008ff8:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 8008ffc:	f43f ae61 	beq.w	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x982>
 8009000:	2601      	movs	r6, #1
 8009002:	4635      	mov	r5, r6
 8009004:	e66a      	b.n	8008cdc <HAL_RCCEx_PeriphCLKConfig+0x99c>
    switch (pPeriphClkInit->Sai2ClockSelection)
 8009006:	f5b1 1fc0 	cmp.w	r1, #1572864	; 0x180000
 800900a:	f43f ae93 	beq.w	8008d34 <HAL_RCCEx_PeriphCLKConfig+0x9f4>
 800900e:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8009012:	f43f ae8f 	beq.w	8008d34 <HAL_RCCEx_PeriphCLKConfig+0x9f4>
 8009016:	2601      	movs	r6, #1
 8009018:	4635      	mov	r5, r6
 800901a:	e698      	b.n	8008d4e <HAL_RCCEx_PeriphCLKConfig+0xa0e>
    switch (pPeriphClkInit->RngClockSelection)
 800901c:	2900      	cmp	r1, #0
 800901e:	f47f aeca 	bne.w	8008db6 <HAL_RCCEx_PeriphCLKConfig+0xa76>
    if (ret == HAL_OK)
 8009022:	2d00      	cmp	r5, #0
 8009024:	f040 8365 	bne.w	80096f2 <HAL_RCCEx_PeriphCLKConfig+0x13b2>
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8009028:	4f21      	ldr	r7, [pc, #132]	; (80090b0 <HAL_RCCEx_PeriphCLKConfig+0xd70>)
 800902a:	f8d7 00e8 	ldr.w	r0, [r7, #232]	; 0xe8
 800902e:	f020 0030 	bic.w	r0, r0, #48	; 0x30
 8009032:	4301      	orrs	r1, r0
 8009034:	f8c7 10e8 	str.w	r1, [r7, #232]	; 0xe8
 8009038:	e6bf      	b.n	8008dba <HAL_RCCEx_PeriphCLKConfig+0xa7a>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800903a:	481d      	ldr	r0, [pc, #116]	; (80090b0 <HAL_RCCEx_PeriphCLKConfig+0xd70>)
 800903c:	6a81      	ldr	r1, [r0, #40]	; 0x28
 800903e:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8009042:	6281      	str	r1, [r0, #40]	; 0x28
    if (ret == HAL_OK)
 8009044:	2d00      	cmp	r5, #0
 8009046:	f040 864b 	bne.w	8009ce0 <HAL_RCCEx_PeriphCLKConfig+0x19a0>
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 800904a:	4f19      	ldr	r7, [pc, #100]	; (80090b0 <HAL_RCCEx_PeriphCLKConfig+0xd70>)
 800904c:	f8d4 00e0 	ldr.w	r0, [r4, #224]	; 0xe0
 8009050:	f8d7 10e0 	ldr.w	r1, [r7, #224]	; 0xe0
 8009054:	f021 0107 	bic.w	r1, r1, #7
 8009058:	4301      	orrs	r1, r0
 800905a:	f8c7 10e0 	str.w	r1, [r7, #224]	; 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800905e:	00d9      	lsls	r1, r3, #3
 8009060:	d52a      	bpl.n	80090b8 <HAL_RCCEx_PeriphCLKConfig+0xd78>
    switch (pPeriphClkInit->Spi2ClockSelection)
 8009062:	f8d4 10e4 	ldr.w	r1, [r4, #228]	; 0xe4
 8009066:	2920      	cmp	r1, #32
 8009068:	d824      	bhi.n	80090b4 <HAL_RCCEx_PeriphCLKConfig+0xd74>
 800906a:	e8df f011 	tbh	[pc, r1, lsl #1]
 800906e:	0264      	.short	0x0264
 8009070:	00230023 	.word	0x00230023
 8009074:	00230023 	.word	0x00230023
 8009078:	00230023 	.word	0x00230023
 800907c:	07090023 	.word	0x07090023
 8009080:	00230023 	.word	0x00230023
 8009084:	00230023 	.word	0x00230023
 8009088:	00230023 	.word	0x00230023
 800908c:	06ea0023 	.word	0x06ea0023
 8009090:	00230023 	.word	0x00230023
 8009094:	00230023 	.word	0x00230023
 8009098:	00230023 	.word	0x00230023
 800909c:	02690023 	.word	0x02690023
 80090a0:	00230023 	.word	0x00230023
 80090a4:	00230023 	.word	0x00230023
 80090a8:	00230023 	.word	0x00230023
 80090ac:	02690023 	.word	0x02690023
 80090b0:	44020c00 	.word	0x44020c00
 80090b4:	2601      	movs	r6, #1
 80090b6:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80090b8:	0099      	lsls	r1, r3, #2
 80090ba:	d534      	bpl.n	8009126 <HAL_RCCEx_PeriphCLKConfig+0xde6>
    switch (pPeriphClkInit->Spi3ClockSelection)
 80090bc:	f8d4 10e8 	ldr.w	r1, [r4, #232]	; 0xe8
 80090c0:	2980      	cmp	r1, #128	; 0x80
 80090c2:	f000 859d 	beq.w	8009c00 <HAL_RCCEx_PeriphCLKConfig+0x18c0>
 80090c6:	f200 80d5 	bhi.w	8009274 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80090ca:	2900      	cmp	r1, #0
 80090cc:	f000 8246 	beq.w	800955c <HAL_RCCEx_PeriphCLKConfig+0x121c>
 80090d0:	2940      	cmp	r1, #64	; 0x40
 80090d2:	f040 80d6 	bne.w	8009282 <HAL_RCCEx_PeriphCLKConfig+0xf42>
  __HAL_RCC_PLL2_DISABLE();
 80090d6:	4db4      	ldr	r5, [pc, #720]	; (80093a8 <HAL_RCCEx_PeriphCLKConfig+0x1068>)
 80090d8:	682b      	ldr	r3, [r5, #0]
 80090da:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80090de:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80090e0:	f7fc fc2a 	bl	8005938 <HAL_GetTick>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80090e4:	682b      	ldr	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80090e6:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80090e8:	011a      	lsls	r2, r3, #4
 80090ea:	d508      	bpl.n	80090fe <HAL_RCCEx_PeriphCLKConfig+0xdbe>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80090ec:	f7fc fc24 	bl	8005938 <HAL_GetTick>
 80090f0:	1bc0      	subs	r0, r0, r7
 80090f2:	2802      	cmp	r0, #2
 80090f4:	f200 87a2 	bhi.w	800a03c <HAL_RCCEx_PeriphCLKConfig+0x1cfc>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80090f8:	682b      	ldr	r3, [r5, #0]
 80090fa:	011a      	lsls	r2, r3, #4
 80090fc:	d4f6      	bmi.n	80090ec <HAL_RCCEx_PeriphCLKConfig+0xdac>
 80090fe:	f104 0008 	add.w	r0, r4, #8
 8009102:	f7ff f869 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8009106:	e9d4 3200 	ldrd	r3, r2, [r4]
 800910a:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800910c:	2d00      	cmp	r5, #0
 800910e:	f040 822d 	bne.w	800956c <HAL_RCCEx_PeriphCLKConfig+0x122c>
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8009112:	4fa5      	ldr	r7, [pc, #660]	; (80093a8 <HAL_RCCEx_PeriphCLKConfig+0x1068>)
 8009114:	f8d4 00e8 	ldr.w	r0, [r4, #232]	; 0xe8
 8009118:	f8d7 10e0 	ldr.w	r1, [r7, #224]	; 0xe0
 800911c:	f421 71e0 	bic.w	r1, r1, #448	; 0x1c0
 8009120:	4301      	orrs	r1, r0
 8009122:	f8c7 10e0 	str.w	r1, [r7, #224]	; 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8009126:	0058      	lsls	r0, r3, #1
 8009128:	d532      	bpl.n	8009190 <HAL_RCCEx_PeriphCLKConfig+0xe50>
    switch (pPeriphClkInit->Spi4ClockSelection)
 800912a:	f8d4 10ec 	ldr.w	r1, [r4, #236]	; 0xec
 800912e:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009132:	f000 8376 	beq.w	8009822 <HAL_RCCEx_PeriphCLKConfig+0x14e2>
 8009136:	f200 80a7 	bhi.w	8009288 <HAL_RCCEx_PeriphCLKConfig+0xf48>
 800913a:	b1e1      	cbz	r1, 8009176 <HAL_RCCEx_PeriphCLKConfig+0xe36>
 800913c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8009140:	f040 80ac 	bne.w	800929c <HAL_RCCEx_PeriphCLKConfig+0xf5c>
  __HAL_RCC_PLL2_DISABLE();
 8009144:	4d98      	ldr	r5, [pc, #608]	; (80093a8 <HAL_RCCEx_PeriphCLKConfig+0x1068>)
 8009146:	682b      	ldr	r3, [r5, #0]
 8009148:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800914c:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 800914e:	f7fc fbf3 	bl	8005938 <HAL_GetTick>
 8009152:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009154:	e005      	b.n	8009162 <HAL_RCCEx_PeriphCLKConfig+0xe22>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009156:	f7fc fbef 	bl	8005938 <HAL_GetTick>
 800915a:	1bc0      	subs	r0, r0, r7
 800915c:	2802      	cmp	r0, #2
 800915e:	f200 8761 	bhi.w	800a024 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009162:	682b      	ldr	r3, [r5, #0]
 8009164:	0119      	lsls	r1, r3, #4
 8009166:	d4f6      	bmi.n	8009156 <HAL_RCCEx_PeriphCLKConfig+0xe16>
 8009168:	f104 0008 	add.w	r0, r4, #8
 800916c:	f7ff f834 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8009170:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009174:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009176:	2d00      	cmp	r5, #0
 8009178:	f040 864e 	bne.w	8009e18 <HAL_RCCEx_PeriphCLKConfig+0x1ad8>
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 800917c:	4f8a      	ldr	r7, [pc, #552]	; (80093a8 <HAL_RCCEx_PeriphCLKConfig+0x1068>)
 800917e:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
 8009182:	f8d7 10e0 	ldr.w	r1, [r7, #224]	; 0xe0
 8009186:	f421 6160 	bic.w	r1, r1, #3584	; 0xe00
 800918a:	4301      	orrs	r1, r0
 800918c:	f8c7 10e0 	str.w	r1, [r7, #224]	; 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8009190:	2b00      	cmp	r3, #0
 8009192:	da30      	bge.n	80091f6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    switch (pPeriphClkInit->Spi5ClockSelection)
 8009194:	f8d4 30f0 	ldr.w	r3, [r4, #240]	; 0xf0
 8009198:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800919c:	f000 8325 	beq.w	80097ea <HAL_RCCEx_PeriphCLKConfig+0x14aa>
 80091a0:	d87f      	bhi.n	80092a2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
 80091a2:	b1db      	cbz	r3, 80091dc <HAL_RCCEx_PeriphCLKConfig+0xe9c>
 80091a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80091a8:	f040 8083 	bne.w	80092b2 <HAL_RCCEx_PeriphCLKConfig+0xf72>
  __HAL_RCC_PLL2_DISABLE();
 80091ac:	4d7e      	ldr	r5, [pc, #504]	; (80093a8 <HAL_RCCEx_PeriphCLKConfig+0x1068>)
 80091ae:	682b      	ldr	r3, [r5, #0]
 80091b0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80091b4:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80091b6:	f7fc fbbf 	bl	8005938 <HAL_GetTick>
 80091ba:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80091bc:	e005      	b.n	80091ca <HAL_RCCEx_PeriphCLKConfig+0xe8a>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80091be:	f7fc fbbb 	bl	8005938 <HAL_GetTick>
 80091c2:	1bc0      	subs	r0, r0, r7
 80091c4:	2802      	cmp	r0, #2
 80091c6:	f200 870d 	bhi.w	8009fe4 <HAL_RCCEx_PeriphCLKConfig+0x1ca4>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80091ca:	682b      	ldr	r3, [r5, #0]
 80091cc:	011b      	lsls	r3, r3, #4
 80091ce:	d4f6      	bmi.n	80091be <HAL_RCCEx_PeriphCLKConfig+0xe7e>
 80091d0:	f104 0008 	add.w	r0, r4, #8
 80091d4:	f7ff f800 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
 80091d8:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80091da:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 80091dc:	2d00      	cmp	r5, #0
 80091de:	f040 8615 	bne.w	8009e0c <HAL_RCCEx_PeriphCLKConfig+0x1acc>
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 80091e2:	4971      	ldr	r1, [pc, #452]	; (80093a8 <HAL_RCCEx_PeriphCLKConfig+0x1068>)
 80091e4:	f8d4 00f0 	ldr.w	r0, [r4, #240]	; 0xf0
 80091e8:	f8d1 30e0 	ldr.w	r3, [r1, #224]	; 0xe0
 80091ec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80091f0:	4303      	orrs	r3, r0
 80091f2:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80091f6:	07d1      	lsls	r1, r2, #31
 80091f8:	d52f      	bpl.n	800925a <HAL_RCCEx_PeriphCLKConfig+0xf1a>
    switch (pPeriphClkInit->Spi6ClockSelection)
 80091fa:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 80091fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009202:	f000 84a8 	beq.w	8009b56 <HAL_RCCEx_PeriphCLKConfig+0x1816>
 8009206:	d857      	bhi.n	80092b8 <HAL_RCCEx_PeriphCLKConfig+0xf78>
 8009208:	b1d3      	cbz	r3, 8009240 <HAL_RCCEx_PeriphCLKConfig+0xf00>
 800920a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800920e:	d15b      	bne.n	80092c8 <HAL_RCCEx_PeriphCLKConfig+0xf88>
  __HAL_RCC_PLL2_DISABLE();
 8009210:	4d65      	ldr	r5, [pc, #404]	; (80093a8 <HAL_RCCEx_PeriphCLKConfig+0x1068>)
 8009212:	682b      	ldr	r3, [r5, #0]
 8009214:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009218:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 800921a:	f7fc fb8d 	bl	8005938 <HAL_GetTick>
 800921e:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009220:	e005      	b.n	800922e <HAL_RCCEx_PeriphCLKConfig+0xeee>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009222:	f7fc fb89 	bl	8005938 <HAL_GetTick>
 8009226:	1bc0      	subs	r0, r0, r7
 8009228:	2802      	cmp	r0, #2
 800922a:	f200 86ac 	bhi.w	8009f86 <HAL_RCCEx_PeriphCLKConfig+0x1c46>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800922e:	682b      	ldr	r3, [r5, #0]
 8009230:	011b      	lsls	r3, r3, #4
 8009232:	d4f6      	bmi.n	8009222 <HAL_RCCEx_PeriphCLKConfig+0xee2>
 8009234:	f104 0008 	add.w	r0, r4, #8
 8009238:	f7fe ffce 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
 800923c:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800923e:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8009240:	2d00      	cmp	r5, #0
 8009242:	f040 85c8 	bne.w	8009dd6 <HAL_RCCEx_PeriphCLKConfig+0x1a96>
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 8009246:	4958      	ldr	r1, [pc, #352]	; (80093a8 <HAL_RCCEx_PeriphCLKConfig+0x1068>)
 8009248:	f8d4 00f4 	ldr.w	r0, [r4, #244]	; 0xf4
 800924c:	f8d1 30e0 	ldr.w	r3, [r1, #224]	; 0xe0
 8009250:	f423 3360 	bic.w	r3, r3, #229376	; 0x38000
 8009254:	4303      	orrs	r3, r0
 8009256:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800925a:	0791      	lsls	r1, r2, #30
 800925c:	d538      	bpl.n	80092d0 <HAL_RCCEx_PeriphCLKConfig+0xf90>
    switch (pPeriphClkInit->OspiClockSelection)
 800925e:	f8d4 30dc 	ldr.w	r3, [r4, #220]	; 0xdc
 8009262:	2b03      	cmp	r3, #3
 8009264:	f200 876b 	bhi.w	800a13e <HAL_RCCEx_PeriphCLKConfig+0x1dfe>
 8009268:	e8df f013 	tbh	[pc, r3, lsl #1]
 800926c:	00840089 	.word	0x00840089
 8009270:	008904ae 	.word	0x008904ae
    switch (pPeriphClkInit->Spi3ClockSelection)
 8009274:	29c0      	cmp	r1, #192	; 0xc0
 8009276:	f43f af49 	beq.w	800910c <HAL_RCCEx_PeriphCLKConfig+0xdcc>
 800927a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800927e:	f43f af45 	beq.w	800910c <HAL_RCCEx_PeriphCLKConfig+0xdcc>
 8009282:	2601      	movs	r6, #1
 8009284:	4635      	mov	r5, r6
 8009286:	e74e      	b.n	8009126 <HAL_RCCEx_PeriphCLKConfig+0xde6>
    switch (pPeriphClkInit->Spi4ClockSelection)
 8009288:	f421 7000 	bic.w	r0, r1, #512	; 0x200
 800928c:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 8009290:	f43f af71 	beq.w	8009176 <HAL_RCCEx_PeriphCLKConfig+0xe36>
 8009294:	f5b1 6fc0 	cmp.w	r1, #1536	; 0x600
 8009298:	f43f af6d 	beq.w	8009176 <HAL_RCCEx_PeriphCLKConfig+0xe36>
 800929c:	2601      	movs	r6, #1
 800929e:	4635      	mov	r5, r6
 80092a0:	e776      	b.n	8009190 <HAL_RCCEx_PeriphCLKConfig+0xe50>
    switch (pPeriphClkInit->Spi5ClockSelection)
 80092a2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80092a6:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 80092aa:	d097      	beq.n	80091dc <HAL_RCCEx_PeriphCLKConfig+0xe9c>
 80092ac:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80092b0:	d094      	beq.n	80091dc <HAL_RCCEx_PeriphCLKConfig+0xe9c>
 80092b2:	2601      	movs	r6, #1
 80092b4:	4635      	mov	r5, r6
 80092b6:	e79e      	b.n	80091f6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    switch (pPeriphClkInit->Spi6ClockSelection)
 80092b8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80092bc:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 80092c0:	d0be      	beq.n	8009240 <HAL_RCCEx_PeriphCLKConfig+0xf00>
 80092c2:	f5b3 3fc0 	cmp.w	r3, #98304	; 0x18000
 80092c6:	d0bb      	beq.n	8009240 <HAL_RCCEx_PeriphCLKConfig+0xf00>
 80092c8:	2601      	movs	r6, #1
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80092ca:	0791      	lsls	r1, r2, #30
    switch (pPeriphClkInit->Spi6ClockSelection)
 80092cc:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80092ce:	d4c6      	bmi.n	800925e <HAL_RCCEx_PeriphCLKConfig+0xf1e>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80092d0:	0757      	lsls	r7, r2, #29
 80092d2:	d50c      	bpl.n	80092ee <HAL_RCCEx_PeriphCLKConfig+0xfae>
    switch (pPeriphClkInit->FdcanClockSelection)
 80092d4:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 80092d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80092dc:	d069      	beq.n	80093b2 <HAL_RCCEx_PeriphCLKConfig+0x1072>
 80092de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80092e2:	f000 8209 	beq.w	80096f8 <HAL_RCCEx_PeriphCLKConfig+0x13b8>
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d068      	beq.n	80093bc <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80092ea:	2601      	movs	r6, #1
 80092ec:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80092ee:	06d1      	lsls	r1, r2, #27
 80092f0:	d509      	bpl.n	8009306 <HAL_RCCEx_PeriphCLKConfig+0xfc6>
    switch (pPeriphClkInit->UsbClockSelection)
 80092f2:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 80092f6:	2b20      	cmp	r3, #32
 80092f8:	f000 839a 	beq.w	8009a30 <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 80092fc:	2b30      	cmp	r3, #48	; 0x30
 80092fe:	d070      	beq.n	80093e2 <HAL_RCCEx_PeriphCLKConfig+0x10a2>
 8009300:	2b10      	cmp	r3, #16
 8009302:	d069      	beq.n	80093d8 <HAL_RCCEx_PeriphCLKConfig+0x1098>
 8009304:	2601      	movs	r6, #1
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009306:	0713      	lsls	r3, r2, #28
 8009308:	d509      	bpl.n	800931e <HAL_RCCEx_PeriphCLKConfig+0xfde>
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 800930a:	4a27      	ldr	r2, [pc, #156]	; (80093a8 <HAL_RCCEx_PeriphCLKConfig+0x1068>)
 800930c:	f8d4 10fc 	ldr.w	r1, [r4, #252]	; 0xfc
 8009310:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
 8009314:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009318:	430b      	orrs	r3, r1
 800931a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
}
 800931e:	4630      	mov	r0, r6
 8009320:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  __HAL_RCC_PLL3_DISABLE();
 8009324:	4d20      	ldr	r5, [pc, #128]	; (80093a8 <HAL_RCCEx_PeriphCLKConfig+0x1068>)
 8009326:	682b      	ldr	r3, [r5, #0]
 8009328:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800932c:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 800932e:	f7fc fb03 	bl	8005938 <HAL_GetTick>
 8009332:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009334:	e005      	b.n	8009342 <HAL_RCCEx_PeriphCLKConfig+0x1002>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009336:	f7fc faff 	bl	8005938 <HAL_GetTick>
 800933a:	1bc0      	subs	r0, r0, r7
 800933c:	2802      	cmp	r0, #2
 800933e:	f200 866b 	bhi.w	800a018 <HAL_RCCEx_PeriphCLKConfig+0x1cd8>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009342:	682b      	ldr	r3, [r5, #0]
 8009344:	0098      	lsls	r0, r3, #2
 8009346:	d4f6      	bmi.n	8009336 <HAL_RCCEx_PeriphCLKConfig+0xff6>
 8009348:	f104 0030 	add.w	r0, r4, #48	; 0x30
 800934c:	f7fe ff9e 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8009350:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009354:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009356:	2d00      	cmp	r5, #0
 8009358:	f040 8567 	bne.w	8009e2a <HAL_RCCEx_PeriphCLKConfig+0x1aea>
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 800935c:	4f12      	ldr	r7, [pc, #72]	; (80093a8 <HAL_RCCEx_PeriphCLKConfig+0x1068>)
 800935e:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8009362:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8009366:	f021 0107 	bic.w	r1, r1, #7
 800936a:	4301      	orrs	r1, r0
 800936c:	f8c7 10dc 	str.w	r1, [r7, #220]	; 0xdc
 8009370:	f7ff ba6d 	b.w	800884e <HAL_RCCEx_PeriphCLKConfig+0x50e>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009374:	490c      	ldr	r1, [pc, #48]	; (80093a8 <HAL_RCCEx_PeriphCLKConfig+0x1068>)
 8009376:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8009378:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800937c:	628b      	str	r3, [r1, #40]	; 0x28
    if (ret == HAL_OK)
 800937e:	2d00      	cmp	r5, #0
 8009380:	f040 81d6 	bne.w	8009730 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8009384:	4908      	ldr	r1, [pc, #32]	; (80093a8 <HAL_RCCEx_PeriphCLKConfig+0x1068>)
 8009386:	f8d4 00dc 	ldr.w	r0, [r4, #220]	; 0xdc
 800938a:	f8d1 30e4 	ldr.w	r3, [r1, #228]	; 0xe4
 800938e:	f023 0303 	bic.w	r3, r3, #3
 8009392:	4303      	orrs	r3, r0
 8009394:	f8c1 30e4 	str.w	r3, [r1, #228]	; 0xe4
 8009398:	e79a      	b.n	80092d0 <HAL_RCCEx_PeriphCLKConfig+0xf90>
    switch (pPeriphClkInit->AdcDacClockSelection)
 800939a:	2601      	movs	r6, #1
 800939c:	4635      	mov	r5, r6
 800939e:	e4ef      	b.n	8008d80 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 80093a0:	2601      	movs	r6, #1
 80093a2:	4635      	mov	r5, r6
 80093a4:	e56b      	b.n	8008e7e <HAL_RCCEx_PeriphCLKConfig+0xb3e>
 80093a6:	bf00      	nop
 80093a8:	44020c00 	.word	0x44020c00
    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 80093ac:	2601      	movs	r6, #1
 80093ae:	4635      	mov	r5, r6
 80093b0:	e533      	b.n	8008e1a <HAL_RCCEx_PeriphCLKConfig+0xada>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80093b2:	49b5      	ldr	r1, [pc, #724]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 80093b4:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 80093b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80093ba:	628b      	str	r3, [r1, #40]	; 0x28
    if (ret == HAL_OK)
 80093bc:	2d00      	cmp	r5, #0
 80093be:	f040 81b9 	bne.w	8009734 <HAL_RCCEx_PeriphCLKConfig+0x13f4>
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 80093c2:	49b1      	ldr	r1, [pc, #708]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 80093c4:	f8d4 00bc 	ldr.w	r0, [r4, #188]	; 0xbc
 80093c8:	f8d1 30e8 	ldr.w	r3, [r1, #232]	; 0xe8
 80093cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80093d0:	4303      	orrs	r3, r0
 80093d2:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
 80093d6:	e78a      	b.n	80092ee <HAL_RCCEx_PeriphCLKConfig+0xfae>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80093d8:	49ab      	ldr	r1, [pc, #684]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 80093da:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 80093dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80093e0:	628b      	str	r3, [r1, #40]	; 0x28
    if (ret == HAL_OK)
 80093e2:	2d00      	cmp	r5, #0
 80093e4:	f040 81a8 	bne.w	8009738 <HAL_RCCEx_PeriphCLKConfig+0x13f8>
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 80093e8:	49a7      	ldr	r1, [pc, #668]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 80093ea:	f8d4 0100 	ldr.w	r0, [r4, #256]	; 0x100
 80093ee:	f8d1 30e4 	ldr.w	r3, [r1, #228]	; 0xe4
 80093f2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80093f6:	4303      	orrs	r3, r0
 80093f8:	f8c1 30e4 	str.w	r3, [r1, #228]	; 0xe4
 80093fc:	e783      	b.n	8009306 <HAL_RCCEx_PeriphCLKConfig+0xfc6>
  __HAL_RCC_PLL3_DISABLE();
 80093fe:	4da2      	ldr	r5, [pc, #648]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 8009400:	682b      	ldr	r3, [r5, #0]
 8009402:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009406:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009408:	f7fc fa96 	bl	8005938 <HAL_GetTick>
 800940c:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800940e:	e005      	b.n	800941c <HAL_RCCEx_PeriphCLKConfig+0x10dc>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009410:	f7fc fa92 	bl	8005938 <HAL_GetTick>
 8009414:	1bc0      	subs	r0, r0, r7
 8009416:	2802      	cmp	r0, #2
 8009418:	f200 8646 	bhi.w	800a0a8 <HAL_RCCEx_PeriphCLKConfig+0x1d68>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800941c:	682b      	ldr	r3, [r5, #0]
 800941e:	009b      	lsls	r3, r3, #2
 8009420:	d4f6      	bmi.n	8009410 <HAL_RCCEx_PeriphCLKConfig+0x10d0>
 8009422:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009426:	f7fe ff31 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800942a:	e9d4 3200 	ldrd	r3, r2, [r4]
 800942e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009430:	2d00      	cmp	r5, #0
 8009432:	f040 8479 	bne.w	8009d28 <HAL_RCCEx_PeriphCLKConfig+0x19e8>
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8009436:	4f94      	ldr	r7, [pc, #592]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 8009438:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 800943c:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 8009440:	f021 7140 	bic.w	r1, r1, #50331648	; 0x3000000
 8009444:	4301      	orrs	r1, r0
 8009446:	f8c7 10e4 	str.w	r1, [r7, #228]	; 0xe4
 800944a:	f7ff bac1 	b.w	80089d0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    if (ret == HAL_OK)
 800944e:	2d00      	cmp	r5, #0
 8009450:	f040 8327 	bne.w	8009aa2 <HAL_RCCEx_PeriphCLKConfig+0x1762>
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8009454:	4f8c      	ldr	r7, [pc, #560]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 8009456:	f8d7 00e8 	ldr.w	r0, [r7, #232]	; 0xe8
 800945a:	f020 0008 	bic.w	r0, r0, #8
 800945e:	4301      	orrs	r1, r0
 8009460:	f8c7 10e8 	str.w	r1, [r7, #232]	; 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009464:	0199      	lsls	r1, r3, #6
 8009466:	f57f ac98 	bpl.w	8008d9a <HAL_RCCEx_PeriphCLKConfig+0xa5a>
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 800946a:	4f88      	ldr	r7, [pc, #544]	; (800968c <HAL_RCCEx_PeriphCLKConfig+0x134c>)
 800946c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800946e:	f043 0301 	orr.w	r3, r3, #1
 8009472:	627b      	str	r3, [r7, #36]	; 0x24
    tickstart = HAL_GetTick();
 8009474:	f7fc fa60 	bl	8005938 <HAL_GetTick>
 8009478:	4680      	mov	r8, r0
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800947a:	e006      	b.n	800948a <HAL_RCCEx_PeriphCLKConfig+0x114a>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800947c:	f7fc fa5c 	bl	8005938 <HAL_GetTick>
 8009480:	eba0 0008 	sub.w	r0, r0, r8
 8009484:	2802      	cmp	r0, #2
 8009486:	f200 8549 	bhi.w	8009f1c <HAL_RCCEx_PeriphCLKConfig+0x1bdc>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800948a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800948c:	07db      	lsls	r3, r3, #31
 800948e:	d5f5      	bpl.n	800947c <HAL_RCCEx_PeriphCLKConfig+0x113c>
    if (ret == HAL_OK)
 8009490:	2d00      	cmp	r5, #0
 8009492:	f040 863d 	bne.w	800a110 <HAL_RCCEx_PeriphCLKConfig+0x1dd0>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009496:	4f7c      	ldr	r7, [pc, #496]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
          && (tmpregister != ((pPeriphClkInit->RTCClockSelection) & RCC_BDCR_RTCSEL)))
 8009498:	f8d4 20f8 	ldr.w	r2, [r4, #248]	; 0xf8
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800949c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK)
 80094a0:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80094a4:	d02b      	beq.n	80094fe <HAL_RCCEx_PeriphCLKConfig+0x11be>
          && (tmpregister != ((pPeriphClkInit->RTCClockSelection) & RCC_BDCR_RTCSEL)))
 80094a6:	f402 7140 	and.w	r1, r2, #768	; 0x300
 80094aa:	4299      	cmp	r1, r3
 80094ac:	d029      	beq.n	8009502 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80094ae:	f8d7 00f0 	ldr.w	r0, [r7, #240]	; 0xf0
        __HAL_RCC_BACKUPRESET_FORCE();
 80094b2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80094b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80094ba:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 80094be:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80094c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80094c6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80094ca:	f420 7340 	bic.w	r3, r0, #768	; 0x300
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80094ce:	07c0      	lsls	r0, r0, #31
        RCC->BDCR = tmpregister;
 80094d0:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80094d4:	f140 8625 	bpl.w	800a122 <HAL_RCCEx_PeriphCLKConfig+0x1de2>
        tickstart = HAL_GetTick();
 80094d8:	f7fc fa2e 	bl	8005938 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80094dc:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80094e0:	4680      	mov	r8, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80094e2:	e006      	b.n	80094f2 <HAL_RCCEx_PeriphCLKConfig+0x11b2>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80094e4:	f7fc fa28 	bl	8005938 <HAL_GetTick>
 80094e8:	eba0 0008 	sub.w	r0, r0, r8
 80094ec:	4548      	cmp	r0, r9
 80094ee:	f200 8515 	bhi.w	8009f1c <HAL_RCCEx_PeriphCLKConfig+0x1bdc>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80094f2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80094f6:	079b      	lsls	r3, r3, #30
 80094f8:	d5f4      	bpl.n	80094e4 <HAL_RCCEx_PeriphCLKConfig+0x11a4>
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80094fa:	f8d4 20f8 	ldr.w	r2, [r4, #248]	; 0xf8
 80094fe:	f402 7340 	and.w	r3, r2, #768	; 0x300
 8009502:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009506:	f000 85f8 	beq.w	800a0fa <HAL_RCCEx_PeriphCLKConfig+0x1dba>
 800950a:	495f      	ldr	r1, [pc, #380]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 800950c:	69cb      	ldr	r3, [r1, #28]
 800950e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8009512:	61cb      	str	r3, [r1, #28]
 8009514:	4b5c      	ldr	r3, [pc, #368]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 8009516:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800951a:	f8d3 10f0 	ldr.w	r1, [r3, #240]	; 0xf0
 800951e:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8009522:	f8c3 10f0 	str.w	r1, [r3, #240]	; 0xf0
 8009526:	f8d3 10f0 	ldr.w	r1, [r3, #240]	; 0xf0
 800952a:	430a      	orrs	r2, r1
 800952c:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009530:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009534:	e431      	b.n	8008d9a <HAL_RCCEx_PeriphCLKConfig+0xa5a>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009536:	4854      	ldr	r0, [pc, #336]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 8009538:	6a81      	ldr	r1, [r0, #40]	; 0x28
 800953a:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800953e:	6281      	str	r1, [r0, #40]	; 0x28
    if (ret == HAL_OK)
 8009540:	2d00      	cmp	r5, #0
 8009542:	f040 849a 	bne.w	8009e7a <HAL_RCCEx_PeriphCLKConfig+0x1b3a>
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8009546:	4f50      	ldr	r7, [pc, #320]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 8009548:	f8d4 00e4 	ldr.w	r0, [r4, #228]	; 0xe4
 800954c:	f8d7 10e0 	ldr.w	r1, [r7, #224]	; 0xe0
 8009550:	f021 0138 	bic.w	r1, r1, #56	; 0x38
 8009554:	4301      	orrs	r1, r0
 8009556:	f8c7 10e0 	str.w	r1, [r7, #224]	; 0xe0
 800955a:	e5ad      	b.n	80090b8 <HAL_RCCEx_PeriphCLKConfig+0xd78>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800955c:	484a      	ldr	r0, [pc, #296]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 800955e:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8009560:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8009564:	6281      	str	r1, [r0, #40]	; 0x28
    if (ret == HAL_OK)
 8009566:	2d00      	cmp	r5, #0
 8009568:	f43f add3 	beq.w	8009112 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800956c:	462e      	mov	r6, r5
 800956e:	e5da      	b.n	8009126 <HAL_RCCEx_PeriphCLKConfig+0xde6>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009570:	4845      	ldr	r0, [pc, #276]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 8009572:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8009574:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8009578:	6281      	str	r1, [r0, #40]	; 0x28
    if (ret == HAL_OK)
 800957a:	2d00      	cmp	r5, #0
 800957c:	f43f aba4 	beq.w	8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8009580:	462e      	mov	r6, r5
 8009582:	f7ff bbab 	b.w	8008cdc <HAL_RCCEx_PeriphCLKConfig+0x99c>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009586:	4840      	ldr	r0, [pc, #256]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 8009588:	6a81      	ldr	r1, [r0, #40]	; 0x28
 800958a:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800958e:	6281      	str	r1, [r0, #40]	; 0x28
    if (ret == HAL_OK)
 8009590:	2d00      	cmp	r5, #0
 8009592:	f43f abd2 	beq.w	8008d3a <HAL_RCCEx_PeriphCLKConfig+0x9fa>
 8009596:	462e      	mov	r6, r5
 8009598:	f7ff bbd9 	b.w	8008d4e <HAL_RCCEx_PeriphCLKConfig+0xa0e>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800959c:	483a      	ldr	r0, [pc, #232]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 800959e:	6a81      	ldr	r1, [r0, #40]	; 0x28
 80095a0:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 80095a4:	6281      	str	r1, [r0, #40]	; 0x28
        break;
 80095a6:	e45d      	b.n	8008e64 <HAL_RCCEx_PeriphCLKConfig+0xb24>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80095a8:	4837      	ldr	r0, [pc, #220]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 80095aa:	6a81      	ldr	r1, [r0, #40]	; 0x28
 80095ac:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 80095b0:	6281      	str	r1, [r0, #40]	; 0x28
        break;
 80095b2:	e425      	b.n	8008e00 <HAL_RCCEx_PeriphCLKConfig+0xac0>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80095b4:	4f34      	ldr	r7, [pc, #208]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 80095b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80095b8:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 80095bc:	62b8      	str	r0, [r7, #40]	; 0x28
    if (ret == HAL_OK)
 80095be:	2d00      	cmp	r5, #0
 80095c0:	f040 8097 	bne.w	80096f2 <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 80095c4:	e530      	b.n	8009028 <HAL_RCCEx_PeriphCLKConfig+0xce8>
  __HAL_RCC_PLL2_DISABLE();
 80095c6:	4d30      	ldr	r5, [pc, #192]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 80095c8:	682b      	ldr	r3, [r5, #0]
 80095ca:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80095ce:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80095d0:	f7fc f9b2 	bl	8005938 <HAL_GetTick>
 80095d4:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80095d6:	e005      	b.n	80095e4 <HAL_RCCEx_PeriphCLKConfig+0x12a4>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80095d8:	f7fc f9ae 	bl	8005938 <HAL_GetTick>
 80095dc:	1bc0      	subs	r0, r0, r7
 80095de:	2802      	cmp	r0, #2
 80095e0:	f200 8574 	bhi.w	800a0cc <HAL_RCCEx_PeriphCLKConfig+0x1d8c>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80095e4:	682b      	ldr	r3, [r5, #0]
 80095e6:	011b      	lsls	r3, r3, #4
 80095e8:	d4f6      	bmi.n	80095d8 <HAL_RCCEx_PeriphCLKConfig+0x1298>
 80095ea:	f104 0008 	add.w	r0, r4, #8
 80095ee:	f7fe fdf3 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 80095f2:	e9d4 3200 	ldrd	r3, r2, [r4]
 80095f6:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80095f8:	2d00      	cmp	r5, #0
 80095fa:	f43f abb7 	beq.w	8008d6c <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 80095fe:	e38d      	b.n	8009d1c <HAL_RCCEx_PeriphCLKConfig+0x19dc>
  __HAL_RCC_PLL3_DISABLE();
 8009600:	4d21      	ldr	r5, [pc, #132]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 8009602:	682b      	ldr	r3, [r5, #0]
 8009604:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009608:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 800960a:	f7fc f995 	bl	8005938 <HAL_GetTick>
 800960e:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009610:	e005      	b.n	800961e <HAL_RCCEx_PeriphCLKConfig+0x12de>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009612:	f7fc f991 	bl	8005938 <HAL_GetTick>
 8009616:	1bc0      	subs	r0, r0, r7
 8009618:	2802      	cmp	r0, #2
 800961a:	f200 853f 	bhi.w	800a09c <HAL_RCCEx_PeriphCLKConfig+0x1d5c>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800961e:	682b      	ldr	r3, [r5, #0]
 8009620:	009b      	lsls	r3, r3, #2
 8009622:	d4f6      	bmi.n	8009612 <HAL_RCCEx_PeriphCLKConfig+0x12d2>
 8009624:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009628:	f7fe fe30 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800962c:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009630:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009632:	2d00      	cmp	r5, #0
 8009634:	f43f ac61 	beq.w	8008efa <HAL_RCCEx_PeriphCLKConfig+0xbba>
 8009638:	e37f      	b.n	8009d3a <HAL_RCCEx_PeriphCLKConfig+0x19fa>
  __HAL_RCC_PLL3_DISABLE();
 800963a:	4d13      	ldr	r5, [pc, #76]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 800963c:	682b      	ldr	r3, [r5, #0]
 800963e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009642:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009644:	f7fc f978 	bl	8005938 <HAL_GetTick>
 8009648:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800964a:	e005      	b.n	8009658 <HAL_RCCEx_PeriphCLKConfig+0x1318>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800964c:	f7fc f974 	bl	8005938 <HAL_GetTick>
 8009650:	1bc0      	subs	r0, r0, r7
 8009652:	2802      	cmp	r0, #2
 8009654:	f200 8534 	bhi.w	800a0c0 <HAL_RCCEx_PeriphCLKConfig+0x1d80>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009658:	682b      	ldr	r3, [r5, #0]
 800965a:	0098      	lsls	r0, r3, #2
 800965c:	d4f6      	bmi.n	800964c <HAL_RCCEx_PeriphCLKConfig+0x130c>
 800965e:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009662:	f7fe fe13 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8009666:	e9d4 3200 	ldrd	r3, r2, [r4]
 800966a:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800966c:	2d00      	cmp	r5, #0
 800966e:	f43f ac33 	beq.w	8008ed8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8009672:	e356      	b.n	8009d22 <HAL_RCCEx_PeriphCLKConfig+0x19e2>
  __HAL_RCC_PLL3_DISABLE();
 8009674:	4d04      	ldr	r5, [pc, #16]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 8009676:	682b      	ldr	r3, [r5, #0]
 8009678:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800967c:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 800967e:	f7fc f95b 	bl	8005938 <HAL_GetTick>
 8009682:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009684:	e00a      	b.n	800969c <HAL_RCCEx_PeriphCLKConfig+0x135c>
 8009686:	bf00      	nop
 8009688:	44020c00 	.word	0x44020c00
 800968c:	44020800 	.word	0x44020800
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009690:	f7fc f952 	bl	8005938 <HAL_GetTick>
 8009694:	1bc0      	subs	r0, r0, r7
 8009696:	2802      	cmp	r0, #2
 8009698:	f200 850c 	bhi.w	800a0b4 <HAL_RCCEx_PeriphCLKConfig+0x1d74>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800969c:	682b      	ldr	r3, [r5, #0]
 800969e:	009b      	lsls	r3, r3, #2
 80096a0:	d4f6      	bmi.n	8009690 <HAL_RCCEx_PeriphCLKConfig+0x1350>
 80096a2:	f104 0030 	add.w	r0, r4, #48	; 0x30
 80096a6:	f7fe fdf1 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80096aa:	e9d4 3200 	ldrd	r3, r2, [r4]
 80096ae:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80096b0:	2d00      	cmp	r5, #0
 80096b2:	f43f ac33 	beq.w	8008f1c <HAL_RCCEx_PeriphCLKConfig+0xbdc>
 80096b6:	e33a      	b.n	8009d2e <HAL_RCCEx_PeriphCLKConfig+0x19ee>
  __HAL_RCC_PLL3_DISABLE();
 80096b8:	4db5      	ldr	r5, [pc, #724]	; (8009990 <HAL_RCCEx_PeriphCLKConfig+0x1650>)
 80096ba:	682b      	ldr	r3, [r5, #0]
 80096bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80096c0:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80096c2:	f7fc f939 	bl	8005938 <HAL_GetTick>
 80096c6:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80096c8:	e005      	b.n	80096d6 <HAL_RCCEx_PeriphCLKConfig+0x1396>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80096ca:	f7fc f935 	bl	8005938 <HAL_GetTick>
 80096ce:	1bc0      	subs	r0, r0, r7
 80096d0:	2802      	cmp	r0, #2
 80096d2:	f200 84d7 	bhi.w	800a084 <HAL_RCCEx_PeriphCLKConfig+0x1d44>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80096d6:	682b      	ldr	r3, [r5, #0]
 80096d8:	0098      	lsls	r0, r3, #2
 80096da:	d4f6      	bmi.n	80096ca <HAL_RCCEx_PeriphCLKConfig+0x138a>
 80096dc:	f104 0030 	add.w	r0, r4, #48	; 0x30
 80096e0:	f7fe fdd4 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80096e4:	e9d4 3200 	ldrd	r3, r2, [r4]
 80096e8:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80096ea:	2d00      	cmp	r5, #0
 80096ec:	f43f ac27 	beq.w	8008f3e <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 80096f0:	e320      	b.n	8009d34 <HAL_RCCEx_PeriphCLKConfig+0x19f4>
 80096f2:	462e      	mov	r6, r5
 80096f4:	f7ff bb61 	b.w	8008dba <HAL_RCCEx_PeriphCLKConfig+0xa7a>
  __HAL_RCC_PLL2_DISABLE();
 80096f8:	4da5      	ldr	r5, [pc, #660]	; (8009990 <HAL_RCCEx_PeriphCLKConfig+0x1650>)
 80096fa:	682b      	ldr	r3, [r5, #0]
 80096fc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009700:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009702:	f7fc f919 	bl	8005938 <HAL_GetTick>
 8009706:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009708:	e005      	b.n	8009716 <HAL_RCCEx_PeriphCLKConfig+0x13d6>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800970a:	f7fc f915 	bl	8005938 <HAL_GetTick>
 800970e:	1bc0      	subs	r0, r0, r7
 8009710:	2802      	cmp	r0, #2
 8009712:	f200 84e9 	bhi.w	800a0e8 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009716:	682b      	ldr	r3, [r5, #0]
 8009718:	0118      	lsls	r0, r3, #4
 800971a:	d4f6      	bmi.n	800970a <HAL_RCCEx_PeriphCLKConfig+0x13ca>
 800971c:	f104 0008 	add.w	r0, r4, #8
 8009720:	f7fe fd5a 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
 8009724:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009726:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8009728:	2d00      	cmp	r5, #0
 800972a:	f43f ae4a 	beq.w	80093c2 <HAL_RCCEx_PeriphCLKConfig+0x1082>
 800972e:	e001      	b.n	8009734 <HAL_RCCEx_PeriphCLKConfig+0x13f4>
 8009730:	462e      	mov	r6, r5
 8009732:	e5cd      	b.n	80092d0 <HAL_RCCEx_PeriphCLKConfig+0xf90>
 8009734:	462e      	mov	r6, r5
 8009736:	e5da      	b.n	80092ee <HAL_RCCEx_PeriphCLKConfig+0xfae>
 8009738:	462e      	mov	r6, r5
 800973a:	e5e4      	b.n	8009306 <HAL_RCCEx_PeriphCLKConfig+0xfc6>
  __HAL_RCC_PLL3_DISABLE();
 800973c:	4d94      	ldr	r5, [pc, #592]	; (8009990 <HAL_RCCEx_PeriphCLKConfig+0x1650>)
 800973e:	682b      	ldr	r3, [r5, #0]
 8009740:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009744:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009746:	f7fc f8f7 	bl	8005938 <HAL_GetTick>
 800974a:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800974c:	e005      	b.n	800975a <HAL_RCCEx_PeriphCLKConfig+0x141a>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800974e:	f7fc f8f3 	bl	8005938 <HAL_GetTick>
 8009752:	1bc0      	subs	r0, r0, r7
 8009754:	2802      	cmp	r0, #2
 8009756:	f200 8404 	bhi.w	8009f62 <HAL_RCCEx_PeriphCLKConfig+0x1c22>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800975a:	682b      	ldr	r3, [r5, #0]
 800975c:	0098      	lsls	r0, r3, #2
 800975e:	d4f6      	bmi.n	800974e <HAL_RCCEx_PeriphCLKConfig+0x140e>
 8009760:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009764:	f7fe fd92 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 8009768:	e9d4 3200 	ldrd	r3, r2, [r4]
 800976c:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800976e:	2d00      	cmp	r5, #0
 8009770:	f43f a99a 	beq.w	8008aa8 <HAL_RCCEx_PeriphCLKConfig+0x768>
 8009774:	e356      	b.n	8009e24 <HAL_RCCEx_PeriphCLKConfig+0x1ae4>
  __HAL_RCC_PLL3_DISABLE();
 8009776:	4d86      	ldr	r5, [pc, #536]	; (8009990 <HAL_RCCEx_PeriphCLKConfig+0x1650>)
 8009778:	682b      	ldr	r3, [r5, #0]
 800977a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800977e:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009780:	f7fc f8da 	bl	8005938 <HAL_GetTick>
 8009784:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009786:	e005      	b.n	8009794 <HAL_RCCEx_PeriphCLKConfig+0x1454>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009788:	f7fc f8d6 	bl	8005938 <HAL_GetTick>
 800978c:	1bc0      	subs	r0, r0, r7
 800978e:	2802      	cmp	r0, #2
 8009790:	f200 8430 	bhi.w	8009ff4 <HAL_RCCEx_PeriphCLKConfig+0x1cb4>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009794:	682b      	ldr	r3, [r5, #0]
 8009796:	0098      	lsls	r0, r3, #2
 8009798:	d4f6      	bmi.n	8009788 <HAL_RCCEx_PeriphCLKConfig+0x1448>
 800979a:	f104 0030 	add.w	r0, r4, #48	; 0x30
 800979e:	f7fe fd75 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 80097a2:	e9d4 3200 	ldrd	r3, r2, [r4]
 80097a6:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80097a8:	2d00      	cmp	r5, #0
 80097aa:	f43f a9b2 	beq.w	8008b12 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80097ae:	e336      	b.n	8009e1e <HAL_RCCEx_PeriphCLKConfig+0x1ade>
  __HAL_RCC_PLL3_DISABLE();
 80097b0:	4d77      	ldr	r5, [pc, #476]	; (8009990 <HAL_RCCEx_PeriphCLKConfig+0x1650>)
 80097b2:	682b      	ldr	r3, [r5, #0]
 80097b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80097b8:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80097ba:	f7fc f8bd 	bl	8005938 <HAL_GetTick>
 80097be:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80097c0:	e005      	b.n	80097ce <HAL_RCCEx_PeriphCLKConfig+0x148e>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80097c2:	f7fc f8b9 	bl	8005938 <HAL_GetTick>
 80097c6:	1bc0      	subs	r0, r0, r7
 80097c8:	2802      	cmp	r0, #2
 80097ca:	f200 83f9 	bhi.w	8009fc0 <HAL_RCCEx_PeriphCLKConfig+0x1c80>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80097ce:	682b      	ldr	r3, [r5, #0]
 80097d0:	0098      	lsls	r0, r3, #2
 80097d2:	d4f6      	bmi.n	80097c2 <HAL_RCCEx_PeriphCLKConfig+0x1482>
 80097d4:	f104 0030 	add.w	r0, r4, #48	; 0x30
 80097d8:	f7fe fd58 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80097dc:	e9d4 3200 	ldrd	r3, r2, [r4]
 80097e0:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80097e2:	2d00      	cmp	r5, #0
 80097e4:	f43e aeb1 	beq.w	800854a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80097e8:	e328      	b.n	8009e3c <HAL_RCCEx_PeriphCLKConfig+0x1afc>
  __HAL_RCC_PLL3_DISABLE();
 80097ea:	4d69      	ldr	r5, [pc, #420]	; (8009990 <HAL_RCCEx_PeriphCLKConfig+0x1650>)
 80097ec:	682b      	ldr	r3, [r5, #0]
 80097ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80097f2:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80097f4:	f7fc f8a0 	bl	8005938 <HAL_GetTick>
 80097f8:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80097fa:	e005      	b.n	8009808 <HAL_RCCEx_PeriphCLKConfig+0x14c8>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80097fc:	f7fc f89c 	bl	8005938 <HAL_GetTick>
 8009800:	1bc0      	subs	r0, r0, r7
 8009802:	2802      	cmp	r0, #2
 8009804:	f200 83ee 	bhi.w	8009fe4 <HAL_RCCEx_PeriphCLKConfig+0x1ca4>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009808:	682b      	ldr	r3, [r5, #0]
 800980a:	0098      	lsls	r0, r3, #2
 800980c:	d4f6      	bmi.n	80097fc <HAL_RCCEx_PeriphCLKConfig+0x14bc>
 800980e:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009812:	f7fe fd3b 	bl	800828c <RCCEx_PLL3_Config.part.0>
 8009816:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8009818:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800981a:	2d00      	cmp	r5, #0
 800981c:	f43f ace1 	beq.w	80091e2 <HAL_RCCEx_PeriphCLKConfig+0xea2>
 8009820:	e2f4      	b.n	8009e0c <HAL_RCCEx_PeriphCLKConfig+0x1acc>
  __HAL_RCC_PLL3_DISABLE();
 8009822:	4d5b      	ldr	r5, [pc, #364]	; (8009990 <HAL_RCCEx_PeriphCLKConfig+0x1650>)
 8009824:	682b      	ldr	r3, [r5, #0]
 8009826:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800982a:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 800982c:	f7fc f884 	bl	8005938 <HAL_GetTick>
 8009830:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009832:	e005      	b.n	8009840 <HAL_RCCEx_PeriphCLKConfig+0x1500>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009834:	f7fc f880 	bl	8005938 <HAL_GetTick>
 8009838:	1bc0      	subs	r0, r0, r7
 800983a:	2802      	cmp	r0, #2
 800983c:	f200 83f2 	bhi.w	800a024 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009840:	682b      	ldr	r3, [r5, #0]
 8009842:	009a      	lsls	r2, r3, #2
 8009844:	d4f6      	bmi.n	8009834 <HAL_RCCEx_PeriphCLKConfig+0x14f4>
 8009846:	f104 0030 	add.w	r0, r4, #48	; 0x30
 800984a:	f7fe fd1f 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 800984e:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009852:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009854:	2d00      	cmp	r5, #0
 8009856:	f43f ac91 	beq.w	800917c <HAL_RCCEx_PeriphCLKConfig+0xe3c>
 800985a:	e2dd      	b.n	8009e18 <HAL_RCCEx_PeriphCLKConfig+0x1ad8>
  __HAL_RCC_PLL3_DISABLE();
 800985c:	4d4c      	ldr	r5, [pc, #304]	; (8009990 <HAL_RCCEx_PeriphCLKConfig+0x1650>)
 800985e:	682b      	ldr	r3, [r5, #0]
 8009860:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009864:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009866:	f7fc f867 	bl	8005938 <HAL_GetTick>
 800986a:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800986c:	e005      	b.n	800987a <HAL_RCCEx_PeriphCLKConfig+0x153a>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800986e:	f7fc f863 	bl	8005938 <HAL_GetTick>
 8009872:	1bc0      	subs	r0, r0, r7
 8009874:	2802      	cmp	r0, #2
 8009876:	f200 836e 	bhi.w	8009f56 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800987a:	682b      	ldr	r3, [r5, #0]
 800987c:	0098      	lsls	r0, r3, #2
 800987e:	d4f6      	bmi.n	800986e <HAL_RCCEx_PeriphCLKConfig+0x152e>
 8009880:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009884:	f7fe fd02 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8009888:	e9d4 3200 	ldrd	r3, r2, [r4]
 800988c:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800988e:	2d00      	cmp	r5, #0
 8009890:	f43e ae91 	beq.w	80085b6 <HAL_RCCEx_PeriphCLKConfig+0x276>
 8009894:	e2cc      	b.n	8009e30 <HAL_RCCEx_PeriphCLKConfig+0x1af0>
  __HAL_RCC_PLL3_DISABLE();
 8009896:	4d3e      	ldr	r5, [pc, #248]	; (8009990 <HAL_RCCEx_PeriphCLKConfig+0x1650>)
 8009898:	682b      	ldr	r3, [r5, #0]
 800989a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800989e:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80098a0:	f7fc f84a 	bl	8005938 <HAL_GetTick>
 80098a4:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80098a6:	e005      	b.n	80098b4 <HAL_RCCEx_PeriphCLKConfig+0x1574>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80098a8:	f7fc f846 	bl	8005938 <HAL_GetTick>
 80098ac:	1bc0      	subs	r0, r0, r7
 80098ae:	2802      	cmp	r0, #2
 80098b0:	f200 836e 	bhi.w	8009f90 <HAL_RCCEx_PeriphCLKConfig+0x1c50>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80098b4:	682b      	ldr	r3, [r5, #0]
 80098b6:	0098      	lsls	r0, r3, #2
 80098b8:	d4f6      	bmi.n	80098a8 <HAL_RCCEx_PeriphCLKConfig+0x1568>
 80098ba:	f104 0030 	add.w	r0, r4, #48	; 0x30
 80098be:	f7fe fce5 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 80098c2:	e9d4 3200 	ldrd	r3, r2, [r4]
 80098c6:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80098c8:	2d00      	cmp	r5, #0
 80098ca:	f43e af41 	beq.w	8008750 <HAL_RCCEx_PeriphCLKConfig+0x410>
 80098ce:	e291      	b.n	8009df4 <HAL_RCCEx_PeriphCLKConfig+0x1ab4>
  __HAL_RCC_PLL3_DISABLE();
 80098d0:	4d2f      	ldr	r5, [pc, #188]	; (8009990 <HAL_RCCEx_PeriphCLKConfig+0x1650>)
 80098d2:	682b      	ldr	r3, [r5, #0]
 80098d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80098d8:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80098da:	f7fc f82d 	bl	8005938 <HAL_GetTick>
 80098de:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80098e0:	e005      	b.n	80098ee <HAL_RCCEx_PeriphCLKConfig+0x15ae>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80098e2:	f7fc f829 	bl	8005938 <HAL_GetTick>
 80098e6:	1bc0      	subs	r0, r0, r7
 80098e8:	2802      	cmp	r0, #2
 80098ea:	f200 8346 	bhi.w	8009f7a <HAL_RCCEx_PeriphCLKConfig+0x1c3a>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80098ee:	682b      	ldr	r3, [r5, #0]
 80098f0:	0098      	lsls	r0, r3, #2
 80098f2:	d4f6      	bmi.n	80098e2 <HAL_RCCEx_PeriphCLKConfig+0x15a2>
 80098f4:	f104 0030 	add.w	r0, r4, #48	; 0x30
 80098f8:	f7fe fcc8 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 80098fc:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009900:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009902:	2d00      	cmp	r5, #0
 8009904:	f43f a93d 	beq.w	8008b82 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8009908:	e277      	b.n	8009dfa <HAL_RCCEx_PeriphCLKConfig+0x1aba>
  __HAL_RCC_PLL3_DISABLE();
 800990a:	4d21      	ldr	r5, [pc, #132]	; (8009990 <HAL_RCCEx_PeriphCLKConfig+0x1650>)
 800990c:	682b      	ldr	r3, [r5, #0]
 800990e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009912:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009914:	f7fc f810 	bl	8005938 <HAL_GetTick>
 8009918:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800991a:	e005      	b.n	8009928 <HAL_RCCEx_PeriphCLKConfig+0x15e8>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800991c:	f7fc f80c 	bl	8005938 <HAL_GetTick>
 8009920:	1bc0      	subs	r0, r0, r7
 8009922:	2802      	cmp	r0, #2
 8009924:	f200 8323 	bhi.w	8009f6e <HAL_RCCEx_PeriphCLKConfig+0x1c2e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009928:	682b      	ldr	r3, [r5, #0]
 800992a:	0098      	lsls	r0, r3, #2
 800992c:	d4f6      	bmi.n	800991c <HAL_RCCEx_PeriphCLKConfig+0x15dc>
 800992e:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009932:	f7fe fcab 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8009936:	e9d4 3200 	ldrd	r3, r2, [r4]
 800993a:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800993c:	2d00      	cmp	r5, #0
 800993e:	f43e aea0 	beq.w	8008682 <HAL_RCCEx_PeriphCLKConfig+0x342>
 8009942:	e278      	b.n	8009e36 <HAL_RCCEx_PeriphCLKConfig+0x1af6>
  __HAL_RCC_PLL3_DISABLE();
 8009944:	4d12      	ldr	r5, [pc, #72]	; (8009990 <HAL_RCCEx_PeriphCLKConfig+0x1650>)
 8009946:	682b      	ldr	r3, [r5, #0]
 8009948:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800994c:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 800994e:	f7fb fff3 	bl	8005938 <HAL_GetTick>
 8009952:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009954:	e005      	b.n	8009962 <HAL_RCCEx_PeriphCLKConfig+0x1622>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009956:	f7fb ffef 	bl	8005938 <HAL_GetTick>
 800995a:	1bc0      	subs	r0, r0, r7
 800995c:	2802      	cmp	r0, #2
 800995e:	f200 8329 	bhi.w	8009fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c74>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009962:	682b      	ldr	r3, [r5, #0]
 8009964:	0098      	lsls	r0, r3, #2
 8009966:	d4f6      	bmi.n	8009956 <HAL_RCCEx_PeriphCLKConfig+0x1616>
 8009968:	f104 0030 	add.w	r0, r4, #48	; 0x30
 800996c:	f7fe fc8e 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009970:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009974:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009976:	2d00      	cmp	r5, #0
 8009978:	f43e ad81 	beq.w	800847e <HAL_RCCEx_PeriphCLKConfig+0x13e>
 800997c:	e237      	b.n	8009dee <HAL_RCCEx_PeriphCLKConfig+0x1aae>
  __HAL_RCC_PLL3_DISABLE();
 800997e:	4d04      	ldr	r5, [pc, #16]	; (8009990 <HAL_RCCEx_PeriphCLKConfig+0x1650>)
 8009980:	682b      	ldr	r3, [r5, #0]
 8009982:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009986:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009988:	f7fb ffd6 	bl	8005938 <HAL_GetTick>
 800998c:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800998e:	e007      	b.n	80099a0 <HAL_RCCEx_PeriphCLKConfig+0x1660>
 8009990:	44020c00 	.word	0x44020c00
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009994:	f7fb ffd0 	bl	8005938 <HAL_GetTick>
 8009998:	1bc0      	subs	r0, r0, r7
 800999a:	2802      	cmp	r0, #2
 800999c:	f200 82d5 	bhi.w	8009f4a <HAL_RCCEx_PeriphCLKConfig+0x1c0a>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80099a0:	682b      	ldr	r3, [r5, #0]
 80099a2:	0098      	lsls	r0, r3, #2
 80099a4:	d4f6      	bmi.n	8009994 <HAL_RCCEx_PeriphCLKConfig+0x1654>
 80099a6:	f104 0030 	add.w	r0, r4, #48	; 0x30
 80099aa:	f7fe fc6f 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 80099ae:	e9d4 3200 	ldrd	r3, r2, [r4]
 80099b2:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80099b4:	2d00      	cmp	r5, #0
 80099b6:	f43f a919 	beq.w	8008bec <HAL_RCCEx_PeriphCLKConfig+0x8ac>
 80099ba:	e209      	b.n	8009dd0 <HAL_RCCEx_PeriphCLKConfig+0x1a90>
  __HAL_RCC_PLL3_DISABLE();
 80099bc:	4db0      	ldr	r5, [pc, #704]	; (8009c80 <HAL_RCCEx_PeriphCLKConfig+0x1940>)
 80099be:	682b      	ldr	r3, [r5, #0]
 80099c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80099c4:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80099c6:	f7fb ffb7 	bl	8005938 <HAL_GetTick>
 80099ca:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80099cc:	e005      	b.n	80099da <HAL_RCCEx_PeriphCLKConfig+0x169a>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80099ce:	f7fb ffb3 	bl	8005938 <HAL_GetTick>
 80099d2:	1bc0      	subs	r0, r0, r7
 80099d4:	2802      	cmp	r0, #2
 80099d6:	f200 82e7 	bhi.w	8009fa8 <HAL_RCCEx_PeriphCLKConfig+0x1c68>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80099da:	682b      	ldr	r3, [r5, #0]
 80099dc:	0098      	lsls	r0, r3, #2
 80099de:	d4f6      	bmi.n	80099ce <HAL_RCCEx_PeriphCLKConfig+0x168e>
 80099e0:	f104 0030 	add.w	r0, r4, #48	; 0x30
 80099e4:	f7fe fc52 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 80099e8:	e9d4 3200 	ldrd	r3, r2, [r4]
 80099ec:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80099ee:	2d00      	cmp	r5, #0
 80099f0:	f43e ae7a 	beq.w	80086e8 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 80099f4:	e204      	b.n	8009e00 <HAL_RCCEx_PeriphCLKConfig+0x1ac0>
  __HAL_RCC_PLL3_DISABLE();
 80099f6:	4da2      	ldr	r5, [pc, #648]	; (8009c80 <HAL_RCCEx_PeriphCLKConfig+0x1940>)
 80099f8:	682b      	ldr	r3, [r5, #0]
 80099fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80099fe:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009a00:	f7fb ff9a 	bl	8005938 <HAL_GetTick>
 8009a04:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009a06:	e005      	b.n	8009a14 <HAL_RCCEx_PeriphCLKConfig+0x16d4>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009a08:	f7fb ff96 	bl	8005938 <HAL_GetTick>
 8009a0c:	1bc0      	subs	r0, r0, r7
 8009a0e:	2802      	cmp	r0, #2
 8009a10:	f200 82e2 	bhi.w	8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x1c98>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009a14:	682b      	ldr	r3, [r5, #0]
 8009a16:	0098      	lsls	r0, r3, #2
 8009a18:	d4f6      	bmi.n	8009a08 <HAL_RCCEx_PeriphCLKConfig+0x16c8>
 8009a1a:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009a1e:	f7fe fc35 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009a22:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009a26:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009a28:	2d00      	cmp	r5, #0
 8009a2a:	f43f a808 	beq.w	8008a3e <HAL_RCCEx_PeriphCLKConfig+0x6fe>
 8009a2e:	e1d5      	b.n	8009ddc <HAL_RCCEx_PeriphCLKConfig+0x1a9c>
  __HAL_RCC_PLL3_DISABLE();
 8009a30:	4d93      	ldr	r5, [pc, #588]	; (8009c80 <HAL_RCCEx_PeriphCLKConfig+0x1940>)
 8009a32:	682b      	ldr	r3, [r5, #0]
 8009a34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009a38:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009a3a:	f7fb ff7d 	bl	8005938 <HAL_GetTick>
 8009a3e:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009a40:	e005      	b.n	8009a4e <HAL_RCCEx_PeriphCLKConfig+0x170e>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009a42:	f7fb ff79 	bl	8005938 <HAL_GetTick>
 8009a46:	1bc0      	subs	r0, r0, r7
 8009a48:	2802      	cmp	r0, #2
 8009a4a:	f200 8352 	bhi.w	800a0f2 <HAL_RCCEx_PeriphCLKConfig+0x1db2>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009a4e:	682b      	ldr	r3, [r5, #0]
 8009a50:	009a      	lsls	r2, r3, #2
 8009a52:	d4f6      	bmi.n	8009a42 <HAL_RCCEx_PeriphCLKConfig+0x1702>
 8009a54:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009a58:	f7fe fc18 	bl	800828c <RCCEx_PLL3_Config.part.0>
 8009a5c:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009a5e:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8009a60:	2d00      	cmp	r5, #0
 8009a62:	f43f acc1 	beq.w	80093e8 <HAL_RCCEx_PeriphCLKConfig+0x10a8>
 8009a66:	e667      	b.n	8009738 <HAL_RCCEx_PeriphCLKConfig+0x13f8>
  __HAL_RCC_PLL3_DISABLE();
 8009a68:	4d85      	ldr	r5, [pc, #532]	; (8009c80 <HAL_RCCEx_PeriphCLKConfig+0x1940>)
 8009a6a:	682b      	ldr	r3, [r5, #0]
 8009a6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009a70:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009a72:	f7fb ff61 	bl	8005938 <HAL_GetTick>
 8009a76:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009a78:	e005      	b.n	8009a86 <HAL_RCCEx_PeriphCLKConfig+0x1746>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009a7a:	f7fb ff5d 	bl	8005938 <HAL_GetTick>
 8009a7e:	1bc0      	subs	r0, r0, r7
 8009a80:	2802      	cmp	r0, #2
 8009a82:	f200 82c3 	bhi.w	800a00c <HAL_RCCEx_PeriphCLKConfig+0x1ccc>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009a86:	682b      	ldr	r3, [r5, #0]
 8009a88:	0098      	lsls	r0, r3, #2
 8009a8a:	d4f6      	bmi.n	8009a7a <HAL_RCCEx_PeriphCLKConfig+0x173a>
 8009a8c:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009a90:	f7fe fbfc 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009a94:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009a98:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009a9a:	2d00      	cmp	r5, #0
 8009a9c:	f43f a8db 	beq.w	8008c56 <HAL_RCCEx_PeriphCLKConfig+0x916>
 8009aa0:	e19f      	b.n	8009de2 <HAL_RCCEx_PeriphCLKConfig+0x1aa2>
 8009aa2:	462e      	mov	r6, r5
 8009aa4:	f7ff b976 	b.w	8008d94 <HAL_RCCEx_PeriphCLKConfig+0xa54>
  __HAL_RCC_PLL3_DISABLE();
 8009aa8:	4d75      	ldr	r5, [pc, #468]	; (8009c80 <HAL_RCCEx_PeriphCLKConfig+0x1940>)
 8009aaa:	682b      	ldr	r3, [r5, #0]
 8009aac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009ab0:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009ab2:	f7fb ff41 	bl	8005938 <HAL_GetTick>
 8009ab6:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009ab8:	e005      	b.n	8009ac6 <HAL_RCCEx_PeriphCLKConfig+0x1786>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009aba:	f7fb ff3d 	bl	8005938 <HAL_GetTick>
 8009abe:	1bc0      	subs	r0, r0, r7
 8009ac0:	2802      	cmp	r0, #2
 8009ac2:	f200 8283 	bhi.w	8009fcc <HAL_RCCEx_PeriphCLKConfig+0x1c8c>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009ac6:	682b      	ldr	r3, [r5, #0]
 8009ac8:	0098      	lsls	r0, r3, #2
 8009aca:	d4f6      	bmi.n	8009aba <HAL_RCCEx_PeriphCLKConfig+0x177a>
 8009acc:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009ad0:	f7fe fbdc 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009ad4:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009ad8:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009ada:	2d00      	cmp	r5, #0
 8009adc:	f43e aee3 	beq.w	80088a6 <HAL_RCCEx_PeriphCLKConfig+0x566>
 8009ae0:	e197      	b.n	8009e12 <HAL_RCCEx_PeriphCLKConfig+0x1ad2>
  __HAL_RCC_PLL3_DISABLE();
 8009ae2:	4d67      	ldr	r5, [pc, #412]	; (8009c80 <HAL_RCCEx_PeriphCLKConfig+0x1940>)
 8009ae4:	682b      	ldr	r3, [r5, #0]
 8009ae6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009aea:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009aec:	f7fb ff24 	bl	8005938 <HAL_GetTick>
 8009af0:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009af2:	e005      	b.n	8009b00 <HAL_RCCEx_PeriphCLKConfig+0x17c0>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009af4:	f7fb ff20 	bl	8005938 <HAL_GetTick>
 8009af8:	1bc0      	subs	r0, r0, r7
 8009afa:	2802      	cmp	r0, #2
 8009afc:	f200 824e 	bhi.w	8009f9c <HAL_RCCEx_PeriphCLKConfig+0x1c5c>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009b00:	682b      	ldr	r3, [r5, #0]
 8009b02:	0098      	lsls	r0, r3, #2
 8009b04:	d4f6      	bmi.n	8009af4 <HAL_RCCEx_PeriphCLKConfig+0x17b4>
 8009b06:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009b0a:	f7fe fbbf 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8009b0e:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009b12:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009b14:	2d00      	cmp	r5, #0
 8009b16:	f43e ad81 	beq.w	800861c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
 8009b1a:	e174      	b.n	8009e06 <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
  __HAL_RCC_PLL3_DISABLE();
 8009b1c:	4d58      	ldr	r5, [pc, #352]	; (8009c80 <HAL_RCCEx_PeriphCLKConfig+0x1940>)
 8009b1e:	682b      	ldr	r3, [r5, #0]
 8009b20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009b24:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009b26:	f7fb ff07 	bl	8005938 <HAL_GetTick>
 8009b2a:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009b2c:	e005      	b.n	8009b3a <HAL_RCCEx_PeriphCLKConfig+0x17fa>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009b2e:	f7fb ff03 	bl	8005938 <HAL_GetTick>
 8009b32:	1bc0      	subs	r0, r0, r7
 8009b34:	2802      	cmp	r0, #2
 8009b36:	f200 8202 	bhi.w	8009f3e <HAL_RCCEx_PeriphCLKConfig+0x1bfe>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009b3a:	682b      	ldr	r3, [r5, #0]
 8009b3c:	0098      	lsls	r0, r3, #2
 8009b3e:	d4f6      	bmi.n	8009b2e <HAL_RCCEx_PeriphCLKConfig+0x17ee>
 8009b40:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009b44:	f7fe fba2 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009b48:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009b4c:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009b4e:	2d00      	cmp	r5, #0
 8009b50:	f43e aede 	beq.w	8008910 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8009b54:	e148      	b.n	8009de8 <HAL_RCCEx_PeriphCLKConfig+0x1aa8>
  __HAL_RCC_PLL3_DISABLE();
 8009b56:	4d4a      	ldr	r5, [pc, #296]	; (8009c80 <HAL_RCCEx_PeriphCLKConfig+0x1940>)
 8009b58:	682b      	ldr	r3, [r5, #0]
 8009b5a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009b5e:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009b60:	f7fb feea 	bl	8005938 <HAL_GetTick>
 8009b64:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009b66:	e005      	b.n	8009b74 <HAL_RCCEx_PeriphCLKConfig+0x1834>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009b68:	f7fb fee6 	bl	8005938 <HAL_GetTick>
 8009b6c:	1bc0      	subs	r0, r0, r7
 8009b6e:	2802      	cmp	r0, #2
 8009b70:	f200 8209 	bhi.w	8009f86 <HAL_RCCEx_PeriphCLKConfig+0x1c46>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009b74:	682b      	ldr	r3, [r5, #0]
 8009b76:	0098      	lsls	r0, r3, #2
 8009b78:	d4f6      	bmi.n	8009b68 <HAL_RCCEx_PeriphCLKConfig+0x1828>
 8009b7a:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009b7e:	f7fe fb85 	bl	800828c <RCCEx_PLL3_Config.part.0>
 8009b82:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8009b84:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8009b86:	2d00      	cmp	r5, #0
 8009b88:	f43f ab5d 	beq.w	8009246 <HAL_RCCEx_PeriphCLKConfig+0xf06>
 8009b8c:	e123      	b.n	8009dd6 <HAL_RCCEx_PeriphCLKConfig+0x1a96>
  __HAL_RCC_PLL3_DISABLE();
 8009b8e:	4d3c      	ldr	r5, [pc, #240]	; (8009c80 <HAL_RCCEx_PeriphCLKConfig+0x1940>)
 8009b90:	682b      	ldr	r3, [r5, #0]
 8009b92:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009b96:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009b98:	f7fb fece 	bl	8005938 <HAL_GetTick>
 8009b9c:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009b9e:	e005      	b.n	8009bac <HAL_RCCEx_PeriphCLKConfig+0x186c>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009ba0:	f7fb feca 	bl	8005938 <HAL_GetTick>
 8009ba4:	1bc0      	subs	r0, r0, r7
 8009ba6:	2802      	cmp	r0, #2
 8009ba8:	f200 81c3 	bhi.w	8009f32 <HAL_RCCEx_PeriphCLKConfig+0x1bf2>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009bac:	682b      	ldr	r3, [r5, #0]
 8009bae:	0098      	lsls	r0, r3, #2
 8009bb0:	d4f6      	bmi.n	8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x1860>
 8009bb2:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009bb6:	f7fe fb69 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009bba:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009bbe:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009bc0:	2d00      	cmp	r5, #0
 8009bc2:	f43e ac8f 	beq.w	80084e4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8009bc6:	e100      	b.n	8009dca <HAL_RCCEx_PeriphCLKConfig+0x1a8a>
  __HAL_RCC_PLL2_DISABLE();
 8009bc8:	4d2d      	ldr	r5, [pc, #180]	; (8009c80 <HAL_RCCEx_PeriphCLKConfig+0x1940>)
 8009bca:	682b      	ldr	r3, [r5, #0]
 8009bcc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009bd0:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009bd2:	f7fb feb1 	bl	8005938 <HAL_GetTick>
 8009bd6:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009bd8:	e005      	b.n	8009be6 <HAL_RCCEx_PeriphCLKConfig+0x18a6>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009bda:	f7fb fead 	bl	8005938 <HAL_GetTick>
 8009bde:	1bc0      	subs	r0, r0, r7
 8009be0:	2802      	cmp	r0, #2
 8009be2:	f200 827c 	bhi.w	800a0de <HAL_RCCEx_PeriphCLKConfig+0x1d9e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009be6:	682b      	ldr	r3, [r5, #0]
 8009be8:	011b      	lsls	r3, r3, #4
 8009bea:	d4f6      	bmi.n	8009bda <HAL_RCCEx_PeriphCLKConfig+0x189a>
 8009bec:	f104 0008 	add.w	r0, r4, #8
 8009bf0:	f7fe faf2 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
 8009bf4:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009bf6:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8009bf8:	2d00      	cmp	r5, #0
 8009bfa:	f43f abc3 	beq.w	8009384 <HAL_RCCEx_PeriphCLKConfig+0x1044>
 8009bfe:	e597      	b.n	8009730 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
  __HAL_RCC_PLL3_DISABLE();
 8009c00:	4d1f      	ldr	r5, [pc, #124]	; (8009c80 <HAL_RCCEx_PeriphCLKConfig+0x1940>)
 8009c02:	682b      	ldr	r3, [r5, #0]
 8009c04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009c08:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009c0a:	f7fb fe95 	bl	8005938 <HAL_GetTick>
 8009c0e:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009c10:	e005      	b.n	8009c1e <HAL_RCCEx_PeriphCLKConfig+0x18de>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009c12:	f7fb fe91 	bl	8005938 <HAL_GetTick>
 8009c16:	1bc0      	subs	r0, r0, r7
 8009c18:	2802      	cmp	r0, #2
 8009c1a:	f200 820f 	bhi.w	800a03c <HAL_RCCEx_PeriphCLKConfig+0x1cfc>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009c1e:	682b      	ldr	r3, [r5, #0]
 8009c20:	009b      	lsls	r3, r3, #2
 8009c22:	d4f6      	bmi.n	8009c12 <HAL_RCCEx_PeriphCLKConfig+0x18d2>
 8009c24:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009c28:	f7fe fb30 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8009c2c:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009c30:	4605      	mov	r5, r0
 8009c32:	f7ff ba6b 	b.w	800910c <HAL_RCCEx_PeriphCLKConfig+0xdcc>
  __HAL_RCC_PLL3_DISABLE();
 8009c36:	4d12      	ldr	r5, [pc, #72]	; (8009c80 <HAL_RCCEx_PeriphCLKConfig+0x1940>)
 8009c38:	682b      	ldr	r3, [r5, #0]
 8009c3a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009c3e:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009c40:	f7fb fe7a 	bl	8005938 <HAL_GetTick>
 8009c44:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009c46:	e005      	b.n	8009c54 <HAL_RCCEx_PeriphCLKConfig+0x1914>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009c48:	f7fb fe76 	bl	8005938 <HAL_GetTick>
 8009c4c:	1bc0      	subs	r0, r0, r7
 8009c4e:	2802      	cmp	r0, #2
 8009c50:	f200 81ee 	bhi.w	800a030 <HAL_RCCEx_PeriphCLKConfig+0x1cf0>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009c54:	682b      	ldr	r3, [r5, #0]
 8009c56:	0098      	lsls	r0, r3, #2
 8009c58:	d4f6      	bmi.n	8009c48 <HAL_RCCEx_PeriphCLKConfig+0x1908>
 8009c5a:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009c5e:	f7fe fb15 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8009c62:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009c66:	4605      	mov	r5, r0
 8009c68:	f7ff b864 	b.w	8008d34 <HAL_RCCEx_PeriphCLKConfig+0x9f4>
  __HAL_RCC_PLL3_DISABLE();
 8009c6c:	4d04      	ldr	r5, [pc, #16]	; (8009c80 <HAL_RCCEx_PeriphCLKConfig+0x1940>)
 8009c6e:	682b      	ldr	r3, [r5, #0]
 8009c70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009c74:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009c76:	f7fb fe5f 	bl	8005938 <HAL_GetTick>
 8009c7a:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009c7c:	e008      	b.n	8009c90 <HAL_RCCEx_PeriphCLKConfig+0x1950>
 8009c7e:	bf00      	nop
 8009c80:	44020c00 	.word	0x44020c00
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009c84:	f7fb fe58 	bl	8005938 <HAL_GetTick>
 8009c88:	1bc0      	subs	r0, r0, r7
 8009c8a:	2802      	cmp	r0, #2
 8009c8c:	f200 81dc 	bhi.w	800a048 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009c90:	682b      	ldr	r3, [r5, #0]
 8009c92:	0098      	lsls	r0, r3, #2
 8009c94:	d4f6      	bmi.n	8009c84 <HAL_RCCEx_PeriphCLKConfig+0x1944>
 8009c96:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009c9a:	f7fe faf7 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8009c9e:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009ca2:	4605      	mov	r5, r0
 8009ca4:	f7ff b80d 	b.w	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x982>
  __HAL_RCC_PLL3_DISABLE();
 8009ca8:	4dd1      	ldr	r5, [pc, #836]	; (8009ff0 <HAL_RCCEx_PeriphCLKConfig+0x1cb0>)
 8009caa:	682b      	ldr	r3, [r5, #0]
 8009cac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009cb0:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009cb2:	f7fb fe41 	bl	8005938 <HAL_GetTick>
 8009cb6:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009cb8:	e005      	b.n	8009cc6 <HAL_RCCEx_PeriphCLKConfig+0x1986>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009cba:	f7fb fe3d 	bl	8005938 <HAL_GetTick>
 8009cbe:	1bc0      	subs	r0, r0, r7
 8009cc0:	2802      	cmp	r0, #2
 8009cc2:	f200 81c7 	bhi.w	800a054 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009cc6:	682b      	ldr	r3, [r5, #0]
 8009cc8:	0098      	lsls	r0, r3, #2
 8009cca:	d4f6      	bmi.n	8009cba <HAL_RCCEx_PeriphCLKConfig+0x197a>
 8009ccc:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009cd0:	f7fe fadc 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8009cd4:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009cd8:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009cda:	2d00      	cmp	r5, #0
 8009cdc:	f43f a9b5 	beq.w	800904a <HAL_RCCEx_PeriphCLKConfig+0xd0a>
 8009ce0:	462e      	mov	r6, r5
 8009ce2:	f7ff b9bc 	b.w	800905e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  __HAL_RCC_PLL2_DISABLE();
 8009ce6:	4dc2      	ldr	r5, [pc, #776]	; (8009ff0 <HAL_RCCEx_PeriphCLKConfig+0x1cb0>)
 8009ce8:	682b      	ldr	r3, [r5, #0]
 8009cea:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009cee:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009cf0:	f7fb fe22 	bl	8005938 <HAL_GetTick>
 8009cf4:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009cf6:	e005      	b.n	8009d04 <HAL_RCCEx_PeriphCLKConfig+0x19c4>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009cf8:	f7fb fe1e 	bl	8005938 <HAL_GetTick>
 8009cfc:	1bc0      	subs	r0, r0, r7
 8009cfe:	2802      	cmp	r0, #2
 8009d00:	f200 81a8 	bhi.w	800a054 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009d04:	682b      	ldr	r3, [r5, #0]
 8009d06:	011b      	lsls	r3, r3, #4
 8009d08:	d4f6      	bmi.n	8009cf8 <HAL_RCCEx_PeriphCLKConfig+0x19b8>
 8009d0a:	f104 0008 	add.w	r0, r4, #8
 8009d0e:	f7fe fa63 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8009d12:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009d16:	4605      	mov	r5, r0
 8009d18:	f7ff b994 	b.w	8009044 <HAL_RCCEx_PeriphCLKConfig+0xd04>
 8009d1c:	462e      	mov	r6, r5
 8009d1e:	f7ff b82f 	b.w	8008d80 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8009d22:	462e      	mov	r6, r5
 8009d24:	f7fe be46 	b.w	80089b4 <HAL_RCCEx_PeriphCLKConfig+0x674>
 8009d28:	462e      	mov	r6, r5
 8009d2a:	f7fe be51 	b.w	80089d0 <HAL_RCCEx_PeriphCLKConfig+0x690>
 8009d2e:	462e      	mov	r6, r5
 8009d30:	f7fe be0a 	b.w	8008948 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8009d34:	462e      	mov	r6, r5
 8009d36:	f7fe be19 	b.w	800896c <HAL_RCCEx_PeriphCLKConfig+0x62c>
 8009d3a:	462e      	mov	r6, r5
 8009d3c:	f7fe be28 	b.w	8008990 <HAL_RCCEx_PeriphCLKConfig+0x650>
    switch (pPeriphClkInit->Usart2ClockSelection)
 8009d40:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 8009d42:	2d00      	cmp	r5, #0
 8009d44:	f040 81c8 	bne.w	800a0d8 <HAL_RCCEx_PeriphCLKConfig+0x1d98>
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8009d48:	4fa9      	ldr	r7, [pc, #676]	; (8009ff0 <HAL_RCCEx_PeriphCLKConfig+0x1cb0>)
 8009d4a:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8009d4c:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8009d50:	f021 0138 	bic.w	r1, r1, #56	; 0x38
 8009d54:	4301      	orrs	r1, r0
 8009d56:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 8009d5a:	f7fe bb68 	b.w	800842e <HAL_RCCEx_PeriphCLKConfig+0xee>
  __HAL_RCC_PLL2_DISABLE();
 8009d5e:	4da4      	ldr	r5, [pc, #656]	; (8009ff0 <HAL_RCCEx_PeriphCLKConfig+0x1cb0>)
 8009d60:	682b      	ldr	r3, [r5, #0]
 8009d62:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009d66:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009d68:	f7fb fde6 	bl	8005938 <HAL_GetTick>
 8009d6c:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009d6e:	e005      	b.n	8009d7c <HAL_RCCEx_PeriphCLKConfig+0x1a3c>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009d70:	f7fb fde2 	bl	8005938 <HAL_GetTick>
 8009d74:	1bc0      	subs	r0, r0, r7
 8009d76:	2802      	cmp	r0, #2
 8009d78:	f200 814e 	bhi.w	800a018 <HAL_RCCEx_PeriphCLKConfig+0x1cd8>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009d7c:	682b      	ldr	r3, [r5, #0]
 8009d7e:	011b      	lsls	r3, r3, #4
 8009d80:	d4f6      	bmi.n	8009d70 <HAL_RCCEx_PeriphCLKConfig+0x1a30>
 8009d82:	f104 0008 	add.w	r0, r4, #8
 8009d86:	f7fe fa27 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8009d8a:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009d8e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009d90:	2d00      	cmp	r5, #0
 8009d92:	f43f aae3 	beq.w	800935c <HAL_RCCEx_PeriphCLKConfig+0x101c>
 8009d96:	e048      	b.n	8009e2a <HAL_RCCEx_PeriphCLKConfig+0x1aea>
  __HAL_RCC_PLL2_DISABLE();
 8009d98:	4d95      	ldr	r5, [pc, #596]	; (8009ff0 <HAL_RCCEx_PeriphCLKConfig+0x1cb0>)
 8009d9a:	682b      	ldr	r3, [r5, #0]
 8009d9c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009da0:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009da2:	f7fb fdc9 	bl	8005938 <HAL_GetTick>
 8009da6:	4606      	mov	r6, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009da8:	e005      	b.n	8009db6 <HAL_RCCEx_PeriphCLKConfig+0x1a76>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009daa:	f7fb fdc5 	bl	8005938 <HAL_GetTick>
 8009dae:	1b80      	subs	r0, r0, r6
 8009db0:	2802      	cmp	r0, #2
 8009db2:	f200 80b9 	bhi.w	8009f28 <HAL_RCCEx_PeriphCLKConfig+0x1be8>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009db6:	682b      	ldr	r3, [r5, #0]
 8009db8:	011f      	lsls	r7, r3, #4
 8009dba:	d4f6      	bmi.n	8009daa <HAL_RCCEx_PeriphCLKConfig+0x1a6a>
 8009dbc:	f104 0008 	add.w	r0, r4, #8
 8009dc0:	f7fe fa0a 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
 8009dc4:	4606      	mov	r6, r0
 8009dc6:	f7fe baf1 	b.w	80083ac <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8009dca:	462e      	mov	r6, r5
 8009dcc:	f7fe bb93 	b.w	80084f6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8009dd0:	462e      	mov	r6, r5
 8009dd2:	f7fe bf15 	b.w	8008c00 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8009dd6:	462e      	mov	r6, r5
 8009dd8:	f7ff ba3f 	b.w	800925a <HAL_RCCEx_PeriphCLKConfig+0xf1a>
 8009ddc:	462e      	mov	r6, r5
 8009dde:	f7fe be38 	b.w	8008a52 <HAL_RCCEx_PeriphCLKConfig+0x712>
 8009de2:	462e      	mov	r6, r5
 8009de4:	f7fe bf41 	b.w	8008c6a <HAL_RCCEx_PeriphCLKConfig+0x92a>
 8009de8:	462e      	mov	r6, r5
 8009dea:	f7fe bd9b 	b.w	8008924 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
 8009dee:	462e      	mov	r6, r5
 8009df0:	f7fe bb4e 	b.w	8008490 <HAL_RCCEx_PeriphCLKConfig+0x150>
 8009df4:	462e      	mov	r6, r5
 8009df6:	f7fe bcb5 	b.w	8008764 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8009dfa:	462e      	mov	r6, r5
 8009dfc:	f7fe becb 	b.w	8008b96 <HAL_RCCEx_PeriphCLKConfig+0x856>
 8009e00:	462e      	mov	r6, r5
 8009e02:	f7fe bc7a 	b.w	80086fa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 8009e06:	462e      	mov	r6, r5
 8009e08:	f7fe bc11 	b.w	800862e <HAL_RCCEx_PeriphCLKConfig+0x2ee>
 8009e0c:	462e      	mov	r6, r5
 8009e0e:	f7ff b9f2 	b.w	80091f6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
 8009e12:	462e      	mov	r6, r5
 8009e14:	f7fe bd51 	b.w	80088ba <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8009e18:	462e      	mov	r6, r5
 8009e1a:	f7ff b9b9 	b.w	8009190 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8009e1e:	462e      	mov	r6, r5
 8009e20:	f7fe be81 	b.w	8008b26 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
 8009e24:	462e      	mov	r6, r5
 8009e26:	f7fe be49 	b.w	8008abc <HAL_RCCEx_PeriphCLKConfig+0x77c>
 8009e2a:	462e      	mov	r6, r5
 8009e2c:	f7fe bd0f 	b.w	800884e <HAL_RCCEx_PeriphCLKConfig+0x50e>
 8009e30:	462e      	mov	r6, r5
 8009e32:	f7fe bbc9 	b.w	80085c8 <HAL_RCCEx_PeriphCLKConfig+0x288>
 8009e36:	462e      	mov	r6, r5
 8009e38:	f7fe bc2c 	b.w	8008694 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8009e3c:	462e      	mov	r6, r5
 8009e3e:	f7fe bb8d 	b.w	800855c <HAL_RCCEx_PeriphCLKConfig+0x21c>
  __HAL_RCC_PLL3_DISABLE();
 8009e42:	4d6b      	ldr	r5, [pc, #428]	; (8009ff0 <HAL_RCCEx_PeriphCLKConfig+0x1cb0>)
 8009e44:	682b      	ldr	r3, [r5, #0]
 8009e46:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009e4a:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009e4c:	f7fb fd74 	bl	8005938 <HAL_GetTick>
 8009e50:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009e52:	e005      	b.n	8009e60 <HAL_RCCEx_PeriphCLKConfig+0x1b20>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009e54:	f7fb fd70 	bl	8005938 <HAL_GetTick>
 8009e58:	1bc0      	subs	r0, r0, r7
 8009e5a:	2802      	cmp	r0, #2
 8009e5c:	f200 8100 	bhi.w	800a060 <HAL_RCCEx_PeriphCLKConfig+0x1d20>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009e60:	682b      	ldr	r3, [r5, #0]
 8009e62:	0098      	lsls	r0, r3, #2
 8009e64:	d4f6      	bmi.n	8009e54 <HAL_RCCEx_PeriphCLKConfig+0x1b14>
 8009e66:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009e6a:	f7fe fa0f 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8009e6e:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009e72:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009e74:	2d00      	cmp	r5, #0
 8009e76:	f43f ab66 	beq.w	8009546 <HAL_RCCEx_PeriphCLKConfig+0x1206>
 8009e7a:	462e      	mov	r6, r5
 8009e7c:	f7ff b91c 	b.w	80090b8 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  __HAL_RCC_PLL2_DISABLE();
 8009e80:	4d5b      	ldr	r5, [pc, #364]	; (8009ff0 <HAL_RCCEx_PeriphCLKConfig+0x1cb0>)
 8009e82:	682b      	ldr	r3, [r5, #0]
 8009e84:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009e88:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009e8a:	f7fb fd55 	bl	8005938 <HAL_GetTick>
 8009e8e:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009e90:	e005      	b.n	8009e9e <HAL_RCCEx_PeriphCLKConfig+0x1b5e>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009e92:	f7fb fd51 	bl	8005938 <HAL_GetTick>
 8009e96:	1bc0      	subs	r0, r0, r7
 8009e98:	2802      	cmp	r0, #2
 8009e9a:	f200 80e1 	bhi.w	800a060 <HAL_RCCEx_PeriphCLKConfig+0x1d20>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009e9e:	682b      	ldr	r3, [r5, #0]
 8009ea0:	011b      	lsls	r3, r3, #4
 8009ea2:	d4f6      	bmi.n	8009e92 <HAL_RCCEx_PeriphCLKConfig+0x1b52>
 8009ea4:	f104 0008 	add.w	r0, r4, #8
 8009ea8:	f7fe f996 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8009eac:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009eb0:	4605      	mov	r5, r0
 8009eb2:	f7ff bb45 	b.w	8009540 <HAL_RCCEx_PeriphCLKConfig+0x1200>
  __HAL_RCC_PLL2_DISABLE();
 8009eb6:	4d4e      	ldr	r5, [pc, #312]	; (8009ff0 <HAL_RCCEx_PeriphCLKConfig+0x1cb0>)
 8009eb8:	682b      	ldr	r3, [r5, #0]
 8009eba:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009ebe:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009ec0:	f7fb fd3a 	bl	8005938 <HAL_GetTick>
 8009ec4:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009ec6:	e005      	b.n	8009ed4 <HAL_RCCEx_PeriphCLKConfig+0x1b94>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009ec8:	f7fb fd36 	bl	8005938 <HAL_GetTick>
 8009ecc:	1bc0      	subs	r0, r0, r7
 8009ece:	2802      	cmp	r0, #2
 8009ed0:	f200 8096 	bhi.w	800a000 <HAL_RCCEx_PeriphCLKConfig+0x1cc0>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009ed4:	682b      	ldr	r3, [r5, #0]
 8009ed6:	011b      	lsls	r3, r3, #4
 8009ed8:	d4f6      	bmi.n	8009ec8 <HAL_RCCEx_PeriphCLKConfig+0x1b88>
 8009eda:	f104 0008 	add.w	r0, r4, #8
 8009ede:	f7fe f97b 	bl	80081d8 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009ee2:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009ee6:	4605      	mov	r5, r0
 8009ee8:	e72b      	b.n	8009d42 <HAL_RCCEx_PeriphCLKConfig+0x1a02>
  __HAL_RCC_PLL3_DISABLE();
 8009eea:	4d41      	ldr	r5, [pc, #260]	; (8009ff0 <HAL_RCCEx_PeriphCLKConfig+0x1cb0>)
 8009eec:	682b      	ldr	r3, [r5, #0]
 8009eee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009ef2:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009ef4:	f7fb fd20 	bl	8005938 <HAL_GetTick>
 8009ef8:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009efa:	e004      	b.n	8009f06 <HAL_RCCEx_PeriphCLKConfig+0x1bc6>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009efc:	f7fb fd1c 	bl	8005938 <HAL_GetTick>
 8009f00:	1bc0      	subs	r0, r0, r7
 8009f02:	2802      	cmp	r0, #2
 8009f04:	d87c      	bhi.n	800a000 <HAL_RCCEx_PeriphCLKConfig+0x1cc0>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009f06:	682b      	ldr	r3, [r5, #0]
 8009f08:	0098      	lsls	r0, r3, #2
 8009f0a:	d4f7      	bmi.n	8009efc <HAL_RCCEx_PeriphCLKConfig+0x1bbc>
 8009f0c:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009f10:	f7fe f9bc 	bl	800828c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009f14:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009f18:	4605      	mov	r5, r0
 8009f1a:	e712      	b.n	8009d42 <HAL_RCCEx_PeriphCLKConfig+0x1a02>
            ret = HAL_TIMEOUT;
 8009f1c:	2603      	movs	r6, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009f1e:	e9d4 3200 	ldrd	r3, r2, [r4]
            ret = HAL_TIMEOUT;
 8009f22:	4635      	mov	r5, r6
 8009f24:	f7fe bf39 	b.w	8008d9a <HAL_RCCEx_PeriphCLKConfig+0xa5a>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009f28:	2603      	movs	r6, #3
 8009f2a:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009f2e:	f7fe ba4c 	b.w	80083ca <HAL_RCCEx_PeriphCLKConfig+0x8a>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009f32:	2603      	movs	r6, #3
 8009f34:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009f38:	4635      	mov	r5, r6
 8009f3a:	f7fe badc 	b.w	80084f6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009f3e:	2603      	movs	r6, #3
 8009f40:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009f44:	4635      	mov	r5, r6
 8009f46:	f7fe bced 	b.w	8008924 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 8009f4a:	2603      	movs	r6, #3
 8009f4c:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009f50:	4635      	mov	r5, r6
 8009f52:	f7fe be55 	b.w	8008c00 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8009f56:	2603      	movs	r6, #3
 8009f58:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009f5c:	4635      	mov	r5, r6
 8009f5e:	f7fe bb33 	b.w	80085c8 <HAL_RCCEx_PeriphCLKConfig+0x288>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 8009f62:	2603      	movs	r6, #3
 8009f64:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009f68:	4635      	mov	r5, r6
 8009f6a:	f7fe bda7 	b.w	8008abc <HAL_RCCEx_PeriphCLKConfig+0x77c>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8009f6e:	2603      	movs	r6, #3
 8009f70:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009f74:	4635      	mov	r5, r6
 8009f76:	f7fe bb8d 	b.w	8008694 <HAL_RCCEx_PeriphCLKConfig+0x354>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 8009f7a:	2603      	movs	r6, #3
 8009f7c:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009f80:	4635      	mov	r5, r6
 8009f82:	f7fe be08 	b.w	8008b96 <HAL_RCCEx_PeriphCLKConfig+0x856>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8009f86:	2603      	movs	r6, #3
 8009f88:	6862      	ldr	r2, [r4, #4]
 8009f8a:	4635      	mov	r5, r6
 8009f8c:	f7ff b965 	b.w	800925a <HAL_RCCEx_PeriphCLKConfig+0xf1a>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8009f90:	2603      	movs	r6, #3
 8009f92:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009f96:	4635      	mov	r5, r6
 8009f98:	f7fe bbe4 	b.w	8008764 <HAL_RCCEx_PeriphCLKConfig+0x424>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8009f9c:	2603      	movs	r6, #3
 8009f9e:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009fa2:	4635      	mov	r5, r6
 8009fa4:	f7fe bb43 	b.w	800862e <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8009fa8:	2603      	movs	r6, #3
 8009faa:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009fae:	4635      	mov	r5, r6
 8009fb0:	f7fe bba3 	b.w	80086fa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009fb4:	2603      	movs	r6, #3
 8009fb6:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009fba:	4635      	mov	r5, r6
 8009fbc:	f7fe ba68 	b.w	8008490 <HAL_RCCEx_PeriphCLKConfig+0x150>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8009fc0:	2603      	movs	r6, #3
 8009fc2:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009fc6:	4635      	mov	r5, r6
 8009fc8:	f7fe bac8 	b.w	800855c <HAL_RCCEx_PeriphCLKConfig+0x21c>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009fcc:	2603      	movs	r6, #3
 8009fce:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009fd2:	4635      	mov	r5, r6
 8009fd4:	f7fe bc71 	b.w	80088ba <HAL_RCCEx_PeriphCLKConfig+0x57a>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009fd8:	2603      	movs	r6, #3
 8009fda:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009fde:	4635      	mov	r5, r6
 8009fe0:	f7fe bd37 	b.w	8008a52 <HAL_RCCEx_PeriphCLKConfig+0x712>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8009fe4:	2603      	movs	r6, #3
 8009fe6:	6862      	ldr	r2, [r4, #4]
 8009fe8:	4635      	mov	r5, r6
 8009fea:	f7ff b904 	b.w	80091f6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
 8009fee:	bf00      	nop
 8009ff0:	44020c00 	.word	0x44020c00
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 8009ff4:	2603      	movs	r6, #3
 8009ff6:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009ffa:	4635      	mov	r5, r6
 8009ffc:	f7fe bd93 	b.w	8008b26 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a000:	2603      	movs	r6, #3
 800a002:	e9d4 3200 	ldrd	r3, r2, [r4]
 800a006:	4635      	mov	r5, r6
 800a008:	f7fe ba11 	b.w	800842e <HAL_RCCEx_PeriphCLKConfig+0xee>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a00c:	2603      	movs	r6, #3
 800a00e:	e9d4 3200 	ldrd	r3, r2, [r4]
 800a012:	4635      	mov	r5, r6
 800a014:	f7fe be29 	b.w	8008c6a <HAL_RCCEx_PeriphCLKConfig+0x92a>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 800a018:	2603      	movs	r6, #3
 800a01a:	e9d4 3200 	ldrd	r3, r2, [r4]
 800a01e:	4635      	mov	r5, r6
 800a020:	f7fe bc15 	b.w	800884e <HAL_RCCEx_PeriphCLKConfig+0x50e>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 800a024:	2603      	movs	r6, #3
 800a026:	e9d4 3200 	ldrd	r3, r2, [r4]
 800a02a:	4635      	mov	r5, r6
 800a02c:	f7ff b8b0 	b.w	8009190 <HAL_RCCEx_PeriphCLKConfig+0xe50>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 800a030:	2603      	movs	r6, #3
 800a032:	e9d4 3200 	ldrd	r3, r2, [r4]
 800a036:	4635      	mov	r5, r6
 800a038:	f7fe be89 	b.w	8008d4e <HAL_RCCEx_PeriphCLKConfig+0xa0e>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 800a03c:	2603      	movs	r6, #3
 800a03e:	e9d4 3200 	ldrd	r3, r2, [r4]
 800a042:	4635      	mov	r5, r6
 800a044:	f7ff b86f 	b.w	8009126 <HAL_RCCEx_PeriphCLKConfig+0xde6>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 800a048:	2603      	movs	r6, #3
 800a04a:	e9d4 3200 	ldrd	r3, r2, [r4]
 800a04e:	4635      	mov	r5, r6
 800a050:	f7fe be44 	b.w	8008cdc <HAL_RCCEx_PeriphCLKConfig+0x99c>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800a054:	2603      	movs	r6, #3
 800a056:	e9d4 3200 	ldrd	r3, r2, [r4]
 800a05a:	4635      	mov	r5, r6
 800a05c:	f7fe bfff 	b.w	800905e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 800a060:	2603      	movs	r6, #3
 800a062:	e9d4 3200 	ldrd	r3, r2, [r4]
 800a066:	4635      	mov	r5, r6
 800a068:	f7ff b826 	b.w	80090b8 <HAL_RCCEx_PeriphCLKConfig+0xd78>
 800a06c:	462e      	mov	r6, r5
 800a06e:	f7fe bf06 	b.w	8008e7e <HAL_RCCEx_PeriphCLKConfig+0xb3e>
 800a072:	462e      	mov	r6, r5
 800a074:	f7fe bed1 	b.w	8008e1a <HAL_RCCEx_PeriphCLKConfig+0xada>
      return HAL_TIMEOUT;
 800a078:	2603      	movs	r6, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800a07a:	e9d4 3200 	ldrd	r3, r2, [r4]
      return HAL_TIMEOUT;
 800a07e:	4635      	mov	r5, r6
 800a080:	f7fe becb 	b.w	8008e1a <HAL_RCCEx_PeriphCLKConfig+0xada>
      return HAL_TIMEOUT;
 800a084:	2603      	movs	r6, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a086:	e9d4 3200 	ldrd	r3, r2, [r4]
      return HAL_TIMEOUT;
 800a08a:	4635      	mov	r5, r6
 800a08c:	f7fe bc6e 	b.w	800896c <HAL_RCCEx_PeriphCLKConfig+0x62c>
      return HAL_TIMEOUT;
 800a090:	2603      	movs	r6, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 800a092:	e9d4 3200 	ldrd	r3, r2, [r4]
      return HAL_TIMEOUT;
 800a096:	4635      	mov	r5, r6
 800a098:	f7fe bef1 	b.w	8008e7e <HAL_RCCEx_PeriphCLKConfig+0xb3e>
      return HAL_TIMEOUT;
 800a09c:	2603      	movs	r6, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a09e:	e9d4 3200 	ldrd	r3, r2, [r4]
      return HAL_TIMEOUT;
 800a0a2:	4635      	mov	r5, r6
 800a0a4:	f7fe bc74 	b.w	8008990 <HAL_RCCEx_PeriphCLKConfig+0x650>
 800a0a8:	2603      	movs	r6, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a0aa:	e9d4 3200 	ldrd	r3, r2, [r4]
      return HAL_TIMEOUT;
 800a0ae:	4635      	mov	r5, r6
 800a0b0:	f7fe bc8e 	b.w	80089d0 <HAL_RCCEx_PeriphCLKConfig+0x690>
 800a0b4:	2603      	movs	r6, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a0b6:	e9d4 3200 	ldrd	r3, r2, [r4]
      return HAL_TIMEOUT;
 800a0ba:	4635      	mov	r5, r6
 800a0bc:	f7fe bc44 	b.w	8008948 <HAL_RCCEx_PeriphCLKConfig+0x608>
 800a0c0:	2603      	movs	r6, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 800a0c2:	e9d4 3200 	ldrd	r3, r2, [r4]
      return HAL_TIMEOUT;
 800a0c6:	4635      	mov	r5, r6
 800a0c8:	f7fe bc74 	b.w	80089b4 <HAL_RCCEx_PeriphCLKConfig+0x674>
      return HAL_TIMEOUT;
 800a0cc:	2603      	movs	r6, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 800a0ce:	e9d4 3200 	ldrd	r3, r2, [r4]
      return HAL_TIMEOUT;
 800a0d2:	4635      	mov	r5, r6
 800a0d4:	f7fe be54 	b.w	8008d80 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800a0d8:	462e      	mov	r6, r5
 800a0da:	f7fe b9a8 	b.w	800842e <HAL_RCCEx_PeriphCLKConfig+0xee>
 800a0de:	2603      	movs	r6, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a0e0:	6862      	ldr	r2, [r4, #4]
      return HAL_TIMEOUT;
 800a0e2:	4635      	mov	r5, r6
 800a0e4:	f7ff b8f4 	b.w	80092d0 <HAL_RCCEx_PeriphCLKConfig+0xf90>
 800a0e8:	2603      	movs	r6, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a0ea:	6862      	ldr	r2, [r4, #4]
      return HAL_TIMEOUT;
 800a0ec:	4635      	mov	r5, r6
 800a0ee:	f7ff b8fe 	b.w	80092ee <HAL_RCCEx_PeriphCLKConfig+0xfae>
      return HAL_TIMEOUT;
 800a0f2:	2603      	movs	r6, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a0f4:	6862      	ldr	r2, [r4, #4]
 800a0f6:	f7ff b906 	b.w	8009306 <HAL_RCCEx_PeriphCLKConfig+0xfc6>
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 800a0fa:	4813      	ldr	r0, [pc, #76]	; (800a148 <HAL_RCCEx_PeriphCLKConfig+0x1e08>)
 800a0fc:	4b13      	ldr	r3, [pc, #76]	; (800a14c <HAL_RCCEx_PeriphCLKConfig+0x1e0c>)
 800a0fe:	69c1      	ldr	r1, [r0, #28]
 800a100:	ea03 1312 	and.w	r3, r3, r2, lsr #4
 800a104:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 800a108:	430b      	orrs	r3, r1
 800a10a:	61c3      	str	r3, [r0, #28]
 800a10c:	f7ff ba02 	b.w	8009514 <HAL_RCCEx_PeriphCLKConfig+0x11d4>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a110:	462e      	mov	r6, r5
 800a112:	e9d4 3200 	ldrd	r3, r2, [r4]
 800a116:	f7fe be40 	b.w	8008d9a <HAL_RCCEx_PeriphCLKConfig+0xa5a>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a11a:	e9d4 3200 	ldrd	r3, r2, [r4]
 800a11e:	f7fe b954 	b.w	80083ca <HAL_RCCEx_PeriphCLKConfig+0x8a>
 800a122:	460b      	mov	r3, r1
 800a124:	f7ff b9ed 	b.w	8009502 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    switch (pPeriphClkInit->Usart1ClockSelection)
 800a128:	2601      	movs	r6, #1
 800a12a:	f7fe b94e 	b.w	80083ca <HAL_RCCEx_PeriphCLKConfig+0x8a>
    switch (pPeriphClkInit->Spi1ClockSelection)
 800a12e:	2601      	movs	r6, #1
 800a130:	4635      	mov	r5, r6
 800a132:	f7fe bf94 	b.w	800905e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    switch (pPeriphClkInit->Usart11ClockSelection)
 800a136:	2601      	movs	r6, #1
 800a138:	4635      	mov	r5, r6
 800a13a:	f7fe bb88 	b.w	800884e <HAL_RCCEx_PeriphCLKConfig+0x50e>
    switch (pPeriphClkInit->OspiClockSelection)
 800a13e:	2601      	movs	r6, #1
 800a140:	4635      	mov	r5, r6
 800a142:	f7ff b8c5 	b.w	80092d0 <HAL_RCCEx_PeriphCLKConfig+0xf90>
 800a146:	bf00      	nop
 800a148:	44020c00 	.word	0x44020c00
 800a14c:	00ffffcf 	.word	0x00ffffcf

0800a150 <HAL_RCCEx_GetPLL1ClockFreq>:
  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 800a150:	4b59      	ldr	r3, [pc, #356]	; (800a2b8 <HAL_RCCEx_GetPLL1ClockFreq+0x168>)
{
 800a152:	b4f0      	push	{r4, r5, r6, r7}
  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 800a154:	6b59      	ldr	r1, [r3, #52]	; 0x34
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800a156:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800a158:	6a9e      	ldr	r6, [r3, #40]	; 0x28
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800a15a:	6a9f      	ldr	r7, [r3, #40]	; 0x28
  if (pll1m != 0U)
 800a15c:	f416 5f7c 	tst.w	r6, #16128	; 0x3f00
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800a160:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800a162:	f3c6 2405 	ubfx	r4, r6, #8, #6
  if (pll1m != 0U)
 800a166:	d05a      	beq.n	800a21e <HAL_RCCEx_GetPLL1ClockFreq+0xce>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800a168:	f3c2 02cc 	ubfx	r2, r2, #3, #13
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800a16c:	f3c7 1700 	ubfx	r7, r7, #4, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800a170:	fb07 f202 	mul.w	r2, r7, r2
  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 800a174:	f3c1 0108 	ubfx	r1, r1, #0, #9
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800a178:	ee07 2a90 	vmov	s15, r2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800a17c:	ee07 1a10 	vmov	s14, r1
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800a180:	f005 0203 	and.w	r2, r5, #3
    switch (pll1source)
 800a184:	2a02      	cmp	r2, #2
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800a186:	eef8 7ae7 	vcvt.f32.s32	s15, s15
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800a18a:	eddf 6a4c 	vldr	s13, [pc, #304]	; 800a2bc <HAL_RCCEx_GetPLL1ClockFreq+0x16c>
 800a18e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    switch (pll1source)
 800a192:	f000 8087 	beq.w	800a2a4 <HAL_RCCEx_GetPLL1ClockFreq+0x154>
 800a196:	2a03      	cmp	r2, #3
 800a198:	d05f      	beq.n	800a25a <HAL_RCCEx_GetPLL1ClockFreq+0x10a>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a19a:	681a      	ldr	r2, [r3, #0]
 800a19c:	4b48      	ldr	r3, [pc, #288]	; (800a2c0 <HAL_RCCEx_GetPLL1ClockFreq+0x170>)
 800a19e:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800a1a2:	40d3      	lsrs	r3, r2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800a1a4:	ee05 4a90 	vmov	s11, r4
 800a1a8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a1ac:	ee06 3a10 	vmov	s12, r3
 800a1b0:	eeb8 5ae5 	vcvt.f32.s32	s10, s11
 800a1b4:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800a1b8:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800a1bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a1c0:	eec6 6a05 	vdiv.f32	s13, s12, s10
 800a1c4:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a1c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a1cc:	4b3a      	ldr	r3, [pc, #232]	; (800a2b8 <HAL_RCCEx_GetPLL1ClockFreq+0x168>)
 800a1ce:	681a      	ldr	r2, [r3, #0]
 800a1d0:	0197      	lsls	r7, r2, #6
 800a1d2:	d429      	bmi.n	800a228 <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	6003      	str	r3, [r0, #0]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a1d8:	4b37      	ldr	r3, [pc, #220]	; (800a2b8 <HAL_RCCEx_GetPLL1ClockFreq+0x168>)
 800a1da:	681a      	ldr	r2, [r3, #0]
 800a1dc:	0195      	lsls	r5, r2, #6
 800a1de:	d502      	bpl.n	800a1e6 <HAL_RCCEx_GetPLL1ClockFreq+0x96>
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 800a1e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a1e2:	0394      	lsls	r4, r2, #14
 800a1e4:	d44c      	bmi.n	800a280 <HAL_RCCEx_GetPLL1ClockFreq+0x130>
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	6043      	str	r3, [r0, #4]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a1ea:	4b33      	ldr	r3, [pc, #204]	; (800a2b8 <HAL_RCCEx_GetPLL1ClockFreq+0x168>)
 800a1ec:	681a      	ldr	r2, [r3, #0]
 800a1ee:	0191      	lsls	r1, r2, #6
 800a1f0:	d52f      	bpl.n	800a252 <HAL_RCCEx_GetPLL1ClockFreq+0x102>
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 800a1f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a1f4:	0352      	lsls	r2, r2, #13
 800a1f6:	d52c      	bpl.n	800a252 <HAL_RCCEx_GetPLL1ClockFreq+0x102>
}
 800a1f8:	bcf0      	pop	{r4, r5, r6, r7}
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800a1fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 800a1fc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800a200:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800a204:	ee07 3a10 	vmov	s14, r3
 800a208:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 800a20c:	ee37 7a26 	vadd.f32	s14, s14, s13
                                         (uint32_t)(float_t)(pll1vco / \
 800a210:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a214:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800a218:	edc0 6a02 	vstr	s13, [r0, #8]
}
 800a21c:	4770      	bx	lr
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800a21e:	e9c0 4400 	strd	r4, r4, [r0]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800a222:	6084      	str	r4, [r0, #8]
}
 800a224:	bcf0      	pop	{r4, r5, r6, r7}
 800a226:	4770      	bx	lr
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 800a228:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a22a:	03d6      	lsls	r6, r2, #15
 800a22c:	d5d2      	bpl.n	800a1d4 <HAL_RCCEx_GetPLL1ClockFreq+0x84>
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800a22e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 800a230:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800a234:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800a238:	ee07 3a10 	vmov	s14, r3
 800a23c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 800a240:	ee37 7a26 	vadd.f32	s14, s14, s13
                                         (uint32_t)(float_t)(pll1vco / \
 800a244:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a248:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800a24c:	edc0 6a00 	vstr	s13, [r0]
 800a250:	e7c2      	b.n	800a1d8 <HAL_RCCEx_GetPLL1ClockFreq+0x88>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800a252:	2300      	movs	r3, #0
}
 800a254:	bcf0      	pop	{r4, r5, r6, r7}
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800a256:	6083      	str	r3, [r0, #8]
}
 800a258:	4770      	bx	lr
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800a25a:	ee05 4a90 	vmov	s11, r4
 800a25e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800a262:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800a266:	ed9f 5a17 	vldr	s10, [pc, #92]	; 800a2c4 <HAL_RCCEx_GetPLL1ClockFreq+0x174>
 800a26a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a26e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a272:	eec5 6a25 	vdiv.f32	s13, s10, s11
 800a276:	ee77 7a86 	vadd.f32	s15, s15, s12
 800a27a:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 800a27e:	e7a5      	b.n	800a1cc <HAL_RCCEx_GetPLL1ClockFreq+0x7c>
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800a280:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 800a282:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800a286:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800a28a:	ee07 3a10 	vmov	s14, r3
 800a28e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 800a292:	ee37 7a26 	vadd.f32	s14, s14, s13
                                         (uint32_t)(float_t)(pll1vco / \
 800a296:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a29a:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800a29e:	edc0 6a01 	vstr	s13, [r0, #4]
 800a2a2:	e7a2      	b.n	800a1ea <HAL_RCCEx_GetPLL1ClockFreq+0x9a>
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800a2a4:	ee05 4a90 	vmov	s11, r4
 800a2a8:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800a2ac:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800a2b0:	ed9f 5a05 	vldr	s10, [pc, #20]	; 800a2c8 <HAL_RCCEx_GetPLL1ClockFreq+0x178>
 800a2b4:	e7d9      	b.n	800a26a <HAL_RCCEx_GetPLL1ClockFreq+0x11a>
 800a2b6:	bf00      	nop
 800a2b8:	44020c00 	.word	0x44020c00
 800a2bc:	39000000 	.word	0x39000000
 800a2c0:	017d7840 	.word	0x017d7840
 800a2c4:	4bbebc20 	.word	0x4bbebc20
 800a2c8:	4a742400 	.word	0x4a742400

0800a2cc <HAL_RCCEx_GetPLL2ClockFreq>:
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 800a2cc:	4b59      	ldr	r3, [pc, #356]	; (800a434 <HAL_RCCEx_GetPLL2ClockFreq+0x168>)
{
 800a2ce:	b4f0      	push	{r4, r5, r6, r7}
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 800a2d0:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800a2d2:	6add      	ldr	r5, [r3, #44]	; 0x2c
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 800a2d4:	6ade      	ldr	r6, [r3, #44]	; 0x2c
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 800a2d6:	6adf      	ldr	r7, [r3, #44]	; 0x2c
  if (pll2m != 0U)
 800a2d8:	f416 5f7c 	tst.w	r6, #16128	; 0x3f00
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800a2dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 800a2de:	f3c6 2405 	ubfx	r4, r6, #8, #6
  if (pll2m != 0U)
 800a2e2:	d05a      	beq.n	800a39a <HAL_RCCEx_GetPLL2ClockFreq+0xce>
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800a2e4:	f3c2 02cc 	ubfx	r2, r2, #3, #13
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 800a2e8:	f3c7 1700 	ubfx	r7, r7, #4, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800a2ec:	fb07 f202 	mul.w	r2, r7, r2
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 800a2f0:	f3c1 0108 	ubfx	r1, r1, #0, #9
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800a2f4:	ee07 2a90 	vmov	s15, r2
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800a2f8:	ee07 1a10 	vmov	s14, r1
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800a2fc:	f005 0203 	and.w	r2, r5, #3
    switch (pll2source)
 800a300:	2a02      	cmp	r2, #2
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800a302:	eef8 7ae7 	vcvt.f32.s32	s15, s15
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800a306:	eddf 6a4c 	vldr	s13, [pc, #304]	; 800a438 <HAL_RCCEx_GetPLL2ClockFreq+0x16c>
 800a30a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    switch (pll2source)
 800a30e:	f000 8087 	beq.w	800a420 <HAL_RCCEx_GetPLL2ClockFreq+0x154>
 800a312:	2a03      	cmp	r2, #3
 800a314:	d05f      	beq.n	800a3d6 <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a316:	681a      	ldr	r2, [r3, #0]
 800a318:	4b48      	ldr	r3, [pc, #288]	; (800a43c <HAL_RCCEx_GetPLL2ClockFreq+0x170>)
 800a31a:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800a31e:	40d3      	lsrs	r3, r2
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800a320:	ee05 4a90 	vmov	s11, r4
 800a324:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a328:	ee06 3a10 	vmov	s12, r3
 800a32c:	eeb8 5ae5 	vcvt.f32.s32	s10, s11
 800a330:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800a334:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800a338:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a33c:	eec6 6a05 	vdiv.f32	s13, s12, s10
 800a340:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a344:	ee66 7aa7 	vmul.f32	s15, s13, s15
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a348:	4b3a      	ldr	r3, [pc, #232]	; (800a434 <HAL_RCCEx_GetPLL2ClockFreq+0x168>)
 800a34a:	681a      	ldr	r2, [r3, #0]
 800a34c:	0117      	lsls	r7, r2, #4
 800a34e:	d429      	bmi.n	800a3a4 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800a350:	2300      	movs	r3, #0
 800a352:	6003      	str	r3, [r0, #0]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a354:	4b37      	ldr	r3, [pc, #220]	; (800a434 <HAL_RCCEx_GetPLL2ClockFreq+0x168>)
 800a356:	681a      	ldr	r2, [r3, #0]
 800a358:	0115      	lsls	r5, r2, #4
 800a35a:	d502      	bpl.n	800a362 <HAL_RCCEx_GetPLL2ClockFreq+0x96>
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 800a35c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a35e:	0394      	lsls	r4, r2, #14
 800a360:	d44c      	bmi.n	800a3fc <HAL_RCCEx_GetPLL2ClockFreq+0x130>
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800a362:	2300      	movs	r3, #0
 800a364:	6043      	str	r3, [r0, #4]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a366:	4b33      	ldr	r3, [pc, #204]	; (800a434 <HAL_RCCEx_GetPLL2ClockFreq+0x168>)
 800a368:	681a      	ldr	r2, [r3, #0]
 800a36a:	0111      	lsls	r1, r2, #4
 800a36c:	d52f      	bpl.n	800a3ce <HAL_RCCEx_GetPLL2ClockFreq+0x102>
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 800a36e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a370:	0352      	lsls	r2, r2, #13
 800a372:	d52c      	bpl.n	800a3ce <HAL_RCCEx_GetPLL2ClockFreq+0x102>
}
 800a374:	bcf0      	pop	{r4, r5, r6, r7}
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800a376:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 800a378:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800a37c:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800a380:	ee07 3a10 	vmov	s14, r3
 800a384:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 800a388:	ee37 7a26 	vadd.f32	s14, s14, s13
                                         (uint32_t)(float_t)(pll2vco / \
 800a38c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a390:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800a394:	edc0 6a02 	vstr	s13, [r0, #8]
}
 800a398:	4770      	bx	lr
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800a39a:	e9c0 4400 	strd	r4, r4, [r0]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800a39e:	6084      	str	r4, [r0, #8]
}
 800a3a0:	bcf0      	pop	{r4, r5, r6, r7}
 800a3a2:	4770      	bx	lr
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 800a3a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3a6:	03d6      	lsls	r6, r2, #15
 800a3a8:	d5d2      	bpl.n	800a350 <HAL_RCCEx_GetPLL2ClockFreq+0x84>
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800a3aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 800a3ac:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800a3b0:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800a3b4:	ee07 3a10 	vmov	s14, r3
 800a3b8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 800a3bc:	ee37 7a26 	vadd.f32	s14, s14, s13
                                         (uint32_t)(float_t)(pll2vco / \
 800a3c0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a3c4:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800a3c8:	edc0 6a00 	vstr	s13, [r0]
 800a3cc:	e7c2      	b.n	800a354 <HAL_RCCEx_GetPLL2ClockFreq+0x88>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800a3ce:	2300      	movs	r3, #0
}
 800a3d0:	bcf0      	pop	{r4, r5, r6, r7}
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800a3d2:	6083      	str	r3, [r0, #8]
}
 800a3d4:	4770      	bx	lr
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800a3d6:	ee05 4a90 	vmov	s11, r4
 800a3da:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800a3de:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800a3e2:	ed9f 5a17 	vldr	s10, [pc, #92]	; 800a440 <HAL_RCCEx_GetPLL2ClockFreq+0x174>
 800a3e6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a3ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a3ee:	eec5 6a25 	vdiv.f32	s13, s10, s11
 800a3f2:	ee77 7a86 	vadd.f32	s15, s15, s12
 800a3f6:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 800a3fa:	e7a5      	b.n	800a348 <HAL_RCCEx_GetPLL2ClockFreq+0x7c>
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800a3fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 800a3fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800a402:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800a406:	ee07 3a10 	vmov	s14, r3
 800a40a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 800a40e:	ee37 7a26 	vadd.f32	s14, s14, s13
                                         (uint32_t)(float_t)(pll2vco / \
 800a412:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a416:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800a41a:	edc0 6a01 	vstr	s13, [r0, #4]
 800a41e:	e7a2      	b.n	800a366 <HAL_RCCEx_GetPLL2ClockFreq+0x9a>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800a420:	ee05 4a90 	vmov	s11, r4
 800a424:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800a428:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800a42c:	ed9f 5a05 	vldr	s10, [pc, #20]	; 800a444 <HAL_RCCEx_GetPLL2ClockFreq+0x178>
 800a430:	e7d9      	b.n	800a3e6 <HAL_RCCEx_GetPLL2ClockFreq+0x11a>
 800a432:	bf00      	nop
 800a434:	44020c00 	.word	0x44020c00
 800a438:	39000000 	.word	0x39000000
 800a43c:	017d7840 	.word	0x017d7840
 800a440:	4bbebc20 	.word	0x4bbebc20
 800a444:	4a742400 	.word	0x4a742400

0800a448 <HAL_RCCEx_GetPLL3ClockFreq>:
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 800a448:	4b59      	ldr	r3, [pc, #356]	; (800a5b0 <HAL_RCCEx_GetPLL3ClockFreq+0x168>)
{
 800a44a:	b4f0      	push	{r4, r5, r6, r7}
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 800a44c:	6c59      	ldr	r1, [r3, #68]	; 0x44
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800a44e:	6b1d      	ldr	r5, [r3, #48]	; 0x30
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 800a450:	6b1e      	ldr	r6, [r3, #48]	; 0x30
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 800a452:	6b1f      	ldr	r7, [r3, #48]	; 0x30
  if (pll3m != 0U)
 800a454:	f416 5f7c 	tst.w	r6, #16128	; 0x3f00
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800a458:	6c9a      	ldr	r2, [r3, #72]	; 0x48
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 800a45a:	f3c6 2405 	ubfx	r4, r6, #8, #6
  if (pll3m != 0U)
 800a45e:	d05a      	beq.n	800a516 <HAL_RCCEx_GetPLL3ClockFreq+0xce>
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800a460:	f3c2 02cc 	ubfx	r2, r2, #3, #13
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 800a464:	f3c7 1700 	ubfx	r7, r7, #4, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800a468:	fb07 f202 	mul.w	r2, r7, r2
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 800a46c:	f3c1 0108 	ubfx	r1, r1, #0, #9
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800a470:	ee07 2a90 	vmov	s15, r2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800a474:	ee07 1a10 	vmov	s14, r1
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800a478:	f005 0203 	and.w	r2, r5, #3
    switch (pll3source)
 800a47c:	2a02      	cmp	r2, #2
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800a47e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800a482:	eddf 6a4c 	vldr	s13, [pc, #304]	; 800a5b4 <HAL_RCCEx_GetPLL3ClockFreq+0x16c>
 800a486:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    switch (pll3source)
 800a48a:	f000 8087 	beq.w	800a59c <HAL_RCCEx_GetPLL3ClockFreq+0x154>
 800a48e:	2a03      	cmp	r2, #3
 800a490:	d05f      	beq.n	800a552 <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a492:	681a      	ldr	r2, [r3, #0]
 800a494:	4b48      	ldr	r3, [pc, #288]	; (800a5b8 <HAL_RCCEx_GetPLL3ClockFreq+0x170>)
 800a496:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800a49a:	40d3      	lsrs	r3, r2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800a49c:	ee05 4a90 	vmov	s11, r4
 800a4a0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a4a4:	ee06 3a10 	vmov	s12, r3
 800a4a8:	eeb8 5ae5 	vcvt.f32.s32	s10, s11
 800a4ac:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800a4b0:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800a4b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a4b8:	eec6 6a05 	vdiv.f32	s13, s12, s10
 800a4bc:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a4c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a4c4:	4b3a      	ldr	r3, [pc, #232]	; (800a5b0 <HAL_RCCEx_GetPLL3ClockFreq+0x168>)
 800a4c6:	681a      	ldr	r2, [r3, #0]
 800a4c8:	0097      	lsls	r7, r2, #2
 800a4ca:	d429      	bmi.n	800a520 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	6003      	str	r3, [r0, #0]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a4d0:	4b37      	ldr	r3, [pc, #220]	; (800a5b0 <HAL_RCCEx_GetPLL3ClockFreq+0x168>)
 800a4d2:	681a      	ldr	r2, [r3, #0]
 800a4d4:	0095      	lsls	r5, r2, #2
 800a4d6:	d502      	bpl.n	800a4de <HAL_RCCEx_GetPLL3ClockFreq+0x96>
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 800a4d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a4da:	0394      	lsls	r4, r2, #14
 800a4dc:	d44c      	bmi.n	800a578 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 800a4de:	2300      	movs	r3, #0
 800a4e0:	6043      	str	r3, [r0, #4]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a4e2:	4b33      	ldr	r3, [pc, #204]	; (800a5b0 <HAL_RCCEx_GetPLL3ClockFreq+0x168>)
 800a4e4:	681a      	ldr	r2, [r3, #0]
 800a4e6:	0091      	lsls	r1, r2, #2
 800a4e8:	d52f      	bpl.n	800a54a <HAL_RCCEx_GetPLL3ClockFreq+0x102>
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 800a4ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a4ec:	0352      	lsls	r2, r2, #13
 800a4ee:	d52c      	bpl.n	800a54a <HAL_RCCEx_GetPLL3ClockFreq+0x102>
}
 800a4f0:	bcf0      	pop	{r4, r5, r6, r7}
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800a4f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 800a4f4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800a4f8:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800a4fc:	ee07 3a10 	vmov	s14, r3
 800a500:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 800a504:	ee37 7a26 	vadd.f32	s14, s14, s13
                                         (uint32_t)(float_t)(pll3vco / \
 800a508:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a50c:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800a510:	edc0 6a02 	vstr	s13, [r0, #8]
}
 800a514:	4770      	bx	lr
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 800a516:	e9c0 4400 	strd	r4, r4, [r0]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 800a51a:	6084      	str	r4, [r0, #8]
}
 800a51c:	bcf0      	pop	{r4, r5, r6, r7}
 800a51e:	4770      	bx	lr
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 800a520:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a522:	03d6      	lsls	r6, r2, #15
 800a524:	d5d2      	bpl.n	800a4cc <HAL_RCCEx_GetPLL3ClockFreq+0x84>
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800a526:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 800a528:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800a52c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800a530:	ee07 3a10 	vmov	s14, r3
 800a534:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 800a538:	ee37 7a26 	vadd.f32	s14, s14, s13
                                         (uint32_t)(float_t)(pll3vco / \
 800a53c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a540:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800a544:	edc0 6a00 	vstr	s13, [r0]
 800a548:	e7c2      	b.n	800a4d0 <HAL_RCCEx_GetPLL3ClockFreq+0x88>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 800a54a:	2300      	movs	r3, #0
}
 800a54c:	bcf0      	pop	{r4, r5, r6, r7}
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 800a54e:	6083      	str	r3, [r0, #8]
}
 800a550:	4770      	bx	lr
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800a552:	ee05 4a90 	vmov	s11, r4
 800a556:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800a55a:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800a55e:	ed9f 5a17 	vldr	s10, [pc, #92]	; 800a5bc <HAL_RCCEx_GetPLL3ClockFreq+0x174>
 800a562:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a566:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a56a:	eec5 6a25 	vdiv.f32	s13, s10, s11
 800a56e:	ee77 7a86 	vadd.f32	s15, s15, s12
 800a572:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 800a576:	e7a5      	b.n	800a4c4 <HAL_RCCEx_GetPLL3ClockFreq+0x7c>
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800a578:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 800a57a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800a57e:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800a582:	ee07 3a10 	vmov	s14, r3
 800a586:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 800a58a:	ee37 7a26 	vadd.f32	s14, s14, s13
                                         (uint32_t)(float_t)(pll3vco / \
 800a58e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a592:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800a596:	edc0 6a01 	vstr	s13, [r0, #4]
 800a59a:	e7a2      	b.n	800a4e2 <HAL_RCCEx_GetPLL3ClockFreq+0x9a>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800a59c:	ee05 4a90 	vmov	s11, r4
 800a5a0:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800a5a4:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800a5a8:	ed9f 5a05 	vldr	s10, [pc, #20]	; 800a5c0 <HAL_RCCEx_GetPLL3ClockFreq+0x178>
 800a5ac:	e7d9      	b.n	800a562 <HAL_RCCEx_GetPLL3ClockFreq+0x11a>
 800a5ae:	bf00      	nop
 800a5b0:	44020c00 	.word	0x44020c00
 800a5b4:	39000000 	.word	0x39000000
 800a5b8:	017d7840 	.word	0x017d7840
 800a5bc:	4bbebc20 	.word	0x4bbebc20
 800a5c0:	4a742400 	.word	0x4a742400

0800a5c4 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800a5c4:	f100 437e 	add.w	r3, r0, #4261412864	; 0xfe000000
 800a5c8:	430b      	orrs	r3, r1
 800a5ca:	f000 8318 	beq.w	800abfe <HAL_RCCEx_GetPeriphCLKFreq+0x63a>
{
 800a5ce:	b500      	push	{lr}
    switch (PeriphClk)
 800a5d0:	f5a0 1380 	sub.w	r3, r0, #1048576	; 0x100000
 800a5d4:	430b      	orrs	r3, r1
{
 800a5d6:	b085      	sub	sp, #20
    switch (PeriphClk)
 800a5d8:	f000 872b 	beq.w	800b432 <HAL_RCCEx_GetPeriphCLKFreq+0xe6e>
 800a5dc:	4bac      	ldr	r3, [pc, #688]	; (800a890 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a5de:	4298      	cmp	r0, r3
 800a5e0:	f171 0300 	sbcs.w	r3, r1, #0
 800a5e4:	d23f      	bcs.n	800a666 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
 800a5e6:	f5a0 6380 	sub.w	r3, r0, #1024	; 0x400
 800a5ea:	430b      	orrs	r3, r1
 800a5ec:	f000 8750 	beq.w	800b490 <HAL_RCCEx_GetPeriphCLKFreq+0xecc>
 800a5f0:	f240 4301 	movw	r3, #1025	; 0x401
 800a5f4:	4298      	cmp	r0, r3
 800a5f6:	f171 0300 	sbcs.w	r3, r1, #0
 800a5fa:	d377      	bcc.n	800a6ec <HAL_RCCEx_GetPeriphCLKFreq+0x128>
 800a5fc:	f5a0 4300 	sub.w	r3, r0, #32768	; 0x8000
 800a600:	430b      	orrs	r3, r1
 800a602:	f001 8077 	beq.w	800b6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1130>
 800a606:	f248 0301 	movw	r3, #32769	; 0x8001
 800a60a:	4298      	cmp	r0, r3
 800a60c:	f171 0300 	sbcs.w	r3, r1, #0
 800a610:	f0c0 8207 	bcc.w	800aa22 <HAL_RCCEx_GetPeriphCLKFreq+0x45e>
 800a614:	f5a0 2380 	sub.w	r3, r0, #262144	; 0x40000
 800a618:	430b      	orrs	r3, r1
 800a61a:	f000 8720 	beq.w	800b45e <HAL_RCCEx_GetPeriphCLKFreq+0xe9a>
 800a61e:	4b9d      	ldr	r3, [pc, #628]	; (800a894 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 800a620:	4298      	cmp	r0, r3
 800a622:	f171 0300 	sbcs.w	r3, r1, #0
 800a626:	f0c0 81d8 	bcc.w	800a9da <HAL_RCCEx_GetPeriphCLKFreq+0x416>
 800a62a:	f5a0 2000 	sub.w	r0, r0, #524288	; 0x80000
 800a62e:	ea50 0301 	orrs.w	r3, r0, r1
 800a632:	bf18      	it	ne
 800a634:	2000      	movne	r0, #0
 800a636:	d113      	bne.n	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800a638:	4a97      	ldr	r2, [pc, #604]	; (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a63a:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
 800a63e:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
        switch (srcclk)
 800a642:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a646:	f000 85a6 	beq.w	800b196 <HAL_RCCEx_GetPeriphCLKFreq+0xbd2>
 800a64a:	f200 866b 	bhi.w	800b324 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>
 800a64e:	2b00      	cmp	r3, #0
 800a650:	f000 859b 	beq.w	800b18a <HAL_RCCEx_GetPeriphCLKFreq+0xbc6>
 800a654:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a658:	bf18      	it	ne
 800a65a:	2000      	movne	r0, #0
 800a65c:	f000 83c6 	beq.w	800adec <HAL_RCCEx_GetPeriphCLKFreq+0x828>
}
 800a660:	b005      	add	sp, #20
 800a662:	f85d fb04 	ldr.w	pc, [sp], #4
    switch (PeriphClk)
 800a666:	2300      	movs	r3, #0
 800a668:	2202      	movs	r2, #2
 800a66a:	4291      	cmp	r1, r2
 800a66c:	bf08      	it	eq
 800a66e:	4298      	cmpeq	r0, r3
 800a670:	f001 8016 	beq.w	800b6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x10dc>
 800a674:	4283      	cmp	r3, r0
 800a676:	418a      	sbcs	r2, r1
 800a678:	d24c      	bcs.n	800a714 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 800a67a:	2240      	movs	r2, #64	; 0x40
 800a67c:	4291      	cmp	r1, r2
 800a67e:	bf08      	it	eq
 800a680:	4298      	cmpeq	r0, r3
 800a682:	f000 879d 	beq.w	800b5c0 <HAL_RCCEx_GetPeriphCLKFreq+0xffc>
 800a686:	4283      	cmp	r3, r0
 800a688:	418a      	sbcs	r2, r1
 800a68a:	f080 821f 	bcs.w	800aacc <HAL_RCCEx_GetPeriphCLKFreq+0x508>
 800a68e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a692:	4291      	cmp	r1, r2
 800a694:	bf08      	it	eq
 800a696:	4298      	cmpeq	r0, r3
 800a698:	f001 8015 	beq.w	800b6c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
 800a69c:	4283      	cmp	r3, r0
 800a69e:	418a      	sbcs	r2, r1
 800a6a0:	f080 81f0 	bcs.w	800aa84 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
 800a6a4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800a6a8:	bf08      	it	eq
 800a6aa:	4298      	cmpeq	r0, r3
 800a6ac:	bf18      	it	ne
 800a6ae:	2000      	movne	r0, #0
 800a6b0:	d1d6      	bne.n	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800a6b2:	4a79      	ldr	r2, [pc, #484]	; (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a6b4:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 800a6b8:	f413 0340 	ands.w	r3, r3, #12582912	; 0xc00000
 800a6bc:	f000 822c 	beq.w	800ab18 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 800a6c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a6c4:	f001 8089 	beq.w	800b7da <HAL_RCCEx_GetPeriphCLKFreq+0x1216>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 800a6c8:	6811      	ldr	r1, [r2, #0]
 800a6ca:	0788      	lsls	r0, r1, #30
 800a6cc:	d503      	bpl.n	800a6d6 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 800a6ce:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a6d2:	f001 8255 	beq.w	800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x15bc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 800a6d6:	4a70      	ldr	r2, [pc, #448]	; (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a6d8:	6810      	ldr	r0, [r2, #0]
 800a6da:	f410 7000 	ands.w	r0, r0, #512	; 0x200
 800a6de:	d0bf      	beq.n	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = CSI_VALUE;
 800a6e0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a6e4:	486d      	ldr	r0, [pc, #436]	; (800a89c <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 800a6e6:	bf18      	it	ne
 800a6e8:	2000      	movne	r0, #0
 800a6ea:	e7b9      	b.n	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
    switch (PeriphClk)
 800a6ec:	2821      	cmp	r0, #33	; 0x21
 800a6ee:	f171 0300 	sbcs.w	r3, r1, #0
 800a6f2:	d25e      	bcs.n	800a7b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
 800a6f4:	ea50 0301 	orrs.w	r3, r0, r1
 800a6f8:	f000 827d 	beq.w	800abf6 <HAL_RCCEx_GetPeriphCLKFreq+0x632>
 800a6fc:	3801      	subs	r0, #1
 800a6fe:	f141 31ff 	adc.w	r1, r1, #4294967295	; 0xffffffff
 800a702:	2820      	cmp	r0, #32
 800a704:	f171 0300 	sbcs.w	r3, r1, #0
 800a708:	f0c0 82a0 	bcc.w	800ac4c <HAL_RCCEx_GetPeriphCLKFreq+0x688>
 800a70c:	2000      	movs	r0, #0
}
 800a70e:	b005      	add	sp, #20
 800a710:	f85d fb04 	ldr.w	pc, [sp], #4
    switch (PeriphClk)
 800a714:	f100 4270 	add.w	r2, r0, #4026531840	; 0xf0000000
 800a718:	430a      	orrs	r2, r1
 800a71a:	f000 8625 	beq.w	800b368 <HAL_RCCEx_GetPeriphCLKFreq+0xda4>
 800a71e:	4a60      	ldr	r2, [pc, #384]	; (800a8a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800a720:	4290      	cmp	r0, r2
 800a722:	f171 0200 	sbcs.w	r2, r1, #0
 800a726:	f0c0 808d 	bcc.w	800a844 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800a72a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a72e:	4299      	cmp	r1, r3
 800a730:	bf08      	it	eq
 800a732:	4290      	cmpeq	r0, r2
 800a734:	f000 8764 	beq.w	800b600 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>
 800a738:	4282      	cmp	r2, r0
 800a73a:	eb73 0201 	sbcs.w	r2, r3, r1
 800a73e:	f080 80cd 	bcs.w	800a8dc <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 800a742:	2901      	cmp	r1, #1
 800a744:	bf08      	it	eq
 800a746:	4298      	cmpeq	r0, r3
 800a748:	bf18      	it	ne
 800a74a:	2000      	movne	r0, #0
 800a74c:	d188      	bne.n	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800a74e:	4a52      	ldr	r2, [pc, #328]	; (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a750:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 800a754:	f413 3360 	ands.w	r3, r3, #229376	; 0x38000
 800a758:	f000 8512 	beq.w	800b180 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 800a75c:	6812      	ldr	r2, [r2, #0]
 800a75e:	0112      	lsls	r2, r2, #4
 800a760:	d503      	bpl.n	800a76a <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
 800a762:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a766:	f000 855b 	beq.w	800b220 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 800a76a:	4a4b      	ldr	r2, [pc, #300]	; (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a76c:	6812      	ldr	r2, [r2, #0]
 800a76e:	0090      	lsls	r0, r2, #2
 800a770:	d503      	bpl.n	800a77a <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
 800a772:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a776:	f000 8559 	beq.w	800b22c <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 800a77a:	4a47      	ldr	r2, [pc, #284]	; (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a77c:	6811      	ldr	r1, [r2, #0]
 800a77e:	0789      	lsls	r1, r1, #30
 800a780:	d503      	bpl.n	800a78a <HAL_RCCEx_GetPeriphCLKFreq+0x1c6>
 800a782:	f5b3 3fc0 	cmp.w	r3, #98304	; 0x18000
 800a786:	f001 8209 	beq.w	800bb9c <HAL_RCCEx_GetPeriphCLKFreq+0x15d8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 800a78a:	4a43      	ldr	r2, [pc, #268]	; (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a78c:	6812      	ldr	r2, [r2, #0]
 800a78e:	0590      	lsls	r0, r2, #22
 800a790:	d503      	bpl.n	800a79a <HAL_RCCEx_GetPeriphCLKFreq+0x1d6>
 800a792:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a796:	f001 8291 	beq.w	800bcbc <HAL_RCCEx_GetPeriphCLKFreq+0x16f8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 800a79a:	4a3f      	ldr	r2, [pc, #252]	; (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a79c:	6810      	ldr	r0, [r2, #0]
 800a79e:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800a7a2:	f43f af5d 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800a7a6:	f5b3 3f20 	cmp.w	r3, #163840	; 0x28000
 800a7aa:	483e      	ldr	r0, [pc, #248]	; (800a8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800a7ac:	bf18      	it	ne
 800a7ae:	2000      	movne	r0, #0
 800a7b0:	e756      	b.n	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
    switch (PeriphClk)
 800a7b2:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
 800a7b6:	430b      	orrs	r3, r1
 800a7b8:	f000 86cd 	beq.w	800b556 <HAL_RCCEx_GetPeriphCLKFreq+0xf92>
 800a7bc:	f240 1301 	movw	r3, #257	; 0x101
 800a7c0:	4298      	cmp	r0, r3
 800a7c2:	f171 0300 	sbcs.w	r3, r1, #0
 800a7c6:	f0c0 80c8 	bcc.w	800a95a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800a7ca:	f5a0 7000 	sub.w	r0, r0, #512	; 0x200
 800a7ce:	ea50 0301 	orrs.w	r3, r0, r1
 800a7d2:	bf18      	it	ne
 800a7d4:	2000      	movne	r0, #0
 800a7d6:	f47f af43 	bne.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 800a7da:	4b2f      	ldr	r3, [pc, #188]	; (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a7dc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 800a7e0:	f013 5360 	ands.w	r3, r3, #939524096	; 0x38000000
 800a7e4:	f000 822d 	beq.w	800ac42 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 800a7e8:	4a2b      	ldr	r2, [pc, #172]	; (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a7ea:	6812      	ldr	r2, [r2, #0]
 800a7ec:	0112      	lsls	r2, r2, #4
 800a7ee:	d503      	bpl.n	800a7f8 <HAL_RCCEx_GetPeriphCLKFreq+0x234>
 800a7f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a7f4:	f000 8514 	beq.w	800b220 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 800a7f8:	4a27      	ldr	r2, [pc, #156]	; (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a7fa:	6812      	ldr	r2, [r2, #0]
 800a7fc:	0090      	lsls	r0, r2, #2
 800a7fe:	d503      	bpl.n	800a808 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 800a800:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a804:	f000 8512 	beq.w	800b22c <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 800a808:	4a23      	ldr	r2, [pc, #140]	; (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a80a:	6811      	ldr	r1, [r2, #0]
 800a80c:	0789      	lsls	r1, r1, #30
 800a80e:	d503      	bpl.n	800a818 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 800a810:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 800a814:	f001 81d7 	beq.w	800bbc6 <HAL_RCCEx_GetPeriphCLKFreq+0x1602>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 800a818:	4a1f      	ldr	r2, [pc, #124]	; (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a81a:	6812      	ldr	r2, [r2, #0]
 800a81c:	0590      	lsls	r0, r2, #22
 800a81e:	d503      	bpl.n	800a828 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 800a820:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a824:	f001 8238 	beq.w	800bc98 <HAL_RCCEx_GetPeriphCLKFreq+0x16d4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 800a828:	4a1b      	ldr	r2, [pc, #108]	; (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a82a:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800a82e:	f010 0002 	ands.w	r0, r0, #2
 800a832:	f43f af15 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800a836:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
 800a83a:	bf14      	ite	ne
 800a83c:	2000      	movne	r0, #0
 800a83e:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800a842:	e70d      	b.n	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
    switch (PeriphClk)
 800a844:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 800a848:	430b      	orrs	r3, r1
 800a84a:	f000 835a 	beq.w	800af02 <HAL_RCCEx_GetPeriphCLKFreq+0x93e>
 800a84e:	4b16      	ldr	r3, [pc, #88]	; (800a8a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 800a850:	4298      	cmp	r0, r3
 800a852:	f171 0300 	sbcs.w	r3, r1, #0
 800a856:	d329      	bcc.n	800a8ac <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 800a858:	f100 437c 	add.w	r3, r0, #4227858432	; 0xfc000000
 800a85c:	430b      	orrs	r3, r1
 800a85e:	f000 8322 	beq.w	800aea6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800a862:	f100 4078 	add.w	r0, r0, #4160749568	; 0xf8000000
 800a866:	ea50 0301 	orrs.w	r3, r0, r1
 800a86a:	bf18      	it	ne
 800a86c:	2000      	movne	r0, #0
 800a86e:	f47f aef7 	bne.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800a872:	4b09      	ldr	r3, [pc, #36]	; (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a874:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a878:	f003 0307 	and.w	r3, r3, #7
 800a87c:	2b04      	cmp	r3, #4
 800a87e:	f201 8253 	bhi.w	800bd28 <HAL_RCCEx_GetPeriphCLKFreq+0x1764>
 800a882:	e8df f013 	tbh	[pc, r3, lsl #1]
 800a886:	0482      	.short	0x0482
 800a888:	048802b3 	.word	0x048802b3
 800a88c:	0491048e 	.word	0x0491048e
 800a890:	00100001 	.word	0x00100001
 800a894:	00040001 	.word	0x00040001
 800a898:	44020c00 	.word	0x44020c00
 800a89c:	003d0900 	.word	0x003d0900
 800a8a0:	10000001 	.word	0x10000001
 800a8a4:	017d7840 	.word	0x017d7840
 800a8a8:	00800001 	.word	0x00800001
    switch (PeriphClk)
 800a8ac:	f5a0 1300 	sub.w	r3, r0, #2097152	; 0x200000
 800a8b0:	430b      	orrs	r3, r1
 800a8b2:	f000 82a0 	beq.w	800adf6 <HAL_RCCEx_GetPeriphCLKFreq+0x832>
 800a8b6:	f5a0 0080 	sub.w	r0, r0, #4194304	; 0x400000
 800a8ba:	ea50 0301 	orrs.w	r3, r0, r1
 800a8be:	bf18      	it	ne
 800a8c0:	2000      	movne	r0, #0
 800a8c2:	f47f aecd 	bne.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 800a8c6:	4bb3      	ldr	r3, [pc, #716]	; (800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a8c8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 800a8cc:	0658      	lsls	r0, r3, #25
 800a8ce:	f100 831e 	bmi.w	800af0e <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a8d2:	a801      	add	r0, sp, #4
 800a8d4:	f7ff fc3c 	bl	800a150 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a8d8:	9802      	ldr	r0, [sp, #8]
 800a8da:	e6c1      	b.n	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
    switch (PeriphClk)
 800a8dc:	f100 4360 	add.w	r3, r0, #3758096384	; 0xe0000000
 800a8e0:	430b      	orrs	r3, r1
 800a8e2:	f000 8271 	beq.w	800adc8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
 800a8e6:	f100 4040 	add.w	r0, r0, #3221225472	; 0xc0000000
 800a8ea:	ea50 0301 	orrs.w	r3, r0, r1
 800a8ee:	bf18      	it	ne
 800a8f0:	2000      	movne	r0, #0
 800a8f2:	f47f aeb5 	bne.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 800a8f6:	4aa7      	ldr	r2, [pc, #668]	; (800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a8f8:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 800a8fc:	f413 6360 	ands.w	r3, r3, #3584	; 0xe00
 800a900:	f000 843e 	beq.w	800b180 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 800a904:	6812      	ldr	r2, [r2, #0]
 800a906:	0112      	lsls	r2, r2, #4
 800a908:	d503      	bpl.n	800a912 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800a90a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a90e:	f000 8487 	beq.w	800b220 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 800a912:	4aa0      	ldr	r2, [pc, #640]	; (800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a914:	6812      	ldr	r2, [r2, #0]
 800a916:	0090      	lsls	r0, r2, #2
 800a918:	d503      	bpl.n	800a922 <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
 800a91a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a91e:	f000 8485 	beq.w	800b22c <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 800a922:	4a9c      	ldr	r2, [pc, #624]	; (800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a924:	6811      	ldr	r1, [r2, #0]
 800a926:	0789      	lsls	r1, r1, #30
 800a928:	d503      	bpl.n	800a932 <HAL_RCCEx_GetPeriphCLKFreq+0x36e>
 800a92a:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800a92e:	f001 812e 	beq.w	800bb8e <HAL_RCCEx_GetPeriphCLKFreq+0x15ca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 800a932:	4a98      	ldr	r2, [pc, #608]	; (800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a934:	6812      	ldr	r2, [r2, #0]
 800a936:	0590      	lsls	r0, r2, #22
 800a938:	d503      	bpl.n	800a942 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 800a93a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a93e:	f001 81a5 	beq.w	800bc8c <HAL_RCCEx_GetPeriphCLKFreq+0x16c8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 800a942:	4a94      	ldr	r2, [pc, #592]	; (800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a944:	6810      	ldr	r0, [r2, #0]
 800a946:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800a94a:	f43f ae89 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800a94e:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 800a952:	4891      	ldr	r0, [pc, #580]	; (800ab98 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800a954:	bf18      	it	ne
 800a956:	2000      	movne	r0, #0
 800a958:	e682      	b.n	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
    switch (PeriphClk)
 800a95a:	f1a0 0340 	sub.w	r3, r0, #64	; 0x40
 800a95e:	430b      	orrs	r3, r1
 800a960:	f000 81fd 	beq.w	800ad5e <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
 800a964:	3880      	subs	r0, #128	; 0x80
 800a966:	ea50 0301 	orrs.w	r3, r0, r1
 800a96a:	bf18      	it	ne
 800a96c:	2000      	movne	r0, #0
 800a96e:	f47f ae77 	bne.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 800a972:	4a88      	ldr	r2, [pc, #544]	; (800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a974:	f8d2 30d8 	ldr.w	r3, [r2, #216]	; 0xd8
        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 800a978:	f413 0360 	ands.w	r3, r3, #14680064	; 0xe00000
 800a97c:	f000 8161 	beq.w	800ac42 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 800a980:	6812      	ldr	r2, [r2, #0]
 800a982:	0112      	lsls	r2, r2, #4
 800a984:	d503      	bpl.n	800a98e <HAL_RCCEx_GetPeriphCLKFreq+0x3ca>
 800a986:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a98a:	f000 8449 	beq.w	800b220 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 800a98e:	4a81      	ldr	r2, [pc, #516]	; (800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a990:	6812      	ldr	r2, [r2, #0]
 800a992:	0090      	lsls	r0, r2, #2
 800a994:	d503      	bpl.n	800a99e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800a996:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a99a:	f000 8447 	beq.w	800b22c <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 800a99e:	4a7d      	ldr	r2, [pc, #500]	; (800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a9a0:	6811      	ldr	r1, [r2, #0]
 800a9a2:	0789      	lsls	r1, r1, #30
 800a9a4:	d503      	bpl.n	800a9ae <HAL_RCCEx_GetPeriphCLKFreq+0x3ea>
 800a9a6:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800a9aa:	f001 80fe 	beq.w	800bbaa <HAL_RCCEx_GetPeriphCLKFreq+0x15e6>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 800a9ae:	4a79      	ldr	r2, [pc, #484]	; (800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a9b0:	6812      	ldr	r2, [r2, #0]
 800a9b2:	0590      	lsls	r0, r2, #22
 800a9b4:	d503      	bpl.n	800a9be <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 800a9b6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a9ba:	f001 815b 	beq.w	800bc74 <HAL_RCCEx_GetPeriphCLKFreq+0x16b0>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 800a9be:	4a75      	ldr	r2, [pc, #468]	; (800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a9c0:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800a9c4:	f010 0002 	ands.w	r0, r0, #2
 800a9c8:	f43f ae4a 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800a9cc:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800a9d0:	bf14      	ite	ne
 800a9d2:	2000      	movne	r0, #0
 800a9d4:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800a9d8:	e642      	b.n	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
    switch (PeriphClk)
 800a9da:	f5a0 3380 	sub.w	r3, r0, #65536	; 0x10000
 800a9de:	430b      	orrs	r3, r1
 800a9e0:	f000 824a 	beq.w	800ae78 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
 800a9e4:	f5a0 3000 	sub.w	r0, r0, #131072	; 0x20000
 800a9e8:	ea50 0301 	orrs.w	r3, r0, r1
 800a9ec:	bf18      	it	ne
 800a9ee:	2000      	movne	r0, #0
 800a9f0:	f47f ae36 	bne.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800a9f4:	4a67      	ldr	r2, [pc, #412]	; (800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a9f6:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 800a9fa:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
        switch (srcclk)
 800a9fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800aa02:	f000 83e4 	beq.w	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xc0a>
 800aa06:	f200 8439 	bhi.w	800b27c <HAL_RCCEx_GetPeriphCLKFreq+0xcb8>
 800aa0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aa0e:	f000 81ed 	beq.w	800adec <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 800aa12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aa16:	f000 8225 	beq.w	800ae64 <HAL_RCCEx_GetPeriphCLKFreq+0x8a0>
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d07c      	beq.n	800ab18 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 800aa1e:	2000      	movs	r0, #0
 800aa20:	e61e      	b.n	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
    switch (PeriphClk)
 800aa22:	f5a0 5300 	sub.w	r3, r0, #8192	; 0x2000
 800aa26:	430b      	orrs	r3, r1
 800aa28:	f000 869b 	beq.w	800b762 <HAL_RCCEx_GetPeriphCLKFreq+0x119e>
 800aa2c:	f242 0301 	movw	r3, #8193	; 0x2001
 800aa30:	4298      	cmp	r0, r3
 800aa32:	f171 0300 	sbcs.w	r3, r1, #0
 800aa36:	d374      	bcc.n	800ab22 <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
 800aa38:	f5a0 4080 	sub.w	r0, r0, #16384	; 0x4000
 800aa3c:	ea50 0301 	orrs.w	r3, r0, r1
 800aa40:	bf18      	it	ne
 800aa42:	2000      	movne	r0, #0
 800aa44:	f47f ae0c 	bne.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800aa48:	4a52      	ldr	r2, [pc, #328]	; (800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800aa4a:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800aa4e:	f413 2340 	ands.w	r3, r3, #786432	; 0xc0000
 800aa52:	f000 80f6 	beq.w	800ac42 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 800aa56:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800aa5a:	f000 86be 	beq.w	800b7da <HAL_RCCEx_GetPeriphCLKFreq+0x1216>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 800aa5e:	6811      	ldr	r1, [r2, #0]
 800aa60:	0789      	lsls	r1, r1, #30
 800aa62:	d503      	bpl.n	800aa6c <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
 800aa64:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800aa68:	f001 8075 	beq.w	800bb56 <HAL_RCCEx_GetPeriphCLKFreq+0x1592>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 800aa6c:	4a49      	ldr	r2, [pc, #292]	; (800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800aa6e:	6810      	ldr	r0, [r2, #0]
 800aa70:	f410 7000 	ands.w	r0, r0, #512	; 0x200
 800aa74:	f43f adf4 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = CSI_VALUE;
 800aa78:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800aa7c:	4847      	ldr	r0, [pc, #284]	; (800ab9c <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 800aa7e:	bf18      	it	ne
 800aa80:	2000      	movne	r0, #0
 800aa82:	e5ed      	b.n	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
    switch (PeriphClk)
 800aa84:	2980      	cmp	r1, #128	; 0x80
 800aa86:	bf08      	it	eq
 800aa88:	4298      	cmpeq	r0, r3
 800aa8a:	f000 81d9 	beq.w	800ae40 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 800aa8e:	2300      	movs	r3, #0
 800aa90:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800aa94:	bf08      	it	eq
 800aa96:	4298      	cmpeq	r0, r3
 800aa98:	bf18      	it	ne
 800aa9a:	4618      	movne	r0, r3
 800aa9c:	f47f ade0 	bne.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 800aaa0:	493c      	ldr	r1, [pc, #240]	; (800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800aaa2:	f8d1 20dc 	ldr.w	r2, [r1, #220]	; 0xdc
 800aaa6:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
        switch (srcclk)
 800aaaa:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 800aaae:	f000 8397 	beq.w	800b1e0 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
 800aab2:	f200 83ff 	bhi.w	800b2b4 <HAL_RCCEx_GetPeriphCLKFreq+0xcf0>
 800aab6:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 800aaba:	f000 8197 	beq.w	800adec <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 800aabe:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 800aac2:	f000 81cf 	beq.w	800ae64 <HAL_RCCEx_GetPeriphCLKFreq+0x8a0>
 800aac6:	b33a      	cbz	r2, 800ab18 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 800aac8:	4618      	mov	r0, r3
 800aaca:	e5c9      	b.n	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
    switch (PeriphClk)
 800aacc:	2210      	movs	r2, #16
 800aace:	4291      	cmp	r1, r2
 800aad0:	bf08      	it	eq
 800aad2:	4298      	cmpeq	r0, r3
 800aad4:	f000 850c 	beq.w	800b4f0 <HAL_RCCEx_GetPeriphCLKFreq+0xf2c>
 800aad8:	4283      	cmp	r3, r0
 800aada:	418a      	sbcs	r2, r1
 800aadc:	d260      	bcs.n	800aba0 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>
 800aade:	2920      	cmp	r1, #32
 800aae0:	bf08      	it	eq
 800aae2:	4298      	cmpeq	r0, r3
 800aae4:	bf18      	it	ne
 800aae6:	2000      	movne	r0, #0
 800aae8:	f47f adba 	bne.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 800aaec:	4a29      	ldr	r2, [pc, #164]	; (800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800aaee:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 800aaf2:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
        switch (srcclk)
 800aaf6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800aafa:	f000 837a 	beq.w	800b1f2 <HAL_RCCEx_GetPeriphCLKFreq+0xc2e>
 800aafe:	f200 83f5 	bhi.w	800b2ec <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
 800ab02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ab06:	f000 8171 	beq.w	800adec <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 800ab0a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ab0e:	f000 81a9 	beq.w	800ae64 <HAL_RCCEx_GetPeriphCLKFreq+0x8a0>
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	f040 867a 	bne.w	800b80c <HAL_RCCEx_GetPeriphCLKFreq+0x1248>
}
 800ab18:	b005      	add	sp, #20
 800ab1a:	f85d eb04 	ldr.w	lr, [sp], #4
            frequency = HAL_RCC_GetPCLK3Freq();
 800ab1e:	f7fd bb17 	b.w	8008150 <HAL_RCC_GetPCLK3Freq>
    switch (PeriphClk)
 800ab22:	f5a0 6300 	sub.w	r3, r0, #2048	; 0x800
 800ab26:	430b      	orrs	r3, r1
 800ab28:	f000 80eb 	beq.w	800ad02 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 800ab2c:	f5a0 5080 	sub.w	r0, r0, #4096	; 0x1000
 800ab30:	ea50 0301 	orrs.w	r3, r0, r1
 800ab34:	bf18      	it	ne
 800ab36:	2000      	movne	r0, #0
 800ab38:	f47f ad92 	bne.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800ab3c:	4a15      	ldr	r2, [pc, #84]	; (800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800ab3e:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800ab42:	f013 63e0 	ands.w	r3, r3, #117440512	; 0x7000000
 800ab46:	d0e7      	beq.n	800ab18 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 800ab48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800ab4c:	f000 8368 	beq.w	800b220 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 800ab50:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ab54:	f000 836a 	beq.w	800b22c <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800ab58:	6811      	ldr	r1, [r2, #0]
 800ab5a:	0789      	lsls	r1, r1, #30
 800ab5c:	d503      	bpl.n	800ab66 <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
 800ab5e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800ab62:	f001 8076 	beq.w	800bc52 <HAL_RCCEx_GetPeriphCLKFreq+0x168e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 800ab66:	4a0b      	ldr	r2, [pc, #44]	; (800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800ab68:	6812      	ldr	r2, [r2, #0]
 800ab6a:	0592      	lsls	r2, r2, #22
 800ab6c:	d503      	bpl.n	800ab76 <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
 800ab6e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ab72:	f001 80ac 	beq.w	800bcce <HAL_RCCEx_GetPeriphCLKFreq+0x170a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800ab76:	4a07      	ldr	r2, [pc, #28]	; (800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800ab78:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800ab7c:	f010 0002 	ands.w	r0, r0, #2
 800ab80:	f43f ad6e 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800ab84:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800ab88:	bf14      	ite	ne
 800ab8a:	2000      	movne	r0, #0
 800ab8c:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800ab90:	e566      	b.n	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800ab92:	bf00      	nop
 800ab94:	44020c00 	.word	0x44020c00
 800ab98:	017d7840 	.word	0x017d7840
 800ab9c:	003d0900 	.word	0x003d0900
    switch (PeriphClk)
 800aba0:	2904      	cmp	r1, #4
 800aba2:	bf08      	it	eq
 800aba4:	4298      	cmpeq	r0, r3
 800aba6:	f000 8097 	beq.w	800acd8 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 800abaa:	2300      	movs	r3, #0
 800abac:	2908      	cmp	r1, #8
 800abae:	bf08      	it	eq
 800abb0:	4298      	cmpeq	r0, r3
 800abb2:	bf18      	it	ne
 800abb4:	4618      	movne	r0, r3
 800abb6:	f47f ad53 	bne.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 800abba:	4aad      	ldr	r2, [pc, #692]	; (800ae70 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800abbc:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 800abc0:	f8d2 20f0 	ldr.w	r2, [r2, #240]	; 0xf0
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 800abc4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 800abc8:	0790      	lsls	r0, r2, #30
 800abca:	f100 81a6 	bmi.w	800af1a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 800abce:	4aa8      	ldr	r2, [pc, #672]	; (800ae70 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800abd0:	f8d2 20f0 	ldr.w	r2, [r2, #240]	; 0xf0
 800abd4:	0111      	lsls	r1, r2, #4
 800abd6:	d502      	bpl.n	800abde <HAL_RCCEx_GetPeriphCLKFreq+0x61a>
 800abd8:	2b40      	cmp	r3, #64	; 0x40
 800abda:	f001 800a 	beq.w	800bbf2 <HAL_RCCEx_GetPeriphCLKFreq+0x162e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 800abde:	4aa4      	ldr	r2, [pc, #656]	; (800ae70 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800abe0:	6810      	ldr	r0, [r2, #0]
 800abe2:	f410 7000 	ands.w	r0, r0, #512	; 0x200
 800abe6:	f43f ad3b 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = CSI_VALUE / 122U;
 800abea:	2b80      	cmp	r3, #128	; 0x80
 800abec:	f248 0012 	movw	r0, #32786	; 0x8012
 800abf0:	bf18      	it	ne
 800abf2:	2000      	movne	r0, #0
 800abf4:	e534      	b.n	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
    switch (PeriphClk)
 800abf6:	2000      	movs	r0, #0
}
 800abf8:	b005      	add	sp, #20
 800abfa:	f85d fb04 	ldr.w	pc, [sp], #4
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800abfe:	4a9c      	ldr	r2, [pc, #624]	; (800ae70 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800ac00:	f8d2 30f0 	ldr.w	r3, [r2, #240]	; 0xf0
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800ac04:	f8d2 20f0 	ldr.w	r2, [r2, #240]	; 0xf0
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800ac08:	f403 7340 	and.w	r3, r3, #768	; 0x300
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800ac0c:	0792      	lsls	r2, r2, #30
 800ac0e:	d503      	bpl.n	800ac18 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
 800ac10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ac14:	f000 816f 	beq.w	800aef6 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800ac18:	4a95      	ldr	r2, [pc, #596]	; (800ae70 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800ac1a:	f8d2 20f0 	ldr.w	r2, [r2, #240]	; 0xf0
 800ac1e:	0110      	lsls	r0, r2, #4
 800ac20:	d503      	bpl.n	800ac2a <HAL_RCCEx_GetPeriphCLKFreq+0x666>
 800ac22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ac26:	f000 8169 	beq.w	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x938>
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 800ac2a:	4a91      	ldr	r2, [pc, #580]	; (800ae70 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800ac2c:	6810      	ldr	r0, [r2, #0]
 800ac2e:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800ac32:	d005      	beq.n	800ac40 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800ac34:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ac38:	f000 82e4 	beq.w	800b204 <HAL_RCCEx_GetPeriphCLKFreq+0xc40>
              frequency = 0U;
 800ac3c:	2000      	movs	r0, #0
 800ac3e:	4770      	bx	lr
}
 800ac40:	4770      	bx	lr
 800ac42:	b005      	add	sp, #20
 800ac44:	f85d eb04 	ldr.w	lr, [sp], #4
            frequency = HAL_RCC_GetPCLK1Freq();
 800ac48:	f7fd ba42 	b.w	80080d0 <HAL_RCC_GetPCLK1Freq>
    switch (PeriphClk)
 800ac4c:	281f      	cmp	r0, #31
 800ac4e:	f63f ad5d 	bhi.w	800a70c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 800ac52:	a301      	add	r3, pc, #4	; (adr r3, 800ac58 <HAL_RCCEx_GetPeriphCLKFreq+0x694>)
 800ac54:	f853 f020 	ldr.w	pc, [r3, r0, lsl #2]
 800ac58:	0800b127 	.word	0x0800b127
 800ac5c:	0800b061 	.word	0x0800b061
 800ac60:	0800a70d 	.word	0x0800a70d
 800ac64:	0800affd 	.word	0x0800affd
 800ac68:	0800a70d 	.word	0x0800a70d
 800ac6c:	0800a70d 	.word	0x0800a70d
 800ac70:	0800a70d 	.word	0x0800a70d
 800ac74:	0800b0bd 	.word	0x0800b0bd
 800ac78:	0800a70d 	.word	0x0800a70d
 800ac7c:	0800a70d 	.word	0x0800a70d
 800ac80:	0800a70d 	.word	0x0800a70d
 800ac84:	0800a70d 	.word	0x0800a70d
 800ac88:	0800a70d 	.word	0x0800a70d
 800ac8c:	0800a70d 	.word	0x0800a70d
 800ac90:	0800a70d 	.word	0x0800a70d
 800ac94:	0800af93 	.word	0x0800af93
 800ac98:	0800a70d 	.word	0x0800a70d
 800ac9c:	0800a70d 	.word	0x0800a70d
 800aca0:	0800a70d 	.word	0x0800a70d
 800aca4:	0800a70d 	.word	0x0800a70d
 800aca8:	0800a70d 	.word	0x0800a70d
 800acac:	0800a70d 	.word	0x0800a70d
 800acb0:	0800a70d 	.word	0x0800a70d
 800acb4:	0800a70d 	.word	0x0800a70d
 800acb8:	0800a70d 	.word	0x0800a70d
 800acbc:	0800a70d 	.word	0x0800a70d
 800acc0:	0800a70d 	.word	0x0800a70d
 800acc4:	0800a70d 	.word	0x0800a70d
 800acc8:	0800a70d 	.word	0x0800a70d
 800accc:	0800a70d 	.word	0x0800a70d
 800acd0:	0800a70d 	.word	0x0800a70d
 800acd4:	0800af29 	.word	0x0800af29
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800acd8:	4a65      	ldr	r2, [pc, #404]	; (800ae70 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800acda:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 800acde:	6812      	ldr	r2, [r2, #0]
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800ace0:	f403 7340 	and.w	r3, r3, #768	; 0x300
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 800ace4:	0390      	lsls	r0, r2, #14
 800ace6:	d502      	bpl.n	800acee <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 800ace8:	2b00      	cmp	r3, #0
 800acea:	f000 85bf 	beq.w	800b86c <HAL_RCCEx_GetPeriphCLKFreq+0x12a8>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 800acee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800acf2:	f43f adee 	beq.w	800a8d2 <HAL_RCCEx_GetPeriphCLKFreq+0x30e>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 800acf6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800acfa:	f000 8291 	beq.w	800b220 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = 0U;
 800acfe:	2000      	movs	r0, #0
 800ad00:	e4ae      	b.n	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 800ad02:	4a5b      	ldr	r2, [pc, #364]	; (800ae70 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800ad04:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 800ad08:	f013 0370 	ands.w	r3, r3, #112	; 0x70
 800ad0c:	d099      	beq.n	800ac42 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 800ad0e:	6812      	ldr	r2, [r2, #0]
 800ad10:	0112      	lsls	r2, r2, #4
 800ad12:	d502      	bpl.n	800ad1a <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 800ad14:	2b10      	cmp	r3, #16
 800ad16:	f000 8283 	beq.w	800b220 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 800ad1a:	4a55      	ldr	r2, [pc, #340]	; (800ae70 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800ad1c:	6812      	ldr	r2, [r2, #0]
 800ad1e:	0090      	lsls	r0, r2, #2
 800ad20:	d502      	bpl.n	800ad28 <HAL_RCCEx_GetPeriphCLKFreq+0x764>
 800ad22:	2b20      	cmp	r3, #32
 800ad24:	f000 8282 	beq.w	800b22c <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 800ad28:	4a51      	ldr	r2, [pc, #324]	; (800ae70 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800ad2a:	6811      	ldr	r1, [r2, #0]
 800ad2c:	0789      	lsls	r1, r1, #30
 800ad2e:	d502      	bpl.n	800ad36 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 800ad30:	2b30      	cmp	r3, #48	; 0x30
 800ad32:	f000 8709 	beq.w	800bb48 <HAL_RCCEx_GetPeriphCLKFreq+0x1584>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 800ad36:	4a4e      	ldr	r2, [pc, #312]	; (800ae70 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800ad38:	6812      	ldr	r2, [r2, #0]
 800ad3a:	0590      	lsls	r0, r2, #22
 800ad3c:	d502      	bpl.n	800ad44 <HAL_RCCEx_GetPeriphCLKFreq+0x780>
 800ad3e:	2b40      	cmp	r3, #64	; 0x40
 800ad40:	f000 87a7 	beq.w	800bc92 <HAL_RCCEx_GetPeriphCLKFreq+0x16ce>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 800ad44:	4a4a      	ldr	r2, [pc, #296]	; (800ae70 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800ad46:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800ad4a:	f010 0002 	ands.w	r0, r0, #2
 800ad4e:	f43f ac87 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800ad52:	2b50      	cmp	r3, #80	; 0x50
 800ad54:	bf14      	ite	ne
 800ad56:	2000      	movne	r0, #0
 800ad58:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800ad5c:	e480      	b.n	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 800ad5e:	4b44      	ldr	r3, [pc, #272]	; (800ae70 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800ad60:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 800ad64:	f413 13e0 	ands.w	r3, r3, #1835008	; 0x1c0000
 800ad68:	f43f af6b 	beq.w	800ac42 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 800ad6c:	4a40      	ldr	r2, [pc, #256]	; (800ae70 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800ad6e:	6812      	ldr	r2, [r2, #0]
 800ad70:	0111      	lsls	r1, r2, #4
 800ad72:	d503      	bpl.n	800ad7c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
 800ad74:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800ad78:	f000 8252 	beq.w	800b220 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 800ad7c:	4a3c      	ldr	r2, [pc, #240]	; (800ae70 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800ad7e:	6812      	ldr	r2, [r2, #0]
 800ad80:	0092      	lsls	r2, r2, #2
 800ad82:	d503      	bpl.n	800ad8c <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>
 800ad84:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800ad88:	f000 8250 	beq.w	800b22c <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 800ad8c:	4a38      	ldr	r2, [pc, #224]	; (800ae70 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800ad8e:	6811      	ldr	r1, [r2, #0]
 800ad90:	0788      	lsls	r0, r1, #30
 800ad92:	d503      	bpl.n	800ad9c <HAL_RCCEx_GetPeriphCLKFreq+0x7d8>
 800ad94:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800ad98:	f000 86eb 	beq.w	800bb72 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 800ad9c:	4a34      	ldr	r2, [pc, #208]	; (800ae70 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800ad9e:	6812      	ldr	r2, [r2, #0]
 800ada0:	0591      	lsls	r1, r2, #22
 800ada2:	d503      	bpl.n	800adac <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
 800ada4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ada8:	f000 8761 	beq.w	800bc6e <HAL_RCCEx_GetPeriphCLKFreq+0x16aa>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 800adac:	4a30      	ldr	r2, [pc, #192]	; (800ae70 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800adae:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800adb2:	f010 0002 	ands.w	r0, r0, #2
 800adb6:	f43f ac53 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800adba:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800adbe:	bf14      	ite	ne
 800adc0:	2000      	movne	r0, #0
 800adc2:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800adc6:	e44b      	b.n	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800adc8:	4a29      	ldr	r2, [pc, #164]	; (800ae70 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800adca:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
 800adce:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
        switch (srcclk)
 800add2:	2b80      	cmp	r3, #128	; 0x80
 800add4:	f000 81df 	beq.w	800b196 <HAL_RCCEx_GetPeriphCLKFreq+0xbd2>
 800add8:	f200 83a4 	bhi.w	800b524 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 800addc:	2b00      	cmp	r3, #0
 800adde:	f000 81d4 	beq.w	800b18a <HAL_RCCEx_GetPeriphCLKFreq+0xbc6>
 800ade2:	2b40      	cmp	r3, #64	; 0x40
 800ade4:	bf18      	it	ne
 800ade6:	2000      	movne	r0, #0
 800ade8:	f47f ac3a 	bne.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800adec:	a801      	add	r0, sp, #4
 800adee:	f7ff fa6d 	bl	800a2cc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800adf2:	9801      	ldr	r0, [sp, #4]
            break;
 800adf4:	e434      	b.n	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 800adf6:	4a1e      	ldr	r2, [pc, #120]	; (800ae70 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800adf8:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 800adfc:	f013 0307 	ands.w	r3, r3, #7
 800ae00:	f000 845c 	beq.w	800b6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10f8>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 800ae04:	2b01      	cmp	r3, #1
 800ae06:	f000 8598 	beq.w	800b93a <HAL_RCCEx_GetPeriphCLKFreq+0x1376>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 800ae0a:	2b02      	cmp	r3, #2
 800ae0c:	f000 8642 	beq.w	800ba94 <HAL_RCCEx_GetPeriphCLKFreq+0x14d0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800ae10:	6812      	ldr	r2, [r2, #0]
 800ae12:	0390      	lsls	r0, r2, #14
 800ae14:	d502      	bpl.n	800ae1c <HAL_RCCEx_GetPeriphCLKFreq+0x858>
 800ae16:	2b03      	cmp	r3, #3
 800ae18:	f000 8753 	beq.w	800bcc2 <HAL_RCCEx_GetPeriphCLKFreq+0x16fe>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800ae1c:	4a14      	ldr	r2, [pc, #80]	; (800ae70 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800ae1e:	6811      	ldr	r1, [r2, #0]
 800ae20:	0789      	lsls	r1, r1, #30
 800ae22:	d502      	bpl.n	800ae2a <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 800ae24:	2b04      	cmp	r3, #4
 800ae26:	f000 871b 	beq.w	800bc60 <HAL_RCCEx_GetPeriphCLKFreq+0x169c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 800ae2a:	4a11      	ldr	r2, [pc, #68]	; (800ae70 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800ae2c:	6810      	ldr	r0, [r2, #0]
 800ae2e:	f410 7000 	ands.w	r0, r0, #512	; 0x200
 800ae32:	f43f ac15 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = CSI_VALUE;
 800ae36:	2b05      	cmp	r3, #5
 800ae38:	480e      	ldr	r0, [pc, #56]	; (800ae74 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>)
 800ae3a:	bf18      	it	ne
 800ae3c:	2000      	movne	r0, #0
 800ae3e:	e40f      	b.n	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 800ae40:	4a0b      	ldr	r2, [pc, #44]	; (800ae70 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800ae42:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 800ae46:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
        switch (srcclk)
 800ae4a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800ae4e:	f000 8517 	beq.w	800b880 <HAL_RCCEx_GetPeriphCLKFreq+0x12bc>
 800ae52:	f200 81f7 	bhi.w	800b244 <HAL_RCCEx_GetPeriphCLKFreq+0xc80>
 800ae56:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800ae5a:	d0c7      	beq.n	800adec <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 800ae5c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ae60:	f040 81ea 	bne.w	800b238 <HAL_RCCEx_GetPeriphCLKFreq+0xc74>
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ae64:	a801      	add	r0, sp, #4
 800ae66:	f7ff faef 	bl	800a448 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800ae6a:	9803      	ldr	r0, [sp, #12]
            break;
 800ae6c:	f7ff bbf8 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800ae70:	44020c00 	.word	0x44020c00
 800ae74:	003d0900 	.word	0x003d0900
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 800ae78:	4a8f      	ldr	r2, [pc, #572]	; (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800ae7a:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 800ae7e:	f013 7340 	ands.w	r3, r3, #50331648	; 0x3000000
 800ae82:	f43f aede 	beq.w	800ac42 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 800ae86:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800ae8a:	f000 84a6 	beq.w	800b7da <HAL_RCCEx_GetPeriphCLKFreq+0x1216>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 800ae8e:	6810      	ldr	r0, [r2, #0]
 800ae90:	f010 0002 	ands.w	r0, r0, #2
 800ae94:	f43f abe4 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800ae98:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ae9c:	f000 8646 	beq.w	800bb2c <HAL_RCCEx_GetPeriphCLKFreq+0x1568>
          frequency = 0U;
 800aea0:	2000      	movs	r0, #0
 800aea2:	f7ff bbdd 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800aea6:	4a84      	ldr	r2, [pc, #528]	; (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800aea8:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800aeac:	6812      	ldr	r2, [r2, #0]
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800aeae:	f003 0330 	and.w	r3, r3, #48	; 0x30
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800aeb2:	0492      	lsls	r2, r2, #18
 800aeb4:	d502      	bpl.n	800aebc <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	f000 84df 	beq.w	800b87a <HAL_RCCEx_GetPeriphCLKFreq+0x12b6>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 800aebc:	4a7e      	ldr	r2, [pc, #504]	; (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800aebe:	6812      	ldr	r2, [r2, #0]
 800aec0:	0190      	lsls	r0, r2, #6
 800aec2:	d502      	bpl.n	800aeca <HAL_RCCEx_GetPeriphCLKFreq+0x906>
 800aec4:	2b10      	cmp	r3, #16
 800aec6:	f43f ad04 	beq.w	800a8d2 <HAL_RCCEx_GetPeriphCLKFreq+0x30e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 800aeca:	4a7b      	ldr	r2, [pc, #492]	; (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800aecc:	f8d2 20f0 	ldr.w	r2, [r2, #240]	; 0xf0
 800aed0:	0791      	lsls	r1, r2, #30
 800aed2:	d502      	bpl.n	800aeda <HAL_RCCEx_GetPeriphCLKFreq+0x916>
 800aed4:	2b20      	cmp	r3, #32
 800aed6:	f000 86b8 	beq.w	800bc4a <HAL_RCCEx_GetPeriphCLKFreq+0x1686>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800aeda:	4a77      	ldr	r2, [pc, #476]	; (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800aedc:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800aee0:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800aee4:	f43f abbc 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = LSI_VALUE;
 800aee8:	2b30      	cmp	r3, #48	; 0x30
 800aeea:	bf14      	ite	ne
 800aeec:	2000      	movne	r0, #0
 800aeee:	f44f 40fa 	moveq.w	r0, #32000	; 0x7d00
 800aef2:	f7ff bbb5 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800aef6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800aefa:	4770      	bx	lr
      frequency = LSI_VALUE;
 800aefc:	f44f 40fa 	mov.w	r0, #32000	; 0x7d00
 800af00:	4770      	bx	lr
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 800af02:	4b6d      	ldr	r3, [pc, #436]	; (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800af04:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 800af08:	0619      	lsls	r1, r3, #24
 800af0a:	f57f ace2 	bpl.w	800a8d2 <HAL_RCCEx_GetPeriphCLKFreq+0x30e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af0e:	a801      	add	r0, sp, #4
 800af10:	f7ff f9dc 	bl	800a2cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800af14:	9803      	ldr	r0, [sp, #12]
 800af16:	f7ff bba3 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	f47f ae57 	bne.w	800abce <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = LSE_VALUE;
 800af20:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800af24:	f7ff bb9c 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 800af28:	4a63      	ldr	r2, [pc, #396]	; (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800af2a:	f8d2 30d8 	ldr.w	r3, [r2, #216]	; 0xd8
        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 800af2e:	f413 3360 	ands.w	r3, r3, #229376	; 0x38000
 800af32:	f43f ae86 	beq.w	800ac42 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 800af36:	6812      	ldr	r2, [r2, #0]
 800af38:	0112      	lsls	r2, r2, #4
 800af3a:	d503      	bpl.n	800af44 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800af3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800af40:	f000 816e 	beq.w	800b220 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 800af44:	4a5c      	ldr	r2, [pc, #368]	; (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800af46:	6812      	ldr	r2, [r2, #0]
 800af48:	0090      	lsls	r0, r2, #2
 800af4a:	d503      	bpl.n	800af54 <HAL_RCCEx_GetPeriphCLKFreq+0x990>
 800af4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800af50:	f000 816c 	beq.w	800b22c <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 800af54:	4a58      	ldr	r2, [pc, #352]	; (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800af56:	6811      	ldr	r1, [r2, #0]
 800af58:	0789      	lsls	r1, r1, #30
 800af5a:	d503      	bpl.n	800af64 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>
 800af5c:	f5b3 3fc0 	cmp.w	r3, #98304	; 0x18000
 800af60:	f000 85dd 	beq.w	800bb1e <HAL_RCCEx_GetPeriphCLKFreq+0x155a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 800af64:	4a54      	ldr	r2, [pc, #336]	; (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800af66:	6812      	ldr	r2, [r2, #0]
 800af68:	0590      	lsls	r0, r2, #22
 800af6a:	d503      	bpl.n	800af74 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
 800af6c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800af70:	f000 86a1 	beq.w	800bcb6 <HAL_RCCEx_GetPeriphCLKFreq+0x16f2>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 800af74:	4a50      	ldr	r2, [pc, #320]	; (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800af76:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800af7a:	f010 0002 	ands.w	r0, r0, #2
 800af7e:	f43f ab6f 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800af82:	f5b3 3f20 	cmp.w	r3, #163840	; 0x28000
 800af86:	bf14      	ite	ne
 800af88:	2000      	movne	r0, #0
 800af8a:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800af8e:	f7ff bb67 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800af92:	4a49      	ldr	r2, [pc, #292]	; (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800af94:	f8d2 30d8 	ldr.w	r3, [r2, #216]	; 0xd8
        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800af98:	f413 43e0 	ands.w	r3, r3, #28672	; 0x7000
 800af9c:	f43f ae51 	beq.w	800ac42 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 800afa0:	6812      	ldr	r2, [r2, #0]
 800afa2:	0111      	lsls	r1, r2, #4
 800afa4:	d503      	bpl.n	800afae <HAL_RCCEx_GetPeriphCLKFreq+0x9ea>
 800afa6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800afaa:	f000 8139 	beq.w	800b220 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 800afae:	4a42      	ldr	r2, [pc, #264]	; (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800afb0:	6812      	ldr	r2, [r2, #0]
 800afb2:	0092      	lsls	r2, r2, #2
 800afb4:	d503      	bpl.n	800afbe <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
 800afb6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800afba:	f000 8137 	beq.w	800b22c <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 800afbe:	4a3e      	ldr	r2, [pc, #248]	; (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800afc0:	6811      	ldr	r1, [r2, #0]
 800afc2:	0788      	lsls	r0, r1, #30
 800afc4:	d503      	bpl.n	800afce <HAL_RCCEx_GetPeriphCLKFreq+0xa0a>
 800afc6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800afca:	f000 8622 	beq.w	800bc12 <HAL_RCCEx_GetPeriphCLKFreq+0x164e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 800afce:	4a3a      	ldr	r2, [pc, #232]	; (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800afd0:	6812      	ldr	r2, [r2, #0]
 800afd2:	0591      	lsls	r1, r2, #22
 800afd4:	d503      	bpl.n	800afde <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 800afd6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800afda:	f000 8666 	beq.w	800bcaa <HAL_RCCEx_GetPeriphCLKFreq+0x16e6>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 800afde:	4a36      	ldr	r2, [pc, #216]	; (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800afe0:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800afe4:	f010 0002 	ands.w	r0, r0, #2
 800afe8:	f43f ab3a 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800afec:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 800aff0:	bf14      	ite	ne
 800aff2:	2000      	movne	r0, #0
 800aff4:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800aff8:	f7ff bb32 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800affc:	4a2e      	ldr	r2, [pc, #184]	; (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800affe:	f8d2 30d8 	ldr.w	r3, [r2, #216]	; 0xd8
        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800b002:	f413 73e0 	ands.w	r3, r3, #448	; 0x1c0
 800b006:	f43f ae1c 	beq.w	800ac42 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 800b00a:	6812      	ldr	r2, [r2, #0]
 800b00c:	0111      	lsls	r1, r2, #4
 800b00e:	d502      	bpl.n	800b016 <HAL_RCCEx_GetPeriphCLKFreq+0xa52>
 800b010:	2b40      	cmp	r3, #64	; 0x40
 800b012:	f000 8105 	beq.w	800b220 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 800b016:	4a28      	ldr	r2, [pc, #160]	; (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800b018:	6812      	ldr	r2, [r2, #0]
 800b01a:	0092      	lsls	r2, r2, #2
 800b01c:	d502      	bpl.n	800b024 <HAL_RCCEx_GetPeriphCLKFreq+0xa60>
 800b01e:	2b80      	cmp	r3, #128	; 0x80
 800b020:	f000 8104 	beq.w	800b22c <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 800b024:	4a24      	ldr	r2, [pc, #144]	; (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800b026:	6811      	ldr	r1, [r2, #0]
 800b028:	0788      	lsls	r0, r1, #30
 800b02a:	d502      	bpl.n	800b032 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
 800b02c:	2bc0      	cmp	r3, #192	; 0xc0
 800b02e:	f000 85f7 	beq.w	800bc20 <HAL_RCCEx_GetPeriphCLKFreq+0x165c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 800b032:	4a21      	ldr	r2, [pc, #132]	; (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800b034:	6812      	ldr	r2, [r2, #0]
 800b036:	0591      	lsls	r1, r2, #22
 800b038:	d503      	bpl.n	800b042 <HAL_RCCEx_GetPeriphCLKFreq+0xa7e>
 800b03a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b03e:	f000 861f 	beq.w	800bc80 <HAL_RCCEx_GetPeriphCLKFreq+0x16bc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800b042:	4a1d      	ldr	r2, [pc, #116]	; (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800b044:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800b048:	f010 0002 	ands.w	r0, r0, #2
 800b04c:	f43f ab08 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800b050:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800b054:	bf14      	ite	ne
 800b056:	2000      	movne	r0, #0
 800b058:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800b05c:	f7ff bb00 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800b060:	4a15      	ldr	r2, [pc, #84]	; (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800b062:	f8d2 30d8 	ldr.w	r3, [r2, #216]	; 0xd8
        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800b066:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 800b06a:	f43f adea 	beq.w	800ac42 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 800b06e:	6812      	ldr	r2, [r2, #0]
 800b070:	0110      	lsls	r0, r2, #4
 800b072:	d502      	bpl.n	800b07a <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 800b074:	2b08      	cmp	r3, #8
 800b076:	f000 80d3 	beq.w	800b220 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 800b07a:	2b10      	cmp	r3, #16
 800b07c:	f000 80d6 	beq.w	800b22c <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800b080:	4a0d      	ldr	r2, [pc, #52]	; (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800b082:	6811      	ldr	r1, [r2, #0]
 800b084:	0789      	lsls	r1, r1, #30
 800b086:	d502      	bpl.n	800b08e <HAL_RCCEx_GetPeriphCLKFreq+0xaca>
 800b088:	2b18      	cmp	r3, #24
 800b08a:	f000 85d7 	beq.w	800bc3c <HAL_RCCEx_GetPeriphCLKFreq+0x1678>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 800b08e:	4a0a      	ldr	r2, [pc, #40]	; (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800b090:	6812      	ldr	r2, [r2, #0]
 800b092:	0590      	lsls	r0, r2, #22
 800b094:	d502      	bpl.n	800b09c <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
 800b096:	2b20      	cmp	r3, #32
 800b098:	f000 8616 	beq.w	800bcc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1704>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800b09c:	4a06      	ldr	r2, [pc, #24]	; (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800b09e:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800b0a2:	f010 0002 	ands.w	r0, r0, #2
 800b0a6:	f43f aadb 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800b0aa:	2b28      	cmp	r3, #40	; 0x28
 800b0ac:	bf14      	ite	ne
 800b0ae:	2000      	movne	r0, #0
 800b0b0:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800b0b4:	f7ff bad4 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b0b8:	44020c00 	.word	0x44020c00
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800b0bc:	4aa7      	ldr	r2, [pc, #668]	; (800b35c <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800b0be:	f8d2 30d8 	ldr.w	r3, [r2, #216]	; 0xd8
        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 800b0c2:	f413 6360 	ands.w	r3, r3, #3584	; 0xe00
 800b0c6:	f43f adbc 	beq.w	800ac42 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 800b0ca:	6812      	ldr	r2, [r2, #0]
 800b0cc:	0112      	lsls	r2, r2, #4
 800b0ce:	d503      	bpl.n	800b0d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb14>
 800b0d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b0d4:	f000 80a4 	beq.w	800b220 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 800b0d8:	4aa0      	ldr	r2, [pc, #640]	; (800b35c <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800b0da:	6812      	ldr	r2, [r2, #0]
 800b0dc:	0090      	lsls	r0, r2, #2
 800b0de:	d503      	bpl.n	800b0e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 800b0e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b0e4:	f000 80a2 	beq.w	800b22c <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 800b0e8:	4a9c      	ldr	r2, [pc, #624]	; (800b35c <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800b0ea:	6811      	ldr	r1, [r2, #0]
 800b0ec:	0789      	lsls	r1, r1, #30
 800b0ee:	d503      	bpl.n	800b0f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb34>
 800b0f0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800b0f4:	f000 859b 	beq.w	800bc2e <HAL_RCCEx_GetPeriphCLKFreq+0x166a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 800b0f8:	4a98      	ldr	r2, [pc, #608]	; (800b35c <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800b0fa:	6812      	ldr	r2, [r2, #0]
 800b0fc:	0590      	lsls	r0, r2, #22
 800b0fe:	d503      	bpl.n	800b108 <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
 800b100:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b104:	f000 85bf 	beq.w	800bc86 <HAL_RCCEx_GetPeriphCLKFreq+0x16c2>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 800b108:	4a94      	ldr	r2, [pc, #592]	; (800b35c <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800b10a:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800b10e:	f010 0002 	ands.w	r0, r0, #2
 800b112:	f43f aaa5 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800b116:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 800b11a:	bf14      	ite	ne
 800b11c:	2000      	movne	r0, #0
 800b11e:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800b122:	f7ff ba9d 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800b126:	4a8d      	ldr	r2, [pc, #564]	; (800b35c <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800b128:	f8d2 30d8 	ldr.w	r3, [r2, #216]	; 0xd8
        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800b12c:	f013 0307 	ands.w	r3, r3, #7
 800b130:	d026      	beq.n	800b180 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 800b132:	6812      	ldr	r2, [r2, #0]
 800b134:	0112      	lsls	r2, r2, #4
 800b136:	d501      	bpl.n	800b13c <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
 800b138:	2b01      	cmp	r3, #1
 800b13a:	d071      	beq.n	800b220 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 800b13c:	4a87      	ldr	r2, [pc, #540]	; (800b35c <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800b13e:	6812      	ldr	r2, [r2, #0]
 800b140:	0090      	lsls	r0, r2, #2
 800b142:	d501      	bpl.n	800b148 <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
 800b144:	2b02      	cmp	r3, #2
 800b146:	d071      	beq.n	800b22c <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 800b148:	4a84      	ldr	r2, [pc, #528]	; (800b35c <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800b14a:	6811      	ldr	r1, [r2, #0]
 800b14c:	0789      	lsls	r1, r1, #30
 800b14e:	d502      	bpl.n	800b156 <HAL_RCCEx_GetPeriphCLKFreq+0xb92>
 800b150:	2b03      	cmp	r3, #3
 800b152:	f000 8507 	beq.w	800bb64 <HAL_RCCEx_GetPeriphCLKFreq+0x15a0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 800b156:	4a81      	ldr	r2, [pc, #516]	; (800b35c <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800b158:	6812      	ldr	r2, [r2, #0]
 800b15a:	0592      	lsls	r2, r2, #22
 800b15c:	d502      	bpl.n	800b164 <HAL_RCCEx_GetPeriphCLKFreq+0xba0>
 800b15e:	2b04      	cmp	r3, #4
 800b160:	f000 859d 	beq.w	800bc9e <HAL_RCCEx_GetPeriphCLKFreq+0x16da>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800b164:	4a7d      	ldr	r2, [pc, #500]	; (800b35c <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800b166:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800b16a:	f010 0002 	ands.w	r0, r0, #2
 800b16e:	f43f aa77 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800b172:	2b05      	cmp	r3, #5
 800b174:	bf14      	ite	ne
 800b176:	2000      	movne	r0, #0
 800b178:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800b17c:	f7ff ba70 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
}
 800b180:	b005      	add	sp, #20
 800b182:	f85d eb04 	ldr.w	lr, [sp], #4
          frequency = HAL_RCC_GetPCLK2Freq();
 800b186:	f7fc bfc3 	b.w	8008110 <HAL_RCC_GetPCLK2Freq>
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b18a:	a801      	add	r0, sp, #4
 800b18c:	f7fe ffe0 	bl	800a150 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800b190:	9802      	ldr	r0, [sp, #8]
            break;
 800b192:	f7ff ba65 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b196:	a801      	add	r0, sp, #4
 800b198:	f7ff f956 	bl	800a448 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800b19c:	9801      	ldr	r0, [sp, #4]
            break;
 800b19e:	f7ff ba5f 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            frequency = EXTERNAL_CLOCK_VALUE;
 800b1a2:	486f      	ldr	r0, [pc, #444]	; (800b360 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 800b1a4:	f7ff ba5c 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b1a8:	4a6c      	ldr	r2, [pc, #432]	; (800b35c <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800b1aa:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b1ae:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b1b0:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b1b4:	0789      	lsls	r1, r1, #30
 800b1b6:	f140 83da 	bpl.w	800b96e <HAL_RCCEx_GetPeriphCLKFreq+0x13aa>
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	f040 83d7 	bne.w	800b96e <HAL_RCCEx_GetPeriphCLKFreq+0x13aa>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b1c0:	6813      	ldr	r3, [r2, #0]
 800b1c2:	4868      	ldr	r0, [pc, #416]	; (800b364 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 800b1c4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b1c8:	40d8      	lsrs	r0, r3
 800b1ca:	f7ff ba49 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b1ce:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
      frequency = LSE_VALUE;
 800b1d2:	f010 0002 	ands.w	r0, r0, #2
 800b1d6:	bf18      	it	ne
 800b1d8:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 800b1dc:	f7ff ba40 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b1e0:	f8d1 00f0 	ldr.w	r0, [r1, #240]	; 0xf0
      frequency = LSE_VALUE;
 800b1e4:	f010 0002 	ands.w	r0, r0, #2
 800b1e8:	bf18      	it	ne
 800b1ea:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 800b1ee:	f7ff ba37 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b1f2:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
      frequency = LSE_VALUE;
 800b1f6:	f010 0002 	ands.w	r0, r0, #2
 800b1fa:	bf18      	it	ne
 800b1fc:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 800b200:	f7ff ba2e 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800b204:	69d3      	ldr	r3, [r2, #28]
 800b206:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 800b20a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b20e:	f4ff ad15 	bcc.w	800ac3c <HAL_RCCEx_GetPeriphCLKFreq+0x678>
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 800b212:	69d0      	ldr	r0, [r2, #28]
 800b214:	4b53      	ldr	r3, [pc, #332]	; (800b364 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 800b216:	f3c0 2005 	ubfx	r0, r0, #8, #6
 800b21a:	fbb3 f0f0 	udiv	r0, r3, r0
 800b21e:	4770      	bx	lr
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b220:	a801      	add	r0, sp, #4
 800b222:	f7ff f853 	bl	800a2cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b226:	9802      	ldr	r0, [sp, #8]
 800b228:	f7ff ba1a 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b22c:	a801      	add	r0, sp, #4
 800b22e:	f7ff f90b 	bl	800a448 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b232:	9802      	ldr	r0, [sp, #8]
 800b234:	f7ff ba14 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b238:	2b00      	cmp	r3, #0
 800b23a:	f43f ac6d 	beq.w	800ab18 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 800b23e:	2000      	movs	r0, #0
 800b240:	f7ff ba0e 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b244:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b248:	f000 832c 	beq.w	800b8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x12e0>
 800b24c:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800b250:	bf18      	it	ne
 800b252:	2000      	movne	r0, #0
 800b254:	f47f aa04 	bne.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b258:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b25c:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b25e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b262:	0789      	lsls	r1, r1, #30
 800b264:	f140 83ec 	bpl.w	800ba40 <HAL_RCCEx_GetPeriphCLKFreq+0x147c>
 800b268:	2b00      	cmp	r3, #0
 800b26a:	f040 83e9 	bne.w	800ba40 <HAL_RCCEx_GetPeriphCLKFreq+0x147c>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b26e:	6813      	ldr	r3, [r2, #0]
 800b270:	483c      	ldr	r0, [pc, #240]	; (800b364 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 800b272:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b276:	40d8      	lsrs	r0, r3
 800b278:	f7ff b9f2 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b27c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b280:	f000 8307 	beq.w	800b892 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 800b284:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800b288:	bf18      	it	ne
 800b28a:	2000      	movne	r0, #0
 800b28c:	f47f a9e8 	bne.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b290:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b294:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b296:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b29a:	0789      	lsls	r1, r1, #30
 800b29c:	f140 83bb 	bpl.w	800ba16 <HAL_RCCEx_GetPeriphCLKFreq+0x1452>
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	f040 83b8 	bne.w	800ba16 <HAL_RCCEx_GetPeriphCLKFreq+0x1452>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b2a6:	6813      	ldr	r3, [r2, #0]
 800b2a8:	482e      	ldr	r0, [pc, #184]	; (800b364 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 800b2aa:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b2ae:	40d8      	lsrs	r0, r3
 800b2b0:	f7ff b9d6 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b2b4:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800b2b8:	f000 82fd 	beq.w	800b8b6 <HAL_RCCEx_GetPeriphCLKFreq+0x12f2>
 800b2bc:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800b2c0:	bf18      	it	ne
 800b2c2:	4618      	movne	r0, r3
 800b2c4:	f47f a9cc 	bne.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b2c8:	f8d1 30e8 	ldr.w	r3, [r1, #232]	; 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b2cc:	680a      	ldr	r2, [r1, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b2ce:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b2d2:	0790      	lsls	r0, r2, #30
 800b2d4:	f140 83f9 	bpl.w	800baca <HAL_RCCEx_GetPeriphCLKFreq+0x1506>
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	f040 83f6 	bne.w	800baca <HAL_RCCEx_GetPeriphCLKFreq+0x1506>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b2de:	680b      	ldr	r3, [r1, #0]
 800b2e0:	4820      	ldr	r0, [pc, #128]	; (800b364 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 800b2e2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b2e6:	40d8      	lsrs	r0, r3
 800b2e8:	f7ff b9ba 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b2ec:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b2f0:	f000 82ea 	beq.w	800b8c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1304>
 800b2f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b2f8:	bf18      	it	ne
 800b2fa:	2000      	movne	r0, #0
 800b2fc:	f47f a9b0 	bne.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b300:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b304:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b306:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b30a:	0789      	lsls	r1, r1, #30
 800b30c:	f140 83f2 	bpl.w	800baf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1530>
 800b310:	2b00      	cmp	r3, #0
 800b312:	f040 83ef 	bne.w	800baf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1530>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b316:	6813      	ldr	r3, [r2, #0]
 800b318:	4812      	ldr	r0, [pc, #72]	; (800b364 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 800b31a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b31e:	40d8      	lsrs	r0, r3
 800b320:	f7ff b99e 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b324:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b328:	f000 826d 	beq.w	800b806 <HAL_RCCEx_GetPeriphCLKFreq+0x1242>
 800b32c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b330:	bf18      	it	ne
 800b332:	2000      	movne	r0, #0
 800b334:	f47f a994 	bne.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b338:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b33c:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b33e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b342:	0789      	lsls	r1, r1, #30
 800b344:	f140 82fe 	bpl.w	800b944 <HAL_RCCEx_GetPeriphCLKFreq+0x1380>
 800b348:	2b00      	cmp	r3, #0
 800b34a:	f040 82fb 	bne.w	800b944 <HAL_RCCEx_GetPeriphCLKFreq+0x1380>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b34e:	6813      	ldr	r3, [r2, #0]
 800b350:	4804      	ldr	r0, [pc, #16]	; (800b364 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 800b352:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b356:	40d8      	lsrs	r0, r3
 800b358:	f7ff b982 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b35c:	44020c00 	.word	0x44020c00
 800b360:	00bb8000 	.word	0x00bb8000
 800b364:	017d7840 	.word	0x017d7840
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800b368:	4ba1      	ldr	r3, [pc, #644]	; (800b5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b36a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b36e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b372:	2b20      	cmp	r3, #32
 800b374:	d844      	bhi.n	800b400 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>
 800b376:	a201      	add	r2, pc, #4	; (adr r2, 800b37c <HAL_RCCEx_GetPeriphCLKFreq+0xdb8>)
 800b378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b37c:	0800b18b 	.word	0x0800b18b
 800b380:	0800b401 	.word	0x0800b401
 800b384:	0800b401 	.word	0x0800b401
 800b388:	0800b401 	.word	0x0800b401
 800b38c:	0800b401 	.word	0x0800b401
 800b390:	0800b401 	.word	0x0800b401
 800b394:	0800b401 	.word	0x0800b401
 800b398:	0800b401 	.word	0x0800b401
 800b39c:	0800aded 	.word	0x0800aded
 800b3a0:	0800b401 	.word	0x0800b401
 800b3a4:	0800b401 	.word	0x0800b401
 800b3a8:	0800b401 	.word	0x0800b401
 800b3ac:	0800b401 	.word	0x0800b401
 800b3b0:	0800b401 	.word	0x0800b401
 800b3b4:	0800b401 	.word	0x0800b401
 800b3b8:	0800b401 	.word	0x0800b401
 800b3bc:	0800b197 	.word	0x0800b197
 800b3c0:	0800b401 	.word	0x0800b401
 800b3c4:	0800b401 	.word	0x0800b401
 800b3c8:	0800b401 	.word	0x0800b401
 800b3cc:	0800b401 	.word	0x0800b401
 800b3d0:	0800b401 	.word	0x0800b401
 800b3d4:	0800b401 	.word	0x0800b401
 800b3d8:	0800b401 	.word	0x0800b401
 800b3dc:	0800b42d 	.word	0x0800b42d
 800b3e0:	0800b401 	.word	0x0800b401
 800b3e4:	0800b401 	.word	0x0800b401
 800b3e8:	0800b401 	.word	0x0800b401
 800b3ec:	0800b401 	.word	0x0800b401
 800b3f0:	0800b401 	.word	0x0800b401
 800b3f4:	0800b401 	.word	0x0800b401
 800b3f8:	0800b401 	.word	0x0800b401
 800b3fc:	0800b407 	.word	0x0800b407
 800b400:	2000      	movs	r0, #0
 800b402:	f7ff b92d 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b406:	4a7a      	ldr	r2, [pc, #488]	; (800b5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b408:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b40c:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b40e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b412:	0789      	lsls	r1, r1, #30
 800b414:	f140 82ea 	bpl.w	800b9ec <HAL_RCCEx_GetPeriphCLKFreq+0x1428>
 800b418:	2b00      	cmp	r3, #0
 800b41a:	f040 82e7 	bne.w	800b9ec <HAL_RCCEx_GetPeriphCLKFreq+0x1428>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b41e:	6813      	ldr	r3, [r2, #0]
 800b420:	4874      	ldr	r0, [pc, #464]	; (800b5f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1030>)
 800b422:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b426:	40d8      	lsrs	r0, r3
 800b428:	f7ff b91a 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            frequency = EXTERNAL_CLOCK_VALUE;
 800b42c:	4872      	ldr	r0, [pc, #456]	; (800b5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>)
 800b42e:	f7ff b917 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800b432:	4a6f      	ldr	r2, [pc, #444]	; (800b5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b434:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
 800b438:	f403 1360 	and.w	r3, r3, #3670016	; 0x380000
        switch (srcclk)
 800b43c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b440:	f43f aea9 	beq.w	800b196 <HAL_RCCEx_GetPeriphCLKFreq+0xbd2>
 800b444:	f200 8174 	bhi.w	800b730 <HAL_RCCEx_GetPeriphCLKFreq+0x116c>
 800b448:	2b00      	cmp	r3, #0
 800b44a:	f43f ae9e 	beq.w	800b18a <HAL_RCCEx_GetPeriphCLKFreq+0xbc6>
 800b44e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800b452:	bf18      	it	ne
 800b454:	2000      	movne	r0, #0
 800b456:	f43f acc9 	beq.w	800adec <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 800b45a:	f7ff b901 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800b45e:	4a64      	ldr	r2, [pc, #400]	; (800b5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b460:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 800b464:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
        switch (srcclk)
 800b468:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b46c:	f000 825c 	beq.w	800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x1364>
 800b470:	f200 8196 	bhi.w	800b7a0 <HAL_RCCEx_GetPeriphCLKFreq+0x11dc>
 800b474:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b478:	f43f acb8 	beq.w	800adec <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 800b47c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b480:	f43f acf0 	beq.w	800ae64 <HAL_RCCEx_GetPeriphCLKFreq+0x8a0>
 800b484:	2b00      	cmp	r3, #0
 800b486:	f43f abdc 	beq.w	800ac42 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
 800b48a:	2000      	movs	r0, #0
 800b48c:	f7ff b8e8 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 800b490:	4a57      	ldr	r2, [pc, #348]	; (800b5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b492:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 800b496:	f013 0307 	ands.w	r3, r3, #7
 800b49a:	f43f abd2 	beq.w	800ac42 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 800b49e:	6812      	ldr	r2, [r2, #0]
 800b4a0:	0111      	lsls	r1, r2, #4
 800b4a2:	d502      	bpl.n	800b4aa <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
 800b4a4:	2b01      	cmp	r3, #1
 800b4a6:	f43f aebb 	beq.w	800b220 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 800b4aa:	4a51      	ldr	r2, [pc, #324]	; (800b5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b4ac:	6812      	ldr	r2, [r2, #0]
 800b4ae:	0092      	lsls	r2, r2, #2
 800b4b0:	d502      	bpl.n	800b4b8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 800b4b2:	2b02      	cmp	r3, #2
 800b4b4:	f43f aeba 	beq.w	800b22c <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 800b4b8:	4a4d      	ldr	r2, [pc, #308]	; (800b5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b4ba:	6811      	ldr	r1, [r2, #0]
 800b4bc:	0788      	lsls	r0, r1, #30
 800b4be:	d502      	bpl.n	800b4c6 <HAL_RCCEx_GetPeriphCLKFreq+0xf02>
 800b4c0:	2b03      	cmp	r3, #3
 800b4c2:	f000 833a 	beq.w	800bb3a <HAL_RCCEx_GetPeriphCLKFreq+0x1576>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 800b4c6:	4a4a      	ldr	r2, [pc, #296]	; (800b5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b4c8:	6812      	ldr	r2, [r2, #0]
 800b4ca:	0591      	lsls	r1, r2, #22
 800b4cc:	d502      	bpl.n	800b4d4 <HAL_RCCEx_GetPeriphCLKFreq+0xf10>
 800b4ce:	2b04      	cmp	r3, #4
 800b4d0:	f000 83ee 	beq.w	800bcb0 <HAL_RCCEx_GetPeriphCLKFreq+0x16ec>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 800b4d4:	4a46      	ldr	r2, [pc, #280]	; (800b5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b4d6:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800b4da:	f010 0002 	ands.w	r0, r0, #2
 800b4de:	f43f a8bf 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800b4e2:	2b05      	cmp	r3, #5
 800b4e4:	bf14      	ite	ne
 800b4e6:	2000      	movne	r0, #0
 800b4e8:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800b4ec:	f7ff b8b8 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 800b4f0:	4a3f      	ldr	r2, [pc, #252]	; (800b5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b4f2:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
 800b4f6:	f003 0330 	and.w	r3, r3, #48	; 0x30
        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 800b4fa:	2b10      	cmp	r3, #16
 800b4fc:	f43f a9e9 	beq.w	800a8d2 <HAL_RCCEx_GetPeriphCLKFreq+0x30e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 800b500:	6812      	ldr	r2, [r2, #0]
 800b502:	0092      	lsls	r2, r2, #2
 800b504:	d502      	bpl.n	800b50c <HAL_RCCEx_GetPeriphCLKFreq+0xf48>
 800b506:	2b20      	cmp	r3, #32
 800b508:	f43f ae90 	beq.w	800b22c <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800b50c:	4a38      	ldr	r2, [pc, #224]	; (800b5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b50e:	6810      	ldr	r0, [r2, #0]
 800b510:	f410 5000 	ands.w	r0, r0, #8192	; 0x2000
 800b514:	f43f a8a4 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = HSI48_VALUE;
 800b518:	2b30      	cmp	r3, #48	; 0x30
 800b51a:	4838      	ldr	r0, [pc, #224]	; (800b5fc <HAL_RCCEx_GetPeriphCLKFreq+0x1038>)
 800b51c:	bf18      	it	ne
 800b51e:	2000      	movne	r0, #0
 800b520:	f7ff b89e 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b524:	2bc0      	cmp	r3, #192	; 0xc0
 800b526:	f000 816b 	beq.w	800b800 <HAL_RCCEx_GetPeriphCLKFreq+0x123c>
 800b52a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b52e:	f040 83f8 	bne.w	800bd22 <HAL_RCCEx_GetPeriphCLKFreq+0x175e>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b532:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b536:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b538:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b53c:	0788      	lsls	r0, r1, #30
 800b53e:	f140 822b 	bpl.w	800b998 <HAL_RCCEx_GetPeriphCLKFreq+0x13d4>
 800b542:	2b00      	cmp	r3, #0
 800b544:	f040 8228 	bne.w	800b998 <HAL_RCCEx_GetPeriphCLKFreq+0x13d4>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b548:	6813      	ldr	r3, [r2, #0]
 800b54a:	482a      	ldr	r0, [pc, #168]	; (800b5f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1030>)
 800b54c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b550:	40d8      	lsrs	r0, r3
 800b552:	f7ff b885 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 800b556:	4a26      	ldr	r2, [pc, #152]	; (800b5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b558:	f8d2 30d8 	ldr.w	r3, [r2, #216]	; 0xd8
        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 800b55c:	f013 63e0 	ands.w	r3, r3, #117440512	; 0x7000000
 800b560:	f43f ab6f 	beq.w	800ac42 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 800b564:	6812      	ldr	r2, [r2, #0]
 800b566:	0111      	lsls	r1, r2, #4
 800b568:	d503      	bpl.n	800b572 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 800b56a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b56e:	f43f ae57 	beq.w	800b220 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 800b572:	4a1f      	ldr	r2, [pc, #124]	; (800b5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b574:	6812      	ldr	r2, [r2, #0]
 800b576:	0092      	lsls	r2, r2, #2
 800b578:	d503      	bpl.n	800b582 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 800b57a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b57e:	f43f ae55 	beq.w	800b22c <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 800b582:	4a1b      	ldr	r2, [pc, #108]	; (800b5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b584:	6811      	ldr	r1, [r2, #0]
 800b586:	0788      	lsls	r0, r1, #30
 800b588:	d503      	bpl.n	800b592 <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 800b58a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800b58e:	f000 8339 	beq.w	800bc04 <HAL_RCCEx_GetPeriphCLKFreq+0x1640>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 800b592:	4a17      	ldr	r2, [pc, #92]	; (800b5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b594:	6812      	ldr	r2, [r2, #0]
 800b596:	0591      	lsls	r1, r2, #22
 800b598:	d503      	bpl.n	800b5a2 <HAL_RCCEx_GetPeriphCLKFreq+0xfde>
 800b59a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b59e:	f000 8381 	beq.w	800bca4 <HAL_RCCEx_GetPeriphCLKFreq+0x16e0>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 800b5a2:	4a13      	ldr	r2, [pc, #76]	; (800b5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b5a4:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800b5a8:	f010 0002 	ands.w	r0, r0, #2
 800b5ac:	f43f a858 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800b5b0:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800b5b4:	bf14      	ite	ne
 800b5b6:	2000      	movne	r0, #0
 800b5b8:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800b5bc:	f7ff b850 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 800b5c0:	4a0b      	ldr	r2, [pc, #44]	; (800b5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b5c2:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 800b5c6:	f403 03e0 	and.w	r3, r3, #7340032	; 0x700000
        switch (srcclk)
 800b5ca:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b5ce:	f000 8199 	beq.w	800b904 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
 800b5d2:	d848      	bhi.n	800b666 <HAL_RCCEx_GetPeriphCLKFreq+0x10a2>
 800b5d4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b5d8:	f43f ac08 	beq.w	800adec <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 800b5dc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b5e0:	f43f ac40 	beq.w	800ae64 <HAL_RCCEx_GetPeriphCLKFreq+0x8a0>
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	f43f aa97 	beq.w	800ab18 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 800b5ea:	2000      	movs	r0, #0
 800b5ec:	f7ff b838 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b5f0:	44020c00 	.word	0x44020c00
 800b5f4:	017d7840 	.word	0x017d7840
 800b5f8:	00bb8000 	.word	0x00bb8000
 800b5fc:	02dc6c00 	.word	0x02dc6c00
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 800b600:	4abb      	ldr	r2, [pc, #748]	; (800b8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b602:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 800b606:	f413 43e0 	ands.w	r3, r3, #28672	; 0x7000
 800b60a:	f43f aa85 	beq.w	800ab18 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 800b60e:	6812      	ldr	r2, [r2, #0]
 800b610:	0111      	lsls	r1, r2, #4
 800b612:	d503      	bpl.n	800b61c <HAL_RCCEx_GetPeriphCLKFreq+0x1058>
 800b614:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b618:	f43f ae02 	beq.w	800b220 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 800b61c:	4ab4      	ldr	r2, [pc, #720]	; (800b8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b61e:	6812      	ldr	r2, [r2, #0]
 800b620:	0092      	lsls	r2, r2, #2
 800b622:	d503      	bpl.n	800b62c <HAL_RCCEx_GetPeriphCLKFreq+0x1068>
 800b624:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b628:	f43f ae00 	beq.w	800b22c <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 800b62c:	4ab0      	ldr	r2, [pc, #704]	; (800b8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b62e:	6811      	ldr	r1, [r2, #0]
 800b630:	0788      	lsls	r0, r1, #30
 800b632:	d503      	bpl.n	800b63c <HAL_RCCEx_GetPeriphCLKFreq+0x1078>
 800b634:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b638:	f000 82be 	beq.w	800bbb8 <HAL_RCCEx_GetPeriphCLKFreq+0x15f4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 800b63c:	4aac      	ldr	r2, [pc, #688]	; (800b8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b63e:	6812      	ldr	r2, [r2, #0]
 800b640:	0591      	lsls	r1, r2, #22
 800b642:	d503      	bpl.n	800b64c <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 800b644:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b648:	f000 8317 	beq.w	800bc7a <HAL_RCCEx_GetPeriphCLKFreq+0x16b6>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 800b64c:	4aa8      	ldr	r2, [pc, #672]	; (800b8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b64e:	6810      	ldr	r0, [r2, #0]
 800b650:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800b654:	f43f a804 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800b658:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 800b65c:	48a5      	ldr	r0, [pc, #660]	; (800b8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>)
 800b65e:	bf18      	it	ne
 800b660:	2000      	movne	r0, #0
 800b662:	f7fe bffd 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b666:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b66a:	f000 8154 	beq.w	800b916 <HAL_RCCEx_GetPeriphCLKFreq+0x1352>
 800b66e:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
 800b672:	bf18      	it	ne
 800b674:	2000      	movne	r0, #0
 800b676:	f47e aff3 	bne.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b67a:	4a9d      	ldr	r2, [pc, #628]	; (800b8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b67c:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b680:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b682:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b686:	0789      	lsls	r1, r1, #30
 800b688:	f140 81ef 	bpl.w	800ba6a <HAL_RCCEx_GetPeriphCLKFreq+0x14a6>
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	f040 81ec 	bne.w	800ba6a <HAL_RCCEx_GetPeriphCLKFreq+0x14a6>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b692:	6813      	ldr	r3, [r2, #0]
 800b694:	4897      	ldr	r0, [pc, #604]	; (800b8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>)
 800b696:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b69a:	40d8      	lsrs	r0, r3
 800b69c:	f7fe bfe0 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800b6a0:	4a93      	ldr	r2, [pc, #588]	; (800b8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b6a2:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
 800b6a6:	f003 0303 	and.w	r3, r3, #3
        switch (srcclk)
 800b6aa:	2b02      	cmp	r3, #2
 800b6ac:	f000 80c0 	beq.w	800b830 <HAL_RCCEx_GetPeriphCLKFreq+0x126c>
 800b6b0:	2b03      	cmp	r3, #3
 800b6b2:	f000 80ae 	beq.w	800b812 <HAL_RCCEx_GetPeriphCLKFreq+0x124e>
 800b6b6:	2b01      	cmp	r3, #1
 800b6b8:	f43f ad67 	beq.w	800b18a <HAL_RCCEx_GetPeriphCLKFreq+0xbc6>
}
 800b6bc:	b005      	add	sp, #20
 800b6be:	f85d eb04 	ldr.w	lr, [sp], #4
            frequency = HAL_RCC_GetHCLKFreq();
 800b6c2:	f7fc b9b1 	b.w	8007a28 <HAL_RCC_GetHCLKFreq>
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 800b6c6:	4b8a      	ldr	r3, [pc, #552]	; (800b8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b6c8:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 800b6cc:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 800b6d0:	f000 0008 	and.w	r0, r0, #8
        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 800b6d4:	0792      	lsls	r2, r2, #30
 800b6d6:	f140 8086 	bpl.w	800b7e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 800b6da:	2800      	cmp	r0, #0
 800b6dc:	f000 80c9 	beq.w	800b872 <HAL_RCCEx_GetPeriphCLKFreq+0x12ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 800b6e0:	4b83      	ldr	r3, [pc, #524]	; (800b8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b6e2:	f8d3 00f0 	ldr.w	r0, [r3, #240]	; 0xf0
          frequency = LSI_VALUE;
 800b6e6:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800b6ea:	bf18      	it	ne
 800b6ec:	f44f 40fa 	movne.w	r0, #32000	; 0x7d00
 800b6f0:	f7fe bfb6 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800b6f4:	4a7e      	ldr	r2, [pc, #504]	; (800b8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b6f6:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 800b6fa:	f413 1340 	ands.w	r3, r3, #3145728	; 0x300000
 800b6fe:	f43f aa0b 	beq.w	800ab18 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 800b702:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b706:	d068      	beq.n	800b7da <HAL_RCCEx_GetPeriphCLKFreq+0x1216>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 800b708:	6812      	ldr	r2, [r2, #0]
 800b70a:	0792      	lsls	r2, r2, #30
 800b70c:	d503      	bpl.n	800b716 <HAL_RCCEx_GetPeriphCLKFreq+0x1152>
 800b70e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b712:	f000 825f 	beq.w	800bbd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 800b716:	4a76      	ldr	r2, [pc, #472]	; (800b8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b718:	6810      	ldr	r0, [r2, #0]
 800b71a:	f410 7000 	ands.w	r0, r0, #512	; 0x200
 800b71e:	f43e af9f 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = CSI_VALUE;
 800b722:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b726:	4874      	ldr	r0, [pc, #464]	; (800b8f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1334>)
 800b728:	bf18      	it	ne
 800b72a:	2000      	movne	r0, #0
 800b72c:	f7fe bf98 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b730:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 800b734:	d061      	beq.n	800b7fa <HAL_RCCEx_GetPeriphCLKFreq+0x1236>
 800b736:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b73a:	f040 82ef 	bne.w	800bd1c <HAL_RCCEx_GetPeriphCLKFreq+0x1758>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b73e:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b742:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b744:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b748:	0789      	lsls	r1, r1, #30
 800b74a:	f140 813a 	bpl.w	800b9c2 <HAL_RCCEx_GetPeriphCLKFreq+0x13fe>
 800b74e:	2b00      	cmp	r3, #0
 800b750:	f040 8137 	bne.w	800b9c2 <HAL_RCCEx_GetPeriphCLKFreq+0x13fe>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b754:	6813      	ldr	r3, [r2, #0]
 800b756:	4867      	ldr	r0, [pc, #412]	; (800b8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>)
 800b758:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b75c:	40d8      	lsrs	r0, r3
 800b75e:	f7fe bf7f 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800b762:	4b63      	ldr	r3, [pc, #396]	; (800b8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b764:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800b768:	f413 3340 	ands.w	r3, r3, #196608	; 0x30000
 800b76c:	f43f aa69 	beq.w	800ac42 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 800b770:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b774:	d031      	beq.n	800b7da <HAL_RCCEx_GetPeriphCLKFreq+0x1216>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800b776:	4a5e      	ldr	r2, [pc, #376]	; (800b8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b778:	6811      	ldr	r1, [r2, #0]
 800b77a:	0788      	lsls	r0, r1, #30
 800b77c:	d503      	bpl.n	800b786 <HAL_RCCEx_GetPeriphCLKFreq+0x11c2>
 800b77e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b782:	f000 822f 	beq.w	800bbe4 <HAL_RCCEx_GetPeriphCLKFreq+0x1620>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 800b786:	4a5a      	ldr	r2, [pc, #360]	; (800b8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b788:	6810      	ldr	r0, [r2, #0]
 800b78a:	f410 7000 	ands.w	r0, r0, #512	; 0x200
 800b78e:	f43e af67 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = CSI_VALUE;
 800b792:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b796:	4858      	ldr	r0, [pc, #352]	; (800b8f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1334>)
 800b798:	bf18      	it	ne
 800b79a:	2000      	movne	r0, #0
 800b79c:	f7fe bf60 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b7a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b7a4:	f000 8099 	beq.w	800b8da <HAL_RCCEx_GetPeriphCLKFreq+0x1316>
 800b7a8:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 800b7ac:	bf18      	it	ne
 800b7ae:	2000      	movne	r0, #0
 800b7b0:	f47e af56 	bne.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b7b4:	4a4e      	ldr	r2, [pc, #312]	; (800b8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b7b6:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b7ba:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b7bc:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b7c0:	0789      	lsls	r1, r1, #30
 800b7c2:	f140 816d 	bpl.w	800baa0 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	f040 816a 	bne.w	800baa0 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b7cc:	6813      	ldr	r3, [r2, #0]
 800b7ce:	4849      	ldr	r0, [pc, #292]	; (800b8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>)
 800b7d0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b7d4:	40d8      	lsrs	r0, r3
 800b7d6:	f7fe bf43 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b7da:	a801      	add	r0, sp, #4
 800b7dc:	f7fe fe34 	bl	800a448 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800b7e0:	9803      	ldr	r0, [sp, #12]
 800b7e2:	f7fe bf3d 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 800b7e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b7ea:	011b      	lsls	r3, r3, #4
 800b7ec:	d526      	bpl.n	800b83c <HAL_RCCEx_GetPeriphCLKFreq+0x1278>
          frequency = LSI_VALUE;
 800b7ee:	2800      	cmp	r0, #0
 800b7f0:	bf18      	it	ne
 800b7f2:	f44f 40fa 	movne.w	r0, #32000	; 0x7d00
 800b7f6:	f7fe bf33 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            frequency = EXTERNAL_CLOCK_VALUE;
 800b7fa:	4840      	ldr	r0, [pc, #256]	; (800b8fc <HAL_RCCEx_GetPeriphCLKFreq+0x1338>)
 800b7fc:	f7fe bf30 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b800:	483e      	ldr	r0, [pc, #248]	; (800b8fc <HAL_RCCEx_GetPeriphCLKFreq+0x1338>)
 800b802:	f7fe bf2d 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b806:	483d      	ldr	r0, [pc, #244]	; (800b8fc <HAL_RCCEx_GetPeriphCLKFreq+0x1338>)
 800b808:	f7fe bf2a 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b80c:	2000      	movs	r0, #0
 800b80e:	f7fe bf27 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b812:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b816:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b818:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b81c:	0789      	lsls	r1, r1, #30
 800b81e:	d510      	bpl.n	800b842 <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
 800b820:	b97b      	cbnz	r3, 800b842 <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b822:	6813      	ldr	r3, [r2, #0]
 800b824:	4833      	ldr	r0, [pc, #204]	; (800b8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>)
 800b826:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b82a:	40d8      	lsrs	r0, r3
 800b82c:	f7fe bf18 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b830:	a801      	add	r0, sp, #4
 800b832:	f7fe fd4b 	bl	800a2cc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 800b836:	9803      	ldr	r0, [sp, #12]
            break;
 800b838:	f7fe bf12 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = 0U;
 800b83c:	2000      	movs	r0, #0
 800b83e:	f7fe bf0f 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b842:	4a2b      	ldr	r2, [pc, #172]	; (800b8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b844:	6812      	ldr	r2, [r2, #0]
 800b846:	0592      	lsls	r2, r2, #22
 800b848:	d503      	bpl.n	800b852 <HAL_RCCEx_GetPeriphCLKFreq+0x128e>
 800b84a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b84e:	f000 8241 	beq.w	800bcd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1710>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b852:	4a27      	ldr	r2, [pc, #156]	; (800b8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b854:	6810      	ldr	r0, [r2, #0]
 800b856:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800b85a:	f43e af01 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800b85e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b862:	4824      	ldr	r0, [pc, #144]	; (800b8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>)
 800b864:	bf18      	it	ne
 800b866:	2000      	movne	r0, #0
 800b868:	f7fe befa 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b86c:	4821      	ldr	r0, [pc, #132]	; (800b8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>)
 800b86e:	f7fe bef7 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800b872:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800b876:	f7fe bef3 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = HSI48_VALUE;
 800b87a:	4821      	ldr	r0, [pc, #132]	; (800b900 <HAL_RCCEx_GetPeriphCLKFreq+0x133c>)
 800b87c:	f7fe bef0 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b880:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
      frequency = LSE_VALUE;
 800b884:	f010 0002 	ands.w	r0, r0, #2
 800b888:	bf18      	it	ne
 800b88a:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 800b88e:	f7fe bee7 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800b892:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
          frequency = LSI_VALUE;
 800b896:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800b89a:	bf18      	it	ne
 800b89c:	f44f 40fa 	movne.w	r0, #32000	; 0x7d00
 800b8a0:	f7fe bede 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800b8a4:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
          frequency = LSI_VALUE;
 800b8a8:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800b8ac:	bf18      	it	ne
 800b8ae:	f44f 40fa 	movne.w	r0, #32000	; 0x7d00
 800b8b2:	f7fe bed5 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800b8b6:	f8d1 00f0 	ldr.w	r0, [r1, #240]	; 0xf0
          frequency = LSI_VALUE;
 800b8ba:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800b8be:	bf18      	it	ne
 800b8c0:	f44f 40fa 	movne.w	r0, #32000	; 0x7d00
 800b8c4:	f7fe becc 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800b8c8:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
          frequency = LSI_VALUE;
 800b8cc:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800b8d0:	bf18      	it	ne
 800b8d2:	f44f 40fa 	movne.w	r0, #32000	; 0x7d00
 800b8d6:	f7fe bec3 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800b8da:	4b05      	ldr	r3, [pc, #20]	; (800b8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b8dc:	f8d3 00f0 	ldr.w	r0, [r3, #240]	; 0xf0
          frequency = LSI_VALUE;
 800b8e0:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800b8e4:	bf18      	it	ne
 800b8e6:	f44f 40fa 	movne.w	r0, #32000	; 0x7d00
 800b8ea:	f7fe beb9 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b8ee:	bf00      	nop
 800b8f0:	44020c00 	.word	0x44020c00
 800b8f4:	017d7840 	.word	0x017d7840
 800b8f8:	003d0900 	.word	0x003d0900
 800b8fc:	00bb8000 	.word	0x00bb8000
 800b900:	02dc6c00 	.word	0x02dc6c00
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b904:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
      frequency = LSE_VALUE;
 800b908:	f010 0002 	ands.w	r0, r0, #2
 800b90c:	bf18      	it	ne
 800b90e:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 800b912:	f7fe bea5 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800b916:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
          frequency = LSI_VALUE;
 800b91a:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800b91e:	bf18      	it	ne
 800b920:	f44f 40fa 	movne.w	r0, #32000	; 0x7d00
 800b924:	f7fe be9c 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b928:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
      frequency = LSE_VALUE;
 800b92c:	f010 0002 	ands.w	r0, r0, #2
 800b930:	bf18      	it	ne
 800b932:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 800b936:	f7fe be93 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
}
 800b93a:	b005      	add	sp, #20
 800b93c:	f85d eb04 	ldr.w	lr, [sp], #4
          frequency = HAL_RCC_GetSysClockFreq();
 800b940:	f7fb bf24 	b.w	800778c <HAL_RCC_GetSysClockFreq>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b944:	4aad      	ldr	r2, [pc, #692]	; (800bbfc <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b946:	6812      	ldr	r2, [r2, #0]
 800b948:	0590      	lsls	r0, r2, #22
 800b94a:	d503      	bpl.n	800b954 <HAL_RCCEx_GetPeriphCLKFreq+0x1390>
 800b94c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b950:	f000 81d2 	beq.w	800bcf8 <HAL_RCCEx_GetPeriphCLKFreq+0x1734>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b954:	4aa9      	ldr	r2, [pc, #676]	; (800bbfc <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b956:	6810      	ldr	r0, [r2, #0]
 800b958:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800b95c:	f43e ae80 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800b960:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b964:	48a6      	ldr	r0, [pc, #664]	; (800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b966:	bf18      	it	ne
 800b968:	2000      	movne	r0, #0
 800b96a:	f7fe be79 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b96e:	4aa3      	ldr	r2, [pc, #652]	; (800bbfc <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b970:	6812      	ldr	r2, [r2, #0]
 800b972:	0590      	lsls	r0, r2, #22
 800b974:	d503      	bpl.n	800b97e <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
 800b976:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b97a:	f000 81c9 	beq.w	800bd10 <HAL_RCCEx_GetPeriphCLKFreq+0x174c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b97e:	4a9f      	ldr	r2, [pc, #636]	; (800bbfc <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b980:	6810      	ldr	r0, [r2, #0]
 800b982:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800b986:	f43e ae6b 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800b98a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b98e:	489c      	ldr	r0, [pc, #624]	; (800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b990:	bf18      	it	ne
 800b992:	2000      	movne	r0, #0
 800b994:	f7fe be64 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b998:	4a98      	ldr	r2, [pc, #608]	; (800bbfc <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b99a:	6812      	ldr	r2, [r2, #0]
 800b99c:	0591      	lsls	r1, r2, #22
 800b99e:	d503      	bpl.n	800b9a8 <HAL_RCCEx_GetPeriphCLKFreq+0x13e4>
 800b9a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b9a4:	f000 81b1 	beq.w	800bd0a <HAL_RCCEx_GetPeriphCLKFreq+0x1746>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b9a8:	4a94      	ldr	r2, [pc, #592]	; (800bbfc <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b9aa:	6810      	ldr	r0, [r2, #0]
 800b9ac:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800b9b0:	f43e ae56 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800b9b4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b9b8:	4891      	ldr	r0, [pc, #580]	; (800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b9ba:	bf18      	it	ne
 800b9bc:	2000      	movne	r0, #0
 800b9be:	f7fe be4f 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b9c2:	4a8e      	ldr	r2, [pc, #568]	; (800bbfc <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b9c4:	6812      	ldr	r2, [r2, #0]
 800b9c6:	0592      	lsls	r2, r2, #22
 800b9c8:	d503      	bpl.n	800b9d2 <HAL_RCCEx_GetPeriphCLKFreq+0x140e>
 800b9ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b9ce:	f000 8187 	beq.w	800bce0 <HAL_RCCEx_GetPeriphCLKFreq+0x171c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b9d2:	4a8a      	ldr	r2, [pc, #552]	; (800bbfc <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b9d4:	6810      	ldr	r0, [r2, #0]
 800b9d6:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800b9da:	f43e ae41 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800b9de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b9e2:	4887      	ldr	r0, [pc, #540]	; (800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b9e4:	bf18      	it	ne
 800b9e6:	2000      	movne	r0, #0
 800b9e8:	f7fe be3a 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b9ec:	4a83      	ldr	r2, [pc, #524]	; (800bbfc <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b9ee:	6812      	ldr	r2, [r2, #0]
 800b9f0:	0592      	lsls	r2, r2, #22
 800b9f2:	d503      	bpl.n	800b9fc <HAL_RCCEx_GetPeriphCLKFreq+0x1438>
 800b9f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b9f8:	f000 8184 	beq.w	800bd04 <HAL_RCCEx_GetPeriphCLKFreq+0x1740>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b9fc:	4a7f      	ldr	r2, [pc, #508]	; (800bbfc <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b9fe:	6810      	ldr	r0, [r2, #0]
 800ba00:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800ba04:	f43e ae2c 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800ba08:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ba0c:	487c      	ldr	r0, [pc, #496]	; (800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800ba0e:	bf18      	it	ne
 800ba10:	2000      	movne	r0, #0
 800ba12:	f7fe be25 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ba16:	4a79      	ldr	r2, [pc, #484]	; (800bbfc <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800ba18:	6812      	ldr	r2, [r2, #0]
 800ba1a:	0590      	lsls	r0, r2, #22
 800ba1c:	d503      	bpl.n	800ba26 <HAL_RCCEx_GetPeriphCLKFreq+0x1462>
 800ba1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ba22:	f000 816c 	beq.w	800bcfe <HAL_RCCEx_GetPeriphCLKFreq+0x173a>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ba26:	4a75      	ldr	r2, [pc, #468]	; (800bbfc <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800ba28:	6810      	ldr	r0, [r2, #0]
 800ba2a:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800ba2e:	f43e ae17 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800ba32:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ba36:	4872      	ldr	r0, [pc, #456]	; (800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800ba38:	bf18      	it	ne
 800ba3a:	2000      	movne	r0, #0
 800ba3c:	f7fe be10 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ba40:	4a6e      	ldr	r2, [pc, #440]	; (800bbfc <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800ba42:	6812      	ldr	r2, [r2, #0]
 800ba44:	0592      	lsls	r2, r2, #22
 800ba46:	d503      	bpl.n	800ba50 <HAL_RCCEx_GetPeriphCLKFreq+0x148c>
 800ba48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ba4c:	f000 8151 	beq.w	800bcf2 <HAL_RCCEx_GetPeriphCLKFreq+0x172e>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ba50:	4a6a      	ldr	r2, [pc, #424]	; (800bbfc <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800ba52:	6810      	ldr	r0, [r2, #0]
 800ba54:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800ba58:	f43e ae02 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800ba5c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ba60:	4867      	ldr	r0, [pc, #412]	; (800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800ba62:	bf18      	it	ne
 800ba64:	2000      	movne	r0, #0
 800ba66:	f7fe bdfb 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ba6a:	4a64      	ldr	r2, [pc, #400]	; (800bbfc <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800ba6c:	6812      	ldr	r2, [r2, #0]
 800ba6e:	0590      	lsls	r0, r2, #22
 800ba70:	d503      	bpl.n	800ba7a <HAL_RCCEx_GetPeriphCLKFreq+0x14b6>
 800ba72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ba76:	f000 8130 	beq.w	800bcda <HAL_RCCEx_GetPeriphCLKFreq+0x1716>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ba7a:	4a60      	ldr	r2, [pc, #384]	; (800bbfc <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800ba7c:	6810      	ldr	r0, [r2, #0]
 800ba7e:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800ba82:	f43e aded 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800ba86:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ba8a:	485d      	ldr	r0, [pc, #372]	; (800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800ba8c:	bf18      	it	ne
 800ba8e:	2000      	movne	r0, #0
 800ba90:	f7fe bde6 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ba94:	a801      	add	r0, sp, #4
 800ba96:	f7fe fc19 	bl	800a2cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800ba9a:	9803      	ldr	r0, [sp, #12]
 800ba9c:	f7fe bde0 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800baa0:	4a56      	ldr	r2, [pc, #344]	; (800bbfc <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800baa2:	6812      	ldr	r2, [r2, #0]
 800baa4:	0590      	lsls	r0, r2, #22
 800baa6:	d503      	bpl.n	800bab0 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>
 800baa8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800baac:	f000 8133 	beq.w	800bd16 <HAL_RCCEx_GetPeriphCLKFreq+0x1752>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bab0:	4a52      	ldr	r2, [pc, #328]	; (800bbfc <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800bab2:	6810      	ldr	r0, [r2, #0]
 800bab4:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800bab8:	f43e add2 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800babc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bac0:	484f      	ldr	r0, [pc, #316]	; (800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800bac2:	bf18      	it	ne
 800bac4:	2000      	movne	r0, #0
 800bac6:	f7fe bdcb 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800baca:	4a4c      	ldr	r2, [pc, #304]	; (800bbfc <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800bacc:	6812      	ldr	r2, [r2, #0]
 800bace:	0592      	lsls	r2, r2, #22
 800bad0:	d503      	bpl.n	800bada <HAL_RCCEx_GetPeriphCLKFreq+0x1516>
 800bad2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bad6:	f000 8106 	beq.w	800bce6 <HAL_RCCEx_GetPeriphCLKFreq+0x1722>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bada:	4a48      	ldr	r2, [pc, #288]	; (800bbfc <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800badc:	6810      	ldr	r0, [r2, #0]
 800bade:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800bae2:	f43e adbd 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800bae6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800baea:	4845      	ldr	r0, [pc, #276]	; (800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800baec:	bf18      	it	ne
 800baee:	2000      	movne	r0, #0
 800baf0:	f7fe bdb6 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800baf4:	4a41      	ldr	r2, [pc, #260]	; (800bbfc <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800baf6:	6812      	ldr	r2, [r2, #0]
 800baf8:	0590      	lsls	r0, r2, #22
 800bafa:	d503      	bpl.n	800bb04 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>
 800bafc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bb00:	f000 80f4 	beq.w	800bcec <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bb04:	4a3d      	ldr	r2, [pc, #244]	; (800bbfc <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800bb06:	6810      	ldr	r0, [r2, #0]
 800bb08:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800bb0c:	f43e ada8 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800bb10:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bb14:	483a      	ldr	r0, [pc, #232]	; (800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800bb16:	bf18      	it	ne
 800bb18:	2000      	movne	r0, #0
 800bb1a:	f7fe bda1 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bb1e:	6813      	ldr	r3, [r2, #0]
 800bb20:	4837      	ldr	r0, [pc, #220]	; (800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800bb22:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bb26:	40d8      	lsrs	r0, r3
 800bb28:	f7fe bd9a 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bb2c:	6813      	ldr	r3, [r2, #0]
 800bb2e:	4834      	ldr	r0, [pc, #208]	; (800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800bb30:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bb34:	40d8      	lsrs	r0, r3
 800bb36:	f7fe bd93 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bb3a:	6813      	ldr	r3, [r2, #0]
 800bb3c:	4830      	ldr	r0, [pc, #192]	; (800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800bb3e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bb42:	40d8      	lsrs	r0, r3
 800bb44:	f7fe bd8c 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bb48:	6813      	ldr	r3, [r2, #0]
 800bb4a:	482d      	ldr	r0, [pc, #180]	; (800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800bb4c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bb50:	40d8      	lsrs	r0, r3
 800bb52:	f7fe bd85 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bb56:	6813      	ldr	r3, [r2, #0]
 800bb58:	4829      	ldr	r0, [pc, #164]	; (800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800bb5a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bb5e:	40d8      	lsrs	r0, r3
 800bb60:	f7fe bd7e 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bb64:	6813      	ldr	r3, [r2, #0]
 800bb66:	4826      	ldr	r0, [pc, #152]	; (800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800bb68:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bb6c:	40d8      	lsrs	r0, r3
 800bb6e:	f7fe bd77 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bb72:	6813      	ldr	r3, [r2, #0]
 800bb74:	4822      	ldr	r0, [pc, #136]	; (800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800bb76:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bb7a:	40d8      	lsrs	r0, r3
 800bb7c:	f7fe bd70 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bb80:	6813      	ldr	r3, [r2, #0]
 800bb82:	481f      	ldr	r0, [pc, #124]	; (800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800bb84:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bb88:	40d8      	lsrs	r0, r3
 800bb8a:	f7fe bd69 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bb8e:	6813      	ldr	r3, [r2, #0]
 800bb90:	481b      	ldr	r0, [pc, #108]	; (800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800bb92:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bb96:	40d8      	lsrs	r0, r3
 800bb98:	f7fe bd62 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bb9c:	6813      	ldr	r3, [r2, #0]
 800bb9e:	4818      	ldr	r0, [pc, #96]	; (800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800bba0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bba4:	40d8      	lsrs	r0, r3
 800bba6:	f7fe bd5b 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bbaa:	6813      	ldr	r3, [r2, #0]
 800bbac:	4814      	ldr	r0, [pc, #80]	; (800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800bbae:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bbb2:	40d8      	lsrs	r0, r3
 800bbb4:	f7fe bd54 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bbb8:	6813      	ldr	r3, [r2, #0]
 800bbba:	4811      	ldr	r0, [pc, #68]	; (800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800bbbc:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bbc0:	40d8      	lsrs	r0, r3
 800bbc2:	f7fe bd4d 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bbc6:	6813      	ldr	r3, [r2, #0]
 800bbc8:	480d      	ldr	r0, [pc, #52]	; (800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800bbca:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bbce:	40d8      	lsrs	r0, r3
 800bbd0:	f7fe bd46 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bbd4:	4b09      	ldr	r3, [pc, #36]	; (800bbfc <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800bbd6:	480a      	ldr	r0, [pc, #40]	; (800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bbde:	40d8      	lsrs	r0, r3
 800bbe0:	f7fe bd3e 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bbe4:	6813      	ldr	r3, [r2, #0]
 800bbe6:	4806      	ldr	r0, [pc, #24]	; (800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800bbe8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bbec:	40d8      	lsrs	r0, r3
 800bbee:	f7fe bd37 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = LSI_VALUE;
 800bbf2:	f44f 40fa 	mov.w	r0, #32000	; 0x7d00
 800bbf6:	f7fe bd33 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bbfa:	bf00      	nop
 800bbfc:	44020c00 	.word	0x44020c00
 800bc00:	017d7840 	.word	0x017d7840
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bc04:	6813      	ldr	r3, [r2, #0]
 800bc06:	484a      	ldr	r0, [pc, #296]	; (800bd30 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>)
 800bc08:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bc0c:	40d8      	lsrs	r0, r3
 800bc0e:	f7fe bd27 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bc12:	6813      	ldr	r3, [r2, #0]
 800bc14:	4846      	ldr	r0, [pc, #280]	; (800bd30 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>)
 800bc16:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bc1a:	40d8      	lsrs	r0, r3
 800bc1c:	f7fe bd20 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bc20:	6813      	ldr	r3, [r2, #0]
 800bc22:	4843      	ldr	r0, [pc, #268]	; (800bd30 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>)
 800bc24:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bc28:	40d8      	lsrs	r0, r3
 800bc2a:	f7fe bd19 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bc2e:	6813      	ldr	r3, [r2, #0]
 800bc30:	483f      	ldr	r0, [pc, #252]	; (800bd30 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>)
 800bc32:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bc36:	40d8      	lsrs	r0, r3
 800bc38:	f7fe bd12 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bc3c:	6813      	ldr	r3, [r2, #0]
 800bc3e:	483c      	ldr	r0, [pc, #240]	; (800bd30 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>)
 800bc40:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bc44:	40d8      	lsrs	r0, r3
 800bc46:	f7fe bd0b 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = LSE_VALUE;
 800bc4a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800bc4e:	f7fe bd07 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bc52:	6813      	ldr	r3, [r2, #0]
 800bc54:	4836      	ldr	r0, [pc, #216]	; (800bd30 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>)
 800bc56:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bc5a:	40d8      	lsrs	r0, r3
 800bc5c:	f7fe bd00 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bc60:	6813      	ldr	r3, [r2, #0]
 800bc62:	4833      	ldr	r0, [pc, #204]	; (800bd30 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>)
 800bc64:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bc68:	40d8      	lsrs	r0, r3
 800bc6a:	f7fe bcf9 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = CSI_VALUE;
 800bc6e:	4831      	ldr	r0, [pc, #196]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bc70:	f7fe bcf6 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bc74:	482f      	ldr	r0, [pc, #188]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bc76:	f7fe bcf3 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bc7a:	482e      	ldr	r0, [pc, #184]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bc7c:	f7fe bcf0 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bc80:	482c      	ldr	r0, [pc, #176]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bc82:	f7fe bced 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bc86:	482b      	ldr	r0, [pc, #172]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bc88:	f7fe bcea 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bc8c:	4829      	ldr	r0, [pc, #164]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bc8e:	f7fe bce7 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bc92:	4828      	ldr	r0, [pc, #160]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bc94:	f7fe bce4 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bc98:	4826      	ldr	r0, [pc, #152]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bc9a:	f7fe bce1 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bc9e:	4825      	ldr	r0, [pc, #148]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bca0:	f7fe bcde 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bca4:	4823      	ldr	r0, [pc, #140]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bca6:	f7fe bcdb 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bcaa:	4822      	ldr	r0, [pc, #136]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bcac:	f7fe bcd8 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bcb0:	4820      	ldr	r0, [pc, #128]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bcb2:	f7fe bcd5 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bcb6:	481f      	ldr	r0, [pc, #124]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bcb8:	f7fe bcd2 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bcbc:	481d      	ldr	r0, [pc, #116]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bcbe:	f7fe bccf 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = HSE_VALUE;
 800bcc2:	481b      	ldr	r0, [pc, #108]	; (800bd30 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>)
 800bcc4:	f7fe bccc 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = CSI_VALUE;
 800bcc8:	481a      	ldr	r0, [pc, #104]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bcca:	f7fe bcc9 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bcce:	4819      	ldr	r0, [pc, #100]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bcd0:	f7fe bcc6 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bcd4:	4817      	ldr	r0, [pc, #92]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bcd6:	f7fe bcc3 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bcda:	4816      	ldr	r0, [pc, #88]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bcdc:	f7fe bcc0 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bce0:	4814      	ldr	r0, [pc, #80]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bce2:	f7fe bcbd 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bce6:	4813      	ldr	r0, [pc, #76]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bce8:	f7fe bcba 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bcec:	4811      	ldr	r0, [pc, #68]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bcee:	f7fe bcb7 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bcf2:	4810      	ldr	r0, [pc, #64]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bcf4:	f7fe bcb4 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bcf8:	480e      	ldr	r0, [pc, #56]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bcfa:	f7fe bcb1 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bcfe:	480d      	ldr	r0, [pc, #52]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bd00:	f7fe bcae 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bd04:	480b      	ldr	r0, [pc, #44]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bd06:	f7fe bcab 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bd0a:	480a      	ldr	r0, [pc, #40]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bd0c:	f7fe bca8 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bd10:	4808      	ldr	r0, [pc, #32]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bd12:	f7fe bca5 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bd16:	4807      	ldr	r0, [pc, #28]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bd18:	f7fe bca2 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bd1c:	2000      	movs	r0, #0
 800bd1e:	f7fe bc9f 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bd22:	2000      	movs	r0, #0
 800bd24:	f7fe bc9c 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bd28:	2000      	movs	r0, #0
 800bd2a:	f7fe bc99 	b.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bd2e:	bf00      	nop
 800bd30:	017d7840 	.word	0x017d7840
 800bd34:	003d0900 	.word	0x003d0900

0800bd38 <SPI_CloseTransfer>:
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
  uint32_t itflag = hspi->Instance->SR;
 800bd38:	6803      	ldr	r3, [r0, #0]
 800bd3a:	6959      	ldr	r1, [r3, #20]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800bd3c:	699a      	ldr	r2, [r3, #24]
 800bd3e:	f042 0208 	orr.w	r2, r2, #8
 800bd42:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800bd44:	699a      	ldr	r2, [r3, #24]
 800bd46:	f042 0210 	orr.w	r2, r2, #16
 800bd4a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bd4c:	681a      	ldr	r2, [r3, #0]
 800bd4e:	f022 0201 	bic.w	r2, r2, #1
 800bd52:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800bd54:	691a      	ldr	r2, [r3, #16]
 800bd56:	f422 725b 	bic.w	r2, r2, #876	; 0x36c
 800bd5a:	f022 0203 	bic.w	r2, r2, #3
 800bd5e:	611a      	str	r2, [r3, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800bd60:	689a      	ldr	r2, [r3, #8]
 800bd62:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800bd66:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800bd68:	f890 2089 	ldrb.w	r2, [r0, #137]	; 0x89
 800bd6c:	2a04      	cmp	r2, #4
 800bd6e:	d001      	beq.n	800bd74 <SPI_CloseTransfer+0x3c>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800bd70:	068a      	lsls	r2, r1, #26
 800bd72:	d431      	bmi.n	800bdd8 <SPI_CloseTransfer+0xa0>
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800bd74:	f890 2089 	ldrb.w	r2, [r0, #137]	; 0x89
 800bd78:	2a03      	cmp	r2, #3
 800bd7a:	d00f      	beq.n	800bd9c <SPI_CloseTransfer+0x64>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800bd7c:	064a      	lsls	r2, r1, #25
 800bd7e:	d509      	bpl.n	800bd94 <SPI_CloseTransfer+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800bd80:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 800bd84:	f042 0204 	orr.w	r2, r2, #4
 800bd88:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bd8c:	699a      	ldr	r2, [r3, #24]
 800bd8e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bd92:	619a      	str	r2, [r3, #24]
    }

#if (USE_SPI_CRC != 0UL)
    /* Check if CRC error occurred */
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bd94:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800bd96:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 800bd9a:	d028      	beq.n	800bdee <SPI_CloseTransfer+0xb6>
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800bd9c:	058a      	lsls	r2, r1, #22
 800bd9e:	d509      	bpl.n	800bdb4 <SPI_CloseTransfer+0x7c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800bda0:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 800bda4:	f042 0201 	orr.w	r2, r2, #1
 800bda8:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800bdac:	699a      	ldr	r2, [r3, #24]
 800bdae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bdb2:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800bdb4:	05ca      	lsls	r2, r1, #23
 800bdb6:	d509      	bpl.n	800bdcc <SPI_CloseTransfer+0x94>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800bdb8:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 800bdbc:	f042 0208 	orr.w	r2, r2, #8
 800bdc0:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800bdc4:	699a      	ldr	r2, [r3, #24]
 800bdc6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bdca:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800bdcc:	2300      	movs	r3, #0
 800bdce:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 800bdd2:	f8a0 3072 	strh.w	r3, [r0, #114]	; 0x72
}
 800bdd6:	4770      	bx	lr
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800bdd8:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 800bddc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800bde0:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800bde4:	699a      	ldr	r2, [r3, #24]
 800bde6:	f042 0220 	orr.w	r2, r2, #32
 800bdea:	619a      	str	r2, [r3, #24]
 800bdec:	e7c2      	b.n	800bd74 <SPI_CloseTransfer+0x3c>
      if ((itflag & SPI_FLAG_CRCERR) != 0UL)
 800bdee:	060a      	lsls	r2, r1, #24
 800bdf0:	d5d4      	bpl.n	800bd9c <SPI_CloseTransfer+0x64>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800bdf2:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 800bdf6:	f042 0202 	orr.w	r2, r2, #2
 800bdfa:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 800bdfe:	699a      	ldr	r2, [r3, #24]
 800be00:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800be04:	619a      	str	r2, [r3, #24]
 800be06:	e7c9      	b.n	800bd9c <SPI_CloseTransfer+0x64>

0800be08 <HAL_SPI_Init>:
  if (hspi == NULL)
 800be08:	2800      	cmp	r0, #0
 800be0a:	f000 811e 	beq.w	800c04a <HAL_SPI_Init+0x242>
{
 800be0e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800be12:	4a9b      	ldr	r2, [pc, #620]	; (800c080 <HAL_SPI_Init+0x278>)
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800be14:	6803      	ldr	r3, [r0, #0]
 800be16:	4604      	mov	r4, r0
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800be18:	4293      	cmp	r3, r2
 800be1a:	f000 80a5 	beq.w	800bf68 <HAL_SPI_Init+0x160>
 800be1e:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800be22:	4293      	cmp	r3, r2
 800be24:	f000 80a0 	beq.w	800bf68 <HAL_SPI_Init+0x160>
 800be28:	4a96      	ldr	r2, [pc, #600]	; (800c084 <HAL_SPI_Init+0x27c>)
 800be2a:	4293      	cmp	r3, r2
 800be2c:	f000 809c 	beq.w	800bf68 <HAL_SPI_Init+0x160>
 800be30:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800be34:	4293      	cmp	r3, r2
 800be36:	f000 8097 	beq.w	800bf68 <HAL_SPI_Init+0x160>
 800be3a:	4a93      	ldr	r2, [pc, #588]	; (800c088 <HAL_SPI_Init+0x280>)
 800be3c:	4293      	cmp	r3, r2
 800be3e:	f000 8093 	beq.w	800bf68 <HAL_SPI_Init+0x160>
 800be42:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800be46:	4293      	cmp	r3, r2
 800be48:	f000 808e 	beq.w	800bf68 <HAL_SPI_Init+0x160>
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800be4c:	68c2      	ldr	r2, [r0, #12]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800be4e:	6bc0      	ldr	r0, [r0, #60]	; 0x3c

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800be50:	f102 0108 	add.w	r1, r2, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800be54:	0945      	lsrs	r5, r0, #5
  data_size = (data_size + 7UL) / 8UL;
 800be56:	08c9      	lsrs	r1, r1, #3

  return data_size * fifo_threashold;
 800be58:	fb05 1101 	mla	r1, r5, r1, r1
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800be5c:	4d8b      	ldr	r5, [pc, #556]	; (800c08c <HAL_SPI_Init+0x284>)
 800be5e:	42ab      	cmp	r3, r5
 800be60:	d010      	beq.n	800be84 <HAL_SPI_Init+0x7c>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800be62:	4d8b      	ldr	r5, [pc, #556]	; (800c090 <HAL_SPI_Init+0x288>)
 800be64:	42ab      	cmp	r3, r5
 800be66:	d00d      	beq.n	800be84 <HAL_SPI_Init+0x7c>
 800be68:	4d8a      	ldr	r5, [pc, #552]	; (800c094 <HAL_SPI_Init+0x28c>)
 800be6a:	42ab      	cmp	r3, r5
 800be6c:	d00a      	beq.n	800be84 <HAL_SPI_Init+0x7c>
 800be6e:	f105 5580 	add.w	r5, r5, #268435456	; 0x10000000
 800be72:	42ab      	cmp	r3, r5
 800be74:	d006      	beq.n	800be84 <HAL_SPI_Init+0x7c>
 800be76:	4d88      	ldr	r5, [pc, #544]	; (800c098 <HAL_SPI_Init+0x290>)
 800be78:	42ab      	cmp	r3, r5
 800be7a:	d003      	beq.n	800be84 <HAL_SPI_Init+0x7c>
 800be7c:	f105 5580 	add.w	r5, r5, #268435456	; 0x10000000
 800be80:	42ab      	cmp	r3, r5
 800be82:	d101      	bne.n	800be88 <HAL_SPI_Init+0x80>
 800be84:	2910      	cmp	r1, #16
 800be86:	d87c      	bhi.n	800bf82 <HAL_SPI_Init+0x17a>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800be88:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800be8a:	f5b6 0f80 	cmp.w	r6, #4194304	; 0x400000
 800be8e:	f000 810d 	beq.w	800c0ac <HAL_SPI_Init+0x2a4>
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
 800be92:	0417      	lsls	r7, r2, #16
  if (hspi->State == HAL_SPI_STATE_RESET)
 800be94:	f894 1089 	ldrb.w	r1, [r4, #137]	; 0x89
 800be98:	f001 05ff 	and.w	r5, r1, #255	; 0xff
 800be9c:	2900      	cmp	r1, #0
 800be9e:	f000 80e5 	beq.w	800c06c <HAL_SPI_Init+0x264>
  hspi->State = HAL_SPI_STATE_BUSY;
 800bea2:	2102      	movs	r1, #2
 800bea4:	f884 1089 	strb.w	r1, [r4, #137]	; 0x89
  __HAL_SPI_DISABLE(hspi);
 800bea8:	6819      	ldr	r1, [r3, #0]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800beaa:	f8d4 8018 	ldr.w	r8, [r4, #24]
  __HAL_SPI_DISABLE(hspi);
 800beae:	f021 0101 	bic.w	r1, r1, #1
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800beb2:	f1b8 6f80 	cmp.w	r8, #67108864	; 0x4000000
 800beb6:	6865      	ldr	r5, [r4, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800beb8:	f8d4 c038 	ldr.w	ip, [r4, #56]	; 0x38
  __HAL_SPI_DISABLE(hspi);
 800bebc:	6019      	str	r1, [r3, #0]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800bebe:	f000 80c6 	beq.w	800c04e <HAL_SPI_Init+0x246>
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800bec2:	f415 0e80 	ands.w	lr, r5, #4194304	; 0x400000
 800bec6:	f000 80cc 	beq.w	800c062 <HAL_SPI_Init+0x25a>
 800beca:	2a06      	cmp	r2, #6
 800becc:	f240 80c9 	bls.w	800c062 <HAL_SPI_Init+0x25a>
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800bed0:	6819      	ldr	r1, [r3, #0]
 800bed2:	f421 7980 	bic.w	r9, r1, #256	; 0x100
 800bed6:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800bed8:	ea49 0101 	orr.w	r1, r9, r1
 800bedc:	6019      	str	r1, [r3, #0]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800bede:	6b61      	ldr	r1, [r4, #52]	; 0x34
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bee0:	f5b6 0f80 	cmp.w	r6, #4194304	; 0x400000
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800bee4:	ea48 0801 	orr.w	r8, r8, r1
 800bee8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800beea:	ea48 0801 	orr.w	r8, r8, r1
 800beee:	6921      	ldr	r1, [r4, #16]
 800bef0:	ea48 0801 	orr.w	r8, r8, r1
 800bef4:	6961      	ldr	r1, [r4, #20]
 800bef6:	ea48 0801 	orr.w	r8, r8, r1
 800befa:	6a21      	ldr	r1, [r4, #32]
 800befc:	ea48 0801 	orr.w	r8, r8, r1
 800bf00:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800bf02:	ea48 0801 	orr.w	r8, r8, r1
 800bf06:	68a1      	ldr	r1, [r4, #8]
 800bf08:	ea48 0801 	orr.w	r8, r8, r1
 800bf0c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800bf0e:	ea48 0801 	orr.w	r8, r8, r1
 800bf12:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800bf14:	ea48 0801 	orr.w	r8, r8, r1
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800bf18:	69e1      	ldr	r1, [r4, #28]
 800bf1a:	ea41 0100 	orr.w	r1, r1, r0
 800bf1e:	ea41 0107 	orr.w	r1, r1, r7
 800bf22:	ea42 0201 	orr.w	r2, r2, r1
 800bf26:	ea42 0206 	orr.w	r2, r2, r6
 800bf2a:	609a      	str	r2, [r3, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800bf2c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800bf2e:	ea48 0102 	orr.w	r1, r8, r2
 800bf32:	6e22      	ldr	r2, [r4, #96]	; 0x60
 800bf34:	ea42 0201 	orr.w	r2, r2, r1
 800bf38:	ea42 0c0c 	orr.w	ip, r2, ip
 800bf3c:	ea4c 0205 	orr.w	r2, ip, r5
 800bf40:	60da      	str	r2, [r3, #12]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bf42:	d021      	beq.n	800bf88 <HAL_SPI_Init+0x180>
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800bf44:	2d00      	cmp	r5, #0
 800bf46:	d168      	bne.n	800c01a <HAL_SPI_Init+0x212>
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG);
 800bf48:	689a      	ldr	r2, [r3, #8]
 800bf4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bf4e:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800bf50:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800bf52:	f022 0201 	bic.w	r2, r2, #1
 800bf56:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bf58:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 800bf5a:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bf5c:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 800bf60:	f884 3089 	strb.w	r3, [r4, #137]	; 0x89
}
 800bf64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800bf68:	68e2      	ldr	r2, [r4, #12]
 800bf6a:	2a0f      	cmp	r2, #15
 800bf6c:	d809      	bhi.n	800bf82 <HAL_SPI_Init+0x17a>
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800bf6e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  data_size = (data_size + 7UL) / 8UL;
 800bf70:	f102 0108 	add.w	r1, r2, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800bf74:	0945      	lsrs	r5, r0, #5
  data_size = (data_size + 7UL) / 8UL;
 800bf76:	08c9      	lsrs	r1, r1, #3
  return data_size * fifo_threashold;
 800bf78:	fb05 1101 	mla	r1, r5, r1, r1
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800bf7c:	2908      	cmp	r1, #8
 800bf7e:	f240 808d 	bls.w	800c09c <HAL_SPI_Init+0x294>
    return HAL_ERROR;
 800bf82:	2001      	movs	r0, #1
}
 800bf84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (hspi->Init.TxCRCInitializationPattern == SPI_CRC_INITIALIZATION_ALL_ONE_PATTERN)
 800bf88:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800bf8a:	2a01      	cmp	r2, #1
      SET_BIT(hspi->Instance->CR1, SPI_CR1_TCRCINI);
 800bf8c:	681a      	ldr	r2, [r3, #0]
 800bf8e:	bf0c      	ite	eq
 800bf90:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
      CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_TCRCINI);
 800bf94:	f422 4200 	bicne.w	r2, r2, #32768	; 0x8000
 800bf98:	601a      	str	r2, [r3, #0]
    if (hspi->Init.RxCRCInitializationPattern == SPI_CRC_INITIALIZATION_ALL_ONE_PATTERN)
 800bf9a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800bf9c:	2a01      	cmp	r2, #1
      SET_BIT(hspi->Instance->CR1, SPI_CR1_RCRCINI);
 800bf9e:	681a      	ldr	r2, [r3, #0]
 800bfa0:	bf0c      	ite	eq
 800bfa2:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
      CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_RCRCINI);
 800bfa6:	f422 4280 	bicne.w	r2, r2, #16384	; 0x4000
 800bfaa:	601a      	str	r2, [r3, #0]
    if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (crc_length == SPI_CRC_LENGTH_16BIT)) ||
 800bfac:	4a34      	ldr	r2, [pc, #208]	; (800c080 <HAL_SPI_Init+0x278>)
 800bfae:	4293      	cmp	r3, r2
 800bfb0:	d041      	beq.n	800c036 <HAL_SPI_Init+0x22e>
 800bfb2:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800bfb6:	4293      	cmp	r3, r2
 800bfb8:	d03d      	beq.n	800c036 <HAL_SPI_Init+0x22e>
 800bfba:	4a32      	ldr	r2, [pc, #200]	; (800c084 <HAL_SPI_Init+0x27c>)
 800bfbc:	4293      	cmp	r3, r2
 800bfbe:	d03a      	beq.n	800c036 <HAL_SPI_Init+0x22e>
 800bfc0:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800bfc4:	4293      	cmp	r3, r2
 800bfc6:	d036      	beq.n	800c036 <HAL_SPI_Init+0x22e>
 800bfc8:	4a2f      	ldr	r2, [pc, #188]	; (800c088 <HAL_SPI_Init+0x280>)
 800bfca:	4293      	cmp	r3, r2
 800bfcc:	d033      	beq.n	800c036 <HAL_SPI_Init+0x22e>
 800bfce:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800bfd2:	4293      	cmp	r3, r2
 800bfd4:	d02f      	beq.n	800c036 <HAL_SPI_Init+0x22e>
 800bfd6:	4a2d      	ldr	r2, [pc, #180]	; (800c08c <HAL_SPI_Init+0x284>)
 800bfd8:	4293      	cmp	r3, r2
 800bfda:	d00e      	beq.n	800bffa <HAL_SPI_Init+0x1f2>
        ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (crc_length == SPI_CRC_LENGTH_32BIT)))
 800bfdc:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800bfe0:	4293      	cmp	r3, r2
 800bfe2:	d00a      	beq.n	800bffa <HAL_SPI_Init+0x1f2>
 800bfe4:	4a2b      	ldr	r2, [pc, #172]	; (800c094 <HAL_SPI_Init+0x28c>)
 800bfe6:	4293      	cmp	r3, r2
 800bfe8:	d007      	beq.n	800bffa <HAL_SPI_Init+0x1f2>
 800bfea:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800bfee:	4293      	cmp	r3, r2
 800bff0:	d003      	beq.n	800bffa <HAL_SPI_Init+0x1f2>
 800bff2:	4a29      	ldr	r2, [pc, #164]	; (800c098 <HAL_SPI_Init+0x290>)
 800bff4:	4293      	cmp	r3, r2
 800bff6:	f040 8086 	bne.w	800c106 <HAL_SPI_Init+0x2fe>
 800bffa:	f5b7 1ff8 	cmp.w	r7, #2031616	; 0x1f0000
 800bffe:	d01d      	beq.n	800c03c <HAL_SPI_Init+0x234>
      crc_poly_msb_mask = (0x1UL << ((crc_length >> SPI_CFG1_CRCSIZE_Pos) + 0x1U));
 800c000:	2201      	movs	r2, #1
      CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_CRC33_17);
 800c002:	6819      	ldr	r1, [r3, #0]
      crc_poly_msb_mask = (0x1UL << ((crc_length >> SPI_CFG1_CRCSIZE_Pos) + 0x1U));
 800c004:	0c3f      	lsrs	r7, r7, #16
      CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_CRC33_17);
 800c006:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 800c00a:	6019      	str	r1, [r3, #0]
      crc_poly_msb_mask = (0x1UL << ((crc_length >> SPI_CFG1_CRCSIZE_Pos) + 0x1U));
 800c00c:	3701      	adds	r7, #1
      WRITE_REG(hspi->Instance->CRCPOLY, (hspi->Init.CRCPolynomial) | crc_poly_msb_mask);
 800c00e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
      crc_poly_msb_mask = (0x1UL << ((crc_length >> SPI_CFG1_CRCSIZE_Pos) + 0x1U));
 800c010:	40ba      	lsls	r2, r7
      WRITE_REG(hspi->Instance->CRCPOLY, (hspi->Init.CRCPolynomial) | crc_poly_msb_mask);
 800c012:	430a      	orrs	r2, r1
 800c014:	641a      	str	r2, [r3, #64]	; 0x40
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800c016:	2d00      	cmp	r5, #0
 800c018:	d096      	beq.n	800bf48 <HAL_SPI_Init+0x140>
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c01a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c01c:	f022 0201 	bic.w	r2, r2, #1
 800c020:	651a      	str	r2, [r3, #80]	; 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800c022:	f1be 0f00 	cmp.w	lr, #0
 800c026:	d097      	beq.n	800bf58 <HAL_SPI_Init+0x150>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800c028:	68da      	ldr	r2, [r3, #12]
 800c02a:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800c02c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800c030:	430a      	orrs	r2, r1
 800c032:	60da      	str	r2, [r3, #12]
 800c034:	e790      	b.n	800bf58 <HAL_SPI_Init+0x150>
    if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (crc_length == SPI_CRC_LENGTH_16BIT)) ||
 800c036:	f5b7 2f70 	cmp.w	r7, #983040	; 0xf0000
 800c03a:	d1e1      	bne.n	800c000 <HAL_SPI_Init+0x1f8>
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRC33_17);
 800c03c:	681a      	ldr	r2, [r3, #0]
 800c03e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c042:	601a      	str	r2, [r3, #0]
      WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
 800c044:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800c046:	641a      	str	r2, [r3, #64]	; 0x40
 800c048:	e77c      	b.n	800bf44 <HAL_SPI_Init+0x13c>
    return HAL_ERROR;
 800c04a:	2001      	movs	r0, #1
}
 800c04c:	4770      	bx	lr
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800c04e:	f5b5 0f80 	cmp.w	r5, #4194304	; 0x400000
 800c052:	d04e      	beq.n	800c0f2 <HAL_SPI_Init+0x2ea>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800c054:	2d00      	cmp	r5, #0
 800c056:	f47f af34 	bne.w	800bec2 <HAL_SPI_Init+0xba>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800c05a:	f1bc 5f80 	cmp.w	ip, #268435456	; 0x10000000
 800c05e:	d04d      	beq.n	800c0fc <HAL_SPI_Init+0x2f4>
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800c060:	46ae      	mov	lr, r5
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800c062:	6819      	ldr	r1, [r3, #0]
 800c064:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800c068:	6019      	str	r1, [r3, #0]
 800c06a:	e738      	b.n	800bede <HAL_SPI_Init+0xd6>
    HAL_SPI_MspInit(hspi);
 800c06c:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 800c06e:	f884 5088 	strb.w	r5, [r4, #136]	; 0x88
    HAL_SPI_MspInit(hspi);
 800c072:	f7f5 fa5b 	bl	800152c <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 800c076:	6823      	ldr	r3, [r4, #0]
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800c078:	68e2      	ldr	r2, [r4, #12]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800c07a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c07c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800c07e:	e710      	b.n	800bea2 <HAL_SPI_Init+0x9a>
 800c080:	40014c00 	.word	0x40014c00
 800c084:	44002000 	.word	0x44002000
 800c088:	40015000 	.word	0x40015000
 800c08c:	40013000 	.word	0x40013000
 800c090:	50013000 	.word	0x50013000
 800c094:	40003800 	.word	0x40003800
 800c098:	40003c00 	.word	0x40003c00
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c09c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c09e:	f5b6 0f80 	cmp.w	r6, #4194304	; 0x400000
 800c0a2:	f47f aef6 	bne.w	800be92 <HAL_SPI_Init+0x8a>
    if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.CRCLength > SPI_CRC_LENGTH_16BIT))
 800c0a6:	491b      	ldr	r1, [pc, #108]	; (800c114 <HAL_SPI_Init+0x30c>)
 800c0a8:	428b      	cmp	r3, r1
 800c0aa:	d01a      	beq.n	800c0e2 <HAL_SPI_Init+0x2da>
 800c0ac:	491a      	ldr	r1, [pc, #104]	; (800c118 <HAL_SPI_Init+0x310>)
 800c0ae:	428b      	cmp	r3, r1
 800c0b0:	d017      	beq.n	800c0e2 <HAL_SPI_Init+0x2da>
 800c0b2:	491a      	ldr	r1, [pc, #104]	; (800c11c <HAL_SPI_Init+0x314>)
 800c0b4:	428b      	cmp	r3, r1
 800c0b6:	d014      	beq.n	800c0e2 <HAL_SPI_Init+0x2da>
 800c0b8:	f101 5180 	add.w	r1, r1, #268435456	; 0x10000000
 800c0bc:	428b      	cmp	r3, r1
 800c0be:	d010      	beq.n	800c0e2 <HAL_SPI_Init+0x2da>
 800c0c0:	4917      	ldr	r1, [pc, #92]	; (800c120 <HAL_SPI_Init+0x318>)
 800c0c2:	428b      	cmp	r3, r1
 800c0c4:	d00d      	beq.n	800c0e2 <HAL_SPI_Init+0x2da>
 800c0c6:	f101 5180 	add.w	r1, r1, #268435456	; 0x10000000
 800c0ca:	428b      	cmp	r3, r1
 800c0cc:	d009      	beq.n	800c0e2 <HAL_SPI_Init+0x2da>
 800c0ce:	6b27      	ldr	r7, [r4, #48]	; 0x30
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800c0d0:	b907      	cbnz	r7, 800c0d4 <HAL_SPI_Init+0x2cc>
      crc_length = (hspi->Init.DataSize >> SPI_CFG1_DSIZE_Pos) << SPI_CFG1_CRCSIZE_Pos;
 800c0d2:	0417      	lsls	r7, r2, #16
    if ((hspi->Init.DataSize >> SPI_CFG1_DSIZE_Pos) > (crc_length >> SPI_CFG1_CRCSIZE_Pos))
 800c0d4:	ebb2 4f17 	cmp.w	r2, r7, lsr #16
 800c0d8:	f63f af53 	bhi.w	800bf82 <HAL_SPI_Init+0x17a>
 800c0dc:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
 800c0e0:	e6d8      	b.n	800be94 <HAL_SPI_Init+0x8c>
    if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.CRCLength > SPI_CRC_LENGTH_16BIT))
 800c0e2:	6b27      	ldr	r7, [r4, #48]	; 0x30
 800c0e4:	f5b7 2f70 	cmp.w	r7, #983040	; 0xf0000
 800c0e8:	f63f af4b 	bhi.w	800bf82 <HAL_SPI_Init+0x17a>
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800c0ec:	2f00      	cmp	r7, #0
 800c0ee:	d1f1      	bne.n	800c0d4 <HAL_SPI_Init+0x2cc>
 800c0f0:	e7ef      	b.n	800c0d2 <HAL_SPI_Init+0x2ca>
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800c0f2:	f1bc 0f00 	cmp.w	ip, #0
 800c0f6:	d001      	beq.n	800c0fc <HAL_SPI_Init+0x2f4>
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800c0f8:	46ae      	mov	lr, r5
 800c0fa:	e6e6      	b.n	800beca <HAL_SPI_Init+0xc2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800c0fc:	6819      	ldr	r1, [r3, #0]
 800c0fe:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 800c102:	6019      	str	r1, [r3, #0]
 800c104:	e6dd      	b.n	800bec2 <HAL_SPI_Init+0xba>
        ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (crc_length == SPI_CRC_LENGTH_32BIT)))
 800c106:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c10a:	4293      	cmp	r3, r2
 800c10c:	f43f af75 	beq.w	800bffa <HAL_SPI_Init+0x1f2>
 800c110:	e776      	b.n	800c000 <HAL_SPI_Init+0x1f8>
 800c112:	bf00      	nop
 800c114:	40014c00 	.word	0x40014c00
 800c118:	50014c00 	.word	0x50014c00
 800c11c:	44002000 	.word	0x44002000
 800c120:	40015000 	.word	0x40015000

0800c124 <HAL_SPI_Transmit>:
{
 800c124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c128:	4604      	mov	r4, r0
 800c12a:	4690      	mov	r8, r2
 800c12c:	4689      	mov	r9, r1
 800c12e:	461d      	mov	r5, r3
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800c130:	6807      	ldr	r7, [r0, #0]
  tickstart = HAL_GetTick();
 800c132:	f7f9 fc01 	bl	8005938 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 800c136:	f894 2089 	ldrb.w	r2, [r4, #137]	; 0x89
 800c13a:	2a01      	cmp	r2, #1
 800c13c:	d172      	bne.n	800c224 <HAL_SPI_Transmit+0x100>
  if ((pData == NULL) || (Size == 0UL))
 800c13e:	b2d3      	uxtb	r3, r2
 800c140:	f1b9 0f00 	cmp.w	r9, #0
 800c144:	d06f      	beq.n	800c226 <HAL_SPI_Transmit+0x102>
 800c146:	f1b8 0f00 	cmp.w	r8, #0
 800c14a:	d06c      	beq.n	800c226 <HAL_SPI_Transmit+0x102>
  __HAL_LOCK(hspi);
 800c14c:	f894 2088 	ldrb.w	r2, [r4, #136]	; 0x88
 800c150:	2a01      	cmp	r2, #1
 800c152:	d067      	beq.n	800c224 <HAL_SPI_Transmit+0x100>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c154:	2203      	movs	r2, #3
  __HAL_LOCK(hspi);
 800c156:	f884 3088 	strb.w	r3, [r4, #136]	; 0x88
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c15a:	2300      	movs	r3, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c15c:	f884 2089 	strb.w	r2, [r4, #137]	; 0x89
  hspi->pRxBuffPtr  = NULL;
 800c160:	66e3      	str	r3, [r4, #108]	; 0x6c
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c162:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  hspi->RxXferSize  = (uint16_t) 0UL;
 800c166:	f8a4 3070 	strh.w	r3, [r4, #112]	; 0x70
  hspi->TxXferCount = Size;
 800c16a:	f8a4 806a 	strh.w	r8, [r4, #106]	; 0x6a
  hspi->TxISR       = NULL;
 800c16e:	67e3      	str	r3, [r4, #124]	; 0x7c
  hspi->RxXferCount = (uint16_t) 0UL;
 800c170:	f8a4 3072 	strh.w	r3, [r4, #114]	; 0x72
  hspi->RxISR       = NULL;
 800c174:	67a3      	str	r3, [r4, #120]	; 0x78
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c176:	68a3      	ldr	r3, [r4, #8]
 800c178:	4606      	mov	r6, r0
 800c17a:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    SPI_1LINE_TX(hspi);
 800c17e:	6821      	ldr	r1, [r4, #0]
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800c180:	f8c4 9064 	str.w	r9, [r4, #100]	; 0x64
  hspi->TxXferSize  = Size;
 800c184:	f8a4 8068 	strh.w	r8, [r4, #104]	; 0x68
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c188:	f000 8121 	beq.w	800c3ce <HAL_SPI_Transmit+0x2aa>
    SPI_2LINES_TX(hspi);
 800c18c:	68cb      	ldr	r3, [r1, #12]
 800c18e:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 800c192:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c196:	60cb      	str	r3, [r1, #12]
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800c198:	684b      	ldr	r3, [r1, #4]
 800c19a:	0c1b      	lsrs	r3, r3, #16
 800c19c:	041b      	lsls	r3, r3, #16
 800c19e:	ea43 0308 	orr.w	r3, r3, r8
 800c1a2:	604b      	str	r3, [r1, #4]
  __HAL_SPI_ENABLE(hspi);
 800c1a4:	680b      	ldr	r3, [r1, #0]
 800c1a6:	f043 0301 	orr.w	r3, r3, #1
 800c1aa:	600b      	str	r3, [r1, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c1ac:	6863      	ldr	r3, [r4, #4]
 800c1ae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c1b2:	d103      	bne.n	800c1bc <HAL_SPI_Transmit+0x98>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800c1b4:	680b      	ldr	r3, [r1, #0]
 800c1b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c1ba:	600b      	str	r3, [r1, #0]
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800c1bc:	68e3      	ldr	r3, [r4, #12]
 800c1be:	2b0f      	cmp	r3, #15
 800c1c0:	f200 808f 	bhi.w	800c2e2 <HAL_SPI_Transmit+0x1be>
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c1c4:	2b07      	cmp	r3, #7
 800c1c6:	d860      	bhi.n	800c28a <HAL_SPI_Transmit+0x166>
    while (hspi->TxXferCount > 0UL)
 800c1c8:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800c1cc:	b29b      	uxth	r3, r3
 800c1ce:	b383      	cbz	r3, 800c232 <HAL_SPI_Transmit+0x10e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800c1d0:	694b      	ldr	r3, [r1, #20]
 800c1d2:	0798      	lsls	r0, r3, #30
 800c1d4:	d51b      	bpl.n	800c20e <HAL_SPI_Transmit+0xea>
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800c1d6:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800c1da:	b29b      	uxth	r3, r3
 800c1dc:	2b03      	cmp	r3, #3
 800c1de:	f240 80ba 	bls.w	800c356 <HAL_SPI_Transmit+0x232>
 800c1e2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c1e4:	2b40      	cmp	r3, #64	; 0x40
 800c1e6:	f240 80b6 	bls.w	800c356 <HAL_SPI_Transmit+0x232>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800c1ea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c1ec:	f853 2b04 	ldr.w	r2, [r3], #4
 800c1f0:	620a      	str	r2, [r1, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800c1f2:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 800c1f4:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800c1f8:	3b04      	subs	r3, #4
 800c1fa:	b29b      	uxth	r3, r3
 800c1fc:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
    while (hspi->TxXferCount > 0UL)
 800c200:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800c204:	b29b      	uxth	r3, r3
 800c206:	b1a3      	cbz	r3, 800c232 <HAL_SPI_Transmit+0x10e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800c208:	694b      	ldr	r3, [r1, #20]
 800c20a:	0798      	lsls	r0, r3, #30
 800c20c:	d4e3      	bmi.n	800c1d6 <HAL_SPI_Transmit+0xb2>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c20e:	f7f9 fb93 	bl	8005938 <HAL_GetTick>
 800c212:	1b80      	subs	r0, r0, r6
 800c214:	42a8      	cmp	r0, r5
 800c216:	f0c0 80d6 	bcc.w	800c3c6 <HAL_SPI_Transmit+0x2a2>
 800c21a:	1c69      	adds	r1, r5, #1
 800c21c:	f040 80bf 	bne.w	800c39e <HAL_SPI_Transmit+0x27a>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800c220:	6821      	ldr	r1, [r4, #0]
 800c222:	e7d1      	b.n	800c1c8 <HAL_SPI_Transmit+0xa4>
    return HAL_BUSY;
 800c224:	2302      	movs	r3, #2
}
 800c226:	4618      	mov	r0, r3
 800c228:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c22c:	1c6a      	adds	r2, r5, #1
 800c22e:	d10a      	bne.n	800c246 <HAL_SPI_Transmit+0x122>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800c230:	6821      	ldr	r1, [r4, #0]
 800c232:	694b      	ldr	r3, [r1, #20]
 800c234:	071b      	lsls	r3, r3, #28
 800c236:	d40c      	bmi.n	800c252 <HAL_SPI_Transmit+0x12e>
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c238:	f7f9 fb7e 	bl	8005938 <HAL_GetTick>
 800c23c:	1b80      	subs	r0, r0, r6
 800c23e:	4285      	cmp	r5, r0
 800c240:	d9f4      	bls.n	800c22c <HAL_SPI_Transmit+0x108>
 800c242:	2d00      	cmp	r5, #0
 800c244:	d1f4      	bne.n	800c230 <HAL_SPI_Transmit+0x10c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c246:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800c24a:	f043 0320 	orr.w	r3, r3, #32
 800c24e:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  SPI_CloseTransfer(hspi);
 800c252:	4620      	mov	r0, r4
 800c254:	f7ff fd70 	bl	800bd38 <SPI_CloseTransfer>
  hspi->State = HAL_SPI_STATE_READY;
 800c258:	2301      	movs	r3, #1
  __HAL_UNLOCK(hspi);
 800c25a:	2200      	movs	r2, #0
  hspi->State = HAL_SPI_STATE_READY;
 800c25c:	f884 3089 	strb.w	r3, [r4, #137]	; 0x89
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c260:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
  __HAL_UNLOCK(hspi);
 800c264:	f884 2088 	strb.w	r2, [r4, #136]	; 0x88
    return HAL_BUSY;
 800c268:	1a9b      	subs	r3, r3, r2
 800c26a:	bf18      	it	ne
 800c26c:	2301      	movne	r3, #1
}
 800c26e:	4618      	mov	r0, r3
 800c270:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800c274:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c276:	f833 2b02 	ldrh.w	r2, [r3], #2
 800c27a:	843a      	strh	r2, [r7, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c27c:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->TxXferCount--;
 800c27e:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800c282:	3b01      	subs	r3, #1
 800c284:	b29b      	uxth	r3, r3
 800c286:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
    while (hspi->TxXferCount > 0UL)
 800c28a:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800c28e:	b29b      	uxth	r3, r3
 800c290:	2b00      	cmp	r3, #0
 800c292:	d0ce      	beq.n	800c232 <HAL_SPI_Transmit+0x10e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800c294:	694b      	ldr	r3, [r1, #20]
 800c296:	079a      	lsls	r2, r3, #30
 800c298:	d51a      	bpl.n	800c2d0 <HAL_SPI_Transmit+0x1ac>
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800c29a:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800c29e:	b29b      	uxth	r3, r3
 800c2a0:	2b01      	cmp	r3, #1
 800c2a2:	d9e7      	bls.n	800c274 <HAL_SPI_Transmit+0x150>
 800c2a4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d0e4      	beq.n	800c274 <HAL_SPI_Transmit+0x150>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800c2aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c2ac:	f853 2b04 	ldr.w	r2, [r3], #4
 800c2b0:	620a      	str	r2, [r1, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800c2b2:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 800c2b4:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800c2b8:	3b02      	subs	r3, #2
 800c2ba:	b29b      	uxth	r3, r3
 800c2bc:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
    while (hspi->TxXferCount > 0UL)
 800c2c0:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800c2c4:	b29b      	uxth	r3, r3
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d0b3      	beq.n	800c232 <HAL_SPI_Transmit+0x10e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800c2ca:	694b      	ldr	r3, [r1, #20]
 800c2cc:	079a      	lsls	r2, r3, #30
 800c2ce:	d4e4      	bmi.n	800c29a <HAL_SPI_Transmit+0x176>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c2d0:	f7f9 fb32 	bl	8005938 <HAL_GetTick>
 800c2d4:	1b80      	subs	r0, r0, r6
 800c2d6:	42a8      	cmp	r0, r5
 800c2d8:	d372      	bcc.n	800c3c0 <HAL_SPI_Transmit+0x29c>
 800c2da:	1c6b      	adds	r3, r5, #1
 800c2dc:	d15f      	bne.n	800c39e <HAL_SPI_Transmit+0x27a>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800c2de:	6821      	ldr	r1, [r4, #0]
 800c2e0:	e7d3      	b.n	800c28a <HAL_SPI_Transmit+0x166>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800c2e2:	4b3d      	ldr	r3, [pc, #244]	; (800c3d8 <HAL_SPI_Transmit+0x2b4>)
 800c2e4:	4299      	cmp	r1, r3
 800c2e6:	d011      	beq.n	800c30c <HAL_SPI_Transmit+0x1e8>
 800c2e8:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 800c2ec:	4299      	cmp	r1, r3
 800c2ee:	d00d      	beq.n	800c30c <HAL_SPI_Transmit+0x1e8>
 800c2f0:	4b3a      	ldr	r3, [pc, #232]	; (800c3dc <HAL_SPI_Transmit+0x2b8>)
 800c2f2:	4299      	cmp	r1, r3
 800c2f4:	d00a      	beq.n	800c30c <HAL_SPI_Transmit+0x1e8>
 800c2f6:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 800c2fa:	4299      	cmp	r1, r3
 800c2fc:	d006      	beq.n	800c30c <HAL_SPI_Transmit+0x1e8>
 800c2fe:	4b38      	ldr	r3, [pc, #224]	; (800c3e0 <HAL_SPI_Transmit+0x2bc>)
 800c300:	4299      	cmp	r1, r3
 800c302:	d003      	beq.n	800c30c <HAL_SPI_Transmit+0x1e8>
 800c304:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 800c308:	4299      	cmp	r1, r3
 800c30a:	d1be      	bne.n	800c28a <HAL_SPI_Transmit+0x166>
    while (hspi->TxXferCount > 0UL)
 800c30c:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800c310:	b29b      	uxth	r3, r3
 800c312:	2b00      	cmp	r3, #0
 800c314:	d08d      	beq.n	800c232 <HAL_SPI_Transmit+0x10e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800c316:	694b      	ldr	r3, [r1, #20]
 800c318:	0798      	lsls	r0, r3, #30
 800c31a:	d513      	bpl.n	800c344 <HAL_SPI_Transmit+0x220>
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800c31c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c31e:	f852 3b04 	ldr.w	r3, [r2], #4
 800c322:	620b      	str	r3, [r1, #32]
        hspi->TxXferCount--;
 800c324:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800c328:	6662      	str	r2, [r4, #100]	; 0x64
        hspi->TxXferCount--;
 800c32a:	3b01      	subs	r3, #1
 800c32c:	b29b      	uxth	r3, r3
 800c32e:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
    while (hspi->TxXferCount > 0UL)
 800c332:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800c336:	b29b      	uxth	r3, r3
 800c338:	2b00      	cmp	r3, #0
 800c33a:	f43f af7a 	beq.w	800c232 <HAL_SPI_Transmit+0x10e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800c33e:	694b      	ldr	r3, [r1, #20]
 800c340:	0798      	lsls	r0, r3, #30
 800c342:	d4eb      	bmi.n	800c31c <HAL_SPI_Transmit+0x1f8>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c344:	f7f9 faf8 	bl	8005938 <HAL_GetTick>
 800c348:	1b80      	subs	r0, r0, r6
 800c34a:	42a8      	cmp	r0, r5
 800c34c:	d325      	bcc.n	800c39a <HAL_SPI_Transmit+0x276>
 800c34e:	1c69      	adds	r1, r5, #1
 800c350:	d125      	bne.n	800c39e <HAL_SPI_Transmit+0x27a>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800c352:	6821      	ldr	r1, [r4, #0]
 800c354:	e7da      	b.n	800c30c <HAL_SPI_Transmit+0x1e8>
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800c356:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800c35a:	b29b      	uxth	r3, r3
 800c35c:	2b01      	cmp	r3, #1
 800c35e:	d90d      	bls.n	800c37c <HAL_SPI_Transmit+0x258>
 800c360:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c362:	b15b      	cbz	r3, 800c37c <HAL_SPI_Transmit+0x258>
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800c364:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c366:	f833 2b02 	ldrh.w	r2, [r3], #2
 800c36a:	843a      	strh	r2, [r7, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c36c:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 800c36e:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800c372:	3b02      	subs	r3, #2
 800c374:	b29b      	uxth	r3, r3
 800c376:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
 800c37a:	e725      	b.n	800c1c8 <HAL_SPI_Transmit+0xa4>
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800c37c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c37e:	781b      	ldrb	r3, [r3, #0]
 800c380:	f881 3020 	strb.w	r3, [r1, #32]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800c384:	6e63      	ldr	r3, [r4, #100]	; 0x64
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800c386:	6821      	ldr	r1, [r4, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800c388:	3301      	adds	r3, #1
 800c38a:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->TxXferCount--;
 800c38c:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800c390:	3b01      	subs	r3, #1
 800c392:	b29b      	uxth	r3, r3
 800c394:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
 800c398:	e716      	b.n	800c1c8 <HAL_SPI_Transmit+0xa4>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c39a:	2d00      	cmp	r5, #0
 800c39c:	d1d9      	bne.n	800c352 <HAL_SPI_Transmit+0x22e>
          SPI_CloseTransfer(hspi);
 800c39e:	4620      	mov	r0, r4
 800c3a0:	f7ff fcca 	bl	800bd38 <SPI_CloseTransfer>
          hspi->State = HAL_SPI_STATE_READY;
 800c3a4:	2401      	movs	r4, #1
          __HAL_UNLOCK(hspi);
 800c3a6:	2100      	movs	r1, #0
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c3a8:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
          return HAL_TIMEOUT;
 800c3ac:	2303      	movs	r3, #3
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c3ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c3b2:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
          __HAL_UNLOCK(hspi);
 800c3b6:	f880 1088 	strb.w	r1, [r0, #136]	; 0x88
          hspi->State = HAL_SPI_STATE_READY;
 800c3ba:	f880 4089 	strb.w	r4, [r0, #137]	; 0x89
          return HAL_TIMEOUT;
 800c3be:	e732      	b.n	800c226 <HAL_SPI_Transmit+0x102>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c3c0:	2d00      	cmp	r5, #0
 800c3c2:	d18c      	bne.n	800c2de <HAL_SPI_Transmit+0x1ba>
 800c3c4:	e7eb      	b.n	800c39e <HAL_SPI_Transmit+0x27a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c3c6:	2d00      	cmp	r5, #0
 800c3c8:	f47f af2a 	bne.w	800c220 <HAL_SPI_Transmit+0xfc>
 800c3cc:	e7e7      	b.n	800c39e <HAL_SPI_Transmit+0x27a>
    SPI_1LINE_TX(hspi);
 800c3ce:	680b      	ldr	r3, [r1, #0]
 800c3d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800c3d4:	600b      	str	r3, [r1, #0]
 800c3d6:	e6df      	b.n	800c198 <HAL_SPI_Transmit+0x74>
 800c3d8:	40013000 	.word	0x40013000
 800c3dc:	40003800 	.word	0x40003800
 800c3e0:	40003c00 	.word	0x40003c00

0800c3e4 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800c3e4:	4770      	bx	lr
 800c3e6:	bf00      	nop

0800c3e8 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c3e8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800c3ec:	2b01      	cmp	r3, #1
 800c3ee:	d14b      	bne.n	800c488 <HAL_TIM_Base_Start_IT+0xa0>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c3f0:	2202      	movs	r2, #2

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c3f2:	6803      	ldr	r3, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800c3f4:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c3f8:	68da      	ldr	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c3fa:	4925      	ldr	r1, [pc, #148]	; (800c490 <HAL_TIM_Base_Start_IT+0xa8>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c3fc:	f042 0201 	orr.w	r2, r2, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c400:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c402:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c404:	d032      	beq.n	800c46c <HAL_TIM_Base_Start_IT+0x84>
 800c406:	4a23      	ldr	r2, [pc, #140]	; (800c494 <HAL_TIM_Base_Start_IT+0xac>)
 800c408:	4293      	cmp	r3, r2
 800c40a:	d02f      	beq.n	800c46c <HAL_TIM_Base_Start_IT+0x84>
 800c40c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c410:	d02c      	beq.n	800c46c <HAL_TIM_Base_Start_IT+0x84>
 800c412:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c416:	d029      	beq.n	800c46c <HAL_TIM_Base_Start_IT+0x84>
 800c418:	4a1f      	ldr	r2, [pc, #124]	; (800c498 <HAL_TIM_Base_Start_IT+0xb0>)
 800c41a:	4293      	cmp	r3, r2
 800c41c:	d026      	beq.n	800c46c <HAL_TIM_Base_Start_IT+0x84>
 800c41e:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c422:	4293      	cmp	r3, r2
 800c424:	d022      	beq.n	800c46c <HAL_TIM_Base_Start_IT+0x84>
 800c426:	4a1d      	ldr	r2, [pc, #116]	; (800c49c <HAL_TIM_Base_Start_IT+0xb4>)
 800c428:	4293      	cmp	r3, r2
 800c42a:	d01f      	beq.n	800c46c <HAL_TIM_Base_Start_IT+0x84>
 800c42c:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c430:	4293      	cmp	r3, r2
 800c432:	d01b      	beq.n	800c46c <HAL_TIM_Base_Start_IT+0x84>
 800c434:	4a1a      	ldr	r2, [pc, #104]	; (800c4a0 <HAL_TIM_Base_Start_IT+0xb8>)
 800c436:	4293      	cmp	r3, r2
 800c438:	d018      	beq.n	800c46c <HAL_TIM_Base_Start_IT+0x84>
 800c43a:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c43e:	4293      	cmp	r3, r2
 800c440:	d014      	beq.n	800c46c <HAL_TIM_Base_Start_IT+0x84>
 800c442:	4a18      	ldr	r2, [pc, #96]	; (800c4a4 <HAL_TIM_Base_Start_IT+0xbc>)
 800c444:	4293      	cmp	r3, r2
 800c446:	d011      	beq.n	800c46c <HAL_TIM_Base_Start_IT+0x84>
 800c448:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c44c:	4293      	cmp	r3, r2
 800c44e:	d00d      	beq.n	800c46c <HAL_TIM_Base_Start_IT+0x84>
 800c450:	4a15      	ldr	r2, [pc, #84]	; (800c4a8 <HAL_TIM_Base_Start_IT+0xc0>)
 800c452:	4293      	cmp	r3, r2
 800c454:	d00a      	beq.n	800c46c <HAL_TIM_Base_Start_IT+0x84>
 800c456:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c45a:	4293      	cmp	r3, r2
 800c45c:	d006      	beq.n	800c46c <HAL_TIM_Base_Start_IT+0x84>
 800c45e:	4a13      	ldr	r2, [pc, #76]	; (800c4ac <HAL_TIM_Base_Start_IT+0xc4>)
 800c460:	4293      	cmp	r3, r2
 800c462:	d003      	beq.n	800c46c <HAL_TIM_Base_Start_IT+0x84>
 800c464:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c468:	4293      	cmp	r3, r2
 800c46a:	d107      	bne.n	800c47c <HAL_TIM_Base_Start_IT+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c46c:	6899      	ldr	r1, [r3, #8]
 800c46e:	4a10      	ldr	r2, [pc, #64]	; (800c4b0 <HAL_TIM_Base_Start_IT+0xc8>)
 800c470:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c472:	2a06      	cmp	r2, #6
 800c474:	d00a      	beq.n	800c48c <HAL_TIM_Base_Start_IT+0xa4>
 800c476:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800c47a:	d007      	beq.n	800c48c <HAL_TIM_Base_Start_IT+0xa4>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c47c:	681a      	ldr	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c47e:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 800c480:	f042 0201 	orr.w	r2, r2, #1
 800c484:	601a      	str	r2, [r3, #0]
 800c486:	4770      	bx	lr
    return HAL_ERROR;
 800c488:	2001      	movs	r0, #1
 800c48a:	4770      	bx	lr
  return HAL_OK;
 800c48c:	2000      	movs	r0, #0
}
 800c48e:	4770      	bx	lr
 800c490:	40012c00 	.word	0x40012c00
 800c494:	50012c00 	.word	0x50012c00
 800c498:	40000400 	.word	0x40000400
 800c49c:	40000800 	.word	0x40000800
 800c4a0:	40000c00 	.word	0x40000c00
 800c4a4:	40013400 	.word	0x40013400
 800c4a8:	40001800 	.word	0x40001800
 800c4ac:	40014000 	.word	0x40014000
 800c4b0:	00010007 	.word	0x00010007

0800c4b4 <HAL_TIM_OC_DelayElapsedCallback>:
 800c4b4:	4770      	bx	lr
 800c4b6:	bf00      	nop

0800c4b8 <HAL_TIM_IC_CaptureCallback>:
 800c4b8:	4770      	bx	lr
 800c4ba:	bf00      	nop

0800c4bc <HAL_TIM_PWM_PulseFinishedCallback>:
 800c4bc:	4770      	bx	lr
 800c4be:	bf00      	nop

0800c4c0 <HAL_TIM_TriggerCallback>:
 800c4c0:	4770      	bx	lr
 800c4c2:	bf00      	nop

0800c4c4 <HAL_TIM_IRQHandler>:
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  uint32_t itsource = htim->Instance->DIER;
 800c4c4:	6803      	ldr	r3, [r0, #0]
{
 800c4c6:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 800c4c8:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 800c4ca:	691c      	ldr	r4, [r3, #16]
{
 800c4cc:	4605      	mov	r5, r0

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800c4ce:	07a2      	lsls	r2, r4, #30
 800c4d0:	d501      	bpl.n	800c4d6 <HAL_TIM_IRQHandler+0x12>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800c4d2:	07b1      	lsls	r1, r6, #30
 800c4d4:	d46c      	bmi.n	800c5b0 <HAL_TIM_IRQHandler+0xec>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c4d6:	0763      	lsls	r3, r4, #29
 800c4d8:	d501      	bpl.n	800c4de <HAL_TIM_IRQHandler+0x1a>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c4da:	0770      	lsls	r0, r6, #29
 800c4dc:	d455      	bmi.n	800c58a <HAL_TIM_IRQHandler+0xc6>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c4de:	0721      	lsls	r1, r4, #28
 800c4e0:	d501      	bpl.n	800c4e6 <HAL_TIM_IRQHandler+0x22>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c4e2:	0732      	lsls	r2, r6, #28
 800c4e4:	d43e      	bmi.n	800c564 <HAL_TIM_IRQHandler+0xa0>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c4e6:	06e0      	lsls	r0, r4, #27
 800c4e8:	d501      	bpl.n	800c4ee <HAL_TIM_IRQHandler+0x2a>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c4ea:	06f1      	lsls	r1, r6, #27
 800c4ec:	d426      	bmi.n	800c53c <HAL_TIM_IRQHandler+0x78>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c4ee:	07e2      	lsls	r2, r4, #31
 800c4f0:	d501      	bpl.n	800c4f6 <HAL_TIM_IRQHandler+0x32>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c4f2:	07f3      	lsls	r3, r6, #31
 800c4f4:	d47a      	bmi.n	800c5ec <HAL_TIM_IRQHandler+0x128>
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c4f6:	f414 5f02 	tst.w	r4, #8320	; 0x2080
 800c4fa:	d069      	beq.n	800c5d0 <HAL_TIM_IRQHandler+0x10c>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c4fc:	0630      	lsls	r0, r6, #24
 800c4fe:	d47d      	bmi.n	800c5fc <HAL_TIM_IRQHandler+0x138>
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c500:	0660      	lsls	r0, r4, #25
 800c502:	d502      	bpl.n	800c50a <HAL_TIM_IRQHandler+0x46>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c504:	0671      	lsls	r1, r6, #25
 800c506:	f100 808b 	bmi.w	800c620 <HAL_TIM_IRQHandler+0x15c>
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c50a:	06a2      	lsls	r2, r4, #26
 800c50c:	d502      	bpl.n	800c514 <HAL_TIM_IRQHandler+0x50>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c50e:	06b3      	lsls	r3, r6, #26
 800c510:	f100 808e 	bmi.w	800c630 <HAL_TIM_IRQHandler+0x16c>
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800c514:	02e0      	lsls	r0, r4, #11
 800c516:	d502      	bpl.n	800c51e <HAL_TIM_IRQHandler+0x5a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800c518:	02f1      	lsls	r1, r6, #11
 800c51a:	f100 8091 	bmi.w	800c640 <HAL_TIM_IRQHandler+0x17c>
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800c51e:	02a2      	lsls	r2, r4, #10
 800c520:	d502      	bpl.n	800c528 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800c522:	02b3      	lsls	r3, r6, #10
 800c524:	f100 8094 	bmi.w	800c650 <HAL_TIM_IRQHandler+0x18c>
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800c528:	0260      	lsls	r0, r4, #9
 800c52a:	d502      	bpl.n	800c532 <HAL_TIM_IRQHandler+0x6e>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800c52c:	0271      	lsls	r1, r6, #9
 800c52e:	f100 8097 	bmi.w	800c660 <HAL_TIM_IRQHandler+0x19c>
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800c532:	0222      	lsls	r2, r4, #8
 800c534:	d501      	bpl.n	800c53a <HAL_TIM_IRQHandler+0x76>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800c536:	0233      	lsls	r3, r6, #8
 800c538:	d44f      	bmi.n	800c5da <HAL_TIM_IRQHandler+0x116>
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c53a:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c53c:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c540:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c542:	682b      	ldr	r3, [r5, #0]
        HAL_TIM_IC_CaptureCallback(htim);
 800c544:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c546:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c548:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c54a:	69db      	ldr	r3, [r3, #28]
 800c54c:	f413 7f40 	tst.w	r3, #768	; 0x300
 800c550:	f040 8097 	bne.w	800c682 <HAL_TIM_IRQHandler+0x1be>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c554:	f7ff ffae 	bl	800c4b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c558:	4628      	mov	r0, r5
 800c55a:	f7ff ffaf 	bl	800c4bc <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c55e:	2300      	movs	r3, #0
 800c560:	772b      	strb	r3, [r5, #28]
 800c562:	e7c4      	b.n	800c4ee <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c564:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c568:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c56a:	682b      	ldr	r3, [r5, #0]
        HAL_TIM_IC_CaptureCallback(htim);
 800c56c:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c56e:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c570:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c572:	69db      	ldr	r3, [r3, #28]
 800c574:	079b      	lsls	r3, r3, #30
 800c576:	f040 8081 	bne.w	800c67c <HAL_TIM_IRQHandler+0x1b8>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c57a:	f7ff ff9b 	bl	800c4b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c57e:	4628      	mov	r0, r5
 800c580:	f7ff ff9c 	bl	800c4bc <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c584:	2300      	movs	r3, #0
 800c586:	772b      	strb	r3, [r5, #28]
 800c588:	e7ad      	b.n	800c4e6 <HAL_TIM_IRQHandler+0x22>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c58a:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c58e:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c590:	682b      	ldr	r3, [r5, #0]
        HAL_TIM_IC_CaptureCallback(htim);
 800c592:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c594:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c596:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c598:	699b      	ldr	r3, [r3, #24]
 800c59a:	f413 7f40 	tst.w	r3, #768	; 0x300
 800c59e:	d16a      	bne.n	800c676 <HAL_TIM_IRQHandler+0x1b2>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c5a0:	f7ff ff88 	bl	800c4b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c5a4:	4628      	mov	r0, r5
 800c5a6:	f7ff ff89 	bl	800c4bc <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c5aa:	2300      	movs	r3, #0
 800c5ac:	772b      	strb	r3, [r5, #28]
 800c5ae:	e796      	b.n	800c4de <HAL_TIM_IRQHandler+0x1a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800c5b0:	f06f 0202 	mvn.w	r2, #2
 800c5b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c5b6:	2201      	movs	r2, #1
 800c5b8:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c5ba:	699b      	ldr	r3, [r3, #24]
 800c5bc:	079a      	lsls	r2, r3, #30
 800c5be:	d157      	bne.n	800c670 <HAL_TIM_IRQHandler+0x1ac>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c5c0:	f7ff ff78 	bl	800c4b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c5c4:	4628      	mov	r0, r5
 800c5c6:	f7ff ff79 	bl	800c4bc <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	772b      	strb	r3, [r5, #28]
 800c5ce:	e782      	b.n	800c4d6 <HAL_TIM_IRQHandler+0x12>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c5d0:	05e2      	lsls	r2, r4, #23
 800c5d2:	d595      	bpl.n	800c500 <HAL_TIM_IRQHandler+0x3c>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c5d4:	0633      	lsls	r3, r6, #24
 800c5d6:	d41b      	bmi.n	800c610 <HAL_TIM_IRQHandler+0x14c>
 800c5d8:	e792      	b.n	800c500 <HAL_TIM_IRQHandler+0x3c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800c5da:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800c5de:	682b      	ldr	r3, [r5, #0]
      HAL_TIMEx_TransitionErrorCallback(htim);
 800c5e0:	4628      	mov	r0, r5
}
 800c5e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800c5e6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_TransitionErrorCallback(htim);
 800c5e8:	f000 b94e 	b.w	800c888 <HAL_TIMEx_TransitionErrorCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c5ec:	f06f 0201 	mvn.w	r2, #1
 800c5f0:	682b      	ldr	r3, [r5, #0]
      HAL_TIM_PeriodElapsedCallback(htim);
 800c5f2:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c5f4:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800c5f6:	f7f5 febb 	bl	8002370 <HAL_TIM_PeriodElapsedCallback>
 800c5fa:	e77c      	b.n	800c4f6 <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c5fc:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 800c600:	682b      	ldr	r3, [r5, #0]
      HAL_TIMEx_BreakCallback(htim);
 800c602:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c604:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800c606:	f000 f935 	bl	800c874 <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c60a:	05e1      	lsls	r1, r4, #23
 800c60c:	f57f af78 	bpl.w	800c500 <HAL_TIM_IRQHandler+0x3c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c610:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800c614:	682b      	ldr	r3, [r5, #0]
      HAL_TIMEx_Break2Callback(htim);
 800c616:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c618:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800c61a:	f000 f92d 	bl	800c878 <HAL_TIMEx_Break2Callback>
 800c61e:	e76f      	b.n	800c500 <HAL_TIM_IRQHandler+0x3c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c620:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c624:	682b      	ldr	r3, [r5, #0]
      HAL_TIM_TriggerCallback(htim);
 800c626:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c628:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800c62a:	f7ff ff49 	bl	800c4c0 <HAL_TIM_TriggerCallback>
 800c62e:	e76c      	b.n	800c50a <HAL_TIM_IRQHandler+0x46>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c630:	f06f 0220 	mvn.w	r2, #32
 800c634:	682b      	ldr	r3, [r5, #0]
      HAL_TIMEx_CommutCallback(htim);
 800c636:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c638:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800c63a:	f000 f919 	bl	800c870 <HAL_TIMEx_CommutCallback>
 800c63e:	e769      	b.n	800c514 <HAL_TIM_IRQHandler+0x50>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800c640:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800c644:	682b      	ldr	r3, [r5, #0]
      HAL_TIMEx_EncoderIndexCallback(htim);
 800c646:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800c648:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_EncoderIndexCallback(htim);
 800c64a:	f000 f917 	bl	800c87c <HAL_TIMEx_EncoderIndexCallback>
 800c64e:	e766      	b.n	800c51e <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800c650:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800c654:	682b      	ldr	r3, [r5, #0]
      HAL_TIMEx_DirectionChangeCallback(htim);
 800c656:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800c658:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_DirectionChangeCallback(htim);
 800c65a:	f000 f911 	bl	800c880 <HAL_TIMEx_DirectionChangeCallback>
 800c65e:	e763      	b.n	800c528 <HAL_TIM_IRQHandler+0x64>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800c660:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800c664:	682b      	ldr	r3, [r5, #0]
      HAL_TIMEx_IndexErrorCallback(htim);
 800c666:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800c668:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_IndexErrorCallback(htim);
 800c66a:	f000 f90b 	bl	800c884 <HAL_TIMEx_IndexErrorCallback>
 800c66e:	e760      	b.n	800c532 <HAL_TIM_IRQHandler+0x6e>
          HAL_TIM_IC_CaptureCallback(htim);
 800c670:	f7ff ff22 	bl	800c4b8 <HAL_TIM_IC_CaptureCallback>
 800c674:	e7a9      	b.n	800c5ca <HAL_TIM_IRQHandler+0x106>
        HAL_TIM_IC_CaptureCallback(htim);
 800c676:	f7ff ff1f 	bl	800c4b8 <HAL_TIM_IC_CaptureCallback>
 800c67a:	e796      	b.n	800c5aa <HAL_TIM_IRQHandler+0xe6>
        HAL_TIM_IC_CaptureCallback(htim);
 800c67c:	f7ff ff1c 	bl	800c4b8 <HAL_TIM_IC_CaptureCallback>
 800c680:	e780      	b.n	800c584 <HAL_TIM_IRQHandler+0xc0>
        HAL_TIM_IC_CaptureCallback(htim);
 800c682:	f7ff ff19 	bl	800c4b8 <HAL_TIM_IC_CaptureCallback>
 800c686:	e76a      	b.n	800c55e <HAL_TIM_IRQHandler+0x9a>

0800c688 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c688:	4a54      	ldr	r2, [pc, #336]	; (800c7dc <TIM_Base_SetConfig+0x154>)
{
 800c68a:	b430      	push	{r4, r5}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c68c:	4290      	cmp	r0, r2
  tmpcr1 = TIMx->CR1;
 800c68e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c690:	d059      	beq.n	800c746 <TIM_Base_SetConfig+0xbe>
 800c692:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c696:	4290      	cmp	r0, r2
 800c698:	d055      	beq.n	800c746 <TIM_Base_SetConfig+0xbe>
 800c69a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800c69e:	d070      	beq.n	800c782 <TIM_Base_SetConfig+0xfa>
 800c6a0:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 800c6a4:	d06d      	beq.n	800c782 <TIM_Base_SetConfig+0xfa>
 800c6a6:	4a4e      	ldr	r2, [pc, #312]	; (800c7e0 <TIM_Base_SetConfig+0x158>)
 800c6a8:	4290      	cmp	r0, r2
 800c6aa:	d06a      	beq.n	800c782 <TIM_Base_SetConfig+0xfa>
 800c6ac:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c6b0:	4290      	cmp	r0, r2
 800c6b2:	d066      	beq.n	800c782 <TIM_Base_SetConfig+0xfa>
 800c6b4:	4a4b      	ldr	r2, [pc, #300]	; (800c7e4 <TIM_Base_SetConfig+0x15c>)
 800c6b6:	4290      	cmp	r0, r2
 800c6b8:	d063      	beq.n	800c782 <TIM_Base_SetConfig+0xfa>
 800c6ba:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c6be:	4290      	cmp	r0, r2
 800c6c0:	d05f      	beq.n	800c782 <TIM_Base_SetConfig+0xfa>
 800c6c2:	4a49      	ldr	r2, [pc, #292]	; (800c7e8 <TIM_Base_SetConfig+0x160>)
 800c6c4:	4290      	cmp	r0, r2
 800c6c6:	d05c      	beq.n	800c782 <TIM_Base_SetConfig+0xfa>
 800c6c8:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c6cc:	4290      	cmp	r0, r2
 800c6ce:	d058      	beq.n	800c782 <TIM_Base_SetConfig+0xfa>
 800c6d0:	4a46      	ldr	r2, [pc, #280]	; (800c7ec <TIM_Base_SetConfig+0x164>)
 800c6d2:	4290      	cmp	r0, r2
 800c6d4:	d067      	beq.n	800c7a6 <TIM_Base_SetConfig+0x11e>
 800c6d6:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c6da:	4290      	cmp	r0, r2
 800c6dc:	d063      	beq.n	800c7a6 <TIM_Base_SetConfig+0x11e>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c6de:	4a44      	ldr	r2, [pc, #272]	; (800c7f0 <TIM_Base_SetConfig+0x168>)
 800c6e0:	4290      	cmp	r0, r2
 800c6e2:	d052      	beq.n	800c78a <TIM_Base_SetConfig+0x102>
 800c6e4:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c6e8:	4290      	cmp	r0, r2
 800c6ea:	d04e      	beq.n	800c78a <TIM_Base_SetConfig+0x102>
 800c6ec:	4a41      	ldr	r2, [pc, #260]	; (800c7f4 <TIM_Base_SetConfig+0x16c>)
 800c6ee:	4290      	cmp	r0, r2
 800c6f0:	d04b      	beq.n	800c78a <TIM_Base_SetConfig+0x102>
 800c6f2:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c6f6:	4290      	cmp	r0, r2
 800c6f8:	d047      	beq.n	800c78a <TIM_Base_SetConfig+0x102>
 800c6fa:	4a3f      	ldr	r2, [pc, #252]	; (800c7f8 <TIM_Base_SetConfig+0x170>)
 800c6fc:	4290      	cmp	r0, r2
 800c6fe:	d044      	beq.n	800c78a <TIM_Base_SetConfig+0x102>
 800c700:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c704:	4290      	cmp	r0, r2
 800c706:	d040      	beq.n	800c78a <TIM_Base_SetConfig+0x102>
 800c708:	4a3c      	ldr	r2, [pc, #240]	; (800c7fc <TIM_Base_SetConfig+0x174>)
 800c70a:	4290      	cmp	r0, r2
 800c70c:	d050      	beq.n	800c7b0 <TIM_Base_SetConfig+0x128>
 800c70e:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c712:	4290      	cmp	r0, r2
 800c714:	d052      	beq.n	800c7bc <TIM_Base_SetConfig+0x134>
 800c716:	4a3a      	ldr	r2, [pc, #232]	; (800c800 <TIM_Base_SetConfig+0x178>)
 800c718:	4290      	cmp	r0, r2
 800c71a:	d049      	beq.n	800c7b0 <TIM_Base_SetConfig+0x128>
 800c71c:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c720:	4290      	cmp	r0, r2
 800c722:	d045      	beq.n	800c7b0 <TIM_Base_SetConfig+0x128>
 800c724:	4a37      	ldr	r2, [pc, #220]	; (800c804 <TIM_Base_SetConfig+0x17c>)
 800c726:	4290      	cmp	r0, r2
 800c728:	d042      	beq.n	800c7b0 <TIM_Base_SetConfig+0x128>
 800c72a:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c72e:	4290      	cmp	r0, r2
 800c730:	d03e      	beq.n	800c7b0 <TIM_Base_SetConfig+0x128>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c732:	694d      	ldr	r5, [r1, #20]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c734:	688c      	ldr	r4, [r1, #8]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c736:	680a      	ldr	r2, [r1, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c738:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c73c:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800c73e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c740:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800c742:	6282      	str	r2, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c744:	e012      	b.n	800c76c <TIM_Base_SetConfig+0xe4>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c746:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 |= Structure->CounterMode;
 800c748:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c74a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c74e:	4323      	orrs	r3, r4
    tmpcr1 &= ~TIM_CR1_CKD;
 800c750:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c754:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c756:	694a      	ldr	r2, [r1, #20]
 800c758:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c75c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800c75e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c760:	688b      	ldr	r3, [r1, #8]
 800c762:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800c764:	680b      	ldr	r3, [r1, #0]
 800c766:	6283      	str	r3, [r0, #40]	; 0x28
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c768:	690b      	ldr	r3, [r1, #16]
 800c76a:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c76c:	2301      	movs	r3, #1
 800c76e:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c770:	6903      	ldr	r3, [r0, #16]
 800c772:	07db      	lsls	r3, r3, #31
 800c774:	d503      	bpl.n	800c77e <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c776:	6903      	ldr	r3, [r0, #16]
 800c778:	f023 0301 	bic.w	r3, r3, #1
 800c77c:	6103      	str	r3, [r0, #16]
  }
}
 800c77e:	bc30      	pop	{r4, r5}
 800c780:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 800c782:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c784:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c788:	4313      	orrs	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c78a:	68cc      	ldr	r4, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800c78c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c790:	694a      	ldr	r2, [r1, #20]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c792:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c794:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c798:	688c      	ldr	r4, [r1, #8]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c79a:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 800c79c:	680a      	ldr	r2, [r1, #0]
  TIMx->CR1 = tmpcr1;
 800c79e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c7a0:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800c7a2:	6282      	str	r2, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c7a4:	e7e2      	b.n	800c76c <TIM_Base_SetConfig+0xe4>
    tmpcr1 |= Structure->CounterMode;
 800c7a6:	684c      	ldr	r4, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c7a8:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c7aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c7ae:	e7ce      	b.n	800c74e <TIM_Base_SetConfig+0xc6>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c7b0:	68cc      	ldr	r4, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800c7b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c7b6:	694a      	ldr	r2, [r1, #20]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c7b8:	4323      	orrs	r3, r4
 800c7ba:	e7cd      	b.n	800c758 <TIM_Base_SetConfig+0xd0>
 800c7bc:	68cc      	ldr	r4, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800c7be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c7c2:	694a      	ldr	r2, [r1, #20]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c7c4:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c7c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c7ca:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800c7cc:	4a0e      	ldr	r2, [pc, #56]	; (800c808 <TIM_Base_SetConfig+0x180>)
 800c7ce:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c7d0:	688b      	ldr	r3, [r1, #8]
 800c7d2:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800c7d4:	680b      	ldr	r3, [r1, #0]
 800c7d6:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c7d8:	e7c6      	b.n	800c768 <TIM_Base_SetConfig+0xe0>
 800c7da:	bf00      	nop
 800c7dc:	40012c00 	.word	0x40012c00
 800c7e0:	40000400 	.word	0x40000400
 800c7e4:	40000800 	.word	0x40000800
 800c7e8:	40000c00 	.word	0x40000c00
 800c7ec:	40013400 	.word	0x40013400
 800c7f0:	40001800 	.word	0x40001800
 800c7f4:	40001c00 	.word	0x40001c00
 800c7f8:	40002000 	.word	0x40002000
 800c7fc:	40014000 	.word	0x40014000
 800c800:	40014400 	.word	0x40014400
 800c804:	40014800 	.word	0x40014800
 800c808:	50014000 	.word	0x50014000

0800c80c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 800c80c:	b370      	cbz	r0, 800c86c <HAL_TIM_Base_Init+0x60>
{
 800c80e:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800c810:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800c814:	4604      	mov	r4, r0
 800c816:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800c81a:	b313      	cbz	r3, 800c862 <HAL_TIM_Base_Init+0x56>
  htim->State = HAL_TIM_STATE_BUSY;
 800c81c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c81e:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 800c820:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c824:	f851 0b04 	ldr.w	r0, [r1], #4
 800c828:	f7ff ff2e 	bl	800c688 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c82c:	2301      	movs	r3, #1
 800c82e:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c832:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800c836:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800c83a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800c83e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800c842:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c846:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c84a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800c84e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c852:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800c856:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800c85a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800c85e:	2000      	movs	r0, #0
}
 800c860:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800c862:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800c866:	f7ff fdbd 	bl	800c3e4 <HAL_TIM_Base_MspInit>
 800c86a:	e7d7      	b.n	800c81c <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 800c86c:	2001      	movs	r0, #1
}
 800c86e:	4770      	bx	lr

0800c870 <HAL_TIMEx_CommutCallback>:
 800c870:	4770      	bx	lr
 800c872:	bf00      	nop

0800c874 <HAL_TIMEx_BreakCallback>:
 800c874:	4770      	bx	lr
 800c876:	bf00      	nop

0800c878 <HAL_TIMEx_Break2Callback>:
 800c878:	4770      	bx	lr
 800c87a:	bf00      	nop

0800c87c <HAL_TIMEx_EncoderIndexCallback>:
 800c87c:	4770      	bx	lr
 800c87e:	bf00      	nop

0800c880 <HAL_TIMEx_DirectionChangeCallback>:
 800c880:	4770      	bx	lr
 800c882:	bf00      	nop

0800c884 <HAL_TIMEx_IndexErrorCallback>:
 800c884:	4770      	bx	lr
 800c886:	bf00      	nop

0800c888 <HAL_TIMEx_TransitionErrorCallback>:
 800c888:	4770      	bx	lr
 800c88a:	bf00      	nop

0800c88c <HAL_InitTick>:
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800c88c:	4b26      	ldr	r3, [pc, #152]	; (800c928 <HAL_InitTick+0x9c>)
{
 800c88e:	b570      	push	{r4, r5, r6, lr}
  __HAL_RCC_TIM6_CLK_ENABLE();
 800c890:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
{
 800c894:	b088      	sub	sp, #32
  __HAL_RCC_TIM6_CLK_ENABLE();
 800c896:	f042 0210 	orr.w	r2, r2, #16
 800c89a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 800c89e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
{
 800c8a2:	4604      	mov	r4, r0
  __HAL_RCC_TIM6_CLK_ENABLE();
 800c8a4:	f003 0310 	and.w	r3, r3, #16
 800c8a8:	9301      	str	r3, [sp, #4]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800c8aa:	4669      	mov	r1, sp
 800c8ac:	a802      	add	r0, sp, #8
  __HAL_RCC_TIM6_CLK_ENABLE();
 800c8ae:	9b01      	ldr	r3, [sp, #4]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800c8b0:	f7fb fc6e 	bl	8008190 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800c8b4:	9b05      	ldr	r3, [sp, #20]
 800c8b6:	b9e3      	cbnz	r3, 800c8f2 <HAL_InitTick+0x66>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800c8b8:	f7fb fc0a 	bl	80080d0 <HAL_RCC_GetPCLK1Freq>
 800c8bc:	4603      	mov	r3, r0
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (100000U / 1000U) - 1U;
  htim6.Init.Prescaler = uwPrescalerValue;
  htim6.Init.ClockDivision = 0;
 800c8be:	2200      	movs	r2, #0
  htim6.Init.Period = (100000U / 1000U) - 1U;
 800c8c0:	2163      	movs	r1, #99	; 0x63
  uwPrescalerValue = (uint32_t) ((uwTimclock / 100000U) - 1U);
 800c8c2:	481a      	ldr	r0, [pc, #104]	; (800c92c <HAL_InitTick+0xa0>)
 800c8c4:	095b      	lsrs	r3, r3, #5
 800c8c6:	fba0 0303 	umull	r0, r3, r0, r3
  htim6.Instance = TIM6;
 800c8ca:	4d19      	ldr	r5, [pc, #100]	; (800c930 <HAL_InitTick+0xa4>)
  uwPrescalerValue = (uint32_t) ((uwTimclock / 100000U) - 1U);
 800c8cc:	09db      	lsrs	r3, r3, #7
 800c8ce:	3b01      	subs	r3, #1
  htim6.Init.Prescaler = uwPrescalerValue;
 800c8d0:	606b      	str	r3, [r5, #4]
  htim6.Instance = TIM6;
 800c8d2:	4b18      	ldr	r3, [pc, #96]	; (800c934 <HAL_InitTick+0xa8>)
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;

  status = HAL_TIM_Base_Init(&htim6);
 800c8d4:	4628      	mov	r0, r5
  htim6.Init.ClockDivision = 0;
 800c8d6:	e9c5 1203 	strd	r1, r2, [r5, #12]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c8da:	60aa      	str	r2, [r5, #8]
  htim6.Instance = TIM6;
 800c8dc:	602b      	str	r3, [r5, #0]
  status = HAL_TIM_Base_Init(&htim6);
 800c8de:	f7ff ff95 	bl	800c80c <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 800c8e2:	4606      	mov	r6, r0
 800c8e4:	b148      	cbz	r0, 800c8fa <HAL_InitTick+0x6e>
      }
    }
}

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_IRQn);
 800c8e6:	2031      	movs	r0, #49	; 0x31
 800c8e8:	f7f9 f87c 	bl	80059e4 <HAL_NVIC_EnableIRQ>

  /* Return function status */
  return status;
}
 800c8ec:	4630      	mov	r0, r6
 800c8ee:	b008      	add	sp, #32
 800c8f0:	bd70      	pop	{r4, r5, r6, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800c8f2:	f7fb fbed 	bl	80080d0 <HAL_RCC_GetPCLK1Freq>
 800c8f6:	0043      	lsls	r3, r0, #1
 800c8f8:	e7e1      	b.n	800c8be <HAL_InitTick+0x32>
    status = HAL_TIM_Base_Start_IT(&htim6);
 800c8fa:	4628      	mov	r0, r5
 800c8fc:	f7ff fd74 	bl	800c3e8 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 800c900:	4606      	mov	r6, r0
 800c902:	2800      	cmp	r0, #0
 800c904:	d1ef      	bne.n	800c8e6 <HAL_InitTick+0x5a>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800c906:	2c0f      	cmp	r4, #15
 800c908:	d906      	bls.n	800c918 <HAL_InitTick+0x8c>
        status = HAL_ERROR;
 800c90a:	2601      	movs	r6, #1
  HAL_NVIC_EnableIRQ(TIM6_IRQn);
 800c90c:	2031      	movs	r0, #49	; 0x31
 800c90e:	f7f9 f869 	bl	80059e4 <HAL_NVIC_EnableIRQ>
}
 800c912:	4630      	mov	r0, r6
 800c914:	b008      	add	sp, #32
 800c916:	bd70      	pop	{r4, r5, r6, pc}
        HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority, 0U);
 800c918:	4602      	mov	r2, r0
 800c91a:	4621      	mov	r1, r4
 800c91c:	2031      	movs	r0, #49	; 0x31
 800c91e:	f7f9 f823 	bl	8005968 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800c922:	4b05      	ldr	r3, [pc, #20]	; (800c938 <HAL_InitTick+0xac>)
 800c924:	601c      	str	r4, [r3, #0]
 800c926:	e7de      	b.n	800c8e6 <HAL_InitTick+0x5a>
 800c928:	44020c00 	.word	0x44020c00
 800c92c:	0a7c5ac5 	.word	0x0a7c5ac5
 800c930:	2000a77c 	.word	0x2000a77c
 800c934:	40001000 	.word	0x40001000
 800c938:	200001e0 	.word	0x200001e0

0800c93c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c93c:	b410      	push	{r4}
 800c93e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c940:	e852 3f00 	ldrex	r3, [r2]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c944:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c948:	e842 3100 	strex	r1, r3, [r2]
 800c94c:	2900      	cmp	r1, #0
 800c94e:	d1f7      	bne.n	800c940 <UART_EndRxTransfer+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c950:	4c14      	ldr	r4, [pc, #80]	; (800c9a4 <UART_EndRxTransfer+0x68>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c952:	f102 0308 	add.w	r3, r2, #8
 800c956:	e853 3f00 	ldrex	r3, [r3]
 800c95a:	4023      	ands	r3, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c95c:	f102 0c08 	add.w	ip, r2, #8
 800c960:	e84c 3100 	strex	r1, r3, [ip]
 800c964:	2900      	cmp	r1, #0
 800c966:	d1f4      	bne.n	800c952 <UART_EndRxTransfer+0x16>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c968:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800c96a:	2b01      	cmp	r3, #1
 800c96c:	d008      	beq.n	800c980 <UART_EndRxTransfer+0x44>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c96e:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 800c970:	2220      	movs	r2, #32

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
}
 800c972:	f85d 4b04 	ldr.w	r4, [sp], #4
  huart->RxState = HAL_UART_STATE_READY;
 800c976:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  huart->RxISR = NULL;
 800c97a:	6743      	str	r3, [r0, #116]	; 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c97c:	66c3      	str	r3, [r0, #108]	; 0x6c
}
 800c97e:	4770      	bx	lr
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c980:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c984:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c988:	e842 3100 	strex	r1, r3, [r2]
 800c98c:	2900      	cmp	r1, #0
 800c98e:	d0ee      	beq.n	800c96e <UART_EndRxTransfer+0x32>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c990:	e852 3f00 	ldrex	r3, [r2]
 800c994:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c998:	e842 3100 	strex	r1, r3, [r2]
 800c99c:	2900      	cmp	r1, #0
 800c99e:	d1ef      	bne.n	800c980 <UART_EndRxTransfer+0x44>
 800c9a0:	e7e5      	b.n	800c96e <UART_EndRxTransfer+0x32>
 800c9a2:	bf00      	nop
 800c9a4:	effffffe 	.word	0xeffffffe

0800c9a8 <HAL_UART_DeInit>:
  if (huart == NULL)
 800c9a8:	b1d8      	cbz	r0, 800c9e2 <HAL_UART_DeInit+0x3a>
  huart->gState = HAL_UART_STATE_BUSY;
 800c9aa:	2224      	movs	r2, #36	; 0x24
{
 800c9ac:	b538      	push	{r3, r4, r5, lr}
  huart->Instance->CR1 = 0x0U;
 800c9ae:	2500      	movs	r5, #0
 800c9b0:	4604      	mov	r4, r0
  __HAL_UART_DISABLE(huart);
 800c9b2:	6803      	ldr	r3, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800c9b4:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  __HAL_UART_DISABLE(huart);
 800c9b8:	681a      	ldr	r2, [r3, #0]
 800c9ba:	f022 0201 	bic.w	r2, r2, #1
 800c9be:	601a      	str	r2, [r3, #0]
  huart->Instance->CR1 = 0x0U;
 800c9c0:	601d      	str	r5, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 800c9c2:	605d      	str	r5, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 800c9c4:	609d      	str	r5, [r3, #8]
  HAL_UART_MspDeInit(huart);
 800c9c6:	f7f5 f8b9 	bl	8001b3c <HAL_UART_MspDeInit>
  __HAL_UNLOCK(huart);
 800c9ca:	f884 5084 	strb.w	r5, [r4, #132]	; 0x84
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c9ce:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
  return HAL_OK;
 800c9d2:	4628      	mov	r0, r5
  huart->gState = HAL_UART_STATE_RESET;
 800c9d4:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_RESET;
 800c9d8:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c9dc:	66e5      	str	r5, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c9de:	6725      	str	r5, [r4, #112]	; 0x70
}
 800c9e0:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800c9e2:	2001      	movs	r0, #1
}
 800c9e4:	4770      	bx	lr
 800c9e6:	bf00      	nop

0800c9e8 <HAL_UART_Transmit_DMA>:
{
 800c9e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 800c9ea:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 800c9ee:	2b20      	cmp	r3, #32
 800c9f0:	d13d      	bne.n	800ca6e <HAL_UART_Transmit_DMA+0x86>
    if ((pData == NULL) || (Size == 0U))
 800c9f2:	2900      	cmp	r1, #0
 800c9f4:	d039      	beq.n	800ca6a <HAL_UART_Transmit_DMA+0x82>
 800c9f6:	2a00      	cmp	r2, #0
 800c9f8:	d037      	beq.n	800ca6a <HAL_UART_Transmit_DMA+0x82>
    huart->pTxBuffPtr  = pData;
 800c9fa:	4604      	mov	r4, r0
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c9fc:	2300      	movs	r3, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c9fe:	2721      	movs	r7, #33	; 0x21
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800ca00:	2640      	movs	r6, #64	; 0x40
 800ca02:	6805      	ldr	r5, [r0, #0]
    huart->TxXferCount = Size;
 800ca04:	f8a0 2056 	strh.w	r2, [r0, #86]	; 0x56
    huart->pTxBuffPtr  = pData;
 800ca08:	6501      	str	r1, [r0, #80]	; 0x50
    huart->TxXferSize  = Size;
 800ca0a:	f8a0 2054 	strh.w	r2, [r0, #84]	; 0x54
    if (huart->hdmatx != NULL)
 800ca0e:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ca10:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ca14:	f8c4 7088 	str.w	r7, [r4, #136]	; 0x88
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800ca18:	622e      	str	r6, [r5, #32]
    if (huart->hdmatx != NULL)
 800ca1a:	b1c8      	cbz	r0, 800ca50 <HAL_UART_Transmit_DMA+0x68>
      huart->hdmatx->XferAbortCallback = NULL;
 800ca1c:	66c3      	str	r3, [r0, #108]	; 0x6c
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800ca1e:	4b1f      	ldr	r3, [pc, #124]	; (800ca9c <HAL_UART_Transmit_DMA+0xb4>)
 800ca20:	6603      	str	r3, [r0, #96]	; 0x60
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800ca22:	4b1f      	ldr	r3, [pc, #124]	; (800caa0 <HAL_UART_Transmit_DMA+0xb8>)
 800ca24:	6643      	str	r3, [r0, #100]	; 0x64
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800ca26:	4b1f      	ldr	r3, [pc, #124]	; (800caa4 <HAL_UART_Transmit_DMA+0xbc>)
 800ca28:	6683      	str	r3, [r0, #104]	; 0x68
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ca2a:	68a3      	ldr	r3, [r4, #8]
 800ca2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ca30:	d01f      	beq.n	800ca72 <HAL_UART_Transmit_DMA+0x8a>
      if ((huart->hdmatx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800ca32:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800ca34:	061b      	lsls	r3, r3, #24
 800ca36:	d522      	bpl.n	800ca7e <HAL_UART_Transmit_DMA+0x96>
        if ((huart->hdmatx->LinkedListQueue != NULL) && (huart->hdmatx->LinkedListQueue->Head != NULL))
 800ca38:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800ca3a:	b33b      	cbz	r3, 800ca8c <HAL_UART_Transmit_DMA+0xa4>
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	b32b      	cbz	r3, 800ca8c <HAL_UART_Transmit_DMA+0xa4>
            (uint32_t)&huart->Instance->TDR;
 800ca40:	3528      	adds	r5, #40	; 0x28
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] =
 800ca42:	e9c3 1503 	strd	r1, r5, [r3, #12]
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = nbByte;
 800ca46:	609a      	str	r2, [r3, #8]
          status = HAL_DMAEx_List_Start_IT(huart->hdmatx);
 800ca48:	f7f9 fc48 	bl	80062dc <HAL_DMAEx_List_Start_IT>
      if (status != HAL_OK)
 800ca4c:	b9f0      	cbnz	r0, 800ca8c <HAL_UART_Transmit_DMA+0xa4>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ca4e:	6825      	ldr	r5, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca50:	f105 0308 	add.w	r3, r5, #8
 800ca54:	e853 3f00 	ldrex	r3, [r3]
 800ca58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca5c:	f105 0208 	add.w	r2, r5, #8
 800ca60:	e842 3000 	strex	r0, r3, [r2]
 800ca64:	2800      	cmp	r0, #0
 800ca66:	d1f3      	bne.n	800ca50 <HAL_UART_Transmit_DMA+0x68>
}
 800ca68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 800ca6a:	2001      	movs	r0, #1
}
 800ca6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 800ca6e:	2002      	movs	r0, #2
}
 800ca70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ca72:	6923      	ldr	r3, [r4, #16]
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d1dc      	bne.n	800ca32 <HAL_UART_Transmit_DMA+0x4a>
        nbByte = Size * 2U;
 800ca78:	0052      	lsls	r2, r2, #1
 800ca7a:	b292      	uxth	r2, r2
 800ca7c:	e7d9      	b.n	800ca32 <HAL_UART_Transmit_DMA+0x4a>
        status = HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, nbByte);
 800ca7e:	4613      	mov	r3, r2
 800ca80:	f105 0228 	add.w	r2, r5, #40	; 0x28
 800ca84:	f7f9 fa96 	bl	8005fb4 <HAL_DMA_Start_IT>
      if (status != HAL_OK)
 800ca88:	2800      	cmp	r0, #0
 800ca8a:	d0e0      	beq.n	800ca4e <HAL_UART_Transmit_DMA+0x66>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ca8c:	2210      	movs	r2, #16
        huart->gState = HAL_UART_STATE_READY;
 800ca8e:	2320      	movs	r3, #32
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ca90:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
        return HAL_ERROR;
 800ca94:	2001      	movs	r0, #1
        huart->gState = HAL_UART_STATE_READY;
 800ca96:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
}
 800ca9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ca9c:	0800caa9 	.word	0x0800caa9
 800caa0:	0800cad9 	.word	0x0800cad9
 800caa4:	0800cae9 	.word	0x0800cae9

0800caa8 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800caa8:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* Check if DMA in circular mode */
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 800caaa:	6d03      	ldr	r3, [r0, #80]	; 0x50
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800caac:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 800caae:	2b81      	cmp	r3, #129	; 0x81
 800cab0:	d00c      	beq.n	800cacc <UART_DMATransmitCplt+0x24>
  {
    huart->TxXferCount = 0U;
 800cab2:	2300      	movs	r3, #0
 800cab4:	6802      	ldr	r2, [r0, #0]
 800cab6:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800caba:	e852 3f00 	ldrex	r3, [r2]
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800cabe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cac2:	e842 3100 	strex	r1, r3, [r2]
 800cac6:	2900      	cmp	r1, #0
 800cac8:	d1f7      	bne.n	800caba <UART_DMATransmitCplt+0x12>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800caca:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 800cacc:	f7f5 f876 	bl	8001bbc <HAL_UART_TxCpltCallback>
}
 800cad0:	bd08      	pop	{r3, pc}
 800cad2:	bf00      	nop

0800cad4 <HAL_UART_TxHalfCpltCallback>:
 800cad4:	4770      	bx	lr
 800cad6:	bf00      	nop

0800cad8 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800cad8:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800cada:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 800cadc:	f7ff fffa 	bl	800cad4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cae0:	bd08      	pop	{r3, pc}
 800cae2:	bf00      	nop

0800cae4 <HAL_UART_RxHalfCpltCallback>:
 800cae4:	4770      	bx	lr
 800cae6:	bf00      	nop

0800cae8 <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cae8:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
{
 800caea:	b510      	push	{r4, lr}

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800caec:	6803      	ldr	r3, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 800caee:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800caf2:	f8d0 408c 	ldr.w	r4, [r0, #140]	; 0x8c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800caf6:	689a      	ldr	r2, [r3, #8]
 800caf8:	0612      	lsls	r2, r2, #24
 800cafa:	d501      	bpl.n	800cb00 <UART_DMAError+0x18>
 800cafc:	2921      	cmp	r1, #33	; 0x21
 800cafe:	d013      	beq.n	800cb28 <UART_DMAError+0x40>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800cb00:	689b      	ldr	r3, [r3, #8]
 800cb02:	065b      	lsls	r3, r3, #25
 800cb04:	d501      	bpl.n	800cb0a <UART_DMAError+0x22>
 800cb06:	2c22      	cmp	r4, #34	; 0x22
 800cb08:	d008      	beq.n	800cb1c <UART_DMAError+0x34>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800cb0a:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 800cb0e:	f043 0310 	orr.w	r3, r3, #16
 800cb12:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800cb16:	f7f5 f8c1 	bl	8001c9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cb1a:	bd10      	pop	{r4, pc}
    huart->RxXferCount = 0U;
 800cb1c:	2300      	movs	r3, #0
 800cb1e:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800cb22:	f7ff ff0b 	bl	800c93c <UART_EndRxTransfer>
 800cb26:	e7f0      	b.n	800cb0a <UART_DMAError+0x22>
    huart->TxXferCount = 0U;
 800cb28:	2200      	movs	r2, #0
 800cb2a:	f8a0 2056 	strh.w	r2, [r0, #86]	; 0x56
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb2e:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800cb32:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb36:	e843 2100 	strex	r1, r2, [r3]
 800cb3a:	2900      	cmp	r1, #0
 800cb3c:	d1f7      	bne.n	800cb2e <UART_DMAError+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb3e:	f103 0208 	add.w	r2, r3, #8
 800cb42:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800cb46:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb4a:	f103 0c08 	add.w	ip, r3, #8
 800cb4e:	e84c 2100 	strex	r1, r2, [ip]
 800cb52:	2900      	cmp	r1, #0
 800cb54:	d1f3      	bne.n	800cb3e <UART_DMAError+0x56>
  huart->gState = HAL_UART_STATE_READY;
 800cb56:	2220      	movs	r2, #32
 800cb58:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
}
 800cb5c:	e7d0      	b.n	800cb00 <UART_DMAError+0x18>
 800cb5e:	bf00      	nop

0800cb60 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800cb60:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
  huart->RxXferCount = 0U;
 800cb62:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cb64:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
  huart->RxXferCount = 0U;
 800cb66:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800cb6a:	f7f5 f897 	bl	8001c9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cb6e:	bd08      	pop	{r3, pc}

0800cb70 <HAL_UART_IRQHandler>:
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800cb70:	f640 0c0f 	movw	ip, #2063	; 0x80f
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800cb74:	6803      	ldr	r3, [r0, #0]
{
 800cb76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800cb7a:	69da      	ldr	r2, [r3, #28]
{
 800cb7c:	4604      	mov	r4, r0
  if (errorflags == 0U)
 800cb7e:	ea12 0f0c 	tst.w	r2, ip
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800cb82:	681d      	ldr	r5, [r3, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800cb84:	6899      	ldr	r1, [r3, #8]
  if (errorflags == 0U)
 800cb86:	f000 80d8 	beq.w	800cd3a <HAL_UART_IRQHandler+0x1ca>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800cb8a:	4eae      	ldr	r6, [pc, #696]	; (800ce44 <HAL_UART_IRQHandler+0x2d4>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800cb8c:	48ae      	ldr	r0, [pc, #696]	; (800ce48 <HAL_UART_IRQHandler+0x2d8>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800cb8e:	ea05 0c06 	and.w	ip, r5, r6
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800cb92:	4008      	ands	r0, r1
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800cb94:	ea5c 0600 	orrs.w	r6, ip, r0
 800cb98:	d16b      	bne.n	800cc72 <HAL_UART_IRQHandler+0x102>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cb9a:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800cb9c:	2801      	cmp	r0, #1
 800cb9e:	d01e      	beq.n	800cbde <HAL_UART_IRQHandler+0x6e>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800cba0:	02d7      	lsls	r7, r2, #11
 800cba2:	d502      	bpl.n	800cbaa <HAL_UART_IRQHandler+0x3a>
 800cba4:	024e      	lsls	r6, r1, #9
 800cba6:	f100 80fe 	bmi.w	800cda6 <HAL_UART_IRQHandler+0x236>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800cbaa:	0610      	lsls	r0, r2, #24
 800cbac:	d506      	bpl.n	800cbbc <HAL_UART_IRQHandler+0x4c>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800cbae:	f401 0100 	and.w	r1, r1, #8388608	; 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800cbb2:	f005 0080 	and.w	r0, r5, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800cbb6:	4301      	orrs	r1, r0
 800cbb8:	f040 80ed 	bne.w	800cd96 <HAL_UART_IRQHandler+0x226>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800cbbc:	0657      	lsls	r7, r2, #25
 800cbbe:	d502      	bpl.n	800cbc6 <HAL_UART_IRQHandler+0x56>
 800cbc0:	066e      	lsls	r6, r5, #25
 800cbc2:	f100 80cb 	bmi.w	800cd5c <HAL_UART_IRQHandler+0x1ec>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800cbc6:	0210      	lsls	r0, r2, #8
 800cbc8:	d502      	bpl.n	800cbd0 <HAL_UART_IRQHandler+0x60>
 800cbca:	0069      	lsls	r1, r5, #1
 800cbcc:	f100 80f7 	bmi.w	800cdbe <HAL_UART_IRQHandler+0x24e>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800cbd0:	01d3      	lsls	r3, r2, #7
 800cbd2:	d502      	bpl.n	800cbda <HAL_UART_IRQHandler+0x6a>
 800cbd4:	2d00      	cmp	r5, #0
 800cbd6:	f2c0 813d 	blt.w	800ce54 <HAL_UART_IRQHandler+0x2e4>
}
 800cbda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800cbde:	06d6      	lsls	r6, r2, #27
 800cbe0:	d5de      	bpl.n	800cba0 <HAL_UART_IRQHandler+0x30>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800cbe2:	06e8      	lsls	r0, r5, #27
 800cbe4:	d5dc      	bpl.n	800cba0 <HAL_UART_IRQHandler+0x30>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cbe6:	2210      	movs	r2, #16
 800cbe8:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cbea:	689a      	ldr	r2, [r3, #8]
 800cbec:	0652      	lsls	r2, r2, #25
 800cbee:	f140 80f2 	bpl.w	800cdd6 <HAL_UART_IRQHandler+0x266>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800cbf2:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800cbf6:	6802      	ldr	r2, [r0, #0]
 800cbf8:	6c91      	ldr	r1, [r2, #72]	; 0x48
          && (nb_remaining_rx_data < huart->RxXferSize))
 800cbfa:	f8b4 205c 	ldrh.w	r2, [r4, #92]	; 0x5c
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800cbfe:	b289      	uxth	r1, r1
      if ((nb_remaining_rx_data > 0U)
 800cc00:	2900      	cmp	r1, #0
 800cc02:	f000 8131 	beq.w	800ce68 <HAL_UART_IRQHandler+0x2f8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800cc06:	428a      	cmp	r2, r1
 800cc08:	f240 812e 	bls.w	800ce68 <HAL_UART_IRQHandler+0x2f8>
        huart->RxXferCount = nb_remaining_rx_data;
 800cc0c:	f8a4 105e 	strh.w	r1, [r4, #94]	; 0x5e
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 800cc10:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800cc12:	2981      	cmp	r1, #129	; 0x81
 800cc14:	d023      	beq.n	800cc5e <HAL_UART_IRQHandler+0xee>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc16:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cc1a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc1e:	e843 2100 	strex	r1, r2, [r3]
 800cc22:	2900      	cmp	r1, #0
 800cc24:	d1f7      	bne.n	800cc16 <HAL_UART_IRQHandler+0xa6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc26:	f103 0208 	add.w	r2, r3, #8
 800cc2a:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cc2e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc32:	f103 0508 	add.w	r5, r3, #8
 800cc36:	e845 2100 	strex	r1, r2, [r5]
 800cc3a:	2900      	cmp	r1, #0
 800cc3c:	d1f3      	bne.n	800cc26 <HAL_UART_IRQHandler+0xb6>
          huart->RxState = HAL_UART_STATE_READY;
 800cc3e:	2220      	movs	r2, #32
 800cc40:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cc44:	66e1      	str	r1, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc46:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cc4a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc4e:	e843 2100 	strex	r1, r2, [r3]
 800cc52:	2900      	cmp	r1, #0
 800cc54:	d1f7      	bne.n	800cc46 <HAL_UART_IRQHandler+0xd6>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800cc56:	f7f9 f9f5 	bl	8006044 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cc5a:	f8b4 205c 	ldrh.w	r2, [r4, #92]	; 0x5c
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cc5e:	2302      	movs	r3, #2
 800cc60:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cc62:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800cc66:	4620      	mov	r0, r4
 800cc68:	1ad2      	subs	r2, r2, r3
 800cc6a:	b291      	uxth	r1, r2
 800cc6c:	f7f4 ffdc 	bl	8001c28 <HAL_UARTEx_RxEventCallback>
 800cc70:	e7b3      	b.n	800cbda <HAL_UART_IRQHandler+0x6a>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800cc72:	07d6      	lsls	r6, r2, #31
 800cc74:	461f      	mov	r7, r3
 800cc76:	d509      	bpl.n	800cc8c <HAL_UART_IRQHandler+0x11c>
 800cc78:	05ee      	lsls	r6, r5, #23
 800cc7a:	d507      	bpl.n	800cc8c <HAL_UART_IRQHandler+0x11c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800cc7c:	2601      	movs	r6, #1
 800cc7e:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cc80:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
 800cc84:	f046 0601 	orr.w	r6, r6, #1
 800cc88:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cc8c:	0796      	lsls	r6, r2, #30
 800cc8e:	d575      	bpl.n	800cd7c <HAL_UART_IRQHandler+0x20c>
 800cc90:	07ce      	lsls	r6, r1, #31
 800cc92:	d509      	bpl.n	800cca8 <HAL_UART_IRQHandler+0x138>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cc94:	2602      	movs	r6, #2
 800cc96:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cc98:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
 800cc9c:	f046 0604 	orr.w	r6, r6, #4
 800cca0:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cca4:	0756      	lsls	r6, r2, #29
 800cca6:	d46d      	bmi.n	800cd84 <HAL_UART_IRQHandler+0x214>
    if (((isrflags & USART_ISR_ORE) != 0U)
 800cca8:	0716      	lsls	r6, r2, #28
 800ccaa:	d50b      	bpl.n	800ccc4 <HAL_UART_IRQHandler+0x154>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ccac:	f005 0620 	and.w	r6, r5, #32
 800ccb0:	4330      	orrs	r0, r6
 800ccb2:	d007      	beq.n	800ccc4 <HAL_UART_IRQHandler+0x154>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ccb4:	2008      	movs	r0, #8
 800ccb6:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ccb8:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800ccbc:	f040 0008 	orr.w	r0, r0, #8
 800ccc0:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ccc4:	0516      	lsls	r6, r2, #20
 800ccc6:	d50a      	bpl.n	800ccde <HAL_UART_IRQHandler+0x16e>
 800ccc8:	0168      	lsls	r0, r5, #5
 800ccca:	d508      	bpl.n	800ccde <HAL_UART_IRQHandler+0x16e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cccc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800ccd0:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ccd2:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800ccd6:	f043 0320 	orr.w	r3, r3, #32
 800ccda:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ccde:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	f43f af79 	beq.w	800cbda <HAL_UART_IRQHandler+0x6a>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800cce8:	0693      	lsls	r3, r2, #26
 800ccea:	d506      	bpl.n	800ccfa <HAL_UART_IRQHandler+0x18a>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ccec:	f005 0520 	and.w	r5, r5, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ccf0:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 800ccf4:	ea55 0301 	orrs.w	r3, r5, r1
 800ccf8:	d166      	bne.n	800cdc8 <HAL_UART_IRQHandler+0x258>
      errorcode = huart->ErrorCode;
 800ccfa:	f8d4 5090 	ldr.w	r5, [r4, #144]	; 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ccfe:	68bb      	ldr	r3, [r7, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800cd00:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cd04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cd08:	431d      	orrs	r5, r3
        UART_EndRxTransfer(huart);
 800cd0a:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cd0c:	f000 80a7 	beq.w	800ce5e <HAL_UART_IRQHandler+0x2ee>
        UART_EndRxTransfer(huart);
 800cd10:	f7ff fe14 	bl	800c93c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cd14:	6823      	ldr	r3, [r4, #0]
 800cd16:	689b      	ldr	r3, [r3, #8]
 800cd18:	065f      	lsls	r7, r3, #25
 800cd1a:	d54c      	bpl.n	800cdb6 <HAL_UART_IRQHandler+0x246>
          if (huart->hdmarx != NULL)
 800cd1c:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800cd20:	2800      	cmp	r0, #0
 800cd22:	d048      	beq.n	800cdb6 <HAL_UART_IRQHandler+0x246>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800cd24:	4b49      	ldr	r3, [pc, #292]	; (800ce4c <HAL_UART_IRQHandler+0x2dc>)
 800cd26:	66c3      	str	r3, [r0, #108]	; 0x6c
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800cd28:	f7f9 f9de 	bl	80060e8 <HAL_DMA_Abort_IT>
 800cd2c:	2800      	cmp	r0, #0
 800cd2e:	f43f af54 	beq.w	800cbda <HAL_UART_IRQHandler+0x6a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800cd32:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800cd36:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800cd38:	e00d      	b.n	800cd56 <HAL_UART_IRQHandler+0x1e6>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800cd3a:	0697      	lsls	r7, r2, #26
 800cd3c:	f57f af2d 	bpl.w	800cb9a <HAL_UART_IRQHandler+0x2a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800cd40:	f005 0620 	and.w	r6, r5, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800cd44:	f001 5780 	and.w	r7, r1, #268435456	; 0x10000000
 800cd48:	433e      	orrs	r6, r7
 800cd4a:	f43f af26 	beq.w	800cb9a <HAL_UART_IRQHandler+0x2a>
      if (huart->RxISR != NULL)
 800cd4e:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	f43f af42 	beq.w	800cbda <HAL_UART_IRQHandler+0x6a>
}
 800cd56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800cd5a:	4718      	bx	r3
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd5c:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800cd60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd64:	e843 2100 	strex	r1, r2, [r3]
 800cd68:	2900      	cmp	r1, #0
 800cd6a:	d1f7      	bne.n	800cd5c <HAL_UART_IRQHandler+0x1ec>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cd6c:	2320      	movs	r3, #32
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800cd6e:	4620      	mov	r0, r4
  huart->TxISR = NULL;
 800cd70:	67a1      	str	r1, [r4, #120]	; 0x78
  huart->gState = HAL_UART_STATE_READY;
 800cd72:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  HAL_UART_TxCpltCallback(huart);
 800cd76:	f7f4 ff21 	bl	8001bbc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cd7a:	e72e      	b.n	800cbda <HAL_UART_IRQHandler+0x6a>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cd7c:	0756      	lsls	r6, r2, #29
 800cd7e:	d593      	bpl.n	800cca8 <HAL_UART_IRQHandler+0x138>
 800cd80:	07ce      	lsls	r6, r1, #31
 800cd82:	d591      	bpl.n	800cca8 <HAL_UART_IRQHandler+0x138>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cd84:	2604      	movs	r6, #4
 800cd86:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cd88:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
 800cd8c:	f046 0602 	orr.w	r6, r6, #2
 800cd90:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
 800cd94:	e788      	b.n	800cca8 <HAL_UART_IRQHandler+0x138>
    if (huart->TxISR != NULL)
 800cd96:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	f43f af1e 	beq.w	800cbda <HAL_UART_IRQHandler+0x6a>
      huart->TxISR(huart);
 800cd9e:	4620      	mov	r0, r4
}
 800cda0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      huart->TxISR(huart);
 800cda4:	4718      	bx	r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800cda6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800cdaa:	4620      	mov	r0, r4
}
 800cdac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800cdb0:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 800cdb2:	f000 bbbd 	b.w	800d530 <HAL_UARTEx_WakeupCallback>
            HAL_UART_ErrorCallback(huart);
 800cdb6:	4620      	mov	r0, r4
 800cdb8:	f7f4 ff70 	bl	8001c9c <HAL_UART_ErrorCallback>
 800cdbc:	e70d      	b.n	800cbda <HAL_UART_IRQHandler+0x6a>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800cdbe:	4620      	mov	r0, r4
}
 800cdc0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800cdc4:	f000 bbb8 	b.w	800d538 <HAL_UARTEx_TxFifoEmptyCallback>
        if (huart->RxISR != NULL)
 800cdc8:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d095      	beq.n	800ccfa <HAL_UART_IRQHandler+0x18a>
          huart->RxISR(huart);
 800cdce:	4620      	mov	r0, r4
 800cdd0:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cdd2:	6827      	ldr	r7, [r4, #0]
 800cdd4:	e791      	b.n	800ccfa <HAL_UART_IRQHandler+0x18a>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cdd6:	f8b4 105e 	ldrh.w	r1, [r4, #94]	; 0x5e
      if ((huart->RxXferCount > 0U)
 800cdda:	f8b4 205e 	ldrh.w	r2, [r4, #94]	; 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cdde:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 800cde0:	b292      	uxth	r2, r2
 800cde2:	2a00      	cmp	r2, #0
 800cde4:	f43f aef9 	beq.w	800cbda <HAL_UART_IRQHandler+0x6a>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cde8:	f8b4 205c 	ldrh.w	r2, [r4, #92]	; 0x5c
 800cdec:	1a51      	subs	r1, r2, r1
 800cdee:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 800cdf0:	2900      	cmp	r1, #0
 800cdf2:	f43f aef2 	beq.w	800cbda <HAL_UART_IRQHandler+0x6a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdf6:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cdfa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdfe:	e843 2000 	strex	r0, r2, [r3]
 800ce02:	2800      	cmp	r0, #0
 800ce04:	d1f7      	bne.n	800cdf6 <HAL_UART_IRQHandler+0x286>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ce06:	4d12      	ldr	r5, [pc, #72]	; (800ce50 <HAL_UART_IRQHandler+0x2e0>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce08:	f103 0208 	add.w	r2, r3, #8
 800ce0c:	e852 2f00 	ldrex	r2, [r2]
 800ce10:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce12:	f103 0608 	add.w	r6, r3, #8
 800ce16:	e846 2000 	strex	r0, r2, [r6]
 800ce1a:	2800      	cmp	r0, #0
 800ce1c:	d1f4      	bne.n	800ce08 <HAL_UART_IRQHandler+0x298>
        huart->RxState = HAL_UART_STATE_READY;
 800ce1e:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 800ce20:	6760      	str	r0, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800ce22:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ce26:	66e0      	str	r0, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce28:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ce2c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce30:	e843 2000 	strex	r0, r2, [r3]
 800ce34:	2800      	cmp	r0, #0
 800ce36:	d1f7      	bne.n	800ce28 <HAL_UART_IRQHandler+0x2b8>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ce38:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ce3a:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ce3c:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ce3e:	f7f4 fef3 	bl	8001c28 <HAL_UARTEx_RxEventCallback>
 800ce42:	e6ca      	b.n	800cbda <HAL_UART_IRQHandler+0x6a>
 800ce44:	04000120 	.word	0x04000120
 800ce48:	10000001 	.word	0x10000001
 800ce4c:	0800cb61 	.word	0x0800cb61
 800ce50:	effffffe 	.word	0xeffffffe
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ce54:	4620      	mov	r0, r4
}
 800ce56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ce5a:	f000 bb6b 	b.w	800d534 <HAL_UARTEx_RxFifoFullCallback>
        HAL_UART_ErrorCallback(huart);
 800ce5e:	f7f4 ff1d 	bl	8001c9c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ce62:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
 800ce66:	e6b8      	b.n	800cbda <HAL_UART_IRQHandler+0x6a>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800ce68:	4291      	cmp	r1, r2
 800ce6a:	f47f aeb6 	bne.w	800cbda <HAL_UART_IRQHandler+0x6a>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 800ce6e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800ce70:	2b81      	cmp	r3, #129	; 0x81
 800ce72:	f47f aeb2 	bne.w	800cbda <HAL_UART_IRQHandler+0x6a>
 800ce76:	e7df      	b.n	800ce38 <HAL_UART_IRQHandler+0x2c8>

0800ce78 <UART_DMARxHalfCplt>:
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800ce78:	2201      	movs	r2, #1
{
 800ce7a:	b508      	push	{r3, lr}
 800ce7c:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ce7e:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800ce80:	6702      	str	r2, [r0, #112]	; 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ce82:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 800ce84:	2a01      	cmp	r2, #1
 800ce86:	d112      	bne.n	800ceae <UART_DMARxHalfCplt+0x36>
    huart->RxXferCount = huart->RxXferSize / 2U;
 800ce88:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800ce8c:	681b      	ldr	r3, [r3, #0]
    huart->RxXferCount = huart->RxXferSize / 2U;
 800ce8e:	084a      	lsrs	r2, r1, #1
 800ce90:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800ce94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ce96:	b29b      	uxth	r3, r3
    if (nb_remaining_rx_data <= huart->RxXferSize)
 800ce98:	4299      	cmp	r1, r3
      huart->RxXferCount = nb_remaining_rx_data;
 800ce9a:	bf28      	it	cs
 800ce9c:	f8a0 305e 	strhcs.w	r3, [r0, #94]	; 0x5e
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cea0:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 800cea4:	1ac9      	subs	r1, r1, r3
 800cea6:	b289      	uxth	r1, r1
 800cea8:	f7f4 febe 	bl	8001c28 <HAL_UARTEx_RxEventCallback>
}
 800ceac:	bd08      	pop	{r3, pc}
    HAL_UART_RxHalfCpltCallback(huart);
 800ceae:	f7ff fe19 	bl	800cae4 <HAL_UART_RxHalfCpltCallback>
}
 800ceb2:	bd08      	pop	{r3, pc}

0800ceb4 <UART_DMAReceiveCplt>:
{
 800ceb4:	b508      	push	{r3, lr}
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 800ceb6:	6d03      	ldr	r3, [r0, #80]	; 0x50
{
 800ceb8:	4684      	mov	ip, r0
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 800ceba:	2b81      	cmp	r3, #129	; 0x81
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cebc:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 800cebe:	d01d      	beq.n	800cefc <UART_DMAReceiveCplt+0x48>
    huart->RxXferCount = 0U;
 800cec0:	2300      	movs	r3, #0
 800cec2:	6802      	ldr	r2, [r0, #0]
 800cec4:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cec8:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cecc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ced0:	e842 3100 	strex	r1, r3, [r2]
 800ced4:	2900      	cmp	r1, #0
 800ced6:	d1f7      	bne.n	800cec8 <UART_DMAReceiveCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ced8:	f102 0308 	add.w	r3, r2, #8
 800cedc:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cee0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cee4:	f102 0e08 	add.w	lr, r2, #8
 800cee8:	e84e 3100 	strex	r1, r3, [lr]
 800ceec:	2900      	cmp	r1, #0
 800ceee:	d1f3      	bne.n	800ced8 <UART_DMAReceiveCplt+0x24>
    huart->RxState = HAL_UART_STATE_READY;
 800cef0:	2320      	movs	r3, #32
 800cef2:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cef6:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800cef8:	2b01      	cmp	r3, #1
 800cefa:	d017      	beq.n	800cf2c <UART_DMAReceiveCplt+0x78>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cefc:	2300      	movs	r3, #0
 800cefe:	6703      	str	r3, [r0, #112]	; 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cf00:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 800cf02:	2a01      	cmp	r2, #1
 800cf04:	d123      	bne.n	800cf4e <UART_DMAReceiveCplt+0x9a>
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800cf06:	f8dc 2000 	ldr.w	r2, [ip]
    huart->RxXferCount = 0;
 800cf0a:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800cf0e:	6c93      	ldr	r3, [r2, #72]	; 0x48
    if (nb_remaining_rx_data < huart->RxXferSize)
 800cf10:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800cf14:	b29b      	uxth	r3, r3
    if (nb_remaining_rx_data < huart->RxXferSize)
 800cf16:	4299      	cmp	r1, r3
      huart->RxXferCount = nb_remaining_rx_data;
 800cf18:	bf88      	it	hi
 800cf1a:	f8a0 305e 	strhhi.w	r3, [r0, #94]	; 0x5e
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cf1e:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 800cf22:	1ac9      	subs	r1, r1, r3
 800cf24:	b289      	uxth	r1, r1
 800cf26:	f7f4 fe7f 	bl	8001c28 <HAL_UARTEx_RxEventCallback>
}
 800cf2a:	bd08      	pop	{r3, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf2c:	e852 3f00 	ldrex	r3, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cf30:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf34:	e842 3100 	strex	r1, r3, [r2]
 800cf38:	2900      	cmp	r1, #0
 800cf3a:	d0df      	beq.n	800cefc <UART_DMAReceiveCplt+0x48>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf3c:	e852 3f00 	ldrex	r3, [r2]
 800cf40:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf44:	e842 3100 	strex	r1, r3, [r2]
 800cf48:	2900      	cmp	r1, #0
 800cf4a:	d1ef      	bne.n	800cf2c <UART_DMAReceiveCplt+0x78>
 800cf4c:	e7d6      	b.n	800cefc <UART_DMAReceiveCplt+0x48>
    HAL_UART_RxCpltCallback(huart);
 800cf4e:	f7f4 fe49 	bl	8001be4 <HAL_UART_RxCpltCallback>
}
 800cf52:	bd08      	pop	{r3, pc}

0800cf54 <UART_SetConfig>:
{
 800cf54:	b570      	push	{r4, r5, r6, lr}
 800cf56:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 800cf58:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cf5a:	69c5      	ldr	r5, [r0, #28]
 800cf5c:	6882      	ldr	r2, [r0, #8]
 800cf5e:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cf60:	4987      	ldr	r1, [pc, #540]	; (800d180 <UART_SetConfig+0x22c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cf62:	4302      	orrs	r2, r0
 800cf64:	6960      	ldr	r0, [r4, #20]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cf66:	4e87      	ldr	r6, [pc, #540]	; (800d184 <UART_SetConfig+0x230>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cf68:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cf6a:	6818      	ldr	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cf6c:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cf6e:	4001      	ands	r1, r0
 800cf70:	430a      	orrs	r2, r1
 800cf72:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cf74:	685a      	ldr	r2, [r3, #4]
 800cf76:	68e1      	ldr	r1, [r4, #12]
 800cf78:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800cf7c:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cf7e:	42b3      	cmp	r3, r6
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cf80:	605a      	str	r2, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800cf82:	69a2      	ldr	r2, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cf84:	f000 80bb 	beq.w	800d0fe <UART_SetConfig+0x1aa>
 800cf88:	497f      	ldr	r1, [pc, #508]	; (800d188 <UART_SetConfig+0x234>)
 800cf8a:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cf8c:	6899      	ldr	r1, [r3, #8]
 800cf8e:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 800cf92:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cf96:	d02a      	beq.n	800cfee <UART_SetConfig+0x9a>
    tmpreg |= huart->Init.OneBitSampling;
 800cf98:	6a20      	ldr	r0, [r4, #32]
 800cf9a:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cf9c:	430a      	orrs	r2, r1
 800cf9e:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cfa0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cfa2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800cfa4:	f022 020f 	bic.w	r2, r2, #15
 800cfa8:	430a      	orrs	r2, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cfaa:	4978      	ldr	r1, [pc, #480]	; (800d18c <UART_SetConfig+0x238>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cfac:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cfae:	428b      	cmp	r3, r1
 800cfb0:	d17a      	bne.n	800d0a8 <UART_SetConfig+0x154>
 800cfb2:	2001      	movs	r0, #1
 800cfb4:	2100      	movs	r1, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cfb6:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
 800cfba:	d05d      	beq.n	800d078 <UART_SetConfig+0x124>
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800cfbc:	f7fd fb02 	bl	800a5c4 <HAL_RCCEx_GetPeriphCLKFreq>
    if (pclk != 0U)
 800cfc0:	2800      	cmp	r0, #0
 800cfc2:	d051      	beq.n	800d068 <UART_SetConfig+0x114>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cfc4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800cfc6:	4b72      	ldr	r3, [pc, #456]	; (800d190 <UART_SetConfig+0x23c>)
 800cfc8:	6862      	ldr	r2, [r4, #4]
 800cfca:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cfce:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cfd2:	fbb0 f3f3 	udiv	r3, r0, r3
 800cfd6:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800cfda:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cfde:	f1a3 0210 	sub.w	r2, r3, #16
 800cfe2:	428a      	cmp	r2, r1
 800cfe4:	d85e      	bhi.n	800d0a4 <UART_SetConfig+0x150>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800cfe6:	6822      	ldr	r2, [r4, #0]
  HAL_StatusTypeDef ret               = HAL_OK;
 800cfe8:	2000      	movs	r0, #0
        huart->Instance->BRR = (uint16_t)usartdiv;
 800cfea:	60d3      	str	r3, [r2, #12]
 800cfec:	e03d      	b.n	800d06a <UART_SetConfig+0x116>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cfee:	430a      	orrs	r2, r1
 800cff0:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cff2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cff4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800cff6:	f022 020f 	bic.w	r2, r2, #15
 800cffa:	430a      	orrs	r2, r1
 800cffc:	62da      	str	r2, [r3, #44]	; 0x2c
  if (UART_INSTANCE_LOWPOWER(huart))
 800cffe:	4a62      	ldr	r2, [pc, #392]	; (800d188 <UART_SetConfig+0x234>)
 800d000:	2000      	movs	r0, #0
 800d002:	4293      	cmp	r3, r2
 800d004:	f04f 0100 	mov.w	r1, #0
 800d008:	d1d5      	bne.n	800cfb6 <UART_SetConfig+0x62>
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800d00a:	f7fd fadb 	bl	800a5c4 <HAL_RCCEx_GetPeriphCLKFreq>
    if (pclk != 0U)
 800d00e:	b358      	cbz	r0, 800d068 <UART_SetConfig+0x114>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d010:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d012:	4a5f      	ldr	r2, [pc, #380]	; (800d190 <UART_SetConfig+0x23c>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d014:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d016:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d01a:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d01e:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d022:	4299      	cmp	r1, r3
 800d024:	d83e      	bhi.n	800d0a4 <UART_SetConfig+0x150>
 800d026:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800d02a:	d83b      	bhi.n	800d0a4 <UART_SetConfig+0x150>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d02c:	2300      	movs	r3, #0
 800d02e:	4619      	mov	r1, r3
 800d030:	f7f3 fdfc 	bl	8000c2c <__aeabi_uldivmod>
 800d034:	4606      	mov	r6, r0
 800d036:	462a      	mov	r2, r5
 800d038:	ea4f 0c55 	mov.w	ip, r5, lsr #1
 800d03c:	0209      	lsls	r1, r1, #8
 800d03e:	0235      	lsls	r5, r6, #8
 800d040:	eb15 000c 	adds.w	r0, r5, ip
 800d044:	ea41 6116 	orr.w	r1, r1, r6, lsr #24
 800d048:	f04f 0300 	mov.w	r3, #0
 800d04c:	f141 0100 	adc.w	r1, r1, #0
 800d050:	f7f3 fdec 	bl	8000c2c <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d054:	4a4f      	ldr	r2, [pc, #316]	; (800d194 <UART_SetConfig+0x240>)
 800d056:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 800d05a:	4291      	cmp	r1, r2
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d05c:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d05e:	d821      	bhi.n	800d0a4 <UART_SetConfig+0x150>
          huart->Instance->BRR = usartdiv;
 800d060:	6822      	ldr	r2, [r4, #0]
  HAL_StatusTypeDef ret               = HAL_OK;
 800d062:	2000      	movs	r0, #0
          huart->Instance->BRR = usartdiv;
 800d064:	60d3      	str	r3, [r2, #12]
 800d066:	e000      	b.n	800d06a <UART_SetConfig+0x116>
  HAL_StatusTypeDef ret               = HAL_OK;
 800d068:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 800d06a:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 800d06c:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->RxISR = NULL;
 800d070:	6763      	str	r3, [r4, #116]	; 0x74
  huart->NbRxDataToProcess = 1;
 800d072:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800d074:	67a3      	str	r3, [r4, #120]	; 0x78
}
 800d076:	bd70      	pop	{r4, r5, r6, pc}
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800d078:	f7fd faa4 	bl	800a5c4 <HAL_RCCEx_GetPeriphCLKFreq>
    if (pclk != 0U)
 800d07c:	2800      	cmp	r0, #0
 800d07e:	d0f3      	beq.n	800d068 <UART_SetConfig+0x114>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d080:	4b43      	ldr	r3, [pc, #268]	; (800d190 <UART_SetConfig+0x23c>)
 800d082:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d084:	6862      	ldr	r2, [r4, #4]
 800d086:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 800d08a:	0853      	lsrs	r3, r2, #1
 800d08c:	fbb0 f0f1 	udiv	r0, r0, r1
 800d090:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800d094:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d098:	f64f 71ef 	movw	r1, #65519	; 0xffef
 800d09c:	f1a0 0310 	sub.w	r3, r0, #16
 800d0a0:	428b      	cmp	r3, r1
 800d0a2:	d94c      	bls.n	800d13e <UART_SetConfig+0x1ea>
        ret = HAL_ERROR;
 800d0a4:	2001      	movs	r0, #1
 800d0a6:	e7e0      	b.n	800d06a <UART_SetConfig+0x116>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d0a8:	4a3b      	ldr	r2, [pc, #236]	; (800d198 <UART_SetConfig+0x244>)
 800d0aa:	4293      	cmp	r3, r2
 800d0ac:	d038      	beq.n	800d120 <UART_SetConfig+0x1cc>
 800d0ae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800d0b2:	4293      	cmp	r3, r2
 800d0b4:	d03a      	beq.n	800d12c <UART_SetConfig+0x1d8>
 800d0b6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800d0ba:	4293      	cmp	r3, r2
 800d0bc:	d039      	beq.n	800d132 <UART_SetConfig+0x1de>
 800d0be:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800d0c2:	4293      	cmp	r3, r2
 800d0c4:	d02f      	beq.n	800d126 <UART_SetConfig+0x1d2>
 800d0c6:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 800d0ca:	4293      	cmp	r3, r2
 800d0cc:	d034      	beq.n	800d138 <UART_SetConfig+0x1e4>
 800d0ce:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 800d0d2:	4293      	cmp	r3, r2
 800d0d4:	d040      	beq.n	800d158 <UART_SetConfig+0x204>
 800d0d6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800d0da:	4293      	cmp	r3, r2
 800d0dc:	d039      	beq.n	800d152 <UART_SetConfig+0x1fe>
 800d0de:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800d0e2:	4293      	cmp	r3, r2
 800d0e4:	d03b      	beq.n	800d15e <UART_SetConfig+0x20a>
 800d0e6:	f5a2 52c0 	sub.w	r2, r2, #6144	; 0x1800
 800d0ea:	4293      	cmp	r3, r2
 800d0ec:	d03b      	beq.n	800d166 <UART_SetConfig+0x212>
 800d0ee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800d0f2:	4293      	cmp	r3, r2
 800d0f4:	d13b      	bne.n	800d16e <UART_SetConfig+0x21a>
 800d0f6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800d0fa:	2100      	movs	r1, #0
 800d0fc:	e75b      	b.n	800cfb6 <UART_SetConfig+0x62>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d0fe:	6899      	ldr	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d100:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d104:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 800d108:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 800d10c:	430a      	orrs	r2, r1
 800d10e:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d110:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d112:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d114:	f022 020f 	bic.w	r2, r2, #15
 800d118:	430a      	orrs	r2, r1
 800d11a:	62da      	str	r2, [r3, #44]	; 0x2c
 800d11c:	2100      	movs	r1, #0
 800d11e:	e774      	b.n	800d00a <UART_SetConfig+0xb6>
 800d120:	2002      	movs	r0, #2
 800d122:	2100      	movs	r1, #0
 800d124:	e747      	b.n	800cfb6 <UART_SetConfig+0x62>
 800d126:	2010      	movs	r0, #16
 800d128:	2100      	movs	r1, #0
 800d12a:	e744      	b.n	800cfb6 <UART_SetConfig+0x62>
 800d12c:	2004      	movs	r0, #4
 800d12e:	2100      	movs	r1, #0
 800d130:	e741      	b.n	800cfb6 <UART_SetConfig+0x62>
 800d132:	2008      	movs	r0, #8
 800d134:	2100      	movs	r1, #0
 800d136:	e73e      	b.n	800cfb6 <UART_SetConfig+0x62>
 800d138:	2020      	movs	r0, #32
 800d13a:	2100      	movs	r1, #0
 800d13c:	e73b      	b.n	800cfb6 <UART_SetConfig+0x62>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d13e:	f020 030f 	bic.w	r3, r0, #15
        huart->Instance->BRR = brrtemp;
 800d142:	6822      	ldr	r2, [r4, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d144:	f3c0 0042 	ubfx	r0, r0, #1, #3
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d148:	b29b      	uxth	r3, r3
        huart->Instance->BRR = brrtemp;
 800d14a:	4303      	orrs	r3, r0
 800d14c:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 800d14e:	2000      	movs	r0, #0
 800d150:	e78b      	b.n	800d06a <UART_SetConfig+0x116>
 800d152:	2080      	movs	r0, #128	; 0x80
 800d154:	2100      	movs	r1, #0
 800d156:	e72e      	b.n	800cfb6 <UART_SetConfig+0x62>
 800d158:	2040      	movs	r0, #64	; 0x40
 800d15a:	2100      	movs	r1, #0
 800d15c:	e72b      	b.n	800cfb6 <UART_SetConfig+0x62>
 800d15e:	f44f 7080 	mov.w	r0, #256	; 0x100
 800d162:	2100      	movs	r1, #0
 800d164:	e727      	b.n	800cfb6 <UART_SetConfig+0x62>
 800d166:	f44f 7000 	mov.w	r0, #512	; 0x200
 800d16a:	2100      	movs	r1, #0
 800d16c:	e723      	b.n	800cfb6 <UART_SetConfig+0x62>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d16e:	f502 52c0 	add.w	r2, r2, #6144	; 0x1800
 800d172:	4293      	cmp	r3, r2
 800d174:	f47f af43 	bne.w	800cffe <UART_SetConfig+0xaa>
 800d178:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800d17c:	2100      	movs	r1, #0
  if (UART_INSTANCE_LOWPOWER(huart))
 800d17e:	e71a      	b.n	800cfb6 <UART_SetConfig+0x62>
 800d180:	cfff69f3 	.word	0xcfff69f3
 800d184:	44002400 	.word	0x44002400
 800d188:	54002400 	.word	0x54002400
 800d18c:	40013800 	.word	0x40013800
 800d190:	08018d00 	.word	0x08018d00
 800d194:	000ffcff 	.word	0x000ffcff
 800d198:	40004400 	.word	0x40004400

0800d19c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d19c:	6a83      	ldr	r3, [r0, #40]	; 0x28
{
 800d19e:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d1a0:	071a      	lsls	r2, r3, #28
 800d1a2:	d506      	bpl.n	800d1b2 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d1a4:	6801      	ldr	r1, [r0, #0]
 800d1a6:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800d1a8:	684a      	ldr	r2, [r1, #4]
 800d1aa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800d1ae:	4322      	orrs	r2, r4
 800d1b0:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d1b2:	07dc      	lsls	r4, r3, #31
 800d1b4:	d506      	bpl.n	800d1c4 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d1b6:	6801      	ldr	r1, [r0, #0]
 800d1b8:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800d1ba:	684a      	ldr	r2, [r1, #4]
 800d1bc:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800d1c0:	4322      	orrs	r2, r4
 800d1c2:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d1c4:	0799      	lsls	r1, r3, #30
 800d1c6:	d506      	bpl.n	800d1d6 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d1c8:	6801      	ldr	r1, [r0, #0]
 800d1ca:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800d1cc:	684a      	ldr	r2, [r1, #4]
 800d1ce:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800d1d2:	4322      	orrs	r2, r4
 800d1d4:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d1d6:	075a      	lsls	r2, r3, #29
 800d1d8:	d506      	bpl.n	800d1e8 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d1da:	6801      	ldr	r1, [r0, #0]
 800d1dc:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800d1de:	684a      	ldr	r2, [r1, #4]
 800d1e0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800d1e4:	4322      	orrs	r2, r4
 800d1e6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d1e8:	06dc      	lsls	r4, r3, #27
 800d1ea:	d506      	bpl.n	800d1fa <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d1ec:	6801      	ldr	r1, [r0, #0]
 800d1ee:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800d1f0:	688a      	ldr	r2, [r1, #8]
 800d1f2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800d1f6:	4322      	orrs	r2, r4
 800d1f8:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d1fa:	0699      	lsls	r1, r3, #26
 800d1fc:	d506      	bpl.n	800d20c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d1fe:	6801      	ldr	r1, [r0, #0]
 800d200:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800d202:	688a      	ldr	r2, [r1, #8]
 800d204:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d208:	4322      	orrs	r2, r4
 800d20a:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d20c:	065a      	lsls	r2, r3, #25
 800d20e:	d50a      	bpl.n	800d226 <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d210:	6801      	ldr	r1, [r0, #0]
 800d212:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800d214:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d216:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d21a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800d21e:	ea42 0204 	orr.w	r2, r2, r4
 800d222:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d224:	d00b      	beq.n	800d23e <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d226:	061b      	lsls	r3, r3, #24
 800d228:	d506      	bpl.n	800d238 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d22a:	6802      	ldr	r2, [r0, #0]
 800d22c:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800d22e:	6853      	ldr	r3, [r2, #4]
 800d230:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800d234:	430b      	orrs	r3, r1
 800d236:	6053      	str	r3, [r2, #4]
}
 800d238:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d23c:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d23e:	684a      	ldr	r2, [r1, #4]
 800d240:	6c84      	ldr	r4, [r0, #72]	; 0x48
 800d242:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800d246:	4322      	orrs	r2, r4
 800d248:	604a      	str	r2, [r1, #4]
 800d24a:	e7ec      	b.n	800d226 <UART_AdvFeatureConfig+0x8a>

0800d24c <UART_WaitOnFlagUntilTimeout>:
{
 800d24c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d250:	9f08      	ldr	r7, [sp, #32]
 800d252:	460d      	mov	r5, r1
 800d254:	4680      	mov	r8, r0
 800d256:	4616      	mov	r6, r2
 800d258:	4699      	mov	r9, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d25a:	6801      	ldr	r1, [r0, #0]
 800d25c:	e001      	b.n	800d262 <UART_WaitOnFlagUntilTimeout+0x16>
    if (Timeout != HAL_MAX_DELAY)
 800d25e:	1c78      	adds	r0, r7, #1
 800d260:	d10d      	bne.n	800d27e <UART_WaitOnFlagUntilTimeout+0x32>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d262:	69cc      	ldr	r4, [r1, #28]
 800d264:	ea35 0304 	bics.w	r3, r5, r4
 800d268:	bf0c      	ite	eq
 800d26a:	f04f 0c01 	moveq.w	ip, #1
 800d26e:	f04f 0c00 	movne.w	ip, #0
 800d272:	45b4      	cmp	ip, r6
 800d274:	d0f3      	beq.n	800d25e <UART_WaitOnFlagUntilTimeout+0x12>
  return HAL_OK;
 800d276:	2300      	movs	r3, #0
}
 800d278:	4618      	mov	r0, r3
 800d27a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d27e:	f7f8 fb5b 	bl	8005938 <HAL_GetTick>
 800d282:	eba0 0009 	sub.w	r0, r0, r9
 800d286:	42b8      	cmp	r0, r7
 800d288:	d81d      	bhi.n	800d2c6 <UART_WaitOnFlagUntilTimeout+0x7a>
 800d28a:	b1e7      	cbz	r7, 800d2c6 <UART_WaitOnFlagUntilTimeout+0x7a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d28c:	f8d8 1000 	ldr.w	r1, [r8]
 800d290:	680b      	ldr	r3, [r1, #0]
 800d292:	075a      	lsls	r2, r3, #29
 800d294:	d5e5      	bpl.n	800d262 <UART_WaitOnFlagUntilTimeout+0x16>
 800d296:	2d80      	cmp	r5, #128	; 0x80
 800d298:	d0e3      	beq.n	800d262 <UART_WaitOnFlagUntilTimeout+0x16>
 800d29a:	2d40      	cmp	r5, #64	; 0x40
 800d29c:	d0e1      	beq.n	800d262 <UART_WaitOnFlagUntilTimeout+0x16>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d29e:	69cc      	ldr	r4, [r1, #28]
 800d2a0:	f014 0408 	ands.w	r4, r4, #8
 800d2a4:	d111      	bne.n	800d2ca <UART_WaitOnFlagUntilTimeout+0x7e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d2a6:	69cb      	ldr	r3, [r1, #28]
 800d2a8:	051b      	lsls	r3, r3, #20
 800d2aa:	d5da      	bpl.n	800d262 <UART_WaitOnFlagUntilTimeout+0x16>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d2ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
          UART_EndRxTransfer(huart);
 800d2b0:	4640      	mov	r0, r8
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d2b2:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 800d2b4:	f7ff fb42 	bl	800c93c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d2b8:	2220      	movs	r2, #32
          return HAL_TIMEOUT;
 800d2ba:	2303      	movs	r3, #3
          __HAL_UNLOCK(huart);
 800d2bc:	f888 4084 	strb.w	r4, [r8, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d2c0:	f8c8 2090 	str.w	r2, [r8, #144]	; 0x90
          return HAL_TIMEOUT;
 800d2c4:	e7d8      	b.n	800d278 <UART_WaitOnFlagUntilTimeout+0x2c>
        return HAL_TIMEOUT;
 800d2c6:	2303      	movs	r3, #3
 800d2c8:	e7d6      	b.n	800d278 <UART_WaitOnFlagUntilTimeout+0x2c>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d2ca:	2408      	movs	r4, #8
          UART_EndRxTransfer(huart);
 800d2cc:	4640      	mov	r0, r8
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d2ce:	620c      	str	r4, [r1, #32]
          UART_EndRxTransfer(huart);
 800d2d0:	f7ff fb34 	bl	800c93c <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 800d2d4:	2200      	movs	r2, #0
          return HAL_ERROR;
 800d2d6:	2301      	movs	r3, #1
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d2d8:	f8c8 4090 	str.w	r4, [r8, #144]	; 0x90
          __HAL_UNLOCK(huart);
 800d2dc:	f888 2084 	strb.w	r2, [r8, #132]	; 0x84
          return HAL_ERROR;
 800d2e0:	e7ca      	b.n	800d278 <UART_WaitOnFlagUntilTimeout+0x2c>
 800d2e2:	bf00      	nop

0800d2e4 <UART_CheckIdleState>:
{
 800d2e4:	b5f0      	push	{r4, r5, r6, r7, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d2e6:	2600      	movs	r6, #0
{
 800d2e8:	4604      	mov	r4, r0
 800d2ea:	b083      	sub	sp, #12
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d2ec:	f8c0 6090 	str.w	r6, [r0, #144]	; 0x90
  tickstart = HAL_GetTick();
 800d2f0:	f7f8 fb22 	bl	8005938 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d2f4:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800d2f6:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d2f8:	681a      	ldr	r2, [r3, #0]
 800d2fa:	0712      	lsls	r2, r2, #28
 800d2fc:	d40f      	bmi.n	800d31e <UART_CheckIdleState+0x3a>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	075b      	lsls	r3, r3, #29
 800d302:	d428      	bmi.n	800d356 <UART_CheckIdleState+0x72>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d304:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800d306:	2220      	movs	r2, #32
  return HAL_OK;
 800d308:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 800d30a:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 800d30e:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800d312:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d316:	66e3      	str	r3, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d318:	6723      	str	r3, [r4, #112]	; 0x70
}
 800d31a:	b003      	add	sp, #12
 800d31c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d31e:	f06f 477e 	mvn.w	r7, #4261412864	; 0xfe000000
 800d322:	4603      	mov	r3, r0
 800d324:	4632      	mov	r2, r6
 800d326:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800d32a:	4620      	mov	r0, r4
 800d32c:	9700      	str	r7, [sp, #0]
 800d32e:	f7ff ff8d 	bl	800d24c <UART_WaitOnFlagUntilTimeout>
 800d332:	6823      	ldr	r3, [r4, #0]
 800d334:	2800      	cmp	r0, #0
 800d336:	d0e2      	beq.n	800d2fe <UART_CheckIdleState+0x1a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d338:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d33c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d340:	e843 2100 	strex	r1, r2, [r3]
 800d344:	2900      	cmp	r1, #0
 800d346:	d1f7      	bne.n	800d338 <UART_CheckIdleState+0x54>
      huart->gState = HAL_UART_STATE_READY;
 800d348:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 800d34a:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 800d34c:	f884 1084 	strb.w	r1, [r4, #132]	; 0x84
      huart->gState = HAL_UART_STATE_READY;
 800d350:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
      return HAL_TIMEOUT;
 800d354:	e7e1      	b.n	800d31a <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d356:	f06f 467e 	mvn.w	r6, #4261412864	; 0xfe000000
 800d35a:	462b      	mov	r3, r5
 800d35c:	2200      	movs	r2, #0
 800d35e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800d362:	4620      	mov	r0, r4
 800d364:	9600      	str	r6, [sp, #0]
 800d366:	f7ff ff71 	bl	800d24c <UART_WaitOnFlagUntilTimeout>
 800d36a:	2800      	cmp	r0, #0
 800d36c:	d0ca      	beq.n	800d304 <UART_CheckIdleState+0x20>
 800d36e:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d370:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d374:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d378:	e843 2100 	strex	r1, r2, [r3]
 800d37c:	2900      	cmp	r1, #0
 800d37e:	d1f7      	bne.n	800d370 <UART_CheckIdleState+0x8c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d380:	f103 0208 	add.w	r2, r3, #8
 800d384:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d388:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d38c:	f103 0008 	add.w	r0, r3, #8
 800d390:	e840 2100 	strex	r1, r2, [r0]
 800d394:	2900      	cmp	r1, #0
 800d396:	d1f3      	bne.n	800d380 <UART_CheckIdleState+0x9c>
      huart->RxState = HAL_UART_STATE_READY;
 800d398:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 800d39a:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 800d39c:	f884 1084 	strb.w	r1, [r4, #132]	; 0x84
      huart->RxState = HAL_UART_STATE_READY;
 800d3a0:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
      return HAL_TIMEOUT;
 800d3a4:	e7b9      	b.n	800d31a <UART_CheckIdleState+0x36>
 800d3a6:	bf00      	nop

0800d3a8 <HAL_UART_Init>:
  if (huart == NULL)
 800d3a8:	b380      	cbz	r0, 800d40c <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 800d3aa:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
{
 800d3ae:	b510      	push	{r4, lr}
 800d3b0:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800d3b2:	b333      	cbz	r3, 800d402 <HAL_UART_Init+0x5a>
  huart->gState = HAL_UART_STATE_BUSY;
 800d3b4:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 800d3b6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800d3b8:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UART_DISABLE(huart);
 800d3bc:	6813      	ldr	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d3be:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  __HAL_UART_DISABLE(huart);
 800d3c0:	f023 0301 	bic.w	r3, r3, #1
 800d3c4:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d3c6:	b9c1      	cbnz	r1, 800d3fa <HAL_UART_Init+0x52>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d3c8:	4620      	mov	r0, r4
 800d3ca:	f7ff fdc3 	bl	800cf54 <UART_SetConfig>
 800d3ce:	2801      	cmp	r0, #1
 800d3d0:	d011      	beq.n	800d3f6 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d3d2:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 800d3d4:	4620      	mov	r0, r4
}
 800d3d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d3da:	685a      	ldr	r2, [r3, #4]
 800d3dc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d3e0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d3e2:	689a      	ldr	r2, [r3, #8]
 800d3e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d3e8:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800d3ea:	681a      	ldr	r2, [r3, #0]
 800d3ec:	f042 0201 	orr.w	r2, r2, #1
 800d3f0:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800d3f2:	f7ff bf77 	b.w	800d2e4 <UART_CheckIdleState>
}
 800d3f6:	2001      	movs	r0, #1
 800d3f8:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 800d3fa:	4620      	mov	r0, r4
 800d3fc:	f7ff fece 	bl	800d19c <UART_AdvFeatureConfig>
 800d400:	e7e2      	b.n	800d3c8 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 800d402:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
    HAL_UART_MspInit(huart);
 800d406:	f7f4 fa4b 	bl	80018a0 <HAL_UART_MspInit>
 800d40a:	e7d3      	b.n	800d3b4 <HAL_UART_Init+0xc>
}
 800d40c:	2001      	movs	r0, #1
 800d40e:	4770      	bx	lr

0800d410 <UART_Start_Receive_DMA>:
{
 800d410:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d412:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d414:	2522      	movs	r5, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d416:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
{
 800d41a:	4604      	mov	r4, r0
  huart->pRxBuffPtr = pData;
 800d41c:	6581      	str	r1, [r0, #88]	; 0x58
  huart->RxXferSize = Size;
 800d41e:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d422:	f8c0 508c 	str.w	r5, [r0, #140]	; 0x8c
  if (huart->hdmarx != NULL)
 800d426:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 800d42a:	b1e0      	cbz	r0, 800d466 <UART_Start_Receive_DMA+0x56>
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800d42c:	4d2d      	ldr	r5, [pc, #180]	; (800d4e4 <UART_Start_Receive_DMA+0xd4>)
    huart->hdmarx->XferAbortCallback = NULL;
 800d42e:	66c3      	str	r3, [r0, #108]	; 0x6c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d430:	68a3      	ldr	r3, [r4, #8]
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800d432:	6605      	str	r5, [r0, #96]	; 0x60
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800d434:	4d2c      	ldr	r5, [pc, #176]	; (800d4e8 <UART_Start_Receive_DMA+0xd8>)
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d436:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800d43a:	6645      	str	r5, [r0, #100]	; 0x64
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800d43c:	4d2b      	ldr	r5, [pc, #172]	; (800d4ec <UART_Start_Receive_DMA+0xdc>)
 800d43e:	6685      	str	r5, [r0, #104]	; 0x68
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d440:	d037      	beq.n	800d4b2 <UART_Start_Receive_DMA+0xa2>
    if ((huart->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800d442:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800d444:	061b      	lsls	r3, r3, #24
 800d446:	d53c      	bpl.n	800d4c2 <UART_Start_Receive_DMA+0xb2>
      if ((huart->hdmarx->LinkedListQueue != NULL) && (huart->hdmarx->LinkedListQueue->Head != NULL))
 800d448:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d042      	beq.n	800d4d4 <UART_Start_Receive_DMA+0xc4>
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	2b00      	cmp	r3, #0
 800d452:	d03f      	beq.n	800d4d4 <UART_Start_Receive_DMA+0xc4>
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = nbByte;
 800d454:	609a      	str	r2, [r3, #8]
          (uint32_t)&huart->Instance->RDR;
 800d456:	6822      	ldr	r2, [r4, #0]
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)huart->pRxBuffPtr;
 800d458:	6119      	str	r1, [r3, #16]
          (uint32_t)&huart->Instance->RDR;
 800d45a:	3224      	adds	r2, #36	; 0x24
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =
 800d45c:	60da      	str	r2, [r3, #12]
        status = HAL_DMAEx_List_Start_IT(huart->hdmarx);
 800d45e:	f7f8 ff3d 	bl	80062dc <HAL_DMAEx_List_Start_IT>
    if (status != HAL_OK)
 800d462:	2800      	cmp	r0, #0
 800d464:	d136      	bne.n	800d4d4 <UART_Start_Receive_DMA+0xc4>
  if (huart->Init.Parity != UART_PARITY_NONE)
 800d466:	6923      	ldr	r3, [r4, #16]
 800d468:	b14b      	cbz	r3, 800d47e <UART_Start_Receive_DMA+0x6e>
 800d46a:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d46c:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d470:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d474:	e843 2100 	strex	r1, r2, [r3]
 800d478:	2900      	cmp	r1, #0
 800d47a:	d1f7      	bne.n	800d46c <UART_Start_Receive_DMA+0x5c>
 800d47c:	e000      	b.n	800d480 <UART_Start_Receive_DMA+0x70>
 800d47e:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d480:	f103 0208 	add.w	r2, r3, #8
 800d484:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d488:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d48c:	f103 0008 	add.w	r0, r3, #8
 800d490:	e840 2100 	strex	r1, r2, [r0]
 800d494:	2900      	cmp	r1, #0
 800d496:	d1f3      	bne.n	800d480 <UART_Start_Receive_DMA+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d498:	f103 0208 	add.w	r2, r3, #8
 800d49c:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d4a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4a4:	f103 0108 	add.w	r1, r3, #8
 800d4a8:	e841 2000 	strex	r0, r2, [r1]
 800d4ac:	2800      	cmp	r0, #0
 800d4ae:	d1f3      	bne.n	800d498 <UART_Start_Receive_DMA+0x88>
}
 800d4b0:	bd38      	pop	{r3, r4, r5, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d4b2:	6923      	ldr	r3, [r4, #16]
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d1c4      	bne.n	800d442 <UART_Start_Receive_DMA+0x32>
    if ((huart->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800d4b8:	6d03      	ldr	r3, [r0, #80]	; 0x50
      nbByte = Size * 2U;
 800d4ba:	0052      	lsls	r2, r2, #1
    if ((huart->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800d4bc:	061b      	lsls	r3, r3, #24
      nbByte = Size * 2U;
 800d4be:	b292      	uxth	r2, r2
    if ((huart->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800d4c0:	d4c2      	bmi.n	800d448 <UART_Start_Receive_DMA+0x38>
      status = HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, nbByte);
 800d4c2:	6825      	ldr	r5, [r4, #0]
 800d4c4:	4613      	mov	r3, r2
 800d4c6:	460a      	mov	r2, r1
 800d4c8:	f105 0124 	add.w	r1, r5, #36	; 0x24
 800d4cc:	f7f8 fd72 	bl	8005fb4 <HAL_DMA_Start_IT>
    if (status != HAL_OK)
 800d4d0:	2800      	cmp	r0, #0
 800d4d2:	d0c8      	beq.n	800d466 <UART_Start_Receive_DMA+0x56>
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d4d4:	2210      	movs	r2, #16
      huart->RxState = HAL_UART_STATE_READY;
 800d4d6:	2320      	movs	r3, #32
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d4d8:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
      return HAL_ERROR;
 800d4dc:	2001      	movs	r0, #1
      huart->RxState = HAL_UART_STATE_READY;
 800d4de:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
}
 800d4e2:	bd38      	pop	{r3, r4, r5, pc}
 800d4e4:	0800ceb5 	.word	0x0800ceb5
 800d4e8:	0800ce79 	.word	0x0800ce79
 800d4ec:	0800cae9 	.word	0x0800cae9

0800d4f0 <UARTEx_SetNbDataToProcess.part.0>:
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d4f0:	6803      	ldr	r3, [r0, #0]
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
 800d4f2:	b430      	push	{r4, r5}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d4f4:	6899      	ldr	r1, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d4f6:	689b      	ldr	r3, [r3, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d4f8:	4d0b      	ldr	r5, [pc, #44]	; (800d528 <UARTEx_SetNbDataToProcess.part.0+0x38>)
                               (uint16_t)denominator[tx_fifo_threshold];
 800d4fa:	4c0c      	ldr	r4, [pc, #48]	; (800d52c <UARTEx_SetNbDataToProcess.part.0+0x3c>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d4fc:	ea4f 7c53 	mov.w	ip, r3, lsr #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d500:	f3c1 6142 	ubfx	r1, r1, #25, #3
 800d504:	5c6b      	ldrb	r3, [r5, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d506:	f815 200c 	ldrb.w	r2, [r5, ip]
                               (uint16_t)denominator[rx_fifo_threshold];
 800d50a:	5c61      	ldrb	r1, [r4, r1]
                               (uint16_t)denominator[tx_fifo_threshold];
 800d50c:	f814 500c 	ldrb.w	r5, [r4, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d510:	00d2      	lsls	r2, r2, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d512:	00db      	lsls	r3, r3, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d514:	fbb2 f2f5 	udiv	r2, r2, r5
  }
}
 800d518:	bc30      	pop	{r4, r5}
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d51a:	fbb3 f3f1 	udiv	r3, r3, r1
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d51e:	f8a0 206a 	strh.w	r2, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d522:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
}
 800d526:	4770      	bx	lr
 800d528:	08018d20 	.word	0x08018d20
 800d52c:	08018d18 	.word	0x08018d18

0800d530 <HAL_UARTEx_WakeupCallback>:
}
 800d530:	4770      	bx	lr
 800d532:	bf00      	nop

0800d534 <HAL_UARTEx_RxFifoFullCallback>:
 800d534:	4770      	bx	lr
 800d536:	bf00      	nop

0800d538 <HAL_UARTEx_TxFifoEmptyCallback>:
 800d538:	4770      	bx	lr
 800d53a:	bf00      	nop

0800d53c <HAL_UARTEx_EnableFifoMode>:
{
 800d53c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800d53e:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 800d542:	2b01      	cmp	r3, #1
 800d544:	d01b      	beq.n	800d57e <HAL_UARTEx_EnableFifoMode+0x42>
 800d546:	2101      	movs	r1, #1
  huart->gState = HAL_UART_STATE_BUSY;
 800d548:	2224      	movs	r2, #36	; 0x24
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800d54a:	f04f 5500 	mov.w	r5, #536870912	; 0x20000000
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d54e:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(huart);
 800d550:	f880 1084 	strb.w	r1, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800d554:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d558:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800d55a:	6819      	ldr	r1, [r3, #0]
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d55c:	432a      	orrs	r2, r5
  __HAL_UART_DISABLE(huart);
 800d55e:	f021 0101 	bic.w	r1, r1, #1
 800d562:	6019      	str	r1, [r3, #0]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800d564:	6645      	str	r5, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d566:	601a      	str	r2, [r3, #0]
 800d568:	f7ff ffc2 	bl	800d4f0 <UARTEx_SetNbDataToProcess.part.0>
 800d56c:	4604      	mov	r4, r0
  __HAL_UNLOCK(huart);
 800d56e:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800d570:	2220      	movs	r2, #32
  __HAL_UNLOCK(huart);
 800d572:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
  return HAL_OK;
 800d576:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 800d578:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
}
 800d57c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 800d57e:	2002      	movs	r0, #2
}
 800d580:	bd38      	pop	{r3, r4, r5, pc}
 800d582:	bf00      	nop

0800d584 <HAL_UARTEx_SetTxFifoThreshold>:
  __HAL_LOCK(huart);
 800d584:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 800d588:	2b01      	cmp	r3, #1
 800d58a:	d023      	beq.n	800d5d4 <HAL_UARTEx_SetTxFifoThreshold+0x50>
{
 800d58c:	b570      	push	{r4, r5, r6, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800d58e:	2224      	movs	r2, #36	; 0x24
  __HAL_LOCK(huart);
 800d590:	2501      	movs	r5, #1
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d592:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(huart);
 800d594:	f880 5084 	strb.w	r5, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800d598:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d59c:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800d59e:	681a      	ldr	r2, [r3, #0]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d5a0:	6e46      	ldr	r6, [r0, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 800d5a2:	f022 0201 	bic.w	r2, r2, #1
 800d5a6:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d5a8:	689a      	ldr	r2, [r3, #8]
 800d5aa:	4604      	mov	r4, r0
 800d5ac:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 800d5b0:	4311      	orrs	r1, r2
 800d5b2:	6099      	str	r1, [r3, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d5b4:	b156      	cbz	r6, 800d5cc <HAL_UARTEx_SetTxFifoThreshold+0x48>
 800d5b6:	f7ff ff9b 	bl	800d4f0 <UARTEx_SetNbDataToProcess.part.0>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d5ba:	6803      	ldr	r3, [r0, #0]
  __HAL_UNLOCK(huart);
 800d5bc:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800d5be:	2220      	movs	r2, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d5c0:	601d      	str	r5, [r3, #0]
  __HAL_UNLOCK(huart);
 800d5c2:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
  huart->gState = HAL_UART_STATE_READY;
 800d5c6:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
}
 800d5ca:	bd70      	pop	{r4, r5, r6, pc}
    huart->NbRxDataToProcess = 1U;
 800d5cc:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 800d5d0:	6682      	str	r2, [r0, #104]	; 0x68
 800d5d2:	e7f3      	b.n	800d5bc <HAL_UARTEx_SetTxFifoThreshold+0x38>
  __HAL_LOCK(huart);
 800d5d4:	2002      	movs	r0, #2
}
 800d5d6:	4770      	bx	lr

0800d5d8 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800d5d8:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 800d5dc:	2b01      	cmp	r3, #1
 800d5de:	d023      	beq.n	800d628 <HAL_UARTEx_SetRxFifoThreshold+0x50>
{
 800d5e0:	b570      	push	{r4, r5, r6, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800d5e2:	2224      	movs	r2, #36	; 0x24
  __HAL_LOCK(huart);
 800d5e4:	2501      	movs	r5, #1
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d5e6:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(huart);
 800d5e8:	f880 5084 	strb.w	r5, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800d5ec:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d5f0:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800d5f2:	681a      	ldr	r2, [r3, #0]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d5f4:	6e46      	ldr	r6, [r0, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 800d5f6:	f022 0201 	bic.w	r2, r2, #1
 800d5fa:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d5fc:	689a      	ldr	r2, [r3, #8]
 800d5fe:	4604      	mov	r4, r0
 800d600:	f022 6260 	bic.w	r2, r2, #234881024	; 0xe000000
 800d604:	4311      	orrs	r1, r2
 800d606:	6099      	str	r1, [r3, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d608:	b156      	cbz	r6, 800d620 <HAL_UARTEx_SetRxFifoThreshold+0x48>
 800d60a:	f7ff ff71 	bl	800d4f0 <UARTEx_SetNbDataToProcess.part.0>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d60e:	6803      	ldr	r3, [r0, #0]
  __HAL_UNLOCK(huart);
 800d610:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800d612:	2220      	movs	r2, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d614:	601d      	str	r5, [r3, #0]
  __HAL_UNLOCK(huart);
 800d616:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
  huart->gState = HAL_UART_STATE_READY;
 800d61a:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
}
 800d61e:	bd70      	pop	{r4, r5, r6, pc}
    huart->NbRxDataToProcess = 1U;
 800d620:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 800d624:	6682      	str	r2, [r0, #104]	; 0x68
 800d626:	e7f3      	b.n	800d610 <HAL_UARTEx_SetRxFifoThreshold+0x38>
  __HAL_LOCK(huart);
 800d628:	2002      	movs	r0, #2
}
 800d62a:	4770      	bx	lr

0800d62c <HAL_UARTEx_ReceiveToIdle_DMA>:
{
 800d62c:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 800d62e:	f8d0 608c 	ldr.w	r6, [r0, #140]	; 0x8c
 800d632:	2e20      	cmp	r6, #32
 800d634:	d103      	bne.n	800d63e <HAL_UARTEx_ReceiveToIdle_DMA+0x12>
    if ((pData == NULL) || (Size == 0U))
 800d636:	b101      	cbz	r1, 800d63a <HAL_UARTEx_ReceiveToIdle_DMA+0xe>
 800d638:	b91a      	cbnz	r2, 800d642 <HAL_UARTEx_ReceiveToIdle_DMA+0x16>
      return HAL_ERROR;
 800d63a:	2001      	movs	r0, #1
}
 800d63c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 800d63e:	2002      	movs	r0, #2
}
 800d640:	bd70      	pop	{r4, r5, r6, pc}
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800d642:	2501      	movs	r5, #1
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d644:	2300      	movs	r3, #0
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800d646:	66c5      	str	r5, [r0, #108]	; 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d648:	6703      	str	r3, [r0, #112]	; 0x70
    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800d64a:	4604      	mov	r4, r0
 800d64c:	f7ff fee0 	bl	800d410 <UART_Start_Receive_DMA>
    if (status == HAL_OK)
 800d650:	2800      	cmp	r0, #0
 800d652:	d1f3      	bne.n	800d63c <HAL_UARTEx_ReceiveToIdle_DMA+0x10>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d654:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800d656:	42ab      	cmp	r3, r5
 800d658:	d1ef      	bne.n	800d63a <HAL_UARTEx_ReceiveToIdle_DMA+0xe>
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d65a:	2310      	movs	r3, #16
 800d65c:	6822      	ldr	r2, [r4, #0]
 800d65e:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d660:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d664:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d668:	e842 3100 	strex	r1, r3, [r2]
 800d66c:	2900      	cmp	r1, #0
 800d66e:	d1f7      	bne.n	800d660 <HAL_UARTEx_ReceiveToIdle_DMA+0x34>
}
 800d670:	bd70      	pop	{r4, r5, r6, pc}
 800d672:	bf00      	nop

0800d674 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 800d674:	4770      	bx	lr
 800d676:	bf00      	nop

0800d678 <HardFault_Handler>:
  * @retval None
  */
void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800d678:	e7fe      	b.n	800d678 <HardFault_Handler>
 800d67a:	bf00      	nop

0800d67c <MemManage_Handler>:
  * @retval None
  */
void MemManage_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800d67c:	e7fe      	b.n	800d67c <MemManage_Handler>
 800d67e:	bf00      	nop

0800d680 <BusFault_Handler>:
  * @retval None
  */
void BusFault_Handler(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800d680:	e7fe      	b.n	800d680 <BusFault_Handler>
 800d682:	bf00      	nop

0800d684 <UsageFault_Handler>:
  * @retval None
  */
void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800d684:	e7fe      	b.n	800d684 <UsageFault_Handler>
 800d686:	bf00      	nop

0800d688 <DebugMon_Handler>:
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
  while (1)
 800d688:	e7fe      	b.n	800d688 <DebugMon_Handler>
 800d68a:	bf00      	nop

0800d68c <GPDMA1_Channel0_IRQHandler>:
void GPDMA1_Channel0_IRQHandler(void)
{
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 0 */

  /* USER CODE END GPDMA1_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel0);
 800d68c:	4801      	ldr	r0, [pc, #4]	; (800d694 <GPDMA1_Channel0_IRQHandler+0x8>)
 800d68e:	f7f8 bd43 	b.w	8006118 <HAL_DMA_IRQHandler>
 800d692:	bf00      	nop
 800d694:	200050cc 	.word	0x200050cc

0800d698 <GPDMA1_Channel1_IRQHandler>:
void GPDMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN GPDMA1_Channel1_IRQn 0 */

  /* USER CODE END GPDMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel1);
 800d698:	4801      	ldr	r0, [pc, #4]	; (800d6a0 <GPDMA1_Channel1_IRQHandler+0x8>)
 800d69a:	f7f8 bd3d 	b.w	8006118 <HAL_DMA_IRQHandler>
 800d69e:	bf00      	nop
 800d6a0:	20005144 	.word	0x20005144

0800d6a4 <GPDMA1_Channel2_IRQHandler>:
void GPDMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN GPDMA1_Channel2_IRQn 0 */

  /* USER CODE END GPDMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel2);
 800d6a4:	4801      	ldr	r0, [pc, #4]	; (800d6ac <GPDMA1_Channel2_IRQHandler+0x8>)
 800d6a6:	f7f8 bd37 	b.w	8006118 <HAL_DMA_IRQHandler>
 800d6aa:	bf00      	nop
 800d6ac:	200051bc 	.word	0x200051bc

0800d6b0 <GPDMA1_Channel3_IRQHandler>:
void GPDMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN GPDMA1_Channel3_IRQn 0 */

  /* USER CODE END GPDMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel3);
 800d6b0:	4801      	ldr	r0, [pc, #4]	; (800d6b8 <GPDMA1_Channel3_IRQHandler+0x8>)
 800d6b2:	f7f8 bd31 	b.w	8006118 <HAL_DMA_IRQHandler>
 800d6b6:	bf00      	nop
 800d6b8:	20005234 	.word	0x20005234

0800d6bc <TIM6_IRQHandler>:
void TIM6_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800d6bc:	4801      	ldr	r0, [pc, #4]	; (800d6c4 <TIM6_IRQHandler+0x8>)
 800d6be:	f7fe bf01 	b.w	800c4c4 <HAL_TIM_IRQHandler>
 800d6c2:	bf00      	nop
 800d6c4:	2000a77c 	.word	0x2000a77c

0800d6c8 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800d6c8:	4801      	ldr	r0, [pc, #4]	; (800d6d0 <USART2_IRQHandler+0x8>)
 800d6ca:	f7ff ba51 	b.w	800cb70 <HAL_UART_IRQHandler>
 800d6ce:	bf00      	nop
 800d6d0:	200052ac 	.word	0x200052ac

0800d6d4 <UART4_IRQHandler>:
void UART4_IRQHandler(void)
{
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800d6d4:	4801      	ldr	r0, [pc, #4]	; (800d6dc <UART4_IRQHandler+0x8>)
 800d6d6:	f7ff ba4b 	b.w	800cb70 <HAL_UART_IRQHandler>
 800d6da:	bf00      	nop
 800d6dc:	20005340 	.word	0x20005340

0800d6e0 <USB_DRD_FS_IRQHandler>:
void USB_DRD_FS_IRQHandler(void)
{
  /* USER CODE BEGIN USB_DRD_FS_IRQn 0 */

  /* USER CODE END USB_DRD_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_DRD_FS);
 800d6e0:	4801      	ldr	r0, [pc, #4]	; (800d6e8 <USB_DRD_FS_IRQHandler+0x8>)
 800d6e2:	f7f9 b855 	b.w	8006790 <HAL_PCD_IRQHandler>
 800d6e6:	bf00      	nop
 800d6e8:	200053d8 	.word	0x200053d8

0800d6ec <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 800d6ec:	b084      	sub	sp, #16
 800d6ee:	f10d 0c04 	add.w	ip, sp, #4
 800d6f2:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  UNUSED(cfg);

  if (USBx == NULL)
 800d6f6:	b168      	cbz	r0, 800d714 <USB_CoreInit+0x28>
 800d6f8:	4603      	mov	r3, r0

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800d6fa:	2100      	movs	r1, #0
  USBx->CNTR &= ~USB_CNTR_HOST;
 800d6fc:	6c02      	ldr	r2, [r0, #64]	; 0x40

  return ret;
}
 800d6fe:	b004      	add	sp, #16
  USBx->CNTR &= ~USB_CNTR_HOST;
 800d700:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800d704:	6402      	str	r2, [r0, #64]	; 0x40
  USBx->CNTR |= USB_CNTR_USBRST;
 800d706:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800d708:	f042 0201 	orr.w	r2, r2, #1
 800d70c:	6402      	str	r2, [r0, #64]	; 0x40
  return ret;
 800d70e:	4608      	mov	r0, r1
  USBx->ISTR = 0U;
 800d710:	6459      	str	r1, [r3, #68]	; 0x44
}
 800d712:	4770      	bx	lr
    return HAL_ERROR;
 800d714:	2001      	movs	r0, #1
}
 800d716:	b004      	add	sp, #16
 800d718:	4770      	bx	lr
 800d71a:	bf00      	nop

0800d71c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_DRD_TypeDef *USBx)
{
 800d71c:	4603      	mov	r3, r0
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800d71e:	2200      	movs	r2, #0
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = winterruptmask;
 800d720:	f64b 7180 	movw	r1, #49024	; 0xbf80
  USBx->ISTR = 0U;
 800d724:	645a      	str	r2, [r3, #68]	; 0x44

  return HAL_OK;
}
 800d726:	4610      	mov	r0, r2
  USBx->CNTR = winterruptmask;
 800d728:	6419      	str	r1, [r3, #64]	; 0x40
}
 800d72a:	4770      	bx	lr

0800d72c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 800d72c:	4602      	mov	r2, r0
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 800d72e:	6c13      	ldr	r3, [r2, #64]	; 0x40

  return HAL_OK;
}
 800d730:	2000      	movs	r0, #0
  USBx->CNTR &= ~winterruptmask;
 800d732:	f423 433f 	bic.w	r3, r3, #48896	; 0xbf00
 800d736:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d73a:	6413      	str	r3, [r2, #64]	; 0x40
}
 800d73c:	4770      	bx	lr
 800d73e:	bf00      	nop

0800d740 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 800d740:	4603      	mov	r3, r0
  if (mode == USB_DEVICE_MODE)
 800d742:	b929      	cbnz	r1, 800d750 <USB_SetCurrentMode+0x10>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 800d744:	6c02      	ldr	r2, [r0, #64]	; 0x40
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800d746:	4608      	mov	r0, r1
    USBx->CNTR &= ~USB_CNTR_HOST;
 800d748:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800d74c:	641a      	str	r2, [r3, #64]	; 0x40
 800d74e:	4770      	bx	lr
  else if (mode == USB_HOST_MODE)
 800d750:	2901      	cmp	r1, #1
 800d752:	d105      	bne.n	800d760 <USB_SetCurrentMode+0x20>
    USBx->CNTR |= USB_CNTR_HOST;
 800d754:	6c02      	ldr	r2, [r0, #64]	; 0x40
  return HAL_OK;
 800d756:	2000      	movs	r0, #0
    USBx->CNTR |= USB_CNTR_HOST;
 800d758:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800d75c:	641a      	str	r2, [r3, #64]	; 0x40
 800d75e:	4770      	bx	lr
    return HAL_ERROR;
 800d760:	2001      	movs	r0, #1
}
 800d762:	4770      	bx	lr

0800d764 <USB_DevInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 800d764:	b084      	sub	sp, #16
 800d766:	f10d 0c04 	add.w	ip, sp, #4
 800d76a:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
 800d76e:	4603      	mov	r3, r0

  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Force Reset */
  USBx->CNTR = USB_CNTR_USBRST;
 800d770:	2201      	movs	r2, #1

  /* Set the Device Mode */
  ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800d772:	2100      	movs	r1, #0
  USBx->CNTR = USB_CNTR_USBRST;
 800d774:	641a      	str	r2, [r3, #64]	; 0x40
  USBx->CNTR &= ~USB_CNTR_USBRST;
 800d776:	6c1a      	ldr	r2, [r3, #64]	; 0x40

  return ret;
}
 800d778:	4608      	mov	r0, r1
  USBx->CNTR &= ~USB_CNTR_USBRST;
 800d77a:	f022 0201 	bic.w	r2, r2, #1
 800d77e:	641a      	str	r2, [r3, #64]	; 0x40
    USBx->CNTR &= ~USB_CNTR_HOST;
 800d780:	6c1a      	ldr	r2, [r3, #64]	; 0x40
}
 800d782:	b004      	add	sp, #16
    USBx->CNTR &= ~USB_CNTR_HOST;
 800d784:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800d788:	641a      	str	r2, [r3, #64]	; 0x40
  USBx->ISTR = 0U;
 800d78a:	6459      	str	r1, [r3, #68]	; 0x44
}
 800d78c:	4770      	bx	lr
 800d78e:	bf00      	nop

0800d790 <USB_FlushTxFifo>:
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
}
 800d790:	2000      	movs	r0, #0
 800d792:	4770      	bx	lr

0800d794 <USB_FlushRxFifo>:
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
}
 800d794:	2000      	movs	r0, #0
 800d796:	4770      	bx	lr

0800d798 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800d798:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef ret = HAL_OK;
  uint32_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800d79a:	780d      	ldrb	r5, [r1, #0]
 800d79c:	4abf      	ldr	r2, [pc, #764]	; (800da9c <USB_ActivateEndpoint+0x304>)
 800d79e:	b22b      	sxth	r3, r5
 800d7a0:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]

  /* initialize Endpoint */
  switch (ep->type)
 800d7a4:	f891 c003 	ldrb.w	ip, [r1, #3]
  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800d7a8:	4022      	ands	r2, r4
  switch (ep->type)
 800d7aa:	f1bc 0f03 	cmp.w	ip, #3
 800d7ae:	f200 81a3 	bhi.w	800daf8 <USB_ActivateEndpoint+0x360>
 800d7b2:	e8df f01c 	tbh	[pc, ip, lsl #1]
 800d7b6:	00ce      	.short	0x00ce
 800d7b8:	008b00d1 	.word	0x008b00d1
 800d7bc:	0004      	.short	0x0004
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800d7be:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
    default:
      ret = HAL_ERROR;
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 800d7c2:	f248 0680 	movw	r6, #32896	; 0x8080
 800d7c6:	4332      	orrs	r2, r6
 800d7c8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800d7cc:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800d7d0:	4cb3      	ldr	r4, [pc, #716]	; (800daa0 <USB_ActivateEndpoint+0x308>)
 800d7d2:	4014      	ands	r4, r2
 800d7d4:	432c      	orrs	r4, r5
 800d7d6:	4334      	orrs	r4, r6
 800d7d8:	f840 4023 	str.w	r4, [r0, r3, lsl #2]

  if (ep->doublebuffer == 0U)
 800d7dc:	7b0c      	ldrb	r4, [r1, #12]
 800d7de:	2c00      	cmp	r4, #0
 800d7e0:	f000 8085 	beq.w	800d8ee <USB_ActivateEndpoint+0x156>
 800d7e4:	2400      	movs	r4, #0
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800d7e6:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
 800d7ea:	4aae      	ldr	r2, [pc, #696]	; (800daa4 <USB_ActivateEndpoint+0x30c>)
 800d7ec:	402a      	ands	r2, r5
 800d7ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d7f2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d7f6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800d7fa:	00da      	lsls	r2, r3, #3
 800d7fc:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800d800:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 800d804:	6816      	ldr	r6, [r2, #0]
 800d806:	4fa8      	ldr	r7, [pc, #672]	; (800daa8 <USB_ActivateEndpoint+0x310>)
 800d808:	403e      	ands	r6, r7
 800d80a:	6016      	str	r6, [r2, #0]
 800d80c:	890e      	ldrh	r6, [r1, #8]
 800d80e:	ea4f 0e96 	mov.w	lr, r6, lsr #2
 800d812:	6816      	ldr	r6, [r2, #0]
 800d814:	ea46 068e 	orr.w	r6, r6, lr, lsl #2
 800d818:	6016      	str	r6, [r2, #0]
 800d81a:	6855      	ldr	r5, [r2, #4]
 800d81c:	403d      	ands	r5, r7
 800d81e:	6055      	str	r5, [r2, #4]
 800d820:	894d      	ldrh	r5, [r1, #10]
 800d822:	ea4f 0e95 	mov.w	lr, r5, lsr #2
 800d826:	6855      	ldr	r5, [r2, #4]
 800d828:	ea45 058e 	orr.w	r5, r5, lr, lsl #2
 800d82c:	6055      	str	r5, [r2, #4]

    if (ep->is_in == 0U)
 800d82e:	784d      	ldrb	r5, [r1, #1]
 800d830:	2d00      	cmp	r5, #0
 800d832:	f040 80dd 	bne.w	800d9f0 <USB_ActivateEndpoint+0x258>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d836:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
 800d83a:	046e      	lsls	r6, r5, #17
 800d83c:	d509      	bpl.n	800d852 <USB_ActivateEndpoint+0xba>
 800d83e:	f850 6023 	ldr.w	r6, [r0, r3, lsl #2]
 800d842:	4d97      	ldr	r5, [pc, #604]	; (800daa0 <USB_ActivateEndpoint+0x308>)
 800d844:	4035      	ands	r5, r6
 800d846:	f445 4540 	orr.w	r5, r5, #49152	; 0xc000
 800d84a:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 800d84e:	f840 5023 	str.w	r5, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d852:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
 800d856:	066d      	lsls	r5, r5, #25
 800d858:	d509      	bpl.n	800d86e <USB_ActivateEndpoint+0xd6>
 800d85a:	f850 6023 	ldr.w	r6, [r0, r3, lsl #2]
 800d85e:	4d90      	ldr	r5, [pc, #576]	; (800daa0 <USB_ActivateEndpoint+0x308>)
 800d860:	4035      	ands	r5, r6
 800d862:	f445 4500 	orr.w	r5, r5, #32768	; 0x8000
 800d866:	f045 05c0 	orr.w	r5, r5, #192	; 0xc0
 800d86a:	f840 5023 	str.w	r5, [r0, r3, lsl #2]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800d86e:	690d      	ldr	r5, [r1, #16]
 800d870:	6811      	ldr	r1, [r2, #0]
 800d872:	f021 417c 	bic.w	r1, r1, #4227858432	; 0xfc000000
 800d876:	6011      	str	r1, [r2, #0]
 800d878:	2d00      	cmp	r5, #0
 800d87a:	f000 80f1 	beq.w	800da60 <USB_ActivateEndpoint+0x2c8>
 800d87e:	2d3e      	cmp	r5, #62	; 0x3e
 800d880:	f200 8124 	bhi.w	800dacc <USB_ActivateEndpoint+0x334>
 800d884:	6811      	ldr	r1, [r2, #0]
 800d886:	086e      	lsrs	r6, r5, #1
 800d888:	07ef      	lsls	r7, r5, #31
 800d88a:	bf48      	it	mi
 800d88c:	3601      	addmi	r6, #1
 800d88e:	ea41 6186 	orr.w	r1, r1, r6, lsl #26
 800d892:	6011      	str	r1, [r2, #0]
 800d894:	6851      	ldr	r1, [r2, #4]
 800d896:	f021 417c 	bic.w	r1, r1, #4227858432	; 0xfc000000
 800d89a:	6051      	str	r1, [r2, #4]
 800d89c:	6851      	ldr	r1, [r2, #4]
 800d89e:	ea41 6186 	orr.w	r1, r1, r6, lsl #26
 800d8a2:	6051      	str	r1, [r2, #4]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d8a4:	f248 0580 	movw	r5, #32896	; 0x8080
 800d8a8:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800d8ac:	4a7f      	ldr	r2, [pc, #508]	; (800daac <USB_ActivateEndpoint+0x314>)
 800d8ae:	400a      	ands	r2, r1
 800d8b0:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 800d8b4:	432a      	orrs	r2, r5
 800d8b6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d8ba:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800d8be:	497c      	ldr	r1, [pc, #496]	; (800dab0 <USB_ActivateEndpoint+0x318>)
 800d8c0:	4011      	ands	r1, r2
 800d8c2:	4329      	orrs	r1, r5
 800d8c4:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
}
 800d8c8:	4620      	mov	r0, r4
 800d8ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 800d8cc:	f248 0480 	movw	r4, #32896	; 0x8080
 800d8d0:	4322      	orrs	r2, r4
 800d8d2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800d8d6:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800d8da:	4e71      	ldr	r6, [pc, #452]	; (800daa0 <USB_ActivateEndpoint+0x308>)
 800d8dc:	4032      	ands	r2, r6
 800d8de:	432a      	orrs	r2, r5
 800d8e0:	4322      	orrs	r2, r4
 800d8e2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  if (ep->doublebuffer == 0U)
 800d8e6:	7b0c      	ldrb	r4, [r1, #12]
 800d8e8:	2c00      	cmp	r4, #0
 800d8ea:	f040 80cb 	bne.w	800da84 <USB_ActivateEndpoint+0x2ec>
    if (ep->is_in != 0U)
 800d8ee:	784a      	ldrb	r2, [r1, #1]
 800d8f0:	2a00      	cmp	r2, #0
 800d8f2:	d03e      	beq.n	800d972 <USB_ActivateEndpoint+0x1da>
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800d8f4:	00da      	lsls	r2, r3, #3
 800d8f6:	88c9      	ldrh	r1, [r1, #6]
 800d8f8:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800d8fc:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 800d900:	088d      	lsrs	r5, r1, #2
 800d902:	6811      	ldr	r1, [r2, #0]
 800d904:	0c09      	lsrs	r1, r1, #16
 800d906:	0409      	lsls	r1, r1, #16
 800d908:	6011      	str	r1, [r2, #0]
 800d90a:	6811      	ldr	r1, [r2, #0]
 800d90c:	ea41 0185 	orr.w	r1, r1, r5, lsl #2
 800d910:	6011      	str	r1, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d912:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800d916:	0652      	lsls	r2, r2, #25
 800d918:	d509      	bpl.n	800d92e <USB_ActivateEndpoint+0x196>
 800d91a:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800d91e:	4a60      	ldr	r2, [pc, #384]	; (800daa0 <USB_ActivateEndpoint+0x308>)
 800d920:	400a      	ands	r2, r1
 800d922:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d926:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800d92a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d92e:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800d932:	4a5f      	ldr	r2, [pc, #380]	; (800dab0 <USB_ActivateEndpoint+0x318>)
      if (ep->type != EP_TYPE_ISOC)
 800d934:	f1bc 0f01 	cmp.w	ip, #1
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d938:	ea02 0201 	and.w	r2, r2, r1
      if (ep->type != EP_TYPE_ISOC)
 800d93c:	d011      	beq.n	800d962 <USB_ActivateEndpoint+0x1ca>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d93e:	f082 0220 	eor.w	r2, r2, #32
 800d942:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d946:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d94a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800d94e:	4620      	mov	r0, r4
 800d950:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wEpRegVal |= USB_EP_CONTROL;
 800d952:	f442 7200 	orr.w	r2, r2, #512	; 0x200
      break;
 800d956:	e734      	b.n	800d7c2 <USB_ActivateEndpoint+0x2a>
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800d958:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
      break;
 800d95c:	e731      	b.n	800d7c2 <USB_ActivateEndpoint+0x2a>
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800d95e:	f482 5200 	eor.w	r2, r2, #8192	; 0x2000
 800d962:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d966:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d96a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800d96e:	4620      	mov	r0, r4
 800d970:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800d972:	00da      	lsls	r2, r3, #3
 800d974:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800d978:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 800d97c:	6856      	ldr	r6, [r2, #4]
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800d97e:	690f      	ldr	r7, [r1, #16]
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800d980:	0c36      	lsrs	r6, r6, #16
 800d982:	0436      	lsls	r6, r6, #16
 800d984:	6056      	str	r6, [r2, #4]
 800d986:	88ce      	ldrh	r6, [r1, #6]
 800d988:	6851      	ldr	r1, [r2, #4]
 800d98a:	08b6      	lsrs	r6, r6, #2
 800d98c:	ea41 0186 	orr.w	r1, r1, r6, lsl #2
 800d990:	6051      	str	r1, [r2, #4]
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800d992:	6851      	ldr	r1, [r2, #4]
 800d994:	f021 417c 	bic.w	r1, r1, #4227858432	; 0xfc000000
 800d998:	6051      	str	r1, [r2, #4]
 800d99a:	2f00      	cmp	r7, #0
 800d99c:	d06d      	beq.n	800da7a <USB_ActivateEndpoint+0x2e2>
 800d99e:	2f3e      	cmp	r7, #62	; 0x3e
 800d9a0:	f200 8088 	bhi.w	800dab4 <USB_ActivateEndpoint+0x31c>
 800d9a4:	087e      	lsrs	r6, r7, #1
 800d9a6:	6851      	ldr	r1, [r2, #4]
 800d9a8:	07ff      	lsls	r7, r7, #31
 800d9aa:	bf48      	it	mi
 800d9ac:	3601      	addmi	r6, #1
 800d9ae:	ea41 6186 	orr.w	r1, r1, r6, lsl #26
 800d9b2:	6051      	str	r1, [r2, #4]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d9b4:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800d9b8:	0457      	lsls	r7, r2, #17
 800d9ba:	d509      	bpl.n	800d9d0 <USB_ActivateEndpoint+0x238>
 800d9bc:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800d9c0:	4a37      	ldr	r2, [pc, #220]	; (800daa0 <USB_ActivateEndpoint+0x308>)
 800d9c2:	400a      	ands	r2, r1
 800d9c4:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800d9c8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d9cc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d9d0:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800d9d4:	4a35      	ldr	r2, [pc, #212]	; (800daac <USB_ActivateEndpoint+0x314>)
 800d9d6:	400a      	ands	r2, r1
      if (ep->num == 0U)
 800d9d8:	2d00      	cmp	r5, #0
 800d9da:	d1c0      	bne.n	800d95e <USB_ActivateEndpoint+0x1c6>
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d9dc:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 800d9e0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d9e4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d9e8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800d9ec:	4620      	mov	r0, r4
 800d9ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d9f0:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800d9f4:	0451      	lsls	r1, r2, #17
 800d9f6:	d509      	bpl.n	800da0c <USB_ActivateEndpoint+0x274>
 800d9f8:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800d9fc:	4a28      	ldr	r2, [pc, #160]	; (800daa0 <USB_ActivateEndpoint+0x308>)
 800d9fe:	400a      	ands	r2, r1
 800da00:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800da04:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800da08:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800da0c:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800da10:	0652      	lsls	r2, r2, #25
 800da12:	d509      	bpl.n	800da28 <USB_ActivateEndpoint+0x290>
 800da14:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800da18:	4a21      	ldr	r2, [pc, #132]	; (800daa0 <USB_ActivateEndpoint+0x308>)
 800da1a:	400a      	ands	r2, r1
 800da1c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800da20:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800da24:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800da28:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800da2c:	4a20      	ldr	r2, [pc, #128]	; (800dab0 <USB_ActivateEndpoint+0x318>)
      if (ep->type != EP_TYPE_ISOC)
 800da2e:	f1bc 0f01 	cmp.w	ip, #1
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800da32:	ea02 0201 	and.w	r2, r2, r1
 800da36:	bf18      	it	ne
 800da38:	f082 0220 	eorne.w	r2, r2, #32
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800da3c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800da40:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800da44:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800da48:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800da4c:	4a17      	ldr	r2, [pc, #92]	; (800daac <USB_ActivateEndpoint+0x314>)
 800da4e:	400a      	ands	r2, r1
 800da50:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800da54:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800da58:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800da5c:	4620      	mov	r0, r4
 800da5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800da60:	6811      	ldr	r1, [r2, #0]
 800da62:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 800da66:	6011      	str	r1, [r2, #0]
 800da68:	6851      	ldr	r1, [r2, #4]
 800da6a:	f021 417c 	bic.w	r1, r1, #4227858432	; 0xfc000000
 800da6e:	6051      	str	r1, [r2, #4]
 800da70:	6851      	ldr	r1, [r2, #4]
 800da72:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 800da76:	6051      	str	r1, [r2, #4]
 800da78:	e714      	b.n	800d8a4 <USB_ActivateEndpoint+0x10c>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800da7a:	6851      	ldr	r1, [r2, #4]
 800da7c:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 800da80:	6051      	str	r1, [r2, #4]
 800da82:	e797      	b.n	800d9b4 <USB_ActivateEndpoint+0x21c>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800da84:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800da88:	2400      	movs	r4, #0
 800da8a:	4032      	ands	r2, r6
 800da8c:	f442 4201 	orr.w	r2, r2, #33024	; 0x8100
 800da90:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800da94:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 800da98:	e6af      	b.n	800d7fa <USB_ActivateEndpoint+0x62>
 800da9a:	bf00      	nop
 800da9c:	07ff898f 	.word	0x07ff898f
 800daa0:	07ff8f8f 	.word	0x07ff8f8f
 800daa4:	07ff8e8f 	.word	0x07ff8e8f
 800daa8:	ffff0000 	.word	0xffff0000
 800daac:	07ffbf8f 	.word	0x07ffbf8f
 800dab0:	07ff8fbf 	.word	0x07ff8fbf
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800dab4:	097e      	lsrs	r6, r7, #5
 800dab6:	06f9      	lsls	r1, r7, #27
 800dab8:	6851      	ldr	r1, [r2, #4]
 800daba:	bf08      	it	eq
 800dabc:	f106 36ff 	addeq.w	r6, r6, #4294967295	; 0xffffffff
 800dac0:	ea41 6186 	orr.w	r1, r1, r6, lsl #26
 800dac4:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 800dac8:	6051      	str	r1, [r2, #4]
 800daca:	e773      	b.n	800d9b4 <USB_ActivateEndpoint+0x21c>
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800dacc:	096e      	lsrs	r6, r5, #5
 800dace:	06ed      	lsls	r5, r5, #27
 800dad0:	6815      	ldr	r5, [r2, #0]
 800dad2:	bf08      	it	eq
 800dad4:	f106 36ff 	addeq.w	r6, r6, #4294967295	; 0xffffffff
 800dad8:	ea45 6586 	orr.w	r5, r5, r6, lsl #26
 800dadc:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 800dae0:	6015      	str	r5, [r2, #0]
 800dae2:	6851      	ldr	r1, [r2, #4]
 800dae4:	f021 417c 	bic.w	r1, r1, #4227858432	; 0xfc000000
 800dae8:	6051      	str	r1, [r2, #4]
 800daea:	6851      	ldr	r1, [r2, #4]
 800daec:	ea41 6186 	orr.w	r1, r1, r6, lsl #26
 800daf0:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 800daf4:	6051      	str	r1, [r2, #4]
 800daf6:	e6d5      	b.n	800d8a4 <USB_ActivateEndpoint+0x10c>
  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 800daf8:	f248 0680 	movw	r6, #32896	; 0x8080
 800dafc:	4332      	orrs	r2, r6
 800dafe:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800db02:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800db06:	4c06      	ldr	r4, [pc, #24]	; (800db20 <USB_ActivateEndpoint+0x388>)
 800db08:	4014      	ands	r4, r2
 800db0a:	ea44 0205 	orr.w	r2, r4, r5
 800db0e:	4332      	orrs	r2, r6
 800db10:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  if (ep->doublebuffer == 0U)
 800db14:	7b0a      	ldrb	r2, [r1, #12]
 800db16:	2401      	movs	r4, #1
 800db18:	2a00      	cmp	r2, #0
 800db1a:	f47f ae64 	bne.w	800d7e6 <USB_ActivateEndpoint+0x4e>
 800db1e:	e6e6      	b.n	800d8ee <USB_ActivateEndpoint+0x156>
 800db20:	07ff8f8f 	.word	0x07ff8f8f

0800db24 <USB_DeactivateEndpoint>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 800db24:	7b0b      	ldrb	r3, [r1, #12]
 800db26:	b9a3      	cbnz	r3, 800db52 <USB_DeactivateEndpoint+0x2e>
  {
    if (ep->is_in != 0U)
 800db28:	784b      	ldrb	r3, [r1, #1]
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800db2a:	780a      	ldrb	r2, [r1, #0]
    if (ep->is_in != 0U)
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d072      	beq.n	800dc16 <USB_DeactivateEndpoint+0xf2>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800db30:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 800db34:	0659      	lsls	r1, r3, #25
 800db36:	f100 8093 	bmi.w	800dc60 <USB_DeactivateEndpoint+0x13c>

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800db3a:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 800db3e:	4b4e      	ldr	r3, [pc, #312]	; (800dc78 <USB_DeactivateEndpoint+0x154>)
 800db40:	400b      	ands	r3, r1
 800db42:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800db46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800db4a:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 800db4e:	2000      	movs	r0, #0
 800db50:	4770      	bx	lr
    if (ep->is_in == 0U)
 800db52:	784b      	ldrb	r3, [r1, #1]
 800db54:	bb73      	cbnz	r3, 800dbb4 <USB_DeactivateEndpoint+0x90>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800db56:	780b      	ldrb	r3, [r1, #0]
 800db58:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800db5c:	0451      	lsls	r1, r2, #17
 800db5e:	d509      	bpl.n	800db74 <USB_DeactivateEndpoint+0x50>
 800db60:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800db64:	4a45      	ldr	r2, [pc, #276]	; (800dc7c <USB_DeactivateEndpoint+0x158>)
 800db66:	400a      	ands	r2, r1
 800db68:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800db6c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800db70:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800db74:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800db78:	0652      	lsls	r2, r2, #25
 800db7a:	d509      	bpl.n	800db90 <USB_DeactivateEndpoint+0x6c>
 800db7c:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800db80:	4a3e      	ldr	r2, [pc, #248]	; (800dc7c <USB_DeactivateEndpoint+0x158>)
 800db82:	400a      	ands	r2, r1
 800db84:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800db88:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800db8c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 800db90:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800db94:	4a39      	ldr	r2, [pc, #228]	; (800dc7c <USB_DeactivateEndpoint+0x158>)
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800db96:	f248 0c80 	movw	ip, #32896	; 0x8080
      PCD_TX_DTOG(USBx, ep->num);
 800db9a:	400a      	ands	r2, r1
 800db9c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800dba0:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800dba4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800dba8:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800dbac:	4934      	ldr	r1, [pc, #208]	; (800dc80 <USB_DeactivateEndpoint+0x15c>)
 800dbae:	4011      	ands	r1, r2
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800dbb0:	4a31      	ldr	r2, [pc, #196]	; (800dc78 <USB_DeactivateEndpoint+0x154>)
 800dbb2:	e023      	b.n	800dbfc <USB_DeactivateEndpoint+0xd8>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800dbb4:	780b      	ldrb	r3, [r1, #0]
 800dbb6:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800dbba:	0451      	lsls	r1, r2, #17
 800dbbc:	d509      	bpl.n	800dbd2 <USB_DeactivateEndpoint+0xae>
 800dbbe:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800dbc2:	4a2e      	ldr	r2, [pc, #184]	; (800dc7c <USB_DeactivateEndpoint+0x158>)
 800dbc4:	400a      	ands	r2, r1
 800dbc6:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800dbca:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800dbce:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800dbd2:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800dbd6:	0652      	lsls	r2, r2, #25
 800dbd8:	d437      	bmi.n	800dc4a <USB_DeactivateEndpoint+0x126>
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800dbda:	f248 0c80 	movw	ip, #32896	; 0x8080
      PCD_RX_DTOG(USBx, ep->num);
 800dbde:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800dbe2:	4a26      	ldr	r2, [pc, #152]	; (800dc7c <USB_DeactivateEndpoint+0x158>)
 800dbe4:	400a      	ands	r2, r1
 800dbe6:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800dbea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800dbee:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800dbf2:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800dbf6:	4920      	ldr	r1, [pc, #128]	; (800dc78 <USB_DeactivateEndpoint+0x154>)
 800dbf8:	4011      	ands	r1, r2
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800dbfa:	4a21      	ldr	r2, [pc, #132]	; (800dc80 <USB_DeactivateEndpoint+0x15c>)
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800dbfc:	ea41 010c 	orr.w	r1, r1, ip
 800dc00:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800dc04:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800dc08:	400a      	ands	r2, r1
 800dc0a:	ea42 020c 	orr.w	r2, r2, ip
 800dc0e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800dc12:	2000      	movs	r0, #0
 800dc14:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800dc16:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 800dc1a:	045b      	lsls	r3, r3, #17
 800dc1c:	d509      	bpl.n	800dc32 <USB_DeactivateEndpoint+0x10e>
 800dc1e:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 800dc22:	4b16      	ldr	r3, [pc, #88]	; (800dc7c <USB_DeactivateEndpoint+0x158>)
 800dc24:	400b      	ands	r3, r1
 800dc26:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800dc2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dc2e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800dc32:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 800dc36:	4b12      	ldr	r3, [pc, #72]	; (800dc80 <USB_DeactivateEndpoint+0x15c>)
 800dc38:	400b      	ands	r3, r1
 800dc3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dc3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dc42:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
}
 800dc46:	2000      	movs	r0, #0
 800dc48:	4770      	bx	lr
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800dc4a:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800dc4e:	4a0b      	ldr	r2, [pc, #44]	; (800dc7c <USB_DeactivateEndpoint+0x158>)
 800dc50:	400a      	ands	r2, r1
 800dc52:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800dc56:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800dc5a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 800dc5e:	e7bc      	b.n	800dbda <USB_DeactivateEndpoint+0xb6>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800dc60:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 800dc64:	4b05      	ldr	r3, [pc, #20]	; (800dc7c <USB_DeactivateEndpoint+0x158>)
 800dc66:	400b      	ands	r3, r1
 800dc68:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dc6c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800dc70:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800dc74:	e761      	b.n	800db3a <USB_DeactivateEndpoint+0x16>
 800dc76:	bf00      	nop
 800dc78:	07ff8fbf 	.word	0x07ff8fbf
 800dc7c:	07ff8f8f 	.word	0x07ff8f8f
 800dc80:	07ffbf8f 	.word	0x07ffbf8f

0800dc84 <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 800dc84:	784b      	ldrb	r3, [r1, #1]
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800dc86:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in != 0U)
 800dc88:	b16b      	cbz	r3, 800dca6 <USB_EPSetStall+0x22>
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800dc8a:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 800dc8e:	4b0d      	ldr	r3, [pc, #52]	; (800dcc4 <USB_EPSetStall+0x40>)
 800dc90:	400b      	ands	r3, r1
 800dc92:	f083 0310 	eor.w	r3, r3, #16
 800dc96:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dc9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dc9e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
  }

  return HAL_OK;
}
 800dca2:	2000      	movs	r0, #0
 800dca4:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800dca6:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 800dcaa:	4b07      	ldr	r3, [pc, #28]	; (800dcc8 <USB_EPSetStall+0x44>)
 800dcac:	400b      	ands	r3, r1
 800dcae:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800dcb2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dcb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dcba:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
}
 800dcbe:	2000      	movs	r0, #0
 800dcc0:	4770      	bx	lr
 800dcc2:	bf00      	nop
 800dcc4:	07ff8fbf 	.word	0x07ff8fbf
 800dcc8:	07ffbf8f 	.word	0x07ffbf8f

0800dccc <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 800dccc:	784b      	ldrb	r3, [r1, #1]
 800dcce:	b313      	cbz	r3, 800dd16 <USB_EPClearStall+0x4a>
{
 800dcd0:	b410      	push	{r4}
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800dcd2:	780a      	ldrb	r2, [r1, #0]
 800dcd4:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 800dcd8:	065c      	lsls	r4, r3, #25
 800dcda:	d509      	bpl.n	800dcf0 <USB_EPClearStall+0x24>
 800dcdc:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 800dce0:	4b1b      	ldr	r3, [pc, #108]	; (800dd50 <USB_EPClearStall+0x84>)
 800dce2:	4023      	ands	r3, r4
 800dce4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dce8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800dcec:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

    if (ep->type != EP_TYPE_ISOC)
 800dcf0:	78cb      	ldrb	r3, [r1, #3]
 800dcf2:	2b01      	cmp	r3, #1
 800dcf4:	d00b      	beq.n	800dd0e <USB_EPClearStall+0x42>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800dcf6:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 800dcfa:	4b16      	ldr	r3, [pc, #88]	; (800dd54 <USB_EPClearStall+0x88>)
 800dcfc:	400b      	ands	r3, r1
 800dcfe:	f083 0320 	eor.w	r3, r3, #32
 800dd02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dd06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dd0a:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
  }

  return HAL_OK;
}
 800dd0e:	2000      	movs	r0, #0
 800dd10:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dd14:	4770      	bx	lr
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800dd16:	780a      	ldrb	r2, [r1, #0]
 800dd18:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 800dd1c:	045b      	lsls	r3, r3, #17
 800dd1e:	d509      	bpl.n	800dd34 <USB_EPClearStall+0x68>
 800dd20:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 800dd24:	4b0a      	ldr	r3, [pc, #40]	; (800dd50 <USB_EPClearStall+0x84>)
 800dd26:	400b      	ands	r3, r1
 800dd28:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800dd2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dd30:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800dd34:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 800dd38:	4b07      	ldr	r3, [pc, #28]	; (800dd58 <USB_EPClearStall+0x8c>)
 800dd3a:	400b      	ands	r3, r1
 800dd3c:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 800dd40:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dd44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dd48:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
}
 800dd4c:	2000      	movs	r0, #0
 800dd4e:	4770      	bx	lr
 800dd50:	07ff8f8f 	.word	0x07ff8f8f
 800dd54:	07ff8fbf 	.word	0x07ff8fbf
 800dd58:	07ffbf8f 	.word	0x07ffbf8f

0800dd5c <USB_EPStopXfer>:
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
  /* IN endpoint */
  if (ep->is_in == 1U)
 800dd5c:	784b      	ldrb	r3, [r1, #1]
 800dd5e:	2b01      	cmp	r3, #1
  {
    if (ep->doublebuffer == 0U)
 800dd60:	7b0b      	ldrb	r3, [r1, #12]
  if (ep->is_in == 1U)
 800dd62:	d013      	beq.n	800dd8c <USB_EPStopXfer+0x30>
      }
    }
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800dd64:	b983      	cbnz	r3, 800dd88 <USB_EPStopXfer+0x2c>
    {
      if (ep->type != EP_TYPE_ISOC)
 800dd66:	78cb      	ldrb	r3, [r1, #3]
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800dd68:	780a      	ldrb	r2, [r1, #0]
      if (ep->type != EP_TYPE_ISOC)
 800dd6a:	2b01      	cmp	r3, #1
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800dd6c:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 800dd70:	4b15      	ldr	r3, [pc, #84]	; (800ddc8 <USB_EPStopXfer+0x6c>)
 800dd72:	ea03 0301 	and.w	r3, r3, r1
      if (ep->type != EP_TYPE_ISOC)
 800dd76:	d01e      	beq.n	800ddb6 <USB_EPStopXfer+0x5a>
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800dd78:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800dd7c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dd80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dd84:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
      }
    }
  }

  return HAL_OK;
}
 800dd88:	2000      	movs	r0, #0
 800dd8a:	4770      	bx	lr
    if (ep->doublebuffer == 0U)
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	d1fb      	bne.n	800dd88 <USB_EPStopXfer+0x2c>
      if (ep->type != EP_TYPE_ISOC)
 800dd90:	78cb      	ldrb	r3, [r1, #3]
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800dd92:	780a      	ldrb	r2, [r1, #0]
      if (ep->type != EP_TYPE_ISOC)
 800dd94:	2b01      	cmp	r3, #1
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800dd96:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 800dd9a:	4b0c      	ldr	r3, [pc, #48]	; (800ddcc <USB_EPStopXfer+0x70>)
 800dd9c:	ea03 0301 	and.w	r3, r3, r1
      if (ep->type != EP_TYPE_ISOC)
 800dda0:	d009      	beq.n	800ddb6 <USB_EPStopXfer+0x5a>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800dda2:	f083 0320 	eor.w	r3, r3, #32
 800dda6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ddaa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ddae:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
}
 800ddb2:	2000      	movs	r0, #0
 800ddb4:	4770      	bx	lr
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ddb6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ddba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ddbe:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
}
 800ddc2:	2000      	movs	r0, #0
 800ddc4:	4770      	bx	lr
 800ddc6:	bf00      	nop
 800ddc8:	07ffbf8f 	.word	0x07ffbf8f
 800ddcc:	07ff8fbf 	.word	0x07ff8fbf

0800ddd0 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_DRD_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 800ddd0:	b909      	cbnz	r1, 800ddd6 <USB_SetDevAddress+0x6>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 800ddd2:	2380      	movs	r3, #128	; 0x80
 800ddd4:	64c3      	str	r3, [r0, #76]	; 0x4c
  }

  return HAL_OK;
}
 800ddd6:	2000      	movs	r0, #0
 800ddd8:	4770      	bx	lr
 800ddda:	bf00      	nop

0800dddc <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_DRD_TypeDef *USBx)
{
 800dddc:	4603      	mov	r3, r0
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= USB_BCDR_DPPU;
 800ddde:	6d9a      	ldr	r2, [r3, #88]	; 0x58

  return HAL_OK;
}
 800dde0:	2000      	movs	r0, #0
  USBx->BCDR |= USB_BCDR_DPPU;
 800dde2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800dde6:	659a      	str	r2, [r3, #88]	; 0x58
}
 800dde8:	4770      	bx	lr
 800ddea:	bf00      	nop

0800ddec <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_DRD_TypeDef *USBx)
{
 800ddec:	4603      	mov	r3, r0
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= ~(USB_BCDR_DPPU);
 800ddee:	6d9a      	ldr	r2, [r3, #88]	; 0x58

  return HAL_OK;
}
 800ddf0:	2000      	movs	r0, #0
  USBx->BCDR &= ~(USB_BCDR_DPPU);
 800ddf2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800ddf6:	659a      	str	r2, [r3, #88]	; 0x58
}
 800ddf8:	4770      	bx	lr
 800ddfa:	bf00      	nop

0800ddfc <USB_ReadInterrupts>:
  */
uint32_t USB_ReadInterrupts(USB_DRD_TypeDef const *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800ddfc:	6c40      	ldr	r0, [r0, #68]	; 0x44
  return tmpreg;
}
 800ddfe:	4770      	bx	lr

0800de00 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800de00:	b470      	push	{r4, r5, r6}
  {
    NbWords--;
  }

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 800de02:	f102 4c80 	add.w	ip, r2, #1073741824	; 0x40000000
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 800de06:	1cde      	adds	r6, r3, #3
  if (remaining_bytes != 0U)
 800de08:	f013 0503 	ands.w	r5, r3, #3
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 800de0c:	ea4f 0696 	mov.w	r6, r6, lsr #2
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 800de10:	f50c 3cb2 	add.w	ip, ip, #91136	; 0x16400
  if (remaining_bytes != 0U)
 800de14:	d022      	beq.n	800de5c <USB_WritePMA+0x5c>

  /* Write the Calculated Word into the PMA related Buffer */
  for (count = NbWords; count != 0U; count--)
 800de16:	3e01      	subs	r6, #1
 800de18:	d00d      	beq.n	800de36 <USB_WritePMA+0x36>
  uint8_t *pBuf = pbUsrBuf;
 800de1a:	4608      	mov	r0, r1
 800de1c:	4662      	mov	r2, ip
 800de1e:	4633      	mov	r3, r6
  {
    *pdwVal = __UNALIGNED_UINT32_READ(pBuf);
 800de20:	f850 4b04 	ldr.w	r4, [r0], #4
  for (count = NbWords; count != 0U; count--)
 800de24:	3b01      	subs	r3, #1
    *pdwVal = __UNALIGNED_UINT32_READ(pBuf);
 800de26:	f842 4b04 	str.w	r4, [r2], #4
  for (count = NbWords; count != 0U; count--)
 800de2a:	d1f9      	bne.n	800de20 <USB_WritePMA+0x20>
    pdwVal++;
 800de2c:	eb0c 0c86 	add.w	ip, ip, r6, lsl #2
    /* Increment pBuf 4 Time as Word Increment */
    pBuf++;
    pBuf++;
    pBuf++;
    pBuf++;
 800de30:	eb01 0186 	add.w	r1, r1, r6, lsl #2
  }

  /* When Number of data is not word aligned, write the remaining Byte */
  if (remaining_bytes != 0U)
 800de34:	b185      	cbz	r5, 800de58 <USB_WritePMA+0x58>
  uint8_t *pBuf = pbUsrBuf;
 800de36:	2000      	movs	r0, #0
 800de38:	3d01      	subs	r5, #1
 800de3a:	1e4c      	subs	r4, r1, #1
 800de3c:	fa11 f385 	uxtah	r3, r1, r5
 800de40:	4601      	mov	r1, r0
  {
    WrVal = 0U;

    do
    {
      WrVal |= (uint32_t)(*(uint8_t *)pBuf) << (8U * count);
 800de42:	f814 2f01 	ldrb.w	r2, [r4, #1]!
 800de46:	4082      	lsls	r2, r0
      count++;
      pBuf++;
      remaining_bytes--;
    } while (remaining_bytes != 0U);
 800de48:	42a3      	cmp	r3, r4
      WrVal |= (uint32_t)(*(uint8_t *)pBuf) << (8U * count);
 800de4a:	ea41 0102 	orr.w	r1, r1, r2
    } while (remaining_bytes != 0U);
 800de4e:	f100 0008 	add.w	r0, r0, #8
 800de52:	d1f6      	bne.n	800de42 <USB_WritePMA+0x42>

    *pdwVal = WrVal;
 800de54:	f8cc 1000 	str.w	r1, [ip]
  }
}
 800de58:	bc70      	pop	{r4, r5, r6}
 800de5a:	4770      	bx	lr
  for (count = NbWords; count != 0U; count--)
 800de5c:	2e00      	cmp	r6, #0
 800de5e:	d1dc      	bne.n	800de1a <USB_WritePMA+0x1a>
 800de60:	e7fa      	b.n	800de58 <USB_WritePMA+0x58>
 800de62:	bf00      	nop

0800de64 <USB_EPStartXfer>:
{
 800de64:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (ep->is_in == 1U)
 800de66:	784b      	ldrb	r3, [r1, #1]
{
 800de68:	460c      	mov	r4, r1
  if (ep->is_in == 1U)
 800de6a:	2b01      	cmp	r3, #1
{
 800de6c:	4605      	mov	r5, r0
 800de6e:	b083      	sub	sp, #12
  if (ep->is_in == 1U)
 800de70:	d03d      	beq.n	800deee <USB_EPStartXfer+0x8a>
    if (ep->doublebuffer == 0U)
 800de72:	7b0b      	ldrb	r3, [r1, #12]
 800de74:	b1c3      	cbz	r3, 800dea8 <USB_EPStartXfer+0x44>
      if (ep->type == EP_TYPE_BULK)
 800de76:	78cb      	ldrb	r3, [r1, #3]
 800de78:	2b02      	cmp	r3, #2
 800de7a:	f000 80d6 	beq.w	800e02a <USB_EPStartXfer+0x1c6>
      else if (ep->type == EP_TYPE_ISOC)
 800de7e:	2b01      	cmp	r3, #1
 800de80:	d16b      	bne.n	800df5a <USB_EPStartXfer+0xf6>
        ep->xfer_len = 0U;
 800de82:	2300      	movs	r3, #0
 800de84:	7822      	ldrb	r2, [r4, #0]
 800de86:	61a3      	str	r3, [r4, #24]
  return HAL_OK;
 800de88:	2000      	movs	r0, #0
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800de8a:	b212      	sxth	r2, r2
 800de8c:	f855 1022 	ldr.w	r1, [r5, r2, lsl #2]
 800de90:	4ba6      	ldr	r3, [pc, #664]	; (800e12c <USB_EPStartXfer+0x2c8>)
 800de92:	400b      	ands	r3, r1
 800de94:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 800de98:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800de9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dea0:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
}
 800dea4:	b003      	add	sp, #12
 800dea6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800dea8:	698b      	ldr	r3, [r1, #24]
 800deaa:	b96b      	cbnz	r3, 800dec8 <USB_EPStartXfer+0x64>
 800deac:	78cb      	ldrb	r3, [r1, #3]
 800deae:	b95b      	cbnz	r3, 800dec8 <USB_EPStartXfer+0x64>
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800deb0:	780a      	ldrb	r2, [r1, #0]
 800deb2:	4b9f      	ldr	r3, [pc, #636]	; (800e130 <USB_EPStartXfer+0x2cc>)
 800deb4:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 800deb8:	400b      	ands	r3, r1
 800deba:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800debe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dec2:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800dec6:	e00a      	b.n	800dede <USB_EPStartXfer+0x7a>
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800dec8:	7822      	ldrb	r2, [r4, #0]
 800deca:	4b9a      	ldr	r3, [pc, #616]	; (800e134 <USB_EPStartXfer+0x2d0>)
 800decc:	f855 1022 	ldr.w	r1, [r5, r2, lsl #2]
 800ded0:	400b      	ands	r3, r1
 800ded2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ded6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800deda:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
      if (ep->xfer_len > ep->maxpacket)
 800dede:	69a3      	ldr	r3, [r4, #24]
 800dee0:	6922      	ldr	r2, [r4, #16]
 800dee2:	4293      	cmp	r3, r2
 800dee4:	d9cd      	bls.n	800de82 <USB_EPStartXfer+0x1e>
        ep->xfer_len -= ep->maxpacket;
 800dee6:	1a9b      	subs	r3, r3, r2
 800dee8:	61a3      	str	r3, [r4, #24]
 800deea:	7822      	ldrb	r2, [r4, #0]
 800deec:	e7cc      	b.n	800de88 <USB_EPStartXfer+0x24>
    if (ep->xfer_len > ep->maxpacket)
 800deee:	690a      	ldr	r2, [r1, #16]
 800def0:	698e      	ldr	r6, [r1, #24]
    if (ep->doublebuffer == 0U)
 800def2:	7b0b      	ldrb	r3, [r1, #12]
 800def4:	4296      	cmp	r6, r2
 800def6:	bf28      	it	cs
 800def8:	4616      	movcs	r6, r2
 800defa:	2b00      	cmp	r3, #0
 800defc:	f000 8082 	beq.w	800e004 <USB_EPStartXfer+0x1a0>
      if (ep->type == EP_TYPE_BULK)
 800df00:	78cb      	ldrb	r3, [r1, #3]
 800df02:	2b02      	cmp	r3, #2
        if (ep->xfer_len_db > ep->maxpacket)
 800df04:	6a0b      	ldr	r3, [r1, #32]
      if (ep->type == EP_TYPE_BULK)
 800df06:	d02b      	beq.n	800df60 <USB_EPStartXfer+0xfc>
        ep->xfer_len_db -= len;
 800df08:	1b9b      	subs	r3, r3, r6
 800df0a:	620b      	str	r3, [r1, #32]
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800df0c:	780b      	ldrb	r3, [r1, #0]
 800df0e:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800df12:	00db      	lsls	r3, r3, #3
 800df14:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800df18:	0652      	lsls	r2, r2, #25
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800df1a:	f503 33b2 	add.w	r3, r3, #91136	; 0x16400
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800df1e:	f140 80a1 	bpl.w	800e064 <USB_EPStartXfer+0x200>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800df22:	685a      	ldr	r2, [r3, #4]
 800df24:	b292      	uxth	r2, r2
 800df26:	605a      	str	r2, [r3, #4]
 800df28:	685a      	ldr	r2, [r3, #4]
 800df2a:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 800df2e:	605a      	str	r2, [r3, #4]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800df30:	894a      	ldrh	r2, [r1, #10]
 800df32:	b2b3      	uxth	r3, r6
 800df34:	6949      	ldr	r1, [r1, #20]
 800df36:	f7ff ff63 	bl	800de00 <USB_WritePMA>
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800df3a:	7822      	ldrb	r2, [r4, #0]
  return HAL_OK;
 800df3c:	2000      	movs	r0, #0
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800df3e:	f855 1022 	ldr.w	r1, [r5, r2, lsl #2]
 800df42:	4b7d      	ldr	r3, [pc, #500]	; (800e138 <USB_EPStartXfer+0x2d4>)
 800df44:	400b      	ands	r3, r1
 800df46:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 800df4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800df4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800df52:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
}
 800df56:	b003      	add	sp, #12
 800df58:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return HAL_ERROR;
 800df5a:	2001      	movs	r0, #1
}
 800df5c:	b003      	add	sp, #12
 800df5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (ep->xfer_len_db > ep->maxpacket)
 800df60:	429a      	cmp	r2, r3
 800df62:	f080 80c5 	bcs.w	800e0f0 <USB_EPStartXfer+0x28c>
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800df66:	780b      	ldrb	r3, [r1, #0]
 800df68:	4a71      	ldr	r2, [pc, #452]	; (800e130 <USB_EPStartXfer+0x2cc>)
 800df6a:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800df6e:	400a      	ands	r2, r1
 800df70:	f442 4201 	orr.w	r2, r2, #33024	; 0x8100
 800df74:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800df78:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
          ep->xfer_len_db -= len;
 800df7c:	6a22      	ldr	r2, [r4, #32]
 800df7e:	1b92      	subs	r2, r2, r6
 800df80:	6222      	str	r2, [r4, #32]
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800df82:	f850 7023 	ldr.w	r7, [r0, r3, lsl #2]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800df86:	00db      	lsls	r3, r3, #3
 800df88:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800df8c:	f017 0740 	ands.w	r7, r7, #64	; 0x40
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800df90:	f503 33b2 	add.w	r3, r3, #91136	; 0x16400
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800df94:	d074      	beq.n	800e080 <USB_EPStartXfer+0x21c>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800df96:	685a      	ldr	r2, [r3, #4]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800df98:	6961      	ldr	r1, [r4, #20]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800df9a:	b292      	uxth	r2, r2
 800df9c:	605a      	str	r2, [r3, #4]
 800df9e:	685a      	ldr	r2, [r3, #4]
 800dfa0:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 800dfa4:	605a      	str	r2, [r3, #4]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dfa6:	b2b3      	uxth	r3, r6
 800dfa8:	8962      	ldrh	r2, [r4, #10]
 800dfaa:	9301      	str	r3, [sp, #4]
 800dfac:	f7ff ff28 	bl	800de00 <USB_WritePMA>
            if (ep->xfer_len_db > ep->maxpacket)
 800dfb0:	6a27      	ldr	r7, [r4, #32]
 800dfb2:	6922      	ldr	r2, [r4, #16]
            ep->xfer_buff += len;
 800dfb4:	6961      	ldr	r1, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 800dfb6:	4297      	cmp	r7, r2
              ep->xfer_len_db = 0U;
 800dfb8:	bf94      	ite	ls
 800dfba:	2200      	movls	r2, #0
              ep->xfer_len_db -= len;
 800dfbc:	1bba      	subhi	r2, r7, r6
 800dfbe:	6222      	str	r2, [r4, #32]
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800dfc0:	7862      	ldrb	r2, [r4, #1]
            ep->xfer_buff += len;
 800dfc2:	4431      	add	r1, r6
            if (ep->xfer_len_db > ep->maxpacket)
 800dfc4:	9b01      	ldr	r3, [sp, #4]
 800dfc6:	bf88      	it	hi
 800dfc8:	4637      	movhi	r7, r6
            ep->xfer_buff += len;
 800dfca:	6161      	str	r1, [r4, #20]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dfcc:	bf98      	it	ls
 800dfce:	b2bb      	uxthls	r3, r7
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800dfd0:	2a00      	cmp	r2, #0
 800dfd2:	f040 80b3 	bne.w	800e13c <USB_EPStartXfer+0x2d8>
 800dfd6:	7822      	ldrb	r2, [r4, #0]
 800dfd8:	00d2      	lsls	r2, r2, #3
 800dfda:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800dfde:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 800dfe2:	6810      	ldr	r0, [r2, #0]
 800dfe4:	f020 407c 	bic.w	r0, r0, #4227858432	; 0xfc000000
 800dfe8:	6010      	str	r0, [r2, #0]
 800dfea:	2f00      	cmp	r7, #0
 800dfec:	f040 80c7 	bne.w	800e17e <USB_EPStartXfer+0x31a>
 800dff0:	6810      	ldr	r0, [r2, #0]
 800dff2:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800dff6:	6010      	str	r0, [r2, #0]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dff8:	8922      	ldrh	r2, [r4, #8]
 800dffa:	4628      	mov	r0, r5
 800dffc:	f7ff ff00 	bl	800de00 <USB_WritePMA>
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800e000:	7822      	ldrb	r2, [r4, #0]
 800e002:	e79b      	b.n	800df3c <USB_EPStartXfer+0xd8>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800e004:	88ca      	ldrh	r2, [r1, #6]
 800e006:	b2b3      	uxth	r3, r6
 800e008:	6949      	ldr	r1, [r1, #20]
 800e00a:	f7ff fef9 	bl	800de00 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800e00e:	7822      	ldrb	r2, [r4, #0]
 800e010:	00d3      	lsls	r3, r2, #3
 800e012:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800e016:	f503 33b2 	add.w	r3, r3, #91136	; 0x16400
 800e01a:	6819      	ldr	r1, [r3, #0]
 800e01c:	b289      	uxth	r1, r1
 800e01e:	6019      	str	r1, [r3, #0]
 800e020:	6819      	ldr	r1, [r3, #0]
 800e022:	ea41 4606 	orr.w	r6, r1, r6, lsl #16
 800e026:	601e      	str	r6, [r3, #0]
 800e028:	e788      	b.n	800df3c <USB_EPStartXfer+0xd8>
        if (ep->xfer_count != 0U)
 800e02a:	69cb      	ldr	r3, [r1, #28]
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(USBx, ep->num);
 800e02c:	780a      	ldrb	r2, [r1, #0]
        if (ep->xfer_count != 0U)
 800e02e:	2b00      	cmp	r3, #0
 800e030:	f43f af2a 	beq.w	800de88 <USB_EPStartXfer+0x24>
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800e034:	f244 0340 	movw	r3, #16448	; 0x4040
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(USBx, ep->num);
 800e038:	b211      	sxth	r1, r2
 800e03a:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800e03e:	ea00 0603 	and.w	r6, r0, r3
 800e042:	4383      	bics	r3, r0
 800e044:	d002      	beq.n	800e04c <USB_EPStartXfer+0x1e8>
 800e046:	2e00      	cmp	r6, #0
 800e048:	f47f af1e 	bne.w	800de88 <USB_EPStartXfer+0x24>
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800e04c:	f855 2021 	ldr.w	r2, [r5, r1, lsl #2]
 800e050:	4b37      	ldr	r3, [pc, #220]	; (800e130 <USB_EPStartXfer+0x2cc>)
 800e052:	4013      	ands	r3, r2
 800e054:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e058:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800e05c:	f845 3021 	str.w	r3, [r5, r1, lsl #2]
 800e060:	7822      	ldrb	r2, [r4, #0]
 800e062:	e711      	b.n	800de88 <USB_EPStartXfer+0x24>
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e064:	681a      	ldr	r2, [r3, #0]
 800e066:	b292      	uxth	r2, r2
 800e068:	601a      	str	r2, [r3, #0]
 800e06a:	681a      	ldr	r2, [r3, #0]
 800e06c:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 800e070:	601a      	str	r2, [r3, #0]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e072:	890a      	ldrh	r2, [r1, #8]
 800e074:	b2b3      	uxth	r3, r6
 800e076:	6949      	ldr	r1, [r1, #20]
 800e078:	f7ff fec2 	bl	800de00 <USB_WritePMA>
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800e07c:	7822      	ldrb	r2, [r4, #0]
 800e07e:	e75d      	b.n	800df3c <USB_EPStartXfer+0xd8>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e080:	681a      	ldr	r2, [r3, #0]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e082:	6961      	ldr	r1, [r4, #20]
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e084:	b292      	uxth	r2, r2
 800e086:	601a      	str	r2, [r3, #0]
 800e088:	681a      	ldr	r2, [r3, #0]
 800e08a:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 800e08e:	601a      	str	r2, [r3, #0]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e090:	b2b3      	uxth	r3, r6
 800e092:	8922      	ldrh	r2, [r4, #8]
 800e094:	9301      	str	r3, [sp, #4]
 800e096:	f7ff feb3 	bl	800de00 <USB_WritePMA>
            if (ep->xfer_len_db > ep->maxpacket)
 800e09a:	f8d4 c020 	ldr.w	ip, [r4, #32]
 800e09e:	6922      	ldr	r2, [r4, #16]
            ep->xfer_buff += len;
 800e0a0:	6961      	ldr	r1, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 800e0a2:	4594      	cmp	ip, r2
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e0a4:	7862      	ldrb	r2, [r4, #1]
              ep->xfer_len_db -= len;
 800e0a6:	bf88      	it	hi
 800e0a8:	ebac 0706 	subhi.w	r7, ip, r6
            ep->xfer_buff += len;
 800e0ac:	4431      	add	r1, r6
            if (ep->xfer_len_db > ep->maxpacket)
 800e0ae:	9b01      	ldr	r3, [sp, #4]
 800e0b0:	bf88      	it	hi
 800e0b2:	46b4      	movhi	ip, r6
            ep->xfer_buff += len;
 800e0b4:	6161      	str	r1, [r4, #20]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e0b6:	bf98      	it	ls
 800e0b8:	fa1f f38c 	uxthls.w	r3, ip
              ep->xfer_len_db -= len;
 800e0bc:	6227      	str	r7, [r4, #32]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e0be:	2a00      	cmp	r2, #0
 800e0c0:	d14d      	bne.n	800e15e <USB_EPStartXfer+0x2fa>
 800e0c2:	7822      	ldrb	r2, [r4, #0]
 800e0c4:	00d2      	lsls	r2, r2, #3
 800e0c6:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800e0ca:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 800e0ce:	6850      	ldr	r0, [r2, #4]
 800e0d0:	f020 407c 	bic.w	r0, r0, #4227858432	; 0xfc000000
 800e0d4:	6050      	str	r0, [r2, #4]
 800e0d6:	f1bc 0f00 	cmp.w	ip, #0
 800e0da:	d15b      	bne.n	800e194 <USB_EPStartXfer+0x330>
 800e0dc:	6850      	ldr	r0, [r2, #4]
 800e0de:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800e0e2:	6050      	str	r0, [r2, #4]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e0e4:	8962      	ldrh	r2, [r4, #10]
 800e0e6:	4628      	mov	r0, r5
 800e0e8:	f7ff fe8a 	bl	800de00 <USB_WritePMA>
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800e0ec:	7822      	ldrb	r2, [r4, #0]
 800e0ee:	e725      	b.n	800df3c <USB_EPStartXfer+0xd8>
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800e0f0:	780a      	ldrb	r2, [r1, #0]
 800e0f2:	4910      	ldr	r1, [pc, #64]	; (800e134 <USB_EPStartXfer+0x2d0>)
 800e0f4:	f850 6022 	ldr.w	r6, [r0, r2, lsl #2]
 800e0f8:	4031      	ands	r1, r6
 800e0fa:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 800e0fe:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 800e102:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800e106:	00d2      	lsls	r2, r2, #3
 800e108:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800e10c:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 800e110:	6811      	ldr	r1, [r2, #0]
 800e112:	b289      	uxth	r1, r1
 800e114:	6011      	str	r1, [r2, #0]
 800e116:	6811      	ldr	r1, [r2, #0]
 800e118:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800e11c:	6011      	str	r1, [r2, #0]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e11e:	b29b      	uxth	r3, r3
 800e120:	8922      	ldrh	r2, [r4, #8]
 800e122:	6961      	ldr	r1, [r4, #20]
 800e124:	f7ff fe6c 	bl	800de00 <USB_WritePMA>
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800e128:	7822      	ldrb	r2, [r4, #0]
 800e12a:	e707      	b.n	800df3c <USB_EPStartXfer+0xd8>
 800e12c:	07ffbf8f 	.word	0x07ffbf8f
 800e130:	07ff8f8f 	.word	0x07ff8f8f
 800e134:	07ff8e8f 	.word	0x07ff8e8f
 800e138:	07ff8fbf 	.word	0x07ff8fbf
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e13c:	2a01      	cmp	r2, #1
 800e13e:	f47f af5b 	bne.w	800dff8 <USB_EPStartXfer+0x194>
 800e142:	7822      	ldrb	r2, [r4, #0]
 800e144:	00d2      	lsls	r2, r2, #3
 800e146:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800e14a:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 800e14e:	6810      	ldr	r0, [r2, #0]
 800e150:	b280      	uxth	r0, r0
 800e152:	6010      	str	r0, [r2, #0]
 800e154:	6810      	ldr	r0, [r2, #0]
 800e156:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800e15a:	6017      	str	r7, [r2, #0]
 800e15c:	e74c      	b.n	800dff8 <USB_EPStartXfer+0x194>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e15e:	2a01      	cmp	r2, #1
 800e160:	d1c0      	bne.n	800e0e4 <USB_EPStartXfer+0x280>
 800e162:	7822      	ldrb	r2, [r4, #0]
 800e164:	00d2      	lsls	r2, r2, #3
 800e166:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800e16a:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 800e16e:	6850      	ldr	r0, [r2, #4]
 800e170:	b280      	uxth	r0, r0
 800e172:	6050      	str	r0, [r2, #4]
 800e174:	6850      	ldr	r0, [r2, #4]
 800e176:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800e17a:	6050      	str	r0, [r2, #4]
 800e17c:	e7b2      	b.n	800e0e4 <USB_EPStartXfer+0x280>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e17e:	2f3e      	cmp	r7, #62	; 0x3e
 800e180:	d816      	bhi.n	800e1b0 <USB_EPStartXfer+0x34c>
 800e182:	087e      	lsrs	r6, r7, #1
 800e184:	6810      	ldr	r0, [r2, #0]
 800e186:	07ff      	lsls	r7, r7, #31
 800e188:	bf48      	it	mi
 800e18a:	3601      	addmi	r6, #1
 800e18c:	ea40 6086 	orr.w	r0, r0, r6, lsl #26
 800e190:	6010      	str	r0, [r2, #0]
 800e192:	e731      	b.n	800dff8 <USB_EPStartXfer+0x194>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e194:	f1bc 0f3e 	cmp.w	ip, #62	; 0x3e
 800e198:	d816      	bhi.n	800e1c8 <USB_EPStartXfer+0x364>
 800e19a:	6850      	ldr	r0, [r2, #4]
 800e19c:	ea4f 065c 	mov.w	r6, ip, lsr #1
 800e1a0:	f01c 0f01 	tst.w	ip, #1
 800e1a4:	bf18      	it	ne
 800e1a6:	3601      	addne	r6, #1
 800e1a8:	ea40 6086 	orr.w	r0, r0, r6, lsl #26
 800e1ac:	6050      	str	r0, [r2, #4]
 800e1ae:	e799      	b.n	800e0e4 <USB_EPStartXfer+0x280>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e1b0:	097e      	lsrs	r6, r7, #5
 800e1b2:	06f8      	lsls	r0, r7, #27
 800e1b4:	6810      	ldr	r0, [r2, #0]
 800e1b6:	bf08      	it	eq
 800e1b8:	f106 36ff 	addeq.w	r6, r6, #4294967295	; 0xffffffff
 800e1bc:	ea40 6086 	orr.w	r0, r0, r6, lsl #26
 800e1c0:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800e1c4:	6010      	str	r0, [r2, #0]
 800e1c6:	e717      	b.n	800dff8 <USB_EPStartXfer+0x194>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e1c8:	6850      	ldr	r0, [r2, #4]
 800e1ca:	ea4f 165c 	mov.w	r6, ip, lsr #5
 800e1ce:	f01c 0f1f 	tst.w	ip, #31
 800e1d2:	bf08      	it	eq
 800e1d4:	f106 36ff 	addeq.w	r6, r6, #4294967295	; 0xffffffff
 800e1d8:	ea40 6086 	orr.w	r0, r0, r6, lsl #26
 800e1dc:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800e1e0:	6050      	str	r0, [r2, #4]
 800e1e2:	e77f      	b.n	800e0e4 <USB_EPStartXfer+0x280>

0800e1e4 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800e1e4:	b570      	push	{r4, r5, r6, lr}
  /*Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
  uint8_t *pBuf = pbUsrBuf;

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 800e1e6:	f102 4e80 	add.w	lr, r2, #1073741824	; 0x40000000
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 800e1ea:	1cde      	adds	r6, r3, #3

  /* if nbre of byte is not word aligned decrement the nbre of word*/
  if (remaining_bytes != 0U)
 800e1ec:	f013 0503 	ands.w	r5, r3, #3
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 800e1f0:	ea4f 0696 	mov.w	r6, r6, lsr #2
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 800e1f4:	f50e 3eb2 	add.w	lr, lr, #91136	; 0x16400
  if (remaining_bytes != 0U)
 800e1f8:	d026      	beq.n	800e248 <USB_ReadPMA+0x64>
  {
    NbWords--;
  }

  /*Read the Calculated Word From the PMA related Buffer*/
  for (count = NbWords; count != 0U; count--)
 800e1fa:	3e01      	subs	r6, #1
 800e1fc:	d014      	beq.n	800e228 <USB_ReadPMA+0x44>
 800e1fe:	eba1 0c02 	sub.w	ip, r1, r2
{
 800e202:	4630      	mov	r0, r6
 800e204:	4672      	mov	r2, lr
  {
    __UNALIGNED_UINT32_WRITE(pBuf, *pdwVal);
 800e206:	eb02 030c 	add.w	r3, r2, ip
 800e20a:	6814      	ldr	r4, [r2, #0]
 800e20c:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800e210:	f5a3 33b2 	sub.w	r3, r3, #91136	; 0x16400
  for (count = NbWords; count != 0U; count--)
 800e214:	3801      	subs	r0, #1
    __UNALIGNED_UINT32_WRITE(pBuf, *pdwVal);
 800e216:	601c      	str	r4, [r3, #0]

    pdwVal++;
 800e218:	f102 0204 	add.w	r2, r2, #4
  for (count = NbWords; count != 0U; count--)
 800e21c:	d1f3      	bne.n	800e206 <USB_ReadPMA+0x22>
    pdwVal++;
 800e21e:	eb0e 0e86 	add.w	lr, lr, r6, lsl #2
    pBuf++;
    pBuf++;
    pBuf++;
    pBuf++;
 800e222:	eb01 0186 	add.w	r1, r1, r6, lsl #2
  }

  /*When Number of data is not word aligned, read the remaining byte*/
  if (remaining_bytes != 0U)
 800e226:	b175      	cbz	r5, 800e246 <USB_ReadPMA+0x62>
  {
    RdVal = *(__IO uint32_t *)pdwVal;
 800e228:	2200      	movs	r2, #0
 800e22a:	1e6b      	subs	r3, r5, #1
 800e22c:	b29b      	uxth	r3, r3
 800e22e:	3301      	adds	r3, #1
 800e230:	f8de 4000 	ldr.w	r4, [lr]
 800e234:	440b      	add	r3, r1

    do
    {
      *(uint8_t *)pBuf = (uint8_t)(RdVal >> (8U * (uint8_t)(count)));
 800e236:	fa24 f002 	lsr.w	r0, r4, r2
 800e23a:	f801 0b01 	strb.w	r0, [r1], #1
      count++;
      pBuf++;
      remaining_bytes--;
    } while (remaining_bytes != 0U);
 800e23e:	4299      	cmp	r1, r3
 800e240:	f102 0208 	add.w	r2, r2, #8
 800e244:	d1f7      	bne.n	800e236 <USB_ReadPMA+0x52>
  }
}
 800e246:	bd70      	pop	{r4, r5, r6, pc}
  for (count = NbWords; count != 0U; count--)
 800e248:	2e00      	cmp	r6, #0
 800e24a:	d1d8      	bne.n	800e1fe <USB_ReadPMA+0x1a>
}
 800e24c:	bd70      	pop	{r4, r5, r6, pc}
 800e24e:	bf00      	nop

0800e250 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800e250:	b4f0      	push	{r4, r5, r6, r7}
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 800e252:	2200      	movs	r2, #0
  RCC->CR = RCC_CR_HSION;
 800e254:	2701      	movs	r7, #1

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800e256:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800e25a:	491d      	ldr	r1, [pc, #116]	; (800e2d0 <SystemInit+0x80>)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 800e25c:	4c1d      	ldr	r4, [pc, #116]	; (800e2d4 <SystemInit+0x84>)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800e25e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
  RCC->PLL1DIVR = 0x01010280U;
 800e262:	481d      	ldr	r0, [pc, #116]	; (800e2d8 <SystemInit+0x88>)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800e264:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800e268:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->CR = RCC_CR_HSION;
 800e26c:	4b1b      	ldr	r3, [pc, #108]	; (800e2dc <SystemInit+0x8c>)
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 800e26e:	4d1c      	ldr	r5, [pc, #112]	; (800e2e0 <SystemInit+0x90>)
  RCC->CR = RCC_CR_HSION;
 800e270:	601f      	str	r7, [r3, #0]
  RCC->CFGR1 = 0U;
 800e272:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 800e274:	621a      	str	r2, [r3, #32]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 800e276:	681f      	ldr	r7, [r3, #0]
 800e278:	403c      	ands	r4, r7
 800e27a:	601c      	str	r4, [r3, #0]
  RCC->PLL1CFGR = 0U;
 800e27c:	629a      	str	r2, [r3, #40]	; 0x28
  RCC->PLL2CFGR = 0U;
 800e27e:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC->PLL3CFGR = 0U;
 800e280:	631a      	str	r2, [r3, #48]	; 0x30
  RCC->PLL1DIVR = 0x01010280U;
 800e282:	6358      	str	r0, [r3, #52]	; 0x34
  RCC->PLL1FRACR = 0x00000000U;
 800e284:	639a      	str	r2, [r3, #56]	; 0x38
  RCC->PLL2DIVR = 0x01010280U;
 800e286:	63d8      	str	r0, [r3, #60]	; 0x3c
  RCC->PLL2FRACR = 0x00000000U;
 800e288:	641a      	str	r2, [r3, #64]	; 0x40
  RCC->PLL3DIVR = 0x01010280U;
 800e28a:	6458      	str	r0, [r3, #68]	; 0x44
  RCC->PLL3FRACR = 0x00000000U;
 800e28c:	649a      	str	r2, [r3, #72]	; 0x48
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800e28e:	6818      	ldr	r0, [r3, #0]
 800e290:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 800e294:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0U;
 800e296:	651a      	str	r2, [r3, #80]	; 0x50
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800e298:	608e      	str	r6, [r1, #8]
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 800e29a:	69ab      	ldr	r3, [r5, #24]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 800e29c:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800e2a0:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 800e2a4:	d001      	beq.n	800e2aa <SystemInit+0x5a>
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
  }
}
 800e2a6:	bcf0      	pop	{r4, r5, r6, r7}
 800e2a8:	4770      	bx	lr
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 800e2aa:	69eb      	ldr	r3, [r5, #28]
 800e2ac:	07db      	lsls	r3, r3, #31
 800e2ae:	d503      	bpl.n	800e2b8 <SystemInit+0x68>
      FLASH->OPTKEYR = 0x08192A3BU;
 800e2b0:	4a0c      	ldr	r2, [pc, #48]	; (800e2e4 <SystemInit+0x94>)
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 800e2b2:	4b0d      	ldr	r3, [pc, #52]	; (800e2e8 <SystemInit+0x98>)
      FLASH->OPTKEYR = 0x08192A3BU;
 800e2b4:	60ea      	str	r2, [r5, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 800e2b6:	60eb      	str	r3, [r5, #12]
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 800e2b8:	4b09      	ldr	r3, [pc, #36]	; (800e2e0 <SystemInit+0x90>)
}
 800e2ba:	bcf0      	pop	{r4, r5, r6, r7}
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 800e2bc:	69da      	ldr	r2, [r3, #28]
 800e2be:	f042 0202 	orr.w	r2, r2, #2
 800e2c2:	61da      	str	r2, [r3, #28]
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 800e2c4:	69da      	ldr	r2, [r3, #28]
 800e2c6:	f042 0201 	orr.w	r2, r2, #1
 800e2ca:	61da      	str	r2, [r3, #28]
}
 800e2cc:	4770      	bx	lr
 800e2ce:	bf00      	nop
 800e2d0:	e000ed00 	.word	0xe000ed00
 800e2d4:	eae2eae3 	.word	0xeae2eae3
 800e2d8:	01010280 	.word	0x01010280
 800e2dc:	44020c00 	.word	0x44020c00
 800e2e0:	40022000 	.word	0x40022000
 800e2e4:	08192a3b 	.word	0x08192a3b
 800e2e8:	4c5d6e7f 	.word	0x4c5d6e7f

0800e2ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 800e2ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e2f0:	4604      	mov	r4, r0
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 800e2f2:	f7f5 f895 	bl	8003420 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 800e2f6:	4a3e      	ldr	r2, [pc, #248]	; (800e3f0 <prvAddNewTaskToReadyList+0x104>)

            if( pxCurrentTCB == NULL )
 800e2f8:	4d3e      	ldr	r5, [pc, #248]	; (800e3f4 <prvAddNewTaskToReadyList+0x108>)
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 800e2fa:	6813      	ldr	r3, [r2, #0]
 800e2fc:	3301      	adds	r3, #1
 800e2fe:	6013      	str	r3, [r2, #0]
            if( pxCurrentTCB == NULL )
 800e300:	682b      	ldr	r3, [r5, #0]
 800e302:	2b00      	cmp	r3, #0
 800e304:	d042      	beq.n	800e38c <prvAddNewTaskToReadyList+0xa0>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 800e306:	4f3c      	ldr	r7, [pc, #240]	; (800e3f8 <prvAddNewTaskToReadyList+0x10c>)
 800e308:	683b      	ldr	r3, [r7, #0]
 800e30a:	2b00      	cmp	r3, #0
 800e30c:	d036      	beq.n	800e37c <prvAddNewTaskToReadyList+0x90>
                pxNewTCB->uxTCBNumber = uxTaskNumber;
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 800e30e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800e310:	4e3a      	ldr	r6, [pc, #232]	; (800e3fc <prvAddNewTaskToReadyList+0x110>)
 800e312:	f04f 0e01 	mov.w	lr, #1
 800e316:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 800e31a:	eb06 0083 	add.w	r0, r6, r3, lsl #2
 800e31e:	6841      	ldr	r1, [r0, #4]
 800e320:	fa0e fe02 	lsl.w	lr, lr, r2
            uxTaskNumber++;
 800e324:	f8df 90ec 	ldr.w	r9, [pc, #236]	; 800e414 <prvAddNewTaskToReadyList+0x128>
            prvAddTaskToReadyList( pxNewTCB );
 800e328:	688a      	ldr	r2, [r1, #8]
 800e32a:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 800e418 <prvAddNewTaskToReadyList+0x12c>
 800e32e:	60e2      	str	r2, [r4, #12]
            uxTaskNumber++;
 800e330:	f8d9 2000 	ldr.w	r2, [r9]
            prvAddTaskToReadyList( pxNewTCB );
 800e334:	009b      	lsls	r3, r3, #2
            uxTaskNumber++;
 800e336:	3201      	adds	r2, #1
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 800e338:	6462      	str	r2, [r4, #68]	; 0x44
            uxTaskNumber++;
 800e33a:	f8c9 2000 	str.w	r2, [r9]
            prvAddTaskToReadyList( pxNewTCB );
 800e33e:	f8d8 2000 	ldr.w	r2, [r8]
 800e342:	60a1      	str	r1, [r4, #8]
 800e344:	ea4e 0202 	orr.w	r2, lr, r2
 800e348:	f8c8 2000 	str.w	r2, [r8]
 800e34c:	58f2      	ldr	r2, [r6, r3]
 800e34e:	f104 0e04 	add.w	lr, r4, #4
 800e352:	f102 0c01 	add.w	ip, r2, #1
 800e356:	688a      	ldr	r2, [r1, #8]
 800e358:	f8c2 e004 	str.w	lr, [r2, #4]
 800e35c:	f8c1 e008 	str.w	lr, [r1, #8]
 800e360:	6160      	str	r0, [r4, #20]
 800e362:	f846 c003 	str.w	ip, [r6, r3]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 800e366:	f7f5 f869 	bl	800343c <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 800e36a:	683b      	ldr	r3, [r7, #0]
 800e36c:	b123      	cbz	r3, 800e378 <prvAddNewTaskToReadyList+0x8c>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 800e36e:	682a      	ldr	r2, [r5, #0]
 800e370:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800e372:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800e374:	429a      	cmp	r2, r3
 800e376:	d311      	bcc.n	800e39c <prvAddNewTaskToReadyList+0xb0>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800e378:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e37c:	682b      	ldr	r3, [r5, #0]
 800e37e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800e380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e382:	4e1e      	ldr	r6, [pc, #120]	; (800e3fc <prvAddNewTaskToReadyList+0x110>)
 800e384:	4293      	cmp	r3, r2
                        pxCurrentTCB = pxNewTCB;
 800e386:	bf98      	it	ls
 800e388:	602c      	strls	r4, [r5, #0]
 800e38a:	e7c2      	b.n	800e312 <prvAddNewTaskToReadyList+0x26>
                pxCurrentTCB = pxNewTCB;
 800e38c:	602c      	str	r4, [r5, #0]
                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e38e:	6813      	ldr	r3, [r2, #0]
 800e390:	2b01      	cmp	r3, #1
 800e392:	d007      	beq.n	800e3a4 <prvAddNewTaskToReadyList+0xb8>
            prvAddTaskToReadyList( pxNewTCB );
 800e394:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800e396:	4e19      	ldr	r6, [pc, #100]	; (800e3fc <prvAddNewTaskToReadyList+0x110>)
 800e398:	4f17      	ldr	r7, [pc, #92]	; (800e3f8 <prvAddNewTaskToReadyList+0x10c>)
 800e39a:	e7ba      	b.n	800e312 <prvAddNewTaskToReadyList+0x26>
    }
 800e39c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 800e3a0:	f7f5 b832 	b.w	8003408 <vPortYield>
 800e3a4:	4e15      	ldr	r6, [pc, #84]	; (800e3fc <prvAddNewTaskToReadyList+0x110>)
 800e3a6:	4637      	mov	r7, r6
 800e3a8:	f106 08c8 	add.w	r8, r6, #200	; 0xc8
{
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e3ac:	4638      	mov	r0, r7
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e3ae:	3714      	adds	r7, #20
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e3b0:	f7f3 ff16 	bl	80021e0 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e3b4:	45b8      	cmp	r8, r7
 800e3b6:	d1f9      	bne.n	800e3ac <prvAddNewTaskToReadyList+0xc0>
    }

    vListInitialise( &xDelayedTaskList1 );
 800e3b8:	f8df 9060 	ldr.w	r9, [pc, #96]	; 800e41c <prvAddNewTaskToReadyList+0x130>
    vListInitialise( &xDelayedTaskList2 );
 800e3bc:	f8df 8060 	ldr.w	r8, [pc, #96]	; 800e420 <prvAddNewTaskToReadyList+0x134>
    vListInitialise( &xDelayedTaskList1 );
 800e3c0:	4648      	mov	r0, r9
 800e3c2:	f7f3 ff0d 	bl	80021e0 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800e3c6:	4640      	mov	r0, r8
 800e3c8:	f7f3 ff0a 	bl	80021e0 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800e3cc:	480c      	ldr	r0, [pc, #48]	; (800e400 <prvAddNewTaskToReadyList+0x114>)
 800e3ce:	f7f3 ff07 	bl	80021e0 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 800e3d2:	480c      	ldr	r0, [pc, #48]	; (800e404 <prvAddNewTaskToReadyList+0x118>)
 800e3d4:	f7f3 ff04 	bl	80021e0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 800e3d8:	480b      	ldr	r0, [pc, #44]	; (800e408 <prvAddNewTaskToReadyList+0x11c>)
 800e3da:	f7f3 ff01 	bl	80021e0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800e3de:	4b0b      	ldr	r3, [pc, #44]	; (800e40c <prvAddNewTaskToReadyList+0x120>)
 800e3e0:	4f05      	ldr	r7, [pc, #20]	; (800e3f8 <prvAddNewTaskToReadyList+0x10c>)
 800e3e2:	f8c3 9000 	str.w	r9, [r3]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e3e6:	4b0a      	ldr	r3, [pc, #40]	; (800e410 <prvAddNewTaskToReadyList+0x124>)
            prvAddTaskToReadyList( pxNewTCB );
 800e3e8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e3ea:	f8c3 8000 	str.w	r8, [r3]
}
 800e3ee:	e790      	b.n	800e312 <prvAddNewTaskToReadyList+0x26>
 800e3f0:	2000a89c 	.word	0x2000a89c
 800e3f4:	2000a7c8 	.word	0x2000a7c8
 800e3f8:	2000ad58 	.word	0x2000ad58
 800e3fc:	2000a7d4 	.word	0x2000a7d4
 800e400:	2000ad44 	.word	0x2000ad44
 800e404:	2000ad70 	.word	0x2000ad70
 800e408:	2000ad5c 	.word	0x2000ad5c
 800e40c:	2000a7cc 	.word	0x2000a7cc
 800e410:	2000a7d0 	.word	0x2000a7d0
 800e414:	2000aaa8 	.word	0x2000aaa8
 800e418:	2000acac 	.word	0x2000acac
 800e41c:	2000acb0 	.word	0x2000acb0
 800e420:	2000acc4 	.word	0x2000acc4

0800e424 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800e424:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
    List_t * const pxDelayedList = pxDelayedTaskList;
 800e428:	4a24      	ldr	r2, [pc, #144]	; (800e4bc <prvAddCurrentTaskToDelayedList+0x98>)
{
 800e42a:	4605      	mov	r5, r0
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 800e42c:	4b24      	ldr	r3, [pc, #144]	; (800e4c0 <prvAddCurrentTaskToDelayedList+0x9c>)
    const TickType_t xConstTickCount = xTickCount;
 800e42e:	4825      	ldr	r0, [pc, #148]	; (800e4c4 <prvAddCurrentTaskToDelayedList+0xa0>)
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e430:	4e25      	ldr	r6, [pc, #148]	; (800e4c8 <prvAddCurrentTaskToDelayedList+0xa4>)
    const TickType_t xConstTickCount = xTickCount;
 800e432:	6804      	ldr	r4, [r0, #0]
    List_t * const pxDelayedList = pxDelayedTaskList;
 800e434:	f8d2 8000 	ldr.w	r8, [r2]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 800e438:	f8d3 9000 	ldr.w	r9, [r3]
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e43c:	6830      	ldr	r0, [r6, #0]
{
 800e43e:	460f      	mov	r7, r1
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e440:	3004      	adds	r0, #4
 800e442:	f7f3 ff05 	bl	8002250 <uxListRemove>
 800e446:	b948      	cbnz	r0, 800e45c <prvAddCurrentTaskToDelayedList+0x38>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800e448:	2301      	movs	r3, #1
 800e44a:	6832      	ldr	r2, [r6, #0]
 800e44c:	491f      	ldr	r1, [pc, #124]	; (800e4cc <prvAddCurrentTaskToDelayedList+0xa8>)
 800e44e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800e450:	fa03 f202 	lsl.w	r2, r3, r2
 800e454:	680b      	ldr	r3, [r1, #0]
 800e456:	ea23 0302 	bic.w	r3, r3, r2
 800e45a:	600b      	str	r3, [r1, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e45c:	1c6b      	adds	r3, r5, #1
 800e45e:	d015      	beq.n	800e48c <prvAddCurrentTaskToDelayedList+0x68>
             * does not occur.  This may overflow but this doesn't matter, the
             * kernel will manage it correctly. */
            xTimeToWake = xConstTickCount + xTicksToWait;

            /* The list item will be inserted in wake time order. */
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e460:	6833      	ldr	r3, [r6, #0]
 800e462:	1964      	adds	r4, r4, r5
            if( xTimeToWake < xConstTickCount )
            {
                /* Wake time has overflowed.  Place this item in the overflow
                 * list. */
                traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800e464:	6831      	ldr	r1, [r6, #0]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e466:	605c      	str	r4, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 800e468:	d20a      	bcs.n	800e480 <prvAddCurrentTaskToDelayedList+0x5c>
            else
            {
                /* The wake time has not overflowed, so the current block list
                 * is used. */
                traceMOVED_TASK_TO_DELAYED_LIST();
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800e46a:	4640      	mov	r0, r8
 800e46c:	3104      	adds	r1, #4
 800e46e:	f7f3 fed7 	bl	8002220 <vListInsert>

                /* If the task entering the blocked state was placed at the
                 * head of the list of blocked tasks then xNextTaskUnblockTime
                 * needs to be updated too. */
                if( xTimeToWake < xNextTaskUnblockTime )
 800e472:	4b17      	ldr	r3, [pc, #92]	; (800e4d0 <prvAddCurrentTaskToDelayedList+0xac>)
 800e474:	681a      	ldr	r2, [r3, #0]
 800e476:	42a2      	cmp	r2, r4
                {
                    xNextTaskUnblockTime = xTimeToWake;
 800e478:	bf88      	it	hi
 800e47a:	601c      	strhi	r4, [r3, #0]

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800e47c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800e480:	4648      	mov	r0, r9
}
 800e482:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800e486:	3104      	adds	r1, #4
 800e488:	f7f3 beca 	b.w	8002220 <vListInsert>
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e48c:	2f00      	cmp	r7, #0
 800e48e:	d0e7      	beq.n	800e460 <prvAddCurrentTaskToDelayedList+0x3c>
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e490:	4b10      	ldr	r3, [pc, #64]	; (800e4d4 <prvAddCurrentTaskToDelayedList+0xb0>)
 800e492:	6830      	ldr	r0, [r6, #0]
 800e494:	685a      	ldr	r2, [r3, #4]
 800e496:	6831      	ldr	r1, [r6, #0]
 800e498:	6082      	str	r2, [r0, #8]
 800e49a:	6890      	ldr	r0, [r2, #8]
 800e49c:	60c8      	str	r0, [r1, #12]
 800e49e:	6831      	ldr	r1, [r6, #0]
 800e4a0:	6890      	ldr	r0, [r2, #8]
 800e4a2:	3104      	adds	r1, #4
 800e4a4:	6041      	str	r1, [r0, #4]
 800e4a6:	6830      	ldr	r0, [r6, #0]
 800e4a8:	6819      	ldr	r1, [r3, #0]
 800e4aa:	6834      	ldr	r4, [r6, #0]
 800e4ac:	3004      	adds	r0, #4
 800e4ae:	3101      	adds	r1, #1
 800e4b0:	6090      	str	r0, [r2, #8]
 800e4b2:	6019      	str	r1, [r3, #0]
 800e4b4:	6163      	str	r3, [r4, #20]
}
 800e4b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e4ba:	bf00      	nop
 800e4bc:	2000a7cc 	.word	0x2000a7cc
 800e4c0:	2000a7d0 	.word	0x2000a7d0
 800e4c4:	2000ad84 	.word	0x2000ad84
 800e4c8:	2000a7c8 	.word	0x2000a7c8
 800e4cc:	2000acac 	.word	0x2000acac
 800e4d0:	2000ad38 	.word	0x2000ad38
 800e4d4:	2000ad5c 	.word	0x2000ad5c

0800e4d8 <vTaskSwitchContext.part.0>:
            xYieldPendings[ 0 ] = pdFALSE;
 800e4d8:	2200      	movs	r2, #0
 800e4da:	4b1d      	ldr	r3, [pc, #116]	; (800e550 <vTaskSwitchContext.part.0+0x78>)
    void vTaskSwitchContext( void )
 800e4dc:	b510      	push	{r4, lr}
            taskCHECK_FOR_STACK_OVERFLOW();
 800e4de:	4c1d      	ldr	r4, [pc, #116]	; (800e554 <vTaskSwitchContext.part.0+0x7c>)
            xYieldPendings[ 0 ] = pdFALSE;
 800e4e0:	601a      	str	r2, [r3, #0]
            taskCHECK_FOR_STACK_OVERFLOW();
 800e4e2:	6823      	ldr	r3, [r4, #0]
 800e4e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e4e6:	681a      	ldr	r2, [r3, #0]
 800e4e8:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
 800e4ec:	d103      	bne.n	800e4f6 <vTaskSwitchContext.part.0+0x1e>
 800e4ee:	685a      	ldr	r2, [r3, #4]
 800e4f0:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
 800e4f4:	d022      	beq.n	800e53c <vTaskSwitchContext.part.0+0x64>
 800e4f6:	6821      	ldr	r1, [r4, #0]
 800e4f8:	6820      	ldr	r0, [r4, #0]
 800e4fa:	3134      	adds	r1, #52	; 0x34
 800e4fc:	f7f2 ff60 	bl	80013c0 <vApplicationStackOverflowHook>
            taskSELECT_HIGHEST_PRIORITY_TASK();
 800e500:	4b15      	ldr	r3, [pc, #84]	; (800e558 <vTaskSwitchContext.part.0+0x80>)
 800e502:	681b      	ldr	r3, [r3, #0]
 */
    static portFORCE_INLINE uint32_t ulPortCountLeadingZeros( uint32_t ulBitmap )
    {
        uint32_t ulReturn;

        __asm volatile ( "clz %0, %1" : "=r" ( ulReturn ) : "r" ( ulBitmap ) : "memory" );
 800e504:	fab3 f383 	clz	r3, r3
 800e508:	f1c3 031f 	rsb	r3, r3, #31
 800e50c:	4a13      	ldr	r2, [pc, #76]	; (800e55c <vTaskSwitchContext.part.0+0x84>)
 800e50e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800e512:	0099      	lsls	r1, r3, #2
 800e514:	5850      	ldr	r0, [r2, r1]
 800e516:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e51a:	b160      	cbz	r0, 800e536 <vTaskSwitchContext.part.0+0x5e>
 800e51c:	6858      	ldr	r0, [r3, #4]
 800e51e:	3108      	adds	r1, #8
 800e520:	6840      	ldr	r0, [r0, #4]
 800e522:	440a      	add	r2, r1
 800e524:	4290      	cmp	r0, r2
 800e526:	6058      	str	r0, [r3, #4]
 800e528:	bf04      	itt	eq
 800e52a:	68d8      	ldreq	r0, [r3, #12]
 800e52c:	6058      	streq	r0, [r3, #4]
 800e52e:	68c3      	ldr	r3, [r0, #12]
 800e530:	6023      	str	r3, [r4, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 800e532:	6823      	ldr	r3, [r4, #0]
    }
 800e534:	bd10      	pop	{r4, pc}
            taskSELECT_HIGHEST_PRIORITY_TASK();
 800e536:	f7f5 f8c9 	bl	80036cc <ulSetInterruptMask>
 800e53a:	e7fe      	b.n	800e53a <vTaskSwitchContext.part.0+0x62>
            taskCHECK_FOR_STACK_OVERFLOW();
 800e53c:	689a      	ldr	r2, [r3, #8]
 800e53e:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
 800e542:	d1d8      	bne.n	800e4f6 <vTaskSwitchContext.part.0+0x1e>
 800e544:	68db      	ldr	r3, [r3, #12]
 800e546:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
 800e54a:	d1d4      	bne.n	800e4f6 <vTaskSwitchContext.part.0+0x1e>
 800e54c:	e7d8      	b.n	800e500 <vTaskSwitchContext.part.0+0x28>
 800e54e:	bf00      	nop
 800e550:	2000ade4 	.word	0x2000ade4
 800e554:	2000a7c8 	.word	0x2000a7c8
 800e558:	2000acac 	.word	0x2000acac
 800e55c:	2000a7d4 	.word	0x2000a7d4

0800e560 <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( TaskFunction_t pxTaskCode,
 800e560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e564:	460c      	mov	r4, r1
 800e566:	9d0a      	ldr	r5, [sp, #40]	; 0x28
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 800e568:	ea4f 0982 	mov.w	r9, r2, lsl #2
static void prvInitialiseNewTask( TaskFunction_t pxTaskCode,
 800e56c:	4607      	mov	r7, r0
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 800e56e:	21a5      	movs	r1, #165	; 0xa5
 800e570:	464a      	mov	r2, r9
 800e572:	6b28      	ldr	r0, [r5, #48]	; 0x30
static void prvInitialiseNewTask( TaskFunction_t pxTaskCode,
 800e574:	4698      	mov	r8, r3
 800e576:	9e08      	ldr	r6, [sp, #32]
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 800e578:	f003 feea 	bl	8012350 <memset>
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 800e57c:	f8d5 a030 	ldr.w	sl, [r5, #48]	; 0x30
    if( pcName != NULL )
 800e580:	b174      	cbz	r4, 800e5a0 <prvInitialiseNewTask.constprop.0+0x40>
 800e582:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
 800e586:	f105 0e33 	add.w	lr, r5, #51	; 0x33
 800e58a:	340f      	adds	r4, #15
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e58c:	f81c 1f01 	ldrb.w	r1, [ip, #1]!
 800e590:	f80e 1f01 	strb.w	r1, [lr, #1]!
            if( pcName[ x ] == ( char ) 0x00 )
 800e594:	b109      	cbz	r1, 800e59a <prvInitialiseNewTask.constprop.0+0x3a>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e596:	45a4      	cmp	ip, r4
 800e598:	d1f8      	bne.n	800e58c <prvInitialiseNewTask.constprop.0+0x2c>
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 800e59a:	2300      	movs	r3, #0
 800e59c:	f885 3043 	strb.w	r3, [r5, #67]	; 0x43
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800e5a0:	2e09      	cmp	r6, #9
 800e5a2:	d902      	bls.n	800e5aa <prvInitialiseNewTask.constprop.0+0x4a>
 800e5a4:	f7f5 f892 	bl	80036cc <ulSetInterruptMask>
 800e5a8:	e7fe      	b.n	800e5a8 <prvInitialiseNewTask.constprop.0+0x48>
    pxNewTCB->uxPriority = uxPriority;
 800e5aa:	62ee      	str	r6, [r5, #44]	; 0x2c
        pxNewTCB->uxBasePriority = uxPriority;
 800e5ac:	64ee      	str	r6, [r5, #76]	; 0x4c
    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e5ae:	1d28      	adds	r0, r5, #4
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 800e5b0:	f1a9 0904 	sub.w	r9, r9, #4
    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e5b4:	f7f3 fe20 	bl	80021f8 <vListInitialiseItem>
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 800e5b8:	44d1      	add	r9, sl
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e5ba:	f105 0018 	add.w	r0, r5, #24
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 800e5be:	f1c6 060a 	rsb	r6, r6, #10
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e5c2:	f7f3 fe19 	bl	80021f8 <vListInitialiseItem>
                pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 800e5c6:	4643      	mov	r3, r8
 800e5c8:	463a      	mov	r2, r7
 800e5ca:	6b29      	ldr	r1, [r5, #48]	; 0x30
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 800e5cc:	61ae      	str	r6, [r5, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e5ce:	612d      	str	r5, [r5, #16]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e5d0:	626d      	str	r5, [r5, #36]	; 0x24
                pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 800e5d2:	f029 0007 	bic.w	r0, r9, #7
 800e5d6:	f7f4 ff73 	bl	80034c0 <pxPortInitialiseStack>
    if( pxCreatedTask != NULL )
 800e5da:	9b09      	ldr	r3, [sp, #36]	; 0x24
                pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 800e5dc:	6028      	str	r0, [r5, #0]
    if( pxCreatedTask != NULL )
 800e5de:	b103      	cbz	r3, 800e5e2 <prvInitialiseNewTask.constprop.0+0x82>
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e5e0:	601d      	str	r5, [r3, #0]
}
 800e5e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e5e6:	bf00      	nop

0800e5e8 <prvCheckTasksWaitingTermination>:
{
 800e5e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e5ea:	4d17      	ldr	r5, [pc, #92]	; (800e648 <prvCheckTasksWaitingTermination+0x60>)
 800e5ec:	682b      	ldr	r3, [r5, #0]
 800e5ee:	b31b      	cbz	r3, 800e638 <prvCheckTasksWaitingTermination+0x50>
 800e5f0:	4f16      	ldr	r7, [pc, #88]	; (800e64c <prvCheckTasksWaitingTermination+0x64>)
 800e5f2:	4e17      	ldr	r6, [pc, #92]	; (800e650 <prvCheckTasksWaitingTermination+0x68>)
                taskENTER_CRITICAL();
 800e5f4:	f7f4 ff14 	bl	8003420 <vPortEnterCritical>
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800e5f8:	68fb      	ldr	r3, [r7, #12]
 800e5fa:	68dc      	ldr	r4, [r3, #12]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e5fc:	1d20      	adds	r0, r4, #4
 800e5fe:	f7f3 fe27 	bl	8002250 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 800e602:	6833      	ldr	r3, [r6, #0]
 800e604:	3b01      	subs	r3, #1
 800e606:	6033      	str	r3, [r6, #0]
                        --uxDeletedTasksWaitingCleanUp;
 800e608:	682b      	ldr	r3, [r5, #0]
 800e60a:	3b01      	subs	r3, #1
 800e60c:	602b      	str	r3, [r5, #0]
                taskEXIT_CRITICAL();
 800e60e:	f7f4 ff15 	bl	800343c <vPortExitCritical>
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e612:	f894 3059 	ldrb.w	r3, [r4, #89]	; 0x59
 800e616:	b133      	cbz	r3, 800e626 <prvCheckTasksWaitingTermination+0x3e>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e618:	2b01      	cmp	r3, #1
 800e61a:	d00e      	beq.n	800e63a <prvCheckTasksWaitingTermination+0x52>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 800e61c:	2b02      	cmp	r3, #2
 800e61e:	d008      	beq.n	800e632 <prvCheckTasksWaitingTermination+0x4a>
 800e620:	f7f5 f854 	bl	80036cc <ulSetInterruptMask>
 800e624:	e7fe      	b.n	800e624 <prvCheckTasksWaitingTermination+0x3c>
                vPortFreeStack( pxTCB->pxStack );
 800e626:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800e628:	f7f3 fd4e 	bl	80020c8 <vPortFree>
                vPortFree( pxTCB );
 800e62c:	4620      	mov	r0, r4
 800e62e:	f7f3 fd4b 	bl	80020c8 <vPortFree>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e632:	682b      	ldr	r3, [r5, #0]
 800e634:	2b00      	cmp	r3, #0
 800e636:	d1dd      	bne.n	800e5f4 <prvCheckTasksWaitingTermination+0xc>
}
 800e638:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                vPortFree( pxTCB );
 800e63a:	4620      	mov	r0, r4
 800e63c:	f7f3 fd44 	bl	80020c8 <vPortFree>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e640:	682b      	ldr	r3, [r5, #0]
 800e642:	2b00      	cmp	r3, #0
 800e644:	d1d6      	bne.n	800e5f4 <prvCheckTasksWaitingTermination+0xc>
 800e646:	e7f7      	b.n	800e638 <prvCheckTasksWaitingTermination+0x50>
 800e648:	2000a8a0 	.word	0x2000a8a0
 800e64c:	2000ad70 	.word	0x2000ad70
 800e650:	2000a89c 	.word	0x2000a89c

0800e654 <prvIdleTask>:
{
 800e654:	b508      	push	{r3, lr}
 800e656:	4c04      	ldr	r4, [pc, #16]	; (800e668 <prvIdleTask+0x14>)
        prvCheckTasksWaitingTermination();
 800e658:	f7ff ffc6 	bl	800e5e8 <prvCheckTasksWaitingTermination>
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 800e65c:	6823      	ldr	r3, [r4, #0]
 800e65e:	2b01      	cmp	r3, #1
 800e660:	d9fa      	bls.n	800e658 <prvIdleTask+0x4>
                taskYIELD();
 800e662:	f7f4 fed1 	bl	8003408 <vPortYield>
 800e666:	e7f7      	b.n	800e658 <prvIdleTask+0x4>
 800e668:	2000a7d4 	.word	0x2000a7d4

0800e66c <xTaskIncrementTick.part.0>:
BaseType_t xTaskIncrementTick( void )
 800e66c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e670:	4b61      	ldr	r3, [pc, #388]	; (800e7f8 <xTaskIncrementTick.part.0+0x18c>)
BaseType_t xTaskIncrementTick( void )
 800e672:	b085      	sub	sp, #20
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e674:	681c      	ldr	r4, [r3, #0]
 800e676:	3401      	adds	r4, #1
        xTickCount = xConstTickCount;
 800e678:	601c      	str	r4, [r3, #0]
        if( xConstTickCount == ( TickType_t ) 0U )
 800e67a:	2c00      	cmp	r4, #0
 800e67c:	d07a      	beq.n	800e774 <xTaskIncrementTick.part.0+0x108>
 800e67e:	4b5f      	ldr	r3, [pc, #380]	; (800e7fc <xTaskIncrementTick.part.0+0x190>)
 800e680:	9303      	str	r3, [sp, #12]
        if( xConstTickCount >= xNextTaskUnblockTime )
 800e682:	9b03      	ldr	r3, [sp, #12]
 800e684:	681b      	ldr	r3, [r3, #0]
 800e686:	429c      	cmp	r4, r3
 800e688:	d37b      	bcc.n	800e782 <xTaskIncrementTick.part.0+0x116>
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e68a:	4d5d      	ldr	r5, [pc, #372]	; (800e800 <xTaskIncrementTick.part.0+0x194>)
 800e68c:	682b      	ldr	r3, [r5, #0]
 800e68e:	681b      	ldr	r3, [r3, #0]
 800e690:	2b00      	cmp	r3, #0
 800e692:	f000 80a8 	beq.w	800e7e6 <xTaskIncrementTick.part.0+0x17a>
    BaseType_t xSwitchRequired = pdFALSE;
 800e696:	f04f 0c00 	mov.w	ip, #0
 800e69a:	4b5a      	ldr	r3, [pc, #360]	; (800e804 <xTaskIncrementTick.part.0+0x198>)
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800e69c:	4667      	mov	r7, ip
 800e69e:	485a      	ldr	r0, [pc, #360]	; (800e808 <xTaskIncrementTick.part.0+0x19c>)
                    prvAddTaskToReadyList( pxTCB );
 800e6a0:	4e5a      	ldr	r6, [pc, #360]	; (800e80c <xTaskIncrementTick.part.0+0x1a0>)
 800e6a2:	9301      	str	r3, [sp, #4]
 800e6a4:	9402      	str	r4, [sp, #8]
 800e6a6:	e058      	b.n	800e75a <xTaskIncrementTick.part.0+0xee>
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800e6a8:	f8d3 e014 	ldr.w	lr, [r3, #20]
 800e6ac:	e9d3 2902 	ldrd	r2, r9, [r3, #8]
 800e6b0:	f8c2 9008 	str.w	r9, [r2, #8]
 800e6b4:	f8c9 2004 	str.w	r2, [r9, #4]
 800e6b8:	f8de 2004 	ldr.w	r2, [lr, #4]
 800e6bc:	428a      	cmp	r2, r1
 800e6be:	f8de 2000 	ldr.w	r2, [lr]
 800e6c2:	bf08      	it	eq
 800e6c4:	f8ce 9004 	streq.w	r9, [lr, #4]
 800e6c8:	3a01      	subs	r2, #1
 800e6ca:	615f      	str	r7, [r3, #20]
 800e6cc:	f8ce 2000 	str.w	r2, [lr]
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e6d0:	f8d3 e028 	ldr.w	lr, [r3, #40]	; 0x28
 800e6d4:	f1be 0f00 	cmp.w	lr, #0
 800e6d8:	d012      	beq.n	800e700 <xTaskIncrementTick.part.0+0x94>
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800e6da:	e9d3 9207 	ldrd	r9, r2, [r3, #28]
 800e6de:	f8de 4004 	ldr.w	r4, [lr, #4]
 800e6e2:	f8c9 2008 	str.w	r2, [r9, #8]
 800e6e6:	6a1a      	ldr	r2, [r3, #32]
 800e6e8:	4544      	cmp	r4, r8
 800e6ea:	f8c2 9004 	str.w	r9, [r2, #4]
 800e6ee:	bf08      	it	eq
 800e6f0:	f8ce 2004 	streq.w	r2, [lr, #4]
 800e6f4:	f8de 2000 	ldr.w	r2, [lr]
 800e6f8:	629f      	str	r7, [r3, #40]	; 0x28
 800e6fa:	3a01      	subs	r2, #1
 800e6fc:	f8ce 2000 	str.w	r2, [lr]
                    prvAddTaskToReadyList( pxTCB );
 800e700:	2401      	movs	r4, #1
 800e702:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e704:	f8d6 b000 	ldr.w	fp, [r6]
 800e708:	eb02 0882 	add.w	r8, r2, r2, lsl #2
 800e70c:	eb00 0988 	add.w	r9, r0, r8, lsl #2
 800e710:	f8d9 e004 	ldr.w	lr, [r9, #4]
 800e714:	fa04 fa02 	lsl.w	sl, r4, r2
 800e718:	f8de 4008 	ldr.w	r4, [lr, #8]
 800e71c:	ea4a 0a0b 	orr.w	sl, sl, fp
 800e720:	60dc      	str	r4, [r3, #12]
 800e722:	f850 4028 	ldr.w	r4, [r0, r8, lsl #2]
 800e726:	f8c6 a000 	str.w	sl, [r6]
 800e72a:	f104 0a01 	add.w	sl, r4, #1
 800e72e:	f8de 4008 	ldr.w	r4, [lr, #8]
 800e732:	f8c3 e008 	str.w	lr, [r3, #8]
 800e736:	6061      	str	r1, [r4, #4]
 800e738:	f8ce 1008 	str.w	r1, [lr, #8]
 800e73c:	f8c3 9014 	str.w	r9, [r3, #20]
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e740:	9b01      	ldr	r3, [sp, #4]
                    prvAddTaskToReadyList( pxTCB );
 800e742:	f840 a028 	str.w	sl, [r0, r8, lsl #2]
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e746:	6819      	ldr	r1, [r3, #0]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e748:	682b      	ldr	r3, [r5, #0]
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e74a:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e74c:	681b      	ldr	r3, [r3, #0]
                                xSwitchRequired = pdTRUE;
 800e74e:	428a      	cmp	r2, r1
 800e750:	bf88      	it	hi
 800e752:	f04f 0c01 	movhi.w	ip, #1
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e756:	2b00      	cmp	r3, #0
 800e758:	d049      	beq.n	800e7ee <xTaskIncrementTick.part.0+0x182>
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800e75a:	682b      	ldr	r3, [r5, #0]
                    if( xConstTickCount < xItemValue )
 800e75c:	9c02      	ldr	r4, [sp, #8]
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800e75e:	68db      	ldr	r3, [r3, #12]
 800e760:	68db      	ldr	r3, [r3, #12]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e762:	685a      	ldr	r2, [r3, #4]
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800e764:	1d19      	adds	r1, r3, #4
                    if( xConstTickCount < xItemValue )
 800e766:	4294      	cmp	r4, r2
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800e768:	f103 0818 	add.w	r8, r3, #24
                    if( xConstTickCount < xItemValue )
 800e76c:	d29c      	bcs.n	800e6a8 <xTaskIncrementTick.part.0+0x3c>
                        xNextTaskUnblockTime = xItemValue;
 800e76e:	9b03      	ldr	r3, [sp, #12]
 800e770:	601a      	str	r2, [r3, #0]
                        break;
 800e772:	e00b      	b.n	800e78c <xTaskIncrementTick.part.0+0x120>
            taskSWITCH_DELAYED_LISTS();
 800e774:	4b22      	ldr	r3, [pc, #136]	; (800e800 <xTaskIncrementTick.part.0+0x194>)
 800e776:	681a      	ldr	r2, [r3, #0]
 800e778:	6812      	ldr	r2, [r2, #0]
 800e77a:	b1da      	cbz	r2, 800e7b4 <xTaskIncrementTick.part.0+0x148>
 800e77c:	f7f4 ffa6 	bl	80036cc <ulSetInterruptMask>
 800e780:	e7fe      	b.n	800e780 <xTaskIncrementTick.part.0+0x114>
    BaseType_t xSwitchRequired = pdFALSE;
 800e782:	f04f 0c00 	mov.w	ip, #0
 800e786:	4b1f      	ldr	r3, [pc, #124]	; (800e804 <xTaskIncrementTick.part.0+0x198>)
 800e788:	481f      	ldr	r0, [pc, #124]	; (800e808 <xTaskIncrementTick.part.0+0x19c>)
 800e78a:	9301      	str	r3, [sp, #4]
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 800e78c:	9b01      	ldr	r3, [sp, #4]
                if( xYieldPendings[ 0 ] != pdFALSE )
 800e78e:	4a20      	ldr	r2, [pc, #128]	; (800e810 <xTaskIncrementTick.part.0+0x1a4>)
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 800e790:	681b      	ldr	r3, [r3, #0]
                if( xYieldPendings[ 0 ] != pdFALSE )
 800e792:	6812      	ldr	r2, [r2, #0]
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 800e794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e796:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800e79a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
                    xSwitchRequired = pdTRUE;
 800e79e:	2b02      	cmp	r3, #2
 800e7a0:	bf28      	it	cs
 800e7a2:	f04f 0c01 	movcs.w	ip, #1
                    xSwitchRequired = pdTRUE;
 800e7a6:	2a00      	cmp	r2, #0
}
 800e7a8:	bf0c      	ite	eq
 800e7aa:	4660      	moveq	r0, ip
 800e7ac:	2001      	movne	r0, #1
 800e7ae:	b005      	add	sp, #20
 800e7b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            taskSWITCH_DELAYED_LISTS();
 800e7b4:	4a17      	ldr	r2, [pc, #92]	; (800e814 <xTaskIncrementTick.part.0+0x1a8>)
 800e7b6:	6818      	ldr	r0, [r3, #0]
 800e7b8:	6811      	ldr	r1, [r2, #0]
 800e7ba:	6019      	str	r1, [r3, #0]
 800e7bc:	4916      	ldr	r1, [pc, #88]	; (800e818 <xTaskIncrementTick.part.0+0x1ac>)
 800e7be:	6010      	str	r0, [r2, #0]
 800e7c0:	680a      	ldr	r2, [r1, #0]
 800e7c2:	3201      	adds	r2, #1
 800e7c4:	600a      	str	r2, [r1, #0]
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e7c6:	681a      	ldr	r2, [r3, #0]
 800e7c8:	6812      	ldr	r2, [r2, #0]
 800e7ca:	b92a      	cbnz	r2, 800e7d8 <xTaskIncrementTick.part.0+0x16c>
        xNextTaskUnblockTime = portMAX_DELAY;
 800e7cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e7d0:	4a0a      	ldr	r2, [pc, #40]	; (800e7fc <xTaskIncrementTick.part.0+0x190>)
 800e7d2:	9203      	str	r2, [sp, #12]
 800e7d4:	6013      	str	r3, [r2, #0]
 800e7d6:	e754      	b.n	800e682 <xTaskIncrementTick.part.0+0x16>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800e7d8:	681b      	ldr	r3, [r3, #0]
 800e7da:	4a08      	ldr	r2, [pc, #32]	; (800e7fc <xTaskIncrementTick.part.0+0x190>)
 800e7dc:	68db      	ldr	r3, [r3, #12]
 800e7de:	9203      	str	r2, [sp, #12]
 800e7e0:	681b      	ldr	r3, [r3, #0]
 800e7e2:	6013      	str	r3, [r2, #0]
}
 800e7e4:	e74d      	b.n	800e682 <xTaskIncrementTick.part.0+0x16>
    BaseType_t xSwitchRequired = pdFALSE;
 800e7e6:	469c      	mov	ip, r3
 800e7e8:	4b06      	ldr	r3, [pc, #24]	; (800e804 <xTaskIncrementTick.part.0+0x198>)
 800e7ea:	4807      	ldr	r0, [pc, #28]	; (800e808 <xTaskIncrementTick.part.0+0x19c>)
 800e7ec:	9301      	str	r3, [sp, #4]
                    xNextTaskUnblockTime = portMAX_DELAY;
 800e7ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e7f2:	9a03      	ldr	r2, [sp, #12]
 800e7f4:	6013      	str	r3, [r2, #0]
                    break;
 800e7f6:	e7c9      	b.n	800e78c <xTaskIncrementTick.part.0+0x120>
 800e7f8:	2000ad84 	.word	0x2000ad84
 800e7fc:	2000ad38 	.word	0x2000ad38
 800e800:	2000a7cc 	.word	0x2000a7cc
 800e804:	2000a7c8 	.word	0x2000a7c8
 800e808:	2000a7d4 	.word	0x2000a7d4
 800e80c:	2000acac 	.word	0x2000acac
 800e810:	2000ade4 	.word	0x2000ade4
 800e814:	2000a7d0 	.word	0x2000a7d0
 800e818:	2000ad3c 	.word	0x2000ad3c

0800e81c <xTaskResumeAll.part.0>:
BaseType_t xTaskResumeAll( void )
 800e81c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 800e820:	4f53      	ldr	r7, [pc, #332]	; (800e970 <xTaskResumeAll.part.0+0x154>)
BaseType_t xTaskResumeAll( void )
 800e822:	b083      	sub	sp, #12
            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 800e824:	683b      	ldr	r3, [r7, #0]
 800e826:	3b01      	subs	r3, #1
 800e828:	603b      	str	r3, [r7, #0]
            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800e82a:	f8d7 8000 	ldr.w	r8, [r7]
 800e82e:	f1b8 0f00 	cmp.w	r8, #0
 800e832:	f040 808d 	bne.w	800e950 <xTaskResumeAll.part.0+0x134>
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e836:	4b4f      	ldr	r3, [pc, #316]	; (800e974 <xTaskResumeAll.part.0+0x158>)
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	f000 8088 	beq.w	800e950 <xTaskResumeAll.part.0+0x134>
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e840:	f8df c14c 	ldr.w	ip, [pc, #332]	; 800e990 <xTaskResumeAll.part.0+0x174>
 800e844:	f8dc 3000 	ldr.w	r3, [ip]
 800e848:	2b00      	cmp	r3, #0
 800e84a:	f000 808e 	beq.w	800e96a <xTaskResumeAll.part.0+0x14e>
                        prvAddTaskToReadyList( pxTCB );
 800e84e:	f04f 0b01 	mov.w	fp, #1
 800e852:	46c2      	mov	sl, r8
 800e854:	4b48      	ldr	r3, [pc, #288]	; (800e978 <xTaskResumeAll.part.0+0x15c>)
 800e856:	f8df e13c 	ldr.w	lr, [pc, #316]	; 800e994 <xTaskResumeAll.part.0+0x178>
 800e85a:	4d48      	ldr	r5, [pc, #288]	; (800e97c <xTaskResumeAll.part.0+0x160>)
 800e85c:	9301      	str	r3, [sp, #4]
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800e85e:	f8dc 300c 	ldr.w	r3, [ip, #12]
 800e862:	68db      	ldr	r3, [r3, #12]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800e864:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e866:	e9d3 0107 	ldrd	r0, r1, [r3, #28]
 800e86a:	6081      	str	r1, [r0, #8]
 800e86c:	6048      	str	r0, [r1, #4]
 800e86e:	6850      	ldr	r0, [r2, #4]
 800e870:	f103 0418 	add.w	r4, r3, #24
 800e874:	42a0      	cmp	r0, r4
 800e876:	bf08      	it	eq
 800e878:	6051      	streq	r1, [r2, #4]
 800e87a:	6811      	ldr	r1, [r2, #0]
 800e87c:	f8c3 a028 	str.w	sl, [r3, #40]	; 0x28
 800e880:	3901      	subs	r1, #1
 800e882:	6011      	str	r1, [r2, #0]
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800e884:	6958      	ldr	r0, [r3, #20]
 800e886:	e9d3 2102 	ldrd	r2, r1, [r3, #8]
 800e88a:	6091      	str	r1, [r2, #8]
 800e88c:	604a      	str	r2, [r1, #4]
 800e88e:	6842      	ldr	r2, [r0, #4]
 800e890:	1d1e      	adds	r6, r3, #4
 800e892:	42b2      	cmp	r2, r6
 800e894:	bf08      	it	eq
 800e896:	6041      	streq	r1, [r0, #4]
 800e898:	6801      	ldr	r1, [r0, #0]
                        prvAddTaskToReadyList( pxTCB );
 800e89a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800e89c:	3901      	subs	r1, #1
 800e89e:	6001      	str	r1, [r0, #0]
                        prvAddTaskToReadyList( pxTCB );
 800e8a0:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 800e8a4:	f8de 9000 	ldr.w	r9, [lr]
 800e8a8:	eb05 0880 	add.w	r8, r5, r0, lsl #2
 800e8ac:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e8b0:	fa0b f402 	lsl.w	r4, fp, r2
 800e8b4:	ea44 0409 	orr.w	r4, r4, r9
 800e8b8:	f8ce 4000 	str.w	r4, [lr]
 800e8bc:	688c      	ldr	r4, [r1, #8]
 800e8be:	6099      	str	r1, [r3, #8]
 800e8c0:	60dc      	str	r4, [r3, #12]
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e8c2:	4c2f      	ldr	r4, [pc, #188]	; (800e980 <xTaskResumeAll.part.0+0x164>)
 800e8c4:	6824      	ldr	r4, [r4, #0]
 800e8c6:	f8d4 902c 	ldr.w	r9, [r4, #44]	; 0x2c
                        prvAddTaskToReadyList( pxTCB );
 800e8ca:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e8ce:	454a      	cmp	r2, r9
                        prvAddTaskToReadyList( pxTCB );
 800e8d0:	f104 0401 	add.w	r4, r4, #1
 800e8d4:	9400      	str	r4, [sp, #0]
 800e8d6:	688c      	ldr	r4, [r1, #8]
 800e8d8:	6066      	str	r6, [r4, #4]
 800e8da:	608e      	str	r6, [r1, #8]
 800e8dc:	f8c3 8014 	str.w	r8, [r3, #20]
 800e8e0:	9b00      	ldr	r3, [sp, #0]
 800e8e2:	f845 3020 	str.w	r3, [r5, r0, lsl #2]
                                xYieldPendings[ xCoreID ] = pdTRUE;
 800e8e6:	bf84      	itt	hi
 800e8e8:	9b01      	ldrhi	r3, [sp, #4]
 800e8ea:	f8c3 b000 	strhi.w	fp, [r3]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e8ee:	f8dc 3000 	ldr.w	r3, [ip]
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	d1b3      	bne.n	800e85e <xTaskResumeAll.part.0+0x42>
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e8f6:	4b23      	ldr	r3, [pc, #140]	; (800e984 <xTaskResumeAll.part.0+0x168>)
 800e8f8:	681a      	ldr	r2, [r3, #0]
 800e8fa:	6812      	ldr	r2, [r2, #0]
 800e8fc:	2a00      	cmp	r2, #0
 800e8fe:	d02f      	beq.n	800e960 <xTaskResumeAll.part.0+0x144>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800e900:	681a      	ldr	r2, [r3, #0]
 800e902:	4b21      	ldr	r3, [pc, #132]	; (800e988 <xTaskResumeAll.part.0+0x16c>)
 800e904:	68d2      	ldr	r2, [r2, #12]
 800e906:	6812      	ldr	r2, [r2, #0]
 800e908:	601a      	str	r2, [r3, #0]
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e90a:	4d20      	ldr	r5, [pc, #128]	; (800e98c <xTaskResumeAll.part.0+0x170>)
 800e90c:	682c      	ldr	r4, [r5, #0]
                        if( xPendedCounts > ( TickType_t ) 0U )
 800e90e:	b1a4      	cbz	r4, 800e93a <xTaskResumeAll.part.0+0x11e>
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 800e910:	2601      	movs	r6, #1
 800e912:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800e916:	e006      	b.n	800e926 <xTaskResumeAll.part.0+0x10a>
 800e918:	f7ff fea8 	bl	800e66c <xTaskIncrementTick.part.0>
                                if( xTaskIncrementTick() != pdFALSE )
 800e91c:	b108      	cbz	r0, 800e922 <xTaskResumeAll.part.0+0x106>
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 800e91e:	f8c8 6000 	str.w	r6, [r8]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 800e922:	3c01      	subs	r4, #1
 800e924:	d008      	beq.n	800e938 <xTaskResumeAll.part.0+0x11c>
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800e926:	683b      	ldr	r3, [r7, #0]
 800e928:	2b00      	cmp	r3, #0
 800e92a:	d0f5      	beq.n	800e918 <xTaskResumeAll.part.0+0xfc>
        xPendedTicks += 1U;
 800e92c:	682b      	ldr	r3, [r5, #0]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 800e92e:	3c01      	subs	r4, #1
        xPendedTicks += 1U;
 800e930:	f103 0301 	add.w	r3, r3, #1
 800e934:	602b      	str	r3, [r5, #0]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 800e936:	d1f6      	bne.n	800e926 <xTaskResumeAll.part.0+0x10a>
                            xPendedTicks = 0;
 800e938:	602c      	str	r4, [r5, #0]
                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 800e93a:	9b01      	ldr	r3, [sp, #4]
 800e93c:	681b      	ldr	r3, [r3, #0]
 800e93e:	b13b      	cbz	r3, 800e950 <xTaskResumeAll.part.0+0x134>
                            xAlreadyYielded = pdTRUE;
 800e940:	2001      	movs	r0, #1
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 800e942:	4b0f      	ldr	r3, [pc, #60]	; (800e980 <xTaskResumeAll.part.0+0x164>)
                            xAlreadyYielded = pdTRUE;
 800e944:	9000      	str	r0, [sp, #0]
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	f7f4 fd5e 	bl	8003408 <vPortYield>
 800e94c:	9800      	ldr	r0, [sp, #0]
 800e94e:	e000      	b.n	800e952 <xTaskResumeAll.part.0+0x136>
    BaseType_t xAlreadyYielded = pdFALSE;
 800e950:	2000      	movs	r0, #0
 800e952:	9000      	str	r0, [sp, #0]
        taskEXIT_CRITICAL();
 800e954:	f7f4 fd72 	bl	800343c <vPortExitCritical>
}
 800e958:	9800      	ldr	r0, [sp, #0]
 800e95a:	b003      	add	sp, #12
 800e95c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        xNextTaskUnblockTime = portMAX_DELAY;
 800e960:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e964:	4b08      	ldr	r3, [pc, #32]	; (800e988 <xTaskResumeAll.part.0+0x16c>)
 800e966:	601a      	str	r2, [r3, #0]
 800e968:	e7cf      	b.n	800e90a <xTaskResumeAll.part.0+0xee>
 800e96a:	4b03      	ldr	r3, [pc, #12]	; (800e978 <xTaskResumeAll.part.0+0x15c>)
 800e96c:	9301      	str	r3, [sp, #4]
 800e96e:	e7cc      	b.n	800e90a <xTaskResumeAll.part.0+0xee>
 800e970:	2000aaa4 	.word	0x2000aaa4
 800e974:	2000a89c 	.word	0x2000a89c
 800e978:	2000ade4 	.word	0x2000ade4
 800e97c:	2000a7d4 	.word	0x2000a7d4
 800e980:	2000a7c8 	.word	0x2000a7c8
 800e984:	2000a7cc 	.word	0x2000a7cc
 800e988:	2000ad38 	.word	0x2000ad38
 800e98c:	2000ad40 	.word	0x2000ad40
 800e990:	2000ad44 	.word	0x2000ad44
 800e994:	2000acac 	.word	0x2000acac

0800e998 <xTaskCreateStatic>:
    {
 800e998:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
        TaskHandle_t xReturn = NULL;
 800e99c:	2700      	movs	r7, #0
    {
 800e99e:	b087      	sub	sp, #28
 800e9a0:	4698      	mov	r8, r3
        configASSERT( puxStackBuffer != NULL );
 800e9a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    {
 800e9a4:	9e10      	ldr	r6, [sp, #64]	; 0x40
        TaskHandle_t xReturn = NULL;
 800e9a6:	9704      	str	r7, [sp, #16]
        configASSERT( puxStackBuffer != NULL );
 800e9a8:	b33b      	cbz	r3, 800e9fa <xTaskCreateStatic+0x62>
        configASSERT( pxTaskBuffer != NULL );
 800e9aa:	b34e      	cbz	r6, 800ea00 <xTaskCreateStatic+0x68>
 800e9ac:	4691      	mov	r9, r2
            volatile size_t xSize = sizeof( StaticTask_t );
 800e9ae:	225c      	movs	r2, #92	; 0x5c
 800e9b0:	9205      	str	r2, [sp, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 800e9b2:	9a05      	ldr	r2, [sp, #20]
 800e9b4:	2a5c      	cmp	r2, #92	; 0x5c
 800e9b6:	d002      	beq.n	800e9be <xTaskCreateStatic+0x26>
 800e9b8:	f7f4 fe88 	bl	80036cc <ulSetInterruptMask>
 800e9bc:	e7fe      	b.n	800e9bc <xTaskCreateStatic+0x24>
            ( void ) xSize; /* Prevent unused variable warning when configASSERT() is not used. */
 800e9be:	4604      	mov	r4, r0
 800e9c0:	460d      	mov	r5, r1
 800e9c2:	9805      	ldr	r0, [sp, #20]
            ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800e9c4:	4639      	mov	r1, r7
 800e9c6:	4630      	mov	r0, r6
 800e9c8:	f003 fcc2 	bl	8012350 <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e9cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e9ce:	4620      	mov	r0, r4
 800e9d0:	9c0e      	ldr	r4, [sp, #56]	; 0x38
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e9d2:	6333      	str	r3, [r6, #48]	; 0x30
            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e9d4:	9400      	str	r4, [sp, #0]
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e9d6:	2402      	movs	r4, #2
            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e9d8:	9602      	str	r6, [sp, #8]
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e9da:	f886 4059 	strb.w	r4, [r6, #89]	; 0x59
            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e9de:	ac04      	add	r4, sp, #16
 800e9e0:	4643      	mov	r3, r8
 800e9e2:	464a      	mov	r2, r9
 800e9e4:	4629      	mov	r1, r5
 800e9e6:	9401      	str	r4, [sp, #4]
 800e9e8:	f7ff fdba 	bl	800e560 <prvInitialiseNewTask.constprop.0>
            prvAddNewTaskToReadyList( pxNewTCB );
 800e9ec:	4630      	mov	r0, r6
 800e9ee:	f7ff fc7d 	bl	800e2ec <prvAddNewTaskToReadyList>
    }
 800e9f2:	9804      	ldr	r0, [sp, #16]
 800e9f4:	b007      	add	sp, #28
 800e9f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        configASSERT( puxStackBuffer != NULL );
 800e9fa:	f7f4 fe67 	bl	80036cc <ulSetInterruptMask>
 800e9fe:	e7fe      	b.n	800e9fe <xTaskCreateStatic+0x66>
        configASSERT( pxTaskBuffer != NULL );
 800ea00:	f7f4 fe64 	bl	80036cc <ulSetInterruptMask>
 800ea04:	e7fe      	b.n	800ea04 <xTaskCreateStatic+0x6c>
 800ea06:	bf00      	nop

0800ea08 <xTaskCreate>:
    {
 800ea08:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ea0c:	4607      	mov	r7, r0
 800ea0e:	b085      	sub	sp, #20
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 800ea10:	0090      	lsls	r0, r2, #2
    {
 800ea12:	4616      	mov	r6, r2
 800ea14:	4688      	mov	r8, r1
 800ea16:	4699      	mov	r9, r3
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 800ea18:	f7f3 faa4 	bl	8001f64 <pvPortMalloc>
            if( pxStack != NULL )
 800ea1c:	b1e0      	cbz	r0, 800ea58 <xTaskCreate+0x50>
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 800ea1e:	4604      	mov	r4, r0
 800ea20:	205c      	movs	r0, #92	; 0x5c
 800ea22:	f7f3 fa9f 	bl	8001f64 <pvPortMalloc>
                if( pxNewTCB != NULL )
 800ea26:	4605      	mov	r5, r0
 800ea28:	b1d8      	cbz	r0, 800ea62 <xTaskCreate+0x5a>
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800ea2a:	225c      	movs	r2, #92	; 0x5c
 800ea2c:	2100      	movs	r1, #0
 800ea2e:	f003 fc8f 	bl	8012350 <memset>
                    pxNewTCB->pxStack = pxStack;
 800ea32:	632c      	str	r4, [r5, #48]	; 0x30
            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ea34:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800ea36:	464b      	mov	r3, r9
 800ea38:	9401      	str	r4, [sp, #4]
 800ea3a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800ea3c:	4632      	mov	r2, r6
 800ea3e:	4641      	mov	r1, r8
 800ea40:	4638      	mov	r0, r7
 800ea42:	9502      	str	r5, [sp, #8]
 800ea44:	9400      	str	r4, [sp, #0]
 800ea46:	f7ff fd8b 	bl	800e560 <prvInitialiseNewTask.constprop.0>
            prvAddNewTaskToReadyList( pxNewTCB );
 800ea4a:	4628      	mov	r0, r5
 800ea4c:	f7ff fc4e 	bl	800e2ec <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800ea50:	2001      	movs	r0, #1
    }
 800ea52:	b005      	add	sp, #20
 800ea54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ea58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    }
 800ea5c:	b005      	add	sp, #20
 800ea5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
                    vPortFreeStack( pxStack );
 800ea62:	4620      	mov	r0, r4
 800ea64:	f7f3 fb30 	bl	80020c8 <vPortFree>
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ea68:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    }
 800ea6c:	b005      	add	sp, #20
 800ea6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ea72:	bf00      	nop

0800ea74 <vTaskDelete>:
    {
 800ea74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea76:	4604      	mov	r4, r0
            pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800ea78:	4e3a      	ldr	r6, [pc, #232]	; (800eb64 <vTaskDelete+0xf0>)
        taskENTER_CRITICAL();
 800ea7a:	f7f4 fcd1 	bl	8003420 <vPortEnterCritical>
            pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800ea7e:	2c00      	cmp	r4, #0
 800ea80:	d05f      	beq.n	800eb42 <vTaskDelete+0xce>
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ea82:	1d27      	adds	r7, r4, #4
 800ea84:	4638      	mov	r0, r7
 800ea86:	f7f3 fbe3 	bl	8002250 <uxListRemove>
 800ea8a:	b938      	cbnz	r0, 800ea9c <vTaskDelete+0x28>
                taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ea8c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800ea8e:	4a36      	ldr	r2, [pc, #216]	; (800eb68 <vTaskDelete+0xf4>)
 800ea90:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800ea94:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800ea98:	2a00      	cmp	r2, #0
 800ea9a:	d03d      	beq.n	800eb18 <vTaskDelete+0xa4>
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ea9c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800ea9e:	b11b      	cbz	r3, 800eaa8 <vTaskDelete+0x34>
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800eaa0:	f104 0018 	add.w	r0, r4, #24
 800eaa4:	f7f3 fbd4 	bl	8002250 <uxListRemove>
            uxTaskNumber++;
 800eaa8:	4a30      	ldr	r2, [pc, #192]	; (800eb6c <vTaskDelete+0xf8>)
            if( ( xSchedulerRunning != pdFALSE ) && ( xTaskIsRunningOrYielding != pdFALSE ) )
 800eaaa:	4d31      	ldr	r5, [pc, #196]	; (800eb70 <vTaskDelete+0xfc>)
            uxTaskNumber++;
 800eaac:	6813      	ldr	r3, [r2, #0]
 800eaae:	3301      	adds	r3, #1
 800eab0:	6013      	str	r3, [r2, #0]
            xTaskIsRunningOrYielding = taskTASK_IS_RUNNING_OR_SCHEDULED_TO_YIELD( pxTCB );
 800eab2:	6833      	ldr	r3, [r6, #0]
 800eab4:	42a3      	cmp	r3, r4
            if( ( xSchedulerRunning != pdFALSE ) && ( xTaskIsRunningOrYielding != pdFALSE ) )
 800eab6:	682b      	ldr	r3, [r5, #0]
            xTaskIsRunningOrYielding = taskTASK_IS_RUNNING_OR_SCHEDULED_TO_YIELD( pxTCB );
 800eab8:	d036      	beq.n	800eb28 <vTaskDelete+0xb4>
                --uxCurrentNumberOfTasks;
 800eaba:	4a2e      	ldr	r2, [pc, #184]	; (800eb74 <vTaskDelete+0x100>)
 800eabc:	6813      	ldr	r3, [r2, #0]
 800eabe:	3b01      	subs	r3, #1
 800eac0:	6013      	str	r3, [r2, #0]
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800eac2:	4b2d      	ldr	r3, [pc, #180]	; (800eb78 <vTaskDelete+0x104>)
 800eac4:	681a      	ldr	r2, [r3, #0]
 800eac6:	6812      	ldr	r2, [r2, #0]
 800eac8:	b182      	cbz	r2, 800eaec <vTaskDelete+0x78>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800eaca:	681a      	ldr	r2, [r3, #0]
 800eacc:	4b2b      	ldr	r3, [pc, #172]	; (800eb7c <vTaskDelete+0x108>)
 800eace:	68d2      	ldr	r2, [r2, #12]
 800ead0:	6812      	ldr	r2, [r2, #0]
 800ead2:	601a      	str	r2, [r3, #0]
        taskEXIT_CRITICAL();
 800ead4:	f7f4 fcb2 	bl	800343c <vPortExitCritical>
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ead8:	f894 3059 	ldrb.w	r3, [r4, #89]	; 0x59
 800eadc:	b183      	cbz	r3, 800eb00 <vTaskDelete+0x8c>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800eade:	2b01      	cmp	r3, #1
 800eae0:	d037      	beq.n	800eb52 <vTaskDelete+0xde>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 800eae2:	2b02      	cmp	r3, #2
 800eae4:	d012      	beq.n	800eb0c <vTaskDelete+0x98>
 800eae6:	f7f4 fdf1 	bl	80036cc <ulSetInterruptMask>
 800eaea:	e7fe      	b.n	800eaea <vTaskDelete+0x76>
        xNextTaskUnblockTime = portMAX_DELAY;
 800eaec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800eaf0:	4b22      	ldr	r3, [pc, #136]	; (800eb7c <vTaskDelete+0x108>)
 800eaf2:	601a      	str	r2, [r3, #0]
        taskEXIT_CRITICAL();
 800eaf4:	f7f4 fca2 	bl	800343c <vPortExitCritical>
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800eaf8:	f894 3059 	ldrb.w	r3, [r4, #89]	; 0x59
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d1ee      	bne.n	800eade <vTaskDelete+0x6a>
                vPortFreeStack( pxTCB->pxStack );
 800eb00:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800eb02:	f7f3 fae1 	bl	80020c8 <vPortFree>
                vPortFree( pxTCB );
 800eb06:	4620      	mov	r0, r4
 800eb08:	f7f3 fade 	bl	80020c8 <vPortFree>
            if( xSchedulerRunning != pdFALSE )
 800eb0c:	682b      	ldr	r3, [r5, #0]
 800eb0e:	b113      	cbz	r3, 800eb16 <vTaskDelete+0xa2>
                if( pxTCB == pxCurrentTCB )
 800eb10:	6833      	ldr	r3, [r6, #0]
 800eb12:	42a3      	cmp	r3, r4
 800eb14:	d017      	beq.n	800eb46 <vTaskDelete+0xd2>
    }
 800eb16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800eb18:	2201      	movs	r2, #1
 800eb1a:	4919      	ldr	r1, [pc, #100]	; (800eb80 <vTaskDelete+0x10c>)
 800eb1c:	409a      	lsls	r2, r3
 800eb1e:	680b      	ldr	r3, [r1, #0]
 800eb20:	ea23 0302 	bic.w	r3, r3, r2
 800eb24:	600b      	str	r3, [r1, #0]
 800eb26:	e7b9      	b.n	800ea9c <vTaskDelete+0x28>
            if( ( xSchedulerRunning != pdFALSE ) && ( xTaskIsRunningOrYielding != pdFALSE ) )
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d0c6      	beq.n	800eaba <vTaskDelete+0x46>
                vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800eb2c:	4639      	mov	r1, r7
 800eb2e:	4815      	ldr	r0, [pc, #84]	; (800eb84 <vTaskDelete+0x110>)
 800eb30:	f7f3 fb66 	bl	8002200 <vListInsertEnd>
                ++uxDeletedTasksWaitingCleanUp;
 800eb34:	4a14      	ldr	r2, [pc, #80]	; (800eb88 <vTaskDelete+0x114>)
 800eb36:	6813      	ldr	r3, [r2, #0]
 800eb38:	3301      	adds	r3, #1
 800eb3a:	6013      	str	r3, [r2, #0]
        taskEXIT_CRITICAL();
 800eb3c:	f7f4 fc7e 	bl	800343c <vPortExitCritical>
        if( xDeleteTCBInIdleTask != pdTRUE )
 800eb40:	e7e4      	b.n	800eb0c <vTaskDelete+0x98>
            pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800eb42:	6834      	ldr	r4, [r6, #0]
 800eb44:	e79d      	b.n	800ea82 <vTaskDelete+0xe>
                    configASSERT( uxSchedulerSuspended == 0 );
 800eb46:	4b11      	ldr	r3, [pc, #68]	; (800eb8c <vTaskDelete+0x118>)
 800eb48:	681b      	ldr	r3, [r3, #0]
 800eb4a:	b133      	cbz	r3, 800eb5a <vTaskDelete+0xe6>
 800eb4c:	f7f4 fdbe 	bl	80036cc <ulSetInterruptMask>
 800eb50:	e7fe      	b.n	800eb50 <vTaskDelete+0xdc>
                vPortFree( pxTCB );
 800eb52:	4620      	mov	r0, r4
 800eb54:	f7f3 fab8 	bl	80020c8 <vPortFree>
 800eb58:	e7d8      	b.n	800eb0c <vTaskDelete+0x98>
    }
 800eb5a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
                    taskYIELD_WITHIN_API();
 800eb5e:	f7f4 bc53 	b.w	8003408 <vPortYield>
 800eb62:	bf00      	nop
 800eb64:	2000a7c8 	.word	0x2000a7c8
 800eb68:	2000a7d4 	.word	0x2000a7d4
 800eb6c:	2000aaa8 	.word	0x2000aaa8
 800eb70:	2000ad58 	.word	0x2000ad58
 800eb74:	2000a89c 	.word	0x2000a89c
 800eb78:	2000a7cc 	.word	0x2000a7cc
 800eb7c:	2000ad38 	.word	0x2000ad38
 800eb80:	2000acac 	.word	0x2000acac
 800eb84:	2000ad70 	.word	0x2000ad70
 800eb88:	2000a8a0 	.word	0x2000a8a0
 800eb8c:	2000aaa4 	.word	0x2000aaa4

0800eb90 <vTaskDelay>:
        if( xTicksToDelay > ( TickType_t ) 0U )
 800eb90:	b1e0      	cbz	r0, 800ebcc <vTaskDelay+0x3c>
    {
 800eb92:	b510      	push	{r4, lr}
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 800eb94:	4c0e      	ldr	r4, [pc, #56]	; (800ebd0 <vTaskDelay+0x40>)
 800eb96:	6823      	ldr	r3, [r4, #0]
 800eb98:	3301      	adds	r3, #1
 800eb9a:	6023      	str	r3, [r4, #0]
                configASSERT( uxSchedulerSuspended == 1U );
 800eb9c:	6823      	ldr	r3, [r4, #0]
 800eb9e:	2b01      	cmp	r3, #1
 800eba0:	d002      	beq.n	800eba8 <vTaskDelay+0x18>
 800eba2:	f7f4 fd93 	bl	80036cc <ulSetInterruptMask>
 800eba6:	e7fe      	b.n	800eba6 <vTaskDelay+0x16>
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800eba8:	2100      	movs	r1, #0
 800ebaa:	f7ff fc3b 	bl	800e424 <prvAddCurrentTaskToDelayedList>
        taskENTER_CRITICAL();
 800ebae:	f7f4 fc37 	bl	8003420 <vPortEnterCritical>
            configASSERT( uxSchedulerSuspended != 0U );
 800ebb2:	6823      	ldr	r3, [r4, #0]
 800ebb4:	b11b      	cbz	r3, 800ebbe <vTaskDelay+0x2e>
 800ebb6:	f7ff fe31 	bl	800e81c <xTaskResumeAll.part.0>
        if( xAlreadyYielded == pdFALSE )
 800ebba:	b118      	cbz	r0, 800ebc4 <vTaskDelay+0x34>
    }
 800ebbc:	bd10      	pop	{r4, pc}
            configASSERT( uxSchedulerSuspended != 0U );
 800ebbe:	f7f4 fd85 	bl	80036cc <ulSetInterruptMask>
 800ebc2:	e7fe      	b.n	800ebc2 <vTaskDelay+0x32>
    }
 800ebc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            taskYIELD_WITHIN_API();
 800ebc8:	f7f4 bc1e 	b.w	8003408 <vPortYield>
 800ebcc:	f7f4 bc1c 	b.w	8003408 <vPortYield>
 800ebd0:	2000aaa4 	.word	0x2000aaa4

0800ebd4 <vTaskStartScheduler>:
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 800ebd4:	2149      	movs	r1, #73	; 0x49
{
 800ebd6:	b530      	push	{r4, r5, lr}
 800ebd8:	4a19      	ldr	r2, [pc, #100]	; (800ec40 <vTaskStartScheduler+0x6c>)
 800ebda:	b089      	sub	sp, #36	; 0x24
 800ebdc:	f10d 0311 	add.w	r3, sp, #17
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 800ebe0:	f88d 1010 	strb.w	r1, [sp, #16]
 800ebe4:	f812 4f01 	ldrb.w	r4, [r2, #1]!
 800ebe8:	f803 4b01 	strb.w	r4, [r3], #1
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 800ebec:	2c00      	cmp	r4, #0
 800ebee:	d1f9      	bne.n	800ebe4 <vTaskStartScheduler+0x10>
            xIdleTaskHandles[ xCoreID ] = xTaskCreateStatic( pxIdleTaskFunction,
 800ebf0:	4814      	ldr	r0, [pc, #80]	; (800ec44 <vTaskStartScheduler+0x70>)
 800ebf2:	4915      	ldr	r1, [pc, #84]	; (800ec48 <vTaskStartScheduler+0x74>)
 800ebf4:	4623      	mov	r3, r4
 800ebf6:	e9cd 1001 	strd	r1, r0, [sp, #4]
 800ebfa:	2280      	movs	r2, #128	; 0x80
 800ebfc:	4813      	ldr	r0, [pc, #76]	; (800ec4c <vTaskStartScheduler+0x78>)
 800ebfe:	9400      	str	r4, [sp, #0]
 800ec00:	a904      	add	r1, sp, #16
 800ec02:	f7ff fec9 	bl	800e998 <xTaskCreateStatic>
 800ec06:	4b12      	ldr	r3, [pc, #72]	; (800ec50 <vTaskStartScheduler+0x7c>)
 800ec08:	6018      	str	r0, [r3, #0]
            if( xIdleTaskHandles[ xCoreID ] != NULL )
 800ec0a:	b180      	cbz	r0, 800ec2e <vTaskStartScheduler+0x5a>
            xReturn = xTimerCreateTimerTask();
 800ec0c:	f000 fc30 	bl	800f470 <xTimerCreateTimerTask>
    if( xReturn == pdPASS )
 800ec10:	2801      	cmp	r0, #1
            xReturn = xTimerCreateTimerTask();
 800ec12:	4605      	mov	r5, r0
    if( xReturn == pdPASS )
 800ec14:	d10f      	bne.n	800ec36 <vTaskStartScheduler+0x62>
        portDISABLE_INTERRUPTS();
 800ec16:	f7f4 fd59 	bl	80036cc <ulSetInterruptMask>
        xNextTaskUnblockTime = portMAX_DELAY;
 800ec1a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ec1e:	490d      	ldr	r1, [pc, #52]	; (800ec54 <vTaskStartScheduler+0x80>)
        xSchedulerRunning = pdTRUE;
 800ec20:	4a0d      	ldr	r2, [pc, #52]	; (800ec58 <vTaskStartScheduler+0x84>)
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ec22:	4b0e      	ldr	r3, [pc, #56]	; (800ec5c <vTaskStartScheduler+0x88>)
        xNextTaskUnblockTime = portMAX_DELAY;
 800ec24:	6008      	str	r0, [r1, #0]
        xSchedulerRunning = pdTRUE;
 800ec26:	6015      	str	r5, [r2, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ec28:	601c      	str	r4, [r3, #0]
        ( void ) xPortStartScheduler();
 800ec2a:	f7f4 fc87 	bl	800353c <xPortStartScheduler>
    ( void ) uxTopUsedPriority;
 800ec2e:	4b0c      	ldr	r3, [pc, #48]	; (800ec60 <vTaskStartScheduler+0x8c>)
 800ec30:	681b      	ldr	r3, [r3, #0]
}
 800ec32:	b009      	add	sp, #36	; 0x24
 800ec34:	bd30      	pop	{r4, r5, pc}
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ec36:	3501      	adds	r5, #1
 800ec38:	d1f9      	bne.n	800ec2e <vTaskStartScheduler+0x5a>
 800ec3a:	f7f4 fd47 	bl	80036cc <ulSetInterruptMask>
 800ec3e:	e7fe      	b.n	800ec3e <vTaskStartScheduler+0x6a>
 800ec40:	08018d40 	.word	0x08018d40
 800ec44:	2000acdc 	.word	0x2000acdc
 800ec48:	2000a8a4 	.word	0x2000a8a4
 800ec4c:	0800e655 	.word	0x0800e655
 800ec50:	2000acd8 	.word	0x2000acd8
 800ec54:	2000ad38 	.word	0x2000ad38
 800ec58:	2000ad58 	.word	0x2000ad58
 800ec5c:	2000ad84 	.word	0x2000ad84
 800ec60:	200001e8 	.word	0x200001e8

0800ec64 <vTaskSuspendAll>:
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 800ec64:	4a02      	ldr	r2, [pc, #8]	; (800ec70 <vTaskSuspendAll+0xc>)
 800ec66:	6813      	ldr	r3, [r2, #0]
 800ec68:	3301      	adds	r3, #1
 800ec6a:	6013      	str	r3, [r2, #0]
}
 800ec6c:	4770      	bx	lr
 800ec6e:	bf00      	nop
 800ec70:	2000aaa4 	.word	0x2000aaa4

0800ec74 <xTaskResumeAll>:
{
 800ec74:	b508      	push	{r3, lr}
        taskENTER_CRITICAL();
 800ec76:	f7f4 fbd3 	bl	8003420 <vPortEnterCritical>
            configASSERT( uxSchedulerSuspended != 0U );
 800ec7a:	4b05      	ldr	r3, [pc, #20]	; (800ec90 <xTaskResumeAll+0x1c>)
 800ec7c:	681b      	ldr	r3, [r3, #0]
 800ec7e:	b11b      	cbz	r3, 800ec88 <xTaskResumeAll+0x14>
}
 800ec80:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800ec84:	f7ff bdca 	b.w	800e81c <xTaskResumeAll.part.0>
            configASSERT( uxSchedulerSuspended != 0U );
 800ec88:	f7f4 fd20 	bl	80036cc <ulSetInterruptMask>
 800ec8c:	e7fe      	b.n	800ec8c <xTaskResumeAll+0x18>
 800ec8e:	bf00      	nop
 800ec90:	2000aaa4 	.word	0x2000aaa4

0800ec94 <xTaskGetTickCount>:
        xTicks = xTickCount;
 800ec94:	4b01      	ldr	r3, [pc, #4]	; (800ec9c <xTaskGetTickCount+0x8>)
 800ec96:	6818      	ldr	r0, [r3, #0]
}
 800ec98:	4770      	bx	lr
 800ec9a:	bf00      	nop
 800ec9c:	2000ad84 	.word	0x2000ad84

0800eca0 <uxTaskGetNumberOfTasks>:
    return uxCurrentNumberOfTasks;
 800eca0:	4b01      	ldr	r3, [pc, #4]	; (800eca8 <uxTaskGetNumberOfTasks+0x8>)
 800eca2:	6818      	ldr	r0, [r3, #0]
}
 800eca4:	4770      	bx	lr
 800eca6:	bf00      	nop
 800eca8:	2000a89c 	.word	0x2000a89c

0800ecac <xTaskIncrementTick>:
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800ecac:	4b05      	ldr	r3, [pc, #20]	; (800ecc4 <xTaskIncrementTick+0x18>)
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	b90b      	cbnz	r3, 800ecb6 <xTaskIncrementTick+0xa>
 800ecb2:	f7ff bcdb 	b.w	800e66c <xTaskIncrementTick.part.0>
        xPendedTicks += 1U;
 800ecb6:	4a04      	ldr	r2, [pc, #16]	; (800ecc8 <xTaskIncrementTick+0x1c>)
}
 800ecb8:	2000      	movs	r0, #0
        xPendedTicks += 1U;
 800ecba:	6813      	ldr	r3, [r2, #0]
 800ecbc:	3301      	adds	r3, #1
 800ecbe:	6013      	str	r3, [r2, #0]
}
 800ecc0:	4770      	bx	lr
 800ecc2:	bf00      	nop
 800ecc4:	2000aaa4 	.word	0x2000aaa4
 800ecc8:	2000ad40 	.word	0x2000ad40

0800eccc <vTaskSwitchContext>:
        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 800eccc:	4b04      	ldr	r3, [pc, #16]	; (800ece0 <vTaskSwitchContext+0x14>)
 800ecce:	681b      	ldr	r3, [r3, #0]
 800ecd0:	b11b      	cbz	r3, 800ecda <vTaskSwitchContext+0xe>
            xYieldPendings[ 0 ] = pdTRUE;
 800ecd2:	2201      	movs	r2, #1
 800ecd4:	4b03      	ldr	r3, [pc, #12]	; (800ece4 <vTaskSwitchContext+0x18>)
 800ecd6:	601a      	str	r2, [r3, #0]
    }
 800ecd8:	4770      	bx	lr
 800ecda:	f7ff bbfd 	b.w	800e4d8 <vTaskSwitchContext.part.0>
 800ecde:	bf00      	nop
 800ece0:	2000aaa4 	.word	0x2000aaa4
 800ece4:	2000ade4 	.word	0x2000ade4

0800ece8 <vTaskPlaceOnEventList>:
{
 800ece8:	b510      	push	{r4, lr}
    configASSERT( pxEventList );
 800ecea:	b158      	cbz	r0, 800ed04 <vTaskPlaceOnEventList+0x1c>
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ecec:	460c      	mov	r4, r1
 800ecee:	4b07      	ldr	r3, [pc, #28]	; (800ed0c <vTaskPlaceOnEventList+0x24>)
 800ecf0:	6819      	ldr	r1, [r3, #0]
 800ecf2:	3118      	adds	r1, #24
 800ecf4:	f7f3 fa94 	bl	8002220 <vListInsert>
    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ecf8:	4620      	mov	r0, r4
}
 800ecfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ecfe:	2101      	movs	r1, #1
 800ed00:	f7ff bb90 	b.w	800e424 <prvAddCurrentTaskToDelayedList>
    configASSERT( pxEventList );
 800ed04:	f7f4 fce2 	bl	80036cc <ulSetInterruptMask>
 800ed08:	e7fe      	b.n	800ed08 <vTaskPlaceOnEventList+0x20>
 800ed0a:	bf00      	nop
 800ed0c:	2000a7c8 	.word	0x2000a7c8

0800ed10 <vTaskPlaceOnEventListRestricted>:
    {
 800ed10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        configASSERT( pxEventList );
 800ed12:	4603      	mov	r3, r0
 800ed14:	b1f8      	cbz	r0, 800ed56 <vTaskPlaceOnEventListRestricted+0x46>
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ed16:	4c11      	ldr	r4, [pc, #68]	; (800ed5c <vTaskPlaceOnEventListRestricted+0x4c>)
 800ed18:	685d      	ldr	r5, [r3, #4]
 800ed1a:	4608      	mov	r0, r1
            xTicksToWait = portMAX_DELAY;
 800ed1c:	2a00      	cmp	r2, #0
 800ed1e:	4611      	mov	r1, r2
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ed20:	6822      	ldr	r2, [r4, #0]
 800ed22:	68ae      	ldr	r6, [r5, #8]
 800ed24:	61d5      	str	r5, [r2, #28]
 800ed26:	6822      	ldr	r2, [r4, #0]
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ed28:	bf18      	it	ne
 800ed2a:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ed2e:	6216      	str	r6, [r2, #32]
 800ed30:	6826      	ldr	r6, [r4, #0]
 800ed32:	6822      	ldr	r2, [r4, #0]
 800ed34:	6827      	ldr	r7, [r4, #0]
 800ed36:	f102 0418 	add.w	r4, r2, #24
 800ed3a:	681a      	ldr	r2, [r3, #0]
 800ed3c:	3618      	adds	r6, #24
 800ed3e:	f102 0c01 	add.w	ip, r2, #1
 800ed42:	68aa      	ldr	r2, [r5, #8]
 800ed44:	6056      	str	r6, [r2, #4]
 800ed46:	60ac      	str	r4, [r5, #8]
 800ed48:	62bb      	str	r3, [r7, #40]	; 0x28
 800ed4a:	f8c3 c000 	str.w	ip, [r3]
    }
 800ed4e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ed52:	f7ff bb67 	b.w	800e424 <prvAddCurrentTaskToDelayedList>
        configASSERT( pxEventList );
 800ed56:	f7f4 fcb9 	bl	80036cc <ulSetInterruptMask>
 800ed5a:	e7fe      	b.n	800ed5a <vTaskPlaceOnEventListRestricted+0x4a>
 800ed5c:	2000a7c8 	.word	0x2000a7c8

0800ed60 <xTaskRemoveFromEventList>:
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800ed60:	68c3      	ldr	r3, [r0, #12]
{
 800ed62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800ed66:	68db      	ldr	r3, [r3, #12]
    configASSERT( pxUnblockedTCB );
 800ed68:	2b00      	cmp	r3, #0
 800ed6a:	d05e      	beq.n	800ee2a <xTaskRemoveFromEventList+0xca>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800ed6c:	e9d3 4107 	ldrd	r4, r1, [r3, #28]
 800ed70:	2500      	movs	r5, #0
 800ed72:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ed74:	60a1      	str	r1, [r4, #8]
 800ed76:	604c      	str	r4, [r1, #4]
 800ed78:	6854      	ldr	r4, [r2, #4]
 800ed7a:	f103 0018 	add.w	r0, r3, #24
 800ed7e:	4284      	cmp	r4, r0
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800ed80:	4c2b      	ldr	r4, [pc, #172]	; (800ee30 <xTaskRemoveFromEventList+0xd0>)
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800ed82:	bf08      	it	eq
 800ed84:	6051      	streq	r1, [r2, #4]
 800ed86:	6811      	ldr	r1, [r2, #0]
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800ed88:	6824      	ldr	r4, [r4, #0]
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800ed8a:	3901      	subs	r1, #1
 800ed8c:	629d      	str	r5, [r3, #40]	; 0x28
 800ed8e:	6011      	str	r1, [r2, #0]
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800ed90:	b1bc      	cbz	r4, 800edc2 <xTaskRemoveFromEventList+0x62>
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ed92:	4928      	ldr	r1, [pc, #160]	; (800ee34 <xTaskRemoveFromEventList+0xd4>)
 800ed94:	684a      	ldr	r2, [r1, #4]
 800ed96:	6894      	ldr	r4, [r2, #8]
 800ed98:	e9c3 2407 	strd	r2, r4, [r3, #28]
 800ed9c:	6894      	ldr	r4, [r2, #8]
 800ed9e:	6060      	str	r0, [r4, #4]
 800eda0:	6090      	str	r0, [r2, #8]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800eda2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800eda4:	6299      	str	r1, [r3, #40]	; 0x28
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800eda6:	4b24      	ldr	r3, [pc, #144]	; (800ee38 <xTaskRemoveFromEventList+0xd8>)
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800eda8:	680c      	ldr	r4, [r1, #0]
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800edaa:	681b      	ldr	r3, [r3, #0]
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800edac:	3401      	adds	r4, #1
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800edae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800edb0:	600c      	str	r4, [r1, #0]
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800edb2:	4293      	cmp	r3, r2
 800edb4:	d236      	bcs.n	800ee24 <xTaskRemoveFromEventList+0xc4>
            xYieldPendings[ 0 ] = pdTRUE;
 800edb6:	2301      	movs	r3, #1
 800edb8:	4a20      	ldr	r2, [pc, #128]	; (800ee3c <xTaskRemoveFromEventList+0xdc>)
            xReturn = pdTRUE;
 800edba:	4618      	mov	r0, r3
            xYieldPendings[ 0 ] = pdTRUE;
 800edbc:	6013      	str	r3, [r2, #0]
}
 800edbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 800edc2:	6959      	ldr	r1, [r3, #20]
 800edc4:	e9d3 2002 	ldrd	r2, r0, [r3, #8]
 800edc8:	6090      	str	r0, [r2, #8]
 800edca:	68d8      	ldr	r0, [r3, #12]
 800edcc:	1d1f      	adds	r7, r3, #4
 800edce:	6042      	str	r2, [r0, #4]
 800edd0:	684a      	ldr	r2, [r1, #4]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800edd2:	4d1b      	ldr	r5, [pc, #108]	; (800ee40 <xTaskRemoveFromEventList+0xe0>)
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 800edd4:	42ba      	cmp	r2, r7
 800edd6:	bf08      	it	eq
 800edd8:	6048      	streq	r0, [r1, #4]
 800edda:	6808      	ldr	r0, [r1, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800eddc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 800edde:	3801      	subs	r0, #1
 800ede0:	6008      	str	r0, [r1, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800ede2:	2001      	movs	r0, #1
 800ede4:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800ede8:	eb05 0c81 	add.w	ip, r5, r1, lsl #2
 800edec:	f8dc 4004 	ldr.w	r4, [ip, #4]
 800edf0:	f8df e050 	ldr.w	lr, [pc, #80]	; 800ee44 <xTaskRemoveFromEventList+0xe4>
 800edf4:	68a6      	ldr	r6, [r4, #8]
 800edf6:	0089      	lsls	r1, r1, #2
 800edf8:	60de      	str	r6, [r3, #12]
 800edfa:	586e      	ldr	r6, [r5, r1]
 800edfc:	f8de 8000 	ldr.w	r8, [lr]
 800ee00:	4406      	add	r6, r0
 800ee02:	4090      	lsls	r0, r2
 800ee04:	ea40 0008 	orr.w	r0, r0, r8
 800ee08:	f8ce 0000 	str.w	r0, [lr]
 800ee0c:	68a0      	ldr	r0, [r4, #8]
 800ee0e:	609c      	str	r4, [r3, #8]
 800ee10:	6047      	str	r7, [r0, #4]
 800ee12:	60a7      	str	r7, [r4, #8]
 800ee14:	f8c3 c014 	str.w	ip, [r3, #20]
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ee18:	4b07      	ldr	r3, [pc, #28]	; (800ee38 <xTaskRemoveFromEventList+0xd8>)
        prvAddTaskToReadyList( pxUnblockedTCB );
 800ee1a:	506e      	str	r6, [r5, r1]
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee20:	4293      	cmp	r3, r2
 800ee22:	d3c8      	bcc.n	800edb6 <xTaskRemoveFromEventList+0x56>
            xReturn = pdFALSE;
 800ee24:	2000      	movs	r0, #0
}
 800ee26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    configASSERT( pxUnblockedTCB );
 800ee2a:	f7f4 fc4f 	bl	80036cc <ulSetInterruptMask>
 800ee2e:	e7fe      	b.n	800ee2e <xTaskRemoveFromEventList+0xce>
 800ee30:	2000aaa4 	.word	0x2000aaa4
 800ee34:	2000ad44 	.word	0x2000ad44
 800ee38:	2000a7c8 	.word	0x2000a7c8
 800ee3c:	2000ade4 	.word	0x2000ade4
 800ee40:	2000a7d4 	.word	0x2000a7d4
 800ee44:	2000acac 	.word	0x2000acac

0800ee48 <vTaskInternalSetTimeOutState>:
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ee48:	4a03      	ldr	r2, [pc, #12]	; (800ee58 <vTaskInternalSetTimeOutState+0x10>)
    pxTimeOut->xTimeOnEntering = xTickCount;
 800ee4a:	4b04      	ldr	r3, [pc, #16]	; (800ee5c <vTaskInternalSetTimeOutState+0x14>)
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ee4c:	6812      	ldr	r2, [r2, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800ee4e:	681b      	ldr	r3, [r3, #0]
 800ee50:	e9c0 2300 	strd	r2, r3, [r0]
}
 800ee54:	4770      	bx	lr
 800ee56:	bf00      	nop
 800ee58:	2000ad3c 	.word	0x2000ad3c
 800ee5c:	2000ad84 	.word	0x2000ad84

0800ee60 <xTaskCheckForTimeOut>:
{
 800ee60:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ee62:	b083      	sub	sp, #12
    configASSERT( pxTimeOut );
 800ee64:	b370      	cbz	r0, 800eec4 <xTaskCheckForTimeOut+0x64>
    configASSERT( pxTicksToWait );
 800ee66:	460d      	mov	r5, r1
 800ee68:	b339      	cbz	r1, 800eeba <xTaskCheckForTimeOut+0x5a>
 800ee6a:	4604      	mov	r4, r0
    taskENTER_CRITICAL();
 800ee6c:	f7f4 fad8 	bl	8003420 <vPortEnterCritical>
            if( *pxTicksToWait == portMAX_DELAY )
 800ee70:	682b      	ldr	r3, [r5, #0]
        const TickType_t xConstTickCount = xTickCount;
 800ee72:	4a16      	ldr	r2, [pc, #88]	; (800eecc <xTaskCheckForTimeOut+0x6c>)
            if( *pxTicksToWait == portMAX_DELAY )
 800ee74:	1c58      	adds	r0, r3, #1
        const TickType_t xConstTickCount = xTickCount;
 800ee76:	6811      	ldr	r1, [r2, #0]
            if( *pxTicksToWait == portMAX_DELAY )
 800ee78:	d022      	beq.n	800eec0 <xTaskCheckForTimeOut+0x60>
        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 800ee7a:	e9d4 6000 	ldrd	r6, r0, [r4]
 800ee7e:	f8df c050 	ldr.w	ip, [pc, #80]	; 800eed0 <xTaskCheckForTimeOut+0x70>
 800ee82:	f8dc 7000 	ldr.w	r7, [ip]
 800ee86:	42be      	cmp	r6, r7
 800ee88:	d00a      	beq.n	800eea0 <xTaskCheckForTimeOut+0x40>
 800ee8a:	4288      	cmp	r0, r1
 800ee8c:	d808      	bhi.n	800eea0 <xTaskCheckForTimeOut+0x40>
            *pxTicksToWait = ( TickType_t ) 0;
 800ee8e:	2300      	movs	r3, #0
            xReturn = pdTRUE;
 800ee90:	2001      	movs	r0, #1
            *pxTicksToWait = ( TickType_t ) 0;
 800ee92:	602b      	str	r3, [r5, #0]
 800ee94:	9001      	str	r0, [sp, #4]
    taskEXIT_CRITICAL();
 800ee96:	f7f4 fad1 	bl	800343c <vPortExitCritical>
}
 800ee9a:	9801      	ldr	r0, [sp, #4]
 800ee9c:	b003      	add	sp, #12
 800ee9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800eea0:	1a0f      	subs	r7, r1, r0
        else if( xElapsedTime < *pxTicksToWait )
 800eea2:	42bb      	cmp	r3, r7
 800eea4:	d9f3      	bls.n	800ee8e <xTaskCheckForTimeOut+0x2e>
            *pxTicksToWait -= xElapsedTime;
 800eea6:	1a5b      	subs	r3, r3, r1
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800eea8:	f8dc 1000 	ldr.w	r1, [ip]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800eeac:	6812      	ldr	r2, [r2, #0]
            *pxTicksToWait -= xElapsedTime;
 800eeae:	4403      	add	r3, r0
 800eeb0:	602b      	str	r3, [r5, #0]
            xReturn = pdFALSE;
 800eeb2:	2000      	movs	r0, #0
    pxTimeOut->xTimeOnEntering = xTickCount;
 800eeb4:	e9c4 1200 	strd	r1, r2, [r4]
            xReturn = pdFALSE;
 800eeb8:	e7ec      	b.n	800ee94 <xTaskCheckForTimeOut+0x34>
    configASSERT( pxTicksToWait );
 800eeba:	f7f4 fc07 	bl	80036cc <ulSetInterruptMask>
 800eebe:	e7fe      	b.n	800eebe <xTaskCheckForTimeOut+0x5e>
                xReturn = pdFALSE;
 800eec0:	2000      	movs	r0, #0
 800eec2:	e7e7      	b.n	800ee94 <xTaskCheckForTimeOut+0x34>
    configASSERT( pxTimeOut );
 800eec4:	f7f4 fc02 	bl	80036cc <ulSetInterruptMask>
 800eec8:	e7fe      	b.n	800eec8 <xTaskCheckForTimeOut+0x68>
 800eeca:	bf00      	nop
 800eecc:	2000ad84 	.word	0x2000ad84
 800eed0:	2000ad3c 	.word	0x2000ad3c

0800eed4 <vTaskMissedYield>:
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 800eed4:	2201      	movs	r2, #1
 800eed6:	4b01      	ldr	r3, [pc, #4]	; (800eedc <vTaskMissedYield+0x8>)
 800eed8:	601a      	str	r2, [r3, #0]
}
 800eeda:	4770      	bx	lr
 800eedc:	2000ade4 	.word	0x2000ade4

0800eee0 <xTaskGetSchedulerState>:
        if( xSchedulerRunning == pdFALSE )
 800eee0:	4b05      	ldr	r3, [pc, #20]	; (800eef8 <xTaskGetSchedulerState+0x18>)
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	b133      	cbz	r3, 800eef4 <xTaskGetSchedulerState+0x14>
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800eee6:	4b05      	ldr	r3, [pc, #20]	; (800eefc <xTaskGetSchedulerState+0x1c>)
 800eee8:	681b      	ldr	r3, [r3, #0]
                    xReturn = taskSCHEDULER_SUSPENDED;
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	bf0c      	ite	eq
 800eeee:	2002      	moveq	r0, #2
 800eef0:	2000      	movne	r0, #0
 800eef2:	4770      	bx	lr
            xReturn = taskSCHEDULER_NOT_STARTED;
 800eef4:	2001      	movs	r0, #1
    }
 800eef6:	4770      	bx	lr
 800eef8:	2000ad58 	.word	0x2000ad58
 800eefc:	2000aaa4 	.word	0x2000aaa4

0800ef00 <xTaskPriorityInherit>:
    {
 800ef00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
        if( pxMutexHolder != NULL )
 800ef04:	4604      	mov	r4, r0
 800ef06:	b1c8      	cbz	r0, 800ef3c <xTaskPriorityInherit+0x3c>
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ef08:	4d2b      	ldr	r5, [pc, #172]	; (800efb8 <xTaskPriorityInherit+0xb8>)
 800ef0a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800ef0c:	682a      	ldr	r2, [r5, #0]
 800ef0e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800ef10:	4293      	cmp	r3, r2
 800ef12:	d215      	bcs.n	800ef40 <xTaskPriorityInherit+0x40>
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 800ef14:	6982      	ldr	r2, [r0, #24]
 800ef16:	2a00      	cmp	r2, #0
 800ef18:	db04      	blt.n	800ef24 <xTaskPriorityInherit+0x24>
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority );
 800ef1a:	682a      	ldr	r2, [r5, #0]
 800ef1c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800ef1e:	f1c2 020a 	rsb	r2, r2, #10
 800ef22:	6182      	str	r2, [r0, #24]
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800ef24:	4e25      	ldr	r6, [pc, #148]	; (800efbc <xTaskPriorityInherit+0xbc>)
 800ef26:	6962      	ldr	r2, [r4, #20]
 800ef28:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800ef2c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ef30:	429a      	cmp	r2, r3
 800ef32:	d00e      	beq.n	800ef52 <xTaskPriorityInherit+0x52>
                xReturn = pdTRUE;
 800ef34:	2001      	movs	r0, #1
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ef36:	682b      	ldr	r3, [r5, #0]
 800ef38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ef3a:	62e3      	str	r3, [r4, #44]	; 0x2c
    }
 800ef3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800ef40:	682b      	ldr	r3, [r5, #0]
 800ef42:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 800ef44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ef46:	4298      	cmp	r0, r3
 800ef48:	bf2c      	ite	cs
 800ef4a:	2000      	movcs	r0, #0
 800ef4c:	2001      	movcc	r0, #1
    }
 800ef4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ef52:	1d27      	adds	r7, r4, #4
 800ef54:	4638      	mov	r0, r7
 800ef56:	f7f3 f97b 	bl	8002250 <uxListRemove>
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800ef5a:	f8df c064 	ldr.w	ip, [pc, #100]	; 800efc0 <xTaskPriorityInherit+0xc0>
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ef5e:	b948      	cbnz	r0, 800ef74 <xTaskPriorityInherit+0x74>
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800ef60:	2301      	movs	r3, #1
 800ef62:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800ef64:	fa03 f202 	lsl.w	r2, r3, r2
 800ef68:	f8dc 3000 	ldr.w	r3, [ip]
 800ef6c:	ea23 0302 	bic.w	r3, r3, r2
 800ef70:	f8cc 3000 	str.w	r3, [ip]
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 800ef74:	2001      	movs	r0, #1
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ef76:	682b      	ldr	r3, [r5, #0]
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 800ef78:	f8dc 8000 	ldr.w	r8, [ip]
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ef7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 800ef7e:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800ef82:	eb06 0582 	add.w	r5, r6, r2, lsl #2
 800ef86:	f8d5 e004 	ldr.w	lr, [r5, #4]
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ef8a:	62e3      	str	r3, [r4, #44]	; 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 800ef8c:	f8de 1008 	ldr.w	r1, [lr, #8]
 800ef90:	0092      	lsls	r2, r2, #2
 800ef92:	fa00 f303 	lsl.w	r3, r0, r3
 800ef96:	60e1      	str	r1, [r4, #12]
 800ef98:	ea43 0308 	orr.w	r3, r3, r8
 800ef9c:	58b1      	ldr	r1, [r6, r2]
 800ef9e:	f8cc 3000 	str.w	r3, [ip]
 800efa2:	f8de 3008 	ldr.w	r3, [lr, #8]
 800efa6:	4401      	add	r1, r0
 800efa8:	f8c4 e008 	str.w	lr, [r4, #8]
 800efac:	605f      	str	r7, [r3, #4]
 800efae:	f8ce 7008 	str.w	r7, [lr, #8]
 800efb2:	6165      	str	r5, [r4, #20]
 800efb4:	50b1      	str	r1, [r6, r2]
 800efb6:	e7c1      	b.n	800ef3c <xTaskPriorityInherit+0x3c>
 800efb8:	2000a7c8 	.word	0x2000a7c8
 800efbc:	2000a7d4 	.word	0x2000a7d4
 800efc0:	2000acac 	.word	0x2000acac

0800efc4 <xTaskPriorityDisinherit>:
        if( pxMutexHolder != NULL )
 800efc4:	b1a8      	cbz	r0, 800eff2 <xTaskPriorityDisinherit+0x2e>
            configASSERT( pxTCB == pxCurrentTCB );
 800efc6:	4b28      	ldr	r3, [pc, #160]	; (800f068 <xTaskPriorityDisinherit+0xa4>)
    {
 800efc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
            configASSERT( pxTCB == pxCurrentTCB );
 800efcc:	681b      	ldr	r3, [r3, #0]
 800efce:	4604      	mov	r4, r0
 800efd0:	4283      	cmp	r3, r0
 800efd2:	d002      	beq.n	800efda <xTaskPriorityDisinherit+0x16>
 800efd4:	f7f4 fb7a 	bl	80036cc <ulSetInterruptMask>
 800efd8:	e7fe      	b.n	800efd8 <xTaskPriorityDisinherit+0x14>
            configASSERT( pxTCB->uxMutexesHeld );
 800efda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800efdc:	b15b      	cbz	r3, 800eff6 <xTaskPriorityDisinherit+0x32>
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800efde:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800efe0:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
            ( pxTCB->uxMutexesHeld )--;
 800efe2:	3b01      	subs	r3, #1
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800efe4:	4291      	cmp	r1, r2
            ( pxTCB->uxMutexesHeld )--;
 800efe6:	6503      	str	r3, [r0, #80]	; 0x50
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800efe8:	d000      	beq.n	800efec <xTaskPriorityDisinherit+0x28>
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800efea:	b13b      	cbz	r3, 800effc <xTaskPriorityDisinherit+0x38>
        BaseType_t xReturn = pdFALSE;
 800efec:	2000      	movs	r0, #0
    }
 800efee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        BaseType_t xReturn = pdFALSE;
 800eff2:	2000      	movs	r0, #0
    }
 800eff4:	4770      	bx	lr
            configASSERT( pxTCB->uxMutexesHeld );
 800eff6:	f7f4 fb69 	bl	80036cc <ulSetInterruptMask>
 800effa:	e7fe      	b.n	800effa <xTaskPriorityDisinherit+0x36>
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800effc:	1d05      	adds	r5, r0, #4
 800effe:	4628      	mov	r0, r5
 800f000:	f7f3 f926 	bl	8002250 <uxListRemove>
 800f004:	b338      	cbz	r0, 800f056 <xTaskPriorityDisinherit+0x92>
 800f006:	4919      	ldr	r1, [pc, #100]	; (800f06c <xTaskPriorityDisinherit+0xa8>)
                    prvAddTaskToReadyList( pxTCB );
 800f008:	2001      	movs	r0, #1
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 800f00a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
                    prvAddTaskToReadyList( pxTCB );
 800f00c:	f8df e060 	ldr.w	lr, [pc, #96]	; 800f070 <xTaskPriorityDisinherit+0xac>
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 800f010:	f1c3 020a 	rsb	r2, r3, #10
 800f014:	61a2      	str	r2, [r4, #24]
                    prvAddTaskToReadyList( pxTCB );
 800f016:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800f01a:	eb0e 0682 	add.w	r6, lr, r2, lsl #2
 800f01e:	f8d6 c004 	ldr.w	ip, [r6, #4]
 800f022:	f8d1 8000 	ldr.w	r8, [r1]
 800f026:	f8dc 7008 	ldr.w	r7, [ip, #8]
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 800f02a:	62e3      	str	r3, [r4, #44]	; 0x2c
                    prvAddTaskToReadyList( pxTCB );
 800f02c:	0092      	lsls	r2, r2, #2
 800f02e:	fa00 f303 	lsl.w	r3, r0, r3
 800f032:	60e7      	str	r7, [r4, #12]
 800f034:	ea43 0308 	orr.w	r3, r3, r8
 800f038:	f85e 7002 	ldr.w	r7, [lr, r2]
 800f03c:	600b      	str	r3, [r1, #0]
 800f03e:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800f042:	4407      	add	r7, r0
 800f044:	f8c4 c008 	str.w	ip, [r4, #8]
 800f048:	605d      	str	r5, [r3, #4]
 800f04a:	f8cc 5008 	str.w	r5, [ip, #8]
 800f04e:	6166      	str	r6, [r4, #20]
 800f050:	f84e 7002 	str.w	r7, [lr, r2]
        return xReturn;
 800f054:	e7cb      	b.n	800efee <xTaskPriorityDisinherit+0x2a>
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800f056:	2201      	movs	r2, #1
 800f058:	4904      	ldr	r1, [pc, #16]	; (800f06c <xTaskPriorityDisinherit+0xa8>)
 800f05a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800f05c:	680b      	ldr	r3, [r1, #0]
 800f05e:	4082      	lsls	r2, r0
 800f060:	ea23 0302 	bic.w	r3, r3, r2
 800f064:	600b      	str	r3, [r1, #0]
 800f066:	e7cf      	b.n	800f008 <xTaskPriorityDisinherit+0x44>
 800f068:	2000a7c8 	.word	0x2000a7c8
 800f06c:	2000acac 	.word	0x2000acac
 800f070:	2000a7d4 	.word	0x2000a7d4

0800f074 <vTaskPriorityDisinheritAfterTimeout>:
        if( pxMutexHolder != NULL )
 800f074:	b180      	cbz	r0, 800f098 <vTaskPriorityDisinheritAfterTimeout+0x24>
    {
 800f076:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
            configASSERT( pxTCB->uxMutexesHeld );
 800f078:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800f07a:	4604      	mov	r4, r0
 800f07c:	b14b      	cbz	r3, 800f092 <vTaskPriorityDisinheritAfterTimeout+0x1e>
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800f07e:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
            if( pxTCB->uxPriority != uxPriorityToUse )
 800f080:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800f082:	4281      	cmp	r1, r0
 800f084:	bf38      	it	cc
 800f086:	4601      	movcc	r1, r0
 800f088:	428a      	cmp	r2, r1
 800f08a:	d001      	beq.n	800f090 <vTaskPriorityDisinheritAfterTimeout+0x1c>
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800f08c:	2b01      	cmp	r3, #1
 800f08e:	d004      	beq.n	800f09a <vTaskPriorityDisinheritAfterTimeout+0x26>
    }
 800f090:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            configASSERT( pxTCB->uxMutexesHeld );
 800f092:	f7f4 fb1b 	bl	80036cc <ulSetInterruptMask>
 800f096:	e7fe      	b.n	800f096 <vTaskPriorityDisinheritAfterTimeout+0x22>
 800f098:	4770      	bx	lr
                    configASSERT( pxTCB != pxCurrentTCB );
 800f09a:	4b20      	ldr	r3, [pc, #128]	; (800f11c <vTaskPriorityDisinheritAfterTimeout+0xa8>)
 800f09c:	681b      	ldr	r3, [r3, #0]
 800f09e:	42a3      	cmp	r3, r4
 800f0a0:	d031      	beq.n	800f106 <vTaskPriorityDisinheritAfterTimeout+0x92>
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 800f0a2:	69a3      	ldr	r3, [r4, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 800f0a4:	62e1      	str	r1, [r4, #44]	; 0x2c
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 800f0a6:	2b00      	cmp	r3, #0
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse );
 800f0a8:	bfa8      	it	ge
 800f0aa:	f1c1 010a 	rsbge	r1, r1, #10
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800f0ae:	4d1c      	ldr	r5, [pc, #112]	; (800f120 <vTaskPriorityDisinheritAfterTimeout+0xac>)
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse );
 800f0b0:	bfa8      	it	ge
 800f0b2:	61a1      	strge	r1, [r4, #24]
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800f0b4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800f0b8:	6961      	ldr	r1, [r4, #20]
 800f0ba:	eb05 0382 	add.w	r3, r5, r2, lsl #2
 800f0be:	4299      	cmp	r1, r3
 800f0c0:	d1e6      	bne.n	800f090 <vTaskPriorityDisinheritAfterTimeout+0x1c>
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f0c2:	1d26      	adds	r6, r4, #4
 800f0c4:	4630      	mov	r0, r6
 800f0c6:	f7f3 f8c3 	bl	8002250 <uxListRemove>
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800f0ca:	2201      	movs	r2, #1
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f0cc:	b1f0      	cbz	r0, 800f10c <vTaskPriorityDisinheritAfterTimeout+0x98>
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800f0ce:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800f0d0:	4914      	ldr	r1, [pc, #80]	; (800f124 <vTaskPriorityDisinheritAfterTimeout+0xb0>)
 800f0d2:	409a      	lsls	r2, r3
                        prvAddTaskToReadyList( pxTCB );
 800f0d4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800f0d8:	eb05 0783 	add.w	r7, r5, r3, lsl #2
 800f0dc:	6878      	ldr	r0, [r7, #4]
 800f0de:	f8d1 c000 	ldr.w	ip, [r1]
 800f0e2:	ea4f 0e83 	mov.w	lr, r3, lsl #2
 800f0e6:	6883      	ldr	r3, [r0, #8]
 800f0e8:	ea4c 0202 	orr.w	r2, ip, r2
 800f0ec:	60e3      	str	r3, [r4, #12]
 800f0ee:	600a      	str	r2, [r1, #0]
 800f0f0:	f855 200e 	ldr.w	r2, [r5, lr]
 800f0f4:	6881      	ldr	r1, [r0, #8]
 800f0f6:	3201      	adds	r2, #1
 800f0f8:	60a0      	str	r0, [r4, #8]
 800f0fa:	604e      	str	r6, [r1, #4]
 800f0fc:	6086      	str	r6, [r0, #8]
 800f0fe:	6167      	str	r7, [r4, #20]
 800f100:	f845 200e 	str.w	r2, [r5, lr]
    }
 800f104:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                    configASSERT( pxTCB != pxCurrentTCB );
 800f106:	f7f4 fae1 	bl	80036cc <ulSetInterruptMask>
 800f10a:	e7fe      	b.n	800f10a <vTaskPriorityDisinheritAfterTimeout+0x96>
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800f10c:	4905      	ldr	r1, [pc, #20]	; (800f124 <vTaskPriorityDisinheritAfterTimeout+0xb0>)
 800f10e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800f110:	6808      	ldr	r0, [r1, #0]
 800f112:	409a      	lsls	r2, r3
 800f114:	ea20 0002 	bic.w	r0, r0, r2
 800f118:	6008      	str	r0, [r1, #0]
 800f11a:	e7db      	b.n	800f0d4 <vTaskPriorityDisinheritAfterTimeout+0x60>
 800f11c:	2000a7c8 	.word	0x2000a7c8
 800f120:	2000a7d4 	.word	0x2000a7d4
 800f124:	2000acac 	.word	0x2000acac

0800f128 <pvTaskIncrementMutexHeldCount>:
        pxTCB = pxCurrentTCB;
 800f128:	4b03      	ldr	r3, [pc, #12]	; (800f138 <pvTaskIncrementMutexHeldCount+0x10>)
 800f12a:	6818      	ldr	r0, [r3, #0]
        if( pxTCB != NULL )
 800f12c:	b110      	cbz	r0, 800f134 <pvTaskIncrementMutexHeldCount+0xc>
            ( pxTCB->uxMutexesHeld )++;
 800f12e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800f130:	3301      	adds	r3, #1
 800f132:	6503      	str	r3, [r0, #80]	; 0x50
    }
 800f134:	4770      	bx	lr
 800f136:	bf00      	nop
 800f138:	2000a7c8 	.word	0x2000a7c8

0800f13c <vApplicationGetTimerTaskMemory>:
        static StaticTask_t xTimerTaskTCB;
        static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

        *ppxTimerTaskTCBBuffer = &( xTimerTaskTCB );
        *ppxTimerTaskStackBuffer = &( uxTimerTaskStack[ 0 ] );
        *puxTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 800f13c:	2380      	movs	r3, #128	; 0x80
    {
 800f13e:	b430      	push	{r4, r5}
        *ppxTimerTaskTCBBuffer = &( xTimerTaskTCB );
 800f140:	4d03      	ldr	r5, [pc, #12]	; (800f150 <vApplicationGetTimerTaskMemory+0x14>)
        *ppxTimerTaskStackBuffer = &( uxTimerTaskStack[ 0 ] );
 800f142:	4c04      	ldr	r4, [pc, #16]	; (800f154 <vApplicationGetTimerTaskMemory+0x18>)
        *ppxTimerTaskTCBBuffer = &( xTimerTaskTCB );
 800f144:	6005      	str	r5, [r0, #0]
        *ppxTimerTaskStackBuffer = &( uxTimerTaskStack[ 0 ] );
 800f146:	600c      	str	r4, [r1, #0]
        *puxTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 800f148:	6013      	str	r3, [r2, #0]
    }
 800f14a:	bc30      	pop	{r4, r5}
 800f14c:	4770      	bx	lr
 800f14e:	bf00      	nop
 800f150:	2000ad88 	.word	0x2000ad88
 800f154:	2000aaac 	.word	0x2000aaac

0800f158 <prvCheckForValidListAndQueue>:
        pxOverflowTimerList = pxTemp;
    }
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800f158:	b5f0      	push	{r4, r5, r6, r7, lr}
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
        {
            if( xTimerQueue == NULL )
 800f15a:	4c12      	ldr	r4, [pc, #72]	; (800f1a4 <prvCheckForValidListAndQueue+0x4c>)
    {
 800f15c:	b083      	sub	sp, #12
        taskENTER_CRITICAL();
 800f15e:	f7f4 f95f 	bl	8003420 <vPortEnterCritical>
            if( xTimerQueue == NULL )
 800f162:	6825      	ldr	r5, [r4, #0]
 800f164:	b125      	cbz	r5, 800f170 <prvCheckForValidListAndQueue+0x18>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
    }
 800f166:	b003      	add	sp, #12
 800f168:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        taskEXIT_CRITICAL();
 800f16c:	f7f4 b966 	b.w	800343c <vPortExitCritical>
                vListInitialise( &xActiveTimerList1 );
 800f170:	4f0d      	ldr	r7, [pc, #52]	; (800f1a8 <prvCheckForValidListAndQueue+0x50>)
                vListInitialise( &xActiveTimerList2 );
 800f172:	4e0e      	ldr	r6, [pc, #56]	; (800f1ac <prvCheckForValidListAndQueue+0x54>)
                vListInitialise( &xActiveTimerList1 );
 800f174:	4638      	mov	r0, r7
 800f176:	f7f3 f833 	bl	80021e0 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800f17a:	4630      	mov	r0, r6
 800f17c:	f7f3 f830 	bl	80021e0 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800f180:	4a0b      	ldr	r2, [pc, #44]	; (800f1b0 <prvCheckForValidListAndQueue+0x58>)
                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800f182:	9500      	str	r5, [sp, #0]
                pxCurrentTimerList = &xActiveTimerList1;
 800f184:	6017      	str	r7, [r2, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800f186:	4a0b      	ldr	r2, [pc, #44]	; (800f1b4 <prvCheckForValidListAndQueue+0x5c>)
                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800f188:	2110      	movs	r1, #16
                pxOverflowTimerList = &xActiveTimerList2;
 800f18a:	6016      	str	r6, [r2, #0]
                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800f18c:	4b0a      	ldr	r3, [pc, #40]	; (800f1b8 <prvCheckForValidListAndQueue+0x60>)
 800f18e:	4a0b      	ldr	r2, [pc, #44]	; (800f1bc <prvCheckForValidListAndQueue+0x64>)
 800f190:	200a      	movs	r0, #10
 800f192:	f7f4 fba3 	bl	80038dc <xQueueGenericCreateStatic>
 800f196:	6020      	str	r0, [r4, #0]
    }
 800f198:	b003      	add	sp, #12
 800f19a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        taskEXIT_CRITICAL();
 800f19e:	f7f4 b94d 	b.w	800343c <vPortExitCritical>
 800f1a2:	bf00      	nop
 800f1a4:	2000af0c 	.word	0x2000af0c
 800f1a8:	2000ae90 	.word	0x2000ae90
 800f1ac:	2000aea4 	.word	0x2000aea4
 800f1b0:	2000ade8 	.word	0x2000ade8
 800f1b4:	2000adec 	.word	0x2000adec
 800f1b8:	2000aebc 	.word	0x2000aebc
 800f1bc:	2000adf0 	.word	0x2000adf0

0800f1c0 <prvReloadTimer>:
    {
 800f1c0:	b570      	push	{r4, r5, r6, lr}
 800f1c2:	4604      	mov	r4, r0
 800f1c4:	4616      	mov	r6, r2
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800f1c6:	e005      	b.n	800f1d4 <prvReloadTimer+0x14>
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 800f1c8:	4293      	cmp	r3, r2
 800f1ca:	d818      	bhi.n	800f1fe <prvReloadTimer+0x3e>
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f1cc:	4620      	mov	r0, r4
 800f1ce:	6a23      	ldr	r3, [r4, #32]
 800f1d0:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800f1d2:	4629      	mov	r1, r5
 800f1d4:	69a3      	ldr	r3, [r4, #24]
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 800f1d6:	1a72      	subs	r2, r6, r1
 800f1d8:	185d      	adds	r5, r3, r1
 800f1da:	bf2c      	ite	cs
 800f1dc:	2001      	movcs	r0, #1
 800f1de:	2000      	movcc	r0, #0
        if( xNextExpiryTime <= xTimeNow )
 800f1e0:	42b5      	cmp	r5, r6
        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800f1e2:	6065      	str	r5, [r4, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f1e4:	6124      	str	r4, [r4, #16]
        if( xNextExpiryTime <= xTimeNow )
 800f1e6:	d9ef      	bls.n	800f1c8 <prvReloadTimer+0x8>
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800f1e8:	42b1      	cmp	r1, r6
 800f1ea:	d901      	bls.n	800f1f0 <prvReloadTimer+0x30>
 800f1ec:	2800      	cmp	r0, #0
 800f1ee:	d0ed      	beq.n	800f1cc <prvReloadTimer+0xc>
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f1f0:	4b06      	ldr	r3, [pc, #24]	; (800f20c <prvReloadTimer+0x4c>)
 800f1f2:	1d21      	adds	r1, r4, #4
 800f1f4:	6818      	ldr	r0, [r3, #0]
    }
 800f1f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f1fa:	f7f3 b811 	b.w	8002220 <vListInsert>
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800f1fe:	4b04      	ldr	r3, [pc, #16]	; (800f210 <prvReloadTimer+0x50>)
 800f200:	1d21      	adds	r1, r4, #4
 800f202:	6818      	ldr	r0, [r3, #0]
    }
 800f204:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800f208:	f7f3 b80a 	b.w	8002220 <vListInsert>
 800f20c:	2000ade8 	.word	0x2000ade8
 800f210:	2000adec 	.word	0x2000adec

0800f214 <prvProcessExpiredTimer>:
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f214:	4a10      	ldr	r2, [pc, #64]	; (800f258 <prvProcessExpiredTimer+0x44>)
    {
 800f216:	b570      	push	{r4, r5, r6, lr}
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f218:	6812      	ldr	r2, [r2, #0]
    {
 800f21a:	4605      	mov	r5, r0
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f21c:	68d2      	ldr	r2, [r2, #12]
    {
 800f21e:	460e      	mov	r6, r1
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f220:	68d4      	ldr	r4, [r2, #12]
        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f222:	1d20      	adds	r0, r4, #4
 800f224:	f7f3 f814 	bl	8002250 <uxListRemove>
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800f228:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800f22c:	075a      	lsls	r2, r3, #29
 800f22e:	d408      	bmi.n	800f242 <prvProcessExpiredTimer+0x2e>
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800f230:	f023 0301 	bic.w	r3, r3, #1
 800f234:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f238:	4620      	mov	r0, r4
 800f23a:	6a23      	ldr	r3, [r4, #32]
    }
 800f23c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f240:	4718      	bx	r3
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 800f242:	4620      	mov	r0, r4
 800f244:	4632      	mov	r2, r6
 800f246:	4629      	mov	r1, r5
 800f248:	f7ff ffba 	bl	800f1c0 <prvReloadTimer>
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f24c:	4620      	mov	r0, r4
 800f24e:	6a23      	ldr	r3, [r4, #32]
    }
 800f250:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f254:	4718      	bx	r3
 800f256:	bf00      	nop
 800f258:	2000ade8 	.word	0x2000ade8

0800f25c <prvTimerTask>:
    {
 800f25c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f260:	2600      	movs	r6, #0
 800f262:	4d7f      	ldr	r5, [pc, #508]	; (800f460 <prvTimerTask+0x204>)
 800f264:	4f7f      	ldr	r7, [pc, #508]	; (800f464 <prvTimerTask+0x208>)
 800f266:	f8df 8204 	ldr.w	r8, [pc, #516]	; 800f46c <prvTimerTask+0x210>
 800f26a:	4c7f      	ldr	r4, [pc, #508]	; (800f468 <prvTimerTask+0x20c>)
 800f26c:	b084      	sub	sp, #16
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800f26e:	682b      	ldr	r3, [r5, #0]
 800f270:	f8d3 a000 	ldr.w	sl, [r3]
 800f274:	f1ba 0f00 	cmp.w	sl, #0
 800f278:	f000 80bf 	beq.w	800f3fa <prvTimerTask+0x19e>
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f27c:	68db      	ldr	r3, [r3, #12]
 800f27e:	f8d3 a000 	ldr.w	sl, [r3]
        vTaskSuspendAll();
 800f282:	f7ff fcef 	bl	800ec64 <vTaskSuspendAll>
        xTimeNow = xTaskGetTickCount();
 800f286:	f7ff fd05 	bl	800ec94 <xTaskGetTickCount>
        if( xTimeNow < xLastTime )
 800f28a:	683b      	ldr	r3, [r7, #0]
        xTimeNow = xTaskGetTickCount();
 800f28c:	4681      	mov	r9, r0
        if( xTimeNow < xLastTime )
 800f28e:	4283      	cmp	r3, r0
 800f290:	d83f      	bhi.n	800f312 <prvTimerTask+0xb6>
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800f292:	4582      	cmp	sl, r0
        xLastTime = xTimeNow;
 800f294:	6038      	str	r0, [r7, #0]
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800f296:	f240 80cf 	bls.w	800f438 <prvTimerTask+0x1dc>
 800f29a:	2200      	movs	r2, #0
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800f29c:	6820      	ldr	r0, [r4, #0]
 800f29e:	ebaa 0109 	sub.w	r1, sl, r9
 800f2a2:	f7f4 fe35 	bl	8003f10 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800f2a6:	f7ff fce5 	bl	800ec74 <xTaskResumeAll>
 800f2aa:	2800      	cmp	r0, #0
 800f2ac:	f000 80b6 	beq.w	800f41c <prvTimerTask+0x1c0>
        DaemonTaskMessage_t xMessage = { 0 };
 800f2b0:	e9cd 6600 	strd	r6, r6, [sp]
 800f2b4:	e9cd 6602 	strd	r6, r6, [sp, #8]
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 800f2b8:	2200      	movs	r2, #0
 800f2ba:	4669      	mov	r1, sp
 800f2bc:	6820      	ldr	r0, [r4, #0]
 800f2be:	f7f4 fcd7 	bl	8003c70 <xQueueReceive>
 800f2c2:	2800      	cmp	r0, #0
 800f2c4:	d0d3      	beq.n	800f26e <prvTimerTask+0x12>
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800f2c6:	9b00      	ldr	r3, [sp, #0]
 800f2c8:	2b00      	cmp	r3, #0
 800f2ca:	f2c0 808d 	blt.w	800f3e8 <prvTimerTask+0x18c>
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800f2ce:	f8dd 9008 	ldr.w	r9, [sp, #8]
                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 800f2d2:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800f2d6:	b11b      	cbz	r3, 800f2e0 <prvTimerTask+0x84>
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f2d8:	f109 0004 	add.w	r0, r9, #4
 800f2dc:	f7f2 ffb8 	bl	8002250 <uxListRemove>
        xTimeNow = xTaskGetTickCount();
 800f2e0:	f7ff fcd8 	bl	800ec94 <xTaskGetTickCount>
        if( xTimeNow < xLastTime )
 800f2e4:	683b      	ldr	r3, [r7, #0]
        xTimeNow = xTaskGetTickCount();
 800f2e6:	4682      	mov	sl, r0
        if( xTimeNow < xLastTime )
 800f2e8:	4298      	cmp	r0, r3
 800f2ea:	d326      	bcc.n	800f33a <prvTimerTask+0xde>
                switch( xMessage.xMessageID )
 800f2ec:	9b00      	ldr	r3, [sp, #0]
        xLastTime = xTimeNow;
 800f2ee:	f8c7 a000 	str.w	sl, [r7]
                switch( xMessage.xMessageID )
 800f2f2:	3b01      	subs	r3, #1
 800f2f4:	2b08      	cmp	r3, #8
 800f2f6:	d8df      	bhi.n	800f2b8 <prvTimerTask+0x5c>
 800f2f8:	e8df f003 	tbb	[pc, r3]
 800f2fc:	4d662929 	.word	0x4d662929
 800f300:	6629296d 	.word	0x6629296d
 800f304:	4d          	.byte	0x4d
 800f305:	00          	.byte	0x00
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f306:	68db      	ldr	r3, [r3, #12]
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800f308:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800f30c:	6818      	ldr	r0, [r3, #0]
 800f30e:	f7ff ff81 	bl	800f214 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f312:	682b      	ldr	r3, [r5, #0]
 800f314:	681a      	ldr	r2, [r3, #0]
 800f316:	2a00      	cmp	r2, #0
 800f318:	d1f5      	bne.n	800f306 <prvTimerTask+0xaa>
        pxCurrentTimerList = pxOverflowTimerList;
 800f31a:	f8d8 2000 	ldr.w	r2, [r8]
        xLastTime = xTimeNow;
 800f31e:	f8c7 9000 	str.w	r9, [r7]
        pxCurrentTimerList = pxOverflowTimerList;
 800f322:	602a      	str	r2, [r5, #0]
        pxOverflowTimerList = pxTemp;
 800f324:	f8c8 3000 	str.w	r3, [r8]
                ( void ) xTaskResumeAll();
 800f328:	f7ff fca4 	bl	800ec74 <xTaskResumeAll>
 800f32c:	e7c0      	b.n	800f2b0 <prvTimerTask+0x54>
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f32e:	68db      	ldr	r3, [r3, #12]
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800f330:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800f334:	6818      	ldr	r0, [r3, #0]
 800f336:	f7ff ff6d 	bl	800f214 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f33a:	682b      	ldr	r3, [r5, #0]
 800f33c:	681a      	ldr	r2, [r3, #0]
 800f33e:	2a00      	cmp	r2, #0
 800f340:	d1f5      	bne.n	800f32e <prvTimerTask+0xd2>
        pxCurrentTimerList = pxOverflowTimerList;
 800f342:	f8d8 2000 	ldr.w	r2, [r8]
        pxOverflowTimerList = pxTemp;
 800f346:	f8c8 3000 	str.w	r3, [r8]
        pxCurrentTimerList = pxOverflowTimerList;
 800f34a:	602a      	str	r2, [r5, #0]
            *pxTimerListsWereSwitched = pdTRUE;
 800f34c:	e7ce      	b.n	800f2ec <prvTimerTask+0x90>
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 800f34e:	f899 0028 	ldrb.w	r0, [r9, #40]	; 0x28
                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f352:	9b01      	ldr	r3, [sp, #4]
 800f354:	f8d9 2018 	ldr.w	r2, [r9, #24]
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 800f358:	f040 0c01 	orr.w	ip, r0, #1
 800f35c:	1899      	adds	r1, r3, r2
 800f35e:	f889 c028 	strb.w	ip, [r9, #40]	; 0x28
                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f362:	bf2c      	ite	cs
 800f364:	f04f 0c01 	movcs.w	ip, #1
 800f368:	f04f 0c00 	movcc.w	ip, #0
        if( xNextExpiryTime <= xTimeNow )
 800f36c:	4551      	cmp	r1, sl
        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800f36e:	f8c9 1004 	str.w	r1, [r9, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f372:	f8c9 9010 	str.w	r9, [r9, #16]
        if( xNextExpiryTime <= xTimeNow )
 800f376:	d854      	bhi.n	800f422 <prvTimerTask+0x1c6>
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 800f378:	ebaa 0303 	sub.w	r3, sl, r3
 800f37c:	429a      	cmp	r2, r3
 800f37e:	d81c      	bhi.n	800f3ba <prvTimerTask+0x15e>
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800f380:	0743      	lsls	r3, r0, #29
 800f382:	d464      	bmi.n	800f44e <prvTimerTask+0x1f2>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800f384:	f020 0001 	bic.w	r0, r0, #1
 800f388:	f889 0028 	strb.w	r0, [r9, #40]	; 0x28
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f38c:	4648      	mov	r0, r9
 800f38e:	f8d9 3020 	ldr.w	r3, [r9, #32]
 800f392:	4798      	blx	r3
 800f394:	e790      	b.n	800f2b8 <prvTimerTask+0x5c>
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 800f396:	f899 2028 	ldrb.w	r2, [r9, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f39a:	9b01      	ldr	r3, [sp, #4]
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 800f39c:	f042 0201 	orr.w	r2, r2, #1
 800f3a0:	f889 2028 	strb.w	r2, [r9, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f3a4:	f8c9 3018 	str.w	r3, [r9, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d055      	beq.n	800f458 <prvTimerTask+0x1fc>
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800f3ac:	4453      	add	r3, sl
        if( xNextExpiryTime <= xTimeNow )
 800f3ae:	4553      	cmp	r3, sl
        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800f3b0:	f8c9 3004 	str.w	r3, [r9, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f3b4:	f8c9 9010 	str.w	r9, [r9, #16]
        if( xNextExpiryTime <= xTimeNow )
 800f3b8:	d838      	bhi.n	800f42c <prvTimerTask+0x1d0>
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800f3ba:	f8d8 0000 	ldr.w	r0, [r8]
 800f3be:	f109 0104 	add.w	r1, r9, #4
 800f3c2:	f7f2 ff2d 	bl	8002220 <vListInsert>
        return xProcessTimerNow;
 800f3c6:	e777      	b.n	800f2b8 <prvTimerTask+0x5c>
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800f3c8:	f899 3028 	ldrb.w	r3, [r9, #40]	; 0x28
 800f3cc:	f023 0301 	bic.w	r3, r3, #1
 800f3d0:	f889 3028 	strb.w	r3, [r9, #40]	; 0x28
                        break;
 800f3d4:	e770      	b.n	800f2b8 <prvTimerTask+0x5c>
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800f3d6:	f899 3028 	ldrb.w	r3, [r9, #40]	; 0x28
 800f3da:	079a      	lsls	r2, r3, #30
 800f3dc:	d533      	bpl.n	800f446 <prvTimerTask+0x1ea>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800f3de:	f023 0301 	bic.w	r3, r3, #1
 800f3e2:	f889 3028 	strb.w	r3, [r9, #40]	; 0x28
 800f3e6:	e767      	b.n	800f2b8 <prvTimerTask+0x5c>
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800f3e8:	9b01      	ldr	r3, [sp, #4]
 800f3ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f3ee:	4798      	blx	r3
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800f3f0:	9b00      	ldr	r3, [sp, #0]
 800f3f2:	2b00      	cmp	r3, #0
 800f3f4:	f6ff af60 	blt.w	800f2b8 <prvTimerTask+0x5c>
 800f3f8:	e769      	b.n	800f2ce <prvTimerTask+0x72>
        vTaskSuspendAll();
 800f3fa:	f7ff fc33 	bl	800ec64 <vTaskSuspendAll>
        xTimeNow = xTaskGetTickCount();
 800f3fe:	f7ff fc49 	bl	800ec94 <xTaskGetTickCount>
        if( xTimeNow < xLastTime )
 800f402:	683b      	ldr	r3, [r7, #0]
        xTimeNow = xTaskGetTickCount();
 800f404:	4681      	mov	r9, r0
        if( xTimeNow < xLastTime )
 800f406:	4298      	cmp	r0, r3
 800f408:	d383      	bcc.n	800f312 <prvTimerTask+0xb6>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800f40a:	f8d8 3000 	ldr.w	r3, [r8]
        xLastTime = xTimeNow;
 800f40e:	f8c7 9000 	str.w	r9, [r7]
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800f412:	681a      	ldr	r2, [r3, #0]
 800f414:	fab2 f282 	clz	r2, r2
 800f418:	0952      	lsrs	r2, r2, #5
 800f41a:	e73f      	b.n	800f29c <prvTimerTask+0x40>
                        taskYIELD_WITHIN_API();
 800f41c:	f7f3 fff4 	bl	8003408 <vPortYield>
 800f420:	e746      	b.n	800f2b0 <prvTimerTask+0x54>
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800f422:	4553      	cmp	r3, sl
 800f424:	d902      	bls.n	800f42c <prvTimerTask+0x1d0>
 800f426:	f1bc 0f00 	cmp.w	ip, #0
 800f42a:	d0a9      	beq.n	800f380 <prvTimerTask+0x124>
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f42c:	6828      	ldr	r0, [r5, #0]
 800f42e:	f109 0104 	add.w	r1, r9, #4
 800f432:	f7f2 fef5 	bl	8002220 <vListInsert>
 800f436:	e73f      	b.n	800f2b8 <prvTimerTask+0x5c>
                    ( void ) xTaskResumeAll();
 800f438:	f7ff fc1c 	bl	800ec74 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800f43c:	4649      	mov	r1, r9
 800f43e:	4650      	mov	r0, sl
 800f440:	f7ff fee8 	bl	800f214 <prvProcessExpiredTimer>
 800f444:	e734      	b.n	800f2b0 <prvTimerTask+0x54>
                                vPortFree( pxTimer );
 800f446:	4648      	mov	r0, r9
 800f448:	f7f2 fe3e 	bl	80020c8 <vPortFree>
 800f44c:	e734      	b.n	800f2b8 <prvTimerTask+0x5c>
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 800f44e:	4652      	mov	r2, sl
 800f450:	4648      	mov	r0, r9
 800f452:	f7ff feb5 	bl	800f1c0 <prvReloadTimer>
 800f456:	e799      	b.n	800f38c <prvTimerTask+0x130>
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f458:	f7f4 f938 	bl	80036cc <ulSetInterruptMask>
 800f45c:	e7fe      	b.n	800f45c <prvTimerTask+0x200>
 800f45e:	bf00      	nop
 800f460:	2000ade8 	.word	0x2000ade8
 800f464:	2000aeb8 	.word	0x2000aeb8
 800f468:	2000af0c 	.word	0x2000af0c
 800f46c:	2000adec 	.word	0x2000adec

0800f470 <xTimerCreateTimerTask>:
    {
 800f470:	b530      	push	{r4, r5, lr}
 800f472:	b089      	sub	sp, #36	; 0x24
        prvCheckForValidListAndQueue();
 800f474:	f7ff fe70 	bl	800f158 <prvCheckForValidListAndQueue>
        if( xTimerQueue != NULL )
 800f478:	4b0f      	ldr	r3, [pc, #60]	; (800f4b8 <xTimerCreateTimerTask+0x48>)
 800f47a:	681b      	ldr	r3, [r3, #0]
 800f47c:	b1cb      	cbz	r3, 800f4b2 <xTimerCreateTimerTask+0x42>
                    StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 800f47e:	2400      	movs	r4, #0
                    xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 800f480:	2509      	movs	r5, #9
                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &uxTimerTaskStackSize );
 800f482:	aa07      	add	r2, sp, #28
 800f484:	a906      	add	r1, sp, #24
 800f486:	a805      	add	r0, sp, #20
                    StackType_t * pxTimerTaskStackBuffer = NULL;
 800f488:	e9cd 4405 	strd	r4, r4, [sp, #20]
                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &uxTimerTaskStackSize );
 800f48c:	f7ff fe56 	bl	800f13c <vApplicationGetTimerTaskMemory>
                    xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 800f490:	e9dd 0105 	ldrd	r0, r1, [sp, #20]
 800f494:	4623      	mov	r3, r4
 800f496:	e9cd 1001 	strd	r1, r0, [sp, #4]
 800f49a:	9a07      	ldr	r2, [sp, #28]
 800f49c:	4907      	ldr	r1, [pc, #28]	; (800f4bc <xTimerCreateTimerTask+0x4c>)
 800f49e:	4808      	ldr	r0, [pc, #32]	; (800f4c0 <xTimerCreateTimerTask+0x50>)
 800f4a0:	9500      	str	r5, [sp, #0]
 800f4a2:	f7ff fa79 	bl	800e998 <xTaskCreateStatic>
 800f4a6:	4b07      	ldr	r3, [pc, #28]	; (800f4c4 <xTimerCreateTimerTask+0x54>)
 800f4a8:	6018      	str	r0, [r3, #0]
                    if( xTimerTaskHandle != NULL )
 800f4aa:	b110      	cbz	r0, 800f4b2 <xTimerCreateTimerTask+0x42>
    }
 800f4ac:	2001      	movs	r0, #1
 800f4ae:	b009      	add	sp, #36	; 0x24
 800f4b0:	bd30      	pop	{r4, r5, pc}
        configASSERT( xReturn );
 800f4b2:	f7f4 f90b 	bl	80036cc <ulSetInterruptMask>
 800f4b6:	e7fe      	b.n	800f4b6 <xTimerCreateTimerTask+0x46>
 800f4b8:	2000af0c 	.word	0x2000af0c
 800f4bc:	08018d48 	.word	0x08018d48
 800f4c0:	0800f25d 	.word	0x0800f25d
 800f4c4:	2000af10 	.word	0x2000af10

0800f4c8 <_ux_dcd_stm32_setup_isr_pending>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
VOID     _ux_dcd_stm32_setup_isr_pending(UX_DCD_STM32 *dcd_stm32)
{
 800f4c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f4cc:	4604      	mov	r4, r0

    /* Fetch the address of the physical endpoint.  */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[0];

    /* Get the pointer to the transfer request.  */
    transfer_request =  &ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request;
 800f4ce:	6846      	ldr	r6, [r0, #4]

    UX_DISABLE
 800f4d0:	f7f1 ff98 	bl	8001404 <_ux_utility_interrupt_disable>

    /* Get the ED status.  */
    ed_status = ed -> ux_dcd_stm32_ed_status;
 800f4d4:	68a3      	ldr	r3, [r4, #8]

    /* Check if Task is pending to avoid re-entry.  */
    if (ed_status & UX_DCD_STM32_ED_STATUS_TASK_PENDING)
 800f4d6:	f413 6780 	ands.w	r7, r3, #1024	; 0x400
 800f4da:	d127      	bne.n	800f52c <_ux_dcd_stm32_setup_isr_pending+0x64>
        return;
    }

    /* Check if SETUP ISR is pending.  */
    ed_status &= UX_DCD_STM32_ED_STATUS_SETUP;
    if (ed_status == 0)
 800f4dc:	f413 7540 	ands.w	r5, r3, #768	; 0x300
 800f4e0:	d024      	beq.n	800f52c <_ux_dcd_stm32_setup_isr_pending+0x64>
    {
        UX_RESTORE
        return;
    }
    ed -> ux_dcd_stm32_ed_status &= ~UX_DCD_STM32_ED_STATUS_SETUP;
 800f4e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_TASK_PENDING;
 800f4e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800f4ea:	60a3      	str	r3, [r4, #8]
    UX_RESTORE
 800f4ec:	f7f1 ff8e 	bl	800140c <_ux_utility_interrupt_restore>

    /* Handle different SETUP cases.  */
    switch(ed_status)
 800f4f0:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
    transfer_request =  &ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request;
 800f4f4:	f106 0820 	add.w	r8, r6, #32
    switch(ed_status)
 800f4f8:	d02b      	beq.n	800f552 <_ux_dcd_stm32_setup_isr_pending+0x8a>
 800f4fa:	f5b5 7f40 	cmp.w	r5, #768	; 0x300
 800f4fe:	d019      	beq.n	800f534 <_ux_dcd_stm32_setup_isr_pending+0x6c>
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 800f500:	2380      	movs	r3, #128	; 0x80
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 800f502:	4640      	mov	r0, r8
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 800f504:	73a3      	strb	r3, [r4, #14]
    case UX_DCD_STM32_ED_STATUS_SETUP_OUT:
        _ux_dcd_stm32_setup_out(ed, transfer_request, dcd_stm32 -> pcd_handle);
        break;

    default: /* UX_DCD_STM32_ED_STATUS_SETUP_STATUS  */
        _ux_dcd_stm32_setup_status(ed, transfer_request, dcd_stm32 -> pcd_handle);
 800f506:	f8d4 50dc 	ldr.w	r5, [r4, #220]	; 0xdc
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 800f50a:	f001 fc01 	bl	8010d10 <_ux_device_stack_control_request_process>
 800f50e:	b9d0      	cbnz	r0, 800f546 <_ux_dcd_stm32_setup_isr_pending+0x7e>
        ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 800f510:	2604      	movs	r6, #4
        HAL_PCD_EP_Transmit(hpcd, 0x00U, UX_NULL, 0U);
 800f512:	4603      	mov	r3, r0
        ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 800f514:	7326      	strb	r6, [r4, #12]
        HAL_PCD_EP_Transmit(hpcd, 0x00U, UX_NULL, 0U);
 800f516:	461a      	mov	r2, r3
 800f518:	4619      	mov	r1, r3
 800f51a:	4628      	mov	r0, r5
 800f51c:	f7f7 ff9a 	bl	8007454 <HAL_PCD_EP_Transmit>
        break;
    }

    /* Task is done.  */
    ed -> ux_dcd_stm32_ed_status &= ~UX_DCD_STM32_ED_STATUS_TASK_PENDING;
 800f520:	68a3      	ldr	r3, [r4, #8]
 800f522:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f526:	60a3      	str	r3, [r4, #8]
}
 800f528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f52c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        UX_RESTORE
 800f530:	f7f1 bf6c 	b.w	800140c <_ux_utility_interrupt_restore>
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 800f534:	2380      	movs	r3, #128	; 0x80
        _ux_dcd_stm32_setup_out(ed, transfer_request, dcd_stm32 -> pcd_handle);
 800f536:	f8d4 50dc 	ldr.w	r5, [r4, #220]	; 0xdc
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 800f53a:	4640      	mov	r0, r8
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 800f53c:	6477      	str	r7, [r6, #68]	; 0x44
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 800f53e:	73a3      	strb	r3, [r4, #14]
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 800f540:	f001 fbe6 	bl	8010d10 <_ux_device_stack_control_request_process>
 800f544:	b190      	cbz	r0, 800f56c <_ux_dcd_stm32_setup_isr_pending+0xa4>
    ed -> ux_dcd_stm32_ed_status &= ~UX_DCD_STM32_ED_STATUS_TASK_PENDING;
 800f546:	68a3      	ldr	r3, [r4, #8]
 800f548:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f54c:	60a3      	str	r3, [r4, #8]
}
 800f54e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_DATA_TX;
 800f552:	2301      	movs	r3, #1
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 800f554:	2280      	movs	r2, #128	; 0x80
    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_DATA_TX;
 800f556:	7323      	strb	r3, [r4, #12]
    _ux_device_stack_control_request_process(transfer_request);
 800f558:	4640      	mov	r0, r8
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 800f55a:	73a2      	strb	r2, [r4, #14]
    _ux_device_stack_control_request_process(transfer_request);
 800f55c:	f001 fbd8 	bl	8010d10 <_ux_device_stack_control_request_process>
    ed -> ux_dcd_stm32_ed_status &= ~UX_DCD_STM32_ED_STATUS_TASK_PENDING;
 800f560:	68a3      	ldr	r3, [r4, #8]
 800f562:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f566:	60a3      	str	r3, [r4, #8]
}
 800f568:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_TX;
 800f56c:	2603      	movs	r6, #3
 800f56e:	e7d0      	b.n	800f512 <_ux_dcd_stm32_setup_isr_pending+0x4a>

0800f570 <HAL_PCD_SetupStageCallback>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 800f570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f572:	4606      	mov	r6, r0

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 800f574:	4b23      	ldr	r3, [pc, #140]	; (800f604 <HAL_PCD_SetupStageCallback+0x94>)

    /* Get the pointer to the transfer request.  */
    transfer_request =  &ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request;

    /* Copy setup data to transfer request.  */
    _ux_utility_memory_copy(transfer_request->ux_slave_transfer_request_setup, hpcd -> Setup, UX_SETUP_SIZE);
 800f576:	2208      	movs	r2, #8
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 800f578:	681b      	ldr	r3, [r3, #0]
    _ux_utility_memory_copy(transfer_request->ux_slave_transfer_request_setup, hpcd -> Setup, UX_SETUP_SIZE);
 800f57a:	f506 7127 	add.w	r1, r6, #668	; 0x29c
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 800f57e:	69dd      	ldr	r5, [r3, #28]
    transfer_request =  &ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request;
 800f580:	686c      	ldr	r4, [r5, #4]
    _ux_utility_memory_copy(transfer_request->ux_slave_transfer_request_setup, hpcd -> Setup, UX_SETUP_SIZE);
 800f582:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f586:	f002 fb03 	bl	8011b90 <_ux_utility_memory_copy>

    /* Clear the length of the data received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 800f58a:	2200      	movs	r2, #0

    /* Mark the phase as SETUP.  */
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
 800f58c:	2101      	movs	r1, #1

    /* Mark the transfer as successful.  */
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;

    /* Set the status of the endpoint to not stalled.  */
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 800f58e:	68ab      	ldr	r3, [r5, #8]
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
 800f590:	6261      	str	r1, [r4, #36]	; 0x24
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 800f592:	f023 030e 	bic.w	r3, r3, #14
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 800f596:	63a2      	str	r2, [r4, #56]	; 0x38
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 800f598:	6462      	str	r2, [r4, #68]	; 0x44
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 800f59a:	60ab      	str	r3, [r5, #8]
                                      UX_DCD_STM32_ED_STATUS_TRANSFER |
                                      UX_DCD_STM32_ED_STATUS_DONE);

    /* Check if the transaction is IN.  */
    if (*transfer_request -> ux_slave_transfer_request_setup & UX_REQUEST_IN)
 800f59c:	f994 105c 	ldrsb.w	r1, [r4, #92]	; 0x5c
 800f5a0:	4291      	cmp	r1, r2
 800f5a2:	db1b      	blt.n	800f5dc <HAL_PCD_SetupStageCallback+0x6c>
    else
    {

        /* The endpoint is OUT.  This is important to memorize the direction for the control endpoint
           in case of a STALL. */
        ed -> ux_dcd_stm32_ed_direction  = UX_ENDPOINT_OUT;
 800f5a4:	73aa      	strb	r2, [r5, #14]

        /* We are in a OUT transaction. Check if there is a data payload. If so, wait for the payload
           to be delivered.  */
        if (*(transfer_request -> ux_slave_transfer_request_setup + 6) == 0 &&
 800f5a6:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 800f5aa:	b912      	cbnz	r2, 800f5b2 <HAL_PCD_SetupStageCallback+0x42>
 800f5ac:	f894 2063 	ldrb.w	r2, [r4, #99]	; 0x63
 800f5b0:	b1c2      	cbz	r2, 800f5e4 <HAL_PCD_SetupStageCallback+0x74>

            /* Get the pointer to the logical endpoint from the transfer request.  */
            endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;

            /* Get the length we expect from the SETUP packet.  */
            transfer_request -> ux_slave_transfer_request_requested_length = _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + 6);
 800f5b2:	f104 0062 	add.w	r0, r4, #98	; 0x62
            endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 800f5b6:	6aa7      	ldr	r7, [r4, #40]	; 0x28
            transfer_request -> ux_slave_transfer_request_requested_length = _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + 6);
 800f5b8:	f002 fb20 	bl	8011bfc <_ux_utility_short_get>

            /* Check if we have enough space for the request.  */
            if (transfer_request -> ux_slave_transfer_request_requested_length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 800f5bc:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
            transfer_request -> ux_slave_transfer_request_requested_length = _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + 6);
 800f5c0:	4603      	mov	r3, r0
 800f5c2:	6360      	str	r0, [r4, #52]	; 0x34
            if (transfer_request -> ux_slave_transfer_request_requested_length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 800f5c4:	d812      	bhi.n	800f5ec <HAL_PCD_SetupStageCallback+0x7c>
            }
            else
            {

                /* Reset what we have received so far.  */
                transfer_request -> ux_slave_transfer_request_actual_length =  0;
 800f5c6:	2200      	movs	r2, #0
 800f5c8:	63a2      	str	r2, [r4, #56]	; 0x38

                /* And reprogram the current buffer address to the beginning of the buffer.  */
                transfer_request -> ux_slave_transfer_request_current_data_pointer =  transfer_request -> ux_slave_transfer_request_data_pointer;
 800f5ca:	6ae2      	ldr	r2, [r4, #44]	; 0x2c

                /* Receive data.  */
                HAL_PCD_EP_Receive(hpcd,
 800f5cc:	4630      	mov	r0, r6
                transfer_request -> ux_slave_transfer_request_current_data_pointer =  transfer_request -> ux_slave_transfer_request_data_pointer;
 800f5ce:	6322      	str	r2, [r4, #48]	; 0x30
                HAL_PCD_EP_Receive(hpcd,
 800f5d0:	7bb9      	ldrb	r1, [r7, #14]
 800f5d2:	f7f7 ff19 	bl	8007408 <HAL_PCD_EP_Receive>
                            endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
                            transfer_request -> ux_slave_transfer_request_current_data_pointer,
                            transfer_request -> ux_slave_transfer_request_requested_length);

                /* Set the state to RX.  */
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_DATA_RX;
 800f5d6:	2302      	movs	r3, #2
 800f5d8:	732b      	strb	r3, [r5, #12]
            }
        }
    }
}
 800f5da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_IN;
 800f5dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800f5e0:	60ab      	str	r3, [r5, #8]
}
 800f5e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
 800f5e4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800f5e8:	60ab      	str	r3, [r5, #8]
}
 800f5ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                _ux_dcd_stm32_endpoint_stall(dcd_stm32, endpoint);
 800f5ec:	4639      	mov	r1, r7
 800f5ee:	4628      	mov	r0, r5
 800f5f0:	f000 f960 	bl	800f8b4 <_ux_dcd_stm32_endpoint_stall>
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 800f5f4:	2200      	movs	r2, #0
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
 800f5f6:	68ab      	ldr	r3, [r5, #8]
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 800f5f8:	732a      	strb	r2, [r5, #12]
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
 800f5fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800f5fe:	60ab      	str	r3, [r5, #8]
}
 800f600:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f602:	bf00      	nop
 800f604:	2000b408 	.word	0x2000b408

0800f608 <HAL_PCD_DataInStageCallback>:

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 800f608:	4b37      	ldr	r3, [pc, #220]	; (800f6e8 <HAL_PCD_DataInStageCallback+0xe0>)
{
 800f60a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 800f60e:	681b      	ldr	r3, [r3, #0]
{
 800f610:	460c      	mov	r4, r1
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 800f612:	69dd      	ldr	r5, [r3, #28]

    /* Fetch the address of the physical endpoint.  */
#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
    if ((epnum & 0xF) != 0)
 800f614:	f011 030f 	ands.w	r3, r1, #15
{
 800f618:	4606      	mov	r6, r0
    if ((epnum & 0xF) != 0)
 800f61a:	d019      	beq.n	800f650 <HAL_PCD_DataInStageCallback+0x48>
        ed =  &dcd_stm32 -> ux_dcd_stm32_ed_in[epnum & 0xF];
 800f61c:	210c      	movs	r1, #12
    else
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];

    /* Get the pointer to the transfer request.  */
    transfer_request =  &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 800f61e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
        ed =  &dcd_stm32 -> ux_dcd_stm32_ed_in[epnum & 0xF];
 800f622:	fb01 5303 	mla	r3, r1, r3, r5
    transfer_request =  &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 800f626:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 800f62a:	6f17      	ldr	r7, [r2, #112]	; 0x70
        ed =  &dcd_stm32 -> ux_dcd_stm32_ed_in[epnum & 0xF];
 800f62c:	3370      	adds	r3, #112	; 0x70
    }
    else
    {

        /* Check if a ZLP should be armed.  */
        if (transfer_request -> ux_slave_transfer_request_force_zlp &&
 800f62e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800f630:	2a00      	cmp	r2, #0
 800f632:	d032      	beq.n	800f69a <HAL_PCD_DataInStageCallback+0x92>
            transfer_request -> ux_slave_transfer_request_requested_length)
 800f634:	6b7a      	ldr	r2, [r7, #52]	; 0x34
        if (transfer_request -> ux_slave_transfer_request_force_zlp &&
 800f636:	2a00      	cmp	r2, #0
 800f638:	d131      	bne.n	800f69e <HAL_PCD_DataInStageCallback+0x96>
        }
        else
        {

            /* Set the completion code to no error.  */
            transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 800f63a:	2000      	movs	r0, #0

            /* The transfer is completed.  */
            transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 800f63c:	2102      	movs	r1, #2
            transfer_request -> ux_slave_transfer_request_actual_length =
 800f63e:	63ba      	str	r2, [r7, #56]	; 0x38
                transfer_request -> ux_slave_transfer_request_requested_length;

#if defined(UX_DEVICE_STANDALONE)
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 800f640:	685a      	ldr	r2, [r3, #4]
            transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 800f642:	6478      	str	r0, [r7, #68]	; 0x44
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 800f644:	f042 0208 	orr.w	r2, r2, #8
            transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 800f648:	6239      	str	r1, [r7, #32]
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 800f64a:	605a      	str	r2, [r3, #4]
        /* Non control endpoint operation, use semaphore.  */
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
#endif /* defined(UX_DEVICE_STANDALONE) */
        }
    }
}
 800f64c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    transfer_request =  &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 800f650:	686f      	ldr	r7, [r5, #4]
    if (epnum == 0U)
 800f652:	2900      	cmp	r1, #0
 800f654:	d146      	bne.n	800f6e4 <HAL_PCD_DataInStageCallback+0xdc>
        if (ed -> ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_TX)
 800f656:	7b2b      	ldrb	r3, [r5, #12]
 800f658:	2b01      	cmp	r3, #1
 800f65a:	d1f7      	bne.n	800f64c <HAL_PCD_DataInStageCallback+0x44>
        endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 800f65c:	f8d7 8028 	ldr.w	r8, [r7, #40]	; 0x28
            HAL_PCD_EP_Receive(hpcd, 0, 0, 0);
 800f660:	460a      	mov	r2, r1
 800f662:	460b      	mov	r3, r1
 800f664:	f7f7 fed0 	bl	8007408 <HAL_PCD_EP_Receive>
            if (transfer_request -> ux_slave_transfer_request_in_transfer_length <=
 800f668:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f66a:	f8b8 2010 	ldrh.w	r2, [r8, #16]
 800f66e:	4291      	cmp	r1, r2
 800f670:	d81f      	bhi.n	800f6b2 <HAL_PCD_DataInStageCallback+0xaa>
                if (transfer_request -> ux_slave_transfer_request_force_zlp ==  UX_TRUE)
 800f672:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f674:	2b01      	cmp	r3, #1
 800f676:	d02c      	beq.n	800f6d2 <HAL_PCD_DataInStageCallback+0xca>
                    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 800f678:	2102      	movs	r1, #2
                    transfer_request -> ux_slave_transfer_request_actual_length =
 800f67a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
                    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 800f67c:	68ab      	ldr	r3, [r5, #8]
                    transfer_request -> ux_slave_transfer_request_actual_length =
 800f67e:	63ba      	str	r2, [r7, #56]	; 0x38
                    if (transfer_request -> ux_slave_transfer_request_completion_function)
 800f680:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
                    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 800f682:	f043 0308 	orr.w	r3, r3, #8
                    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 800f686:	647c      	str	r4, [r7, #68]	; 0x44
                    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 800f688:	6239      	str	r1, [r7, #32]
                    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 800f68a:	60ab      	str	r3, [r5, #8]
                    if (transfer_request -> ux_slave_transfer_request_completion_function)
 800f68c:	b112      	cbz	r2, 800f694 <HAL_PCD_DataInStageCallback+0x8c>
                        transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
 800f68e:	f107 0020 	add.w	r0, r7, #32
 800f692:	4790      	blx	r2
                    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 800f694:	2304      	movs	r3, #4
 800f696:	732b      	strb	r3, [r5, #12]
 800f698:	e7d8      	b.n	800f64c <HAL_PCD_DataInStageCallback+0x44>
            transfer_request -> ux_slave_transfer_request_requested_length)
 800f69a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f69c:	e7cd      	b.n	800f63a <HAL_PCD_DataInStageCallback+0x32>
            transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 800f69e:	2300      	movs	r3, #0
            HAL_PCD_EP_Transmit(hpcd, epnum, 0, 0);
 800f6a0:	4621      	mov	r1, r4
 800f6a2:	4630      	mov	r0, r6
            transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 800f6a4:	65bb      	str	r3, [r7, #88]	; 0x58
            transfer_request -> ux_slave_transfer_request_in_transfer_length = 0;
 800f6a6:	63fb      	str	r3, [r7, #60]	; 0x3c
            HAL_PCD_EP_Transmit(hpcd, epnum, 0, 0);
 800f6a8:	461a      	mov	r2, r3
}
 800f6aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
            HAL_PCD_EP_Transmit(hpcd, epnum, 0, 0);
 800f6ae:	f7f7 bed1 	b.w	8007454 <HAL_PCD_EP_Transmit>
                transfer_length = transfer_request -> ux_slave_transfer_request_in_transfer_length - endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 800f6b2:	1a8b      	subs	r3, r1, r2
                if (transfer_length > endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
 800f6b4:	4293      	cmp	r3, r2
 800f6b6:	bf28      	it	cs
 800f6b8:	4613      	movcs	r3, r2
                transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 800f6ba:	6b3c      	ldr	r4, [r7, #48]	; 0x30
                transfer_request -> ux_slave_transfer_request_in_transfer_length -= transfer_length;
 800f6bc:	1ac9      	subs	r1, r1, r3
                transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 800f6be:	4422      	add	r2, r4
 800f6c0:	633a      	str	r2, [r7, #48]	; 0x30
                transfer_request -> ux_slave_transfer_request_in_transfer_length -= transfer_length;
 800f6c2:	63f9      	str	r1, [r7, #60]	; 0x3c
                HAL_PCD_EP_Transmit(hpcd,
 800f6c4:	4630      	mov	r0, r6
 800f6c6:	f898 100e 	ldrb.w	r1, [r8, #14]
}
 800f6ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
                HAL_PCD_EP_Transmit(hpcd,
 800f6ce:	f7f7 bec1 	b.w	8007454 <HAL_PCD_EP_Transmit>
                    HAL_PCD_EP_Transmit(hpcd,
 800f6d2:	4623      	mov	r3, r4
 800f6d4:	4630      	mov	r0, r6
 800f6d6:	4622      	mov	r2, r4
 800f6d8:	f898 100e 	ldrb.w	r1, [r8, #14]
 800f6dc:	f7f7 feba 	bl	8007454 <HAL_PCD_EP_Transmit>
                    transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 800f6e0:	65bc      	str	r4, [r7, #88]	; 0x58
 800f6e2:	e7b3      	b.n	800f64c <HAL_PCD_DataInStageCallback+0x44>
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];
 800f6e4:	1d2b      	adds	r3, r5, #4
 800f6e6:	e7a2      	b.n	800f62e <HAL_PCD_DataInStageCallback+0x26>
 800f6e8:	2000b408 	.word	0x2000b408

0800f6ec <HAL_PCD_DataOutStageCallback>:

    /* Get the pointer to the DCD.  */
    dcd = &_ux_system_slave -> ux_system_slave_dcd;

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 800f6ec:	4b24      	ldr	r3, [pc, #144]	; (800f780 <HAL_PCD_DataOutStageCallback+0x94>)
{
 800f6ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 800f6f2:	681b      	ldr	r3, [r3, #0]
 800f6f4:	f001 020f 	and.w	r2, r1, #15
 800f6f8:	69dd      	ldr	r5, [r3, #28]

    /* Fetch the address of the physical endpoint.  */
    ed = &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];
 800f6fa:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800f6fe:	eb05 0482 	add.w	r4, r5, r2, lsl #2

    /* Get the pointer to the transfer request.  */
    transfer_request = &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 800f702:	6866      	ldr	r6, [r4, #4]

    /* Endpoint 0 is different.  */
    if (epnum == 0U)
 800f704:	b921      	cbnz	r1, 800f710 <HAL_PCD_DataOutStageCallback+0x24>
    {

        /* Check if we have received something on endpoint 0 during data phase .  */
        if (ed -> ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_RX)
 800f706:	7b23      	ldrb	r3, [r4, #12]
 800f708:	2b02      	cmp	r3, #2
 800f70a:	d00e      	beq.n	800f72a <HAL_PCD_DataOutStageCallback+0x3e>
        /* Non control endpoint operation, use semaphore.  */
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
#endif
    }

}
 800f70c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        transfer_request -> ux_slave_transfer_request_actual_length =  HAL_PCD_EP_GetRxCount(hpcd, epnum);
 800f710:	f7f7 fe96 	bl	8007440 <HAL_PCD_EP_GetRxCount>
        transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 800f714:	2100      	movs	r1, #0
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 800f716:	2202      	movs	r2, #2
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 800f718:	68a3      	ldr	r3, [r4, #8]
        transfer_request -> ux_slave_transfer_request_actual_length =  HAL_PCD_EP_GetRxCount(hpcd, epnum);
 800f71a:	63b0      	str	r0, [r6, #56]	; 0x38
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 800f71c:	f043 0308 	orr.w	r3, r3, #8
        transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 800f720:	6471      	str	r1, [r6, #68]	; 0x44
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 800f722:	6232      	str	r2, [r6, #32]
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 800f724:	60a3      	str	r3, [r4, #8]
}
 800f726:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f72a:	4607      	mov	r7, r0
            endpoint = transfer_request -> ux_slave_transfer_request_endpoint;
 800f72c:	6ab5      	ldr	r5, [r6, #40]	; 0x28
            transfer_length = HAL_PCD_EP_GetRxCount(hpcd, epnum);
 800f72e:	f7f7 fe87 	bl	8007440 <HAL_PCD_EP_GetRxCount>
                transfer_request -> ux_slave_transfer_request_requested_length)
 800f732:	e9d6 230d 	ldrd	r2, r3, [r6, #52]	; 0x34
            transfer_request -> ux_slave_transfer_request_actual_length += transfer_length;
 800f736:	4403      	add	r3, r0
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
 800f738:	4293      	cmp	r3, r2
            transfer_request -> ux_slave_transfer_request_actual_length += transfer_length;
 800f73a:	63b3      	str	r3, [r6, #56]	; 0x38
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
 800f73c:	d811      	bhi.n	800f762 <HAL_PCD_DataOutStageCallback+0x76>
                if ((transfer_request -> ux_slave_transfer_request_actual_length ==
 800f73e:	d00b      	beq.n	800f758 <HAL_PCD_DataOutStageCallback+0x6c>
                    (transfer_length != endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize))
 800f740:	8a2b      	ldrh	r3, [r5, #16]
                     transfer_request -> ux_slave_transfer_request_requested_length) ||
 800f742:	4283      	cmp	r3, r0
 800f744:	d108      	bne.n	800f758 <HAL_PCD_DataOutStageCallback+0x6c>
                    transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 800f746:	6b32      	ldr	r2, [r6, #48]	; 0x30
                    HAL_PCD_EP_Receive(hpcd,
 800f748:	4638      	mov	r0, r7
                    transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 800f74a:	441a      	add	r2, r3
 800f74c:	6332      	str	r2, [r6, #48]	; 0x30
                    HAL_PCD_EP_Receive(hpcd,
 800f74e:	7ba9      	ldrb	r1, [r5, #14]
}
 800f750:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
                    HAL_PCD_EP_Receive(hpcd,
 800f754:	f7f7 be58 	b.w	8007408 <HAL_PCD_EP_Receive>
                    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_OUT;
 800f758:	68a3      	ldr	r3, [r4, #8]
 800f75a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800f75e:	60a3      	str	r3, [r4, #8]
 800f760:	e7d4      	b.n	800f70c <HAL_PCD_DataOutStageCallback+0x20>
                transfer_request -> ux_slave_transfer_request_completion_code =  UX_TRANSFER_BUFFER_OVERFLOW;
 800f762:	2127      	movs	r1, #39	; 0x27
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 800f764:	68a3      	ldr	r3, [r4, #8]
                if (transfer_request -> ux_slave_transfer_request_completion_function)
 800f766:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 800f768:	f043 0308 	orr.w	r3, r3, #8
                transfer_request -> ux_slave_transfer_request_completion_code =  UX_TRANSFER_BUFFER_OVERFLOW;
 800f76c:	6471      	str	r1, [r6, #68]	; 0x44
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 800f76e:	60a3      	str	r3, [r4, #8]
                if (transfer_request -> ux_slave_transfer_request_completion_function)
 800f770:	2a00      	cmp	r2, #0
 800f772:	d0cb      	beq.n	800f70c <HAL_PCD_DataOutStageCallback+0x20>
                    transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
 800f774:	f106 0020 	add.w	r0, r6, #32
}
 800f778:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
                    transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
 800f77c:	4710      	bx	r2
 800f77e:	bf00      	nop
 800f780:	2000b408 	.word	0x2000b408

0800f784 <HAL_PCD_ResetCallback>:
/*  01-31-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 800f784:	b538      	push	{r3, r4, r5, lr}
//	rt_kprintf("HAL_PCD_ResetCallback \r\n");

    /* If the device is attached or configured, we need to disconnect it.  */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state !=  UX_DEVICE_RESET)
 800f786:	4d0c      	ldr	r5, [pc, #48]	; (800f7b8 <HAL_PCD_ResetCallback+0x34>)
{
 800f788:	4604      	mov	r4, r0
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state !=  UX_DEVICE_RESET)
 800f78a:	682b      	ldr	r3, [r5, #0]
 800f78c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f78e:	b972      	cbnz	r2, 800f7ae <HAL_PCD_ResetCallback+0x2a>
        /* Disconnect the device.  */
        _ux_device_stack_disconnect();
    }

    /* Set USB Current Speed */
    switch(hpcd -> Init.speed)
 800f790:	79e2      	ldrb	r2, [r4, #7]
 800f792:	b142      	cbz	r2, 800f7a6 <HAL_PCD_ResetCallback+0x22>
        break;

    default:

        /* We are connected at full speed.  */
        _ux_system_slave -> ux_system_slave_speed =  UX_FULL_SPEED_DEVICE;
 800f794:	2201      	movs	r2, #1
 800f796:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
        break;
    }

    /* Complete the device initialization.  */
    _ux_dcd_stm32_initialize_complete();
 800f79a:	f000 f92d 	bl	800f9f8 <_ux_dcd_stm32_initialize_complete>

    /* Mark the device as attached now.  */
    _ux_system_slave -> ux_system_slave_device.ux_slave_device_state =  UX_DEVICE_ATTACHED;
 800f79e:	2201      	movs	r2, #1
 800f7a0:	682b      	ldr	r3, [r5, #0]
 800f7a2:	625a      	str	r2, [r3, #36]	; 0x24
}
 800f7a4:	bd38      	pop	{r3, r4, r5, pc}
        _ux_system_slave -> ux_system_slave_speed =  UX_HIGH_SPEED_DEVICE;
 800f7a6:	2202      	movs	r2, #2
 800f7a8:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
        break;
 800f7ac:	e7f5      	b.n	800f79a <HAL_PCD_ResetCallback+0x16>
        _ux_device_stack_disconnect();
 800f7ae:	f001 fcdf 	bl	8011170 <_ux_device_stack_disconnect>
        _ux_system_slave -> ux_system_slave_speed =  UX_HIGH_SPEED_DEVICE;
 800f7b2:	682b      	ldr	r3, [r5, #0]
 800f7b4:	e7ec      	b.n	800f790 <HAL_PCD_ResetCallback+0xc>
 800f7b6:	bf00      	nop
 800f7b8:	2000b408 	.word	0x2000b408

0800f7bc <HAL_PCD_SuspendCallback>:
/**************************************************************************/
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 800f7bc:	4b03      	ldr	r3, [pc, #12]	; (800f7cc <HAL_PCD_SuspendCallback+0x10>)
 800f7be:	681b      	ldr	r3, [r3, #0]
 800f7c0:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 800f7c4:	b10b      	cbz	r3, 800f7ca <HAL_PCD_SuspendCallback+0xe>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_DEVICE_SUSPENDED);
 800f7c6:	20f4      	movs	r0, #244	; 0xf4
 800f7c8:	4718      	bx	r3
    }
}
 800f7ca:	4770      	bx	lr
 800f7cc:	2000b408 	.word	0x2000b408

0800f7d0 <HAL_PCD_ResumeCallback>:
/**************************************************************************/
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 800f7d0:	4b03      	ldr	r3, [pc, #12]	; (800f7e0 <HAL_PCD_ResumeCallback+0x10>)
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 800f7d8:	b10b      	cbz	r3, 800f7de <HAL_PCD_ResumeCallback+0xe>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_DEVICE_RESUMED);
 800f7da:	20f3      	movs	r0, #243	; 0xf3
 800f7dc:	4718      	bx	r3
    }
}
 800f7de:	4770      	bx	lr
 800f7e0:	2000b408 	.word	0x2000b408

0800f7e4 <HAL_PCD_SOFCallback>:
/**************************************************************************/
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 800f7e4:	4b03      	ldr	r3, [pc, #12]	; (800f7f4 <HAL_PCD_SOFCallback+0x10>)
 800f7e6:	681b      	ldr	r3, [r3, #0]
 800f7e8:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 800f7ec:	b10b      	cbz	r3, 800f7f2 <HAL_PCD_SOFCallback+0xe>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_SOF_RECEIVED);
 800f7ee:	20f0      	movs	r0, #240	; 0xf0
 800f7f0:	4718      	bx	r3
    }
}
 800f7f2:	4770      	bx	lr
 800f7f4:	2000b408 	.word	0x2000b408

0800f7f8 <_ux_dcd_stm32_endpoint_create>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_create(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 800f7f8:	460a      	mov	r2, r1
UX_DCD_STM32_ED     *ed;
ULONG               stm32_endpoint_index;


    /* The endpoint index in the array of the STM32 must match the endpoint number.  */
    stm32_endpoint_index =  endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & ~UX_ENDPOINT_DIRECTION;
 800f7fa:	7b89      	ldrb	r1, [r1, #14]
static inline struct UX_DCD_STM32_ED_STRUCT *_stm32_ed_get(UX_DCD_STM32 *dcd_stm32, ULONG ep_addr)
{
#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
ULONG ep_dir = ep_addr & 0x80u;
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
ULONG ep_num = ep_addr & 0x7Fu;
 800f7fc:	f001 037f 	and.w	r3, r1, #127	; 0x7f

    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 800f800:	2b08      	cmp	r3, #8
 800f802:	d828      	bhi.n	800f856 <_ux_dcd_stm32_endpoint_create+0x5e>
{
 800f804:	b570      	push	{r4, r5, r6, lr}
        ep_num >= dcd_stm32->pcd_handle->Init.dev_endpoints)
 800f806:	f8d0 50dc 	ldr.w	r5, [r0, #220]	; 0xdc
 800f80a:	792c      	ldrb	r4, [r5, #4]
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 800f80c:	42a3      	cmp	r3, r4
 800f80e:	d20a      	bcs.n	800f826 <_ux_dcd_stm32_endpoint_create+0x2e>
        return(UX_NULL);

#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
    if (ep_dir)
        return(&dcd_stm32->ux_dcd_stm32_ed_in[ep_num]);
 800f810:	240c      	movs	r4, #12
 800f812:	fb04 0303 	mla	r3, r4, r3, r0
    if (ep_dir)
 800f816:	0608      	lsls	r0, r1, #24
        return(&dcd_stm32->ux_dcd_stm32_ed_in[ep_num]);
 800f818:	bf4c      	ite	mi
 800f81a:	3370      	addmi	r3, #112	; 0x70
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */

    return(&dcd_stm32->ux_dcd_stm32_ed[ep_num]);
 800f81c:	3304      	addpl	r3, #4

    if (ed == UX_NULL)
        return(UX_NO_ED_AVAILABLE);

    /* Check the endpoint status, if it is free, reserve it. If not reject this endpoint.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
 800f81e:	685c      	ldr	r4, [r3, #4]
 800f820:	f014 0601 	ands.w	r6, r4, #1
 800f824:	d001      	beq.n	800f82a <_ux_dcd_stm32_endpoint_create+0x32>
        return(UX_NO_ED_AVAILABLE);
 800f826:	2014      	movs	r0, #20
        return(UX_SUCCESS);
    }

    /* Return an error.  */
    return(UX_NO_ED_AVAILABLE);
}
 800f828:	bd70      	pop	{r4, r5, r6, pc}
        ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_USED;
 800f82a:	f044 0401 	orr.w	r4, r4, #1
 800f82e:	605c      	str	r4, [r3, #4]
    stm32_endpoint_index =  endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & ~UX_ENDPOINT_DIRECTION;
 800f830:	f021 0080 	bic.w	r0, r1, #128	; 0x80
        ed -> ux_dcd_stm32_ed_direction =  endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION;
 800f834:	f021 047f 	bic.w	r4, r1, #127	; 0x7f
        endpoint -> ux_slave_endpoint_ed =  (VOID *) ed;
 800f838:	6093      	str	r3, [r2, #8]
        ed -> ux_dcd_stm32_ed_endpoint =  endpoint;
 800f83a:	601a      	str	r2, [r3, #0]
        ed -> ux_dcd_stm32_ed_index =  stm32_endpoint_index;
 800f83c:	7258      	strb	r0, [r3, #9]
        ed -> ux_dcd_stm32_ed_direction =  endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION;
 800f83e:	729c      	strb	r4, [r3, #10]
        if (stm32_endpoint_index != 0)
 800f840:	2800      	cmp	r0, #0
 800f842:	d0f1      	beq.n	800f828 <_ux_dcd_stm32_endpoint_create+0x30>
            HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 800f844:	7bd3      	ldrb	r3, [r2, #15]
 800f846:	4628      	mov	r0, r5
 800f848:	8a12      	ldrh	r2, [r2, #16]
 800f84a:	f003 0303 	and.w	r3, r3, #3
 800f84e:	f7f7 fd69 	bl	8007324 <HAL_PCD_EP_Open>
        return(UX_SUCCESS);
 800f852:	4630      	mov	r0, r6
}
 800f854:	bd70      	pop	{r4, r5, r6, pc}
        return(UX_NO_ED_AVAILABLE);
 800f856:	2014      	movs	r0, #20
}
 800f858:	4770      	bx	lr
 800f85a:	bf00      	nop

0800f85c <_ux_dcd_stm32_endpoint_destroy>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_destroy(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 800f85c:	b510      	push	{r4, lr}

    /* Keep the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;

    /* We can free this endpoint.  */
    ed -> ux_dcd_stm32_ed_status =  UX_DCD_STM32_ED_STATUS_UNUSED;
 800f85e:	2400      	movs	r4, #0
 800f860:	688b      	ldr	r3, [r1, #8]

    /* Deactivate the endpoint.  */
    HAL_PCD_EP_Close(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 800f862:	f8d0 00dc 	ldr.w	r0, [r0, #220]	; 0xdc
    ed -> ux_dcd_stm32_ed_status =  UX_DCD_STM32_ED_STATUS_UNUSED;
 800f866:	605c      	str	r4, [r3, #4]
    HAL_PCD_EP_Close(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 800f868:	7b89      	ldrb	r1, [r1, #14]
 800f86a:	f7f7 fd95 	bl	8007398 <HAL_PCD_EP_Close>

    /* This function never fails.  */
    return(UX_SUCCESS);
}
 800f86e:	4620      	mov	r0, r4
 800f870:	bd10      	pop	{r4, pc}
 800f872:	bf00      	nop

0800f874 <_ux_dcd_stm32_endpoint_reset>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_reset(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 800f874:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
UX_INTERRUPT_SAVE_AREA
UX_DCD_STM32_ED     *ed;


    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 800f878:	688f      	ldr	r7, [r1, #8]
{
 800f87a:	460c      	mov	r4, r1
 800f87c:	4605      	mov	r5, r0

    UX_DISABLE
 800f87e:	f7f1 fdc1 	bl	8001404 <_ux_utility_interrupt_disable>
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
                                      UX_DCD_STM32_ED_STATUS_DONE |
                                      UX_DCD_STM32_ED_STATUS_SETUP);

    /* Set the state of the endpoint to IDLE.  */
    ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 800f882:	f04f 0800 	mov.w	r8, #0
    UX_DISABLE
 800f886:	4606      	mov	r6, r0
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 800f888:	687b      	ldr	r3, [r7, #4]
    ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 800f88a:	f887 8008 	strb.w	r8, [r7, #8]
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 800f88e:	f423 7343 	bic.w	r3, r3, #780	; 0x30c
 800f892:	607b      	str	r3, [r7, #4]

    /* Clear STALL condition.  */
    HAL_PCD_EP_ClrStall(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress);
 800f894:	7ba1      	ldrb	r1, [r4, #14]
 800f896:	f8d5 00dc 	ldr.w	r0, [r5, #220]	; 0xdc
 800f89a:	f7f7 fe37 	bl	800750c <HAL_PCD_EP_ClrStall>

    /* Flush buffer.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 800f89e:	7ba1      	ldrb	r1, [r4, #14]
 800f8a0:	f8d5 00dc 	ldr.w	r0, [r5, #220]	; 0xdc
 800f8a4:	f7f7 fe82 	bl	80075ac <HAL_PCD_EP_Flush>
    /* Wakeup pending thread.  */
    if (endpoint -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore.tx_semaphore_suspended_count)
        _ux_utility_semaphore_put(&endpoint -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore);
#endif

    UX_RESTORE
 800f8a8:	4630      	mov	r0, r6
 800f8aa:	f7f1 fdaf 	bl	800140c <_ux_utility_interrupt_restore>

    /* This function never fails.  */
    return(UX_SUCCESS);
}
 800f8ae:	4640      	mov	r0, r8
 800f8b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800f8b4 <_ux_dcd_stm32_endpoint_stall>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_stall(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 800f8b4:	b508      	push	{r3, lr}

UX_DCD_STM32_ED     *ed;


    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 800f8b6:	688b      	ldr	r3, [r1, #8]

    /* Set the endpoint to stall.  */
    ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_STALLED;

    /* Stall the endpoint.  */
    HAL_PCD_EP_SetStall(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress | ed -> ux_dcd_stm32_ed_direction);
 800f8b8:	f8d0 00dc 	ldr.w	r0, [r0, #220]	; 0xdc
    ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_STALLED;
 800f8bc:	685a      	ldr	r2, [r3, #4]
    HAL_PCD_EP_SetStall(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress | ed -> ux_dcd_stm32_ed_direction);
 800f8be:	f893 c00a 	ldrb.w	ip, [r3, #10]
    ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_STALLED;
 800f8c2:	f042 0204 	orr.w	r2, r2, #4
 800f8c6:	605a      	str	r2, [r3, #4]
    HAL_PCD_EP_SetStall(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress | ed -> ux_dcd_stm32_ed_direction);
 800f8c8:	7b89      	ldrb	r1, [r1, #14]
 800f8ca:	ea41 010c 	orr.w	r1, r1, ip
 800f8ce:	f7f7 fddf 	bl	8007490 <HAL_PCD_EP_SetStall>

    /* This function never fails.  */
    return(UX_SUCCESS);
}
 800f8d2:	2000      	movs	r0, #0
 800f8d4:	bd08      	pop	{r3, pc}
 800f8d6:	bf00      	nop

0800f8d8 <_ux_dcd_stm32_endpoint_status>:
ULONG ep_num = ep_addr & 0x7Fu;
 800f8d8:	f001 037f 	and.w	r3, r1, #127	; 0x7f
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 800f8dc:	2b08      	cmp	r3, #8
 800f8de:	d813      	bhi.n	800f908 <_ux_dcd_stm32_endpoint_status+0x30>
        ep_num >= dcd_stm32->pcd_handle->Init.dev_endpoints)
 800f8e0:	f8d0 20dc 	ldr.w	r2, [r0, #220]	; 0xdc
 800f8e4:	7912      	ldrb	r2, [r2, #4]
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 800f8e6:	4293      	cmp	r3, r2
 800f8e8:	d20e      	bcs.n	800f908 <_ux_dcd_stm32_endpoint_status+0x30>
        return(&dcd_stm32->ux_dcd_stm32_ed_in[ep_num]);
 800f8ea:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800f8ee:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    if (ep_dir)
 800f8f2:	060a      	lsls	r2, r1, #24
        return(&dcd_stm32->ux_dcd_stm32_ed_in[ep_num]);
 800f8f4:	bf4c      	ite	mi
 800f8f6:	3070      	addmi	r0, #112	; 0x70
    return(&dcd_stm32->ux_dcd_stm32_ed[ep_num]);
 800f8f8:	3004      	addpl	r0, #4

    /* Fetch the address of the physical endpoint.  */
    ed = _stm32_ed_get(dcd_stm32, endpoint_index);

    /* Check the endpoint status, if it is free, we have a illegal endpoint.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
 800f8fa:	6840      	ldr	r0, [r0, #4]
 800f8fc:	07c3      	lsls	r3, r0, #31
        return(UX_ERROR);

    /* Check if the endpoint is stalled.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_STALLED) == 0)
 800f8fe:	bf4c      	ite	mi
 800f900:	f3c0 0080 	ubfxmi	r0, r0, #2, #1
        return(UX_ERROR);
 800f904:	20ff      	movpl	r0, #255	; 0xff
        return(UX_FALSE);
    else
        return(UX_TRUE);
}
 800f906:	4770      	bx	lr
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
 800f908:	2300      	movs	r3, #0
 800f90a:	685b      	ldr	r3, [r3, #4]
 800f90c:	deff      	udf	#255	; 0xff
 800f90e:	bf00      	nop

0800f910 <_ux_dcd_stm32_frame_number_get>:
UINT  _ux_dcd_stm32_frame_number_get(UX_DCD_STM32 *dcd_stm32, ULONG *frame_number)
{

    /* This function never fails. */
    return(UX_SUCCESS);
}
 800f910:	2000      	movs	r0, #0
 800f912:	4770      	bx	lr

0800f914 <_ux_dcd_stm32_function>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_function(UX_SLAVE_DCD *dcd, UINT function, VOID *parameter)
{
 800f914:	b508      	push	{r3, lr}
 800f916:	460b      	mov	r3, r1
 800f918:	4611      	mov	r1, r2
UINT             status;
UX_DCD_STM32     *dcd_stm32;


    /* Check the status of the controller.  */
    if (dcd -> ux_slave_dcd_status == UX_UNUSED)
 800f91a:	6802      	ldr	r2, [r0, #0]
 800f91c:	2a00      	cmp	r2, #0
 800f91e:	d040      	beq.n	800f9a2 <_ux_dcd_stm32_function+0x8e>

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 =  (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;

    /* Look at the function and route it.  */
    switch(function)
 800f920:	3b0a      	subs	r3, #10
    dcd_stm32 =  (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 800f922:	69c0      	ldr	r0, [r0, #28]
    switch(function)
 800f924:	2b0b      	cmp	r3, #11
 800f926:	d835      	bhi.n	800f994 <_ux_dcd_stm32_function+0x80>
 800f928:	e8df f003 	tbb	[pc, r3]
 800f92c:	120e340a 	.word	0x120e340a
 800f930:	221e1a16 	.word	0x221e1a16
 800f934:	06302c28 	.word	0x06302c28
        break;
    }

    /* Return completion status.  */
    return(status);
}
 800f938:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        status =  _ux_dcd_stm32_endpoint_status(dcd_stm32, (ULONG) parameter);
 800f93c:	f7ff bfcc 	b.w	800f8d8 <_ux_dcd_stm32_endpoint_status>
}
 800f940:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        status =  _ux_dcd_stm32_frame_number_get(dcd_stm32, (ULONG *) parameter);
 800f944:	f7ff bfe4 	b.w	800f910 <_ux_dcd_stm32_frame_number_get>
}
 800f948:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        status =  _ux_dcd_stm32_transfer_run(dcd_stm32, (UX_SLAVE_TRANSFER *) parameter);
 800f94c:	f000 b8c4 	b.w	800fad8 <_ux_dcd_stm32_transfer_run>
}
 800f950:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        status = _ux_dcd_stm32_transfer_abort(dcd_stm32, parameter);
 800f954:	f000 b8b0 	b.w	800fab8 <_ux_dcd_stm32_transfer_abort>
}
 800f958:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        status =  _ux_dcd_stm32_endpoint_create(dcd_stm32, parameter);
 800f95c:	f7ff bf4c 	b.w	800f7f8 <_ux_dcd_stm32_endpoint_create>
}
 800f960:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        status =  _ux_dcd_stm32_endpoint_destroy(dcd_stm32, parameter);
 800f964:	f7ff bf7a 	b.w	800f85c <_ux_dcd_stm32_endpoint_destroy>
}
 800f968:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        status =  _ux_dcd_stm32_endpoint_reset(dcd_stm32, parameter);
 800f96c:	f7ff bf82 	b.w	800f874 <_ux_dcd_stm32_endpoint_reset>
        status =  HAL_PCD_SetAddress(dcd_stm32 -> pcd_handle, (uint8_t)(ULONG) parameter);
 800f970:	b2c9      	uxtb	r1, r1
 800f972:	f8d0 00dc 	ldr.w	r0, [r0, #220]	; 0xdc
 800f976:	f7f7 fcc1 	bl	80072fc <HAL_PCD_SetAddress>
}
 800f97a:	bd08      	pop	{r3, pc}
        _ux_dcd_stm32_setup_isr_pending(dcd_stm32);
 800f97c:	f7ff fda4 	bl	800f4c8 <_ux_dcd_stm32_setup_isr_pending>
        status = UX_SUCCESS;
 800f980:	2000      	movs	r0, #0
}
 800f982:	bd08      	pop	{r3, pc}
        if ((ULONG) parameter == UX_DEVICE_FORCE_DISCONNECT)
 800f984:	290b      	cmp	r1, #11
 800f986:	d013      	beq.n	800f9b0 <_ux_dcd_stm32_function+0x9c>
          status = UX_SUCCESS;
 800f988:	2000      	movs	r0, #0
}
 800f98a:	bd08      	pop	{r3, pc}
 800f98c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        status =  _ux_dcd_stm32_endpoint_stall(dcd_stm32, parameter);
 800f990:	f7ff bf90 	b.w	800f8b4 <_ux_dcd_stm32_endpoint_stall>
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DCD, UX_FUNCTION_NOT_SUPPORTED);
 800f994:	2102      	movs	r1, #2
 800f996:	2254      	movs	r2, #84	; 0x54
 800f998:	4608      	mov	r0, r1
 800f99a:	f001 ff49 	bl	8011830 <_ux_system_error_handler>
        status =  UX_FUNCTION_NOT_SUPPORTED;
 800f99e:	2054      	movs	r0, #84	; 0x54
}
 800f9a0:	bd08      	pop	{r3, pc}
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DCD, UX_CONTROLLER_UNKNOWN);
 800f9a2:	2102      	movs	r1, #2
 800f9a4:	2255      	movs	r2, #85	; 0x55
 800f9a6:	4608      	mov	r0, r1
 800f9a8:	f001 ff42 	bl	8011830 <_ux_system_error_handler>
        return(UX_CONTROLLER_UNKNOWN);
 800f9ac:	2055      	movs	r0, #85	; 0x55
}
 800f9ae:	bd08      	pop	{r3, pc}
          status =  HAL_PCD_Stop(dcd_stm32 -> pcd_handle);
 800f9b0:	f8d0 00dc 	ldr.w	r0, [r0, #220]	; 0xdc
 800f9b4:	f7f6 fed6 	bl	8006764 <HAL_PCD_Stop>
}
 800f9b8:	bd08      	pop	{r3, pc}
 800f9ba:	bf00      	nop

0800f9bc <_ux_dcd_stm32_initialize>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_initialize(ULONG dcd_io, ULONG parameter)
{
 800f9bc:	b538      	push	{r3, r4, r5, lr}

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;

    /* The controller initialized here is of STM32 type.  */
    dcd -> ux_slave_dcd_controller_type =  UX_DCD_STM32_SLAVE_CONTROLLER;
 800f9be:	2080      	movs	r0, #128	; 0x80
{
 800f9c0:	460d      	mov	r5, r1

    /* Allocate memory for this STM32 DCD instance.  */
    dcd_stm32 =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_DCD_STM32));
 800f9c2:	2100      	movs	r1, #0
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 800f9c4:	4c0a      	ldr	r4, [pc, #40]	; (800f9f0 <_ux_dcd_stm32_initialize+0x34>)
    dcd_stm32 =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_DCD_STM32));
 800f9c6:	22e0      	movs	r2, #224	; 0xe0
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 800f9c8:	6824      	ldr	r4, [r4, #0]
    dcd -> ux_slave_dcd_controller_type =  UX_DCD_STM32_SLAVE_CONTROLLER;
 800f9ca:	6060      	str	r0, [r4, #4]
    dcd_stm32 =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_DCD_STM32));
 800f9cc:	4608      	mov	r0, r1
 800f9ce:	f001 ffeb 	bl	80119a8 <_ux_utility_memory_allocate>

    /* Check if memory was properly allocated.  */
    if(dcd_stm32 == UX_NULL)
 800f9d2:	b150      	cbz	r0, 800f9ea <_ux_dcd_stm32_initialize+0x2e>
 800f9d4:	4603      	mov	r3, r0
    dcd -> ux_slave_dcd_function =  _ux_dcd_stm32_function;

    dcd_stm32 -> pcd_handle = (PCD_HandleTypeDef *)parameter;

    /* Set the state of the controller to OPERATIONAL now.  */
    dcd -> ux_slave_dcd_status =  UX_DCD_STATUS_OPERATIONAL;
 800f9d6:	2201      	movs	r2, #1
    dcd -> ux_slave_dcd_function =  _ux_dcd_stm32_function;
 800f9d8:	4906      	ldr	r1, [pc, #24]	; (800f9f4 <_ux_dcd_stm32_initialize+0x38>)
    dcd -> ux_slave_dcd_controller_hardware =  (VOID *) dcd_stm32;
 800f9da:	61e0      	str	r0, [r4, #28]
    dcd_stm32 -> ux_dcd_stm32_dcd_owner =  dcd;
 800f9dc:	6004      	str	r4, [r0, #0]
    dcd -> ux_slave_dcd_function =  _ux_dcd_stm32_function;
 800f9de:	61a1      	str	r1, [r4, #24]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 800f9e0:	2000      	movs	r0, #0
    dcd_stm32 -> pcd_handle = (PCD_HandleTypeDef *)parameter;
 800f9e2:	f8c3 50dc 	str.w	r5, [r3, #220]	; 0xdc
    dcd -> ux_slave_dcd_status =  UX_DCD_STATUS_OPERATIONAL;
 800f9e6:	6022      	str	r2, [r4, #0]
}
 800f9e8:	bd38      	pop	{r3, r4, r5, pc}
        return(UX_MEMORY_INSUFFICIENT);
 800f9ea:	2012      	movs	r0, #18
}
 800f9ec:	bd38      	pop	{r3, r4, r5, pc}
 800f9ee:	bf00      	nop
 800f9f0:	2000b408 	.word	0x2000b408
 800f9f4:	0800f915 	.word	0x0800f915

0800f9f8 <_ux_dcd_stm32_initialize_complete>:
/*                                            drive the controller,       */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_initialize_complete(VOID)
{
 800f9f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
UCHAR                     *device_framework;
UX_SLAVE_TRANSFER       *transfer_request;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 800f9fa:	4e2d      	ldr	r6, [pc, #180]	; (800fab0 <_ux_dcd_stm32_initialize_complete+0xb8>)
 800f9fc:	6834      	ldr	r4, [r6, #0]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;

    /* Are we in DFU mode ? If so, check if we are in a Reset mode.  */
    if (_ux_system_slave -> ux_system_slave_device_dfu_state_machine == UX_SYSTEM_DFU_STATE_APP_DETACH)
 800f9fe:	f8d4 3160 	ldr.w	r3, [r4, #352]	; 0x160
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 800fa02:	69e5      	ldr	r5, [r4, #28]
    if (_ux_system_slave -> ux_system_slave_device_dfu_state_machine == UX_SYSTEM_DFU_STATE_APP_DETACH)
 800fa04:	2b01      	cmp	r3, #1
 800fa06:	d04e      	beq.n	800faa6 <_ux_dcd_stm32_initialize_complete+0xae>
    }
    else
    {

        /* Set State to App Idle. */
        _ux_system_slave -> ux_system_slave_device_dfu_state_machine = UX_SYSTEM_DFU_STATE_APP_IDLE;
 800fa08:	2200      	movs	r2, #0

        /* Check the speed and set the correct descriptor.  */
        if (_ux_system_slave -> ux_system_slave_speed ==  UX_FULL_SPEED_DEVICE)
 800fa0a:	f8d4 3144 	ldr.w	r3, [r4, #324]	; 0x144
        _ux_system_slave -> ux_system_slave_device_dfu_state_machine = UX_SYSTEM_DFU_STATE_APP_IDLE;
 800fa0e:	f8c4 2160 	str.w	r2, [r4, #352]	; 0x160
        if (_ux_system_slave -> ux_system_slave_speed ==  UX_FULL_SPEED_DEVICE)
 800fa12:	2b01      	cmp	r3, #1
        {

            /* The device is operating at full speed.  */
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
            _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 800fa14:	bf0c      	ite	eq
 800fa16:	e9d4 0335 	ldrdeq	r0, r3, [r4, #212]	; 0xd4
        else
        {

            /* The device is operating at high speed.  */
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_high_speed;
            _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_high_speed;
 800fa1a:	e9d4 0337 	ldrdne	r0, r3, [r4, #220]	; 0xdc
 800fa1e:	e9c4 0333 	strd	r0, r3, [r4, #204]	; 0xcc
       and get the ball running. First get the address of the endpoint
       transfer request container.  */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;

    /* Set the timeout to be for Control Endpoint.  */
    transfer_request -> ux_slave_transfer_request_timeout =  UX_MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT);
 800fa22:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
    _ux_utility_descriptor_parse(device_framework,
 800fa26:	220e      	movs	r2, #14
 800fa28:	4922      	ldr	r1, [pc, #136]	; (800fab4 <_ux_dcd_stm32_initialize_complete+0xbc>)
 800fa2a:	f104 0328 	add.w	r3, r4, #40	; 0x28
 800fa2e:	f001 ff7b 	bl	8011928 <_ux_utility_descriptor_parse>

    /* Adjust the current data pointer as well.  */
    transfer_request -> ux_slave_transfer_request_current_data_pointer =
 800fa32:	6ea2      	ldr	r2, [r4, #104]	; 0x68
    /* Update the transfer request endpoint pointer with the default endpoint.  */
    transfer_request -> ux_slave_transfer_request_endpoint =  &device -> ux_slave_device_control_endpoint;

    /* The control endpoint max packet size needs to be filled manually in its descriptor.  */
    transfer_request -> ux_slave_transfer_request_endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize =
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
 800fa34:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
    transfer_request -> ux_slave_transfer_request_current_data_pointer =
 800fa38:	66e2      	str	r2, [r4, #108]	; 0x6c
    transfer_request -> ux_slave_transfer_request_endpoint =  &device -> ux_slave_device_control_endpoint;
 800fa3a:	f104 023c 	add.w	r2, r4, #60	; 0x3c
 800fa3e:	6662      	str	r2, [r4, #100]	; 0x64

    /* Create the default control endpoint attached to the device.
       Once this endpoint is enabled, the host can then send a setup packet
       The device controller will receive it and will call the setup function
       module.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 800fa40:	210e      	movs	r1, #14
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
 800fa42:	f8a4 304c 	strh.w	r3, [r4, #76]	; 0x4c
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
 800fa46:	6723      	str	r3, [r4, #112]	; 0x70
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 800fa48:	4620      	mov	r0, r4
 800fa4a:	69a3      	ldr	r3, [r4, #24]
    transfer_request -> ux_slave_transfer_request_timeout =  UX_MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT);
 800fa4c:	f8c4 7090 	str.w	r7, [r4, #144]	; 0x90
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 800fa50:	4798      	blx	r3
                                    (VOID *) &device -> ux_slave_device_control_endpoint);

    /* Open Control OUT endpoint.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, 0x00U);
 800fa52:	2100      	movs	r1, #0
 800fa54:	f8d5 00dc 	ldr.w	r0, [r5, #220]	; 0xdc
 800fa58:	f7f7 fda8 	bl	80075ac <HAL_PCD_EP_Flush>
    HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, 0x00U, device -> ux_slave_device_descriptor.bMaxPacketSize0, UX_CONTROL_ENDPOINT);
 800fa5c:	2300      	movs	r3, #0
 800fa5e:	f894 202f 	ldrb.w	r2, [r4, #47]	; 0x2f
 800fa62:	4619      	mov	r1, r3
 800fa64:	f8d5 00dc 	ldr.w	r0, [r5, #220]	; 0xdc
 800fa68:	f7f7 fc5c 	bl	8007324 <HAL_PCD_EP_Open>

    /* Open Control IN endpoint.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, 0x80U);
 800fa6c:	2180      	movs	r1, #128	; 0x80
 800fa6e:	f8d5 00dc 	ldr.w	r0, [r5, #220]	; 0xdc
 800fa72:	f7f7 fd9b 	bl	80075ac <HAL_PCD_EP_Flush>
    HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, 0x80U, device -> ux_slave_device_descriptor.bMaxPacketSize0, UX_CONTROL_ENDPOINT);
 800fa76:	2300      	movs	r3, #0
 800fa78:	2180      	movs	r1, #128	; 0x80
 800fa7a:	f894 202f 	ldrb.w	r2, [r4, #47]	; 0x2f
 800fa7e:	f8d5 00dc 	ldr.w	r0, [r5, #220]	; 0xdc
 800fa82:	f7f7 fc4f 	bl	8007324 <HAL_PCD_EP_Open>

    /* Ensure the control endpoint is properly reset.  */
    device -> ux_slave_device_control_endpoint.ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 800fa86:	2300      	movs	r3, #0

    /* Mark this transfer request as pending.  */
    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_PENDING;

    /* Ask for 8 bytes of the SETUP packet.  */
    transfer_request -> ux_slave_transfer_request_requested_length =    UX_SETUP_SIZE;
 800fa88:	2208      	movs	r2, #8
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
 800fa8a:	2001      	movs	r0, #1

    /* Reset the number of bytes sent/received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;

    /* Check the status change callback.  */
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 800fa8c:	6831      	ldr	r1, [r6, #0]
 800fa8e:	f8d1 1168 	ldr.w	r1, [r1, #360]	; 0x168
    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_PENDING;
 800fa92:	e9c4 0017 	strd	r0, r0, [r4, #92]	; 0x5c
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 800fa96:	e9c4 321d 	strd	r3, r2, [r4, #116]	; 0x74
    device -> ux_slave_device_control_endpoint.ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 800fa9a:	6423      	str	r3, [r4, #64]	; 0x40
    transfer_request -> ux_slave_transfer_request_requested_length =    UX_SETUP_SIZE;
 800fa9c:	6722      	str	r2, [r4, #112]	; 0x70
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 800fa9e:	b101      	cbz	r1, 800faa2 <_ux_dcd_stm32_initialize_complete+0xaa>
    {

        /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DEVICE_ATTACHED);
 800faa0:	4788      	blx	r1
    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_DEVICE, device, 0, 0, 0)

    /* We are now ready for the USB device to accept the first packet when connected.  */
    return(UX_SUCCESS);
}
 800faa2:	2000      	movs	r0, #0
 800faa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_dfu_framework_length;
 800faa6:	e9d4 033d 	ldrd	r0, r3, [r4, #244]	; 0xf4
 800faaa:	e9c4 0333 	strd	r0, r3, [r4, #204]	; 0xcc
 800faae:	e7b8      	b.n	800fa22 <_ux_dcd_stm32_initialize_complete+0x2a>
 800fab0:	2000b408 	.word	0x2000b408
 800fab4:	2000023c 	.word	0x2000023c

0800fab8 <_ux_dcd_stm32_transfer_abort>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_transfer_abort(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_TRANSFER *transfer_request)
{
 800fab8:	b538      	push	{r3, r4, r5, lr}
 800faba:	4604      	mov	r4, r0

   UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the logical endpoint from the transfer request.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 800fabc:	688d      	ldr	r5, [r1, #8]

    HAL_PCD_EP_Abort(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 800fabe:	f8d0 00dc 	ldr.w	r0, [r0, #220]	; 0xdc
 800fac2:	7ba9      	ldrb	r1, [r5, #14]
 800fac4:	f7f7 fd64 	bl	8007590 <HAL_PCD_EP_Abort>
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 800fac8:	7ba9      	ldrb	r1, [r5, #14]
 800faca:	f8d4 00dc 	ldr.w	r0, [r4, #220]	; 0xdc
 800face:	f7f7 fd6d 	bl	80075ac <HAL_PCD_EP_Flush>
    /* No semaphore put here since it's already done in stack.  */
#endif /* USBD_HAL_TRANSFER_ABORT_NOT_SUPPORTED */

    /* Return to caller with success.  */
    return(UX_SUCCESS);
}
 800fad2:	2000      	movs	r0, #0
 800fad4:	bd38      	pop	{r3, r4, r5, pc}
 800fad6:	bf00      	nop

0800fad8 <_ux_dcd_stm32_transfer_run>:
/*                                            controller,                 */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_transfer_run(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_TRANSFER *transfer_request)
{
 800fad8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
UX_DCD_STM32_ED         *ed;
ULONG                   ed_status;


    /* Get the pointer to the logical endpoint from the transfer request.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 800fadc:	f8d1 8008 	ldr.w	r8, [r1, #8]
{
 800fae0:	460c      	mov	r4, r1
 800fae2:	4606      	mov	r6, r0

    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 800fae4:	f8d8 7008 	ldr.w	r7, [r8, #8]

    UX_DISABLE
 800fae8:	f7f1 fc8c 	bl	8001404 <_ux_utility_interrupt_disable>

    /* Get current ED status.  */
    ed_status = ed -> ux_dcd_stm32_ed_status;

    /* Invalid state.  */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state == UX_DEVICE_RESET)
 800faec:	4b1c      	ldr	r3, [pc, #112]	; (800fb60 <_ux_dcd_stm32_transfer_run+0x88>)
 800faee:	681b      	ldr	r3, [r3, #0]
 800faf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800faf2:	b323      	cbz	r3, 800fb3e <_ux_dcd_stm32_transfer_run+0x66>
    ed_status = ed -> ux_dcd_stm32_ed_status;
 800faf4:	687b      	ldr	r3, [r7, #4]
        UX_RESTORE
        return(UX_STATE_EXIT);
    }

    /* ED stalled.  */
    if (ed_status & UX_DCD_STM32_ED_STATUS_STALLED)
 800faf6:	075d      	lsls	r5, r3, #29
 800faf8:	d42c      	bmi.n	800fb54 <_ux_dcd_stm32_transfer_run+0x7c>
        UX_RESTORE
        return(UX_STATE_NEXT);
    }

    /* ED transfer in progress.  */
    if (ed_status & UX_DCD_STM32_ED_STATUS_TRANSFER)
 800fafa:	0799      	lsls	r1, r3, #30
 800fafc:	d50a      	bpl.n	800fb14 <_ux_dcd_stm32_transfer_run+0x3c>
    {
        if (ed_status & UX_DCD_STM32_ED_STATUS_DONE)
 800fafe:	071a      	lsls	r2, r3, #28
 800fb00:	d518      	bpl.n	800fb34 <_ux_dcd_stm32_transfer_run+0x5c>
        {

            /* Keep used, stall and task pending bits.  */
            ed -> ux_dcd_stm32_ed_status &= (UX_DCD_STM32_ED_STATUS_USED |
 800fb02:	f240 4205 	movw	r2, #1029	; 0x405
 800fb06:	4013      	ands	r3, r2
 800fb08:	607b      	str	r3, [r7, #4]
                                        UX_DCD_STM32_ED_STATUS_STALLED |
                                        UX_DCD_STM32_ED_STATUS_TASK_PENDING);
            UX_RESTORE
 800fb0a:	f7f1 fc7f 	bl	800140c <_ux_utility_interrupt_restore>
            return(UX_STATE_NEXT);
 800fb0e:	2004      	movs	r0, #4
    }

    /* Return to caller with WAIT.  */
    UX_RESTORE
    return(UX_STATE_WAIT);
}
 800fb10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_TRANSFER;
 800fb14:	f043 0302 	orr.w	r3, r3, #2
 800fb18:	607b      	str	r3, [r7, #4]
    if (transfer_request -> ux_slave_transfer_request_phase == UX_TRANSFER_PHASE_DATA_OUT)
 800fb1a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800fb1c:	4605      	mov	r5, r0
 800fb1e:	2b03      	cmp	r3, #3
        HAL_PCD_EP_Transmit(dcd_stm32 -> pcd_handle,
 800fb20:	68e2      	ldr	r2, [r4, #12]
 800fb22:	6963      	ldr	r3, [r4, #20]
 800fb24:	f898 100e 	ldrb.w	r1, [r8, #14]
 800fb28:	f8d6 00dc 	ldr.w	r0, [r6, #220]	; 0xdc
    if (transfer_request -> ux_slave_transfer_request_phase == UX_TRANSFER_PHASE_DATA_OUT)
 800fb2c:	d00e      	beq.n	800fb4c <_ux_dcd_stm32_transfer_run+0x74>
        HAL_PCD_EP_Receive(dcd_stm32 -> pcd_handle,
 800fb2e:	f7f7 fc6b 	bl	8007408 <HAL_PCD_EP_Receive>
    UX_RESTORE
 800fb32:	4628      	mov	r0, r5
 800fb34:	f7f1 fc6a 	bl	800140c <_ux_utility_interrupt_restore>
    return(UX_STATE_WAIT);
 800fb38:	2005      	movs	r0, #5
}
 800fb3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        transfer_request -> ux_slave_transfer_request_completion_code = UX_TRANSFER_BUS_RESET;
 800fb3e:	2326      	movs	r3, #38	; 0x26
 800fb40:	6263      	str	r3, [r4, #36]	; 0x24
        UX_RESTORE
 800fb42:	f7f1 fc63 	bl	800140c <_ux_utility_interrupt_restore>
        return(UX_STATE_EXIT);
 800fb46:	2001      	movs	r0, #1
}
 800fb48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        HAL_PCD_EP_Transmit(dcd_stm32 -> pcd_handle,
 800fb4c:	f7f7 fc82 	bl	8007454 <HAL_PCD_EP_Transmit>
    UX_RESTORE
 800fb50:	4628      	mov	r0, r5
 800fb52:	e7ef      	b.n	800fb34 <_ux_dcd_stm32_transfer_run+0x5c>
        transfer_request -> ux_slave_transfer_request_completion_code = UX_TRANSFER_STALLED;
 800fb54:	2321      	movs	r3, #33	; 0x21
 800fb56:	6263      	str	r3, [r4, #36]	; 0x24
        UX_RESTORE
 800fb58:	f7f1 fc58 	bl	800140c <_ux_utility_interrupt_restore>
        return(UX_STATE_NEXT);
 800fb5c:	2004      	movs	r0, #4
 800fb5e:	e7d7      	b.n	800fb10 <_ux_dcd_stm32_transfer_run+0x38>
 800fb60:	2000b408 	.word	0x2000b408

0800fb64 <USBSerial_Init>:

static int USBSerial_Init(struct Dev_Mgmt *pDev, int baud, char parity, int data_bit, int stop_bit)
{
	//nothing
	return 0;
}
 800fb64:	2000      	movs	r0, #0
 800fb66:	4770      	bx	lr

0800fb68 <ux_device_class_cdc_acm_read_callback>:
	  for ( i = 0; i < length; i++)
 800fb68:	b173      	cbz	r3, 800fb88 <ux_device_class_cdc_acm_read_callback+0x20>
{
 800fb6a:	b570      	push	{r4, r5, r6, lr}
 800fb6c:	4614      	mov	r4, r2
 800fb6e:	4e07      	ldr	r6, [pc, #28]	; (800fb8c <ux_device_class_cdc_acm_read_callback+0x24>)
 800fb70:	18d5      	adds	r5, r2, r3
			xQueueSend(g_xUSBUART_RX_Queue, (const void *)&data_pointer[i], 0);
 800fb72:	2300      	movs	r3, #0
 800fb74:	4621      	mov	r1, r4
 800fb76:	461a      	mov	r2, r3
 800fb78:	6830      	ldr	r0, [r6, #0]
	  for ( i = 0; i < length; i++)
 800fb7a:	3401      	adds	r4, #1
			xQueueSend(g_xUSBUART_RX_Queue, (const void *)&data_pointer[i], 0);
 800fb7c:	f7f3 ff0e 	bl	800399c <xQueueGenericSend>
	  for ( i = 0; i < length; i++)
 800fb80:	42ac      	cmp	r4, r5
 800fb82:	d1f6      	bne.n	800fb72 <ux_device_class_cdc_acm_read_callback+0xa>
}
 800fb84:	2000      	movs	r0, #0
 800fb86:	bd70      	pop	{r4, r5, r6, pc}
 800fb88:	2000      	movs	r0, #0
 800fb8a:	4770      	bx	lr
 800fb8c:	2000af1c 	.word	0x2000af1c

0800fb90 <ux_device_class_cdc_acm_write_callback>:
{
 800fb90:	b508      	push	{r3, lr}
	xSemaphoreGive(g_xUSBUARTSend);
 800fb92:	2300      	movs	r3, #0
 800fb94:	4a03      	ldr	r2, [pc, #12]	; (800fba4 <ux_device_class_cdc_acm_write_callback+0x14>)
 800fb96:	4619      	mov	r1, r3
 800fb98:	6810      	ldr	r0, [r2, #0]
 800fb9a:	461a      	mov	r2, r3
 800fb9c:	f7f3 fefe 	bl	800399c <xQueueGenericSend>
}
 800fba0:	2000      	movs	r0, #0
 800fba2:	bd08      	pop	{r3, pc}
 800fba4:	2000af18 	.word	0x2000af18

0800fba8 <USBSerial_GetData>:
static int USBSerial_Send(struct Dev_Mgmt *pDev, uint8_t *datas, uint32_t len, int timeout)
{
	return ux_device_cdc_acm_send(datas, len, timeout);
}
static int USBSerial_GetData(struct Dev_Mgmt *pDev, uint8_t *data, int timeout)
{
 800fba8:	b508      	push	{r3, lr}
	if (g_xUSBUART_RX_Queue)
 800fbaa:	4b06      	ldr	r3, [pc, #24]	; (800fbc4 <USBSerial_GetData+0x1c>)
 800fbac:	6818      	ldr	r0, [r3, #0]
 800fbae:	b130      	cbz	r0, 800fbbe <USBSerial_GetData+0x16>
		if (pdPASS == xQueueReceive(g_xUSBUART_RX_Queue, pData, timeout))
 800fbb0:	f7f4 f85e 	bl	8003c70 <xQueueReceive>
 800fbb4:	3801      	subs	r0, #1
 800fbb6:	bf18      	it	ne
 800fbb8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
	return ux_device_cdc_acm_getchar(data, timeout);
}
 800fbbc:	bd08      	pop	{r3, pc}
		return -1;
 800fbbe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 800fbc2:	bd08      	pop	{r3, pc}
 800fbc4:	2000af1c 	.word	0x2000af1c

0800fbc8 <USBSerial_Flush>:
static int USBSerial_Flush(struct Dev_Mgmt *pDev)
{
 800fbc8:	b530      	push	{r4, r5, lr}
	int cnt = 0;
 800fbca:	2400      	movs	r4, #0
 800fbcc:	4d07      	ldr	r5, [pc, #28]	; (800fbec <USBSerial_Flush+0x24>)
{
 800fbce:	b083      	sub	sp, #12
 800fbd0:	e000      	b.n	800fbd4 <USBSerial_Flush+0xc>
		cnt++;
 800fbd2:	3401      	adds	r4, #1
		if (pdPASS != xQueueReceive(g_xUSBUART_RX_Queue, &data, 0))
 800fbd4:	2200      	movs	r2, #0
 800fbd6:	6828      	ldr	r0, [r5, #0]
 800fbd8:	f10d 0107 	add.w	r1, sp, #7
 800fbdc:	f7f4 f848 	bl	8003c70 <xQueueReceive>
 800fbe0:	2801      	cmp	r0, #1
 800fbe2:	d0f6      	beq.n	800fbd2 <USBSerial_Flush+0xa>
	return ux_device_cdc_acm_flush();
}
 800fbe4:	4620      	mov	r0, r4
 800fbe6:	b003      	add	sp, #12
 800fbe8:	bd30      	pop	{r4, r5, pc}
 800fbea:	bf00      	nop
 800fbec:	2000af1c 	.word	0x2000af1c

0800fbf0 <USBSerial_Send>:
    if (cdc_acm)
 800fbf0:	480b      	ldr	r0, [pc, #44]	; (800fc20 <USBSerial_Send+0x30>)
 800fbf2:	6800      	ldr	r0, [r0, #0]
 800fbf4:	b188      	cbz	r0, 800fc1a <USBSerial_Send+0x2a>
{
 800fbf6:	b510      	push	{r4, lr}
 800fbf8:	461c      	mov	r4, r3
        if (UX_SUCCESS == ux_device_class_cdc_acm_write_with_callback(cdc_acm, datas, len))
 800fbfa:	f000 fa9b 	bl	8010134 <_ux_device_class_cdc_acm_write_with_callback>
 800fbfe:	b948      	cbnz	r0, 800fc14 <USBSerial_Send+0x24>
					if (pdTRUE == xSemaphoreTake(g_xUSBUARTSend, timeout))
 800fc00:	4b08      	ldr	r3, [pc, #32]	; (800fc24 <USBSerial_Send+0x34>)
 800fc02:	4621      	mov	r1, r4
 800fc04:	6818      	ldr	r0, [r3, #0]
 800fc06:	f7f4 f8cf 	bl	8003da8 <xQueueSemaphoreTake>
 800fc0a:	3801      	subs	r0, #1
 800fc0c:	bf18      	it	ne
 800fc0e:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
}
 800fc12:	bd10      	pop	{r4, pc}
        return -1;
 800fc14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 800fc18:	bd10      	pop	{r4, pc}
        return -1;
 800fc1a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 800fc1e:	4770      	bx	lr
 800fc20:	2000af14 	.word	0x2000af14
 800fc24:	2000af18 	.word	0x2000af18

0800fc28 <USBD_CDC_ACM_Activate>:
{
 800fc28:	b530      	push	{r4, r5, lr}
  parameter.ux_device_class_cdc_acm_parameter_write_callback = ux_device_class_cdc_acm_write_callback;
 800fc2a:	4910      	ldr	r1, [pc, #64]	; (800fc6c <USBD_CDC_ACM_Activate+0x44>)
  parameter.ux_device_class_cdc_acm_parameter_read_callback = ux_device_class_cdc_acm_read_callback;
 800fc2c:	4a10      	ldr	r2, [pc, #64]	; (800fc70 <USBD_CDC_ACM_Activate+0x48>)
{
 800fc2e:	b083      	sub	sp, #12
  cdc_acm = (UX_SLAVE_CLASS_CDC_ACM*) cdc_acm_instance;
 800fc30:	4b10      	ldr	r3, [pc, #64]	; (800fc74 <USBD_CDC_ACM_Activate+0x4c>)
	if (!g_xUSBUARTSend)
 800fc32:	4d11      	ldr	r5, [pc, #68]	; (800fc78 <USBD_CDC_ACM_Activate+0x50>)
  parameter.ux_device_class_cdc_acm_parameter_read_callback = ux_device_class_cdc_acm_read_callback;
 800fc34:	e9cd 1200 	strd	r1, r2, [sp]
  ux_device_class_cdc_acm_ioctl(cdc_acm, UX_SLAVE_CLASS_CDC_ACM_IOCTL_TRANSMISSION_START, (VOID *)&parameter);
 800fc38:	2106      	movs	r1, #6
 800fc3a:	466a      	mov	r2, sp
  cdc_acm = (UX_SLAVE_CLASS_CDC_ACM*) cdc_acm_instance;
 800fc3c:	6018      	str	r0, [r3, #0]
  ux_device_class_cdc_acm_ioctl(cdc_acm, UX_SLAVE_CLASS_CDC_ACM_IOCTL_TRANSMISSION_START, (VOID *)&parameter);
 800fc3e:	f000 f929 	bl	800fe94 <_ux_device_class_cdc_acm_ioctl>
	if (!g_xUSBUARTSend)
 800fc42:	682c      	ldr	r4, [r5, #0]
 800fc44:	b10c      	cbz	r4, 800fc4a <USBD_CDC_ACM_Activate+0x22>
}
 800fc46:	b003      	add	sp, #12
 800fc48:	bd30      	pop	{r4, r5, pc}
		g_xUSBUARTSend = xSemaphoreCreateBinary( );
 800fc4a:	4621      	mov	r1, r4
 800fc4c:	2203      	movs	r2, #3
 800fc4e:	2001      	movs	r0, #1
 800fc50:	f7f3 fe7a 	bl	8003948 <xQueueGenericCreate>
 800fc54:	4603      	mov	r3, r0
		g_xUSBUART_RX_Queue = xQueueCreate(200, 1);
 800fc56:	4622      	mov	r2, r4
 800fc58:	2101      	movs	r1, #1
 800fc5a:	20c8      	movs	r0, #200	; 0xc8
		g_xUSBUARTSend = xSemaphoreCreateBinary( );
 800fc5c:	602b      	str	r3, [r5, #0]
		g_xUSBUART_RX_Queue = xQueueCreate(200, 1);
 800fc5e:	f7f3 fe73 	bl	8003948 <xQueueGenericCreate>
 800fc62:	4b06      	ldr	r3, [pc, #24]	; (800fc7c <USBD_CDC_ACM_Activate+0x54>)
 800fc64:	6018      	str	r0, [r3, #0]
}
 800fc66:	b003      	add	sp, #12
 800fc68:	bd30      	pop	{r4, r5, pc}
 800fc6a:	bf00      	nop
 800fc6c:	0800fb91 	.word	0x0800fb91
 800fc70:	0800fb69 	.word	0x0800fb69
 800fc74:	2000af14 	.word	0x2000af14
 800fc78:	2000af18 	.word	0x2000af18
 800fc7c:	2000af1c 	.word	0x2000af1c

0800fc80 <USBD_CDC_ACM_Deactivate>:
  cdc_acm = UX_NULL;
 800fc80:	2200      	movs	r2, #0
 800fc82:	4b01      	ldr	r3, [pc, #4]	; (800fc88 <USBD_CDC_ACM_Deactivate+0x8>)
 800fc84:	601a      	str	r2, [r3, #0]
}
 800fc86:	4770      	bx	lr
 800fc88:	2000af14 	.word	0x2000af14

0800fc8c <USBD_CDC_ACM_ParameterChange>:
{
 800fc8c:	b508      	push	{r3, lr}
  request = *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 800fc8e:	4b13      	ldr	r3, [pc, #76]	; (800fcdc <USBD_CDC_ACM_ParameterChange+0x50>)
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
  switch (request)
 800fc96:	2b20      	cmp	r3, #32
 800fc98:	d009      	beq.n	800fcae <USBD_CDC_ACM_ParameterChange+0x22>
 800fc9a:	2b21      	cmp	r3, #33	; 0x21
 800fc9c:	d106      	bne.n	800fcac <USBD_CDC_ACM_ParameterChange+0x20>
      if (ux_device_class_cdc_acm_ioctl(cdc_acm, UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_LINE_CODING,
 800fc9e:	4b10      	ldr	r3, [pc, #64]	; (800fce0 <USBD_CDC_ACM_ParameterChange+0x54>)
 800fca0:	2101      	movs	r1, #1
 800fca2:	4a10      	ldr	r2, [pc, #64]	; (800fce4 <USBD_CDC_ACM_ParameterChange+0x58>)
 800fca4:	6818      	ldr	r0, [r3, #0]
 800fca6:	f000 f8f5 	bl	800fe94 <_ux_device_class_cdc_acm_ioctl>
 800fcaa:	b980      	cbnz	r0, 800fcce <USBD_CDC_ACM_ParameterChange+0x42>
}
 800fcac:	bd08      	pop	{r3, pc}
      if (ux_device_class_cdc_acm_ioctl(cdc_acm, UX_SLAVE_CLASS_CDC_ACM_IOCTL_GET_LINE_CODING,
 800fcae:	4b0c      	ldr	r3, [pc, #48]	; (800fce0 <USBD_CDC_ACM_ParameterChange+0x54>)
 800fcb0:	2102      	movs	r1, #2
 800fcb2:	4a0c      	ldr	r2, [pc, #48]	; (800fce4 <USBD_CDC_ACM_ParameterChange+0x58>)
 800fcb4:	6818      	ldr	r0, [r3, #0]
 800fcb6:	f000 f8ed 	bl	800fe94 <_ux_device_class_cdc_acm_ioctl>
 800fcba:	b960      	cbnz	r0, 800fcd6 <USBD_CDC_ACM_ParameterChange+0x4a>
      if (CDC_VCP_LineCoding.ux_slave_class_cdc_acm_parameter_baudrate < MIN_BAUDRATE)
 800fcbc:	4b09      	ldr	r3, [pc, #36]	; (800fce4 <USBD_CDC_ACM_ParameterChange+0x58>)
 800fcbe:	681a      	ldr	r2, [r3, #0]
 800fcc0:	f5b2 5f16 	cmp.w	r2, #9600	; 0x2580
 800fcc4:	d2f2      	bcs.n	800fcac <USBD_CDC_ACM_ParameterChange+0x20>
        CDC_VCP_LineCoding.ux_slave_class_cdc_acm_parameter_baudrate = MIN_BAUDRATE;
 800fcc6:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800fcca:	601a      	str	r2, [r3, #0]
}
 800fccc:	bd08      	pop	{r3, pc}
 800fcce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        Error_Handler();
 800fcd2:	f7f2 bb4b 	b.w	800236c <Error_Handler>
        Error_Handler();
 800fcd6:	f7f2 fb49 	bl	800236c <Error_Handler>
 800fcda:	e7ef      	b.n	800fcbc <USBD_CDC_ACM_ParameterChange+0x30>
 800fcdc:	2000b408 	.word	0x2000b408
 800fce0:	2000af14 	.word	0x2000af14
 800fce4:	200001ec 	.word	0x200001ec

0800fce8 <_ux_device_class_cdc_acm_activate>:

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 800fce8:	6a02      	ldr	r2, [r0, #32]
{
 800fcea:	b508      	push	{r3, lr}

    /* Get the interface that owns this instance.  */
    interface_ptr =  (UX_SLAVE_INTERFACE  *) command -> ux_slave_class_command_interface;
 800fcec:	6883      	ldr	r3, [r0, #8]
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 800fcee:	6c90      	ldr	r0, [r2, #72]	; 0x48
         
    /* Now the opposite, store the interface in the class instance.  */
    cdc_acm -> ux_slave_class_cdc_acm_interface =  interface_ptr;

    /* If there is a activate function call it.  */
    if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate != UX_NULL)
 800fcf0:	6842      	ldr	r2, [r0, #4]
    interface_ptr -> ux_slave_interface_class_instance =  (VOID *)cdc_acm;
 800fcf2:	6098      	str	r0, [r3, #8]
    cdc_acm -> ux_slave_class_cdc_acm_interface =  interface_ptr;
 800fcf4:	6003      	str	r3, [r0, #0]
    if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate != UX_NULL)
 800fcf6:	b102      	cbz	r2, 800fcfa <_ux_device_class_cdc_acm_activate+0x12>
    {        
        /* Invoke the application.  */
        cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate(cdc_acm);
 800fcf8:	4790      	blx	r2
    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_INTERFACE, cdc_acm, 0, 0, 0)

    /* Return completion status.  */
    return(UX_SUCCESS);
}
 800fcfa:	2000      	movs	r0, #0
 800fcfc:	bd08      	pop	{r3, pc}
 800fcfe:	bf00      	nop

0800fd00 <_ux_device_class_cdc_acm_control_request>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_control_request(UX_SLAVE_CLASS_COMMAND *command)
{
 800fd00:	4603      	mov	r3, r0
 800fd02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 800fd06:	4a32      	ldr	r2, [pc, #200]	; (800fdd0 <_ux_device_class_cdc_acm_control_request+0xd0>)
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 800fd08:	6a1b      	ldr	r3, [r3, #32]
    device =  &_ux_system_slave -> ux_system_slave_device;
 800fd0a:	6814      	ldr	r4, [r2, #0]
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 800fd0c:	6c9d      	ldr	r5, [r3, #72]	; 0x48

    /* Extract all necessary fields of the request.  */
    request =  *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);

    /* Extract all necessary fields of the value.  */
    value =  _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 800fd0e:	f104 009a 	add.w	r0, r4, #154	; 0x9a
    request =  *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 800fd12:	f894 6099 	ldrb.w	r6, [r4, #153]	; 0x99
    value =  _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 800fd16:	f001 ff71 	bl	8011bfc <_ux_utility_short_get>
 800fd1a:	4607      	mov	r7, r0

    /* Pickup the request length.  */
    request_length =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 800fd1c:	f104 009e 	add.w	r0, r4, #158	; 0x9e
 800fd20:	f001 ff6c 	bl	8011bfc <_ux_utility_short_get>

    transmit_length = request_length ;
    
    /* Here we proceed only the standard request we know of at the device level.  */
    switch (request)
 800fd24:	2e21      	cmp	r6, #33	; 0x21
 800fd26:	d006      	beq.n	800fd36 <_ux_device_class_cdc_acm_control_request+0x36>
 800fd28:	2e22      	cmp	r6, #34	; 0x22
 800fd2a:	d039      	beq.n	800fda0 <_ux_device_class_cdc_acm_control_request+0xa0>
 800fd2c:	2e20      	cmp	r6, #32
 800fd2e:	d022      	beq.n	800fd76 <_ux_device_class_cdc_acm_control_request+0x76>
 800fd30:	20ff      	movs	r0, #255	; 0xff
            return(UX_ERROR);
    }

    /* It's handled.  */
    return(UX_SUCCESS);
}
 800fd32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            if (request_length >  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_RESPONSE_SIZE) 
 800fd36:	4680      	mov	r8, r0
            _ux_utility_long_put(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE_STRUCT, 
 800fd38:	6c69      	ldr	r1, [r5, #68]	; 0x44
 800fd3a:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800fd3c:	f001 fe2a 	bl	8011994 <_ux_utility_long_put>
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT_STRUCT) = cdc_acm -> ux_slave_class_cdc_acm_stop_bit;
 800fd40:	f895 2048 	ldrb.w	r2, [r5, #72]	; 0x48
 800fd44:	6ea3      	ldr	r3, [r4, #104]	; 0x68
            _ux_device_stack_transfer_request(transfer_request, transmit_length, request_length);
 800fd46:	f104 005c 	add.w	r0, r4, #92	; 0x5c
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT_STRUCT) = cdc_acm -> ux_slave_class_cdc_acm_stop_bit;
 800fd4a:	711a      	strb	r2, [r3, #4]
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARITY_STRUCT)   = cdc_acm -> ux_slave_class_cdc_acm_parity;
 800fd4c:	f895 2049 	ldrb.w	r2, [r5, #73]	; 0x49
 800fd50:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800fd52:	715a      	strb	r2, [r3, #5]
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT_STRUCT) = cdc_acm -> ux_slave_class_cdc_acm_data_bit;
 800fd54:	f895 104a 	ldrb.w	r1, [r5, #74]	; 0x4a
 800fd58:	6ea2      	ldr	r2, [r4, #104]	; 0x68
            transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 800fd5a:	2303      	movs	r3, #3
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT_STRUCT) = cdc_acm -> ux_slave_class_cdc_acm_data_bit;
 800fd5c:	7191      	strb	r1, [r2, #6]
            _ux_device_stack_transfer_request(transfer_request, transmit_length, request_length);
 800fd5e:	4642      	mov	r2, r8
 800fd60:	2a07      	cmp	r2, #7
 800fd62:	4641      	mov	r1, r8
            transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 800fd64:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
            _ux_device_stack_transfer_request(transfer_request, transmit_length, request_length);
 800fd68:	bf28      	it	cs
 800fd6a:	2107      	movcs	r1, #7
 800fd6c:	f001 fcee 	bl	801174c <_ux_device_stack_transfer_request>
    return(UX_SUCCESS);
 800fd70:	2000      	movs	r0, #0
}
 800fd72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            cdc_acm -> ux_slave_class_cdc_acm_baudrate  = _ux_utility_long_get(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE_STRUCT);
 800fd76:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800fd78:	f001 fe0a 	bl	8011990 <_ux_utility_long_get>
            cdc_acm -> ux_slave_class_cdc_acm_stop_bit  = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT_STRUCT);
 800fd7c:	6ea3      	ldr	r3, [r4, #104]	; 0x68
            cdc_acm -> ux_slave_class_cdc_acm_baudrate  = _ux_utility_long_get(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE_STRUCT);
 800fd7e:	6468      	str	r0, [r5, #68]	; 0x44
            cdc_acm -> ux_slave_class_cdc_acm_stop_bit  = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT_STRUCT);
 800fd80:	7919      	ldrb	r1, [r3, #4]
            if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change != UX_NULL)
 800fd82:	68ea      	ldr	r2, [r5, #12]
            cdc_acm -> ux_slave_class_cdc_acm_stop_bit  = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT_STRUCT);
 800fd84:	f885 1048 	strb.w	r1, [r5, #72]	; 0x48
            cdc_acm -> ux_slave_class_cdc_acm_parity    = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARITY_STRUCT);
 800fd88:	7959      	ldrb	r1, [r3, #5]
 800fd8a:	f885 1049 	strb.w	r1, [r5, #73]	; 0x49
            cdc_acm -> ux_slave_class_cdc_acm_data_bit  = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT_STRUCT);
 800fd8e:	799b      	ldrb	r3, [r3, #6]
 800fd90:	f885 304a 	strb.w	r3, [r5, #74]	; 0x4a
            if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change != UX_NULL)
 800fd94:	b10a      	cbz	r2, 800fd9a <_ux_device_class_cdc_acm_control_request+0x9a>
                cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change(cdc_acm);
 800fd96:	4628      	mov	r0, r5
 800fd98:	4790      	blx	r2
    return(UX_SUCCESS);
 800fd9a:	2000      	movs	r0, #0
}
 800fd9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state = 0;
 800fda0:	2300      	movs	r3, #0
            if (value & UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_DTR)
 800fda2:	07fa      	lsls	r2, r7, #31
            cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state = 0;
 800fda4:	f885 304b 	strb.w	r3, [r5, #75]	; 0x4b
            cdc_acm -> ux_slave_class_cdc_acm_data_rts_state = 0;
 800fda8:	f885 304c 	strb.w	r3, [r5, #76]	; 0x4c
                cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state = UX_TRUE;               
 800fdac:	bf44      	itt	mi
 800fdae:	2301      	movmi	r3, #1
 800fdb0:	f885 304b 	strbmi.w	r3, [r5, #75]	; 0x4b
            if (value & UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_RTS)
 800fdb4:	07bb      	lsls	r3, r7, #30
                cdc_acm -> ux_slave_class_cdc_acm_data_rts_state = UX_TRUE;               
 800fdb6:	bf44      	itt	mi
 800fdb8:	2301      	movmi	r3, #1
 800fdba:	f885 304c 	strbmi.w	r3, [r5, #76]	; 0x4c
            if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change != UX_NULL)
 800fdbe:	68eb      	ldr	r3, [r5, #12]
 800fdc0:	2b00      	cmp	r3, #0
 800fdc2:	d0ea      	beq.n	800fd9a <_ux_device_class_cdc_acm_control_request+0x9a>
                cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change(cdc_acm);
 800fdc4:	4628      	mov	r0, r5
 800fdc6:	4798      	blx	r3
    return(UX_SUCCESS);
 800fdc8:	2000      	movs	r0, #0
}
 800fdca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fdce:	bf00      	nop
 800fdd0:	2000b408 	.word	0x2000b408

0800fdd4 <_ux_device_class_cdc_acm_deactivate>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_deactivate(UX_SLAVE_CLASS_COMMAND *command)
{
 800fdd4:	b538      	push	{r3, r4, r5, lr}

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 800fdd6:	6a03      	ldr	r3, [r0, #32]
        /* We found the endpoint IN first, so next endpoint is OUT.  */
        endpoint_out =  endpoint_in -> ux_slave_endpoint_next_endpoint;
    }
        
    /* Terminate the transactions pending on the endpoints.  */
    _ux_device_stack_transfer_all_request_abort(endpoint_in, UX_TRANSFER_BUS_RESET);
 800fdd8:	2126      	movs	r1, #38	; 0x26
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 800fdda:	6c9c      	ldr	r4, [r3, #72]	; 0x48
    endpoint_in =  interface_ptr -> ux_slave_interface_first_endpoint;
 800fddc:	6823      	ldr	r3, [r4, #0]
 800fdde:	69dd      	ldr	r5, [r3, #28]
    if ((endpoint_in -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 800fde0:	f995 300e 	ldrsb.w	r3, [r5, #14]
 800fde4:	2b00      	cmp	r3, #0
        endpoint_out =  endpoint_in -> ux_slave_endpoint_next_endpoint;
 800fde6:	bfba      	itte	lt
 800fde8:	4628      	movlt	r0, r5
 800fdea:	696d      	ldrlt	r5, [r5, #20]
        endpoint_in =  endpoint_out -> ux_slave_endpoint_next_endpoint;
 800fdec:	6968      	ldrge	r0, [r5, #20]
    _ux_device_stack_transfer_all_request_abort(endpoint_in, UX_TRANSFER_BUS_RESET);
 800fdee:	f001 fca7 	bl	8011740 <_ux_device_stack_transfer_all_request_abort>
    _ux_device_stack_transfer_all_request_abort(endpoint_out, UX_TRANSFER_BUS_RESET);
 800fdf2:	2126      	movs	r1, #38	; 0x26
 800fdf4:	4628      	mov	r0, r5
 800fdf6:	f001 fca3 	bl	8011740 <_ux_device_stack_transfer_all_request_abort>

    /* Terminate transmission and free resources.  */
    _ux_device_class_cdc_acm_ioctl(cdc_acm, UX_SLAVE_CLASS_CDC_ACM_IOCTL_TRANSMISSION_STOP, UX_NULL);
 800fdfa:	2200      	movs	r2, #0
 800fdfc:	2107      	movs	r1, #7
 800fdfe:	4620      	mov	r0, r4
 800fe00:	f000 f848 	bl	800fe94 <_ux_device_class_cdc_acm_ioctl>

    /* If there is a deactivate function call it.  */
    if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate != UX_NULL)
 800fe04:	68a3      	ldr	r3, [r4, #8]
 800fe06:	b10b      	cbz	r3, 800fe0c <_ux_device_class_cdc_acm_deactivate+0x38>
    {

        /* Invoke the application.  */
        cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate(cdc_acm);
 800fe08:	4620      	mov	r0, r4
 800fe0a:	4798      	blx	r3
    }

    /* We need to reset the DTR and RTS values so they do not carry over to the 
       next connection.  */
    cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state =  0;
 800fe0c:	2000      	movs	r0, #0
 800fe0e:	f884 004b 	strb.w	r0, [r4, #75]	; 0x4b
    cdc_acm -> ux_slave_class_cdc_acm_data_rts_state =  0;
 800fe12:	f884 004c 	strb.w	r0, [r4, #76]	; 0x4c
    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(cdc_acm);

    /* Return completion status.  */
    return(UX_SUCCESS);
}
 800fe16:	bd38      	pop	{r3, r4, r5, pc}

0800fe18 <_ux_device_class_cdc_acm_entry>:
UINT        status;


    /* The command request will tell us we need to do here, either a enumeration
       query, an activation or a deactivation.  */
    switch (command -> ux_slave_class_command_request)
 800fe18:	6803      	ldr	r3, [r0, #0]
 800fe1a:	3b01      	subs	r3, #1
 800fe1c:	2b06      	cmp	r3, #6
 800fe1e:	d815      	bhi.n	800fe4c <_ux_device_class_cdc_acm_entry+0x34>
 800fe20:	e8df f003 	tbb	[pc, r3]
 800fe24:	100e0c06 	.word	0x100e0c06
 800fe28:	1412      	.short	0x1412
 800fe2a:	04          	.byte	0x04
 800fe2b:	00          	.byte	0x00
        return(status);

    case UX_SLAVE_CLASS_COMMAND_UNINITIALIZE:

        /* Call the uninit function of the CDC ACM class.  */
        status =  _ux_device_class_cdc_acm_uninitialize(command);
 800fe2c:	f000 b97a 	b.w	8010124 <_ux_device_class_cdc_acm_uninitialize>
        return(status);

    case UX_SLAVE_CLASS_COMMAND_QUERY:

        /* Check the CLASS definition in the interface descriptor. */
        if (command -> ux_slave_class_command_class == UX_SLAVE_CLASS_CDC_ACM_CLASS)
 800fe30:	6943      	ldr	r3, [r0, #20]
            return(UX_SUCCESS);
        else
            return(UX_NO_CLASS_MATCH);
 800fe32:	2b0a      	cmp	r3, #10
 800fe34:	bf0c      	ite	eq
 800fe36:	2000      	moveq	r0, #0
 800fe38:	2057      	movne	r0, #87	; 0x57
 800fe3a:	4770      	bx	lr
    case UX_SLAVE_CLASS_COMMAND_ACTIVATE:

        /* The activate command is used when the host has sent a SET_CONFIGURATION command
           and this interface has to be mounted. Both Bulk endpoints have to be mounted
           and the cdc_acm thread needs to be activated.  */
        status =  _ux_device_class_cdc_acm_activate(command);
 800fe3c:	f7ff bf54 	b.w	800fce8 <_ux_device_class_cdc_acm_activate>

    case UX_SLAVE_CLASS_COMMAND_DEACTIVATE:

        /* The deactivate command is used when the device has been extracted.
           The device endpoints have to be dismounted and the cdc_acm thread canceled.  */
        status =  _ux_device_class_cdc_acm_deactivate(command);
 800fe40:	f7ff bfc8 	b.w	800fdd4 <_ux_device_class_cdc_acm_deactivate>
        return(status);

    case UX_SLAVE_CLASS_COMMAND_REQUEST:

        /* The request command is used when the host sends a command on the control endpoint.  */
        status = _ux_device_class_cdc_acm_control_request(command);
 800fe44:	f7ff bf5c 	b.w	800fd00 <_ux_device_class_cdc_acm_control_request>
        status =  _ux_device_class_cdc_acm_initialize(command);
 800fe48:	f000 b802 	b.w	800fe50 <_ux_device_class_cdc_acm_initialize>
    switch (command -> ux_slave_class_command_request)
 800fe4c:	2054      	movs	r0, #84	; 0x54
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Return an error.  */
        return(UX_FUNCTION_NOT_SUPPORTED);
    }
}
 800fe4e:	4770      	bx	lr

0800fe50 <_ux_device_class_cdc_acm_initialize>:

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;

    /* Create an instance of the device cdc_acm class.  */
    cdc_acm =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS_CDC_ACM));
 800fe50:	2100      	movs	r1, #0
{
 800fe52:	b570      	push	{r4, r5, r6, lr}
 800fe54:	4604      	mov	r4, r0
    cdc_acm =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS_CDC_ACM));
 800fe56:	2260      	movs	r2, #96	; 0x60
 800fe58:	4608      	mov	r0, r1
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 800fe5a:	6a25      	ldr	r5, [r4, #32]
    cdc_acm =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS_CDC_ACM));
 800fe5c:	f001 fda4 	bl	80119a8 <_ux_utility_memory_allocate>

    /* Check for successful allocation.  */
    if (cdc_acm == UX_NULL)
 800fe60:	b1a0      	cbz	r0, 800fe8c <_ux_device_class_cdc_acm_initialize+0x3c>

    /* Save the address of the CDC instance inside the CDC container.  */
    class_ptr -> ux_slave_class_instance = (VOID *) cdc_acm;

    /* Get the pointer to the application parameters for the cdc_acm class.  */
    cdc_acm_parameter =  command -> ux_slave_class_command_parameter;
 800fe62:	6a63      	ldr	r3, [r4, #36]	; 0x24

#endif

    /* Update the line coding fields with default values.  */
    cdc_acm -> ux_slave_class_cdc_acm_baudrate  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE;
    cdc_acm -> ux_slave_class_cdc_acm_stop_bit  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT;
 800fe64:	2101      	movs	r1, #1
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate = cdc_acm_parameter -> ux_slave_class_cdc_acm_instance_activate;
 800fe66:	681a      	ldr	r2, [r3, #0]
    class_ptr -> ux_slave_class_instance = (VOID *) cdc_acm;
 800fe68:	64a8      	str	r0, [r5, #72]	; 0x48
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate = cdc_acm_parameter -> ux_slave_class_cdc_acm_instance_activate;
 800fe6a:	6042      	str	r2, [r0, #4]
    cdc_acm -> ux_slave_class_cdc_acm_parity    =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARITY;
    cdc_acm -> ux_slave_class_cdc_acm_data_bit  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT;
 800fe6c:	2208      	movs	r2, #8
    cdc_acm -> ux_slave_class_cdc_acm_baudrate  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE;
 800fe6e:	f44f 36e1 	mov.w	r6, #115200	; 0x1c200
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate = cdc_acm_parameter -> ux_slave_class_cdc_acm_instance_deactivate;
 800fe72:	685c      	ldr	r4, [r3, #4]
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change = cdc_acm_parameter -> ux_slave_class_cdc_acm_parameter_change;
 800fe74:	689b      	ldr	r3, [r3, #8]
    cdc_acm -> ux_slave_class_cdc_acm_stop_bit  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT;
 800fe76:	f8a0 1048 	strh.w	r1, [r0, #72]	; 0x48
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change = cdc_acm_parameter -> ux_slave_class_cdc_acm_parameter_change;
 800fe7a:	60c3      	str	r3, [r0, #12]
#ifndef UX_DEVICE_CLASS_CDC_ACM_TRANSMISSION_DISABLE

#if defined(UX_DEVICE_STANDALONE)

    /* Set task function.  */
    class_ptr -> ux_slave_class_task_function = _ux_device_class_cdc_acm_tasks_run;
 800fe7c:	4b04      	ldr	r3, [pc, #16]	; (800fe90 <_ux_device_class_cdc_acm_initialize+0x40>)
    cdc_acm -> ux_slave_class_cdc_acm_data_bit  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT;
 800fe7e:	f880 204a 	strb.w	r2, [r0, #74]	; 0x4a
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate = cdc_acm_parameter -> ux_slave_class_cdc_acm_instance_deactivate;
 800fe82:	6084      	str	r4, [r0, #8]
    cdc_acm -> ux_slave_class_cdc_acm_baudrate  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE;
 800fe84:	6446      	str	r6, [r0, #68]	; 0x44

#endif
#endif

    /* Return completion status.  */
    return(UX_SUCCESS);
 800fe86:	2000      	movs	r0, #0
    class_ptr -> ux_slave_class_task_function = _ux_device_class_cdc_acm_tasks_run;
 800fe88:	652b      	str	r3, [r5, #80]	; 0x50
}
 800fe8a:	bd70      	pop	{r4, r5, r6, pc}
        return(UX_MEMORY_INSUFFICIENT);
 800fe8c:	2012      	movs	r0, #18
}
 800fe8e:	bd70      	pop	{r4, r5, r6, pc}
 800fe90:	0800ffc1 	.word	0x0800ffc1

0800fe94 <_ux_device_class_cdc_acm_ioctl>:

    /* Let's be optimist ! */
    status = UX_SUCCESS;

    /* The command request will tell us what we need to do here.  */
    switch (ioctl_function)
 800fe94:	1e4b      	subs	r3, r1, #1
{
 800fe96:	b570      	push	{r4, r5, r6, lr}
 800fe98:	4604      	mov	r4, r0
 800fe9a:	4616      	mov	r6, r2
    switch (ioctl_function)
 800fe9c:	2b08      	cmp	r3, #8
 800fe9e:	f200 8088 	bhi.w	800ffb2 <_ux_device_class_cdc_acm_ioctl+0x11e>
 800fea2:	e8df f003 	tbb	[pc, r3]
 800fea6:	6418      	.short	0x6418
 800fea8:	453c2672 	.word	0x453c2672
 800feac:	0550      	.short	0x0550
 800feae:	05          	.byte	0x05
 800feaf:	00          	.byte	0x00
            /* Locate the endpoints.  */
            endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;

            /* If it's reading timeout but endpoint is OUT, it should be the next one.  */
            if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) !=
                (ULONG)((ioctl_function == UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_READ_TIMEOUT) ? UX_ENDPOINT_OUT : UX_ENDPOINT_IN))
 800feb0:	2908      	cmp	r1, #8
 800feb2:	bf0c      	ite	eq
 800feb4:	2000      	moveq	r0, #0
 800feb6:	2080      	movne	r0, #128	; 0x80
            endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 800feb8:	6823      	ldr	r3, [r4, #0]
 800feba:	69db      	ldr	r3, [r3, #28]
            if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) !=
 800febc:	7b99      	ldrb	r1, [r3, #14]
 800febe:	f001 0180 	and.w	r1, r1, #128	; 0x80
 800fec2:	4281      	cmp	r1, r0
                endpoint = endpoint -> ux_slave_endpoint_next_endpoint;
 800fec4:	bf18      	it	ne
 800fec6:	695b      	ldrne	r3, [r3, #20]

            /* Get the transfer request associated with the endpoint.  */
            transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;

            /* Check the status of the transfer.  */ 
            if (transfer_request -> ux_slave_transfer_request_status ==  UX_TRANSFER_STATUS_PENDING)
 800fec8:	6a19      	ldr	r1, [r3, #32]
 800feca:	2901      	cmp	r1, #1
 800fecc:	d066      	beq.n	800ff9c <_ux_device_class_cdc_acm_ioctl+0x108>
    status = UX_SUCCESS;
 800fece:	2500      	movs	r5, #0
                status = UX_ERROR;
            else
                transfer_request -> ux_slave_transfer_request_timeout = (ULONG) (ALIGN_TYPE) parameter;
 800fed0:	655e      	str	r6, [r3, #84]	; 0x54
    }

    /* Return status to caller.  */
    return(status);

}
 800fed2:	4628      	mov	r0, r5
 800fed4:	bd70      	pop	{r4, r5, r6, pc}
    status = UX_SUCCESS;
 800fed6:	2500      	movs	r5, #0
            cdc_acm -> ux_slave_class_cdc_acm_baudrate  =  line_coding -> ux_slave_class_cdc_acm_parameter_baudrate;
 800fed8:	6833      	ldr	r3, [r6, #0]
 800feda:	6443      	str	r3, [r0, #68]	; 0x44
            cdc_acm -> ux_slave_class_cdc_acm_stop_bit  =  line_coding -> ux_slave_class_cdc_acm_parameter_stop_bit;
 800fedc:	7933      	ldrb	r3, [r6, #4]
 800fede:	f880 3048 	strb.w	r3, [r0, #72]	; 0x48
            cdc_acm -> ux_slave_class_cdc_acm_parity    =  line_coding -> ux_slave_class_cdc_acm_parameter_parity;
 800fee2:	7973      	ldrb	r3, [r6, #5]
 800fee4:	f880 3049 	strb.w	r3, [r0, #73]	; 0x49
            cdc_acm -> ux_slave_class_cdc_acm_data_bit  =  line_coding -> ux_slave_class_cdc_acm_parameter_data_bit;
 800fee8:	79b3      	ldrb	r3, [r6, #6]
 800feea:	f880 304a 	strb.w	r3, [r0, #74]	; 0x4a
}
 800feee:	4628      	mov	r0, r5
 800fef0:	bd70      	pop	{r4, r5, r6, pc}
            endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 800fef2:	6803      	ldr	r3, [r0, #0]
 800fef4:	2e01      	cmp	r6, #1
 800fef6:	69d8      	ldr	r0, [r3, #28]
            switch( (ULONG) (ALIGN_TYPE) parameter)
 800fef8:	d054      	beq.n	800ffa4 <_ux_device_class_cdc_acm_ioctl+0x110>
 800fefa:	2e02      	cmp	r6, #2
 800fefc:	d150      	bne.n	800ffa0 <_ux_device_class_cdc_acm_ioctl+0x10c>
                if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_OUT)
 800fefe:	f990 300e 	ldrsb.w	r3, [r0, #14]
    status = UX_SUCCESS;
 800ff02:	2500      	movs	r5, #0
                if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_OUT)
 800ff04:	2b00      	cmp	r3, #0
 800ff06:	db52      	blt.n	800ffae <_ux_device_class_cdc_acm_ioctl+0x11a>
            _ux_device_stack_transfer_abort(transfer_request, UX_TRANSFER_STATUS_ABORT);
 800ff08:	2104      	movs	r1, #4
 800ff0a:	3020      	adds	r0, #32
 800ff0c:	f001 fbfa 	bl	8011704 <_ux_device_stack_transfer_abort>
                cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 800ff10:	2300      	movs	r3, #0
            if ((ULONG) (ALIGN_TYPE) parameter == UX_SLAVE_CLASS_CDC_ACM_ENDPOINT_XMIT)
 800ff12:	2e01      	cmp	r6, #1
}
 800ff14:	4628      	mov	r0, r5
                cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 800ff16:	bf0c      	ite	eq
 800ff18:	6423      	streq	r3, [r4, #64]	; 0x40
                cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 800ff1a:	6223      	strne	r3, [r4, #32]
}
 800ff1c:	bd70      	pop	{r4, r5, r6, pc}
    status = UX_SUCCESS;
 800ff1e:	2500      	movs	r5, #0
            cdc_acm -> ux_slave_class_cdc_acm_data_rts_state = line_state -> ux_slave_class_cdc_acm_parameter_rts;
 800ff20:	7833      	ldrb	r3, [r6, #0]
 800ff22:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
            cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state = line_state -> ux_slave_class_cdc_acm_parameter_dtr;
 800ff26:	7873      	ldrb	r3, [r6, #1]
 800ff28:	f880 304b 	strb.w	r3, [r0, #75]	; 0x4b
}
 800ff2c:	4628      	mov	r0, r5
 800ff2e:	bd70      	pop	{r4, r5, r6, pc}
            if (cdc_acm -> ux_slave_class_cdc_acm_transmission_status == UX_TRUE)
 800ff30:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800ff32:	2b01      	cmp	r3, #1
 800ff34:	d032      	beq.n	800ff9c <_ux_device_class_cdc_acm_ioctl+0x108>
            cdc_acm -> ux_device_class_cdc_acm_read_callback = callback -> ux_device_class_cdc_acm_parameter_read_callback;
 800ff36:	e9d6 1200 	ldrd	r1, r2, [r6]
            cdc_acm -> ux_slave_class_cdc_acm_transmission_status = UX_TRUE;
 800ff3a:	2301      	movs	r3, #1
            return(UX_SUCCESS);
 800ff3c:	2500      	movs	r5, #0
            cdc_acm -> ux_device_class_cdc_acm_read_callback = callback -> ux_device_class_cdc_acm_parameter_read_callback;
 800ff3e:	e9c0 1214 	strd	r1, r2, [r0, #80]	; 0x50
            cdc_acm -> ux_slave_class_cdc_acm_transmission_status = UX_TRUE;
 800ff42:	6583      	str	r3, [r0, #88]	; 0x58
            return(UX_SUCCESS);
 800ff44:	e7c5      	b.n	800fed2 <_ux_device_class_cdc_acm_ioctl+0x3e>
            if (cdc_acm -> ux_slave_class_cdc_acm_transmission_status == UX_TRUE)
 800ff46:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800ff48:	2b01      	cmp	r3, #1
 800ff4a:	d127      	bne.n	800ff9c <_ux_device_class_cdc_acm_ioctl+0x108>
                endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 800ff4c:	6803      	ldr	r3, [r0, #0]
                _ux_device_stack_transfer_abort(transfer_request, UX_ABORTED);
 800ff4e:	21f9      	movs	r1, #249	; 0xf9
                endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 800ff50:	69dd      	ldr	r5, [r3, #28]
                _ux_device_stack_transfer_abort(transfer_request, UX_ABORTED);
 800ff52:	f105 0020 	add.w	r0, r5, #32
 800ff56:	f001 fbd5 	bl	8011704 <_ux_device_stack_transfer_abort>
                transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 800ff5a:	6968      	ldr	r0, [r5, #20]
                _ux_device_stack_transfer_abort(transfer_request, UX_ABORTED);
 800ff5c:	21f9      	movs	r1, #249	; 0xf9
 800ff5e:	3020      	adds	r0, #32
 800ff60:	f001 fbd0 	bl	8011704 <_ux_device_stack_transfer_abort>
                cdc_acm -> ux_slave_class_cdc_acm_scheduled_write = UX_FALSE;
 800ff64:	2300      	movs	r3, #0
    status = UX_SUCCESS;
 800ff66:	461d      	mov	r5, r3
                cdc_acm -> ux_slave_class_cdc_acm_transmission_status = UX_FALSE;
 800ff68:	e9c4 3316 	strd	r3, r3, [r4, #88]	; 0x58
            break;                
 800ff6c:	e7b1      	b.n	800fed2 <_ux_device_class_cdc_acm_ioctl+0x3e>
    status = UX_SUCCESS;
 800ff6e:	2500      	movs	r5, #0
            line_coding -> ux_slave_class_cdc_acm_parameter_baudrate = cdc_acm -> ux_slave_class_cdc_acm_baudrate;
 800ff70:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800ff72:	6033      	str	r3, [r6, #0]
            line_coding -> ux_slave_class_cdc_acm_parameter_stop_bit = cdc_acm -> ux_slave_class_cdc_acm_stop_bit;
 800ff74:	f890 3048 	ldrb.w	r3, [r0, #72]	; 0x48
 800ff78:	7133      	strb	r3, [r6, #4]
            line_coding -> ux_slave_class_cdc_acm_parameter_parity   = cdc_acm -> ux_slave_class_cdc_acm_parity;
 800ff7a:	f890 3049 	ldrb.w	r3, [r0, #73]	; 0x49
 800ff7e:	7173      	strb	r3, [r6, #5]
            line_coding -> ux_slave_class_cdc_acm_parameter_data_bit = cdc_acm -> ux_slave_class_cdc_acm_data_bit;
 800ff80:	f890 304a 	ldrb.w	r3, [r0, #74]	; 0x4a
}
 800ff84:	4628      	mov	r0, r5
            line_coding -> ux_slave_class_cdc_acm_parameter_data_bit = cdc_acm -> ux_slave_class_cdc_acm_data_bit;
 800ff86:	71b3      	strb	r3, [r6, #6]
}
 800ff88:	bd70      	pop	{r4, r5, r6, pc}
    status = UX_SUCCESS;
 800ff8a:	2500      	movs	r5, #0
            line_state -> ux_slave_class_cdc_acm_parameter_rts = cdc_acm -> ux_slave_class_cdc_acm_data_rts_state;
 800ff8c:	f890 304c 	ldrb.w	r3, [r0, #76]	; 0x4c
 800ff90:	7033      	strb	r3, [r6, #0]
            line_state -> ux_slave_class_cdc_acm_parameter_dtr = cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state;
 800ff92:	f890 304b 	ldrb.w	r3, [r0, #75]	; 0x4b
}
 800ff96:	4628      	mov	r0, r5
            line_state -> ux_slave_class_cdc_acm_parameter_dtr = cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state;
 800ff98:	7073      	strb	r3, [r6, #1]
}
 800ff9a:	bd70      	pop	{r4, r5, r6, pc}
                status = UX_ERROR;
 800ff9c:	25ff      	movs	r5, #255	; 0xff
 800ff9e:	e798      	b.n	800fed2 <_ux_device_class_cdc_acm_ioctl+0x3e>
 800ffa0:	2553      	movs	r5, #83	; 0x53
 800ffa2:	e7b1      	b.n	800ff08 <_ux_device_class_cdc_acm_ioctl+0x74>
                if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 800ffa4:	f990 300e 	ldrsb.w	r3, [r0, #14]
    status = UX_SUCCESS;
 800ffa8:	2500      	movs	r5, #0
                if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 800ffaa:	2b00      	cmp	r3, #0
 800ffac:	dbac      	blt.n	800ff08 <_ux_device_class_cdc_acm_ioctl+0x74>
                    endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 800ffae:	6940      	ldr	r0, [r0, #20]
 800ffb0:	e7aa      	b.n	800ff08 <_ux_device_class_cdc_acm_ioctl+0x74>
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_FUNCTION_NOT_SUPPORTED);
 800ffb2:	2254      	movs	r2, #84	; 0x54
 800ffb4:	2107      	movs	r1, #7
 800ffb6:	2002      	movs	r0, #2
 800ffb8:	f001 fc3a 	bl	8011830 <_ux_system_error_handler>
            status =  UX_FUNCTION_NOT_SUPPORTED;
 800ffbc:	2554      	movs	r5, #84	; 0x54
 800ffbe:	e788      	b.n	800fed2 <_ux_device_class_cdc_acm_ioctl+0x3e>

0800ffc0 <_ux_device_class_cdc_acm_tasks_run>:

    /* Get CDC ACM instance.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM*) instance;

    /* Check if transmission is started.  */
    if (!cdc_acm -> ux_slave_class_cdc_acm_transmission_status)
 800ffc0:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800ffc2:	2b00      	cmp	r3, #0
 800ffc4:	d036      	beq.n	8010034 <_ux_device_class_cdc_acm_tasks_run+0x74>
        return(status);

    /* Check if device state is good.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 800ffc6:	4b56      	ldr	r3, [pc, #344]	; (8010120 <_ux_device_class_cdc_acm_tasks_run+0x160>)
{
 800ffc8:	b570      	push	{r4, r5, r6, lr}
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 800ffca:	681b      	ldr	r3, [r3, #0]
 800ffcc:	4604      	mov	r4, r0
 800ffce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ffd0:	2b03      	cmp	r3, #3
 800ffd2:	d008      	beq.n	800ffe6 <_ux_device_class_cdc_acm_tasks_run+0x26>
    {
        cdc_acm -> ux_slave_class_cdc_acm_transmission_status = UX_FALSE;
 800ffd4:	2300      	movs	r3, #0
        cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
        cdc_acm -> ux_device_class_cdc_acm_read_status = UX_CONFIGURATION_HANDLE_UNKNOWN;
 800ffd6:	2251      	movs	r2, #81	; 0x51
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
        cdc_acm -> ux_device_class_cdc_acm_write_status = UX_CONFIGURATION_HANDLE_UNKNOWN;
        return(status);
 800ffd8:	2002      	movs	r0, #2
        cdc_acm -> ux_device_class_cdc_acm_read_status = UX_CONFIGURATION_HANDLE_UNKNOWN;
 800ffda:	e9c4 3208 	strd	r3, r2, [r4, #32]
        cdc_acm -> ux_device_class_cdc_acm_write_status = UX_CONFIGURATION_HANDLE_UNKNOWN;
 800ffde:	e9c4 230f 	strd	r2, r3, [r4, #60]	; 0x3c
        cdc_acm -> ux_slave_class_cdc_acm_transmission_status = UX_FALSE;
 800ffe2:	65a3      	str	r3, [r4, #88]	; 0x58
#else
    UX_PARAMETER_NOT_USED(instance);
#endif

    return(status);
}
 800ffe4:	bd70      	pop	{r4, r5, r6, pc}

    /* Get the interface to the class.  */
    interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;

    /* Locate the endpoints.  */
    endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 800ffe6:	6803      	ldr	r3, [r0, #0]
 800ffe8:	69dd      	ldr	r5, [r3, #28]

    /* Check the endpoint direction, if OUT we have the correct endpoint.  */
    if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_OUT)
 800ffea:	f995 300e 	ldrsb.w	r3, [r5, #14]
 800ffee:	2b00      	cmp	r3, #0
    return;

#else

    /* Handle state cases.  */
    switch(cdc_acm -> ux_device_class_cdc_acm_read_state)
 800fff0:	6a03      	ldr	r3, [r0, #32]
        endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 800fff2:	bfb8      	it	lt
 800fff4:	696d      	ldrlt	r5, [r5, #20]
    switch(cdc_acm -> ux_device_class_cdc_acm_read_state)
 800fff6:	b323      	cbz	r3, 8010042 <_ux_device_class_cdc_acm_tasks_run+0x82>
 800fff8:	2b22      	cmp	r3, #34	; 0x22
 800fffa:	d11d      	bne.n	8010038 <_ux_device_class_cdc_acm_tasks_run+0x78>

        /* Fall through.  */
    case UX_DEVICE_CLASS_CDC_ACM_READ_WAIT:

        /* Run the transfer state machine.  */
        status = _ux_device_stack_transfer_run(transfer_request,
 800fffc:	6982      	ldr	r2, [r0, #24]
 800fffe:	4611      	mov	r1, r2
 8010000:	f105 0020 	add.w	r0, r5, #32
 8010004:	f001 fbb2 	bl	801176c <_ux_device_stack_transfer_run>
                    cdc_acm -> ux_device_class_cdc_acm_read_transfer_length,
                    cdc_acm -> ux_device_class_cdc_acm_read_transfer_length);

        /* Error case.  */
        if (status <= UX_STATE_NEXT)
 8010008:	2804      	cmp	r0, #4
 801000a:	d954      	bls.n	80100b6 <_ux_device_class_cdc_acm_tasks_run+0xf6>
UINT                        zlp = UX_FALSE;
#endif


    /* If write not started, return.  */
    if (!cdc_acm -> ux_slave_class_cdc_acm_scheduled_write)
 801000c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 801000e:	2b00      	cmp	r3, #0
 8010010:	d03f      	beq.n	8010092 <_ux_device_class_cdc_acm_tasks_run+0xd2>

    /* We need the interface to the class.  */
    interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;

    /* Locate the endpoints.  */
    endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 8010012:	6823      	ldr	r3, [r4, #0]
 8010014:	69dd      	ldr	r5, [r3, #28]

    /* Check the endpoint direction, if IN we have the correct endpoint.  */
    if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 8010016:	f995 300e 	ldrsb.w	r3, [r5, #14]
 801001a:	2b00      	cmp	r3, #0
        }
        return;
    }
#else
    /* Handle state cases.  */
    switch(cdc_acm -> ux_device_class_cdc_acm_write_state)
 801001c:	6c23      	ldr	r3, [r4, #64]	; 0x40
        endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801001e:	bfa8      	it	ge
 8010020:	696d      	ldrge	r5, [r5, #20]
    switch(cdc_acm -> ux_device_class_cdc_acm_write_state)
 8010022:	2b21      	cmp	r3, #33	; 0x21
 8010024:	d05b      	beq.n	80100de <_ux_device_class_cdc_acm_tasks_run+0x11e>
 8010026:	2b22      	cmp	r3, #34	; 0x22
 8010028:	d029      	beq.n	801007e <_ux_device_class_cdc_acm_tasks_run+0xbe>
 801002a:	b18b      	cbz	r3, 8010050 <_ux_device_class_cdc_acm_tasks_run+0x90>

        /* Keep waiting.  */
        return;

    default: /* Error.  */
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 801002c:	2300      	movs	r3, #0
    return(status);
 801002e:	2005      	movs	r0, #5
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 8010030:	6423      	str	r3, [r4, #64]	; 0x40
}
 8010032:	bd70      	pop	{r4, r5, r6, pc}
        return(status);
 8010034:	2002      	movs	r0, #2
}
 8010036:	4770      	bx	lr
        cdc_acm -> ux_device_class_cdc_acm_read_status = UX_INVALID_STATE;
 8010038:	2200      	movs	r2, #0
 801003a:	23fb      	movs	r3, #251	; 0xfb
 801003c:	e9c0 2308 	strd	r2, r3, [r0, #32]
        break;
 8010040:	e7e4      	b.n	801000c <_ux_device_class_cdc_acm_tasks_run+0x4c>
        cdc_acm -> ux_device_class_cdc_acm_read_state = UX_DEVICE_CLASS_CDC_ACM_READ_WAIT;
 8010042:	2122      	movs	r1, #34	; 0x22
        max_transfer_length = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 8010044:	8a2a      	ldrh	r2, [r5, #16]
        cdc_acm -> ux_device_class_cdc_acm_read_status = UX_TRANSFER_NO_ANSWER;
 8010046:	e9c0 1108 	strd	r1, r1, [r0, #32]
        cdc_acm -> ux_device_class_cdc_acm_read_transfer_length = max_transfer_length;
 801004a:	6182      	str	r2, [r0, #24]
        UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 801004c:	652b      	str	r3, [r5, #80]	; 0x50
 801004e:	e7d6      	b.n	800fffe <_ux_device_class_cdc_acm_tasks_run+0x3e>
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_DEVICE_CLASS_CDC_ACM_WRITE_START;
 8010050:	2021      	movs	r0, #33	; 0x21
        cdc_acm -> ux_device_class_cdc_acm_write_status = UX_TRANSFER_NO_ANSWER;
 8010052:	2122      	movs	r1, #34	; 0x22
        cdc_acm -> ux_device_class_cdc_acm_write_actual_length = 0;
 8010054:	6323      	str	r3, [r4, #48]	; 0x30
        cdc_acm -> ux_device_class_cdc_acm_write_host_length = UX_DEVICE_CLASS_CDC_ACM_WRITE_BUFFER_SIZE;
 8010056:	f44f 7300 	mov.w	r3, #512	; 0x200
        if (cdc_acm -> ux_device_class_cdc_acm_write_requested_length == 0)
 801005a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        cdc_acm -> ux_device_class_cdc_acm_write_status = UX_TRANSFER_NO_ANSWER;
 801005c:	e9c4 100f 	strd	r1, r0, [r4, #60]	; 0x3c
        cdc_acm -> ux_device_class_cdc_acm_write_host_length = UX_DEVICE_CLASS_CDC_ACM_WRITE_BUFFER_SIZE;
 8010060:	62e3      	str	r3, [r4, #44]	; 0x2c
        if (cdc_acm -> ux_device_class_cdc_acm_write_requested_length == 0)
 8010062:	2a00      	cmp	r2, #0
 8010064:	d133      	bne.n	80100ce <_ux_device_class_cdc_acm_tasks_run+0x10e>
            cdc_acm -> ux_device_class_cdc_acm_write_host_length = UX_DEVICE_CLASS_CDC_ACM_WRITE_BUFFER_SIZE + 1;
 8010066:	f240 2301 	movw	r3, #513	; 0x201
 801006a:	e9c4 230a 	strd	r2, r3, [r4, #40]	; 0x28
        _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer, 
 801006e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010070:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8010072:	f001 fd8d 	bl	8011b90 <_ux_utility_memory_copy>
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_DEVICE_CLASS_CDC_ACM_WRITE_WAIT;
 8010076:	2222      	movs	r2, #34	; 0x22
        UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 8010078:	2300      	movs	r3, #0
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_DEVICE_CLASS_CDC_ACM_WRITE_WAIT;
 801007a:	6422      	str	r2, [r4, #64]	; 0x40
        UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 801007c:	652b      	str	r3, [r5, #80]	; 0x50
        status =  _ux_device_stack_transfer_run(transfer_request,
 801007e:	f105 0020 	add.w	r0, r5, #32
 8010082:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	; 0x28
 8010086:	f001 fb71 	bl	801176c <_ux_device_stack_transfer_run>
        if (status < UX_STATE_NEXT)
 801008a:	2803      	cmp	r0, #3
 801008c:	d935      	bls.n	80100fa <_ux_device_class_cdc_acm_tasks_run+0x13a>
        if (status == UX_STATE_NEXT)
 801008e:	2804      	cmp	r0, #4
 8010090:	d001      	beq.n	8010096 <_ux_device_class_cdc_acm_tasks_run+0xd6>
    return(status);
 8010092:	2005      	movs	r0, #5
}
 8010094:	bd70      	pop	{r4, r5, r6, pc}
                    transfer_request -> ux_slave_transfer_request_actual_length;
 8010096:	6baa      	ldr	r2, [r5, #56]	; 0x38
            cdc_acm -> ux_device_class_cdc_acm_write_actual_length +=
 8010098:	e9d4 030c 	ldrd	r0, r3, [r4, #48]	; 0x30
                transfer_request -> ux_slave_transfer_request_completion_code;
 801009c:	6c69      	ldr	r1, [r5, #68]	; 0x44
            cdc_acm -> ux_device_class_cdc_acm_write_buffer +=
 801009e:	4413      	add	r3, r2
            cdc_acm -> ux_device_class_cdc_acm_write_actual_length +=
 80100a0:	4402      	add	r2, r0
            if (cdc_acm -> ux_device_class_cdc_acm_write_requested_length == 0)
 80100a2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
            cdc_acm -> ux_device_class_cdc_acm_write_actual_length +=
 80100a4:	e9c4 230c 	strd	r2, r3, [r4, #48]	; 0x30
            cdc_acm -> ux_device_class_cdc_acm_write_status =
 80100a8:	63e1      	str	r1, [r4, #60]	; 0x3c
            if (cdc_acm -> ux_device_class_cdc_acm_write_requested_length == 0)
 80100aa:	2800      	cmp	r0, #0
 80100ac:	d032      	beq.n	8010114 <_ux_device_class_cdc_acm_tasks_run+0x154>
            cdc_acm -> ux_device_class_cdc_acm_write_state = UX_DEVICE_CLASS_CDC_ACM_WRITE_START;
 80100ae:	2321      	movs	r3, #33	; 0x21
    return(status);
 80100b0:	2005      	movs	r0, #5
            cdc_acm -> ux_device_class_cdc_acm_write_state = UX_DEVICE_CLASS_CDC_ACM_WRITE_START;
 80100b2:	6423      	str	r3, [r4, #64]	; 0x40
}
 80100b4:	bd70      	pop	{r4, r5, r6, pc}
            cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 80100b6:	2300      	movs	r3, #0
                transfer_request -> ux_slave_transfer_request_completion_code;
 80100b8:	6c69      	ldr	r1, [r5, #68]	; 0x44
            if (cdc_acm -> ux_device_class_cdc_acm_read_callback)
 80100ba:	6d66      	ldr	r6, [r4, #84]	; 0x54
            cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 80100bc:	e9c4 3108 	strd	r3, r1, [r4, #32]
            if (cdc_acm -> ux_device_class_cdc_acm_read_callback)
 80100c0:	2e00      	cmp	r6, #0
 80100c2:	d0a3      	beq.n	801000c <_ux_device_class_cdc_acm_tasks_run+0x4c>
                cdc_acm -> ux_device_class_cdc_acm_read_callback(cdc_acm,
 80100c4:	4620      	mov	r0, r4
 80100c6:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80100c8:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80100ca:	47b0      	blx	r6
 80100cc:	e79e      	b.n	801000c <_ux_device_class_cdc_acm_tasks_run+0x4c>
        if (requested_length > UX_DEVICE_CLASS_CDC_ACM_WRITE_BUFFER_SIZE)
 80100ce:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80100d2:	d9c8      	bls.n	8010066 <_ux_device_class_cdc_acm_tasks_run+0xa6>
            cdc_acm -> ux_device_class_cdc_acm_write_transfer_length =
 80100d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80100d8:	461a      	mov	r2, r3
 80100da:	62a3      	str	r3, [r4, #40]	; 0x28
 80100dc:	e7c7      	b.n	801006e <_ux_device_class_cdc_acm_tasks_run+0xae>
        requested_length = cdc_acm -> ux_device_class_cdc_acm_write_requested_length -
 80100de:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80100e0:	6b23      	ldr	r3, [r4, #48]	; 0x30
        if (requested_length == 0 && !zlp)
 80100e2:	1ad2      	subs	r2, r2, r3
 80100e4:	d1f3      	bne.n	80100ce <_ux_device_class_cdc_acm_tasks_run+0x10e>
            if (cdc_acm -> ux_device_class_cdc_acm_write_callback)
 80100e6:	6d23      	ldr	r3, [r4, #80]	; 0x50
            cdc_acm -> ux_device_class_cdc_acm_write_status = UX_SUCCESS;
 80100e8:	e9c4 220f 	strd	r2, r2, [r4, #60]	; 0x3c
            cdc_acm -> ux_slave_class_cdc_acm_scheduled_write = UX_FALSE;
 80100ec:	65e2      	str	r2, [r4, #92]	; 0x5c
            if (cdc_acm -> ux_device_class_cdc_acm_write_callback)
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	d0cf      	beq.n	8010092 <_ux_device_class_cdc_acm_tasks_run+0xd2>
                cdc_acm -> ux_device_class_cdc_acm_write_callback(cdc_acm,
 80100f2:	4611      	mov	r1, r2
 80100f4:	4620      	mov	r0, r4
 80100f6:	4798      	blx	r3
 80100f8:	e7cb      	b.n	8010092 <_ux_device_class_cdc_acm_tasks_run+0xd2>
            cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 80100fa:	2300      	movs	r3, #0
                transfer_request -> ux_slave_transfer_request_completion_code;
 80100fc:	6c69      	ldr	r1, [r5, #68]	; 0x44
            if (cdc_acm -> ux_device_class_cdc_acm_write_callback)
 80100fe:	6d25      	ldr	r5, [r4, #80]	; 0x50
            cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 8010100:	e9c4 130f 	strd	r1, r3, [r4, #60]	; 0x3c
            cdc_acm -> ux_slave_class_cdc_acm_scheduled_write = UX_FALSE;
 8010104:	65e3      	str	r3, [r4, #92]	; 0x5c
            if (cdc_acm -> ux_device_class_cdc_acm_write_callback)
 8010106:	2d00      	cmp	r5, #0
 8010108:	d0c3      	beq.n	8010092 <_ux_device_class_cdc_acm_tasks_run+0xd2>
                cdc_acm -> ux_device_class_cdc_acm_write_callback(cdc_acm,
 801010a:	4620      	mov	r0, r4
 801010c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 801010e:	47a8      	blx	r5
    return(status);
 8010110:	2005      	movs	r0, #5
}
 8010112:	bd70      	pop	{r4, r5, r6, pc}
                if (cdc_acm -> ux_device_class_cdc_acm_write_callback)
 8010114:	6d23      	ldr	r3, [r4, #80]	; 0x50
                cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 8010116:	6420      	str	r0, [r4, #64]	; 0x40
                cdc_acm -> ux_slave_class_cdc_acm_scheduled_write = UX_FALSE;
 8010118:	65e0      	str	r0, [r4, #92]	; 0x5c
                if (cdc_acm -> ux_device_class_cdc_acm_write_callback)
 801011a:	2b00      	cmp	r3, #0
 801011c:	d1ea      	bne.n	80100f4 <_ux_device_class_cdc_acm_tasks_run+0x134>
 801011e:	e7b8      	b.n	8010092 <_ux_device_class_cdc_acm_tasks_run+0xd2>
 8010120:	2000b408 	.word	0x2000b408

08010124 <_ux_device_class_cdc_acm_uninitialize>:
/*                                            endpoint buffer in classes, */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_uninitialize(UX_SLAVE_CLASS_COMMAND *command)
{
 8010124:	b508      	push	{r3, lr}

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 8010126:	6a03      	ldr	r3, [r0, #32]
 8010128:	6c98      	ldr	r0, [r3, #72]	; 0x48

    /* Sanity check.  */
    if (cdc_acm != UX_NULL)
 801012a:	b108      	cbz	r0, 8010130 <_ux_device_class_cdc_acm_uninitialize+0xc>
        /* Free the buffer for bulk endpoints.  */
        _ux_utility_memory_free(cdc_acm -> ux_device_class_cdc_acm_endpoint_buffer);
#endif

        /* Free the resources.  */
        _ux_utility_memory_free(cdc_acm);
 801012c:	f001 fd3a 	bl	8011ba4 <_ux_utility_memory_free>

    }
            
    /* Return completion status.  */
    return(UX_SUCCESS);
}
 8010130:	2000      	movs	r0, #0
 8010132:	bd08      	pop	{r3, pc}

08010134 <_ux_device_class_cdc_acm_write_with_callback>:

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;

    /* As long as the device is in the CONFIGURED state.  */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 8010134:	4b0d      	ldr	r3, [pc, #52]	; (801016c <_ux_device_class_cdc_acm_write_with_callback+0x38>)
{
 8010136:	b510      	push	{r4, lr}
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 8010138:	681b      	ldr	r3, [r3, #0]
 801013a:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801013c:	2c03      	cmp	r4, #3
 801013e:	d10d      	bne.n	801015c <_ux_device_class_cdc_acm_write_with_callback+0x28>
        /* Cannot proceed with command, the interface is down.  */
        return(UX_CONFIGURATION_HANDLE_UNKNOWN);
    }

    /* Are we already in transmission mode ?  */
    if (cdc_acm -> ux_slave_class_cdc_acm_transmission_status != UX_TRUE)
 8010140:	6d84      	ldr	r4, [r0, #88]	; 0x58
 8010142:	4603      	mov	r3, r0
 8010144:	2c01      	cmp	r4, #1
 8010146:	d107      	bne.n	8010158 <_ux_device_class_cdc_acm_write_with_callback+0x24>
        return(UX_ERROR);

    }

    /* Have we already scheduled a buffer ?   */
    if (cdc_acm -> ux_slave_class_cdc_acm_scheduled_write == UX_TRUE)
 8010148:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 801014a:	2801      	cmp	r0, #1
 801014c:	d004      	beq.n	8010158 <_ux_device_class_cdc_acm_write_with_callback+0x24>
    /* Invoke the bulkin thread by sending a flag .  */
    status = _ux_device_event_flags_set(&cdc_acm -> ux_slave_class_cdc_acm_event_flags_group, UX_DEVICE_CLASS_CDC_ACM_WRITE_EVENT, UX_OR);
#endif

    /* Simply return the last function result.  When we leave this function, the deferred writing has been scheduled. */
    return(status);
 801014e:	2000      	movs	r0, #0
    cdc_acm -> ux_device_class_cdc_acm_write_buffer = buffer;
 8010150:	e9c3 120d 	strd	r1, r2, [r3, #52]	; 0x34
    cdc_acm -> ux_slave_class_cdc_acm_scheduled_write = UX_TRUE;
 8010154:	65dc      	str	r4, [r3, #92]	; 0x5c
#endif
}
 8010156:	bd10      	pop	{r4, pc}
        return(UX_ERROR);
 8010158:	20ff      	movs	r0, #255	; 0xff
}
 801015a:	bd10      	pop	{r4, pc}
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_CONFIGURATION_HANDLE_UNKNOWN);
 801015c:	2251      	movs	r2, #81	; 0x51
 801015e:	2107      	movs	r1, #7
 8010160:	2002      	movs	r0, #2
 8010162:	f001 fb65 	bl	8011830 <_ux_system_error_handler>
 8010166:	2051      	movs	r0, #81	; 0x51
}
 8010168:	bd10      	pop	{r4, pc}
 801016a:	bf00      	nop
 801016c:	2000b408 	.word	0x2000b408

08010170 <USBD_FrameWork_AssignEp>:
                                     uint8_t Add, uint8_t Type, uint32_t Sze)
{
  uint32_t idx = 0U;

  /* Find the first available endpoint slot */
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 8010170:	f04f 0c5c 	mov.w	ip, #92	; 0x5c
{
 8010174:	b570      	push	{r4, r5, r6, lr}
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 8010176:	6846      	ldr	r6, [r0, #4]
 8010178:	fb0c 0c06 	mla	ip, ip, r6, r0
 801017c:	f8dc 501c 	ldr.w	r5, [ip, #28]
 8010180:	b16d      	cbz	r5, 801019e <USBD_FrameWork_AssignEp+0x2e>
  uint32_t idx = 0U;
 8010182:	f04f 0e00 	mov.w	lr, #0
 8010186:	e003      	b.n	8010190 <USBD_FrameWork_AssignEp+0x20>
          ((pdev->tclasslist[pdev->classId].Eps[idx].is_used) != 0U)))
  {
    /* Increment the index */
    idx++;
 8010188:	f10e 0e01 	add.w	lr, lr, #1
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 801018c:	45ae      	cmp	lr, r5
 801018e:	d006      	beq.n	801019e <USBD_FrameWork_AssignEp+0x2e>
 8010190:	f89c 4028 	ldrb.w	r4, [ip, #40]	; 0x28
 8010194:	f10c 0c06 	add.w	ip, ip, #6
 8010198:	2c00      	cmp	r4, #0
 801019a:	d1f5      	bne.n	8010188 <USBD_FrameWork_AssignEp+0x18>
 801019c:	4675      	mov	r5, lr
  }

  /* Configure the endpoint */
  pdev->tclasslist[pdev->classId].Eps[idx].add = Add;
 801019e:	245c      	movs	r4, #92	; 0x5c
 80101a0:	fb04 f606 	mul.w	r6, r4, r6
 80101a4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80101a8:	eb06 0545 	add.w	r5, r6, r5, lsl #1
 80101ac:	4405      	add	r5, r0
  pdev->tclasslist[pdev->classId].Eps[idx].type = Type;
  pdev->tclasslist[pdev->classId].Eps[idx].size = (uint16_t) Sze;
  pdev->tclasslist[pdev->classId].Eps[idx].is_used = 1U;
 80101ae:	2001      	movs	r0, #1
  pdev->tclasslist[pdev->classId].Eps[idx].add = Add;
 80101b0:	f885 1024 	strb.w	r1, [r5, #36]	; 0x24
  pdev->tclasslist[pdev->classId].Eps[idx].type = Type;
 80101b4:	f885 2025 	strb.w	r2, [r5, #37]	; 0x25
  pdev->tclasslist[pdev->classId].Eps[idx].is_used = 1U;
 80101b8:	f885 0028 	strb.w	r0, [r5, #40]	; 0x28
  pdev->tclasslist[pdev->classId].Eps[idx].size = (uint16_t) Sze;
 80101bc:	84eb      	strh	r3, [r5, #38]	; 0x26
}
 80101be:	bd70      	pop	{r4, r5, r6, pc}

080101c0 <USBD_Device_Framework_Builder.constprop.0.isra.0>:
static uint8_t *USBD_Device_Framework_Builder(USBD_DevClassHandleTypeDef *pdev,
 80101c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pDevDesc->bDescriptorType = UX_DEVICE_DESCRIPTOR_ITEM;
 80101c4:	2601      	movs	r6, #1
  pdev->CurrConfDescSz = 0U;
 80101c6:	2300      	movs	r3, #0
  pDevDesc->bcdUSB = USB_BCDUSB;
 80101c8:	2502      	movs	r5, #2
  pDevDesc->bLength = (uint8_t)sizeof(USBD_DeviceDescTypedef);
 80101ca:	f04f 0c12 	mov.w	ip, #18
  pDevDesc->bMaxPacketSize = USBD_MAX_EP0_SIZE;
 80101ce:	2740      	movs	r7, #64	; 0x40
  pDevDesc->idVendor = USBD_VID;
 80101d0:	f06f 0b7c 	mvn.w	fp, #124	; 0x7c
 80101d4:	f04f 0a04 	mov.w	sl, #4
  pDevDesc->idProduct = USBD_PID;
 80101d8:	f04f 0957 	mov.w	r9, #87	; 0x57
  pDevDesc->iSerialNumber = USBD_IDX_SERIAL_STR;
 80101dc:	f04f 0803 	mov.w	r8, #3
  pDevDesc = (USBD_DeviceDescTypedef *)pDevFrameWorkDesc;
 80101e0:	f8df e3a8 	ldr.w	lr, [pc, #936]	; 801058c <USBD_Device_Framework_Builder.constprop.0.isra.0+0x3cc>
static uint8_t *USBD_Device_Framework_Builder(USBD_DevClassHandleTypeDef *pdev,
 80101e4:	b08b      	sub	sp, #44	; 0x2c
  if (Speed == USBD_HIGH_SPEED)
 80101e6:	42b2      	cmp	r2, r6
  pdev->CurrConfDescSz = 0U;
 80101e8:	f8c0 3124 	str.w	r3, [r0, #292]	; 0x124
static uint8_t *USBD_Device_Framework_Builder(USBD_DevClassHandleTypeDef *pdev,
 80101ec:	460c      	mov	r4, r1
  pDevDesc->idVendor = USBD_VID;
 80101ee:	f881 b008 	strb.w	fp, [r1, #8]
 80101f2:	f881 a009 	strb.w	sl, [r1, #9]
  pDevDesc->idProduct = USBD_PID;
 80101f6:	f881 900b 	strb.w	r9, [r1, #11]
  pDevDesc->iSerialNumber = USBD_IDX_SERIAL_STR;
 80101fa:	f881 8010 	strb.w	r8, [r1, #16]
  pDevDesc->bLength = (uint8_t)sizeof(USBD_DeviceDescTypedef);
 80101fe:	f881 c000 	strb.w	ip, [r1]
  pDevDesc->bDescriptorType = UX_DEVICE_DESCRIPTOR_ITEM;
 8010202:	704e      	strb	r6, [r1, #1]
  pDevDesc->bcdUSB = USB_BCDUSB;
 8010204:	708b      	strb	r3, [r1, #2]
 8010206:	70cd      	strb	r5, [r1, #3]
  pDevDesc->bDeviceClass = 0x00;
 8010208:	710b      	strb	r3, [r1, #4]
  pDevDesc->bDeviceSubClass = 0x00;
 801020a:	714b      	strb	r3, [r1, #5]
  pDevDesc->bDeviceProtocol = 0x00;
 801020c:	718b      	strb	r3, [r1, #6]
  pDevDesc->bMaxPacketSize = USBD_MAX_EP0_SIZE;
 801020e:	71cf      	strb	r7, [r1, #7]
  pDevDesc->idProduct = USBD_PID;
 8010210:	728f      	strb	r7, [r1, #10]
  pDevDesc->bcdDevice = 0x0200;
 8010212:	730b      	strb	r3, [r1, #12]
 8010214:	734d      	strb	r5, [r1, #13]
  pDevDesc->iManufacturer = USBD_IDX_MFC_STR;
 8010216:	738e      	strb	r6, [r1, #14]
  pDevDesc->bNumConfigurations = USBD_MAX_NUM_CONFIGURATION;
 8010218:	744e      	strb	r6, [r1, #17]
  pDevDesc->iProduct = USBD_IDX_PRODUCT_STR;
 801021a:	73cd      	strb	r5, [r1, #15]
static uint8_t *USBD_Device_Framework_Builder(USBD_DevClassHandleTypeDef *pdev,
 801021c:	9201      	str	r2, [sp, #4]
  pdev->CurrDevDescSz += (uint32_t)sizeof(USBD_DeviceDescTypedef);
 801021e:	f8c0 c120 	str.w	ip, [r0, #288]	; 0x120
  pDevDesc = (USBD_DeviceDescTypedef *)pDevFrameWorkDesc;
 8010222:	f8ce 1000 	str.w	r1, [lr]
  if (Speed == USBD_HIGH_SPEED)
 8010226:	d10f      	bne.n	8010248 <USBD_Device_Framework_Builder.constprop.0.isra.0+0x88>
    pDevQualDesc->bcdDevice = 0x0200;
 8010228:	750b      	strb	r3, [r1, #20]
    pDevQualDesc->Class = 0x00;
 801022a:	758b      	strb	r3, [r1, #22]
    pDevQualDesc->SubClass = 0x00;
 801022c:	75cb      	strb	r3, [r1, #23]
    pDevQualDesc->Protocol = 0x00;
 801022e:	760b      	strb	r3, [r1, #24]
    pDevQualDesc->bcdDevice = 0x0200;
 8010230:	754d      	strb	r5, [r1, #21]
    pDevQualDesc->bMaxPacketSize = 0x40;
 8010232:	764f      	strb	r7, [r1, #25]
    pDevQualDesc->bNumConfigurations = 0x01;
 8010234:	9901      	ldr	r1, [sp, #4]
    pDevQualDesc->bReserved = 0x00;
 8010236:	76e3      	strb	r3, [r4, #27]
    pDevQualDesc->bNumConfigurations = 0x01;
 8010238:	76a1      	strb	r1, [r4, #26]
    pdev->CurrDevDescSz += (uint32_t)sizeof(USBD_DevQualiDescTypedef);
 801023a:	221c      	movs	r2, #28
    pDevQualDesc->bLength = (uint8_t)sizeof(USBD_DevQualiDescTypedef);
 801023c:	230a      	movs	r3, #10
    pDevQualDesc->bDescriptorType = UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM;
 801023e:	2106      	movs	r1, #6
    pDevQualDesc->bLength = (uint8_t)sizeof(USBD_DevQualiDescTypedef);
 8010240:	74a3      	strb	r3, [r4, #18]
    pDevQualDesc->bDescriptorType = UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM;
 8010242:	74e1      	strb	r1, [r4, #19]
    pdev->CurrDevDescSz += (uint32_t)sizeof(USBD_DevQualiDescTypedef);
 8010244:	f8c0 2120 	str.w	r2, [r0, #288]	; 0x120
 8010248:	4ecf      	ldr	r6, [pc, #828]	; (8010588 <USBD_Device_Framework_Builder.constprop.0.isra.0+0x3c8>)
      (pdev->tclasslist[pdev->classId].Active == 0U))
 801024a:	f04f 095c 	mov.w	r9, #92	; 0x5c
 801024e:	4637      	mov	r7, r6
      pdev->tclasslist[pdev->classId].NumIf = 2U;
 8010250:	f04f 0a02 	mov.w	sl, #2
        (pdev->NumClasses < USBD_MAX_SUPPORTED_CLASS) &&
 8010254:	6882      	ldr	r2, [r0, #8]
 8010256:	f106 0803 	add.w	r8, r6, #3
    if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801025a:	6843      	ldr	r3, [r0, #4]
 801025c:	2b02      	cmp	r3, #2
 801025e:	d806      	bhi.n	801026e <USBD_Device_Framework_Builder.constprop.0.isra.0+0xae>
 8010260:	2a02      	cmp	r2, #2
 8010262:	d804      	bhi.n	801026e <USBD_Device_Framework_Builder.constprop.0.isra.0+0xae>
        (UserClassInstance[Idx_Instance] != CLASS_TYPE_NONE))
 8010264:	f897 e000 	ldrb.w	lr, [r7]
        (pdev->NumClasses < USBD_MAX_SUPPORTED_CLASS) &&
 8010268:	f1be 0f00 	cmp.w	lr, #0
 801026c:	d117      	bne.n	801029e <USBD_Device_Framework_Builder.constprop.0.isra.0+0xde>
  while (Idx_Instance < USBD_MAX_SUPPORTED_CLASS)
 801026e:	3701      	adds	r7, #1
 8010270:	4547      	cmp	r7, r8
 8010272:	d1f2      	bne.n	801025a <USBD_Device_Framework_Builder.constprop.0.isra.0+0x9a>
  if (pdev->NumClasses > 1)
 8010274:	2a01      	cmp	r2, #1
 8010276:	d908      	bls.n	801028a <USBD_Device_Framework_Builder.constprop.0.isra.0+0xca>
    pDevDesc->bDeviceClass = 0xEF;
 8010278:	21ef      	movs	r1, #239	; 0xef
    pDevDesc->bDeviceSubClass = 0x02;
 801027a:	2202      	movs	r2, #2
    pDevDesc->bDeviceProtocol = 0x01;
 801027c:	2301      	movs	r3, #1
    pDevDesc->bDeviceClass = 0xEF;
 801027e:	7121      	strb	r1, [r4, #4]
    pDevDesc->bDeviceSubClass = 0x02;
 8010280:	7162      	strb	r2, [r4, #5]
    pDevDesc->bDeviceProtocol = 0x01;
 8010282:	71a3      	strb	r3, [r4, #6]
}
 8010284:	b00b      	add	sp, #44	; 0x2c
 8010286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (UserClassInstance[0] == CLASS_TYPE_CDC_ACM)
 801028a:	7833      	ldrb	r3, [r6, #0]
 801028c:	2b02      	cmp	r3, #2
 801028e:	d1f9      	bne.n	8010284 <USBD_Device_Framework_Builder.constprop.0.isra.0+0xc4>
      pDevDesc->bDeviceProtocol = 0x00;
 8010290:	2200      	movs	r2, #0
      pDevDesc->bDeviceClass = 0x02;
 8010292:	7123      	strb	r3, [r4, #4]
      pDevDesc->bDeviceSubClass = 0x02;
 8010294:	7163      	strb	r3, [r4, #5]
      pDevDesc->bDeviceProtocol = 0x00;
 8010296:	71a2      	strb	r2, [r4, #6]
}
 8010298:	b00b      	add	sp, #44	; 0x2c
 801029a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      (pdev->tclasslist[pdev->classId].Active == 0U))
 801029e:	fb09 0c03 	mla	ip, r9, r3, r0
  if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 80102a2:	f8dc 1018 	ldr.w	r1, [ip, #24]
 80102a6:	b121      	cbz	r1, 80102b2 <USBD_Device_Framework_Builder.constprop.0.isra.0+0xf2>
      pdev->classId ++;
 80102a8:	3301      	adds	r3, #1
      pdev->NumClasses ++;
 80102aa:	3201      	adds	r2, #1
      pdev->classId ++;
 80102ac:	6043      	str	r3, [r0, #4]
      pdev->NumClasses ++;
 80102ae:	6082      	str	r2, [r0, #8]
 80102b0:	e7dd      	b.n	801026e <USBD_Device_Framework_Builder.constprop.0.isra.0+0xae>
    pdev->tclasslist[pdev->classId].Active = 1U;
 80102b2:	2501      	movs	r5, #1
      (void)USBD_FrameWork_AddClass(pdev,
 80102b4:	f8d0 1120 	ldr.w	r1, [r0, #288]	; 0x120
    pdev->tclasslist[pdev->classId].Active = 1U;
 80102b8:	f8cc 5018 	str.w	r5, [ip, #24]
  pdev->Speed = Speed;
 80102bc:	9d01      	ldr	r5, [sp, #4]
    pdev->tclasslist[pdev->classId].ClassId = pdev->classId;
 80102be:	f8cc 3010 	str.w	r3, [ip, #16]
    pdev->tclasslist[pdev->classId].ClassType = class;
 80102c2:	f88c e00c 	strb.w	lr, [ip, #12]
  pdev->Speed = Speed;
 80102c6:	7005      	strb	r5, [r0, #0]
      (void)USBD_FrameWork_AddClass(pdev,
 80102c8:	1865      	adds	r5, r4, r1
 80102ca:	9502      	str	r5, [sp, #8]
  if (pdev->classId == 0U)
 80102cc:	2b00      	cmp	r3, #0
 80102ce:	f000 8135 	beq.w	801053c <USBD_Device_Framework_Builder.constprop.0.isra.0+0x37c>
  switch (pdev->tclasslist[pdev->classId].ClassType)
 80102d2:	f1be 0f02 	cmp.w	lr, #2
 80102d6:	d1e7      	bne.n	80102a8 <USBD_Device_Framework_Builder.constprop.0.isra.0+0xe8>
  for (uint32_t i = 0U; i < pdev->NumClasses; i++)
 80102d8:	2a00      	cmp	r2, #0
 80102da:	f000 8152 	beq.w	8010582 <USBD_Device_Framework_Builder.constprop.0.isra.0+0x3c2>
 80102de:	2a02      	cmp	r2, #2
    for (uint32_t j = 0U; j < pdev->tclasslist[i].NumIf; j++)
 80102e0:	6a01      	ldr	r1, [r0, #32]
  for (uint32_t i = 0U; i < pdev->NumClasses; i++)
 80102e2:	d101      	bne.n	80102e8 <USBD_Device_Framework_Builder.constprop.0.isra.0+0x128>
      idx++;
 80102e4:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 80102e6:	4411      	add	r1, r2
  return (uint8_t)idx;
 80102e8:	b2ca      	uxtb	r2, r1
      pdev->tclasslist[pdev->classId].Ifs[1] = (uint8_t)(interface + 1U);
 80102ea:	1c51      	adds	r1, r2, #1
 80102ec:	b2c9      	uxtb	r1, r1
      pdev->tclasslist[pdev->classId].NumEps = 3U;  /* EP_IN, EP_OUT, CMD_EP */
 80102ee:	2503      	movs	r5, #3
      pdev->tclasslist[pdev->classId].NumIf = 2U;
 80102f0:	fb09 0303 	mla	r3, r9, r3, r0
      pdev->tclasslist[pdev->classId].Ifs[0] = interface;
 80102f4:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
      pdev->tclasslist[pdev->classId].Ifs[1] = (uint8_t)(interface + 1U);
 80102f8:	f883 105b 	strb.w	r1, [r3, #91]	; 0x5b
      pdev->tclasslist[pdev->classId].NumIf = 2U;
 80102fc:	f8c3 a020 	str.w	sl, [r3, #32]
      pdev->tclasslist[pdev->classId].NumEps = 3U;  /* EP_IN, EP_OUT, CMD_EP */
 8010300:	61dd      	str	r5, [r3, #28]
      if (Speed == USBD_HIGH_SPEED)
 8010302:	9b01      	ldr	r3, [sp, #4]
 8010304:	2b01      	cmp	r3, #1
 8010306:	f000 8132 	beq.w	801056e <USBD_Device_Framework_Builder.constprop.0.isra.0+0x3ae>
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPOUT_ADDR,
 801030a:	2101      	movs	r1, #1
 801030c:	2340      	movs	r3, #64	; 0x40
 801030e:	2202      	movs	r2, #2
 8010310:	9003      	str	r0, [sp, #12]
 8010312:	f7ff ff2d 	bl	8010170 <USBD_FrameWork_AssignEp>
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPIN_ADDR,
 8010316:	2182      	movs	r1, #130	; 0x82
 8010318:	9803      	ldr	r0, [sp, #12]
 801031a:	f7ff ff29 	bl	8010170 <USBD_FrameWork_AssignEp>
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPINCMD_ADDR,
 801031e:	462a      	mov	r2, r5
 8010320:	2308      	movs	r3, #8
 8010322:	2181      	movs	r1, #129	; 0x81
 8010324:	9803      	ldr	r0, [sp, #12]
 8010326:	f7ff ff23 	bl	8010170 <USBD_FrameWork_AssignEp>
  static USBD_IadDescTypedef              *pIadDesc;
#endif /* USBD_COMPOSITE_USE_IAD == 1 */

#if USBD_COMPOSITE_USE_IAD == 1
  pIadDesc = ((USBD_IadDescTypedef *)(pConf + *Sze));
  pIadDesc->bLength = (uint8_t)sizeof(USBD_IadDescTypedef);
 801032a:	2208      	movs	r2, #8
  pIadDesc->bDescriptorType = USB_DESC_TYPE_IAD; /* IAD descriptor */
 801032c:	230b      	movs	r3, #11
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPINCMD_ADDR,
 801032e:	9803      	ldr	r0, [sp, #12]
  pIadDesc->bLength = (uint8_t)sizeof(USBD_IadDescTypedef);
 8010330:	9902      	ldr	r1, [sp, #8]
  pIadDesc = ((USBD_IadDescTypedef *)(pConf + *Sze));
 8010332:	f8d0 c124 	ldr.w	ip, [r0, #292]	; 0x124
  pIadDesc->bFirstInterface = pdev->tclasslist[pdev->classId].Ifs[0];
  pIadDesc->bInterfaceCount = 2U;    /* 2 interfaces */
  pIadDesc->bFunctionClass = 0x02U;
  pIadDesc->bFunctionSubClass = 0x02U;
  pIadDesc->bFunctionProtocol = 0x01U;
  pIadDesc->iFunction = 0; /* String Index */
 8010336:	f04f 0e00 	mov.w	lr, #0
  pIadDesc->bLength = (uint8_t)sizeof(USBD_IadDescTypedef);
 801033a:	f801 200c 	strb.w	r2, [r1, ip]
  pIadDesc = ((USBD_IadDescTypedef *)(pConf + *Sze));
 801033e:	460a      	mov	r2, r1
 8010340:	eb01 050c 	add.w	r5, r1, ip
  pIadDesc->bDescriptorType = USB_DESC_TYPE_IAD; /* IAD descriptor */
 8010344:	706b      	strb	r3, [r5, #1]
  pIadDesc->bFirstInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 8010346:	6843      	ldr	r3, [r0, #4]
  *Sze += (uint32_t)sizeof(USBD_IadDescTypedef);
 8010348:	f10c 0108 	add.w	r1, ip, #8
  pIadDesc->bFirstInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 801034c:	fb09 0b03 	mla	fp, r9, r3, r0
  *Sze += (uint32_t)sizeof(USBD_IadDescTypedef);
 8010350:	9105      	str	r1, [sp, #20]
#endif /* USBD_COMPOSITE_USE_IAD == 1 */

  /* Control Interface Descriptor */
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[0], 0U, 1U, 0x02,
 8010352:	f10c 0111 	add.w	r1, ip, #17
 8010356:	9106      	str	r1, [sp, #24]
 8010358:	9905      	ldr	r1, [sp, #20]
  pIadDesc->bFirstInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 801035a:	f8cd b00c 	str.w	fp, [sp, #12]
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[0], 0U, 1U, 0x02,
 801035e:	188a      	adds	r2, r1, r2
  pIadDesc->bFirstInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 8010360:	9903      	ldr	r1, [sp, #12]
  /* Header Functional Descriptor*/
  pHeadDesc->bLength = 0x05U;
  pHeadDesc->bDescriptorType = 0x24U;
  pHeadDesc->bDescriptorSubtype = 0x00U;
  pHeadDesc->bcdCDC = 0x0110;
  *Sze += (uint32_t)sizeof(USBD_CDCHeaderFuncDescTypedef);
 8010362:	f10c 0b16 	add.w	fp, ip, #22
 8010366:	f8cd b01c 	str.w	fp, [sp, #28]
  pIadDesc->bFirstInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 801036a:	f891 b05a 	ldrb.w	fp, [r1, #90]	; 0x5a
  pIadDesc->bInterfaceCount = 2U;    /* 2 interfaces */
 801036e:	f885 a003 	strb.w	sl, [r5, #3]
  pIadDesc->bFirstInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 8010372:	f885 b002 	strb.w	fp, [r5, #2]
 8010376:	f8cd b010 	str.w	fp, [sp, #16]
  pIadDesc->bFunctionProtocol = 0x01U;
 801037a:	f04f 0b01 	mov.w	fp, #1
 801037e:	f885 b006 	strb.w	fp, [r5, #6]
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[0], 0U, 1U, 0x02,
 8010382:	f04f 0b09 	mov.w	fp, #9
  pIadDesc->bFunctionClass = 0x02U;
 8010386:	f885 a004 	strb.w	sl, [r5, #4]
  pIadDesc->bFunctionSubClass = 0x02U;
 801038a:	f885 a005 	strb.w	sl, [r5, #5]
  pIadDesc->iFunction = 0; /* String Index */
 801038e:	f885 e007 	strb.w	lr, [r5, #7]
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[0], 0U, 1U, 0x02,
 8010392:	9905      	ldr	r1, [sp, #20]
 8010394:	9d02      	ldr	r5, [sp, #8]
 8010396:	f801 b005 	strb.w	fp, [r1, r5]
 801039a:	f04f 0104 	mov.w	r1, #4
 801039e:	f04f 0b01 	mov.w	fp, #1
 80103a2:	7051      	strb	r1, [r2, #1]
 80103a4:	9904      	ldr	r1, [sp, #16]
 80103a6:	f882 b004 	strb.w	fp, [r2, #4]
 80103aa:	f882 b007 	strb.w	fp, [r2, #7]
 80103ae:	7091      	strb	r1, [r2, #2]
 80103b0:	f882 e003 	strb.w	lr, [r2, #3]
 80103b4:	f882 a005 	strb.w	sl, [r2, #5]
 80103b8:	f882 a006 	strb.w	sl, [r2, #6]
 80103bc:	f882 e008 	strb.w	lr, [r2, #8]
  pHeadDesc->bLength = 0x05U;
 80103c0:	f04f 0205 	mov.w	r2, #5
 80103c4:	9906      	ldr	r1, [sp, #24]
  pHeadDesc->bcdCDC = 0x0110;
 80103c6:	f04f 0b10 	mov.w	fp, #16
  pHeadDesc->bLength = 0x05U;
 80103ca:	554a      	strb	r2, [r1, r5]
  pHeadDesc->bDescriptorType = 0x24U;
 80103cc:	f04f 0224 	mov.w	r2, #36	; 0x24
  pHeadDesc = ((USBD_CDCHeaderFuncDescTypedef *)((uint32_t)pConf + *Sze));
 80103d0:	4429      	add	r1, r5
  pHeadDesc->bcdCDC = 0x0110;
 80103d2:	f881 b003 	strb.w	fp, [r1, #3]
  pHeadDesc->bDescriptorType = 0x24U;
 80103d6:	704a      	strb	r2, [r1, #1]
 80103d8:	4693      	mov	fp, r2
  pHeadDesc->bcdCDC = 0x0110;
 80103da:	f04f 0201 	mov.w	r2, #1
  pHeadDesc->bDescriptorSubtype = 0x00U;
 80103de:	f881 e002 	strb.w	lr, [r1, #2]
  pHeadDesc->bcdCDC = 0x0110;
 80103e2:	710a      	strb	r2, [r1, #4]

  /* Call Management Functional Descriptor*/
  pCallMgmDesc = ((USBD_CDCCallMgmFuncDescTypedef *)((uint32_t)pConf + *Sze));
  pCallMgmDesc->bLength = 0x05U;
 80103e4:	f04f 0105 	mov.w	r1, #5
 80103e8:	9a07      	ldr	r2, [sp, #28]
 80103ea:	5551      	strb	r1, [r2, r5]
  pCallMgmDesc->bDescriptorType = 0x24U;
  pCallMgmDesc->bDescriptorSubtype = 0x01U;
 80103ec:	f04f 0101 	mov.w	r1, #1
  pCallMgmDesc = ((USBD_CDCCallMgmFuncDescTypedef *)((uint32_t)pConf + *Sze));
 80103f0:	442a      	add	r2, r5
  pCallMgmDesc->bDescriptorSubtype = 0x01U;
 80103f2:	7091      	strb	r1, [r2, #2]
  pCallMgmDesc->bmCapabilities = 0x00U;
  pCallMgmDesc->bDataInterface = pdev->tclasslist[pdev->classId].Ifs[1];
 80103f4:	9903      	ldr	r1, [sp, #12]
  pCallMgmDesc->bDescriptorType = 0x24U;
 80103f6:	f882 b001 	strb.w	fp, [r2, #1]
  pCallMgmDesc->bmCapabilities = 0x00U;
 80103fa:	f882 e003 	strb.w	lr, [r2, #3]
  pCallMgmDesc->bDataInterface = pdev->tclasslist[pdev->classId].Ifs[1];
 80103fe:	f891 b05b 	ldrb.w	fp, [r1, #91]	; 0x5b
  *Sze += (uint32_t)sizeof(USBD_CDCCallMgmFuncDescTypedef);

  /* ACM Functional Descriptor*/
  pACMDesc = ((USBD_CDCACMFuncDescTypedef *)((uint32_t)pConf + *Sze));
  pACMDesc->bLength = 0x04U;
 8010402:	f04f 0104 	mov.w	r1, #4
  pCallMgmDesc->bDataInterface = pdev->tclasslist[pdev->classId].Ifs[1];
 8010406:	f882 b004 	strb.w	fp, [r2, #4]
  *Sze += (uint32_t)sizeof(USBD_CDCCallMgmFuncDescTypedef);
 801040a:	f10c 021b 	add.w	r2, ip, #27
  pACMDesc->bLength = 0x04U;
 801040e:	5551      	strb	r1, [r2, r5]
  pACMDesc->bDescriptorType = 0x24U;
 8010410:	f04f 0124 	mov.w	r1, #36	; 0x24
  pACMDesc = ((USBD_CDCACMFuncDescTypedef *)((uint32_t)pConf + *Sze));
 8010414:	442a      	add	r2, r5
  pACMDesc->bDescriptorType = 0x24U;
 8010416:	7051      	strb	r1, [r2, #1]
  pCallMgmDesc->bDataInterface = pdev->tclasslist[pdev->classId].Ifs[1];
 8010418:	f8cd b014 	str.w	fp, [sp, #20]
  pACMDesc->bDescriptorType = 0x24U;
 801041c:	468b      	mov	fp, r1
  pACMDesc->bmCapabilities = 0x02;
  *Sze += (uint32_t)sizeof(USBD_CDCACMFuncDescTypedef);

  /* Union Functional Descriptor*/
  pUnionDesc = ((USBD_CDCUnionFuncDescTypedef *)((uint32_t)pConf + *Sze));
  pUnionDesc->bLength = 0x05U;
 801041e:	f04f 0105 	mov.w	r1, #5
  pACMDesc->bDescriptorSubtype = 0x02U;
 8010422:	f882 a002 	strb.w	sl, [r2, #2]
  pACMDesc->bmCapabilities = 0x02;
 8010426:	f882 a003 	strb.w	sl, [r2, #3]
  *Sze += (uint32_t)sizeof(USBD_CDCACMFuncDescTypedef);
 801042a:	f10c 021f 	add.w	r2, ip, #31
  pUnionDesc->bLength = 0x05U;
 801042e:	5551      	strb	r1, [r2, r5]
  pUnionDesc = ((USBD_CDCUnionFuncDescTypedef *)((uint32_t)pConf + *Sze));
 8010430:	442a      	add	r2, r5
  pUnionDesc->bDescriptorType = 0x24U;
 8010432:	f882 b001 	strb.w	fp, [r2, #1]
  pUnionDesc->bDescriptorSubtype = 0x06U;
 8010436:	f04f 0b06 	mov.w	fp, #6
  pUnionDesc->bMasterInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 801043a:	9904      	ldr	r1, [sp, #16]
  pUnionDesc->bDescriptorSubtype = 0x06U;
 801043c:	f882 b002 	strb.w	fp, [r2, #2]
  pUnionDesc->bMasterInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 8010440:	70d1      	strb	r1, [r2, #3]
  pUnionDesc->bSlaveInterface = pdev->tclasslist[pdev->classId].Ifs[1];
 8010442:	9905      	ldr	r1, [sp, #20]
  *Sze += (uint32_t)sizeof(USBD_CDCUnionFuncDescTypedef);

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[2].add, \
 8010444:	f04f 0b03 	mov.w	fp, #3
  pUnionDesc->bSlaveInterface = pdev->tclasslist[pdev->classId].Ifs[1];
 8010448:	7111      	strb	r1, [r2, #4]
  __USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[2].add, \
 801044a:	f04f 0207 	mov.w	r2, #7
  *Sze += (uint32_t)sizeof(USBD_CDCUnionFuncDescTypedef);
 801044e:	f10c 0124 	add.w	r1, ip, #36	; 0x24
  __USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[2].add, \
 8010452:	554a      	strb	r2, [r1, r5]
 8010454:	f04f 0205 	mov.w	r2, #5
 8010458:	4429      	add	r1, r5
 801045a:	704a      	strb	r2, [r1, #1]
 801045c:	9a03      	ldr	r2, [sp, #12]
 801045e:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 8010462:	f881 b003 	strb.w	fp, [r1, #3]
 8010466:	708a      	strb	r2, [r1, #2]
 8010468:	9a03      	ldr	r2, [sp, #12]
                          (uint16_t)pdev->tclasslist[pdev->classId].Eps[2].size,
                          USBD_CDCACM_EPINCMD_HS_BINTERVAL,
                          USBD_CDCACM_EPINCMD_FS_BINTERVAL);

  /* Data Interface Descriptor */
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[1], 0U, 2U, 0x0A,
 801046a:	f10c 0b34 	add.w	fp, ip, #52	; 0x34
  __USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[2].add, \
 801046e:	8e52      	ldrh	r2, [r2, #50]	; 0x32
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[1], 0U, 2U, 0x0A,
 8010470:	f8cd b010 	str.w	fp, [sp, #16]
  __USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[2].add, \
 8010474:	f10c 0b2b 	add.w	fp, ip, #43	; 0x2b
 8010478:	808a      	strh	r2, [r1, #4]
 801047a:	465a      	mov	r2, fp
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[1], 0U, 2U, 0x0A,
 801047c:	442a      	add	r2, r5
 801047e:	9208      	str	r2, [sp, #32]
                          0U, 0U, 0U);

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[0].add), \
 8010480:	9a04      	ldr	r2, [sp, #16]
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[1], 0U, 2U, 0x0A,
 8010482:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[0].add), \
 8010486:	4415      	add	r5, r2
  __USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[2].add, \
 8010488:	f890 b000 	ldrb.w	fp, [r0]
 801048c:	f04f 0205 	mov.w	r2, #5
 8010490:	f8cd b01c 	str.w	fp, [sp, #28]
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[1], 0U, 2U, 0x0A,
 8010494:	f04f 0b09 	mov.w	fp, #9
 8010498:	718a      	strb	r2, [r1, #6]
 801049a:	9902      	ldr	r1, [sp, #8]
 801049c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[0].add), \
 801049e:	9506      	str	r5, [sp, #24]
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[1], 0U, 2U, 0x0A,
 80104a0:	f802 b001 	strb.w	fp, [r2, r1]
 80104a4:	f04f 0504 	mov.w	r5, #4
 80104a8:	f04f 0b0a 	mov.w	fp, #10
 80104ac:	9a08      	ldr	r2, [sp, #32]
 80104ae:	7055      	strb	r5, [r2, #1]
 80104b0:	f882 b005 	strb.w	fp, [r2, #5]
 80104b4:	9d05      	ldr	r5, [sp, #20]
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[0].add), \
 80104b6:	f04f 0b07 	mov.w	fp, #7
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[1], 0U, 2U, 0x0A,
 80104ba:	7095      	strb	r5, [r2, #2]
 80104bc:	f882 e003 	strb.w	lr, [r2, #3]
 80104c0:	f882 a004 	strb.w	sl, [r2, #4]
 80104c4:	f882 e006 	strb.w	lr, [r2, #6]
 80104c8:	f882 e007 	strb.w	lr, [r2, #7]
 80104cc:	f882 e008 	strb.w	lr, [r2, #8]
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[0].add), \
 80104d0:	f04f 0205 	mov.w	r2, #5
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[1], 0U, 2U, 0x0A,
 80104d4:	9d04      	ldr	r5, [sp, #16]
 80104d6:	f8c0 5124 	str.w	r5, [r0, #292]	; 0x124
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[0].add), \
 80104da:	f801 b005 	strb.w	fp, [r1, r5]
 80104de:	9d06      	ldr	r5, [sp, #24]
 80104e0:	9903      	ldr	r1, [sp, #12]
 80104e2:	706a      	strb	r2, [r5, #1]
 80104e4:	f891 2024 	ldrb.w	r2, [r1, #36]	; 0x24
 80104e8:	70aa      	strb	r2, [r5, #2]
 80104ea:	f885 a003 	strb.w	sl, [r5, #3]
 80104ee:	8cca      	ldrh	r2, [r1, #38]	; 0x26
                          (USBD_EP_TYPE_BULK),
                          (uint16_t)(pdev->tclasslist[pdev->classId].Eps[0].size),
                          (0x00U), (0x00U));

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[1].add), \
 80104f0:	9902      	ldr	r1, [sp, #8]
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[0].add), \
 80104f2:	80aa      	strh	r2, [r5, #4]
 80104f4:	e9dd 2506 	ldrd	r2, r5, [sp, #24]
 80104f8:	2d01      	cmp	r5, #1
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[1].add), \
 80104fa:	bf0c      	ite	eq
 80104fc:	465d      	moveq	r5, fp
 80104fe:	2507      	movne	r5, #7
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[0].add), \
 8010500:	f882 e006 	strb.w	lr, [r2, #6]
 8010504:	f10c 023b 	add.w	r2, ip, #59	; 0x3b
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[1].add), \
 8010508:	5455      	strb	r5, [r2, r1]
 801050a:	440a      	add	r2, r1
 801050c:	f04f 0105 	mov.w	r1, #5
 8010510:	7051      	strb	r1, [r2, #1]
 8010512:	9d03      	ldr	r5, [sp, #12]
 8010514:	f895 102a 	ldrb.w	r1, [r5, #42]	; 0x2a
 8010518:	f882 a003 	strb.w	sl, [r2, #3]
 801051c:	7091      	strb	r1, [r2, #2]
 801051e:	8da9      	ldrh	r1, [r5, #44]	; 0x2c
 8010520:	f882 e006 	strb.w	lr, [r2, #6]
 8010524:	8091      	strh	r1, [r2, #4]
                          (uint16_t)(pdev->tclasslist[pdev->classId].Eps[1].size),
                          (0x00U), (0x00U));

  /* Update Config Descriptor and IAD descriptor */
  ((USBD_ConfigDescTypedef *)pConf)->bNumInterfaces += 2U;
  ((USBD_ConfigDescTypedef *)pConf)->wDescriptorLength = *Sze;
 8010526:	9902      	ldr	r1, [sp, #8]
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[1].add), \
 8010528:	f10c 0242 	add.w	r2, ip, #66	; 0x42
 801052c:	f8c0 2124 	str.w	r2, [r0, #292]	; 0x124
  ((USBD_ConfigDescTypedef *)pConf)->wDescriptorLength = *Sze;
 8010530:	804a      	strh	r2, [r1, #2]
  ((USBD_ConfigDescTypedef *)pConf)->bNumInterfaces += 2U;
 8010532:	790a      	ldrb	r2, [r1, #4]
 8010534:	3202      	adds	r2, #2
 8010536:	710a      	strb	r2, [r1, #4]
      pdev->NumClasses ++;
 8010538:	6882      	ldr	r2, [r0, #8]
}
 801053a:	e6b5      	b.n	80102a8 <USBD_Device_Framework_Builder.constprop.0.isra.0+0xe8>
  ptr->bLength = (uint8_t)sizeof(USBD_ConfigDescTypedef);
 801053c:	f04f 0c09 	mov.w	ip, #9
 8010540:	f804 c001 	strb.w	ip, [r4, r1]
  ptr->bDescriptorType = USB_DESC_TYPE_CONFIGURATION;
 8010544:	4629      	mov	r1, r5
 8010546:	f885 a001 	strb.w	sl, [r5, #1]
  ptr->bNumInterfaces = 0U;
 801054a:	712b      	strb	r3, [r5, #4]
  ptr->bConfigurationValue = 1U;
 801054c:	f04f 0501 	mov.w	r5, #1
  ptr->iConfiguration = USBD_CONFIG_STR_DESC_IDX;
 8010550:	718b      	strb	r3, [r1, #6]
  ptr->bConfigurationValue = 1U;
 8010552:	714d      	strb	r5, [r1, #5]
  ptr->wDescriptorLength = 0U;
 8010554:	708b      	strb	r3, [r1, #2]
 8010556:	70cb      	strb	r3, [r1, #3]
 8010558:	460d      	mov	r5, r1
  ptr->bmAttributes = USBD_CONFIG_BMATTRIBUTES;
 801055a:	21c0      	movs	r1, #192	; 0xc0
 801055c:	71e9      	strb	r1, [r5, #7]
  ptr->bMaxPower = USBD_CONFIG_MAXPOWER;
 801055e:	2119      	movs	r1, #25
 8010560:	7229      	strb	r1, [r5, #8]
  *pSze += sizeof(USBD_ConfigDescTypedef);
 8010562:	f8d0 1124 	ldr.w	r1, [r0, #292]	; 0x124
 8010566:	4461      	add	r1, ip
 8010568:	f8c0 1124 	str.w	r1, [r0, #292]	; 0x124
}
 801056c:	e6b1      	b.n	80102d2 <USBD_Device_Framework_Builder.constprop.0.isra.0+0x112>
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPOUT_ADDR,
 801056e:	9901      	ldr	r1, [sp, #4]
 8010570:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010574:	2202      	movs	r2, #2
 8010576:	9003      	str	r0, [sp, #12]
 8010578:	f7ff fdfa 	bl	8010170 <USBD_FrameWork_AssignEp>
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPIN_ADDR,
 801057c:	2182      	movs	r1, #130	; 0x82
 801057e:	9803      	ldr	r0, [sp, #12]
 8010580:	e6cb      	b.n	801031a <USBD_Device_Framework_Builder.constprop.0.isra.0+0x15a>
  for (uint32_t i = 0U; i < pdev->NumClasses; i++)
 8010582:	2101      	movs	r1, #1
 8010584:	e6b3      	b.n	80102ee <USBD_Device_Framework_Builder.constprop.0.isra.0+0x12e>
 8010586:	bf00      	nop
 8010588:	2000020c 	.word	0x2000020c
 801058c:	2000b404 	.word	0x2000b404

08010590 <USBD_Get_Device_Framework_Speed>:
{
 8010590:	b538      	push	{r3, r4, r5, lr}
  if (USBD_FULL_SPEED == Speed)
 8010592:	4602      	mov	r2, r0
{
 8010594:	460c      	mov	r4, r1
  if (USBD_FULL_SPEED == Speed)
 8010596:	b950      	cbnz	r0, 80105ae <USBD_Get_Device_Framework_Speed+0x1e>
    USBD_Device_Framework_Builder(&USBD_Device_FS, pDevFrameWorkDesc_FS,
 8010598:	4d0a      	ldr	r5, [pc, #40]	; (80105c4 <USBD_Get_Device_Framework_Speed+0x34>)
 801059a:	490b      	ldr	r1, [pc, #44]	; (80105c8 <USBD_Get_Device_Framework_Speed+0x38>)
 801059c:	4628      	mov	r0, r5
 801059e:	f7ff fe0f 	bl	80101c0 <USBD_Device_Framework_Builder.constprop.0.isra.0>
    *Length = (ULONG)(USBD_Device_FS.CurrDevDescSz + USBD_Device_FS.CurrConfDescSz);
 80105a2:	e9d5 3248 	ldrd	r3, r2, [r5, #288]	; 0x120
 80105a6:	4413      	add	r3, r2
    pFrameWork = pDevFrameWorkDesc_FS;
 80105a8:	4807      	ldr	r0, [pc, #28]	; (80105c8 <USBD_Get_Device_Framework_Speed+0x38>)
    *Length = (ULONG)(USBD_Device_FS.CurrDevDescSz + USBD_Device_FS.CurrConfDescSz);
 80105aa:	6023      	str	r3, [r4, #0]
}
 80105ac:	bd38      	pop	{r3, r4, r5, pc}
    USBD_Device_Framework_Builder(&USBD_Device_HS, pDevFrameWorkDesc_HS,
 80105ae:	4d07      	ldr	r5, [pc, #28]	; (80105cc <USBD_Get_Device_Framework_Speed+0x3c>)
 80105b0:	4907      	ldr	r1, [pc, #28]	; (80105d0 <USBD_Get_Device_Framework_Speed+0x40>)
 80105b2:	4628      	mov	r0, r5
 80105b4:	f7ff fe04 	bl	80101c0 <USBD_Device_Framework_Builder.constprop.0.isra.0>
    *Length = (ULONG)(USBD_Device_HS.CurrDevDescSz + USBD_Device_HS.CurrConfDescSz);
 80105b8:	e9d5 3248 	ldrd	r3, r2, [r5, #288]	; 0x120
 80105bc:	4413      	add	r3, r2
    pFrameWork = pDevFrameWorkDesc_HS;
 80105be:	4804      	ldr	r0, [pc, #16]	; (80105d0 <USBD_Get_Device_Framework_Speed+0x40>)
    *Length = (ULONG)(USBD_Device_HS.CurrDevDescSz + USBD_Device_HS.CurrConfDescSz);
 80105c0:	6023      	str	r3, [r4, #0]
}
 80105c2:	bd38      	pop	{r3, r4, r5, pc}
 80105c4:	2000b0b0 	.word	0x2000b0b0
 80105c8:	2000af20 	.word	0x2000af20
 80105cc:	2000b1d8 	.word	0x2000b1d8
 80105d0:	2000afe8 	.word	0x2000afe8

080105d4 <USBD_Get_String_Framework>:
{
 80105d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 80105d6:	f240 4409 	movw	r4, #1033	; 0x409
  USBD_string_framework[count++] = USBD_IDX_MFC_STR;
 80105da:	2301      	movs	r3, #1
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 80105dc:	4d43      	ldr	r5, [pc, #268]	; (80106ec <USBD_Get_String_Framework+0x118>)
 80105de:	4944      	ldr	r1, [pc, #272]	; (80106f0 <USBD_Get_String_Framework+0x11c>)
 80105e0:	802c      	strh	r4, [r5, #0]
  USBD_string_framework[count++] = USBD_IDX_MFC_STR;
 80105e2:	460a      	mov	r2, r1
{
 80105e4:	4604      	mov	r4, r0
  uint8_t  len = 0U;
 80105e6:	f04f 0c00 	mov.w	ip, #0
  USBD_string_framework[count++] = USBD_IDX_MFC_STR;
 80105ea:	2054      	movs	r0, #84	; 0x54
 80105ec:	70ab      	strb	r3, [r5, #2]
  while (*pbuff != (uint8_t)'\0')
 80105ee:	e002      	b.n	80105f6 <USBD_Get_String_Framework+0x22>
    len++;
 80105f0:	469c      	mov	ip, r3
  while (*pbuff != (uint8_t)'\0')
 80105f2:	f812 0f01 	ldrb.w	r0, [r2, #1]!
    len++;
 80105f6:	f10c 0301 	add.w	r3, ip, #1
 80105fa:	b2db      	uxtb	r3, r3
  while (*pbuff != (uint8_t)'\0')
 80105fc:	2800      	cmp	r0, #0
 80105fe:	d1f7      	bne.n	80105f0 <USBD_Get_String_Framework+0x1c>
  unicode[idx++] = *(uint8_t *)len;
 8010600:	70eb      	strb	r3, [r5, #3]
  while (*pdesc != (uint8_t)'\0')
 8010602:	2053      	movs	r0, #83	; 0x53
  unicode[idx++] = *(uint8_t *)len;
 8010604:	2354      	movs	r3, #84	; 0x54
 8010606:	2201      	movs	r2, #1
 8010608:	e002      	b.n	8010610 <USBD_Get_String_Framework+0x3c>
  while (*pdesc != (uint8_t)'\0')
 801060a:	4618      	mov	r0, r3
 801060c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
    unicode[idx++] = *pdesc;
 8010610:	eb05 0e02 	add.w	lr, r5, r2
 8010614:	1c56      	adds	r6, r2, #1
 8010616:	b2f2      	uxtb	r2, r6
 8010618:	f88e 0003 	strb.w	r0, [lr, #3]
  while (*pdesc != (uint8_t)'\0')
 801061c:	2b00      	cmp	r3, #0
 801061e:	d1f4      	bne.n	801060a <USBD_Get_String_Framework+0x36>
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 8010620:	2109      	movs	r1, #9
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 8010622:	f04f 0e04 	mov.w	lr, #4
  USBD_string_framework[count++] = USBD_IDX_PRODUCT_STR;
 8010626:	2702      	movs	r7, #2
  count += len + 1;
 8010628:	f10c 0205 	add.w	r2, ip, #5
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801062c:	b2d2      	uxtb	r2, r2
 801062e:	54a9      	strb	r1, [r5, r2]
 8010630:	f10c 0206 	add.w	r2, ip, #6
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 8010634:	b2d2      	uxtb	r2, r2
 8010636:	f805 e002 	strb.w	lr, [r5, r2]
  USBD_string_framework[count++] = USBD_IDX_PRODUCT_STR;
 801063a:	4e2e      	ldr	r6, [pc, #184]	; (80106f4 <USBD_Get_String_Framework+0x120>)
 801063c:	f10c 0e08 	add.w	lr, ip, #8
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 8010640:	f10c 0207 	add.w	r2, ip, #7
  USBD_string_framework[count++] = USBD_IDX_PRODUCT_STR;
 8010644:	fa5f fe8e 	uxtb.w	lr, lr
 8010648:	b2d2      	uxtb	r2, r2
 801064a:	54af      	strb	r7, [r5, r2]
  USBD_Desc_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_string_framework + count, &len);
 801064c:	4630      	mov	r0, r6
 801064e:	2154      	movs	r1, #84	; 0x54
 8010650:	eb05 070e 	add.w	r7, r5, lr
  while (*pbuff != (uint8_t)'\0')
 8010654:	e001      	b.n	801065a <USBD_Get_String_Framework+0x86>
 8010656:	f810 1f01 	ldrb.w	r1, [r0, #1]!
    len++;
 801065a:	3301      	adds	r3, #1
 801065c:	b2db      	uxtb	r3, r3
  while (*pbuff != (uint8_t)'\0')
 801065e:	2900      	cmp	r1, #0
 8010660:	d1f9      	bne.n	8010656 <USBD_Get_String_Framework+0x82>
  unicode[idx++] = *(uint8_t *)len;
 8010662:	2254      	movs	r2, #84	; 0x54
  while (*pdesc != (uint8_t)'\0')
 8010664:	2053      	movs	r0, #83	; 0x53
  unicode[idx++] = *(uint8_t *)len;
 8010666:	2101      	movs	r1, #1
 8010668:	f805 300e 	strb.w	r3, [r5, lr]
  while (*pdesc != (uint8_t)'\0')
 801066c:	e002      	b.n	8010674 <USBD_Get_String_Framework+0xa0>
 801066e:	4610      	mov	r0, r2
 8010670:	f816 2f01 	ldrb.w	r2, [r6, #1]!
    unicode[idx++] = *pdesc;
 8010674:	f101 0c01 	add.w	ip, r1, #1
 8010678:	5478      	strb	r0, [r7, r1]
 801067a:	fa5f f18c 	uxtb.w	r1, ip
  while (*pdesc != (uint8_t)'\0')
 801067e:	2a00      	cmp	r2, #0
 8010680:	d1f5      	bne.n	801066e <USBD_Get_String_Framework+0x9a>
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 8010682:	2609      	movs	r6, #9
  USBD_string_framework[count++] = USBD_IDX_SERIAL_STR;
 8010684:	f04f 0c03 	mov.w	ip, #3
  count += len + 1;
 8010688:	4473      	add	r3, lr
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 801068a:	f04f 0e04 	mov.w	lr, #4
  count += len + 1;
 801068e:	b2db      	uxtb	r3, r3
 8010690:	1c58      	adds	r0, r3, #1
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 8010692:	b2c0      	uxtb	r0, r0
 8010694:	542e      	strb	r6, [r5, r0]
 8010696:	1c9e      	adds	r6, r3, #2
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 8010698:	b2f6      	uxtb	r6, r6
 801069a:	f805 e006 	strb.w	lr, [r5, r6]
  USBD_string_framework[count++] = USBD_IDX_SERIAL_STR;
 801069e:	4916      	ldr	r1, [pc, #88]	; (80106f8 <USBD_Get_String_Framework+0x124>)
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 80106a0:	eb03 060c 	add.w	r6, r3, ip
  USBD_string_framework[count++] = USBD_IDX_SERIAL_STR;
 80106a4:	4473      	add	r3, lr
 80106a6:	b2f6      	uxtb	r6, r6
  USBD_Desc_GetString((uint8_t *)USBD_SERIAL_NUMBER, USBD_string_framework + count, &len);
 80106a8:	b2db      	uxtb	r3, r3
  USBD_string_framework[count++] = USBD_IDX_SERIAL_STR;
 80106aa:	f805 c006 	strb.w	ip, [r5, r6]
  USBD_Desc_GetString((uint8_t *)USBD_SERIAL_NUMBER, USBD_string_framework + count, &len);
 80106ae:	460f      	mov	r7, r1
 80106b0:	2044      	movs	r0, #68	; 0x44
 80106b2:	18ee      	adds	r6, r5, r3
  while (*pbuff != (uint8_t)'\0')
 80106b4:	e001      	b.n	80106ba <USBD_Get_String_Framework+0xe6>
 80106b6:	f817 0f01 	ldrb.w	r0, [r7, #1]!
    len++;
 80106ba:	3201      	adds	r2, #1
 80106bc:	b2d2      	uxtb	r2, r2
  while (*pbuff != (uint8_t)'\0')
 80106be:	2800      	cmp	r0, #0
 80106c0:	d1f9      	bne.n	80106b6 <USBD_Get_String_Framework+0xe2>
  unicode[idx++] = *(uint8_t *)len;
 80106c2:	54ea      	strb	r2, [r5, r3]
  while (*pdesc != (uint8_t)'\0')
 80106c4:	2043      	movs	r0, #67	; 0x43
  unicode[idx++] = *(uint8_t *)len;
 80106c6:	2244      	movs	r2, #68	; 0x44
 80106c8:	2301      	movs	r3, #1
 80106ca:	e002      	b.n	80106d2 <USBD_Get_String_Framework+0xfe>
  while (*pdesc != (uint8_t)'\0')
 80106cc:	4610      	mov	r0, r2
 80106ce:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    unicode[idx++] = *pdesc;
 80106d2:	1c5d      	adds	r5, r3, #1
 80106d4:	54f0      	strb	r0, [r6, r3]
 80106d6:	b2eb      	uxtb	r3, r5
  while (*pdesc != (uint8_t)'\0')
 80106d8:	2a00      	cmp	r2, #0
 80106da:	d1f7      	bne.n	80106cc <USBD_Get_String_Framework+0xf8>
  *Length = strlen((const char *)USBD_string_framework);
 80106dc:	4803      	ldr	r0, [pc, #12]	; (80106ec <USBD_Get_String_Framework+0x118>)
 80106de:	f002 f8f5 	bl	80128cc <strlen>
 80106e2:	4603      	mov	r3, r0
}
 80106e4:	4801      	ldr	r0, [pc, #4]	; (80106ec <USBD_Get_String_Framework+0x118>)
  *Length = strlen((const char *)USBD_string_framework);
 80106e6:	6023      	str	r3, [r4, #0]
}
 80106e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80106ea:	bf00      	nop
 80106ec:	2000b304 	.word	0x2000b304
 80106f0:	08018d51 	.word	0x08018d51
 80106f4:	08018d65 	.word	0x08018d65
 80106f8:	08018d7d 	.word	0x08018d7d

080106fc <USBD_Get_Language_Id_Framework>:
{
 80106fc:	b538      	push	{r3, r4, r5, lr}
  USBD_language_id_framework[count++] = USBD_LANGID_STRING & 0xFF;
 80106fe:	f240 4309 	movw	r3, #1033	; 0x409
 8010702:	4d05      	ldr	r5, [pc, #20]	; (8010718 <USBD_Get_Language_Id_Framework+0x1c>)
{
 8010704:	4604      	mov	r4, r0
  *Length = strlen((const char *)USBD_language_id_framework);
 8010706:	4628      	mov	r0, r5
  USBD_language_id_framework[count++] = USBD_LANGID_STRING & 0xFF;
 8010708:	802b      	strh	r3, [r5, #0]
  *Length = strlen((const char *)USBD_language_id_framework);
 801070a:	f002 f8df 	bl	80128cc <strlen>
 801070e:	4603      	mov	r3, r0
}
 8010710:	4628      	mov	r0, r5
  *Length = strlen((const char *)USBD_language_id_framework);
 8010712:	6023      	str	r3, [r4, #0]
}
 8010714:	bd38      	pop	{r3, r4, r5, pc}
 8010716:	bf00      	nop
 8010718:	2000b300 	.word	0x2000b300

0801071c <USBD_Get_Interface_Number>:
{
 801071c:	b500      	push	{lr}
  uint8_t itf_num = 0U;
 801071e:	f04f 0e00 	mov.w	lr, #0
 8010722:	4b08      	ldr	r3, [pc, #32]	; (8010744 <USBD_Get_Interface_Number+0x28>)
 8010724:	f503 7c8a 	add.w	ip, r3, #276	; 0x114
    if ((USBD_Device_FS.tclasslist[idx].ClassType == class_type) &&
 8010728:	7b1a      	ldrb	r2, [r3, #12]
 801072a:	4282      	cmp	r2, r0
 801072c:	d104      	bne.n	8010738 <USBD_Get_Interface_Number+0x1c>
 801072e:	7d1a      	ldrb	r2, [r3, #20]
 8010730:	428a      	cmp	r2, r1
      itf_num = USBD_Device_FS.tclasslist[idx].Ifs[0];
 8010732:	bf08      	it	eq
 8010734:	f893 e05a 	ldrbeq.w	lr, [r3, #90]	; 0x5a
  for(idx = 0; idx < USBD_MAX_SUPPORTED_CLASS; idx++)
 8010738:	335c      	adds	r3, #92	; 0x5c
 801073a:	4563      	cmp	r3, ip
 801073c:	d1f4      	bne.n	8010728 <USBD_Get_Interface_Number+0xc>
}
 801073e:	4670      	mov	r0, lr
 8010740:	f85d fb04 	ldr.w	pc, [sp], #4
 8010744:	2000b0b0 	.word	0x2000b0b0

08010748 <USBD_Get_Configuration_Number>:
}
 8010748:	2001      	movs	r0, #1
 801074a:	4770      	bx	lr

0801074c <_ux_device_stack_alternate_setting_get>:
                                
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ALTERNATE_SETTING_GET, interface_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801074c:	4b10      	ldr	r3, [pc, #64]	; (8010790 <_ux_device_stack_alternate_setting_get+0x44>)
{
 801074e:	b430      	push	{r4, r5}
    device =  &_ux_system_slave -> ux_system_slave_device;
 8010750:	681c      	ldr	r4, [r3, #0]

    /* If the device was in the configured state, there may be interfaces
       attached to the configuration.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 8010752:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010754:	2b03      	cmp	r3, #3
 8010756:	d002      	beq.n	801075e <_ux_device_stack_alternate_setting_get+0x12>
        }
    }

    /* Return error completion. */
    return(UX_ERROR);
}
 8010758:	bc30      	pop	{r4, r5}
 801075a:	20ff      	movs	r0, #255	; 0xff
 801075c:	4770      	bx	lr
        interface_ptr =  device -> ux_slave_device_first_interface;
 801075e:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
        while (interface_ptr != UX_NULL)
 8010762:	b91b      	cbnz	r3, 801076c <_ux_device_stack_alternate_setting_get+0x20>
 8010764:	e7f8      	b.n	8010758 <_ux_device_stack_alternate_setting_get+0xc>
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 8010766:	699b      	ldr	r3, [r3, #24]
        while (interface_ptr != UX_NULL)
 8010768:	2b00      	cmp	r3, #0
 801076a:	d0f5      	beq.n	8010758 <_ux_device_stack_alternate_setting_get+0xc>
            if (interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
 801076c:	7b9a      	ldrb	r2, [r3, #14]
 801076e:	4282      	cmp	r2, r0
 8010770:	d1f9      	bne.n	8010766 <_ux_device_stack_alternate_setting_get+0x1a>
                transfer_request -> ux_slave_transfer_request_requested_length =  1;
 8010772:	2201      	movs	r2, #1
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8010774:	2503      	movs	r5, #3
                            (UCHAR) interface_ptr -> ux_slave_interface_descriptor.bAlternateSetting;
 8010776:	7bd9      	ldrb	r1, [r3, #15]
                *transfer_request -> ux_slave_transfer_request_data_pointer =
 8010778:	6ea3      	ldr	r3, [r4, #104]	; 0x68
                status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 801077a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
                *transfer_request -> ux_slave_transfer_request_data_pointer =
 801077e:	7019      	strb	r1, [r3, #0]
                transfer_request -> ux_slave_transfer_request_requested_length =  1;
 8010780:	6722      	str	r2, [r4, #112]	; 0x70
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8010782:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
                status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 8010786:	4611      	mov	r1, r2
}
 8010788:	bc30      	pop	{r4, r5}
                status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 801078a:	f000 bfdf 	b.w	801174c <_ux_device_stack_transfer_request>
 801078e:	bf00      	nop
 8010790:	2000b408 	.word	0x2000b408

08010794 <_ux_device_stack_alternate_setting_set>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_alternate_setting_set(ULONG interface_value, ULONG alternate_setting_value)
{
 8010794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ALTERNATE_SETTING_SET, interface_value, alternate_setting_value, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device. */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8010798:	f8df 8218 	ldr.w	r8, [pc, #536]	; 80109b4 <_ux_device_stack_alternate_setting_set+0x220>
{
 801079c:	b095      	sub	sp, #84	; 0x54
    device =  &_ux_system_slave -> ux_system_slave_device;
 801079e:	f8d8 6000 	ldr.w	r6, [r8]

    /* Protocol error must be reported when it's unconfigured */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 80107a2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80107a4:	2b03      	cmp	r3, #3
 80107a6:	f040 80c0 	bne.w	801092a <_ux_device_stack_alternate_setting_set+0x196>
        return(UX_FUNCTION_NOT_SUPPORTED);

    /* Find the current interface.  */
    interface_ptr =  device -> ux_slave_device_first_interface;
 80107aa:	f8d6 50b4 	ldr.w	r5, [r6, #180]	; 0xb4

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
    /* Scan all interfaces if any. */
    while (interface_ptr != UX_NULL)
 80107ae:	4682      	mov	sl, r0
 80107b0:	468b      	mov	fp, r1
 80107b2:	b925      	cbnz	r5, 80107be <_ux_device_stack_alternate_setting_set+0x2a>
 80107b4:	e0c1      	b.n	801093a <_ux_device_stack_alternate_setting_set+0x1a6>
    {

        if (interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
            break;
        else
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 80107b6:	69ad      	ldr	r5, [r5, #24]
    while (interface_ptr != UX_NULL)
 80107b8:	2d00      	cmp	r5, #0
 80107ba:	f000 80be 	beq.w	801093a <_ux_device_stack_alternate_setting_set+0x1a6>
        if (interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
 80107be:	7bab      	ldrb	r3, [r5, #14]
 80107c0:	4553      	cmp	r3, sl
 80107c2:	d1f8      	bne.n	80107b6 <_ux_device_stack_alternate_setting_set+0x22>
        return(UX_INTERFACE_HANDLE_UNKNOWN);
    }

    /* If the host is requesting a change of alternate setting to the current one,
       we do not need to do any work.  */
    if (interface_ptr -> ux_slave_interface_descriptor.bAlternateSetting == alternate_setting_value)
 80107c4:	7beb      	ldrb	r3, [r5, #15]
 80107c6:	455b      	cmp	r3, fp
 80107c8:	f000 80b3 	beq.w	8010932 <_ux_device_stack_alternate_setting_set+0x19e>

    /* Get the pointer to the DCD. */
    dcd =  &_ux_system_slave->ux_system_slave_dcd;

    /* We may have multiple configurations!  */
    device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 80107cc:	e9d6 4933 	ldrd	r4, r9, [r6, #204]	; 0xcc
    device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;

    /* Parse the device framework and locate a configuration descriptor. */
    while (device_framework_length != 0)
 80107d0:	f1b9 0f00 	cmp.w	r9, #0
 80107d4:	f000 80a5 	beq.w	8010922 <_ux_device_stack_alternate_setting_set+0x18e>
        /* Check if this is a configuration descriptor. */
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
        {

            /* Parse the descriptor in something more readable. */
            _ux_utility_descriptor_parse(device_framework,
 80107d8:	4974      	ldr	r1, [pc, #464]	; (80109ac <_ux_device_stack_alternate_setting_set+0x218>)
 80107da:	e004      	b.n	80107e6 <_ux_device_stack_alternate_setting_set+0x52>
    while (device_framework_length != 0)
 80107dc:	ebb9 0907 	subs.w	r9, r9, r7

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 80107e0:	443c      	add	r4, r7
    while (device_framework_length != 0)
 80107e2:	f000 809e 	beq.w	8010922 <_ux_device_stack_alternate_setting_set+0x18e>
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 80107e6:	7863      	ldrb	r3, [r4, #1]
        descriptor_length =  (ULONG) *device_framework;
 80107e8:	7827      	ldrb	r7, [r4, #0]
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 80107ea:	2b02      	cmp	r3, #2
 80107ec:	d1f6      	bne.n	80107dc <_ux_device_stack_alternate_setting_set+0x48>
            _ux_utility_descriptor_parse(device_framework,
 80107ee:	2208      	movs	r2, #8
 80107f0:	ab03      	add	r3, sp, #12
 80107f2:	4620      	mov	r0, r4
 80107f4:	f001 f898 	bl	8011928 <_ux_utility_descriptor_parse>
            if (configuration_descriptor.bConfigurationValue == device -> ux_slave_device_configuration_selected)
 80107f8:	f89d 2011 	ldrb.w	r2, [sp, #17]
 80107fc:	f8d6 30a4 	ldr.w	r3, [r6, #164]	; 0xa4
 8010800:	496a      	ldr	r1, [pc, #424]	; (80109ac <_ux_device_stack_alternate_setting_set+0x218>)
 8010802:	429a      	cmp	r2, r3
 8010804:	d1ea      	bne.n	80107dc <_ux_device_stack_alternate_setting_set+0x48>
                device_framework_length = configuration_descriptor.wTotalLength;
 8010806:	f8bd 700e 	ldrh.w	r7, [sp, #14]
                while (device_framework_length != 0)
 801080a:	2f00      	cmp	r7, #0
 801080c:	f000 8089 	beq.w	8010922 <_ux_device_stack_alternate_setting_set+0x18e>
                        _ux_utility_descriptor_parse(device_framework,
 8010810:	4967      	ldr	r1, [pc, #412]	; (80109b0 <_ux_device_stack_alternate_setting_set+0x21c>)
 8010812:	e004      	b.n	801081e <_ux_device_stack_alternate_setting_set+0x8a>
                while (device_framework_length != 0)
 8010814:	ebb7 0709 	subs.w	r7, r7, r9
                    device_framework +=  descriptor_length;
 8010818:	444c      	add	r4, r9
                while (device_framework_length != 0)
 801081a:	f000 8082 	beq.w	8010922 <_ux_device_stack_alternate_setting_set+0x18e>
                    if (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 801081e:	7863      	ldrb	r3, [r4, #1]
                    descriptor_length =  (ULONG) *device_framework;
 8010820:	f894 9000 	ldrb.w	r9, [r4]
                    if (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 8010824:	2b04      	cmp	r3, #4
 8010826:	d1f5      	bne.n	8010814 <_ux_device_stack_alternate_setting_set+0x80>
                        _ux_utility_descriptor_parse(device_framework,
 8010828:	ab06      	add	r3, sp, #24
 801082a:	4620      	mov	r0, r4
 801082c:	2209      	movs	r2, #9
 801082e:	f001 f87b 	bl	8011928 <_ux_utility_descriptor_parse>
                        if (interface_descriptor.bInterfaceNumber == interface_value &&
 8010832:	f89d 301a 	ldrb.w	r3, [sp, #26]
 8010836:	495e      	ldr	r1, [pc, #376]	; (80109b0 <_ux_device_stack_alternate_setting_set+0x21c>)
 8010838:	4553      	cmp	r3, sl
 801083a:	d1eb      	bne.n	8010814 <_ux_device_stack_alternate_setting_set+0x80>
                            interface_descriptor.bAlternateSetting == alternate_setting_value)
 801083c:	f89d 301b 	ldrb.w	r3, [sp, #27]
                        if (interface_descriptor.bInterfaceNumber == interface_value &&
 8010840:	455b      	cmp	r3, fp
 8010842:	d1e7      	bne.n	8010814 <_ux_device_stack_alternate_setting_set+0x80>
                            endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 8010844:	f8d5 901c 	ldr.w	r9, [r5, #28]
                            while (endpoint != UX_NULL)
 8010848:	f1b9 0f00 	cmp.w	r9, #0
 801084c:	d018      	beq.n	8010880 <_ux_device_stack_alternate_setting_set+0xec>
                                endpoint -> ux_slave_endpoint_status =  UX_UNUSED;
 801084e:	464b      	mov	r3, r9
 8010850:	f04f 0a00 	mov.w	sl, #0
 8010854:	46a1      	mov	r9, r4
 8010856:	461c      	mov	r4, r3
                                _ux_device_stack_transfer_all_request_abort(endpoint, UX_TRANSFER_BUS_RESET);
 8010858:	2126      	movs	r1, #38	; 0x26
 801085a:	4620      	mov	r0, r4
 801085c:	f000 ff70 	bl	8011740 <_ux_device_stack_transfer_all_request_abort>
                                dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, (VOID *) endpoint);
 8010860:	4622      	mov	r2, r4
 8010862:	69b3      	ldr	r3, [r6, #24]
 8010864:	210f      	movs	r1, #15
 8010866:	4630      	mov	r0, r6
 8010868:	4798      	blx	r3
                                next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801086a:	4623      	mov	r3, r4
 801086c:	6964      	ldr	r4, [r4, #20]
                                endpoint -> ux_slave_endpoint_state =  0;
 801086e:	e9c3 aa00 	strd	sl, sl, [r3]
                                endpoint -> ux_slave_endpoint_interface =  UX_NULL;
 8010872:	e9c3 aa05 	strd	sl, sl, [r3, #20]
                                endpoint -> ux_slave_endpoint_device =  UX_NULL;
 8010876:	f8c3 a01c 	str.w	sl, [r3, #28]
                            while (endpoint != UX_NULL)
 801087a:	2c00      	cmp	r4, #0
 801087c:	d1ec      	bne.n	8010858 <_ux_device_stack_alternate_setting_set+0xc4>
 801087e:	464c      	mov	r4, r9
                            interface_ptr -> ux_slave_interface_first_endpoint = UX_NULL;
 8010880:	2300      	movs	r3, #0
 8010882:	61eb      	str	r3, [r5, #28]
                            device_framework_length -=  (ULONG) *device_framework;
 8010884:	7823      	ldrb	r3, [r4, #0]
                            while (device_framework_length != 0)
 8010886:	1aff      	subs	r7, r7, r3
                            device_framework +=  (ULONG) *device_framework;
 8010888:	441c      	add	r4, r3
                            while (device_framework_length != 0)
 801088a:	d071      	beq.n	8010970 <_ux_device_stack_alternate_setting_set+0x1dc>
    device =  &_ux_system_slave -> ux_system_slave_device;
 801088c:	f106 0324 	add.w	r3, r6, #36	; 0x24
 8010890:	46a1      	mov	r9, r4
 8010892:	e9cd 7300 	strd	r7, r3, [sp]
                                    _ux_utility_descriptor_parse(device_framework,
 8010896:	f8df b120 	ldr.w	fp, [pc, #288]	; 80109b8 <_ux_device_stack_alternate_setting_set+0x224>
 801089a:	e007      	b.n	80108ac <_ux_device_stack_alternate_setting_set+0x118>
                                switch(descriptor_type)
 801089c:	2b02      	cmp	r3, #2
 801089e:	d067      	beq.n	8010970 <_ux_device_stack_alternate_setting_set+0x1dc>
                            while (device_framework_length != 0)
 80108a0:	9b00      	ldr	r3, [sp, #0]
                                device_framework +=  descriptor_length;
 80108a2:	44d1      	add	r9, sl
                            while (device_framework_length != 0)
 80108a4:	ebb3 030a 	subs.w	r3, r3, sl
 80108a8:	9300      	str	r3, [sp, #0]
 80108aa:	d061      	beq.n	8010970 <_ux_device_stack_alternate_setting_set+0x1dc>
                                descriptor_type =  *(device_framework + 1);
 80108ac:	f899 3001 	ldrb.w	r3, [r9, #1]
                                descriptor_length =  (ULONG) *device_framework;
 80108b0:	f899 a000 	ldrb.w	sl, [r9]
                                switch(descriptor_type)
 80108b4:	2b04      	cmp	r3, #4
 80108b6:	d05b      	beq.n	8010970 <_ux_device_stack_alternate_setting_set+0x1dc>
 80108b8:	2b05      	cmp	r3, #5
 80108ba:	d1ef      	bne.n	801089c <_ux_device_stack_alternate_setting_set+0x108>
                                    endpoint = device -> ux_slave_device_endpoints_pool;
 80108bc:	e9d6 4330 	ldrd	r4, r3, [r6, #192]	; 0xc0
                                    while (endpoints_pool_number != 0)
 80108c0:	2b00      	cmp	r3, #0
 80108c2:	d041      	beq.n	8010948 <_ux_device_stack_alternate_setting_set+0x1b4>
 80108c4:	9f00      	ldr	r7, [sp, #0]
 80108c6:	e003      	b.n	80108d0 <_ux_device_stack_alternate_setting_set+0x13c>
 80108c8:	3b01      	subs	r3, #1
                                        endpoint++;
 80108ca:	f104 0468 	add.w	r4, r4, #104	; 0x68
                                    while (endpoints_pool_number != 0)
 80108ce:	d03b      	beq.n	8010948 <_ux_device_stack_alternate_setting_set+0x1b4>
                                        if (endpoint ->    ux_slave_endpoint_status == UX_UNUSED)
 80108d0:	6822      	ldr	r2, [r4, #0]
 80108d2:	2a00      	cmp	r2, #0
 80108d4:	d1f8      	bne.n	80108c8 <_ux_device_stack_alternate_setting_set+0x134>
                                            endpoint ->    ux_slave_endpoint_status = UX_USED;
 80108d6:	4623      	mov	r3, r4
 80108d8:	9700      	str	r7, [sp, #0]
 80108da:	2701      	movs	r7, #1
                                    _ux_utility_descriptor_parse(device_framework,
 80108dc:	2206      	movs	r2, #6
 80108de:	4659      	mov	r1, fp
                                            endpoint ->    ux_slave_endpoint_status = UX_USED;
 80108e0:	f843 7b0c 	str.w	r7, [r3], #12
                                    _ux_utility_descriptor_parse(device_framework,
 80108e4:	4648      	mov	r0, r9
 80108e6:	f001 f81f 	bl	8011928 <_ux_utility_descriptor_parse>
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 80108ea:	f8d8 3000 	ldr.w	r3, [r8]
 80108ee:	f8d3 1144 	ldr.w	r1, [r3, #324]	; 0x144
                                            endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 80108f2:	8a23      	ldrh	r3, [r4, #16]
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 80108f4:	2902      	cmp	r1, #2
                                    max_transfer_length =
 80108f6:	f3c3 020a 	ubfx	r2, r3, #0, #11
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 80108fa:	d02f      	beq.n	801095c <_ux_device_stack_alternate_setting_set+0x1c8>
                                    endpoint -> ux_slave_endpoint_device =  device;
 80108fc:	9b01      	ldr	r3, [sp, #4]
                                    transfer_request -> ux_slave_transfer_request_transfer_length = max_transfer_length;
 80108fe:	6422      	str	r2, [r4, #64]	; 0x40
                                    endpoint -> ux_slave_endpoint_device =  device;
 8010900:	61e3      	str	r3, [r4, #28]
                                    transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 8010902:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
                                    status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 8010906:	4622      	mov	r2, r4
                                    transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 8010908:	6563      	str	r3, [r4, #84]	; 0x54
                                    status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 801090a:	210e      	movs	r1, #14
 801090c:	4630      	mov	r0, r6
 801090e:	69b3      	ldr	r3, [r6, #24]
                                    transfer_request -> ux_slave_transfer_request_endpoint =  endpoint;
 8010910:	62a4      	str	r4, [r4, #40]	; 0x28
                                    endpoint -> ux_slave_endpoint_interface =  interface_ptr;
 8010912:	61a5      	str	r5, [r4, #24]
                                    status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 8010914:	4798      	blx	r3
                                    if (status != UX_SUCCESS)
 8010916:	2800      	cmp	r0, #0
 8010918:	d144      	bne.n	80109a4 <_ux_device_stack_alternate_setting_set+0x210>
                                    if (interface_ptr -> ux_slave_interface_first_endpoint == UX_NULL)
 801091a:	69eb      	ldr	r3, [r5, #28]
 801091c:	b9b3      	cbnz	r3, 801094c <_ux_device_stack_alternate_setting_set+0x1b8>
                                        interface_ptr -> ux_slave_interface_first_endpoint =  endpoint;
 801091e:	61ec      	str	r4, [r5, #28]
 8010920:	e7be      	b.n	80108a0 <_ux_device_stack_alternate_setting_set+0x10c>
    }

    /* Return error completion.  */
    return(UX_ERROR);
 8010922:	20ff      	movs	r0, #255	; 0xff
#endif
}
 8010924:	b015      	add	sp, #84	; 0x54
 8010926:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return(UX_FUNCTION_NOT_SUPPORTED);
 801092a:	2054      	movs	r0, #84	; 0x54
}
 801092c:	b015      	add	sp, #84	; 0x54
 801092e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return(UX_SUCCESS);       
 8010932:	2000      	movs	r0, #0
}
 8010934:	b015      	add	sp, #84	; 0x54
 8010936:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_INTERFACE_HANDLE_UNKNOWN);
 801093a:	2002      	movs	r0, #2
 801093c:	2252      	movs	r2, #82	; 0x52
 801093e:	2107      	movs	r1, #7
 8010940:	f000 ff76 	bl	8011830 <_ux_system_error_handler>
        return(UX_INTERFACE_HANDLE_UNKNOWN);
 8010944:	2052      	movs	r0, #82	; 0x52
 8010946:	e7ed      	b.n	8010924 <_ux_device_stack_alternate_setting_set+0x190>
                                        return(UX_MEMORY_INSUFFICIENT);
 8010948:	2012      	movs	r0, #18
 801094a:	e7eb      	b.n	8010924 <_ux_device_stack_alternate_setting_set+0x190>
 801094c:	9f00      	ldr	r7, [sp, #0]
                                        while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801094e:	461a      	mov	r2, r3
 8010950:	695b      	ldr	r3, [r3, #20]
 8010952:	2b00      	cmp	r3, #0
 8010954:	d1fb      	bne.n	801094e <_ux_device_stack_alternate_setting_set+0x1ba>
                                        endpoint_link -> ux_slave_endpoint_next_endpoint =  endpoint;
 8010956:	9700      	str	r7, [sp, #0]
 8010958:	6154      	str	r4, [r2, #20]
 801095a:	e7a1      	b.n	80108a0 <_ux_device_stack_alternate_setting_set+0x10c>
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801095c:	7be1      	ldrb	r1, [r4, #15]
 801095e:	07c9      	lsls	r1, r1, #31
 8010960:	d5cc      	bpl.n	80108fc <_ux_device_stack_alternate_setting_set+0x168>
                                        if (n_trans)
 8010962:	f413 53c0 	ands.w	r3, r3, #6144	; 0x1800
                                            n_trans >>= UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT;
 8010966:	bf1c      	itt	ne
 8010968:	0adb      	lsrne	r3, r3, #11
                                            max_transfer_length *= n_trans;
 801096a:	fb03 2202 	mlane	r2, r3, r2, r2
 801096e:	e7c5      	b.n	80108fc <_ux_device_stack_alternate_setting_set+0x168>
                            _ux_utility_memory_copy(&interface_ptr -> ux_slave_interface_descriptor, &interface_descriptor, sizeof(UX_INTERFACE_DESCRIPTOR)); /* Use case of memcpy is verified. */
 8010970:	220c      	movs	r2, #12
 8010972:	a906      	add	r1, sp, #24
 8010974:	18a8      	adds	r0, r5, r2
 8010976:	f001 f90b 	bl	8011b90 <_ux_utility_memory_copy>
                            class_ptr =  _ux_system_slave -> ux_system_slave_interface_class_array[interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber];
 801097a:	f8d8 3000 	ldr.w	r3, [r8]
 801097e:	7baa      	ldrb	r2, [r5, #14]
 8010980:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8010984:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
                            if (class_ptr == UX_NULL || class_ptr -> ux_slave_class_status == UX_UNUSED)
 8010988:	b153      	cbz	r3, 80109a0 <_ux_device_stack_alternate_setting_set+0x20c>
 801098a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801098c:	b142      	cbz	r2, 80109a0 <_ux_device_stack_alternate_setting_set+0x20c>
                            class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_CHANGE;
 801098e:	2106      	movs	r1, #6
                            status = class_ptr -> ux_slave_class_entry_function(&class_command);
 8010990:	6c5a      	ldr	r2, [r3, #68]	; 0x44
                            class_command.ux_slave_class_command_interface =   (VOID *) interface_ptr;
 8010992:	950b      	str	r5, [sp, #44]	; 0x2c
                            class_command.ux_slave_class_command_class_ptr =  class_ptr;
 8010994:	9311      	str	r3, [sp, #68]	; 0x44
                            class_ptr -> ux_slave_class_interface = interface_ptr;
 8010996:	661d      	str	r5, [r3, #96]	; 0x60
                            status = class_ptr -> ux_slave_class_entry_function(&class_command);
 8010998:	a809      	add	r0, sp, #36	; 0x24
                            class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_CHANGE;
 801099a:	9109      	str	r1, [sp, #36]	; 0x24
                            status = class_ptr -> ux_slave_class_entry_function(&class_command);
 801099c:	4790      	blx	r2
                            return(status); 
 801099e:	e7c1      	b.n	8010924 <_ux_device_stack_alternate_setting_set+0x190>
                                return (UX_NO_CLASS_MATCH);
 80109a0:	2057      	movs	r0, #87	; 0x57
 80109a2:	e7bf      	b.n	8010924 <_ux_device_stack_alternate_setting_set+0x190>
                                        endpoint -> ux_slave_endpoint_status = UX_UNUSED;
 80109a4:	2300      	movs	r3, #0
 80109a6:	6023      	str	r3, [r4, #0]
                                        return(status);
 80109a8:	e7bc      	b.n	8010924 <_ux_device_stack_alternate_setting_set+0x190>
 80109aa:	bf00      	nop
 80109ac:	20000234 	.word	0x20000234
 80109b0:	20000254 	.word	0x20000254
 80109b4:	2000b408 	.word	0x2000b408
 80109b8:	2000024c 	.word	0x2000024c

080109bc <_ux_device_stack_class_register>:
UINT  _ux_device_stack_class_register(UCHAR *class_name,
                        UINT (*class_entry_function)(struct UX_SLAVE_CLASS_COMMAND_STRUCT *),
                        ULONG configuration_number,
                        ULONG interface_number,
                        VOID *parameter)
{
 80109bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

UX_SLAVE_CLASS              *class_inst;
UINT                        status;
UX_SLAVE_CLASS_COMMAND      command;
UINT                        class_name_length =  0;
 80109c0:	2400      	movs	r4, #0
{
 80109c2:	b08c      	sub	sp, #48	; 0x30
 80109c4:	460d      	mov	r5, r1
 80109c6:	4617      	mov	r7, r2
ULONG                       class_index;
#endif


    /* Get the length of the class name (exclude null-terminator).  */
    status =  _ux_utility_string_length_check(class_name, &class_name_length, UX_MAX_CLASS_NAME_LENGTH);
 80109c8:	4669      	mov	r1, sp
 80109ca:	223f      	movs	r2, #63	; 0x3f
{
 80109cc:	4680      	mov	r8, r0
 80109ce:	461e      	mov	r6, r3
UINT                        class_name_length =  0;
 80109d0:	9400      	str	r4, [sp, #0]
    status =  _ux_utility_string_length_check(class_name, &class_name_length, UX_MAX_CLASS_NAME_LENGTH);
 80109d2:	f001 f915 	bl	8011c00 <_ux_utility_string_length_check>
    if (status)
 80109d6:	b9f8      	cbnz	r0, 8010a18 <_ux_device_stack_class_register+0x5c>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CLASS_REGISTER, class_name, interface_number, parameter, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get first class.  */
    class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 80109d8:	4b15      	ldr	r3, [pc, #84]	; (8010a30 <_ux_device_stack_class_register+0x74>)
 80109da:	681a      	ldr	r2, [r3, #0]
 80109dc:	e9d2 343f 	ldrd	r3, r4, [r2, #252]	; 0xfc

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
    /* We need to parse the class table to find an empty spot.  */
    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 80109e0:	b923      	cbnz	r3, 80109ec <_ux_device_stack_class_register+0x30>
 80109e2:	e01c      	b.n	8010a1e <_ux_device_stack_class_register+0x62>
 80109e4:	4298      	cmp	r0, r3
            return(UX_SUCCESS);
        }

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
        /* Move to the next class.  */
        class_inst ++;
 80109e6:	f104 0464 	add.w	r4, r4, #100	; 0x64
    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 80109ea:	d018      	beq.n	8010a1e <_ux_device_stack_class_register+0x62>
        if (class_inst -> ux_slave_class_status == UX_UNUSED)
 80109ec:	6c22      	ldr	r2, [r4, #64]	; 0x40
    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 80109ee:	3001      	adds	r0, #1
        if (class_inst -> ux_slave_class_status == UX_UNUSED)
 80109f0:	2a00      	cmp	r2, #0
 80109f2:	d1f7      	bne.n	80109e4 <_ux_device_stack_class_register+0x28>
            _ux_utility_memory_copy(class_inst -> ux_slave_class_name, class_name, class_name_length + 1); /* Use case of memcpy is verified. */
 80109f4:	9a00      	ldr	r2, [sp, #0]
 80109f6:	4620      	mov	r0, r4
 80109f8:	3201      	adds	r2, #1
 80109fa:	4641      	mov	r1, r8
 80109fc:	f001 f8c8 	bl	8011b90 <_ux_utility_memory_copy>
            command.ux_slave_class_command_request    =  UX_SLAVE_CLASS_COMMAND_INITIALIZE;
 8010a00:	2305      	movs	r3, #5
            class_inst -> ux_slave_class_interface_parameter =  parameter;
 8010a02:	9a12      	ldr	r2, [sp, #72]	; 0x48
            class_inst -> ux_slave_class_interface_number =  interface_number;
 8010a04:	e9c4 6716 	strd	r6, r7, [r4, #88]	; 0x58
            class_inst -> ux_slave_class_entry_function =  class_entry_function;
 8010a08:	6465      	str	r5, [r4, #68]	; 0x44
            class_inst -> ux_slave_class_interface_parameter =  parameter;
 8010a0a:	6562      	str	r2, [r4, #84]	; 0x54
            status = class_entry_function(&command);
 8010a0c:	a801      	add	r0, sp, #4
            command.ux_slave_class_command_class_ptr  =  class_inst;
 8010a0e:	e9cd 4209 	strd	r4, r2, [sp, #36]	; 0x24
            command.ux_slave_class_command_request    =  UX_SLAVE_CLASS_COMMAND_INITIALIZE;
 8010a12:	9301      	str	r3, [sp, #4]
            status = class_entry_function(&command);
 8010a14:	47a8      	blx	r5
            if (status != UX_SUCCESS)
 8010a16:	b130      	cbz	r0, 8010a26 <_ux_device_stack_class_register+0x6a>
    }    
#endif

    /* No more entries in the class table.  */
    return(UX_MEMORY_INSUFFICIENT);
}
 8010a18:	b00c      	add	sp, #48	; 0x30
 8010a1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return(UX_MEMORY_INSUFFICIENT);
 8010a1e:	2012      	movs	r0, #18
}
 8010a20:	b00c      	add	sp, #48	; 0x30
 8010a22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            class_inst -> ux_slave_class_status = UX_USED;
 8010a26:	2301      	movs	r3, #1
 8010a28:	6423      	str	r3, [r4, #64]	; 0x40
}
 8010a2a:	b00c      	add	sp, #48	; 0x30
 8010a2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a30:	2000b408 	.word	0x2000b408

08010a34 <_ux_device_stack_clear_feature>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_clear_feature(ULONG request_type, ULONG request_value, ULONG request_index)
{
 8010a34:	b538      	push	{r3, r4, r5, lr}

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CLEAR_FEATURE, request_type, request_value, request_index, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8010a36:	4b19      	ldr	r3, [pc, #100]	; (8010a9c <_ux_device_stack_clear_feature+0x68>)

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;

    /* The request can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 8010a38:	f010 0003 	ands.w	r0, r0, #3
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8010a3c:	681d      	ldr	r5, [r3, #0]
    switch (request_type & UX_REQUEST_TARGET)
 8010a3e:	d009      	beq.n	8010a54 <_ux_device_stack_clear_feature+0x20>
 8010a40:	2802      	cmp	r0, #2
 8010a42:	d00f      	beq.n	8010a64 <_ux_device_stack_clear_feature+0x30>

    /* We get here when the endpoint is wrong. Should not happen though.  */
    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8010a44:	2114      	movs	r1, #20
 8010a46:	4628      	mov	r0, r5
 8010a48:	69ab      	ldr	r3, [r5, #24]
 8010a4a:	f105 023c 	add.w	r2, r5, #60	; 0x3c
 8010a4e:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 8010a50:	2000      	movs	r0, #0
    }

    /* Return the function status.  */
    return(UX_SUCCESS);
}
 8010a52:	bd38      	pop	{r3, r4, r5, pc}
        if (request_value == UX_REQUEST_FEATURE_DEVICE_REMOTE_WAKEUP)
 8010a54:	2901      	cmp	r1, #1
 8010a56:	d1fc      	bne.n	8010a52 <_ux_device_stack_clear_feature+0x1e>
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_capability)
 8010a58:	f8d5 314c 	ldr.w	r3, [r5, #332]	; 0x14c
 8010a5c:	b1db      	cbz	r3, 8010a96 <_ux_device_stack_clear_feature+0x62>
                _ux_system_slave -> ux_system_slave_remote_wakeup_enabled = UX_FALSE;
 8010a5e:	f8c5 0150 	str.w	r0, [r5, #336]	; 0x150
}
 8010a62:	bd38      	pop	{r3, r4, r5, pc}
        interface_ptr =  device -> ux_slave_device_first_interface;
 8010a64:	f8d5 10b4 	ldr.w	r1, [r5, #180]	; 0xb4
        while (interface_ptr != UX_NULL)
 8010a68:	2900      	cmp	r1, #0
 8010a6a:	d0eb      	beq.n	8010a44 <_ux_device_stack_clear_feature+0x10>
            endpoint_target =  interface_ptr -> ux_slave_interface_first_endpoint;
 8010a6c:	69cc      	ldr	r4, [r1, #28]
            while (endpoint_target != UX_NULL)
 8010a6e:	b914      	cbnz	r4, 8010a76 <_ux_device_stack_clear_feature+0x42>
 8010a70:	e00d      	b.n	8010a8e <_ux_device_stack_clear_feature+0x5a>
                endpoint_target =  endpoint_target -> ux_slave_endpoint_next_endpoint;
 8010a72:	6964      	ldr	r4, [r4, #20]
            while (endpoint_target != UX_NULL)
 8010a74:	b15c      	cbz	r4, 8010a8e <_ux_device_stack_clear_feature+0x5a>
                if (endpoint_target -> ux_slave_endpoint_descriptor.bEndpointAddress == request_index)
 8010a76:	7ba3      	ldrb	r3, [r4, #14]
 8010a78:	4293      	cmp	r3, r2
 8010a7a:	d1fa      	bne.n	8010a72 <_ux_device_stack_clear_feature+0x3e>
                    dcd -> ux_slave_dcd_function(dcd, UX_DCD_RESET_ENDPOINT, endpoint_target);
 8010a7c:	69ab      	ldr	r3, [r5, #24]
 8010a7e:	4622      	mov	r2, r4
 8010a80:	2110      	movs	r1, #16
 8010a82:	4628      	mov	r0, r5
 8010a84:	4798      	blx	r3
                    endpoint_target -> ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 8010a86:	2300      	movs	r3, #0
                    return(UX_SUCCESS);
 8010a88:	4618      	mov	r0, r3
                    endpoint_target -> ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 8010a8a:	6063      	str	r3, [r4, #4]
}
 8010a8c:	bd38      	pop	{r3, r4, r5, pc}
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 8010a8e:	6989      	ldr	r1, [r1, #24]
        while (interface_ptr != UX_NULL)
 8010a90:	2900      	cmp	r1, #0
 8010a92:	d1eb      	bne.n	8010a6c <_ux_device_stack_clear_feature+0x38>
 8010a94:	e7d6      	b.n	8010a44 <_ux_device_stack_clear_feature+0x10>
                return (UX_FUNCTION_NOT_SUPPORTED);
 8010a96:	2054      	movs	r0, #84	; 0x54
}
 8010a98:	bd38      	pop	{r3, r4, r5, pc}
 8010a9a:	bf00      	nop
 8010a9c:	2000b408 	.word	0x2000b408

08010aa0 <_ux_device_stack_configuration_get>:

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CONFIGURATION_GET, device -> ux_slave_device_configuration_selected, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Set the phase of the transfer to data out.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8010aa0:	2103      	movs	r1, #3

    /* Send the descriptor with the appropriate length to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 8010aa2:	2201      	movs	r2, #1
    device =  &_ux_system_slave -> ux_system_slave_device;
 8010aa4:	4b07      	ldr	r3, [pc, #28]	; (8010ac4 <_ux_device_stack_configuration_get+0x24>)
{
 8010aa6:	b410      	push	{r4}
    device =  &_ux_system_slave -> ux_system_slave_device;
 8010aa8:	681b      	ldr	r3, [r3, #0]
    *transfer_request -> ux_slave_transfer_request_data_pointer =
 8010aaa:	6e98      	ldr	r0, [r3, #104]	; 0x68
                (UCHAR) device -> ux_slave_device_configuration_selected;
 8010aac:	f8d3 40a4 	ldr.w	r4, [r3, #164]	; 0xa4
 8010ab0:	7004      	strb	r4, [r0, #0]

    /* Return the function status.  */
    return(status);
}
 8010ab2:	f85d 4b04 	ldr.w	r4, [sp], #4
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8010ab6:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
    status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 8010aba:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 8010abe:	4611      	mov	r1, r2
 8010ac0:	f000 be44 	b.w	801174c <_ux_device_stack_transfer_request>
 8010ac4:	2000b408 	.word	0x2000b408

08010ac8 <_ux_device_stack_configuration_set>:
UX_SLAVE_DCD                    *dcd;
UCHAR *                         device_framework;
ULONG                           device_framework_length;
ULONG                           descriptor_length;
UCHAR                           descriptor_type;
UX_CONFIGURATION_DESCRIPTOR     configuration_descriptor = { 0 };
 8010ac8:	2300      	movs	r3, #0
{
 8010aca:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CONFIGURATION_SET, configuration_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8010ace:	f8df a23c 	ldr.w	sl, [pc, #572]	; 8010d0c <_ux_device_stack_configuration_set+0x244>
{
 8010ad2:	b097      	sub	sp, #92	; 0x5c
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8010ad4:	f8da 7000 	ldr.w	r7, [sl]
UX_CONFIGURATION_DESCRIPTOR     configuration_descriptor = { 0 };
 8010ad8:	e9cd 3305 	strd	r3, r3, [sp, #20]
    
    /* Reset the IAD flag.  */
    iad_flag =  UX_FALSE;

    /* If the configuration value is already selected, keep it.  */
    if (device -> ux_slave_device_configuration_selected == configuration_value)
 8010adc:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
UX_CONFIGURATION_DESCRIPTOR     configuration_descriptor = { 0 };
 8010ae0:	9307      	str	r3, [sp, #28]
    if (device -> ux_slave_device_configuration_selected == configuration_value)
 8010ae2:	4282      	cmp	r2, r0
 8010ae4:	f000 809d 	beq.w	8010c22 <_ux_device_stack_configuration_set+0x15a>
        return(UX_SUCCESS);

    /* We may have multiple configurations !, the index will tell us what
       configuration descriptor we need to return.  */
    device_framework = _ux_system_slave -> ux_system_slave_device_framework;
    device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 8010ae8:	e9d7 4633 	ldrd	r4, r6, [r7, #204]	; 0xcc

    /* Parse the device framework and locate a configuration descriptor.  */
    while (device_framework_length != 0)
 8010aec:	4680      	mov	r8, r0
 8010aee:	2e00      	cmp	r6, #0
 8010af0:	f000 8086 	beq.w	8010c00 <_ux_device_stack_configuration_set+0x138>

        /* Check if this is a configuration descriptor.  */
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
        {
            /* Parse the descriptor in something more readable.  */
            _ux_utility_descriptor_parse(device_framework,
 8010af4:	f8df 920c 	ldr.w	r9, [pc, #524]	; 8010d04 <_ux_device_stack_configuration_set+0x23c>
 8010af8:	e002      	b.n	8010b00 <_ux_device_stack_configuration_set+0x38>
    while (device_framework_length != 0)
 8010afa:	1b76      	subs	r6, r6, r5
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -= descriptor_length;
        /* Point to the next descriptor.  */
        device_framework += descriptor_length;
 8010afc:	442c      	add	r4, r5
    while (device_framework_length != 0)
 8010afe:	d07f      	beq.n	8010c00 <_ux_device_stack_configuration_set+0x138>
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 8010b00:	7863      	ldrb	r3, [r4, #1]
        descriptor_length =  (ULONG) *device_framework;
 8010b02:	7825      	ldrb	r5, [r4, #0]
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 8010b04:	2b02      	cmp	r3, #2
 8010b06:	d1f8      	bne.n	8010afa <_ux_device_stack_configuration_set+0x32>
            _ux_utility_descriptor_parse(device_framework,
 8010b08:	ab05      	add	r3, sp, #20
 8010b0a:	4620      	mov	r0, r4
 8010b0c:	2208      	movs	r2, #8
 8010b0e:	4649      	mov	r1, r9
 8010b10:	f000 ff0a 	bl	8011928 <_ux_utility_descriptor_parse>
            if (configuration_descriptor.bConfigurationValue == configuration_value)
 8010b14:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8010b18:	4543      	cmp	r3, r8
 8010b1a:	d1ee      	bne.n	8010afa <_ux_device_stack_configuration_set+0x32>
    /* Configuration not found. */
    if (device_framework_length == 0 && configuration_value != 0)
        return(UX_ERROR);

    /* We unmount the configuration if there is previous configuration selected. */
    if (device -> ux_slave_device_configuration_selected)
 8010b1c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	f040 8083 	bne.w	8010c2c <_ux_device_stack_configuration_set+0x164>
#endif

    }

    /* No configuration is selected.  */
    device -> ux_slave_device_configuration_selected =  0;
 8010b26:	2500      	movs	r5, #0

    /* Mark the device as attached now. */
    device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 8010b28:	2201      	movs	r2, #1

    /* The DCD needs to update the device state too.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_ATTACHED);
 8010b2a:	2113      	movs	r1, #19
 8010b2c:	4638      	mov	r0, r7
 8010b2e:	69bb      	ldr	r3, [r7, #24]
    device -> ux_slave_device_configuration_selected =  0;
 8010b30:	f8c7 50a4 	str.w	r5, [r7, #164]	; 0xa4
    device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 8010b34:	627a      	str	r2, [r7, #36]	; 0x24
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_ATTACHED);
 8010b36:	4798      	blx	r3

    /* If the host tries to unconfigure, we are done. */
    if (configuration_value == 0)
 8010b38:	f1b8 0f00 	cmp.w	r8, #0
 8010b3c:	d071      	beq.n	8010c22 <_ux_device_stack_configuration_set+0x15a>
    /* Memorize the configuration selected.  */
    device -> ux_slave_device_configuration_selected =  configuration_value;

    /* We have found the configuration value requested by the host.
       Create the configuration descriptor and attach it to the device.  */
    _ux_utility_descriptor_parse(device_framework,
 8010b3e:	4971      	ldr	r1, [pc, #452]	; (8010d04 <_ux_device_stack_configuration_set+0x23c>)
 8010b40:	2208      	movs	r2, #8
 8010b42:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8010b46:	4620      	mov	r0, r4
    device -> ux_slave_device_configuration_selected =  configuration_value;
 8010b48:	f8c7 80a4 	str.w	r8, [r7, #164]	; 0xa4
    _ux_utility_descriptor_parse(device_framework,
 8010b4c:	f000 feec 	bl	8011928 <_ux_utility_descriptor_parse>
                _ux_system_configuration_descriptor_structure,
                UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                (UCHAR *) &device -> ux_slave_device_configuration_descriptor);

    /* Configuration character D6 is for Self-powered */
    _ux_system_slave -> ux_system_slave_power_state = (configuration_descriptor.bmAttributes & 0x40) ? UX_DEVICE_SELF_POWERED : UX_DEVICE_BUS_POWERED;
 8010b50:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8010b54:	f8da 2000 	ldr.w	r2, [sl]
 8010b58:	f013 0f40 	tst.w	r3, #64	; 0x40
 8010b5c:	bf14      	ite	ne
 8010b5e:	2102      	movne	r1, #2
 8010b60:	2101      	moveq	r1, #1

    /* Configuration character D5 is for Remote Wakeup */
    _ux_system_slave -> ux_system_slave_remote_wakeup_capability = (configuration_descriptor.bmAttributes & 0x20) ? UX_TRUE : UX_FALSE;

    /* Search only in current configuration */
    device_framework_length =  configuration_descriptor.wTotalLength;
 8010b62:	f8bd 6016 	ldrh.w	r6, [sp, #22]
    _ux_system_slave -> ux_system_slave_remote_wakeup_capability = (configuration_descriptor.bmAttributes & 0x20) ? UX_TRUE : UX_FALSE;
 8010b66:	f3c3 1340 	ubfx	r3, r3, #5, #1
    _ux_system_slave -> ux_system_slave_power_state = (configuration_descriptor.bmAttributes & 0x40) ? UX_DEVICE_SELF_POWERED : UX_DEVICE_BUS_POWERED;
 8010b6a:	e9c2 1352 	strd	r1, r3, [r2, #328]	; 0x148

    /*  We need to scan all the interface descriptors following this
        configuration descriptor and enable all endpoints associated
        with the default alternate setting of each interface.  */
    while (device_framework_length != 0)
 8010b6e:	b1be      	cbz	r6, 8010ba0 <_ux_device_stack_configuration_set+0xd8>
UX_SLAVE_CLASS                  *current_class =  UX_NULL;
 8010b70:	e9cd 8501 	strd	r8, r5, [sp, #4]
ULONG                           iad_number_interfaces =  0;
 8010b74:	46ab      	mov	fp, r5
    iad_flag =  UX_FALSE;
 8010b76:	46a9      	mov	r9, r5
UX_SLAVE_CLASS                  *current_class =  UX_NULL;
 8010b78:	46a8      	mov	r8, r5
 8010b7a:	e004      	b.n	8010b86 <_ux_device_stack_configuration_set+0xbe>
            /* Get the number of interfaces we have in the IAD. */
            iad_number_interfaces = (ULONG)  *(device_framework + 3);
        }

        /* Check if this is an interface descriptor.  */
        if(descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 8010b7c:	2b04      	cmp	r3, #4
 8010b7e:	d01a      	beq.n	8010bb6 <_ux_device_stack_configuration_set+0xee>
    while (device_framework_length != 0)
 8010b80:	1b76      	subs	r6, r6, r5

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 8010b82:	442c      	add	r4, r5
    while (device_framework_length != 0)
 8010b84:	d00c      	beq.n	8010ba0 <_ux_device_stack_configuration_set+0xd8>
        descriptor_type =  *(device_framework + 1);
 8010b86:	7863      	ldrb	r3, [r4, #1]
        descriptor_length =  (ULONG) *device_framework;
 8010b88:	7825      	ldrb	r5, [r4, #0]
        if(descriptor_type == UX_INTERFACE_ASSOCIATION_DESCRIPTOR_ITEM)
 8010b8a:	2b0b      	cmp	r3, #11
 8010b8c:	d1f6      	bne.n	8010b7c <_ux_device_stack_configuration_set+0xb4>
    while (device_framework_length != 0)
 8010b8e:	1b76      	subs	r6, r6, r5
            iad_first_interface = (ULONG)  *(device_framework + 2);
 8010b90:	f894 8002 	ldrb.w	r8, [r4, #2]
            iad_number_interfaces = (ULONG)  *(device_framework + 3);
 8010b94:	f894 b003 	ldrb.w	fp, [r4, #3]
            iad_flag = UX_TRUE;
 8010b98:	f04f 0901 	mov.w	r9, #1
        device_framework +=  descriptor_length;
 8010b9c:	442c      	add	r4, r5
    while (device_framework_length != 0)
 8010b9e:	d1f2      	bne.n	8010b86 <_ux_device_stack_configuration_set+0xbe>
    }

    /* Mark the device as configured now. */
    device -> ux_slave_device_state =  UX_DEVICE_CONFIGURED;
 8010ba0:	2203      	movs	r2, #3

    /* The DCD needs to update the device state too.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_CONFIGURED);

    /* Configuration mounted. */
    return(UX_SUCCESS);
 8010ba2:	2500      	movs	r5, #0
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_CONFIGURED);
 8010ba4:	2113      	movs	r1, #19
 8010ba6:	4638      	mov	r0, r7
 8010ba8:	69bb      	ldr	r3, [r7, #24]
    device -> ux_slave_device_state =  UX_DEVICE_CONFIGURED;
 8010baa:	627a      	str	r2, [r7, #36]	; 0x24
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_CONFIGURED);
 8010bac:	4798      	blx	r3
}
 8010bae:	4628      	mov	r0, r5
 8010bb0:	b017      	add	sp, #92	; 0x5c
 8010bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            _ux_utility_descriptor_parse(device_framework,
 8010bb6:	ab08      	add	r3, sp, #32
 8010bb8:	2209      	movs	r2, #9
 8010bba:	4620      	mov	r0, r4
 8010bbc:	4952      	ldr	r1, [pc, #328]	; (8010d08 <_ux_device_stack_configuration_set+0x240>)
 8010bbe:	f000 feb3 	bl	8011928 <_ux_utility_descriptor_parse>
            if (interface_descriptor.bAlternateSetting == 0)
 8010bc2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8010bc6:	2b00      	cmp	r3, #0
 8010bc8:	d1da      	bne.n	8010b80 <_ux_device_stack_configuration_set+0xb8>
                if (iad_flag == UX_TRUE)
 8010bca:	f1b9 0f00 	cmp.w	r9, #0
 8010bce:	d050      	beq.n	8010c72 <_ux_device_stack_configuration_set+0x1aa>
                    if (interface_descriptor.bInterfaceNumber == iad_first_interface)
 8010bd0:	f89d 0022 	ldrb.w	r0, [sp, #34]	; 0x22
 8010bd4:	4540      	cmp	r0, r8
 8010bd6:	d071      	beq.n	8010cbc <_ux_device_stack_configuration_set+0x1f4>
                        _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = current_class;
 8010bd8:	f8da 3000 	ldr.w	r3, [sl]
 8010bdc:	9a02      	ldr	r2, [sp, #8]
 8010bde:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8010be2:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
                    if (iad_number_interfaces == 0)
 8010be6:	f1bb 0b01 	subs.w	fp, fp, #1
 8010bea:	bf14      	ite	ne
 8010bec:	f04f 0901 	movne.w	r9, #1
 8010bf0:	f04f 0900 	moveq.w	r9, #0
                _ux_device_stack_interface_set(device_framework, device_framework_length, 0);
 8010bf4:	2200      	movs	r2, #0
 8010bf6:	4631      	mov	r1, r6
 8010bf8:	4620      	mov	r0, r4
 8010bfa:	f000 fc65 	bl	80114c8 <_ux_device_stack_interface_set>
 8010bfe:	e7bf      	b.n	8010b80 <_ux_device_stack_configuration_set+0xb8>
    if (device_framework_length == 0 && configuration_value != 0)
 8010c00:	f1b8 0f00 	cmp.w	r8, #0
 8010c04:	d158      	bne.n	8010cb8 <_ux_device_stack_configuration_set+0x1f0>
    if (device -> ux_slave_device_configuration_selected)
 8010c06:	f8d7 50a4 	ldr.w	r5, [r7, #164]	; 0xa4
 8010c0a:	b345      	cbz	r5, 8010c5e <_ux_device_stack_configuration_set+0x196>
        interface_ptr =  device -> ux_slave_device_first_interface;
 8010c0c:	f8d7 50b4 	ldr.w	r5, [r7, #180]	; 0xb4
        while (interface_ptr != UX_NULL)
 8010c10:	b98d      	cbnz	r5, 8010c36 <_ux_device_stack_configuration_set+0x16e>
    device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 8010c12:	2201      	movs	r2, #1
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_ATTACHED);
 8010c14:	2113      	movs	r1, #19
 8010c16:	4638      	mov	r0, r7
 8010c18:	69bb      	ldr	r3, [r7, #24]
    device -> ux_slave_device_configuration_selected =  0;
 8010c1a:	f8c7 80a4 	str.w	r8, [r7, #164]	; 0xa4
    device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 8010c1e:	627a      	str	r2, [r7, #36]	; 0x24
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_ATTACHED);
 8010c20:	4798      	blx	r3
        return(UX_SUCCESS);
 8010c22:	2500      	movs	r5, #0
}
 8010c24:	4628      	mov	r0, r5
 8010c26:	b017      	add	sp, #92	; 0x5c
 8010c28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        interface_ptr =  device -> ux_slave_device_first_interface;
 8010c2c:	f8d7 50b4 	ldr.w	r5, [r7, #180]	; 0xb4
        while (interface_ptr != UX_NULL)
 8010c30:	2d00      	cmp	r5, #0
 8010c32:	f43f af78 	beq.w	8010b26 <_ux_device_stack_configuration_set+0x5e>
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 8010c36:	f04f 0903 	mov.w	r9, #3
 8010c3a:	e000      	b.n	8010c3e <_ux_device_stack_configuration_set+0x176>
 8010c3c:	4635      	mov	r5, r6
            class_inst =  interface_ptr -> ux_slave_interface_class;
 8010c3e:	686b      	ldr	r3, [r5, #4]
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 8010c40:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
            class_command.ux_slave_class_command_interface =  (VOID *) interface_ptr;
 8010c44:	950d      	str	r5, [sp, #52]	; 0x34
            class_command.ux_slave_class_command_class_ptr =  class_inst;
 8010c46:	9313      	str	r3, [sp, #76]	; 0x4c
            if (class_inst != UX_NULL)
 8010c48:	b113      	cbz	r3, 8010c50 <_ux_device_stack_configuration_set+0x188>
                class_inst -> ux_slave_class_entry_function(&class_command);
 8010c4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010c4c:	a80b      	add	r0, sp, #44	; 0x2c
 8010c4e:	4798      	blx	r3
            next_interface =  interface_ptr -> ux_slave_interface_next_interface;
 8010c50:	69ae      	ldr	r6, [r5, #24]
            _ux_device_stack_interface_delete(interface_ptr);
 8010c52:	4628      	mov	r0, r5
 8010c54:	f000 fc10 	bl	8011478 <_ux_device_stack_interface_delete>
        while (interface_ptr != UX_NULL)
 8010c58:	2e00      	cmp	r6, #0
 8010c5a:	d1ef      	bne.n	8010c3c <_ux_device_stack_configuration_set+0x174>
 8010c5c:	e763      	b.n	8010b26 <_ux_device_stack_configuration_set+0x5e>
    device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 8010c5e:	2201      	movs	r2, #1
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_ATTACHED);
 8010c60:	2113      	movs	r1, #19
 8010c62:	4638      	mov	r0, r7
 8010c64:	69bb      	ldr	r3, [r7, #24]
    device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 8010c66:	627a      	str	r2, [r7, #36]	; 0x24
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_ATTACHED);
 8010c68:	4798      	blx	r3
}
 8010c6a:	4628      	mov	r0, r5
 8010c6c:	b017      	add	sp, #92	; 0x5c
 8010c6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                    class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 8010c72:	f8da 1000 	ldr.w	r1, [sl]
 8010c76:	e9d1 033f 	ldrd	r0, r3, [r1, #252]	; 0xfc
                    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 8010c7a:	2800      	cmp	r0, #0
 8010c7c:	d040      	beq.n	8010d00 <_ux_device_stack_configuration_set+0x238>
 8010c7e:	464a      	mov	r2, r9
                            if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 8010c80:	468e      	mov	lr, r1
 8010c82:	f89d c022 	ldrb.w	ip, [sp, #34]	; 0x22
 8010c86:	9403      	str	r4, [sp, #12]
 8010c88:	e003      	b.n	8010c92 <_ux_device_stack_configuration_set+0x1ca>
                    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 8010c8a:	4282      	cmp	r2, r0
                        class_inst ++;
 8010c8c:	f103 0364 	add.w	r3, r3, #100	; 0x64
                    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 8010c90:	d010      	beq.n	8010cb4 <_ux_device_stack_configuration_set+0x1ec>
                        if (class_inst -> ux_slave_class_status == UX_USED)
 8010c92:	6c19      	ldr	r1, [r3, #64]	; 0x40
                    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 8010c94:	3201      	adds	r2, #1
                        if (class_inst -> ux_slave_class_status == UX_USED)
 8010c96:	2901      	cmp	r1, #1
 8010c98:	d1f7      	bne.n	8010c8a <_ux_device_stack_configuration_set+0x1c2>
                            if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 8010c9a:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8010c9c:	458c      	cmp	ip, r1
 8010c9e:	d1f4      	bne.n	8010c8a <_ux_device_stack_configuration_set+0x1c2>
 8010ca0:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8010ca2:	9c01      	ldr	r4, [sp, #4]
 8010ca4:	42a1      	cmp	r1, r4
 8010ca6:	d1f0      	bne.n	8010c8a <_ux_device_stack_configuration_set+0x1c2>
                                _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = class_inst;
 8010ca8:	eb0e 0c8c 	add.w	ip, lr, ip, lsl #2
 8010cac:	9c03      	ldr	r4, [sp, #12]
 8010cae:	f8cc 3104 	str.w	r3, [ip, #260]	; 0x104
                                break;
 8010cb2:	e79f      	b.n	8010bf4 <_ux_device_stack_configuration_set+0x12c>
 8010cb4:	9c03      	ldr	r4, [sp, #12]
 8010cb6:	e79d      	b.n	8010bf4 <_ux_device_stack_configuration_set+0x12c>
        return(UX_ERROR);
 8010cb8:	25ff      	movs	r5, #255	; 0xff
 8010cba:	e7b3      	b.n	8010c24 <_ux_device_stack_configuration_set+0x15c>
                        class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 8010cbc:	f8da 1000 	ldr.w	r1, [sl]
 8010cc0:	e9d1 c23f 	ldrd	ip, r2, [r1, #252]	; 0xfc
                        for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 8010cc4:	f1bc 0f00 	cmp.w	ip, #0
 8010cc8:	d08d      	beq.n	8010be6 <_ux_device_stack_configuration_set+0x11e>
 8010cca:	468e      	mov	lr, r1
 8010ccc:	46a1      	mov	r9, r4
 8010cce:	e003      	b.n	8010cd8 <_ux_device_stack_configuration_set+0x210>
 8010cd0:	4563      	cmp	r3, ip
                            class_inst ++;
 8010cd2:	f102 0264 	add.w	r2, r2, #100	; 0x64
                        for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 8010cd6:	d011      	beq.n	8010cfc <_ux_device_stack_configuration_set+0x234>
                            if (class_inst -> ux_slave_class_status == UX_USED)
 8010cd8:	6c11      	ldr	r1, [r2, #64]	; 0x40
                        for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 8010cda:	3301      	adds	r3, #1
                            if (class_inst -> ux_slave_class_status == UX_USED)
 8010cdc:	2901      	cmp	r1, #1
 8010cde:	d1f7      	bne.n	8010cd0 <_ux_device_stack_configuration_set+0x208>
                                if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 8010ce0:	6d91      	ldr	r1, [r2, #88]	; 0x58
 8010ce2:	4288      	cmp	r0, r1
 8010ce4:	d1f4      	bne.n	8010cd0 <_ux_device_stack_configuration_set+0x208>
 8010ce6:	6dd1      	ldr	r1, [r2, #92]	; 0x5c
 8010ce8:	9c01      	ldr	r4, [sp, #4]
 8010cea:	42a1      	cmp	r1, r4
 8010cec:	d1f0      	bne.n	8010cd0 <_ux_device_stack_configuration_set+0x208>
                                    _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = class_inst;
 8010cee:	eb0e 0080 	add.w	r0, lr, r0, lsl #2
 8010cf2:	464c      	mov	r4, r9
 8010cf4:	f8c0 2104 	str.w	r2, [r0, #260]	; 0x104
                                    break;
 8010cf8:	9202      	str	r2, [sp, #8]
 8010cfa:	e774      	b.n	8010be6 <_ux_device_stack_configuration_set+0x11e>
 8010cfc:	464c      	mov	r4, r9
 8010cfe:	e772      	b.n	8010be6 <_ux_device_stack_configuration_set+0x11e>
                    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 8010d00:	4681      	mov	r9, r0
 8010d02:	e777      	b.n	8010bf4 <_ux_device_stack_configuration_set+0x12c>
 8010d04:	20000234 	.word	0x20000234
 8010d08:	20000254 	.word	0x20000254
 8010d0c:	2000b408 	.word	0x2000b408

08010d10 <_ux_device_stack_control_request_process>:
/*                                            process with print class,   */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_control_request_process(UX_SLAVE_TRANSFER *transfer_request)
{
 8010d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;

    /* Ensure that the Setup request has been received correctly.  */
    if (transfer_request -> ux_slave_transfer_request_completion_code == UX_SUCCESS)
 8010d14:	6a45      	ldr	r5, [r0, #36]	; 0x24
{
 8010d16:	b091      	sub	sp, #68	; 0x44
    if (transfer_request -> ux_slave_transfer_request_completion_code == UX_SUCCESS)
 8010d18:	b125      	cbz	r5, 8010d24 <_ux_device_stack_control_request_process+0x14>
UINT                        status =  UX_ERROR;
 8010d1a:	25ff      	movs	r5, #255	; 0xff
            _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
    }

    /* Return the function status.  */
    return(status);
}
 8010d1c:	4628      	mov	r0, r5
 8010d1e:	b011      	add	sp, #68	; 0x44
 8010d20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8010d24:	4e84      	ldr	r6, [pc, #528]	; (8010f38 <_ux_device_stack_control_request_process+0x228>)
 8010d26:	4604      	mov	r4, r0
        request        =   *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 8010d28:	f890 a03d 	ldrb.w	sl, [r0, #61]	; 0x3d
        request_type   =   *transfer_request -> ux_slave_transfer_request_setup;
 8010d2c:	f890 803c 	ldrb.w	r8, [r0, #60]	; 0x3c
        request_value  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 8010d30:	303e      	adds	r0, #62	; 0x3e
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8010d32:	f8d6 b000 	ldr.w	fp, [r6]
        request_value  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 8010d36:	f000 ff61 	bl	8011bfc <_ux_utility_short_get>
 8010d3a:	4681      	mov	r9, r0
        request_index  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX);
 8010d3c:	f104 0040 	add.w	r0, r4, #64	; 0x40
 8010d40:	f000 ff5c 	bl	8011bfc <_ux_utility_short_get>
 8010d44:	4607      	mov	r7, r0
        request_length =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 8010d46:	f104 0042 	add.w	r0, r4, #66	; 0x42
 8010d4a:	f000 ff57 	bl	8011bfc <_ux_utility_short_get>
        if ((request == UX_GET_DESCRIPTOR || request == UX_SET_DESCRIPTOR) && (((request_value >> 8) & UX_REQUEST_TYPE) != UX_REQUEST_TYPE_STANDARD))
 8010d4e:	f1aa 0206 	sub.w	r2, sl, #6
 8010d52:	2a01      	cmp	r2, #1
        request_length =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 8010d54:	4603      	mov	r3, r0
        if ((request == UX_GET_DESCRIPTOR || request == UX_SET_DESCRIPTOR) && (((request_value >> 8) & UX_REQUEST_TYPE) != UX_REQUEST_TYPE_STANDARD))
 8010d56:	d927      	bls.n	8010da8 <_ux_device_stack_control_request_process+0x98>
        if ((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_VENDOR)
 8010d58:	f008 0260 	and.w	r2, r8, #96	; 0x60
 8010d5c:	2a40      	cmp	r2, #64	; 0x40
 8010d5e:	d05b      	beq.n	8010e18 <_ux_device_stack_control_request_process+0x108>
        if (((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_CLASS) ||
 8010d60:	2a20      	cmp	r2, #32
 8010d62:	d02a      	beq.n	8010dba <_ux_device_stack_control_request_process+0xaa>
        switch (request)
 8010d64:	f1ba 0f0c 	cmp.w	sl, #12
 8010d68:	f200 8088 	bhi.w	8010e7c <_ux_device_stack_control_request_process+0x16c>
 8010d6c:	a201      	add	r2, pc, #4	; (adr r2, 8010d74 <_ux_device_stack_control_request_process+0x64>)
 8010d6e:	f852 f02a 	ldr.w	pc, [r2, sl, lsl #2]
 8010d72:	bf00      	nop
 8010d74:	08010ebb 	.word	0x08010ebb
 8010d78:	08010e91 	.word	0x08010e91
 8010d7c:	08010e7d 	.word	0x08010e7d
 8010d80:	08010ea9 	.word	0x08010ea9
 8010d84:	08010e7d 	.word	0x08010e7d
 8010d88:	08010eeb 	.word	0x08010eeb
 8010d8c:	08010f03 	.word	0x08010f03
 8010d90:	08010e7d 	.word	0x08010e7d
 8010d94:	08010f15 	.word	0x08010f15
 8010d98:	08010f21 	.word	0x08010f21
 8010d9c:	08010ecd 	.word	0x08010ecd
 8010da0:	08010edb 	.word	0x08010edb
 8010da4:	08010d1d 	.word	0x08010d1d
        if ((request == UX_GET_DESCRIPTOR || request == UX_SET_DESCRIPTOR) && (((request_value >> 8) & UX_REQUEST_TYPE) != UX_REQUEST_TYPE_STANDARD))
 8010da8:	ea4f 2219 	mov.w	r2, r9, lsr #8
 8010dac:	f012 0f60 	tst.w	r2, #96	; 0x60
 8010db0:	d0d2      	beq.n	8010d58 <_ux_device_stack_control_request_process+0x48>
            request_type &=  (UINT)~UX_REQUEST_TYPE;
 8010db2:	f028 0860 	bic.w	r8, r8, #96	; 0x60
            request_type |= UX_REQUEST_TYPE_CLASS;
 8010db6:	f048 0820 	orr.w	r8, r8, #32
            if (_ux_system_slave -> ux_system_slave_device_vendor_request_function != UX_NULL &&
 8010dba:	6832      	ldr	r2, [r6, #0]
                        if ((request_index & 0xFF) != class_index)
 8010dbc:	b2fb      	uxtb	r3, r7
 8010dbe:	9303      	str	r3, [sp, #12]
            class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_REQUEST;
 8010dc0:	2304      	movs	r3, #4
            for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index ++)
 8010dc2:	2700      	movs	r7, #0
UINT                        status =  UX_ERROR;
 8010dc4:	21ff      	movs	r1, #255	; 0xff
            class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_REQUEST;
 8010dc6:	9305      	str	r3, [sp, #20]
                if ((request_type & UX_REQUEST_TARGET) == UX_REQUEST_TARGET_INTERFACE)
 8010dc8:	f008 0903 	and.w	r9, r8, #3
 8010dcc:	e00a      	b.n	8010de4 <_ux_device_stack_control_request_process+0xd4>
                class_command.ux_slave_class_command_class_ptr = class_ptr;
 8010dce:	920d      	str	r2, [sp, #52]	; 0x34
                status = class_ptr -> ux_slave_class_entry_function(&class_command);
 8010dd0:	a805      	add	r0, sp, #20
 8010dd2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8010dd4:	4790      	blx	r2
                if (status == UX_SUCCESS)
 8010dd6:	4601      	mov	r1, r0
 8010dd8:	2800      	cmp	r0, #0
 8010dda:	d09f      	beq.n	8010d1c <_ux_device_stack_control_request_process+0xc>
            for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index ++)
 8010ddc:	3701      	adds	r7, #1
 8010dde:	2f10      	cmp	r7, #16
 8010de0:	d012      	beq.n	8010e08 <_ux_device_stack_control_request_process+0xf8>
                class_ptr =  _ux_system_slave -> ux_system_slave_interface_class_array[class_index];
 8010de2:	6832      	ldr	r2, [r6, #0]
 8010de4:	eb02 0287 	add.w	r2, r2, r7, lsl #2
 8010de8:	f8d2 2104 	ldr.w	r2, [r2, #260]	; 0x104
                if (class_ptr == UX_NULL)
 8010dec:	2a00      	cmp	r2, #0
 8010dee:	d0f5      	beq.n	8010ddc <_ux_device_stack_control_request_process+0xcc>
                if ((request_type & UX_REQUEST_TARGET) == UX_REQUEST_TARGET_INTERFACE)
 8010df0:	f1b9 0f01 	cmp.w	r9, #1
 8010df4:	d1eb      	bne.n	8010dce <_ux_device_stack_control_request_process+0xbe>
                    if ((request_type == 0xA1) && (request == 0x00) &&
 8010df6:	f1b8 0fa1 	cmp.w	r8, #161	; 0xa1
 8010dfa:	d033      	beq.n	8010e64 <_ux_device_stack_control_request_process+0x154>
                        if ((request_index & 0xFF) != class_index)
 8010dfc:	9b03      	ldr	r3, [sp, #12]
 8010dfe:	42bb      	cmp	r3, r7
 8010e00:	d0e5      	beq.n	8010dce <_ux_device_stack_control_request_process+0xbe>
            for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index ++)
 8010e02:	3701      	adds	r7, #1
 8010e04:	2f10      	cmp	r7, #16
 8010e06:	d1ec      	bne.n	8010de2 <_ux_device_stack_control_request_process+0xd2>
                _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 8010e08:	f10b 003c 	add.w	r0, fp, #60	; 0x3c
 8010e0c:	9103      	str	r1, [sp, #12]
 8010e0e:	f000 f9eb 	bl	80111e8 <_ux_device_stack_endpoint_stall>
 8010e12:	9903      	ldr	r1, [sp, #12]
 8010e14:	460d      	mov	r5, r1
 8010e16:	e781      	b.n	8010d1c <_ux_device_stack_control_request_process+0xc>
            if (_ux_system_slave -> ux_system_slave_device_vendor_request_function != UX_NULL &&
 8010e18:	6832      	ldr	r2, [r6, #0]
 8010e1a:	f8d2 1170 	ldr.w	r1, [r2, #368]	; 0x170
 8010e1e:	468c      	mov	ip, r1
 8010e20:	2900      	cmp	r1, #0
 8010e22:	d0cb      	beq.n	8010dbc <_ux_device_stack_control_request_process+0xac>
 8010e24:	f8d2 116c 	ldr.w	r1, [r2, #364]	; 0x16c
 8010e28:	4551      	cmp	r1, sl
 8010e2a:	d1c7      	bne.n	8010dbc <_ux_device_stack_control_request_process+0xac>
                status = _ux_system_slave -> ux_system_slave_device_vendor_request_function(request, request_value, 
 8010e2c:	68e2      	ldr	r2, [r4, #12]
                application_data_length = UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH;
 8010e2e:	f44f 7480 	mov.w	r4, #256	; 0x100
 8010e32:	9405      	str	r4, [sp, #20]
                status = _ux_system_slave -> ux_system_slave_device_vendor_request_function(request, request_value, 
 8010e34:	ac05      	add	r4, sp, #20
 8010e36:	4649      	mov	r1, r9
 8010e38:	9200      	str	r2, [sp, #0]
 8010e3a:	9401      	str	r4, [sp, #4]
 8010e3c:	463a      	mov	r2, r7
 8010e3e:	4650      	mov	r0, sl
 8010e40:	4664      	mov	r4, ip
 8010e42:	9303      	str	r3, [sp, #12]
 8010e44:	47a0      	blx	r4
                if (status == UX_SUCCESS)
 8010e46:	4601      	mov	r1, r0
 8010e48:	2800      	cmp	r0, #0
 8010e4a:	d170      	bne.n	8010f2e <_ux_device_stack_control_request_process+0x21e>
                    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8010e4c:	2403      	movs	r4, #3
                    _ux_device_stack_transfer_request(transfer_request, application_data_length, request_length);
 8010e4e:	9b03      	ldr	r3, [sp, #12]
                    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8010e50:	f8cb 4084 	str.w	r4, [fp, #132]	; 0x84
                    return(UX_SUCCESS);
 8010e54:	460d      	mov	r5, r1
                    _ux_device_stack_transfer_request(transfer_request, application_data_length, request_length);
 8010e56:	461a      	mov	r2, r3
 8010e58:	9905      	ldr	r1, [sp, #20]
 8010e5a:	f10b 005c 	add.w	r0, fp, #92	; 0x5c
 8010e5e:	f000 fc75 	bl	801174c <_ux_device_stack_transfer_request>
                    return(UX_SUCCESS);
 8010e62:	e75b      	b.n	8010d1c <_ux_device_stack_control_request_process+0xc>
                    if ((request_type == 0xA1) && (request == 0x00) &&
 8010e64:	f1ba 0f00 	cmp.w	sl, #0
 8010e68:	d1c8      	bne.n	8010dfc <_ux_device_stack_control_request_process+0xec>
                        (class_ptr -> ux_slave_class_interface -> ux_slave_interface_descriptor.bInterfaceClass == 0x07))
 8010e6a:	6e10      	ldr	r0, [r2, #96]	; 0x60
                    if ((request_type == 0xA1) && (request == 0x00) &&
 8010e6c:	7c40      	ldrb	r0, [r0, #17]
 8010e6e:	2807      	cmp	r0, #7
 8010e70:	d1c4      	bne.n	8010dfc <_ux_device_stack_control_request_process+0xec>
                        if(*(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX + 1) != class_index)
 8010e72:	f894 0041 	ldrb.w	r0, [r4, #65]	; 0x41
 8010e76:	42b8      	cmp	r0, r7
 8010e78:	d0a9      	beq.n	8010dce <_ux_device_stack_control_request_process+0xbe>
 8010e7a:	e7af      	b.n	8010ddc <_ux_device_stack_control_request_process+0xcc>
        switch (request)
 8010e7c:	2454      	movs	r4, #84	; 0x54
            _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 8010e7e:	4625      	mov	r5, r4
 8010e80:	f10b 003c 	add.w	r0, fp, #60	; 0x3c
 8010e84:	f000 f9b0 	bl	80111e8 <_ux_device_stack_endpoint_stall>
}
 8010e88:	4628      	mov	r0, r5
 8010e8a:	b011      	add	sp, #68	; 0x44
 8010e8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            status =  _ux_device_stack_clear_feature(request_type, request_value, request_index);
 8010e90:	463a      	mov	r2, r7
 8010e92:	4649      	mov	r1, r9
 8010e94:	4640      	mov	r0, r8
 8010e96:	f7ff fdcd 	bl	8010a34 <_ux_device_stack_clear_feature>
 8010e9a:	4604      	mov	r4, r0
        if (status != UX_SUCCESS)
 8010e9c:	2c00      	cmp	r4, #0
 8010e9e:	d1ee      	bne.n	8010e7e <_ux_device_stack_control_request_process+0x16e>
}
 8010ea0:	4628      	mov	r0, r5
 8010ea2:	b011      	add	sp, #68	; 0x44
 8010ea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            status =  _ux_device_stack_set_feature(request_type, request_value, request_index);
 8010ea8:	463a      	mov	r2, r7
 8010eaa:	4649      	mov	r1, r9
 8010eac:	4640      	mov	r0, r8
 8010eae:	f000 fbd5 	bl	801165c <_ux_device_stack_set_feature>
 8010eb2:	4604      	mov	r4, r0
        if (status != UX_SUCCESS)
 8010eb4:	2c00      	cmp	r4, #0
 8010eb6:	d0f3      	beq.n	8010ea0 <_ux_device_stack_control_request_process+0x190>
 8010eb8:	e7e1      	b.n	8010e7e <_ux_device_stack_control_request_process+0x16e>
            status =  _ux_device_stack_get_status(request_type, request_index, request_length);
 8010eba:	461a      	mov	r2, r3
 8010ebc:	4639      	mov	r1, r7
 8010ebe:	4640      	mov	r0, r8
 8010ec0:	f000 f9b8 	bl	8011234 <_ux_device_stack_get_status>
 8010ec4:	4604      	mov	r4, r0
        if (status != UX_SUCCESS)
 8010ec6:	2c00      	cmp	r4, #0
 8010ec8:	d0ea      	beq.n	8010ea0 <_ux_device_stack_control_request_process+0x190>
 8010eca:	e7d8      	b.n	8010e7e <_ux_device_stack_control_request_process+0x16e>
            status =  _ux_device_stack_alternate_setting_get(request_index);
 8010ecc:	4638      	mov	r0, r7
 8010ece:	f7ff fc3d 	bl	801074c <_ux_device_stack_alternate_setting_get>
 8010ed2:	4604      	mov	r4, r0
        if (status != UX_SUCCESS)
 8010ed4:	2c00      	cmp	r4, #0
 8010ed6:	d0e3      	beq.n	8010ea0 <_ux_device_stack_control_request_process+0x190>
 8010ed8:	e7d1      	b.n	8010e7e <_ux_device_stack_control_request_process+0x16e>
            status =  _ux_device_stack_alternate_setting_set(request_index,request_value);
 8010eda:	4649      	mov	r1, r9
 8010edc:	4638      	mov	r0, r7
 8010ede:	f7ff fc59 	bl	8010794 <_ux_device_stack_alternate_setting_set>
 8010ee2:	4604      	mov	r4, r0
        if (status != UX_SUCCESS)
 8010ee4:	2c00      	cmp	r4, #0
 8010ee6:	d0db      	beq.n	8010ea0 <_ux_device_stack_control_request_process+0x190>
 8010ee8:	e7c9      	b.n	8010e7e <_ux_device_stack_control_request_process+0x16e>
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_SET_DEVICE_ADDRESS, (VOID *) (ALIGN_TYPE) request_value);
 8010eea:	464a      	mov	r2, r9
 8010eec:	2111      	movs	r1, #17
 8010eee:	4658      	mov	r0, fp
 8010ef0:	f8db 3018 	ldr.w	r3, [fp, #24]
            dcd -> ux_slave_dcd_device_address =  request_value;
 8010ef4:	f8cb 9014 	str.w	r9, [fp, #20]
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_SET_DEVICE_ADDRESS, (VOID *) (ALIGN_TYPE) request_value);
 8010ef8:	4798      	blx	r3
 8010efa:	4604      	mov	r4, r0
        if (status != UX_SUCCESS)
 8010efc:	2c00      	cmp	r4, #0
 8010efe:	d0cf      	beq.n	8010ea0 <_ux_device_stack_control_request_process+0x190>
 8010f00:	e7bd      	b.n	8010e7e <_ux_device_stack_control_request_process+0x16e>
            status =  _ux_device_stack_descriptor_send(request_value, request_index, request_length);
 8010f02:	461a      	mov	r2, r3
 8010f04:	4639      	mov	r1, r7
 8010f06:	4648      	mov	r0, r9
 8010f08:	f000 f818 	bl	8010f3c <_ux_device_stack_descriptor_send>
 8010f0c:	4604      	mov	r4, r0
        if (status != UX_SUCCESS)
 8010f0e:	2c00      	cmp	r4, #0
 8010f10:	d0c6      	beq.n	8010ea0 <_ux_device_stack_control_request_process+0x190>
 8010f12:	e7b4      	b.n	8010e7e <_ux_device_stack_control_request_process+0x16e>
            status =  _ux_device_stack_configuration_get();
 8010f14:	f7ff fdc4 	bl	8010aa0 <_ux_device_stack_configuration_get>
 8010f18:	4604      	mov	r4, r0
        if (status != UX_SUCCESS)
 8010f1a:	2c00      	cmp	r4, #0
 8010f1c:	d0c0      	beq.n	8010ea0 <_ux_device_stack_control_request_process+0x190>
 8010f1e:	e7ae      	b.n	8010e7e <_ux_device_stack_control_request_process+0x16e>
            status =  _ux_device_stack_configuration_set(request_value);
 8010f20:	4648      	mov	r0, r9
 8010f22:	f7ff fdd1 	bl	8010ac8 <_ux_device_stack_configuration_set>
 8010f26:	4604      	mov	r4, r0
        if (status != UX_SUCCESS)
 8010f28:	2c00      	cmp	r4, #0
 8010f2a:	d0b9      	beq.n	8010ea0 <_ux_device_stack_control_request_process+0x190>
 8010f2c:	e7a7      	b.n	8010e7e <_ux_device_stack_control_request_process+0x16e>
                    _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 8010f2e:	f10b 003c 	add.w	r0, fp, #60	; 0x3c
 8010f32:	f000 f959 	bl	80111e8 <_ux_device_stack_endpoint_stall>
                    return(UX_SUCCESS);
 8010f36:	e6f1      	b.n	8010d1c <_ux_device_stack_control_request_process+0xc>
 8010f38:	2000b408 	.word	0x2000b408

08010f3c <_ux_device_stack_descriptor_send>:

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;

    /* Set the direction to OUT.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8010f3c:	2303      	movs	r3, #3
{
 8010f3e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8010f42:	f8df a228 	ldr.w	sl, [pc, #552]	; 801116c <_ux_device_stack_descriptor_send+0x230>
{
 8010f46:	4616      	mov	r6, r2
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8010f48:	f8da 5000 	ldr.w	r5, [sl]
{
 8010f4c:	460c      	mov	r4, r1
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8010f4e:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
 8010f52:	f3c0 2307 	ubfx	r3, r0, #8, #8

    /* Default descriptor length is host length.  */
    length =  host_length;

    /* What type of descriptor do we need to return?  */
    switch (descriptor_type)
 8010f56:	1e5a      	subs	r2, r3, #1
{
 8010f58:	b087      	sub	sp, #28
    endpoint =  &device -> ux_slave_device_control_endpoint;
 8010f5a:	f105 093c 	add.w	r9, r5, #60	; 0x3c
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8010f5e:	f105 075c 	add.w	r7, r5, #92	; 0x5c
    descriptor_index =  descriptor_type & 0xff;
 8010f62:	fa5f fb80 	uxtb.w	fp, r0
    switch (descriptor_type)
 8010f66:	2a0e      	cmp	r2, #14
 8010f68:	d809      	bhi.n	8010f7e <_ux_device_stack_descriptor_send+0x42>
 8010f6a:	e8df f002 	tbb	[pc, r2]
 8010f6e:	2f11      	.short	0x2f11
 8010f70:	8008086a 	.word	0x8008086a
 8010f74:	0864082f 	.word	0x0864082f
 8010f78:	08080808 	.word	0x08080808
 8010f7c:	2f          	.byte	0x2f
 8010f7d:	00          	.byte	0x00
            /* Have we exhausted all the string descriptors?  */
            if (string_framework_length == 0)
            {

                /* Could not find the required string index. Stall the endpoint.  */
                dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8010f7e:	464a      	mov	r2, r9
 8010f80:	2114      	movs	r1, #20
 8010f82:	4628      	mov	r0, r5
 8010f84:	69ab      	ldr	r3, [r5, #24]
 8010f86:	4798      	blx	r3
                return(UX_ERROR);
 8010f88:	20ff      	movs	r0, #255	; 0xff
        return(UX_ERROR);
    }

    /* Return the status to the caller.  */
    return(status);
}
 8010f8a:	b007      	add	sp, #28
 8010f8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (host_length > UX_DEVICE_DESCRIPTOR_LENGTH)
 8010f90:	2e12      	cmp	r6, #18
 8010f92:	46b0      	mov	r8, r6
 8010f94:	bf28      	it	cs
 8010f96:	f04f 0812 	movcs.w	r8, #18
        device_framework_end = device_framework + device_framework_length;
 8010f9a:	e9d5 1233 	ldrd	r1, r2, [r5, #204]	; 0xcc
 8010f9e:	440a      	add	r2, r1
        while (device_framework < device_framework_end)
 8010fa0:	4291      	cmp	r1, r2
 8010fa2:	d303      	bcc.n	8010fac <_ux_device_stack_descriptor_send+0x70>
 8010fa4:	e7f0      	b.n	8010f88 <_ux_device_stack_descriptor_send+0x4c>
            device_framework +=  descriptor_length;
 8010fa6:	4421      	add	r1, r4
        while (device_framework < device_framework_end)
 8010fa8:	428a      	cmp	r2, r1
 8010faa:	d9ed      	bls.n	8010f88 <_ux_device_stack_descriptor_send+0x4c>
            if (*(device_framework + 1) == descriptor_type)
 8010fac:	7848      	ldrb	r0, [r1, #1]
            descriptor_length =  (ULONG) *device_framework;
 8010fae:	780c      	ldrb	r4, [r1, #0]
            if (*(device_framework + 1) == descriptor_type)
 8010fb0:	4298      	cmp	r0, r3
 8010fb2:	d1f8      	bne.n	8010fa6 <_ux_device_stack_descriptor_send+0x6a>
                _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer,
 8010fb4:	4642      	mov	r2, r8
 8010fb6:	6ea8      	ldr	r0, [r5, #104]	; 0x68
 8010fb8:	f000 fdea 	bl	8011b90 <_ux_utility_memory_copy>
                status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8010fbc:	4632      	mov	r2, r6
 8010fbe:	4641      	mov	r1, r8
                        status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8010fc0:	4638      	mov	r0, r7
}
 8010fc2:	b007      	add	sp, #28
 8010fc4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                        status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8010fc8:	f000 bbc0 	b.w	801174c <_ux_device_stack_transfer_request>
        if (descriptor_type == UX_OTHER_SPEED_DESCRIPTOR_ITEM)
 8010fcc:	2b07      	cmp	r3, #7
 8010fce:	ea4f 2810 	mov.w	r8, r0, lsr #8
            device_framework_end = device_framework + device_framework_length;
 8010fd2:	bf0c      	ite	eq
 8010fd4:	e9d5 4035 	ldrdeq	r4, r0, [r5, #212]	; 0xd4
            device_framework_end = device_framework + device_framework_length;
 8010fd8:	e9d5 4033 	ldrdne	r4, r0, [r5, #204]	; 0xcc
 8010fdc:	4420      	add	r0, r4
        while (device_framework < device_framework_end)
 8010fde:	4284      	cmp	r4, r0
 8010fe0:	bf38      	it	cc
 8010fe2:	f04f 0c00 	movcc.w	ip, #0
 8010fe6:	d305      	bcc.n	8010ff4 <_ux_device_stack_descriptor_send+0xb8>
 8010fe8:	e7ce      	b.n	8010f88 <_ux_device_stack_descriptor_send+0x4c>
                if (*(device_framework + 1) == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 8010fea:	2902      	cmp	r1, #2
 8010fec:	d045      	beq.n	801107a <_ux_device_stack_descriptor_send+0x13e>
            device_framework +=  descriptor_length;
 8010fee:	4414      	add	r4, r2
        while (device_framework < device_framework_end)
 8010ff0:	4284      	cmp	r4, r0
 8010ff2:	d2c9      	bcs.n	8010f88 <_ux_device_stack_descriptor_send+0x4c>
            if (descriptor_type == UX_BOS_DESCRIPTOR_ITEM)
 8010ff4:	2b0f      	cmp	r3, #15
            descriptor_length =  (ULONG) *device_framework;
 8010ff6:	7822      	ldrb	r2, [r4, #0]
                if (*(device_framework + 1) == UX_BOS_DESCRIPTOR_ITEM)
 8010ff8:	7861      	ldrb	r1, [r4, #1]
            if (descriptor_type == UX_BOS_DESCRIPTOR_ITEM)
 8010ffa:	d1f6      	bne.n	8010fea <_ux_device_stack_descriptor_send+0xae>
                if (*(device_framework + 1) == UX_BOS_DESCRIPTOR_ITEM)
 8010ffc:	290f      	cmp	r1, #15
 8010ffe:	d1f6      	bne.n	8010fee <_ux_device_stack_descriptor_send+0xb2>
                    _ux_utility_descriptor_parse(device_framework,
 8011000:	2204      	movs	r2, #4
 8011002:	4620      	mov	r0, r4
 8011004:	4957      	ldr	r1, [pc, #348]	; (8011164 <_ux_device_stack_descriptor_send+0x228>)
 8011006:	eb0d 0302 	add.w	r3, sp, r2
 801100a:	f000 fc8d 	bl	8011928 <_ux_utility_descriptor_parse>
                    target_descriptor_length = bos_descriptor.wTotalLength;
 801100e:	f8bd a006 	ldrh.w	sl, [sp, #6]
            if (target_descriptor_length < host_length)
 8011012:	45b2      	cmp	sl, r6
 8011014:	bf28      	it	cs
 8011016:	46b2      	movcs	sl, r6
            if (length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 8011018:	f5ba 7f80 	cmp.w	sl, #256	; 0x100
 801101c:	f240 8089 	bls.w	8011132 <_ux_device_stack_descriptor_send+0x1f6>
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 8011020:	2212      	movs	r2, #18
 8011022:	2109      	movs	r1, #9
 8011024:	2002      	movs	r0, #2
 8011026:	f000 fc03 	bl	8011830 <_ux_system_error_handler>
                status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801102a:	464a      	mov	r2, r9
 801102c:	2114      	movs	r1, #20
 801102e:	4628      	mov	r0, r5
 8011030:	69ab      	ldr	r3, [r5, #24]
 8011032:	4798      	blx	r3
                break;
 8011034:	e7a9      	b.n	8010f8a <_ux_device_stack_descriptor_send+0x4e>
 8011036:	2e05      	cmp	r6, #5
 8011038:	46b0      	mov	r8, r6
 801103a:	bf28      	it	cs
 801103c:	f04f 0805 	movcs.w	r8, #5
 8011040:	e7ab      	b.n	8010f9a <_ux_device_stack_descriptor_send+0x5e>
        if (descriptor_index == 0)
 8011042:	f1bb 0f00 	cmp.w	fp, #0
 8011046:	d11d      	bne.n	8011084 <_ux_device_stack_descriptor_send+0x148>
            if (_ux_system_slave -> ux_system_slave_language_id_framework_length + 2 > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 8011048:	f8d5 30f0 	ldr.w	r3, [r5, #240]	; 0xf0
 801104c:	3302      	adds	r3, #2
 801104e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011052:	d958      	bls.n	8011106 <_ux_device_stack_descriptor_send+0x1ca>
                            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 8011054:	2212      	movs	r2, #18
 8011056:	2109      	movs	r1, #9
 8011058:	2002      	movs	r0, #2
 801105a:	f000 fbe9 	bl	8011830 <_ux_system_error_handler>
                            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801105e:	464a      	mov	r2, r9
 8011060:	2114      	movs	r1, #20
 8011062:	4628      	mov	r0, r5
 8011064:	69ab      	ldr	r3, [r5, #24]
}
 8011066:	b007      	add	sp, #28
 8011068:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801106c:	4718      	bx	r3
        if (descriptor_type == UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM &&
 801106e:	2e0a      	cmp	r6, #10
 8011070:	46b0      	mov	r8, r6
 8011072:	bf28      	it	cs
 8011074:	f04f 080a 	movcs.w	r8, #10
 8011078:	e78f      	b.n	8010f9a <_ux_device_stack_descriptor_send+0x5e>
                    if (parsed_descriptor_index == descriptor_index)
 801107a:	45e3      	cmp	fp, ip
 801107c:	d067      	beq.n	801114e <_ux_device_stack_descriptor_send+0x212>
                        parsed_descriptor_index++;
 801107e:	f10c 0c01 	add.w	ip, ip, #1
 8011082:	e7b4      	b.n	8010fee <_ux_device_stack_descriptor_send+0xb2>
            string_framework =  _ux_system_slave -> ux_system_slave_string_framework;
 8011084:	e9d5 a839 	ldrd	sl, r8, [r5, #228]	; 0xe4
            while (string_framework_length != 0)
 8011088:	f1b8 0f00 	cmp.w	r8, #0
 801108c:	d10c      	bne.n	80110a8 <_ux_device_stack_descriptor_send+0x16c>
 801108e:	e776      	b.n	8010f7e <_ux_device_stack_descriptor_send+0x42>
                string_framework_length -=  (ULONG) *(string_framework + 3) + 4;
 8011090:	f06f 0103 	mvn.w	r1, #3
 8011094:	f89a 3003 	ldrb.w	r3, [sl, #3]
 8011098:	1ac9      	subs	r1, r1, r3
            while (string_framework_length != 0)
 801109a:	eb18 0801 	adds.w	r8, r8, r1
                string_framework +=  (ULONG) *(string_framework + 3) + 4;
 801109e:	f103 0304 	add.w	r3, r3, #4
 80110a2:	449a      	add	sl, r3
            while (string_framework_length != 0)
 80110a4:	f43f af6b 	beq.w	8010f7e <_ux_device_stack_descriptor_send+0x42>
                if (_ux_utility_short_get(string_framework) == request_index)
 80110a8:	4650      	mov	r0, sl
 80110aa:	f000 fda7 	bl	8011bfc <_ux_utility_short_get>
 80110ae:	42a0      	cmp	r0, r4
 80110b0:	d1ee      	bne.n	8011090 <_ux_device_stack_descriptor_send+0x154>
                    if (*(string_framework + 2) == descriptor_index)
 80110b2:	f89a 3002 	ldrb.w	r3, [sl, #2]
 80110b6:	455b      	cmp	r3, fp
 80110b8:	d1ea      	bne.n	8011090 <_ux_device_stack_descriptor_send+0x154>
                        if (((*(string_framework + 3)*2) + 2) > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 80110ba:	f89a 3003 	ldrb.w	r3, [sl, #3]
 80110be:	3301      	adds	r3, #1
 80110c0:	2b80      	cmp	r3, #128	; 0x80
 80110c2:	ea4f 0243 	mov.w	r2, r3, lsl #1
 80110c6:	dcc5      	bgt.n	8011054 <_ux_device_stack_descriptor_send+0x118>
                        *(string_memory + 1) =  UX_STRING_DESCRIPTOR_ITEM;
 80110c8:	2303      	movs	r3, #3
                        string_memory =  transfer_request -> ux_slave_transfer_request_data_pointer;
 80110ca:	6ea8      	ldr	r0, [r5, #104]	; 0x68
                        *string_memory =  (UCHAR)((*(string_framework + 3)*2) + 2);
 80110cc:	7002      	strb	r2, [r0, #0]
                        *(string_memory + 1) =  UX_STRING_DESCRIPTOR_ITEM;
 80110ce:	7043      	strb	r3, [r0, #1]
                        for (string_length = 0; string_length <  *(string_framework + 3) ; string_length ++)
 80110d0:	f89a 3003 	ldrb.w	r3, [sl, #3]
 80110d4:	2b00      	cmp	r3, #0
 80110d6:	d043      	beq.n	8011160 <_ux_device_stack_descriptor_send+0x224>
 80110d8:	2300      	movs	r3, #0
                            *(string_memory + 2 + (string_length * 2) + 1) =  0;
 80110da:	461c      	mov	r4, r3
 80110dc:	f10a 0103 	add.w	r1, sl, #3
 80110e0:	1c45      	adds	r5, r0, #1
                            *(string_memory + 2 + (string_length * 2)) =  *(string_framework + 4 + string_length);
 80110e2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80110e6:	3301      	adds	r3, #1
 80110e8:	f800 2013 	strb.w	r2, [r0, r3, lsl #1]
                            *(string_memory + 2 + (string_length * 2) + 1) =  0;
 80110ec:	f805 4013 	strb.w	r4, [r5, r3, lsl #1]
                        for (string_length = 0; string_length <  *(string_framework + 3) ; string_length ++)
 80110f0:	f89a 2003 	ldrb.w	r2, [sl, #3]
 80110f4:	4293      	cmp	r3, r2
 80110f6:	d3f4      	bcc.n	80110e2 <_ux_device_stack_descriptor_send+0x1a6>
                        if (host_length > (UINT)((*(string_framework + 3)*2) + 2))
 80110f8:	3201      	adds	r2, #1
 80110fa:	0051      	lsls	r1, r2, #1
                        status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 80110fc:	42b1      	cmp	r1, r6
 80110fe:	4632      	mov	r2, r6
 8011100:	bf28      	it	cs
 8011102:	4631      	movcs	r1, r6
 8011104:	e75c      	b.n	8010fc0 <_ux_device_stack_descriptor_send+0x84>
            string_memory =  transfer_request -> ux_slave_transfer_request_data_pointer;
 8011106:	6eaa      	ldr	r2, [r5, #104]	; 0x68
            *string_memory =  (UCHAR)(_ux_system_slave -> ux_system_slave_language_id_framework_length + 2);
 8011108:	7013      	strb	r3, [r2, #0]
            *(string_memory +1) =  UX_STRING_DESCRIPTOR_ITEM;
 801110a:	2303      	movs	r3, #3
 801110c:	7053      	strb	r3, [r2, #1]
            _ux_utility_memory_copy(string_memory+2, _ux_system_slave -> ux_system_slave_language_id_framework,
 801110e:	f8da 3000 	ldr.w	r3, [sl]
 8011112:	1c90      	adds	r0, r2, #2
 8011114:	e9d3 123b 	ldrd	r1, r2, [r3, #236]	; 0xec
 8011118:	f000 fd3a 	bl	8011b90 <_ux_utility_memory_copy>
            if (host_length > _ux_system_slave -> ux_system_slave_language_id_framework_length + 2)
 801111c:	f8da 3000 	ldr.w	r3, [sl]
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8011120:	4632      	mov	r2, r6
            if (host_length > _ux_system_slave -> ux_system_slave_language_id_framework_length + 2)
 8011122:	f8d3 10f0 	ldr.w	r1, [r3, #240]	; 0xf0
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8011126:	4638      	mov	r0, r7
            if (host_length > _ux_system_slave -> ux_system_slave_language_id_framework_length + 2)
 8011128:	3102      	adds	r1, #2
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801112a:	42b1      	cmp	r1, r6
 801112c:	bf28      	it	cs
 801112e:	4631      	movcs	r1, r6
 8011130:	e747      	b.n	8010fc2 <_ux_device_stack_descriptor_send+0x86>
            _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer,
 8011132:	4621      	mov	r1, r4
 8011134:	4652      	mov	r2, sl
 8011136:	6ea8      	ldr	r0, [r5, #104]	; 0x68
 8011138:	f000 fd2a 	bl	8011b90 <_ux_utility_memory_copy>
            *(transfer_request -> ux_slave_transfer_request_data_pointer + 1) = (UCHAR)descriptor_type;
 801113c:	6eab      	ldr	r3, [r5, #104]	; 0x68
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801113e:	4632      	mov	r2, r6
 8011140:	4651      	mov	r1, sl
 8011142:	4638      	mov	r0, r7
    descriptor_type =  (UCHAR) ((descriptor_type >> 8) & 0xff);
 8011144:	f883 8001 	strb.w	r8, [r3, #1]
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8011148:	f000 fb00 	bl	801174c <_ux_device_stack_transfer_request>
 801114c:	e71d      	b.n	8010f8a <_ux_device_stack_descriptor_send+0x4e>
                        _ux_utility_descriptor_parse(device_framework,
 801114e:	2208      	movs	r2, #8
 8011150:	4620      	mov	r0, r4
 8011152:	4905      	ldr	r1, [pc, #20]	; (8011168 <_ux_device_stack_descriptor_send+0x22c>)
 8011154:	ab03      	add	r3, sp, #12
 8011156:	f000 fbe7 	bl	8011928 <_ux_utility_descriptor_parse>
                        target_descriptor_length = configuration_descriptor.wTotalLength;
 801115a:	f8bd a00e 	ldrh.w	sl, [sp, #14]
        if (status == UX_SUCCESS)
 801115e:	e758      	b.n	8011012 <_ux_device_stack_descriptor_send+0xd6>
                        for (string_length = 0; string_length <  *(string_framework + 3) ; string_length ++)
 8011160:	2102      	movs	r1, #2
 8011162:	e7cb      	b.n	80110fc <_ux_device_stack_descriptor_send+0x1c0>
 8011164:	20000230 	.word	0x20000230
 8011168:	20000234 	.word	0x20000234
 801116c:	2000b408 	.word	0x2000b408

08011170 <_ux_device_stack_disconnect>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_disconnect(VOID)
{
 8011170:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
UX_SLAVE_CLASS              *class_ptr;
UX_SLAVE_CLASS_COMMAND      class_command;
UINT                        status = UX_ERROR;
                        
    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8011174:	f8df 806c 	ldr.w	r8, [pc, #108]	; 80111e4 <_ux_device_stack_disconnect+0x74>
{
 8011178:	b08c      	sub	sp, #48	; 0x30
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801117a:	f8d8 6000 	ldr.w	r6, [r8]
    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(device);

    /* If the device was in the configured state, there may be interfaces
       attached to the configuration.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801117e:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8011180:	2f03      	cmp	r7, #3
 8011182:	d010      	beq.n	80111a6 <_ux_device_stack_disconnect+0x36>
        /* Mark the device as attached now.  */
        device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
    }

    /* If the device was attached, we need to destroy the control endpoint.  */
    if (device -> ux_slave_device_state == UX_DEVICE_ATTACHED)
 8011184:	2f01      	cmp	r7, #1
 8011186:	d023      	beq.n	80111d0 <_ux_device_stack_disconnect+0x60>
 8011188:	4632      	mov	r2, r6
UINT                        status = UX_ERROR;
 801118a:	24ff      	movs	r4, #255	; 0xff
        /* Now we can destroy the default control endpoint.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
                                (VOID *) &device -> ux_slave_device_control_endpoint);

    /* We are reverting to configuration 0.  */
    device -> ux_slave_device_configuration_selected =  0;
 801118c:	2300      	movs	r3, #0

    /* Set the device to be non attached.  */
    device -> ux_slave_device_state =  UX_DEVICE_RESET;

    /* Check the status change callback.  */
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 801118e:	f8d2 2168 	ldr.w	r2, [r2, #360]	; 0x168
    device -> ux_slave_device_configuration_selected =  0;
 8011192:	f8c6 30a4 	str.w	r3, [r6, #164]	; 0xa4
    device -> ux_slave_device_state =  UX_DEVICE_RESET;
 8011196:	6273      	str	r3, [r6, #36]	; 0x24
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 8011198:	b10a      	cbz	r2, 801119e <_ux_device_stack_disconnect+0x2e>
    {

        /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DEVICE_REMOVED);
 801119a:	200a      	movs	r0, #10
 801119c:	4790      	blx	r2
    }

    /* Return the status to the caller.  */
    return(status);
}
 801119e:	4620      	mov	r0, r4
 80111a0:	b00c      	add	sp, #48	; 0x30
 80111a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        interface_ptr =  device -> ux_slave_device_first_interface;
 80111a6:	f8d6 40b4 	ldr.w	r4, [r6, #180]	; 0xb4
        while (interface_ptr != UX_NULL)
 80111aa:	b90c      	cbnz	r4, 80111b0 <_ux_device_stack_disconnect+0x40>
 80111ac:	e00e      	b.n	80111cc <_ux_device_stack_disconnect+0x5c>
 80111ae:	462c      	mov	r4, r5
            class_ptr =  interface_ptr -> ux_slave_interface_class;
 80111b0:	6863      	ldr	r3, [r4, #4]
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 80111b2:	9701      	str	r7, [sp, #4]
            class_command.ux_slave_class_command_interface =  (VOID *) interface_ptr;
 80111b4:	9403      	str	r4, [sp, #12]
            class_command.ux_slave_class_command_class_ptr =  class_ptr;
 80111b6:	9309      	str	r3, [sp, #36]	; 0x24
            if (class_ptr != UX_NULL)
 80111b8:	b113      	cbz	r3, 80111c0 <_ux_device_stack_disconnect+0x50>
                class_ptr -> ux_slave_class_entry_function(&class_command);
 80111ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80111bc:	a801      	add	r0, sp, #4
 80111be:	4798      	blx	r3
            next_interface =  interface_ptr -> ux_slave_interface_next_interface;
 80111c0:	69a5      	ldr	r5, [r4, #24]
            _ux_device_stack_interface_delete(interface_ptr);
 80111c2:	4620      	mov	r0, r4
 80111c4:	f000 f958 	bl	8011478 <_ux_device_stack_interface_delete>
        while (interface_ptr != UX_NULL)
 80111c8:	2d00      	cmp	r5, #0
 80111ca:	d1f0      	bne.n	80111ae <_ux_device_stack_disconnect+0x3e>
        device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 80111cc:	2301      	movs	r3, #1
 80111ce:	6273      	str	r3, [r6, #36]	; 0x24
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
 80111d0:	f106 023c 	add.w	r2, r6, #60	; 0x3c
 80111d4:	210f      	movs	r1, #15
 80111d6:	4630      	mov	r0, r6
 80111d8:	69b3      	ldr	r3, [r6, #24]
 80111da:	4798      	blx	r3
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 80111dc:	f8d8 2000 	ldr.w	r2, [r8]
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
 80111e0:	4604      	mov	r4, r0
 80111e2:	e7d3      	b.n	801118c <_ux_device_stack_disconnect+0x1c>
 80111e4:	2000b408 	.word	0x2000b408

080111e8 <_ux_device_stack_endpoint_stall>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_endpoint_stall(UX_SLAVE_ENDPOINT *endpoint)
{
 80111e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ENDPOINT_STALL, endpoint, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 80111ea:	4e11      	ldr	r6, [pc, #68]	; (8011230 <_ux_device_stack_endpoint_stall+0x48>)
{
 80111ec:	4604      	mov	r4, r0
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 80111ee:	6837      	ldr	r7, [r6, #0]
       section where interrupts are disabled.  */
    status =  UX_ERROR;

    /* Ensure we don't change the endpoint's state after disconnection routine
       resets it.  */
    UX_DISABLE
 80111f0:	f7f0 f908 	bl	8001404 <_ux_utility_interrupt_disable>

    /* Check if the device is in a valid state; as soon as the device is out 
       of the RESET state, transfers occur and thus endpoints may be stalled. */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state != UX_DEVICE_RESET &&
 80111f4:	6833      	ldr	r3, [r6, #0]
    UX_DISABLE
 80111f6:	4605      	mov	r5, r0
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state != UX_DEVICE_RESET &&
 80111f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80111fa:	b193      	cbz	r3, 8011222 <_ux_device_stack_endpoint_stall+0x3a>
 80111fc:	6863      	ldr	r3, [r4, #4]
 80111fe:	2b02      	cmp	r3, #2
 8011200:	d00f      	beq.n	8011222 <_ux_device_stack_endpoint_stall+0x3a>
        endpoint -> ux_slave_endpoint_state != UX_ENDPOINT_HALTED)
    {

        /* Stall the endpoint.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8011202:	69bb      	ldr	r3, [r7, #24]
 8011204:	4622      	mov	r2, r4
 8011206:	2114      	movs	r1, #20
 8011208:	4638      	mov	r0, r7
 801120a:	4798      	blx	r3

        /* Mark the endpoint state.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) !=
 801120c:	7be3      	ldrb	r3, [r4, #15]
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801120e:	4606      	mov	r6, r0
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) !=
 8011210:	079b      	lsls	r3, r3, #30
 8011212:	d001      	beq.n	8011218 <_ux_device_stack_endpoint_stall+0x30>
            UX_CONTROL_ENDPOINT)
            endpoint -> ux_slave_endpoint_state =  UX_ENDPOINT_HALTED;
 8011214:	2302      	movs	r3, #2
 8011216:	6063      	str	r3, [r4, #4]
    }

    /* Restore interrupts.  */
    UX_RESTORE
 8011218:	4628      	mov	r0, r5
 801121a:	f7f0 f8f7 	bl	800140c <_ux_utility_interrupt_restore>

    /* Return completion status.  */
    return(status);       
}
 801121e:	4630      	mov	r0, r6
 8011220:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    status =  UX_ERROR;
 8011222:	26ff      	movs	r6, #255	; 0xff
    UX_RESTORE
 8011224:	4628      	mov	r0, r5
 8011226:	f7f0 f8f1 	bl	800140c <_ux_utility_interrupt_restore>
}
 801122a:	4630      	mov	r0, r6
 801122c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801122e:	bf00      	nop
 8011230:	2000b408 	.word	0x2000b408

08011234 <_ux_device_stack_get_status>:

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;

    /* Reset the status buffer.  */
    *transfer_request -> ux_slave_transfer_request_data_pointer =  0;
 8011234:	2300      	movs	r3, #0
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8011236:	4a23      	ldr	r2, [pc, #140]	; (80112c4 <_ux_device_stack_get_status+0x90>)
{
 8011238:	b570      	push	{r4, r5, r6, lr}
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801123a:	6814      	ldr	r4, [r2, #0]
    *transfer_request -> ux_slave_transfer_request_data_pointer =  0;
 801123c:	6ea5      	ldr	r5, [r4, #104]	; 0x68
 801123e:	702b      	strb	r3, [r5, #0]
    *(transfer_request -> ux_slave_transfer_request_data_pointer + 1) =  0;
 8011240:	6ea5      	ldr	r5, [r4, #104]	; 0x68
 8011242:	706b      	strb	r3, [r5, #1]
    
    /* The default length for GET_STATUS is 2, except for OTG get Status.  */
    data_length = 2;
    
    /* The status can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 8011244:	f010 0503 	ands.w	r5, r0, #3
 8011248:	d01f      	beq.n	801128a <_ux_device_stack_get_status+0x56>
 801124a:	2d02      	cmp	r5, #2
 801124c:	f104 063c 	add.w	r6, r4, #60	; 0x3c
 8011250:	d114      	bne.n	801127c <_ux_device_stack_get_status+0x48>
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_ENDPOINT_STATUS, (VOID *)(ALIGN_TYPE)(request_index & (UINT)~UX_ENDPOINT_DIRECTION));
#else

        /* This feature returns the halt state of a specific endpoint.  The endpoint address
           is used to retrieve the endpoint container.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_ENDPOINT_STATUS, (VOID *)(ALIGN_TYPE)(request_index));
 8011252:	460a      	mov	r2, r1
 8011254:	4620      	mov	r0, r4
 8011256:	2115      	movs	r1, #21
 8011258:	69a3      	ldr	r3, [r4, #24]
 801125a:	4798      	blx	r3
#endif

        /* Check the status. We may have a unknown endpoint.  */
        if (status != UX_ERROR)
 801125c:	28ff      	cmp	r0, #255	; 0xff
 801125e:	d00d      	beq.n	801127c <_ux_device_stack_get_status+0x48>
        {

            if (status == UX_TRUE)
 8011260:	2801      	cmp	r0, #1
 8011262:	d024      	beq.n	80112ae <_ux_device_stack_get_status+0x7a>
    data_length = 2;
 8011264:	2502      	movs	r5, #2
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
    }
    
    /* Set the phase of the transfer to data out.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8011266:	2303      	movs	r3, #3

    /* Send the descriptor with the appropriate length to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, data_length, data_length);
 8011268:	462a      	mov	r2, r5
 801126a:	4629      	mov	r1, r5
 801126c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8011270:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84

    /* Return the function status.  */
    return(status);
}
 8011274:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    status =  _ux_device_stack_transfer_request(transfer_request, data_length, data_length);
 8011278:	f000 ba68 	b.w	801174c <_ux_device_stack_transfer_request>
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801127c:	4632      	mov	r2, r6
 801127e:	2114      	movs	r1, #20
 8011280:	4620      	mov	r0, r4
 8011282:	69a3      	ldr	r3, [r4, #24]
 8011284:	4798      	blx	r3
}
 8011286:	2000      	movs	r0, #0
 8011288:	bd70      	pop	{r4, r5, r6, pc}
        if (request_index == UX_OTG_STATUS_SELECTOR)
 801128a:	f5b1 4f70 	cmp.w	r1, #61440	; 0xf000
 801128e:	d016      	beq.n	80112be <_ux_device_stack_get_status+0x8a>
            if (_ux_system_slave -> ux_system_slave_power_state == UX_DEVICE_SELF_POWERED)
 8011290:	6813      	ldr	r3, [r2, #0]
 8011292:	f8d3 1148 	ldr.w	r1, [r3, #328]	; 0x148
 8011296:	2902      	cmp	r1, #2
 8011298:	d00c      	beq.n	80112b4 <_ux_device_stack_get_status+0x80>
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_enabled)
 801129a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801129e:	2b00      	cmp	r3, #0
 80112a0:	d0e0      	beq.n	8011264 <_ux_device_stack_get_status+0x30>
    data_length = 2;
 80112a2:	2502      	movs	r5, #2
                *transfer_request -> ux_slave_transfer_request_data_pointer |=  2;
 80112a4:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 80112a6:	7813      	ldrb	r3, [r2, #0]
 80112a8:	432b      	orrs	r3, r5
 80112aa:	7013      	strb	r3, [r2, #0]
 80112ac:	e7db      	b.n	8011266 <_ux_device_stack_get_status+0x32>
                *transfer_request -> ux_slave_transfer_request_data_pointer =  1;
 80112ae:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 80112b0:	7018      	strb	r0, [r3, #0]
 80112b2:	e7d8      	b.n	8011266 <_ux_device_stack_get_status+0x32>
                *transfer_request -> ux_slave_transfer_request_data_pointer =  1;
 80112b4:	2101      	movs	r1, #1
 80112b6:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 80112b8:	7019      	strb	r1, [r3, #0]
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_enabled)
 80112ba:	6813      	ldr	r3, [r2, #0]
 80112bc:	e7ed      	b.n	801129a <_ux_device_stack_get_status+0x66>
            data_length = 1;
 80112be:	2501      	movs	r5, #1
 80112c0:	e7d1      	b.n	8011266 <_ux_device_stack_get_status+0x32>
 80112c2:	bf00      	nop
 80112c4:	2000b408 	.word	0x2000b408

080112c8 <_ux_device_stack_initialize>:
UINT  _ux_device_stack_initialize(UCHAR * device_framework_high_speed, ULONG device_framework_length_high_speed,
                                  UCHAR * device_framework_full_speed, ULONG device_framework_length_full_speed,
                                  UCHAR * string_framework, ULONG string_framework_length,
                                  UCHAR * language_id_framework, ULONG language_id_framework_length,
                                  UINT (*ux_system_slave_change_function)(ULONG))
{
 80112c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    /* Store the language ID list in the project structure.  */
    _ux_system_slave -> ux_system_slave_language_id_framework =                 language_id_framework;
    _ux_system_slave -> ux_system_slave_language_id_framework_length =          language_id_framework_length;

    /* Store the max number of slave class drivers in the project structure.  */
    UX_SYSTEM_DEVICE_MAX_CLASS_SET(UX_MAX_SLAVE_CLASS_DRIVER);
 80112cc:	f04f 0c02 	mov.w	ip, #2
{
 80112d0:	460d      	mov	r5, r1

    /* Allocate memory for the classes.
     * sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER) overflow is checked
     * outside of the function.
     */
    memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER);
 80112d2:	2100      	movs	r1, #0
    device =  &_ux_system_slave -> ux_system_slave_device;
 80112d4:	4f67      	ldr	r7, [pc, #412]	; (8011474 <_ux_device_stack_initialize+0x1ac>)
    _ux_system_slave -> ux_system_slave_string_framework =                         string_framework;
 80112d6:	9c08      	ldr	r4, [sp, #32]
    device =  &_ux_system_slave -> ux_system_slave_device;
 80112d8:	683e      	ldr	r6, [r7, #0]
    _ux_system_slave -> ux_system_slave_device_framework_length_full_speed =      device_framework_length_full_speed;
 80112da:	e9c6 2335 	strd	r2, r3, [r6, #212]	; 0xd4
{
 80112de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    _ux_system_slave -> ux_system_slave_string_framework =                         string_framework;
 80112e0:	f8c6 40e4 	str.w	r4, [r6, #228]	; 0xe4
    _ux_system_slave -> ux_system_slave_language_id_framework =                 language_id_framework;
 80112e4:	f8c6 30ec 	str.w	r3, [r6, #236]	; 0xec
{
 80112e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    _ux_system_slave -> ux_system_slave_string_framework_length =                  string_framework_length;
 80112ea:	9c09      	ldr	r4, [sp, #36]	; 0x24
    _ux_system_slave -> ux_system_slave_language_id_framework_length =          language_id_framework_length;
 80112ec:	f8c6 30f0 	str.w	r3, [r6, #240]	; 0xf0
{
 80112f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    _ux_system_slave -> ux_system_slave_device_framework_length_high_speed =      device_framework_length_high_speed;
 80112f2:	e9c6 0537 	strd	r0, r5, [r6, #220]	; 0xdc
    memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER);
 80112f6:	22c8      	movs	r2, #200	; 0xc8
 80112f8:	4608      	mov	r0, r1
    _ux_system_slave -> ux_system_slave_string_framework_length =                  string_framework_length;
 80112fa:	f8c6 40e8 	str.w	r4, [r6, #232]	; 0xe8
    UX_SYSTEM_DEVICE_MAX_CLASS_SET(UX_MAX_SLAVE_CLASS_DRIVER);
 80112fe:	f8c6 c0fc 	str.w	ip, [r6, #252]	; 0xfc
    _ux_system_slave -> ux_system_slave_change_function =  ux_system_slave_change_function;
 8011302:	f8c6 3168 	str.w	r3, [r6, #360]	; 0x168
    memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER);
 8011306:	f000 fb4f 	bl	80119a8 <_ux_utility_memory_allocate>
    if (memory == UX_NULL)
 801130a:	2800      	cmp	r0, #0
 801130c:	f000 80a7 	beq.w	801145e <_ux_device_stack_initialize+0x196>
        return(UX_MEMORY_INSUFFICIENT);
    
    /* Save this memory allocation in the USBX project.  */
    _ux_system_slave -> ux_system_slave_class_array =  (UX_SLAVE_CLASS *) ((void *) memory);
 8011310:	683b      	ldr	r3, [r7, #0]
       control endpoint. */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;

    /* Acquire a buffer for the size of the endpoint.  */
    transfer_request -> ux_slave_transfer_request_data_pointer =
          _ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY, UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH);
 8011312:	f44f 7280 	mov.w	r2, #256	; 0x100
    _ux_system_slave -> ux_system_slave_class_array =  (UX_SLAVE_CLASS *) ((void *) memory);
 8011316:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
          _ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY, UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH);
 801131a:	2101      	movs	r1, #1
 801131c:	2000      	movs	r0, #0
 801131e:	f000 fb43 	bl	80119a8 <_ux_utility_memory_allocate>
    transfer_request -> ux_slave_transfer_request_data_pointer =
 8011322:	66b0      	str	r0, [r6, #104]	; 0x68

    /* Ensure we have enough memory.  */
    if (transfer_request -> ux_slave_transfer_request_data_pointer == UX_NULL)
 8011324:	2800      	cmp	r0, #0
 8011326:	d07c      	beq.n	8011422 <_ux_device_stack_initialize+0x15a>
    {

        /* We need to determine the maximum number of interfaces and endpoints declared in the device framework.  
        This mechanism requires that both framework behave the same way regarding the number of interfaces
        and endpoints.  */
        device_framework        =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 8011328:	683b      	ldr	r3, [r7, #0]
 801132a:	e9d3 3435 	ldrd	r3, r4, [r3, #212]	; 0xd4
        local_interfaces_found             =  0;
        local_endpoints_found              =  0;
        endpoints_in_interface_found       =  0;

        /* Parse the device framework and locate interfaces and endpoint descriptor(s).  */
        while (device_framework_length != 0)
 801132e:	2c00      	cmp	r4, #0
 8011330:	f000 808e 	beq.w	8011450 <_ux_device_stack_initialize+0x188>
        endpoints_in_interface_found       =  0;
 8011334:	2500      	movs	r5, #0
        local_endpoints_found              =  0;
 8011336:	46ac      	mov	ip, r5
        local_interfaces_found             =  0;
 8011338:	46ae      	mov	lr, r5
    max_interface_number               =  0;
 801133a:	46a8      	mov	r8, r5
    endpoints_found                    =  0;
 801133c:	46a9      	mov	r9, r5
    interfaces_found                   =  0;
 801133e:	462a      	mov	r2, r5
 8011340:	e00f      	b.n	8011362 <_ux_device_stack_initialize+0x9a>
        
            /* And its type.  */
            descriptor_type =  *(device_framework + 1);
                    
            /* Check if this is an endpoint descriptor.  */
            switch(descriptor_type)
 8011342:	2804      	cmp	r0, #4
 8011344:	d10a      	bne.n	801135c <_ux_device_stack_initialize+0x94>

            case UX_INTERFACE_DESCRIPTOR_ITEM:

                /* Check if this is alternate setting 0. If not, do not add another interface found.  
                If this is alternate setting 0, reset the endpoints count for this interface.  */
                if (*(device_framework + 3) == 0)
 8011346:	78d8      	ldrb	r0, [r3, #3]
 8011348:	2800      	cmp	r0, #0
 801134a:	d17c      	bne.n	8011446 <_ux_device_stack_initialize+0x17e>
                {

                    /* Add the cumulated number of endpoints in the previous interface.  */
                    local_endpoints_found += endpoints_in_interface_found;
 801134c:	44ac      	add	ip, r5

                    /* Read the number of endpoints for this alternate setting.  */
                    endpoints_in_interface_found = (ULONG) *(device_framework + 4);
 801134e:	791d      	ldrb	r5, [r3, #4]
                    
                    /* Increment the number of interfaces found in the current configuration.  */
                    local_interfaces_found++;
 8011350:	f10e 0e01 	add.w	lr, lr, #1
                        /* Adjust the number of maximum endpoints in this interface.  */
                        endpoints_in_interface_found = (ULONG) *(device_framework + 4);
                }

                /* Check and update max interface number.  */
                if (*(device_framework + 2) > max_interface_number)
 8011354:	7898      	ldrb	r0, [r3, #2]
 8011356:	4580      	cmp	r8, r0
 8011358:	bf38      	it	cc
 801135a:	4680      	movcc	r8, r0
        while (device_framework_length != 0)
 801135c:	1a64      	subs	r4, r4, r1

            /* Adjust what is left of the device framework.  */
            device_framework_length -=  descriptor_length;

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
 801135e:	440b      	add	r3, r1
        while (device_framework_length != 0)
 8011360:	d010      	beq.n	8011384 <_ux_device_stack_initialize+0xbc>
            descriptor_type =  *(device_framework + 1);
 8011362:	7858      	ldrb	r0, [r3, #1]
            descriptor_length =  (ULONG) *device_framework;
 8011364:	7819      	ldrb	r1, [r3, #0]
            switch(descriptor_type)
 8011366:	2802      	cmp	r0, #2
 8011368:	d1eb      	bne.n	8011342 <_ux_device_stack_initialize+0x7a>
                local_endpoints_found += endpoints_in_interface_found;
 801136a:	44ac      	add	ip, r5
                endpoints_in_interface_found  =  0;
 801136c:	2500      	movs	r5, #0
 801136e:	4572      	cmp	r2, lr
 8011370:	bf38      	it	cc
 8011372:	4672      	movcc	r2, lr
                if (local_endpoints_found > endpoints_found)
 8011374:	45e1      	cmp	r9, ip
 8011376:	bf38      	it	cc
 8011378:	46e1      	movcc	r9, ip
        while (device_framework_length != 0)
 801137a:	1a64      	subs	r4, r4, r1
                local_endpoints_found         =  0;
 801137c:	46ac      	mov	ip, r5
                local_interfaces_found =  0;
 801137e:	46ae      	mov	lr, r5
            device_framework +=  descriptor_length;
 8011380:	440b      	add	r3, r1
        while (device_framework_length != 0)
 8011382:	d1ee      	bne.n	8011362 <_ux_device_stack_initialize+0x9a>
            /* We need to adjust the number of maximum endpoints.  */
            endpoints_found =  local_endpoints_found;


        /* Check if the number of interfaces found in this configuration is the maximum so far. */
        if (local_interfaces_found > interfaces_found)
 8011384:	4572      	cmp	r2, lr
 8011386:	bf38      	it	cc
 8011388:	4672      	movcc	r2, lr
            /* We need to adjust the number of maximum interfaces.  */
            interfaces_found =  local_interfaces_found;

        /* We do a sanity check on the finding. At least there must be one interface but endpoints are
        not necessary.  */
        if (interfaces_found == 0)
 801138a:	2a00      	cmp	r2, #0
 801138c:	d060      	beq.n	8011450 <_ux_device_stack_initialize+0x188>

            status = UX_DESCRIPTOR_CORRUPTED;
        }

        /* We do a sanity check on the finding. Max interface number should not exceed limit.  */
        if (status == UX_SUCCESS &&
 801138e:	f1b8 0f0f 	cmp.w	r8, #15
 8011392:	d868      	bhi.n	8011466 <_ux_device_stack_initialize+0x19e>
        local_endpoints_found += endpoints_in_interface_found;
 8011394:	eb0c 0805 	add.w	r8, ip, r5
 8011398:	45c8      	cmp	r8, r9
 801139a:	bf38      	it	cc
 801139c:	46c8      	movcc	r8, r9
        /* Memorize both pool sizes.  */
        device -> ux_slave_device_interfaces_pool_number = interfaces_found;
        device -> ux_slave_device_endpoints_pool_number  = endpoints_found;

        /* We assign a pool for the interfaces.  */
        interfaces_pool =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, interfaces_found, sizeof(UX_SLAVE_INTERFACE));
 801139e:	2320      	movs	r3, #32
 80113a0:	4621      	mov	r1, r4
 80113a2:	4620      	mov	r0, r4
        device -> ux_slave_device_interfaces_pool_number = interfaces_found;
 80113a4:	f8c6 20bc 	str.w	r2, [r6, #188]	; 0xbc
        device -> ux_slave_device_endpoints_pool_number  = endpoints_found;
 80113a8:	f8c6 80c4 	str.w	r8, [r6, #196]	; 0xc4
        interfaces_pool =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, interfaces_found, sizeof(UX_SLAVE_INTERFACE));
 80113ac:	f000 fb78 	bl	8011aa0 <_ux_utility_memory_allocate_mulc_safe>
        if (interfaces_pool == UX_NULL)
 80113b0:	b3b8      	cbz	r0, 8011422 <_ux_device_stack_initialize+0x15a>
            status = UX_MEMORY_INSUFFICIENT;
        else

            /* Save the interface pool address in the device container.  */
            device -> ux_slave_device_interfaces_pool =  interfaces_pool;
 80113b2:	f8c6 00b8 	str.w	r0, [r6, #184]	; 0xb8
    }

    /* Do we need an endpoint pool ?  */
    if (endpoints_found != 0 && status == UX_SUCCESS)
 80113b6:	f1b8 0f00 	cmp.w	r8, #0
 80113ba:	d041      	beq.n	8011440 <_ux_device_stack_initialize+0x178>
    {

        /* We assign a pool for the endpoints.  */
        endpoints_pool =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, endpoints_found, sizeof(UX_SLAVE_ENDPOINT));
 80113bc:	2368      	movs	r3, #104	; 0x68
 80113be:	4642      	mov	r2, r8
 80113c0:	4621      	mov	r1, r4
 80113c2:	4620      	mov	r0, r4
 80113c4:	f000 fb6c 	bl	8011aa0 <_ux_utility_memory_allocate_mulc_safe>
        if (endpoints_pool == UX_NULL)
 80113c8:	4605      	mov	r5, r0
 80113ca:	b350      	cbz	r0, 8011422 <_ux_device_stack_initialize+0x15a>
            device -> ux_slave_device_endpoints_pool =  endpoints_pool;

            /* We need to assign a transfer buffer to each endpoint. Each endpoint is assigned the
            maximum buffer size.  We also assign the semaphore used by the endpoint to synchronize transfer
            completion. */
            while (endpoints_pool < (device -> ux_slave_device_endpoints_pool + endpoints_found))
 80113cc:	2368      	movs	r3, #104	; 0x68
 80113ce:	fb03 f808 	mul.w	r8, r3, r8
 80113d2:	eb00 0308 	add.w	r3, r0, r8
 80113d6:	4298      	cmp	r0, r3
            device -> ux_slave_device_endpoints_pool =  endpoints_pool;
 80113d8:	f8c6 00c0 	str.w	r0, [r6, #192]	; 0xc0
            while (endpoints_pool < (device -> ux_slave_device_endpoints_pool + endpoints_found))
 80113dc:	d304      	bcc.n	80113e8 <_ux_device_stack_initialize+0x120>
 80113de:	e02f      	b.n	8011440 <_ux_device_stack_initialize+0x178>
                    status = UX_SEMAPHORE_ERROR;
                    break;
                }
        
                /* Next endpoint.  */
                endpoints_pool++;
 80113e0:	3568      	adds	r5, #104	; 0x68
            while (endpoints_pool < (device -> ux_slave_device_endpoints_pool + endpoints_found))
 80113e2:	4443      	add	r3, r8
 80113e4:	429d      	cmp	r5, r3
 80113e6:	d22b      	bcs.n	8011440 <_ux_device_stack_initialize+0x178>
                                _ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY, UX_SLAVE_REQUEST_DATA_MAX_LENGTH);
 80113e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80113ec:	2101      	movs	r1, #1
 80113ee:	2000      	movs	r0, #0
 80113f0:	f000 fada 	bl	80119a8 <_ux_utility_memory_allocate>
    if (endpoints_pool)
    {

        /* In error cases creating endpoint resources, endpoints_pool is endpoint that failed.
         * Previously allocated things should be freed.  */
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 80113f4:	f8d6 30c0 	ldr.w	r3, [r6, #192]	; 0xc0
                endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer = 
 80113f8:	62e8      	str	r0, [r5, #44]	; 0x2c
                if (endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer == UX_NULL)
 80113fa:	2800      	cmp	r0, #0
 80113fc:	d1f0      	bne.n	80113e0 <_ux_device_stack_initialize+0x118>
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 80113fe:	429d      	cmp	r5, r3
 8011400:	d30c      	bcc.n	801141c <_ux_device_stack_initialize+0x154>
            if (endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer)
                _ux_utility_memory_free(endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer);
#endif

            /* Move to previous endpoint.  */
            endpoints_pool --;
 8011402:	3d68      	subs	r5, #104	; 0x68
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 8011404:	429d      	cmp	r5, r3
 8011406:	d309      	bcc.n	801141c <_ux_device_stack_initialize+0x154>
            if (endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer)
 8011408:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 801140a:	2800      	cmp	r0, #0
 801140c:	d0f9      	beq.n	8011402 <_ux_device_stack_initialize+0x13a>
                _ux_utility_memory_free(endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer);
 801140e:	f000 fbc9 	bl	8011ba4 <_ux_utility_memory_free>
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 8011412:	f8d6 30c0 	ldr.w	r3, [r6, #192]	; 0xc0
            endpoints_pool --;
 8011416:	3d68      	subs	r5, #104	; 0x68
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 8011418:	429d      	cmp	r5, r3
 801141a:	d2f5      	bcs.n	8011408 <_ux_device_stack_initialize+0x140>
        }

        _ux_utility_memory_free(device -> ux_slave_device_endpoints_pool);
 801141c:	4618      	mov	r0, r3
 801141e:	f000 fbc1 	bl	8011ba4 <_ux_utility_memory_free>
 8011422:	2412      	movs	r4, #18
    }

    /* Free device -> ux_slave_device_interfaces_pool.  */
    if (device -> ux_slave_device_interfaces_pool)
 8011424:	f8d6 00b8 	ldr.w	r0, [r6, #184]	; 0xb8
 8011428:	b108      	cbz	r0, 801142e <_ux_device_stack_initialize+0x166>
        _ux_utility_memory_free(device -> ux_slave_device_interfaces_pool);
 801142a:	f000 fbbb 	bl	8011ba4 <_ux_utility_memory_free>

    /* Free device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer.  */
    if (device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer)
 801142e:	6eb0      	ldr	r0, [r6, #104]	; 0x68
 8011430:	b108      	cbz	r0, 8011436 <_ux_device_stack_initialize+0x16e>
        _ux_utility_memory_free(device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer);
 8011432:	f000 fbb7 	bl	8011ba4 <_ux_utility_memory_free>

    /* Free _ux_system_slave -> ux_system_slave_class_array.  */
    _ux_utility_memory_free(_ux_system_slave -> ux_system_slave_class_array);
 8011436:	683b      	ldr	r3, [r7, #0]
 8011438:	f8d3 0100 	ldr.w	r0, [r3, #256]	; 0x100
 801143c:	f000 fbb2 	bl	8011ba4 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
}
 8011440:	4620      	mov	r0, r4
 8011442:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
                    if (endpoints_in_interface_found < (ULONG) *(device_framework + 4))
 8011446:	7918      	ldrb	r0, [r3, #4]
 8011448:	4285      	cmp	r5, r0
 801144a:	bf38      	it	cc
 801144c:	4605      	movcc	r5, r0
 801144e:	e781      	b.n	8011354 <_ux_device_stack_initialize+0x8c>
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_DESCRIPTOR_CORRUPTED);
 8011450:	2242      	movs	r2, #66	; 0x42
 8011452:	2103      	movs	r1, #3
 8011454:	2002      	movs	r0, #2
 8011456:	f000 f9eb 	bl	8011830 <_ux_system_error_handler>
            status = UX_DESCRIPTOR_CORRUPTED;
 801145a:	2442      	movs	r4, #66	; 0x42
 801145c:	e7e2      	b.n	8011424 <_ux_device_stack_initialize+0x15c>
        return(UX_MEMORY_INSUFFICIENT);
 801145e:	2412      	movs	r4, #18
}
 8011460:	4620      	mov	r0, r4
 8011462:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_MEMORY_INSUFFICIENT);
 8011466:	2212      	movs	r2, #18
 8011468:	2103      	movs	r1, #3
 801146a:	2002      	movs	r0, #2
 801146c:	f000 f9e0 	bl	8011830 <_ux_system_error_handler>
            status = UX_MEMORY_INSUFFICIENT;
 8011470:	2412      	movs	r4, #18
 8011472:	e7d7      	b.n	8011424 <_ux_device_stack_initialize+0x15c>
 8011474:	2000b408 	.word	0x2000b408

08011478 <_ux_device_stack_interface_delete>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_delete(UX_SLAVE_INTERFACE *interface_ptr)
{
 8011478:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INTERFACE_DELETE, interface_ptr, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801147c:	f8df 8044 	ldr.w	r8, [pc, #68]	; 80114c4 <_ux_device_stack_interface_delete+0x4c>

    /* Find the first endpoints associated with this interface.  */    
    next_endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;        
 8011480:	69c4      	ldr	r4, [r0, #28]
{
 8011482:	4607      	mov	r7, r0
    device =  &_ux_system_slave -> ux_system_slave_device;
 8011484:	f8d8 9000 	ldr.w	r9, [r8]
    
    /* Parse all the endpoints.  */    
    while (next_endpoint != UX_NULL)
 8011488:	b18c      	cbz	r4, 80114ae <_ux_device_stack_interface_delete+0x36>
 801148a:	4648      	mov	r0, r9

        /* The endpoint must be destroyed.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, endpoint);

        /* Free the endpoint.  */
        endpoint -> ux_slave_endpoint_status =  UX_UNUSED;
 801148c:	2500      	movs	r5, #0
 801148e:	e002      	b.n	8011496 <_ux_device_stack_interface_delete+0x1e>
        dcd =  &_ux_system_slave->ux_system_slave_dcd;
 8011490:	4634      	mov	r4, r6
 8011492:	f8d8 0000 	ldr.w	r0, [r8]
        next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 8011496:	6966      	ldr	r6, [r4, #20]
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, endpoint);
 8011498:	4622      	mov	r2, r4
 801149a:	210f      	movs	r1, #15
 801149c:	6983      	ldr	r3, [r0, #24]
 801149e:	4798      	blx	r3

        /* Make sure the endpoint instance is now cleaned up.  */
        endpoint -> ux_slave_endpoint_state =  0;
 80114a0:	e9c4 5500 	strd	r5, r5, [r4]
        endpoint -> ux_slave_endpoint_next_endpoint =  UX_NULL;
        endpoint -> ux_slave_endpoint_interface =  UX_NULL;
 80114a4:	e9c4 5505 	strd	r5, r5, [r4, #20]
        endpoint -> ux_slave_endpoint_device =  UX_NULL;
 80114a8:	61e5      	str	r5, [r4, #28]
    while (next_endpoint != UX_NULL)
 80114aa:	2e00      	cmp	r6, #0
 80114ac:	d1f0      	bne.n	8011490 <_ux_device_stack_interface_delete+0x18>
    /* It's always from first one (to delete).  */
    /* Rebuild the first link.  */
    device -> ux_slave_device_first_interface =  interface_ptr -> ux_slave_interface_next_interface;

    /* The interface is removed from the link, its memory must be cleaned and returned to the pool.  */
    interface_ptr -> ux_slave_interface_class          =  UX_NULL;
 80114ae:	2000      	movs	r0, #0
    device -> ux_slave_device_first_interface =  interface_ptr -> ux_slave_interface_next_interface;
 80114b0:	69bb      	ldr	r3, [r7, #24]
 80114b2:	f8c9 30b4 	str.w	r3, [r9, #180]	; 0xb4
    interface_ptr -> ux_slave_interface_class_instance =  UX_NULL;
 80114b6:	e9c7 0001 	strd	r0, r0, [r7, #4]
    interface_ptr -> ux_slave_interface_next_interface =  UX_NULL;
    interface_ptr -> ux_slave_interface_first_endpoint =  UX_NULL;
 80114ba:	e9c7 0006 	strd	r0, r0, [r7, #24]
    interface_ptr -> ux_slave_interface_status         =  UX_UNUSED;
 80114be:	6038      	str	r0, [r7, #0]

    /* Return successful completion.  */    
    return(UX_SUCCESS);       
}
 80114c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80114c4:	2000b408 	.word	0x2000b408

080114c8 <_ux_device_stack_interface_set>:
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_set(UCHAR * device_framework, ULONG device_framework_length,
                                                    ULONG alternate_setting_value)
{
 80114c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INTERFACE_SET, alternate_setting_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 80114cc:	f8df a128 	ldr.w	sl, [pc, #296]	; 80115f8 <_ux_device_stack_interface_set+0x130>
{
 80114d0:	b083      	sub	sp, #12
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 80114d2:	f8da 8000 	ldr.w	r8, [sl]
    /* Find a free interface in the pool and hook it to the 
       existing interface.  */
    interface_ptr = device -> ux_slave_device_interfaces_pool;

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
    interfaces_pool_number = device -> ux_slave_device_interfaces_pool_number;
 80114d6:	e9d8 432e 	ldrd	r4, r3, [r8, #184]	; 0xb8
    while (interfaces_pool_number != 0)
 80114da:	2b00      	cmp	r3, #0
 80114dc:	d03a      	beq.n	8011554 <_ux_device_stack_interface_set+0x8c>
 80114de:	4606      	mov	r6, r0
 80114e0:	460f      	mov	r7, r1
 80114e2:	e003      	b.n	80114ec <_ux_device_stack_interface_set+0x24>
 80114e4:	3b01      	subs	r3, #1
        /* Check if this interface is free.  */
        if (interface_ptr -> ux_slave_interface_status == UX_UNUSED)
            break;
    
        /* Try the next interface.  */
        interface_ptr++;
 80114e6:	f104 0420 	add.w	r4, r4, #32
    while (interfaces_pool_number != 0)
 80114ea:	d033      	beq.n	8011554 <_ux_device_stack_interface_set+0x8c>
        if (interface_ptr -> ux_slave_interface_status == UX_UNUSED)
 80114ec:	6822      	ldr	r2, [r4, #0]
 80114ee:	2a00      	cmp	r2, #0
 80114f0:	d1f8      	bne.n	80114e4 <_ux_device_stack_interface_set+0x1c>
        return(UX_MEMORY_INSUFFICIENT);
    
#endif

    /* Mark this interface as used now.  */
    interface_ptr -> ux_slave_interface_status = UX_USED;
 80114f2:	4623      	mov	r3, r4
 80114f4:	2201      	movs	r2, #1

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_INTERFACE, interface_ptr, 0, 0, 0)

    /* Parse the descriptor in something more readable.  */
    _ux_utility_descriptor_parse(device_framework,
 80114f6:	4630      	mov	r0, r6
    interface_ptr -> ux_slave_interface_status = UX_USED;
 80114f8:	f843 2b0c 	str.w	r2, [r3], #12
    _ux_utility_descriptor_parse(device_framework,
 80114fc:	493d      	ldr	r1, [pc, #244]	; (80115f4 <_ux_device_stack_interface_set+0x12c>)
 80114fe:	2209      	movs	r2, #9
 8011500:	f000 fa12 	bl	8011928 <_ux_utility_descriptor_parse>
                (UCHAR *) &interface_ptr -> ux_slave_interface_descriptor);

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1

    /* Attach this interface to the end of the interface chain.  */
    if (device -> ux_slave_device_first_interface == UX_NULL)
 8011504:	f8d8 30b4 	ldr.w	r3, [r8, #180]	; 0xb4
 8011508:	2b00      	cmp	r3, #0
 801150a:	d062      	beq.n	80115d2 <_ux_device_stack_interface_set+0x10a>
    }
    else
    {
        /* Multiple interfaces exist, so find the end of the chain.  */
        interface_link =  device -> ux_slave_device_first_interface;
        while (interface_link -> ux_slave_interface_next_interface != UX_NULL)
 801150c:	461a      	mov	r2, r3
 801150e:	699b      	ldr	r3, [r3, #24]
 8011510:	2b00      	cmp	r3, #0
 8011512:	d1fb      	bne.n	801150c <_ux_device_stack_interface_set+0x44>
            interface_link =  interface_link -> ux_slave_interface_next_interface;
        interface_link -> ux_slave_interface_next_interface =  interface_ptr;
 8011514:	6194      	str	r4, [r2, #24]
    /* It must be very first one.  */
    device -> ux_slave_device_first_interface = interface_ptr;
#endif

    /* Point beyond the interface descriptor.  */
    device_framework_length -=  (ULONG) *device_framework;
 8011516:	7831      	ldrb	r1, [r6, #0]
    device_framework +=  (ULONG) *device_framework;

    /* Parse the device framework and locate endpoint descriptor(s).  */
    while (device_framework_length != 0)
 8011518:	1a7f      	subs	r7, r7, r1
    device_framework +=  (ULONG) *device_framework;
 801151a:	440e      	add	r6, r1
    while (device_framework_length != 0)
 801151c:	d014      	beq.n	8011548 <_ux_device_stack_interface_set+0x80>
    device =  &_ux_system_slave -> ux_system_slave_device;
 801151e:	f108 0324 	add.w	r3, r8, #36	; 0x24
 8011522:	e9cd 7300 	strd	r7, r3, [sp]
            /* Did we find a free endpoint ?  */
            if (endpoints_pool_number == 0)
                return(UX_MEMORY_INSUFFICIENT);

            /* Parse the descriptor in something more readable.  */
            _ux_utility_descriptor_parse(device_framework,
 8011526:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 80115fc <_ux_device_stack_interface_set+0x134>
        descriptor_type =  *(device_framework + 1);
 801152a:	7873      	ldrb	r3, [r6, #1]
        descriptor_length =  (ULONG) *device_framework;
 801152c:	f896 9000 	ldrb.w	r9, [r6]
        switch(descriptor_type)
 8011530:	2b04      	cmp	r3, #4
 8011532:	d009      	beq.n	8011548 <_ux_device_stack_interface_set+0x80>
 8011534:	2b05      	cmp	r3, #5
 8011536:	d011      	beq.n	801155c <_ux_device_stack_interface_set+0x94>
 8011538:	2b02      	cmp	r3, #2
 801153a:	d005      	beq.n	8011548 <_ux_device_stack_interface_set+0x80>
    while (device_framework_length != 0)
 801153c:	9b00      	ldr	r3, [sp, #0]

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 801153e:	444e      	add	r6, r9
    while (device_framework_length != 0)
 8011540:	ebb3 0309 	subs.w	r3, r3, r9
 8011544:	9300      	str	r3, [sp, #0]
 8011546:	d1f0      	bne.n	801152a <_ux_device_stack_interface_set+0x62>
    }

    /* The interface attached to this configuration must be started at the class
       level.  */
    status =  _ux_device_stack_interface_start(interface_ptr);
 8011548:	4620      	mov	r0, r4

    /* Return the status to the caller.  */
    return(status);
}
 801154a:	b003      	add	sp, #12
 801154c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    status =  _ux_device_stack_interface_start(interface_ptr);
 8011550:	f000 b856 	b.w	8011600 <_ux_device_stack_interface_start>
        return(UX_MEMORY_INSUFFICIENT);
 8011554:	2012      	movs	r0, #18
}
 8011556:	b003      	add	sp, #12
 8011558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            endpoint = device -> ux_slave_device_endpoints_pool;
 801155c:	e9d8 5330 	ldrd	r5, r3, [r8, #192]	; 0xc0
            while (endpoints_pool_number != 0)
 8011560:	2b00      	cmp	r3, #0
 8011562:	d0f7      	beq.n	8011554 <_ux_device_stack_interface_set+0x8c>
 8011564:	9f00      	ldr	r7, [sp, #0]
 8011566:	e003      	b.n	8011570 <_ux_device_stack_interface_set+0xa8>
 8011568:	3b01      	subs	r3, #1
                endpoint++;
 801156a:	f105 0568 	add.w	r5, r5, #104	; 0x68
            while (endpoints_pool_number != 0)
 801156e:	d0f1      	beq.n	8011554 <_ux_device_stack_interface_set+0x8c>
                if (endpoint ->    ux_slave_endpoint_status == UX_UNUSED)
 8011570:	682a      	ldr	r2, [r5, #0]
 8011572:	2a00      	cmp	r2, #0
 8011574:	d1f8      	bne.n	8011568 <_ux_device_stack_interface_set+0xa0>
                    endpoint ->    ux_slave_endpoint_status = UX_USED;
 8011576:	462b      	mov	r3, r5
 8011578:	9700      	str	r7, [sp, #0]
 801157a:	2701      	movs	r7, #1
            _ux_utility_descriptor_parse(device_framework,
 801157c:	2206      	movs	r2, #6
 801157e:	4659      	mov	r1, fp
                    endpoint ->    ux_slave_endpoint_status = UX_USED;
 8011580:	f843 7b0c 	str.w	r7, [r3], #12
            _ux_utility_descriptor_parse(device_framework,
 8011584:	4630      	mov	r0, r6
 8011586:	f000 f9cf 	bl	8011928 <_ux_utility_descriptor_parse>
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801158a:	f8da 3000 	ldr.w	r3, [sl]
 801158e:	f8d3 1144 	ldr.w	r1, [r3, #324]	; 0x144
                    endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 8011592:	8a2b      	ldrh	r3, [r5, #16]
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 8011594:	2902      	cmp	r1, #2
            max_transfer_length =
 8011596:	f3c3 020a 	ubfx	r2, r3, #0, #11
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801159a:	d01d      	beq.n	80115d8 <_ux_device_stack_interface_set+0x110>
            endpoint -> ux_slave_endpoint_device =  device;
 801159c:	9b01      	ldr	r3, [sp, #4]
            transfer_request -> ux_slave_transfer_request_transfer_length = max_transfer_length;
 801159e:	642a      	str	r2, [r5, #64]	; 0x40
            endpoint -> ux_slave_endpoint_device =  device;
 80115a0:	61eb      	str	r3, [r5, #28]
            transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 80115a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 80115a6:	462a      	mov	r2, r5
            transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 80115a8:	656b      	str	r3, [r5, #84]	; 0x54
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 80115aa:	210e      	movs	r1, #14
 80115ac:	4640      	mov	r0, r8
 80115ae:	f8d8 3018 	ldr.w	r3, [r8, #24]
            transfer_request -> ux_slave_transfer_request_endpoint =  endpoint;
 80115b2:	62ad      	str	r5, [r5, #40]	; 0x28
            endpoint -> ux_slave_endpoint_interface =  interface_ptr;
 80115b4:	61ac      	str	r4, [r5, #24]
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 80115b6:	4798      	blx	r3
            if (status != UX_SUCCESS)
 80115b8:	b9c0      	cbnz	r0, 80115ec <_ux_device_stack_interface_set+0x124>
            if (interface_ptr -> ux_slave_interface_first_endpoint == UX_NULL)
 80115ba:	69e3      	ldr	r3, [r4, #28]
 80115bc:	b90b      	cbnz	r3, 80115c2 <_ux_device_stack_interface_set+0xfa>
                interface_ptr -> ux_slave_interface_first_endpoint =  endpoint;
 80115be:	61e5      	str	r5, [r4, #28]
 80115c0:	e7bc      	b.n	801153c <_ux_device_stack_interface_set+0x74>
 80115c2:	9f00      	ldr	r7, [sp, #0]
                while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 80115c4:	461a      	mov	r2, r3
 80115c6:	695b      	ldr	r3, [r3, #20]
 80115c8:	2b00      	cmp	r3, #0
 80115ca:	d1fb      	bne.n	80115c4 <_ux_device_stack_interface_set+0xfc>
                endpoint_link -> ux_slave_endpoint_next_endpoint =  endpoint;
 80115cc:	9700      	str	r7, [sp, #0]
 80115ce:	6155      	str	r5, [r2, #20]
 80115d0:	e7b4      	b.n	801153c <_ux_device_stack_interface_set+0x74>
        device -> ux_slave_device_first_interface =  interface_ptr;
 80115d2:	f8c8 40b4 	str.w	r4, [r8, #180]	; 0xb4
 80115d6:	e79e      	b.n	8011516 <_ux_device_stack_interface_set+0x4e>
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 80115d8:	7be9      	ldrb	r1, [r5, #15]
 80115da:	07c9      	lsls	r1, r1, #31
 80115dc:	d5de      	bpl.n	801159c <_ux_device_stack_interface_set+0xd4>
                if (n_trans)
 80115de:	f413 53c0 	ands.w	r3, r3, #6144	; 0x1800
                    n_trans >>= UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT;
 80115e2:	bf1c      	itt	ne
 80115e4:	0adb      	lsrne	r3, r3, #11
                    max_transfer_length *= n_trans;
 80115e6:	fb03 2202 	mlane	r2, r3, r2, r2
 80115ea:	e7d7      	b.n	801159c <_ux_device_stack_interface_set+0xd4>
                endpoint -> ux_slave_endpoint_status = UX_UNUSED;
 80115ec:	2300      	movs	r3, #0
 80115ee:	602b      	str	r3, [r5, #0]
                return(status);
 80115f0:	e7b1      	b.n	8011556 <_ux_device_stack_interface_set+0x8e>
 80115f2:	bf00      	nop
 80115f4:	20000254 	.word	0x20000254
 80115f8:	2000b408 	.word	0x2000b408
 80115fc:	2000024c 	.word	0x2000024c

08011600 <_ux_device_stack_interface_start>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_start(UX_SLAVE_INTERFACE *interface_ptr)
{
 8011600:	b530      	push	{r4, r5, lr}
UINT                        status;
UX_SLAVE_CLASS_COMMAND      class_command;


    /* Get the class for the interface.  */
    class_ptr =  _ux_system_slave -> ux_system_slave_interface_class_array[interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber];
 8011602:	4b15      	ldr	r3, [pc, #84]	; (8011658 <_ux_device_stack_interface_start+0x58>)
{
 8011604:	b08d      	sub	sp, #52	; 0x34
    class_ptr =  _ux_system_slave -> ux_system_slave_interface_class_array[interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber];
 8011606:	681a      	ldr	r2, [r3, #0]
 8011608:	7b83      	ldrb	r3, [r0, #14]
 801160a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801160e:	f8d3 5104 	ldr.w	r5, [r3, #260]	; 0x104

    /* Check if class driver is available. */
    if (class_ptr == UX_NULL)
 8011612:	b195      	cbz	r5, 801163a <_ux_device_stack_interface_start+0x3a>

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;

    /* Build all the fields of the Class Command.  */
    class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_QUERY;
 8011614:	2301      	movs	r3, #1
    class_command.ux_slave_class_command_interface =   (VOID *)interface_ptr;
    class_command.ux_slave_class_command_class     =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceClass;
 8011616:	7c41      	ldrb	r1, [r0, #17]
 8011618:	4604      	mov	r4, r0
 801161a:	9106      	str	r1, [sp, #24]
    class_command.ux_slave_class_command_subclass  =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceSubClass;
 801161c:	7c81      	ldrb	r1, [r0, #18]
    class_command.ux_slave_class_command_interface =   (VOID *)interface_ptr;
 801161e:	9003      	str	r0, [sp, #12]
    class_command.ux_slave_class_command_subclass  =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceSubClass;
 8011620:	9107      	str	r1, [sp, #28]
    class_command.ux_slave_class_command_protocol  =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceProtocol;
 8011622:	7cc1      	ldrb	r1, [r0, #19]
    class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_QUERY;
 8011624:	9301      	str	r3, [sp, #4]
    class_command.ux_slave_class_command_protocol  =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceProtocol;
 8011626:	9108      	str	r1, [sp, #32]
    class_command.ux_slave_class_command_vid       =   device -> ux_slave_device_descriptor.idVendor;
 8011628:	8e11      	ldrh	r1, [r2, #48]	; 0x30
    class_command.ux_slave_class_command_pid       =   device -> ux_slave_device_descriptor.idProduct;
 801162a:	8e52      	ldrh	r2, [r2, #50]	; 0x32

    /* We can now memorize the interface pointer associated with this class.  */
    class_ptr -> ux_slave_class_interface = interface_ptr;
    
    /* We have found a potential candidate. Call this registered class entry function.  */
    status = class_ptr -> ux_slave_class_entry_function(&class_command);
 801162c:	6c6b      	ldr	r3, [r5, #68]	; 0x44
    class_ptr -> ux_slave_class_interface = interface_ptr;
 801162e:	6628      	str	r0, [r5, #96]	; 0x60
    class_command.ux_slave_class_command_pid       =   device -> ux_slave_device_descriptor.idProduct;
 8011630:	e9cd 2104 	strd	r2, r1, [sp, #16]
    status = class_ptr -> ux_slave_class_entry_function(&class_command);
 8011634:	a801      	add	r0, sp, #4
 8011636:	4798      	blx	r3

    /* The status tells us if the registered class wants to own this class.  */
    if (status == UX_SUCCESS)
 8011638:	b110      	cbz	r0, 8011640 <_ux_device_stack_interface_start+0x40>
        return (UX_NO_CLASS_MATCH);
 801163a:	2057      	movs	r0, #87	; 0x57
        return(status); 
    }

    /* There is no driver who want to own this class!  */
    return(UX_NO_CLASS_MATCH);
}
 801163c:	b00d      	add	sp, #52	; 0x34
 801163e:	bd30      	pop	{r4, r5, pc}
        class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_ACTIVATE;
 8011640:	2202      	movs	r2, #2
        status = class_ptr -> ux_slave_class_entry_function(&class_command);
 8011642:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8011644:	a801      	add	r0, sp, #4
        class_command.ux_slave_class_command_class_ptr =  class_ptr;
 8011646:	9509      	str	r5, [sp, #36]	; 0x24
        class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_ACTIVATE;
 8011648:	9201      	str	r2, [sp, #4]
        status = class_ptr -> ux_slave_class_entry_function(&class_command);
 801164a:	4798      	blx	r3
        if(status == UX_SUCCESS)
 801164c:	2800      	cmp	r0, #0
 801164e:	d1f5      	bne.n	801163c <_ux_device_stack_interface_start+0x3c>
            interface_ptr -> ux_slave_interface_class =  class_ptr;
 8011650:	6065      	str	r5, [r4, #4]
}
 8011652:	b00d      	add	sp, #52	; 0x34
 8011654:	bd30      	pop	{r4, r5, pc}
 8011656:	bf00      	nop
 8011658:	2000b408 	.word	0x2000b408

0801165c <_ux_device_stack_set_feature>:

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_SET_FEATURE, request_value, request_index, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801165c:	4b18      	ldr	r3, [pc, #96]	; (80116c0 <_ux_device_stack_set_feature+0x64>)

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;

    /* The feature can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 801165e:	f010 0003 	ands.w	r0, r0, #3
{
 8011662:	b510      	push	{r4, lr}
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8011664:	681c      	ldr	r4, [r3, #0]
    switch (request_type & UX_REQUEST_TARGET)
 8011666:	d009      	beq.n	801167c <_ux_device_stack_set_feature+0x20>
 8011668:	2802      	cmp	r0, #2
 801166a:	d00b      	beq.n	8011684 <_ux_device_stack_set_feature+0x28>
        /* Intentionally fall through into the default case. */
        /* fall through */
    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801166c:	2114      	movs	r1, #20
 801166e:	4620      	mov	r0, r4
 8011670:	69a3      	ldr	r3, [r4, #24]
 8011672:	f104 023c 	add.w	r2, r4, #60	; 0x3c
 8011676:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 8011678:	2000      	movs	r0, #0
    }
}
 801167a:	bd10      	pop	{r4, pc}
        if (request_value == UX_REQUEST_FEATURE_DEVICE_REMOTE_WAKEUP)
 801167c:	2901      	cmp	r1, #1
 801167e:	d018      	beq.n	80116b2 <_ux_device_stack_set_feature+0x56>
        return(UX_FUNCTION_NOT_SUPPORTED);
 8011680:	2054      	movs	r0, #84	; 0x54
}
 8011682:	bd10      	pop	{r4, pc}
        interface_ptr =  device -> ux_slave_device_first_interface;
 8011684:	f8d4 00b4 	ldr.w	r0, [r4, #180]	; 0xb4
        while (interface_ptr != UX_NULL)
 8011688:	2800      	cmp	r0, #0
 801168a:	d0ef      	beq.n	801166c <_ux_device_stack_set_feature+0x10>
            endpoint_target =  interface_ptr -> ux_slave_interface_first_endpoint;
 801168c:	69c3      	ldr	r3, [r0, #28]
            while (endpoint_target != UX_NULL)
 801168e:	b913      	cbnz	r3, 8011696 <_ux_device_stack_set_feature+0x3a>
 8011690:	e00b      	b.n	80116aa <_ux_device_stack_set_feature+0x4e>
                endpoint_target =  endpoint_target -> ux_slave_endpoint_next_endpoint;
 8011692:	695b      	ldr	r3, [r3, #20]
            while (endpoint_target != UX_NULL)
 8011694:	b14b      	cbz	r3, 80116aa <_ux_device_stack_set_feature+0x4e>
                if (endpoint_target -> ux_slave_endpoint_descriptor.bEndpointAddress == request_index)
 8011696:	7b99      	ldrb	r1, [r3, #14]
 8011698:	4291      	cmp	r1, r2
 801169a:	d1fa      	bne.n	8011692 <_ux_device_stack_set_feature+0x36>
                    dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint_target);
 801169c:	461a      	mov	r2, r3
 801169e:	2114      	movs	r1, #20
 80116a0:	4620      	mov	r0, r4
 80116a2:	69a3      	ldr	r3, [r4, #24]
 80116a4:	4798      	blx	r3
                    return(UX_SUCCESS);
 80116a6:	2000      	movs	r0, #0
}
 80116a8:	bd10      	pop	{r4, pc}
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 80116aa:	6980      	ldr	r0, [r0, #24]
        while (interface_ptr != UX_NULL)
 80116ac:	2800      	cmp	r0, #0
 80116ae:	d1ed      	bne.n	801168c <_ux_device_stack_set_feature+0x30>
 80116b0:	e7dc      	b.n	801166c <_ux_device_stack_set_feature+0x10>
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_capability)
 80116b2:	f8d4 314c 	ldr.w	r3, [r4, #332]	; 0x14c
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	d0e2      	beq.n	8011680 <_ux_device_stack_set_feature+0x24>
                _ux_system_slave -> ux_system_slave_remote_wakeup_enabled = UX_TRUE;
 80116ba:	f8c4 1150 	str.w	r1, [r4, #336]	; 0x150
}
 80116be:	bd10      	pop	{r4, pc}
 80116c0:	2000b408 	.word	0x2000b408

080116c4 <_ux_device_stack_tasks_run>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_tasks_run(VOID)
{
 80116c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


    status = UX_STATE_RESET;

    /* Run all DCD tasks (pending ISR handle).  */
    dcd = &_ux_system_slave -> ux_system_slave_dcd;
 80116c6:	4f0e      	ldr	r7, [pc, #56]	; (8011700 <_ux_device_stack_tasks_run+0x3c>)
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_TASKS_RUN, UX_NULL);
 80116c8:	2200      	movs	r2, #0
    dcd = &_ux_system_slave -> ux_system_slave_dcd;
 80116ca:	6838      	ldr	r0, [r7, #0]
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_TASKS_RUN, UX_NULL);
 80116cc:	2112      	movs	r1, #18
 80116ce:	6983      	ldr	r3, [r0, #24]
 80116d0:	4798      	blx	r3

    /* Run all Class instance tasks.  */
    class_instance =  _ux_system_slave -> ux_system_slave_class_array;
 80116d2:	683b      	ldr	r3, [r7, #0]
 80116d4:	e9d3 643f 	ldrd	r6, r4, [r3, #252]	; 0xfc
    for (class_index = 0; class_index < UX_SYSTEM_DEVICE_MAX_CLASS_GET(); class_index++)
 80116d8:	b17e      	cbz	r6, 80116fa <_ux_device_stack_tasks_run+0x36>
    status = UX_STATE_RESET;
 80116da:	2600      	movs	r6, #0
    for (class_index = 0; class_index < UX_SYSTEM_DEVICE_MAX_CLASS_GET(); class_index++)
 80116dc:	4635      	mov	r5, r6
    {

        /* Skip classes not used.  */
        if (class_instance -> ux_slave_class_status == UX_UNUSED)
 80116de:	6c23      	ldr	r3, [r4, #64]	; 0x40
    for (class_index = 0; class_index < UX_SYSTEM_DEVICE_MAX_CLASS_GET(); class_index++)
 80116e0:	3501      	adds	r5, #1
        if (class_instance -> ux_slave_class_status == UX_UNUSED)
 80116e2:	b12b      	cbz	r3, 80116f0 <_ux_device_stack_tasks_run+0x2c>
            continue;

        /* Skip classes has no task function.  */
        if (class_instance -> ux_slave_class_task_function == UX_NULL)
 80116e4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80116e6:	b11b      	cbz	r3, 80116f0 <_ux_device_stack_tasks_run+0x2c>
            continue;

        /* Invoke task function.  */
        status |= class_instance -> ux_slave_class_task_function(class_instance -> ux_slave_class_instance);
 80116e8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80116ea:	4798      	blx	r3

        /* Move to the next class.  */
        class_instance ++;
 80116ec:	3464      	adds	r4, #100	; 0x64
        status |= class_instance -> ux_slave_class_task_function(class_instance -> ux_slave_class_instance);
 80116ee:	4306      	orrs	r6, r0
    for (class_index = 0; class_index < UX_SYSTEM_DEVICE_MAX_CLASS_GET(); class_index++)
 80116f0:	683b      	ldr	r3, [r7, #0]
 80116f2:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 80116f6:	42ab      	cmp	r3, r5
 80116f8:	d8f1      	bhi.n	80116de <_ux_device_stack_tasks_run+0x1a>
    }

    /* Return overall status.  */
    return(status);
}
 80116fa:	4630      	mov	r0, r6
 80116fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80116fe:	bf00      	nop
 8011700:	2000b408 	.word	0x2000b408

08011704 <_ux_device_stack_transfer_abort>:
/*                                            assigned aborting code,     */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_abort(UX_SLAVE_TRANSFER *transfer_request, ULONG completion_code)
{
 8011704:	b570      	push	{r4, r5, r6, lr}
 8011706:	4604      	mov	r4, r0

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_ABORT, transfer_request, completion_code, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8011708:	4b0c      	ldr	r3, [pc, #48]	; (801173c <_ux_device_stack_transfer_abort+0x38>)

    /* Sets the completion code due to bus reset.  */
    transfer_request -> ux_slave_transfer_request_completion_code = completion_code;
 801170a:	6241      	str	r1, [r0, #36]	; 0x24
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801170c:	681e      	ldr	r6, [r3, #0]

    /* Ensure we're not preempted by the transfer completion ISR.  */
    UX_DISABLE
 801170e:	f7ef fe79 	bl	8001404 <_ux_utility_interrupt_disable>

    /* It's possible the transfer already completed. Ensure it hasn't before doing the abort.  */
    if (transfer_request -> ux_slave_transfer_request_status == UX_TRANSFER_STATUS_PENDING)
 8011712:	6823      	ldr	r3, [r4, #0]
 8011714:	2b01      	cmp	r3, #1
 8011716:	d10c      	bne.n	8011732 <_ux_device_stack_transfer_abort+0x2e>
 8011718:	4605      	mov	r5, r0
    {

        /* Call the DCD if necessary for cleaning up the pending transfer.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_ABORT, (VOID *) transfer_request);
 801171a:	69b3      	ldr	r3, [r6, #24]
 801171c:	4622      	mov	r2, r4
 801171e:	210d      	movs	r1, #13
 8011720:	4630      	mov	r0, r6
 8011722:	4798      	blx	r3

        /* Restore interrupts. Note that the transfer request should not be modified now.  */
        UX_RESTORE
 8011724:	4628      	mov	r0, r5
 8011726:	f7ef fe71 	bl	800140c <_ux_utility_interrupt_restore>

        /* We need to set the completion code for the transfer to aborted. Note
           that the transfer request function cannot simultaneously modify this 
           because if the transfer was pending, then the transfer's thread is 
           currently waiting for it to complete.  */
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_ABORT;
 801172a:	2304      	movs	r3, #4
        UX_RESTORE
    }

    /* This function never fails.  */
    return(UX_SUCCESS);       
}
 801172c:	2000      	movs	r0, #0
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_ABORT;
 801172e:	6023      	str	r3, [r4, #0]
}
 8011730:	bd70      	pop	{r4, r5, r6, pc}
        UX_RESTORE
 8011732:	f7ef fe6b 	bl	800140c <_ux_utility_interrupt_restore>
}
 8011736:	2000      	movs	r0, #0
 8011738:	bd70      	pop	{r4, r5, r6, pc}
 801173a:	bf00      	nop
 801173c:	2000b408 	.word	0x2000b408

08011740 <_ux_device_stack_transfer_all_request_abort>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_all_request_abort(UX_SLAVE_ENDPOINT *endpoint, ULONG completion_code)
{
 8011740:	b508      	push	{r3, lr}

    /* Get the transfer request for this endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
    
    /* Abort this request.  */
    _ux_device_stack_transfer_abort(transfer_request, completion_code);
 8011742:	3020      	adds	r0, #32
 8011744:	f7ff ffde 	bl	8011704 <_ux_device_stack_transfer_abort>

    /* Return successful completion.  */
    return(UX_SUCCESS);
}
 8011748:	2000      	movs	r0, #0
 801174a:	bd08      	pop	{r3, pc}

0801174c <_ux_device_stack_transfer_request>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_request(UX_SLAVE_TRANSFER *transfer_request, 
                                            ULONG slave_length, 
                                            ULONG host_length)
{
 801174c:	b538      	push	{r3, r4, r5, lr}
#if defined(UX_DEVICE_STANDALONE)
UINT            status;

    /* Start a transfer request without waiting it end.  */
    UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 801174e:	2400      	movs	r4, #0
 8011750:	6304      	str	r4, [r0, #48]	; 0x30
{
 8011752:	4605      	mov	r5, r0
    status = _ux_device_stack_transfer_run(transfer_request, slave_length, host_length);
 8011754:	f000 f80a 	bl	801176c <_ux_device_stack_transfer_run>
    if (status == UX_STATE_LOCK)
 8011758:	2806      	cmp	r0, #6
 801175a:	d005      	beq.n	8011768 <_ux_device_stack_transfer_request+0x1c>
        return(UX_BUSY);
    if (status < UX_STATE_NEXT)
 801175c:	2803      	cmp	r0, #3
 801175e:	d901      	bls.n	8011764 <_ux_device_stack_transfer_request+0x18>
        return(transfer_request -> ux_slave_transfer_request_completion_code);

    /* Started/done, things will be done in BG  */
    return(UX_SUCCESS);
 8011760:	4620      	mov	r0, r4

    /* And return the status.  */
    return(status);

#endif
}
 8011762:	bd38      	pop	{r3, r4, r5, pc}
        return(transfer_request -> ux_slave_transfer_request_completion_code);
 8011764:	6a68      	ldr	r0, [r5, #36]	; 0x24
}
 8011766:	bd38      	pop	{r3, r4, r5, pc}
        return(UX_BUSY);
 8011768:	20fe      	movs	r0, #254	; 0xfe
}
 801176a:	bd38      	pop	{r3, r4, r5, pc}

0801176c <_ux_device_stack_transfer_run>:
UX_SLAVE_ENDPOINT       *endpoint;
ULONG                   device_state;


    /* Do we have to skip this transfer?  */
    if (transfer_request -> ux_slave_transfer_request_status_phase_ignore == UX_TRUE)
 801176c:	6c43      	ldr	r3, [r0, #68]	; 0x44
{
 801176e:	b570      	push	{r4, r5, r6, lr}
    if (transfer_request -> ux_slave_transfer_request_status_phase_ignore == UX_TRUE)
 8011770:	2b01      	cmp	r3, #1
{
 8011772:	4604      	mov	r4, r0
    if (transfer_request -> ux_slave_transfer_request_status_phase_ignore == UX_TRUE)
 8011774:	d044      	beq.n	8011800 <_ux_device_stack_transfer_run+0x94>
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_NEXT;
        return(UX_STATE_NEXT);
    }

    /* Get the device state.  */
    device_state =  _ux_system_slave -> ux_system_slave_device.ux_slave_device_state;
 8011776:	4b2d      	ldr	r3, [pc, #180]	; (801182c <_ux_device_stack_transfer_run+0xc0>)
 8011778:	6818      	ldr	r0, [r3, #0]

    /* We can only transfer when the device is ATTACHED, ADDRESSED OR CONFIGURED.  */
    if (!(device_state == UX_DEVICE_ATTACHED) &&
        !(device_state == UX_DEVICE_ADDRESSED) &&
 801177a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801177c:	3b01      	subs	r3, #1
    if (!(device_state == UX_DEVICE_ATTACHED) &&
 801177e:	2b02      	cmp	r3, #2
 8011780:	d826      	bhi.n	80117d0 <_ux_device_stack_transfer_run+0x64>

    /* Get the endpoint associated with this transaction.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;

    /* Process states.  */
    state = transfer_request -> ux_slave_transfer_request_state;
 8011782:	6b23      	ldr	r3, [r4, #48]	; 0x30
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 8011784:	68a5      	ldr	r5, [r4, #8]
    switch(state)
 8011786:	2b20      	cmp	r3, #32
 8011788:	d014      	beq.n	80117b4 <_ux_device_stack_transfer_run+0x48>
 801178a:	2b21      	cmp	r3, #33	; 0x21
 801178c:	d017      	beq.n	80117be <_ux_device_stack_transfer_run+0x52>
 801178e:	b32b      	cbz	r3, 80117dc <_ux_device_stack_transfer_run+0x70>
            UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
        }
        break;

    default: /* Error case, return EXIT.  */
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_RESET;
 8011790:	2300      	movs	r3, #0
        return(UX_STATE_EXIT);
 8011792:	2001      	movs	r0, #1
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_RESET;
 8011794:	6323      	str	r3, [r4, #48]	; 0x30
    }

    /* And return the status.  */
    return(status);
}
 8011796:	bd70      	pop	{r4, r5, r6, pc}
        if ((transfer_request -> ux_slave_transfer_request_phase == UX_TRANSFER_PHASE_DATA_OUT) &&
 8011798:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801179a:	2e03      	cmp	r6, #3
 801179c:	d038      	beq.n	8011810 <_ux_device_stack_transfer_run+0xa4>
 801179e:	63a3      	str	r3, [r4, #56]	; 0x38
        transfer_request -> ux_slave_transfer_request_current_data_pointer =
 80117a0:	68e3      	ldr	r3, [r4, #12]
        transfer_request -> ux_slave_transfer_request_actual_length =  0;
 80117a2:	2200      	movs	r2, #0
        transfer_request -> ux_slave_transfer_request_requested_length =    slave_length;
 80117a4:	6161      	str	r1, [r4, #20]
        transfer_request -> ux_slave_transfer_request_in_transfer_length =  slave_length;
 80117a6:	61e1      	str	r1, [r4, #28]
        transfer_request -> ux_slave_transfer_request_current_data_pointer =
 80117a8:	6123      	str	r3, [r4, #16]
        transfer_request -> ux_slave_transfer_request_state = UX_DEVICE_STACK_TRANSFER_STATE_HALT_WAIT;
 80117aa:	2120      	movs	r1, #32
        transfer_request -> ux_slave_transfer_request_status = UX_TRANSFER_STATUS_PENDING;
 80117ac:	2301      	movs	r3, #1
        transfer_request -> ux_slave_transfer_request_state = UX_DEVICE_STACK_TRANSFER_STATE_HALT_WAIT;
 80117ae:	6321      	str	r1, [r4, #48]	; 0x30
        transfer_request -> ux_slave_transfer_request_actual_length =  0;
 80117b0:	61a2      	str	r2, [r4, #24]
        transfer_request -> ux_slave_transfer_request_status = UX_TRANSFER_STATUS_PENDING;
 80117b2:	6023      	str	r3, [r4, #0]
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT)
 80117b4:	7beb      	ldrb	r3, [r5, #15]
 80117b6:	079b      	lsls	r3, r3, #30
 80117b8:	d11d      	bne.n	80117f6 <_ux_device_stack_transfer_run+0x8a>
        transfer_request -> ux_slave_transfer_request_state = UX_DEVICE_STACK_TRANSFER_STATE_TRAN_WAIT;
 80117ba:	2321      	movs	r3, #33	; 0x21
 80117bc:	6323      	str	r3, [r4, #48]	; 0x30
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_RUN, transfer_request);
 80117be:	4622      	mov	r2, r4
 80117c0:	210c      	movs	r1, #12
 80117c2:	6983      	ldr	r3, [r0, #24]
 80117c4:	4798      	blx	r3
        if (status < UX_STATE_WAIT)
 80117c6:	2804      	cmp	r0, #4
 80117c8:	d8e5      	bhi.n	8011796 <_ux_device_stack_transfer_run+0x2a>
            UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 80117ca:	2300      	movs	r3, #0
 80117cc:	6323      	str	r3, [r4, #48]	; 0x30
}
 80117ce:	bd70      	pop	{r4, r5, r6, pc}
        transfer_request -> ux_slave_transfer_request_completion_code = UX_TRANSFER_NOT_READY;
 80117d0:	2225      	movs	r2, #37	; 0x25
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_RESET;
 80117d2:	2300      	movs	r3, #0
        return(UX_STATE_EXIT);
 80117d4:	2001      	movs	r0, #1
        transfer_request -> ux_slave_transfer_request_completion_code = UX_TRANSFER_NOT_READY;
 80117d6:	6262      	str	r2, [r4, #36]	; 0x24
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_RESET;
 80117d8:	6323      	str	r3, [r4, #48]	; 0x30
}
 80117da:	bd70      	pop	{r4, r5, r6, pc}
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT)
 80117dc:	f895 c00f 	ldrb.w	ip, [r5, #15]
 80117e0:	f01c 0f03 	tst.w	ip, #3
 80117e4:	d0d8      	beq.n	8011798 <_ux_device_stack_transfer_run+0x2c>
            if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_IN)
 80117e6:	f995 c00e 	ldrsb.w	ip, [r5, #14]
 80117ea:	f1bc 0f00 	cmp.w	ip, #0
 80117ee:	db0d      	blt.n	801180c <_ux_device_stack_transfer_run+0xa0>
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_IN;
 80117f0:	2202      	movs	r2, #2
 80117f2:	62a2      	str	r2, [r4, #40]	; 0x28
        if ((transfer_request -> ux_slave_transfer_request_phase == UX_TRANSFER_PHASE_DATA_OUT) &&
 80117f4:	e7d3      	b.n	801179e <_ux_device_stack_transfer_run+0x32>
            if (endpoint -> ux_slave_endpoint_state == UX_ENDPOINT_HALTED)
 80117f6:	686b      	ldr	r3, [r5, #4]
 80117f8:	2b02      	cmp	r3, #2
 80117fa:	d1de      	bne.n	80117ba <_ux_device_stack_transfer_run+0x4e>
                return(UX_STATE_WAIT);
 80117fc:	2005      	movs	r0, #5
}
 80117fe:	bd70      	pop	{r4, r5, r6, pc}
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_NEXT;
 8011800:	2304      	movs	r3, #4
        transfer_request -> ux_slave_transfer_request_completion_code = UX_SUCCESS;
 8011802:	2200      	movs	r2, #0
        return(UX_STATE_NEXT);
 8011804:	4618      	mov	r0, r3
        transfer_request -> ux_slave_transfer_request_completion_code = UX_SUCCESS;
 8011806:	6262      	str	r2, [r4, #36]	; 0x24
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_NEXT;
 8011808:	6323      	str	r3, [r4, #48]	; 0x30
}
 801180a:	bd70      	pop	{r4, r5, r6, pc}
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801180c:	2603      	movs	r6, #3
 801180e:	62a6      	str	r6, [r4, #40]	; 0x28
        if ((transfer_request -> ux_slave_transfer_request_phase == UX_TRANSFER_PHASE_DATA_OUT) &&
 8011810:	2900      	cmp	r1, #0
 8011812:	d0c4      	beq.n	801179e <_ux_device_stack_transfer_run+0x32>
            (slave_length != 0) && (host_length != slave_length) &&
 8011814:	4291      	cmp	r1, r2
 8011816:	d0c2      	beq.n	801179e <_ux_device_stack_transfer_run+0x32>
            (slave_length % endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize) == 0)
 8011818:	8a2e      	ldrh	r6, [r5, #16]
 801181a:	fbb1 f2f6 	udiv	r2, r1, r6
 801181e:	fb06 1212 	mls	r2, r6, r2, r1
            transfer_request -> ux_slave_transfer_request_force_zlp =  UX_TRUE;
 8011822:	2a00      	cmp	r2, #0
 8011824:	bf08      	it	eq
 8011826:	2301      	moveq	r3, #1
 8011828:	e7b9      	b.n	801179e <_ux_device_stack_transfer_run+0x32>
 801182a:	bf00      	nop
 801182c:	2000b408 	.word	0x2000b408

08011830 <_ux_system_error_handler>:
/**************************************************************************/
VOID   _ux_system_error_handler(UINT system_level, UINT system_context, UINT error_code)
{

    /* Save the last system error code.  */
    _ux_system -> ux_system_last_error =  error_code;
 8011830:	4b07      	ldr	r3, [pc, #28]	; (8011850 <_ux_system_error_handler+0x20>)
{
 8011832:	b410      	push	{r4}
    _ux_system -> ux_system_last_error =  error_code;
 8011834:	681b      	ldr	r3, [r3, #0]
 
    /* Increment the total number of system errors.  */
    _ux_system -> ux_system_error_count++;
 8011836:	691c      	ldr	r4, [r3, #16]
    _ux_system -> ux_system_last_error =  error_code;
 8011838:	60da      	str	r2, [r3, #12]
    _ux_system -> ux_system_error_count++;
 801183a:	3401      	adds	r4, #1
 801183c:	611c      	str	r4, [r3, #16]

    /* Is there an application call back function to call ? */
    if (_ux_system -> ux_system_error_callback_function != UX_NULL)
 801183e:	695c      	ldr	r4, [r3, #20]
 8011840:	b11c      	cbz	r4, 801184a <_ux_system_error_handler+0x1a>
    {    

        /* The callback function is defined, call it.  */
        _ux_system -> ux_system_error_callback_function(system_level, system_context, error_code);
 8011842:	4623      	mov	r3, r4
    }
}
 8011844:	f85d 4b04 	ldr.w	r4, [sp], #4
        _ux_system -> ux_system_error_callback_function(system_level, system_context, error_code);
 8011848:	4718      	bx	r3
}
 801184a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801184e:	4770      	bx	lr
 8011850:	2000b40c 	.word	0x2000b40c

08011854 <_ux_system_initialize>:
UINT                status;
#endif
ULONG               pool_size;

    /* Check if the regular memory pool is valid.  */
    if ((regular_memory_pool_start == UX_NULL) || (regular_memory_size == 0))
 8011854:	2800      	cmp	r0, #0
 8011856:	d05a      	beq.n	801190e <_ux_system_initialize+0xba>
{
 8011858:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801185c:	460e      	mov	r6, r1
    if ((regular_memory_pool_start == UX_NULL) || (regular_memory_size == 0))
 801185e:	2900      	cmp	r1, #0
 8011860:	d03e      	beq.n	80118e0 <_ux_system_initialize+0x8c>
 8011862:	4604      	mov	r4, r0
 8011864:	4615      	mov	r5, r2
        return(UX_INVALID_PARAMETER);

    /* Reset memory block */
    _ux_utility_memory_set(regular_memory_pool_start, 0, regular_memory_size); /* Use case of memset is verified. */
 8011866:	460a      	mov	r2, r1
 8011868:	2100      	movs	r1, #0
 801186a:	461f      	mov	r7, r3

    /* Set the _ux_system structure at the start of our regular memory */
    _ux_system =  (UX_SYSTEM *) regular_memory_pool_start;
 801186c:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8011918 <_ux_system_initialize+0xc4>
    _ux_utility_memory_set(regular_memory_pool_start, 0, regular_memory_size); /* Use case of memset is verified. */
 8011870:	f000 f9c0 	bl	8011bf4 <_ux_utility_memory_set>
#endif

#ifndef UX_HOST_SIDE_ONLY

    /* Set the _ux_system_slave structure.  */
    _ux_system_slave =  (UX_SYSTEM_SLAVE *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 8011874:	4b27      	ldr	r3, [pc, #156]	; (8011914 <_ux_system_initialize+0xc0>)
 8011876:	f104 0218 	add.w	r2, r4, #24
    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_OTG);
#endif

    /* Set the regular memory pool structure.  */
    _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR] = (UX_MEMORY_BYTE_POOL *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 801187a:	f504 70c6 	add.w	r0, r4, #396	; 0x18c
    _ux_system =  (UX_SYSTEM *) regular_memory_pool_start;
 801187e:	f8c8 4000 	str.w	r4, [r8]
    _ux_system_slave =  (UX_SYSTEM_SLAVE *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 8011882:	601a      	str	r2, [r3, #0]
    _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR] = (UX_MEMORY_BYTE_POOL *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 8011884:	6020      	str	r0, [r4, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_MEMORY_BYTE_POOL);

    /* Check if the cache save memory pool is valid.  */
    if ((cache_safe_memory_pool_start != UX_NULL) && (cache_safe_memory_size != 0))
 8011886:	b375      	cbz	r5, 80118e6 <_ux_system_initialize+0x92>
 8011888:	b1ff      	cbz	r7, 80118ca <_ux_system_initialize+0x76>
        _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE] = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR];
    }

    /* Make sure the regular memory pool is aligned properly */
    int_memory_pool_start = (ALIGN_TYPE) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
    int_memory_pool_start += UX_ALIGN_MIN;
 801188a:	f204 11bb 	addw	r1, r4, #443	; 0x1bb
    int_memory_pool_start &= ~((ALIGN_TYPE)UX_ALIGN_MIN);

    /* Set the end of the regular memory pool.  */
    regular_memory_pool_end =  (void *) (((UCHAR *) regular_memory_pool_start) + regular_memory_size);
 801188e:	4426      	add	r6, r4
    int_memory_pool_start &= ~((ALIGN_TYPE)UX_ALIGN_MIN);
 8011890:	f021 0107 	bic.w	r1, r1, #7
        _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE] = (UX_MEMORY_BYTE_POOL *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 8011894:	f504 73d0 	add.w	r3, r4, #416	; 0x1a0

    /* Check if we have memory available.  */
    if (int_memory_pool_start >= (ALIGN_TYPE)regular_memory_pool_end)
 8011898:	42b1      	cmp	r1, r6
        _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE] = (UX_MEMORY_BYTE_POOL *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 801189a:	6063      	str	r3, [r4, #4]
    if (int_memory_pool_start >= (ALIGN_TYPE)regular_memory_pool_end)
 801189c:	d21d      	bcs.n	80118da <_ux_system_initialize+0x86>

    /* get the regular memory pool size.  */
    pool_size = (ULONG) (((ALIGN_TYPE) regular_memory_pool_end) - int_memory_pool_start);

    /* Create the regular memory pool.  */
    _ux_utility_memory_byte_pool_create(_ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR],
 801189e:	1a72      	subs	r2, r6, r1
 80118a0:	f000 f912 	bl	8011ac8 <_ux_utility_memory_byte_pool_create>
       define the cached safe memory region as the regular memory region.  */
    if ((cache_safe_memory_pool_start != UX_NULL) && (cache_safe_memory_size != 0))
    {

        /* Reset this memory block */
        _ux_utility_memory_set(cache_safe_memory_pool_start, 0, cache_safe_memory_size); /* Use case of memset is verified. */
 80118a4:	2100      	movs	r1, #0
 80118a6:	4628      	mov	r0, r5
 80118a8:	463a      	mov	r2, r7
 80118aa:	f000 f9a3 	bl	8011bf4 <_ux_utility_memory_set>

        /* Make sure the cache safe memory pool is aligned properly */
        int_memory_pool_start =   (ALIGN_TYPE) cache_safe_memory_pool_start;
        int_memory_pool_start +=  UX_ALIGN_MIN;
 80118ae:	1de9      	adds	r1, r5, #7
        int_memory_pool_start &=  ~((ALIGN_TYPE)UX_ALIGN_MIN);
 80118b0:	f021 0107 	bic.w	r1, r1, #7

        cache_safe_memory_pool_end =  (void *) (((UCHAR *) cache_safe_memory_pool_start) + cache_safe_memory_size);
 80118b4:	443d      	add	r5, r7

        /* Check if we have memory available.  */
        if (int_memory_pool_start >= (ALIGN_TYPE) cache_safe_memory_pool_end)
 80118b6:	42a9      	cmp	r1, r5
 80118b8:	d20f      	bcs.n	80118da <_ux_system_initialize+0x86>
            return(UX_MEMORY_INSUFFICIENT);
        }

        pool_size = (ULONG) (((ALIGN_TYPE) cache_safe_memory_pool_end) - int_memory_pool_start);

        _ux_utility_memory_byte_pool_create(_ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE],
 80118ba:	f8d8 3000 	ldr.w	r3, [r8]
 80118be:	1a6a      	subs	r2, r5, r1
 80118c0:	6858      	ldr	r0, [r3, #4]
 80118c2:	f000 f901 	bl	8011ac8 <_ux_utility_memory_byte_pool_create>
    status =  _ux_system_mutex_create(&_ux_system -> ux_system_mutex, "ux_system_mutex");
    if(status != UX_SUCCESS)
        return(UX_MUTEX_ERROR);
#endif

    return(UX_SUCCESS);
 80118c6:	2000      	movs	r0, #0
 80118c8:	e008      	b.n	80118dc <_ux_system_initialize+0x88>
    int_memory_pool_start += UX_ALIGN_MIN;
 80118ca:	f204 11a7 	addw	r1, r4, #423	; 0x1a7
    int_memory_pool_start &= ~((ALIGN_TYPE)UX_ALIGN_MIN);
 80118ce:	f021 0107 	bic.w	r1, r1, #7
    regular_memory_pool_end =  (void *) (((UCHAR *) regular_memory_pool_start) + regular_memory_size);
 80118d2:	4426      	add	r6, r4
    if (int_memory_pool_start >= (ALIGN_TYPE)regular_memory_pool_end)
 80118d4:	428e      	cmp	r6, r1
        _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE] = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR];
 80118d6:	6060      	str	r0, [r4, #4]
    if (int_memory_pool_start >= (ALIGN_TYPE)regular_memory_pool_end)
 80118d8:	d813      	bhi.n	8011902 <_ux_system_initialize+0xae>
        return(UX_MEMORY_INSUFFICIENT);
 80118da:	2012      	movs	r0, #18
}
 80118dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return(UX_INVALID_PARAMETER);
 80118e0:	20fa      	movs	r0, #250	; 0xfa
}
 80118e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    int_memory_pool_start += UX_ALIGN_MIN;
 80118e6:	f204 11a7 	addw	r1, r4, #423	; 0x1a7
    int_memory_pool_start &= ~((ALIGN_TYPE)UX_ALIGN_MIN);
 80118ea:	f021 0107 	bic.w	r1, r1, #7
    regular_memory_pool_end =  (void *) (((UCHAR *) regular_memory_pool_start) + regular_memory_size);
 80118ee:	4426      	add	r6, r4
    if (int_memory_pool_start >= (ALIGN_TYPE)regular_memory_pool_end)
 80118f0:	42b1      	cmp	r1, r6
        _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE] = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR];
 80118f2:	6060      	str	r0, [r4, #4]
    if (int_memory_pool_start >= (ALIGN_TYPE)regular_memory_pool_end)
 80118f4:	d2f1      	bcs.n	80118da <_ux_system_initialize+0x86>
    _ux_utility_memory_byte_pool_create(_ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR],
 80118f6:	1a72      	subs	r2, r6, r1
 80118f8:	f000 f8e6 	bl	8011ac8 <_ux_utility_memory_byte_pool_create>
    return(UX_SUCCESS);
 80118fc:	4628      	mov	r0, r5
}
 80118fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    _ux_utility_memory_byte_pool_create(_ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR],
 8011902:	1a72      	subs	r2, r6, r1
 8011904:	f000 f8e0 	bl	8011ac8 <_ux_utility_memory_byte_pool_create>
    return(UX_SUCCESS);
 8011908:	4638      	mov	r0, r7
}
 801190a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return(UX_INVALID_PARAMETER);
 801190e:	20fa      	movs	r0, #250	; 0xfa
}
 8011910:	4770      	bx	lr
 8011912:	bf00      	nop
 8011914:	2000b408 	.word	0x2000b408
 8011918:	2000b40c 	.word	0x2000b40c

0801191c <_ux_system_tasks_run>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT _ux_system_tasks_run(VOID)
{
 801191c:	b508      	push	{r3, lr}
#if defined(UX_DEVICE_STANDALONE) && !defined(UX_HOST_SIDE_ONLY)
    _ux_device_stack_tasks_run();
 801191e:	f7ff fed1 	bl	80116c4 <_ux_device_stack_tasks_run>
    _ux_otg_tasks_run();
#endif

   /* Return code not used now.  */
   return(0);
}
 8011922:	2000      	movs	r0, #0
 8011924:	bd08      	pop	{r3, pc}
 8011926:	bf00      	nop

08011928 <_ux_utility_descriptor_parse>:
VOID  _ux_utility_descriptor_parse(UCHAR * raw_descriptor, UCHAR * descriptor_structure,
                        UINT descriptor_entries, UCHAR * descriptor)
{

    /* Loop on all the entries in this descriptor.  */
    while(descriptor_entries--)
 8011928:	b382      	cbz	r2, 801198c <_ux_utility_descriptor_parse+0x64>
{
 801192a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801192e:	4607      	mov	r7, r0
 8011930:	460e      	mov	r6, r1
 8011932:	461c      	mov	r4, r3

        case 2:

            /* Padding zeros so address is aligned.  */
            while((ALIGN_TYPE) descriptor & 1u)
                *descriptor++ =  0;
 8011934:	2500      	movs	r5, #0
 8011936:	eb01 0802 	add.w	r8, r1, r2
 801193a:	e005      	b.n	8011948 <_ux_utility_descriptor_parse+0x20>
            break;

        default:

            /* Save the byte.  */
            *((UCHAR *) descriptor) =  (UCHAR) *raw_descriptor;
 801193c:	f817 3b01 	ldrb.w	r3, [r7], #1
 8011940:	f804 3b01 	strb.w	r3, [r4], #1
    while(descriptor_entries--)
 8011944:	4546      	cmp	r6, r8
 8011946:	d014      	beq.n	8011972 <_ux_utility_descriptor_parse+0x4a>
        switch(*descriptor_structure++)
 8011948:	f816 3b01 	ldrb.w	r3, [r6], #1
 801194c:	2b02      	cmp	r3, #2
 801194e:	d014      	beq.n	801197a <_ux_utility_descriptor_parse+0x52>
 8011950:	2b04      	cmp	r3, #4
 8011952:	d1f3      	bne.n	801193c <_ux_utility_descriptor_parse+0x14>
            while((ALIGN_TYPE) descriptor & 3u)
 8011954:	07a2      	lsls	r2, r4, #30
 8011956:	d003      	beq.n	8011960 <_ux_utility_descriptor_parse+0x38>
                *descriptor++ =  0;
 8011958:	f804 5b01 	strb.w	r5, [r4], #1
            while((ALIGN_TYPE) descriptor & 3u)
 801195c:	07a2      	lsls	r2, r4, #30
 801195e:	d1fb      	bne.n	8011958 <_ux_utility_descriptor_parse+0x30>
            *((ULONG *) descriptor) =  _ux_utility_long_get(raw_descriptor);
 8011960:	4638      	mov	r0, r7
 8011962:	f000 f815 	bl	8011990 <_ux_utility_long_get>
    while(descriptor_entries--)
 8011966:	4546      	cmp	r6, r8
            raw_descriptor +=  4;
 8011968:	f107 0704 	add.w	r7, r7, #4
            *((ULONG *) descriptor) =  _ux_utility_long_get(raw_descriptor);
 801196c:	f844 0b04 	str.w	r0, [r4], #4
    while(descriptor_entries--)
 8011970:	d1ea      	bne.n	8011948 <_ux_utility_descriptor_parse+0x20>
        }
    }

    /* Return to caller.  */
    return;
}
 8011972:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
                *descriptor++ =  0;
 8011976:	f804 5b01 	strb.w	r5, [r4], #1
            while((ALIGN_TYPE) descriptor & 1u)
 801197a:	07e3      	lsls	r3, r4, #31
 801197c:	d4fb      	bmi.n	8011976 <_ux_utility_descriptor_parse+0x4e>
            *((USHORT *) descriptor) = (USHORT) _ux_utility_short_get(raw_descriptor);
 801197e:	4638      	mov	r0, r7
 8011980:	f000 f93c 	bl	8011bfc <_ux_utility_short_get>
            raw_descriptor += 2;
 8011984:	3702      	adds	r7, #2
            *((USHORT *) descriptor) = (USHORT) _ux_utility_short_get(raw_descriptor);
 8011986:	f824 0b02 	strh.w	r0, [r4], #2
            break;
 801198a:	e7db      	b.n	8011944 <_ux_utility_descriptor_parse+0x1c>
 801198c:	4770      	bx	lr
 801198e:	bf00      	nop

08011990 <_ux_utility_long_get>:
    value |=  (ULONG)*address++ << 16;
    value |=  (ULONG)*address << 24;

    /* Return 32-bit value.  */
    return(value);
}
 8011990:	6800      	ldr	r0, [r0, #0]
 8011992:	4770      	bx	lr

08011994 <_ux_utility_long_put>:
{

    /* In order to make this function endian agnostic and memory alignment
       independent, we write a byte at a time from the address.  */
    *address++ =  (UCHAR) (value & 0xff);
    *address++ =  (UCHAR) ((value >> 8) & 0xff);
 8011994:	ea4f 2c11 	mov.w	ip, r1, lsr #8
    *address++ =  (UCHAR) ((value >> 16) & 0xff);
 8011998:	0c0a      	lsrs	r2, r1, #16
    *address =    (UCHAR) ((value >> 24) & 0xff);
 801199a:	0e0b      	lsrs	r3, r1, #24
    *address++ =  (UCHAR) (value & 0xff);
 801199c:	7001      	strb	r1, [r0, #0]
    *address++ =  (UCHAR) ((value >> 8) & 0xff);
 801199e:	f880 c001 	strb.w	ip, [r0, #1]
    *address++ =  (UCHAR) ((value >> 16) & 0xff);
 80119a2:	7082      	strb	r2, [r0, #2]
    *address =    (UCHAR) ((value >> 24) & 0xff);
 80119a4:	70c3      	strb	r3, [r0, #3]

    /* Return to caller.  */
    return;
}
 80119a6:	4770      	bx	lr

080119a8 <_ux_utility_memory_allocate>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  *_ux_utility_memory_allocate(ULONG memory_alignment, ULONG memory_cache_flag,
                                   ULONG memory_size_requested)
{
 80119a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80119ac:	4607      	mov	r7, r0
#ifdef UX_ENABLE_MEMORY_STATISTICS
UINT                index;
#endif

    /* Get the pool ptr */
    if (memory_cache_flag == UX_REGULAR_MEMORY)
 80119ae:	2900      	cmp	r1, #0
 80119b0:	d152      	bne.n	8011a58 <_ux_utility_memory_allocate+0xb0>
    {
        pool_ptr = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR];
 80119b2:	4b39      	ldr	r3, [pc, #228]	; (8011a98 <_ux_utility_memory_allocate+0xf0>)
 80119b4:	681b      	ldr	r3, [r3, #0]
 80119b6:	681e      	ldr	r6, [r3, #0]
    {
        return(UX_NULL);
    }

    /* Check if pool_ptr is NX_NULL */
    if (pool_ptr == UX_NULL)
 80119b8:	2e00      	cmp	r6, #0
 80119ba:	d05e      	beq.n	8011a7a <_ux_utility_memory_allocate+0xd2>
    {
        return(UX_NULL);
    }

    /* Check if the memory size requested is 0.  */
    if (memory_size_requested == 0)
 80119bc:	2a00      	cmp	r2, #0
 80119be:	d060      	beq.n	8011a82 <_ux_utility_memory_allocate+0xda>
        memory_alignment = UX_NO_ALIGN;

#endif

    /* Ensure the alignment meats the minimum.  */
    if (memory_alignment < UX_ALIGN_MIN)
 80119c0:	1ffb      	subs	r3, r7, #7
 80119c2:	3309      	adds	r3, #9
 80119c4:	f102 0207 	add.w	r2, r2, #7
 80119c8:	d94c      	bls.n	8011a64 <_ux_utility_memory_allocate+0xbc>
       now is that the memory block might not be a size that is a multiple of 8, so we need
       to add the amount of memory required such that the memory buffer after the block has
       the correct alignment. For example, if the memory block has a size of 12, then we need
       to make sure it is placed on an 8-byte alignment that is after a 8-byte alignment so
       that the memory right after the memory block is 8-byte aligned (16).  */
    memory_size_requested =  (memory_size_requested + UX_ALIGN_MIN) & (~(ULONG)UX_ALIGN_MIN);
 80119ca:	f022 0807 	bic.w	r8, r2, #7
    memory_size_requested += (((ULONG)(UX_MEMORY_BLOCK_HEADER_SIZE + UX_ALIGN_MIN) & (~(ULONG)UX_ALIGN_MIN)) - (ULONG)UX_MEMORY_BLOCK_HEADER_SIZE);

    if (memory_alignment <= UX_ALIGN_MIN)
        current_ptr = _ux_utility_memory_byte_pool_search(pool_ptr, memory_size_requested);
 80119ce:	4641      	mov	r1, r8
 80119d0:	4630      	mov	r0, r6
 80119d2:	f000 f897 	bl	8011b04 <_ux_utility_memory_byte_pool_search>
 80119d6:	2707      	movs	r7, #7
 80119d8:	4605      	mov	r5, r0
    else
        current_ptr = _ux_utility_memory_byte_pool_search(pool_ptr, memory_size_requested + memory_alignment);

    /* Check if we found a memory block.  */
    if (current_ptr == UX_NULL)
 80119da:	2d00      	cmp	r5, #0
 80119dc:	d055      	beq.n	8011a8a <_ux_utility_memory_allocate+0xe2>
        return(UX_NULL);
    }

    /* Pickup the next block's pointer.  */
    this_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
    next_ptr =             *this_block_link_ptr;
 80119de:	6829      	ldr	r1, [r5, #0]
    /* Calculate the number of bytes available in this block.  */
    available_bytes =   UX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
    available_bytes =   available_bytes - UX_MEMORY_BLOCK_HEADER_SIZE;

    /* Get the memory buffer for this block.  */
    int_memory_buffer = (ALIGN_TYPE) (UX_UCHAR_POINTER_ADD(current_ptr, UX_MEMORY_BLOCK_HEADER_SIZE));
 80119e0:	f105 0408 	add.w	r4, r5, #8
    available_bytes =   UX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 80119e4:	1b4a      	subs	r2, r1, r5

    /* In case we are not aligned  */
    if ((int_memory_buffer & memory_alignment) != 0)
 80119e6:	423c      	tst	r4, r7
    available_bytes =   available_bytes - UX_MEMORY_BLOCK_HEADER_SIZE;
 80119e8:	f1a2 0208 	sub.w	r2, r2, #8
    if ((int_memory_buffer & memory_alignment) != 0)
 80119ec:	d012      	beq.n	8011a14 <_ux_utility_memory_allocate+0x6c>
    {

        /* No, we need to align the memory buffer.  */
        int_memory_buffer += (ALIGN_TYPE)UX_MEMORY_BLOCK_HEADER_SIZE;
        int_memory_buffer += memory_alignment;
 80119ee:	f107 0308 	add.w	r3, r7, #8
 80119f2:	441c      	add	r4, r3
        int_memory_buffer &=  ~((ALIGN_TYPE) memory_alignment);
 80119f4:	ea24 0407 	bic.w	r4, r4, r7
        work_ptr =              UX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
        free_ptr =              UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
        *free_ptr =             UX_BYTE_BLOCK_FREE;

        /* Increase the total fragment counter.  */
        pool_ptr -> ux_byte_pool_fragments++;
 80119f8:	6873      	ldr	r3, [r6, #4]
        *next_block_link_ptr =  *this_block_link_ptr;
 80119fa:	f844 1c08 	str.w	r1, [r4, #-8]
        *free_ptr =             UX_BYTE_BLOCK_FREE;
 80119fe:	4927      	ldr	r1, [pc, #156]	; (8011a9c <_ux_utility_memory_allocate+0xf4>)
        pool_ptr -> ux_byte_pool_fragments++;
 8011a00:	3301      	adds	r3, #1
        *free_ptr =             UX_BYTE_BLOCK_FREE;
 8011a02:	f844 1c04 	str.w	r1, [r4, #-4]
        pool_ptr -> ux_byte_pool_fragments++;
 8011a06:	6073      	str	r3, [r6, #4]
        int_memory_buffer -= (ALIGN_TYPE)UX_MEMORY_BLOCK_HEADER_SIZE;
 8011a08:	f1a4 0308 	sub.w	r3, r4, #8

        /* Update the current pointer to point at the newly created block.  */
        *this_block_link_ptr =  next_ptr;
 8011a0c:	602b      	str	r3, [r5, #0]

        /* Calculate the available bytes.  */
        available_bytes -=  UX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 8011a0e:	1b5d      	subs	r5, r3, r5
 8011a10:	1b52      	subs	r2, r2, r5
        this_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
        pool_ptr -> ux_byte_pool_search =  *this_block_link_ptr;
    }

    /* Adjust the pointer for the application.  */
    work_ptr =  UX_UCHAR_POINTER_ADD(current_ptr, UX_MEMORY_BLOCK_HEADER_SIZE);
 8011a12:	461d      	mov	r5, r3
    if ((available_bytes - memory_size_requested) >= ((ULONG) UX_BYTE_BLOCK_MIN))
 8011a14:	eba2 0308 	sub.w	r3, r2, r8
 8011a18:	2b13      	cmp	r3, #19
 8011a1a:	d90b      	bls.n	8011a34 <_ux_utility_memory_allocate+0x8c>
        *this_block_link_ptr =  next_ptr;
 8011a1c:	4642      	mov	r2, r8
        *next_block_link_ptr =  *this_block_link_ptr;
 8011a1e:	6828      	ldr	r0, [r5, #0]
        pool_ptr -> ux_byte_pool_fragments++;
 8011a20:	6871      	ldr	r1, [r6, #4]
        next_ptr =  UX_UCHAR_POINTER_ADD(current_ptr, (memory_size_requested + UX_MEMORY_BLOCK_HEADER_SIZE));
 8011a22:	f108 0308 	add.w	r3, r8, #8
        *next_block_link_ptr =  *this_block_link_ptr;
 8011a26:	50e8      	str	r0, [r5, r3]
        *free_ptr =             UX_BYTE_BLOCK_FREE;
 8011a28:	481c      	ldr	r0, [pc, #112]	; (8011a9c <_ux_utility_memory_allocate+0xf4>)
        next_ptr =  UX_UCHAR_POINTER_ADD(current_ptr, (memory_size_requested + UX_MEMORY_BLOCK_HEADER_SIZE));
 8011a2a:	442b      	add	r3, r5
        pool_ptr -> ux_byte_pool_fragments++;
 8011a2c:	3101      	adds	r1, #1
        *free_ptr =             UX_BYTE_BLOCK_FREE;
 8011a2e:	6058      	str	r0, [r3, #4]
        pool_ptr -> ux_byte_pool_fragments++;
 8011a30:	6071      	str	r1, [r6, #4]
        *this_block_link_ptr =  next_ptr;
 8011a32:	602b      	str	r3, [r5, #0]
    pool_ptr -> ux_byte_pool_available =  pool_ptr -> ux_byte_pool_available - (available_bytes + UX_MEMORY_BLOCK_HEADER_SIZE);
 8011a34:	6833      	ldr	r3, [r6, #0]
    *this_block_link_ptr =  UX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8011a36:	606e      	str	r6, [r5, #4]
    pool_ptr -> ux_byte_pool_available =  pool_ptr -> ux_byte_pool_available - (available_bytes + UX_MEMORY_BLOCK_HEADER_SIZE);
 8011a38:	3b08      	subs	r3, #8
 8011a3a:	1a9b      	subs	r3, r3, r2
 8011a3c:	6033      	str	r3, [r6, #0]
    if (current_ptr == pool_ptr -> ux_byte_pool_search)
 8011a3e:	68b3      	ldr	r3, [r6, #8]

    /* Clear the memory block.  */
    _ux_utility_memory_set(work_ptr, 0, available_bytes); /* Use case of memset is verified. */
 8011a40:	2100      	movs	r1, #0
    if (current_ptr == pool_ptr -> ux_byte_pool_search)
 8011a42:	42ab      	cmp	r3, r5
        pool_ptr -> ux_byte_pool_search =  *this_block_link_ptr;
 8011a44:	bf08      	it	eq
 8011a46:	682b      	ldreq	r3, [r5, #0]
    _ux_utility_memory_set(work_ptr, 0, available_bytes); /* Use case of memset is verified. */
 8011a48:	4620      	mov	r0, r4
        pool_ptr -> ux_byte_pool_search =  *this_block_link_ptr;
 8011a4a:	bf08      	it	eq
 8011a4c:	60b3      	streq	r3, [r6, #8]
    _ux_utility_memory_set(work_ptr, 0, available_bytes); /* Use case of memset is verified. */
 8011a4e:	f000 f8d1 	bl	8011bf4 <_ux_utility_memory_set>

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

    return(work_ptr);
}
 8011a52:	4620      	mov	r0, r4
 8011a54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (memory_cache_flag == UX_CACHE_SAFE_MEMORY)
 8011a58:	2901      	cmp	r1, #1
 8011a5a:	d10e      	bne.n	8011a7a <_ux_utility_memory_allocate+0xd2>
        pool_ptr = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE];
 8011a5c:	4b0e      	ldr	r3, [pc, #56]	; (8011a98 <_ux_utility_memory_allocate+0xf0>)
 8011a5e:	681b      	ldr	r3, [r3, #0]
 8011a60:	685e      	ldr	r6, [r3, #4]
 8011a62:	e7a9      	b.n	80119b8 <_ux_utility_memory_allocate+0x10>
    if (memory_alignment <= UX_ALIGN_MIN)
 8011a64:	2f07      	cmp	r7, #7
    memory_size_requested =  (memory_size_requested + UX_ALIGN_MIN) & (~(ULONG)UX_ALIGN_MIN);
 8011a66:	f022 0807 	bic.w	r8, r2, #7
    if (memory_alignment <= UX_ALIGN_MIN)
 8011a6a:	d0ae      	beq.n	80119ca <_ux_utility_memory_allocate+0x22>
        current_ptr = _ux_utility_memory_byte_pool_search(pool_ptr, memory_size_requested + memory_alignment);
 8011a6c:	4630      	mov	r0, r6
 8011a6e:	eb07 0108 	add.w	r1, r7, r8
 8011a72:	f000 f847 	bl	8011b04 <_ux_utility_memory_byte_pool_search>
 8011a76:	4605      	mov	r5, r0
 8011a78:	e7af      	b.n	80119da <_ux_utility_memory_allocate+0x32>
        return(UX_NULL);
 8011a7a:	2400      	movs	r4, #0
}
 8011a7c:	4620      	mov	r0, r4
 8011a7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return(UX_NULL);
 8011a82:	4614      	mov	r4, r2
}
 8011a84:	4620      	mov	r0, r4
 8011a86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_INSUFFICIENT);
 8011a8a:	2212      	movs	r2, #18
 8011a8c:	2108      	movs	r1, #8
 8011a8e:	2002      	movs	r0, #2
 8011a90:	f7ff fece 	bl	8011830 <_ux_system_error_handler>
        return(UX_NULL);
 8011a94:	462c      	mov	r4, r5
 8011a96:	e7dc      	b.n	8011a52 <_ux_utility_memory_allocate+0xaa>
 8011a98:	2000b40c 	.word	0x2000b40c
 8011a9c:	ffffeeee 	.word	0xffffeeee

08011aa0 <_ux_utility_memory_allocate_mulc_safe>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID* _ux_utility_memory_allocate_mulc_safe(ULONG align,ULONG cache,ULONG size_mul_v,ULONG size_mul_c)
{
    return UX_UTILITY_MEMORY_ALLOCATE_MULC_SAFE(align, cache, size_mul_v, size_mul_c);
 8011aa0:	b14b      	cbz	r3, 8011ab6 <_ux_utility_memory_allocate_mulc_safe+0x16>
{
 8011aa2:	b410      	push	{r4}
    return UX_UTILITY_MEMORY_ALLOCATE_MULC_SAFE(align, cache, size_mul_v, size_mul_c);
 8011aa4:	fba3 c402 	umull	ip, r4, r3, r2
 8011aa8:	b94c      	cbnz	r4, 8011abe <_ux_utility_memory_allocate_mulc_safe+0x1e>
 8011aaa:	fb03 f202 	mul.w	r2, r3, r2
}
 8011aae:	f85d 4b04 	ldr.w	r4, [sp], #4
    return UX_UTILITY_MEMORY_ALLOCATE_MULC_SAFE(align, cache, size_mul_v, size_mul_c);
 8011ab2:	f7ff bf79 	b.w	80119a8 <_ux_utility_memory_allocate>
 8011ab6:	fb03 f202 	mul.w	r2, r3, r2
 8011aba:	f7ff bf75 	b.w	80119a8 <_ux_utility_memory_allocate>
}
 8011abe:	2000      	movs	r0, #0
 8011ac0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011ac4:	4770      	bx	lr
 8011ac6:	bf00      	nop

08011ac8 <_ux_utility_memory_byte_pool_create>:
/*                                                                        */
/*  10-31-2023     Yajun Xia                Initial Version 6.3.0         */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_memory_byte_pool_create(UX_MEMORY_BYTE_POOL *pool_ptr, VOID *pool_start, ULONG pool_size)
{
 8011ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011aca:	4616      	mov	r6, r2
 8011acc:	460c      	mov	r4, r1
 8011ace:	4605      	mov	r5, r0
    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> ux_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
    pool_ptr -> ux_byte_pool_fragments =   ((UINT) 2);
 8011ad0:	2702      	movs	r7, #2
    _ux_utility_memory_set((UCHAR *)pool_ptr, 0, sizeof(UX_MEMORY_BYTE_POOL)); /* Use case of memset is verified. */
 8011ad2:	2214      	movs	r2, #20
 8011ad4:	2100      	movs	r1, #0
 8011ad6:	f000 f88d 	bl	8011bf4 <_ux_utility_memory_set>
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8011ada:	f026 0203 	bic.w	r2, r6, #3
       field that contains either the constant UX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
    block_ptr =  UX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 8011ade:	18a3      	adds	r3, r4, r2
    block_indirect_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
    *block_indirect_ptr =  block_ptr;
    block_ptr =            UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
    block_ptr =            UX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
    free_ptr =             UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
    *free_ptr =            UX_BYTE_BLOCK_FREE;
 8011ae0:	4907      	ldr	r1, [pc, #28]	; (8011b00 <_ux_utility_memory_byte_pool_create+0x38>)
    pool_ptr -> ux_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 8011ae2:	f1a2 0608 	sub.w	r6, r2, #8
    pool_ptr -> ux_byte_pool_fragments =   ((UINT) 2);
 8011ae6:	e9c5 6700 	strd	r6, r7, [r5]
    pool_ptr -> ux_byte_pool_size =    pool_size;
 8011aea:	e9c5 4203 	strd	r4, r2, [r5, #12]
    pool_ptr -> ux_byte_pool_search =  UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8011aee:	60ac      	str	r4, [r5, #8]
    *block_indirect_ptr =  temp_ptr;
 8011af0:	f843 5c04 	str.w	r5, [r3, #-4]
    *block_indirect_ptr =  UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8011af4:	f843 4d08 	str.w	r4, [r3, #-8]!

    /* Return UX_SUCCESS.  */
    return(UX_SUCCESS);
}
 8011af8:	2000      	movs	r0, #0
    *free_ptr =            UX_BYTE_BLOCK_FREE;
 8011afa:	e9c4 3100 	strd	r3, r1, [r4]
}
 8011afe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011b00:	ffffeeee 	.word	0xffffeeee

08011b04 <_ux_utility_memory_byte_pool_search>:
/*                                                                        */
/*  10-31-2023     Yajun Xia                Initial Version 6.3.0         */
/*                                                                        */
/**************************************************************************/
UCHAR  *_ux_utility_memory_byte_pool_search(UX_MEMORY_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 8011b04:	b470      	push	{r4, r5, r6}
UCHAR               *work_ptr;
ULONG               total_theoretical_available;

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> ux_byte_pool_available + ((pool_ptr -> ux_byte_pool_fragments - 2) * UX_MEMORY_BLOCK_HEADER_SIZE);
 8011b06:	e9d0 3600 	ldrd	r3, r6, [r0]
 8011b0a:	1eb2      	subs	r2, r6, #2
 8011b0c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    if (memory_size >= total_theoretical_available)
 8011b10:	428b      	cmp	r3, r1
 8011b12:	d913      	bls.n	8011b3c <_ux_utility_memory_byte_pool_search+0x38>
 8011b14:	4684      	mov	ip, r0
        /* Not enough memory, return a NULL pointer.  */
        return(UX_NULL);
    }

    /* Check if the search pointer is valid.  */
    if ((pool_ptr -> ux_byte_pool_search < pool_ptr -> ux_byte_pool_start) ||
 8011b16:	e9d0 0302 	ldrd	r0, r3, [r0, #8]
 8011b1a:	4298      	cmp	r0, r3
 8011b1c:	d30e      	bcc.n	8011b3c <_ux_utility_memory_byte_pool_search+0x38>
        (pool_ptr -> ux_byte_pool_search > pool_ptr -> ux_byte_pool_start + pool_ptr -> ux_byte_pool_size))
 8011b1e:	f8dc 2010 	ldr.w	r2, [ip, #16]
 8011b22:	4413      	add	r3, r2
    if ((pool_ptr -> ux_byte_pool_search < pool_ptr -> ux_byte_pool_start) ||
 8011b24:	4298      	cmp	r0, r3
 8011b26:	d809      	bhi.n	8011b3c <_ux_utility_memory_byte_pool_search+0x38>
UINT                first_free_block_found =  UX_FALSE;
 8011b28:	2500      	movs	r5, #0
    do
    {
        /* Check to see if this block is free.  */
        work_ptr =  UX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
        free_ptr =  UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
        if ((*free_ptr) == UX_BYTE_BLOCK_FREE)
 8011b2a:	4c18      	ldr	r4, [pc, #96]	; (8011b8c <_ux_utility_memory_byte_pool_search+0x88>)
    examine_blocks =   pool_ptr -> ux_byte_pool_fragments + ((UINT) 1);
 8011b2c:	1c73      	adds	r3, r6, #1
        if ((*free_ptr) == UX_BYTE_BLOCK_FREE)
 8011b2e:	6842      	ldr	r2, [r0, #4]
 8011b30:	42a2      	cmp	r2, r4
 8011b32:	d006      	beq.n	8011b42 <_ux_utility_memory_byte_pool_search+0x3e>
        else
        {

            /* Block is not free, move to next block.  */
            this_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
            current_ptr =  *this_block_link_ptr;
 8011b34:	6800      	ldr	r0, [r0, #0]
        }

        /* Another block has been searched... decrement counter.  */
        if (examine_blocks != ((UINT) 0))
 8011b36:	b10b      	cbz	r3, 8011b3c <_ux_utility_memory_byte_pool_search+0x38>
        {

            examine_blocks--;
        }

    } while(examine_blocks != ((UINT) 0));
 8011b38:	3b01      	subs	r3, #1
 8011b3a:	d1f8      	bne.n	8011b2e <_ux_utility_memory_byte_pool_search+0x2a>

    /* If a block was found, just return. */
    if (available_bytes == ((ULONG) 0))
    {
        return(UX_NULL);
 8011b3c:	2000      	movs	r0, #0
    }

    /* Return the search pointer.  */
    return(current_ptr);
}
 8011b3e:	bc70      	pop	{r4, r5, r6}
 8011b40:	4770      	bx	lr
            if (first_free_block_found == UX_FALSE)
 8011b42:	b90d      	cbnz	r5, 8011b48 <_ux_utility_memory_byte_pool_search+0x44>
                pool_ptr->ux_byte_pool_search =  current_ptr;
 8011b44:	f8cc 0008 	str.w	r0, [ip, #8]
            next_ptr =             *this_block_link_ptr;
 8011b48:	6805      	ldr	r5, [r0, #0]
            available_bytes =   UX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 8011b4a:	1a2a      	subs	r2, r5, r0
            available_bytes =   available_bytes - UX_MEMORY_BLOCK_HEADER_SIZE;
 8011b4c:	3a08      	subs	r2, #8
            if (available_bytes >= memory_size)
 8011b4e:	4291      	cmp	r1, r2
 8011b50:	d913      	bls.n	8011b7a <_ux_utility_memory_byte_pool_search+0x76>
                if ((*free_ptr) == UX_BYTE_BLOCK_FREE)
 8011b52:	686a      	ldr	r2, [r5, #4]
 8011b54:	42a2      	cmp	r2, r4
 8011b56:	d005      	beq.n	8011b64 <_ux_utility_memory_byte_pool_search+0x60>
                    if (examine_blocks != ((UINT) 0))
 8011b58:	2b00      	cmp	r3, #0
 8011b5a:	d0ef      	beq.n	8011b3c <_ux_utility_memory_byte_pool_search+0x38>
                    current_ptr =  *next_block_link_ptr;
 8011b5c:	6828      	ldr	r0, [r5, #0]
                        examine_blocks--;
 8011b5e:	3b01      	subs	r3, #1
 8011b60:	2501      	movs	r5, #1
 8011b62:	e7e8      	b.n	8011b36 <_ux_utility_memory_byte_pool_search+0x32>
                    *this_block_link_ptr =  *next_block_link_ptr;
 8011b64:	682a      	ldr	r2, [r5, #0]
                    pool_ptr -> ux_byte_pool_fragments--;
 8011b66:	3e01      	subs	r6, #1
                    *this_block_link_ptr =  *next_block_link_ptr;
 8011b68:	6002      	str	r2, [r0, #0]
                    if (pool_ptr -> ux_byte_pool_search ==  next_ptr)
 8011b6a:	f8dc 2008 	ldr.w	r2, [ip, #8]
                    pool_ptr -> ux_byte_pool_fragments--;
 8011b6e:	f8cc 6004 	str.w	r6, [ip, #4]
                    if (pool_ptr -> ux_byte_pool_search ==  next_ptr)
 8011b72:	42aa      	cmp	r2, r5
 8011b74:	d005      	beq.n	8011b82 <_ux_utility_memory_byte_pool_search+0x7e>
 8011b76:	2501      	movs	r5, #1
 8011b78:	e7dd      	b.n	8011b36 <_ux_utility_memory_byte_pool_search+0x32>
    if (available_bytes == ((ULONG) 0))
 8011b7a:	2a00      	cmp	r2, #0
 8011b7c:	d0de      	beq.n	8011b3c <_ux_utility_memory_byte_pool_search+0x38>
}
 8011b7e:	bc70      	pop	{r4, r5, r6}
 8011b80:	4770      	bx	lr
                        pool_ptr -> ux_byte_pool_search =  current_ptr;
 8011b82:	2501      	movs	r5, #1
 8011b84:	f8cc 0008 	str.w	r0, [ip, #8]
 8011b88:	e7d5      	b.n	8011b36 <_ux_utility_memory_byte_pool_search+0x32>
 8011b8a:	bf00      	nop
 8011b8c:	ffffeeee 	.word	0xffffeeee

08011b90 <_ux_utility_memory_copy>:
    /* Setup byte oriented source and destination pointers.  */
    source =  (UCHAR *) memory_source;
    destination =  (UCHAR *) memory_destination;

    /* Loop to perform the copy.  */
    while(length--)
 8011b90:	b13a      	cbz	r2, 8011ba2 <_ux_utility_memory_copy+0x12>
 8011b92:	3801      	subs	r0, #1
 8011b94:	440a      	add	r2, r1
    {

        /* Copy one byte.  */
        *destination++ =  *source++;
 8011b96:	f811 3b01 	ldrb.w	r3, [r1], #1
    while(length--)
 8011b9a:	4291      	cmp	r1, r2
        *destination++ =  *source++;
 8011b9c:	f800 3f01 	strb.w	r3, [r0, #1]!
    while(length--)
 8011ba0:	d1f9      	bne.n	8011b96 <_ux_utility_memory_copy+0x6>
    }

    /* Return to caller.  */
    return; 
}
 8011ba2:	4770      	bx	lr

08011ba4 <_ux_utility_memory_free>:
    /* Set the pool pointer to NULL.  */
    pool_ptr =  UX_NULL;

    /* Determine if the memory pointer is valid.  */
    work_ptr =  UX_VOID_TO_UCHAR_POINTER_CONVERT(memory);
    if (work_ptr != UX_NULL)
 8011ba4:	b168      	cbz	r0, 8011bc2 <_ux_utility_memory_free+0x1e>
        work_ptr =  UX_UCHAR_POINTER_SUB(work_ptr, UX_MEMORY_BLOCK_HEADER_SIZE);

        /* There is a pointer, pickup the pool pointer address.  */
        temp_ptr =  UX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
        free_ptr =  UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
        if ((*free_ptr) != UX_BYTE_BLOCK_FREE)
 8011ba6:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8011baa:	4a10      	ldr	r2, [pc, #64]	; (8011bec <_ux_utility_memory_free+0x48>)
 8011bac:	4293      	cmp	r3, r2
 8011bae:	d008      	beq.n	8011bc2 <_ux_utility_memory_free+0x1e>
            temp_ptr =  UX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
            byte_pool_ptr = UX_UCHAR_TO_INDIRECT_BYTE_POOL_POINTER(temp_ptr);
            pool_ptr = *byte_pool_ptr;

            /* See if we have a valid pool pointer.  */
            if ((pool_ptr == UX_NULL) ||
 8011bb0:	b13b      	cbz	r3, 8011bc2 <_ux_utility_memory_free+0x1e>
                ((pool_ptr != _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR]) &&
 8011bb2:	4a0f      	ldr	r2, [pc, #60]	; (8011bf0 <_ux_utility_memory_free+0x4c>)
 8011bb4:	6812      	ldr	r2, [r2, #0]
            if ((pool_ptr == UX_NULL) ||
 8011bb6:	6811      	ldr	r1, [r2, #0]
 8011bb8:	4299      	cmp	r1, r3
 8011bba:	d007      	beq.n	8011bcc <_ux_utility_memory_free+0x28>
                ((pool_ptr != _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR]) &&
 8011bbc:	6852      	ldr	r2, [r2, #4]
 8011bbe:	429a      	cmp	r2, r3
 8011bc0:	d004      	beq.n	8011bcc <_ux_utility_memory_free+0x28>

                /* Release the protection.  */
                _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

                /* Error trap: maybe double free/memory issue here!  */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD,
 8011bc2:	2219      	movs	r2, #25
 8011bc4:	2108      	movs	r1, #8
 8011bc6:	2002      	movs	r0, #2
 8011bc8:	f7ff be32 	b.w	8011830 <_ux_system_error_handler>
    /* At this point, we know that the pool pointer is valid.  */

    /* Release the memory.  */
    temp_ptr =   UX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
    free_ptr =   UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
    *free_ptr =  UX_BYTE_BLOCK_FREE;
 8011bcc:	4a07      	ldr	r2, [pc, #28]	; (8011bec <_ux_utility_memory_free+0x48>)

    /* Update the number of available bytes in the pool.  */
    block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
    next_block_ptr =  *block_link_ptr;
    pool_ptr -> ux_byte_pool_available =
        pool_ptr -> ux_byte_pool_available + UX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
 8011bce:	f850 1c08 	ldr.w	r1, [r0, #-8]
    *free_ptr =  UX_BYTE_BLOCK_FREE;
 8011bd2:	f840 2c04 	str.w	r2, [r0, #-4]
        pool_ptr -> ux_byte_pool_available + UX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
 8011bd6:	681a      	ldr	r2, [r3, #0]
        work_ptr =  UX_UCHAR_POINTER_SUB(work_ptr, UX_MEMORY_BLOCK_HEADER_SIZE);
 8011bd8:	3808      	subs	r0, #8
        pool_ptr -> ux_byte_pool_available + UX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
 8011bda:	1a09      	subs	r1, r1, r0
 8011bdc:	440a      	add	r2, r1
    pool_ptr -> ux_byte_pool_available =
 8011bde:	601a      	str	r2, [r3, #0]

    /* Determine if the free block is prior to current search pointer.  */
    if (work_ptr < (pool_ptr -> ux_byte_pool_search))
 8011be0:	689a      	ldr	r2, [r3, #8]
 8011be2:	4282      	cmp	r2, r0
    {

        /* Yes, update the search pointer to the released block.  */
        pool_ptr -> ux_byte_pool_search =  work_ptr;
 8011be4:	bf88      	it	hi
 8011be6:	6098      	strhi	r0, [r3, #8]
    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

    /* Return to caller.  */
    return;
}
 8011be8:	4770      	bx	lr
 8011bea:	bf00      	nop
 8011bec:	ffffeeee 	.word	0xffffeeee
 8011bf0:	2000b40c 	.word	0x2000b40c

08011bf4 <_ux_utility_memory_set>:

    /* Setup the working pointer */
    work_ptr =  (UCHAR *) destination;

    /* Loop to set the memory.  */
    while(length--)
 8011bf4:	b10a      	cbz	r2, 8011bfa <_ux_utility_memory_set+0x6>
    {

        /* Set a byte.  */
        *work_ptr++ =  value;
 8011bf6:	f000 bbab 	b.w	8012350 <memset>
    }

    /* Return to caller.  */
    return; 
}
 8011bfa:	4770      	bx	lr

08011bfc <_ux_utility_short_get>:
    value =  (USHORT) *address++;
    value |=  (USHORT)(*address << 8);

    /* Return to caller.  */
    return((ULONG) value);
}
 8011bfc:	8800      	ldrh	r0, [r0, #0]
 8011bfe:	4770      	bx	lr

08011c00 <_ux_utility_string_length_check>:
{

UINT    string_length;


    if (string == UX_NULL)
 8011c00:	b1b8      	cbz	r0, 8011c32 <_ux_utility_string_length_check+0x32>
{
 8011c02:	b508      	push	{r3, lr}
 8011c04:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
        return(UX_ERROR);

    string_length = 0;
 8011c08:	2300      	movs	r3, #0
 8011c0a:	e002      	b.n	8011c12 <_ux_utility_string_length_check+0x12>
    {

        if (string[string_length] == '\0')
            break;

        string_length++;
 8011c0c:	3301      	adds	r3, #1
        if (string_length > max_string_length)
 8011c0e:	4293      	cmp	r3, r2
 8011c10:	d806      	bhi.n	8011c20 <_ux_utility_string_length_check+0x20>
        if (string[string_length] == '\0')
 8011c12:	f81c 0f01 	ldrb.w	r0, [ip, #1]!
 8011c16:	2800      	cmp	r0, #0
 8011c18:	d1f8      	bne.n	8011c0c <_ux_utility_string_length_check+0xc>

            return(UX_ERROR);
        }
    }

    if (string_length_ptr)
 8011c1a:	b141      	cbz	r1, 8011c2e <_ux_utility_string_length_check+0x2e>
        *string_length_ptr = string_length;
 8011c1c:	600b      	str	r3, [r1, #0]

    return(UX_SUCCESS); 
}
 8011c1e:	bd08      	pop	{r3, pc}
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_ERROR);
 8011c20:	22ff      	movs	r2, #255	; 0xff
 8011c22:	2108      	movs	r1, #8
 8011c24:	2002      	movs	r0, #2
 8011c26:	f7ff fe03 	bl	8011830 <_ux_system_error_handler>
            return(UX_ERROR);
 8011c2a:	20ff      	movs	r0, #255	; 0xff
}
 8011c2c:	bd08      	pop	{r3, pc}
    return(UX_SUCCESS); 
 8011c2e:	4608      	mov	r0, r1
}
 8011c30:	bd08      	pop	{r3, pc}
        return(UX_ERROR);
 8011c32:	20ff      	movs	r0, #255	; 0xff
}
 8011c34:	4770      	bx	lr
 8011c36:	bf00      	nop

08011c38 <__assert_func>:
 8011c38:	4d0a      	ldr	r5, [pc, #40]	; (8011c64 <__assert_func+0x2c>)
 8011c3a:	4614      	mov	r4, r2
 8011c3c:	461a      	mov	r2, r3
 8011c3e:	4603      	mov	r3, r0
 8011c40:	682e      	ldr	r6, [r5, #0]
 8011c42:	460d      	mov	r5, r1
 8011c44:	b500      	push	{lr}
 8011c46:	68f0      	ldr	r0, [r6, #12]
 8011c48:	b085      	sub	sp, #20
 8011c4a:	b144      	cbz	r4, 8011c5e <__assert_func+0x26>
 8011c4c:	4906      	ldr	r1, [pc, #24]	; (8011c68 <__assert_func+0x30>)
 8011c4e:	9500      	str	r5, [sp, #0]
 8011c50:	e9cd 1401 	strd	r1, r4, [sp, #4]
 8011c54:	4905      	ldr	r1, [pc, #20]	; (8011c6c <__assert_func+0x34>)
 8011c56:	f000 f80d 	bl	8011c74 <fiprintf>
 8011c5a:	f003 fc55 	bl	8015508 <abort>
 8011c5e:	4904      	ldr	r1, [pc, #16]	; (8011c70 <__assert_func+0x38>)
 8011c60:	460c      	mov	r4, r1
 8011c62:	e7f4      	b.n	8011c4e <__assert_func+0x16>
 8011c64:	20000260 	.word	0x20000260
 8011c68:	08018d8c 	.word	0x08018d8c
 8011c6c:	08018d9c 	.word	0x08018d9c
 8011c70:	08018538 	.word	0x08018538

08011c74 <fiprintf>:
 8011c74:	b40e      	push	{r1, r2, r3}
 8011c76:	b510      	push	{r4, lr}
 8011c78:	b083      	sub	sp, #12
 8011c7a:	4c07      	ldr	r4, [pc, #28]	; (8011c98 <fiprintf+0x24>)
 8011c7c:	4601      	mov	r1, r0
 8011c7e:	ab05      	add	r3, sp, #20
 8011c80:	6820      	ldr	r0, [r4, #0]
 8011c82:	f853 2b04 	ldr.w	r2, [r3], #4
 8011c86:	9301      	str	r3, [sp, #4]
 8011c88:	f000 fe96 	bl	80129b8 <_vfiprintf_r>
 8011c8c:	b003      	add	sp, #12
 8011c8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011c92:	b003      	add	sp, #12
 8011c94:	4770      	bx	lr
 8011c96:	bf00      	nop
 8011c98:	20000260 	.word	0x20000260

08011c9c <__libc_init_array>:
 8011c9c:	b570      	push	{r4, r5, r6, lr}
 8011c9e:	4e0d      	ldr	r6, [pc, #52]	; (8011cd4 <__libc_init_array+0x38>)
 8011ca0:	4d0d      	ldr	r5, [pc, #52]	; (8011cd8 <__libc_init_array+0x3c>)
 8011ca2:	1b76      	subs	r6, r6, r5
 8011ca4:	10b6      	asrs	r6, r6, #2
 8011ca6:	d006      	beq.n	8011cb6 <__libc_init_array+0x1a>
 8011ca8:	2400      	movs	r4, #0
 8011caa:	3401      	adds	r4, #1
 8011cac:	f855 3b04 	ldr.w	r3, [r5], #4
 8011cb0:	4798      	blx	r3
 8011cb2:	42a6      	cmp	r6, r4
 8011cb4:	d1f9      	bne.n	8011caa <__libc_init_array+0xe>
 8011cb6:	4e09      	ldr	r6, [pc, #36]	; (8011cdc <__libc_init_array+0x40>)
 8011cb8:	f006 fb26 	bl	8018308 <_init>
 8011cbc:	4d08      	ldr	r5, [pc, #32]	; (8011ce0 <__libc_init_array+0x44>)
 8011cbe:	1b76      	subs	r6, r6, r5
 8011cc0:	10b6      	asrs	r6, r6, #2
 8011cc2:	d006      	beq.n	8011cd2 <__libc_init_array+0x36>
 8011cc4:	2400      	movs	r4, #0
 8011cc6:	3401      	adds	r4, #1
 8011cc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8011ccc:	4798      	blx	r3
 8011cce:	42a6      	cmp	r6, r4
 8011cd0:	d1f9      	bne.n	8011cc6 <__libc_init_array+0x2a>
 8011cd2:	bd70      	pop	{r4, r5, r6, pc}
 8011cd4:	08019890 	.word	0x08019890
 8011cd8:	08019890 	.word	0x08019890
 8011cdc:	08019898 	.word	0x08019898
 8011ce0:	08019890 	.word	0x08019890

08011ce4 <_malloc_r>:
 8011ce4:	f101 030b 	add.w	r3, r1, #11
 8011ce8:	2b16      	cmp	r3, #22
 8011cea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011cee:	4605      	mov	r5, r0
 8011cf0:	b083      	sub	sp, #12
 8011cf2:	d824      	bhi.n	8011d3e <_malloc_r+0x5a>
 8011cf4:	2910      	cmp	r1, #16
 8011cf6:	f200 80f5 	bhi.w	8011ee4 <_malloc_r+0x200>
 8011cfa:	f000 fb7b 	bl	80123f4 <__malloc_lock>
 8011cfe:	2410      	movs	r4, #16
 8011d00:	2218      	movs	r2, #24
 8011d02:	2002      	movs	r0, #2
 8011d04:	4ec0      	ldr	r6, [pc, #768]	; (8012008 <_malloc_r+0x324>)
 8011d06:	4432      	add	r2, r6
 8011d08:	6853      	ldr	r3, [r2, #4]
 8011d0a:	f1a2 0108 	sub.w	r1, r2, #8
 8011d0e:	428b      	cmp	r3, r1
 8011d10:	f000 80ef 	beq.w	8011ef2 <_malloc_r+0x20e>
 8011d14:	685a      	ldr	r2, [r3, #4]
 8011d16:	4628      	mov	r0, r5
 8011d18:	f022 0203 	bic.w	r2, r2, #3
 8011d1c:	e9d3 4102 	ldrd	r4, r1, [r3, #8]
 8011d20:	441a      	add	r2, r3
 8011d22:	60e1      	str	r1, [r4, #12]
 8011d24:	608c      	str	r4, [r1, #8]
 8011d26:	f103 0408 	add.w	r4, r3, #8
 8011d2a:	6853      	ldr	r3, [r2, #4]
 8011d2c:	f043 0301 	orr.w	r3, r3, #1
 8011d30:	6053      	str	r3, [r2, #4]
 8011d32:	f000 fb65 	bl	8012400 <__malloc_unlock>
 8011d36:	4620      	mov	r0, r4
 8011d38:	b003      	add	sp, #12
 8011d3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d3e:	2b00      	cmp	r3, #0
 8011d40:	f023 0407 	bic.w	r4, r3, #7
 8011d44:	f2c0 80ce 	blt.w	8011ee4 <_malloc_r+0x200>
 8011d48:	42a1      	cmp	r1, r4
 8011d4a:	f200 80cb 	bhi.w	8011ee4 <_malloc_r+0x200>
 8011d4e:	f000 fb51 	bl	80123f4 <__malloc_lock>
 8011d52:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8011d56:	f0c0 81c2 	bcc.w	80120de <_malloc_r+0x3fa>
 8011d5a:	0a63      	lsrs	r3, r4, #9
 8011d5c:	f000 8133 	beq.w	8011fc6 <_malloc_r+0x2e2>
 8011d60:	2b04      	cmp	r3, #4
 8011d62:	f200 8198 	bhi.w	8012096 <_malloc_r+0x3b2>
 8011d66:	09a3      	lsrs	r3, r4, #6
 8011d68:	f103 0039 	add.w	r0, r3, #57	; 0x39
 8011d6c:	f103 0738 	add.w	r7, r3, #56	; 0x38
 8011d70:	00c3      	lsls	r3, r0, #3
 8011d72:	4ea5      	ldr	r6, [pc, #660]	; (8012008 <_malloc_r+0x324>)
 8011d74:	4433      	add	r3, r6
 8011d76:	f1a3 0c08 	sub.w	ip, r3, #8
 8011d7a:	685b      	ldr	r3, [r3, #4]
 8011d7c:	459c      	cmp	ip, r3
 8011d7e:	d107      	bne.n	8011d90 <_malloc_r+0xac>
 8011d80:	e0bc      	b.n	8011efc <_malloc_r+0x218>
 8011d82:	2900      	cmp	r1, #0
 8011d84:	f280 8150 	bge.w	8012028 <_malloc_r+0x344>
 8011d88:	68db      	ldr	r3, [r3, #12]
 8011d8a:	459c      	cmp	ip, r3
 8011d8c:	f000 80b6 	beq.w	8011efc <_malloc_r+0x218>
 8011d90:	685a      	ldr	r2, [r3, #4]
 8011d92:	f022 0203 	bic.w	r2, r2, #3
 8011d96:	1b11      	subs	r1, r2, r4
 8011d98:	290f      	cmp	r1, #15
 8011d9a:	ddf2      	ble.n	8011d82 <_malloc_r+0x9e>
 8011d9c:	6933      	ldr	r3, [r6, #16]
 8011d9e:	4638      	mov	r0, r7
 8011da0:	f8df e27c 	ldr.w	lr, [pc, #636]	; 8012020 <_malloc_r+0x33c>
 8011da4:	4573      	cmp	r3, lr
 8011da6:	f040 80af 	bne.w	8011f08 <_malloc_r+0x224>
 8011daa:	1083      	asrs	r3, r0, #2
 8011dac:	2101      	movs	r1, #1
 8011dae:	6872      	ldr	r2, [r6, #4]
 8011db0:	4099      	lsls	r1, r3
 8011db2:	4291      	cmp	r1, r2
 8011db4:	f240 80d1 	bls.w	8011f5a <_malloc_r+0x276>
 8011db8:	68b7      	ldr	r7, [r6, #8]
 8011dba:	687b      	ldr	r3, [r7, #4]
 8011dbc:	f023 0903 	bic.w	r9, r3, #3
 8011dc0:	eba9 0304 	sub.w	r3, r9, r4
 8011dc4:	2b0f      	cmp	r3, #15
 8011dc6:	dd02      	ble.n	8011dce <_malloc_r+0xea>
 8011dc8:	454c      	cmp	r4, r9
 8011dca:	f240 810c 	bls.w	8011fe6 <_malloc_r+0x302>
 8011dce:	4b8f      	ldr	r3, [pc, #572]	; (801200c <_malloc_r+0x328>)
 8011dd0:	eb07 0b09 	add.w	fp, r7, r9
 8011dd4:	681b      	ldr	r3, [r3, #0]
 8011dd6:	eb04 0803 	add.w	r8, r4, r3
 8011dda:	4b8d      	ldr	r3, [pc, #564]	; (8012010 <_malloc_r+0x32c>)
 8011ddc:	681a      	ldr	r2, [r3, #0]
 8011dde:	3201      	adds	r2, #1
 8011de0:	f000 81cb 	beq.w	801217a <_malloc_r+0x496>
 8011de4:	f241 020f 	movw	r2, #4111	; 0x100f
 8011de8:	4442      	add	r2, r8
 8011dea:	f8df 8238 	ldr.w	r8, [pc, #568]	; 8012024 <_malloc_r+0x340>
 8011dee:	ea02 0808 	and.w	r8, r2, r8
 8011df2:	4641      	mov	r1, r8
 8011df4:	4628      	mov	r0, r5
 8011df6:	f000 fb09 	bl	801240c <_sbrk_r>
 8011dfa:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8011dfe:	4682      	mov	sl, r0
 8011e00:	4b83      	ldr	r3, [pc, #524]	; (8012010 <_malloc_r+0x32c>)
 8011e02:	f000 81a9 	beq.w	8012158 <_malloc_r+0x474>
 8011e06:	42b7      	cmp	r7, r6
 8011e08:	d002      	beq.n	8011e10 <_malloc_r+0x12c>
 8011e0a:	4583      	cmp	fp, r0
 8011e0c:	f200 81a4 	bhi.w	8012158 <_malloc_r+0x474>
 8011e10:	4a80      	ldr	r2, [pc, #512]	; (8012014 <_malloc_r+0x330>)
 8011e12:	45d3      	cmp	fp, sl
 8011e14:	6811      	ldr	r1, [r2, #0]
 8011e16:	4441      	add	r1, r8
 8011e18:	6011      	str	r1, [r2, #0]
 8011e1a:	f000 81a0 	beq.w	801215e <_malloc_r+0x47a>
 8011e1e:	6818      	ldr	r0, [r3, #0]
 8011e20:	3001      	adds	r0, #1
 8011e22:	f000 81a7 	beq.w	8012174 <_malloc_r+0x490>
 8011e26:	ebaa 0b0b 	sub.w	fp, sl, fp
 8011e2a:	4459      	add	r1, fp
 8011e2c:	6011      	str	r1, [r2, #0]
 8011e2e:	f01a 0307 	ands.w	r3, sl, #7
 8011e32:	f000 81ac 	beq.w	801218e <_malloc_r+0x4aa>
 8011e36:	f1c3 0108 	rsb	r1, r3, #8
 8011e3a:	4628      	mov	r0, r5
 8011e3c:	9301      	str	r3, [sp, #4]
 8011e3e:	448a      	add	sl, r1
 8011e40:	f241 0108 	movw	r1, #4104	; 0x1008
 8011e44:	44d0      	add	r8, sl
 8011e46:	1ac9      	subs	r1, r1, r3
 8011e48:	eba1 0108 	sub.w	r1, r1, r8
 8011e4c:	f3c1 0b0b 	ubfx	fp, r1, #0, #12
 8011e50:	4659      	mov	r1, fp
 8011e52:	f000 fadb 	bl	801240c <_sbrk_r>
 8011e56:	1c42      	adds	r2, r0, #1
 8011e58:	9b01      	ldr	r3, [sp, #4]
 8011e5a:	4a6e      	ldr	r2, [pc, #440]	; (8012014 <_malloc_r+0x330>)
 8011e5c:	f000 81de 	beq.w	801221c <_malloc_r+0x538>
 8011e60:	eba0 000a 	sub.w	r0, r0, sl
 8011e64:	eb00 080b 	add.w	r8, r0, fp
 8011e68:	6810      	ldr	r0, [r2, #0]
 8011e6a:	f048 0301 	orr.w	r3, r8, #1
 8011e6e:	42b7      	cmp	r7, r6
 8011e70:	f8c6 a008 	str.w	sl, [r6, #8]
 8011e74:	eb0b 0100 	add.w	r1, fp, r0
 8011e78:	f8ca 3004 	str.w	r3, [sl, #4]
 8011e7c:	6011      	str	r1, [r2, #0]
 8011e7e:	f000 81a9 	beq.w	80121d4 <_malloc_r+0x4f0>
 8011e82:	f1b9 0f0f 	cmp.w	r9, #15
 8011e86:	f240 81a7 	bls.w	80121d8 <_malloc_r+0x4f4>
 8011e8a:	687b      	ldr	r3, [r7, #4]
 8011e8c:	f1a9 000c 	sub.w	r0, r9, #12
 8011e90:	f04f 0c05 	mov.w	ip, #5
 8011e94:	f020 0007 	bic.w	r0, r0, #7
 8011e98:	f003 0301 	and.w	r3, r3, #1
 8011e9c:	4303      	orrs	r3, r0
 8011e9e:	280f      	cmp	r0, #15
 8011ea0:	607b      	str	r3, [r7, #4]
 8011ea2:	eb07 0300 	add.w	r3, r7, r0
 8011ea6:	e9c3 cc01 	strd	ip, ip, [r3, #4]
 8011eaa:	f200 81ad 	bhi.w	8012208 <_malloc_r+0x524>
 8011eae:	f8da 3004 	ldr.w	r3, [sl, #4]
 8011eb2:	4657      	mov	r7, sl
 8011eb4:	4a58      	ldr	r2, [pc, #352]	; (8012018 <_malloc_r+0x334>)
 8011eb6:	6810      	ldr	r0, [r2, #0]
 8011eb8:	4288      	cmp	r0, r1
 8011eba:	bf38      	it	cc
 8011ebc:	6011      	strcc	r1, [r2, #0]
 8011ebe:	4a57      	ldr	r2, [pc, #348]	; (801201c <_malloc_r+0x338>)
 8011ec0:	6810      	ldr	r0, [r2, #0]
 8011ec2:	4288      	cmp	r0, r1
 8011ec4:	bf38      	it	cc
 8011ec6:	6011      	strcc	r1, [r2, #0]
 8011ec8:	f023 0803 	bic.w	r8, r3, #3
 8011ecc:	4544      	cmp	r4, r8
 8011ece:	eba8 0304 	sub.w	r3, r8, r4
 8011ed2:	d802      	bhi.n	8011eda <_malloc_r+0x1f6>
 8011ed4:	2b0f      	cmp	r3, #15
 8011ed6:	f300 8086 	bgt.w	8011fe6 <_malloc_r+0x302>
 8011eda:	4628      	mov	r0, r5
 8011edc:	2400      	movs	r4, #0
 8011ede:	f000 fa8f 	bl	8012400 <__malloc_unlock>
 8011ee2:	e728      	b.n	8011d36 <_malloc_r+0x52>
 8011ee4:	2400      	movs	r4, #0
 8011ee6:	230c      	movs	r3, #12
 8011ee8:	4620      	mov	r0, r4
 8011eea:	602b      	str	r3, [r5, #0]
 8011eec:	b003      	add	sp, #12
 8011eee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ef2:	68d3      	ldr	r3, [r2, #12]
 8011ef4:	429a      	cmp	r2, r3
 8011ef6:	f47f af0d 	bne.w	8011d14 <_malloc_r+0x30>
 8011efa:	3002      	adds	r0, #2
 8011efc:	6933      	ldr	r3, [r6, #16]
 8011efe:	f8df e120 	ldr.w	lr, [pc, #288]	; 8012020 <_malloc_r+0x33c>
 8011f02:	4573      	cmp	r3, lr
 8011f04:	f43f af51 	beq.w	8011daa <_malloc_r+0xc6>
 8011f08:	6859      	ldr	r1, [r3, #4]
 8011f0a:	f021 0103 	bic.w	r1, r1, #3
 8011f0e:	1b0a      	subs	r2, r1, r4
 8011f10:	2a0f      	cmp	r2, #15
 8011f12:	f300 80e8 	bgt.w	80120e6 <_malloc_r+0x402>
 8011f16:	2a00      	cmp	r2, #0
 8011f18:	e9c6 ee04 	strd	lr, lr, [r6, #16]
 8011f1c:	da58      	bge.n	8011fd0 <_malloc_r+0x2ec>
 8011f1e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8011f22:	f080 8093 	bcs.w	801204c <_malloc_r+0x368>
 8011f26:	ea4f 0cd1 	mov.w	ip, r1, lsr #3
 8011f2a:	2201      	movs	r2, #1
 8011f2c:	0949      	lsrs	r1, r1, #5
 8011f2e:	f10c 0c01 	add.w	ip, ip, #1
 8011f32:	408a      	lsls	r2, r1
 8011f34:	6871      	ldr	r1, [r6, #4]
 8011f36:	f856 703c 	ldr.w	r7, [r6, ip, lsl #3]
 8011f3a:	430a      	orrs	r2, r1
 8011f3c:	eb06 01cc 	add.w	r1, r6, ip, lsl #3
 8011f40:	3908      	subs	r1, #8
 8011f42:	6072      	str	r2, [r6, #4]
 8011f44:	e9c3 7102 	strd	r7, r1, [r3, #8]
 8011f48:	f846 303c 	str.w	r3, [r6, ip, lsl #3]
 8011f4c:	60fb      	str	r3, [r7, #12]
 8011f4e:	1083      	asrs	r3, r0, #2
 8011f50:	2101      	movs	r1, #1
 8011f52:	4099      	lsls	r1, r3
 8011f54:	4291      	cmp	r1, r2
 8011f56:	f63f af2f 	bhi.w	8011db8 <_malloc_r+0xd4>
 8011f5a:	4211      	tst	r1, r2
 8011f5c:	d105      	bne.n	8011f6a <_malloc_r+0x286>
 8011f5e:	f020 0003 	bic.w	r0, r0, #3
 8011f62:	0049      	lsls	r1, r1, #1
 8011f64:	3004      	adds	r0, #4
 8011f66:	4211      	tst	r1, r2
 8011f68:	d0fb      	beq.n	8011f62 <_malloc_r+0x27e>
 8011f6a:	eb06 09c0 	add.w	r9, r6, r0, lsl #3
 8011f6e:	4680      	mov	r8, r0
 8011f70:	46cc      	mov	ip, r9
 8011f72:	f8dc 700c 	ldr.w	r7, [ip, #12]
 8011f76:	45bc      	cmp	ip, r7
 8011f78:	d107      	bne.n	8011f8a <_malloc_r+0x2a6>
 8011f7a:	e098      	b.n	80120ae <_malloc_r+0x3ca>
 8011f7c:	2b00      	cmp	r3, #0
 8011f7e:	f280 809f 	bge.w	80120c0 <_malloc_r+0x3dc>
 8011f82:	68ff      	ldr	r7, [r7, #12]
 8011f84:	45bc      	cmp	ip, r7
 8011f86:	f000 8092 	beq.w	80120ae <_malloc_r+0x3ca>
 8011f8a:	687a      	ldr	r2, [r7, #4]
 8011f8c:	f022 0203 	bic.w	r2, r2, #3
 8011f90:	1b13      	subs	r3, r2, r4
 8011f92:	2b0f      	cmp	r3, #15
 8011f94:	ddf2      	ble.n	8011f7c <_malloc_r+0x298>
 8011f96:	1939      	adds	r1, r7, r4
 8011f98:	f044 0401 	orr.w	r4, r4, #1
 8011f9c:	4628      	mov	r0, r5
 8011f9e:	607c      	str	r4, [r7, #4]
 8011fa0:	f043 0401 	orr.w	r4, r3, #1
 8011fa4:	e9d7 c502 	ldrd	ip, r5, [r7, #8]
 8011fa8:	f8cc 500c 	str.w	r5, [ip, #12]
 8011fac:	f8c5 c008 	str.w	ip, [r5, #8]
 8011fb0:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8011fb4:	604c      	str	r4, [r1, #4]
 8011fb6:	f107 0408 	add.w	r4, r7, #8
 8011fba:	e9c1 ee02 	strd	lr, lr, [r1, #8]
 8011fbe:	50bb      	str	r3, [r7, r2]
 8011fc0:	f000 fa1e 	bl	8012400 <__malloc_unlock>
 8011fc4:	e6b7      	b.n	8011d36 <_malloc_r+0x52>
 8011fc6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011fca:	2040      	movs	r0, #64	; 0x40
 8011fcc:	273f      	movs	r7, #63	; 0x3f
 8011fce:	e6d0      	b.n	8011d72 <_malloc_r+0x8e>
 8011fd0:	4419      	add	r1, r3
 8011fd2:	f103 0408 	add.w	r4, r3, #8
 8011fd6:	4628      	mov	r0, r5
 8011fd8:	684b      	ldr	r3, [r1, #4]
 8011fda:	f043 0301 	orr.w	r3, r3, #1
 8011fde:	604b      	str	r3, [r1, #4]
 8011fe0:	f000 fa0e 	bl	8012400 <__malloc_unlock>
 8011fe4:	e6a7      	b.n	8011d36 <_malloc_r+0x52>
 8011fe6:	193a      	adds	r2, r7, r4
 8011fe8:	f044 0401 	orr.w	r4, r4, #1
 8011fec:	f043 0301 	orr.w	r3, r3, #1
 8011ff0:	4628      	mov	r0, r5
 8011ff2:	607c      	str	r4, [r7, #4]
 8011ff4:	f107 0408 	add.w	r4, r7, #8
 8011ff8:	60b2      	str	r2, [r6, #8]
 8011ffa:	6053      	str	r3, [r2, #4]
 8011ffc:	f000 fa00 	bl	8012400 <__malloc_unlock>
 8012000:	4620      	mov	r0, r4
 8012002:	b003      	add	sp, #12
 8012004:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012008:	20000690 	.word	0x20000690
 801200c:	2000b440 	.word	0x2000b440
 8012010:	20000a98 	.word	0x20000a98
 8012014:	2000b410 	.word	0x2000b410
 8012018:	2000b438 	.word	0x2000b438
 801201c:	2000b43c 	.word	0x2000b43c
 8012020:	20000698 	.word	0x20000698
 8012024:	fffff000 	.word	0xfffff000
 8012028:	441a      	add	r2, r3
 801202a:	f103 0408 	add.w	r4, r3, #8
 801202e:	4628      	mov	r0, r5
 8012030:	e9d3 6102 	ldrd	r6, r1, [r3, #8]
 8012034:	6853      	ldr	r3, [r2, #4]
 8012036:	60f1      	str	r1, [r6, #12]
 8012038:	f043 0301 	orr.w	r3, r3, #1
 801203c:	608e      	str	r6, [r1, #8]
 801203e:	6053      	str	r3, [r2, #4]
 8012040:	f000 f9de 	bl	8012400 <__malloc_unlock>
 8012044:	4620      	mov	r0, r4
 8012046:	b003      	add	sp, #12
 8012048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801204c:	f5b1 6f20 	cmp.w	r1, #2560	; 0xa00
 8012050:	ea4f 2251 	mov.w	r2, r1, lsr #9
 8012054:	d359      	bcc.n	801210a <_malloc_r+0x426>
 8012056:	2a14      	cmp	r2, #20
 8012058:	f200 80aa 	bhi.w	80121b0 <_malloc_r+0x4cc>
 801205c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
 8012060:	325b      	adds	r2, #91	; 0x5b
 8012062:	00ff      	lsls	r7, r7, #3
 8012064:	eb06 0c07 	add.w	ip, r6, r7
 8012068:	59f7      	ldr	r7, [r6, r7]
 801206a:	f1ac 0c08 	sub.w	ip, ip, #8
 801206e:	45bc      	cmp	ip, r7
 8012070:	f000 8086 	beq.w	8012180 <_malloc_r+0x49c>
 8012074:	687a      	ldr	r2, [r7, #4]
 8012076:	f022 0203 	bic.w	r2, r2, #3
 801207a:	428a      	cmp	r2, r1
 801207c:	d902      	bls.n	8012084 <_malloc_r+0x3a0>
 801207e:	68bf      	ldr	r7, [r7, #8]
 8012080:	45bc      	cmp	ip, r7
 8012082:	d1f7      	bne.n	8012074 <_malloc_r+0x390>
 8012084:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 8012088:	6872      	ldr	r2, [r6, #4]
 801208a:	e9c3 7c02 	strd	r7, ip, [r3, #8]
 801208e:	f8cc 3008 	str.w	r3, [ip, #8]
 8012092:	60fb      	str	r3, [r7, #12]
 8012094:	e75b      	b.n	8011f4e <_malloc_r+0x26a>
 8012096:	2b14      	cmp	r3, #20
 8012098:	d93d      	bls.n	8012116 <_malloc_r+0x432>
 801209a:	2b54      	cmp	r3, #84	; 0x54
 801209c:	f200 8090 	bhi.w	80121c0 <_malloc_r+0x4dc>
 80120a0:	0b23      	lsrs	r3, r4, #12
 80120a2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 80120a6:	f103 076e 	add.w	r7, r3, #110	; 0x6e
 80120aa:	00c3      	lsls	r3, r0, #3
 80120ac:	e661      	b.n	8011d72 <_malloc_r+0x8e>
 80120ae:	f108 0801 	add.w	r8, r8, #1
 80120b2:	f10c 0c08 	add.w	ip, ip, #8
 80120b6:	f018 0f03 	tst.w	r8, #3
 80120ba:	f47f af5a 	bne.w	8011f72 <_malloc_r+0x28e>
 80120be:	e035      	b.n	801212c <_malloc_r+0x448>
 80120c0:	443a      	add	r2, r7
 80120c2:	463c      	mov	r4, r7
 80120c4:	68f9      	ldr	r1, [r7, #12]
 80120c6:	4628      	mov	r0, r5
 80120c8:	6853      	ldr	r3, [r2, #4]
 80120ca:	f043 0301 	orr.w	r3, r3, #1
 80120ce:	6053      	str	r3, [r2, #4]
 80120d0:	f854 3f08 	ldr.w	r3, [r4, #8]!
 80120d4:	60d9      	str	r1, [r3, #12]
 80120d6:	608b      	str	r3, [r1, #8]
 80120d8:	f000 f992 	bl	8012400 <__malloc_unlock>
 80120dc:	e62b      	b.n	8011d36 <_malloc_r+0x52>
 80120de:	08e0      	lsrs	r0, r4, #3
 80120e0:	f104 0208 	add.w	r2, r4, #8
 80120e4:	e60e      	b.n	8011d04 <_malloc_r+0x20>
 80120e6:	4628      	mov	r0, r5
 80120e8:	191d      	adds	r5, r3, r4
 80120ea:	f044 0401 	orr.w	r4, r4, #1
 80120ee:	605c      	str	r4, [r3, #4]
 80120f0:	f042 0401 	orr.w	r4, r2, #1
 80120f4:	e9c6 5504 	strd	r5, r5, [r6, #16]
 80120f8:	606c      	str	r4, [r5, #4]
 80120fa:	f103 0408 	add.w	r4, r3, #8
 80120fe:	e9c5 ee02 	strd	lr, lr, [r5, #8]
 8012102:	505a      	str	r2, [r3, r1]
 8012104:	f000 f97c 	bl	8012400 <__malloc_unlock>
 8012108:	e615      	b.n	8011d36 <_malloc_r+0x52>
 801210a:	098a      	lsrs	r2, r1, #6
 801210c:	f102 0739 	add.w	r7, r2, #57	; 0x39
 8012110:	3238      	adds	r2, #56	; 0x38
 8012112:	00ff      	lsls	r7, r7, #3
 8012114:	e7a6      	b.n	8012064 <_malloc_r+0x380>
 8012116:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 801211a:	f103 075b 	add.w	r7, r3, #91	; 0x5b
 801211e:	00c3      	lsls	r3, r0, #3
 8012120:	e627      	b.n	8011d72 <_malloc_r+0x8e>
 8012122:	f859 3908 	ldr.w	r3, [r9], #-8
 8012126:	454b      	cmp	r3, r9
 8012128:	f040 8092 	bne.w	8012250 <_malloc_r+0x56c>
 801212c:	f010 0f03 	tst.w	r0, #3
 8012130:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 8012134:	d1f5      	bne.n	8012122 <_malloc_r+0x43e>
 8012136:	6873      	ldr	r3, [r6, #4]
 8012138:	ea23 0301 	bic.w	r3, r3, r1
 801213c:	6073      	str	r3, [r6, #4]
 801213e:	0049      	lsls	r1, r1, #1
 8012140:	f43f ae3a 	beq.w	8011db8 <_malloc_r+0xd4>
 8012144:	4299      	cmp	r1, r3
 8012146:	d903      	bls.n	8012150 <_malloc_r+0x46c>
 8012148:	e636      	b.n	8011db8 <_malloc_r+0xd4>
 801214a:	0049      	lsls	r1, r1, #1
 801214c:	f108 0804 	add.w	r8, r8, #4
 8012150:	4219      	tst	r1, r3
 8012152:	d0fa      	beq.n	801214a <_malloc_r+0x466>
 8012154:	4640      	mov	r0, r8
 8012156:	e708      	b.n	8011f6a <_malloc_r+0x286>
 8012158:	68b7      	ldr	r7, [r6, #8]
 801215a:	687b      	ldr	r3, [r7, #4]
 801215c:	e6b4      	b.n	8011ec8 <_malloc_r+0x1e4>
 801215e:	f3cb 000b 	ubfx	r0, fp, #0, #12
 8012162:	2800      	cmp	r0, #0
 8012164:	f47f ae5b 	bne.w	8011e1e <_malloc_r+0x13a>
 8012168:	44c8      	add	r8, r9
 801216a:	68b7      	ldr	r7, [r6, #8]
 801216c:	f048 0301 	orr.w	r3, r8, #1
 8012170:	607b      	str	r3, [r7, #4]
 8012172:	e69f      	b.n	8011eb4 <_malloc_r+0x1d0>
 8012174:	f8c3 a000 	str.w	sl, [r3]
 8012178:	e659      	b.n	8011e2e <_malloc_r+0x14a>
 801217a:	f108 0810 	add.w	r8, r8, #16
 801217e:	e638      	b.n	8011df2 <_malloc_r+0x10e>
 8012180:	1092      	asrs	r2, r2, #2
 8012182:	2101      	movs	r1, #1
 8012184:	4091      	lsls	r1, r2
 8012186:	6872      	ldr	r2, [r6, #4]
 8012188:	430a      	orrs	r2, r1
 801218a:	6072      	str	r2, [r6, #4]
 801218c:	e77d      	b.n	801208a <_malloc_r+0x3a6>
 801218e:	eb0a 0108 	add.w	r1, sl, r8
 8012192:	4628      	mov	r0, r5
 8012194:	9301      	str	r3, [sp, #4]
 8012196:	4249      	negs	r1, r1
 8012198:	f3c1 0b0b 	ubfx	fp, r1, #0, #12
 801219c:	4659      	mov	r1, fp
 801219e:	f000 f935 	bl	801240c <_sbrk_r>
 80121a2:	1c43      	adds	r3, r0, #1
 80121a4:	4a2b      	ldr	r2, [pc, #172]	; (8012254 <_malloc_r+0x570>)
 80121a6:	9b01      	ldr	r3, [sp, #4]
 80121a8:	f47f ae5a 	bne.w	8011e60 <_malloc_r+0x17c>
 80121ac:	469b      	mov	fp, r3
 80121ae:	e65b      	b.n	8011e68 <_malloc_r+0x184>
 80121b0:	2a54      	cmp	r2, #84	; 0x54
 80121b2:	d815      	bhi.n	80121e0 <_malloc_r+0x4fc>
 80121b4:	0b0a      	lsrs	r2, r1, #12
 80121b6:	f102 076f 	add.w	r7, r2, #111	; 0x6f
 80121ba:	326e      	adds	r2, #110	; 0x6e
 80121bc:	00ff      	lsls	r7, r7, #3
 80121be:	e751      	b.n	8012064 <_malloc_r+0x380>
 80121c0:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80121c4:	d815      	bhi.n	80121f2 <_malloc_r+0x50e>
 80121c6:	0be3      	lsrs	r3, r4, #15
 80121c8:	f103 0078 	add.w	r0, r3, #120	; 0x78
 80121cc:	f103 0777 	add.w	r7, r3, #119	; 0x77
 80121d0:	00c3      	lsls	r3, r0, #3
 80121d2:	e5ce      	b.n	8011d72 <_malloc_r+0x8e>
 80121d4:	4657      	mov	r7, sl
 80121d6:	e66d      	b.n	8011eb4 <_malloc_r+0x1d0>
 80121d8:	2301      	movs	r3, #1
 80121da:	f8ca 3004 	str.w	r3, [sl, #4]
 80121de:	e67c      	b.n	8011eda <_malloc_r+0x1f6>
 80121e0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80121e4:	d821      	bhi.n	801222a <_malloc_r+0x546>
 80121e6:	0bca      	lsrs	r2, r1, #15
 80121e8:	f102 0778 	add.w	r7, r2, #120	; 0x78
 80121ec:	3277      	adds	r2, #119	; 0x77
 80121ee:	00ff      	lsls	r7, r7, #3
 80121f0:	e738      	b.n	8012064 <_malloc_r+0x380>
 80121f2:	f240 5254 	movw	r2, #1364	; 0x554
 80121f6:	4293      	cmp	r3, r2
 80121f8:	d821      	bhi.n	801223e <_malloc_r+0x55a>
 80121fa:	0ca3      	lsrs	r3, r4, #18
 80121fc:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 8012200:	f103 077c 	add.w	r7, r3, #124	; 0x7c
 8012204:	00c3      	lsls	r3, r0, #3
 8012206:	e5b4      	b.n	8011d72 <_malloc_r+0x8e>
 8012208:	f107 0108 	add.w	r1, r7, #8
 801220c:	4628      	mov	r0, r5
 801220e:	f004 fc23 	bl	8016a58 <_free_r>
 8012212:	68b7      	ldr	r7, [r6, #8]
 8012214:	4a0f      	ldr	r2, [pc, #60]	; (8012254 <_malloc_r+0x570>)
 8012216:	687b      	ldr	r3, [r7, #4]
 8012218:	6811      	ldr	r1, [r2, #0]
 801221a:	e64b      	b.n	8011eb4 <_malloc_r+0x1d0>
 801221c:	3b08      	subs	r3, #8
 801221e:	f04f 0b00 	mov.w	fp, #0
 8012222:	4498      	add	r8, r3
 8012224:	eba8 080a 	sub.w	r8, r8, sl
 8012228:	e61e      	b.n	8011e68 <_malloc_r+0x184>
 801222a:	f240 5754 	movw	r7, #1364	; 0x554
 801222e:	42ba      	cmp	r2, r7
 8012230:	d80a      	bhi.n	8012248 <_malloc_r+0x564>
 8012232:	0c8a      	lsrs	r2, r1, #18
 8012234:	f102 077d 	add.w	r7, r2, #125	; 0x7d
 8012238:	327c      	adds	r2, #124	; 0x7c
 801223a:	00ff      	lsls	r7, r7, #3
 801223c:	e712      	b.n	8012064 <_malloc_r+0x380>
 801223e:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 8012242:	207f      	movs	r0, #127	; 0x7f
 8012244:	277e      	movs	r7, #126	; 0x7e
 8012246:	e594      	b.n	8011d72 <_malloc_r+0x8e>
 8012248:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
 801224c:	227e      	movs	r2, #126	; 0x7e
 801224e:	e709      	b.n	8012064 <_malloc_r+0x380>
 8012250:	6873      	ldr	r3, [r6, #4]
 8012252:	e774      	b.n	801213e <_malloc_r+0x45a>
 8012254:	2000b410 	.word	0x2000b410

08012258 <memmove>:
 8012258:	4288      	cmp	r0, r1
 801225a:	d90d      	bls.n	8012278 <memmove+0x20>
 801225c:	188b      	adds	r3, r1, r2
 801225e:	4283      	cmp	r3, r0
 8012260:	d90a      	bls.n	8012278 <memmove+0x20>
 8012262:	eb00 0c02 	add.w	ip, r0, r2
 8012266:	b1ba      	cbz	r2, 8012298 <memmove+0x40>
 8012268:	4662      	mov	r2, ip
 801226a:	f813 cd01 	ldrb.w	ip, [r3, #-1]!
 801226e:	4299      	cmp	r1, r3
 8012270:	f802 cd01 	strb.w	ip, [r2, #-1]!
 8012274:	d1f9      	bne.n	801226a <memmove+0x12>
 8012276:	4770      	bx	lr
 8012278:	2a0f      	cmp	r2, #15
 801227a:	d80e      	bhi.n	801229a <memmove+0x42>
 801227c:	4603      	mov	r3, r0
 801227e:	f102 3cff 	add.w	ip, r2, #4294967295	; 0xffffffff
 8012282:	b14a      	cbz	r2, 8012298 <memmove+0x40>
 8012284:	f10c 0c01 	add.w	ip, ip, #1
 8012288:	3b01      	subs	r3, #1
 801228a:	448c      	add	ip, r1
 801228c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012290:	4561      	cmp	r1, ip
 8012292:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012296:	d1f9      	bne.n	801228c <memmove+0x34>
 8012298:	4770      	bx	lr
 801229a:	ea40 0301 	orr.w	r3, r0, r1
 801229e:	079b      	lsls	r3, r3, #30
 80122a0:	d150      	bne.n	8012344 <memmove+0xec>
 80122a2:	f1a2 0310 	sub.w	r3, r2, #16
 80122a6:	f101 0c20 	add.w	ip, r1, #32
 80122aa:	b570      	push	{r4, r5, r6, lr}
 80122ac:	f023 050f 	bic.w	r5, r3, #15
 80122b0:	f101 0e10 	add.w	lr, r1, #16
 80122b4:	f100 0410 	add.w	r4, r0, #16
 80122b8:	091b      	lsrs	r3, r3, #4
 80122ba:	44ac      	add	ip, r5
 80122bc:	f85e 5c10 	ldr.w	r5, [lr, #-16]
 80122c0:	f10e 0e10 	add.w	lr, lr, #16
 80122c4:	3410      	adds	r4, #16
 80122c6:	f844 5c20 	str.w	r5, [r4, #-32]
 80122ca:	f85e 5c1c 	ldr.w	r5, [lr, #-28]
 80122ce:	f844 5c1c 	str.w	r5, [r4, #-28]
 80122d2:	f85e 5c18 	ldr.w	r5, [lr, #-24]
 80122d6:	f844 5c18 	str.w	r5, [r4, #-24]
 80122da:	f85e 5c14 	ldr.w	r5, [lr, #-20]
 80122de:	45e6      	cmp	lr, ip
 80122e0:	f844 5c14 	str.w	r5, [r4, #-20]
 80122e4:	d1ea      	bne.n	80122bc <memmove+0x64>
 80122e6:	3301      	adds	r3, #1
 80122e8:	f012 0f0c 	tst.w	r2, #12
 80122ec:	f002 0c0f 	and.w	ip, r2, #15
 80122f0:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 80122f4:	eb00 1303 	add.w	r3, r0, r3, lsl #4
 80122f8:	d028      	beq.n	801234c <memmove+0xf4>
 80122fa:	f1ac 0c04 	sub.w	ip, ip, #4
 80122fe:	1f1c      	subs	r4, r3, #4
 8012300:	468e      	mov	lr, r1
 8012302:	f02c 0603 	bic.w	r6, ip, #3
 8012306:	ea4f 0c9c 	mov.w	ip, ip, lsr #2
 801230a:	441e      	add	r6, r3
 801230c:	f85e 5b04 	ldr.w	r5, [lr], #4
 8012310:	f844 5f04 	str.w	r5, [r4, #4]!
 8012314:	42b4      	cmp	r4, r6
 8012316:	d1f9      	bne.n	801230c <memmove+0xb4>
 8012318:	f10c 0c01 	add.w	ip, ip, #1
 801231c:	f002 0203 	and.w	r2, r2, #3
 8012320:	eb03 038c 	add.w	r3, r3, ip, lsl #2
 8012324:	eb01 018c 	add.w	r1, r1, ip, lsl #2
 8012328:	f102 3cff 	add.w	ip, r2, #4294967295	; 0xffffffff
 801232c:	b14a      	cbz	r2, 8012342 <memmove+0xea>
 801232e:	f10c 0c01 	add.w	ip, ip, #1
 8012332:	3b01      	subs	r3, #1
 8012334:	448c      	add	ip, r1
 8012336:	f811 2b01 	ldrb.w	r2, [r1], #1
 801233a:	4561      	cmp	r1, ip
 801233c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012340:	d1f9      	bne.n	8012336 <memmove+0xde>
 8012342:	bd70      	pop	{r4, r5, r6, pc}
 8012344:	f102 3cff 	add.w	ip, r2, #4294967295	; 0xffffffff
 8012348:	4603      	mov	r3, r0
 801234a:	e79b      	b.n	8012284 <memmove+0x2c>
 801234c:	4662      	mov	r2, ip
 801234e:	e7eb      	b.n	8012328 <memmove+0xd0>

08012350 <memset>:
 8012350:	b570      	push	{r4, r5, r6, lr}
 8012352:	0786      	lsls	r6, r0, #30
 8012354:	d048      	beq.n	80123e8 <memset+0x98>
 8012356:	1e54      	subs	r4, r2, #1
 8012358:	2a00      	cmp	r2, #0
 801235a:	d03f      	beq.n	80123dc <memset+0x8c>
 801235c:	b2ca      	uxtb	r2, r1
 801235e:	4603      	mov	r3, r0
 8012360:	e001      	b.n	8012366 <memset+0x16>
 8012362:	3c01      	subs	r4, #1
 8012364:	d33a      	bcc.n	80123dc <memset+0x8c>
 8012366:	f803 2b01 	strb.w	r2, [r3], #1
 801236a:	079d      	lsls	r5, r3, #30
 801236c:	d1f9      	bne.n	8012362 <memset+0x12>
 801236e:	2c03      	cmp	r4, #3
 8012370:	d92d      	bls.n	80123ce <memset+0x7e>
 8012372:	b2cd      	uxtb	r5, r1
 8012374:	2c0f      	cmp	r4, #15
 8012376:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 801237a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 801237e:	d936      	bls.n	80123ee <memset+0x9e>
 8012380:	f1a4 0c10 	sub.w	ip, r4, #16
 8012384:	f103 0e20 	add.w	lr, r3, #32
 8012388:	f103 0210 	add.w	r2, r3, #16
 801238c:	f02c 060f 	bic.w	r6, ip, #15
 8012390:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
 8012394:	44b6      	add	lr, r6
 8012396:	e942 5504 	strd	r5, r5, [r2, #-16]
 801239a:	e942 5502 	strd	r5, r5, [r2, #-8]
 801239e:	3210      	adds	r2, #16
 80123a0:	4572      	cmp	r2, lr
 80123a2:	d1f8      	bne.n	8012396 <memset+0x46>
 80123a4:	f10c 0201 	add.w	r2, ip, #1
 80123a8:	f014 0f0c 	tst.w	r4, #12
 80123ac:	f004 0c0f 	and.w	ip, r4, #15
 80123b0:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 80123b4:	d013      	beq.n	80123de <memset+0x8e>
 80123b6:	f1ac 0304 	sub.w	r3, ip, #4
 80123ba:	f023 0303 	bic.w	r3, r3, #3
 80123be:	3304      	adds	r3, #4
 80123c0:	4413      	add	r3, r2
 80123c2:	f842 5b04 	str.w	r5, [r2], #4
 80123c6:	4293      	cmp	r3, r2
 80123c8:	d1fb      	bne.n	80123c2 <memset+0x72>
 80123ca:	f00c 0403 	and.w	r4, ip, #3
 80123ce:	b12c      	cbz	r4, 80123dc <memset+0x8c>
 80123d0:	b2ca      	uxtb	r2, r1
 80123d2:	441c      	add	r4, r3
 80123d4:	f803 2b01 	strb.w	r2, [r3], #1
 80123d8:	429c      	cmp	r4, r3
 80123da:	d1fb      	bne.n	80123d4 <memset+0x84>
 80123dc:	bd70      	pop	{r4, r5, r6, pc}
 80123de:	4664      	mov	r4, ip
 80123e0:	4613      	mov	r3, r2
 80123e2:	2c00      	cmp	r4, #0
 80123e4:	d1f4      	bne.n	80123d0 <memset+0x80>
 80123e6:	e7f9      	b.n	80123dc <memset+0x8c>
 80123e8:	4603      	mov	r3, r0
 80123ea:	4614      	mov	r4, r2
 80123ec:	e7bf      	b.n	801236e <memset+0x1e>
 80123ee:	461a      	mov	r2, r3
 80123f0:	46a4      	mov	ip, r4
 80123f2:	e7e0      	b.n	80123b6 <memset+0x66>

080123f4 <__malloc_lock>:
 80123f4:	4801      	ldr	r0, [pc, #4]	; (80123fc <__malloc_lock+0x8>)
 80123f6:	f004 bddf 	b.w	8016fb8 <__retarget_lock_acquire_recursive>
 80123fa:	bf00      	nop
 80123fc:	2000b448 	.word	0x2000b448

08012400 <__malloc_unlock>:
 8012400:	4801      	ldr	r0, [pc, #4]	; (8012408 <__malloc_unlock+0x8>)
 8012402:	f004 bddb 	b.w	8016fbc <__retarget_lock_release_recursive>
 8012406:	bf00      	nop
 8012408:	2000b448 	.word	0x2000b448

0801240c <_sbrk_r>:
 801240c:	b538      	push	{r3, r4, r5, lr}
 801240e:	2200      	movs	r2, #0
 8012410:	4d06      	ldr	r5, [pc, #24]	; (801242c <_sbrk_r+0x20>)
 8012412:	4604      	mov	r4, r0
 8012414:	4608      	mov	r0, r1
 8012416:	602a      	str	r2, [r5, #0]
 8012418:	f005 ff5c 	bl	80182d4 <_sbrk>
 801241c:	1c43      	adds	r3, r0, #1
 801241e:	d000      	beq.n	8012422 <_sbrk_r+0x16>
 8012420:	bd38      	pop	{r3, r4, r5, pc}
 8012422:	682b      	ldr	r3, [r5, #0]
 8012424:	2b00      	cmp	r3, #0
 8012426:	d0fb      	beq.n	8012420 <_sbrk_r+0x14>
 8012428:	6023      	str	r3, [r4, #0]
 801242a:	bd38      	pop	{r3, r4, r5, pc}
 801242c:	200056c8 	.word	0x200056c8

08012430 <strcpy>:
 8012430:	ea80 0201 	eor.w	r2, r0, r1
 8012434:	4684      	mov	ip, r0
 8012436:	f012 0f03 	tst.w	r2, #3
 801243a:	d14f      	bne.n	80124dc <strcpy+0xac>
 801243c:	f011 0f03 	tst.w	r1, #3
 8012440:	d132      	bne.n	80124a8 <strcpy+0x78>
 8012442:	f84d 4d04 	str.w	r4, [sp, #-4]!
 8012446:	f011 0f04 	tst.w	r1, #4
 801244a:	f851 3b04 	ldr.w	r3, [r1], #4
 801244e:	d00b      	beq.n	8012468 <strcpy+0x38>
 8012450:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 8012454:	439a      	bics	r2, r3
 8012456:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 801245a:	bf04      	itt	eq
 801245c:	f84c 3b04 	streq.w	r3, [ip], #4
 8012460:	f851 3b04 	ldreq.w	r3, [r1], #4
 8012464:	d116      	bne.n	8012494 <strcpy+0x64>
 8012466:	bf00      	nop
 8012468:	f851 4b04 	ldr.w	r4, [r1], #4
 801246c:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 8012470:	439a      	bics	r2, r3
 8012472:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8012476:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 801247a:	d10b      	bne.n	8012494 <strcpy+0x64>
 801247c:	f84c 3b04 	str.w	r3, [ip], #4
 8012480:	43a2      	bics	r2, r4
 8012482:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8012486:	bf04      	itt	eq
 8012488:	f851 3b04 	ldreq.w	r3, [r1], #4
 801248c:	f84c 4b04 	streq.w	r4, [ip], #4
 8012490:	d0ea      	beq.n	8012468 <strcpy+0x38>
 8012492:	4623      	mov	r3, r4
 8012494:	f80c 3b01 	strb.w	r3, [ip], #1
 8012498:	f013 0fff 	tst.w	r3, #255	; 0xff
 801249c:	ea4f 2333 	mov.w	r3, r3, ror #8
 80124a0:	d1f8      	bne.n	8012494 <strcpy+0x64>
 80124a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80124a6:	4770      	bx	lr
 80124a8:	f011 0f01 	tst.w	r1, #1
 80124ac:	d006      	beq.n	80124bc <strcpy+0x8c>
 80124ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80124b2:	f80c 2b01 	strb.w	r2, [ip], #1
 80124b6:	2a00      	cmp	r2, #0
 80124b8:	bf08      	it	eq
 80124ba:	4770      	bxeq	lr
 80124bc:	f011 0f02 	tst.w	r1, #2
 80124c0:	d0bf      	beq.n	8012442 <strcpy+0x12>
 80124c2:	f831 2b02 	ldrh.w	r2, [r1], #2
 80124c6:	f012 0fff 	tst.w	r2, #255	; 0xff
 80124ca:	bf16      	itet	ne
 80124cc:	f82c 2b02 	strhne.w	r2, [ip], #2
 80124d0:	f88c 2000 	strbeq.w	r2, [ip]
 80124d4:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
 80124d8:	d1b3      	bne.n	8012442 <strcpy+0x12>
 80124da:	4770      	bx	lr
 80124dc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80124e0:	f80c 2b01 	strb.w	r2, [ip], #1
 80124e4:	2a00      	cmp	r2, #0
 80124e6:	d1f9      	bne.n	80124dc <strcpy+0xac>
 80124e8:	4770      	bx	lr
 80124ea:	bf00      	nop

080124ec <_strerror_r>:
 80124ec:	468c      	mov	ip, r1
 80124ee:	4611      	mov	r1, r2
 80124f0:	f1bc 0f8e 	cmp.w	ip, #142	; 0x8e
 80124f4:	f200 8091 	bhi.w	801261a <_strerror_r+0x12e>
 80124f8:	e8df f01c 	tbh	[pc, ip, lsl #1]
 80124fc:	013a0138 	.word	0x013a0138
 8012500:	01340136 	.word	0x01340136
 8012504:	01300132 	.word	0x01300132
 8012508:	012c012e 	.word	0x012c012e
 801250c:	0128012a 	.word	0x0128012a
 8012510:	01240126 	.word	0x01240126
 8012514:	01200122 	.word	0x01200122
 8012518:	008f011e 	.word	0x008f011e
 801251c:	011a011c 	.word	0x011a011c
 8012520:	01160118 	.word	0x01160118
 8012524:	01120114 	.word	0x01120114
 8012528:	010e0110 	.word	0x010e0110
 801252c:	010a010c 	.word	0x010a010c
 8012530:	01060108 	.word	0x01060108
 8012534:	01020104 	.word	0x01020104
 8012538:	00fe0100 	.word	0x00fe0100
 801253c:	00fa00fc 	.word	0x00fa00fc
 8012540:	00f600f8 	.word	0x00f600f8
 8012544:	008f00f4 	.word	0x008f00f4
 8012548:	008f008f 	.word	0x008f008f
 801254c:	008f008f 	.word	0x008f008f
 8012550:	008f008f 	.word	0x008f008f
 8012554:	00f2008f 	.word	0x00f2008f
 8012558:	008f00f0 	.word	0x008f00f0
 801255c:	008f008f 	.word	0x008f008f
 8012560:	008f008f 	.word	0x008f008f
 8012564:	008f008f 	.word	0x008f008f
 8012568:	008f008f 	.word	0x008f008f
 801256c:	008f008f 	.word	0x008f008f
 8012570:	008f008f 	.word	0x008f008f
 8012574:	00ec00ee 	.word	0x00ec00ee
 8012578:	00e800ea 	.word	0x00e800ea
 801257c:	008f008f 	.word	0x008f008f
 8012580:	00e6008f 	.word	0x00e6008f
 8012584:	008f008f 	.word	0x008f008f
 8012588:	00e4008f 	.word	0x00e4008f
 801258c:	008f008f 	.word	0x008f008f
 8012590:	008f00e2 	.word	0x008f00e2
 8012594:	00e0008f 	.word	0x00e0008f
 8012598:	008f008f 	.word	0x008f008f
 801259c:	008f008f 	.word	0x008f008f
 80125a0:	008f008f 	.word	0x008f008f
 80125a4:	008f008f 	.word	0x008f008f
 80125a8:	008f008f 	.word	0x008f008f
 80125ac:	008f00de 	.word	0x008f00de
 80125b0:	00da00dc 	.word	0x00da00dc
 80125b4:	008f00d8 	.word	0x008f00d8
 80125b8:	00d6008f 	.word	0x00d6008f
 80125bc:	008f008f 	.word	0x008f008f
 80125c0:	008f008f 	.word	0x008f008f
 80125c4:	008f008f 	.word	0x008f008f
 80125c8:	008f008f 	.word	0x008f008f
 80125cc:	00d200d4 	.word	0x00d200d4
 80125d0:	00ce00d0 	.word	0x00ce00d0
 80125d4:	00ca00cc 	.word	0x00ca00cc
 80125d8:	00c8008f 	.word	0x00c8008f
 80125dc:	00c400c6 	.word	0x00c400c6
 80125e0:	00c000c2 	.word	0x00c000c2
 80125e4:	00bc00be 	.word	0x00bc00be
 80125e8:	00b800ba 	.word	0x00b800ba
 80125ec:	00b400b6 	.word	0x00b400b6
 80125f0:	00b000b2 	.word	0x00b000b2
 80125f4:	00ae008f 	.word	0x00ae008f
 80125f8:	00aa00ac 	.word	0x00aa00ac
 80125fc:	008f00a8 	.word	0x008f00a8
 8012600:	008f008f 	.word	0x008f008f
 8012604:	008f008f 	.word	0x008f008f
 8012608:	008f00a6 	.word	0x008f00a6
 801260c:	008f008f 	.word	0x008f008f
 8012610:	00a200a4 	.word	0x00a200a4
 8012614:	009e00a0 	.word	0x009e00a0
 8012618:	009c      	.short	0x009c
 801261a:	2b00      	cmp	r3, #0
 801261c:	bf14      	ite	ne
 801261e:	461a      	movne	r2, r3
 8012620:	4602      	moveq	r2, r0
 8012622:	4660      	mov	r0, ip
 8012624:	b508      	push	{r3, lr}
 8012626:	f000 f97f 	bl	8012928 <_user_strerror>
 801262a:	4b52      	ldr	r3, [pc, #328]	; (8012774 <_strerror_r+0x288>)
 801262c:	2800      	cmp	r0, #0
 801262e:	bf08      	it	eq
 8012630:	4618      	moveq	r0, r3
 8012632:	bd08      	pop	{r3, pc}
 8012634:	4850      	ldr	r0, [pc, #320]	; (8012778 <_strerror_r+0x28c>)
 8012636:	4770      	bx	lr
 8012638:	4850      	ldr	r0, [pc, #320]	; (801277c <_strerror_r+0x290>)
 801263a:	4770      	bx	lr
 801263c:	4850      	ldr	r0, [pc, #320]	; (8012780 <_strerror_r+0x294>)
 801263e:	4770      	bx	lr
 8012640:	4850      	ldr	r0, [pc, #320]	; (8012784 <_strerror_r+0x298>)
 8012642:	4770      	bx	lr
 8012644:	4850      	ldr	r0, [pc, #320]	; (8012788 <_strerror_r+0x29c>)
 8012646:	4770      	bx	lr
 8012648:	4850      	ldr	r0, [pc, #320]	; (801278c <_strerror_r+0x2a0>)
 801264a:	4770      	bx	lr
 801264c:	4850      	ldr	r0, [pc, #320]	; (8012790 <_strerror_r+0x2a4>)
 801264e:	4770      	bx	lr
 8012650:	4850      	ldr	r0, [pc, #320]	; (8012794 <_strerror_r+0x2a8>)
 8012652:	4770      	bx	lr
 8012654:	4850      	ldr	r0, [pc, #320]	; (8012798 <_strerror_r+0x2ac>)
 8012656:	4770      	bx	lr
 8012658:	4850      	ldr	r0, [pc, #320]	; (801279c <_strerror_r+0x2b0>)
 801265a:	4770      	bx	lr
 801265c:	4850      	ldr	r0, [pc, #320]	; (80127a0 <_strerror_r+0x2b4>)
 801265e:	4770      	bx	lr
 8012660:	4850      	ldr	r0, [pc, #320]	; (80127a4 <_strerror_r+0x2b8>)
 8012662:	4770      	bx	lr
 8012664:	4850      	ldr	r0, [pc, #320]	; (80127a8 <_strerror_r+0x2bc>)
 8012666:	4770      	bx	lr
 8012668:	4850      	ldr	r0, [pc, #320]	; (80127ac <_strerror_r+0x2c0>)
 801266a:	4770      	bx	lr
 801266c:	4850      	ldr	r0, [pc, #320]	; (80127b0 <_strerror_r+0x2c4>)
 801266e:	4770      	bx	lr
 8012670:	4850      	ldr	r0, [pc, #320]	; (80127b4 <_strerror_r+0x2c8>)
 8012672:	4770      	bx	lr
 8012674:	4850      	ldr	r0, [pc, #320]	; (80127b8 <_strerror_r+0x2cc>)
 8012676:	4770      	bx	lr
 8012678:	4850      	ldr	r0, [pc, #320]	; (80127bc <_strerror_r+0x2d0>)
 801267a:	4770      	bx	lr
 801267c:	4850      	ldr	r0, [pc, #320]	; (80127c0 <_strerror_r+0x2d4>)
 801267e:	4770      	bx	lr
 8012680:	4850      	ldr	r0, [pc, #320]	; (80127c4 <_strerror_r+0x2d8>)
 8012682:	4770      	bx	lr
 8012684:	4850      	ldr	r0, [pc, #320]	; (80127c8 <_strerror_r+0x2dc>)
 8012686:	4770      	bx	lr
 8012688:	4850      	ldr	r0, [pc, #320]	; (80127cc <_strerror_r+0x2e0>)
 801268a:	4770      	bx	lr
 801268c:	4850      	ldr	r0, [pc, #320]	; (80127d0 <_strerror_r+0x2e4>)
 801268e:	4770      	bx	lr
 8012690:	4850      	ldr	r0, [pc, #320]	; (80127d4 <_strerror_r+0x2e8>)
 8012692:	4770      	bx	lr
 8012694:	4850      	ldr	r0, [pc, #320]	; (80127d8 <_strerror_r+0x2ec>)
 8012696:	4770      	bx	lr
 8012698:	4850      	ldr	r0, [pc, #320]	; (80127dc <_strerror_r+0x2f0>)
 801269a:	4770      	bx	lr
 801269c:	4850      	ldr	r0, [pc, #320]	; (80127e0 <_strerror_r+0x2f4>)
 801269e:	4770      	bx	lr
 80126a0:	4850      	ldr	r0, [pc, #320]	; (80127e4 <_strerror_r+0x2f8>)
 80126a2:	4770      	bx	lr
 80126a4:	4850      	ldr	r0, [pc, #320]	; (80127e8 <_strerror_r+0x2fc>)
 80126a6:	4770      	bx	lr
 80126a8:	4850      	ldr	r0, [pc, #320]	; (80127ec <_strerror_r+0x300>)
 80126aa:	4770      	bx	lr
 80126ac:	4850      	ldr	r0, [pc, #320]	; (80127f0 <_strerror_r+0x304>)
 80126ae:	4770      	bx	lr
 80126b0:	4850      	ldr	r0, [pc, #320]	; (80127f4 <_strerror_r+0x308>)
 80126b2:	4770      	bx	lr
 80126b4:	4850      	ldr	r0, [pc, #320]	; (80127f8 <_strerror_r+0x30c>)
 80126b6:	4770      	bx	lr
 80126b8:	4850      	ldr	r0, [pc, #320]	; (80127fc <_strerror_r+0x310>)
 80126ba:	4770      	bx	lr
 80126bc:	4850      	ldr	r0, [pc, #320]	; (8012800 <_strerror_r+0x314>)
 80126be:	4770      	bx	lr
 80126c0:	4850      	ldr	r0, [pc, #320]	; (8012804 <_strerror_r+0x318>)
 80126c2:	4770      	bx	lr
 80126c4:	4850      	ldr	r0, [pc, #320]	; (8012808 <_strerror_r+0x31c>)
 80126c6:	4770      	bx	lr
 80126c8:	4850      	ldr	r0, [pc, #320]	; (801280c <_strerror_r+0x320>)
 80126ca:	4770      	bx	lr
 80126cc:	4850      	ldr	r0, [pc, #320]	; (8012810 <_strerror_r+0x324>)
 80126ce:	4770      	bx	lr
 80126d0:	4850      	ldr	r0, [pc, #320]	; (8012814 <_strerror_r+0x328>)
 80126d2:	4770      	bx	lr
 80126d4:	4850      	ldr	r0, [pc, #320]	; (8012818 <_strerror_r+0x32c>)
 80126d6:	4770      	bx	lr
 80126d8:	4850      	ldr	r0, [pc, #320]	; (801281c <_strerror_r+0x330>)
 80126da:	4770      	bx	lr
 80126dc:	4850      	ldr	r0, [pc, #320]	; (8012820 <_strerror_r+0x334>)
 80126de:	4770      	bx	lr
 80126e0:	4850      	ldr	r0, [pc, #320]	; (8012824 <_strerror_r+0x338>)
 80126e2:	4770      	bx	lr
 80126e4:	4850      	ldr	r0, [pc, #320]	; (8012828 <_strerror_r+0x33c>)
 80126e6:	4770      	bx	lr
 80126e8:	4850      	ldr	r0, [pc, #320]	; (801282c <_strerror_r+0x340>)
 80126ea:	4770      	bx	lr
 80126ec:	4850      	ldr	r0, [pc, #320]	; (8012830 <_strerror_r+0x344>)
 80126ee:	4770      	bx	lr
 80126f0:	4850      	ldr	r0, [pc, #320]	; (8012834 <_strerror_r+0x348>)
 80126f2:	4770      	bx	lr
 80126f4:	4850      	ldr	r0, [pc, #320]	; (8012838 <_strerror_r+0x34c>)
 80126f6:	4770      	bx	lr
 80126f8:	4850      	ldr	r0, [pc, #320]	; (801283c <_strerror_r+0x350>)
 80126fa:	4770      	bx	lr
 80126fc:	4850      	ldr	r0, [pc, #320]	; (8012840 <_strerror_r+0x354>)
 80126fe:	4770      	bx	lr
 8012700:	4850      	ldr	r0, [pc, #320]	; (8012844 <_strerror_r+0x358>)
 8012702:	4770      	bx	lr
 8012704:	4850      	ldr	r0, [pc, #320]	; (8012848 <_strerror_r+0x35c>)
 8012706:	4770      	bx	lr
 8012708:	4850      	ldr	r0, [pc, #320]	; (801284c <_strerror_r+0x360>)
 801270a:	4770      	bx	lr
 801270c:	4850      	ldr	r0, [pc, #320]	; (8012850 <_strerror_r+0x364>)
 801270e:	4770      	bx	lr
 8012710:	4850      	ldr	r0, [pc, #320]	; (8012854 <_strerror_r+0x368>)
 8012712:	4770      	bx	lr
 8012714:	4850      	ldr	r0, [pc, #320]	; (8012858 <_strerror_r+0x36c>)
 8012716:	4770      	bx	lr
 8012718:	4850      	ldr	r0, [pc, #320]	; (801285c <_strerror_r+0x370>)
 801271a:	4770      	bx	lr
 801271c:	4850      	ldr	r0, [pc, #320]	; (8012860 <_strerror_r+0x374>)
 801271e:	4770      	bx	lr
 8012720:	4850      	ldr	r0, [pc, #320]	; (8012864 <_strerror_r+0x378>)
 8012722:	4770      	bx	lr
 8012724:	4850      	ldr	r0, [pc, #320]	; (8012868 <_strerror_r+0x37c>)
 8012726:	4770      	bx	lr
 8012728:	4850      	ldr	r0, [pc, #320]	; (801286c <_strerror_r+0x380>)
 801272a:	4770      	bx	lr
 801272c:	4850      	ldr	r0, [pc, #320]	; (8012870 <_strerror_r+0x384>)
 801272e:	4770      	bx	lr
 8012730:	4850      	ldr	r0, [pc, #320]	; (8012874 <_strerror_r+0x388>)
 8012732:	4770      	bx	lr
 8012734:	4850      	ldr	r0, [pc, #320]	; (8012878 <_strerror_r+0x38c>)
 8012736:	4770      	bx	lr
 8012738:	4850      	ldr	r0, [pc, #320]	; (801287c <_strerror_r+0x390>)
 801273a:	4770      	bx	lr
 801273c:	4850      	ldr	r0, [pc, #320]	; (8012880 <_strerror_r+0x394>)
 801273e:	4770      	bx	lr
 8012740:	4850      	ldr	r0, [pc, #320]	; (8012884 <_strerror_r+0x398>)
 8012742:	4770      	bx	lr
 8012744:	4850      	ldr	r0, [pc, #320]	; (8012888 <_strerror_r+0x39c>)
 8012746:	4770      	bx	lr
 8012748:	4850      	ldr	r0, [pc, #320]	; (801288c <_strerror_r+0x3a0>)
 801274a:	4770      	bx	lr
 801274c:	4850      	ldr	r0, [pc, #320]	; (8012890 <_strerror_r+0x3a4>)
 801274e:	4770      	bx	lr
 8012750:	4850      	ldr	r0, [pc, #320]	; (8012894 <_strerror_r+0x3a8>)
 8012752:	4770      	bx	lr
 8012754:	4850      	ldr	r0, [pc, #320]	; (8012898 <_strerror_r+0x3ac>)
 8012756:	4770      	bx	lr
 8012758:	4850      	ldr	r0, [pc, #320]	; (801289c <_strerror_r+0x3b0>)
 801275a:	4770      	bx	lr
 801275c:	4850      	ldr	r0, [pc, #320]	; (80128a0 <_strerror_r+0x3b4>)
 801275e:	4770      	bx	lr
 8012760:	4850      	ldr	r0, [pc, #320]	; (80128a4 <_strerror_r+0x3b8>)
 8012762:	4770      	bx	lr
 8012764:	4850      	ldr	r0, [pc, #320]	; (80128a8 <_strerror_r+0x3bc>)
 8012766:	4770      	bx	lr
 8012768:	4850      	ldr	r0, [pc, #320]	; (80128ac <_strerror_r+0x3c0>)
 801276a:	4770      	bx	lr
 801276c:	4850      	ldr	r0, [pc, #320]	; (80128b0 <_strerror_r+0x3c4>)
 801276e:	4770      	bx	lr
 8012770:	4850      	ldr	r0, [pc, #320]	; (80128b4 <_strerror_r+0x3c8>)
 8012772:	4770      	bx	lr
 8012774:	08018538 	.word	0x08018538
 8012778:	0801943c 	.word	0x0801943c
 801277c:	08019424 	.word	0x08019424
 8012780:	08019410 	.word	0x08019410
 8012784:	08019474 	.word	0x08019474
 8012788:	0801916c 	.word	0x0801916c
 801278c:	080190a4 	.word	0x080190a4
 8012790:	080193dc 	.word	0x080193dc
 8012794:	080193f4 	.word	0x080193f4
 8012798:	08018fe0 	.word	0x08018fe0
 801279c:	080193a0 	.word	0x080193a0
 80127a0:	08019214 	.word	0x08019214
 80127a4:	0801949c 	.word	0x0801949c
 80127a8:	08018ea8 	.word	0x08018ea8
 80127ac:	08018e70 	.word	0x08018e70
 80127b0:	08018f78 	.word	0x08018f78
 80127b4:	08019078 	.word	0x08019078
 80127b8:	08018f68 	.word	0x08018f68
 80127bc:	080194b0 	.word	0x080194b0
 80127c0:	08018fbc 	.word	0x08018fbc
 80127c4:	08019190 	.word	0x08019190
 80127c8:	080193b8 	.word	0x080193b8
 80127cc:	08019388 	.word	0x08019388
 80127d0:	08019358 	.word	0x08019358
 80127d4:	08019340 	.word	0x08019340
 80127d8:	08019320 	.word	0x08019320
 80127dc:	08019300 	.word	0x08019300
 80127e0:	080192d0 	.word	0x080192d0
 80127e4:	080192ac 	.word	0x080192ac
 80127e8:	0801936c 	.word	0x0801936c
 80127ec:	08019450 	.word	0x08019450
 80127f0:	08019294 	.word	0x08019294
 80127f4:	08019278 	.word	0x08019278
 80127f8:	08019264 	.word	0x08019264
 80127fc:	08019248 	.word	0x08019248
 8012800:	0801923c 	.word	0x0801923c
 8012804:	08019228 	.word	0x08019228
 8012808:	08019204 	.word	0x08019204
 801280c:	080191ec 	.word	0x080191ec
 8012810:	080191d8 	.word	0x080191d8
 8012814:	080191c0 	.word	0x080191c0
 8012818:	080192c8 	.word	0x080192c8
 801281c:	080191b0 	.word	0x080191b0
 8012820:	080191a8 	.word	0x080191a8
 8012824:	08019184 	.word	0x08019184
 8012828:	08019158 	.word	0x08019158
 801282c:	0801913c 	.word	0x0801913c
 8012830:	08019128 	.word	0x08019128
 8012834:	080190f8 	.word	0x080190f8
 8012838:	080190ec 	.word	0x080190ec
 801283c:	080190dc 	.word	0x080190dc
 8012840:	080190c4 	.word	0x080190c4
 8012844:	080190b4 	.word	0x080190b4
 8012848:	0801908c 	.word	0x0801908c
 801284c:	08019068 	.word	0x08019068
 8012850:	08019058 	.word	0x08019058
 8012854:	08019040 	.word	0x08019040
 8012858:	08019020 	.word	0x08019020
 801285c:	08019000 	.word	0x08019000
 8012860:	08018fa8 	.word	0x08018fa8
 8012864:	08018f98 	.word	0x08018f98
 8012868:	08018f58 	.word	0x08018f58
 801286c:	08018f48 	.word	0x08018f48
 8012870:	08018f34 	.word	0x08018f34
 8012874:	08018f28 	.word	0x08018f28
 8012878:	08018f10 	.word	0x08018f10
 801287c:	08018f04 	.word	0x08018f04
 8012880:	08018ef0 	.word	0x08018ef0
 8012884:	08018edc 	.word	0x08018edc
 8012888:	08018ec8 	.word	0x08018ec8
 801288c:	08018e9c 	.word	0x08018e9c
 8012890:	08018e8c 	.word	0x08018e8c
 8012894:	08018e5c 	.word	0x08018e5c
 8012898:	08018e48 	.word	0x08018e48
 801289c:	08018e2c 	.word	0x08018e2c
 80128a0:	08018e20 	.word	0x08018e20
 80128a4:	08018e08 	.word	0x08018e08
 80128a8:	08018df8 	.word	0x08018df8
 80128ac:	08018ddc 	.word	0x08018ddc
 80128b0:	080194c8 	.word	0x080194c8
 80128b4:	08018dd0 	.word	0x08018dd0

080128b8 <strerror>:
 80128b8:	4a03      	ldr	r2, [pc, #12]	; (80128c8 <strerror+0x10>)
 80128ba:	2300      	movs	r3, #0
 80128bc:	4601      	mov	r1, r0
 80128be:	6810      	ldr	r0, [r2, #0]
 80128c0:	461a      	mov	r2, r3
 80128c2:	f7ff be13 	b.w	80124ec <_strerror_r>
 80128c6:	bf00      	nop
 80128c8:	20000260 	.word	0x20000260

080128cc <strlen>:
 80128cc:	f020 0103 	bic.w	r1, r0, #3
 80128d0:	f010 0003 	ands.w	r0, r0, #3
 80128d4:	f1c0 0000 	rsb	r0, r0, #0
 80128d8:	f851 3b04 	ldr.w	r3, [r1], #4
 80128dc:	f100 0c04 	add.w	ip, r0, #4
 80128e0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 80128e4:	f06f 0200 	mvn.w	r2, #0
 80128e8:	bf1c      	itt	ne
 80128ea:	fa22 f20c 	lsrne.w	r2, r2, ip
 80128ee:	4313      	orrne	r3, r2
 80128f0:	f04f 0c01 	mov.w	ip, #1
 80128f4:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 80128f8:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 80128fc:	eba3 020c 	sub.w	r2, r3, ip
 8012900:	ea22 0203 	bic.w	r2, r2, r3
 8012904:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8012908:	bf04      	itt	eq
 801290a:	f851 3b04 	ldreq.w	r3, [r1], #4
 801290e:	3004      	addeq	r0, #4
 8012910:	d0f4      	beq.n	80128fc <strlen+0x30>
 8012912:	f1c2 0100 	rsb	r1, r2, #0
 8012916:	ea02 0201 	and.w	r2, r2, r1
 801291a:	fab2 f282 	clz	r2, r2
 801291e:	f1c2 021f 	rsb	r2, r2, #31
 8012922:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 8012926:	4770      	bx	lr

08012928 <_user_strerror>:
 8012928:	2000      	movs	r0, #0
 801292a:	4770      	bx	lr

0801292c <__sprint_r.part.0>:
 801292c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012930:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8012932:	4690      	mov	r8, r2
 8012934:	049c      	lsls	r4, r3, #18
 8012936:	d52c      	bpl.n	8012992 <__sprint_r.part.0+0x66>
 8012938:	6893      	ldr	r3, [r2, #8]
 801293a:	6812      	ldr	r2, [r2, #0]
 801293c:	b33b      	cbz	r3, 801298e <__sprint_r.part.0+0x62>
 801293e:	468b      	mov	fp, r1
 8012940:	4606      	mov	r6, r0
 8012942:	f102 0908 	add.w	r9, r2, #8
 8012946:	e959 5a02 	ldrd	r5, sl, [r9, #-8]
 801294a:	ea5f 079a 	movs.w	r7, sl, lsr #2
 801294e:	d014      	beq.n	801297a <__sprint_r.part.0+0x4e>
 8012950:	3d04      	subs	r5, #4
 8012952:	2400      	movs	r4, #0
 8012954:	e001      	b.n	801295a <__sprint_r.part.0+0x2e>
 8012956:	42a7      	cmp	r7, r4
 8012958:	d00d      	beq.n	8012976 <__sprint_r.part.0+0x4a>
 801295a:	465a      	mov	r2, fp
 801295c:	f855 1f04 	ldr.w	r1, [r5, #4]!
 8012960:	4630      	mov	r0, r6
 8012962:	3401      	adds	r4, #1
 8012964:	f003 fff4 	bl	8016950 <_fputwc_r>
 8012968:	1c43      	adds	r3, r0, #1
 801296a:	d1f4      	bne.n	8012956 <__sprint_r.part.0+0x2a>
 801296c:	2300      	movs	r3, #0
 801296e:	e9c8 3301 	strd	r3, r3, [r8, #4]
 8012972:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012976:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801297a:	f02a 0a03 	bic.w	sl, sl, #3
 801297e:	f109 0908 	add.w	r9, r9, #8
 8012982:	eba3 030a 	sub.w	r3, r3, sl
 8012986:	f8c8 3008 	str.w	r3, [r8, #8]
 801298a:	2b00      	cmp	r3, #0
 801298c:	d1db      	bne.n	8012946 <__sprint_r.part.0+0x1a>
 801298e:	2000      	movs	r0, #0
 8012990:	e7ec      	b.n	801296c <__sprint_r.part.0+0x40>
 8012992:	f004 f967 	bl	8016c64 <__sfvwrite_r>
 8012996:	2300      	movs	r3, #0
 8012998:	e9c8 3301 	strd	r3, r3, [r8, #4]
 801299c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080129a0 <__sprint_r>:
 80129a0:	b410      	push	{r4}
 80129a2:	6894      	ldr	r4, [r2, #8]
 80129a4:	b11c      	cbz	r4, 80129ae <__sprint_r+0xe>
 80129a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80129aa:	f7ff bfbf 	b.w	801292c <__sprint_r.part.0>
 80129ae:	4620      	mov	r0, r4
 80129b0:	6054      	str	r4, [r2, #4]
 80129b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80129b6:	4770      	bx	lr

080129b8 <_vfiprintf_r>:
 80129b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80129bc:	ed2d 8b04 	vpush	{d8-d9}
 80129c0:	b0bb      	sub	sp, #236	; 0xec
 80129c2:	461c      	mov	r4, r3
 80129c4:	ee08 1a90 	vmov	s17, r1
 80129c8:	4691      	mov	r9, r2
 80129ca:	ee08 0a10 	vmov	s16, r0
 80129ce:	9304      	str	r3, [sp, #16]
 80129d0:	b118      	cbz	r0, 80129da <_vfiprintf_r+0x22>
 80129d2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80129d4:	2b00      	cmp	r3, #0
 80129d6:	f000 8285 	beq.w	8012ee4 <_vfiprintf_r+0x52c>
 80129da:	ee18 2a90 	vmov	r2, s17
 80129de:	6e53      	ldr	r3, [r2, #100]	; 0x64
 80129e0:	07de      	lsls	r6, r3, #31
 80129e2:	f140 8191 	bpl.w	8012d08 <_vfiprintf_r+0x350>
 80129e6:	f9b2 100c 	ldrsh.w	r1, [r2, #12]
 80129ea:	b28a      	uxth	r2, r1
 80129ec:	0490      	lsls	r0, r2, #18
 80129ee:	d409      	bmi.n	8012a04 <_vfiprintf_r+0x4c>
 80129f0:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
 80129f4:	ee18 1a90 	vmov	r1, s17
 80129f8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80129fa:	818a      	strh	r2, [r1, #12]
 80129fc:	b292      	uxth	r2, r2
 80129fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8012a02:	664b      	str	r3, [r1, #100]	; 0x64
 8012a04:	0711      	lsls	r1, r2, #28
 8012a06:	f140 80ef 	bpl.w	8012be8 <_vfiprintf_r+0x230>
 8012a0a:	ee18 3a90 	vmov	r3, s17
 8012a0e:	691b      	ldr	r3, [r3, #16]
 8012a10:	2b00      	cmp	r3, #0
 8012a12:	f000 80e9 	beq.w	8012be8 <_vfiprintf_r+0x230>
 8012a16:	f002 031a 	and.w	r3, r2, #26
 8012a1a:	2b0a      	cmp	r3, #10
 8012a1c:	f000 80f5 	beq.w	8012c0a <_vfiprintf_r+0x252>
 8012a20:	ab11      	add	r3, sp, #68	; 0x44
 8012a22:	af11      	add	r7, sp, #68	; 0x44
 8012a24:	ee18 ba90 	vmov	fp, s17
 8012a28:	930e      	str	r3, [sp, #56]	; 0x38
 8012a2a:	2300      	movs	r3, #0
 8012a2c:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 8012a30:	9307      	str	r3, [sp, #28]
 8012a32:	9308      	str	r3, [sp, #32]
 8012a34:	9303      	str	r3, [sp, #12]
 8012a36:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
 8012a3a:	f899 3000 	ldrb.w	r3, [r9]
 8012a3e:	464c      	mov	r4, r9
 8012a40:	2b25      	cmp	r3, #37	; 0x25
 8012a42:	d019      	beq.n	8012a78 <_vfiprintf_r+0xc0>
 8012a44:	b1c3      	cbz	r3, 8012a78 <_vfiprintf_r+0xc0>
 8012a46:	4625      	mov	r5, r4
 8012a48:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8012a4c:	b10b      	cbz	r3, 8012a52 <_vfiprintf_r+0x9a>
 8012a4e:	2b25      	cmp	r3, #37	; 0x25
 8012a50:	d1f9      	bne.n	8012a46 <_vfiprintf_r+0x8e>
 8012a52:	ebb4 0609 	subs.w	r6, r4, r9
 8012a56:	d00f      	beq.n	8012a78 <_vfiprintf_r+0xc0>
 8012a58:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012a5a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8012a5c:	3301      	adds	r3, #1
 8012a5e:	4432      	add	r2, r6
 8012a60:	2b07      	cmp	r3, #7
 8012a62:	930f      	str	r3, [sp, #60]	; 0x3c
 8012a64:	9210      	str	r2, [sp, #64]	; 0x40
 8012a66:	e9c7 9600 	strd	r9, r6, [r7]
 8012a6a:	f300 812b 	bgt.w	8012cc4 <_vfiprintf_r+0x30c>
 8012a6e:	3708      	adds	r7, #8
 8012a70:	9b03      	ldr	r3, [sp, #12]
 8012a72:	4433      	add	r3, r6
 8012a74:	9303      	str	r3, [sp, #12]
 8012a76:	786b      	ldrb	r3, [r5, #1]
 8012a78:	2b00      	cmp	r3, #0
 8012a7a:	f000 812f 	beq.w	8012cdc <_vfiprintf_r+0x324>
 8012a7e:	f04f 0300 	mov.w	r3, #0
 8012a82:	2200      	movs	r2, #0
 8012a84:	f104 0901 	add.w	r9, r4, #1
 8012a88:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8012a8c:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8012a90:	252b      	movs	r5, #43	; 0x2b
 8012a92:	7863      	ldrb	r3, [r4, #1]
 8012a94:	4614      	mov	r4, r2
 8012a96:	9202      	str	r2, [sp, #8]
 8012a98:	9100      	str	r1, [sp, #0]
 8012a9a:	f109 0901 	add.w	r9, r9, #1
 8012a9e:	f1a3 0220 	sub.w	r2, r3, #32
 8012aa2:	2a5a      	cmp	r2, #90	; 0x5a
 8012aa4:	f200 8141 	bhi.w	8012d2a <_vfiprintf_r+0x372>
 8012aa8:	e8df f012 	tbh	[pc, r2, lsl #1]
 8012aac:	013f006a 	.word	0x013f006a
 8012ab0:	029c013f 	.word	0x029c013f
 8012ab4:	013f013f 	.word	0x013f013f
 8012ab8:	027b013f 	.word	0x027b013f
 8012abc:	013f013f 	.word	0x013f013f
 8012ac0:	0251021f 	.word	0x0251021f
 8012ac4:	022a013f 	.word	0x022a013f
 8012ac8:	013f02a6 	.word	0x013f02a6
 8012acc:	005b02a1 	.word	0x005b02a1
 8012ad0:	005b005b 	.word	0x005b005b
 8012ad4:	005b005b 	.word	0x005b005b
 8012ad8:	005b005b 	.word	0x005b005b
 8012adc:	005b005b 	.word	0x005b005b
 8012ae0:	013f013f 	.word	0x013f013f
 8012ae4:	013f013f 	.word	0x013f013f
 8012ae8:	013f013f 	.word	0x013f013f
 8012aec:	013f013f 	.word	0x013f013f
 8012af0:	020c013f 	.word	0x020c013f
 8012af4:	013f0077 	.word	0x013f0077
 8012af8:	013f013f 	.word	0x013f013f
 8012afc:	013f013f 	.word	0x013f013f
 8012b00:	013f013f 	.word	0x013f013f
 8012b04:	013f013f 	.word	0x013f013f
 8012b08:	00c9013f 	.word	0x00c9013f
 8012b0c:	013f013f 	.word	0x013f013f
 8012b10:	01f0013f 	.word	0x01f0013f
 8012b14:	023f013f 	.word	0x023f013f
 8012b18:	013f013f 	.word	0x013f013f
 8012b1c:	013f04f7 	.word	0x013f04f7
 8012b20:	013f013f 	.word	0x013f013f
 8012b24:	013f013f 	.word	0x013f013f
 8012b28:	013f013f 	.word	0x013f013f
 8012b2c:	013f013f 	.word	0x013f013f
 8012b30:	020c013f 	.word	0x020c013f
 8012b34:	013f0079 	.word	0x013f0079
 8012b38:	013f013f 	.word	0x013f013f
 8012b3c:	00790237 	.word	0x00790237
 8012b40:	013f0072 	.word	0x013f0072
 8012b44:	013f022f 	.word	0x013f022f
 8012b48:	00cb0268 	.word	0x00cb0268
 8012b4c:	00720256 	.word	0x00720256
 8012b50:	01f0013f 	.word	0x01f0013f
 8012b54:	0517006f 	.word	0x0517006f
 8012b58:	013f013f 	.word	0x013f013f
 8012b5c:	013f0519 	.word	0x013f0519
 8012b60:	006f      	.short	0x006f
 8012b62:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8012b66:	2100      	movs	r1, #0
 8012b68:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8012b6c:	f819 3b01 	ldrb.w	r3, [r9], #1
 8012b70:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8012b74:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8012b78:	2a09      	cmp	r2, #9
 8012b7a:	d9f5      	bls.n	8012b68 <_vfiprintf_r+0x1b0>
 8012b7c:	9102      	str	r1, [sp, #8]
 8012b7e:	e78e      	b.n	8012a9e <_vfiprintf_r+0xe6>
 8012b80:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8012b84:	2b00      	cmp	r3, #0
 8012b86:	f000 8475 	beq.w	8013474 <_vfiprintf_r+0xabc>
 8012b8a:	f899 3000 	ldrb.w	r3, [r9]
 8012b8e:	e784      	b.n	8012a9a <_vfiprintf_r+0xe2>
 8012b90:	f044 0420 	orr.w	r4, r4, #32
 8012b94:	f899 3000 	ldrb.w	r3, [r9]
 8012b98:	e77f      	b.n	8012a9a <_vfiprintf_r+0xe2>
 8012b9a:	f044 0410 	orr.w	r4, r4, #16
 8012b9e:	06a5      	lsls	r5, r4, #26
 8012ba0:	9e04      	ldr	r6, [sp, #16]
 8012ba2:	f140 8165 	bpl.w	8012e70 <_vfiprintf_r+0x4b8>
 8012ba6:	3607      	adds	r6, #7
 8012ba8:	f026 0607 	bic.w	r6, r6, #7
 8012bac:	4632      	mov	r2, r6
 8012bae:	6873      	ldr	r3, [r6, #4]
 8012bb0:	f852 6b08 	ldr.w	r6, [r2], #8
 8012bb4:	4698      	mov	r8, r3
 8012bb6:	9204      	str	r2, [sp, #16]
 8012bb8:	2b00      	cmp	r3, #0
 8012bba:	f2c0 841b 	blt.w	80133f4 <_vfiprintf_r+0xa3c>
 8012bbe:	9b00      	ldr	r3, [sp, #0]
 8012bc0:	3301      	adds	r3, #1
 8012bc2:	f000 83dc 	beq.w	801337e <_vfiprintf_r+0x9c6>
 8012bc6:	ea56 0308 	orrs.w	r3, r6, r8
 8012bca:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 8012bce:	f040 83d6 	bne.w	801337e <_vfiprintf_r+0x9c6>
 8012bd2:	9a00      	ldr	r2, [sp, #0]
 8012bd4:	1e13      	subs	r3, r2, #0
 8012bd6:	bf18      	it	ne
 8012bd8:	2301      	movne	r3, #1
 8012bda:	2a00      	cmp	r2, #0
 8012bdc:	f040 83cf 	bne.w	801337e <_vfiprintf_r+0x9c6>
 8012be0:	ad3a      	add	r5, sp, #232	; 0xe8
 8012be2:	9300      	str	r3, [sp, #0]
 8012be4:	9301      	str	r3, [sp, #4]
 8012be6:	e060      	b.n	8012caa <_vfiprintf_r+0x2f2>
 8012be8:	ee18 1a90 	vmov	r1, s17
 8012bec:	ee18 0a10 	vmov	r0, s16
 8012bf0:	ee18 5a90 	vmov	r5, s17
 8012bf4:	f002 fc14 	bl	8015420 <__swsetup_r>
 8012bf8:	2800      	cmp	r0, #0
 8012bfa:	f040 8593 	bne.w	8013724 <_vfiprintf_r+0xd6c>
 8012bfe:	89aa      	ldrh	r2, [r5, #12]
 8012c00:	f002 031a 	and.w	r3, r2, #26
 8012c04:	2b0a      	cmp	r3, #10
 8012c06:	f47f af0b 	bne.w	8012a20 <_vfiprintf_r+0x68>
 8012c0a:	ee18 1a90 	vmov	r1, s17
 8012c0e:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
 8012c12:	2b00      	cmp	r3, #0
 8012c14:	f6ff af04 	blt.w	8012a20 <_vfiprintf_r+0x68>
 8012c18:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8012c1a:	07df      	lsls	r7, r3, #31
 8012c1c:	d402      	bmi.n	8012c24 <_vfiprintf_r+0x26c>
 8012c1e:	0596      	lsls	r6, r2, #22
 8012c20:	f140 8531 	bpl.w	8013686 <_vfiprintf_r+0xcce>
 8012c24:	4623      	mov	r3, r4
 8012c26:	464a      	mov	r2, r9
 8012c28:	ee18 1a90 	vmov	r1, s17
 8012c2c:	ee18 0a10 	vmov	r0, s16
 8012c30:	b03b      	add	sp, #236	; 0xec
 8012c32:	ecbd 8b04 	vpop	{d8-d9}
 8012c36:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c3a:	f000 bd8b 	b.w	8013754 <__sbprintf>
 8012c3e:	f044 0410 	orr.w	r4, r4, #16
 8012c42:	f014 0820 	ands.w	r8, r4, #32
 8012c46:	f000 8104 	beq.w	8012e52 <_vfiprintf_r+0x49a>
 8012c4a:	9e04      	ldr	r6, [sp, #16]
 8012c4c:	3607      	adds	r6, #7
 8012c4e:	f026 0607 	bic.w	r6, r6, #7
 8012c52:	4633      	mov	r3, r6
 8012c54:	f8d6 8004 	ldr.w	r8, [r6, #4]
 8012c58:	f853 6b08 	ldr.w	r6, [r3], #8
 8012c5c:	9304      	str	r3, [sp, #16]
 8012c5e:	f424 6a80 	bic.w	sl, r4, #1024	; 0x400
 8012c62:	2300      	movs	r3, #0
 8012c64:	f04f 0200 	mov.w	r2, #0
 8012c68:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 8012c6c:	9a00      	ldr	r2, [sp, #0]
 8012c6e:	1c51      	adds	r1, r2, #1
 8012c70:	f000 81e5 	beq.w	801303e <_vfiprintf_r+0x686>
 8012c74:	ea56 0108 	orrs.w	r1, r6, r8
 8012c78:	f02a 0480 	bic.w	r4, sl, #128	; 0x80
 8012c7c:	f040 81de 	bne.w	801303c <_vfiprintf_r+0x684>
 8012c80:	4611      	mov	r1, r2
 8012c82:	3a00      	subs	r2, #0
 8012c84:	bf18      	it	ne
 8012c86:	2201      	movne	r2, #1
 8012c88:	2900      	cmp	r1, #0
 8012c8a:	f040 81d7 	bne.w	801303c <_vfiprintf_r+0x684>
 8012c8e:	2b00      	cmp	r3, #0
 8012c90:	f040 8371 	bne.w	8013376 <_vfiprintf_r+0x9be>
 8012c94:	f01a 0201 	ands.w	r2, sl, #1
 8012c98:	e9cd 3200 	strd	r3, r2, [sp]
 8012c9c:	f000 839a 	beq.w	80133d4 <_vfiprintf_r+0xa1c>
 8012ca0:	2330      	movs	r3, #48	; 0x30
 8012ca2:	f10d 05e7 	add.w	r5, sp, #231	; 0xe7
 8012ca6:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 8012caa:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8012cae:	e9dd 2100 	ldrd	r2, r1, [sp]
 8012cb2:	428a      	cmp	r2, r1
 8012cb4:	bfb8      	it	lt
 8012cb6:	460a      	movlt	r2, r1
 8012cb8:	4690      	mov	r8, r2
 8012cba:	2b00      	cmp	r3, #0
 8012cbc:	d044      	beq.n	8012d48 <_vfiprintf_r+0x390>
 8012cbe:	f102 0801 	add.w	r8, r2, #1
 8012cc2:	e041      	b.n	8012d48 <_vfiprintf_r+0x390>
 8012cc4:	2a00      	cmp	r2, #0
 8012cc6:	f000 8381 	beq.w	80133cc <_vfiprintf_r+0xa14>
 8012cca:	aa0e      	add	r2, sp, #56	; 0x38
 8012ccc:	4659      	mov	r1, fp
 8012cce:	ee18 0a10 	vmov	r0, s16
 8012cd2:	f7ff fe2b 	bl	801292c <__sprint_r.part.0>
 8012cd6:	b938      	cbnz	r0, 8012ce8 <_vfiprintf_r+0x330>
 8012cd8:	af11      	add	r7, sp, #68	; 0x44
 8012cda:	e6c9      	b.n	8012a70 <_vfiprintf_r+0xb8>
 8012cdc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8012cde:	2b00      	cmp	r3, #0
 8012ce0:	f040 8500 	bne.w	80136e4 <_vfiprintf_r+0xd2c>
 8012ce4:	2300      	movs	r3, #0
 8012ce6:	930f      	str	r3, [sp, #60]	; 0x3c
 8012ce8:	ee18 2a90 	vmov	r2, s17
 8012cec:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8012cee:	07d9      	lsls	r1, r3, #31
 8012cf0:	f140 80a4 	bpl.w	8012e3c <_vfiprintf_r+0x484>
 8012cf4:	8993      	ldrh	r3, [r2, #12]
 8012cf6:	065b      	lsls	r3, r3, #25
 8012cf8:	f100 8500 	bmi.w	80136fc <_vfiprintf_r+0xd44>
 8012cfc:	9803      	ldr	r0, [sp, #12]
 8012cfe:	b03b      	add	sp, #236	; 0xec
 8012d00:	ecbd 8b04 	vpop	{d8-d9}
 8012d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d08:	f9b2 100c 	ldrsh.w	r1, [r2, #12]
 8012d0c:	ee18 3a90 	vmov	r3, s17
 8012d10:	058d      	lsls	r5, r1, #22
 8012d12:	b28a      	uxth	r2, r1
 8012d14:	f53f ae6a 	bmi.w	80129ec <_vfiprintf_r+0x34>
 8012d18:	ee18 5a90 	vmov	r5, s17
 8012d1c:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8012d1e:	f004 f94b 	bl	8016fb8 <__retarget_lock_acquire_recursive>
 8012d22:	f9b5 100c 	ldrsh.w	r1, [r5, #12]
 8012d26:	b28a      	uxth	r2, r1
 8012d28:	e660      	b.n	80129ec <_vfiprintf_r+0x34>
 8012d2a:	2b00      	cmp	r3, #0
 8012d2c:	d0d6      	beq.n	8012cdc <_vfiprintf_r+0x324>
 8012d2e:	f04f 0801 	mov.w	r8, #1
 8012d32:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 8012d36:	ad21      	add	r5, sp, #132	; 0x84
 8012d38:	f04f 0300 	mov.w	r3, #0
 8012d3c:	f8cd 8004 	str.w	r8, [sp, #4]
 8012d40:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8012d44:	2300      	movs	r3, #0
 8012d46:	9300      	str	r3, [sp, #0]
 8012d48:	f014 0302 	ands.w	r3, r4, #2
 8012d4c:	bf18      	it	ne
 8012d4e:	f108 0802 	addne.w	r8, r8, #2
 8012d52:	9305      	str	r3, [sp, #20]
 8012d54:	f014 0384 	ands.w	r3, r4, #132	; 0x84
 8012d58:	9306      	str	r3, [sp, #24]
 8012d5a:	d105      	bne.n	8012d68 <_vfiprintf_r+0x3b0>
 8012d5c:	9b02      	ldr	r3, [sp, #8]
 8012d5e:	eba3 0608 	sub.w	r6, r3, r8
 8012d62:	2e00      	cmp	r6, #0
 8012d64:	f300 826c 	bgt.w	8013240 <_vfiprintf_r+0x888>
 8012d68:	e9dd 200f 	ldrd	r2, r0, [sp, #60]	; 0x3c
 8012d6c:	1c51      	adds	r1, r2, #1
 8012d6e:	f89d 6033 	ldrb.w	r6, [sp, #51]	; 0x33
 8012d72:	b176      	cbz	r6, 8012d92 <_vfiprintf_r+0x3da>
 8012d74:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8012d78:	3001      	adds	r0, #1
 8012d7a:	2907      	cmp	r1, #7
 8012d7c:	603a      	str	r2, [r7, #0]
 8012d7e:	f04f 0201 	mov.w	r2, #1
 8012d82:	e9cd 100f 	strd	r1, r0, [sp, #60]	; 0x3c
 8012d86:	607a      	str	r2, [r7, #4]
 8012d88:	f300 823f 	bgt.w	801320a <_vfiprintf_r+0x852>
 8012d8c:	460a      	mov	r2, r1
 8012d8e:	3708      	adds	r7, #8
 8012d90:	3101      	adds	r1, #1
 8012d92:	9b05      	ldr	r3, [sp, #20]
 8012d94:	b1cb      	cbz	r3, 8012dca <_vfiprintf_r+0x412>
 8012d96:	ab0d      	add	r3, sp, #52	; 0x34
 8012d98:	3002      	adds	r0, #2
 8012d9a:	2907      	cmp	r1, #7
 8012d9c:	603b      	str	r3, [r7, #0]
 8012d9e:	f04f 0302 	mov.w	r3, #2
 8012da2:	e9cd 100f 	strd	r1, r0, [sp, #60]	; 0x3c
 8012da6:	607b      	str	r3, [r7, #4]
 8012da8:	f340 8246 	ble.w	8013238 <_vfiprintf_r+0x880>
 8012dac:	2800      	cmp	r0, #0
 8012dae:	f000 8309 	beq.w	80133c4 <_vfiprintf_r+0xa0c>
 8012db2:	aa0e      	add	r2, sp, #56	; 0x38
 8012db4:	4659      	mov	r1, fp
 8012db6:	ee18 0a10 	vmov	r0, s16
 8012dba:	f7ff fdb7 	bl	801292c <__sprint_r.part.0>
 8012dbe:	2800      	cmp	r0, #0
 8012dc0:	d192      	bne.n	8012ce8 <_vfiprintf_r+0x330>
 8012dc2:	af11      	add	r7, sp, #68	; 0x44
 8012dc4:	e9dd 200f 	ldrd	r2, r0, [sp, #60]	; 0x3c
 8012dc8:	1c51      	adds	r1, r2, #1
 8012dca:	9b06      	ldr	r3, [sp, #24]
 8012dcc:	2b80      	cmp	r3, #128	; 0x80
 8012dce:	f000 816c 	beq.w	80130aa <_vfiprintf_r+0x6f2>
 8012dd2:	e9dd 3600 	ldrd	r3, r6, [sp]
 8012dd6:	eba3 0a06 	sub.w	sl, r3, r6
 8012dda:	f1ba 0f00 	cmp.w	sl, #0
 8012dde:	f300 81c7 	bgt.w	8013170 <_vfiprintf_r+0x7b8>
 8012de2:	9b01      	ldr	r3, [sp, #4]
 8012de4:	2907      	cmp	r1, #7
 8012de6:	603d      	str	r5, [r7, #0]
 8012de8:	4418      	add	r0, r3
 8012dea:	607b      	str	r3, [r7, #4]
 8012dec:	e9cd 100f 	strd	r1, r0, [sp, #60]	; 0x3c
 8012df0:	f340 8122 	ble.w	8013038 <_vfiprintf_r+0x680>
 8012df4:	2800      	cmp	r0, #0
 8012df6:	f000 826c 	beq.w	80132d2 <_vfiprintf_r+0x91a>
 8012dfa:	aa0e      	add	r2, sp, #56	; 0x38
 8012dfc:	4659      	mov	r1, fp
 8012dfe:	ee18 0a10 	vmov	r0, s16
 8012e02:	f7ff fd93 	bl	801292c <__sprint_r.part.0>
 8012e06:	2800      	cmp	r0, #0
 8012e08:	f47f af6e 	bne.w	8012ce8 <_vfiprintf_r+0x330>
 8012e0c:	9810      	ldr	r0, [sp, #64]	; 0x40
 8012e0e:	af11      	add	r7, sp, #68	; 0x44
 8012e10:	0764      	lsls	r4, r4, #29
 8012e12:	d505      	bpl.n	8012e20 <_vfiprintf_r+0x468>
 8012e14:	9b02      	ldr	r3, [sp, #8]
 8012e16:	eba3 0408 	sub.w	r4, r3, r8
 8012e1a:	2c00      	cmp	r4, #0
 8012e1c:	f300 8262 	bgt.w	80132e4 <_vfiprintf_r+0x92c>
 8012e20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012e24:	4542      	cmp	r2, r8
 8012e26:	bfac      	ite	ge
 8012e28:	189b      	addge	r3, r3, r2
 8012e2a:	4443      	addlt	r3, r8
 8012e2c:	9303      	str	r3, [sp, #12]
 8012e2e:	2800      	cmp	r0, #0
 8012e30:	f040 81e1 	bne.w	80131f6 <_vfiprintf_r+0x83e>
 8012e34:	2300      	movs	r3, #0
 8012e36:	af11      	add	r7, sp, #68	; 0x44
 8012e38:	930f      	str	r3, [sp, #60]	; 0x3c
 8012e3a:	e5fe      	b.n	8012a3a <_vfiprintf_r+0x82>
 8012e3c:	8993      	ldrh	r3, [r2, #12]
 8012e3e:	059a      	lsls	r2, r3, #22
 8012e40:	f53f af59 	bmi.w	8012cf6 <_vfiprintf_r+0x33e>
 8012e44:	ee18 4a90 	vmov	r4, s17
 8012e48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012e4a:	f004 f8b7 	bl	8016fbc <__retarget_lock_release_recursive>
 8012e4e:	89a3      	ldrh	r3, [r4, #12]
 8012e50:	e751      	b.n	8012cf6 <_vfiprintf_r+0x33e>
 8012e52:	f014 0310 	ands.w	r3, r4, #16
 8012e56:	f040 8314 	bne.w	8013482 <_vfiprintf_r+0xaca>
 8012e5a:	f014 0240 	ands.w	r2, r4, #64	; 0x40
 8012e5e:	f000 83d9 	beq.w	8013614 <_vfiprintf_r+0xc5c>
 8012e62:	9a04      	ldr	r2, [sp, #16]
 8012e64:	4698      	mov	r8, r3
 8012e66:	f852 6b04 	ldr.w	r6, [r2], #4
 8012e6a:	b2b6      	uxth	r6, r6
 8012e6c:	9204      	str	r2, [sp, #16]
 8012e6e:	e6f6      	b.n	8012c5e <_vfiprintf_r+0x2a6>
 8012e70:	f856 3b04 	ldr.w	r3, [r6], #4
 8012e74:	06e0      	lsls	r0, r4, #27
 8012e76:	9604      	str	r6, [sp, #16]
 8012e78:	f100 82ec 	bmi.w	8013454 <_vfiprintf_r+0xa9c>
 8012e7c:	0661      	lsls	r1, r4, #25
 8012e7e:	f140 82e6 	bpl.w	801344e <_vfiprintf_r+0xa96>
 8012e82:	f343 38c0 	sbfx	r8, r3, #15, #1
 8012e86:	b21e      	sxth	r6, r3
 8012e88:	4643      	mov	r3, r8
 8012e8a:	e695      	b.n	8012bb8 <_vfiprintf_r+0x200>
 8012e8c:	9e04      	ldr	r6, [sp, #16]
 8012e8e:	f04f 0300 	mov.w	r3, #0
 8012e92:	f856 5b04 	ldr.w	r5, [r6], #4
 8012e96:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8012e9a:	9b00      	ldr	r3, [sp, #0]
 8012e9c:	2d00      	cmp	r5, #0
 8012e9e:	f000 83a6 	beq.w	80135ee <_vfiprintf_r+0xc36>
 8012ea2:	1c5a      	adds	r2, r3, #1
 8012ea4:	f000 831e 	beq.w	80134e4 <_vfiprintf_r+0xb2c>
 8012ea8:	461a      	mov	r2, r3
 8012eaa:	2100      	movs	r1, #0
 8012eac:	4628      	mov	r0, r5
 8012eae:	f004 f90d 	bl	80170cc <memchr>
 8012eb2:	2800      	cmp	r0, #0
 8012eb4:	f000 8401 	beq.w	80136ba <_vfiprintf_r+0xd02>
 8012eb8:	1b43      	subs	r3, r0, r5
 8012eba:	9604      	str	r6, [sp, #16]
 8012ebc:	9301      	str	r3, [sp, #4]
 8012ebe:	2300      	movs	r3, #0
 8012ec0:	9300      	str	r3, [sp, #0]
 8012ec2:	e6f2      	b.n	8012caa <_vfiprintf_r+0x2f2>
 8012ec4:	9e04      	ldr	r6, [sp, #16]
 8012ec6:	f04f 0300 	mov.w	r3, #0
 8012eca:	f04f 0801 	mov.w	r8, #1
 8012ece:	ad21      	add	r5, sp, #132	; 0x84
 8012ed0:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8012ed4:	f856 3b04 	ldr.w	r3, [r6], #4
 8012ed8:	f8cd 8004 	str.w	r8, [sp, #4]
 8012edc:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 8012ee0:	9604      	str	r6, [sp, #16]
 8012ee2:	e72f      	b.n	8012d44 <_vfiprintf_r+0x38c>
 8012ee4:	f003 fc3a 	bl	801675c <__sinit>
 8012ee8:	e577      	b.n	80129da <_vfiprintf_r+0x22>
 8012eea:	9b04      	ldr	r3, [sp, #16]
 8012eec:	f853 2b04 	ldr.w	r2, [r3], #4
 8012ef0:	2a00      	cmp	r2, #0
 8012ef2:	9202      	str	r2, [sp, #8]
 8012ef4:	f280 8297 	bge.w	8013426 <_vfiprintf_r+0xa6e>
 8012ef8:	9a02      	ldr	r2, [sp, #8]
 8012efa:	9304      	str	r3, [sp, #16]
 8012efc:	4252      	negs	r2, r2
 8012efe:	9202      	str	r2, [sp, #8]
 8012f00:	f044 0404 	orr.w	r4, r4, #4
 8012f04:	f899 3000 	ldrb.w	r3, [r9]
 8012f08:	e5c7      	b.n	8012a9a <_vfiprintf_r+0xe2>
 8012f0a:	f899 3000 	ldrb.w	r3, [r9]
 8012f0e:	2b6c      	cmp	r3, #108	; 0x6c
 8012f10:	f000 835d 	beq.w	80135ce <_vfiprintf_r+0xc16>
 8012f14:	f044 0410 	orr.w	r4, r4, #16
 8012f18:	e5bf      	b.n	8012a9a <_vfiprintf_r+0xe2>
 8012f1a:	f899 3000 	ldrb.w	r3, [r9]
 8012f1e:	2b68      	cmp	r3, #104	; 0x68
 8012f20:	f000 834d 	beq.w	80135be <_vfiprintf_r+0xc06>
 8012f24:	f044 0440 	orr.w	r4, r4, #64	; 0x40
 8012f28:	e5b7      	b.n	8012a9a <_vfiprintf_r+0xe2>
 8012f2a:	f044 0a10 	orr.w	sl, r4, #16
 8012f2e:	f01a 0820 	ands.w	r8, sl, #32
 8012f32:	f000 8251 	beq.w	80133d8 <_vfiprintf_r+0xa20>
 8012f36:	9e04      	ldr	r6, [sp, #16]
 8012f38:	2301      	movs	r3, #1
 8012f3a:	3607      	adds	r6, #7
 8012f3c:	f026 0607 	bic.w	r6, r6, #7
 8012f40:	4632      	mov	r2, r6
 8012f42:	f8d6 8004 	ldr.w	r8, [r6, #4]
 8012f46:	f852 6b08 	ldr.w	r6, [r2], #8
 8012f4a:	9204      	str	r2, [sp, #16]
 8012f4c:	e68a      	b.n	8012c64 <_vfiprintf_r+0x2ac>
 8012f4e:	f899 3000 	ldrb.w	r3, [r9]
 8012f52:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 8012f56:	e5a0      	b.n	8012a9a <_vfiprintf_r+0xe2>
 8012f58:	9b04      	ldr	r3, [sp, #16]
 8012f5a:	2230      	movs	r2, #48	; 0x30
 8012f5c:	f044 0a02 	orr.w	sl, r4, #2
 8012f60:	f04f 0800 	mov.w	r8, #0
 8012f64:	f853 6b04 	ldr.w	r6, [r3], #4
 8012f68:	f88d 2034 	strb.w	r2, [sp, #52]	; 0x34
 8012f6c:	9304      	str	r3, [sp, #16]
 8012f6e:	2378      	movs	r3, #120	; 0x78
 8012f70:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
 8012f74:	4bb9      	ldr	r3, [pc, #740]	; (801325c <_vfiprintf_r+0x8a4>)
 8012f76:	9307      	str	r3, [sp, #28]
 8012f78:	2302      	movs	r3, #2
 8012f7a:	e673      	b.n	8012c64 <_vfiprintf_r+0x2ac>
 8012f7c:	06a6      	lsls	r6, r4, #26
 8012f7e:	f100 826f 	bmi.w	8013460 <_vfiprintf_r+0xaa8>
 8012f82:	06e5      	lsls	r5, r4, #27
 8012f84:	f100 832b 	bmi.w	80135de <_vfiprintf_r+0xc26>
 8012f88:	0660      	lsls	r0, r4, #25
 8012f8a:	f100 835c 	bmi.w	8013646 <_vfiprintf_r+0xc8e>
 8012f8e:	05a1      	lsls	r1, r4, #22
 8012f90:	f140 8325 	bpl.w	80135de <_vfiprintf_r+0xc26>
 8012f94:	9e04      	ldr	r6, [sp, #16]
 8012f96:	9a03      	ldr	r2, [sp, #12]
 8012f98:	f856 3b04 	ldr.w	r3, [r6], #4
 8012f9c:	701a      	strb	r2, [r3, #0]
 8012f9e:	9604      	str	r6, [sp, #16]
 8012fa0:	e54b      	b.n	8012a3a <_vfiprintf_r+0x82>
 8012fa2:	ee18 0a10 	vmov	r0, s16
 8012fa6:	f003 ffff 	bl	8016fa8 <_localeconv_r>
 8012faa:	6843      	ldr	r3, [r0, #4]
 8012fac:	4618      	mov	r0, r3
 8012fae:	9309      	str	r3, [sp, #36]	; 0x24
 8012fb0:	f7ff fc8c 	bl	80128cc <strlen>
 8012fb4:	900a      	str	r0, [sp, #40]	; 0x28
 8012fb6:	4606      	mov	r6, r0
 8012fb8:	ee18 0a10 	vmov	r0, s16
 8012fbc:	f003 fff4 	bl	8016fa8 <_localeconv_r>
 8012fc0:	6883      	ldr	r3, [r0, #8]
 8012fc2:	9308      	str	r3, [sp, #32]
 8012fc4:	2e00      	cmp	r6, #0
 8012fc6:	f43f ade0 	beq.w	8012b8a <_vfiprintf_r+0x1d2>
 8012fca:	2b00      	cmp	r3, #0
 8012fcc:	f43f addd 	beq.w	8012b8a <_vfiprintf_r+0x1d2>
 8012fd0:	9b08      	ldr	r3, [sp, #32]
 8012fd2:	781b      	ldrb	r3, [r3, #0]
 8012fd4:	2b00      	cmp	r3, #0
 8012fd6:	f43f add8 	beq.w	8012b8a <_vfiprintf_r+0x1d2>
 8012fda:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
 8012fde:	f899 3000 	ldrb.w	r3, [r9]
 8012fe2:	e55a      	b.n	8012a9a <_vfiprintf_r+0xe2>
 8012fe4:	f044 0401 	orr.w	r4, r4, #1
 8012fe8:	f899 3000 	ldrb.w	r3, [r9]
 8012fec:	e555      	b.n	8012a9a <_vfiprintf_r+0xe2>
 8012fee:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 8012ff2:	f899 3000 	ldrb.w	r3, [r9]
 8012ff6:	e550      	b.n	8012a9a <_vfiprintf_r+0xe2>
 8012ff8:	4649      	mov	r1, r9
 8012ffa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012ffe:	2b2a      	cmp	r3, #42	; 0x2a
 8013000:	f000 8384 	beq.w	801370c <_vfiprintf_r+0xd54>
 8013004:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8013008:	4689      	mov	r9, r1
 801300a:	2a09      	cmp	r2, #9
 801300c:	f200 8361 	bhi.w	80136d2 <_vfiprintf_r+0xd1a>
 8013010:	2100      	movs	r1, #0
 8013012:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8013016:	f819 3b01 	ldrb.w	r3, [r9], #1
 801301a:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 801301e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8013022:	2a09      	cmp	r2, #9
 8013024:	d9f5      	bls.n	8013012 <_vfiprintf_r+0x65a>
 8013026:	9100      	str	r1, [sp, #0]
 8013028:	e539      	b.n	8012a9e <_vfiprintf_r+0xe6>
 801302a:	9801      	ldr	r0, [sp, #4]
 801302c:	2301      	movs	r3, #1
 801302e:	af11      	add	r7, sp, #68	; 0x44
 8013030:	9511      	str	r5, [sp, #68]	; 0x44
 8013032:	9012      	str	r0, [sp, #72]	; 0x48
 8013034:	9010      	str	r0, [sp, #64]	; 0x40
 8013036:	930f      	str	r3, [sp, #60]	; 0x3c
 8013038:	3708      	adds	r7, #8
 801303a:	e6e9      	b.n	8012e10 <_vfiprintf_r+0x458>
 801303c:	46a2      	mov	sl, r4
 801303e:	2b01      	cmp	r3, #1
 8013040:	f000 819e 	beq.w	8013380 <_vfiprintf_r+0x9c8>
 8013044:	2b02      	cmp	r3, #2
 8013046:	ad3a      	add	r5, sp, #232	; 0xe8
 8013048:	d112      	bne.n	8013070 <_vfiprintf_r+0x6b8>
 801304a:	9a07      	ldr	r2, [sp, #28]
 801304c:	f006 030f 	and.w	r3, r6, #15
 8013050:	0936      	lsrs	r6, r6, #4
 8013052:	5cd3      	ldrb	r3, [r2, r3]
 8013054:	ea46 7608 	orr.w	r6, r6, r8, lsl #28
 8013058:	ea4f 1818 	mov.w	r8, r8, lsr #4
 801305c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8013060:	ea56 0308 	orrs.w	r3, r6, r8
 8013064:	d1f2      	bne.n	801304c <_vfiprintf_r+0x694>
 8013066:	ab3a      	add	r3, sp, #232	; 0xe8
 8013068:	4654      	mov	r4, sl
 801306a:	1b5b      	subs	r3, r3, r5
 801306c:	9301      	str	r3, [sp, #4]
 801306e:	e61c      	b.n	8012caa <_vfiprintf_r+0x2f2>
 8013070:	f006 0307 	and.w	r3, r6, #7
 8013074:	08f6      	lsrs	r6, r6, #3
 8013076:	462a      	mov	r2, r5
 8013078:	ea46 7648 	orr.w	r6, r6, r8, lsl #29
 801307c:	3330      	adds	r3, #48	; 0x30
 801307e:	ea4f 08d8 	mov.w	r8, r8, lsr #3
 8013082:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8013086:	ea56 0108 	orrs.w	r1, r6, r8
 801308a:	d1f1      	bne.n	8013070 <_vfiprintf_r+0x6b8>
 801308c:	2b30      	cmp	r3, #48	; 0x30
 801308e:	d0ea      	beq.n	8013066 <_vfiprintf_r+0x6ae>
 8013090:	f01a 0f01 	tst.w	sl, #1
 8013094:	d0e7      	beq.n	8013066 <_vfiprintf_r+0x6ae>
 8013096:	2330      	movs	r3, #48	; 0x30
 8013098:	3a02      	subs	r2, #2
 801309a:	4654      	mov	r4, sl
 801309c:	f805 3c01 	strb.w	r3, [r5, #-1]
 80130a0:	ab3a      	add	r3, sp, #232	; 0xe8
 80130a2:	4615      	mov	r5, r2
 80130a4:	1a9b      	subs	r3, r3, r2
 80130a6:	9301      	str	r3, [sp, #4]
 80130a8:	e5ff      	b.n	8012caa <_vfiprintf_r+0x2f2>
 80130aa:	9b02      	ldr	r3, [sp, #8]
 80130ac:	eba3 0a08 	sub.w	sl, r3, r8
 80130b0:	f1ba 0f00 	cmp.w	sl, #0
 80130b4:	f77f ae8d 	ble.w	8012dd2 <_vfiprintf_r+0x41a>
 80130b8:	f1ba 0f10 	cmp.w	sl, #16
 80130bc:	f340 8323 	ble.w	8013706 <_vfiprintf_r+0xd4e>
 80130c0:	465b      	mov	r3, fp
 80130c2:	9405      	str	r4, [sp, #20]
 80130c4:	46ab      	mov	fp, r5
 80130c6:	4e66      	ldr	r6, [pc, #408]	; (8013260 <_vfiprintf_r+0x8a8>)
 80130c8:	ee18 4a10 	vmov	r4, s16
 80130cc:	461d      	mov	r5, r3
 80130ce:	e00f      	b.n	80130f0 <_vfiprintf_r+0x738>
 80130d0:	4629      	mov	r1, r5
 80130d2:	4620      	mov	r0, r4
 80130d4:	f7ff fc2a 	bl	801292c <__sprint_r.part.0>
 80130d8:	2800      	cmp	r0, #0
 80130da:	f47f ae05 	bne.w	8012ce8 <_vfiprintf_r+0x330>
 80130de:	e9dd 200f 	ldrd	r2, r0, [sp, #60]	; 0x3c
 80130e2:	f102 0c01 	add.w	ip, r2, #1
 80130e6:	f1aa 0a10 	sub.w	sl, sl, #16
 80130ea:	f1ba 0f10 	cmp.w	sl, #16
 80130ee:	dd19      	ble.n	8013124 <_vfiprintf_r+0x76c>
 80130f0:	1c53      	adds	r3, r2, #1
 80130f2:	3010      	adds	r0, #16
 80130f4:	2110      	movs	r1, #16
 80130f6:	f102 0c02 	add.w	ip, r2, #2
 80130fa:	2b07      	cmp	r3, #7
 80130fc:	603e      	str	r6, [r7, #0]
 80130fe:	6079      	str	r1, [r7, #4]
 8013100:	461a      	mov	r2, r3
 8013102:	f107 0708 	add.w	r7, r7, #8
 8013106:	e9cd 300f 	strd	r3, r0, [sp, #60]	; 0x3c
 801310a:	ddec      	ble.n	80130e6 <_vfiprintf_r+0x72e>
 801310c:	aa0e      	add	r2, sp, #56	; 0x38
 801310e:	af11      	add	r7, sp, #68	; 0x44
 8013110:	2800      	cmp	r0, #0
 8013112:	d1dd      	bne.n	80130d0 <_vfiprintf_r+0x718>
 8013114:	f1aa 0a10 	sub.w	sl, sl, #16
 8013118:	f04f 0c01 	mov.w	ip, #1
 801311c:	4602      	mov	r2, r0
 801311e:	f1ba 0f10 	cmp.w	sl, #16
 8013122:	dce5      	bgt.n	80130f0 <_vfiprintf_r+0x738>
 8013124:	462b      	mov	r3, r5
 8013126:	9c05      	ldr	r4, [sp, #20]
 8013128:	465d      	mov	r5, fp
 801312a:	469b      	mov	fp, r3
 801312c:	4450      	add	r0, sl
 801312e:	f1bc 0f07 	cmp.w	ip, #7
 8013132:	603e      	str	r6, [r7, #0]
 8013134:	f8c7 a004 	str.w	sl, [r7, #4]
 8013138:	e9cd c00f 	strd	ip, r0, [sp, #60]	; 0x3c
 801313c:	f340 8178 	ble.w	8013430 <_vfiprintf_r+0xa78>
 8013140:	2800      	cmp	r0, #0
 8013142:	f000 8272 	beq.w	801362a <_vfiprintf_r+0xc72>
 8013146:	aa0e      	add	r2, sp, #56	; 0x38
 8013148:	4659      	mov	r1, fp
 801314a:	ee18 0a10 	vmov	r0, s16
 801314e:	f7ff fbed 	bl	801292c <__sprint_r.part.0>
 8013152:	2800      	cmp	r0, #0
 8013154:	f47f adc8 	bne.w	8012ce8 <_vfiprintf_r+0x330>
 8013158:	af11      	add	r7, sp, #68	; 0x44
 801315a:	e9dd 3600 	ldrd	r3, r6, [sp]
 801315e:	e9dd 200f 	ldrd	r2, r0, [sp, #60]	; 0x3c
 8013162:	eba3 0a06 	sub.w	sl, r3, r6
 8013166:	1c51      	adds	r1, r2, #1
 8013168:	f1ba 0f00 	cmp.w	sl, #0
 801316c:	f77f ae39 	ble.w	8012de2 <_vfiprintf_r+0x42a>
 8013170:	f1ba 0f10 	cmp.w	sl, #16
 8013174:	4e3a      	ldr	r6, [pc, #232]	; (8013260 <_vfiprintf_r+0x8a8>)
 8013176:	dd32      	ble.n	80131de <_vfiprintf_r+0x826>
 8013178:	f8cd 9000 	str.w	r9, [sp]
 801317c:	46c1      	mov	r9, r8
 801317e:	46a0      	mov	r8, r4
 8013180:	ee18 4a10 	vmov	r4, s16
 8013184:	e00d      	b.n	80131a2 <_vfiprintf_r+0x7ea>
 8013186:	4620      	mov	r0, r4
 8013188:	f7ff fbd0 	bl	801292c <__sprint_r.part.0>
 801318c:	2800      	cmp	r0, #0
 801318e:	f47f adab 	bne.w	8012ce8 <_vfiprintf_r+0x330>
 8013192:	e9dd 200f 	ldrd	r2, r0, [sp, #60]	; 0x3c
 8013196:	1c51      	adds	r1, r2, #1
 8013198:	f1aa 0a10 	sub.w	sl, sl, #16
 801319c:	f1ba 0f10 	cmp.w	sl, #16
 80131a0:	dd19      	ble.n	80131d6 <_vfiprintf_r+0x81e>
 80131a2:	1c53      	adds	r3, r2, #1
 80131a4:	2110      	movs	r1, #16
 80131a6:	3010      	adds	r0, #16
 80131a8:	603e      	str	r6, [r7, #0]
 80131aa:	2b07      	cmp	r3, #7
 80131ac:	6079      	str	r1, [r7, #4]
 80131ae:	f102 0102 	add.w	r1, r2, #2
 80131b2:	f107 0708 	add.w	r7, r7, #8
 80131b6:	461a      	mov	r2, r3
 80131b8:	e9cd 300f 	strd	r3, r0, [sp, #60]	; 0x3c
 80131bc:	ddec      	ble.n	8013198 <_vfiprintf_r+0x7e0>
 80131be:	aa0e      	add	r2, sp, #56	; 0x38
 80131c0:	4659      	mov	r1, fp
 80131c2:	af11      	add	r7, sp, #68	; 0x44
 80131c4:	2800      	cmp	r0, #0
 80131c6:	d1de      	bne.n	8013186 <_vfiprintf_r+0x7ce>
 80131c8:	f1aa 0a10 	sub.w	sl, sl, #16
 80131cc:	2101      	movs	r1, #1
 80131ce:	4602      	mov	r2, r0
 80131d0:	f1ba 0f10 	cmp.w	sl, #16
 80131d4:	dce5      	bgt.n	80131a2 <_vfiprintf_r+0x7ea>
 80131d6:	4644      	mov	r4, r8
 80131d8:	46c8      	mov	r8, r9
 80131da:	f8dd 9000 	ldr.w	r9, [sp]
 80131de:	4450      	add	r0, sl
 80131e0:	2907      	cmp	r1, #7
 80131e2:	603e      	str	r6, [r7, #0]
 80131e4:	f8c7 a004 	str.w	sl, [r7, #4]
 80131e8:	e9cd 100f 	strd	r1, r0, [sp, #60]	; 0x3c
 80131ec:	f300 80d6 	bgt.w	801339c <_vfiprintf_r+0x9e4>
 80131f0:	3708      	adds	r7, #8
 80131f2:	3101      	adds	r1, #1
 80131f4:	e5f5      	b.n	8012de2 <_vfiprintf_r+0x42a>
 80131f6:	aa0e      	add	r2, sp, #56	; 0x38
 80131f8:	4659      	mov	r1, fp
 80131fa:	ee18 0a10 	vmov	r0, s16
 80131fe:	f7ff fb95 	bl	801292c <__sprint_r.part.0>
 8013202:	2800      	cmp	r0, #0
 8013204:	f43f ae16 	beq.w	8012e34 <_vfiprintf_r+0x47c>
 8013208:	e56e      	b.n	8012ce8 <_vfiprintf_r+0x330>
 801320a:	2800      	cmp	r0, #0
 801320c:	f000 80d7 	beq.w	80133be <_vfiprintf_r+0xa06>
 8013210:	aa0e      	add	r2, sp, #56	; 0x38
 8013212:	4659      	mov	r1, fp
 8013214:	ee18 0a10 	vmov	r0, s16
 8013218:	f7ff fb88 	bl	801292c <__sprint_r.part.0>
 801321c:	2800      	cmp	r0, #0
 801321e:	f47f ad63 	bne.w	8012ce8 <_vfiprintf_r+0x330>
 8013222:	af11      	add	r7, sp, #68	; 0x44
 8013224:	e9dd 200f 	ldrd	r2, r0, [sp, #60]	; 0x3c
 8013228:	1c51      	adds	r1, r2, #1
 801322a:	e5b2      	b.n	8012d92 <_vfiprintf_r+0x3da>
 801322c:	2002      	movs	r0, #2
 801322e:	ab0d      	add	r3, sp, #52	; 0x34
 8013230:	2101      	movs	r1, #1
 8013232:	af11      	add	r7, sp, #68	; 0x44
 8013234:	9012      	str	r0, [sp, #72]	; 0x48
 8013236:	9311      	str	r3, [sp, #68]	; 0x44
 8013238:	460a      	mov	r2, r1
 801323a:	3708      	adds	r7, #8
 801323c:	1c51      	adds	r1, r2, #1
 801323e:	e5c4      	b.n	8012dca <_vfiprintf_r+0x412>
 8013240:	2e10      	cmp	r6, #16
 8013242:	f340 8240 	ble.w	80136c6 <_vfiprintf_r+0xd0e>
 8013246:	f8df a01c 	ldr.w	sl, [pc, #28]	; 8013264 <_vfiprintf_r+0x8ac>
 801324a:	2310      	movs	r3, #16
 801324c:	950b      	str	r5, [sp, #44]	; 0x2c
 801324e:	4655      	mov	r5, sl
 8013250:	ee18 aa10 	vmov	sl, s16
 8013254:	e9dd c00f 	ldrd	ip, r0, [sp, #60]	; 0x3c
 8013258:	4662      	mov	r2, ip
 801325a:	e013      	b.n	8013284 <_vfiprintf_r+0x8cc>
 801325c:	080194e4 	.word	0x080194e4
 8013260:	08019510 	.word	0x08019510
 8013264:	08019500 	.word	0x08019500
 8013268:	4650      	mov	r0, sl
 801326a:	f7ff fb5f 	bl	801292c <__sprint_r.part.0>
 801326e:	2800      	cmp	r0, #0
 8013270:	f47f ad3a 	bne.w	8012ce8 <_vfiprintf_r+0x330>
 8013274:	2310      	movs	r3, #16
 8013276:	e9dd 200f 	ldrd	r2, r0, [sp, #60]	; 0x3c
 801327a:	f102 0c01 	add.w	ip, r2, #1
 801327e:	3e10      	subs	r6, #16
 8013280:	2e10      	cmp	r6, #16
 8013282:	dd17      	ble.n	80132b4 <_vfiprintf_r+0x8fc>
 8013284:	1c51      	adds	r1, r2, #1
 8013286:	3010      	adds	r0, #16
 8013288:	f102 0c02 	add.w	ip, r2, #2
 801328c:	2907      	cmp	r1, #7
 801328e:	460a      	mov	r2, r1
 8013290:	e9c7 5300 	strd	r5, r3, [r7]
 8013294:	e9cd 100f 	strd	r1, r0, [sp, #60]	; 0x3c
 8013298:	f107 0708 	add.w	r7, r7, #8
 801329c:	ddef      	ble.n	801327e <_vfiprintf_r+0x8c6>
 801329e:	aa0e      	add	r2, sp, #56	; 0x38
 80132a0:	4659      	mov	r1, fp
 80132a2:	af11      	add	r7, sp, #68	; 0x44
 80132a4:	2800      	cmp	r0, #0
 80132a6:	d1df      	bne.n	8013268 <_vfiprintf_r+0x8b0>
 80132a8:	3e10      	subs	r6, #16
 80132aa:	4602      	mov	r2, r0
 80132ac:	f04f 0c01 	mov.w	ip, #1
 80132b0:	2e10      	cmp	r6, #16
 80132b2:	dce7      	bgt.n	8013284 <_vfiprintf_r+0x8cc>
 80132b4:	46aa      	mov	sl, r5
 80132b6:	4662      	mov	r2, ip
 80132b8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80132ba:	4430      	add	r0, r6
 80132bc:	2a07      	cmp	r2, #7
 80132be:	f8c7 a000 	str.w	sl, [r7]
 80132c2:	607e      	str	r6, [r7, #4]
 80132c4:	e9cd 200f 	strd	r2, r0, [sp, #60]	; 0x3c
 80132c8:	f300 809d 	bgt.w	8013406 <_vfiprintf_r+0xa4e>
 80132cc:	3708      	adds	r7, #8
 80132ce:	1c51      	adds	r1, r2, #1
 80132d0:	e54d      	b.n	8012d6e <_vfiprintf_r+0x3b6>
 80132d2:	0765      	lsls	r5, r4, #29
 80132d4:	900f      	str	r0, [sp, #60]	; 0x3c
 80132d6:	d546      	bpl.n	8013366 <_vfiprintf_r+0x9ae>
 80132d8:	9b02      	ldr	r3, [sp, #8]
 80132da:	eba3 0408 	sub.w	r4, r3, r8
 80132de:	2c00      	cmp	r4, #0
 80132e0:	dd41      	ble.n	8013366 <_vfiprintf_r+0x9ae>
 80132e2:	af11      	add	r7, sp, #68	; 0x44
 80132e4:	2c10      	cmp	r4, #16
 80132e6:	f340 81f8 	ble.w	80136da <_vfiprintf_r+0xd22>
 80132ea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80132ec:	2510      	movs	r5, #16
 80132ee:	f8df a460 	ldr.w	sl, [pc, #1120]	; 8013750 <_vfiprintf_r+0xd98>
 80132f2:	ee18 6a10 	vmov	r6, s16
 80132f6:	e00d      	b.n	8013314 <_vfiprintf_r+0x95c>
 80132f8:	4659      	mov	r1, fp
 80132fa:	4630      	mov	r0, r6
 80132fc:	f7ff fb16 	bl	801292c <__sprint_r.part.0>
 8013300:	2800      	cmp	r0, #0
 8013302:	f47f acf1 	bne.w	8012ce8 <_vfiprintf_r+0x330>
 8013306:	af11      	add	r7, sp, #68	; 0x44
 8013308:	e9dd 200f 	ldrd	r2, r0, [sp, #60]	; 0x3c
 801330c:	1c51      	adds	r1, r2, #1
 801330e:	3c10      	subs	r4, #16
 8013310:	2c10      	cmp	r4, #16
 8013312:	dd14      	ble.n	801333e <_vfiprintf_r+0x986>
 8013314:	1c53      	adds	r3, r2, #1
 8013316:	3010      	adds	r0, #16
 8013318:	1c91      	adds	r1, r2, #2
 801331a:	2b07      	cmp	r3, #7
 801331c:	461a      	mov	r2, r3
 801331e:	e9c7 a500 	strd	sl, r5, [r7]
 8013322:	e9cd 300f 	strd	r3, r0, [sp, #60]	; 0x3c
 8013326:	f107 0708 	add.w	r7, r7, #8
 801332a:	ddf0      	ble.n	801330e <_vfiprintf_r+0x956>
 801332c:	aa0e      	add	r2, sp, #56	; 0x38
 801332e:	2800      	cmp	r0, #0
 8013330:	d1e2      	bne.n	80132f8 <_vfiprintf_r+0x940>
 8013332:	3c10      	subs	r4, #16
 8013334:	2101      	movs	r1, #1
 8013336:	4602      	mov	r2, r0
 8013338:	af11      	add	r7, sp, #68	; 0x44
 801333a:	2c10      	cmp	r4, #16
 801333c:	dcea      	bgt.n	8013314 <_vfiprintf_r+0x95c>
 801333e:	4420      	add	r0, r4
 8013340:	2907      	cmp	r1, #7
 8013342:	e9c7 a400 	strd	sl, r4, [r7]
 8013346:	e9cd 100f 	strd	r1, r0, [sp, #60]	; 0x3c
 801334a:	f77f ad69 	ble.w	8012e20 <_vfiprintf_r+0x468>
 801334e:	b150      	cbz	r0, 8013366 <_vfiprintf_r+0x9ae>
 8013350:	aa0e      	add	r2, sp, #56	; 0x38
 8013352:	4659      	mov	r1, fp
 8013354:	ee18 0a10 	vmov	r0, s16
 8013358:	f7ff fae8 	bl	801292c <__sprint_r.part.0>
 801335c:	2800      	cmp	r0, #0
 801335e:	f47f acc3 	bne.w	8012ce8 <_vfiprintf_r+0x330>
 8013362:	9810      	ldr	r0, [sp, #64]	; 0x40
 8013364:	e55c      	b.n	8012e20 <_vfiprintf_r+0x468>
 8013366:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801336a:	4542      	cmp	r2, r8
 801336c:	bfac      	ite	ge
 801336e:	189b      	addge	r3, r3, r2
 8013370:	4443      	addlt	r3, r8
 8013372:	9303      	str	r3, [sp, #12]
 8013374:	e55e      	b.n	8012e34 <_vfiprintf_r+0x47c>
 8013376:	ad3a      	add	r5, sp, #232	; 0xe8
 8013378:	9200      	str	r2, [sp, #0]
 801337a:	9201      	str	r2, [sp, #4]
 801337c:	e495      	b.n	8012caa <_vfiprintf_r+0x2f2>
 801337e:	46a2      	mov	sl, r4
 8013380:	2e0a      	cmp	r6, #10
 8013382:	f178 0300 	sbcs.w	r3, r8, #0
 8013386:	f080 80d5 	bcs.w	8013534 <_vfiprintf_r+0xb7c>
 801338a:	3630      	adds	r6, #48	; 0x30
 801338c:	2301      	movs	r3, #1
 801338e:	4654      	mov	r4, sl
 8013390:	f10d 05e7 	add.w	r5, sp, #231	; 0xe7
 8013394:	f88d 60e7 	strb.w	r6, [sp, #231]	; 0xe7
 8013398:	9301      	str	r3, [sp, #4]
 801339a:	e486      	b.n	8012caa <_vfiprintf_r+0x2f2>
 801339c:	2800      	cmp	r0, #0
 801339e:	f43f ae44 	beq.w	801302a <_vfiprintf_r+0x672>
 80133a2:	aa0e      	add	r2, sp, #56	; 0x38
 80133a4:	4659      	mov	r1, fp
 80133a6:	ee18 0a10 	vmov	r0, s16
 80133aa:	f7ff fabf 	bl	801292c <__sprint_r.part.0>
 80133ae:	2800      	cmp	r0, #0
 80133b0:	f47f ac9a 	bne.w	8012ce8 <_vfiprintf_r+0x330>
 80133b4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80133b6:	af11      	add	r7, sp, #68	; 0x44
 80133b8:	9810      	ldr	r0, [sp, #64]	; 0x40
 80133ba:	3101      	adds	r1, #1
 80133bc:	e511      	b.n	8012de2 <_vfiprintf_r+0x42a>
 80133be:	9b05      	ldr	r3, [sp, #20]
 80133c0:	2b00      	cmp	r3, #0
 80133c2:	d164      	bne.n	801348e <_vfiprintf_r+0xad6>
 80133c4:	2101      	movs	r1, #1
 80133c6:	4602      	mov	r2, r0
 80133c8:	af11      	add	r7, sp, #68	; 0x44
 80133ca:	e4fe      	b.n	8012dca <_vfiprintf_r+0x412>
 80133cc:	af11      	add	r7, sp, #68	; 0x44
 80133ce:	920f      	str	r2, [sp, #60]	; 0x3c
 80133d0:	f7ff bb4e 	b.w	8012a70 <_vfiprintf_r+0xb8>
 80133d4:	ad3a      	add	r5, sp, #232	; 0xe8
 80133d6:	e468      	b.n	8012caa <_vfiprintf_r+0x2f2>
 80133d8:	f01a 0310 	ands.w	r3, sl, #16
 80133dc:	d131      	bne.n	8013442 <_vfiprintf_r+0xa8a>
 80133de:	f01a 0240 	ands.w	r2, sl, #64	; 0x40
 80133e2:	d02a      	beq.n	801343a <_vfiprintf_r+0xa82>
 80133e4:	9a04      	ldr	r2, [sp, #16]
 80133e6:	4698      	mov	r8, r3
 80133e8:	2301      	movs	r3, #1
 80133ea:	f852 6b04 	ldr.w	r6, [r2], #4
 80133ee:	b2b6      	uxth	r6, r6
 80133f0:	9204      	str	r2, [sp, #16]
 80133f2:	e437      	b.n	8012c64 <_vfiprintf_r+0x2ac>
 80133f4:	232d      	movs	r3, #45	; 0x2d
 80133f6:	4276      	negs	r6, r6
 80133f8:	46a2      	mov	sl, r4
 80133fa:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 80133fe:	eb68 0848 	sbc.w	r8, r8, r8, lsl #1
 8013402:	2301      	movs	r3, #1
 8013404:	e432      	b.n	8012c6c <_vfiprintf_r+0x2b4>
 8013406:	2800      	cmp	r0, #0
 8013408:	d075      	beq.n	80134f6 <_vfiprintf_r+0xb3e>
 801340a:	aa0e      	add	r2, sp, #56	; 0x38
 801340c:	4659      	mov	r1, fp
 801340e:	ee18 0a10 	vmov	r0, s16
 8013412:	f7ff fa8b 	bl	801292c <__sprint_r.part.0>
 8013416:	2800      	cmp	r0, #0
 8013418:	f47f ac66 	bne.w	8012ce8 <_vfiprintf_r+0x330>
 801341c:	af11      	add	r7, sp, #68	; 0x44
 801341e:	e9dd 200f 	ldrd	r2, r0, [sp, #60]	; 0x3c
 8013422:	1c51      	adds	r1, r2, #1
 8013424:	e4a3      	b.n	8012d6e <_vfiprintf_r+0x3b6>
 8013426:	9304      	str	r3, [sp, #16]
 8013428:	f899 3000 	ldrb.w	r3, [r9]
 801342c:	f7ff bb35 	b.w	8012a9a <_vfiprintf_r+0xe2>
 8013430:	3708      	adds	r7, #8
 8013432:	f10c 0101 	add.w	r1, ip, #1
 8013436:	4662      	mov	r2, ip
 8013438:	e4cb      	b.n	8012dd2 <_vfiprintf_r+0x41a>
 801343a:	f41a 7800 	ands.w	r8, sl, #512	; 0x200
 801343e:	f040 8110 	bne.w	8013662 <_vfiprintf_r+0xcaa>
 8013442:	9a04      	ldr	r2, [sp, #16]
 8013444:	2301      	movs	r3, #1
 8013446:	f852 6b04 	ldr.w	r6, [r2], #4
 801344a:	9204      	str	r2, [sp, #16]
 801344c:	e40a      	b.n	8012c64 <_vfiprintf_r+0x2ac>
 801344e:	05a2      	lsls	r2, r4, #22
 8013450:	f100 8101 	bmi.w	8013656 <_vfiprintf_r+0xc9e>
 8013454:	ea4f 78e3 	mov.w	r8, r3, asr #31
 8013458:	461e      	mov	r6, r3
 801345a:	4643      	mov	r3, r8
 801345c:	f7ff bbac 	b.w	8012bb8 <_vfiprintf_r+0x200>
 8013460:	e9dd 1603 	ldrd	r1, r6, [sp, #12]
 8013464:	f856 2b04 	ldr.w	r2, [r6], #4
 8013468:	17cb      	asrs	r3, r1, #31
 801346a:	9604      	str	r6, [sp, #16]
 801346c:	e9c2 1300 	strd	r1, r3, [r2]
 8013470:	f7ff bae3 	b.w	8012a3a <_vfiprintf_r+0x82>
 8013474:	2320      	movs	r3, #32
 8013476:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 801347a:	f899 3000 	ldrb.w	r3, [r9]
 801347e:	f7ff bb0c 	b.w	8012a9a <_vfiprintf_r+0xe2>
 8013482:	9b04      	ldr	r3, [sp, #16]
 8013484:	f853 6b04 	ldr.w	r6, [r3], #4
 8013488:	9304      	str	r3, [sp, #16]
 801348a:	f7ff bbe8 	b.w	8012c5e <_vfiprintf_r+0x2a6>
 801348e:	2002      	movs	r0, #2
 8013490:	ab0d      	add	r3, sp, #52	; 0x34
 8013492:	af11      	add	r7, sp, #68	; 0x44
 8013494:	9012      	str	r0, [sp, #72]	; 0x48
 8013496:	9311      	str	r3, [sp, #68]	; 0x44
 8013498:	e6cf      	b.n	801323a <_vfiprintf_r+0x882>
 801349a:	4aa9      	ldr	r2, [pc, #676]	; (8013740 <_vfiprintf_r+0xd88>)
 801349c:	9207      	str	r2, [sp, #28]
 801349e:	f014 0820 	ands.w	r8, r4, #32
 80134a2:	d035      	beq.n	8013510 <_vfiprintf_r+0xb58>
 80134a4:	9e04      	ldr	r6, [sp, #16]
 80134a6:	3607      	adds	r6, #7
 80134a8:	f026 0607 	bic.w	r6, r6, #7
 80134ac:	4632      	mov	r2, r6
 80134ae:	f8d6 8004 	ldr.w	r8, [r6, #4]
 80134b2:	f852 6b08 	ldr.w	r6, [r2], #8
 80134b6:	9204      	str	r2, [sp, #16]
 80134b8:	ea56 0208 	orrs.w	r2, r6, r8
 80134bc:	d008      	beq.n	80134d0 <_vfiprintf_r+0xb18>
 80134be:	07e0      	lsls	r0, r4, #31
 80134c0:	d506      	bpl.n	80134d0 <_vfiprintf_r+0xb18>
 80134c2:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
 80134c6:	f044 0402 	orr.w	r4, r4, #2
 80134ca:	2330      	movs	r3, #48	; 0x30
 80134cc:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
 80134d0:	f424 6a80 	bic.w	sl, r4, #1024	; 0x400
 80134d4:	2302      	movs	r3, #2
 80134d6:	f7ff bbc5 	b.w	8012c64 <_vfiprintf_r+0x2ac>
 80134da:	46a2      	mov	sl, r4
 80134dc:	e527      	b.n	8012f2e <_vfiprintf_r+0x576>
 80134de:	4a99      	ldr	r2, [pc, #612]	; (8013744 <_vfiprintf_r+0xd8c>)
 80134e0:	9207      	str	r2, [sp, #28]
 80134e2:	e7dc      	b.n	801349e <_vfiprintf_r+0xae6>
 80134e4:	4628      	mov	r0, r5
 80134e6:	9604      	str	r6, [sp, #16]
 80134e8:	f7ff f9f0 	bl	80128cc <strlen>
 80134ec:	2300      	movs	r3, #0
 80134ee:	9001      	str	r0, [sp, #4]
 80134f0:	9300      	str	r3, [sp, #0]
 80134f2:	f7ff bbda 	b.w	8012caa <_vfiprintf_r+0x2f2>
 80134f6:	f89d 2033 	ldrb.w	r2, [sp, #51]	; 0x33
 80134fa:	2a00      	cmp	r2, #0
 80134fc:	f040 809a 	bne.w	8013634 <_vfiprintf_r+0xc7c>
 8013500:	9b05      	ldr	r3, [sp, #20]
 8013502:	2b00      	cmp	r3, #0
 8013504:	f47f ae92 	bne.w	801322c <_vfiprintf_r+0x874>
 8013508:	4602      	mov	r2, r0
 801350a:	2101      	movs	r1, #1
 801350c:	af11      	add	r7, sp, #68	; 0x44
 801350e:	e460      	b.n	8012dd2 <_vfiprintf_r+0x41a>
 8013510:	f014 0210 	ands.w	r2, r4, #16
 8013514:	d004      	beq.n	8013520 <_vfiprintf_r+0xb68>
 8013516:	9a04      	ldr	r2, [sp, #16]
 8013518:	f852 6b04 	ldr.w	r6, [r2], #4
 801351c:	9204      	str	r2, [sp, #16]
 801351e:	e7cb      	b.n	80134b8 <_vfiprintf_r+0xb00>
 8013520:	f014 0140 	ands.w	r1, r4, #64	; 0x40
 8013524:	d06c      	beq.n	8013600 <_vfiprintf_r+0xc48>
 8013526:	9904      	ldr	r1, [sp, #16]
 8013528:	4690      	mov	r8, r2
 801352a:	f851 6b04 	ldr.w	r6, [r1], #4
 801352e:	b2b6      	uxth	r6, r6
 8013530:	9104      	str	r1, [sp, #16]
 8013532:	e7c1      	b.n	80134b8 <_vfiprintf_r+0xb00>
 8013534:	f40a 6380 	and.w	r3, sl, #1024	; 0x400
 8013538:	2200      	movs	r2, #0
 801353a:	ee09 ba10 	vmov	s18, fp
 801353e:	f8cd a004 	str.w	sl, [sp, #4]
 8013542:	f8cd 9014 	str.w	r9, [sp, #20]
 8013546:	ac3a      	add	r4, sp, #232	; 0xe8
 8013548:	46b9      	mov	r9, r7
 801354a:	4692      	mov	sl, r2
 801354c:	f8dd b020 	ldr.w	fp, [sp, #32]
 8013550:	461f      	mov	r7, r3
 8013552:	e00a      	b.n	801356a <_vfiprintf_r+0xbb2>
 8013554:	4630      	mov	r0, r6
 8013556:	4641      	mov	r1, r8
 8013558:	f7ed fb68 	bl	8000c2c <__aeabi_uldivmod>
 801355c:	2e0a      	cmp	r6, #10
 801355e:	f178 0300 	sbcs.w	r3, r8, #0
 8013562:	d31d      	bcc.n	80135a0 <_vfiprintf_r+0xbe8>
 8013564:	4606      	mov	r6, r0
 8013566:	4688      	mov	r8, r1
 8013568:	462c      	mov	r4, r5
 801356a:	220a      	movs	r2, #10
 801356c:	2300      	movs	r3, #0
 801356e:	4630      	mov	r0, r6
 8013570:	4641      	mov	r1, r8
 8013572:	f7ed fb5b 	bl	8000c2c <__aeabi_uldivmod>
 8013576:	4611      	mov	r1, r2
 8013578:	1e65      	subs	r5, r4, #1
 801357a:	f10a 0a01 	add.w	sl, sl, #1
 801357e:	3130      	adds	r1, #48	; 0x30
 8013580:	220a      	movs	r2, #10
 8013582:	2300      	movs	r3, #0
 8013584:	f804 1c01 	strb.w	r1, [r4, #-1]
 8013588:	2f00      	cmp	r7, #0
 801358a:	d0e3      	beq.n	8013554 <_vfiprintf_r+0xb9c>
 801358c:	f89b 1000 	ldrb.w	r1, [fp]
 8013590:	4551      	cmp	r1, sl
 8013592:	d1df      	bne.n	8013554 <_vfiprintf_r+0xb9c>
 8013594:	29ff      	cmp	r1, #255	; 0xff
 8013596:	d0dd      	beq.n	8013554 <_vfiprintf_r+0xb9c>
 8013598:	2e0a      	cmp	r6, #10
 801359a:	f178 0300 	sbcs.w	r3, r8, #0
 801359e:	d277      	bcs.n	8013690 <_vfiprintf_r+0xcd8>
 80135a0:	ab3a      	add	r3, sp, #232	; 0xe8
 80135a2:	f8dd a004 	ldr.w	sl, [sp, #4]
 80135a6:	464f      	mov	r7, r9
 80135a8:	f8cd b020 	str.w	fp, [sp, #32]
 80135ac:	1b5b      	subs	r3, r3, r5
 80135ae:	ee19 ba10 	vmov	fp, s18
 80135b2:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80135b6:	4654      	mov	r4, sl
 80135b8:	9301      	str	r3, [sp, #4]
 80135ba:	f7ff bb76 	b.w	8012caa <_vfiprintf_r+0x2f2>
 80135be:	f899 3001 	ldrb.w	r3, [r9, #1]
 80135c2:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 80135c6:	f109 0901 	add.w	r9, r9, #1
 80135ca:	f7ff ba66 	b.w	8012a9a <_vfiprintf_r+0xe2>
 80135ce:	f899 3001 	ldrb.w	r3, [r9, #1]
 80135d2:	f044 0420 	orr.w	r4, r4, #32
 80135d6:	f109 0901 	add.w	r9, r9, #1
 80135da:	f7ff ba5e 	b.w	8012a9a <_vfiprintf_r+0xe2>
 80135de:	9e04      	ldr	r6, [sp, #16]
 80135e0:	9a03      	ldr	r2, [sp, #12]
 80135e2:	f856 3b04 	ldr.w	r3, [r6], #4
 80135e6:	601a      	str	r2, [r3, #0]
 80135e8:	9604      	str	r6, [sp, #16]
 80135ea:	f7ff ba26 	b.w	8012a3a <_vfiprintf_r+0x82>
 80135ee:	2b06      	cmp	r3, #6
 80135f0:	4d55      	ldr	r5, [pc, #340]	; (8013748 <_vfiprintf_r+0xd90>)
 80135f2:	9604      	str	r6, [sp, #16]
 80135f4:	bf28      	it	cs
 80135f6:	2306      	movcs	r3, #6
 80135f8:	4698      	mov	r8, r3
 80135fa:	9301      	str	r3, [sp, #4]
 80135fc:	f7ff bba2 	b.w	8012d44 <_vfiprintf_r+0x38c>
 8013600:	f414 7800 	ands.w	r8, r4, #512	; 0x200
 8013604:	9a04      	ldr	r2, [sp, #16]
 8013606:	d03a      	beq.n	801367e <_vfiprintf_r+0xcc6>
 8013608:	f852 6b04 	ldr.w	r6, [r2], #4
 801360c:	4688      	mov	r8, r1
 801360e:	b2f6      	uxtb	r6, r6
 8013610:	9204      	str	r2, [sp, #16]
 8013612:	e751      	b.n	80134b8 <_vfiprintf_r+0xb00>
 8013614:	f414 7800 	ands.w	r8, r4, #512	; 0x200
 8013618:	9b04      	ldr	r3, [sp, #16]
 801361a:	d02b      	beq.n	8013674 <_vfiprintf_r+0xcbc>
 801361c:	f853 6b04 	ldr.w	r6, [r3], #4
 8013620:	4690      	mov	r8, r2
 8013622:	b2f6      	uxtb	r6, r6
 8013624:	9304      	str	r3, [sp, #16]
 8013626:	f7ff bb1a 	b.w	8012c5e <_vfiprintf_r+0x2a6>
 801362a:	2101      	movs	r1, #1
 801362c:	4602      	mov	r2, r0
 801362e:	af11      	add	r7, sp, #68	; 0x44
 8013630:	f7ff bbcf 	b.w	8012dd2 <_vfiprintf_r+0x41a>
 8013634:	2101      	movs	r1, #1
 8013636:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 801363a:	af11      	add	r7, sp, #68	; 0x44
 801363c:	4608      	mov	r0, r1
 801363e:	9112      	str	r1, [sp, #72]	; 0x48
 8013640:	9211      	str	r2, [sp, #68]	; 0x44
 8013642:	f7ff bba3 	b.w	8012d8c <_vfiprintf_r+0x3d4>
 8013646:	9e04      	ldr	r6, [sp, #16]
 8013648:	9a03      	ldr	r2, [sp, #12]
 801364a:	f856 3b04 	ldr.w	r3, [r6], #4
 801364e:	801a      	strh	r2, [r3, #0]
 8013650:	9604      	str	r6, [sp, #16]
 8013652:	f7ff b9f2 	b.w	8012a3a <_vfiprintf_r+0x82>
 8013656:	f343 18c0 	sbfx	r8, r3, #7, #1
 801365a:	b25e      	sxtb	r6, r3
 801365c:	4643      	mov	r3, r8
 801365e:	f7ff baab 	b.w	8012bb8 <_vfiprintf_r+0x200>
 8013662:	9904      	ldr	r1, [sp, #16]
 8013664:	4690      	mov	r8, r2
 8013666:	2301      	movs	r3, #1
 8013668:	f851 6b04 	ldr.w	r6, [r1], #4
 801366c:	b2f6      	uxtb	r6, r6
 801366e:	9104      	str	r1, [sp, #16]
 8013670:	f7ff baf8 	b.w	8012c64 <_vfiprintf_r+0x2ac>
 8013674:	f853 6b04 	ldr.w	r6, [r3], #4
 8013678:	9304      	str	r3, [sp, #16]
 801367a:	f7ff baf0 	b.w	8012c5e <_vfiprintf_r+0x2a6>
 801367e:	f852 6b04 	ldr.w	r6, [r2], #4
 8013682:	9204      	str	r2, [sp, #16]
 8013684:	e718      	b.n	80134b8 <_vfiprintf_r+0xb00>
 8013686:	6d88      	ldr	r0, [r1, #88]	; 0x58
 8013688:	f003 fc98 	bl	8016fbc <__retarget_lock_release_recursive>
 801368c:	f7ff baca 	b.w	8012c24 <_vfiprintf_r+0x26c>
 8013690:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013692:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013694:	1aed      	subs	r5, r5, r3
 8013696:	461a      	mov	r2, r3
 8013698:	4628      	mov	r0, r5
 801369a:	f004 fbc7 	bl	8017e2c <strncpy>
 801369e:	f89b 3001 	ldrb.w	r3, [fp, #1]
 80136a2:	b10b      	cbz	r3, 80136a8 <_vfiprintf_r+0xcf0>
 80136a4:	f10b 0b01 	add.w	fp, fp, #1
 80136a8:	4630      	mov	r0, r6
 80136aa:	4641      	mov	r1, r8
 80136ac:	220a      	movs	r2, #10
 80136ae:	2300      	movs	r3, #0
 80136b0:	f04f 0a00 	mov.w	sl, #0
 80136b4:	f7ed faba 	bl	8000c2c <__aeabi_uldivmod>
 80136b8:	e754      	b.n	8013564 <_vfiprintf_r+0xbac>
 80136ba:	9b00      	ldr	r3, [sp, #0]
 80136bc:	9604      	str	r6, [sp, #16]
 80136be:	9301      	str	r3, [sp, #4]
 80136c0:	9000      	str	r0, [sp, #0]
 80136c2:	f7ff baf2 	b.w	8012caa <_vfiprintf_r+0x2f2>
 80136c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80136c8:	9810      	ldr	r0, [sp, #64]	; 0x40
 80136ca:	3201      	adds	r2, #1
 80136cc:	f8df a080 	ldr.w	sl, [pc, #128]	; 8013750 <_vfiprintf_r+0xd98>
 80136d0:	e5f3      	b.n	80132ba <_vfiprintf_r+0x902>
 80136d2:	2200      	movs	r2, #0
 80136d4:	9200      	str	r2, [sp, #0]
 80136d6:	f7ff b9e2 	b.w	8012a9e <_vfiprintf_r+0xe6>
 80136da:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80136dc:	f8df a070 	ldr.w	sl, [pc, #112]	; 8013750 <_vfiprintf_r+0xd98>
 80136e0:	3101      	adds	r1, #1
 80136e2:	e62c      	b.n	801333e <_vfiprintf_r+0x986>
 80136e4:	aa0e      	add	r2, sp, #56	; 0x38
 80136e6:	ee18 1a90 	vmov	r1, s17
 80136ea:	ee18 0a10 	vmov	r0, s16
 80136ee:	f7ff f91d 	bl	801292c <__sprint_r.part.0>
 80136f2:	2800      	cmp	r0, #0
 80136f4:	f43f aaf6 	beq.w	8012ce4 <_vfiprintf_r+0x32c>
 80136f8:	f7ff baf6 	b.w	8012ce8 <_vfiprintf_r+0x330>
 80136fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013700:	9303      	str	r3, [sp, #12]
 8013702:	f7ff bafb 	b.w	8012cfc <_vfiprintf_r+0x344>
 8013706:	468c      	mov	ip, r1
 8013708:	4e10      	ldr	r6, [pc, #64]	; (801374c <_vfiprintf_r+0xd94>)
 801370a:	e50f      	b.n	801312c <_vfiprintf_r+0x774>
 801370c:	9a04      	ldr	r2, [sp, #16]
 801370e:	f899 3001 	ldrb.w	r3, [r9, #1]
 8013712:	4689      	mov	r9, r1
 8013714:	f852 1b04 	ldr.w	r1, [r2], #4
 8013718:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
 801371c:	9204      	str	r2, [sp, #16]
 801371e:	9100      	str	r1, [sp, #0]
 8013720:	f7ff b9bb 	b.w	8012a9a <_vfiprintf_r+0xe2>
 8013724:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013726:	07da      	lsls	r2, r3, #31
 8013728:	d4e8      	bmi.n	80136fc <_vfiprintf_r+0xd44>
 801372a:	89ab      	ldrh	r3, [r5, #12]
 801372c:	059b      	lsls	r3, r3, #22
 801372e:	d4e5      	bmi.n	80136fc <_vfiprintf_r+0xd44>
 8013730:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013734:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013736:	9303      	str	r3, [sp, #12]
 8013738:	f003 fc40 	bl	8016fbc <__retarget_lock_release_recursive>
 801373c:	f7ff bade 	b.w	8012cfc <_vfiprintf_r+0x344>
 8013740:	080194d0 	.word	0x080194d0
 8013744:	080194e4 	.word	0x080194e4
 8013748:	080194f8 	.word	0x080194f8
 801374c:	08019510 	.word	0x08019510
 8013750:	08019500 	.word	0x08019500

08013754 <__sbprintf>:
 8013754:	b570      	push	{r4, r5, r6, lr}
 8013756:	460c      	mov	r4, r1
 8013758:	8989      	ldrh	r1, [r1, #12]
 801375a:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
 801375e:	4606      	mov	r6, r0
 8013760:	f021 0102 	bic.w	r1, r1, #2
 8013764:	a818      	add	r0, sp, #96	; 0x60
 8013766:	f8ad 1014 	strh.w	r1, [sp, #20]
 801376a:	6e61      	ldr	r1, [r4, #100]	; 0x64
 801376c:	911b      	str	r1, [sp, #108]	; 0x6c
 801376e:	89e1      	ldrh	r1, [r4, #14]
 8013770:	f8ad 1016 	strh.w	r1, [sp, #22]
 8013774:	69e1      	ldr	r1, [r4, #28]
 8013776:	9109      	str	r1, [sp, #36]	; 0x24
 8013778:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801377a:	910b      	str	r1, [sp, #44]	; 0x2c
 801377c:	a91c      	add	r1, sp, #112	; 0x70
 801377e:	9102      	str	r1, [sp, #8]
 8013780:	9106      	str	r1, [sp, #24]
 8013782:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8013786:	9104      	str	r1, [sp, #16]
 8013788:	9107      	str	r1, [sp, #28]
 801378a:	2100      	movs	r1, #0
 801378c:	e9cd 3200 	strd	r3, r2, [sp]
 8013790:	9108      	str	r1, [sp, #32]
 8013792:	f003 fc0d 	bl	8016fb0 <__retarget_lock_init_recursive>
 8013796:	a902      	add	r1, sp, #8
 8013798:	4630      	mov	r0, r6
 801379a:	e9dd 3200 	ldrd	r3, r2, [sp]
 801379e:	f7ff f90b 	bl	80129b8 <_vfiprintf_r>
 80137a2:	1e05      	subs	r5, r0, #0
 80137a4:	db07      	blt.n	80137b6 <__sbprintf+0x62>
 80137a6:	a902      	add	r1, sp, #8
 80137a8:	4630      	mov	r0, r6
 80137aa:	f002 ffa3 	bl	80166f4 <_fflush_r>
 80137ae:	2800      	cmp	r0, #0
 80137b0:	bf18      	it	ne
 80137b2:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 80137b6:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 80137ba:	065b      	lsls	r3, r3, #25
 80137bc:	d503      	bpl.n	80137c6 <__sbprintf+0x72>
 80137be:	89a3      	ldrh	r3, [r4, #12]
 80137c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80137c4:	81a3      	strh	r3, [r4, #12]
 80137c6:	9818      	ldr	r0, [sp, #96]	; 0x60
 80137c8:	f003 fbf4 	bl	8016fb4 <__retarget_lock_close_recursive>
 80137cc:	4628      	mov	r0, r5
 80137ce:	f50d 6d8e 	add.w	sp, sp, #1136	; 0x470
 80137d2:	bd70      	pop	{r4, r5, r6, pc}
 80137d4:	0000      	movs	r0, r0
	...

080137d8 <_vfprintf_r>:
 80137d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80137dc:	ed2d 8b08 	vpush	{d8-d11}
 80137e0:	b0d1      	sub	sp, #324	; 0x144
 80137e2:	461c      	mov	r4, r3
 80137e4:	4689      	mov	r9, r1
 80137e6:	4617      	mov	r7, r2
 80137e8:	4605      	mov	r5, r0
 80137ea:	ee09 0a10 	vmov	s18, r0
 80137ee:	f003 fbdb 	bl	8016fa8 <_localeconv_r>
 80137f2:	6803      	ldr	r3, [r0, #0]
 80137f4:	940a      	str	r4, [sp, #40]	; 0x28
 80137f6:	4618      	mov	r0, r3
 80137f8:	9312      	str	r3, [sp, #72]	; 0x48
 80137fa:	f7ff f867 	bl	80128cc <strlen>
 80137fe:	9011      	str	r0, [sp, #68]	; 0x44
 8013800:	b11d      	cbz	r5, 801380a <_vfprintf_r+0x32>
 8013802:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8013804:	2b00      	cmp	r3, #0
 8013806:	f000 81e7 	beq.w	8013bd8 <_vfprintf_r+0x400>
 801380a:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 801380e:	f013 0f01 	tst.w	r3, #1
 8013812:	f9b9 300c 	ldrsh.w	r3, [r9, #12]
 8013816:	b29a      	uxth	r2, r3
 8013818:	d102      	bne.n	8013820 <_vfprintf_r+0x48>
 801381a:	059d      	lsls	r5, r3, #22
 801381c:	f140 86ba 	bpl.w	8014594 <_vfprintf_r+0xdbc>
 8013820:	0490      	lsls	r0, r2, #18
 8013822:	d40a      	bmi.n	801383a <_vfprintf_r+0x62>
 8013824:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8013828:	b29a      	uxth	r2, r3
 801382a:	f8a9 300c 	strh.w	r3, [r9, #12]
 801382e:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 8013832:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8013836:	f8c9 3064 	str.w	r3, [r9, #100]	; 0x64
 801383a:	0711      	lsls	r1, r2, #28
 801383c:	f140 80c1 	bpl.w	80139c2 <_vfprintf_r+0x1ea>
 8013840:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8013844:	2b00      	cmp	r3, #0
 8013846:	f000 80bc 	beq.w	80139c2 <_vfprintf_r+0x1ea>
 801384a:	f002 031a 	and.w	r3, r2, #26
 801384e:	2b0a      	cmp	r3, #10
 8013850:	f000 80c6 	beq.w	80139e0 <_vfprintf_r+0x208>
 8013854:	aa27      	add	r2, sp, #156	; 0x9c
 8013856:	2300      	movs	r3, #0
 8013858:	46ca      	mov	sl, r9
 801385a:	4690      	mov	r8, r2
 801385c:	930d      	str	r3, [sp, #52]	; 0x34
 801385e:	9224      	str	r2, [sp, #144]	; 0x90
 8013860:	9317      	str	r3, [sp, #92]	; 0x5c
 8013862:	9307      	str	r3, [sp, #28]
 8013864:	ed9f 7b70 	vldr	d7, [pc, #448]	; 8013a28 <_vfprintf_r+0x250>
 8013868:	e9cd 3325 	strd	r3, r3, [sp, #148]	; 0x94
 801386c:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
 8013870:	e9cd 3315 	strd	r3, r3, [sp, #84]	; 0x54
 8013874:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8013878:	783b      	ldrb	r3, [r7, #0]
 801387a:	463c      	mov	r4, r7
 801387c:	b1d3      	cbz	r3, 80138b4 <_vfprintf_r+0xdc>
 801387e:	2b25      	cmp	r3, #37	; 0x25
 8013880:	d018      	beq.n	80138b4 <_vfprintf_r+0xdc>
 8013882:	4625      	mov	r5, r4
 8013884:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8013888:	b10b      	cbz	r3, 801388e <_vfprintf_r+0xb6>
 801388a:	2b25      	cmp	r3, #37	; 0x25
 801388c:	d1f9      	bne.n	8013882 <_vfprintf_r+0xaa>
 801388e:	1be6      	subs	r6, r4, r7
 8013890:	d010      	beq.n	80138b4 <_vfprintf_r+0xdc>
 8013892:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8013894:	4433      	add	r3, r6
 8013896:	9326      	str	r3, [sp, #152]	; 0x98
 8013898:	9b25      	ldr	r3, [sp, #148]	; 0x94
 801389a:	3301      	adds	r3, #1
 801389c:	2b07      	cmp	r3, #7
 801389e:	9325      	str	r3, [sp, #148]	; 0x94
 80138a0:	e9c8 7600 	strd	r7, r6, [r8]
 80138a4:	f300 80b4 	bgt.w	8013a10 <_vfprintf_r+0x238>
 80138a8:	f108 0808 	add.w	r8, r8, #8
 80138ac:	9b07      	ldr	r3, [sp, #28]
 80138ae:	4433      	add	r3, r6
 80138b0:	9307      	str	r3, [sp, #28]
 80138b2:	786b      	ldrb	r3, [r5, #1]
 80138b4:	2b00      	cmp	r3, #0
 80138b6:	f001 80aa 	beq.w	8014a0e <_vfprintf_r+0x1236>
 80138ba:	2300      	movs	r3, #0
 80138bc:	1c67      	adds	r7, r4, #1
 80138be:	7865      	ldrb	r5, [r4, #1]
 80138c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80138c4:	242b      	movs	r4, #43	; 0x2b
 80138c6:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
 80138ca:	9306      	str	r3, [sp, #24]
 80138cc:	9205      	str	r2, [sp, #20]
 80138ce:	9303      	str	r3, [sp, #12]
 80138d0:	3701      	adds	r7, #1
 80138d2:	f1a5 0320 	sub.w	r3, r5, #32
 80138d6:	2b5a      	cmp	r3, #90	; 0x5a
 80138d8:	f200 80aa 	bhi.w	8013a30 <_vfprintf_r+0x258>
 80138dc:	e8df f013 	tbh	[pc, r3, lsl #1]
 80138e0:	00a8006a 	.word	0x00a8006a
 80138e4:	028a00a8 	.word	0x028a00a8
 80138e8:	00a800a8 	.word	0x00a800a8
 80138ec:	026800a8 	.word	0x026800a8
 80138f0:	00a800a8 	.word	0x00a800a8
 80138f4:	02450234 	.word	0x02450234
 80138f8:	023f00a8 	.word	0x023f00a8
 80138fc:	00a8024f 	.word	0x00a8024f
 8013900:	005b0249 	.word	0x005b0249
 8013904:	005b005b 	.word	0x005b005b
 8013908:	005b005b 	.word	0x005b005b
 801390c:	005b005b 	.word	0x005b005b
 8013910:	005b005b 	.word	0x005b005b
 8013914:	00a800a8 	.word	0x00a800a8
 8013918:	00a800a8 	.word	0x00a800a8
 801391c:	00a800a8 	.word	0x00a800a8
 8013920:	012f00a8 	.word	0x012f00a8
 8013924:	01b200a8 	.word	0x01b200a8
 8013928:	012f0186 	.word	0x012f0186
 801392c:	012f012f 	.word	0x012f012f
 8013930:	00a800a8 	.word	0x00a800a8
 8013934:	00a800a8 	.word	0x00a800a8
 8013938:	00a802a2 	.word	0x00a802a2
 801393c:	01ee00a8 	.word	0x01ee00a8
 8013940:	00a800a8 	.word	0x00a800a8
 8013944:	01c500a8 	.word	0x01c500a8
 8013948:	029000a8 	.word	0x029000a8
 801394c:	00a800a8 	.word	0x00a800a8
 8013950:	00a8079a 	.word	0x00a8079a
 8013954:	00a800a8 	.word	0x00a800a8
 8013958:	00a800a8 	.word	0x00a800a8
 801395c:	00a800a8 	.word	0x00a800a8
 8013960:	012f00a8 	.word	0x012f00a8
 8013964:	01b200a8 	.word	0x01b200a8
 8013968:	012f018a 	.word	0x012f018a
 801396c:	012f012f 	.word	0x012f012f
 8013970:	018a02e1 	.word	0x018a02e1
 8013974:	00a80180 	.word	0x00a80180
 8013978:	00a802d8 	.word	0x00a802d8
 801397c:	01f202ae 	.word	0x01f202ae
 8013980:	018002c5 	.word	0x018002c5
 8013984:	01c500a8 	.word	0x01c500a8
 8013988:	0773006f 	.word	0x0773006f
 801398c:	00a800a8 	.word	0x00a800a8
 8013990:	00a80777 	.word	0x00a80777
 8013994:	006f      	.short	0x006f
 8013996:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 801399a:	2200      	movs	r2, #0
 801399c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80139a0:	f817 5b01 	ldrb.w	r5, [r7], #1
 80139a4:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 80139a8:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 80139ac:	2b09      	cmp	r3, #9
 80139ae:	d9f5      	bls.n	801399c <_vfprintf_r+0x1c4>
 80139b0:	9206      	str	r2, [sp, #24]
 80139b2:	e78e      	b.n	80138d2 <_vfprintf_r+0xfa>
 80139b4:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 80139b8:	2b00      	cmp	r3, #0
 80139ba:	f000 8634 	beq.w	8014626 <_vfprintf_r+0xe4e>
 80139be:	783d      	ldrb	r5, [r7, #0]
 80139c0:	e786      	b.n	80138d0 <_vfprintf_r+0xf8>
 80139c2:	4649      	mov	r1, r9
 80139c4:	ee19 0a10 	vmov	r0, s18
 80139c8:	f001 fd2a 	bl	8015420 <__swsetup_r>
 80139cc:	2800      	cmp	r0, #0
 80139ce:	f041 849f 	bne.w	8015310 <_vfprintf_r+0x1b38>
 80139d2:	f8b9 200c 	ldrh.w	r2, [r9, #12]
 80139d6:	f002 031a 	and.w	r3, r2, #26
 80139da:	2b0a      	cmp	r3, #10
 80139dc:	f47f af3a 	bne.w	8013854 <_vfprintf_r+0x7c>
 80139e0:	f9b9 300e 	ldrsh.w	r3, [r9, #14]
 80139e4:	2b00      	cmp	r3, #0
 80139e6:	f6ff af35 	blt.w	8013854 <_vfprintf_r+0x7c>
 80139ea:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 80139ee:	07de      	lsls	r6, r3, #31
 80139f0:	d402      	bmi.n	80139f8 <_vfprintf_r+0x220>
 80139f2:	0595      	lsls	r5, r2, #22
 80139f4:	f141 8187 	bpl.w	8014d06 <_vfprintf_r+0x152e>
 80139f8:	4623      	mov	r3, r4
 80139fa:	463a      	mov	r2, r7
 80139fc:	4649      	mov	r1, r9
 80139fe:	ee19 0a10 	vmov	r0, s18
 8013a02:	b051      	add	sp, #324	; 0x144
 8013a04:	ecbd 8b08 	vpop	{d8-d11}
 8013a08:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a0c:	f001 bcc8 	b.w	80153a0 <__sbprintf>
 8013a10:	aa24      	add	r2, sp, #144	; 0x90
 8013a12:	4651      	mov	r1, sl
 8013a14:	ee19 0a10 	vmov	r0, s18
 8013a18:	f7fe ffc2 	bl	80129a0 <__sprint_r>
 8013a1c:	2800      	cmp	r0, #0
 8013a1e:	f041 83da 	bne.w	80151d6 <_vfprintf_r+0x19fe>
 8013a22:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 8013a26:	e741      	b.n	80138ac <_vfprintf_r+0xd4>
	...
 8013a30:	2d00      	cmp	r5, #0
 8013a32:	f000 87ec 	beq.w	8014a0e <_vfprintf_r+0x1236>
 8013a36:	2200      	movs	r2, #0
 8013a38:	2301      	movs	r3, #1
 8013a3a:	ae37      	add	r6, sp, #220	; 0xdc
 8013a3c:	f88d 50dc 	strb.w	r5, [sp, #220]	; 0xdc
 8013a40:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 8013a44:	9304      	str	r3, [sp, #16]
 8013a46:	9209      	str	r2, [sp, #36]	; 0x24
 8013a48:	9205      	str	r2, [sp, #20]
 8013a4a:	9308      	str	r3, [sp, #32]
 8013a4c:	9210      	str	r2, [sp, #64]	; 0x40
 8013a4e:	e9cd 220b 	strd	r2, r2, [sp, #44]	; 0x2c
 8013a52:	9b03      	ldr	r3, [sp, #12]
 8013a54:	f013 0302 	ands.w	r3, r3, #2
 8013a58:	d002      	beq.n	8013a60 <_vfprintf_r+0x288>
 8013a5a:	9904      	ldr	r1, [sp, #16]
 8013a5c:	3102      	adds	r1, #2
 8013a5e:	9104      	str	r1, [sp, #16]
 8013a60:	9903      	ldr	r1, [sp, #12]
 8013a62:	f011 0b84 	ands.w	fp, r1, #132	; 0x84
 8013a66:	d107      	bne.n	8013a78 <_vfprintf_r+0x2a0>
 8013a68:	9906      	ldr	r1, [sp, #24]
 8013a6a:	9804      	ldr	r0, [sp, #16]
 8013a6c:	eba1 0900 	sub.w	r9, r1, r0
 8013a70:	f1b9 0f00 	cmp.w	r9, #0
 8013a74:	f300 83b0 	bgt.w	80141d8 <_vfprintf_r+0xa00>
 8013a78:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8013a7a:	b182      	cbz	r2, 8013a9e <_vfprintf_r+0x2c6>
 8013a7c:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8013a7e:	f10d 0173 	add.w	r1, sp, #115	; 0x73
 8013a82:	3401      	adds	r4, #1
 8013a84:	3201      	adds	r2, #1
 8013a86:	f8c8 1000 	str.w	r1, [r8]
 8013a8a:	2101      	movs	r1, #1
 8013a8c:	9426      	str	r4, [sp, #152]	; 0x98
 8013a8e:	2a07      	cmp	r2, #7
 8013a90:	9225      	str	r2, [sp, #148]	; 0x94
 8013a92:	f8c8 1004 	str.w	r1, [r8, #4]
 8013a96:	f300 83f8 	bgt.w	801428a <_vfprintf_r+0xab2>
 8013a9a:	f108 0808 	add.w	r8, r8, #8
 8013a9e:	b17b      	cbz	r3, 8013ac0 <_vfprintf_r+0x2e8>
 8013aa0:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8013aa2:	aa1d      	add	r2, sp, #116	; 0x74
 8013aa4:	3402      	adds	r4, #2
 8013aa6:	3301      	adds	r3, #1
 8013aa8:	f8c8 2000 	str.w	r2, [r8]
 8013aac:	2202      	movs	r2, #2
 8013aae:	9426      	str	r4, [sp, #152]	; 0x98
 8013ab0:	2b07      	cmp	r3, #7
 8013ab2:	9325      	str	r3, [sp, #148]	; 0x94
 8013ab4:	f8c8 2004 	str.w	r2, [r8, #4]
 8013ab8:	f300 83da 	bgt.w	8014270 <_vfprintf_r+0xa98>
 8013abc:	f108 0808 	add.w	r8, r8, #8
 8013ac0:	f1bb 0f80 	cmp.w	fp, #128	; 0x80
 8013ac4:	f000 8251 	beq.w	8013f6a <_vfprintf_r+0x792>
 8013ac8:	9b05      	ldr	r3, [sp, #20]
 8013aca:	9a08      	ldr	r2, [sp, #32]
 8013acc:	eba3 0b02 	sub.w	fp, r3, r2
 8013ad0:	f1bb 0f00 	cmp.w	fp, #0
 8013ad4:	f300 828e 	bgt.w	8013ff4 <_vfprintf_r+0x81c>
 8013ad8:	9b03      	ldr	r3, [sp, #12]
 8013ada:	05db      	lsls	r3, r3, #23
 8013adc:	f100 81ea 	bmi.w	8013eb4 <_vfprintf_r+0x6dc>
 8013ae0:	9b08      	ldr	r3, [sp, #32]
 8013ae2:	f8c8 6000 	str.w	r6, [r8]
 8013ae6:	441c      	add	r4, r3
 8013ae8:	f8c8 3004 	str.w	r3, [r8, #4]
 8013aec:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8013aee:	9426      	str	r4, [sp, #152]	; 0x98
 8013af0:	3301      	adds	r3, #1
 8013af2:	2b07      	cmp	r3, #7
 8013af4:	9325      	str	r3, [sp, #148]	; 0x94
 8013af6:	f300 8363 	bgt.w	80141c0 <_vfprintf_r+0x9e8>
 8013afa:	f108 0808 	add.w	r8, r8, #8
 8013afe:	9b03      	ldr	r3, [sp, #12]
 8013b00:	075d      	lsls	r5, r3, #29
 8013b02:	d505      	bpl.n	8013b10 <_vfprintf_r+0x338>
 8013b04:	9b06      	ldr	r3, [sp, #24]
 8013b06:	9a04      	ldr	r2, [sp, #16]
 8013b08:	1a9d      	subs	r5, r3, r2
 8013b0a:	2d00      	cmp	r5, #0
 8013b0c:	f300 83cd 	bgt.w	80142aa <_vfprintf_r+0xad2>
 8013b10:	9904      	ldr	r1, [sp, #16]
 8013b12:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8013b16:	428a      	cmp	r2, r1
 8013b18:	bfac      	ite	ge
 8013b1a:	189b      	addge	r3, r3, r2
 8013b1c:	185b      	addlt	r3, r3, r1
 8013b1e:	9307      	str	r3, [sp, #28]
 8013b20:	2c00      	cmp	r4, #0
 8013b22:	f040 82dd 	bne.w	80140e0 <_vfprintf_r+0x908>
 8013b26:	2300      	movs	r3, #0
 8013b28:	9325      	str	r3, [sp, #148]	; 0x94
 8013b2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013b2c:	b123      	cbz	r3, 8013b38 <_vfprintf_r+0x360>
 8013b2e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013b30:	ee19 0a10 	vmov	r0, s18
 8013b34:	f002 ff90 	bl	8016a58 <_free_r>
 8013b38:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 8013b3c:	e69c      	b.n	8013878 <_vfprintf_r+0xa0>
 8013b3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013b40:	3307      	adds	r3, #7
 8013b42:	f023 0307 	bic.w	r3, r3, #7
 8013b46:	ecb3 7b02 	vldmia	r3!, {d7}
 8013b4a:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8013b4e:	e9dd 120e 	ldrd	r1, r2, [sp, #56]	; 0x38
 8013b52:	930a      	str	r3, [sp, #40]	; 0x28
 8013b54:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8013b58:	ee0a 1a10 	vmov	s20, r1
 8013b5c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013b60:	ee0a 3a90 	vmov	s21, r3
 8013b64:	4bb2      	ldr	r3, [pc, #712]	; (8013e30 <_vfprintf_r+0x658>)
 8013b66:	eeb0 8a4a 	vmov.f32	s16, s20
 8013b6a:	eef0 8a6a 	vmov.f32	s17, s21
 8013b6e:	ec51 0b18 	vmov	r0, r1, d8
 8013b72:	f7ed fb95 	bl	80012a0 <__aeabi_dcmpun>
 8013b76:	2800      	cmp	r0, #0
 8013b78:	f040 8561 	bne.w	801463e <_vfprintf_r+0xe66>
 8013b7c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013b80:	4bab      	ldr	r3, [pc, #684]	; (8013e30 <_vfprintf_r+0x658>)
 8013b82:	ec51 0b18 	vmov	r0, r1, d8
 8013b86:	f7ec ffbb 	bl	8000b00 <__aeabi_dcmple>
 8013b8a:	2800      	cmp	r0, #0
 8013b8c:	f040 8557 	bne.w	801463e <_vfprintf_r+0xe66>
 8013b90:	2200      	movs	r2, #0
 8013b92:	2300      	movs	r3, #0
 8013b94:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8013b98:	f7ec ffa8 	bl	8000aec <__aeabi_dcmplt>
 8013b9c:	2800      	cmp	r0, #0
 8013b9e:	f041 8087 	bne.w	8014cb0 <_vfprintf_r+0x14d8>
 8013ba2:	f89d 2073 	ldrb.w	r2, [sp, #115]	; 0x73
 8013ba6:	9b03      	ldr	r3, [sp, #12]
 8013ba8:	2100      	movs	r1, #0
 8013baa:	4ea2      	ldr	r6, [pc, #648]	; (8013e34 <_vfprintf_r+0x65c>)
 8013bac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8013bb0:	9109      	str	r1, [sp, #36]	; 0x24
 8013bb2:	9303      	str	r3, [sp, #12]
 8013bb4:	4ba0      	ldr	r3, [pc, #640]	; (8013e38 <_vfprintf_r+0x660>)
 8013bb6:	2003      	movs	r0, #3
 8013bb8:	2d47      	cmp	r5, #71	; 0x47
 8013bba:	bfc8      	it	gt
 8013bbc:	461e      	movgt	r6, r3
 8013bbe:	9105      	str	r1, [sp, #20]
 8013bc0:	9004      	str	r0, [sp, #16]
 8013bc2:	9110      	str	r1, [sp, #64]	; 0x40
 8013bc4:	9008      	str	r0, [sp, #32]
 8013bc6:	e9cd 110b 	strd	r1, r1, [sp, #44]	; 0x2c
 8013bca:	2a00      	cmp	r2, #0
 8013bcc:	f43f af41 	beq.w	8013a52 <_vfprintf_r+0x27a>
 8013bd0:	9b04      	ldr	r3, [sp, #16]
 8013bd2:	3301      	adds	r3, #1
 8013bd4:	9304      	str	r3, [sp, #16]
 8013bd6:	e73c      	b.n	8013a52 <_vfprintf_r+0x27a>
 8013bd8:	4628      	mov	r0, r5
 8013bda:	f002 fdbf 	bl	801675c <__sinit>
 8013bde:	e614      	b.n	801380a <_vfprintf_r+0x32>
 8013be0:	9b03      	ldr	r3, [sp, #12]
 8013be2:	783d      	ldrb	r5, [r7, #0]
 8013be4:	f043 0320 	orr.w	r3, r3, #32
 8013be8:	9303      	str	r3, [sp, #12]
 8013bea:	e671      	b.n	80138d0 <_vfprintf_r+0xf8>
 8013bec:	9b03      	ldr	r3, [sp, #12]
 8013bee:	f043 0310 	orr.w	r3, r3, #16
 8013bf2:	9303      	str	r3, [sp, #12]
 8013bf4:	9b03      	ldr	r3, [sp, #12]
 8013bf6:	069c      	lsls	r4, r3, #26
 8013bf8:	f140 84a8 	bpl.w	801454c <_vfprintf_r+0xd74>
 8013bfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013bfe:	3307      	adds	r3, #7
 8013c00:	f023 0307 	bic.w	r3, r3, #7
 8013c04:	461a      	mov	r2, r3
 8013c06:	685b      	ldr	r3, [r3, #4]
 8013c08:	f852 4b08 	ldr.w	r4, [r2], #8
 8013c0c:	4699      	mov	r9, r3
 8013c0e:	920a      	str	r2, [sp, #40]	; 0x28
 8013c10:	2b00      	cmp	r3, #0
 8013c12:	f2c0 84ad 	blt.w	8014570 <_vfprintf_r+0xd98>
 8013c16:	9b05      	ldr	r3, [sp, #20]
 8013c18:	3301      	adds	r3, #1
 8013c1a:	f000 8382 	beq.w	8014322 <_vfprintf_r+0xb4a>
 8013c1e:	9b03      	ldr	r3, [sp, #12]
 8013c20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8013c24:	9303      	str	r3, [sp, #12]
 8013c26:	9b05      	ldr	r3, [sp, #20]
 8013c28:	2b00      	cmp	r3, #0
 8013c2a:	f040 837a 	bne.w	8014322 <_vfprintf_r+0xb4a>
 8013c2e:	ea54 0309 	orrs.w	r3, r4, r9
 8013c32:	bf14      	ite	ne
 8013c34:	2301      	movne	r3, #1
 8013c36:	2300      	moveq	r3, #0
 8013c38:	f040 8373 	bne.w	8014322 <_vfprintf_r+0xb4a>
 8013c3c:	ae50      	add	r6, sp, #320	; 0x140
 8013c3e:	9305      	str	r3, [sp, #20]
 8013c40:	9308      	str	r3, [sp, #32]
 8013c42:	e073      	b.n	8013d2c <_vfprintf_r+0x554>
 8013c44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013c46:	2200      	movs	r2, #0
 8013c48:	ae37      	add	r6, sp, #220	; 0xdc
 8013c4a:	f853 1b04 	ldr.w	r1, [r3], #4
 8013c4e:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 8013c52:	930a      	str	r3, [sp, #40]	; 0x28
 8013c54:	2301      	movs	r3, #1
 8013c56:	f88d 10dc 	strb.w	r1, [sp, #220]	; 0xdc
 8013c5a:	9304      	str	r3, [sp, #16]
 8013c5c:	9209      	str	r2, [sp, #36]	; 0x24
 8013c5e:	9205      	str	r2, [sp, #20]
 8013c60:	9210      	str	r2, [sp, #64]	; 0x40
 8013c62:	9308      	str	r3, [sp, #32]
 8013c64:	e9cd 220b 	strd	r2, r2, [sp, #44]	; 0x2c
 8013c68:	e6f3      	b.n	8013a52 <_vfprintf_r+0x27a>
 8013c6a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8013c6c:	f04f 0900 	mov.w	r9, #0
 8013c70:	9b05      	ldr	r3, [sp, #20]
 8013c72:	f854 6b04 	ldr.w	r6, [r4], #4
 8013c76:	f88d 9073 	strb.w	r9, [sp, #115]	; 0x73
 8013c7a:	2e00      	cmp	r6, #0
 8013c7c:	f000 85f7 	beq.w	801486e <_vfprintf_r+0x1096>
 8013c80:	1c5a      	adds	r2, r3, #1
 8013c82:	f000 86cd 	beq.w	8014a20 <_vfprintf_r+0x1248>
 8013c86:	461a      	mov	r2, r3
 8013c88:	4649      	mov	r1, r9
 8013c8a:	4630      	mov	r0, r6
 8013c8c:	f003 fa1e 	bl	80170cc <memchr>
 8013c90:	9009      	str	r0, [sp, #36]	; 0x24
 8013c92:	2800      	cmp	r0, #0
 8013c94:	f001 81ea 	beq.w	801506c <_vfprintf_r+0x1894>
 8013c98:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013c9a:	f8cd 9014 	str.w	r9, [sp, #20]
 8013c9e:	1b91      	subs	r1, r2, r6
 8013ca0:	940a      	str	r4, [sp, #40]	; 0x28
 8013ca2:	f89d 2073 	ldrb.w	r2, [sp, #115]	; 0x73
 8013ca6:	9108      	str	r1, [sp, #32]
 8013ca8:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 8013cac:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8013cb0:	9104      	str	r1, [sp, #16]
 8013cb2:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
 8013cb6:	e9cd 990b 	strd	r9, r9, [sp, #44]	; 0x2c
 8013cba:	e786      	b.n	8013bca <_vfprintf_r+0x3f2>
 8013cbc:	9b03      	ldr	r3, [sp, #12]
 8013cbe:	f043 0310 	orr.w	r3, r3, #16
 8013cc2:	9303      	str	r3, [sp, #12]
 8013cc4:	9b03      	ldr	r3, [sp, #12]
 8013cc6:	f013 0920 	ands.w	r9, r3, #32
 8013cca:	f000 842e 	beq.w	801452a <_vfprintf_r+0xd52>
 8013cce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013cd0:	3307      	adds	r3, #7
 8013cd2:	f023 0307 	bic.w	r3, r3, #7
 8013cd6:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8013cda:	f853 4b08 	ldr.w	r4, [r3], #8
 8013cde:	930a      	str	r3, [sp, #40]	; 0x28
 8013ce0:	9b03      	ldr	r3, [sp, #12]
 8013ce2:	2200      	movs	r2, #0
 8013ce4:	f423 6b80 	bic.w	fp, r3, #1024	; 0x400
 8013ce8:	2300      	movs	r3, #0
 8013cea:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
 8013cee:	9b05      	ldr	r3, [sp, #20]
 8013cf0:	1c59      	adds	r1, r3, #1
 8013cf2:	f000 81bd 	beq.w	8014070 <_vfprintf_r+0x898>
 8013cf6:	f02b 0180 	bic.w	r1, fp, #128	; 0x80
 8013cfa:	9103      	str	r1, [sp, #12]
 8013cfc:	ea54 0109 	orrs.w	r1, r4, r9
 8013d00:	f040 81b4 	bne.w	801406c <_vfprintf_r+0x894>
 8013d04:	4619      	mov	r1, r3
 8013d06:	3b00      	subs	r3, #0
 8013d08:	bf18      	it	ne
 8013d0a:	2301      	movne	r3, #1
 8013d0c:	2900      	cmp	r1, #0
 8013d0e:	f040 81ad 	bne.w	801406c <_vfprintf_r+0x894>
 8013d12:	2a00      	cmp	r2, #0
 8013d14:	d192      	bne.n	8013c3c <_vfprintf_r+0x464>
 8013d16:	f01b 0301 	ands.w	r3, fp, #1
 8013d1a:	9205      	str	r2, [sp, #20]
 8013d1c:	9308      	str	r3, [sp, #32]
 8013d1e:	f000 8394 	beq.w	801444a <_vfprintf_r+0xc72>
 8013d22:	2330      	movs	r3, #48	; 0x30
 8013d24:	f20d 163f 	addw	r6, sp, #319	; 0x13f
 8013d28:	f88d 313f 	strb.w	r3, [sp, #319]	; 0x13f
 8013d2c:	9905      	ldr	r1, [sp, #20]
 8013d2e:	2300      	movs	r3, #0
 8013d30:	9808      	ldr	r0, [sp, #32]
 8013d32:	f89d 2073 	ldrb.w	r2, [sp, #115]	; 0x73
 8013d36:	4281      	cmp	r1, r0
 8013d38:	9309      	str	r3, [sp, #36]	; 0x24
 8013d3a:	9310      	str	r3, [sp, #64]	; 0x40
 8013d3c:	bfb8      	it	lt
 8013d3e:	4601      	movlt	r1, r0
 8013d40:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
 8013d44:	9104      	str	r1, [sp, #16]
 8013d46:	e740      	b.n	8013bca <_vfprintf_r+0x3f2>
 8013d48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013d4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8013d4e:	2a00      	cmp	r2, #0
 8013d50:	9206      	str	r2, [sp, #24]
 8013d52:	f280 8428 	bge.w	80145a6 <_vfprintf_r+0xdce>
 8013d56:	9a06      	ldr	r2, [sp, #24]
 8013d58:	930a      	str	r3, [sp, #40]	; 0x28
 8013d5a:	4252      	negs	r2, r2
 8013d5c:	9206      	str	r2, [sp, #24]
 8013d5e:	9b03      	ldr	r3, [sp, #12]
 8013d60:	783d      	ldrb	r5, [r7, #0]
 8013d62:	f043 0304 	orr.w	r3, r3, #4
 8013d66:	9303      	str	r3, [sp, #12]
 8013d68:	e5b2      	b.n	80138d0 <_vfprintf_r+0xf8>
 8013d6a:	783d      	ldrb	r5, [r7, #0]
 8013d6c:	f88d 4073 	strb.w	r4, [sp, #115]	; 0x73
 8013d70:	e5ae      	b.n	80138d0 <_vfprintf_r+0xf8>
 8013d72:	9b03      	ldr	r3, [sp, #12]
 8013d74:	783d      	ldrb	r5, [r7, #0]
 8013d76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013d7a:	9303      	str	r3, [sp, #12]
 8013d7c:	e5a8      	b.n	80138d0 <_vfprintf_r+0xf8>
 8013d7e:	463a      	mov	r2, r7
 8013d80:	f812 5b01 	ldrb.w	r5, [r2], #1
 8013d84:	2d2a      	cmp	r5, #42	; 0x2a
 8013d86:	f001 82a2 	beq.w	80152ce <_vfprintf_r+0x1af6>
 8013d8a:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8013d8e:	4617      	mov	r7, r2
 8013d90:	2b09      	cmp	r3, #9
 8013d92:	f201 81d7 	bhi.w	8015144 <_vfprintf_r+0x196c>
 8013d96:	2200      	movs	r2, #0
 8013d98:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8013d9c:	f817 5b01 	ldrb.w	r5, [r7], #1
 8013da0:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8013da4:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8013da8:	2b09      	cmp	r3, #9
 8013daa:	d9f5      	bls.n	8013d98 <_vfprintf_r+0x5c0>
 8013dac:	9205      	str	r2, [sp, #20]
 8013dae:	e590      	b.n	80138d2 <_vfprintf_r+0xfa>
 8013db0:	ee19 0a10 	vmov	r0, s18
 8013db4:	f003 f8f8 	bl	8016fa8 <_localeconv_r>
 8013db8:	6843      	ldr	r3, [r0, #4]
 8013dba:	4618      	mov	r0, r3
 8013dbc:	9316      	str	r3, [sp, #88]	; 0x58
 8013dbe:	f7fe fd85 	bl	80128cc <strlen>
 8013dc2:	9015      	str	r0, [sp, #84]	; 0x54
 8013dc4:	4605      	mov	r5, r0
 8013dc6:	ee19 0a10 	vmov	r0, s18
 8013dca:	f003 f8ed 	bl	8016fa8 <_localeconv_r>
 8013dce:	6883      	ldr	r3, [r0, #8]
 8013dd0:	9317      	str	r3, [sp, #92]	; 0x5c
 8013dd2:	2d00      	cmp	r5, #0
 8013dd4:	f43f adf3 	beq.w	80139be <_vfprintf_r+0x1e6>
 8013dd8:	2b00      	cmp	r3, #0
 8013dda:	f43f adf0 	beq.w	80139be <_vfprintf_r+0x1e6>
 8013dde:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013de0:	781b      	ldrb	r3, [r3, #0]
 8013de2:	2b00      	cmp	r3, #0
 8013de4:	f43f adeb 	beq.w	80139be <_vfprintf_r+0x1e6>
 8013de8:	9b03      	ldr	r3, [sp, #12]
 8013dea:	783d      	ldrb	r5, [r7, #0]
 8013dec:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8013df0:	9303      	str	r3, [sp, #12]
 8013df2:	e56d      	b.n	80138d0 <_vfprintf_r+0xf8>
 8013df4:	9b03      	ldr	r3, [sp, #12]
 8013df6:	783d      	ldrb	r5, [r7, #0]
 8013df8:	f043 0301 	orr.w	r3, r3, #1
 8013dfc:	9303      	str	r3, [sp, #12]
 8013dfe:	e567      	b.n	80138d0 <_vfprintf_r+0xf8>
 8013e00:	9b03      	ldr	r3, [sp, #12]
 8013e02:	f043 0b10 	orr.w	fp, r3, #16
 8013e06:	f01b 0920 	ands.w	r9, fp, #32
 8013e0a:	f000 837d 	beq.w	8014508 <_vfprintf_r+0xd30>
 8013e0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013e10:	2201      	movs	r2, #1
 8013e12:	3307      	adds	r3, #7
 8013e14:	f023 0307 	bic.w	r3, r3, #7
 8013e18:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8013e1c:	f853 4b08 	ldr.w	r4, [r3], #8
 8013e20:	930a      	str	r3, [sp, #40]	; 0x28
 8013e22:	e761      	b.n	8013ce8 <_vfprintf_r+0x510>
 8013e24:	9b03      	ldr	r3, [sp, #12]
 8013e26:	783d      	ldrb	r5, [r7, #0]
 8013e28:	f043 0308 	orr.w	r3, r3, #8
 8013e2c:	9303      	str	r3, [sp, #12]
 8013e2e:	e54f      	b.n	80138d0 <_vfprintf_r+0xf8>
 8013e30:	7fefffff 	.word	0x7fefffff
 8013e34:	08019520 	.word	0x08019520
 8013e38:	08019524 	.word	0x08019524
 8013e3c:	9b03      	ldr	r3, [sp, #12]
 8013e3e:	069d      	lsls	r5, r3, #26
 8013e40:	f100 83e7 	bmi.w	8014612 <_vfprintf_r+0xe3a>
 8013e44:	9b03      	ldr	r3, [sp, #12]
 8013e46:	06dc      	lsls	r4, r3, #27
 8013e48:	f100 85d9 	bmi.w	80149fe <_vfprintf_r+0x1226>
 8013e4c:	9b03      	ldr	r3, [sp, #12]
 8013e4e:	0658      	lsls	r0, r3, #25
 8013e50:	f100 8748 	bmi.w	8014ce4 <_vfprintf_r+0x150c>
 8013e54:	9b03      	ldr	r3, [sp, #12]
 8013e56:	0599      	lsls	r1, r3, #22
 8013e58:	f140 85d1 	bpl.w	80149fe <_vfprintf_r+0x1226>
 8013e5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013e5e:	9907      	ldr	r1, [sp, #28]
 8013e60:	f853 2b04 	ldr.w	r2, [r3], #4
 8013e64:	7011      	strb	r1, [r2, #0]
 8013e66:	930a      	str	r3, [sp, #40]	; 0x28
 8013e68:	e506      	b.n	8013878 <_vfprintf_r+0xa0>
 8013e6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013e6c:	2578      	movs	r5, #120	; 0x78
 8013e6e:	9a03      	ldr	r2, [sp, #12]
 8013e70:	f04f 0900 	mov.w	r9, #0
 8013e74:	f853 4b04 	ldr.w	r4, [r3], #4
 8013e78:	f042 0b02 	orr.w	fp, r2, #2
 8013e7c:	f88d 5075 	strb.w	r5, [sp, #117]	; 0x75
 8013e80:	930a      	str	r3, [sp, #40]	; 0x28
 8013e82:	2330      	movs	r3, #48	; 0x30
 8013e84:	2202      	movs	r2, #2
 8013e86:	f88d 3074 	strb.w	r3, [sp, #116]	; 0x74
 8013e8a:	4ba7      	ldr	r3, [pc, #668]	; (8014128 <_vfprintf_r+0x950>)
 8013e8c:	9313      	str	r3, [sp, #76]	; 0x4c
 8013e8e:	e72b      	b.n	8013ce8 <_vfprintf_r+0x510>
 8013e90:	783d      	ldrb	r5, [r7, #0]
 8013e92:	9b03      	ldr	r3, [sp, #12]
 8013e94:	2d6c      	cmp	r5, #108	; 0x6c
 8013e96:	f000 84ce 	beq.w	8014836 <_vfprintf_r+0x105e>
 8013e9a:	f043 0310 	orr.w	r3, r3, #16
 8013e9e:	9303      	str	r3, [sp, #12]
 8013ea0:	e516      	b.n	80138d0 <_vfprintf_r+0xf8>
 8013ea2:	783d      	ldrb	r5, [r7, #0]
 8013ea4:	9b03      	ldr	r3, [sp, #12]
 8013ea6:	2d68      	cmp	r5, #104	; 0x68
 8013ea8:	f000 84cc 	beq.w	8014844 <_vfprintf_r+0x106c>
 8013eac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013eb0:	9303      	str	r3, [sp, #12]
 8013eb2:	e50d      	b.n	80138d0 <_vfprintf_r+0xf8>
 8013eb4:	2d65      	cmp	r5, #101	; 0x65
 8013eb6:	f340 813d 	ble.w	8014134 <_vfprintf_r+0x95c>
 8013eba:	2200      	movs	r2, #0
 8013ebc:	2300      	movs	r3, #0
 8013ebe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8013ec2:	f7ec fe09 	bl	8000ad8 <__aeabi_dcmpeq>
 8013ec6:	2800      	cmp	r0, #0
 8013ec8:	f000 823c 	beq.w	8014344 <_vfprintf_r+0xb6c>
 8013ecc:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8013ece:	3401      	adds	r4, #1
 8013ed0:	4a96      	ldr	r2, [pc, #600]	; (801412c <_vfprintf_r+0x954>)
 8013ed2:	3301      	adds	r3, #1
 8013ed4:	9426      	str	r4, [sp, #152]	; 0x98
 8013ed6:	f8c8 2000 	str.w	r2, [r8]
 8013eda:	2201      	movs	r2, #1
 8013edc:	2b07      	cmp	r3, #7
 8013ede:	9325      	str	r3, [sp, #148]	; 0x94
 8013ee0:	f8c8 2004 	str.w	r2, [r8, #4]
 8013ee4:	f300 852d 	bgt.w	8014942 <_vfprintf_r+0x116a>
 8013ee8:	f108 0808 	add.w	r8, r8, #8
 8013eec:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8013eee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8013ef0:	4293      	cmp	r3, r2
 8013ef2:	f280 834a 	bge.w	801458a <_vfprintf_r+0xdb2>
 8013ef6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013ef8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8013efa:	441c      	add	r4, r3
 8013efc:	e9c8 2300 	strd	r2, r3, [r8]
 8013f00:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8013f02:	9426      	str	r4, [sp, #152]	; 0x98
 8013f04:	3301      	adds	r3, #1
 8013f06:	2b07      	cmp	r3, #7
 8013f08:	9325      	str	r3, [sp, #148]	; 0x94
 8013f0a:	f300 84a2 	bgt.w	8014852 <_vfprintf_r+0x107a>
 8013f0e:	f108 0808 	add.w	r8, r8, #8
 8013f12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013f14:	1e5d      	subs	r5, r3, #1
 8013f16:	2d00      	cmp	r5, #0
 8013f18:	f77f adf1 	ble.w	8013afe <_vfprintf_r+0x326>
 8013f1c:	2d10      	cmp	r5, #16
 8013f1e:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8013f20:	f8df 920c 	ldr.w	r9, [pc, #524]	; 8014130 <_vfprintf_r+0x958>
 8013f24:	f340 851d 	ble.w	8014962 <_vfprintf_r+0x118a>
 8013f28:	46bb      	mov	fp, r7
 8013f2a:	2610      	movs	r6, #16
 8013f2c:	464f      	mov	r7, r9
 8013f2e:	ee19 9a10 	vmov	r9, s18
 8013f32:	e003      	b.n	8013f3c <_vfprintf_r+0x764>
 8013f34:	3d10      	subs	r5, #16
 8013f36:	2d10      	cmp	r5, #16
 8013f38:	f340 8511 	ble.w	801495e <_vfprintf_r+0x1186>
 8013f3c:	3301      	adds	r3, #1
 8013f3e:	3410      	adds	r4, #16
 8013f40:	2b07      	cmp	r3, #7
 8013f42:	e9c8 7600 	strd	r7, r6, [r8]
 8013f46:	e9cd 3425 	strd	r3, r4, [sp, #148]	; 0x94
 8013f4a:	f108 0808 	add.w	r8, r8, #8
 8013f4e:	ddf1      	ble.n	8013f34 <_vfprintf_r+0x75c>
 8013f50:	aa24      	add	r2, sp, #144	; 0x90
 8013f52:	4651      	mov	r1, sl
 8013f54:	4648      	mov	r0, r9
 8013f56:	f7fe fd23 	bl	80129a0 <__sprint_r>
 8013f5a:	2800      	cmp	r0, #0
 8013f5c:	f040 80c9 	bne.w	80140f2 <_vfprintf_r+0x91a>
 8013f60:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 8013f64:	e9dd 3425 	ldrd	r3, r4, [sp, #148]	; 0x94
 8013f68:	e7e4      	b.n	8013f34 <_vfprintf_r+0x75c>
 8013f6a:	9b06      	ldr	r3, [sp, #24]
 8013f6c:	9a04      	ldr	r2, [sp, #16]
 8013f6e:	eba3 0b02 	sub.w	fp, r3, r2
 8013f72:	f1bb 0f00 	cmp.w	fp, #0
 8013f76:	f77f ada7 	ble.w	8013ac8 <_vfprintf_r+0x2f0>
 8013f7a:	f1bb 0f10 	cmp.w	fp, #16
 8013f7e:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8013f80:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8014130 <_vfprintf_r+0x958>
 8013f84:	dd28      	ble.n	8013fd8 <_vfprintf_r+0x800>
 8013f86:	4621      	mov	r1, r4
 8013f88:	2310      	movs	r3, #16
 8013f8a:	464c      	mov	r4, r9
 8013f8c:	ee19 9a10 	vmov	r9, s18
 8013f90:	e004      	b.n	8013f9c <_vfprintf_r+0x7c4>
 8013f92:	f1ab 0b10 	sub.w	fp, fp, #16
 8013f96:	f1bb 0f10 	cmp.w	fp, #16
 8013f9a:	dd1b      	ble.n	8013fd4 <_vfprintf_r+0x7fc>
 8013f9c:	3201      	adds	r2, #1
 8013f9e:	3110      	adds	r1, #16
 8013fa0:	2a07      	cmp	r2, #7
 8013fa2:	e9c8 4300 	strd	r4, r3, [r8]
 8013fa6:	e9cd 2125 	strd	r2, r1, [sp, #148]	; 0x94
 8013faa:	f108 0808 	add.w	r8, r8, #8
 8013fae:	ddf0      	ble.n	8013f92 <_vfprintf_r+0x7ba>
 8013fb0:	aa24      	add	r2, sp, #144	; 0x90
 8013fb2:	4651      	mov	r1, sl
 8013fb4:	4648      	mov	r0, r9
 8013fb6:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 8013fba:	f7fe fcf1 	bl	80129a0 <__sprint_r>
 8013fbe:	2800      	cmp	r0, #0
 8013fc0:	f040 8097 	bne.w	80140f2 <_vfprintf_r+0x91a>
 8013fc4:	f1ab 0b10 	sub.w	fp, fp, #16
 8013fc8:	2310      	movs	r3, #16
 8013fca:	f1bb 0f10 	cmp.w	fp, #16
 8013fce:	e9dd 2125 	ldrd	r2, r1, [sp, #148]	; 0x94
 8013fd2:	dce3      	bgt.n	8013f9c <_vfprintf_r+0x7c4>
 8013fd4:	46a1      	mov	r9, r4
 8013fd6:	460c      	mov	r4, r1
 8013fd8:	3201      	adds	r2, #1
 8013fda:	445c      	add	r4, fp
 8013fdc:	f8c8 9000 	str.w	r9, [r8]
 8013fe0:	2a07      	cmp	r2, #7
 8013fe2:	f8c8 b004 	str.w	fp, [r8, #4]
 8013fe6:	e9cd 2425 	strd	r2, r4, [sp, #148]	; 0x94
 8013fea:	f300 8416 	bgt.w	801481a <_vfprintf_r+0x1042>
 8013fee:	f108 0808 	add.w	r8, r8, #8
 8013ff2:	e569      	b.n	8013ac8 <_vfprintf_r+0x2f0>
 8013ff4:	f1bb 0f10 	cmp.w	fp, #16
 8013ff8:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8013ffa:	f8df 9134 	ldr.w	r9, [pc, #308]	; 8014130 <_vfprintf_r+0x958>
 8013ffe:	dd27      	ble.n	8014050 <_vfprintf_r+0x878>
 8014000:	4621      	mov	r1, r4
 8014002:	2310      	movs	r3, #16
 8014004:	464c      	mov	r4, r9
 8014006:	ee19 9a10 	vmov	r9, s18
 801400a:	e004      	b.n	8014016 <_vfprintf_r+0x83e>
 801400c:	f1ab 0b10 	sub.w	fp, fp, #16
 8014010:	f1bb 0f10 	cmp.w	fp, #16
 8014014:	dd1a      	ble.n	801404c <_vfprintf_r+0x874>
 8014016:	3201      	adds	r2, #1
 8014018:	3110      	adds	r1, #16
 801401a:	2a07      	cmp	r2, #7
 801401c:	e9c8 4300 	strd	r4, r3, [r8]
 8014020:	e9cd 2125 	strd	r2, r1, [sp, #148]	; 0x94
 8014024:	f108 0808 	add.w	r8, r8, #8
 8014028:	ddf0      	ble.n	801400c <_vfprintf_r+0x834>
 801402a:	aa24      	add	r2, sp, #144	; 0x90
 801402c:	4651      	mov	r1, sl
 801402e:	4648      	mov	r0, r9
 8014030:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 8014034:	f7fe fcb4 	bl	80129a0 <__sprint_r>
 8014038:	2800      	cmp	r0, #0
 801403a:	d15a      	bne.n	80140f2 <_vfprintf_r+0x91a>
 801403c:	f1ab 0b10 	sub.w	fp, fp, #16
 8014040:	2310      	movs	r3, #16
 8014042:	f1bb 0f10 	cmp.w	fp, #16
 8014046:	e9dd 2125 	ldrd	r2, r1, [sp, #148]	; 0x94
 801404a:	dce4      	bgt.n	8014016 <_vfprintf_r+0x83e>
 801404c:	46a1      	mov	r9, r4
 801404e:	460c      	mov	r4, r1
 8014050:	3201      	adds	r2, #1
 8014052:	445c      	add	r4, fp
 8014054:	f8c8 9000 	str.w	r9, [r8]
 8014058:	2a07      	cmp	r2, #7
 801405a:	f8c8 b004 	str.w	fp, [r8, #4]
 801405e:	e9cd 2425 	strd	r2, r4, [sp, #148]	; 0x94
 8014062:	f300 823f 	bgt.w	80144e4 <_vfprintf_r+0xd0c>
 8014066:	f108 0808 	add.w	r8, r8, #8
 801406a:	e535      	b.n	8013ad8 <_vfprintf_r+0x300>
 801406c:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8014070:	2a01      	cmp	r2, #1
 8014072:	f000 8158 	beq.w	8014326 <_vfprintf_r+0xb4e>
 8014076:	2a02      	cmp	r2, #2
 8014078:	ae50      	add	r6, sp, #320	; 0x140
 801407a:	d113      	bne.n	80140a4 <_vfprintf_r+0x8cc>
 801407c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801407e:	f004 030f 	and.w	r3, r4, #15
 8014082:	0924      	lsrs	r4, r4, #4
 8014084:	5cd3      	ldrb	r3, [r2, r3]
 8014086:	ea44 7409 	orr.w	r4, r4, r9, lsl #28
 801408a:	ea4f 1919 	mov.w	r9, r9, lsr #4
 801408e:	f806 3d01 	strb.w	r3, [r6, #-1]!
 8014092:	ea54 0309 	orrs.w	r3, r4, r9
 8014096:	d1f2      	bne.n	801407e <_vfprintf_r+0x8a6>
 8014098:	ab50      	add	r3, sp, #320	; 0x140
 801409a:	f8cd b00c 	str.w	fp, [sp, #12]
 801409e:	1b9b      	subs	r3, r3, r6
 80140a0:	9308      	str	r3, [sp, #32]
 80140a2:	e643      	b.n	8013d2c <_vfprintf_r+0x554>
 80140a4:	f004 0307 	and.w	r3, r4, #7
 80140a8:	08e4      	lsrs	r4, r4, #3
 80140aa:	4632      	mov	r2, r6
 80140ac:	ea44 7449 	orr.w	r4, r4, r9, lsl #29
 80140b0:	3330      	adds	r3, #48	; 0x30
 80140b2:	ea4f 09d9 	mov.w	r9, r9, lsr #3
 80140b6:	f806 3d01 	strb.w	r3, [r6, #-1]!
 80140ba:	ea54 0109 	orrs.w	r1, r4, r9
 80140be:	d1f1      	bne.n	80140a4 <_vfprintf_r+0x8cc>
 80140c0:	2b30      	cmp	r3, #48	; 0x30
 80140c2:	d0e9      	beq.n	8014098 <_vfprintf_r+0x8c0>
 80140c4:	f01b 0f01 	tst.w	fp, #1
 80140c8:	d0e6      	beq.n	8014098 <_vfprintf_r+0x8c0>
 80140ca:	2330      	movs	r3, #48	; 0x30
 80140cc:	3a02      	subs	r2, #2
 80140ce:	f8cd b00c 	str.w	fp, [sp, #12]
 80140d2:	f806 3c01 	strb.w	r3, [r6, #-1]
 80140d6:	ab50      	add	r3, sp, #320	; 0x140
 80140d8:	4616      	mov	r6, r2
 80140da:	1a9b      	subs	r3, r3, r2
 80140dc:	9308      	str	r3, [sp, #32]
 80140de:	e625      	b.n	8013d2c <_vfprintf_r+0x554>
 80140e0:	aa24      	add	r2, sp, #144	; 0x90
 80140e2:	4651      	mov	r1, sl
 80140e4:	ee19 0a10 	vmov	r0, s18
 80140e8:	f7fe fc5a 	bl	80129a0 <__sprint_r>
 80140ec:	2800      	cmp	r0, #0
 80140ee:	f43f ad1a 	beq.w	8013b26 <_vfprintf_r+0x34e>
 80140f2:	46d1      	mov	r9, sl
 80140f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80140f6:	b119      	cbz	r1, 8014100 <_vfprintf_r+0x928>
 80140f8:	ee19 0a10 	vmov	r0, s18
 80140fc:	f002 fcac 	bl	8016a58 <_free_r>
 8014100:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 8014104:	f013 0f01 	tst.w	r3, #1
 8014108:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 801410c:	d102      	bne.n	8014114 <_vfprintf_r+0x93c>
 801410e:	0598      	lsls	r0, r3, #22
 8014110:	f140 8400 	bpl.w	8014914 <_vfprintf_r+0x113c>
 8014114:	0659      	lsls	r1, r3, #25
 8014116:	f101 8019 	bmi.w	801514c <_vfprintf_r+0x1974>
 801411a:	9807      	ldr	r0, [sp, #28]
 801411c:	b051      	add	sp, #324	; 0x144
 801411e:	ecbd 8b08 	vpop	{d8-d11}
 8014122:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014126:	bf00      	nop
 8014128:	080194e4 	.word	0x080194e4
 801412c:	0801952c 	.word	0x0801952c
 8014130:	08019540 	.word	0x08019540
 8014134:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014136:	2b01      	cmp	r3, #1
 8014138:	f340 8189 	ble.w	801444e <_vfprintf_r+0xc76>
 801413c:	9d25      	ldr	r5, [sp, #148]	; 0x94
 801413e:	3401      	adds	r4, #1
 8014140:	2301      	movs	r3, #1
 8014142:	f8c8 6000 	str.w	r6, [r8]
 8014146:	3501      	adds	r5, #1
 8014148:	9426      	str	r4, [sp, #152]	; 0x98
 801414a:	f8c8 3004 	str.w	r3, [r8, #4]
 801414e:	2d07      	cmp	r5, #7
 8014150:	9525      	str	r5, [sp, #148]	; 0x94
 8014152:	f300 83b1 	bgt.w	80148b8 <_vfprintf_r+0x10e0>
 8014156:	f108 0808 	add.w	r8, r8, #8
 801415a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801415c:	3501      	adds	r5, #1
 801415e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014160:	441c      	add	r4, r3
 8014162:	2d07      	cmp	r5, #7
 8014164:	e9c8 2300 	strd	r2, r3, [r8]
 8014168:	e9cd 5425 	strd	r5, r4, [sp, #148]	; 0x94
 801416c:	f300 83b2 	bgt.w	80148d4 <_vfprintf_r+0x10fc>
 8014170:	f108 0808 	add.w	r8, r8, #8
 8014174:	2200      	movs	r2, #0
 8014176:	2300      	movs	r3, #0
 8014178:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 801417c:	f7ec fcac 	bl	8000ad8 <__aeabi_dcmpeq>
 8014180:	2800      	cmp	r0, #0
 8014182:	f040 8183 	bne.w	801448c <_vfprintf_r+0xcb4>
 8014186:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014188:	3501      	adds	r5, #1
 801418a:	3601      	adds	r6, #1
 801418c:	3b01      	subs	r3, #1
 801418e:	2d07      	cmp	r5, #7
 8014190:	f8c8 6000 	str.w	r6, [r8]
 8014194:	441c      	add	r4, r3
 8014196:	9525      	str	r5, [sp, #148]	; 0x94
 8014198:	f8c8 3004 	str.w	r3, [r8, #4]
 801419c:	9426      	str	r4, [sp, #152]	; 0x98
 801419e:	f300 8167 	bgt.w	8014470 <_vfprintf_r+0xc98>
 80141a2:	f108 0808 	add.w	r8, r8, #8
 80141a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80141a8:	3501      	adds	r5, #1
 80141aa:	441c      	add	r4, r3
 80141ac:	f8c8 3004 	str.w	r3, [r8, #4]
 80141b0:	2d07      	cmp	r5, #7
 80141b2:	ab20      	add	r3, sp, #128	; 0x80
 80141b4:	e9cd 5425 	strd	r5, r4, [sp, #148]	; 0x94
 80141b8:	f8c8 3000 	str.w	r3, [r8]
 80141bc:	f77f ac9d 	ble.w	8013afa <_vfprintf_r+0x322>
 80141c0:	aa24      	add	r2, sp, #144	; 0x90
 80141c2:	4651      	mov	r1, sl
 80141c4:	ee19 0a10 	vmov	r0, s18
 80141c8:	f7fe fbea 	bl	80129a0 <__sprint_r>
 80141cc:	2800      	cmp	r0, #0
 80141ce:	d190      	bne.n	80140f2 <_vfprintf_r+0x91a>
 80141d0:	9c26      	ldr	r4, [sp, #152]	; 0x98
 80141d2:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 80141d6:	e492      	b.n	8013afe <_vfprintf_r+0x326>
 80141d8:	f1b9 0f10 	cmp.w	r9, #16
 80141dc:	e9dd 2125 	ldrd	r2, r1, [sp, #148]	; 0x94
 80141e0:	dd34      	ble.n	801424c <_vfprintf_r+0xa74>
 80141e2:	9318      	str	r3, [sp, #96]	; 0x60
 80141e4:	460b      	mov	r3, r1
 80141e6:	4651      	mov	r1, sl
 80141e8:	9719      	str	r7, [sp, #100]	; 0x64
 80141ea:	46ca      	mov	sl, r9
 80141ec:	462f      	mov	r7, r5
 80141ee:	46b1      	mov	r9, r6
 80141f0:	2410      	movs	r4, #16
 80141f2:	ee19 5a10 	vmov	r5, s18
 80141f6:	460e      	mov	r6, r1
 80141f8:	e004      	b.n	8014204 <_vfprintf_r+0xa2c>
 80141fa:	f1aa 0a10 	sub.w	sl, sl, #16
 80141fe:	f1ba 0f10 	cmp.w	sl, #16
 8014202:	dd1b      	ble.n	801423c <_vfprintf_r+0xa64>
 8014204:	3201      	adds	r2, #1
 8014206:	3310      	adds	r3, #16
 8014208:	49bd      	ldr	r1, [pc, #756]	; (8014500 <_vfprintf_r+0xd28>)
 801420a:	2a07      	cmp	r2, #7
 801420c:	e9c8 1400 	strd	r1, r4, [r8]
 8014210:	e9cd 2325 	strd	r2, r3, [sp, #148]	; 0x94
 8014214:	f108 0808 	add.w	r8, r8, #8
 8014218:	ddef      	ble.n	80141fa <_vfprintf_r+0xa22>
 801421a:	aa24      	add	r2, sp, #144	; 0x90
 801421c:	4631      	mov	r1, r6
 801421e:	4628      	mov	r0, r5
 8014220:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 8014224:	f7fe fbbc 	bl	80129a0 <__sprint_r>
 8014228:	2800      	cmp	r0, #0
 801422a:	f040 837b 	bne.w	8014924 <_vfprintf_r+0x114c>
 801422e:	f1aa 0a10 	sub.w	sl, sl, #16
 8014232:	f1ba 0f10 	cmp.w	sl, #16
 8014236:	e9dd 2325 	ldrd	r2, r3, [sp, #148]	; 0x94
 801423a:	dce3      	bgt.n	8014204 <_vfprintf_r+0xa2c>
 801423c:	4630      	mov	r0, r6
 801423e:	463d      	mov	r5, r7
 8014240:	4619      	mov	r1, r3
 8014242:	464e      	mov	r6, r9
 8014244:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8014246:	46d1      	mov	r9, sl
 8014248:	9f19      	ldr	r7, [sp, #100]	; 0x64
 801424a:	4682      	mov	sl, r0
 801424c:	3201      	adds	r2, #1
 801424e:	eb09 0401 	add.w	r4, r9, r1
 8014252:	49ab      	ldr	r1, [pc, #684]	; (8014500 <_vfprintf_r+0xd28>)
 8014254:	2a07      	cmp	r2, #7
 8014256:	f8c8 9004 	str.w	r9, [r8, #4]
 801425a:	f8c8 1000 	str.w	r1, [r8]
 801425e:	e9cd 2425 	strd	r2, r4, [sp, #148]	; 0x94
 8014262:	f300 8345 	bgt.w	80148f0 <_vfprintf_r+0x1118>
 8014266:	f108 0808 	add.w	r8, r8, #8
 801426a:	f89d 2073 	ldrb.w	r2, [sp, #115]	; 0x73
 801426e:	e404      	b.n	8013a7a <_vfprintf_r+0x2a2>
 8014270:	aa24      	add	r2, sp, #144	; 0x90
 8014272:	4651      	mov	r1, sl
 8014274:	ee19 0a10 	vmov	r0, s18
 8014278:	f7fe fb92 	bl	80129a0 <__sprint_r>
 801427c:	2800      	cmp	r0, #0
 801427e:	f47f af38 	bne.w	80140f2 <_vfprintf_r+0x91a>
 8014282:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8014284:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 8014288:	e41a      	b.n	8013ac0 <_vfprintf_r+0x2e8>
 801428a:	aa24      	add	r2, sp, #144	; 0x90
 801428c:	4651      	mov	r1, sl
 801428e:	ee19 0a10 	vmov	r0, s18
 8014292:	9318      	str	r3, [sp, #96]	; 0x60
 8014294:	f7fe fb84 	bl	80129a0 <__sprint_r>
 8014298:	2800      	cmp	r0, #0
 801429a:	f47f af2a 	bne.w	80140f2 <_vfprintf_r+0x91a>
 801429e:	9c26      	ldr	r4, [sp, #152]	; 0x98
 80142a0:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 80142a4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80142a6:	f7ff bbfa 	b.w	8013a9e <_vfprintf_r+0x2c6>
 80142aa:	2d10      	cmp	r5, #16
 80142ac:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80142ae:	dd20      	ble.n	80142f2 <_vfprintf_r+0xb1a>
 80142b0:	2610      	movs	r6, #16
 80142b2:	ee19 9a10 	vmov	r9, s18
 80142b6:	e002      	b.n	80142be <_vfprintf_r+0xae6>
 80142b8:	3d10      	subs	r5, #16
 80142ba:	2d10      	cmp	r5, #16
 80142bc:	dd19      	ble.n	80142f2 <_vfprintf_r+0xb1a>
 80142be:	3301      	adds	r3, #1
 80142c0:	3410      	adds	r4, #16
 80142c2:	4a8f      	ldr	r2, [pc, #572]	; (8014500 <_vfprintf_r+0xd28>)
 80142c4:	2b07      	cmp	r3, #7
 80142c6:	e9c8 2600 	strd	r2, r6, [r8]
 80142ca:	e9cd 3425 	strd	r3, r4, [sp, #148]	; 0x94
 80142ce:	f108 0808 	add.w	r8, r8, #8
 80142d2:	ddf1      	ble.n	80142b8 <_vfprintf_r+0xae0>
 80142d4:	aa24      	add	r2, sp, #144	; 0x90
 80142d6:	4651      	mov	r1, sl
 80142d8:	4648      	mov	r0, r9
 80142da:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 80142de:	f7fe fb5f 	bl	80129a0 <__sprint_r>
 80142e2:	2800      	cmp	r0, #0
 80142e4:	f47f af05 	bne.w	80140f2 <_vfprintf_r+0x91a>
 80142e8:	3d10      	subs	r5, #16
 80142ea:	2d10      	cmp	r5, #16
 80142ec:	e9dd 3425 	ldrd	r3, r4, [sp, #148]	; 0x94
 80142f0:	dce5      	bgt.n	80142be <_vfprintf_r+0xae6>
 80142f2:	3301      	adds	r3, #1
 80142f4:	442c      	add	r4, r5
 80142f6:	4a82      	ldr	r2, [pc, #520]	; (8014500 <_vfprintf_r+0xd28>)
 80142f8:	2b07      	cmp	r3, #7
 80142fa:	f8c8 5004 	str.w	r5, [r8, #4]
 80142fe:	f8c8 2000 	str.w	r2, [r8]
 8014302:	e9cd 3425 	strd	r3, r4, [sp, #148]	; 0x94
 8014306:	f77f ac03 	ble.w	8013b10 <_vfprintf_r+0x338>
 801430a:	aa24      	add	r2, sp, #144	; 0x90
 801430c:	4651      	mov	r1, sl
 801430e:	ee19 0a10 	vmov	r0, s18
 8014312:	f7fe fb45 	bl	80129a0 <__sprint_r>
 8014316:	2800      	cmp	r0, #0
 8014318:	f47f aeeb 	bne.w	80140f2 <_vfprintf_r+0x91a>
 801431c:	9c26      	ldr	r4, [sp, #152]	; 0x98
 801431e:	f7ff bbf7 	b.w	8013b10 <_vfprintf_r+0x338>
 8014322:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8014326:	2c0a      	cmp	r4, #10
 8014328:	f179 0300 	sbcs.w	r3, r9, #0
 801432c:	f080 8325 	bcs.w	801497a <_vfprintf_r+0x11a2>
 8014330:	3430      	adds	r4, #48	; 0x30
 8014332:	2301      	movs	r3, #1
 8014334:	f20d 163f 	addw	r6, sp, #319	; 0x13f
 8014338:	f8cd b00c 	str.w	fp, [sp, #12]
 801433c:	f88d 413f 	strb.w	r4, [sp, #319]	; 0x13f
 8014340:	9308      	str	r3, [sp, #32]
 8014342:	e4f3      	b.n	8013d2c <_vfprintf_r+0x554>
 8014344:	991e      	ldr	r1, [sp, #120]	; 0x78
 8014346:	2900      	cmp	r1, #0
 8014348:	f340 8131 	ble.w	80145ae <_vfprintf_r+0xdd6>
 801434c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801434e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8014350:	4293      	cmp	r3, r2
 8014352:	bfa8      	it	ge
 8014354:	4613      	movge	r3, r2
 8014356:	2b00      	cmp	r3, #0
 8014358:	4699      	mov	r9, r3
 801435a:	dd0b      	ble.n	8014374 <_vfprintf_r+0xb9c>
 801435c:	441c      	add	r4, r3
 801435e:	e9c8 6300 	strd	r6, r3, [r8]
 8014362:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8014364:	9426      	str	r4, [sp, #152]	; 0x98
 8014366:	3301      	adds	r3, #1
 8014368:	2b07      	cmp	r3, #7
 801436a:	9325      	str	r3, [sp, #148]	; 0x94
 801436c:	f300 862e 	bgt.w	8014fcc <_vfprintf_r+0x17f4>
 8014370:	f108 0808 	add.w	r8, r8, #8
 8014374:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8014376:	f1b9 0f00 	cmp.w	r9, #0
 801437a:	bfa8      	it	ge
 801437c:	eba5 0509 	subge.w	r5, r5, r9
 8014380:	2d00      	cmp	r5, #0
 8014382:	f300 836f 	bgt.w	8014a64 <_vfprintf_r+0x128c>
 8014386:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014388:	4433      	add	r3, r6
 801438a:	469b      	mov	fp, r3
 801438c:	9b03      	ldr	r3, [sp, #12]
 801438e:	0559      	lsls	r1, r3, #21
 8014390:	f100 8561 	bmi.w	8014e56 <_vfprintf_r+0x167e>
 8014394:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 8014396:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014398:	429d      	cmp	r5, r3
 801439a:	db03      	blt.n	80143a4 <_vfprintf_r+0xbcc>
 801439c:	9b03      	ldr	r3, [sp, #12]
 801439e:	07da      	lsls	r2, r3, #31
 80143a0:	f140 848b 	bpl.w	8014cba <_vfprintf_r+0x14e2>
 80143a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80143a6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80143a8:	441c      	add	r4, r3
 80143aa:	e9c8 2300 	strd	r2, r3, [r8]
 80143ae:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80143b0:	9426      	str	r4, [sp, #152]	; 0x98
 80143b2:	3301      	adds	r3, #1
 80143b4:	2b07      	cmp	r3, #7
 80143b6:	9325      	str	r3, [sp, #148]	; 0x94
 80143b8:	f300 8634 	bgt.w	8015024 <_vfprintf_r+0x184c>
 80143bc:	f108 0808 	add.w	r8, r8, #8
 80143c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80143c2:	441e      	add	r6, r3
 80143c4:	1b5d      	subs	r5, r3, r5
 80143c6:	eba6 060b 	sub.w	r6, r6, fp
 80143ca:	42ae      	cmp	r6, r5
 80143cc:	bfa8      	it	ge
 80143ce:	462e      	movge	r6, r5
 80143d0:	2e00      	cmp	r6, #0
 80143d2:	dd0d      	ble.n	80143f0 <_vfprintf_r+0xc18>
 80143d4:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80143d6:	4434      	add	r4, r6
 80143d8:	f8c8 b000 	str.w	fp, [r8]
 80143dc:	3301      	adds	r3, #1
 80143de:	f8c8 6004 	str.w	r6, [r8, #4]
 80143e2:	9426      	str	r4, [sp, #152]	; 0x98
 80143e4:	2b07      	cmp	r3, #7
 80143e6:	9325      	str	r3, [sp, #148]	; 0x94
 80143e8:	f300 8664 	bgt.w	80150b4 <_vfprintf_r+0x18dc>
 80143ec:	f108 0808 	add.w	r8, r8, #8
 80143f0:	2e00      	cmp	r6, #0
 80143f2:	bfa8      	it	ge
 80143f4:	1bad      	subge	r5, r5, r6
 80143f6:	2d00      	cmp	r5, #0
 80143f8:	f77f ab81 	ble.w	8013afe <_vfprintf_r+0x326>
 80143fc:	2d10      	cmp	r5, #16
 80143fe:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8014400:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8014504 <_vfprintf_r+0xd2c>
 8014404:	f340 82ad 	ble.w	8014962 <_vfprintf_r+0x118a>
 8014408:	46bb      	mov	fp, r7
 801440a:	2610      	movs	r6, #16
 801440c:	464f      	mov	r7, r9
 801440e:	ee19 9a10 	vmov	r9, s18
 8014412:	e003      	b.n	801441c <_vfprintf_r+0xc44>
 8014414:	3d10      	subs	r5, #16
 8014416:	2d10      	cmp	r5, #16
 8014418:	f340 82a1 	ble.w	801495e <_vfprintf_r+0x1186>
 801441c:	3301      	adds	r3, #1
 801441e:	3410      	adds	r4, #16
 8014420:	2b07      	cmp	r3, #7
 8014422:	e9c8 7600 	strd	r7, r6, [r8]
 8014426:	e9cd 3425 	strd	r3, r4, [sp, #148]	; 0x94
 801442a:	f108 0808 	add.w	r8, r8, #8
 801442e:	ddf1      	ble.n	8014414 <_vfprintf_r+0xc3c>
 8014430:	aa24      	add	r2, sp, #144	; 0x90
 8014432:	4651      	mov	r1, sl
 8014434:	4648      	mov	r0, r9
 8014436:	f7fe fab3 	bl	80129a0 <__sprint_r>
 801443a:	2800      	cmp	r0, #0
 801443c:	f47f ae59 	bne.w	80140f2 <_vfprintf_r+0x91a>
 8014440:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 8014444:	e9dd 3425 	ldrd	r3, r4, [sp, #148]	; 0x94
 8014448:	e7e4      	b.n	8014414 <_vfprintf_r+0xc3c>
 801444a:	ae50      	add	r6, sp, #320	; 0x140
 801444c:	e46e      	b.n	8013d2c <_vfprintf_r+0x554>
 801444e:	9b03      	ldr	r3, [sp, #12]
 8014450:	07db      	lsls	r3, r3, #31
 8014452:	f53f ae73 	bmi.w	801413c <_vfprintf_r+0x964>
 8014456:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8014458:	3401      	adds	r4, #1
 801445a:	2301      	movs	r3, #1
 801445c:	f8c8 6000 	str.w	r6, [r8]
 8014460:	3501      	adds	r5, #1
 8014462:	9426      	str	r4, [sp, #152]	; 0x98
 8014464:	f8c8 3004 	str.w	r3, [r8, #4]
 8014468:	2d07      	cmp	r5, #7
 801446a:	9525      	str	r5, [sp, #148]	; 0x94
 801446c:	f77f ae99 	ble.w	80141a2 <_vfprintf_r+0x9ca>
 8014470:	aa24      	add	r2, sp, #144	; 0x90
 8014472:	4651      	mov	r1, sl
 8014474:	ee19 0a10 	vmov	r0, s18
 8014478:	f7fe fa92 	bl	80129a0 <__sprint_r>
 801447c:	2800      	cmp	r0, #0
 801447e:	f47f ae38 	bne.w	80140f2 <_vfprintf_r+0x91a>
 8014482:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 8014486:	e9dd 5425 	ldrd	r5, r4, [sp, #148]	; 0x94
 801448a:	e68c      	b.n	80141a6 <_vfprintf_r+0x9ce>
 801448c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801448e:	1e5e      	subs	r6, r3, #1
 8014490:	2e00      	cmp	r6, #0
 8014492:	f77f ae88 	ble.w	80141a6 <_vfprintf_r+0x9ce>
 8014496:	2e10      	cmp	r6, #16
 8014498:	f8df 9068 	ldr.w	r9, [pc, #104]	; 8014504 <_vfprintf_r+0xd2c>
 801449c:	f340 82d6 	ble.w	8014a4c <_vfprintf_r+0x1274>
 80144a0:	9705      	str	r7, [sp, #20]
 80144a2:	f04f 0b10 	mov.w	fp, #16
 80144a6:	464f      	mov	r7, r9
 80144a8:	ee19 9a10 	vmov	r9, s18
 80144ac:	e003      	b.n	80144b6 <_vfprintf_r+0xcde>
 80144ae:	3e10      	subs	r6, #16
 80144b0:	2e10      	cmp	r6, #16
 80144b2:	f340 82c9 	ble.w	8014a48 <_vfprintf_r+0x1270>
 80144b6:	3501      	adds	r5, #1
 80144b8:	3410      	adds	r4, #16
 80144ba:	2d07      	cmp	r5, #7
 80144bc:	e9c8 7b00 	strd	r7, fp, [r8]
 80144c0:	e9cd 5425 	strd	r5, r4, [sp, #148]	; 0x94
 80144c4:	f108 0808 	add.w	r8, r8, #8
 80144c8:	ddf1      	ble.n	80144ae <_vfprintf_r+0xcd6>
 80144ca:	aa24      	add	r2, sp, #144	; 0x90
 80144cc:	4651      	mov	r1, sl
 80144ce:	4648      	mov	r0, r9
 80144d0:	f7fe fa66 	bl	80129a0 <__sprint_r>
 80144d4:	2800      	cmp	r0, #0
 80144d6:	f47f ae0c 	bne.w	80140f2 <_vfprintf_r+0x91a>
 80144da:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 80144de:	e9dd 5425 	ldrd	r5, r4, [sp, #148]	; 0x94
 80144e2:	e7e4      	b.n	80144ae <_vfprintf_r+0xcd6>
 80144e4:	aa24      	add	r2, sp, #144	; 0x90
 80144e6:	4651      	mov	r1, sl
 80144e8:	ee19 0a10 	vmov	r0, s18
 80144ec:	f7fe fa58 	bl	80129a0 <__sprint_r>
 80144f0:	2800      	cmp	r0, #0
 80144f2:	f47f adfe 	bne.w	80140f2 <_vfprintf_r+0x91a>
 80144f6:	9c26      	ldr	r4, [sp, #152]	; 0x98
 80144f8:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 80144fc:	f7ff baec 	b.w	8013ad8 <_vfprintf_r+0x300>
 8014500:	08019530 	.word	0x08019530
 8014504:	08019540 	.word	0x08019540
 8014508:	f01b 0310 	ands.w	r3, fp, #16
 801450c:	f040 814b 	bne.w	80147a6 <_vfprintf_r+0xfce>
 8014510:	f01b 0240 	ands.w	r2, fp, #64	; 0x40
 8014514:	f000 82f9 	beq.w	8014b0a <_vfprintf_r+0x1332>
 8014518:	990a      	ldr	r1, [sp, #40]	; 0x28
 801451a:	4699      	mov	r9, r3
 801451c:	2201      	movs	r2, #1
 801451e:	f851 4b04 	ldr.w	r4, [r1], #4
 8014522:	b2a4      	uxth	r4, r4
 8014524:	910a      	str	r1, [sp, #40]	; 0x28
 8014526:	f7ff bbdf 	b.w	8013ce8 <_vfprintf_r+0x510>
 801452a:	9b03      	ldr	r3, [sp, #12]
 801452c:	f013 0310 	ands.w	r3, r3, #16
 8014530:	d17f      	bne.n	8014632 <_vfprintf_r+0xe5a>
 8014532:	9a03      	ldr	r2, [sp, #12]
 8014534:	f012 0240 	ands.w	r2, r2, #64	; 0x40
 8014538:	f000 82cb 	beq.w	8014ad2 <_vfprintf_r+0x12fa>
 801453c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801453e:	4699      	mov	r9, r3
 8014540:	f852 4b04 	ldr.w	r4, [r2], #4
 8014544:	b2a4      	uxth	r4, r4
 8014546:	920a      	str	r2, [sp, #40]	; 0x28
 8014548:	f7ff bbca 	b.w	8013ce0 <_vfprintf_r+0x508>
 801454c:	9b03      	ldr	r3, [sp, #12]
 801454e:	06d8      	lsls	r0, r3, #27
 8014550:	f100 8130 	bmi.w	80147b4 <_vfprintf_r+0xfdc>
 8014554:	9b03      	ldr	r3, [sp, #12]
 8014556:	0659      	lsls	r1, r3, #25
 8014558:	f140 82c8 	bpl.w	8014aec <_vfprintf_r+0x1314>
 801455c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801455e:	f853 4b04 	ldr.w	r4, [r3], #4
 8014562:	f344 39c0 	sbfx	r9, r4, #15, #1
 8014566:	930a      	str	r3, [sp, #40]	; 0x28
 8014568:	b224      	sxth	r4, r4
 801456a:	464b      	mov	r3, r9
 801456c:	f7ff bb50 	b.w	8013c10 <_vfprintf_r+0x438>
 8014570:	4264      	negs	r4, r4
 8014572:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8014576:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801457a:	f04f 0201 	mov.w	r2, #1
 801457e:	eb69 0949 	sbc.w	r9, r9, r9, lsl #1
 8014582:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
 8014586:	f7ff bbb2 	b.w	8013cee <_vfprintf_r+0x516>
 801458a:	9b03      	ldr	r3, [sp, #12]
 801458c:	07dd      	lsls	r5, r3, #31
 801458e:	f57f aab6 	bpl.w	8013afe <_vfprintf_r+0x326>
 8014592:	e4b0      	b.n	8013ef6 <_vfprintf_r+0x71e>
 8014594:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 8014598:	f002 fd0e 	bl	8016fb8 <__retarget_lock_acquire_recursive>
 801459c:	f9b9 300c 	ldrsh.w	r3, [r9, #12]
 80145a0:	b29a      	uxth	r2, r3
 80145a2:	f7ff b93d 	b.w	8013820 <_vfprintf_r+0x48>
 80145a6:	783d      	ldrb	r5, [r7, #0]
 80145a8:	930a      	str	r3, [sp, #40]	; 0x28
 80145aa:	f7ff b991 	b.w	80138d0 <_vfprintf_r+0xf8>
 80145ae:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80145b0:	3401      	adds	r4, #1
 80145b2:	4abb      	ldr	r2, [pc, #748]	; (80148a0 <_vfprintf_r+0x10c8>)
 80145b4:	3301      	adds	r3, #1
 80145b6:	9426      	str	r4, [sp, #152]	; 0x98
 80145b8:	f8c8 2000 	str.w	r2, [r8]
 80145bc:	2201      	movs	r2, #1
 80145be:	2b07      	cmp	r3, #7
 80145c0:	9325      	str	r3, [sp, #148]	; 0x94
 80145c2:	f8c8 2004 	str.w	r2, [r8, #4]
 80145c6:	f300 84df 	bgt.w	8014f88 <_vfprintf_r+0x17b0>
 80145ca:	f108 0808 	add.w	r8, r8, #8
 80145ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80145d0:	430b      	orrs	r3, r1
 80145d2:	f000 8509 	beq.w	8014fe8 <_vfprintf_r+0x1810>
 80145d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80145d8:	9812      	ldr	r0, [sp, #72]	; 0x48
 80145da:	191a      	adds	r2, r3, r4
 80145dc:	e9c8 0300 	strd	r0, r3, [r8]
 80145e0:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80145e2:	9226      	str	r2, [sp, #152]	; 0x98
 80145e4:	3301      	adds	r3, #1
 80145e6:	2b07      	cmp	r3, #7
 80145e8:	9325      	str	r3, [sp, #148]	; 0x94
 80145ea:	f300 84dc 	bgt.w	8014fa6 <_vfprintf_r+0x17ce>
 80145ee:	f108 0808 	add.w	r8, r8, #8
 80145f2:	2900      	cmp	r1, #0
 80145f4:	f2c0 8583 	blt.w	80150fe <_vfprintf_r+0x1926>
 80145f8:	990d      	ldr	r1, [sp, #52]	; 0x34
 80145fa:	3301      	adds	r3, #1
 80145fc:	f8c8 6000 	str.w	r6, [r8]
 8014600:	188c      	adds	r4, r1, r2
 8014602:	2b07      	cmp	r3, #7
 8014604:	f8c8 1004 	str.w	r1, [r8, #4]
 8014608:	e9cd 3425 	strd	r3, r4, [sp, #148]	; 0x94
 801460c:	f77f aa75 	ble.w	8013afa <_vfprintf_r+0x322>
 8014610:	e5d6      	b.n	80141c0 <_vfprintf_r+0x9e8>
 8014612:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014614:	9807      	ldr	r0, [sp, #28]
 8014616:	f853 1b04 	ldr.w	r1, [r3], #4
 801461a:	17c2      	asrs	r2, r0, #31
 801461c:	930a      	str	r3, [sp, #40]	; 0x28
 801461e:	e9c1 0200 	strd	r0, r2, [r1]
 8014622:	f7ff b929 	b.w	8013878 <_vfprintf_r+0xa0>
 8014626:	2320      	movs	r3, #32
 8014628:	783d      	ldrb	r5, [r7, #0]
 801462a:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
 801462e:	f7ff b94f 	b.w	80138d0 <_vfprintf_r+0xf8>
 8014632:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014634:	f853 4b04 	ldr.w	r4, [r3], #4
 8014638:	930a      	str	r3, [sp, #40]	; 0x28
 801463a:	f7ff bb51 	b.w	8013ce0 <_vfprintf_r+0x508>
 801463e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8014642:	4602      	mov	r2, r0
 8014644:	460b      	mov	r3, r1
 8014646:	f7ec fe2b 	bl	80012a0 <__aeabi_dcmpun>
 801464a:	2800      	cmp	r0, #0
 801464c:	f040 85e8 	bne.w	8015220 <_vfprintf_r+0x1a48>
 8014650:	f025 0b20 	bic.w	fp, r5, #32
 8014654:	f1bb 0f41 	cmp.w	fp, #65	; 0x41
 8014658:	f040 8264 	bne.w	8014b24 <_vfprintf_r+0x134c>
 801465c:	2330      	movs	r3, #48	; 0x30
 801465e:	2d61      	cmp	r5, #97	; 0x61
 8014660:	f88d 3074 	strb.w	r3, [sp, #116]	; 0x74
 8014664:	bf0c      	ite	eq
 8014666:	2378      	moveq	r3, #120	; 0x78
 8014668:	2358      	movne	r3, #88	; 0x58
 801466a:	f88d 3075 	strb.w	r3, [sp, #117]	; 0x75
 801466e:	9b05      	ldr	r3, [sp, #20]
 8014670:	2b63      	cmp	r3, #99	; 0x63
 8014672:	f300 834e 	bgt.w	8014d12 <_vfprintf_r+0x153a>
 8014676:	ae37      	add	r6, sp, #220	; 0xdc
 8014678:	9009      	str	r0, [sp, #36]	; 0x24
 801467a:	e9dd 120e 	ldrd	r1, r2, [sp, #56]	; 0x38
 801467e:	2a00      	cmp	r2, #0
 8014680:	f280 8569 	bge.w	8015156 <_vfprintf_r+0x197e>
 8014684:	e9dd 120e 	ldrd	r1, r2, [sp, #56]	; 0x38
 8014688:	f102 4300 	add.w	r3, r2, #2147483648	; 0x80000000
 801468c:	911a      	str	r1, [sp, #104]	; 0x68
 801468e:	931b      	str	r3, [sp, #108]	; 0x6c
 8014690:	232d      	movs	r3, #45	; 0x2d
 8014692:	9318      	str	r3, [sp, #96]	; 0x60
 8014694:	a81e      	add	r0, sp, #120	; 0x78
 8014696:	ed9d 0b1a 	vldr	d0, [sp, #104]	; 0x68
 801469a:	f003 fb01 	bl	8017ca0 <frexp>
 801469e:	2200      	movs	r2, #0
 80146a0:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80146a4:	ec51 0b10 	vmov	r0, r1, d0
 80146a8:	f7eb ffae 	bl	8000608 <__aeabi_dmul>
 80146ac:	4602      	mov	r2, r0
 80146ae:	460b      	mov	r3, r1
 80146b0:	ec43 2b18 	vmov	d8, r2, r3
 80146b4:	2200      	movs	r2, #0
 80146b6:	2300      	movs	r3, #0
 80146b8:	f7ec fa0e 	bl	8000ad8 <__aeabi_dcmpeq>
 80146bc:	b108      	cbz	r0, 80146c2 <_vfprintf_r+0xeea>
 80146be:	2301      	movs	r3, #1
 80146c0:	931e      	str	r3, [sp, #120]	; 0x78
 80146c2:	9b05      	ldr	r3, [sp, #20]
 80146c4:	46b1      	mov	r9, r6
 80146c6:	4a77      	ldr	r2, [pc, #476]	; (80148a4 <_vfprintf_r+0x10cc>)
 80146c8:	ee09 aa90 	vmov	s19, sl
 80146cc:	1e5c      	subs	r4, r3, #1
 80146ce:	4b76      	ldr	r3, [pc, #472]	; (80148a8 <_vfprintf_r+0x10d0>)
 80146d0:	f8cd 8010 	str.w	r8, [sp, #16]
 80146d4:	2d61      	cmp	r5, #97	; 0x61
 80146d6:	bf18      	it	ne
 80146d8:	461a      	movne	r2, r3
 80146da:	970d      	str	r7, [sp, #52]	; 0x34
 80146dc:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
 80146e0:	4690      	mov	r8, r2
 80146e2:	9205      	str	r2, [sp, #20]
 80146e4:	e9cd 560b 	strd	r5, r6, [sp, #44]	; 0x2c
 80146e8:	ec57 6b18 	vmov	r6, r7, d8
 80146ec:	e004      	b.n	80146f8 <_vfprintf_r+0xf20>
 80146ee:	2200      	movs	r2, #0
 80146f0:	2300      	movs	r3, #0
 80146f2:	f7ec f9f1 	bl	8000ad8 <__aeabi_dcmpeq>
 80146f6:	b9f0      	cbnz	r0, 8014736 <_vfprintf_r+0xf5e>
 80146f8:	2200      	movs	r2, #0
 80146fa:	4b6c      	ldr	r3, [pc, #432]	; (80148ac <_vfprintf_r+0x10d4>)
 80146fc:	4630      	mov	r0, r6
 80146fe:	4639      	mov	r1, r7
 8014700:	f7eb ff82 	bl	8000608 <__aeabi_dmul>
 8014704:	460f      	mov	r7, r1
 8014706:	4606      	mov	r6, r0
 8014708:	f7ec fa18 	bl	8000b3c <__aeabi_d2iz>
 801470c:	4605      	mov	r5, r0
 801470e:	f7eb ff11 	bl	8000534 <__aeabi_i2d>
 8014712:	460b      	mov	r3, r1
 8014714:	4602      	mov	r2, r0
 8014716:	4639      	mov	r1, r7
 8014718:	4630      	mov	r0, r6
 801471a:	f7eb fdbd 	bl	8000298 <__aeabi_dsub>
 801471e:	f818 3005 	ldrb.w	r3, [r8, r5]
 8014722:	46cb      	mov	fp, r9
 8014724:	46a2      	mov	sl, r4
 8014726:	f809 3b01 	strb.w	r3, [r9], #1
 801472a:	1c63      	adds	r3, r4, #1
 801472c:	4606      	mov	r6, r0
 801472e:	460f      	mov	r7, r1
 8014730:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8014734:	d1db      	bne.n	80146ee <_vfprintf_r+0xf16>
 8014736:	ec47 6b18 	vmov	d8, r6, r7
 801473a:	2200      	movs	r2, #0
 801473c:	4b5c      	ldr	r3, [pc, #368]	; (80148b0 <_vfprintf_r+0x10d8>)
 801473e:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8014742:	462c      	mov	r4, r5
 8014744:	f8cd b020 	str.w	fp, [sp, #32]
 8014748:	f8cd a010 	str.w	sl, [sp, #16]
 801474c:	ee19 aa90 	vmov	sl, s19
 8014750:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8014752:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8014754:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8014756:	f8dd b040 	ldr.w	fp, [sp, #64]	; 0x40
 801475a:	ec51 0b18 	vmov	r0, r1, d8
 801475e:	f7ec f9e3 	bl	8000b28 <__aeabi_dcmpgt>
 8014762:	2800      	cmp	r0, #0
 8014764:	f040 857f 	bne.w	8015266 <_vfprintf_r+0x1a8e>
 8014768:	2200      	movs	r2, #0
 801476a:	4b51      	ldr	r3, [pc, #324]	; (80148b0 <_vfprintf_r+0x10d8>)
 801476c:	ec51 0b18 	vmov	r0, r1, d8
 8014770:	f7ec f9b2 	bl	8000ad8 <__aeabi_dcmpeq>
 8014774:	b110      	cbz	r0, 801477c <_vfprintf_r+0xfa4>
 8014776:	07e0      	lsls	r0, r4, #31
 8014778:	f100 8575 	bmi.w	8015266 <_vfprintf_r+0x1a8e>
 801477c:	9b04      	ldr	r3, [sp, #16]
 801477e:	2b00      	cmp	r3, #0
 8014780:	db07      	blt.n	8014792 <_vfprintf_r+0xfba>
 8014782:	9b04      	ldr	r3, [sp, #16]
 8014784:	2230      	movs	r2, #48	; 0x30
 8014786:	3301      	adds	r3, #1
 8014788:	444b      	add	r3, r9
 801478a:	f809 2b01 	strb.w	r2, [r9], #1
 801478e:	454b      	cmp	r3, r9
 8014790:	d1fb      	bne.n	801478a <_vfprintf_r+0xfb2>
 8014792:	9b03      	ldr	r3, [sp, #12]
 8014794:	f043 0302 	orr.w	r3, r3, #2
 8014798:	9303      	str	r3, [sp, #12]
 801479a:	eba9 0306 	sub.w	r3, r9, r6
 801479e:	930d      	str	r3, [sp, #52]	; 0x34
 80147a0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80147a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80147a4:	e206      	b.n	8014bb4 <_vfprintf_r+0x13dc>
 80147a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80147a8:	2201      	movs	r2, #1
 80147aa:	f853 4b04 	ldr.w	r4, [r3], #4
 80147ae:	930a      	str	r3, [sp, #40]	; 0x28
 80147b0:	f7ff ba9a 	b.w	8013ce8 <_vfprintf_r+0x510>
 80147b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80147b6:	f853 4b04 	ldr.w	r4, [r3], #4
 80147ba:	ea4f 79e4 	mov.w	r9, r4, asr #31
 80147be:	930a      	str	r3, [sp, #40]	; 0x28
 80147c0:	464b      	mov	r3, r9
 80147c2:	f7ff ba25 	b.w	8013c10 <_vfprintf_r+0x438>
 80147c6:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80147ca:	f7ff bb1c 	b.w	8013e06 <_vfprintf_r+0x62e>
 80147ce:	4b35      	ldr	r3, [pc, #212]	; (80148a4 <_vfprintf_r+0x10cc>)
 80147d0:	9313      	str	r3, [sp, #76]	; 0x4c
 80147d2:	9b03      	ldr	r3, [sp, #12]
 80147d4:	f013 0920 	ands.w	r9, r3, #32
 80147d8:	d058      	beq.n	801488c <_vfprintf_r+0x10b4>
 80147da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80147dc:	3307      	adds	r3, #7
 80147de:	f023 0307 	bic.w	r3, r3, #7
 80147e2:	f8d3 9004 	ldr.w	r9, [r3, #4]
 80147e6:	f853 4b08 	ldr.w	r4, [r3], #8
 80147ea:	930a      	str	r3, [sp, #40]	; 0x28
 80147ec:	ea54 0309 	orrs.w	r3, r4, r9
 80147f0:	d00a      	beq.n	8014808 <_vfprintf_r+0x1030>
 80147f2:	9b03      	ldr	r3, [sp, #12]
 80147f4:	07d8      	lsls	r0, r3, #31
 80147f6:	d507      	bpl.n	8014808 <_vfprintf_r+0x1030>
 80147f8:	f043 0302 	orr.w	r3, r3, #2
 80147fc:	f88d 5075 	strb.w	r5, [sp, #117]	; 0x75
 8014800:	9303      	str	r3, [sp, #12]
 8014802:	2330      	movs	r3, #48	; 0x30
 8014804:	f88d 3074 	strb.w	r3, [sp, #116]	; 0x74
 8014808:	9b03      	ldr	r3, [sp, #12]
 801480a:	2202      	movs	r2, #2
 801480c:	f423 6b80 	bic.w	fp, r3, #1024	; 0x400
 8014810:	f7ff ba6a 	b.w	8013ce8 <_vfprintf_r+0x510>
 8014814:	4b24      	ldr	r3, [pc, #144]	; (80148a8 <_vfprintf_r+0x10d0>)
 8014816:	9313      	str	r3, [sp, #76]	; 0x4c
 8014818:	e7db      	b.n	80147d2 <_vfprintf_r+0xffa>
 801481a:	aa24      	add	r2, sp, #144	; 0x90
 801481c:	4651      	mov	r1, sl
 801481e:	ee19 0a10 	vmov	r0, s18
 8014822:	f7fe f8bd 	bl	80129a0 <__sprint_r>
 8014826:	2800      	cmp	r0, #0
 8014828:	f47f ac63 	bne.w	80140f2 <_vfprintf_r+0x91a>
 801482c:	9c26      	ldr	r4, [sp, #152]	; 0x98
 801482e:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 8014832:	f7ff b949 	b.w	8013ac8 <_vfprintf_r+0x2f0>
 8014836:	f043 0320 	orr.w	r3, r3, #32
 801483a:	787d      	ldrb	r5, [r7, #1]
 801483c:	3701      	adds	r7, #1
 801483e:	9303      	str	r3, [sp, #12]
 8014840:	f7ff b846 	b.w	80138d0 <_vfprintf_r+0xf8>
 8014844:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8014848:	787d      	ldrb	r5, [r7, #1]
 801484a:	3701      	adds	r7, #1
 801484c:	9303      	str	r3, [sp, #12]
 801484e:	f7ff b83f 	b.w	80138d0 <_vfprintf_r+0xf8>
 8014852:	aa24      	add	r2, sp, #144	; 0x90
 8014854:	4651      	mov	r1, sl
 8014856:	ee19 0a10 	vmov	r0, s18
 801485a:	f7fe f8a1 	bl	80129a0 <__sprint_r>
 801485e:	2800      	cmp	r0, #0
 8014860:	f47f ac47 	bne.w	80140f2 <_vfprintf_r+0x91a>
 8014864:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8014866:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 801486a:	f7ff bb52 	b.w	8013f12 <_vfprintf_r+0x73a>
 801486e:	2b06      	cmp	r3, #6
 8014870:	4632      	mov	r2, r6
 8014872:	9605      	str	r6, [sp, #20]
 8014874:	bf28      	it	cs
 8014876:	2306      	movcs	r3, #6
 8014878:	9609      	str	r6, [sp, #36]	; 0x24
 801487a:	9610      	str	r6, [sp, #64]	; 0x40
 801487c:	9304      	str	r3, [sp, #16]
 801487e:	940a      	str	r4, [sp, #40]	; 0x28
 8014880:	9308      	str	r3, [sp, #32]
 8014882:	e9cd 660b 	strd	r6, r6, [sp, #44]	; 0x2c
 8014886:	4e0b      	ldr	r6, [pc, #44]	; (80148b4 <_vfprintf_r+0x10dc>)
 8014888:	f7ff b99f 	b.w	8013bca <_vfprintf_r+0x3f2>
 801488c:	9b03      	ldr	r3, [sp, #12]
 801488e:	f013 0310 	ands.w	r3, r3, #16
 8014892:	d04a      	beq.n	801492a <_vfprintf_r+0x1152>
 8014894:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014896:	f853 4b04 	ldr.w	r4, [r3], #4
 801489a:	930a      	str	r3, [sp, #40]	; 0x28
 801489c:	e7a6      	b.n	80147ec <_vfprintf_r+0x1014>
 801489e:	bf00      	nop
 80148a0:	0801952c 	.word	0x0801952c
 80148a4:	080194e4 	.word	0x080194e4
 80148a8:	080194d0 	.word	0x080194d0
 80148ac:	40300000 	.word	0x40300000
 80148b0:	3fe00000 	.word	0x3fe00000
 80148b4:	080194f8 	.word	0x080194f8
 80148b8:	aa24      	add	r2, sp, #144	; 0x90
 80148ba:	4651      	mov	r1, sl
 80148bc:	ee19 0a10 	vmov	r0, s18
 80148c0:	f7fe f86e 	bl	80129a0 <__sprint_r>
 80148c4:	2800      	cmp	r0, #0
 80148c6:	f47f ac14 	bne.w	80140f2 <_vfprintf_r+0x91a>
 80148ca:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 80148ce:	e9dd 5425 	ldrd	r5, r4, [sp, #148]	; 0x94
 80148d2:	e442      	b.n	801415a <_vfprintf_r+0x982>
 80148d4:	aa24      	add	r2, sp, #144	; 0x90
 80148d6:	4651      	mov	r1, sl
 80148d8:	ee19 0a10 	vmov	r0, s18
 80148dc:	f7fe f860 	bl	80129a0 <__sprint_r>
 80148e0:	2800      	cmp	r0, #0
 80148e2:	f47f ac06 	bne.w	80140f2 <_vfprintf_r+0x91a>
 80148e6:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 80148ea:	e9dd 5425 	ldrd	r5, r4, [sp, #148]	; 0x94
 80148ee:	e441      	b.n	8014174 <_vfprintf_r+0x99c>
 80148f0:	aa24      	add	r2, sp, #144	; 0x90
 80148f2:	4651      	mov	r1, sl
 80148f4:	ee19 0a10 	vmov	r0, s18
 80148f8:	9318      	str	r3, [sp, #96]	; 0x60
 80148fa:	f7fe f851 	bl	80129a0 <__sprint_r>
 80148fe:	2800      	cmp	r0, #0
 8014900:	f47f abf7 	bne.w	80140f2 <_vfprintf_r+0x91a>
 8014904:	f89d 2073 	ldrb.w	r2, [sp, #115]	; 0x73
 8014908:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 801490c:	9c26      	ldr	r4, [sp, #152]	; 0x98
 801490e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8014910:	f7ff b8b3 	b.w	8013a7a <_vfprintf_r+0x2a2>
 8014914:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 8014918:	f002 fb50 	bl	8016fbc <__retarget_lock_release_recursive>
 801491c:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8014920:	f7ff bbf8 	b.w	8014114 <_vfprintf_r+0x93c>
 8014924:	46b1      	mov	r9, r6
 8014926:	f7ff bbe5 	b.w	80140f4 <_vfprintf_r+0x91c>
 801492a:	9a03      	ldr	r2, [sp, #12]
 801492c:	f012 0240 	ands.w	r2, r2, #64	; 0x40
 8014930:	f000 80c3 	beq.w	8014aba <_vfprintf_r+0x12e2>
 8014934:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014936:	4699      	mov	r9, r3
 8014938:	f852 4b04 	ldr.w	r4, [r2], #4
 801493c:	b2a4      	uxth	r4, r4
 801493e:	920a      	str	r2, [sp, #40]	; 0x28
 8014940:	e754      	b.n	80147ec <_vfprintf_r+0x1014>
 8014942:	aa24      	add	r2, sp, #144	; 0x90
 8014944:	4651      	mov	r1, sl
 8014946:	ee19 0a10 	vmov	r0, s18
 801494a:	f7fe f829 	bl	80129a0 <__sprint_r>
 801494e:	2800      	cmp	r0, #0
 8014950:	f47f abcf 	bne.w	80140f2 <_vfprintf_r+0x91a>
 8014954:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8014956:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 801495a:	f7ff bac7 	b.w	8013eec <_vfprintf_r+0x714>
 801495e:	46b9      	mov	r9, r7
 8014960:	465f      	mov	r7, fp
 8014962:	3301      	adds	r3, #1
 8014964:	442c      	add	r4, r5
 8014966:	f8c8 9000 	str.w	r9, [r8]
 801496a:	2b07      	cmp	r3, #7
 801496c:	f8c8 5004 	str.w	r5, [r8, #4]
 8014970:	e9cd 3425 	strd	r3, r4, [sp, #148]	; 0x94
 8014974:	f77f a8c1 	ble.w	8013afa <_vfprintf_r+0x322>
 8014978:	e422      	b.n	80141c0 <_vfprintf_r+0x9e8>
 801497a:	f40b 6380 	and.w	r3, fp, #1024	; 0x400
 801497e:	2200      	movs	r2, #0
 8014980:	a950      	add	r1, sp, #320	; 0x140
 8014982:	ee08 aa10 	vmov	s16, sl
 8014986:	9503      	str	r5, [sp, #12]
 8014988:	f8cd b010 	str.w	fp, [sp, #16]
 801498c:	460d      	mov	r5, r1
 801498e:	9708      	str	r7, [sp, #32]
 8014990:	4693      	mov	fp, r2
 8014992:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 8014996:	461f      	mov	r7, r3
 8014998:	e00c      	b.n	80149b4 <_vfprintf_r+0x11dc>
 801499a:	2300      	movs	r3, #0
 801499c:	4620      	mov	r0, r4
 801499e:	4649      	mov	r1, r9
 80149a0:	220a      	movs	r2, #10
 80149a2:	f7ec f943 	bl	8000c2c <__aeabi_uldivmod>
 80149a6:	2c0a      	cmp	r4, #10
 80149a8:	f179 0300 	sbcs.w	r3, r9, #0
 80149ac:	d31b      	bcc.n	80149e6 <_vfprintf_r+0x120e>
 80149ae:	4604      	mov	r4, r0
 80149b0:	4689      	mov	r9, r1
 80149b2:	4635      	mov	r5, r6
 80149b4:	4620      	mov	r0, r4
 80149b6:	4649      	mov	r1, r9
 80149b8:	220a      	movs	r2, #10
 80149ba:	2300      	movs	r3, #0
 80149bc:	f7ec f936 	bl	8000c2c <__aeabi_uldivmod>
 80149c0:	3230      	adds	r2, #48	; 0x30
 80149c2:	1e6e      	subs	r6, r5, #1
 80149c4:	f10b 0b01 	add.w	fp, fp, #1
 80149c8:	f805 2c01 	strb.w	r2, [r5, #-1]
 80149cc:	2f00      	cmp	r7, #0
 80149ce:	d0e4      	beq.n	801499a <_vfprintf_r+0x11c2>
 80149d0:	f89a 3000 	ldrb.w	r3, [sl]
 80149d4:	2bff      	cmp	r3, #255	; 0xff
 80149d6:	d0e0      	beq.n	801499a <_vfprintf_r+0x11c2>
 80149d8:	455b      	cmp	r3, fp
 80149da:	d1de      	bne.n	801499a <_vfprintf_r+0x11c2>
 80149dc:	2c0a      	cmp	r4, #10
 80149de:	f179 0300 	sbcs.w	r3, r9, #0
 80149e2:	f080 832e 	bcs.w	8015042 <_vfprintf_r+0x186a>
 80149e6:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 80149ea:	ee18 aa10 	vmov	sl, s16
 80149ee:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 80149f2:	9d03      	ldr	r5, [sp, #12]
 80149f4:	f8dd b010 	ldr.w	fp, [sp, #16]
 80149f8:	9f08      	ldr	r7, [sp, #32]
 80149fa:	f7ff bb4d 	b.w	8014098 <_vfprintf_r+0x8c0>
 80149fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014a00:	9907      	ldr	r1, [sp, #28]
 8014a02:	f853 2b04 	ldr.w	r2, [r3], #4
 8014a06:	6011      	str	r1, [r2, #0]
 8014a08:	930a      	str	r3, [sp, #40]	; 0x28
 8014a0a:	f7fe bf35 	b.w	8013878 <_vfprintf_r+0xa0>
 8014a0e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8014a10:	46d1      	mov	r9, sl
 8014a12:	2b00      	cmp	r3, #0
 8014a14:	f040 8368 	bne.w	80150e8 <_vfprintf_r+0x1910>
 8014a18:	2300      	movs	r3, #0
 8014a1a:	9325      	str	r3, [sp, #148]	; 0x94
 8014a1c:	f7ff bb70 	b.w	8014100 <_vfprintf_r+0x928>
 8014a20:	4630      	mov	r0, r6
 8014a22:	f8cd 9014 	str.w	r9, [sp, #20]
 8014a26:	940a      	str	r4, [sp, #40]	; 0x28
 8014a28:	f7fd ff50 	bl	80128cc <strlen>
 8014a2c:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
 8014a30:	f89d 2073 	ldrb.w	r2, [sp, #115]	; 0x73
 8014a34:	9008      	str	r0, [sp, #32]
 8014a36:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8014a3a:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
 8014a3e:	9104      	str	r1, [sp, #16]
 8014a40:	e9cd 990b 	strd	r9, r9, [sp, #44]	; 0x2c
 8014a44:	f7ff b8c1 	b.w	8013bca <_vfprintf_r+0x3f2>
 8014a48:	46b9      	mov	r9, r7
 8014a4a:	9f05      	ldr	r7, [sp, #20]
 8014a4c:	3501      	adds	r5, #1
 8014a4e:	4434      	add	r4, r6
 8014a50:	f8c8 9000 	str.w	r9, [r8]
 8014a54:	2d07      	cmp	r5, #7
 8014a56:	f8c8 6004 	str.w	r6, [r8, #4]
 8014a5a:	e9cd 5425 	strd	r5, r4, [sp, #148]	; 0x94
 8014a5e:	f77f aba0 	ble.w	80141a2 <_vfprintf_r+0x9ca>
 8014a62:	e505      	b.n	8014470 <_vfprintf_r+0xc98>
 8014a64:	2d10      	cmp	r5, #16
 8014a66:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8014a68:	f8df 9784 	ldr.w	r9, [pc, #1924]	; 80151f0 <_vfprintf_r+0x1a18>
 8014a6c:	f340 8112 	ble.w	8014c94 <_vfprintf_r+0x14bc>
 8014a70:	464a      	mov	r2, r9
 8014a72:	9605      	str	r6, [sp, #20]
 8014a74:	46b9      	mov	r9, r7
 8014a76:	f04f 0b10 	mov.w	fp, #16
 8014a7a:	4657      	mov	r7, sl
 8014a7c:	ee19 6a10 	vmov	r6, s18
 8014a80:	4692      	mov	sl, r2
 8014a82:	e003      	b.n	8014a8c <_vfprintf_r+0x12b4>
 8014a84:	3d10      	subs	r5, #16
 8014a86:	2d10      	cmp	r5, #16
 8014a88:	f340 80ff 	ble.w	8014c8a <_vfprintf_r+0x14b2>
 8014a8c:	3301      	adds	r3, #1
 8014a8e:	3410      	adds	r4, #16
 8014a90:	2b07      	cmp	r3, #7
 8014a92:	e9c8 ab00 	strd	sl, fp, [r8]
 8014a96:	e9cd 3425 	strd	r3, r4, [sp, #148]	; 0x94
 8014a9a:	f108 0808 	add.w	r8, r8, #8
 8014a9e:	ddf1      	ble.n	8014a84 <_vfprintf_r+0x12ac>
 8014aa0:	aa24      	add	r2, sp, #144	; 0x90
 8014aa2:	4639      	mov	r1, r7
 8014aa4:	4630      	mov	r0, r6
 8014aa6:	f7fd ff7b 	bl	80129a0 <__sprint_r>
 8014aaa:	2800      	cmp	r0, #0
 8014aac:	f040 838a 	bne.w	80151c4 <_vfprintf_r+0x19ec>
 8014ab0:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 8014ab4:	e9dd 3425 	ldrd	r3, r4, [sp, #148]	; 0x94
 8014ab8:	e7e4      	b.n	8014a84 <_vfprintf_r+0x12ac>
 8014aba:	9b03      	ldr	r3, [sp, #12]
 8014abc:	f413 7900 	ands.w	r9, r3, #512	; 0x200
 8014ac0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014ac2:	f000 811c 	beq.w	8014cfe <_vfprintf_r+0x1526>
 8014ac6:	f853 4b04 	ldr.w	r4, [r3], #4
 8014aca:	4691      	mov	r9, r2
 8014acc:	b2e4      	uxtb	r4, r4
 8014ace:	930a      	str	r3, [sp, #40]	; 0x28
 8014ad0:	e68c      	b.n	80147ec <_vfprintf_r+0x1014>
 8014ad2:	9b03      	ldr	r3, [sp, #12]
 8014ad4:	f413 7900 	ands.w	r9, r3, #512	; 0x200
 8014ad8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014ada:	f000 810b 	beq.w	8014cf4 <_vfprintf_r+0x151c>
 8014ade:	f853 4b04 	ldr.w	r4, [r3], #4
 8014ae2:	4691      	mov	r9, r2
 8014ae4:	b2e4      	uxtb	r4, r4
 8014ae6:	930a      	str	r3, [sp, #40]	; 0x28
 8014ae8:	f7ff b8fa 	b.w	8013ce0 <_vfprintf_r+0x508>
 8014aec:	9b03      	ldr	r3, [sp, #12]
 8014aee:	f413 7f00 	tst.w	r3, #512	; 0x200
 8014af2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014af4:	f853 4b04 	ldr.w	r4, [r3], #4
 8014af8:	930a      	str	r3, [sp, #40]	; 0x28
 8014afa:	f000 80ee 	beq.w	8014cda <_vfprintf_r+0x1502>
 8014afe:	f344 19c0 	sbfx	r9, r4, #7, #1
 8014b02:	b264      	sxtb	r4, r4
 8014b04:	464b      	mov	r3, r9
 8014b06:	f7ff b883 	b.w	8013c10 <_vfprintf_r+0x438>
 8014b0a:	f41b 7900 	ands.w	r9, fp, #512	; 0x200
 8014b0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014b10:	f000 80dd 	beq.w	8014cce <_vfprintf_r+0x14f6>
 8014b14:	f853 4b04 	ldr.w	r4, [r3], #4
 8014b18:	4691      	mov	r9, r2
 8014b1a:	2201      	movs	r2, #1
 8014b1c:	b2e4      	uxtb	r4, r4
 8014b1e:	930a      	str	r3, [sp, #40]	; 0x28
 8014b20:	f7ff b8e2 	b.w	8013ce8 <_vfprintf_r+0x510>
 8014b24:	9b05      	ldr	r3, [sp, #20]
 8014b26:	1c5a      	adds	r2, r3, #1
 8014b28:	f000 80fe 	beq.w	8014d28 <_vfprintf_r+0x1550>
 8014b2c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8014b30:	f040 80fc 	bne.w	8014d2c <_vfprintf_r+0x1554>
 8014b34:	2b00      	cmp	r3, #0
 8014b36:	f040 80f9 	bne.w	8014d2c <_vfprintf_r+0x1554>
 8014b3a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014b3c:	9a03      	ldr	r2, [sp, #12]
 8014b3e:	2b00      	cmp	r3, #0
 8014b40:	f442 7980 	orr.w	r9, r2, #256	; 0x100
 8014b44:	f2c0 8382 	blt.w	801524c <_vfprintf_r+0x1a74>
 8014b48:	2301      	movs	r3, #1
 8014b4a:	9018      	str	r0, [sp, #96]	; 0x60
 8014b4c:	ed9d 7b0e 	vldr	d7, [sp, #56]	; 0x38
 8014b50:	461c      	mov	r4, r3
 8014b52:	9305      	str	r3, [sp, #20]
 8014b54:	eeb0 ba47 	vmov.f32	s22, s14
 8014b58:	eef0 ba67 	vmov.f32	s23, s15
 8014b5c:	ab22      	add	r3, sp, #136	; 0x88
 8014b5e:	eeb0 0a4b 	vmov.f32	s0, s22
 8014b62:	eef0 0a6b 	vmov.f32	s1, s23
 8014b66:	4622      	mov	r2, r4
 8014b68:	2102      	movs	r1, #2
 8014b6a:	9301      	str	r3, [sp, #4]
 8014b6c:	ab1f      	add	r3, sp, #124	; 0x7c
 8014b6e:	ee19 0a10 	vmov	r0, s18
 8014b72:	9300      	str	r3, [sp, #0]
 8014b74:	ab1e      	add	r3, sp, #120	; 0x78
 8014b76:	f000 fd6f 	bl	8015658 <_dtoa_r>
 8014b7a:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8014b7e:	4606      	mov	r6, r0
 8014b80:	f040 8296 	bne.w	80150b0 <_vfprintf_r+0x18d8>
 8014b84:	9b03      	ldr	r3, [sp, #12]
 8014b86:	07db      	lsls	r3, r3, #31
 8014b88:	f100 8292 	bmi.w	80150b0 <_vfprintf_r+0x18d8>
 8014b8c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014b8e:	1b9b      	subs	r3, r3, r6
 8014b90:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8014b94:	930d      	str	r3, [sp, #52]	; 0x34
 8014b96:	f040 813b 	bne.w	8014e10 <_vfprintf_r+0x1638>
 8014b9a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014b9c:	9a05      	ldr	r2, [sp, #20]
 8014b9e:	930b      	str	r3, [sp, #44]	; 0x2c
 8014ba0:	4293      	cmp	r3, r2
 8014ba2:	dc02      	bgt.n	8014baa <_vfprintf_r+0x13d2>
 8014ba4:	3303      	adds	r3, #3
 8014ba6:	f280 8114 	bge.w	8014dd2 <_vfprintf_r+0x15fa>
 8014baa:	3d02      	subs	r5, #2
 8014bac:	2300      	movs	r3, #0
 8014bae:	f025 0b20 	bic.w	fp, r5, #32
 8014bb2:	9309      	str	r3, [sp, #36]	; 0x24
 8014bb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014bb6:	f1bb 0f41 	cmp.w	fp, #65	; 0x41
 8014bba:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8014bbe:	931e      	str	r3, [sp, #120]	; 0x78
 8014bc0:	f040 8342 	bne.w	8015248 <_vfprintf_r+0x1a70>
 8014bc4:	f105 020f 	add.w	r2, r5, #15
 8014bc8:	b2d2      	uxtb	r2, r2
 8014bca:	2b00      	cmp	r3, #0
 8014bcc:	f88d 2080 	strb.w	r2, [sp, #128]	; 0x80
 8014bd0:	f2c0 8373 	blt.w	80152ba <_vfprintf_r+0x1ae2>
 8014bd4:	222b      	movs	r2, #43	; 0x2b
 8014bd6:	2b09      	cmp	r3, #9
 8014bd8:	f88d 2081 	strb.w	r2, [sp, #129]	; 0x81
 8014bdc:	f340 835e 	ble.w	801529c <_vfprintf_r+0x1ac4>
 8014be0:	f10d 098f 	add.w	r9, sp, #143	; 0x8f
 8014be4:	f8df e60c 	ldr.w	lr, [pc, #1548]	; 80151f4 <_vfprintf_r+0x1a1c>
 8014be8:	4648      	mov	r0, r9
 8014bea:	fb8e 1203 	smull	r1, r2, lr, r3
 8014bee:	17d9      	asrs	r1, r3, #31
 8014bf0:	469c      	mov	ip, r3
 8014bf2:	4604      	mov	r4, r0
 8014bf4:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
 8014bf8:	3801      	subs	r0, #1
 8014bfa:	f1bc 0f63 	cmp.w	ip, #99	; 0x63
 8014bfe:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8014c02:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
 8014c06:	460b      	mov	r3, r1
 8014c08:	f102 0230 	add.w	r2, r2, #48	; 0x30
 8014c0c:	f804 2c01 	strb.w	r2, [r4, #-1]
 8014c10:	dceb      	bgt.n	8014bea <_vfprintf_r+0x1412>
 8014c12:	3330      	adds	r3, #48	; 0x30
 8014c14:	b2da      	uxtb	r2, r3
 8014c16:	1ea3      	subs	r3, r4, #2
 8014c18:	4599      	cmp	r9, r3
 8014c1a:	f800 2c01 	strb.w	r2, [r0, #-1]
 8014c1e:	f240 8394 	bls.w	801534a <_vfprintf_r+0x1b72>
 8014c22:	f10d 0382 	add.w	r3, sp, #130	; 0x82
 8014c26:	e001      	b.n	8014c2c <_vfprintf_r+0x1454>
 8014c28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014c2c:	4581      	cmp	r9, r0
 8014c2e:	f803 2b01 	strb.w	r2, [r3], #1
 8014c32:	d1f9      	bne.n	8014c28 <_vfprintf_r+0x1450>
 8014c34:	f10d 0391 	add.w	r3, sp, #145	; 0x91
 8014c38:	f10d 0282 	add.w	r2, sp, #130	; 0x82
 8014c3c:	1b1b      	subs	r3, r3, r4
 8014c3e:	4413      	add	r3, r2
 8014c40:	aa20      	add	r2, sp, #128	; 0x80
 8014c42:	1a9b      	subs	r3, r3, r2
 8014c44:	9314      	str	r3, [sp, #80]	; 0x50
 8014c46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014c48:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8014c4a:	2b01      	cmp	r3, #1
 8014c4c:	441a      	add	r2, r3
 8014c4e:	9208      	str	r2, [sp, #32]
 8014c50:	f340 8338 	ble.w	80152c4 <_vfprintf_r+0x1aec>
 8014c54:	9b08      	ldr	r3, [sp, #32]
 8014c56:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8014c58:	4413      	add	r3, r2
 8014c5a:	9308      	str	r3, [sp, #32]
 8014c5c:	9b03      	ldr	r3, [sp, #12]
 8014c5e:	9a08      	ldr	r2, [sp, #32]
 8014c60:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8014c64:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8014c68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8014c6c:	9204      	str	r2, [sp, #16]
 8014c6e:	9303      	str	r3, [sp, #12]
 8014c70:	2300      	movs	r3, #0
 8014c72:	9310      	str	r3, [sp, #64]	; 0x40
 8014c74:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
 8014c78:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8014c7a:	2b00      	cmp	r3, #0
 8014c7c:	f040 80e4 	bne.w	8014e48 <_vfprintf_r+0x1670>
 8014c80:	f89d 2073 	ldrb.w	r2, [sp, #115]	; 0x73
 8014c84:	9305      	str	r3, [sp, #20]
 8014c86:	f7fe bfa0 	b.w	8013bca <_vfprintf_r+0x3f2>
 8014c8a:	4652      	mov	r2, sl
 8014c8c:	9e05      	ldr	r6, [sp, #20]
 8014c8e:	46ba      	mov	sl, r7
 8014c90:	464f      	mov	r7, r9
 8014c92:	4691      	mov	r9, r2
 8014c94:	3301      	adds	r3, #1
 8014c96:	442c      	add	r4, r5
 8014c98:	f8c8 9000 	str.w	r9, [r8]
 8014c9c:	2b07      	cmp	r3, #7
 8014c9e:	f8c8 5004 	str.w	r5, [r8, #4]
 8014ca2:	e9cd 3425 	strd	r3, r4, [sp, #148]	; 0x94
 8014ca6:	dc7a      	bgt.n	8014d9e <_vfprintf_r+0x15c6>
 8014ca8:	f108 0808 	add.w	r8, r8, #8
 8014cac:	f7ff bb6b 	b.w	8014386 <_vfprintf_r+0xbae>
 8014cb0:	222d      	movs	r2, #45	; 0x2d
 8014cb2:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 8014cb6:	f7fe bf76 	b.w	8013ba6 <_vfprintf_r+0x3ce>
 8014cba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014cbc:	441e      	add	r6, r3
 8014cbe:	1b5d      	subs	r5, r3, r5
 8014cc0:	eba6 060b 	sub.w	r6, r6, fp
 8014cc4:	42ae      	cmp	r6, r5
 8014cc6:	bfa8      	it	ge
 8014cc8:	462e      	movge	r6, r5
 8014cca:	f7ff bb91 	b.w	80143f0 <_vfprintf_r+0xc18>
 8014cce:	f853 4b04 	ldr.w	r4, [r3], #4
 8014cd2:	2201      	movs	r2, #1
 8014cd4:	930a      	str	r3, [sp, #40]	; 0x28
 8014cd6:	f7ff b807 	b.w	8013ce8 <_vfprintf_r+0x510>
 8014cda:	ea4f 79e4 	mov.w	r9, r4, asr #31
 8014cde:	464b      	mov	r3, r9
 8014ce0:	f7fe bf96 	b.w	8013c10 <_vfprintf_r+0x438>
 8014ce4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014ce6:	9907      	ldr	r1, [sp, #28]
 8014ce8:	f853 2b04 	ldr.w	r2, [r3], #4
 8014cec:	8011      	strh	r1, [r2, #0]
 8014cee:	930a      	str	r3, [sp, #40]	; 0x28
 8014cf0:	f7fe bdc2 	b.w	8013878 <_vfprintf_r+0xa0>
 8014cf4:	f853 4b04 	ldr.w	r4, [r3], #4
 8014cf8:	930a      	str	r3, [sp, #40]	; 0x28
 8014cfa:	f7fe bff1 	b.w	8013ce0 <_vfprintf_r+0x508>
 8014cfe:	f853 4b04 	ldr.w	r4, [r3], #4
 8014d02:	930a      	str	r3, [sp, #40]	; 0x28
 8014d04:	e572      	b.n	80147ec <_vfprintf_r+0x1014>
 8014d06:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 8014d0a:	f002 f957 	bl	8016fbc <__retarget_lock_release_recursive>
 8014d0e:	f7fe be73 	b.w	80139f8 <_vfprintf_r+0x220>
 8014d12:	1c59      	adds	r1, r3, #1
 8014d14:	ee19 0a10 	vmov	r0, s18
 8014d18:	f7fc ffe4 	bl	8011ce4 <_malloc_r>
 8014d1c:	4606      	mov	r6, r0
 8014d1e:	2800      	cmp	r0, #0
 8014d20:	f000 8316 	beq.w	8015350 <_vfprintf_r+0x1b78>
 8014d24:	9009      	str	r0, [sp, #36]	; 0x24
 8014d26:	e4a8      	b.n	801467a <_vfprintf_r+0xea2>
 8014d28:	2306      	movs	r3, #6
 8014d2a:	9305      	str	r3, [sp, #20]
 8014d2c:	9a03      	ldr	r2, [sp, #12]
 8014d2e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8014d32:	f442 7980 	orr.w	r9, r2, #256	; 0x100
 8014d36:	2900      	cmp	r1, #0
 8014d38:	f2c0 828a 	blt.w	8015250 <_vfprintf_r+0x1a78>
 8014d3c:	2300      	movs	r3, #0
 8014d3e:	ec41 0b1b 	vmov	d11, r0, r1
 8014d42:	9318      	str	r3, [sp, #96]	; 0x60
 8014d44:	f1bb 0f46 	cmp.w	fp, #70	; 0x46
 8014d48:	f040 819c 	bne.w	8015084 <_vfprintf_r+0x18ac>
 8014d4c:	ab22      	add	r3, sp, #136	; 0x88
 8014d4e:	eeb0 0a4b 	vmov.f32	s0, s22
 8014d52:	eef0 0a6b 	vmov.f32	s1, s23
 8014d56:	9a05      	ldr	r2, [sp, #20]
 8014d58:	2103      	movs	r1, #3
 8014d5a:	9301      	str	r3, [sp, #4]
 8014d5c:	ab1f      	add	r3, sp, #124	; 0x7c
 8014d5e:	ee19 0a10 	vmov	r0, s18
 8014d62:	9300      	str	r3, [sp, #0]
 8014d64:	ab1e      	add	r3, sp, #120	; 0x78
 8014d66:	f000 fc77 	bl	8015658 <_dtoa_r>
 8014d6a:	7803      	ldrb	r3, [r0, #0]
 8014d6c:	4606      	mov	r6, r0
 8014d6e:	2b30      	cmp	r3, #48	; 0x30
 8014d70:	d108      	bne.n	8014d84 <_vfprintf_r+0x15ac>
 8014d72:	2200      	movs	r2, #0
 8014d74:	2300      	movs	r3, #0
 8014d76:	ec51 0b1b 	vmov	r0, r1, d11
 8014d7a:	f7eb fead 	bl	8000ad8 <__aeabi_dcmpeq>
 8014d7e:	2800      	cmp	r0, #0
 8014d80:	f000 82b0 	beq.w	80152e4 <_vfprintf_r+0x1b0c>
 8014d84:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014d86:	9a05      	ldr	r2, [sp, #20]
 8014d88:	4413      	add	r3, r2
 8014d8a:	18f4      	adds	r4, r6, r3
 8014d8c:	2200      	movs	r2, #0
 8014d8e:	2300      	movs	r3, #0
 8014d90:	ec51 0b1b 	vmov	r0, r1, d11
 8014d94:	f7eb fea0 	bl	8000ad8 <__aeabi_dcmpeq>
 8014d98:	b178      	cbz	r0, 8014dba <_vfprintf_r+0x15e2>
 8014d9a:	4623      	mov	r3, r4
 8014d9c:	e6f7      	b.n	8014b8e <_vfprintf_r+0x13b6>
 8014d9e:	aa24      	add	r2, sp, #144	; 0x90
 8014da0:	4651      	mov	r1, sl
 8014da2:	ee19 0a10 	vmov	r0, s18
 8014da6:	f7fd fdfb 	bl	80129a0 <__sprint_r>
 8014daa:	2800      	cmp	r0, #0
 8014dac:	f47f a9a1 	bne.w	80140f2 <_vfprintf_r+0x91a>
 8014db0:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8014db2:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 8014db6:	f7ff bae6 	b.w	8014386 <_vfprintf_r+0xbae>
 8014dba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014dbc:	42a3      	cmp	r3, r4
 8014dbe:	f4bf aee6 	bcs.w	8014b8e <_vfprintf_r+0x13b6>
 8014dc2:	2130      	movs	r1, #48	; 0x30
 8014dc4:	1c5a      	adds	r2, r3, #1
 8014dc6:	9222      	str	r2, [sp, #136]	; 0x88
 8014dc8:	7019      	strb	r1, [r3, #0]
 8014dca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014dcc:	429c      	cmp	r4, r3
 8014dce:	d8f9      	bhi.n	8014dc4 <_vfprintf_r+0x15ec>
 8014dd0:	e6dd      	b.n	8014b8e <_vfprintf_r+0x13b6>
 8014dd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014dd4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8014dd6:	4293      	cmp	r3, r2
 8014dd8:	f2c0 817d 	blt.w	80150d6 <_vfprintf_r+0x18fe>
 8014ddc:	9a03      	ldr	r2, [sp, #12]
 8014dde:	07d2      	lsls	r2, r2, #31
 8014de0:	f140 822f 	bpl.w	8015242 <_vfprintf_r+0x1a6a>
 8014de4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8014de6:	4413      	add	r3, r2
 8014de8:	9308      	str	r3, [sp, #32]
 8014dea:	9b03      	ldr	r3, [sp, #12]
 8014dec:	055b      	lsls	r3, r3, #21
 8014dee:	d503      	bpl.n	8014df8 <_vfprintf_r+0x1620>
 8014df0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014df2:	2b00      	cmp	r3, #0
 8014df4:	f300 81cf 	bgt.w	8015196 <_vfprintf_r+0x19be>
 8014df8:	9b08      	ldr	r3, [sp, #32]
 8014dfa:	2567      	movs	r5, #103	; 0x67
 8014dfc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8014e00:	9304      	str	r3, [sp, #16]
 8014e02:	2300      	movs	r3, #0
 8014e04:	f8cd 900c 	str.w	r9, [sp, #12]
 8014e08:	9309      	str	r3, [sp, #36]	; 0x24
 8014e0a:	9310      	str	r3, [sp, #64]	; 0x40
 8014e0c:	930c      	str	r3, [sp, #48]	; 0x30
 8014e0e:	e733      	b.n	8014c78 <_vfprintf_r+0x14a0>
 8014e10:	f1bb 0f46 	cmp.w	fp, #70	; 0x46
 8014e14:	f040 82a5 	bne.w	8015362 <_vfprintf_r+0x1b8a>
 8014e18:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8014e1a:	9b03      	ldr	r3, [sp, #12]
 8014e1c:	2a00      	cmp	r2, #0
 8014e1e:	920b      	str	r2, [sp, #44]	; 0x2c
 8014e20:	f003 0301 	and.w	r3, r3, #1
 8014e24:	f340 8263 	ble.w	80152ee <_vfprintf_r+0x1b16>
 8014e28:	9905      	ldr	r1, [sp, #20]
 8014e2a:	430b      	orrs	r3, r1
 8014e2c:	f040 81cd 	bne.w	80151ca <_vfprintf_r+0x19f2>
 8014e30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014e32:	2566      	movs	r5, #102	; 0x66
 8014e34:	9308      	str	r3, [sp, #32]
 8014e36:	9b03      	ldr	r3, [sp, #12]
 8014e38:	055a      	lsls	r2, r3, #21
 8014e3a:	f100 81ad 	bmi.w	8015198 <_vfprintf_r+0x19c0>
 8014e3e:	9b08      	ldr	r3, [sp, #32]
 8014e40:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8014e44:	9304      	str	r3, [sp, #16]
 8014e46:	e7dc      	b.n	8014e02 <_vfprintf_r+0x162a>
 8014e48:	222d      	movs	r2, #45	; 0x2d
 8014e4a:	2300      	movs	r3, #0
 8014e4c:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 8014e50:	9305      	str	r3, [sp, #20]
 8014e52:	f7fe bebd 	b.w	8013bd0 <_vfprintf_r+0x3f8>
 8014e56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014e58:	2b00      	cmp	r3, #0
 8014e5a:	dc03      	bgt.n	8014e64 <_vfprintf_r+0x168c>
 8014e5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8014e5e:	2b00      	cmp	r3, #0
 8014e60:	f340 8287 	ble.w	8015372 <_vfprintf_r+0x1b9a>
 8014e64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014e66:	4620      	mov	r0, r4
 8014e68:	970b      	str	r7, [sp, #44]	; 0x2c
 8014e6a:	ee19 7a10 	vmov	r7, s18
 8014e6e:	18f3      	adds	r3, r6, r3
 8014e70:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8014e72:	9308      	str	r3, [sp, #32]
 8014e74:	4643      	mov	r3, r8
 8014e76:	46d0      	mov	r8, sl
 8014e78:	46da      	mov	sl, fp
 8014e7a:	46b3      	mov	fp, r6
 8014e7c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8014e7e:	2c00      	cmp	r4, #0
 8014e80:	d03d      	beq.n	8014efe <_vfprintf_r+0x1726>
 8014e82:	3c01      	subs	r4, #1
 8014e84:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8014e86:	9916      	ldr	r1, [sp, #88]	; 0x58
 8014e88:	4410      	add	r0, r2
 8014e8a:	e9c3 1200 	strd	r1, r2, [r3]
 8014e8e:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8014e90:	9026      	str	r0, [sp, #152]	; 0x98
 8014e92:	3201      	adds	r2, #1
 8014e94:	2a07      	cmp	r2, #7
 8014e96:	9225      	str	r2, [sp, #148]	; 0x94
 8014e98:	dc63      	bgt.n	8014f62 <_vfprintf_r+0x178a>
 8014e9a:	3308      	adds	r3, #8
 8014e9c:	9908      	ldr	r1, [sp, #32]
 8014e9e:	7832      	ldrb	r2, [r6, #0]
 8014ea0:	eba1 090a 	sub.w	r9, r1, sl
 8014ea4:	9105      	str	r1, [sp, #20]
 8014ea6:	4591      	cmp	r9, r2
 8014ea8:	bfa8      	it	ge
 8014eaa:	4691      	movge	r9, r2
 8014eac:	f1b9 0f00 	cmp.w	r9, #0
 8014eb0:	dd0a      	ble.n	8014ec8 <_vfprintf_r+0x16f0>
 8014eb2:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8014eb4:	4448      	add	r0, r9
 8014eb6:	3201      	adds	r2, #1
 8014eb8:	9026      	str	r0, [sp, #152]	; 0x98
 8014eba:	2a07      	cmp	r2, #7
 8014ebc:	9225      	str	r2, [sp, #148]	; 0x94
 8014ebe:	e9c3 a900 	strd	sl, r9, [r3]
 8014ec2:	dc57      	bgt.n	8014f74 <_vfprintf_r+0x179c>
 8014ec4:	3308      	adds	r3, #8
 8014ec6:	7832      	ldrb	r2, [r6, #0]
 8014ec8:	f1b9 0f00 	cmp.w	r9, #0
 8014ecc:	bfac      	ite	ge
 8014ece:	eba2 0509 	subge.w	r5, r2, r9
 8014ed2:	4615      	movlt	r5, r2
 8014ed4:	2d00      	cmp	r5, #0
 8014ed6:	dc17      	bgt.n	8014f08 <_vfprintf_r+0x1730>
 8014ed8:	4492      	add	sl, r2
 8014eda:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014edc:	2a00      	cmp	r2, #0
 8014ede:	dcce      	bgt.n	8014e7e <_vfprintf_r+0x16a6>
 8014ee0:	2c00      	cmp	r4, #0
 8014ee2:	dccc      	bgt.n	8014e7e <_vfprintf_r+0x16a6>
 8014ee4:	9617      	str	r6, [sp, #92]	; 0x5c
 8014ee6:	4604      	mov	r4, r0
 8014ee8:	465e      	mov	r6, fp
 8014eea:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8014eec:	46d3      	mov	fp, sl
 8014eee:	46c2      	mov	sl, r8
 8014ef0:	4698      	mov	r8, r3
 8014ef2:	9b05      	ldr	r3, [sp, #20]
 8014ef4:	459b      	cmp	fp, r3
 8014ef6:	bf28      	it	cs
 8014ef8:	469b      	movcs	fp, r3
 8014efa:	f7ff ba4b 	b.w	8014394 <_vfprintf_r+0xbbc>
 8014efe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014f00:	3e01      	subs	r6, #1
 8014f02:	3a01      	subs	r2, #1
 8014f04:	920c      	str	r2, [sp, #48]	; 0x30
 8014f06:	e7bd      	b.n	8014e84 <_vfprintf_r+0x16ac>
 8014f08:	2d10      	cmp	r5, #16
 8014f0a:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8014f0c:	dd1d      	ble.n	8014f4a <_vfprintf_r+0x1772>
 8014f0e:	f04f 0910 	mov.w	r9, #16
 8014f12:	e002      	b.n	8014f1a <_vfprintf_r+0x1742>
 8014f14:	3d10      	subs	r5, #16
 8014f16:	2d10      	cmp	r5, #16
 8014f18:	dd17      	ble.n	8014f4a <_vfprintf_r+0x1772>
 8014f1a:	3201      	adds	r2, #1
 8014f1c:	3010      	adds	r0, #16
 8014f1e:	49b4      	ldr	r1, [pc, #720]	; (80151f0 <_vfprintf_r+0x1a18>)
 8014f20:	2a07      	cmp	r2, #7
 8014f22:	e9c3 1900 	strd	r1, r9, [r3]
 8014f26:	e9cd 2025 	strd	r2, r0, [sp, #148]	; 0x94
 8014f2a:	f103 0308 	add.w	r3, r3, #8
 8014f2e:	ddf1      	ble.n	8014f14 <_vfprintf_r+0x173c>
 8014f30:	aa24      	add	r2, sp, #144	; 0x90
 8014f32:	4641      	mov	r1, r8
 8014f34:	4638      	mov	r0, r7
 8014f36:	f7fd fd33 	bl	80129a0 <__sprint_r>
 8014f3a:	2800      	cmp	r0, #0
 8014f3c:	d143      	bne.n	8014fc6 <_vfprintf_r+0x17ee>
 8014f3e:	3d10      	subs	r5, #16
 8014f40:	ab27      	add	r3, sp, #156	; 0x9c
 8014f42:	2d10      	cmp	r5, #16
 8014f44:	e9dd 2025 	ldrd	r2, r0, [sp, #148]	; 0x94
 8014f48:	dce7      	bgt.n	8014f1a <_vfprintf_r+0x1742>
 8014f4a:	3201      	adds	r2, #1
 8014f4c:	4428      	add	r0, r5
 8014f4e:	49a8      	ldr	r1, [pc, #672]	; (80151f0 <_vfprintf_r+0x1a18>)
 8014f50:	2a07      	cmp	r2, #7
 8014f52:	605d      	str	r5, [r3, #4]
 8014f54:	6019      	str	r1, [r3, #0]
 8014f56:	e9cd 2025 	strd	r2, r0, [sp, #148]	; 0x94
 8014f5a:	dc58      	bgt.n	801500e <_vfprintf_r+0x1836>
 8014f5c:	3308      	adds	r3, #8
 8014f5e:	7832      	ldrb	r2, [r6, #0]
 8014f60:	e7ba      	b.n	8014ed8 <_vfprintf_r+0x1700>
 8014f62:	aa24      	add	r2, sp, #144	; 0x90
 8014f64:	4641      	mov	r1, r8
 8014f66:	4638      	mov	r0, r7
 8014f68:	f7fd fd1a 	bl	80129a0 <__sprint_r>
 8014f6c:	bb58      	cbnz	r0, 8014fc6 <_vfprintf_r+0x17ee>
 8014f6e:	9826      	ldr	r0, [sp, #152]	; 0x98
 8014f70:	ab27      	add	r3, sp, #156	; 0x9c
 8014f72:	e793      	b.n	8014e9c <_vfprintf_r+0x16c4>
 8014f74:	aa24      	add	r2, sp, #144	; 0x90
 8014f76:	4641      	mov	r1, r8
 8014f78:	4638      	mov	r0, r7
 8014f7a:	f7fd fd11 	bl	80129a0 <__sprint_r>
 8014f7e:	bb10      	cbnz	r0, 8014fc6 <_vfprintf_r+0x17ee>
 8014f80:	7832      	ldrb	r2, [r6, #0]
 8014f82:	ab27      	add	r3, sp, #156	; 0x9c
 8014f84:	9826      	ldr	r0, [sp, #152]	; 0x98
 8014f86:	e79f      	b.n	8014ec8 <_vfprintf_r+0x16f0>
 8014f88:	aa24      	add	r2, sp, #144	; 0x90
 8014f8a:	4651      	mov	r1, sl
 8014f8c:	ee19 0a10 	vmov	r0, s18
 8014f90:	f7fd fd06 	bl	80129a0 <__sprint_r>
 8014f94:	2800      	cmp	r0, #0
 8014f96:	f47f a8ac 	bne.w	80140f2 <_vfprintf_r+0x91a>
 8014f9a:	991e      	ldr	r1, [sp, #120]	; 0x78
 8014f9c:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 8014fa0:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8014fa2:	f7ff bb14 	b.w	80145ce <_vfprintf_r+0xdf6>
 8014fa6:	aa24      	add	r2, sp, #144	; 0x90
 8014fa8:	4651      	mov	r1, sl
 8014faa:	ee19 0a10 	vmov	r0, s18
 8014fae:	f7fd fcf7 	bl	80129a0 <__sprint_r>
 8014fb2:	2800      	cmp	r0, #0
 8014fb4:	f47f a89d 	bne.w	80140f2 <_vfprintf_r+0x91a>
 8014fb8:	991e      	ldr	r1, [sp, #120]	; 0x78
 8014fba:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 8014fbe:	e9dd 3225 	ldrd	r3, r2, [sp, #148]	; 0x94
 8014fc2:	f7ff bb16 	b.w	80145f2 <_vfprintf_r+0xe1a>
 8014fc6:	46c1      	mov	r9, r8
 8014fc8:	f7ff b894 	b.w	80140f4 <_vfprintf_r+0x91c>
 8014fcc:	aa24      	add	r2, sp, #144	; 0x90
 8014fce:	4651      	mov	r1, sl
 8014fd0:	ee19 0a10 	vmov	r0, s18
 8014fd4:	f7fd fce4 	bl	80129a0 <__sprint_r>
 8014fd8:	2800      	cmp	r0, #0
 8014fda:	f47f a88a 	bne.w	80140f2 <_vfprintf_r+0x91a>
 8014fde:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8014fe0:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 8014fe4:	f7ff b9c6 	b.w	8014374 <_vfprintf_r+0xb9c>
 8014fe8:	9b03      	ldr	r3, [sp, #12]
 8014fea:	07d8      	lsls	r0, r3, #31
 8014fec:	f57e ad87 	bpl.w	8013afe <_vfprintf_r+0x326>
 8014ff0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014ff2:	9912      	ldr	r1, [sp, #72]	; 0x48
 8014ff4:	191a      	adds	r2, r3, r4
 8014ff6:	e9c8 1300 	strd	r1, r3, [r8]
 8014ffa:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8014ffc:	9226      	str	r2, [sp, #152]	; 0x98
 8014ffe:	3301      	adds	r3, #1
 8015000:	2b07      	cmp	r3, #7
 8015002:	9325      	str	r3, [sp, #148]	; 0x94
 8015004:	dccf      	bgt.n	8014fa6 <_vfprintf_r+0x17ce>
 8015006:	f108 0808 	add.w	r8, r8, #8
 801500a:	f7ff baf5 	b.w	80145f8 <_vfprintf_r+0xe20>
 801500e:	aa24      	add	r2, sp, #144	; 0x90
 8015010:	4641      	mov	r1, r8
 8015012:	4638      	mov	r0, r7
 8015014:	f7fd fcc4 	bl	80129a0 <__sprint_r>
 8015018:	2800      	cmp	r0, #0
 801501a:	d1d4      	bne.n	8014fc6 <_vfprintf_r+0x17ee>
 801501c:	7832      	ldrb	r2, [r6, #0]
 801501e:	ab27      	add	r3, sp, #156	; 0x9c
 8015020:	9826      	ldr	r0, [sp, #152]	; 0x98
 8015022:	e759      	b.n	8014ed8 <_vfprintf_r+0x1700>
 8015024:	aa24      	add	r2, sp, #144	; 0x90
 8015026:	4651      	mov	r1, sl
 8015028:	ee19 0a10 	vmov	r0, s18
 801502c:	f7fd fcb8 	bl	80129a0 <__sprint_r>
 8015030:	2800      	cmp	r0, #0
 8015032:	f47f a85e 	bne.w	80140f2 <_vfprintf_r+0x91a>
 8015036:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 8015038:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 801503c:	9c26      	ldr	r4, [sp, #152]	; 0x98
 801503e:	f7ff b9bf 	b.w	80143c0 <_vfprintf_r+0xbe8>
 8015042:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015044:	9916      	ldr	r1, [sp, #88]	; 0x58
 8015046:	1af6      	subs	r6, r6, r3
 8015048:	461a      	mov	r2, r3
 801504a:	4630      	mov	r0, r6
 801504c:	f002 feee 	bl	8017e2c <strncpy>
 8015050:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8015054:	b10b      	cbz	r3, 801505a <_vfprintf_r+0x1882>
 8015056:	f10a 0a01 	add.w	sl, sl, #1
 801505a:	4620      	mov	r0, r4
 801505c:	4649      	mov	r1, r9
 801505e:	220a      	movs	r2, #10
 8015060:	2300      	movs	r3, #0
 8015062:	f04f 0b00 	mov.w	fp, #0
 8015066:	f7eb fde1 	bl	8000c2c <__aeabi_uldivmod>
 801506a:	e4a0      	b.n	80149ae <_vfprintf_r+0x11d6>
 801506c:	9b05      	ldr	r3, [sp, #20]
 801506e:	f89d 2073 	ldrb.w	r2, [sp, #115]	; 0x73
 8015072:	940a      	str	r4, [sp, #40]	; 0x28
 8015074:	9304      	str	r3, [sp, #16]
 8015076:	9308      	str	r3, [sp, #32]
 8015078:	9005      	str	r0, [sp, #20]
 801507a:	9010      	str	r0, [sp, #64]	; 0x40
 801507c:	e9cd 000b 	strd	r0, r0, [sp, #44]	; 0x2c
 8015080:	f7fe bda3 	b.w	8013bca <_vfprintf_r+0x3f2>
 8015084:	f1bb 0f45 	cmp.w	fp, #69	; 0x45
 8015088:	f040 8177 	bne.w	801537a <_vfprintf_r+0x1ba2>
 801508c:	9b05      	ldr	r3, [sp, #20]
 801508e:	eeb0 0a4b 	vmov.f32	s0, s22
 8015092:	eef0 0a6b 	vmov.f32	s1, s23
 8015096:	2102      	movs	r1, #2
 8015098:	ee19 0a10 	vmov	r0, s18
 801509c:	1c5c      	adds	r4, r3, #1
 801509e:	ab22      	add	r3, sp, #136	; 0x88
 80150a0:	9301      	str	r3, [sp, #4]
 80150a2:	ab1f      	add	r3, sp, #124	; 0x7c
 80150a4:	4622      	mov	r2, r4
 80150a6:	9300      	str	r3, [sp, #0]
 80150a8:	ab1e      	add	r3, sp, #120	; 0x78
 80150aa:	f000 fad5 	bl	8015658 <_dtoa_r>
 80150ae:	4606      	mov	r6, r0
 80150b0:	4434      	add	r4, r6
 80150b2:	e66b      	b.n	8014d8c <_vfprintf_r+0x15b4>
 80150b4:	aa24      	add	r2, sp, #144	; 0x90
 80150b6:	4651      	mov	r1, sl
 80150b8:	ee19 0a10 	vmov	r0, s18
 80150bc:	f7fd fc70 	bl	80129a0 <__sprint_r>
 80150c0:	2800      	cmp	r0, #0
 80150c2:	f47f a816 	bne.w	80140f2 <_vfprintf_r+0x91a>
 80150c6:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 80150c8:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 80150cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80150ce:	9c26      	ldr	r4, [sp, #152]	; 0x98
 80150d0:	1b5d      	subs	r5, r3, r5
 80150d2:	f7ff b98d 	b.w	80143f0 <_vfprintf_r+0xc18>
 80150d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80150d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80150da:	189a      	adds	r2, r3, r2
 80150dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80150de:	2b00      	cmp	r3, #0
 80150e0:	9208      	str	r2, [sp, #32]
 80150e2:	dd7b      	ble.n	80151dc <_vfprintf_r+0x1a04>
 80150e4:	2567      	movs	r5, #103	; 0x67
 80150e6:	e6a6      	b.n	8014e36 <_vfprintf_r+0x165e>
 80150e8:	aa24      	add	r2, sp, #144	; 0x90
 80150ea:	4651      	mov	r1, sl
 80150ec:	ee19 0a10 	vmov	r0, s18
 80150f0:	f7fd fc56 	bl	80129a0 <__sprint_r>
 80150f4:	2800      	cmp	r0, #0
 80150f6:	f43f ac8f 	beq.w	8014a18 <_vfprintf_r+0x1240>
 80150fa:	f7ff b801 	b.w	8014100 <_vfprintf_r+0x928>
 80150fe:	424d      	negs	r5, r1
 8015100:	3110      	adds	r1, #16
 8015102:	f8df 90ec 	ldr.w	r9, [pc, #236]	; 80151f0 <_vfprintf_r+0x1a18>
 8015106:	da2c      	bge.n	8015162 <_vfprintf_r+0x198a>
 8015108:	2410      	movs	r4, #16
 801510a:	ee19 ba10 	vmov	fp, s18
 801510e:	e002      	b.n	8015116 <_vfprintf_r+0x193e>
 8015110:	3d10      	subs	r5, #16
 8015112:	2d10      	cmp	r5, #16
 8015114:	dd25      	ble.n	8015162 <_vfprintf_r+0x198a>
 8015116:	3301      	adds	r3, #1
 8015118:	3210      	adds	r2, #16
 801511a:	2b07      	cmp	r3, #7
 801511c:	e9c8 9400 	strd	r9, r4, [r8]
 8015120:	e9cd 3225 	strd	r3, r2, [sp, #148]	; 0x94
 8015124:	f108 0808 	add.w	r8, r8, #8
 8015128:	ddf2      	ble.n	8015110 <_vfprintf_r+0x1938>
 801512a:	aa24      	add	r2, sp, #144	; 0x90
 801512c:	4651      	mov	r1, sl
 801512e:	4658      	mov	r0, fp
 8015130:	f7fd fc36 	bl	80129a0 <__sprint_r>
 8015134:	2800      	cmp	r0, #0
 8015136:	f47e afdc 	bne.w	80140f2 <_vfprintf_r+0x91a>
 801513a:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 801513e:	e9dd 3225 	ldrd	r3, r2, [sp, #148]	; 0x94
 8015142:	e7e5      	b.n	8015110 <_vfprintf_r+0x1938>
 8015144:	2300      	movs	r3, #0
 8015146:	9305      	str	r3, [sp, #20]
 8015148:	f7fe bbc3 	b.w	80138d2 <_vfprintf_r+0xfa>
 801514c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015150:	9307      	str	r3, [sp, #28]
 8015152:	f7fe bfe2 	b.w	801411a <_vfprintf_r+0x942>
 8015156:	2300      	movs	r3, #0
 8015158:	e9cd 121a 	strd	r1, r2, [sp, #104]	; 0x68
 801515c:	9318      	str	r3, [sp, #96]	; 0x60
 801515e:	f7ff ba99 	b.w	8014694 <_vfprintf_r+0xebc>
 8015162:	3301      	adds	r3, #1
 8015164:	442a      	add	r2, r5
 8015166:	f8c8 9000 	str.w	r9, [r8]
 801516a:	2b07      	cmp	r3, #7
 801516c:	f8c8 5004 	str.w	r5, [r8, #4]
 8015170:	e9cd 3225 	strd	r3, r2, [sp, #148]	; 0x94
 8015174:	f77f af47 	ble.w	8015006 <_vfprintf_r+0x182e>
 8015178:	aa24      	add	r2, sp, #144	; 0x90
 801517a:	4651      	mov	r1, sl
 801517c:	ee19 0a10 	vmov	r0, s18
 8015180:	f7fd fc0e 	bl	80129a0 <__sprint_r>
 8015184:	2800      	cmp	r0, #0
 8015186:	f47e afb4 	bne.w	80140f2 <_vfprintf_r+0x91a>
 801518a:	f10d 089c 	add.w	r8, sp, #156	; 0x9c
 801518e:	e9dd 3225 	ldrd	r3, r2, [sp, #148]	; 0x94
 8015192:	f7ff ba31 	b.w	80145f8 <_vfprintf_r+0xe20>
 8015196:	2567      	movs	r5, #103	; 0x67
 8015198:	9917      	ldr	r1, [sp, #92]	; 0x5c
 801519a:	780b      	ldrb	r3, [r1, #0]
 801519c:	2bff      	cmp	r3, #255	; 0xff
 801519e:	f000 80e4 	beq.w	801536a <_vfprintf_r+0x1b92>
 80151a2:	2400      	movs	r4, #0
 80151a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80151a6:	4620      	mov	r0, r4
 80151a8:	e003      	b.n	80151b2 <_vfprintf_r+0x19da>
 80151aa:	3001      	adds	r0, #1
 80151ac:	3101      	adds	r1, #1
 80151ae:	2bff      	cmp	r3, #255	; 0xff
 80151b0:	d022      	beq.n	80151f8 <_vfprintf_r+0x1a20>
 80151b2:	4293      	cmp	r3, r2
 80151b4:	da20      	bge.n	80151f8 <_vfprintf_r+0x1a20>
 80151b6:	1ad2      	subs	r2, r2, r3
 80151b8:	784b      	ldrb	r3, [r1, #1]
 80151ba:	2b00      	cmp	r3, #0
 80151bc:	d1f5      	bne.n	80151aa <_vfprintf_r+0x19d2>
 80151be:	780b      	ldrb	r3, [r1, #0]
 80151c0:	3401      	adds	r4, #1
 80151c2:	e7f4      	b.n	80151ae <_vfprintf_r+0x19d6>
 80151c4:	46b9      	mov	r9, r7
 80151c6:	f7fe bf95 	b.w	80140f4 <_vfprintf_r+0x91c>
 80151ca:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80151cc:	2566      	movs	r5, #102	; 0x66
 80151ce:	18d3      	adds	r3, r2, r3
 80151d0:	4419      	add	r1, r3
 80151d2:	9108      	str	r1, [sp, #32]
 80151d4:	e62f      	b.n	8014e36 <_vfprintf_r+0x165e>
 80151d6:	46d1      	mov	r9, sl
 80151d8:	f7fe bf92 	b.w	8014100 <_vfprintf_r+0x928>
 80151dc:	f1c3 0301 	rsb	r3, r3, #1
 80151e0:	2567      	movs	r5, #103	; 0x67
 80151e2:	441a      	add	r2, r3
 80151e4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80151e8:	9208      	str	r2, [sp, #32]
 80151ea:	9304      	str	r3, [sp, #16]
 80151ec:	e609      	b.n	8014e02 <_vfprintf_r+0x162a>
 80151ee:	bf00      	nop
 80151f0:	08019540 	.word	0x08019540
 80151f4:	66666667 	.word	0x66666667
 80151f8:	920b      	str	r2, [sp, #44]	; 0x2c
 80151fa:	9117      	str	r1, [sp, #92]	; 0x5c
 80151fc:	900c      	str	r0, [sp, #48]	; 0x30
 80151fe:	9410      	str	r4, [sp, #64]	; 0x40
 8015200:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8015202:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015204:	9915      	ldr	r1, [sp, #84]	; 0x54
 8015206:	4413      	add	r3, r2
 8015208:	9a08      	ldr	r2, [sp, #32]
 801520a:	f8cd 900c 	str.w	r9, [sp, #12]
 801520e:	fb01 2303 	mla	r3, r1, r3, r2
 8015212:	2200      	movs	r2, #0
 8015214:	9308      	str	r3, [sp, #32]
 8015216:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801521a:	9209      	str	r2, [sp, #36]	; 0x24
 801521c:	9304      	str	r3, [sp, #16]
 801521e:	e52b      	b.n	8014c78 <_vfprintf_r+0x14a0>
 8015220:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015222:	2b00      	cmp	r3, #0
 8015224:	f2c0 8087 	blt.w	8015336 <_vfprintf_r+0x1b5e>
 8015228:	f89d 2073 	ldrb.w	r2, [sp, #115]	; 0x73
 801522c:	9b03      	ldr	r3, [sp, #12]
 801522e:	4e54      	ldr	r6, [pc, #336]	; (8015380 <_vfprintf_r+0x1ba8>)
 8015230:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8015234:	9303      	str	r3, [sp, #12]
 8015236:	2300      	movs	r3, #0
 8015238:	4619      	mov	r1, r3
 801523a:	9309      	str	r3, [sp, #36]	; 0x24
 801523c:	4b51      	ldr	r3, [pc, #324]	; (8015384 <_vfprintf_r+0x1bac>)
 801523e:	f7fe bcba 	b.w	8013bb6 <_vfprintf_r+0x3de>
 8015242:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015244:	9308      	str	r3, [sp, #32]
 8015246:	e5d0      	b.n	8014dea <_vfprintf_r+0x1612>
 8015248:	b2ea      	uxtb	r2, r5
 801524a:	e4be      	b.n	8014bca <_vfprintf_r+0x13f2>
 801524c:	2301      	movs	r3, #1
 801524e:	9305      	str	r3, [sp, #20]
 8015250:	e9dd 120e 	ldrd	r1, r2, [sp, #56]	; 0x38
 8015254:	f102 4300 	add.w	r3, r2, #2147483648	; 0x80000000
 8015258:	ee0b 1a10 	vmov	s22, r1
 801525c:	ee0b 3a90 	vmov	s23, r3
 8015260:	232d      	movs	r3, #45	; 0x2d
 8015262:	9318      	str	r3, [sp, #96]	; 0x60
 8015264:	e56e      	b.n	8014d44 <_vfprintf_r+0x156c>
 8015266:	9b08      	ldr	r3, [sp, #32]
 8015268:	9322      	str	r3, [sp, #136]	; 0x88
 801526a:	9b05      	ldr	r3, [sp, #20]
 801526c:	f819 2c01 	ldrb.w	r2, [r9, #-1]
 8015270:	7bd9      	ldrb	r1, [r3, #15]
 8015272:	464b      	mov	r3, r9
 8015274:	428a      	cmp	r2, r1
 8015276:	d109      	bne.n	801528c <_vfprintf_r+0x1ab4>
 8015278:	2030      	movs	r0, #48	; 0x30
 801527a:	f803 0c01 	strb.w	r0, [r3, #-1]
 801527e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8015280:	1e5a      	subs	r2, r3, #1
 8015282:	9222      	str	r2, [sp, #136]	; 0x88
 8015284:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8015288:	4291      	cmp	r1, r2
 801528a:	d0f6      	beq.n	801527a <_vfprintf_r+0x1aa2>
 801528c:	2a39      	cmp	r2, #57	; 0x39
 801528e:	d059      	beq.n	8015344 <_vfprintf_r+0x1b6c>
 8015290:	3201      	adds	r2, #1
 8015292:	b2d2      	uxtb	r2, r2
 8015294:	f803 2c01 	strb.w	r2, [r3, #-1]
 8015298:	f7ff ba7b 	b.w	8014792 <_vfprintf_r+0xfba>
 801529c:	f1bb 0f41 	cmp.w	fp, #65	; 0x41
 80152a0:	d04d      	beq.n	801533e <_vfprintf_r+0x1b66>
 80152a2:	2230      	movs	r2, #48	; 0x30
 80152a4:	f88d 2082 	strb.w	r2, [sp, #130]	; 0x82
 80152a8:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 80152ac:	3330      	adds	r3, #48	; 0x30
 80152ae:	f802 3b01 	strb.w	r3, [r2], #1
 80152b2:	ab20      	add	r3, sp, #128	; 0x80
 80152b4:	1ad3      	subs	r3, r2, r3
 80152b6:	9314      	str	r3, [sp, #80]	; 0x50
 80152b8:	e4c5      	b.n	8014c46 <_vfprintf_r+0x146e>
 80152ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80152bc:	222d      	movs	r2, #45	; 0x2d
 80152be:	f1c3 0301 	rsb	r3, r3, #1
 80152c2:	e488      	b.n	8014bd6 <_vfprintf_r+0x13fe>
 80152c4:	9b03      	ldr	r3, [sp, #12]
 80152c6:	07d9      	lsls	r1, r3, #31
 80152c8:	f57f acc8 	bpl.w	8014c5c <_vfprintf_r+0x1484>
 80152cc:	e4c2      	b.n	8014c54 <_vfprintf_r+0x147c>
 80152ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80152d0:	787d      	ldrb	r5, [r7, #1]
 80152d2:	4617      	mov	r7, r2
 80152d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80152d8:	ea42 72e2 	orr.w	r2, r2, r2, asr #31
 80152dc:	930a      	str	r3, [sp, #40]	; 0x28
 80152de:	9205      	str	r2, [sp, #20]
 80152e0:	f7fe baf6 	b.w	80138d0 <_vfprintf_r+0xf8>
 80152e4:	9b05      	ldr	r3, [sp, #20]
 80152e6:	f1c3 0301 	rsb	r3, r3, #1
 80152ea:	931e      	str	r3, [sp, #120]	; 0x78
 80152ec:	e54b      	b.n	8014d86 <_vfprintf_r+0x15ae>
 80152ee:	9a05      	ldr	r2, [sp, #20]
 80152f0:	4313      	orrs	r3, r2
 80152f2:	d104      	bne.n	80152fe <_vfprintf_r+0x1b26>
 80152f4:	2301      	movs	r3, #1
 80152f6:	2566      	movs	r5, #102	; 0x66
 80152f8:	9304      	str	r3, [sp, #16]
 80152fa:	9308      	str	r3, [sp, #32]
 80152fc:	e581      	b.n	8014e02 <_vfprintf_r+0x162a>
 80152fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8015300:	2566      	movs	r5, #102	; 0x66
 8015302:	3301      	adds	r3, #1
 8015304:	441a      	add	r2, r3
 8015306:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801530a:	9208      	str	r2, [sp, #32]
 801530c:	9304      	str	r3, [sp, #16]
 801530e:	e578      	b.n	8014e02 <_vfprintf_r+0x162a>
 8015310:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 8015314:	07db      	lsls	r3, r3, #31
 8015316:	f53f af19 	bmi.w	801514c <_vfprintf_r+0x1974>
 801531a:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 801531e:	059f      	lsls	r7, r3, #22
 8015320:	f53f af14 	bmi.w	801514c <_vfprintf_r+0x1974>
 8015324:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015328:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 801532c:	9307      	str	r3, [sp, #28]
 801532e:	f001 fe45 	bl	8016fbc <__retarget_lock_release_recursive>
 8015332:	f7fe bef2 	b.w	801411a <_vfprintf_r+0x942>
 8015336:	222d      	movs	r2, #45	; 0x2d
 8015338:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 801533c:	e776      	b.n	801522c <_vfprintf_r+0x1a54>
 801533e:	f10d 0282 	add.w	r2, sp, #130	; 0x82
 8015342:	e7b3      	b.n	80152ac <_vfprintf_r+0x1ad4>
 8015344:	9a05      	ldr	r2, [sp, #20]
 8015346:	7a92      	ldrb	r2, [r2, #10]
 8015348:	e7a4      	b.n	8015294 <_vfprintf_r+0x1abc>
 801534a:	2302      	movs	r3, #2
 801534c:	9314      	str	r3, [sp, #80]	; 0x50
 801534e:	e47a      	b.n	8014c46 <_vfprintf_r+0x146e>
 8015350:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8015354:	46d1      	mov	r9, sl
 8015356:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801535a:	f8aa 300c 	strh.w	r3, [sl, #12]
 801535e:	f7fe becf 	b.w	8014100 <_vfprintf_r+0x928>
 8015362:	2300      	movs	r3, #0
 8015364:	9309      	str	r3, [sp, #36]	; 0x24
 8015366:	f7ff ba1b 	b.w	80147a0 <_vfprintf_r+0xfc8>
 801536a:	2300      	movs	r3, #0
 801536c:	9310      	str	r3, [sp, #64]	; 0x40
 801536e:	930c      	str	r3, [sp, #48]	; 0x30
 8015370:	e746      	b.n	8015200 <_vfprintf_r+0x1a28>
 8015372:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015374:	18f3      	adds	r3, r6, r3
 8015376:	9305      	str	r3, [sp, #20]
 8015378:	e5bb      	b.n	8014ef2 <_vfprintf_r+0x171a>
 801537a:	9c05      	ldr	r4, [sp, #20]
 801537c:	f7ff bbee 	b.w	8014b5c <_vfprintf_r+0x1384>
 8015380:	08019528 	.word	0x08019528
 8015384:	08018c54 	.word	0x08018c54

08015388 <vfprintf>:
 8015388:	b410      	push	{r4}
 801538a:	4c04      	ldr	r4, [pc, #16]	; (801539c <vfprintf+0x14>)
 801538c:	4613      	mov	r3, r2
 801538e:	460a      	mov	r2, r1
 8015390:	4601      	mov	r1, r0
 8015392:	6820      	ldr	r0, [r4, #0]
 8015394:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015398:	f7fe ba1e 	b.w	80137d8 <_vfprintf_r>
 801539c:	20000260 	.word	0x20000260

080153a0 <__sbprintf>:
 80153a0:	b570      	push	{r4, r5, r6, lr}
 80153a2:	460c      	mov	r4, r1
 80153a4:	8989      	ldrh	r1, [r1, #12]
 80153a6:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
 80153aa:	4606      	mov	r6, r0
 80153ac:	f021 0102 	bic.w	r1, r1, #2
 80153b0:	a818      	add	r0, sp, #96	; 0x60
 80153b2:	f8ad 1014 	strh.w	r1, [sp, #20]
 80153b6:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80153b8:	911b      	str	r1, [sp, #108]	; 0x6c
 80153ba:	89e1      	ldrh	r1, [r4, #14]
 80153bc:	f8ad 1016 	strh.w	r1, [sp, #22]
 80153c0:	69e1      	ldr	r1, [r4, #28]
 80153c2:	9109      	str	r1, [sp, #36]	; 0x24
 80153c4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80153c6:	910b      	str	r1, [sp, #44]	; 0x2c
 80153c8:	a91c      	add	r1, sp, #112	; 0x70
 80153ca:	9102      	str	r1, [sp, #8]
 80153cc:	9106      	str	r1, [sp, #24]
 80153ce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80153d2:	9104      	str	r1, [sp, #16]
 80153d4:	9107      	str	r1, [sp, #28]
 80153d6:	2100      	movs	r1, #0
 80153d8:	e9cd 3200 	strd	r3, r2, [sp]
 80153dc:	9108      	str	r1, [sp, #32]
 80153de:	f001 fde7 	bl	8016fb0 <__retarget_lock_init_recursive>
 80153e2:	a902      	add	r1, sp, #8
 80153e4:	4630      	mov	r0, r6
 80153e6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80153ea:	f7fe f9f5 	bl	80137d8 <_vfprintf_r>
 80153ee:	1e05      	subs	r5, r0, #0
 80153f0:	db07      	blt.n	8015402 <__sbprintf+0x62>
 80153f2:	a902      	add	r1, sp, #8
 80153f4:	4630      	mov	r0, r6
 80153f6:	f001 f97d 	bl	80166f4 <_fflush_r>
 80153fa:	2800      	cmp	r0, #0
 80153fc:	bf18      	it	ne
 80153fe:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 8015402:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 8015406:	065b      	lsls	r3, r3, #25
 8015408:	d503      	bpl.n	8015412 <__sbprintf+0x72>
 801540a:	89a3      	ldrh	r3, [r4, #12]
 801540c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015410:	81a3      	strh	r3, [r4, #12]
 8015412:	9818      	ldr	r0, [sp, #96]	; 0x60
 8015414:	f001 fdce 	bl	8016fb4 <__retarget_lock_close_recursive>
 8015418:	4628      	mov	r0, r5
 801541a:	f50d 6d8e 	add.w	sp, sp, #1136	; 0x470
 801541e:	bd70      	pop	{r4, r5, r6, pc}

08015420 <__swsetup_r>:
 8015420:	b538      	push	{r3, r4, r5, lr}
 8015422:	4b33      	ldr	r3, [pc, #204]	; (80154f0 <__swsetup_r+0xd0>)
 8015424:	4605      	mov	r5, r0
 8015426:	460c      	mov	r4, r1
 8015428:	681b      	ldr	r3, [r3, #0]
 801542a:	b10b      	cbz	r3, 8015430 <__swsetup_r+0x10>
 801542c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801542e:	b1da      	cbz	r2, 8015468 <__swsetup_r+0x48>
 8015430:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015434:	0718      	lsls	r0, r3, #28
 8015436:	b29a      	uxth	r2, r3
 8015438:	d51e      	bpl.n	8015478 <__swsetup_r+0x58>
 801543a:	6921      	ldr	r1, [r4, #16]
 801543c:	b339      	cbz	r1, 801548e <__swsetup_r+0x6e>
 801543e:	f012 0001 	ands.w	r0, r2, #1
 8015442:	d007      	beq.n	8015454 <__swsetup_r+0x34>
 8015444:	2000      	movs	r0, #0
 8015446:	60a0      	str	r0, [r4, #8]
 8015448:	6960      	ldr	r0, [r4, #20]
 801544a:	4240      	negs	r0, r0
 801544c:	61a0      	str	r0, [r4, #24]
 801544e:	b139      	cbz	r1, 8015460 <__swsetup_r+0x40>
 8015450:	2000      	movs	r0, #0
 8015452:	bd38      	pop	{r3, r4, r5, pc}
 8015454:	0795      	lsls	r5, r2, #30
 8015456:	bf58      	it	pl
 8015458:	6960      	ldrpl	r0, [r4, #20]
 801545a:	60a0      	str	r0, [r4, #8]
 801545c:	2900      	cmp	r1, #0
 801545e:	d1f7      	bne.n	8015450 <__swsetup_r+0x30>
 8015460:	0612      	lsls	r2, r2, #24
 8015462:	d43e      	bmi.n	80154e2 <__swsetup_r+0xc2>
 8015464:	4608      	mov	r0, r1
 8015466:	bd38      	pop	{r3, r4, r5, pc}
 8015468:	4618      	mov	r0, r3
 801546a:	f001 f977 	bl	801675c <__sinit>
 801546e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015472:	0718      	lsls	r0, r3, #28
 8015474:	b29a      	uxth	r2, r3
 8015476:	d4e0      	bmi.n	801543a <__swsetup_r+0x1a>
 8015478:	06d1      	lsls	r1, r2, #27
 801547a:	d52a      	bpl.n	80154d2 <__swsetup_r+0xb2>
 801547c:	0752      	lsls	r2, r2, #29
 801547e:	d414      	bmi.n	80154aa <__swsetup_r+0x8a>
 8015480:	6921      	ldr	r1, [r4, #16]
 8015482:	f043 0308 	orr.w	r3, r3, #8
 8015486:	b29a      	uxth	r2, r3
 8015488:	81a3      	strh	r3, [r4, #12]
 801548a:	2900      	cmp	r1, #0
 801548c:	d1d7      	bne.n	801543e <__swsetup_r+0x1e>
 801548e:	f402 7020 	and.w	r0, r2, #640	; 0x280
 8015492:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8015496:	d0d2      	beq.n	801543e <__swsetup_r+0x1e>
 8015498:	4621      	mov	r1, r4
 801549a:	4628      	mov	r0, r5
 801549c:	f001 fd90 	bl	8016fc0 <__smakebuf_r>
 80154a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80154a4:	6921      	ldr	r1, [r4, #16]
 80154a6:	b29a      	uxth	r2, r3
 80154a8:	e7c9      	b.n	801543e <__swsetup_r+0x1e>
 80154aa:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80154ac:	b151      	cbz	r1, 80154c4 <__swsetup_r+0xa4>
 80154ae:	f104 0240 	add.w	r2, r4, #64	; 0x40
 80154b2:	4291      	cmp	r1, r2
 80154b4:	d004      	beq.n	80154c0 <__swsetup_r+0xa0>
 80154b6:	4628      	mov	r0, r5
 80154b8:	f001 face 	bl	8016a58 <_free_r>
 80154bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80154c0:	2200      	movs	r2, #0
 80154c2:	6322      	str	r2, [r4, #48]	; 0x30
 80154c4:	2200      	movs	r2, #0
 80154c6:	6921      	ldr	r1, [r4, #16]
 80154c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80154cc:	e9c4 1200 	strd	r1, r2, [r4]
 80154d0:	e7d7      	b.n	8015482 <__swsetup_r+0x62>
 80154d2:	2209      	movs	r2, #9
 80154d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80154d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80154dc:	602a      	str	r2, [r5, #0]
 80154de:	81a3      	strh	r3, [r4, #12]
 80154e0:	bd38      	pop	{r3, r4, r5, pc}
 80154e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80154e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80154ea:	81a3      	strh	r3, [r4, #12]
 80154ec:	bd38      	pop	{r3, r4, r5, pc}
 80154ee:	bf00      	nop
 80154f0:	20000260 	.word	0x20000260

080154f4 <register_fini>:
 80154f4:	4b02      	ldr	r3, [pc, #8]	; (8015500 <register_fini+0xc>)
 80154f6:	b113      	cbz	r3, 80154fe <register_fini+0xa>
 80154f8:	4802      	ldr	r0, [pc, #8]	; (8015504 <register_fini+0x10>)
 80154fa:	f000 b80d 	b.w	8015518 <atexit>
 80154fe:	4770      	bx	lr
 8015500:	00000000 	.word	0x00000000
 8015504:	08016885 	.word	0x08016885

08015508 <abort>:
 8015508:	2006      	movs	r0, #6
 801550a:	b508      	push	{r3, lr}
 801550c:	f002 fc00 	bl	8017d10 <raise>
 8015510:	2001      	movs	r0, #1
 8015512:	f002 fef7 	bl	8018304 <_exit>
 8015516:	bf00      	nop

08015518 <atexit>:
 8015518:	2300      	movs	r3, #0
 801551a:	4601      	mov	r1, r0
 801551c:	461a      	mov	r2, r3
 801551e:	4618      	mov	r0, r3
 8015520:	f002 bd50 	b.w	8017fc4 <__register_exitproc>

08015524 <quorem>:
 8015524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015528:	6903      	ldr	r3, [r0, #16]
 801552a:	b085      	sub	sp, #20
 801552c:	690c      	ldr	r4, [r1, #16]
 801552e:	9101      	str	r1, [sp, #4]
 8015530:	42a3      	cmp	r3, r4
 8015532:	f2c0 808c 	blt.w	801564e <quorem+0x12a>
 8015536:	3c01      	subs	r4, #1
 8015538:	f101 0514 	add.w	r5, r1, #20
 801553c:	f100 0814 	add.w	r8, r0, #20
 8015540:	4681      	mov	r9, r0
 8015542:	00a3      	lsls	r3, r4, #2
 8015544:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 8015548:	eb08 0184 	add.w	r1, r8, r4, lsl #2
 801554c:	9302      	str	r3, [sp, #8]
 801554e:	eb05 0784 	add.w	r7, r5, r4, lsl #2
 8015552:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8015556:	9103      	str	r1, [sp, #12]
 8015558:	3301      	adds	r3, #1
 801555a:	429a      	cmp	r2, r3
 801555c:	fbb2 f6f3 	udiv	r6, r2, r3
 8015560:	d33c      	bcc.n	80155dc <quorem+0xb8>
 8015562:	2100      	movs	r1, #0
 8015564:	46ae      	mov	lr, r5
 8015566:	4640      	mov	r0, r8
 8015568:	460a      	mov	r2, r1
 801556a:	f85e 3b04 	ldr.w	r3, [lr], #4
 801556e:	f8d0 a000 	ldr.w	sl, [r0]
 8015572:	fa1f fc83 	uxth.w	ip, r3
 8015576:	4577      	cmp	r7, lr
 8015578:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801557c:	fb06 110c 	mla	r1, r6, ip, r1
 8015580:	fa1f fb8a 	uxth.w	fp, sl
 8015584:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8015588:	fb06 cc03 	mla	ip, r6, r3, ip
 801558c:	b28b      	uxth	r3, r1
 801558e:	eba2 0203 	sub.w	r2, r2, r3
 8015592:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8015596:	eb02 030b 	add.w	r3, r2, fp
 801559a:	fa1f f28c 	uxth.w	r2, ip
 801559e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80155a2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80155a6:	b29b      	uxth	r3, r3
 80155a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80155ac:	ea4f 4222 	mov.w	r2, r2, asr #16
 80155b0:	f840 3b04 	str.w	r3, [r0], #4
 80155b4:	d2d9      	bcs.n	801556a <quorem+0x46>
 80155b6:	9b02      	ldr	r3, [sp, #8]
 80155b8:	f858 3003 	ldr.w	r3, [r8, r3]
 80155bc:	b973      	cbnz	r3, 80155dc <quorem+0xb8>
 80155be:	9b03      	ldr	r3, [sp, #12]
 80155c0:	3b04      	subs	r3, #4
 80155c2:	4598      	cmp	r8, r3
 80155c4:	d304      	bcc.n	80155d0 <quorem+0xac>
 80155c6:	e007      	b.n	80155d8 <quorem+0xb4>
 80155c8:	4598      	cmp	r8, r3
 80155ca:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80155ce:	d203      	bcs.n	80155d8 <quorem+0xb4>
 80155d0:	f853 2904 	ldr.w	r2, [r3], #-4
 80155d4:	2a00      	cmp	r2, #0
 80155d6:	d0f7      	beq.n	80155c8 <quorem+0xa4>
 80155d8:	f8c9 4010 	str.w	r4, [r9, #16]
 80155dc:	9901      	ldr	r1, [sp, #4]
 80155de:	4648      	mov	r0, r9
 80155e0:	f002 f83c 	bl	801765c <__mcmp>
 80155e4:	2800      	cmp	r0, #0
 80155e6:	db2e      	blt.n	8015646 <quorem+0x122>
 80155e8:	3601      	adds	r6, #1
 80155ea:	4640      	mov	r0, r8
 80155ec:	2300      	movs	r3, #0
 80155ee:	f855 1b04 	ldr.w	r1, [r5], #4
 80155f2:	f8d0 c000 	ldr.w	ip, [r0]
 80155f6:	b28a      	uxth	r2, r1
 80155f8:	42af      	cmp	r7, r5
 80155fa:	ea4f 4111 	mov.w	r1, r1, lsr #16
 80155fe:	eba3 0202 	sub.w	r2, r3, r2
 8015602:	fa1f fe8c 	uxth.w	lr, ip
 8015606:	ebc1 431c 	rsb	r3, r1, ip, lsr #16
 801560a:	4472      	add	r2, lr
 801560c:	eb03 4322 	add.w	r3, r3, r2, asr #16
 8015610:	b292      	uxth	r2, r2
 8015612:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8015616:	ea4f 4323 	mov.w	r3, r3, asr #16
 801561a:	f840 2b04 	str.w	r2, [r0], #4
 801561e:	d2e6      	bcs.n	80155ee <quorem+0xca>
 8015620:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 8015624:	eb08 0384 	add.w	r3, r8, r4, lsl #2
 8015628:	b96a      	cbnz	r2, 8015646 <quorem+0x122>
 801562a:	3b04      	subs	r3, #4
 801562c:	4598      	cmp	r8, r3
 801562e:	d304      	bcc.n	801563a <quorem+0x116>
 8015630:	e007      	b.n	8015642 <quorem+0x11e>
 8015632:	4598      	cmp	r8, r3
 8015634:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8015638:	d203      	bcs.n	8015642 <quorem+0x11e>
 801563a:	f853 2904 	ldr.w	r2, [r3], #-4
 801563e:	2a00      	cmp	r2, #0
 8015640:	d0f7      	beq.n	8015632 <quorem+0x10e>
 8015642:	f8c9 4010 	str.w	r4, [r9, #16]
 8015646:	4630      	mov	r0, r6
 8015648:	b005      	add	sp, #20
 801564a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801564e:	2000      	movs	r0, #0
 8015650:	b005      	add	sp, #20
 8015652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015656:	bf00      	nop

08015658 <_dtoa_r>:
 8015658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801565c:	ed2d 8b06 	vpush	{d8-d10}
 8015660:	b097      	sub	sp, #92	; 0x5c
 8015662:	4604      	mov	r4, r0
 8015664:	9101      	str	r1, [sp, #4]
 8015666:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8015668:	9d26      	ldr	r5, [sp, #152]	; 0x98
 801566a:	920a      	str	r2, [sp, #40]	; 0x28
 801566c:	9307      	str	r3, [sp, #28]
 801566e:	ec57 6b10 	vmov	r6, r7, d0
 8015672:	ed8d 0b02 	vstr	d0, [sp, #8]
 8015676:	b141      	cbz	r1, 801568a <_dtoa_r+0x32>
 8015678:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801567a:	2301      	movs	r3, #1
 801567c:	4093      	lsls	r3, r2
 801567e:	604a      	str	r2, [r1, #4]
 8015680:	608b      	str	r3, [r1, #8]
 8015682:	f001 fd89 	bl	8017198 <_Bfree>
 8015686:	2300      	movs	r3, #0
 8015688:	6423      	str	r3, [r4, #64]	; 0x40
 801568a:	f1b7 0900 	subs.w	r9, r7, #0
 801568e:	f2c0 80b9 	blt.w	8015804 <_dtoa_r+0x1ac>
 8015692:	2300      	movs	r3, #0
 8015694:	602b      	str	r3, [r5, #0]
 8015696:	4b7c      	ldr	r3, [pc, #496]	; (8015888 <_dtoa_r+0x230>)
 8015698:	ea33 0309 	bics.w	r3, r3, r9
 801569c:	f000 80bd 	beq.w	801581a <_dtoa_r+0x1c2>
 80156a0:	2200      	movs	r2, #0
 80156a2:	2300      	movs	r3, #0
 80156a4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80156a8:	ec51 0b17 	vmov	r0, r1, d7
 80156ac:	eeb0 8a47 	vmov.f32	s16, s14
 80156b0:	eef0 8a67 	vmov.f32	s17, s15
 80156b4:	f7eb fa10 	bl	8000ad8 <__aeabi_dcmpeq>
 80156b8:	4680      	mov	r8, r0
 80156ba:	b188      	cbz	r0, 80156e0 <_dtoa_r+0x88>
 80156bc:	2301      	movs	r3, #1
 80156be:	9a07      	ldr	r2, [sp, #28]
 80156c0:	6013      	str	r3, [r2, #0]
 80156c2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80156c4:	2b00      	cmp	r3, #0
 80156c6:	f000 826b 	beq.w	8015ba0 <_dtoa_r+0x548>
 80156ca:	4b70      	ldr	r3, [pc, #448]	; (801588c <_dtoa_r+0x234>)
 80156cc:	f103 39ff 	add.w	r9, r3, #4294967295	; 0xffffffff
 80156d0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 80156d2:	6013      	str	r3, [r2, #0]
 80156d4:	4648      	mov	r0, r9
 80156d6:	b017      	add	sp, #92	; 0x5c
 80156d8:	ecbd 8b06 	vpop	{d8-d10}
 80156dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80156e0:	eeb0 0a48 	vmov.f32	s0, s16
 80156e4:	eef0 0a68 	vmov.f32	s1, s17
 80156e8:	aa14      	add	r2, sp, #80	; 0x50
 80156ea:	a915      	add	r1, sp, #84	; 0x54
 80156ec:	4620      	mov	r0, r4
 80156ee:	f002 f87b 	bl	80177e8 <__d2b>
 80156f2:	ee09 0a10 	vmov	s18, r0
 80156f6:	ea5f 5519 	movs.w	r5, r9, lsr #20
 80156fa:	ec5b ab18 	vmov	sl, fp, d8
 80156fe:	f040 809e 	bne.w	801583e <_dtoa_r+0x1e6>
 8015702:	e9dd 8514 	ldrd	r8, r5, [sp, #80]	; 0x50
 8015706:	4445      	add	r5, r8
 8015708:	f205 4032 	addw	r0, r5, #1074	; 0x432
 801570c:	2820      	cmp	r0, #32
 801570e:	f340 824f 	ble.w	8015bb0 <_dtoa_r+0x558>
 8015712:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8015716:	fa09 f900 	lsl.w	r9, r9, r0
 801571a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801571e:	fa26 f000 	lsr.w	r0, r6, r0
 8015722:	ea49 0000 	orr.w	r0, r9, r0
 8015726:	f7ea fef5 	bl	8000514 <__aeabi_ui2d>
 801572a:	3d01      	subs	r5, #1
 801572c:	2301      	movs	r3, #1
 801572e:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8015732:	9311      	str	r3, [sp, #68]	; 0x44
 8015734:	2200      	movs	r2, #0
 8015736:	4b56      	ldr	r3, [pc, #344]	; (8015890 <_dtoa_r+0x238>)
 8015738:	f7ea fdae 	bl	8000298 <__aeabi_dsub>
 801573c:	a34c      	add	r3, pc, #304	; (adr r3, 8015870 <_dtoa_r+0x218>)
 801573e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015742:	f7ea ff61 	bl	8000608 <__aeabi_dmul>
 8015746:	a34c      	add	r3, pc, #304	; (adr r3, 8015878 <_dtoa_r+0x220>)
 8015748:	e9d3 2300 	ldrd	r2, r3, [r3]
 801574c:	f7ea fda6 	bl	800029c <__adddf3>
 8015750:	4606      	mov	r6, r0
 8015752:	460f      	mov	r7, r1
 8015754:	4628      	mov	r0, r5
 8015756:	f7ea feed 	bl	8000534 <__aeabi_i2d>
 801575a:	a349      	add	r3, pc, #292	; (adr r3, 8015880 <_dtoa_r+0x228>)
 801575c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015760:	f7ea ff52 	bl	8000608 <__aeabi_dmul>
 8015764:	4602      	mov	r2, r0
 8015766:	460b      	mov	r3, r1
 8015768:	4630      	mov	r0, r6
 801576a:	4639      	mov	r1, r7
 801576c:	f7ea fd96 	bl	800029c <__adddf3>
 8015770:	4606      	mov	r6, r0
 8015772:	460f      	mov	r7, r1
 8015774:	f7eb f9e2 	bl	8000b3c <__aeabi_d2iz>
 8015778:	2200      	movs	r2, #0
 801577a:	4681      	mov	r9, r0
 801577c:	9005      	str	r0, [sp, #20]
 801577e:	2300      	movs	r3, #0
 8015780:	4630      	mov	r0, r6
 8015782:	4639      	mov	r1, r7
 8015784:	f7eb f9b2 	bl	8000aec <__aeabi_dcmplt>
 8015788:	2800      	cmp	r0, #0
 801578a:	f040 81fb 	bne.w	8015b84 <_dtoa_r+0x52c>
 801578e:	9e05      	ldr	r6, [sp, #20]
 8015790:	2e16      	cmp	r6, #22
 8015792:	f200 81e9 	bhi.w	8015b68 <_dtoa_r+0x510>
 8015796:	4b3f      	ldr	r3, [pc, #252]	; (8015894 <_dtoa_r+0x23c>)
 8015798:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801579c:	ec51 0b18 	vmov	r0, r1, d8
 80157a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80157a4:	f7eb f9a2 	bl	8000aec <__aeabi_dcmplt>
 80157a8:	2800      	cmp	r0, #0
 80157aa:	d079      	beq.n	80158a0 <_dtoa_r+0x248>
 80157ac:	1e73      	subs	r3, r6, #1
 80157ae:	eba8 0505 	sub.w	r5, r8, r5
 80157b2:	9305      	str	r3, [sp, #20]
 80157b4:	2300      	movs	r3, #0
 80157b6:	9310      	str	r3, [sp, #64]	; 0x40
 80157b8:	1e6b      	subs	r3, r5, #1
 80157ba:	9308      	str	r3, [sp, #32]
 80157bc:	f100 81dc 	bmi.w	8015b78 <_dtoa_r+0x520>
 80157c0:	2300      	movs	r3, #0
 80157c2:	930b      	str	r3, [sp, #44]	; 0x2c
 80157c4:	9b05      	ldr	r3, [sp, #20]
 80157c6:	2b00      	cmp	r3, #0
 80157c8:	da72      	bge.n	80158b0 <_dtoa_r+0x258>
 80157ca:	9b05      	ldr	r3, [sp, #20]
 80157cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80157ce:	9306      	str	r3, [sp, #24]
 80157d0:	1ad2      	subs	r2, r2, r3
 80157d2:	920b      	str	r2, [sp, #44]	; 0x2c
 80157d4:	425a      	negs	r2, r3
 80157d6:	2300      	movs	r3, #0
 80157d8:	920d      	str	r2, [sp, #52]	; 0x34
 80157da:	9305      	str	r3, [sp, #20]
 80157dc:	9b01      	ldr	r3, [sp, #4]
 80157de:	2b09      	cmp	r3, #9
 80157e0:	d870      	bhi.n	80158c4 <_dtoa_r+0x26c>
 80157e2:	2b05      	cmp	r3, #5
 80157e4:	f340 81e9 	ble.w	8015bba <_dtoa_r+0x562>
 80157e8:	3b04      	subs	r3, #4
 80157ea:	2500      	movs	r5, #0
 80157ec:	9301      	str	r3, [sp, #4]
 80157ee:	9b01      	ldr	r3, [sp, #4]
 80157f0:	3b02      	subs	r3, #2
 80157f2:	2b03      	cmp	r3, #3
 80157f4:	f200 8555 	bhi.w	80162a2 <_dtoa_r+0xc4a>
 80157f8:	e8df f013 	tbh	[pc, r3, lsl #1]
 80157fc:	03b303b6 	.word	0x03b303b6
 8015800:	038e03aa 	.word	0x038e03aa
 8015804:	2301      	movs	r3, #1
 8015806:	f029 4900 	bic.w	r9, r9, #2147483648	; 0x80000000
 801580a:	602b      	str	r3, [r5, #0]
 801580c:	4b1e      	ldr	r3, [pc, #120]	; (8015888 <_dtoa_r+0x230>)
 801580e:	f8cd 900c 	str.w	r9, [sp, #12]
 8015812:	ea33 0309 	bics.w	r3, r3, r9
 8015816:	f47f af43 	bne.w	80156a0 <_dtoa_r+0x48>
 801581a:	f242 730f 	movw	r3, #9999	; 0x270f
 801581e:	f3c9 0913 	ubfx	r9, r9, #0, #20
 8015822:	9a07      	ldr	r2, [sp, #28]
 8015824:	6013      	str	r3, [r2, #0]
 8015826:	ea59 0306 	orrs.w	r3, r9, r6
 801582a:	d117      	bne.n	801585c <_dtoa_r+0x204>
 801582c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 801582e:	f8df 9068 	ldr.w	r9, [pc, #104]	; 8015898 <_dtoa_r+0x240>
 8015832:	2b00      	cmp	r3, #0
 8015834:	f43f af4e 	beq.w	80156d4 <_dtoa_r+0x7c>
 8015838:	f109 0308 	add.w	r3, r9, #8
 801583c:	e748      	b.n	80156d0 <_dtoa_r+0x78>
 801583e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015842:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
 8015846:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801584a:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 801584e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8015852:	ee18 0a10 	vmov	r0, s16
 8015856:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 801585a:	e76b      	b.n	8015734 <_dtoa_r+0xdc>
 801585c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 801585e:	f8df 903c 	ldr.w	r9, [pc, #60]	; 801589c <_dtoa_r+0x244>
 8015862:	2b00      	cmp	r3, #0
 8015864:	f43f af36 	beq.w	80156d4 <_dtoa_r+0x7c>
 8015868:	f109 0303 	add.w	r3, r9, #3
 801586c:	e730      	b.n	80156d0 <_dtoa_r+0x78>
 801586e:	bf00      	nop
 8015870:	636f4361 	.word	0x636f4361
 8015874:	3fd287a7 	.word	0x3fd287a7
 8015878:	8b60c8b3 	.word	0x8b60c8b3
 801587c:	3fc68a28 	.word	0x3fc68a28
 8015880:	509f79fb 	.word	0x509f79fb
 8015884:	3fd34413 	.word	0x3fd34413
 8015888:	7ff00000 	.word	0x7ff00000
 801588c:	0801952d 	.word	0x0801952d
 8015890:	3ff80000 	.word	0x3ff80000
 8015894:	080196b0 	.word	0x080196b0
 8015898:	08019554 	.word	0x08019554
 801589c:	08019550 	.word	0x08019550
 80158a0:	eba8 0505 	sub.w	r5, r8, r5
 80158a4:	1e6b      	subs	r3, r5, #1
 80158a6:	9308      	str	r3, [sp, #32]
 80158a8:	f100 84e1 	bmi.w	801626e <_dtoa_r+0xc16>
 80158ac:	9010      	str	r0, [sp, #64]	; 0x40
 80158ae:	900b      	str	r0, [sp, #44]	; 0x2c
 80158b0:	9b08      	ldr	r3, [sp, #32]
 80158b2:	9a05      	ldr	r2, [sp, #20]
 80158b4:	4413      	add	r3, r2
 80158b6:	9206      	str	r2, [sp, #24]
 80158b8:	9308      	str	r3, [sp, #32]
 80158ba:	2300      	movs	r3, #0
 80158bc:	930d      	str	r3, [sp, #52]	; 0x34
 80158be:	9b01      	ldr	r3, [sp, #4]
 80158c0:	2b09      	cmp	r3, #9
 80158c2:	d98e      	bls.n	80157e2 <_dtoa_r+0x18a>
 80158c4:	2300      	movs	r3, #0
 80158c6:	2501      	movs	r5, #1
 80158c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80158cc:	9301      	str	r3, [sp, #4]
 80158ce:	9209      	str	r2, [sp, #36]	; 0x24
 80158d0:	950c      	str	r5, [sp, #48]	; 0x30
 80158d2:	930a      	str	r3, [sp, #40]	; 0x28
 80158d4:	2100      	movs	r1, #0
 80158d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80158d8:	6461      	str	r1, [r4, #68]	; 0x44
 80158da:	9312      	str	r3, [sp, #72]	; 0x48
 80158dc:	4620      	mov	r0, r4
 80158de:	f001 fc35 	bl	801714c <_Balloc>
 80158e2:	9004      	str	r0, [sp, #16]
 80158e4:	2800      	cmp	r0, #0
 80158e6:	f000 864c 	beq.w	8016582 <_dtoa_r+0xf2a>
 80158ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80158ec:	2b0e      	cmp	r3, #14
 80158ee:	bf8c      	ite	hi
 80158f0:	2500      	movhi	r5, #0
 80158f2:	f005 0501 	andls.w	r5, r5, #1
 80158f6:	9b04      	ldr	r3, [sp, #16]
 80158f8:	6423      	str	r3, [r4, #64]	; 0x40
 80158fa:	2d00      	cmp	r5, #0
 80158fc:	f000 8108 	beq.w	8015b10 <_dtoa_r+0x4b8>
 8015900:	9906      	ldr	r1, [sp, #24]
 8015902:	2900      	cmp	r1, #0
 8015904:	f340 8272 	ble.w	8015dec <_dtoa_r+0x794>
 8015908:	f001 020f 	and.w	r2, r1, #15
 801590c:	4bac      	ldr	r3, [pc, #688]	; (8015bc0 <_dtoa_r+0x568>)
 801590e:	110d      	asrs	r5, r1, #4
 8015910:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015914:	460a      	mov	r2, r1
 8015916:	05d2      	lsls	r2, r2, #23
 8015918:	e9d3 6700 	ldrd	r6, r7, [r3]
 801591c:	f140 82f7 	bpl.w	8015f0e <_dtoa_r+0x8b6>
 8015920:	4ba8      	ldr	r3, [pc, #672]	; (8015bc4 <_dtoa_r+0x56c>)
 8015922:	f005 050f 	and.w	r5, r5, #15
 8015926:	f04f 0803 	mov.w	r8, #3
 801592a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801592e:	ec51 0b18 	vmov	r0, r1, d8
 8015932:	f7ea ff93 	bl	800085c <__aeabi_ddiv>
 8015936:	4682      	mov	sl, r0
 8015938:	468b      	mov	fp, r1
 801593a:	b18d      	cbz	r5, 8015960 <_dtoa_r+0x308>
 801593c:	f8df 9284 	ldr.w	r9, [pc, #644]	; 8015bc4 <_dtoa_r+0x56c>
 8015940:	07eb      	lsls	r3, r5, #31
 8015942:	d509      	bpl.n	8015958 <_dtoa_r+0x300>
 8015944:	4630      	mov	r0, r6
 8015946:	4639      	mov	r1, r7
 8015948:	f108 0801 	add.w	r8, r8, #1
 801594c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8015950:	f7ea fe5a 	bl	8000608 <__aeabi_dmul>
 8015954:	4606      	mov	r6, r0
 8015956:	460f      	mov	r7, r1
 8015958:	106d      	asrs	r5, r5, #1
 801595a:	f109 0908 	add.w	r9, r9, #8
 801595e:	d1ef      	bne.n	8015940 <_dtoa_r+0x2e8>
 8015960:	4632      	mov	r2, r6
 8015962:	463b      	mov	r3, r7
 8015964:	4650      	mov	r0, sl
 8015966:	4659      	mov	r1, fp
 8015968:	f7ea ff78 	bl	800085c <__aeabi_ddiv>
 801596c:	4606      	mov	r6, r0
 801596e:	460f      	mov	r7, r1
 8015970:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8015972:	b143      	cbz	r3, 8015986 <_dtoa_r+0x32e>
 8015974:	2200      	movs	r2, #0
 8015976:	4b94      	ldr	r3, [pc, #592]	; (8015bc8 <_dtoa_r+0x570>)
 8015978:	4630      	mov	r0, r6
 801597a:	4639      	mov	r1, r7
 801597c:	f7eb f8b6 	bl	8000aec <__aeabi_dcmplt>
 8015980:	2800      	cmp	r0, #0
 8015982:	f040 844f 	bne.w	8016224 <_dtoa_r+0xbcc>
 8015986:	4640      	mov	r0, r8
 8015988:	f7ea fdd4 	bl	8000534 <__aeabi_i2d>
 801598c:	4632      	mov	r2, r6
 801598e:	463b      	mov	r3, r7
 8015990:	f7ea fe3a 	bl	8000608 <__aeabi_dmul>
 8015994:	4b8d      	ldr	r3, [pc, #564]	; (8015bcc <_dtoa_r+0x574>)
 8015996:	2200      	movs	r2, #0
 8015998:	f7ea fc80 	bl	800029c <__adddf3>
 801599c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801599e:	4680      	mov	r8, r0
 80159a0:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 80159a4:	2b00      	cmp	r3, #0
 80159a6:	f000 809a 	beq.w	8015ade <_dtoa_r+0x486>
 80159aa:	9b06      	ldr	r3, [sp, #24]
 80159ac:	9313      	str	r3, [sp, #76]	; 0x4c
 80159ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80159b0:	930e      	str	r3, [sp, #56]	; 0x38
 80159b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80159b4:	2b00      	cmp	r3, #0
 80159b6:	f000 82da 	beq.w	8015f6e <_dtoa_r+0x916>
 80159ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80159bc:	2000      	movs	r0, #0
 80159be:	4b80      	ldr	r3, [pc, #512]	; (8015bc0 <_dtoa_r+0x568>)
 80159c0:	4983      	ldr	r1, [pc, #524]	; (8015bd0 <_dtoa_r+0x578>)
 80159c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80159c6:	9d04      	ldr	r5, [sp, #16]
 80159c8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80159cc:	f7ea ff46 	bl	800085c <__aeabi_ddiv>
 80159d0:	4642      	mov	r2, r8
 80159d2:	464b      	mov	r3, r9
 80159d4:	f7ea fc60 	bl	8000298 <__aeabi_dsub>
 80159d8:	4682      	mov	sl, r0
 80159da:	468b      	mov	fp, r1
 80159dc:	4630      	mov	r0, r6
 80159de:	4639      	mov	r1, r7
 80159e0:	f7eb f8ac 	bl	8000b3c <__aeabi_d2iz>
 80159e4:	4680      	mov	r8, r0
 80159e6:	f7ea fda5 	bl	8000534 <__aeabi_i2d>
 80159ea:	4602      	mov	r2, r0
 80159ec:	f108 0830 	add.w	r8, r8, #48	; 0x30
 80159f0:	460b      	mov	r3, r1
 80159f2:	4630      	mov	r0, r6
 80159f4:	4639      	mov	r1, r7
 80159f6:	f7ea fc4f 	bl	8000298 <__aeabi_dsub>
 80159fa:	f805 8b01 	strb.w	r8, [r5], #1
 80159fe:	4606      	mov	r6, r0
 8015a00:	460f      	mov	r7, r1
 8015a02:	4602      	mov	r2, r0
 8015a04:	460b      	mov	r3, r1
 8015a06:	4650      	mov	r0, sl
 8015a08:	4659      	mov	r1, fp
 8015a0a:	f7eb f88d 	bl	8000b28 <__aeabi_dcmpgt>
 8015a0e:	2800      	cmp	r0, #0
 8015a10:	f040 8508 	bne.w	8016424 <_dtoa_r+0xdcc>
 8015a14:	f04f 0800 	mov.w	r8, #0
 8015a18:	ee0a 4a10 	vmov	s20, r4
 8015a1c:	462c      	mov	r4, r5
 8015a1e:	4645      	mov	r5, r8
 8015a20:	e02b      	b.n	8015a7a <_dtoa_r+0x422>
 8015a22:	3501      	adds	r5, #1
 8015a24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015a26:	429d      	cmp	r5, r3
 8015a28:	f280 851d 	bge.w	8016466 <_dtoa_r+0xe0e>
 8015a2c:	4650      	mov	r0, sl
 8015a2e:	4659      	mov	r1, fp
 8015a30:	2200      	movs	r2, #0
 8015a32:	4b68      	ldr	r3, [pc, #416]	; (8015bd4 <_dtoa_r+0x57c>)
 8015a34:	f7ea fde8 	bl	8000608 <__aeabi_dmul>
 8015a38:	2200      	movs	r2, #0
 8015a3a:	4b66      	ldr	r3, [pc, #408]	; (8015bd4 <_dtoa_r+0x57c>)
 8015a3c:	4682      	mov	sl, r0
 8015a3e:	468b      	mov	fp, r1
 8015a40:	4630      	mov	r0, r6
 8015a42:	4639      	mov	r1, r7
 8015a44:	f7ea fde0 	bl	8000608 <__aeabi_dmul>
 8015a48:	4689      	mov	r9, r1
 8015a4a:	4680      	mov	r8, r0
 8015a4c:	f7eb f876 	bl	8000b3c <__aeabi_d2iz>
 8015a50:	4607      	mov	r7, r0
 8015a52:	f7ea fd6f 	bl	8000534 <__aeabi_i2d>
 8015a56:	4602      	mov	r2, r0
 8015a58:	460b      	mov	r3, r1
 8015a5a:	3730      	adds	r7, #48	; 0x30
 8015a5c:	4640      	mov	r0, r8
 8015a5e:	4649      	mov	r1, r9
 8015a60:	f7ea fc1a 	bl	8000298 <__aeabi_dsub>
 8015a64:	f804 7b01 	strb.w	r7, [r4], #1
 8015a68:	4652      	mov	r2, sl
 8015a6a:	465b      	mov	r3, fp
 8015a6c:	4606      	mov	r6, r0
 8015a6e:	460f      	mov	r7, r1
 8015a70:	f7eb f83c 	bl	8000aec <__aeabi_dcmplt>
 8015a74:	2800      	cmp	r0, #0
 8015a76:	f040 84d2 	bne.w	801641e <_dtoa_r+0xdc6>
 8015a7a:	4632      	mov	r2, r6
 8015a7c:	463b      	mov	r3, r7
 8015a7e:	2000      	movs	r0, #0
 8015a80:	4951      	ldr	r1, [pc, #324]	; (8015bc8 <_dtoa_r+0x570>)
 8015a82:	f7ea fc09 	bl	8000298 <__aeabi_dsub>
 8015a86:	4652      	mov	r2, sl
 8015a88:	465b      	mov	r3, fp
 8015a8a:	f7eb f82f 	bl	8000aec <__aeabi_dcmplt>
 8015a8e:	2800      	cmp	r0, #0
 8015a90:	d0c7      	beq.n	8015a22 <_dtoa_r+0x3ca>
 8015a92:	4625      	mov	r5, r4
 8015a94:	9904      	ldr	r1, [sp, #16]
 8015a96:	ee1a 4a10 	vmov	r4, s20
 8015a9a:	e002      	b.n	8015aa2 <_dtoa_r+0x44a>
 8015a9c:	42a9      	cmp	r1, r5
 8015a9e:	f000 8493 	beq.w	80163c8 <_dtoa_r+0xd70>
 8015aa2:	462a      	mov	r2, r5
 8015aa4:	f815 3d01 	ldrb.w	r3, [r5, #-1]!
 8015aa8:	2b39      	cmp	r3, #57	; 0x39
 8015aaa:	d0f7      	beq.n	8015a9c <_dtoa_r+0x444>
 8015aac:	3301      	adds	r3, #1
 8015aae:	9104      	str	r1, [sp, #16]
 8015ab0:	b2db      	uxtb	r3, r3
 8015ab2:	702b      	strb	r3, [r5, #0]
 8015ab4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8015ab6:	f8dd 9010 	ldr.w	r9, [sp, #16]
 8015aba:	3301      	adds	r3, #1
 8015abc:	9204      	str	r2, [sp, #16]
 8015abe:	9306      	str	r3, [sp, #24]
 8015ac0:	e104      	b.n	8015ccc <_dtoa_r+0x674>
 8015ac2:	4640      	mov	r0, r8
 8015ac4:	f7ea fd36 	bl	8000534 <__aeabi_i2d>
 8015ac8:	4632      	mov	r2, r6
 8015aca:	463b      	mov	r3, r7
 8015acc:	f7ea fd9c 	bl	8000608 <__aeabi_dmul>
 8015ad0:	2200      	movs	r2, #0
 8015ad2:	4b3e      	ldr	r3, [pc, #248]	; (8015bcc <_dtoa_r+0x574>)
 8015ad4:	f7ea fbe2 	bl	800029c <__adddf3>
 8015ad8:	4680      	mov	r8, r0
 8015ada:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8015ade:	4630      	mov	r0, r6
 8015ae0:	4639      	mov	r1, r7
 8015ae2:	2200      	movs	r2, #0
 8015ae4:	4b3c      	ldr	r3, [pc, #240]	; (8015bd8 <_dtoa_r+0x580>)
 8015ae6:	f7ea fbd7 	bl	8000298 <__aeabi_dsub>
 8015aea:	4642      	mov	r2, r8
 8015aec:	464b      	mov	r3, r9
 8015aee:	4606      	mov	r6, r0
 8015af0:	460f      	mov	r7, r1
 8015af2:	f7eb f819 	bl	8000b28 <__aeabi_dcmpgt>
 8015af6:	2800      	cmp	r0, #0
 8015af8:	f040 8386 	bne.w	8016208 <_dtoa_r+0xbb0>
 8015afc:	4630      	mov	r0, r6
 8015afe:	4639      	mov	r1, r7
 8015b00:	4642      	mov	r2, r8
 8015b02:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8015b06:	f7ea fff1 	bl	8000aec <__aeabi_dcmplt>
 8015b0a:	2800      	cmp	r0, #0
 8015b0c:	f040 8342 	bne.w	8016194 <_dtoa_r+0xb3c>
 8015b10:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015b12:	2b00      	cmp	r3, #0
 8015b14:	db03      	blt.n	8015b1e <_dtoa_r+0x4c6>
 8015b16:	9a06      	ldr	r2, [sp, #24]
 8015b18:	2a0e      	cmp	r2, #14
 8015b1a:	f340 819d 	ble.w	8015e58 <_dtoa_r+0x800>
 8015b1e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015b20:	2a00      	cmp	r2, #0
 8015b22:	d05d      	beq.n	8015be0 <_dtoa_r+0x588>
 8015b24:	9a01      	ldr	r2, [sp, #4]
 8015b26:	2a01      	cmp	r2, #1
 8015b28:	f340 83a3 	ble.w	8016272 <_dtoa_r+0xc1a>
 8015b2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015b2e:	1e5a      	subs	r2, r3, #1
 8015b30:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015b32:	4293      	cmp	r3, r2
 8015b34:	f280 8345 	bge.w	80161c2 <_dtoa_r+0xb6a>
 8015b38:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015b3a:	2700      	movs	r7, #0
 8015b3c:	9905      	ldr	r1, [sp, #20]
 8015b3e:	1ad3      	subs	r3, r2, r3
 8015b40:	920d      	str	r2, [sp, #52]	; 0x34
 8015b42:	4419      	add	r1, r3
 8015b44:	9105      	str	r1, [sp, #20]
 8015b46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015b48:	2b00      	cmp	r3, #0
 8015b4a:	f2c0 8438 	blt.w	80163be <_dtoa_r+0xd66>
 8015b4e:	9a08      	ldr	r2, [sp, #32]
 8015b50:	441a      	add	r2, r3
 8015b52:	9208      	str	r2, [sp, #32]
 8015b54:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8015b56:	4616      	mov	r6, r2
 8015b58:	441a      	add	r2, r3
 8015b5a:	920b      	str	r2, [sp, #44]	; 0x2c
 8015b5c:	2101      	movs	r1, #1
 8015b5e:	4620      	mov	r0, r4
 8015b60:	f001 fbca 	bl	80172f8 <__i2b>
 8015b64:	4605      	mov	r5, r0
 8015b66:	e03e      	b.n	8015be6 <_dtoa_r+0x58e>
 8015b68:	2301      	movs	r3, #1
 8015b6a:	eba8 0505 	sub.w	r5, r8, r5
 8015b6e:	9310      	str	r3, [sp, #64]	; 0x40
 8015b70:	1e6b      	subs	r3, r5, #1
 8015b72:	9308      	str	r3, [sp, #32]
 8015b74:	f57f ae24 	bpl.w	80157c0 <_dtoa_r+0x168>
 8015b78:	f1c5 0301 	rsb	r3, r5, #1
 8015b7c:	930b      	str	r3, [sp, #44]	; 0x2c
 8015b7e:	2300      	movs	r3, #0
 8015b80:	9308      	str	r3, [sp, #32]
 8015b82:	e61f      	b.n	80157c4 <_dtoa_r+0x16c>
 8015b84:	4648      	mov	r0, r9
 8015b86:	f7ea fcd5 	bl	8000534 <__aeabi_i2d>
 8015b8a:	4632      	mov	r2, r6
 8015b8c:	463b      	mov	r3, r7
 8015b8e:	f7ea ffa3 	bl	8000ad8 <__aeabi_dcmpeq>
 8015b92:	2800      	cmp	r0, #0
 8015b94:	f47f adfb 	bne.w	801578e <_dtoa_r+0x136>
 8015b98:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 8015b9c:	9305      	str	r3, [sp, #20]
 8015b9e:	e5f6      	b.n	801578e <_dtoa_r+0x136>
 8015ba0:	f8df 9038 	ldr.w	r9, [pc, #56]	; 8015bdc <_dtoa_r+0x584>
 8015ba4:	4648      	mov	r0, r9
 8015ba6:	b017      	add	sp, #92	; 0x5c
 8015ba8:	ecbd 8b06 	vpop	{d8-d10}
 8015bac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015bb0:	f1c0 0020 	rsb	r0, r0, #32
 8015bb4:	fa06 f000 	lsl.w	r0, r6, r0
 8015bb8:	e5b5      	b.n	8015726 <_dtoa_r+0xce>
 8015bba:	2501      	movs	r5, #1
 8015bbc:	e617      	b.n	80157ee <_dtoa_r+0x196>
 8015bbe:	bf00      	nop
 8015bc0:	080196b0 	.word	0x080196b0
 8015bc4:	08019688 	.word	0x08019688
 8015bc8:	3ff00000 	.word	0x3ff00000
 8015bcc:	401c0000 	.word	0x401c0000
 8015bd0:	3fe00000 	.word	0x3fe00000
 8015bd4:	40240000 	.word	0x40240000
 8015bd8:	40140000 	.word	0x40140000
 8015bdc:	0801952c 	.word	0x0801952c
 8015be0:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8015be2:	e9dd 650b 	ldrd	r6, r5, [sp, #44]	; 0x2c
 8015be6:	2e00      	cmp	r6, #0
 8015be8:	dd0c      	ble.n	8015c04 <_dtoa_r+0x5ac>
 8015bea:	9a08      	ldr	r2, [sp, #32]
 8015bec:	2a00      	cmp	r2, #0
 8015bee:	dd09      	ble.n	8015c04 <_dtoa_r+0x5ac>
 8015bf0:	42b2      	cmp	r2, r6
 8015bf2:	4613      	mov	r3, r2
 8015bf4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8015bf6:	bfa8      	it	ge
 8015bf8:	4633      	movge	r3, r6
 8015bfa:	1ac9      	subs	r1, r1, r3
 8015bfc:	1af6      	subs	r6, r6, r3
 8015bfe:	1ad3      	subs	r3, r2, r3
 8015c00:	910b      	str	r1, [sp, #44]	; 0x2c
 8015c02:	9308      	str	r3, [sp, #32]
 8015c04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015c06:	b153      	cbz	r3, 8015c1e <_dtoa_r+0x5c6>
 8015c08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015c0a:	2b00      	cmp	r3, #0
 8015c0c:	f000 8340 	beq.w	8016290 <_dtoa_r+0xc38>
 8015c10:	2f00      	cmp	r7, #0
 8015c12:	f300 82c2 	bgt.w	801619a <_dtoa_r+0xb42>
 8015c16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015c18:	1bda      	subs	r2, r3, r7
 8015c1a:	f040 82d4 	bne.w	80161c6 <_dtoa_r+0xb6e>
 8015c1e:	2101      	movs	r1, #1
 8015c20:	4620      	mov	r0, r4
 8015c22:	f001 fb69 	bl	80172f8 <__i2b>
 8015c26:	9a05      	ldr	r2, [sp, #20]
 8015c28:	4607      	mov	r7, r0
 8015c2a:	2a00      	cmp	r2, #0
 8015c2c:	f300 8136 	bgt.w	8015e9c <_dtoa_r+0x844>
 8015c30:	9b01      	ldr	r3, [sp, #4]
 8015c32:	2b01      	cmp	r3, #1
 8015c34:	f340 82eb 	ble.w	801620e <_dtoa_r+0xbb6>
 8015c38:	f04f 0800 	mov.w	r8, #0
 8015c3c:	9b05      	ldr	r3, [sp, #20]
 8015c3e:	2b00      	cmp	r3, #0
 8015c40:	f040 8137 	bne.w	8015eb2 <_dtoa_r+0x85a>
 8015c44:	2301      	movs	r3, #1
 8015c46:	9908      	ldr	r1, [sp, #32]
 8015c48:	440b      	add	r3, r1
 8015c4a:	f013 031f 	ands.w	r3, r3, #31
 8015c4e:	d053      	beq.n	8015cf8 <_dtoa_r+0x6a0>
 8015c50:	f1c3 0220 	rsb	r2, r3, #32
 8015c54:	2a04      	cmp	r2, #4
 8015c56:	f340 8481 	ble.w	801655c <_dtoa_r+0xf04>
 8015c5a:	f1c3 031c 	rsb	r3, r3, #28
 8015c5e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8015c60:	4419      	add	r1, r3
 8015c62:	441a      	add	r2, r3
 8015c64:	441e      	add	r6, r3
 8015c66:	920b      	str	r2, [sp, #44]	; 0x2c
 8015c68:	9108      	str	r1, [sp, #32]
 8015c6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015c6c:	2b00      	cmp	r3, #0
 8015c6e:	dd07      	ble.n	8015c80 <_dtoa_r+0x628>
 8015c70:	ee19 1a10 	vmov	r1, s18
 8015c74:	461a      	mov	r2, r3
 8015c76:	4620      	mov	r0, r4
 8015c78:	f001 fc7c 	bl	8017574 <__lshift>
 8015c7c:	ee09 0a10 	vmov	s18, r0
 8015c80:	9b08      	ldr	r3, [sp, #32]
 8015c82:	2b00      	cmp	r3, #0
 8015c84:	dd05      	ble.n	8015c92 <_dtoa_r+0x63a>
 8015c86:	4639      	mov	r1, r7
 8015c88:	461a      	mov	r2, r3
 8015c8a:	4620      	mov	r0, r4
 8015c8c:	f001 fc72 	bl	8017574 <__lshift>
 8015c90:	4607      	mov	r7, r0
 8015c92:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8015c94:	2b00      	cmp	r3, #0
 8015c96:	f040 8115 	bne.w	8015ec4 <_dtoa_r+0x86c>
 8015c9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015c9c:	2b00      	cmp	r3, #0
 8015c9e:	dc34      	bgt.n	8015d0a <_dtoa_r+0x6b2>
 8015ca0:	9b01      	ldr	r3, [sp, #4]
 8015ca2:	2b02      	cmp	r3, #2
 8015ca4:	dd31      	ble.n	8015d0a <_dtoa_r+0x6b2>
 8015ca6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015ca8:	2b00      	cmp	r3, #0
 8015caa:	f000 81d4 	beq.w	8016056 <_dtoa_r+0x9fe>
 8015cae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015cb0:	f8dd 9010 	ldr.w	r9, [sp, #16]
 8015cb4:	43de      	mvns	r6, r3
 8015cb6:	4639      	mov	r1, r7
 8015cb8:	4620      	mov	r0, r4
 8015cba:	f001 fa6d 	bl	8017198 <_Bfree>
 8015cbe:	1c73      	adds	r3, r6, #1
 8015cc0:	9306      	str	r3, [sp, #24]
 8015cc2:	b11d      	cbz	r5, 8015ccc <_dtoa_r+0x674>
 8015cc4:	4629      	mov	r1, r5
 8015cc6:	4620      	mov	r0, r4
 8015cc8:	f001 fa66 	bl	8017198 <_Bfree>
 8015ccc:	ee19 1a10 	vmov	r1, s18
 8015cd0:	4620      	mov	r0, r4
 8015cd2:	f001 fa61 	bl	8017198 <_Bfree>
 8015cd6:	2300      	movs	r3, #0
 8015cd8:	9a04      	ldr	r2, [sp, #16]
 8015cda:	7013      	strb	r3, [r2, #0]
 8015cdc:	e9dd 1306 	ldrd	r1, r3, [sp, #24]
 8015ce0:	6019      	str	r1, [r3, #0]
 8015ce2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8015ce4:	2b00      	cmp	r3, #0
 8015ce6:	f43f acf5 	beq.w	80156d4 <_dtoa_r+0x7c>
 8015cea:	4648      	mov	r0, r9
 8015cec:	601a      	str	r2, [r3, #0]
 8015cee:	b017      	add	sp, #92	; 0x5c
 8015cf0:	ecbd 8b06 	vpop	{d8-d10}
 8015cf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015cf8:	231c      	movs	r3, #28
 8015cfa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8015cfc:	441e      	add	r6, r3
 8015cfe:	441a      	add	r2, r3
 8015d00:	920b      	str	r2, [sp, #44]	; 0x2c
 8015d02:	9a08      	ldr	r2, [sp, #32]
 8015d04:	441a      	add	r2, r3
 8015d06:	9208      	str	r2, [sp, #32]
 8015d08:	e7af      	b.n	8015c6a <_dtoa_r+0x612>
 8015d0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015d0c:	2b00      	cmp	r3, #0
 8015d0e:	f000 81b9 	beq.w	8016084 <_dtoa_r+0xa2c>
 8015d12:	2e00      	cmp	r6, #0
 8015d14:	f300 825f 	bgt.w	80161d6 <_dtoa_r+0xb7e>
 8015d18:	f1b8 0f00 	cmp.w	r8, #0
 8015d1c:	f040 838c 	bne.w	8016438 <_dtoa_r+0xde0>
 8015d20:	46aa      	mov	sl, r5
 8015d22:	9b02      	ldr	r3, [sp, #8]
 8015d24:	ee19 ba10 	vmov	fp, s18
 8015d28:	9a04      	ldr	r2, [sp, #16]
 8015d2a:	f003 0301 	and.w	r3, r3, #1
 8015d2e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015d30:	4690      	mov	r8, r2
 8015d32:	9302      	str	r3, [sp, #8]
 8015d34:	1e53      	subs	r3, r2, #1
 8015d36:	4419      	add	r1, r3
 8015d38:	9109      	str	r1, [sp, #36]	; 0x24
 8015d3a:	4639      	mov	r1, r7
 8015d3c:	4658      	mov	r0, fp
 8015d3e:	f7ff fbf1 	bl	8015524 <quorem>
 8015d42:	4629      	mov	r1, r5
 8015d44:	4681      	mov	r9, r0
 8015d46:	4658      	mov	r0, fp
 8015d48:	f001 fc88 	bl	801765c <__mcmp>
 8015d4c:	4652      	mov	r2, sl
 8015d4e:	4639      	mov	r1, r7
 8015d50:	4606      	mov	r6, r0
 8015d52:	4620      	mov	r0, r4
 8015d54:	f001 fca4 	bl	80176a0 <__mdiff>
 8015d58:	68c2      	ldr	r2, [r0, #12]
 8015d5a:	4601      	mov	r1, r0
 8015d5c:	f109 0330 	add.w	r3, r9, #48	; 0x30
 8015d60:	2a00      	cmp	r2, #0
 8015d62:	f040 823f 	bne.w	80161e4 <_dtoa_r+0xb8c>
 8015d66:	9005      	str	r0, [sp, #20]
 8015d68:	4658      	mov	r0, fp
 8015d6a:	9308      	str	r3, [sp, #32]
 8015d6c:	f001 fc76 	bl	801765c <__mcmp>
 8015d70:	9905      	ldr	r1, [sp, #20]
 8015d72:	9005      	str	r0, [sp, #20]
 8015d74:	4620      	mov	r0, r4
 8015d76:	f001 fa0f 	bl	8017198 <_Bfree>
 8015d7a:	9b01      	ldr	r3, [sp, #4]
 8015d7c:	9a05      	ldr	r2, [sp, #20]
 8015d7e:	ea42 0103 	orr.w	r1, r2, r3
 8015d82:	9b02      	ldr	r3, [sp, #8]
 8015d84:	430b      	orrs	r3, r1
 8015d86:	9b08      	ldr	r3, [sp, #32]
 8015d88:	f000 83b8 	beq.w	80164fc <_dtoa_r+0xea4>
 8015d8c:	2e00      	cmp	r6, #0
 8015d8e:	f2c0 8326 	blt.w	80163de <_dtoa_r+0xd86>
 8015d92:	9901      	ldr	r1, [sp, #4]
 8015d94:	430e      	orrs	r6, r1
 8015d96:	9902      	ldr	r1, [sp, #8]
 8015d98:	4331      	orrs	r1, r6
 8015d9a:	f000 8320 	beq.w	80163de <_dtoa_r+0xd86>
 8015d9e:	2a00      	cmp	r2, #0
 8015da0:	f300 838d 	bgt.w	80164be <_dtoa_r+0xe66>
 8015da4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015da6:	f108 0601 	add.w	r6, r8, #1
 8015daa:	f888 3000 	strb.w	r3, [r8]
 8015dae:	4541      	cmp	r1, r8
 8015db0:	f000 838d 	beq.w	80164ce <_dtoa_r+0xe76>
 8015db4:	4659      	mov	r1, fp
 8015db6:	2300      	movs	r3, #0
 8015db8:	220a      	movs	r2, #10
 8015dba:	4620      	mov	r0, r4
 8015dbc:	f001 f9f6 	bl	80171ac <__multadd>
 8015dc0:	4555      	cmp	r5, sl
 8015dc2:	4683      	mov	fp, r0
 8015dc4:	4629      	mov	r1, r5
 8015dc6:	f04f 0300 	mov.w	r3, #0
 8015dca:	f04f 020a 	mov.w	r2, #10
 8015dce:	4620      	mov	r0, r4
 8015dd0:	f000 820f 	beq.w	80161f2 <_dtoa_r+0xb9a>
 8015dd4:	f001 f9ea 	bl	80171ac <__multadd>
 8015dd8:	4651      	mov	r1, sl
 8015dda:	4605      	mov	r5, r0
 8015ddc:	2300      	movs	r3, #0
 8015dde:	220a      	movs	r2, #10
 8015de0:	4620      	mov	r0, r4
 8015de2:	f001 f9e3 	bl	80171ac <__multadd>
 8015de6:	46b0      	mov	r8, r6
 8015de8:	4682      	mov	sl, r0
 8015dea:	e7a6      	b.n	8015d3a <_dtoa_r+0x6e2>
 8015dec:	f000 81b4 	beq.w	8016158 <_dtoa_r+0xb00>
 8015df0:	9b06      	ldr	r3, [sp, #24]
 8015df2:	f1c3 0900 	rsb	r9, r3, #0
 8015df6:	4bc2      	ldr	r3, [pc, #776]	; (8016100 <_dtoa_r+0xaa8>)
 8015df8:	f009 020f 	and.w	r2, r9, #15
 8015dfc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015e00:	ec51 0b18 	vmov	r0, r1, d8
 8015e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015e08:	f7ea fbfe 	bl	8000608 <__aeabi_dmul>
 8015e0c:	ea5f 1929 	movs.w	r9, r9, asr #4
 8015e10:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8015e14:	f000 839c 	beq.w	8016550 <_dtoa_r+0xef8>
 8015e18:	f8df a2f0 	ldr.w	sl, [pc, #752]	; 801610c <_dtoa_r+0xab4>
 8015e1c:	2300      	movs	r3, #0
 8015e1e:	f04f 0802 	mov.w	r8, #2
 8015e22:	4606      	mov	r6, r0
 8015e24:	460f      	mov	r7, r1
 8015e26:	f019 0f01 	tst.w	r9, #1
 8015e2a:	d00a      	beq.n	8015e42 <_dtoa_r+0x7ea>
 8015e2c:	4630      	mov	r0, r6
 8015e2e:	4639      	mov	r1, r7
 8015e30:	f108 0801 	add.w	r8, r8, #1
 8015e34:	e9da 2300 	ldrd	r2, r3, [sl]
 8015e38:	f7ea fbe6 	bl	8000608 <__aeabi_dmul>
 8015e3c:	462b      	mov	r3, r5
 8015e3e:	4606      	mov	r6, r0
 8015e40:	460f      	mov	r7, r1
 8015e42:	ea5f 0969 	movs.w	r9, r9, asr #1
 8015e46:	f10a 0a08 	add.w	sl, sl, #8
 8015e4a:	d1ec      	bne.n	8015e26 <_dtoa_r+0x7ce>
 8015e4c:	2b00      	cmp	r3, #0
 8015e4e:	f47f ad8f 	bne.w	8015970 <_dtoa_r+0x318>
 8015e52:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
 8015e56:	e58b      	b.n	8015970 <_dtoa_r+0x318>
 8015e58:	4ba9      	ldr	r3, [pc, #676]	; (8016100 <_dtoa_r+0xaa8>)
 8015e5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015e5e:	e9d3 ab00 	ldrd	sl, fp, [r3]
 8015e62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015e64:	2b00      	cmp	r3, #0
 8015e66:	f280 8238 	bge.w	80162da <_dtoa_r+0xc82>
 8015e6a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8015e6c:	2f00      	cmp	r7, #0
 8015e6e:	f300 8234 	bgt.w	80162da <_dtoa_r+0xc82>
 8015e72:	2f00      	cmp	r7, #0
 8015e74:	f040 818e 	bne.w	8016194 <_dtoa_r+0xb3c>
 8015e78:	2200      	movs	r2, #0
 8015e7a:	4ba2      	ldr	r3, [pc, #648]	; (8016104 <_dtoa_r+0xaac>)
 8015e7c:	4650      	mov	r0, sl
 8015e7e:	4659      	mov	r1, fp
 8015e80:	f7ea fbc2 	bl	8000608 <__aeabi_dmul>
 8015e84:	4602      	mov	r2, r0
 8015e86:	460b      	mov	r3, r1
 8015e88:	ec51 0b18 	vmov	r0, r1, d8
 8015e8c:	f7ea fe38 	bl	8000b00 <__aeabi_dcmple>
 8015e90:	2800      	cmp	r0, #0
 8015e92:	f000 81ba 	beq.w	801620a <_dtoa_r+0xbb2>
 8015e96:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8015e98:	463d      	mov	r5, r7
 8015e9a:	e708      	b.n	8015cae <_dtoa_r+0x656>
 8015e9c:	4601      	mov	r1, r0
 8015e9e:	4620      	mov	r0, r4
 8015ea0:	f001 fb08 	bl	80174b4 <__pow5mult>
 8015ea4:	9b01      	ldr	r3, [sp, #4]
 8015ea6:	4607      	mov	r7, r0
 8015ea8:	2b01      	cmp	r3, #1
 8015eaa:	f340 815a 	ble.w	8016162 <_dtoa_r+0xb0a>
 8015eae:	f04f 0800 	mov.w	r8, #0
 8015eb2:	693b      	ldr	r3, [r7, #16]
 8015eb4:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8015eb8:	6918      	ldr	r0, [r3, #16]
 8015eba:	f001 f9cb 	bl	8017254 <__hi0bits>
 8015ebe:	f1c0 0320 	rsb	r3, r0, #32
 8015ec2:	e6c0      	b.n	8015c46 <_dtoa_r+0x5ee>
 8015ec4:	4639      	mov	r1, r7
 8015ec6:	ee19 0a10 	vmov	r0, s18
 8015eca:	f001 fbc7 	bl	801765c <__mcmp>
 8015ece:	2800      	cmp	r0, #0
 8015ed0:	f6bf aee3 	bge.w	8015c9a <_dtoa_r+0x642>
 8015ed4:	ee19 1a10 	vmov	r1, s18
 8015ed8:	2300      	movs	r3, #0
 8015eda:	220a      	movs	r2, #10
 8015edc:	4620      	mov	r0, r4
 8015ede:	f001 f965 	bl	80171ac <__multadd>
 8015ee2:	9b06      	ldr	r3, [sp, #24]
 8015ee4:	ee09 0a10 	vmov	s18, r0
 8015ee8:	f103 39ff 	add.w	r9, r3, #4294967295	; 0xffffffff
 8015eec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015eee:	2b00      	cmp	r3, #0
 8015ef0:	f040 8311 	bne.w	8016516 <_dtoa_r+0xebe>
 8015ef4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8015ef6:	2b00      	cmp	r3, #0
 8015ef8:	f300 830a 	bgt.w	8016510 <_dtoa_r+0xeb8>
 8015efc:	9b01      	ldr	r3, [sp, #4]
 8015efe:	2b02      	cmp	r3, #2
 8015f00:	f340 8306 	ble.w	8016510 <_dtoa_r+0xeb8>
 8015f04:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8015f06:	f8cd 9018 	str.w	r9, [sp, #24]
 8015f0a:	9309      	str	r3, [sp, #36]	; 0x24
 8015f0c:	e6cb      	b.n	8015ca6 <_dtoa_r+0x64e>
 8015f0e:	f04f 0802 	mov.w	r8, #2
 8015f12:	ec5b ab18 	vmov	sl, fp, d8
 8015f16:	e510      	b.n	801593a <_dtoa_r+0x2e2>
 8015f18:	2301      	movs	r3, #1
 8015f1a:	930c      	str	r3, [sp, #48]	; 0x30
 8015f1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015f1e:	9a06      	ldr	r2, [sp, #24]
 8015f20:	4413      	add	r3, r2
 8015f22:	9312      	str	r3, [sp, #72]	; 0x48
 8015f24:	3301      	adds	r3, #1
 8015f26:	2b01      	cmp	r3, #1
 8015f28:	4618      	mov	r0, r3
 8015f2a:	9309      	str	r3, [sp, #36]	; 0x24
 8015f2c:	bfb8      	it	lt
 8015f2e:	2001      	movlt	r0, #1
 8015f30:	2100      	movs	r1, #0
 8015f32:	2817      	cmp	r0, #23
 8015f34:	6461      	str	r1, [r4, #68]	; 0x44
 8015f36:	f77f acd1 	ble.w	80158dc <_dtoa_r+0x284>
 8015f3a:	2201      	movs	r2, #1
 8015f3c:	2304      	movs	r3, #4
 8015f3e:	005b      	lsls	r3, r3, #1
 8015f40:	4611      	mov	r1, r2
 8015f42:	3201      	adds	r2, #1
 8015f44:	f103 0614 	add.w	r6, r3, #20
 8015f48:	4286      	cmp	r6, r0
 8015f4a:	d9f8      	bls.n	8015f3e <_dtoa_r+0x8e6>
 8015f4c:	6461      	str	r1, [r4, #68]	; 0x44
 8015f4e:	e4c5      	b.n	80158dc <_dtoa_r+0x284>
 8015f50:	2301      	movs	r3, #1
 8015f52:	930c      	str	r3, [sp, #48]	; 0x30
 8015f54:	980a      	ldr	r0, [sp, #40]	; 0x28
 8015f56:	2800      	cmp	r0, #0
 8015f58:	f340 8151 	ble.w	80161fe <_dtoa_r+0xba6>
 8015f5c:	9012      	str	r0, [sp, #72]	; 0x48
 8015f5e:	9009      	str	r0, [sp, #36]	; 0x24
 8015f60:	e7e6      	b.n	8015f30 <_dtoa_r+0x8d8>
 8015f62:	2300      	movs	r3, #0
 8015f64:	930c      	str	r3, [sp, #48]	; 0x30
 8015f66:	e7d9      	b.n	8015f1c <_dtoa_r+0x8c4>
 8015f68:	2300      	movs	r3, #0
 8015f6a:	930c      	str	r3, [sp, #48]	; 0x30
 8015f6c:	e7f2      	b.n	8015f54 <_dtoa_r+0x8fc>
 8015f6e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8015f70:	4642      	mov	r2, r8
 8015f72:	4963      	ldr	r1, [pc, #396]	; (8016100 <_dtoa_r+0xaa8>)
 8015f74:	464b      	mov	r3, r9
 8015f76:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8015f7a:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8015f7e:	e951 0102 	ldrd	r0, r1, [r1, #-8]
 8015f82:	f7ea fb41 	bl	8000608 <__aeabi_dmul>
 8015f86:	ec41 0b1a 	vmov	d10, r0, r1
 8015f8a:	4639      	mov	r1, r7
 8015f8c:	4630      	mov	r0, r6
 8015f8e:	f7ea fdd5 	bl	8000b3c <__aeabi_d2iz>
 8015f92:	4605      	mov	r5, r0
 8015f94:	f7ea face 	bl	8000534 <__aeabi_i2d>
 8015f98:	4602      	mov	r2, r0
 8015f9a:	460b      	mov	r3, r1
 8015f9c:	4630      	mov	r0, r6
 8015f9e:	4639      	mov	r1, r7
 8015fa0:	3530      	adds	r5, #48	; 0x30
 8015fa2:	f7ea f979 	bl	8000298 <__aeabi_dsub>
 8015fa6:	4606      	mov	r6, r0
 8015fa8:	980e      	ldr	r0, [sp, #56]	; 0x38
 8015faa:	460f      	mov	r7, r1
 8015fac:	f808 5b01 	strb.w	r5, [r8], #1
 8015fb0:	2801      	cmp	r0, #1
 8015fb2:	f000 82c4 	beq.w	801653e <_dtoa_r+0xee6>
 8015fb6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8015fb8:	ee09 4a90 	vmov	s19, r4
 8015fbc:	9b04      	ldr	r3, [sp, #16]
 8015fbe:	f04f 0a00 	mov.w	sl, #0
 8015fc2:	f8df b14c 	ldr.w	fp, [pc, #332]	; 8016110 <_dtoa_r+0xab8>
 8015fc6:	441d      	add	r5, r3
 8015fc8:	462c      	mov	r4, r5
 8015fca:	4645      	mov	r5, r8
 8015fcc:	4652      	mov	r2, sl
 8015fce:	465b      	mov	r3, fp
 8015fd0:	4630      	mov	r0, r6
 8015fd2:	4639      	mov	r1, r7
 8015fd4:	f7ea fb18 	bl	8000608 <__aeabi_dmul>
 8015fd8:	4689      	mov	r9, r1
 8015fda:	4680      	mov	r8, r0
 8015fdc:	f7ea fdae 	bl	8000b3c <__aeabi_d2iz>
 8015fe0:	4607      	mov	r7, r0
 8015fe2:	f7ea faa7 	bl	8000534 <__aeabi_i2d>
 8015fe6:	4602      	mov	r2, r0
 8015fe8:	460b      	mov	r3, r1
 8015fea:	3730      	adds	r7, #48	; 0x30
 8015fec:	4640      	mov	r0, r8
 8015fee:	4649      	mov	r1, r9
 8015ff0:	f7ea f952 	bl	8000298 <__aeabi_dsub>
 8015ff4:	f805 7b01 	strb.w	r7, [r5], #1
 8015ff8:	42a5      	cmp	r5, r4
 8015ffa:	4606      	mov	r6, r0
 8015ffc:	460f      	mov	r7, r1
 8015ffe:	d1e5      	bne.n	8015fcc <_dtoa_r+0x974>
 8016000:	4625      	mov	r5, r4
 8016002:	ee19 4a90 	vmov	r4, s19
 8016006:	2200      	movs	r2, #0
 8016008:	4b3f      	ldr	r3, [pc, #252]	; (8016108 <_dtoa_r+0xab0>)
 801600a:	ee1a 0a10 	vmov	r0, s20
 801600e:	ec59 8b1a 	vmov	r8, r9, d10
 8016012:	4649      	mov	r1, r9
 8016014:	f7ea f942 	bl	800029c <__adddf3>
 8016018:	4602      	mov	r2, r0
 801601a:	460b      	mov	r3, r1
 801601c:	4630      	mov	r0, r6
 801601e:	4639      	mov	r1, r7
 8016020:	f7ea fd82 	bl	8000b28 <__aeabi_dcmpgt>
 8016024:	2800      	cmp	r0, #0
 8016026:	f040 8204 	bne.w	8016432 <_dtoa_r+0xdda>
 801602a:	ee1a 2a10 	vmov	r2, s20
 801602e:	464b      	mov	r3, r9
 8016030:	2000      	movs	r0, #0
 8016032:	4935      	ldr	r1, [pc, #212]	; (8016108 <_dtoa_r+0xab0>)
 8016034:	f7ea f930 	bl	8000298 <__aeabi_dsub>
 8016038:	4602      	mov	r2, r0
 801603a:	460b      	mov	r3, r1
 801603c:	4630      	mov	r0, r6
 801603e:	4639      	mov	r1, r7
 8016040:	f7ea fd54 	bl	8000aec <__aeabi_dcmplt>
 8016044:	2800      	cmp	r0, #0
 8016046:	f43f ad63 	beq.w	8015b10 <_dtoa_r+0x4b8>
 801604a:	462a      	mov	r2, r5
 801604c:	f815 3d01 	ldrb.w	r3, [r5, #-1]!
 8016050:	2b30      	cmp	r3, #48	; 0x30
 8016052:	d0fa      	beq.n	801604a <_dtoa_r+0x9f2>
 8016054:	e52e      	b.n	8015ab4 <_dtoa_r+0x45c>
 8016056:	4639      	mov	r1, r7
 8016058:	2205      	movs	r2, #5
 801605a:	4620      	mov	r0, r4
 801605c:	f001 f8a6 	bl	80171ac <__multadd>
 8016060:	4607      	mov	r7, r0
 8016062:	ee19 0a10 	vmov	r0, s18
 8016066:	4639      	mov	r1, r7
 8016068:	f001 faf8 	bl	801765c <__mcmp>
 801606c:	2800      	cmp	r0, #0
 801606e:	f77f ae1e 	ble.w	8015cae <_dtoa_r+0x656>
 8016072:	9804      	ldr	r0, [sp, #16]
 8016074:	2331      	movs	r3, #49	; 0x31
 8016076:	9e06      	ldr	r6, [sp, #24]
 8016078:	4681      	mov	r9, r0
 801607a:	f800 3b01 	strb.w	r3, [r0], #1
 801607e:	3601      	adds	r6, #1
 8016080:	9004      	str	r0, [sp, #16]
 8016082:	e618      	b.n	8015cb6 <_dtoa_r+0x65e>
 8016084:	9b06      	ldr	r3, [sp, #24]
 8016086:	3301      	adds	r3, #1
 8016088:	9306      	str	r3, [sp, #24]
 801608a:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801608e:	2601      	movs	r6, #1
 8016090:	ee19 aa10 	vmov	sl, s18
 8016094:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8016098:	e007      	b.n	80160aa <_dtoa_r+0xa52>
 801609a:	4651      	mov	r1, sl
 801609c:	2300      	movs	r3, #0
 801609e:	220a      	movs	r2, #10
 80160a0:	4620      	mov	r0, r4
 80160a2:	f001 f883 	bl	80171ac <__multadd>
 80160a6:	3601      	adds	r6, #1
 80160a8:	4682      	mov	sl, r0
 80160aa:	4639      	mov	r1, r7
 80160ac:	4650      	mov	r0, sl
 80160ae:	f7ff fa39 	bl	8015524 <quorem>
 80160b2:	455e      	cmp	r6, fp
 80160b4:	f100 0030 	add.w	r0, r0, #48	; 0x30
 80160b8:	f808 0b01 	strb.w	r0, [r8], #1
 80160bc:	dbed      	blt.n	801609a <_dtoa_r+0xa42>
 80160be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80160c0:	4681      	mov	r9, r0
 80160c2:	ee09 aa10 	vmov	s18, sl
 80160c6:	2600      	movs	r6, #0
 80160c8:	2b00      	cmp	r3, #0
 80160ca:	bfcc      	ite	gt
 80160cc:	469b      	movgt	fp, r3
 80160ce:	f04f 0b01 	movle.w	fp, #1
 80160d2:	9b04      	ldr	r3, [sp, #16]
 80160d4:	449b      	add	fp, r3
 80160d6:	ee19 1a10 	vmov	r1, s18
 80160da:	2201      	movs	r2, #1
 80160dc:	4620      	mov	r0, r4
 80160de:	f001 fa49 	bl	8017574 <__lshift>
 80160e2:	4639      	mov	r1, r7
 80160e4:	ee09 0a10 	vmov	s18, r0
 80160e8:	f001 fab8 	bl	801765c <__mcmp>
 80160ec:	2800      	cmp	r0, #0
 80160ee:	f340 815b 	ble.w	80163a8 <_dtoa_r+0xd50>
 80160f2:	f81b 3c01 	ldrb.w	r3, [fp, #-1]
 80160f6:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80160fa:	9a04      	ldr	r2, [sp, #16]
 80160fc:	e00f      	b.n	801611e <_dtoa_r+0xac6>
 80160fe:	bf00      	nop
 8016100:	080196b0 	.word	0x080196b0
 8016104:	40140000 	.word	0x40140000
 8016108:	3fe00000 	.word	0x3fe00000
 801610c:	08019688 	.word	0x08019688
 8016110:	40240000 	.word	0x40240000
 8016114:	455a      	cmp	r2, fp
 8016116:	f000 8140 	beq.w	801639a <_dtoa_r+0xd42>
 801611a:	f81b 3d01 	ldrb.w	r3, [fp, #-1]!
 801611e:	2b39      	cmp	r3, #57	; 0x39
 8016120:	f10b 0801 	add.w	r8, fp, #1
 8016124:	d0f6      	beq.n	8016114 <_dtoa_r+0xabc>
 8016126:	3301      	adds	r3, #1
 8016128:	f88b 3000 	strb.w	r3, [fp]
 801612c:	4639      	mov	r1, r7
 801612e:	4620      	mov	r0, r4
 8016130:	f001 f832 	bl	8017198 <_Bfree>
 8016134:	2d00      	cmp	r5, #0
 8016136:	f000 812b 	beq.w	8016390 <_dtoa_r+0xd38>
 801613a:	2e00      	cmp	r6, #0
 801613c:	f000 821b 	beq.w	8016576 <_dtoa_r+0xf1e>
 8016140:	42ae      	cmp	r6, r5
 8016142:	f000 8218 	beq.w	8016576 <_dtoa_r+0xf1e>
 8016146:	4631      	mov	r1, r6
 8016148:	4620      	mov	r0, r4
 801614a:	f8dd 9010 	ldr.w	r9, [sp, #16]
 801614e:	f8cd 8010 	str.w	r8, [sp, #16]
 8016152:	f001 f821 	bl	8017198 <_Bfree>
 8016156:	e5b5      	b.n	8015cc4 <_dtoa_r+0x66c>
 8016158:	f04f 0802 	mov.w	r8, #2
 801615c:	ec57 6b18 	vmov	r6, r7, d8
 8016160:	e406      	b.n	8015970 <_dtoa_r+0x318>
 8016162:	9b02      	ldr	r3, [sp, #8]
 8016164:	2b00      	cmp	r3, #0
 8016166:	f47f aea2 	bne.w	8015eae <_dtoa_r+0x856>
 801616a:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 801616e:	f3c2 0313 	ubfx	r3, r2, #0, #20
 8016172:	2b00      	cmp	r3, #0
 8016174:	f47f ae9b 	bne.w	8015eae <_dtoa_r+0x856>
 8016178:	4bbd      	ldr	r3, [pc, #756]	; (8016470 <_dtoa_r+0xe18>)
 801617a:	4013      	ands	r3, r2
 801617c:	2b00      	cmp	r3, #0
 801617e:	f000 81b0 	beq.w	80164e2 <_dtoa_r+0xe8a>
 8016182:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016184:	f04f 0801 	mov.w	r8, #1
 8016188:	3301      	adds	r3, #1
 801618a:	930b      	str	r3, [sp, #44]	; 0x2c
 801618c:	9b08      	ldr	r3, [sp, #32]
 801618e:	3301      	adds	r3, #1
 8016190:	9308      	str	r3, [sp, #32]
 8016192:	e553      	b.n	8015c3c <_dtoa_r+0x5e4>
 8016194:	2700      	movs	r7, #0
 8016196:	463d      	mov	r5, r7
 8016198:	e589      	b.n	8015cae <_dtoa_r+0x656>
 801619a:	4629      	mov	r1, r5
 801619c:	463a      	mov	r2, r7
 801619e:	4620      	mov	r0, r4
 80161a0:	f001 f988 	bl	80174b4 <__pow5mult>
 80161a4:	4605      	mov	r5, r0
 80161a6:	ee19 2a10 	vmov	r2, s18
 80161aa:	4620      	mov	r0, r4
 80161ac:	4629      	mov	r1, r5
 80161ae:	f001 f8d1 	bl	8017354 <__multiply>
 80161b2:	ee19 1a10 	vmov	r1, s18
 80161b6:	ee09 0a10 	vmov	s18, r0
 80161ba:	4620      	mov	r0, r4
 80161bc:	f000 ffec 	bl	8017198 <_Bfree>
 80161c0:	e529      	b.n	8015c16 <_dtoa_r+0x5be>
 80161c2:	1a9f      	subs	r7, r3, r2
 80161c4:	e4bf      	b.n	8015b46 <_dtoa_r+0x4ee>
 80161c6:	ee19 1a10 	vmov	r1, s18
 80161ca:	4620      	mov	r0, r4
 80161cc:	f001 f972 	bl	80174b4 <__pow5mult>
 80161d0:	ee09 0a10 	vmov	s18, r0
 80161d4:	e523      	b.n	8015c1e <_dtoa_r+0x5c6>
 80161d6:	4629      	mov	r1, r5
 80161d8:	4632      	mov	r2, r6
 80161da:	4620      	mov	r0, r4
 80161dc:	f001 f9ca 	bl	8017574 <__lshift>
 80161e0:	4605      	mov	r5, r0
 80161e2:	e599      	b.n	8015d18 <_dtoa_r+0x6c0>
 80161e4:	4620      	mov	r0, r4
 80161e6:	9305      	str	r3, [sp, #20]
 80161e8:	f000 ffd6 	bl	8017198 <_Bfree>
 80161ec:	2201      	movs	r2, #1
 80161ee:	9b05      	ldr	r3, [sp, #20]
 80161f0:	e5cc      	b.n	8015d8c <_dtoa_r+0x734>
 80161f2:	f000 ffdb 	bl	80171ac <__multadd>
 80161f6:	46b0      	mov	r8, r6
 80161f8:	4605      	mov	r5, r0
 80161fa:	4682      	mov	sl, r0
 80161fc:	e59d      	b.n	8015d3a <_dtoa_r+0x6e2>
 80161fe:	2301      	movs	r3, #1
 8016200:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
 8016204:	f7ff bb66 	b.w	80158d4 <_dtoa_r+0x27c>
 8016208:	2700      	movs	r7, #0
 801620a:	463d      	mov	r5, r7
 801620c:	e731      	b.n	8016072 <_dtoa_r+0xa1a>
 801620e:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8016212:	2900      	cmp	r1, #0
 8016214:	f47f ad10 	bne.w	8015c38 <_dtoa_r+0x5e0>
 8016218:	f3c2 0313 	ubfx	r3, r2, #0, #20
 801621c:	2b00      	cmp	r3, #0
 801621e:	f47f ad0b 	bne.w	8015c38 <_dtoa_r+0x5e0>
 8016222:	e7a9      	b.n	8016178 <_dtoa_r+0xb20>
 8016224:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016226:	2b00      	cmp	r3, #0
 8016228:	f43f ac4b 	beq.w	8015ac2 <_dtoa_r+0x46a>
 801622c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801622e:	2b00      	cmp	r3, #0
 8016230:	f77f ac6e 	ble.w	8015b10 <_dtoa_r+0x4b8>
 8016234:	9a06      	ldr	r2, [sp, #24]
 8016236:	4630      	mov	r0, r6
 8016238:	4639      	mov	r1, r7
 801623a:	930e      	str	r3, [sp, #56]	; 0x38
 801623c:	3a01      	subs	r2, #1
 801623e:	4b8d      	ldr	r3, [pc, #564]	; (8016474 <_dtoa_r+0xe1c>)
 8016240:	9213      	str	r2, [sp, #76]	; 0x4c
 8016242:	2200      	movs	r2, #0
 8016244:	f7ea f9e0 	bl	8000608 <__aeabi_dmul>
 8016248:	4606      	mov	r6, r0
 801624a:	460f      	mov	r7, r1
 801624c:	f108 0001 	add.w	r0, r8, #1
 8016250:	f7ea f970 	bl	8000534 <__aeabi_i2d>
 8016254:	4632      	mov	r2, r6
 8016256:	463b      	mov	r3, r7
 8016258:	f7ea f9d6 	bl	8000608 <__aeabi_dmul>
 801625c:	2200      	movs	r2, #0
 801625e:	4b86      	ldr	r3, [pc, #536]	; (8016478 <_dtoa_r+0xe20>)
 8016260:	f7ea f81c 	bl	800029c <__adddf3>
 8016264:	4680      	mov	r8, r0
 8016266:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 801626a:	f7ff bba2 	b.w	80159b2 <_dtoa_r+0x35a>
 801626e:	9010      	str	r0, [sp, #64]	; 0x40
 8016270:	e482      	b.n	8015b78 <_dtoa_r+0x520>
 8016272:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8016274:	2a00      	cmp	r2, #0
 8016276:	f000 80ae 	beq.w	80163d6 <_dtoa_r+0xd7e>
 801627a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801627e:	9a08      	ldr	r2, [sp, #32]
 8016280:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8016282:	441a      	add	r2, r3
 8016284:	9208      	str	r2, [sp, #32]
 8016286:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8016288:	4616      	mov	r6, r2
 801628a:	441a      	add	r2, r3
 801628c:	920b      	str	r2, [sp, #44]	; 0x2c
 801628e:	e465      	b.n	8015b5c <_dtoa_r+0x504>
 8016290:	ee19 1a10 	vmov	r1, s18
 8016294:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8016296:	4620      	mov	r0, r4
 8016298:	f001 f90c 	bl	80174b4 <__pow5mult>
 801629c:	ee09 0a10 	vmov	s18, r0
 80162a0:	e4bd      	b.n	8015c1e <_dtoa_r+0x5c6>
 80162a2:	2100      	movs	r1, #0
 80162a4:	4620      	mov	r0, r4
 80162a6:	6461      	str	r1, [r4, #68]	; 0x44
 80162a8:	f000 ff50 	bl	801714c <_Balloc>
 80162ac:	9004      	str	r0, [sp, #16]
 80162ae:	2800      	cmp	r0, #0
 80162b0:	f000 8167 	beq.w	8016582 <_dtoa_r+0xf2a>
 80162b4:	9a06      	ldr	r2, [sp, #24]
 80162b6:	9b04      	ldr	r3, [sp, #16]
 80162b8:	2a0e      	cmp	r2, #14
 80162ba:	6423      	str	r3, [r4, #64]	; 0x40
 80162bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80162be:	f300 8167 	bgt.w	8016590 <_dtoa_r+0xf38>
 80162c2:	2b00      	cmp	r3, #0
 80162c4:	f2c0 8164 	blt.w	8016590 <_dtoa_r+0xf38>
 80162c8:	9a06      	ldr	r2, [sp, #24]
 80162ca:	4b6c      	ldr	r3, [pc, #432]	; (801647c <_dtoa_r+0xe24>)
 80162cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80162d0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80162d4:	e9d3 ab00 	ldrd	sl, fp, [r3]
 80162d8:	9209      	str	r2, [sp, #36]	; 0x24
 80162da:	4652      	mov	r2, sl
 80162dc:	465b      	mov	r3, fp
 80162de:	ee18 0a10 	vmov	r0, s16
 80162e2:	9d04      	ldr	r5, [sp, #16]
 80162e4:	ec57 6b18 	vmov	r6, r7, d8
 80162e8:	4639      	mov	r1, r7
 80162ea:	f7ea fab7 	bl	800085c <__aeabi_ddiv>
 80162ee:	f7ea fc25 	bl	8000b3c <__aeabi_d2iz>
 80162f2:	4680      	mov	r8, r0
 80162f4:	f7ea f91e 	bl	8000534 <__aeabi_i2d>
 80162f8:	4652      	mov	r2, sl
 80162fa:	465b      	mov	r3, fp
 80162fc:	f7ea f984 	bl	8000608 <__aeabi_dmul>
 8016300:	460b      	mov	r3, r1
 8016302:	4602      	mov	r2, r0
 8016304:	4639      	mov	r1, r7
 8016306:	ee18 0a10 	vmov	r0, s16
 801630a:	f7e9 ffc5 	bl	8000298 <__aeabi_dsub>
 801630e:	f108 0330 	add.w	r3, r8, #48	; 0x30
 8016312:	f805 3b01 	strb.w	r3, [r5], #1
 8016316:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016318:	2b01      	cmp	r3, #1
 801631a:	f000 80b3 	beq.w	8016484 <_dtoa_r+0xe2c>
 801631e:	ee08 4a10 	vmov	s16, r4
 8016322:	f04f 0901 	mov.w	r9, #1
 8016326:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8016328:	e01d      	b.n	8016366 <_dtoa_r+0xd0e>
 801632a:	4652      	mov	r2, sl
 801632c:	465b      	mov	r3, fp
 801632e:	4630      	mov	r0, r6
 8016330:	4639      	mov	r1, r7
 8016332:	f7ea fa93 	bl	800085c <__aeabi_ddiv>
 8016336:	f109 0901 	add.w	r9, r9, #1
 801633a:	f7ea fbff 	bl	8000b3c <__aeabi_d2iz>
 801633e:	4680      	mov	r8, r0
 8016340:	f7ea f8f8 	bl	8000534 <__aeabi_i2d>
 8016344:	4652      	mov	r2, sl
 8016346:	465b      	mov	r3, fp
 8016348:	f7ea f95e 	bl	8000608 <__aeabi_dmul>
 801634c:	460b      	mov	r3, r1
 801634e:	4602      	mov	r2, r0
 8016350:	4639      	mov	r1, r7
 8016352:	4630      	mov	r0, r6
 8016354:	f7e9 ffa0 	bl	8000298 <__aeabi_dsub>
 8016358:	f108 0330 	add.w	r3, r8, #48	; 0x30
 801635c:	45a1      	cmp	r9, r4
 801635e:	f805 3b01 	strb.w	r3, [r5], #1
 8016362:	f000 808d 	beq.w	8016480 <_dtoa_r+0xe28>
 8016366:	2200      	movs	r2, #0
 8016368:	4b42      	ldr	r3, [pc, #264]	; (8016474 <_dtoa_r+0xe1c>)
 801636a:	f7ea f94d 	bl	8000608 <__aeabi_dmul>
 801636e:	2200      	movs	r2, #0
 8016370:	2300      	movs	r3, #0
 8016372:	4606      	mov	r6, r0
 8016374:	460f      	mov	r7, r1
 8016376:	f7ea fbaf 	bl	8000ad8 <__aeabi_dcmpeq>
 801637a:	2800      	cmp	r0, #0
 801637c:	d0d5      	beq.n	801632a <_dtoa_r+0xcd2>
 801637e:	ee18 4a10 	vmov	r4, s16
 8016382:	9b06      	ldr	r3, [sp, #24]
 8016384:	f8dd 9010 	ldr.w	r9, [sp, #16]
 8016388:	3301      	adds	r3, #1
 801638a:	9504      	str	r5, [sp, #16]
 801638c:	9306      	str	r3, [sp, #24]
 801638e:	e49d      	b.n	8015ccc <_dtoa_r+0x674>
 8016390:	f8dd 9010 	ldr.w	r9, [sp, #16]
 8016394:	f8cd 8010 	str.w	r8, [sp, #16]
 8016398:	e498      	b.n	8015ccc <_dtoa_r+0x674>
 801639a:	9b06      	ldr	r3, [sp, #24]
 801639c:	9a04      	ldr	r2, [sp, #16]
 801639e:	3301      	adds	r3, #1
 80163a0:	9306      	str	r3, [sp, #24]
 80163a2:	2331      	movs	r3, #49	; 0x31
 80163a4:	7013      	strb	r3, [r2, #0]
 80163a6:	e6c1      	b.n	801612c <_dtoa_r+0xad4>
 80163a8:	d103      	bne.n	80163b2 <_dtoa_r+0xd5a>
 80163aa:	f019 0f01 	tst.w	r9, #1
 80163ae:	f47f aea0 	bne.w	80160f2 <_dtoa_r+0xa9a>
 80163b2:	46d8      	mov	r8, fp
 80163b4:	f81b 3d01 	ldrb.w	r3, [fp, #-1]!
 80163b8:	2b30      	cmp	r3, #48	; 0x30
 80163ba:	d0fa      	beq.n	80163b2 <_dtoa_r+0xd5a>
 80163bc:	e6b6      	b.n	801612c <_dtoa_r+0xad4>
 80163be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80163c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80163c2:	1a9e      	subs	r6, r3, r2
 80163c4:	f7ff bbca 	b.w	8015b5c <_dtoa_r+0x504>
 80163c8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80163ca:	9104      	str	r1, [sp, #16]
 80163cc:	3301      	adds	r3, #1
 80163ce:	9313      	str	r3, [sp, #76]	; 0x4c
 80163d0:	2331      	movs	r3, #49	; 0x31
 80163d2:	f7ff bb6e 	b.w	8015ab2 <_dtoa_r+0x45a>
 80163d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80163d8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80163dc:	e74f      	b.n	801627e <_dtoa_r+0xc26>
 80163de:	2a00      	cmp	r2, #0
 80163e0:	4659      	mov	r1, fp
 80163e2:	ee09 ba10 	vmov	s18, fp
 80163e6:	46cb      	mov	fp, r9
 80163e8:	4699      	mov	r9, r3
 80163ea:	dd10      	ble.n	801640e <_dtoa_r+0xdb6>
 80163ec:	2201      	movs	r2, #1
 80163ee:	4620      	mov	r0, r4
 80163f0:	f001 f8c0 	bl	8017574 <__lshift>
 80163f4:	4639      	mov	r1, r7
 80163f6:	ee09 0a10 	vmov	s18, r0
 80163fa:	f001 f92f 	bl	801765c <__mcmp>
 80163fe:	2800      	cmp	r0, #0
 8016400:	f340 809f 	ble.w	8016542 <_dtoa_r+0xeea>
 8016404:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8016408:	d06e      	beq.n	80164e8 <_dtoa_r+0xe90>
 801640a:	f10b 0931 	add.w	r9, fp, #49	; 0x31
 801640e:	f808 9b01 	strb.w	r9, [r8], #1
 8016412:	9b06      	ldr	r3, [sp, #24]
 8016414:	462e      	mov	r6, r5
 8016416:	4655      	mov	r5, sl
 8016418:	3301      	adds	r3, #1
 801641a:	9306      	str	r3, [sp, #24]
 801641c:	e686      	b.n	801612c <_dtoa_r+0xad4>
 801641e:	4625      	mov	r5, r4
 8016420:	ee1a 4a10 	vmov	r4, s20
 8016424:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8016426:	f8dd 9010 	ldr.w	r9, [sp, #16]
 801642a:	3301      	adds	r3, #1
 801642c:	9504      	str	r5, [sp, #16]
 801642e:	9306      	str	r3, [sp, #24]
 8016430:	e44c      	b.n	8015ccc <_dtoa_r+0x674>
 8016432:	9904      	ldr	r1, [sp, #16]
 8016434:	f7ff bb35 	b.w	8015aa2 <_dtoa_r+0x44a>
 8016438:	6869      	ldr	r1, [r5, #4]
 801643a:	4620      	mov	r0, r4
 801643c:	f000 fe86 	bl	801714c <_Balloc>
 8016440:	4606      	mov	r6, r0
 8016442:	2800      	cmp	r0, #0
 8016444:	f000 8090 	beq.w	8016568 <_dtoa_r+0xf10>
 8016448:	692b      	ldr	r3, [r5, #16]
 801644a:	f105 010c 	add.w	r1, r5, #12
 801644e:	300c      	adds	r0, #12
 8016450:	3302      	adds	r3, #2
 8016452:	009a      	lsls	r2, r3, #2
 8016454:	f7ea fdd0 	bl	8000ff8 <memcpy>
 8016458:	4631      	mov	r1, r6
 801645a:	2201      	movs	r2, #1
 801645c:	4620      	mov	r0, r4
 801645e:	f001 f889 	bl	8017574 <__lshift>
 8016462:	4682      	mov	sl, r0
 8016464:	e45d      	b.n	8015d22 <_dtoa_r+0x6ca>
 8016466:	ee1a 4a10 	vmov	r4, s20
 801646a:	f7ff bb51 	b.w	8015b10 <_dtoa_r+0x4b8>
 801646e:	bf00      	nop
 8016470:	7ff00000 	.word	0x7ff00000
 8016474:	40240000 	.word	0x40240000
 8016478:	401c0000 	.word	0x401c0000
 801647c:	080196b0 	.word	0x080196b0
 8016480:	ee18 4a10 	vmov	r4, s16
 8016484:	4602      	mov	r2, r0
 8016486:	460b      	mov	r3, r1
 8016488:	f7e9 ff08 	bl	800029c <__adddf3>
 801648c:	4652      	mov	r2, sl
 801648e:	465b      	mov	r3, fp
 8016490:	4606      	mov	r6, r0
 8016492:	460f      	mov	r7, r1
 8016494:	f7ea fb48 	bl	8000b28 <__aeabi_dcmpgt>
 8016498:	b960      	cbnz	r0, 80164b4 <_dtoa_r+0xe5c>
 801649a:	4652      	mov	r2, sl
 801649c:	465b      	mov	r3, fp
 801649e:	4630      	mov	r0, r6
 80164a0:	4639      	mov	r1, r7
 80164a2:	f7ea fb19 	bl	8000ad8 <__aeabi_dcmpeq>
 80164a6:	2800      	cmp	r0, #0
 80164a8:	f43f af6b 	beq.w	8016382 <_dtoa_r+0xd2a>
 80164ac:	f018 0f01 	tst.w	r8, #1
 80164b0:	f43f af67 	beq.w	8016382 <_dtoa_r+0xd2a>
 80164b4:	9b06      	ldr	r3, [sp, #24]
 80164b6:	9904      	ldr	r1, [sp, #16]
 80164b8:	9313      	str	r3, [sp, #76]	; 0x4c
 80164ba:	f7ff baf2 	b.w	8015aa2 <_dtoa_r+0x44a>
 80164be:	2b39      	cmp	r3, #57	; 0x39
 80164c0:	ee09 ba10 	vmov	s18, fp
 80164c4:	d010      	beq.n	80164e8 <_dtoa_r+0xe90>
 80164c6:	3301      	adds	r3, #1
 80164c8:	f808 3b01 	strb.w	r3, [r8], #1
 80164cc:	e7a1      	b.n	8016412 <_dtoa_r+0xdba>
 80164ce:	4699      	mov	r9, r3
 80164d0:	9b06      	ldr	r3, [sp, #24]
 80164d2:	ee09 ba10 	vmov	s18, fp
 80164d6:	46b3      	mov	fp, r6
 80164d8:	3301      	adds	r3, #1
 80164da:	462e      	mov	r6, r5
 80164dc:	4655      	mov	r5, sl
 80164de:	9306      	str	r3, [sp, #24]
 80164e0:	e5f9      	b.n	80160d6 <_dtoa_r+0xa7e>
 80164e2:	4698      	mov	r8, r3
 80164e4:	f7ff bbaa 	b.w	8015c3c <_dtoa_r+0x5e4>
 80164e8:	9b06      	ldr	r3, [sp, #24]
 80164ea:	46c3      	mov	fp, r8
 80164ec:	462e      	mov	r6, r5
 80164ee:	4655      	mov	r5, sl
 80164f0:	3301      	adds	r3, #1
 80164f2:	9306      	str	r3, [sp, #24]
 80164f4:	2339      	movs	r3, #57	; 0x39
 80164f6:	f80b 3b01 	strb.w	r3, [fp], #1
 80164fa:	e5fc      	b.n	80160f6 <_dtoa_r+0xa9e>
 80164fc:	2b39      	cmp	r3, #57	; 0x39
 80164fe:	ee09 ba10 	vmov	s18, fp
 8016502:	46cb      	mov	fp, r9
 8016504:	4699      	mov	r9, r3
 8016506:	d0ef      	beq.n	80164e8 <_dtoa_r+0xe90>
 8016508:	2e00      	cmp	r6, #0
 801650a:	f73f af7e 	bgt.w	801640a <_dtoa_r+0xdb2>
 801650e:	e77e      	b.n	801640e <_dtoa_r+0xdb6>
 8016510:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8016512:	9309      	str	r3, [sp, #36]	; 0x24
 8016514:	e5b9      	b.n	801608a <_dtoa_r+0xa32>
 8016516:	4629      	mov	r1, r5
 8016518:	2300      	movs	r3, #0
 801651a:	220a      	movs	r2, #10
 801651c:	4620      	mov	r0, r4
 801651e:	f000 fe45 	bl	80171ac <__multadd>
 8016522:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8016524:	4605      	mov	r5, r0
 8016526:	2b00      	cmp	r3, #0
 8016528:	dc03      	bgt.n	8016532 <_dtoa_r+0xeda>
 801652a:	9b01      	ldr	r3, [sp, #4]
 801652c:	2b02      	cmp	r3, #2
 801652e:	f73f ace9 	bgt.w	8015f04 <_dtoa_r+0x8ac>
 8016532:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8016534:	f8cd 9018 	str.w	r9, [sp, #24]
 8016538:	9309      	str	r3, [sp, #36]	; 0x24
 801653a:	f7ff bbea 	b.w	8015d12 <_dtoa_r+0x6ba>
 801653e:	4645      	mov	r5, r8
 8016540:	e561      	b.n	8016006 <_dtoa_r+0x9ae>
 8016542:	f47f af64 	bne.w	801640e <_dtoa_r+0xdb6>
 8016546:	f019 0f01 	tst.w	r9, #1
 801654a:	f47f af5b 	bne.w	8016404 <_dtoa_r+0xdac>
 801654e:	e75e      	b.n	801640e <_dtoa_r+0xdb6>
 8016550:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
 8016554:	f04f 0802 	mov.w	r8, #2
 8016558:	f7ff ba0a 	b.w	8015970 <_dtoa_r+0x318>
 801655c:	f43f ab85 	beq.w	8015c6a <_dtoa_r+0x612>
 8016560:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
 8016564:	f7ff bbc9 	b.w	8015cfa <_dtoa_r+0x6a2>
 8016568:	4602      	mov	r2, r0
 801656a:	4b0e      	ldr	r3, [pc, #56]	; (80165a4 <_dtoa_r+0xf4c>)
 801656c:	f240 21ea 	movw	r1, #746	; 0x2ea
 8016570:	480d      	ldr	r0, [pc, #52]	; (80165a8 <_dtoa_r+0xf50>)
 8016572:	f7fb fb61 	bl	8011c38 <__assert_func>
 8016576:	f8dd 9010 	ldr.w	r9, [sp, #16]
 801657a:	f8cd 8010 	str.w	r8, [sp, #16]
 801657e:	f7ff bba1 	b.w	8015cc4 <_dtoa_r+0x66c>
 8016582:	4b08      	ldr	r3, [pc, #32]	; (80165a4 <_dtoa_r+0xf4c>)
 8016584:	2200      	movs	r2, #0
 8016586:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 801658a:	4807      	ldr	r0, [pc, #28]	; (80165a8 <_dtoa_r+0xf50>)
 801658c:	f7fb fb54 	bl	8011c38 <__assert_func>
 8016590:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8016594:	2100      	movs	r1, #0
 8016596:	e9cd 2109 	strd	r2, r1, [sp, #36]	; 0x24
 801659a:	2101      	movs	r1, #1
 801659c:	9212      	str	r2, [sp, #72]	; 0x48
 801659e:	910c      	str	r1, [sp, #48]	; 0x30
 80165a0:	f7ff bac0 	b.w	8015b24 <_dtoa_r+0x4cc>
 80165a4:	08019560 	.word	0x08019560
 80165a8:	08019574 	.word	0x08019574

080165ac <__sflush_r>:
 80165ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80165b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80165b4:	460c      	mov	r4, r1
 80165b6:	0711      	lsls	r1, r2, #28
 80165b8:	4680      	mov	r8, r0
 80165ba:	d431      	bmi.n	8016620 <__sflush_r+0x74>
 80165bc:	6863      	ldr	r3, [r4, #4]
 80165be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80165c2:	2b00      	cmp	r3, #0
 80165c4:	81a2      	strh	r2, [r4, #12]
 80165c6:	dd49      	ble.n	801665c <__sflush_r+0xb0>
 80165c8:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80165ca:	2d00      	cmp	r5, #0
 80165cc:	d043      	beq.n	8016656 <__sflush_r+0xaa>
 80165ce:	2300      	movs	r3, #0
 80165d0:	f8d8 6000 	ldr.w	r6, [r8]
 80165d4:	f8c8 3000 	str.w	r3, [r8]
 80165d8:	b293      	uxth	r3, r2
 80165da:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80165de:	d141      	bne.n	8016664 <__sflush_r+0xb8>
 80165e0:	2301      	movs	r3, #1
 80165e2:	69e1      	ldr	r1, [r4, #28]
 80165e4:	4640      	mov	r0, r8
 80165e6:	47a8      	blx	r5
 80165e8:	1c43      	adds	r3, r0, #1
 80165ea:	d075      	beq.n	80166d8 <__sflush_r+0x12c>
 80165ec:	89a3      	ldrh	r3, [r4, #12]
 80165ee:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80165f0:	075f      	lsls	r7, r3, #29
 80165f2:	d505      	bpl.n	8016600 <__sflush_r+0x54>
 80165f4:	6863      	ldr	r3, [r4, #4]
 80165f6:	1ac0      	subs	r0, r0, r3
 80165f8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80165fa:	b10b      	cbz	r3, 8016600 <__sflush_r+0x54>
 80165fc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80165fe:	1ac0      	subs	r0, r0, r3
 8016600:	4602      	mov	r2, r0
 8016602:	2300      	movs	r3, #0
 8016604:	69e1      	ldr	r1, [r4, #28]
 8016606:	4640      	mov	r0, r8
 8016608:	47a8      	blx	r5
 801660a:	1c45      	adds	r5, r0, #1
 801660c:	d134      	bne.n	8016678 <__sflush_r+0xcc>
 801660e:	f8d8 2000 	ldr.w	r2, [r8]
 8016612:	2a1d      	cmp	r2, #29
 8016614:	d94d      	bls.n	80166b2 <__sflush_r+0x106>
 8016616:	89a3      	ldrh	r3, [r4, #12]
 8016618:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801661c:	81a3      	strh	r3, [r4, #12]
 801661e:	e01b      	b.n	8016658 <__sflush_r+0xac>
 8016620:	6926      	ldr	r6, [r4, #16]
 8016622:	b1c6      	cbz	r6, 8016656 <__sflush_r+0xaa>
 8016624:	b293      	uxth	r3, r2
 8016626:	6825      	ldr	r5, [r4, #0]
 8016628:	6026      	str	r6, [r4, #0]
 801662a:	0799      	lsls	r1, r3, #30
 801662c:	eba5 0506 	sub.w	r5, r5, r6
 8016630:	bf0c      	ite	eq
 8016632:	6963      	ldreq	r3, [r4, #20]
 8016634:	2300      	movne	r3, #0
 8016636:	60a3      	str	r3, [r4, #8]
 8016638:	e00b      	b.n	8016652 <__sflush_r+0xa6>
 801663a:	462b      	mov	r3, r5
 801663c:	4632      	mov	r2, r6
 801663e:	69e1      	ldr	r1, [r4, #28]
 8016640:	4640      	mov	r0, r8
 8016642:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8016644:	47b8      	blx	r7
 8016646:	f1b0 0c00 	subs.w	ip, r0, #0
 801664a:	eba5 050c 	sub.w	r5, r5, ip
 801664e:	4466      	add	r6, ip
 8016650:	dd0a      	ble.n	8016668 <__sflush_r+0xbc>
 8016652:	2d00      	cmp	r5, #0
 8016654:	dcf1      	bgt.n	801663a <__sflush_r+0x8e>
 8016656:	2000      	movs	r0, #0
 8016658:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801665c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801665e:	2b00      	cmp	r3, #0
 8016660:	dcb2      	bgt.n	80165c8 <__sflush_r+0x1c>
 8016662:	e7f8      	b.n	8016656 <__sflush_r+0xaa>
 8016664:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8016666:	e7c3      	b.n	80165f0 <__sflush_r+0x44>
 8016668:	89a3      	ldrh	r3, [r4, #12]
 801666a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801666e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016672:	81a3      	strh	r3, [r4, #12]
 8016674:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016678:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801667c:	2200      	movs	r2, #0
 801667e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8016682:	6062      	str	r2, [r4, #4]
 8016684:	6922      	ldr	r2, [r4, #16]
 8016686:	81a3      	strh	r3, [r4, #12]
 8016688:	6022      	str	r2, [r4, #0]
 801668a:	04da      	lsls	r2, r3, #19
 801668c:	d500      	bpl.n	8016690 <__sflush_r+0xe4>
 801668e:	6520      	str	r0, [r4, #80]	; 0x50
 8016690:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8016692:	f8c8 6000 	str.w	r6, [r8]
 8016696:	2900      	cmp	r1, #0
 8016698:	d0dd      	beq.n	8016656 <__sflush_r+0xaa>
 801669a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 801669e:	4299      	cmp	r1, r3
 80166a0:	d002      	beq.n	80166a8 <__sflush_r+0xfc>
 80166a2:	4640      	mov	r0, r8
 80166a4:	f000 f9d8 	bl	8016a58 <_free_r>
 80166a8:	2300      	movs	r3, #0
 80166aa:	4618      	mov	r0, r3
 80166ac:	6323      	str	r3, [r4, #48]	; 0x30
 80166ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80166b2:	4b0f      	ldr	r3, [pc, #60]	; (80166f0 <__sflush_r+0x144>)
 80166b4:	40d3      	lsrs	r3, r2
 80166b6:	43db      	mvns	r3, r3
 80166b8:	f013 0301 	ands.w	r3, r3, #1
 80166bc:	d1ab      	bne.n	8016616 <__sflush_r+0x6a>
 80166be:	6063      	str	r3, [r4, #4]
 80166c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80166c4:	6921      	ldr	r1, [r4, #16]
 80166c6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80166ca:	6021      	str	r1, [r4, #0]
 80166cc:	81a3      	strh	r3, [r4, #12]
 80166ce:	04db      	lsls	r3, r3, #19
 80166d0:	d5de      	bpl.n	8016690 <__sflush_r+0xe4>
 80166d2:	2a00      	cmp	r2, #0
 80166d4:	d1dc      	bne.n	8016690 <__sflush_r+0xe4>
 80166d6:	e7da      	b.n	801668e <__sflush_r+0xe2>
 80166d8:	f8d8 3000 	ldr.w	r3, [r8]
 80166dc:	2b00      	cmp	r3, #0
 80166de:	d085      	beq.n	80165ec <__sflush_r+0x40>
 80166e0:	2b1d      	cmp	r3, #29
 80166e2:	d001      	beq.n	80166e8 <__sflush_r+0x13c>
 80166e4:	2b16      	cmp	r3, #22
 80166e6:	d196      	bne.n	8016616 <__sflush_r+0x6a>
 80166e8:	2000      	movs	r0, #0
 80166ea:	f8c8 6000 	str.w	r6, [r8]
 80166ee:	e7b3      	b.n	8016658 <__sflush_r+0xac>
 80166f0:	20400001 	.word	0x20400001

080166f4 <_fflush_r>:
 80166f4:	b538      	push	{r3, r4, r5, lr}
 80166f6:	4605      	mov	r5, r0
 80166f8:	460c      	mov	r4, r1
 80166fa:	b108      	cbz	r0, 8016700 <_fflush_r+0xc>
 80166fc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80166fe:	b1a3      	cbz	r3, 801672a <_fflush_r+0x36>
 8016700:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8016704:	b1b8      	cbz	r0, 8016736 <_fflush_r+0x42>
 8016706:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016708:	07db      	lsls	r3, r3, #31
 801670a:	d401      	bmi.n	8016710 <_fflush_r+0x1c>
 801670c:	0581      	lsls	r1, r0, #22
 801670e:	d515      	bpl.n	801673c <_fflush_r+0x48>
 8016710:	4628      	mov	r0, r5
 8016712:	4621      	mov	r1, r4
 8016714:	f7ff ff4a 	bl	80165ac <__sflush_r>
 8016718:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801671a:	4605      	mov	r5, r0
 801671c:	07da      	lsls	r2, r3, #31
 801671e:	d402      	bmi.n	8016726 <_fflush_r+0x32>
 8016720:	89a3      	ldrh	r3, [r4, #12]
 8016722:	059b      	lsls	r3, r3, #22
 8016724:	d50e      	bpl.n	8016744 <_fflush_r+0x50>
 8016726:	4628      	mov	r0, r5
 8016728:	bd38      	pop	{r3, r4, r5, pc}
 801672a:	f000 f817 	bl	801675c <__sinit>
 801672e:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8016732:	2800      	cmp	r0, #0
 8016734:	d1e7      	bne.n	8016706 <_fflush_r+0x12>
 8016736:	4605      	mov	r5, r0
 8016738:	4628      	mov	r0, r5
 801673a:	bd38      	pop	{r3, r4, r5, pc}
 801673c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801673e:	f000 fc3b 	bl	8016fb8 <__retarget_lock_acquire_recursive>
 8016742:	e7e5      	b.n	8016710 <_fflush_r+0x1c>
 8016744:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016746:	f000 fc39 	bl	8016fbc <__retarget_lock_release_recursive>
 801674a:	4628      	mov	r0, r5
 801674c:	bd38      	pop	{r3, r4, r5, pc}
 801674e:	bf00      	nop

08016750 <_cleanup_r>:
 8016750:	4901      	ldr	r1, [pc, #4]	; (8016758 <_cleanup_r+0x8>)
 8016752:	f000 bc01 	b.w	8016f58 <_fwalk_reent>
 8016756:	bf00      	nop
 8016758:	080180f1 	.word	0x080180f1

0801675c <__sinit>:
 801675c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016760:	4682      	mov	sl, r0
 8016762:	483a      	ldr	r0, [pc, #232]	; (801684c <__sinit+0xf0>)
 8016764:	f000 fc28 	bl	8016fb8 <__retarget_lock_acquire_recursive>
 8016768:	f8da 4038 	ldr.w	r4, [sl, #56]	; 0x38
 801676c:	2c00      	cmp	r4, #0
 801676e:	d168      	bne.n	8016842 <__sinit+0xe6>
 8016770:	4a37      	ldr	r2, [pc, #220]	; (8016850 <__sinit+0xf4>)
 8016772:	2303      	movs	r3, #3
 8016774:	f8da 5004 	ldr.w	r5, [sl, #4]
 8016778:	4621      	mov	r1, r4
 801677a:	f8ca 203c 	str.w	r2, [sl, #60]	; 0x3c
 801677e:	f50a 723b 	add.w	r2, sl, #748	; 0x2ec
 8016782:	f8ca 32e4 	str.w	r3, [sl, #740]	; 0x2e4
 8016786:	2304      	movs	r3, #4
 8016788:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 8016864 <__sinit+0x108>
 801678c:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 8016790:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 8016868 <__sinit+0x10c>
 8016794:	4f2f      	ldr	r7, [pc, #188]	; (8016854 <__sinit+0xf8>)
 8016796:	4e30      	ldr	r6, [pc, #192]	; (8016858 <__sinit+0xfc>)
 8016798:	f8ca 22e8 	str.w	r2, [sl, #744]	; 0x2e8
 801679c:	2208      	movs	r2, #8
 801679e:	f8ca 42e0 	str.w	r4, [sl, #736]	; 0x2e0
 80167a2:	666c      	str	r4, [r5, #100]	; 0x64
 80167a4:	61ac      	str	r4, [r5, #24]
 80167a6:	e9c5 4302 	strd	r4, r3, [r5, #8]
 80167aa:	e9c5 4400 	strd	r4, r4, [r5]
 80167ae:	e9c5 4404 	strd	r4, r4, [r5, #16]
 80167b2:	f7fb fdcd 	bl	8012350 <memset>
 80167b6:	f105 0058 	add.w	r0, r5, #88	; 0x58
 80167ba:	62ee      	str	r6, [r5, #44]	; 0x2c
 80167bc:	e9c5 5907 	strd	r5, r9, [r5, #28]
 80167c0:	e9c5 8709 	strd	r8, r7, [r5, #36]	; 0x24
 80167c4:	f000 fbf4 	bl	8016fb0 <__retarget_lock_init_recursive>
 80167c8:	f8da 5008 	ldr.w	r5, [sl, #8]
 80167cc:	4b23      	ldr	r3, [pc, #140]	; (801685c <__sinit+0x100>)
 80167ce:	4621      	mov	r1, r4
 80167d0:	2208      	movs	r2, #8
 80167d2:	666c      	str	r4, [r5, #100]	; 0x64
 80167d4:	60eb      	str	r3, [r5, #12]
 80167d6:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 80167da:	60ac      	str	r4, [r5, #8]
 80167dc:	61ac      	str	r4, [r5, #24]
 80167de:	e9c5 4400 	strd	r4, r4, [r5]
 80167e2:	e9c5 4404 	strd	r4, r4, [r5, #16]
 80167e6:	f7fb fdb3 	bl	8012350 <memset>
 80167ea:	f105 0058 	add.w	r0, r5, #88	; 0x58
 80167ee:	62ee      	str	r6, [r5, #44]	; 0x2c
 80167f0:	e9c5 5907 	strd	r5, r9, [r5, #28]
 80167f4:	e9c5 8709 	strd	r8, r7, [r5, #36]	; 0x24
 80167f8:	f000 fbda 	bl	8016fb0 <__retarget_lock_init_recursive>
 80167fc:	f8da 500c 	ldr.w	r5, [sl, #12]
 8016800:	4b17      	ldr	r3, [pc, #92]	; (8016860 <__sinit+0x104>)
 8016802:	4621      	mov	r1, r4
 8016804:	2208      	movs	r2, #8
 8016806:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 801680a:	60eb      	str	r3, [r5, #12]
 801680c:	666c      	str	r4, [r5, #100]	; 0x64
 801680e:	60ac      	str	r4, [r5, #8]
 8016810:	61ac      	str	r4, [r5, #24]
 8016812:	e9c5 4400 	strd	r4, r4, [r5]
 8016816:	e9c5 4404 	strd	r4, r4, [r5, #16]
 801681a:	f7fb fd99 	bl	8012350 <memset>
 801681e:	f105 0058 	add.w	r0, r5, #88	; 0x58
 8016822:	f8c5 8024 	str.w	r8, [r5, #36]	; 0x24
 8016826:	e9c5 5907 	strd	r5, r9, [r5, #28]
 801682a:	e9c5 760a 	strd	r7, r6, [r5, #40]	; 0x28
 801682e:	f000 fbbf 	bl	8016fb0 <__retarget_lock_init_recursive>
 8016832:	2301      	movs	r3, #1
 8016834:	4805      	ldr	r0, [pc, #20]	; (801684c <__sinit+0xf0>)
 8016836:	f8ca 3038 	str.w	r3, [sl, #56]	; 0x38
 801683a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801683e:	f000 bbbd 	b.w	8016fbc <__retarget_lock_release_recursive>
 8016842:	4802      	ldr	r0, [pc, #8]	; (801684c <__sinit+0xf0>)
 8016844:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016848:	f000 bbb8 	b.w	8016fbc <__retarget_lock_release_recursive>
 801684c:	2000b450 	.word	0x2000b450
 8016850:	08016751 	.word	0x08016751
 8016854:	08017e01 	.word	0x08017e01
 8016858:	08017e25 	.word	0x08017e25
 801685c:	00010009 	.word	0x00010009
 8016860:	00020012 	.word	0x00020012
 8016864:	08017d9d 	.word	0x08017d9d
 8016868:	08017dc1 	.word	0x08017dc1

0801686c <__sfp_lock_acquire>:
 801686c:	4801      	ldr	r0, [pc, #4]	; (8016874 <__sfp_lock_acquire+0x8>)
 801686e:	f000 bba3 	b.w	8016fb8 <__retarget_lock_acquire_recursive>
 8016872:	bf00      	nop
 8016874:	2000b44c 	.word	0x2000b44c

08016878 <__sfp_lock_release>:
 8016878:	4801      	ldr	r0, [pc, #4]	; (8016880 <__sfp_lock_release+0x8>)
 801687a:	f000 bb9f 	b.w	8016fbc <__retarget_lock_release_recursive>
 801687e:	bf00      	nop
 8016880:	2000b44c 	.word	0x2000b44c

08016884 <__libc_fini_array>:
 8016884:	b538      	push	{r3, r4, r5, lr}
 8016886:	4b08      	ldr	r3, [pc, #32]	; (80168a8 <__libc_fini_array+0x24>)
 8016888:	4d08      	ldr	r5, [pc, #32]	; (80168ac <__libc_fini_array+0x28>)
 801688a:	1b5b      	subs	r3, r3, r5
 801688c:	109c      	asrs	r4, r3, #2
 801688e:	d007      	beq.n	80168a0 <__libc_fini_array+0x1c>
 8016890:	3b04      	subs	r3, #4
 8016892:	441d      	add	r5, r3
 8016894:	3c01      	subs	r4, #1
 8016896:	f855 3904 	ldr.w	r3, [r5], #-4
 801689a:	4798      	blx	r3
 801689c:	2c00      	cmp	r4, #0
 801689e:	d1f9      	bne.n	8016894 <__libc_fini_array+0x10>
 80168a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80168a4:	f001 bd36 	b.w	8018314 <_fini>
 80168a8:	0801989c 	.word	0x0801989c
 80168ac:	08019898 	.word	0x08019898

080168b0 <__fputwc>:
 80168b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80168b4:	b082      	sub	sp, #8
 80168b6:	4682      	mov	sl, r0
 80168b8:	4688      	mov	r8, r1
 80168ba:	4614      	mov	r4, r2
 80168bc:	f000 fb6e 	bl	8016f9c <__locale_mb_cur_max>
 80168c0:	2801      	cmp	r0, #1
 80168c2:	d103      	bne.n	80168cc <__fputwc+0x1c>
 80168c4:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 80168c8:	2bfe      	cmp	r3, #254	; 0xfe
 80168ca:	d931      	bls.n	8016930 <__fputwc+0x80>
 80168cc:	4642      	mov	r2, r8
 80168ce:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 80168d2:	a901      	add	r1, sp, #4
 80168d4:	4650      	mov	r0, sl
 80168d6:	f001 fb33 	bl	8017f40 <_wcrtomb_r>
 80168da:	1c42      	adds	r2, r0, #1
 80168dc:	4606      	mov	r6, r0
 80168de:	d032      	beq.n	8016946 <__fputwc+0x96>
 80168e0:	b360      	cbz	r0, 801693c <__fputwc+0x8c>
 80168e2:	f89d c004 	ldrb.w	ip, [sp, #4]
 80168e6:	f10d 0905 	add.w	r9, sp, #5
 80168ea:	2500      	movs	r5, #0
 80168ec:	e00c      	b.n	8016908 <__fputwc+0x58>
 80168ee:	f1bc 0f0a 	cmp.w	ip, #10
 80168f2:	d014      	beq.n	801691e <__fputwc+0x6e>
 80168f4:	6823      	ldr	r3, [r4, #0]
 80168f6:	1c5a      	adds	r2, r3, #1
 80168f8:	6022      	str	r2, [r4, #0]
 80168fa:	f883 c000 	strb.w	ip, [r3]
 80168fe:	3501      	adds	r5, #1
 8016900:	42b5      	cmp	r5, r6
 8016902:	d21b      	bcs.n	801693c <__fputwc+0x8c>
 8016904:	f819 cb01 	ldrb.w	ip, [r9], #1
 8016908:	68a3      	ldr	r3, [r4, #8]
 801690a:	3b01      	subs	r3, #1
 801690c:	2b00      	cmp	r3, #0
 801690e:	60a3      	str	r3, [r4, #8]
 8016910:	daf0      	bge.n	80168f4 <__fputwc+0x44>
 8016912:	69a7      	ldr	r7, [r4, #24]
 8016914:	4661      	mov	r1, ip
 8016916:	4622      	mov	r2, r4
 8016918:	4650      	mov	r0, sl
 801691a:	42bb      	cmp	r3, r7
 801691c:	dae7      	bge.n	80168ee <__fputwc+0x3e>
 801691e:	f001 fab7 	bl	8017e90 <__swbuf_r>
 8016922:	1c43      	adds	r3, r0, #1
 8016924:	d1eb      	bne.n	80168fe <__fputwc+0x4e>
 8016926:	4606      	mov	r6, r0
 8016928:	4630      	mov	r0, r6
 801692a:	b002      	add	sp, #8
 801692c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016930:	fa5f fc88 	uxtb.w	ip, r8
 8016934:	4606      	mov	r6, r0
 8016936:	f88d c004 	strb.w	ip, [sp, #4]
 801693a:	e7d4      	b.n	80168e6 <__fputwc+0x36>
 801693c:	4646      	mov	r6, r8
 801693e:	4630      	mov	r0, r6
 8016940:	b002      	add	sp, #8
 8016942:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016946:	89a3      	ldrh	r3, [r4, #12]
 8016948:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801694c:	81a3      	strh	r3, [r4, #12]
 801694e:	e7eb      	b.n	8016928 <__fputwc+0x78>

08016950 <_fputwc_r>:
 8016950:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8016952:	f013 0f01 	tst.w	r3, #1
 8016956:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 801695a:	b530      	push	{r4, r5, lr}
 801695c:	4614      	mov	r4, r2
 801695e:	b083      	sub	sp, #12
 8016960:	4605      	mov	r5, r0
 8016962:	b29a      	uxth	r2, r3
 8016964:	d101      	bne.n	801696a <_fputwc_r+0x1a>
 8016966:	0598      	lsls	r0, r3, #22
 8016968:	d51c      	bpl.n	80169a4 <_fputwc_r+0x54>
 801696a:	0490      	lsls	r0, r2, #18
 801696c:	d406      	bmi.n	801697c <_fputwc_r+0x2c>
 801696e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8016970:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8016974:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8016978:	81a3      	strh	r3, [r4, #12]
 801697a:	6662      	str	r2, [r4, #100]	; 0x64
 801697c:	4622      	mov	r2, r4
 801697e:	4628      	mov	r0, r5
 8016980:	f7ff ff96 	bl	80168b0 <__fputwc>
 8016984:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016986:	4605      	mov	r5, r0
 8016988:	07da      	lsls	r2, r3, #31
 801698a:	d402      	bmi.n	8016992 <_fputwc_r+0x42>
 801698c:	89a3      	ldrh	r3, [r4, #12]
 801698e:	059b      	lsls	r3, r3, #22
 8016990:	d502      	bpl.n	8016998 <_fputwc_r+0x48>
 8016992:	4628      	mov	r0, r5
 8016994:	b003      	add	sp, #12
 8016996:	bd30      	pop	{r4, r5, pc}
 8016998:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801699a:	f000 fb0f 	bl	8016fbc <__retarget_lock_release_recursive>
 801699e:	4628      	mov	r0, r5
 80169a0:	b003      	add	sp, #12
 80169a2:	bd30      	pop	{r4, r5, pc}
 80169a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80169a6:	9101      	str	r1, [sp, #4]
 80169a8:	f000 fb06 	bl	8016fb8 <__retarget_lock_acquire_recursive>
 80169ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80169b0:	9901      	ldr	r1, [sp, #4]
 80169b2:	b29a      	uxth	r2, r3
 80169b4:	e7d9      	b.n	801696a <_fputwc_r+0x1a>
 80169b6:	bf00      	nop

080169b8 <_malloc_trim_r>:
 80169b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80169ba:	4f23      	ldr	r7, [pc, #140]	; (8016a48 <_malloc_trim_r+0x90>)
 80169bc:	460c      	mov	r4, r1
 80169be:	4606      	mov	r6, r0
 80169c0:	f7fb fd18 	bl	80123f4 <__malloc_lock>
 80169c4:	68ba      	ldr	r2, [r7, #8]
 80169c6:	f640 73ef 	movw	r3, #4079	; 0xfef
 80169ca:	6855      	ldr	r5, [r2, #4]
 80169cc:	1b1b      	subs	r3, r3, r4
 80169ce:	4c1f      	ldr	r4, [pc, #124]	; (8016a4c <_malloc_trim_r+0x94>)
 80169d0:	f025 0503 	bic.w	r5, r5, #3
 80169d4:	442b      	add	r3, r5
 80169d6:	401c      	ands	r4, r3
 80169d8:	f5a4 5480 	sub.w	r4, r4, #4096	; 0x1000
 80169dc:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 80169e0:	db07      	blt.n	80169f2 <_malloc_trim_r+0x3a>
 80169e2:	2100      	movs	r1, #0
 80169e4:	4630      	mov	r0, r6
 80169e6:	f7fb fd11 	bl	801240c <_sbrk_r>
 80169ea:	68bb      	ldr	r3, [r7, #8]
 80169ec:	442b      	add	r3, r5
 80169ee:	4298      	cmp	r0, r3
 80169f0:	d004      	beq.n	80169fc <_malloc_trim_r+0x44>
 80169f2:	4630      	mov	r0, r6
 80169f4:	f7fb fd04 	bl	8012400 <__malloc_unlock>
 80169f8:	2000      	movs	r0, #0
 80169fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80169fc:	4261      	negs	r1, r4
 80169fe:	4630      	mov	r0, r6
 8016a00:	f7fb fd04 	bl	801240c <_sbrk_r>
 8016a04:	3001      	adds	r0, #1
 8016a06:	d00d      	beq.n	8016a24 <_malloc_trim_r+0x6c>
 8016a08:	1b2d      	subs	r5, r5, r4
 8016a0a:	4b11      	ldr	r3, [pc, #68]	; (8016a50 <_malloc_trim_r+0x98>)
 8016a0c:	68ba      	ldr	r2, [r7, #8]
 8016a0e:	4630      	mov	r0, r6
 8016a10:	f045 0501 	orr.w	r5, r5, #1
 8016a14:	6055      	str	r5, [r2, #4]
 8016a16:	681a      	ldr	r2, [r3, #0]
 8016a18:	1b12      	subs	r2, r2, r4
 8016a1a:	601a      	str	r2, [r3, #0]
 8016a1c:	f7fb fcf0 	bl	8012400 <__malloc_unlock>
 8016a20:	2001      	movs	r0, #1
 8016a22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016a24:	2100      	movs	r1, #0
 8016a26:	4630      	mov	r0, r6
 8016a28:	f7fb fcf0 	bl	801240c <_sbrk_r>
 8016a2c:	68ba      	ldr	r2, [r7, #8]
 8016a2e:	1a83      	subs	r3, r0, r2
 8016a30:	2b0f      	cmp	r3, #15
 8016a32:	ddde      	ble.n	80169f2 <_malloc_trim_r+0x3a>
 8016a34:	f043 0301 	orr.w	r3, r3, #1
 8016a38:	4905      	ldr	r1, [pc, #20]	; (8016a50 <_malloc_trim_r+0x98>)
 8016a3a:	6053      	str	r3, [r2, #4]
 8016a3c:	4b05      	ldr	r3, [pc, #20]	; (8016a54 <_malloc_trim_r+0x9c>)
 8016a3e:	681b      	ldr	r3, [r3, #0]
 8016a40:	1ac0      	subs	r0, r0, r3
 8016a42:	6008      	str	r0, [r1, #0]
 8016a44:	e7d5      	b.n	80169f2 <_malloc_trim_r+0x3a>
 8016a46:	bf00      	nop
 8016a48:	20000690 	.word	0x20000690
 8016a4c:	fffff000 	.word	0xfffff000
 8016a50:	2000b410 	.word	0x2000b410
 8016a54:	20000a98 	.word	0x20000a98

08016a58 <_free_r>:
 8016a58:	2900      	cmp	r1, #0
 8016a5a:	d061      	beq.n	8016b20 <_free_r+0xc8>
 8016a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016a5e:	460c      	mov	r4, r1
 8016a60:	4606      	mov	r6, r0
 8016a62:	f7fb fcc7 	bl	80123f4 <__malloc_lock>
 8016a66:	4f7c      	ldr	r7, [pc, #496]	; (8016c58 <_free_r+0x200>)
 8016a68:	f854 2c04 	ldr.w	r2, [r4, #-4]
 8016a6c:	f1a4 0508 	sub.w	r5, r4, #8
 8016a70:	68b8      	ldr	r0, [r7, #8]
 8016a72:	f022 0101 	bic.w	r1, r2, #1
 8016a76:	eb05 0c01 	add.w	ip, r5, r1
 8016a7a:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8016a7e:	4560      	cmp	r0, ip
 8016a80:	f023 0303 	bic.w	r3, r3, #3
 8016a84:	f000 808b 	beq.w	8016b9e <_free_r+0x146>
 8016a88:	07d2      	lsls	r2, r2, #31
 8016a8a:	f8cc 3004 	str.w	r3, [ip, #4]
 8016a8e:	d432      	bmi.n	8016af6 <_free_r+0x9e>
 8016a90:	f854 2c08 	ldr.w	r2, [r4, #-8]
 8016a94:	f107 0008 	add.w	r0, r7, #8
 8016a98:	1aad      	subs	r5, r5, r2
 8016a9a:	4411      	add	r1, r2
 8016a9c:	68aa      	ldr	r2, [r5, #8]
 8016a9e:	4282      	cmp	r2, r0
 8016aa0:	d06a      	beq.n	8016b78 <_free_r+0x120>
 8016aa2:	eb0c 0403 	add.w	r4, ip, r3
 8016aa6:	f8d4 e004 	ldr.w	lr, [r4, #4]
 8016aaa:	68ec      	ldr	r4, [r5, #12]
 8016aac:	f01e 0f01 	tst.w	lr, #1
 8016ab0:	60d4      	str	r4, [r2, #12]
 8016ab2:	60a2      	str	r2, [r4, #8]
 8016ab4:	f000 8097 	beq.w	8016be6 <_free_r+0x18e>
 8016ab8:	f041 0301 	orr.w	r3, r1, #1
 8016abc:	606b      	str	r3, [r5, #4]
 8016abe:	f8cc 1000 	str.w	r1, [ip]
 8016ac2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8016ac6:	d235      	bcs.n	8016b34 <_free_r+0xdc>
 8016ac8:	094a      	lsrs	r2, r1, #5
 8016aca:	08cb      	lsrs	r3, r1, #3
 8016acc:	2101      	movs	r1, #1
 8016ace:	3301      	adds	r3, #1
 8016ad0:	4091      	lsls	r1, r2
 8016ad2:	687a      	ldr	r2, [r7, #4]
 8016ad4:	4311      	orrs	r1, r2
 8016ad6:	eb07 02c3 	add.w	r2, r7, r3, lsl #3
 8016ada:	6079      	str	r1, [r7, #4]
 8016adc:	3a08      	subs	r2, #8
 8016ade:	f857 1033 	ldr.w	r1, [r7, r3, lsl #3]
 8016ae2:	e9c5 1202 	strd	r1, r2, [r5, #8]
 8016ae6:	f847 5033 	str.w	r5, [r7, r3, lsl #3]
 8016aea:	60cd      	str	r5, [r1, #12]
 8016aec:	4630      	mov	r0, r6
 8016aee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8016af2:	f7fb bc85 	b.w	8012400 <__malloc_unlock>
 8016af6:	eb0c 0203 	add.w	r2, ip, r3
 8016afa:	6852      	ldr	r2, [r2, #4]
 8016afc:	07d0      	lsls	r0, r2, #31
 8016afe:	d410      	bmi.n	8016b22 <_free_r+0xca>
 8016b00:	4419      	add	r1, r3
 8016b02:	f107 0008 	add.w	r0, r7, #8
 8016b06:	f8dc 3008 	ldr.w	r3, [ip, #8]
 8016b0a:	4283      	cmp	r3, r0
 8016b0c:	d073      	beq.n	8016bf6 <_free_r+0x19e>
 8016b0e:	f8dc 200c 	ldr.w	r2, [ip, #12]
 8016b12:	60da      	str	r2, [r3, #12]
 8016b14:	6093      	str	r3, [r2, #8]
 8016b16:	f041 0301 	orr.w	r3, r1, #1
 8016b1a:	606b      	str	r3, [r5, #4]
 8016b1c:	5069      	str	r1, [r5, r1]
 8016b1e:	e7d0      	b.n	8016ac2 <_free_r+0x6a>
 8016b20:	4770      	bx	lr
 8016b22:	f041 0301 	orr.w	r3, r1, #1
 8016b26:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8016b2a:	f844 3c04 	str.w	r3, [r4, #-4]
 8016b2e:	f8cc 1000 	str.w	r1, [ip]
 8016b32:	d3c9      	bcc.n	8016ac8 <_free_r+0x70>
 8016b34:	f5b1 6f20 	cmp.w	r1, #2560	; 0xa00
 8016b38:	ea4f 2351 	mov.w	r3, r1, lsr #9
 8016b3c:	d248      	bcs.n	8016bd0 <_free_r+0x178>
 8016b3e:	098b      	lsrs	r3, r1, #6
 8016b40:	f103 0039 	add.w	r0, r3, #57	; 0x39
 8016b44:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8016b48:	00c3      	lsls	r3, r0, #3
 8016b4a:	18f8      	adds	r0, r7, r3
 8016b4c:	58fb      	ldr	r3, [r7, r3]
 8016b4e:	3808      	subs	r0, #8
 8016b50:	4298      	cmp	r0, r3
 8016b52:	d059      	beq.n	8016c08 <_free_r+0x1b0>
 8016b54:	685a      	ldr	r2, [r3, #4]
 8016b56:	f022 0203 	bic.w	r2, r2, #3
 8016b5a:	428a      	cmp	r2, r1
 8016b5c:	d902      	bls.n	8016b64 <_free_r+0x10c>
 8016b5e:	689b      	ldr	r3, [r3, #8]
 8016b60:	4298      	cmp	r0, r3
 8016b62:	d1f7      	bne.n	8016b54 <_free_r+0xfc>
 8016b64:	68d8      	ldr	r0, [r3, #12]
 8016b66:	e9c5 3002 	strd	r3, r0, [r5, #8]
 8016b6a:	6085      	str	r5, [r0, #8]
 8016b6c:	4630      	mov	r0, r6
 8016b6e:	60dd      	str	r5, [r3, #12]
 8016b70:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8016b74:	f7fb bc44 	b.w	8012400 <__malloc_unlock>
 8016b78:	eb0c 0203 	add.w	r2, ip, r3
 8016b7c:	6852      	ldr	r2, [r2, #4]
 8016b7e:	07d2      	lsls	r2, r2, #31
 8016b80:	d463      	bmi.n	8016c4a <_free_r+0x1f2>
 8016b82:	440b      	add	r3, r1
 8016b84:	4630      	mov	r0, r6
 8016b86:	e9dc 1202 	ldrd	r1, r2, [ip, #8]
 8016b8a:	60ca      	str	r2, [r1, #12]
 8016b8c:	6091      	str	r1, [r2, #8]
 8016b8e:	f043 0201 	orr.w	r2, r3, #1
 8016b92:	606a      	str	r2, [r5, #4]
 8016b94:	50eb      	str	r3, [r5, r3]
 8016b96:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8016b9a:	f7fb bc31 	b.w	8012400 <__malloc_unlock>
 8016b9e:	440b      	add	r3, r1
 8016ba0:	07d1      	lsls	r1, r2, #31
 8016ba2:	d407      	bmi.n	8016bb4 <_free_r+0x15c>
 8016ba4:	f854 2c08 	ldr.w	r2, [r4, #-8]
 8016ba8:	1aad      	subs	r5, r5, r2
 8016baa:	4413      	add	r3, r2
 8016bac:	e9d5 1202 	ldrd	r1, r2, [r5, #8]
 8016bb0:	60ca      	str	r2, [r1, #12]
 8016bb2:	6091      	str	r1, [r2, #8]
 8016bb4:	f043 0201 	orr.w	r2, r3, #1
 8016bb8:	606a      	str	r2, [r5, #4]
 8016bba:	4a28      	ldr	r2, [pc, #160]	; (8016c5c <_free_r+0x204>)
 8016bbc:	60bd      	str	r5, [r7, #8]
 8016bbe:	6812      	ldr	r2, [r2, #0]
 8016bc0:	429a      	cmp	r2, r3
 8016bc2:	d893      	bhi.n	8016aec <_free_r+0x94>
 8016bc4:	4b26      	ldr	r3, [pc, #152]	; (8016c60 <_free_r+0x208>)
 8016bc6:	4630      	mov	r0, r6
 8016bc8:	6819      	ldr	r1, [r3, #0]
 8016bca:	f7ff fef5 	bl	80169b8 <_malloc_trim_r>
 8016bce:	e78d      	b.n	8016aec <_free_r+0x94>
 8016bd0:	2b14      	cmp	r3, #20
 8016bd2:	d90a      	bls.n	8016bea <_free_r+0x192>
 8016bd4:	2b54      	cmp	r3, #84	; 0x54
 8016bd6:	d81f      	bhi.n	8016c18 <_free_r+0x1c0>
 8016bd8:	0b0b      	lsrs	r3, r1, #12
 8016bda:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 8016bde:	f103 026e 	add.w	r2, r3, #110	; 0x6e
 8016be2:	00c3      	lsls	r3, r0, #3
 8016be4:	e7b1      	b.n	8016b4a <_free_r+0xf2>
 8016be6:	4419      	add	r1, r3
 8016be8:	e78d      	b.n	8016b06 <_free_r+0xae>
 8016bea:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 8016bee:	f103 025b 	add.w	r2, r3, #91	; 0x5b
 8016bf2:	00c3      	lsls	r3, r0, #3
 8016bf4:	e7a9      	b.n	8016b4a <_free_r+0xf2>
 8016bf6:	f041 0301 	orr.w	r3, r1, #1
 8016bfa:	e9c7 5504 	strd	r5, r5, [r7, #16]
 8016bfe:	e9c5 0002 	strd	r0, r0, [r5, #8]
 8016c02:	606b      	str	r3, [r5, #4]
 8016c04:	5069      	str	r1, [r5, r1]
 8016c06:	e771      	b.n	8016aec <_free_r+0x94>
 8016c08:	2101      	movs	r1, #1
 8016c0a:	1092      	asrs	r2, r2, #2
 8016c0c:	fa01 f202 	lsl.w	r2, r1, r2
 8016c10:	6879      	ldr	r1, [r7, #4]
 8016c12:	430a      	orrs	r2, r1
 8016c14:	607a      	str	r2, [r7, #4]
 8016c16:	e7a6      	b.n	8016b66 <_free_r+0x10e>
 8016c18:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8016c1c:	d806      	bhi.n	8016c2c <_free_r+0x1d4>
 8016c1e:	0bcb      	lsrs	r3, r1, #15
 8016c20:	f103 0078 	add.w	r0, r3, #120	; 0x78
 8016c24:	f103 0277 	add.w	r2, r3, #119	; 0x77
 8016c28:	00c3      	lsls	r3, r0, #3
 8016c2a:	e78e      	b.n	8016b4a <_free_r+0xf2>
 8016c2c:	f240 5254 	movw	r2, #1364	; 0x554
 8016c30:	4293      	cmp	r3, r2
 8016c32:	d806      	bhi.n	8016c42 <_free_r+0x1ea>
 8016c34:	0c8b      	lsrs	r3, r1, #18
 8016c36:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 8016c3a:	f103 027c 	add.w	r2, r3, #124	; 0x7c
 8016c3e:	00c3      	lsls	r3, r0, #3
 8016c40:	e783      	b.n	8016b4a <_free_r+0xf2>
 8016c42:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 8016c46:	227e      	movs	r2, #126	; 0x7e
 8016c48:	e77f      	b.n	8016b4a <_free_r+0xf2>
 8016c4a:	f041 0301 	orr.w	r3, r1, #1
 8016c4e:	606b      	str	r3, [r5, #4]
 8016c50:	f8cc 1000 	str.w	r1, [ip]
 8016c54:	e74a      	b.n	8016aec <_free_r+0x94>
 8016c56:	bf00      	nop
 8016c58:	20000690 	.word	0x20000690
 8016c5c:	20000a9c 	.word	0x20000a9c
 8016c60:	2000b440 	.word	0x2000b440

08016c64 <__sfvwrite_r>:
 8016c64:	6893      	ldr	r3, [r2, #8]
 8016c66:	2b00      	cmp	r3, #0
 8016c68:	f000 8085 	beq.w	8016d76 <__sfvwrite_r+0x112>
 8016c6c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 8016c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c74:	460c      	mov	r4, r1
 8016c76:	0719      	lsls	r1, r3, #28
 8016c78:	4680      	mov	r8, r0
 8016c7a:	b083      	sub	sp, #12
 8016c7c:	4617      	mov	r7, r2
 8016c7e:	b298      	uxth	r0, r3
 8016c80:	d525      	bpl.n	8016cce <__sfvwrite_r+0x6a>
 8016c82:	6923      	ldr	r3, [r4, #16]
 8016c84:	b31b      	cbz	r3, 8016cce <__sfvwrite_r+0x6a>
 8016c86:	f010 0302 	ands.w	r3, r0, #2
 8016c8a:	683d      	ldr	r5, [r7, #0]
 8016c8c:	d02d      	beq.n	8016cea <__sfvwrite_r+0x86>
 8016c8e:	f04f 0a00 	mov.w	sl, #0
 8016c92:	f8df b2c0 	ldr.w	fp, [pc, #704]	; 8016f54 <__sfvwrite_r+0x2f0>
 8016c96:	46b9      	mov	r9, r7
 8016c98:	4656      	mov	r6, sl
 8016c9a:	455e      	cmp	r6, fp
 8016c9c:	4633      	mov	r3, r6
 8016c9e:	4652      	mov	r2, sl
 8016ca0:	4640      	mov	r0, r8
 8016ca2:	bf28      	it	cs
 8016ca4:	465b      	movcs	r3, fp
 8016ca6:	2e00      	cmp	r6, #0
 8016ca8:	d052      	beq.n	8016d50 <__sfvwrite_r+0xec>
 8016caa:	69e1      	ldr	r1, [r4, #28]
 8016cac:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8016cae:	47b8      	blx	r7
 8016cb0:	2800      	cmp	r0, #0
 8016cb2:	dd56      	ble.n	8016d62 <__sfvwrite_r+0xfe>
 8016cb4:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8016cb8:	4482      	add	sl, r0
 8016cba:	1a36      	subs	r6, r6, r0
 8016cbc:	1a18      	subs	r0, r3, r0
 8016cbe:	f8c9 0008 	str.w	r0, [r9, #8]
 8016cc2:	2800      	cmp	r0, #0
 8016cc4:	d1e9      	bne.n	8016c9a <__sfvwrite_r+0x36>
 8016cc6:	2000      	movs	r0, #0
 8016cc8:	b003      	add	sp, #12
 8016cca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016cce:	4621      	mov	r1, r4
 8016cd0:	4640      	mov	r0, r8
 8016cd2:	f7fe fba5 	bl	8015420 <__swsetup_r>
 8016cd6:	2800      	cmp	r0, #0
 8016cd8:	f040 8139 	bne.w	8016f4e <__sfvwrite_r+0x2ea>
 8016cdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016ce0:	683d      	ldr	r5, [r7, #0]
 8016ce2:	b298      	uxth	r0, r3
 8016ce4:	f010 0302 	ands.w	r3, r0, #2
 8016ce8:	d1d1      	bne.n	8016c8e <__sfvwrite_r+0x2a>
 8016cea:	f010 0901 	ands.w	r9, r0, #1
 8016cee:	d144      	bne.n	8016d7a <__sfvwrite_r+0x116>
 8016cf0:	464e      	mov	r6, r9
 8016cf2:	9700      	str	r7, [sp, #0]
 8016cf4:	b346      	cbz	r6, 8016d48 <__sfvwrite_r+0xe4>
 8016cf6:	0582      	lsls	r2, r0, #22
 8016cf8:	f8d4 b008 	ldr.w	fp, [r4, #8]
 8016cfc:	f140 8086 	bpl.w	8016e0c <__sfvwrite_r+0x1a8>
 8016d00:	45b3      	cmp	fp, r6
 8016d02:	465a      	mov	r2, fp
 8016d04:	f200 80b5 	bhi.w	8016e72 <__sfvwrite_r+0x20e>
 8016d08:	f410 6f90 	tst.w	r0, #1152	; 0x480
 8016d0c:	f040 80c2 	bne.w	8016e94 <__sfvwrite_r+0x230>
 8016d10:	6820      	ldr	r0, [r4, #0]
 8016d12:	4649      	mov	r1, r9
 8016d14:	9201      	str	r2, [sp, #4]
 8016d16:	f7fb fa9f 	bl	8012258 <memmove>
 8016d1a:	68a3      	ldr	r3, [r4, #8]
 8016d1c:	9a01      	ldr	r2, [sp, #4]
 8016d1e:	46b2      	mov	sl, r6
 8016d20:	eba3 010b 	sub.w	r1, r3, fp
 8016d24:	6823      	ldr	r3, [r4, #0]
 8016d26:	2600      	movs	r6, #0
 8016d28:	4413      	add	r3, r2
 8016d2a:	60a1      	str	r1, [r4, #8]
 8016d2c:	6023      	str	r3, [r4, #0]
 8016d2e:	9b00      	ldr	r3, [sp, #0]
 8016d30:	44d1      	add	r9, sl
 8016d32:	6898      	ldr	r0, [r3, #8]
 8016d34:	eba0 000a 	sub.w	r0, r0, sl
 8016d38:	6098      	str	r0, [r3, #8]
 8016d3a:	2800      	cmp	r0, #0
 8016d3c:	d0c3      	beq.n	8016cc6 <__sfvwrite_r+0x62>
 8016d3e:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8016d42:	b280      	uxth	r0, r0
 8016d44:	2e00      	cmp	r6, #0
 8016d46:	d1d6      	bne.n	8016cf6 <__sfvwrite_r+0x92>
 8016d48:	e9d5 9600 	ldrd	r9, r6, [r5]
 8016d4c:	3508      	adds	r5, #8
 8016d4e:	e7d1      	b.n	8016cf4 <__sfvwrite_r+0x90>
 8016d50:	e9d5 a600 	ldrd	sl, r6, [r5]
 8016d54:	3508      	adds	r5, #8
 8016d56:	e7a0      	b.n	8016c9a <__sfvwrite_r+0x36>
 8016d58:	4621      	mov	r1, r4
 8016d5a:	4640      	mov	r0, r8
 8016d5c:	f7ff fcca 	bl	80166f4 <_fflush_r>
 8016d60:	b388      	cbz	r0, 8016dc6 <__sfvwrite_r+0x162>
 8016d62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016d66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016d6a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016d6e:	81a3      	strh	r3, [r4, #12]
 8016d70:	b003      	add	sp, #12
 8016d72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016d76:	2000      	movs	r0, #0
 8016d78:	4770      	bx	lr
 8016d7a:	461e      	mov	r6, r3
 8016d7c:	46aa      	mov	sl, r5
 8016d7e:	4699      	mov	r9, r3
 8016d80:	4618      	mov	r0, r3
 8016d82:	461d      	mov	r5, r3
 8016d84:	9700      	str	r7, [sp, #0]
 8016d86:	b35e      	cbz	r6, 8016de0 <__sfvwrite_r+0x17c>
 8016d88:	2800      	cmp	r0, #0
 8016d8a:	d033      	beq.n	8016df4 <__sfvwrite_r+0x190>
 8016d8c:	464a      	mov	r2, r9
 8016d8e:	68a1      	ldr	r1, [r4, #8]
 8016d90:	42b2      	cmp	r2, r6
 8016d92:	6963      	ldr	r3, [r4, #20]
 8016d94:	6820      	ldr	r0, [r4, #0]
 8016d96:	bf28      	it	cs
 8016d98:	4632      	movcs	r2, r6
 8016d9a:	eb03 0b01 	add.w	fp, r3, r1
 8016d9e:	6921      	ldr	r1, [r4, #16]
 8016da0:	4288      	cmp	r0, r1
 8016da2:	d902      	bls.n	8016daa <__sfvwrite_r+0x146>
 8016da4:	455a      	cmp	r2, fp
 8016da6:	f300 80a8 	bgt.w	8016efa <__sfvwrite_r+0x296>
 8016daa:	4293      	cmp	r3, r2
 8016dac:	dc65      	bgt.n	8016e7a <__sfvwrite_r+0x216>
 8016dae:	462a      	mov	r2, r5
 8016db0:	69e1      	ldr	r1, [r4, #28]
 8016db2:	4640      	mov	r0, r8
 8016db4:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8016db6:	47b8      	blx	r7
 8016db8:	f1b0 0b00 	subs.w	fp, r0, #0
 8016dbc:	ddd1      	ble.n	8016d62 <__sfvwrite_r+0xfe>
 8016dbe:	ebb9 090b 	subs.w	r9, r9, fp
 8016dc2:	d0c9      	beq.n	8016d58 <__sfvwrite_r+0xf4>
 8016dc4:	2001      	movs	r0, #1
 8016dc6:	9b00      	ldr	r3, [sp, #0]
 8016dc8:	445d      	add	r5, fp
 8016dca:	eba6 060b 	sub.w	r6, r6, fp
 8016dce:	689a      	ldr	r2, [r3, #8]
 8016dd0:	eba2 020b 	sub.w	r2, r2, fp
 8016dd4:	609a      	str	r2, [r3, #8]
 8016dd6:	2a00      	cmp	r2, #0
 8016dd8:	f43f af75 	beq.w	8016cc6 <__sfvwrite_r+0x62>
 8016ddc:	2e00      	cmp	r6, #0
 8016dde:	d1d3      	bne.n	8016d88 <__sfvwrite_r+0x124>
 8016de0:	f10a 0308 	add.w	r3, sl, #8
 8016de4:	f853 6c04 	ldr.w	r6, [r3, #-4]
 8016de8:	469a      	mov	sl, r3
 8016dea:	f853 5c08 	ldr.w	r5, [r3, #-8]
 8016dee:	3308      	adds	r3, #8
 8016df0:	2e00      	cmp	r6, #0
 8016df2:	d0f7      	beq.n	8016de4 <__sfvwrite_r+0x180>
 8016df4:	4632      	mov	r2, r6
 8016df6:	210a      	movs	r1, #10
 8016df8:	4628      	mov	r0, r5
 8016dfa:	f000 f967 	bl	80170cc <memchr>
 8016dfe:	2800      	cmp	r0, #0
 8016e00:	f000 809c 	beq.w	8016f3c <__sfvwrite_r+0x2d8>
 8016e04:	3001      	adds	r0, #1
 8016e06:	eba0 0905 	sub.w	r9, r0, r5
 8016e0a:	e7bf      	b.n	8016d8c <__sfvwrite_r+0x128>
 8016e0c:	6820      	ldr	r0, [r4, #0]
 8016e0e:	6923      	ldr	r3, [r4, #16]
 8016e10:	4298      	cmp	r0, r3
 8016e12:	d816      	bhi.n	8016e42 <__sfvwrite_r+0x1de>
 8016e14:	6963      	ldr	r3, [r4, #20]
 8016e16:	42b3      	cmp	r3, r6
 8016e18:	d813      	bhi.n	8016e42 <__sfvwrite_r+0x1de>
 8016e1a:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8016e1e:	69e1      	ldr	r1, [r4, #28]
 8016e20:	4640      	mov	r0, r8
 8016e22:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8016e24:	42b2      	cmp	r2, r6
 8016e26:	bf28      	it	cs
 8016e28:	4632      	movcs	r2, r6
 8016e2a:	fb92 f2f3 	sdiv	r2, r2, r3
 8016e2e:	fb02 f303 	mul.w	r3, r2, r3
 8016e32:	464a      	mov	r2, r9
 8016e34:	47b8      	blx	r7
 8016e36:	f1b0 0a00 	subs.w	sl, r0, #0
 8016e3a:	dd92      	ble.n	8016d62 <__sfvwrite_r+0xfe>
 8016e3c:	eba6 060a 	sub.w	r6, r6, sl
 8016e40:	e775      	b.n	8016d2e <__sfvwrite_r+0xca>
 8016e42:	45b3      	cmp	fp, r6
 8016e44:	46da      	mov	sl, fp
 8016e46:	4649      	mov	r1, r9
 8016e48:	bf28      	it	cs
 8016e4a:	46b2      	movcs	sl, r6
 8016e4c:	4652      	mov	r2, sl
 8016e4e:	f7fb fa03 	bl	8012258 <memmove>
 8016e52:	68a3      	ldr	r3, [r4, #8]
 8016e54:	6822      	ldr	r2, [r4, #0]
 8016e56:	eba3 030a 	sub.w	r3, r3, sl
 8016e5a:	4452      	add	r2, sl
 8016e5c:	60a3      	str	r3, [r4, #8]
 8016e5e:	6022      	str	r2, [r4, #0]
 8016e60:	2b00      	cmp	r3, #0
 8016e62:	d1eb      	bne.n	8016e3c <__sfvwrite_r+0x1d8>
 8016e64:	4621      	mov	r1, r4
 8016e66:	4640      	mov	r0, r8
 8016e68:	f7ff fc44 	bl	80166f4 <_fflush_r>
 8016e6c:	2800      	cmp	r0, #0
 8016e6e:	d0e5      	beq.n	8016e3c <__sfvwrite_r+0x1d8>
 8016e70:	e777      	b.n	8016d62 <__sfvwrite_r+0xfe>
 8016e72:	46b3      	mov	fp, r6
 8016e74:	6820      	ldr	r0, [r4, #0]
 8016e76:	4632      	mov	r2, r6
 8016e78:	e74b      	b.n	8016d12 <__sfvwrite_r+0xae>
 8016e7a:	4629      	mov	r1, r5
 8016e7c:	9201      	str	r2, [sp, #4]
 8016e7e:	f7fb f9eb 	bl	8012258 <memmove>
 8016e82:	9a01      	ldr	r2, [sp, #4]
 8016e84:	68a3      	ldr	r3, [r4, #8]
 8016e86:	4693      	mov	fp, r2
 8016e88:	1a9b      	subs	r3, r3, r2
 8016e8a:	60a3      	str	r3, [r4, #8]
 8016e8c:	6823      	ldr	r3, [r4, #0]
 8016e8e:	4413      	add	r3, r2
 8016e90:	6023      	str	r3, [r4, #0]
 8016e92:	e794      	b.n	8016dbe <__sfvwrite_r+0x15a>
 8016e94:	6823      	ldr	r3, [r4, #0]
 8016e96:	6921      	ldr	r1, [r4, #16]
 8016e98:	eba3 0b01 	sub.w	fp, r3, r1
 8016e9c:	6963      	ldr	r3, [r4, #20]
 8016e9e:	eb13 0343 	adds.w	r3, r3, r3, lsl #1
 8016ea2:	bf48      	it	mi
 8016ea4:	3301      	addmi	r3, #1
 8016ea6:	ea4f 0a63 	mov.w	sl, r3, asr #1
 8016eaa:	f10b 0301 	add.w	r3, fp, #1
 8016eae:	4433      	add	r3, r6
 8016eb0:	4652      	mov	r2, sl
 8016eb2:	4553      	cmp	r3, sl
 8016eb4:	d901      	bls.n	8016eba <__sfvwrite_r+0x256>
 8016eb6:	469a      	mov	sl, r3
 8016eb8:	461a      	mov	r2, r3
 8016eba:	0543      	lsls	r3, r0, #21
 8016ebc:	d52c      	bpl.n	8016f18 <__sfvwrite_r+0x2b4>
 8016ebe:	4611      	mov	r1, r2
 8016ec0:	4640      	mov	r0, r8
 8016ec2:	f7fa ff0f 	bl	8011ce4 <_malloc_r>
 8016ec6:	2800      	cmp	r0, #0
 8016ec8:	d03b      	beq.n	8016f42 <__sfvwrite_r+0x2de>
 8016eca:	465a      	mov	r2, fp
 8016ecc:	6921      	ldr	r1, [r4, #16]
 8016ece:	9001      	str	r0, [sp, #4]
 8016ed0:	f7ea f892 	bl	8000ff8 <memcpy>
 8016ed4:	89a2      	ldrh	r2, [r4, #12]
 8016ed6:	9b01      	ldr	r3, [sp, #4]
 8016ed8:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8016edc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8016ee0:	81a2      	strh	r2, [r4, #12]
 8016ee2:	eb03 000b 	add.w	r0, r3, fp
 8016ee6:	6123      	str	r3, [r4, #16]
 8016ee8:	ebaa 030b 	sub.w	r3, sl, fp
 8016eec:	4632      	mov	r2, r6
 8016eee:	46b3      	mov	fp, r6
 8016ef0:	f8c4 a014 	str.w	sl, [r4, #20]
 8016ef4:	60a3      	str	r3, [r4, #8]
 8016ef6:	6020      	str	r0, [r4, #0]
 8016ef8:	e70b      	b.n	8016d12 <__sfvwrite_r+0xae>
 8016efa:	4629      	mov	r1, r5
 8016efc:	465a      	mov	r2, fp
 8016efe:	f7fb f9ab 	bl	8012258 <memmove>
 8016f02:	6823      	ldr	r3, [r4, #0]
 8016f04:	4621      	mov	r1, r4
 8016f06:	4640      	mov	r0, r8
 8016f08:	445b      	add	r3, fp
 8016f0a:	6023      	str	r3, [r4, #0]
 8016f0c:	f7ff fbf2 	bl	80166f4 <_fflush_r>
 8016f10:	2800      	cmp	r0, #0
 8016f12:	f43f af54 	beq.w	8016dbe <__sfvwrite_r+0x15a>
 8016f16:	e724      	b.n	8016d62 <__sfvwrite_r+0xfe>
 8016f18:	4640      	mov	r0, r8
 8016f1a:	f000 fccd 	bl	80178b8 <_realloc_r>
 8016f1e:	4603      	mov	r3, r0
 8016f20:	2800      	cmp	r0, #0
 8016f22:	d1de      	bne.n	8016ee2 <__sfvwrite_r+0x27e>
 8016f24:	6921      	ldr	r1, [r4, #16]
 8016f26:	4640      	mov	r0, r8
 8016f28:	f7ff fd96 	bl	8016a58 <_free_r>
 8016f2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016f30:	220c      	movs	r2, #12
 8016f32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8016f36:	f8c8 2000 	str.w	r2, [r8]
 8016f3a:	e714      	b.n	8016d66 <__sfvwrite_r+0x102>
 8016f3c:	1c72      	adds	r2, r6, #1
 8016f3e:	4691      	mov	r9, r2
 8016f40:	e725      	b.n	8016d8e <__sfvwrite_r+0x12a>
 8016f42:	220c      	movs	r2, #12
 8016f44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016f48:	f8c8 2000 	str.w	r2, [r8]
 8016f4c:	e70b      	b.n	8016d66 <__sfvwrite_r+0x102>
 8016f4e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016f52:	e6b9      	b.n	8016cc8 <__sfvwrite_r+0x64>
 8016f54:	7ffffc00 	.word	0x7ffffc00

08016f58 <_fwalk_reent>:
 8016f58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016f5c:	2600      	movs	r6, #0
 8016f5e:	4681      	mov	r9, r0
 8016f60:	4688      	mov	r8, r1
 8016f62:	f500 7738 	add.w	r7, r0, #736	; 0x2e0
 8016f66:	e9d7 5401 	ldrd	r5, r4, [r7, #4]
 8016f6a:	3d01      	subs	r5, #1
 8016f6c:	d40f      	bmi.n	8016f8e <_fwalk_reent+0x36>
 8016f6e:	89a3      	ldrh	r3, [r4, #12]
 8016f70:	3d01      	subs	r5, #1
 8016f72:	2b01      	cmp	r3, #1
 8016f74:	d907      	bls.n	8016f86 <_fwalk_reent+0x2e>
 8016f76:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 8016f7a:	4621      	mov	r1, r4
 8016f7c:	4648      	mov	r0, r9
 8016f7e:	3301      	adds	r3, #1
 8016f80:	d001      	beq.n	8016f86 <_fwalk_reent+0x2e>
 8016f82:	47c0      	blx	r8
 8016f84:	4306      	orrs	r6, r0
 8016f86:	1c6b      	adds	r3, r5, #1
 8016f88:	f104 0468 	add.w	r4, r4, #104	; 0x68
 8016f8c:	d1ef      	bne.n	8016f6e <_fwalk_reent+0x16>
 8016f8e:	683f      	ldr	r7, [r7, #0]
 8016f90:	2f00      	cmp	r7, #0
 8016f92:	d1e8      	bne.n	8016f66 <_fwalk_reent+0xe>
 8016f94:	4630      	mov	r0, r6
 8016f96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016f9a:	bf00      	nop

08016f9c <__locale_mb_cur_max>:
 8016f9c:	4b01      	ldr	r3, [pc, #4]	; (8016fa4 <__locale_mb_cur_max+0x8>)
 8016f9e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 8016fa2:	4770      	bx	lr
 8016fa4:	20000aa4 	.word	0x20000aa4

08016fa8 <_localeconv_r>:
 8016fa8:	4800      	ldr	r0, [pc, #0]	; (8016fac <_localeconv_r+0x4>)
 8016faa:	4770      	bx	lr
 8016fac:	20000b94 	.word	0x20000b94

08016fb0 <__retarget_lock_init_recursive>:
 8016fb0:	4770      	bx	lr
 8016fb2:	bf00      	nop

08016fb4 <__retarget_lock_close_recursive>:
 8016fb4:	4770      	bx	lr
 8016fb6:	bf00      	nop

08016fb8 <__retarget_lock_acquire_recursive>:
 8016fb8:	4770      	bx	lr
 8016fba:	bf00      	nop

08016fbc <__retarget_lock_release_recursive>:
 8016fbc:	4770      	bx	lr
 8016fbe:	bf00      	nop

08016fc0 <__smakebuf_r>:
 8016fc0:	898b      	ldrh	r3, [r1, #12]
 8016fc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016fc6:	460c      	mov	r4, r1
 8016fc8:	0799      	lsls	r1, r3, #30
 8016fca:	b096      	sub	sp, #88	; 0x58
 8016fcc:	d508      	bpl.n	8016fe0 <__smakebuf_r+0x20>
 8016fce:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8016fd2:	2201      	movs	r2, #1
 8016fd4:	6023      	str	r3, [r4, #0]
 8016fd6:	e9c4 3204 	strd	r3, r2, [r4, #16]
 8016fda:	b016      	add	sp, #88	; 0x58
 8016fdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016fe0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016fe4:	4606      	mov	r6, r0
 8016fe6:	2900      	cmp	r1, #0
 8016fe8:	db27      	blt.n	801703a <__smakebuf_r+0x7a>
 8016fea:	466a      	mov	r2, sp
 8016fec:	f001 f8e6 	bl	80181bc <_fstat_r>
 8016ff0:	2800      	cmp	r0, #0
 8016ff2:	db21      	blt.n	8017038 <__smakebuf_r+0x78>
 8016ff4:	9d01      	ldr	r5, [sp, #4]
 8016ff6:	f44f 6880 	mov.w	r8, #1024	; 0x400
 8016ffa:	f44f 6700 	mov.w	r7, #2048	; 0x800
 8016ffe:	f405 4570 	and.w	r5, r5, #61440	; 0xf000
 8017002:	f5a5 5500 	sub.w	r5, r5, #8192	; 0x2000
 8017006:	fab5 f585 	clz	r5, r5
 801700a:	096d      	lsrs	r5, r5, #5
 801700c:	4641      	mov	r1, r8
 801700e:	4630      	mov	r0, r6
 8017010:	f7fa fe68 	bl	8011ce4 <_malloc_r>
 8017014:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017018:	b1f0      	cbz	r0, 8017058 <__smakebuf_r+0x98>
 801701a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801701e:	4a1f      	ldr	r2, [pc, #124]	; (801709c <__smakebuf_r+0xdc>)
 8017020:	63f2      	str	r2, [r6, #60]	; 0x3c
 8017022:	f8c4 8014 	str.w	r8, [r4, #20]
 8017026:	81a3      	strh	r3, [r4, #12]
 8017028:	6020      	str	r0, [r4, #0]
 801702a:	6120      	str	r0, [r4, #16]
 801702c:	bb35      	cbnz	r5, 801707c <__smakebuf_r+0xbc>
 801702e:	433b      	orrs	r3, r7
 8017030:	81a3      	strh	r3, [r4, #12]
 8017032:	b016      	add	sp, #88	; 0x58
 8017034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017038:	89a3      	ldrh	r3, [r4, #12]
 801703a:	f013 0580 	ands.w	r5, r3, #128	; 0x80
 801703e:	d019      	beq.n	8017074 <__smakebuf_r+0xb4>
 8017040:	f04f 0840 	mov.w	r8, #64	; 0x40
 8017044:	2500      	movs	r5, #0
 8017046:	4630      	mov	r0, r6
 8017048:	4641      	mov	r1, r8
 801704a:	462f      	mov	r7, r5
 801704c:	f7fa fe4a 	bl	8011ce4 <_malloc_r>
 8017050:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017054:	2800      	cmp	r0, #0
 8017056:	d1e0      	bne.n	801701a <__smakebuf_r+0x5a>
 8017058:	059a      	lsls	r2, r3, #22
 801705a:	d4be      	bmi.n	8016fda <__smakebuf_r+0x1a>
 801705c:	f023 0303 	bic.w	r3, r3, #3
 8017060:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8017064:	2101      	movs	r1, #1
 8017066:	f043 0302 	orr.w	r3, r3, #2
 801706a:	6022      	str	r2, [r4, #0]
 801706c:	e9c4 2104 	strd	r2, r1, [r4, #16]
 8017070:	81a3      	strh	r3, [r4, #12]
 8017072:	e7b2      	b.n	8016fda <__smakebuf_r+0x1a>
 8017074:	f44f 6880 	mov.w	r8, #1024	; 0x400
 8017078:	462f      	mov	r7, r5
 801707a:	e7c7      	b.n	801700c <__smakebuf_r+0x4c>
 801707c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017080:	4630      	mov	r0, r6
 8017082:	f001 f8b1 	bl	80181e8 <_isatty_r>
 8017086:	b910      	cbnz	r0, 801708e <__smakebuf_r+0xce>
 8017088:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801708c:	e7cf      	b.n	801702e <__smakebuf_r+0x6e>
 801708e:	89a3      	ldrh	r3, [r4, #12]
 8017090:	f023 0303 	bic.w	r3, r3, #3
 8017094:	f043 0301 	orr.w	r3, r3, #1
 8017098:	b21b      	sxth	r3, r3
 801709a:	e7c8      	b.n	801702e <__smakebuf_r+0x6e>
 801709c:	08016751 	.word	0x08016751

080170a0 <__ascii_mbtowc>:
 80170a0:	b082      	sub	sp, #8
 80170a2:	b149      	cbz	r1, 80170b8 <__ascii_mbtowc+0x18>
 80170a4:	b15a      	cbz	r2, 80170be <__ascii_mbtowc+0x1e>
 80170a6:	b16b      	cbz	r3, 80170c4 <__ascii_mbtowc+0x24>
 80170a8:	7813      	ldrb	r3, [r2, #0]
 80170aa:	600b      	str	r3, [r1, #0]
 80170ac:	7812      	ldrb	r2, [r2, #0]
 80170ae:	1e10      	subs	r0, r2, #0
 80170b0:	bf18      	it	ne
 80170b2:	2001      	movne	r0, #1
 80170b4:	b002      	add	sp, #8
 80170b6:	4770      	bx	lr
 80170b8:	a901      	add	r1, sp, #4
 80170ba:	2a00      	cmp	r2, #0
 80170bc:	d1f3      	bne.n	80170a6 <__ascii_mbtowc+0x6>
 80170be:	4610      	mov	r0, r2
 80170c0:	b002      	add	sp, #8
 80170c2:	4770      	bx	lr
 80170c4:	f06f 0001 	mvn.w	r0, #1
 80170c8:	e7f4      	b.n	80170b4 <__ascii_mbtowc+0x14>
 80170ca:	bf00      	nop

080170cc <memchr>:
 80170cc:	b510      	push	{r4, lr}
 80170ce:	fa5f fe81 	uxtb.w	lr, r1
 80170d2:	0781      	lsls	r1, r0, #30
 80170d4:	d013      	beq.n	80170fe <memchr+0x32>
 80170d6:	4603      	mov	r3, r0
 80170d8:	1e51      	subs	r1, r2, #1
 80170da:	b922      	cbnz	r2, 80170e6 <memchr+0x1a>
 80170dc:	e00b      	b.n	80170f6 <memchr+0x2a>
 80170de:	079a      	lsls	r2, r3, #30
 80170e0:	d00e      	beq.n	8017100 <memchr+0x34>
 80170e2:	3901      	subs	r1, #1
 80170e4:	d307      	bcc.n	80170f6 <memchr+0x2a>
 80170e6:	469c      	mov	ip, r3
 80170e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80170ec:	4572      	cmp	r2, lr
 80170ee:	4618      	mov	r0, r3
 80170f0:	d1f5      	bne.n	80170de <memchr+0x12>
 80170f2:	4660      	mov	r0, ip
 80170f4:	bd10      	pop	{r4, pc}
 80170f6:	f04f 0c00 	mov.w	ip, #0
 80170fa:	4660      	mov	r0, ip
 80170fc:	bd10      	pop	{r4, pc}
 80170fe:	4611      	mov	r1, r2
 8017100:	2903      	cmp	r1, #3
 8017102:	d80d      	bhi.n	8017120 <memchr+0x54>
 8017104:	2900      	cmp	r1, #0
 8017106:	d0f6      	beq.n	80170f6 <memchr+0x2a>
 8017108:	4602      	mov	r2, r0
 801710a:	1843      	adds	r3, r0, r1
 801710c:	e001      	b.n	8017112 <memchr+0x46>
 801710e:	429a      	cmp	r2, r3
 8017110:	d0f1      	beq.n	80170f6 <memchr+0x2a>
 8017112:	4694      	mov	ip, r2
 8017114:	f812 1b01 	ldrb.w	r1, [r2], #1
 8017118:	4571      	cmp	r1, lr
 801711a:	d1f8      	bne.n	801710e <memchr+0x42>
 801711c:	4660      	mov	r0, ip
 801711e:	bd10      	pop	{r4, pc}
 8017120:	ea4e 240e 	orr.w	r4, lr, lr, lsl #8
 8017124:	4602      	mov	r2, r0
 8017126:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
 801712a:	4610      	mov	r0, r2
 801712c:	3204      	adds	r2, #4
 801712e:	6803      	ldr	r3, [r0, #0]
 8017130:	4063      	eors	r3, r4
 8017132:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8017136:	ea2c 0303 	bic.w	r3, ip, r3
 801713a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 801713e:	d1e3      	bne.n	8017108 <memchr+0x3c>
 8017140:	3904      	subs	r1, #4
 8017142:	4610      	mov	r0, r2
 8017144:	2903      	cmp	r1, #3
 8017146:	d8f0      	bhi.n	801712a <memchr+0x5e>
 8017148:	e7dc      	b.n	8017104 <memchr+0x38>
 801714a:	bf00      	nop

0801714c <_Balloc>:
 801714c:	b538      	push	{r3, r4, r5, lr}
 801714e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8017150:	4605      	mov	r5, r0
 8017152:	460c      	mov	r4, r1
 8017154:	b14b      	cbz	r3, 801716a <_Balloc+0x1e>
 8017156:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801715a:	b180      	cbz	r0, 801717e <_Balloc+0x32>
 801715c:	6802      	ldr	r2, [r0, #0]
 801715e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8017162:	2300      	movs	r3, #0
 8017164:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8017168:	bd38      	pop	{r3, r4, r5, pc}
 801716a:	2221      	movs	r2, #33	; 0x21
 801716c:	2104      	movs	r1, #4
 801716e:	f000 ff71 	bl	8018054 <_calloc_r>
 8017172:	4603      	mov	r3, r0
 8017174:	64e8      	str	r0, [r5, #76]	; 0x4c
 8017176:	2800      	cmp	r0, #0
 8017178:	d1ed      	bne.n	8017156 <_Balloc+0xa>
 801717a:	2000      	movs	r0, #0
 801717c:	bd38      	pop	{r3, r4, r5, pc}
 801717e:	2101      	movs	r1, #1
 8017180:	4628      	mov	r0, r5
 8017182:	fa01 f504 	lsl.w	r5, r1, r4
 8017186:	1d6a      	adds	r2, r5, #5
 8017188:	0092      	lsls	r2, r2, #2
 801718a:	f000 ff63 	bl	8018054 <_calloc_r>
 801718e:	2800      	cmp	r0, #0
 8017190:	d0f3      	beq.n	801717a <_Balloc+0x2e>
 8017192:	e9c0 4501 	strd	r4, r5, [r0, #4]
 8017196:	e7e4      	b.n	8017162 <_Balloc+0x16>

08017198 <_Bfree>:
 8017198:	b131      	cbz	r1, 80171a8 <_Bfree+0x10>
 801719a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 801719c:	684a      	ldr	r2, [r1, #4]
 801719e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80171a2:	6008      	str	r0, [r1, #0]
 80171a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80171a8:	4770      	bx	lr
 80171aa:	bf00      	nop

080171ac <__multadd>:
 80171ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80171ae:	4607      	mov	r7, r0
 80171b0:	b083      	sub	sp, #12
 80171b2:	460e      	mov	r6, r1
 80171b4:	690d      	ldr	r5, [r1, #16]
 80171b6:	f101 0e14 	add.w	lr, r1, #20
 80171ba:	2000      	movs	r0, #0
 80171bc:	f8de 1000 	ldr.w	r1, [lr]
 80171c0:	3001      	adds	r0, #1
 80171c2:	b28c      	uxth	r4, r1
 80171c4:	4285      	cmp	r5, r0
 80171c6:	ea4f 4111 	mov.w	r1, r1, lsr #16
 80171ca:	fb02 3304 	mla	r3, r2, r4, r3
 80171ce:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80171d2:	b29b      	uxth	r3, r3
 80171d4:	fb02 cc01 	mla	ip, r2, r1, ip
 80171d8:	eb03 440c 	add.w	r4, r3, ip, lsl #16
 80171dc:	ea4f 431c 	mov.w	r3, ip, lsr #16
 80171e0:	f84e 4b04 	str.w	r4, [lr], #4
 80171e4:	dcea      	bgt.n	80171bc <__multadd+0x10>
 80171e6:	b13b      	cbz	r3, 80171f8 <__multadd+0x4c>
 80171e8:	68b2      	ldr	r2, [r6, #8]
 80171ea:	42aa      	cmp	r2, r5
 80171ec:	dd07      	ble.n	80171fe <__multadd+0x52>
 80171ee:	eb06 0285 	add.w	r2, r6, r5, lsl #2
 80171f2:	3501      	adds	r5, #1
 80171f4:	6153      	str	r3, [r2, #20]
 80171f6:	6135      	str	r5, [r6, #16]
 80171f8:	4630      	mov	r0, r6
 80171fa:	b003      	add	sp, #12
 80171fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80171fe:	6871      	ldr	r1, [r6, #4]
 8017200:	4638      	mov	r0, r7
 8017202:	9301      	str	r3, [sp, #4]
 8017204:	3101      	adds	r1, #1
 8017206:	f7ff ffa1 	bl	801714c <_Balloc>
 801720a:	9b01      	ldr	r3, [sp, #4]
 801720c:	4604      	mov	r4, r0
 801720e:	b1b8      	cbz	r0, 8017240 <__multadd+0x94>
 8017210:	6932      	ldr	r2, [r6, #16]
 8017212:	f106 010c 	add.w	r1, r6, #12
 8017216:	300c      	adds	r0, #12
 8017218:	9301      	str	r3, [sp, #4]
 801721a:	3202      	adds	r2, #2
 801721c:	0092      	lsls	r2, r2, #2
 801721e:	f7e9 feeb 	bl	8000ff8 <memcpy>
 8017222:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8017224:	6871      	ldr	r1, [r6, #4]
 8017226:	9b01      	ldr	r3, [sp, #4]
 8017228:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 801722c:	6030      	str	r0, [r6, #0]
 801722e:	f842 6021 	str.w	r6, [r2, r1, lsl #2]
 8017232:	4626      	mov	r6, r4
 8017234:	eb06 0285 	add.w	r2, r6, r5, lsl #2
 8017238:	3501      	adds	r5, #1
 801723a:	6153      	str	r3, [r2, #20]
 801723c:	6135      	str	r5, [r6, #16]
 801723e:	e7db      	b.n	80171f8 <__multadd+0x4c>
 8017240:	4602      	mov	r2, r0
 8017242:	4b02      	ldr	r3, [pc, #8]	; (801724c <__multadd+0xa0>)
 8017244:	21b5      	movs	r1, #181	; 0xb5
 8017246:	4802      	ldr	r0, [pc, #8]	; (8017250 <__multadd+0xa4>)
 8017248:	f7fa fcf6 	bl	8011c38 <__assert_func>
 801724c:	08019560 	.word	0x08019560
 8017250:	08019604 	.word	0x08019604

08017254 <__hi0bits>:
 8017254:	4b0f      	ldr	r3, [pc, #60]	; (8017294 <__hi0bits+0x40>)
 8017256:	4003      	ands	r3, r0
 8017258:	b9d3      	cbnz	r3, 8017290 <__hi0bits+0x3c>
 801725a:	0400      	lsls	r0, r0, #16
 801725c:	2310      	movs	r3, #16
 801725e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8017262:	d101      	bne.n	8017268 <__hi0bits+0x14>
 8017264:	3308      	adds	r3, #8
 8017266:	0200      	lsls	r0, r0, #8
 8017268:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801726c:	d101      	bne.n	8017272 <__hi0bits+0x1e>
 801726e:	3304      	adds	r3, #4
 8017270:	0100      	lsls	r0, r0, #4
 8017272:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8017276:	d101      	bne.n	801727c <__hi0bits+0x28>
 8017278:	3302      	adds	r3, #2
 801727a:	0080      	lsls	r0, r0, #2
 801727c:	2800      	cmp	r0, #0
 801727e:	db05      	blt.n	801728c <__hi0bits+0x38>
 8017280:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8017284:	f103 0301 	add.w	r3, r3, #1
 8017288:	bf08      	it	eq
 801728a:	2320      	moveq	r3, #32
 801728c:	4618      	mov	r0, r3
 801728e:	4770      	bx	lr
 8017290:	2300      	movs	r3, #0
 8017292:	e7e4      	b.n	801725e <__hi0bits+0xa>
 8017294:	ffff0000 	.word	0xffff0000

08017298 <__lo0bits>:
 8017298:	6803      	ldr	r3, [r0, #0]
 801729a:	4601      	mov	r1, r0
 801729c:	f013 0207 	ands.w	r2, r3, #7
 80172a0:	d007      	beq.n	80172b2 <__lo0bits+0x1a>
 80172a2:	07da      	lsls	r2, r3, #31
 80172a4:	d41f      	bmi.n	80172e6 <__lo0bits+0x4e>
 80172a6:	0798      	lsls	r0, r3, #30
 80172a8:	d521      	bpl.n	80172ee <__lo0bits+0x56>
 80172aa:	085b      	lsrs	r3, r3, #1
 80172ac:	2001      	movs	r0, #1
 80172ae:	600b      	str	r3, [r1, #0]
 80172b0:	4770      	bx	lr
 80172b2:	b298      	uxth	r0, r3
 80172b4:	b1a0      	cbz	r0, 80172e0 <__lo0bits+0x48>
 80172b6:	4610      	mov	r0, r2
 80172b8:	b2da      	uxtb	r2, r3
 80172ba:	b90a      	cbnz	r2, 80172c0 <__lo0bits+0x28>
 80172bc:	3008      	adds	r0, #8
 80172be:	0a1b      	lsrs	r3, r3, #8
 80172c0:	071a      	lsls	r2, r3, #28
 80172c2:	d101      	bne.n	80172c8 <__lo0bits+0x30>
 80172c4:	3004      	adds	r0, #4
 80172c6:	091b      	lsrs	r3, r3, #4
 80172c8:	079a      	lsls	r2, r3, #30
 80172ca:	d101      	bne.n	80172d0 <__lo0bits+0x38>
 80172cc:	3002      	adds	r0, #2
 80172ce:	089b      	lsrs	r3, r3, #2
 80172d0:	07da      	lsls	r2, r3, #31
 80172d2:	d403      	bmi.n	80172dc <__lo0bits+0x44>
 80172d4:	085b      	lsrs	r3, r3, #1
 80172d6:	f100 0001 	add.w	r0, r0, #1
 80172da:	d006      	beq.n	80172ea <__lo0bits+0x52>
 80172dc:	600b      	str	r3, [r1, #0]
 80172de:	4770      	bx	lr
 80172e0:	0c1b      	lsrs	r3, r3, #16
 80172e2:	2010      	movs	r0, #16
 80172e4:	e7e8      	b.n	80172b8 <__lo0bits+0x20>
 80172e6:	2000      	movs	r0, #0
 80172e8:	4770      	bx	lr
 80172ea:	2020      	movs	r0, #32
 80172ec:	4770      	bx	lr
 80172ee:	089b      	lsrs	r3, r3, #2
 80172f0:	2002      	movs	r0, #2
 80172f2:	600b      	str	r3, [r1, #0]
 80172f4:	4770      	bx	lr
 80172f6:	bf00      	nop

080172f8 <__i2b>:
 80172f8:	b538      	push	{r3, r4, r5, lr}
 80172fa:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80172fc:	4604      	mov	r4, r0
 80172fe:	460d      	mov	r5, r1
 8017300:	b14b      	cbz	r3, 8017316 <__i2b+0x1e>
 8017302:	6858      	ldr	r0, [r3, #4]
 8017304:	b1b0      	cbz	r0, 8017334 <__i2b+0x3c>
 8017306:	6802      	ldr	r2, [r0, #0]
 8017308:	605a      	str	r2, [r3, #4]
 801730a:	2200      	movs	r2, #0
 801730c:	2301      	movs	r3, #1
 801730e:	6145      	str	r5, [r0, #20]
 8017310:	e9c0 2303 	strd	r2, r3, [r0, #12]
 8017314:	bd38      	pop	{r3, r4, r5, pc}
 8017316:	2221      	movs	r2, #33	; 0x21
 8017318:	2104      	movs	r1, #4
 801731a:	f000 fe9b 	bl	8018054 <_calloc_r>
 801731e:	4603      	mov	r3, r0
 8017320:	64e0      	str	r0, [r4, #76]	; 0x4c
 8017322:	2800      	cmp	r0, #0
 8017324:	d1ed      	bne.n	8017302 <__i2b+0xa>
 8017326:	4b09      	ldr	r3, [pc, #36]	; (801734c <__i2b+0x54>)
 8017328:	2200      	movs	r2, #0
 801732a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801732e:	4808      	ldr	r0, [pc, #32]	; (8017350 <__i2b+0x58>)
 8017330:	f7fa fc82 	bl	8011c38 <__assert_func>
 8017334:	221c      	movs	r2, #28
 8017336:	2101      	movs	r1, #1
 8017338:	4620      	mov	r0, r4
 801733a:	f000 fe8b 	bl	8018054 <_calloc_r>
 801733e:	2800      	cmp	r0, #0
 8017340:	d0f1      	beq.n	8017326 <__i2b+0x2e>
 8017342:	2201      	movs	r2, #1
 8017344:	2302      	movs	r3, #2
 8017346:	e9c0 2301 	strd	r2, r3, [r0, #4]
 801734a:	e7de      	b.n	801730a <__i2b+0x12>
 801734c:	08019560 	.word	0x08019560
 8017350:	08019604 	.word	0x08019604

08017354 <__multiply>:
 8017354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017358:	690e      	ldr	r6, [r1, #16]
 801735a:	b085      	sub	sp, #20
 801735c:	6915      	ldr	r5, [r2, #16]
 801735e:	4688      	mov	r8, r1
 8017360:	4614      	mov	r4, r2
 8017362:	42ae      	cmp	r6, r5
 8017364:	db05      	blt.n	8017372 <__multiply+0x1e>
 8017366:	462a      	mov	r2, r5
 8017368:	4623      	mov	r3, r4
 801736a:	4635      	mov	r5, r6
 801736c:	460c      	mov	r4, r1
 801736e:	4616      	mov	r6, r2
 8017370:	4698      	mov	r8, r3
 8017372:	19af      	adds	r7, r5, r6
 8017374:	e9d4 1301 	ldrd	r1, r3, [r4, #4]
 8017378:	42bb      	cmp	r3, r7
 801737a:	bfb8      	it	lt
 801737c:	3101      	addlt	r1, #1
 801737e:	f7ff fee5 	bl	801714c <_Balloc>
 8017382:	9001      	str	r0, [sp, #4]
 8017384:	2800      	cmp	r0, #0
 8017386:	f000 8089 	beq.w	801749c <__multiply+0x148>
 801738a:	9b01      	ldr	r3, [sp, #4]
 801738c:	f103 0914 	add.w	r9, r3, #20
 8017390:	eb09 0a87 	add.w	sl, r9, r7, lsl #2
 8017394:	45d1      	cmp	r9, sl
 8017396:	d205      	bcs.n	80173a4 <__multiply+0x50>
 8017398:	464b      	mov	r3, r9
 801739a:	2200      	movs	r2, #0
 801739c:	f843 2b04 	str.w	r2, [r3], #4
 80173a0:	459a      	cmp	sl, r3
 80173a2:	d8fb      	bhi.n	801739c <__multiply+0x48>
 80173a4:	f108 0814 	add.w	r8, r8, #20
 80173a8:	f104 0314 	add.w	r3, r4, #20
 80173ac:	eb08 0b86 	add.w	fp, r8, r6, lsl #2
 80173b0:	461a      	mov	r2, r3
 80173b2:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 80173b6:	45d8      	cmp	r8, fp
 80173b8:	d261      	bcs.n	801747e <__multiply+0x12a>
 80173ba:	1b2b      	subs	r3, r5, r4
 80173bc:	3415      	adds	r4, #21
 80173be:	46ac      	mov	ip, r5
 80173c0:	3b15      	subs	r3, #21
 80173c2:	f023 0303 	bic.w	r3, r3, #3
 80173c6:	3304      	adds	r3, #4
 80173c8:	42a5      	cmp	r5, r4
 80173ca:	bf38      	it	cc
 80173cc:	2304      	movcc	r3, #4
 80173ce:	e9cd a702 	strd	sl, r7, [sp, #8]
 80173d2:	461f      	mov	r7, r3
 80173d4:	4692      	mov	sl, r2
 80173d6:	e005      	b.n	80173e4 <__multiply+0x90>
 80173d8:	0c00      	lsrs	r0, r0, #16
 80173da:	d12b      	bne.n	8017434 <__multiply+0xe0>
 80173dc:	45c3      	cmp	fp, r8
 80173de:	f109 0904 	add.w	r9, r9, #4
 80173e2:	d94a      	bls.n	801747a <__multiply+0x126>
 80173e4:	f858 0b04 	ldr.w	r0, [r8], #4
 80173e8:	b285      	uxth	r5, r0
 80173ea:	2d00      	cmp	r5, #0
 80173ec:	d0f4      	beq.n	80173d8 <__multiply+0x84>
 80173ee:	4656      	mov	r6, sl
 80173f0:	464c      	mov	r4, r9
 80173f2:	2300      	movs	r3, #0
 80173f4:	f856 0b04 	ldr.w	r0, [r6], #4
 80173f8:	6821      	ldr	r1, [r4, #0]
 80173fa:	b282      	uxth	r2, r0
 80173fc:	45b4      	cmp	ip, r6
 80173fe:	fa1f fe81 	uxth.w	lr, r1
 8017402:	ea4f 4010 	mov.w	r0, r0, lsr #16
 8017406:	fb05 ee02 	mla	lr, r5, r2, lr
 801740a:	ea4f 4211 	mov.w	r2, r1, lsr #16
 801740e:	4473      	add	r3, lr
 8017410:	fb05 2200 	mla	r2, r5, r0, r2
 8017414:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8017418:	b29b      	uxth	r3, r3
 801741a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801741e:	f844 3b04 	str.w	r3, [r4], #4
 8017422:	ea4f 4312 	mov.w	r3, r2, lsr #16
 8017426:	d8e5      	bhi.n	80173f4 <__multiply+0xa0>
 8017428:	f849 3007 	str.w	r3, [r9, r7]
 801742c:	f858 0c04 	ldr.w	r0, [r8, #-4]
 8017430:	0c00      	lsrs	r0, r0, #16
 8017432:	d0d3      	beq.n	80173dc <__multiply+0x88>
 8017434:	f8d9 3000 	ldr.w	r3, [r9]
 8017438:	4654      	mov	r4, sl
 801743a:	464d      	mov	r5, r9
 801743c:	2200      	movs	r2, #0
 801743e:	4619      	mov	r1, r3
 8017440:	8826      	ldrh	r6, [r4, #0]
 8017442:	0c09      	lsrs	r1, r1, #16
 8017444:	b29b      	uxth	r3, r3
 8017446:	fb00 1106 	mla	r1, r0, r6, r1
 801744a:	440a      	add	r2, r1
 801744c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017450:	f845 3b04 	str.w	r3, [r5], #4
 8017454:	f854 6b04 	ldr.w	r6, [r4], #4
 8017458:	6829      	ldr	r1, [r5, #0]
 801745a:	0c36      	lsrs	r6, r6, #16
 801745c:	45a4      	cmp	ip, r4
 801745e:	b28b      	uxth	r3, r1
 8017460:	fb00 3306 	mla	r3, r0, r6, r3
 8017464:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8017468:	ea4f 4213 	mov.w	r2, r3, lsr #16
 801746c:	d8e8      	bhi.n	8017440 <__multiply+0xec>
 801746e:	45c3      	cmp	fp, r8
 8017470:	f849 3007 	str.w	r3, [r9, r7]
 8017474:	f109 0904 	add.w	r9, r9, #4
 8017478:	d8b4      	bhi.n	80173e4 <__multiply+0x90>
 801747a:	e9dd a702 	ldrd	sl, r7, [sp, #8]
 801747e:	2f00      	cmp	r7, #0
 8017480:	dc02      	bgt.n	8017488 <__multiply+0x134>
 8017482:	e005      	b.n	8017490 <__multiply+0x13c>
 8017484:	3f01      	subs	r7, #1
 8017486:	d003      	beq.n	8017490 <__multiply+0x13c>
 8017488:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
 801748c:	2b00      	cmp	r3, #0
 801748e:	d0f9      	beq.n	8017484 <__multiply+0x130>
 8017490:	9b01      	ldr	r3, [sp, #4]
 8017492:	4618      	mov	r0, r3
 8017494:	611f      	str	r7, [r3, #16]
 8017496:	b005      	add	sp, #20
 8017498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801749c:	4602      	mov	r2, r0
 801749e:	4b03      	ldr	r3, [pc, #12]	; (80174ac <__multiply+0x158>)
 80174a0:	f240 115d 	movw	r1, #349	; 0x15d
 80174a4:	4802      	ldr	r0, [pc, #8]	; (80174b0 <__multiply+0x15c>)
 80174a6:	f7fa fbc7 	bl	8011c38 <__assert_func>
 80174aa:	bf00      	nop
 80174ac:	08019560 	.word	0x08019560
 80174b0:	08019604 	.word	0x08019604

080174b4 <__pow5mult>:
 80174b4:	f012 0303 	ands.w	r3, r2, #3
 80174b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80174bc:	4614      	mov	r4, r2
 80174be:	4606      	mov	r6, r0
 80174c0:	d132      	bne.n	8017528 <__pow5mult+0x74>
 80174c2:	460d      	mov	r5, r1
 80174c4:	10a4      	asrs	r4, r4, #2
 80174c6:	d020      	beq.n	801750a <__pow5mult+0x56>
 80174c8:	f8d6 8048 	ldr.w	r8, [r6, #72]	; 0x48
 80174cc:	f1b8 0f00 	cmp.w	r8, #0
 80174d0:	d033      	beq.n	801753a <__pow5mult+0x86>
 80174d2:	07e3      	lsls	r3, r4, #31
 80174d4:	f04f 0700 	mov.w	r7, #0
 80174d8:	d407      	bmi.n	80174ea <__pow5mult+0x36>
 80174da:	1064      	asrs	r4, r4, #1
 80174dc:	d015      	beq.n	801750a <__pow5mult+0x56>
 80174de:	f8d8 0000 	ldr.w	r0, [r8]
 80174e2:	b1a8      	cbz	r0, 8017510 <__pow5mult+0x5c>
 80174e4:	4680      	mov	r8, r0
 80174e6:	07e3      	lsls	r3, r4, #31
 80174e8:	d5f7      	bpl.n	80174da <__pow5mult+0x26>
 80174ea:	4642      	mov	r2, r8
 80174ec:	4629      	mov	r1, r5
 80174ee:	4630      	mov	r0, r6
 80174f0:	f7ff ff30 	bl	8017354 <__multiply>
 80174f4:	b1b5      	cbz	r5, 8017524 <__pow5mult+0x70>
 80174f6:	6869      	ldr	r1, [r5, #4]
 80174f8:	1064      	asrs	r4, r4, #1
 80174fa:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 80174fc:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 8017500:	602a      	str	r2, [r5, #0]
 8017502:	f843 5021 	str.w	r5, [r3, r1, lsl #2]
 8017506:	4605      	mov	r5, r0
 8017508:	d1e9      	bne.n	80174de <__pow5mult+0x2a>
 801750a:	4628      	mov	r0, r5
 801750c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017510:	4642      	mov	r2, r8
 8017512:	4641      	mov	r1, r8
 8017514:	4630      	mov	r0, r6
 8017516:	f7ff ff1d 	bl	8017354 <__multiply>
 801751a:	f8c8 0000 	str.w	r0, [r8]
 801751e:	4680      	mov	r8, r0
 8017520:	6007      	str	r7, [r0, #0]
 8017522:	e7e0      	b.n	80174e6 <__pow5mult+0x32>
 8017524:	4605      	mov	r5, r0
 8017526:	e7d8      	b.n	80174da <__pow5mult+0x26>
 8017528:	3b01      	subs	r3, #1
 801752a:	4a0f      	ldr	r2, [pc, #60]	; (8017568 <__pow5mult+0xb4>)
 801752c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8017530:	2300      	movs	r3, #0
 8017532:	f7ff fe3b 	bl	80171ac <__multadd>
 8017536:	4605      	mov	r5, r0
 8017538:	e7c4      	b.n	80174c4 <__pow5mult+0x10>
 801753a:	2101      	movs	r1, #1
 801753c:	4630      	mov	r0, r6
 801753e:	f7ff fe05 	bl	801714c <_Balloc>
 8017542:	4680      	mov	r8, r0
 8017544:	b140      	cbz	r0, 8017558 <__pow5mult+0xa4>
 8017546:	2301      	movs	r3, #1
 8017548:	f240 2271 	movw	r2, #625	; 0x271
 801754c:	e9c0 3204 	strd	r3, r2, [r0, #16]
 8017550:	2300      	movs	r3, #0
 8017552:	64b0      	str	r0, [r6, #72]	; 0x48
 8017554:	6003      	str	r3, [r0, #0]
 8017556:	e7bc      	b.n	80174d2 <__pow5mult+0x1e>
 8017558:	4602      	mov	r2, r0
 801755a:	4b04      	ldr	r3, [pc, #16]	; (801756c <__pow5mult+0xb8>)
 801755c:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8017560:	4803      	ldr	r0, [pc, #12]	; (8017570 <__pow5mult+0xbc>)
 8017562:	f7fa fb69 	bl	8011c38 <__assert_func>
 8017566:	bf00      	nop
 8017568:	08019778 	.word	0x08019778
 801756c:	08019560 	.word	0x08019560
 8017570:	08019604 	.word	0x08019604

08017574 <__lshift>:
 8017574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017578:	460c      	mov	r4, r1
 801757a:	4690      	mov	r8, r2
 801757c:	4607      	mov	r7, r0
 801757e:	ea4f 1962 	mov.w	r9, r2, asr #5
 8017582:	6926      	ldr	r6, [r4, #16]
 8017584:	68a3      	ldr	r3, [r4, #8]
 8017586:	eb06 1662 	add.w	r6, r6, r2, asr #5
 801758a:	6849      	ldr	r1, [r1, #4]
 801758c:	1c75      	adds	r5, r6, #1
 801758e:	429d      	cmp	r5, r3
 8017590:	dd03      	ble.n	801759a <__lshift+0x26>
 8017592:	005b      	lsls	r3, r3, #1
 8017594:	3101      	adds	r1, #1
 8017596:	429d      	cmp	r5, r3
 8017598:	dcfb      	bgt.n	8017592 <__lshift+0x1e>
 801759a:	4638      	mov	r0, r7
 801759c:	f7ff fdd6 	bl	801714c <_Balloc>
 80175a0:	2800      	cmp	r0, #0
 80175a2:	d050      	beq.n	8017646 <__lshift+0xd2>
 80175a4:	f1b9 0f00 	cmp.w	r9, #0
 80175a8:	f100 0c14 	add.w	ip, r0, #20
 80175ac:	dd0e      	ble.n	80175cc <__lshift+0x58>
 80175ae:	f109 0205 	add.w	r2, r9, #5
 80175b2:	4663      	mov	r3, ip
 80175b4:	2100      	movs	r1, #0
 80175b6:	ea4f 0e82 	mov.w	lr, r2, lsl #2
 80175ba:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80175be:	f843 1b04 	str.w	r1, [r3], #4
 80175c2:	4293      	cmp	r3, r2
 80175c4:	d1fb      	bne.n	80175be <__lshift+0x4a>
 80175c6:	f1ae 0314 	sub.w	r3, lr, #20
 80175ca:	449c      	add	ip, r3
 80175cc:	f104 0314 	add.w	r3, r4, #20
 80175d0:	6921      	ldr	r1, [r4, #16]
 80175d2:	f018 081f 	ands.w	r8, r8, #31
 80175d6:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 80175da:	d02b      	beq.n	8017634 <__lshift+0xc0>
 80175dc:	f1c8 0920 	rsb	r9, r8, #32
 80175e0:	46e6      	mov	lr, ip
 80175e2:	f04f 0a00 	mov.w	sl, #0
 80175e6:	681a      	ldr	r2, [r3, #0]
 80175e8:	fa02 f208 	lsl.w	r2, r2, r8
 80175ec:	ea42 020a 	orr.w	r2, r2, sl
 80175f0:	f84e 2b04 	str.w	r2, [lr], #4
 80175f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80175f8:	4299      	cmp	r1, r3
 80175fa:	fa22 fa09 	lsr.w	sl, r2, r9
 80175fe:	d8f2      	bhi.n	80175e6 <__lshift+0x72>
 8017600:	1b0b      	subs	r3, r1, r4
 8017602:	f104 0215 	add.w	r2, r4, #21
 8017606:	f1ba 0f00 	cmp.w	sl, #0
 801760a:	bf18      	it	ne
 801760c:	462e      	movne	r6, r5
 801760e:	3b15      	subs	r3, #21
 8017610:	f023 0303 	bic.w	r3, r3, #3
 8017614:	3304      	adds	r3, #4
 8017616:	4291      	cmp	r1, r2
 8017618:	bf38      	it	cc
 801761a:	2304      	movcc	r3, #4
 801761c:	f84c a003 	str.w	sl, [ip, r3]
 8017620:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8017622:	6862      	ldr	r2, [r4, #4]
 8017624:	6106      	str	r6, [r0, #16]
 8017626:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801762a:	6021      	str	r1, [r4, #0]
 801762c:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8017630:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017634:	f1ac 0c04 	sub.w	ip, ip, #4
 8017638:	f853 2b04 	ldr.w	r2, [r3], #4
 801763c:	4299      	cmp	r1, r3
 801763e:	f84c 2f04 	str.w	r2, [ip, #4]!
 8017642:	d8f9      	bhi.n	8017638 <__lshift+0xc4>
 8017644:	e7ec      	b.n	8017620 <__lshift+0xac>
 8017646:	4602      	mov	r2, r0
 8017648:	4b02      	ldr	r3, [pc, #8]	; (8017654 <__lshift+0xe0>)
 801764a:	f240 11d9 	movw	r1, #473	; 0x1d9
 801764e:	4802      	ldr	r0, [pc, #8]	; (8017658 <__lshift+0xe4>)
 8017650:	f7fa faf2 	bl	8011c38 <__assert_func>
 8017654:	08019560 	.word	0x08019560
 8017658:	08019604 	.word	0x08019604

0801765c <__mcmp>:
 801765c:	4684      	mov	ip, r0
 801765e:	690b      	ldr	r3, [r1, #16]
 8017660:	6900      	ldr	r0, [r0, #16]
 8017662:	1ac0      	subs	r0, r0, r3
 8017664:	d116      	bne.n	8017694 <__mcmp+0x38>
 8017666:	f10c 0c14 	add.w	ip, ip, #20
 801766a:	3114      	adds	r1, #20
 801766c:	eb0c 0283 	add.w	r2, ip, r3, lsl #2
 8017670:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8017674:	b410      	push	{r4}
 8017676:	e001      	b.n	801767c <__mcmp+0x20>
 8017678:	4594      	cmp	ip, r2
 801767a:	d208      	bcs.n	801768e <__mcmp+0x32>
 801767c:	f852 4d04 	ldr.w	r4, [r2, #-4]!
 8017680:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8017684:	428c      	cmp	r4, r1
 8017686:	d0f7      	beq.n	8017678 <__mcmp+0x1c>
 8017688:	d205      	bcs.n	8017696 <__mcmp+0x3a>
 801768a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801768e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017692:	4770      	bx	lr
 8017694:	4770      	bx	lr
 8017696:	2001      	movs	r0, #1
 8017698:	f85d 4b04 	ldr.w	r4, [sp], #4
 801769c:	4770      	bx	lr
 801769e:	bf00      	nop

080176a0 <__mdiff>:
 80176a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80176a4:	690e      	ldr	r6, [r1, #16]
 80176a6:	460d      	mov	r5, r1
 80176a8:	6913      	ldr	r3, [r2, #16]
 80176aa:	4617      	mov	r7, r2
 80176ac:	1af6      	subs	r6, r6, r3
 80176ae:	2e00      	cmp	r6, #0
 80176b0:	d17a      	bne.n	80177a8 <__mdiff+0x108>
 80176b2:	f101 0c14 	add.w	ip, r1, #20
 80176b6:	3214      	adds	r2, #20
 80176b8:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80176bc:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 80176c0:	e001      	b.n	80176c6 <__mdiff+0x26>
 80176c2:	459c      	cmp	ip, r3
 80176c4:	d273      	bcs.n	80177ae <__mdiff+0x10e>
 80176c6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80176ca:	f852 4d04 	ldr.w	r4, [r2, #-4]!
 80176ce:	42a1      	cmp	r1, r4
 80176d0:	d0f7      	beq.n	80176c2 <__mdiff+0x22>
 80176d2:	d364      	bcc.n	801779e <__mdiff+0xfe>
 80176d4:	6869      	ldr	r1, [r5, #4]
 80176d6:	f7ff fd39 	bl	801714c <_Balloc>
 80176da:	2800      	cmp	r0, #0
 80176dc:	d071      	beq.n	80177c2 <__mdiff+0x122>
 80176de:	692c      	ldr	r4, [r5, #16]
 80176e0:	f105 0814 	add.w	r8, r5, #20
 80176e4:	f107 0e14 	add.w	lr, r7, #20
 80176e8:	693a      	ldr	r2, [r7, #16]
 80176ea:	f100 0914 	add.w	r9, r0, #20
 80176ee:	f105 0c10 	add.w	ip, r5, #16
 80176f2:	60c6      	str	r6, [r0, #12]
 80176f4:	eb0e 0282 	add.w	r2, lr, r2, lsl #2
 80176f8:	eb08 0684 	add.w	r6, r8, r4, lsl #2
 80176fc:	f04f 0a00 	mov.w	sl, #0
 8017700:	464d      	mov	r5, r9
 8017702:	f85c bf04 	ldr.w	fp, [ip, #4]!
 8017706:	f85e 1b04 	ldr.w	r1, [lr], #4
 801770a:	fa1f f38b 	uxth.w	r3, fp
 801770e:	4572      	cmp	r2, lr
 8017710:	4453      	add	r3, sl
 8017712:	fa1f fa81 	uxth.w	sl, r1
 8017716:	ea4f 4111 	mov.w	r1, r1, lsr #16
 801771a:	eba3 030a 	sub.w	r3, r3, sl
 801771e:	ebc1 411b 	rsb	r1, r1, fp, lsr #16
 8017722:	eb01 4123 	add.w	r1, r1, r3, asr #16
 8017726:	b29b      	uxth	r3, r3
 8017728:	ea4f 4a21 	mov.w	sl, r1, asr #16
 801772c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8017730:	f845 3b04 	str.w	r3, [r5], #4
 8017734:	d8e5      	bhi.n	8017702 <__mdiff+0x62>
 8017736:	1bd1      	subs	r1, r2, r7
 8017738:	3715      	adds	r7, #21
 801773a:	42ba      	cmp	r2, r7
 801773c:	f1a1 0215 	sub.w	r2, r1, #21
 8017740:	f022 0103 	bic.w	r1, r2, #3
 8017744:	460a      	mov	r2, r1
 8017746:	f101 0104 	add.w	r1, r1, #4
 801774a:	bf3c      	itt	cc
 801774c:	2104      	movcc	r1, #4
 801774e:	2200      	movcc	r2, #0
 8017750:	4488      	add	r8, r1
 8017752:	444a      	add	r2, r9
 8017754:	4489      	add	r9, r1
 8017756:	4546      	cmp	r6, r8
 8017758:	d918      	bls.n	801778c <__mdiff+0xec>
 801775a:	464d      	mov	r5, r9
 801775c:	4642      	mov	r2, r8
 801775e:	f852 1b04 	ldr.w	r1, [r2], #4
 8017762:	b28b      	uxth	r3, r1
 8017764:	4296      	cmp	r6, r2
 8017766:	4453      	add	r3, sl
 8017768:	ea4f 4a23 	mov.w	sl, r3, asr #16
 801776c:	b29b      	uxth	r3, r3
 801776e:	eb0a 4111 	add.w	r1, sl, r1, lsr #16
 8017772:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8017776:	ea4f 4a21 	mov.w	sl, r1, asr #16
 801777a:	f845 3b04 	str.w	r3, [r5], #4
 801777e:	d8ee      	bhi.n	801775e <__mdiff+0xbe>
 8017780:	1e72      	subs	r2, r6, #1
 8017782:	eba2 0808 	sub.w	r8, r2, r8
 8017786:	f028 0203 	bic.w	r2, r8, #3
 801778a:	444a      	add	r2, r9
 801778c:	b923      	cbnz	r3, 8017798 <__mdiff+0xf8>
 801778e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8017792:	3c01      	subs	r4, #1
 8017794:	2b00      	cmp	r3, #0
 8017796:	d0fa      	beq.n	801778e <__mdiff+0xee>
 8017798:	6104      	str	r4, [r0, #16]
 801779a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801779e:	462b      	mov	r3, r5
 80177a0:	2601      	movs	r6, #1
 80177a2:	463d      	mov	r5, r7
 80177a4:	461f      	mov	r7, r3
 80177a6:	e795      	b.n	80176d4 <__mdiff+0x34>
 80177a8:	dbf9      	blt.n	801779e <__mdiff+0xfe>
 80177aa:	2600      	movs	r6, #0
 80177ac:	e792      	b.n	80176d4 <__mdiff+0x34>
 80177ae:	2100      	movs	r1, #0
 80177b0:	f7ff fccc 	bl	801714c <_Balloc>
 80177b4:	b160      	cbz	r0, 80177d0 <__mdiff+0x130>
 80177b6:	2201      	movs	r2, #1
 80177b8:	2300      	movs	r3, #0
 80177ba:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80177be:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80177c2:	4602      	mov	r2, r0
 80177c4:	4b06      	ldr	r3, [pc, #24]	; (80177e0 <__mdiff+0x140>)
 80177c6:	f44f 7110 	mov.w	r1, #576	; 0x240
 80177ca:	4806      	ldr	r0, [pc, #24]	; (80177e4 <__mdiff+0x144>)
 80177cc:	f7fa fa34 	bl	8011c38 <__assert_func>
 80177d0:	4602      	mov	r2, r0
 80177d2:	4b03      	ldr	r3, [pc, #12]	; (80177e0 <__mdiff+0x140>)
 80177d4:	f240 2132 	movw	r1, #562	; 0x232
 80177d8:	4802      	ldr	r0, [pc, #8]	; (80177e4 <__mdiff+0x144>)
 80177da:	f7fa fa2d 	bl	8011c38 <__assert_func>
 80177de:	bf00      	nop
 80177e0:	08019560 	.word	0x08019560
 80177e4:	08019604 	.word	0x08019604

080177e8 <__d2b>:
 80177e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80177ec:	4688      	mov	r8, r1
 80177ee:	b083      	sub	sp, #12
 80177f0:	2101      	movs	r1, #1
 80177f2:	4615      	mov	r5, r2
 80177f4:	ec57 6b10 	vmov	r6, r7, d0
 80177f8:	f7ff fca8 	bl	801714c <_Balloc>
 80177fc:	4604      	mov	r4, r0
 80177fe:	2800      	cmp	r0, #0
 8017800:	d04f      	beq.n	80178a2 <__d2b+0xba>
 8017802:	f3c7 590a 	ubfx	r9, r7, #20, #11
 8017806:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801780a:	f1b9 0f00 	cmp.w	r9, #0
 801780e:	d001      	beq.n	8017814 <__d2b+0x2c>
 8017810:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8017814:	2e00      	cmp	r6, #0
 8017816:	9301      	str	r3, [sp, #4]
 8017818:	d024      	beq.n	8017864 <__d2b+0x7c>
 801781a:	4668      	mov	r0, sp
 801781c:	9600      	str	r6, [sp, #0]
 801781e:	f7ff fd3b 	bl	8017298 <__lo0bits>
 8017822:	2800      	cmp	r0, #0
 8017824:	d039      	beq.n	801789a <__d2b+0xb2>
 8017826:	9b01      	ldr	r3, [sp, #4]
 8017828:	f1c0 0220 	rsb	r2, r0, #32
 801782c:	9900      	ldr	r1, [sp, #0]
 801782e:	fa03 f202 	lsl.w	r2, r3, r2
 8017832:	40c3      	lsrs	r3, r0
 8017834:	430a      	orrs	r2, r1
 8017836:	9301      	str	r3, [sp, #4]
 8017838:	6162      	str	r2, [r4, #20]
 801783a:	2b00      	cmp	r3, #0
 801783c:	61a3      	str	r3, [r4, #24]
 801783e:	bf14      	ite	ne
 8017840:	2202      	movne	r2, #2
 8017842:	2201      	moveq	r2, #1
 8017844:	6122      	str	r2, [r4, #16]
 8017846:	f1b9 0f00 	cmp.w	r9, #0
 801784a:	d016      	beq.n	801787a <__d2b+0x92>
 801784c:	f2a9 4333 	subw	r3, r9, #1075	; 0x433
 8017850:	4403      	add	r3, r0
 8017852:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8017856:	f8c8 3000 	str.w	r3, [r8]
 801785a:	6028      	str	r0, [r5, #0]
 801785c:	4620      	mov	r0, r4
 801785e:	b003      	add	sp, #12
 8017860:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017864:	a801      	add	r0, sp, #4
 8017866:	f7ff fd17 	bl	8017298 <__lo0bits>
 801786a:	2201      	movs	r2, #1
 801786c:	9b01      	ldr	r3, [sp, #4]
 801786e:	3020      	adds	r0, #32
 8017870:	6122      	str	r2, [r4, #16]
 8017872:	6163      	str	r3, [r4, #20]
 8017874:	f1b9 0f00 	cmp.w	r9, #0
 8017878:	d1e8      	bne.n	801784c <__d2b+0x64>
 801787a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801787e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8017882:	f8c8 0000 	str.w	r0, [r8]
 8017886:	6918      	ldr	r0, [r3, #16]
 8017888:	f7ff fce4 	bl	8017254 <__hi0bits>
 801788c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8017890:	6028      	str	r0, [r5, #0]
 8017892:	4620      	mov	r0, r4
 8017894:	b003      	add	sp, #12
 8017896:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801789a:	9b00      	ldr	r3, [sp, #0]
 801789c:	6163      	str	r3, [r4, #20]
 801789e:	9b01      	ldr	r3, [sp, #4]
 80178a0:	e7cb      	b.n	801783a <__d2b+0x52>
 80178a2:	4602      	mov	r2, r0
 80178a4:	4b02      	ldr	r3, [pc, #8]	; (80178b0 <__d2b+0xc8>)
 80178a6:	f240 310a 	movw	r1, #778	; 0x30a
 80178aa:	4802      	ldr	r0, [pc, #8]	; (80178b4 <__d2b+0xcc>)
 80178ac:	f7fa f9c4 	bl	8011c38 <__assert_func>
 80178b0:	08019560 	.word	0x08019560
 80178b4:	08019604 	.word	0x08019604

080178b8 <_realloc_r>:
 80178b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80178bc:	4617      	mov	r7, r2
 80178be:	2900      	cmp	r1, #0
 80178c0:	f000 8096 	beq.w	80179f0 <_realloc_r+0x138>
 80178c4:	460c      	mov	r4, r1
 80178c6:	f107 060b 	add.w	r6, r7, #11
 80178ca:	4680      	mov	r8, r0
 80178cc:	f7fa fd92 	bl	80123f4 <__malloc_lock>
 80178d0:	f854 1c04 	ldr.w	r1, [r4, #-4]
 80178d4:	2e16      	cmp	r6, #22
 80178d6:	f1a4 0908 	sub.w	r9, r4, #8
 80178da:	f021 0503 	bic.w	r5, r1, #3
 80178de:	d85c      	bhi.n	801799a <_realloc_r+0xe2>
 80178e0:	2210      	movs	r2, #16
 80178e2:	2300      	movs	r3, #0
 80178e4:	4616      	mov	r6, r2
 80178e6:	42be      	cmp	r6, r7
 80178e8:	f0c0 809d 	bcc.w	8017a26 <_realloc_r+0x16e>
 80178ec:	2b00      	cmp	r3, #0
 80178ee:	f040 809a 	bne.w	8017a26 <_realloc_r+0x16e>
 80178f2:	4295      	cmp	r5, r2
 80178f4:	da5b      	bge.n	80179ae <_realloc_r+0xf6>
 80178f6:	4bbd      	ldr	r3, [pc, #756]	; (8017bec <_realloc_r+0x334>)
 80178f8:	eb09 0005 	add.w	r0, r9, r5
 80178fc:	f8d3 c008 	ldr.w	ip, [r3, #8]
 8017900:	4584      	cmp	ip, r0
 8017902:	f000 8097 	beq.w	8017a34 <_realloc_r+0x17c>
 8017906:	f8d0 c004 	ldr.w	ip, [r0, #4]
 801790a:	f02c 0301 	bic.w	r3, ip, #1
 801790e:	4403      	add	r3, r0
 8017910:	685b      	ldr	r3, [r3, #4]
 8017912:	07db      	lsls	r3, r3, #31
 8017914:	d461      	bmi.n	80179da <_realloc_r+0x122>
 8017916:	f02c 0c03 	bic.w	ip, ip, #3
 801791a:	eb05 030c 	add.w	r3, r5, ip
 801791e:	4293      	cmp	r3, r2
 8017920:	da40      	bge.n	80179a4 <_realloc_r+0xec>
 8017922:	07cb      	lsls	r3, r1, #31
 8017924:	d410      	bmi.n	8017948 <_realloc_r+0x90>
 8017926:	f854 3c08 	ldr.w	r3, [r4, #-8]
 801792a:	eba9 0a03 	sub.w	sl, r9, r3
 801792e:	f8da 3004 	ldr.w	r3, [sl, #4]
 8017932:	f023 0103 	bic.w	r1, r3, #3
 8017936:	448c      	add	ip, r1
 8017938:	44ac      	add	ip, r5
 801793a:	4594      	cmp	ip, r2
 801793c:	f280 80fe 	bge.w	8017b3c <_realloc_r+0x284>
 8017940:	186b      	adds	r3, r5, r1
 8017942:	4293      	cmp	r3, r2
 8017944:	f280 80d5 	bge.w	8017af2 <_realloc_r+0x23a>
 8017948:	4639      	mov	r1, r7
 801794a:	4640      	mov	r0, r8
 801794c:	f7fa f9ca 	bl	8011ce4 <_malloc_r>
 8017950:	4607      	mov	r7, r0
 8017952:	b1e0      	cbz	r0, 801798e <_realloc_r+0xd6>
 8017954:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8017958:	f1a0 0208 	sub.w	r2, r0, #8
 801795c:	f023 0301 	bic.w	r3, r3, #1
 8017960:	444b      	add	r3, r9
 8017962:	4293      	cmp	r3, r2
 8017964:	f000 80b4 	beq.w	8017ad0 <_realloc_r+0x218>
 8017968:	1f2a      	subs	r2, r5, #4
 801796a:	2a24      	cmp	r2, #36	; 0x24
 801796c:	f200 80e2 	bhi.w	8017b34 <_realloc_r+0x27c>
 8017970:	2a13      	cmp	r2, #19
 8017972:	f200 80b3 	bhi.w	8017adc <_realloc_r+0x224>
 8017976:	4603      	mov	r3, r0
 8017978:	4622      	mov	r2, r4
 801797a:	6811      	ldr	r1, [r2, #0]
 801797c:	6019      	str	r1, [r3, #0]
 801797e:	6851      	ldr	r1, [r2, #4]
 8017980:	6059      	str	r1, [r3, #4]
 8017982:	6892      	ldr	r2, [r2, #8]
 8017984:	609a      	str	r2, [r3, #8]
 8017986:	4621      	mov	r1, r4
 8017988:	4640      	mov	r0, r8
 801798a:	f7ff f865 	bl	8016a58 <_free_r>
 801798e:	4640      	mov	r0, r8
 8017990:	f7fa fd36 	bl	8012400 <__malloc_unlock>
 8017994:	4638      	mov	r0, r7
 8017996:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801799a:	f026 0607 	bic.w	r6, r6, #7
 801799e:	4632      	mov	r2, r6
 80179a0:	0ff3      	lsrs	r3, r6, #31
 80179a2:	e7a0      	b.n	80178e6 <_realloc_r+0x2e>
 80179a4:	461d      	mov	r5, r3
 80179a6:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 80179aa:	60d3      	str	r3, [r2, #12]
 80179ac:	609a      	str	r2, [r3, #8]
 80179ae:	1bab      	subs	r3, r5, r6
 80179b0:	2b0f      	cmp	r3, #15
 80179b2:	d822      	bhi.n	80179fa <_realloc_r+0x142>
 80179b4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80179b8:	f003 0301 	and.w	r3, r3, #1
 80179bc:	432b      	orrs	r3, r5
 80179be:	444d      	add	r5, r9
 80179c0:	f8c9 3004 	str.w	r3, [r9, #4]
 80179c4:	686b      	ldr	r3, [r5, #4]
 80179c6:	f043 0301 	orr.w	r3, r3, #1
 80179ca:	606b      	str	r3, [r5, #4]
 80179cc:	4640      	mov	r0, r8
 80179ce:	4627      	mov	r7, r4
 80179d0:	f7fa fd16 	bl	8012400 <__malloc_unlock>
 80179d4:	4638      	mov	r0, r7
 80179d6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80179da:	07c9      	lsls	r1, r1, #31
 80179dc:	d4b4      	bmi.n	8017948 <_realloc_r+0x90>
 80179de:	f854 3c08 	ldr.w	r3, [r4, #-8]
 80179e2:	eba9 0a03 	sub.w	sl, r9, r3
 80179e6:	f8da 1004 	ldr.w	r1, [sl, #4]
 80179ea:	f021 0103 	bic.w	r1, r1, #3
 80179ee:	e7a7      	b.n	8017940 <_realloc_r+0x88>
 80179f0:	4611      	mov	r1, r2
 80179f2:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80179f6:	f7fa b975 	b.w	8011ce4 <_malloc_r>
 80179fa:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80179fe:	444d      	add	r5, r9
 8017a00:	f043 0301 	orr.w	r3, r3, #1
 8017a04:	4640      	mov	r0, r8
 8017a06:	f001 0101 	and.w	r1, r1, #1
 8017a0a:	4331      	orrs	r1, r6
 8017a0c:	f8c9 1004 	str.w	r1, [r9, #4]
 8017a10:	eb09 0106 	add.w	r1, r9, r6
 8017a14:	604b      	str	r3, [r1, #4]
 8017a16:	3108      	adds	r1, #8
 8017a18:	686b      	ldr	r3, [r5, #4]
 8017a1a:	f043 0301 	orr.w	r3, r3, #1
 8017a1e:	606b      	str	r3, [r5, #4]
 8017a20:	f7ff f81a 	bl	8016a58 <_free_r>
 8017a24:	e7d2      	b.n	80179cc <_realloc_r+0x114>
 8017a26:	230c      	movs	r3, #12
 8017a28:	2700      	movs	r7, #0
 8017a2a:	f8c8 3000 	str.w	r3, [r8]
 8017a2e:	4638      	mov	r0, r7
 8017a30:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017a34:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8017a38:	f020 0b03 	bic.w	fp, r0, #3
 8017a3c:	f106 0010 	add.w	r0, r6, #16
 8017a40:	eb05 0c0b 	add.w	ip, r5, fp
 8017a44:	4584      	cmp	ip, r0
 8017a46:	f280 80b3 	bge.w	8017bb0 <_realloc_r+0x2f8>
 8017a4a:	07c9      	lsls	r1, r1, #31
 8017a4c:	f53f af7c 	bmi.w	8017948 <_realloc_r+0x90>
 8017a50:	f854 1c08 	ldr.w	r1, [r4, #-8]
 8017a54:	eba9 0a01 	sub.w	sl, r9, r1
 8017a58:	f8da 1004 	ldr.w	r1, [sl, #4]
 8017a5c:	f021 0103 	bic.w	r1, r1, #3
 8017a60:	448b      	add	fp, r1
 8017a62:	44ab      	add	fp, r5
 8017a64:	4558      	cmp	r0, fp
 8017a66:	f73f af6b 	bgt.w	8017940 <_realloc_r+0x88>
 8017a6a:	1f2a      	subs	r2, r5, #4
 8017a6c:	4657      	mov	r7, sl
 8017a6e:	f8da 100c 	ldr.w	r1, [sl, #12]
 8017a72:	f857 0f08 	ldr.w	r0, [r7, #8]!
 8017a76:	2a24      	cmp	r2, #36	; 0x24
 8017a78:	60c1      	str	r1, [r0, #12]
 8017a7a:	6088      	str	r0, [r1, #8]
 8017a7c:	f200 80db 	bhi.w	8017c36 <_realloc_r+0x37e>
 8017a80:	2a13      	cmp	r2, #19
 8017a82:	f240 80d6 	bls.w	8017c32 <_realloc_r+0x37a>
 8017a86:	6821      	ldr	r1, [r4, #0]
 8017a88:	2a1b      	cmp	r2, #27
 8017a8a:	f8ca 1008 	str.w	r1, [sl, #8]
 8017a8e:	6861      	ldr	r1, [r4, #4]
 8017a90:	f8ca 100c 	str.w	r1, [sl, #12]
 8017a94:	f200 80e0 	bhi.w	8017c58 <_realloc_r+0x3a0>
 8017a98:	3408      	adds	r4, #8
 8017a9a:	f10a 0210 	add.w	r2, sl, #16
 8017a9e:	6821      	ldr	r1, [r4, #0]
 8017aa0:	6011      	str	r1, [r2, #0]
 8017aa2:	6861      	ldr	r1, [r4, #4]
 8017aa4:	6051      	str	r1, [r2, #4]
 8017aa6:	68a1      	ldr	r1, [r4, #8]
 8017aa8:	6091      	str	r1, [r2, #8]
 8017aaa:	ebab 0206 	sub.w	r2, fp, r6
 8017aae:	eb0a 0106 	add.w	r1, sl, r6
 8017ab2:	4640      	mov	r0, r8
 8017ab4:	f042 0201 	orr.w	r2, r2, #1
 8017ab8:	6099      	str	r1, [r3, #8]
 8017aba:	604a      	str	r2, [r1, #4]
 8017abc:	f8da 3004 	ldr.w	r3, [sl, #4]
 8017ac0:	f003 0301 	and.w	r3, r3, #1
 8017ac4:	431e      	orrs	r6, r3
 8017ac6:	f8ca 6004 	str.w	r6, [sl, #4]
 8017aca:	f7fa fc99 	bl	8012400 <__malloc_unlock>
 8017ace:	e781      	b.n	80179d4 <_realloc_r+0x11c>
 8017ad0:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8017ad4:	f023 0303 	bic.w	r3, r3, #3
 8017ad8:	441d      	add	r5, r3
 8017ada:	e768      	b.n	80179ae <_realloc_r+0xf6>
 8017adc:	6823      	ldr	r3, [r4, #0]
 8017ade:	2a1b      	cmp	r2, #27
 8017ae0:	6003      	str	r3, [r0, #0]
 8017ae2:	6863      	ldr	r3, [r4, #4]
 8017ae4:	6043      	str	r3, [r0, #4]
 8017ae6:	d84e      	bhi.n	8017b86 <_realloc_r+0x2ce>
 8017ae8:	f104 0208 	add.w	r2, r4, #8
 8017aec:	f100 0308 	add.w	r3, r0, #8
 8017af0:	e743      	b.n	801797a <_realloc_r+0xc2>
 8017af2:	1f2a      	subs	r2, r5, #4
 8017af4:	4657      	mov	r7, sl
 8017af6:	f8da 100c 	ldr.w	r1, [sl, #12]
 8017afa:	f857 0f08 	ldr.w	r0, [r7, #8]!
 8017afe:	2a24      	cmp	r2, #36	; 0x24
 8017b00:	60c1      	str	r1, [r0, #12]
 8017b02:	6088      	str	r0, [r1, #8]
 8017b04:	d84c      	bhi.n	8017ba0 <_realloc_r+0x2e8>
 8017b06:	2a13      	cmp	r2, #19
 8017b08:	d948      	bls.n	8017b9c <_realloc_r+0x2e4>
 8017b0a:	6821      	ldr	r1, [r4, #0]
 8017b0c:	2a1b      	cmp	r2, #27
 8017b0e:	f8ca 1008 	str.w	r1, [sl, #8]
 8017b12:	6861      	ldr	r1, [r4, #4]
 8017b14:	f8ca 100c 	str.w	r1, [sl, #12]
 8017b18:	d86a      	bhi.n	8017bf0 <_realloc_r+0x338>
 8017b1a:	3408      	adds	r4, #8
 8017b1c:	f10a 0210 	add.w	r2, sl, #16
 8017b20:	461d      	mov	r5, r3
 8017b22:	6823      	ldr	r3, [r4, #0]
 8017b24:	46d1      	mov	r9, sl
 8017b26:	6013      	str	r3, [r2, #0]
 8017b28:	6863      	ldr	r3, [r4, #4]
 8017b2a:	6053      	str	r3, [r2, #4]
 8017b2c:	68a3      	ldr	r3, [r4, #8]
 8017b2e:	463c      	mov	r4, r7
 8017b30:	6093      	str	r3, [r2, #8]
 8017b32:	e73c      	b.n	80179ae <_realloc_r+0xf6>
 8017b34:	4621      	mov	r1, r4
 8017b36:	f7fa fb8f 	bl	8012258 <memmove>
 8017b3a:	e724      	b.n	8017986 <_realloc_r+0xce>
 8017b3c:	e9d0 1302 	ldrd	r1, r3, [r0, #8]
 8017b40:	1f2a      	subs	r2, r5, #4
 8017b42:	4657      	mov	r7, sl
 8017b44:	60cb      	str	r3, [r1, #12]
 8017b46:	6099      	str	r1, [r3, #8]
 8017b48:	2a24      	cmp	r2, #36	; 0x24
 8017b4a:	f8da 300c 	ldr.w	r3, [sl, #12]
 8017b4e:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8017b52:	60cb      	str	r3, [r1, #12]
 8017b54:	6099      	str	r1, [r3, #8]
 8017b56:	d841      	bhi.n	8017bdc <_realloc_r+0x324>
 8017b58:	2a13      	cmp	r2, #19
 8017b5a:	d93d      	bls.n	8017bd8 <_realloc_r+0x320>
 8017b5c:	6823      	ldr	r3, [r4, #0]
 8017b5e:	2a1b      	cmp	r2, #27
 8017b60:	f8ca 3008 	str.w	r3, [sl, #8]
 8017b64:	6863      	ldr	r3, [r4, #4]
 8017b66:	f8ca 300c 	str.w	r3, [sl, #12]
 8017b6a:	d856      	bhi.n	8017c1a <_realloc_r+0x362>
 8017b6c:	3408      	adds	r4, #8
 8017b6e:	f10a 0310 	add.w	r3, sl, #16
 8017b72:	6822      	ldr	r2, [r4, #0]
 8017b74:	4665      	mov	r5, ip
 8017b76:	46d1      	mov	r9, sl
 8017b78:	601a      	str	r2, [r3, #0]
 8017b7a:	6862      	ldr	r2, [r4, #4]
 8017b7c:	605a      	str	r2, [r3, #4]
 8017b7e:	68a2      	ldr	r2, [r4, #8]
 8017b80:	463c      	mov	r4, r7
 8017b82:	609a      	str	r2, [r3, #8]
 8017b84:	e713      	b.n	80179ae <_realloc_r+0xf6>
 8017b86:	68a3      	ldr	r3, [r4, #8]
 8017b88:	2a24      	cmp	r2, #36	; 0x24
 8017b8a:	6083      	str	r3, [r0, #8]
 8017b8c:	68e3      	ldr	r3, [r4, #12]
 8017b8e:	60c3      	str	r3, [r0, #12]
 8017b90:	d03a      	beq.n	8017c08 <_realloc_r+0x350>
 8017b92:	f104 0210 	add.w	r2, r4, #16
 8017b96:	f100 0310 	add.w	r3, r0, #16
 8017b9a:	e6ee      	b.n	801797a <_realloc_r+0xc2>
 8017b9c:	463a      	mov	r2, r7
 8017b9e:	e7bf      	b.n	8017b20 <_realloc_r+0x268>
 8017ba0:	4621      	mov	r1, r4
 8017ba2:	4638      	mov	r0, r7
 8017ba4:	461d      	mov	r5, r3
 8017ba6:	46d1      	mov	r9, sl
 8017ba8:	463c      	mov	r4, r7
 8017baa:	f7fa fb55 	bl	8012258 <memmove>
 8017bae:	e6fe      	b.n	80179ae <_realloc_r+0xf6>
 8017bb0:	eb09 0206 	add.w	r2, r9, r6
 8017bb4:	ebac 0c06 	sub.w	ip, ip, r6
 8017bb8:	4640      	mov	r0, r8
 8017bba:	4627      	mov	r7, r4
 8017bbc:	609a      	str	r2, [r3, #8]
 8017bbe:	f04c 0301 	orr.w	r3, ip, #1
 8017bc2:	6053      	str	r3, [r2, #4]
 8017bc4:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8017bc8:	f003 0301 	and.w	r3, r3, #1
 8017bcc:	431e      	orrs	r6, r3
 8017bce:	f844 6c04 	str.w	r6, [r4, #-4]
 8017bd2:	f7fa fc15 	bl	8012400 <__malloc_unlock>
 8017bd6:	e6fd      	b.n	80179d4 <_realloc_r+0x11c>
 8017bd8:	463b      	mov	r3, r7
 8017bda:	e7ca      	b.n	8017b72 <_realloc_r+0x2ba>
 8017bdc:	4621      	mov	r1, r4
 8017bde:	4638      	mov	r0, r7
 8017be0:	4665      	mov	r5, ip
 8017be2:	46d1      	mov	r9, sl
 8017be4:	463c      	mov	r4, r7
 8017be6:	f7fa fb37 	bl	8012258 <memmove>
 8017bea:	e6e0      	b.n	80179ae <_realloc_r+0xf6>
 8017bec:	20000690 	.word	0x20000690
 8017bf0:	68a1      	ldr	r1, [r4, #8]
 8017bf2:	2a24      	cmp	r2, #36	; 0x24
 8017bf4:	f8ca 1010 	str.w	r1, [sl, #16]
 8017bf8:	68e1      	ldr	r1, [r4, #12]
 8017bfa:	f8ca 1014 	str.w	r1, [sl, #20]
 8017bfe:	d020      	beq.n	8017c42 <_realloc_r+0x38a>
 8017c00:	3410      	adds	r4, #16
 8017c02:	f10a 0218 	add.w	r2, sl, #24
 8017c06:	e78b      	b.n	8017b20 <_realloc_r+0x268>
 8017c08:	6923      	ldr	r3, [r4, #16]
 8017c0a:	f104 0218 	add.w	r2, r4, #24
 8017c0e:	6103      	str	r3, [r0, #16]
 8017c10:	6963      	ldr	r3, [r4, #20]
 8017c12:	6143      	str	r3, [r0, #20]
 8017c14:	f100 0318 	add.w	r3, r0, #24
 8017c18:	e6af      	b.n	801797a <_realloc_r+0xc2>
 8017c1a:	68a3      	ldr	r3, [r4, #8]
 8017c1c:	2a24      	cmp	r2, #36	; 0x24
 8017c1e:	f8ca 3010 	str.w	r3, [sl, #16]
 8017c22:	68e3      	ldr	r3, [r4, #12]
 8017c24:	f8ca 3014 	str.w	r3, [sl, #20]
 8017c28:	d022      	beq.n	8017c70 <_realloc_r+0x3b8>
 8017c2a:	3410      	adds	r4, #16
 8017c2c:	f10a 0318 	add.w	r3, sl, #24
 8017c30:	e79f      	b.n	8017b72 <_realloc_r+0x2ba>
 8017c32:	463a      	mov	r2, r7
 8017c34:	e733      	b.n	8017a9e <_realloc_r+0x1e6>
 8017c36:	4621      	mov	r1, r4
 8017c38:	4638      	mov	r0, r7
 8017c3a:	f7fa fb0d 	bl	8012258 <memmove>
 8017c3e:	4b17      	ldr	r3, [pc, #92]	; (8017c9c <_realloc_r+0x3e4>)
 8017c40:	e733      	b.n	8017aaa <_realloc_r+0x1f2>
 8017c42:	6922      	ldr	r2, [r4, #16]
 8017c44:	3418      	adds	r4, #24
 8017c46:	f8ca 2018 	str.w	r2, [sl, #24]
 8017c4a:	f854 2c04 	ldr.w	r2, [r4, #-4]
 8017c4e:	f8ca 201c 	str.w	r2, [sl, #28]
 8017c52:	f10a 0220 	add.w	r2, sl, #32
 8017c56:	e763      	b.n	8017b20 <_realloc_r+0x268>
 8017c58:	68a1      	ldr	r1, [r4, #8]
 8017c5a:	2a24      	cmp	r2, #36	; 0x24
 8017c5c:	f8ca 1010 	str.w	r1, [sl, #16]
 8017c60:	68e1      	ldr	r1, [r4, #12]
 8017c62:	f8ca 1014 	str.w	r1, [sl, #20]
 8017c66:	d00e      	beq.n	8017c86 <_realloc_r+0x3ce>
 8017c68:	3410      	adds	r4, #16
 8017c6a:	f10a 0218 	add.w	r2, sl, #24
 8017c6e:	e716      	b.n	8017a9e <_realloc_r+0x1e6>
 8017c70:	6923      	ldr	r3, [r4, #16]
 8017c72:	3418      	adds	r4, #24
 8017c74:	f8ca 3018 	str.w	r3, [sl, #24]
 8017c78:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8017c7c:	f8ca 301c 	str.w	r3, [sl, #28]
 8017c80:	f10a 0320 	add.w	r3, sl, #32
 8017c84:	e775      	b.n	8017b72 <_realloc_r+0x2ba>
 8017c86:	6922      	ldr	r2, [r4, #16]
 8017c88:	3418      	adds	r4, #24
 8017c8a:	f8ca 2018 	str.w	r2, [sl, #24]
 8017c8e:	f854 2c04 	ldr.w	r2, [r4, #-4]
 8017c92:	f8ca 201c 	str.w	r2, [sl, #28]
 8017c96:	f10a 0220 	add.w	r2, sl, #32
 8017c9a:	e700      	b.n	8017a9e <_realloc_r+0x1e6>
 8017c9c:	20000690 	.word	0x20000690

08017ca0 <frexp>:
 8017ca0:	b538      	push	{r3, r4, r5, lr}
 8017ca2:	ec53 2b10 	vmov	r2, r3, d0
 8017ca6:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8017caa:	4d15      	ldr	r5, [pc, #84]	; (8017d00 <frexp+0x60>)
 8017cac:	4604      	mov	r4, r0
 8017cae:	2000      	movs	r0, #0
 8017cb0:	42a9      	cmp	r1, r5
 8017cb2:	6020      	str	r0, [r4, #0]
 8017cb4:	dc20      	bgt.n	8017cf8 <frexp+0x58>
 8017cb6:	ee10 5a10 	vmov	r5, s0
 8017cba:	430d      	orrs	r5, r1
 8017cbc:	d01c      	beq.n	8017cf8 <frexp+0x58>
 8017cbe:	4d11      	ldr	r5, [pc, #68]	; (8017d04 <frexp+0x64>)
 8017cc0:	469c      	mov	ip, r3
 8017cc2:	401d      	ands	r5, r3
 8017cc4:	b965      	cbnz	r5, 8017ce0 <frexp+0x40>
 8017cc6:	4619      	mov	r1, r3
 8017cc8:	2200      	movs	r2, #0
 8017cca:	ee10 0a10 	vmov	r0, s0
 8017cce:	4b0e      	ldr	r3, [pc, #56]	; (8017d08 <frexp+0x68>)
 8017cd0:	f7e8 fc9a 	bl	8000608 <__aeabi_dmul>
 8017cd4:	4602      	mov	r2, r0
 8017cd6:	468c      	mov	ip, r1
 8017cd8:	f06f 0035 	mvn.w	r0, #53	; 0x35
 8017cdc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8017ce0:	1509      	asrs	r1, r1, #20
 8017ce2:	f2a1 31fe 	subw	r1, r1, #1022	; 0x3fe
 8017ce6:	4401      	add	r1, r0
 8017ce8:	6021      	str	r1, [r4, #0]
 8017cea:	4908      	ldr	r1, [pc, #32]	; (8017d0c <frexp+0x6c>)
 8017cec:	ea0c 0101 	and.w	r1, ip, r1
 8017cf0:	f041 537f 	orr.w	r3, r1, #1069547520	; 0x3fc00000
 8017cf4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8017cf8:	ec43 2b10 	vmov	d0, r2, r3
 8017cfc:	bd38      	pop	{r3, r4, r5, pc}
 8017cfe:	bf00      	nop
 8017d00:	7fefffff 	.word	0x7fefffff
 8017d04:	7ff00000 	.word	0x7ff00000
 8017d08:	43500000 	.word	0x43500000
 8017d0c:	800fffff 	.word	0x800fffff

08017d10 <raise>:
 8017d10:	b538      	push	{r3, r4, r5, lr}
 8017d12:	281f      	cmp	r0, #31
 8017d14:	4b14      	ldr	r3, [pc, #80]	; (8017d68 <raise+0x58>)
 8017d16:	681d      	ldr	r5, [r3, #0]
 8017d18:	d820      	bhi.n	8017d5c <raise+0x4c>
 8017d1a:	f8d5 22dc 	ldr.w	r2, [r5, #732]	; 0x2dc
 8017d1e:	4604      	mov	r4, r0
 8017d20:	b162      	cbz	r2, 8017d3c <raise+0x2c>
 8017d22:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
 8017d26:	b14b      	cbz	r3, 8017d3c <raise+0x2c>
 8017d28:	2b01      	cmp	r3, #1
 8017d2a:	d015      	beq.n	8017d58 <raise+0x48>
 8017d2c:	1c59      	adds	r1, r3, #1
 8017d2e:	d00f      	beq.n	8017d50 <raise+0x40>
 8017d30:	2500      	movs	r5, #0
 8017d32:	f842 5020 	str.w	r5, [r2, r0, lsl #2]
 8017d36:	4798      	blx	r3
 8017d38:	4628      	mov	r0, r5
 8017d3a:	bd38      	pop	{r3, r4, r5, pc}
 8017d3c:	4628      	mov	r0, r5
 8017d3e:	f000 f82b 	bl	8017d98 <_getpid_r>
 8017d42:	4622      	mov	r2, r4
 8017d44:	4601      	mov	r1, r0
 8017d46:	4628      	mov	r0, r5
 8017d48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017d4c:	f000 b80e 	b.w	8017d6c <_kill_r>
 8017d50:	2316      	movs	r3, #22
 8017d52:	2001      	movs	r0, #1
 8017d54:	602b      	str	r3, [r5, #0]
 8017d56:	bd38      	pop	{r3, r4, r5, pc}
 8017d58:	2000      	movs	r0, #0
 8017d5a:	bd38      	pop	{r3, r4, r5, pc}
 8017d5c:	2316      	movs	r3, #22
 8017d5e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017d62:	602b      	str	r3, [r5, #0]
 8017d64:	bd38      	pop	{r3, r4, r5, pc}
 8017d66:	bf00      	nop
 8017d68:	20000260 	.word	0x20000260

08017d6c <_kill_r>:
 8017d6c:	b570      	push	{r4, r5, r6, lr}
 8017d6e:	460c      	mov	r4, r1
 8017d70:	4603      	mov	r3, r0
 8017d72:	4d08      	ldr	r5, [pc, #32]	; (8017d94 <_kill_r+0x28>)
 8017d74:	2600      	movs	r6, #0
 8017d76:	4620      	mov	r0, r4
 8017d78:	4611      	mov	r1, r2
 8017d7a:	461c      	mov	r4, r3
 8017d7c:	602e      	str	r6, [r5, #0]
 8017d7e:	f000 fa91 	bl	80182a4 <_kill>
 8017d82:	1c43      	adds	r3, r0, #1
 8017d84:	d000      	beq.n	8017d88 <_kill_r+0x1c>
 8017d86:	bd70      	pop	{r4, r5, r6, pc}
 8017d88:	682b      	ldr	r3, [r5, #0]
 8017d8a:	2b00      	cmp	r3, #0
 8017d8c:	d0fb      	beq.n	8017d86 <_kill_r+0x1a>
 8017d8e:	6023      	str	r3, [r4, #0]
 8017d90:	bd70      	pop	{r4, r5, r6, pc}
 8017d92:	bf00      	nop
 8017d94:	200056c8 	.word	0x200056c8

08017d98 <_getpid_r>:
 8017d98:	f000 ba74 	b.w	8018284 <_getpid>

08017d9c <__sread>:
 8017d9c:	b510      	push	{r4, lr}
 8017d9e:	460c      	mov	r4, r1
 8017da0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017da4:	f000 fa48 	bl	8018238 <_read_r>
 8017da8:	2800      	cmp	r0, #0
 8017daa:	db03      	blt.n	8017db4 <__sread+0x18>
 8017dac:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8017dae:	4403      	add	r3, r0
 8017db0:	6523      	str	r3, [r4, #80]	; 0x50
 8017db2:	bd10      	pop	{r4, pc}
 8017db4:	89a3      	ldrh	r3, [r4, #12]
 8017db6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8017dba:	81a3      	strh	r3, [r4, #12]
 8017dbc:	bd10      	pop	{r4, pc}
 8017dbe:	bf00      	nop

08017dc0 <__swrite>:
 8017dc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017dc4:	460c      	mov	r4, r1
 8017dc6:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
 8017dca:	461f      	mov	r7, r3
 8017dcc:	4605      	mov	r5, r0
 8017dce:	05cb      	lsls	r3, r1, #23
 8017dd0:	4616      	mov	r6, r2
 8017dd2:	d40b      	bmi.n	8017dec <__swrite+0x2c>
 8017dd4:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 8017dd8:	463b      	mov	r3, r7
 8017dda:	4632      	mov	r2, r6
 8017ddc:	4628      	mov	r0, r5
 8017dde:	81a1      	strh	r1, [r4, #12]
 8017de0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017de4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017de8:	f000 b8d6 	b.w	8017f98 <_write_r>
 8017dec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017df0:	2302      	movs	r3, #2
 8017df2:	2200      	movs	r2, #0
 8017df4:	f000 fa0a 	bl	801820c <_lseek_r>
 8017df8:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
 8017dfc:	e7ea      	b.n	8017dd4 <__swrite+0x14>
 8017dfe:	bf00      	nop

08017e00 <__sseek>:
 8017e00:	b510      	push	{r4, lr}
 8017e02:	460c      	mov	r4, r1
 8017e04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017e08:	f000 fa00 	bl	801820c <_lseek_r>
 8017e0c:	1c42      	adds	r2, r0, #1
 8017e0e:	89a3      	ldrh	r3, [r4, #12]
 8017e10:	d004      	beq.n	8017e1c <__sseek+0x1c>
 8017e12:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8017e16:	6520      	str	r0, [r4, #80]	; 0x50
 8017e18:	81a3      	strh	r3, [r4, #12]
 8017e1a:	bd10      	pop	{r4, pc}
 8017e1c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8017e20:	81a3      	strh	r3, [r4, #12]
 8017e22:	bd10      	pop	{r4, pc}

08017e24 <__sclose>:
 8017e24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017e28:	f000 b94a 	b.w	80180c0 <_close_r>

08017e2c <strncpy>:
 8017e2c:	b530      	push	{r4, r5, lr}
 8017e2e:	ea40 0401 	orr.w	r4, r0, r1
 8017e32:	07a3      	lsls	r3, r4, #30
 8017e34:	d101      	bne.n	8017e3a <strncpy+0xe>
 8017e36:	2a03      	cmp	r2, #3
 8017e38:	d80f      	bhi.n	8017e5a <strncpy+0x2e>
 8017e3a:	4684      	mov	ip, r0
 8017e3c:	f101 3eff 	add.w	lr, r1, #4294967295	; 0xffffffff
 8017e40:	e007      	b.n	8017e52 <strncpy+0x26>
 8017e42:	f81e 1f01 	ldrb.w	r1, [lr, #1]!
 8017e46:	1e54      	subs	r4, r2, #1
 8017e48:	f803 1b01 	strb.w	r1, [r3], #1
 8017e4c:	b1c1      	cbz	r1, 8017e80 <strncpy+0x54>
 8017e4e:	4622      	mov	r2, r4
 8017e50:	469c      	mov	ip, r3
 8017e52:	4663      	mov	r3, ip
 8017e54:	2a00      	cmp	r2, #0
 8017e56:	d1f4      	bne.n	8017e42 <strncpy+0x16>
 8017e58:	bd30      	pop	{r4, r5, pc}
 8017e5a:	460b      	mov	r3, r1
 8017e5c:	4684      	mov	ip, r0
 8017e5e:	4619      	mov	r1, r3
 8017e60:	f853 5b04 	ldr.w	r5, [r3], #4
 8017e64:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
 8017e68:	ea24 0405 	bic.w	r4, r4, r5
 8017e6c:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 8017e70:	d1e4      	bne.n	8017e3c <strncpy+0x10>
 8017e72:	3a04      	subs	r2, #4
 8017e74:	4619      	mov	r1, r3
 8017e76:	f84c 5b04 	str.w	r5, [ip], #4
 8017e7a:	2a03      	cmp	r2, #3
 8017e7c:	d8ef      	bhi.n	8017e5e <strncpy+0x32>
 8017e7e:	e7dd      	b.n	8017e3c <strncpy+0x10>
 8017e80:	2c00      	cmp	r4, #0
 8017e82:	d0e9      	beq.n	8017e58 <strncpy+0x2c>
 8017e84:	4462      	add	r2, ip
 8017e86:	f803 1b01 	strb.w	r1, [r3], #1
 8017e8a:	4293      	cmp	r3, r2
 8017e8c:	d1fb      	bne.n	8017e86 <strncpy+0x5a>
 8017e8e:	bd30      	pop	{r4, r5, pc}

08017e90 <__swbuf_r>:
 8017e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017e92:	460d      	mov	r5, r1
 8017e94:	4606      	mov	r6, r0
 8017e96:	4614      	mov	r4, r2
 8017e98:	b110      	cbz	r0, 8017ea0 <__swbuf_r+0x10>
 8017e9a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8017e9c:	2b00      	cmp	r3, #0
 8017e9e:	d043      	beq.n	8017f28 <__swbuf_r+0x98>
 8017ea0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8017ea4:	69a3      	ldr	r3, [r4, #24]
 8017ea6:	0717      	lsls	r7, r2, #28
 8017ea8:	b290      	uxth	r0, r2
 8017eaa:	60a3      	str	r3, [r4, #8]
 8017eac:	d51b      	bpl.n	8017ee6 <__swbuf_r+0x56>
 8017eae:	6923      	ldr	r3, [r4, #16]
 8017eb0:	b1cb      	cbz	r3, 8017ee6 <__swbuf_r+0x56>
 8017eb2:	b2ed      	uxtb	r5, r5
 8017eb4:	0481      	lsls	r1, r0, #18
 8017eb6:	462f      	mov	r7, r5
 8017eb8:	d522      	bpl.n	8017f00 <__swbuf_r+0x70>
 8017eba:	6822      	ldr	r2, [r4, #0]
 8017ebc:	6961      	ldr	r1, [r4, #20]
 8017ebe:	1ad3      	subs	r3, r2, r3
 8017ec0:	4299      	cmp	r1, r3
 8017ec2:	dd29      	ble.n	8017f18 <__swbuf_r+0x88>
 8017ec4:	3301      	adds	r3, #1
 8017ec6:	68a1      	ldr	r1, [r4, #8]
 8017ec8:	3901      	subs	r1, #1
 8017eca:	60a1      	str	r1, [r4, #8]
 8017ecc:	1c51      	adds	r1, r2, #1
 8017ece:	6021      	str	r1, [r4, #0]
 8017ed0:	7015      	strb	r5, [r2, #0]
 8017ed2:	6962      	ldr	r2, [r4, #20]
 8017ed4:	429a      	cmp	r2, r3
 8017ed6:	d02a      	beq.n	8017f2e <__swbuf_r+0x9e>
 8017ed8:	2d0a      	cmp	r5, #10
 8017eda:	d102      	bne.n	8017ee2 <__swbuf_r+0x52>
 8017edc:	89a3      	ldrh	r3, [r4, #12]
 8017ede:	07db      	lsls	r3, r3, #31
 8017ee0:	d425      	bmi.n	8017f2e <__swbuf_r+0x9e>
 8017ee2:	4638      	mov	r0, r7
 8017ee4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017ee6:	4621      	mov	r1, r4
 8017ee8:	4630      	mov	r0, r6
 8017eea:	f7fd fa99 	bl	8015420 <__swsetup_r>
 8017eee:	bb20      	cbnz	r0, 8017f3a <__swbuf_r+0xaa>
 8017ef0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8017ef4:	b2ed      	uxtb	r5, r5
 8017ef6:	6923      	ldr	r3, [r4, #16]
 8017ef8:	b290      	uxth	r0, r2
 8017efa:	462f      	mov	r7, r5
 8017efc:	0481      	lsls	r1, r0, #18
 8017efe:	d4dc      	bmi.n	8017eba <__swbuf_r+0x2a>
 8017f00:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8017f04:	6961      	ldr	r1, [r4, #20]
 8017f06:	81a2      	strh	r2, [r4, #12]
 8017f08:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8017f0a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8017f0e:	6662      	str	r2, [r4, #100]	; 0x64
 8017f10:	6822      	ldr	r2, [r4, #0]
 8017f12:	1ad3      	subs	r3, r2, r3
 8017f14:	4299      	cmp	r1, r3
 8017f16:	dcd5      	bgt.n	8017ec4 <__swbuf_r+0x34>
 8017f18:	4621      	mov	r1, r4
 8017f1a:	4630      	mov	r0, r6
 8017f1c:	f7fe fbea 	bl	80166f4 <_fflush_r>
 8017f20:	b958      	cbnz	r0, 8017f3a <__swbuf_r+0xaa>
 8017f22:	6822      	ldr	r2, [r4, #0]
 8017f24:	2301      	movs	r3, #1
 8017f26:	e7ce      	b.n	8017ec6 <__swbuf_r+0x36>
 8017f28:	f7fe fc18 	bl	801675c <__sinit>
 8017f2c:	e7b8      	b.n	8017ea0 <__swbuf_r+0x10>
 8017f2e:	4621      	mov	r1, r4
 8017f30:	4630      	mov	r0, r6
 8017f32:	f7fe fbdf 	bl	80166f4 <_fflush_r>
 8017f36:	2800      	cmp	r0, #0
 8017f38:	d0d3      	beq.n	8017ee2 <__swbuf_r+0x52>
 8017f3a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8017f3e:	e7d0      	b.n	8017ee2 <__swbuf_r+0x52>

08017f40 <_wcrtomb_r>:
 8017f40:	b570      	push	{r4, r5, r6, lr}
 8017f42:	4605      	mov	r5, r0
 8017f44:	b084      	sub	sp, #16
 8017f46:	461c      	mov	r4, r3
 8017f48:	b139      	cbz	r1, 8017f5a <_wcrtomb_r+0x1a>
 8017f4a:	4e0b      	ldr	r6, [pc, #44]	; (8017f78 <_wcrtomb_r+0x38>)
 8017f4c:	f8d6 60e0 	ldr.w	r6, [r6, #224]	; 0xe0
 8017f50:	47b0      	blx	r6
 8017f52:	1c43      	adds	r3, r0, #1
 8017f54:	d009      	beq.n	8017f6a <_wcrtomb_r+0x2a>
 8017f56:	b004      	add	sp, #16
 8017f58:	bd70      	pop	{r4, r5, r6, pc}
 8017f5a:	460a      	mov	r2, r1
 8017f5c:	4906      	ldr	r1, [pc, #24]	; (8017f78 <_wcrtomb_r+0x38>)
 8017f5e:	f8d1 60e0 	ldr.w	r6, [r1, #224]	; 0xe0
 8017f62:	a901      	add	r1, sp, #4
 8017f64:	47b0      	blx	r6
 8017f66:	1c43      	adds	r3, r0, #1
 8017f68:	d1f5      	bne.n	8017f56 <_wcrtomb_r+0x16>
 8017f6a:	2200      	movs	r2, #0
 8017f6c:	238a      	movs	r3, #138	; 0x8a
 8017f6e:	6022      	str	r2, [r4, #0]
 8017f70:	602b      	str	r3, [r5, #0]
 8017f72:	b004      	add	sp, #16
 8017f74:	bd70      	pop	{r4, r5, r6, pc}
 8017f76:	bf00      	nop
 8017f78:	20000aa4 	.word	0x20000aa4

08017f7c <__ascii_wctomb>:
 8017f7c:	4603      	mov	r3, r0
 8017f7e:	b149      	cbz	r1, 8017f94 <__ascii_wctomb+0x18>
 8017f80:	2aff      	cmp	r2, #255	; 0xff
 8017f82:	d802      	bhi.n	8017f8a <__ascii_wctomb+0xe>
 8017f84:	2001      	movs	r0, #1
 8017f86:	700a      	strb	r2, [r1, #0]
 8017f88:	4770      	bx	lr
 8017f8a:	228a      	movs	r2, #138	; 0x8a
 8017f8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017f90:	601a      	str	r2, [r3, #0]
 8017f92:	4770      	bx	lr
 8017f94:	4608      	mov	r0, r1
 8017f96:	4770      	bx	lr

08017f98 <_write_r>:
 8017f98:	b538      	push	{r3, r4, r5, lr}
 8017f9a:	460c      	mov	r4, r1
 8017f9c:	4684      	mov	ip, r0
 8017f9e:	4611      	mov	r1, r2
 8017fa0:	4d07      	ldr	r5, [pc, #28]	; (8017fc0 <_write_r+0x28>)
 8017fa2:	461a      	mov	r2, r3
 8017fa4:	2300      	movs	r3, #0
 8017fa6:	4620      	mov	r0, r4
 8017fa8:	4664      	mov	r4, ip
 8017faa:	602b      	str	r3, [r5, #0]
 8017fac:	f000 f9a2 	bl	80182f4 <_write>
 8017fb0:	1c43      	adds	r3, r0, #1
 8017fb2:	d000      	beq.n	8017fb6 <_write_r+0x1e>
 8017fb4:	bd38      	pop	{r3, r4, r5, pc}
 8017fb6:	682b      	ldr	r3, [r5, #0]
 8017fb8:	2b00      	cmp	r3, #0
 8017fba:	d0fb      	beq.n	8017fb4 <_write_r+0x1c>
 8017fbc:	6023      	str	r3, [r4, #0]
 8017fbe:	bd38      	pop	{r3, r4, r5, pc}
 8017fc0:	200056c8 	.word	0x200056c8

08017fc4 <__register_exitproc>:
 8017fc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017fc8:	f8df a084 	ldr.w	sl, [pc, #132]	; 8018050 <__register_exitproc+0x8c>
 8017fcc:	4606      	mov	r6, r0
 8017fce:	4698      	mov	r8, r3
 8017fd0:	460f      	mov	r7, r1
 8017fd2:	f8da 0000 	ldr.w	r0, [sl]
 8017fd6:	4691      	mov	r9, r2
 8017fd8:	f7fe ffee 	bl	8016fb8 <__retarget_lock_acquire_recursive>
 8017fdc:	4b1b      	ldr	r3, [pc, #108]	; (801804c <__register_exitproc+0x88>)
 8017fde:	681b      	ldr	r3, [r3, #0]
 8017fe0:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 8017fe4:	b334      	cbz	r4, 8018034 <__register_exitproc+0x70>
 8017fe6:	6865      	ldr	r5, [r4, #4]
 8017fe8:	2d1f      	cmp	r5, #31
 8017fea:	dc28      	bgt.n	801803e <__register_exitproc+0x7a>
 8017fec:	b95e      	cbnz	r6, 8018006 <__register_exitproc+0x42>
 8017fee:	1c6b      	adds	r3, r5, #1
 8017ff0:	3502      	adds	r5, #2
 8017ff2:	f8da 0000 	ldr.w	r0, [sl]
 8017ff6:	6063      	str	r3, [r4, #4]
 8017ff8:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 8017ffc:	f7fe ffde 	bl	8016fbc <__retarget_lock_release_recursive>
 8018000:	2000      	movs	r0, #0
 8018002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018006:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 801800a:	2301      	movs	r3, #1
 801800c:	2e02      	cmp	r6, #2
 801800e:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 8018012:	fa03 f305 	lsl.w	r3, r3, r5
 8018016:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
 801801a:	ea42 0203 	orr.w	r2, r2, r3
 801801e:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
 8018022:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 8018026:	d1e2      	bne.n	8017fee <__register_exitproc+0x2a>
 8018028:	f8d4 218c 	ldr.w	r2, [r4, #396]	; 0x18c
 801802c:	4313      	orrs	r3, r2
 801802e:	f8c4 318c 	str.w	r3, [r4, #396]	; 0x18c
 8018032:	e7dc      	b.n	8017fee <__register_exitproc+0x2a>
 8018034:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 8018038:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 801803c:	e7d3      	b.n	8017fe6 <__register_exitproc+0x22>
 801803e:	f8da 0000 	ldr.w	r0, [sl]
 8018042:	f7fe ffbb 	bl	8016fbc <__retarget_lock_release_recursive>
 8018046:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801804a:	e7da      	b.n	8018002 <__register_exitproc+0x3e>
 801804c:	08018dcc 	.word	0x08018dcc
 8018050:	20000aa0 	.word	0x20000aa0

08018054 <_calloc_r>:
 8018054:	b538      	push	{r3, r4, r5, lr}
 8018056:	fba1 1402 	umull	r1, r4, r1, r2
 801805a:	bb5c      	cbnz	r4, 80180b4 <_calloc_r+0x60>
 801805c:	f7f9 fe42 	bl	8011ce4 <_malloc_r>
 8018060:	4605      	mov	r5, r0
 8018062:	b1c0      	cbz	r0, 8018096 <_calloc_r+0x42>
 8018064:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8018068:	f022 0203 	bic.w	r2, r2, #3
 801806c:	3a04      	subs	r2, #4
 801806e:	2a24      	cmp	r2, #36	; 0x24
 8018070:	d813      	bhi.n	801809a <_calloc_r+0x46>
 8018072:	2a13      	cmp	r2, #19
 8018074:	d90a      	bls.n	801808c <_calloc_r+0x38>
 8018076:	2a1b      	cmp	r2, #27
 8018078:	e9c0 4400 	strd	r4, r4, [r0]
 801807c:	d912      	bls.n	80180a4 <_calloc_r+0x50>
 801807e:	2a24      	cmp	r2, #36	; 0x24
 8018080:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8018084:	d011      	beq.n	80180aa <_calloc_r+0x56>
 8018086:	f100 0210 	add.w	r2, r0, #16
 801808a:	e000      	b.n	801808e <_calloc_r+0x3a>
 801808c:	4602      	mov	r2, r0
 801808e:	2300      	movs	r3, #0
 8018090:	e9c2 3300 	strd	r3, r3, [r2]
 8018094:	6093      	str	r3, [r2, #8]
 8018096:	4628      	mov	r0, r5
 8018098:	bd38      	pop	{r3, r4, r5, pc}
 801809a:	4621      	mov	r1, r4
 801809c:	f7fa f958 	bl	8012350 <memset>
 80180a0:	4628      	mov	r0, r5
 80180a2:	bd38      	pop	{r3, r4, r5, pc}
 80180a4:	f100 0208 	add.w	r2, r0, #8
 80180a8:	e7f1      	b.n	801808e <_calloc_r+0x3a>
 80180aa:	f100 0218 	add.w	r2, r0, #24
 80180ae:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80180b2:	e7ec      	b.n	801808e <_calloc_r+0x3a>
 80180b4:	f000 f816 	bl	80180e4 <__errno>
 80180b8:	230c      	movs	r3, #12
 80180ba:	2500      	movs	r5, #0
 80180bc:	6003      	str	r3, [r0, #0]
 80180be:	e7ea      	b.n	8018096 <_calloc_r+0x42>

080180c0 <_close_r>:
 80180c0:	b538      	push	{r3, r4, r5, lr}
 80180c2:	2200      	movs	r2, #0
 80180c4:	4d06      	ldr	r5, [pc, #24]	; (80180e0 <_close_r+0x20>)
 80180c6:	4604      	mov	r4, r0
 80180c8:	4608      	mov	r0, r1
 80180ca:	602a      	str	r2, [r5, #0]
 80180cc:	f000 f8ca 	bl	8018264 <_close>
 80180d0:	1c43      	adds	r3, r0, #1
 80180d2:	d000      	beq.n	80180d6 <_close_r+0x16>
 80180d4:	bd38      	pop	{r3, r4, r5, pc}
 80180d6:	682b      	ldr	r3, [r5, #0]
 80180d8:	2b00      	cmp	r3, #0
 80180da:	d0fb      	beq.n	80180d4 <_close_r+0x14>
 80180dc:	6023      	str	r3, [r4, #0]
 80180de:	bd38      	pop	{r3, r4, r5, pc}
 80180e0:	200056c8 	.word	0x200056c8

080180e4 <__errno>:
 80180e4:	4b01      	ldr	r3, [pc, #4]	; (80180ec <__errno+0x8>)
 80180e6:	6818      	ldr	r0, [r3, #0]
 80180e8:	4770      	bx	lr
 80180ea:	bf00      	nop
 80180ec:	20000260 	.word	0x20000260

080180f0 <_fclose_r>:
 80180f0:	b570      	push	{r4, r5, r6, lr}
 80180f2:	2900      	cmp	r1, #0
 80180f4:	d04b      	beq.n	801818e <_fclose_r+0x9e>
 80180f6:	4606      	mov	r6, r0
 80180f8:	460c      	mov	r4, r1
 80180fa:	b110      	cbz	r0, 8018102 <_fclose_r+0x12>
 80180fc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80180fe:	2b00      	cmp	r3, #0
 8018100:	d048      	beq.n	8018194 <_fclose_r+0xa4>
 8018102:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018104:	07d8      	lsls	r0, r3, #31
 8018106:	d534      	bpl.n	8018172 <_fclose_r+0x82>
 8018108:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801810c:	2b00      	cmp	r3, #0
 801810e:	d03e      	beq.n	801818e <_fclose_r+0x9e>
 8018110:	4621      	mov	r1, r4
 8018112:	4630      	mov	r0, r6
 8018114:	f7fe fa4a 	bl	80165ac <__sflush_r>
 8018118:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 801811a:	4605      	mov	r5, r0
 801811c:	b133      	cbz	r3, 801812c <_fclose_r+0x3c>
 801811e:	69e1      	ldr	r1, [r4, #28]
 8018120:	4630      	mov	r0, r6
 8018122:	4798      	blx	r3
 8018124:	2800      	cmp	r0, #0
 8018126:	bfb8      	it	lt
 8018128:	f04f 35ff 	movlt.w	r5, #4294967295	; 0xffffffff
 801812c:	89a3      	ldrh	r3, [r4, #12]
 801812e:	061a      	lsls	r2, r3, #24
 8018130:	d43b      	bmi.n	80181aa <_fclose_r+0xba>
 8018132:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8018134:	b141      	cbz	r1, 8018148 <_fclose_r+0x58>
 8018136:	f104 0340 	add.w	r3, r4, #64	; 0x40
 801813a:	4299      	cmp	r1, r3
 801813c:	d002      	beq.n	8018144 <_fclose_r+0x54>
 801813e:	4630      	mov	r0, r6
 8018140:	f7fe fc8a 	bl	8016a58 <_free_r>
 8018144:	2300      	movs	r3, #0
 8018146:	6323      	str	r3, [r4, #48]	; 0x30
 8018148:	6c61      	ldr	r1, [r4, #68]	; 0x44
 801814a:	b121      	cbz	r1, 8018156 <_fclose_r+0x66>
 801814c:	4630      	mov	r0, r6
 801814e:	f7fe fc83 	bl	8016a58 <_free_r>
 8018152:	2300      	movs	r3, #0
 8018154:	6463      	str	r3, [r4, #68]	; 0x44
 8018156:	f7fe fb89 	bl	801686c <__sfp_lock_acquire>
 801815a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801815c:	2200      	movs	r2, #0
 801815e:	07db      	lsls	r3, r3, #31
 8018160:	81a2      	strh	r2, [r4, #12]
 8018162:	d527      	bpl.n	80181b4 <_fclose_r+0xc4>
 8018164:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018166:	f7fe ff25 	bl	8016fb4 <__retarget_lock_close_recursive>
 801816a:	f7fe fb85 	bl	8016878 <__sfp_lock_release>
 801816e:	4628      	mov	r0, r5
 8018170:	bd70      	pop	{r4, r5, r6, pc}
 8018172:	89a3      	ldrh	r3, [r4, #12]
 8018174:	0599      	lsls	r1, r3, #22
 8018176:	d4cb      	bmi.n	8018110 <_fclose_r+0x20>
 8018178:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801817a:	f7fe ff1d 	bl	8016fb8 <__retarget_lock_acquire_recursive>
 801817e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018182:	2b00      	cmp	r3, #0
 8018184:	d1c4      	bne.n	8018110 <_fclose_r+0x20>
 8018186:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8018188:	f015 0501 	ands.w	r5, r5, #1
 801818c:	d008      	beq.n	80181a0 <_fclose_r+0xb0>
 801818e:	2500      	movs	r5, #0
 8018190:	4628      	mov	r0, r5
 8018192:	bd70      	pop	{r4, r5, r6, pc}
 8018194:	f7fe fae2 	bl	801675c <__sinit>
 8018198:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801819a:	07d8      	lsls	r0, r3, #31
 801819c:	d4b4      	bmi.n	8018108 <_fclose_r+0x18>
 801819e:	e7e8      	b.n	8018172 <_fclose_r+0x82>
 80181a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80181a2:	f7fe ff0b 	bl	8016fbc <__retarget_lock_release_recursive>
 80181a6:	4628      	mov	r0, r5
 80181a8:	bd70      	pop	{r4, r5, r6, pc}
 80181aa:	6921      	ldr	r1, [r4, #16]
 80181ac:	4630      	mov	r0, r6
 80181ae:	f7fe fc53 	bl	8016a58 <_free_r>
 80181b2:	e7be      	b.n	8018132 <_fclose_r+0x42>
 80181b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80181b6:	f7fe ff01 	bl	8016fbc <__retarget_lock_release_recursive>
 80181ba:	e7d3      	b.n	8018164 <_fclose_r+0x74>

080181bc <_fstat_r>:
 80181bc:	b570      	push	{r4, r5, r6, lr}
 80181be:	460c      	mov	r4, r1
 80181c0:	4603      	mov	r3, r0
 80181c2:	4d08      	ldr	r5, [pc, #32]	; (80181e4 <_fstat_r+0x28>)
 80181c4:	2600      	movs	r6, #0
 80181c6:	4620      	mov	r0, r4
 80181c8:	4611      	mov	r1, r2
 80181ca:	461c      	mov	r4, r3
 80181cc:	602e      	str	r6, [r5, #0]
 80181ce:	f000 f851 	bl	8018274 <_fstat>
 80181d2:	1c43      	adds	r3, r0, #1
 80181d4:	d000      	beq.n	80181d8 <_fstat_r+0x1c>
 80181d6:	bd70      	pop	{r4, r5, r6, pc}
 80181d8:	682b      	ldr	r3, [r5, #0]
 80181da:	2b00      	cmp	r3, #0
 80181dc:	d0fb      	beq.n	80181d6 <_fstat_r+0x1a>
 80181de:	6023      	str	r3, [r4, #0]
 80181e0:	bd70      	pop	{r4, r5, r6, pc}
 80181e2:	bf00      	nop
 80181e4:	200056c8 	.word	0x200056c8

080181e8 <_isatty_r>:
 80181e8:	b538      	push	{r3, r4, r5, lr}
 80181ea:	2200      	movs	r2, #0
 80181ec:	4d06      	ldr	r5, [pc, #24]	; (8018208 <_isatty_r+0x20>)
 80181ee:	4604      	mov	r4, r0
 80181f0:	4608      	mov	r0, r1
 80181f2:	602a      	str	r2, [r5, #0]
 80181f4:	f000 f84e 	bl	8018294 <_isatty>
 80181f8:	1c43      	adds	r3, r0, #1
 80181fa:	d000      	beq.n	80181fe <_isatty_r+0x16>
 80181fc:	bd38      	pop	{r3, r4, r5, pc}
 80181fe:	682b      	ldr	r3, [r5, #0]
 8018200:	2b00      	cmp	r3, #0
 8018202:	d0fb      	beq.n	80181fc <_isatty_r+0x14>
 8018204:	6023      	str	r3, [r4, #0]
 8018206:	bd38      	pop	{r3, r4, r5, pc}
 8018208:	200056c8 	.word	0x200056c8

0801820c <_lseek_r>:
 801820c:	b538      	push	{r3, r4, r5, lr}
 801820e:	460c      	mov	r4, r1
 8018210:	4684      	mov	ip, r0
 8018212:	4611      	mov	r1, r2
 8018214:	4d07      	ldr	r5, [pc, #28]	; (8018234 <_lseek_r+0x28>)
 8018216:	461a      	mov	r2, r3
 8018218:	2300      	movs	r3, #0
 801821a:	4620      	mov	r0, r4
 801821c:	4664      	mov	r4, ip
 801821e:	602b      	str	r3, [r5, #0]
 8018220:	f000 f848 	bl	80182b4 <_lseek>
 8018224:	1c43      	adds	r3, r0, #1
 8018226:	d000      	beq.n	801822a <_lseek_r+0x1e>
 8018228:	bd38      	pop	{r3, r4, r5, pc}
 801822a:	682b      	ldr	r3, [r5, #0]
 801822c:	2b00      	cmp	r3, #0
 801822e:	d0fb      	beq.n	8018228 <_lseek_r+0x1c>
 8018230:	6023      	str	r3, [r4, #0]
 8018232:	bd38      	pop	{r3, r4, r5, pc}
 8018234:	200056c8 	.word	0x200056c8

08018238 <_read_r>:
 8018238:	b538      	push	{r3, r4, r5, lr}
 801823a:	460c      	mov	r4, r1
 801823c:	4684      	mov	ip, r0
 801823e:	4611      	mov	r1, r2
 8018240:	4d07      	ldr	r5, [pc, #28]	; (8018260 <_read_r+0x28>)
 8018242:	461a      	mov	r2, r3
 8018244:	2300      	movs	r3, #0
 8018246:	4620      	mov	r0, r4
 8018248:	4664      	mov	r4, ip
 801824a:	602b      	str	r3, [r5, #0]
 801824c:	f000 f83a 	bl	80182c4 <_read>
 8018250:	1c43      	adds	r3, r0, #1
 8018252:	d000      	beq.n	8018256 <_read_r+0x1e>
 8018254:	bd38      	pop	{r3, r4, r5, pc}
 8018256:	682b      	ldr	r3, [r5, #0]
 8018258:	2b00      	cmp	r3, #0
 801825a:	d0fb      	beq.n	8018254 <_read_r+0x1c>
 801825c:	6023      	str	r3, [r4, #0]
 801825e:	bd38      	pop	{r3, r4, r5, pc}
 8018260:	200056c8 	.word	0x200056c8

08018264 <_close>:
 8018264:	4b02      	ldr	r3, [pc, #8]	; (8018270 <_close+0xc>)
 8018266:	2258      	movs	r2, #88	; 0x58
 8018268:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801826c:	601a      	str	r2, [r3, #0]
 801826e:	4770      	bx	lr
 8018270:	200056c8 	.word	0x200056c8

08018274 <_fstat>:
 8018274:	4b02      	ldr	r3, [pc, #8]	; (8018280 <_fstat+0xc>)
 8018276:	2258      	movs	r2, #88	; 0x58
 8018278:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801827c:	601a      	str	r2, [r3, #0]
 801827e:	4770      	bx	lr
 8018280:	200056c8 	.word	0x200056c8

08018284 <_getpid>:
 8018284:	4b02      	ldr	r3, [pc, #8]	; (8018290 <_getpid+0xc>)
 8018286:	2258      	movs	r2, #88	; 0x58
 8018288:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801828c:	601a      	str	r2, [r3, #0]
 801828e:	4770      	bx	lr
 8018290:	200056c8 	.word	0x200056c8

08018294 <_isatty>:
 8018294:	4b02      	ldr	r3, [pc, #8]	; (80182a0 <_isatty+0xc>)
 8018296:	2258      	movs	r2, #88	; 0x58
 8018298:	2000      	movs	r0, #0
 801829a:	601a      	str	r2, [r3, #0]
 801829c:	4770      	bx	lr
 801829e:	bf00      	nop
 80182a0:	200056c8 	.word	0x200056c8

080182a4 <_kill>:
 80182a4:	4b02      	ldr	r3, [pc, #8]	; (80182b0 <_kill+0xc>)
 80182a6:	2258      	movs	r2, #88	; 0x58
 80182a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80182ac:	601a      	str	r2, [r3, #0]
 80182ae:	4770      	bx	lr
 80182b0:	200056c8 	.word	0x200056c8

080182b4 <_lseek>:
 80182b4:	4b02      	ldr	r3, [pc, #8]	; (80182c0 <_lseek+0xc>)
 80182b6:	2258      	movs	r2, #88	; 0x58
 80182b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80182bc:	601a      	str	r2, [r3, #0]
 80182be:	4770      	bx	lr
 80182c0:	200056c8 	.word	0x200056c8

080182c4 <_read>:
 80182c4:	4b02      	ldr	r3, [pc, #8]	; (80182d0 <_read+0xc>)
 80182c6:	2258      	movs	r2, #88	; 0x58
 80182c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80182cc:	601a      	str	r2, [r3, #0]
 80182ce:	4770      	bx	lr
 80182d0:	200056c8 	.word	0x200056c8

080182d4 <_sbrk>:
 80182d4:	4a05      	ldr	r2, [pc, #20]	; (80182ec <_sbrk+0x18>)
 80182d6:	4603      	mov	r3, r0
 80182d8:	6810      	ldr	r0, [r2, #0]
 80182da:	b110      	cbz	r0, 80182e2 <_sbrk+0xe>
 80182dc:	4403      	add	r3, r0
 80182de:	6013      	str	r3, [r2, #0]
 80182e0:	4770      	bx	lr
 80182e2:	4803      	ldr	r0, [pc, #12]	; (80182f0 <_sbrk+0x1c>)
 80182e4:	4403      	add	r3, r0
 80182e6:	6013      	str	r3, [r2, #0]
 80182e8:	4770      	bx	lr
 80182ea:	bf00      	nop
 80182ec:	2000b454 	.word	0x2000b454
 80182f0:	2000b458 	.word	0x2000b458

080182f4 <_write>:
 80182f4:	4b02      	ldr	r3, [pc, #8]	; (8018300 <_write+0xc>)
 80182f6:	2258      	movs	r2, #88	; 0x58
 80182f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80182fc:	601a      	str	r2, [r3, #0]
 80182fe:	4770      	bx	lr
 8018300:	200056c8 	.word	0x200056c8

08018304 <_exit>:
 8018304:	e7fe      	b.n	8018304 <_exit>
 8018306:	bf00      	nop

08018308 <_init>:
 8018308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801830a:	bf00      	nop
 801830c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801830e:	bc08      	pop	{r3}
 8018310:	469e      	mov	lr, r3
 8018312:	4770      	bx	lr

08018314 <_fini>:
 8018314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018316:	bf00      	nop
 8018318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801831a:	bc08      	pop	{r3}
 801831c:	469e      	mov	lr, r3
 801831e:	4770      	bx	lr
