;redcode
;assert 1
	SPL 0, <-54
	SUB #10, <462
	SLT @127, -109
	SLT @127, -109
	MOV -17, <-20
	SLT @127, -109
	MOV -17, <-20
	DJN -1, @-20
	SPL -107, @-21
	SLT 300, 90
	SPL -107, @-21
	SUB @121, 103
	SUB @121, 103
	SPL -107, @-21
	SUB @121, 103
	SUB @121, 103
	MOV -107, <-21
	MOV -107, <-21
	SUB @127, 106
	SUB @127, @300
	SLT @127, -109
	ADD 210, 30
	CMP @127, -109
	SLT @127, -109
	SLT @127, -109
	SLT @127, -109
	SLT @127, -109
	JMP @672, #200
	JMP @672, #200
	JMP @672, #200
	SUB @20, @10
	SPL <127, #106
	SUB @127, @106
	CMP @127, -109
	CMP @127, -109
	SPL -107, @-21
	CMP @127, -109
	MOV -107, <-21
	SUB @127, 106
	MOV -107, <-21
	MOV -17, <-20
	SUB #0, -5
	SPL -107, @-21
	SLT @127, -109
	MOV -107, <-21
	SUB #0, -5
	ADD 12, @-10
	SLT @127, -109
	CMP @127, -109
	SLT @127, -109
	ADD 12, @-10
	SLT @127, -109
	MOV -17, <-20
	MOV -17, <-20
