// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module apply_3_3_s (
        ap_clk,
        ap_rst,
        p_src_val_0_read,
        p_src_val_1_read,
        p_src_val_2_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [7:0] p_src_val_0_read;
input  [7:0] p_src_val_1_read;
input  [7:0] p_src_val_2_read;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;
input   ap_ce;

reg[7:0] ap_return_0;
reg[7:0] ap_return_1;
reg[7:0] ap_return_2;

reg   [7:0] p_src_val_2_read_1_reg_806;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_pp0_stage0_11001;
reg   [7:0] p_src_val_2_read_1_reg_806_pp0_iter1_reg;
reg   [7:0] p_src_val_1_read_1_reg_812;
reg   [7:0] p_src_val_1_read_1_reg_812_pp0_iter1_reg;
reg   [7:0] p_src_val_0_read_1_reg_822;
reg   [7:0] p_src_val_0_read_1_reg_822_pp0_iter1_reg;
wire   [7:0] R_B_fu_124_p3;
reg   [7:0] R_B_reg_831;
wire   [7:0] R_fu_138_p3;
reg   [7:0] R_reg_837;
wire   [7:0] G_fu_150_p3;
reg   [7:0] G_reg_843;
wire   [0:0] tmp_2_fu_156_p2;
reg   [0:0] tmp_2_reg_848;
wire   [7:0] G_min_1_fu_165_p3;
reg   [7:0] G_min_1_reg_853;
wire   [0:0] tmp_227_2_fu_171_p2;
reg   [0:0] tmp_227_2_reg_858;
wire   [7:0] p_dst_val_2_write_as_fu_176_p3;
reg   [7:0] p_dst_val_2_write_as_reg_863;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter3_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter4_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter5_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter6_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter7_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter8_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter9_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter10_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter11_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter12_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter13_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter14_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter15_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter16_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter17_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter18_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter19_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter20_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter21_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter22_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter23_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter24_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter25_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter26_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter27_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter28_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter29_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter30_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter31_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter32_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter33_reg;
reg   [7:0] p_dst_val_2_write_as_reg_863_pp0_iter34_reg;
wire   [7:0] diff_fu_186_p2;
reg   [7:0] diff_reg_870;
reg   [7:0] diff_reg_870_pp0_iter3_reg;
reg   [7:0] diff_reg_870_pp0_iter4_reg;
reg   [7:0] diff_reg_870_pp0_iter5_reg;
reg   [7:0] diff_reg_870_pp0_iter6_reg;
reg   [7:0] diff_reg_870_pp0_iter7_reg;
reg   [7:0] diff_reg_870_pp0_iter8_reg;
reg   [7:0] diff_reg_870_pp0_iter9_reg;
reg   [7:0] diff_reg_870_pp0_iter10_reg;
reg   [7:0] diff_reg_870_pp0_iter11_reg;
reg   [7:0] diff_reg_870_pp0_iter12_reg;
reg   [7:0] diff_reg_870_pp0_iter13_reg;
reg   [7:0] diff_reg_870_pp0_iter14_reg;
reg   [7:0] diff_reg_870_pp0_iter15_reg;
reg   [7:0] diff_reg_870_pp0_iter16_reg;
reg   [7:0] diff_reg_870_pp0_iter17_reg;
reg   [7:0] diff_reg_870_pp0_iter18_reg;
reg   [7:0] diff_reg_870_pp0_iter19_reg;
reg   [7:0] diff_reg_870_pp0_iter20_reg;
reg   [7:0] diff_reg_870_pp0_iter21_reg;
reg   [7:0] diff_reg_870_pp0_iter22_reg;
reg   [7:0] diff_reg_870_pp0_iter23_reg;
reg   [7:0] diff_reg_870_pp0_iter24_reg;
reg   [7:0] diff_reg_870_pp0_iter25_reg;
reg   [7:0] diff_reg_870_pp0_iter26_reg;
reg   [7:0] diff_reg_870_pp0_iter27_reg;
reg   [7:0] diff_reg_870_pp0_iter28_reg;
reg   [7:0] diff_reg_870_pp0_iter29_reg;
wire   [0:0] tmp_4_fu_192_p2;
reg   [0:0] tmp_4_reg_876;
reg   [0:0] tmp_4_reg_876_pp0_iter3_reg;
reg   [0:0] tmp_4_reg_876_pp0_iter4_reg;
reg   [0:0] tmp_4_reg_876_pp0_iter5_reg;
reg   [0:0] tmp_4_reg_876_pp0_iter6_reg;
reg   [0:0] tmp_4_reg_876_pp0_iter7_reg;
reg   [0:0] tmp_4_reg_876_pp0_iter8_reg;
reg   [0:0] tmp_4_reg_876_pp0_iter9_reg;
reg   [0:0] tmp_4_reg_876_pp0_iter10_reg;
reg   [0:0] tmp_4_reg_876_pp0_iter11_reg;
reg   [0:0] tmp_4_reg_876_pp0_iter12_reg;
reg   [0:0] tmp_4_reg_876_pp0_iter13_reg;
reg   [0:0] tmp_4_reg_876_pp0_iter14_reg;
reg   [0:0] tmp_4_reg_876_pp0_iter15_reg;
reg   [0:0] tmp_4_reg_876_pp0_iter16_reg;
reg   [0:0] tmp_4_reg_876_pp0_iter17_reg;
reg   [0:0] tmp_4_reg_876_pp0_iter18_reg;
reg   [0:0] tmp_4_reg_876_pp0_iter19_reg;
reg   [0:0] tmp_4_reg_876_pp0_iter20_reg;
reg   [0:0] tmp_4_reg_876_pp0_iter21_reg;
reg   [0:0] tmp_4_reg_876_pp0_iter22_reg;
reg   [0:0] tmp_4_reg_876_pp0_iter23_reg;
reg   [0:0] tmp_4_reg_876_pp0_iter24_reg;
reg   [0:0] tmp_4_reg_876_pp0_iter25_reg;
reg   [0:0] tmp_4_reg_876_pp0_iter26_reg;
wire   [0:0] tmp_6_fu_198_p2;
reg   [0:0] tmp_6_reg_880;
reg   [0:0] tmp_6_reg_880_pp0_iter3_reg;
reg   [0:0] tmp_6_reg_880_pp0_iter4_reg;
reg   [0:0] tmp_6_reg_880_pp0_iter5_reg;
reg   [0:0] tmp_6_reg_880_pp0_iter6_reg;
reg   [0:0] tmp_6_reg_880_pp0_iter7_reg;
reg   [0:0] tmp_6_reg_880_pp0_iter8_reg;
reg   [0:0] tmp_6_reg_880_pp0_iter9_reg;
reg   [0:0] tmp_6_reg_880_pp0_iter10_reg;
reg   [0:0] tmp_6_reg_880_pp0_iter11_reg;
reg   [0:0] tmp_6_reg_880_pp0_iter12_reg;
reg   [0:0] tmp_6_reg_880_pp0_iter13_reg;
reg   [0:0] tmp_6_reg_880_pp0_iter14_reg;
reg   [0:0] tmp_6_reg_880_pp0_iter15_reg;
reg   [0:0] tmp_6_reg_880_pp0_iter16_reg;
reg   [0:0] tmp_6_reg_880_pp0_iter17_reg;
reg   [0:0] tmp_6_reg_880_pp0_iter18_reg;
reg   [0:0] tmp_6_reg_880_pp0_iter19_reg;
reg   [0:0] tmp_6_reg_880_pp0_iter20_reg;
reg   [0:0] tmp_6_reg_880_pp0_iter21_reg;
reg   [0:0] tmp_6_reg_880_pp0_iter22_reg;
reg   [0:0] tmp_6_reg_880_pp0_iter23_reg;
reg   [0:0] tmp_6_reg_880_pp0_iter24_reg;
reg   [0:0] tmp_6_reg_880_pp0_iter25_reg;
reg   [0:0] tmp_6_reg_880_pp0_iter26_reg;
reg   [0:0] tmp_6_reg_880_pp0_iter27_reg;
wire   [0:0] tmp_10_fu_215_p2;
reg   [0:0] tmp_10_reg_886;
reg   [0:0] tmp_10_reg_886_pp0_iter3_reg;
reg   [0:0] tmp_10_reg_886_pp0_iter4_reg;
reg   [0:0] tmp_10_reg_886_pp0_iter5_reg;
reg   [0:0] tmp_10_reg_886_pp0_iter6_reg;
reg   [0:0] tmp_10_reg_886_pp0_iter7_reg;
reg   [0:0] tmp_10_reg_886_pp0_iter8_reg;
reg   [0:0] tmp_10_reg_886_pp0_iter9_reg;
reg   [0:0] tmp_10_reg_886_pp0_iter10_reg;
reg   [0:0] tmp_10_reg_886_pp0_iter11_reg;
reg   [0:0] tmp_10_reg_886_pp0_iter12_reg;
reg   [0:0] tmp_10_reg_886_pp0_iter13_reg;
reg   [0:0] tmp_10_reg_886_pp0_iter14_reg;
reg   [0:0] tmp_10_reg_886_pp0_iter15_reg;
reg   [0:0] tmp_10_reg_886_pp0_iter16_reg;
reg   [0:0] tmp_10_reg_886_pp0_iter17_reg;
reg   [0:0] tmp_10_reg_886_pp0_iter18_reg;
reg   [0:0] tmp_10_reg_886_pp0_iter19_reg;
reg   [0:0] tmp_10_reg_886_pp0_iter20_reg;
reg   [0:0] tmp_10_reg_886_pp0_iter21_reg;
reg   [0:0] tmp_10_reg_886_pp0_iter22_reg;
reg   [0:0] tmp_10_reg_886_pp0_iter23_reg;
reg   [0:0] tmp_10_reg_886_pp0_iter24_reg;
reg   [0:0] tmp_10_reg_886_pp0_iter25_reg;
reg   [0:0] tmp_10_reg_886_pp0_iter26_reg;
reg   [0:0] tmp_10_reg_886_pp0_iter27_reg;
wire   [8:0] sub_V_fu_255_p3;
reg   [8:0] sub_V_reg_891;
reg   [8:0] sub_V_reg_891_pp0_iter3_reg;
reg   [8:0] sub_V_reg_891_pp0_iter4_reg;
reg   [8:0] sub_V_reg_891_pp0_iter5_reg;
reg   [8:0] sub_V_reg_891_pp0_iter6_reg;
reg   [8:0] sub_V_reg_891_pp0_iter7_reg;
reg   [8:0] sub_V_reg_891_pp0_iter8_reg;
reg   [8:0] sub_V_reg_891_pp0_iter9_reg;
reg   [8:0] sub_V_reg_891_pp0_iter10_reg;
reg   [8:0] sub_V_reg_891_pp0_iter11_reg;
reg   [8:0] sub_V_reg_891_pp0_iter12_reg;
reg   [8:0] sub_V_reg_891_pp0_iter13_reg;
reg   [8:0] sub_V_reg_891_pp0_iter14_reg;
reg   [8:0] sub_V_reg_891_pp0_iter15_reg;
reg   [8:0] sub_V_reg_891_pp0_iter16_reg;
reg   [8:0] sub_V_reg_891_pp0_iter17_reg;
reg   [8:0] sub_V_reg_891_pp0_iter18_reg;
reg   [8:0] sub_V_reg_891_pp0_iter19_reg;
reg   [8:0] sub_V_reg_891_pp0_iter20_reg;
reg   [8:0] sub_V_reg_891_pp0_iter21_reg;
reg   [8:0] sub_V_reg_891_pp0_iter22_reg;
reg   [8:0] sub_V_reg_891_pp0_iter23_reg;
reg   [8:0] sub_V_reg_891_pp0_iter24_reg;
reg   [8:0] sub_V_reg_891_pp0_iter25_reg;
reg   [8:0] sub_V_reg_891_pp0_iter26_reg;
wire   [0:0] tmp_2_71_fu_272_p2;
reg   [0:0] tmp_2_71_reg_902;
reg   [0:0] tmp_2_71_reg_902_pp0_iter6_reg;
reg   [0:0] tmp_2_71_reg_902_pp0_iter7_reg;
reg   [0:0] tmp_2_71_reg_902_pp0_iter8_reg;
reg   [0:0] tmp_2_71_reg_902_pp0_iter9_reg;
reg   [0:0] tmp_2_71_reg_902_pp0_iter10_reg;
reg   [0:0] tmp_2_71_reg_902_pp0_iter11_reg;
reg   [0:0] tmp_2_71_reg_902_pp0_iter12_reg;
reg   [0:0] tmp_2_71_reg_902_pp0_iter13_reg;
reg   [0:0] tmp_2_71_reg_902_pp0_iter14_reg;
reg   [0:0] tmp_2_71_reg_902_pp0_iter15_reg;
reg   [0:0] tmp_2_71_reg_902_pp0_iter16_reg;
reg   [0:0] tmp_2_71_reg_902_pp0_iter17_reg;
reg   [0:0] tmp_2_71_reg_902_pp0_iter18_reg;
reg   [0:0] tmp_2_71_reg_902_pp0_iter19_reg;
reg   [0:0] tmp_2_71_reg_902_pp0_iter20_reg;
reg   [0:0] tmp_2_71_reg_902_pp0_iter21_reg;
reg   [0:0] tmp_2_71_reg_902_pp0_iter22_reg;
reg   [0:0] tmp_2_71_reg_902_pp0_iter23_reg;
reg   [0:0] tmp_2_71_reg_902_pp0_iter24_reg;
reg   [0:0] tmp_2_71_reg_902_pp0_iter25_reg;
reg   [0:0] tmp_2_71_reg_902_pp0_iter26_reg;
reg   [0:0] tmp_2_71_reg_902_pp0_iter27_reg;
reg   [0:0] tmp_2_71_reg_902_pp0_iter28_reg;
wire   [19:0] grp_fu_266_p2;
reg   [19:0] p_Val2_12_reg_911;
wire   [19:0] grp_fu_280_p2;
reg   [19:0] p_Val2_11_reg_926;
wire   [7:0] tmp_15_fu_333_p3;
reg   [7:0] tmp_15_reg_931;
wire  signed [35:0] grp_fu_791_p3;
reg  signed [35:0] t_V_reg_936;
reg   [0:0] tmp_16_reg_942;
reg   [0:0] tmp_16_reg_942_pp0_iter30_reg;
reg   [34:0] p_lshr_reg_957;
reg   [34:0] p_lshr_f_reg_962;
wire   [35:0] tmp_fu_402_p3;
reg   [35:0] tmp_reg_967;
wire   [27:0] grp_fu_800_p2;
reg   [27:0] r_V_4_reg_972;
wire  signed [36:0] p_Val2_2_fu_409_p1;
reg  signed [36:0] p_Val2_2_reg_978;
wire   [36:0] r_V_2_fu_412_p2;
reg   [36:0] r_V_2_reg_983;
wire   [36:0] p_Val2_3_fu_433_p2;
reg   [36:0] p_Val2_3_reg_988;
reg   [0:0] signbit_reg_993;
reg   [0:0] signbit_reg_993_pp0_iter34_reg;
reg   [7:0] p_Val2_4_reg_1000;
reg   [0:0] tmp_22_reg_1005;
reg   [9:0] p_Result_6_i_i_reg_1010;
wire   [36:0] r_V_5_fu_488_p2;
reg   [36:0] r_V_5_reg_1016;
reg   [0:0] signbit_1_reg_1021;
reg   [0:0] signbit_1_reg_1021_pp0_iter34_reg;
reg   [7:0] p_Val2_8_reg_1028;
reg   [0:0] tmp_26_reg_1033;
reg   [9:0] tmp_19_reg_1038;
wire   [7:0] p_Val2_5_fu_540_p2;
reg   [7:0] p_Val2_5_reg_1044;
wire   [0:0] p_38_i_i_i_fu_583_p2;
reg   [0:0] p_38_i_i_i_reg_1050;
wire   [0:0] p_39_demorgan_i_i_i_fu_589_p2;
reg   [0:0] p_39_demorgan_i_i_i_reg_1056;
wire   [7:0] p_Val2_9_fu_604_p2;
reg   [7:0] p_Val2_9_reg_1062;
wire   [0:0] p_38_i_i_i1_fu_647_p2;
reg   [0:0] p_38_i_i_i1_reg_1068;
wire   [0:0] p_39_demorgan_i_i_i1_fu_653_p2;
reg   [0:0] p_39_demorgan_i_i_i1_reg_1074;
reg   [19:0] ap_phi_mux_p_0193_0_i_phi_fu_100_p4;
reg   [19:0] ap_phi_reg_pp0_iter27_p_0193_0_i_reg_96;
wire    ap_block_pp0_stage0;
wire   [19:0] ap_phi_reg_pp0_iter0_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter1_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter2_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter3_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter4_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter5_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter6_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter7_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter8_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter9_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter10_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter11_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter12_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter13_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter14_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter15_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter16_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter17_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter18_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter19_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter20_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter21_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter22_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter23_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter24_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter25_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter26_p_0193_0_i_reg_96;
wire   [19:0] ap_phi_reg_pp0_iter0_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter1_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter2_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter3_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter4_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter5_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter6_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter7_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter8_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter9_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter10_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter11_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter12_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter13_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter14_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter15_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter16_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter17_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter18_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter19_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter20_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter21_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter22_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter23_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter24_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter25_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter26_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter27_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter28_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter29_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter30_p_093_0_i_reg_107;
wire   [0:0] tmp_s_fu_118_p2;
wire   [0:0] tmp_1_70_fu_132_p2;
wire   [0:0] tmp_1_fu_146_p2;
wire   [0:0] tmp_227_1_fu_161_p2;
wire   [7:0] min_fu_181_p3;
wire   [8:0] tmp_7_fu_203_p1;
wire   [8:0] tmp_8_fu_206_p1;
wire   [8:0] tmp_11_fu_220_p1;
wire   [8:0] tmp_9_fu_209_p2;
wire   [8:0] tmp_13_fu_229_p2;
wire   [0:0] sel_tmp1_fu_243_p2;
wire   [0:0] sel_tmp2_fu_249_p2;
wire   [8:0] tmp_12_fu_223_p2;
wire   [8:0] sel_tmp_fu_235_p3;
wire   [7:0] grp_fu_266_p1;
wire   [7:0] grp_fu_280_p1;
wire   [14:0] p_shl_fu_286_p3;
wire   [10:0] p_shl6_fu_297_p3;
wire  signed [15:0] p_shl_cast_fu_293_p1;
wire  signed [15:0] p_shl6_cast_fu_304_p1;
wire  signed [15:0] r_V_fu_308_p2;
wire   [0:0] tmp_14_fu_322_p2;
wire   [7:0] tmp_15_cast_fu_326_p3;
wire   [26:0] p_Val2_s_fu_341_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_neg_fu_366_p2;
wire   [35:0] tmp_17_fu_390_p1;
wire   [35:0] p_neg_t_fu_393_p2;
wire   [35:0] tmp_18_fu_399_p1;
wire   [0:0] tmp_20_fu_418_p3;
wire   [36:0] tmp_20_cast_cast_fu_425_p3;
wire   [35:0] p_shl7_fu_477_p3;
wire   [36:0] p_shl7_cast_fu_484_p1;
wire   [36:0] OP2_V_1_cast1_fu_474_p1;
wire   [7:0] tmp_4_i_i_fu_530_p1;
wire   [0:0] tmp_24_fu_545_p3;
wire   [0:0] tmp_23_fu_533_p3;
wire   [0:0] tmp_5_i_i_fu_553_p2;
wire   [0:0] carry_fu_559_p2;
wire   [0:0] Range1_all_ones_fu_565_p2;
wire   [0:0] Range1_all_zeros_fu_570_p2;
wire   [0:0] deleted_zeros_fu_575_p3;
wire   [7:0] tmp_1_i_i_fu_594_p1;
wire   [0:0] tmp_28_fu_609_p3;
wire   [0:0] tmp_27_fu_597_p3;
wire   [0:0] tmp_2_i_i_fu_617_p2;
wire   [0:0] carry_1_fu_623_p2;
wire   [0:0] Range1_all_ones_1_fu_629_p2;
wire   [0:0] Range1_all_zeros_1_fu_634_p2;
wire   [0:0] deleted_zeros_1_fu_639_p3;
wire   [0:0] tmp_6_i_i_fu_658_p2;
wire   [0:0] signbit_not_fu_668_p2;
wire   [0:0] neg_src_not_i_i_fu_673_p2;
wire   [0:0] p_39_demorgan_i_not_i_fu_683_p2;
wire   [0:0] brmerge_i_i_not_i_i_fu_678_p2;
wire   [0:0] neg_src_3_fu_663_p2;
wire   [0:0] brmerge_i_i_fu_688_p2;
wire   [7:0] p_mux_i_i_fu_694_p3;
wire   [7:0] p_i_i_fu_701_p3;
wire   [0:0] tmp_3_i_i_fu_716_p2;
wire   [0:0] signbit_1_not_fu_726_p2;
wire   [0:0] neg_src_not_i_i1_fu_731_p2;
wire   [0:0] p_39_demorgan_i_not_i_1_fu_741_p2;
wire   [0:0] brmerge_i_i_not_i_i1_fu_736_p2;
wire   [0:0] neg_src_fu_721_p2;
wire   [0:0] brmerge_i_i1_fu_746_p2;
wire   [7:0] p_mux_i_i1_fu_752_p3;
wire   [7:0] p_i_i1_fu_759_p3;
wire   [7:0] p_Val2_13_fu_708_p3;
wire   [7:0] p_Val2_14_fu_766_p3;
wire   [19:0] grp_fu_791_p0;
wire   [26:0] grp_fu_791_p2;
wire   [19:0] grp_fu_800_p0;
wire   [7:0] grp_fu_800_p1;
reg    grp_fu_266_ce;
reg    grp_fu_280_ce;
reg    grp_fu_791_ce;
reg    grp_fu_800_ce;
reg    ap_ce_reg;
reg   [7:0] p_src_val_0_read_int_reg;
reg   [7:0] p_src_val_1_read_int_reg;
reg   [7:0] p_src_val_2_read_int_reg;
reg   [7:0] ap_return_0_int_reg;
reg   [7:0] ap_return_1_int_reg;
reg   [7:0] ap_return_2_int_reg;
wire   [19:0] grp_fu_266_p10;
wire   [19:0] grp_fu_280_p10;
wire   [35:0] grp_fu_791_p00;
wire   [35:0] grp_fu_791_p20;
wire   [27:0] grp_fu_800_p00;
wire   [27:0] grp_fu_800_p10;

threshold2_udiv_2pcA #(
    .ID( 1 ),
    .NUM_STAGE( 24 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 20 ))
threshold2_udiv_2pcA_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(20'd524288),
    .din1(grp_fu_266_p1),
    .ce(grp_fu_266_ce),
    .dout(grp_fu_266_p2)
);

threshold2_udiv_2pcA #(
    .ID( 1 ),
    .NUM_STAGE( 24 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 20 ))
threshold2_udiv_2pcA_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(20'd524288),
    .din1(grp_fu_280_p1),
    .ce(grp_fu_280_ce),
    .dout(grp_fu_280_p2)
);

threshold2_mac_muqcK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 36 ))
threshold2_mac_muqcK_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_791_p0),
    .din1(r_V_fu_308_p2),
    .din2(grp_fu_791_p2),
    .ce(grp_fu_791_ce),
    .dout(grp_fu_791_p3)
);

threshold2_mul_murcU #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
threshold2_mul_murcU_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_800_p0),
    .din1(grp_fu_800_p1),
    .ce(grp_fu_800_ce),
    .dout(grp_fu_800_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        if ((tmp_2_71_reg_902_pp0_iter28_reg == 1'd0)) begin
            ap_phi_reg_pp0_iter30_p_093_0_i_reg_107 <= p_Val2_11_reg_926;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter30_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter29_p_093_0_i_reg_107;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        if ((tmp_4_fu_192_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter3_p_0193_0_i_reg_96 <= 20'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter2_p_0193_0_i_reg_96;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        if ((tmp_2_71_fu_272_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter6_p_093_0_i_reg_107 <= 20'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter5_p_093_0_i_reg_107;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        G_min_1_reg_853 <= G_min_1_fu_165_p3;
        G_reg_843 <= G_fu_150_p3;
        R_B_reg_831 <= R_B_fu_124_p3;
        R_reg_837 <= R_fu_138_p3;
        ap_phi_reg_pp0_iter10_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter9_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter10_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter9_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter11_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter10_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter11_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter10_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter12_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter11_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter12_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter11_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter13_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter12_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter13_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter12_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter14_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter13_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter14_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter13_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter15_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter14_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter15_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter14_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter16_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter15_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter16_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter15_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter17_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter16_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter17_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter16_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter18_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter17_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter18_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter17_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter19_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter18_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter19_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter18_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter1_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter0_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter1_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter0_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter20_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter19_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter20_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter19_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter21_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter20_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter21_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter20_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter22_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter21_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter22_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter21_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter23_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter22_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter23_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter22_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter24_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter23_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter24_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter23_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter25_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter24_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter25_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter24_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter26_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter25_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter26_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter25_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter27_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter26_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter27_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter26_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter28_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter27_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter29_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter28_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter2_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter1_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter2_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter1_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter3_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter2_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter4_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter3_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter4_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter3_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter5_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter4_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter5_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter4_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter6_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter5_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter7_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter6_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter7_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter6_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter8_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter7_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter8_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter7_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter9_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter8_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter9_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter8_p_093_0_i_reg_107;
        diff_reg_870 <= diff_fu_186_p2;
        diff_reg_870_pp0_iter10_reg <= diff_reg_870_pp0_iter9_reg;
        diff_reg_870_pp0_iter11_reg <= diff_reg_870_pp0_iter10_reg;
        diff_reg_870_pp0_iter12_reg <= diff_reg_870_pp0_iter11_reg;
        diff_reg_870_pp0_iter13_reg <= diff_reg_870_pp0_iter12_reg;
        diff_reg_870_pp0_iter14_reg <= diff_reg_870_pp0_iter13_reg;
        diff_reg_870_pp0_iter15_reg <= diff_reg_870_pp0_iter14_reg;
        diff_reg_870_pp0_iter16_reg <= diff_reg_870_pp0_iter15_reg;
        diff_reg_870_pp0_iter17_reg <= diff_reg_870_pp0_iter16_reg;
        diff_reg_870_pp0_iter18_reg <= diff_reg_870_pp0_iter17_reg;
        diff_reg_870_pp0_iter19_reg <= diff_reg_870_pp0_iter18_reg;
        diff_reg_870_pp0_iter20_reg <= diff_reg_870_pp0_iter19_reg;
        diff_reg_870_pp0_iter21_reg <= diff_reg_870_pp0_iter20_reg;
        diff_reg_870_pp0_iter22_reg <= diff_reg_870_pp0_iter21_reg;
        diff_reg_870_pp0_iter23_reg <= diff_reg_870_pp0_iter22_reg;
        diff_reg_870_pp0_iter24_reg <= diff_reg_870_pp0_iter23_reg;
        diff_reg_870_pp0_iter25_reg <= diff_reg_870_pp0_iter24_reg;
        diff_reg_870_pp0_iter26_reg <= diff_reg_870_pp0_iter25_reg;
        diff_reg_870_pp0_iter27_reg <= diff_reg_870_pp0_iter26_reg;
        diff_reg_870_pp0_iter28_reg <= diff_reg_870_pp0_iter27_reg;
        diff_reg_870_pp0_iter29_reg <= diff_reg_870_pp0_iter28_reg;
        diff_reg_870_pp0_iter3_reg <= diff_reg_870;
        diff_reg_870_pp0_iter4_reg <= diff_reg_870_pp0_iter3_reg;
        diff_reg_870_pp0_iter5_reg <= diff_reg_870_pp0_iter4_reg;
        diff_reg_870_pp0_iter6_reg <= diff_reg_870_pp0_iter5_reg;
        diff_reg_870_pp0_iter7_reg <= diff_reg_870_pp0_iter6_reg;
        diff_reg_870_pp0_iter8_reg <= diff_reg_870_pp0_iter7_reg;
        diff_reg_870_pp0_iter9_reg <= diff_reg_870_pp0_iter8_reg;
        p_38_i_i_i1_reg_1068 <= p_38_i_i_i1_fu_647_p2;
        p_38_i_i_i_reg_1050 <= p_38_i_i_i_fu_583_p2;
        p_39_demorgan_i_i_i1_reg_1074 <= p_39_demorgan_i_i_i1_fu_653_p2;
        p_39_demorgan_i_i_i_reg_1056 <= p_39_demorgan_i_i_i_fu_589_p2;
        p_Result_6_i_i_reg_1010 <= {{p_Val2_3_fu_433_p2[36:27]}};
        p_Val2_2_reg_978 <= p_Val2_2_fu_409_p1;
        p_Val2_3_reg_988 <= p_Val2_3_fu_433_p2;
        p_Val2_4_reg_1000 <= {{p_Val2_3_fu_433_p2[26:19]}};
        p_Val2_5_reg_1044 <= p_Val2_5_fu_540_p2;
        p_Val2_8_reg_1028 <= {{r_V_5_fu_488_p2[26:19]}};
        p_Val2_9_reg_1062 <= p_Val2_9_fu_604_p2;
        p_dst_val_2_write_as_reg_863 <= p_dst_val_2_write_as_fu_176_p3;
        p_dst_val_2_write_as_reg_863_pp0_iter10_reg <= p_dst_val_2_write_as_reg_863_pp0_iter9_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter11_reg <= p_dst_val_2_write_as_reg_863_pp0_iter10_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter12_reg <= p_dst_val_2_write_as_reg_863_pp0_iter11_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter13_reg <= p_dst_val_2_write_as_reg_863_pp0_iter12_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter14_reg <= p_dst_val_2_write_as_reg_863_pp0_iter13_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter15_reg <= p_dst_val_2_write_as_reg_863_pp0_iter14_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter16_reg <= p_dst_val_2_write_as_reg_863_pp0_iter15_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter17_reg <= p_dst_val_2_write_as_reg_863_pp0_iter16_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter18_reg <= p_dst_val_2_write_as_reg_863_pp0_iter17_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter19_reg <= p_dst_val_2_write_as_reg_863_pp0_iter18_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter20_reg <= p_dst_val_2_write_as_reg_863_pp0_iter19_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter21_reg <= p_dst_val_2_write_as_reg_863_pp0_iter20_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter22_reg <= p_dst_val_2_write_as_reg_863_pp0_iter21_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter23_reg <= p_dst_val_2_write_as_reg_863_pp0_iter22_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter24_reg <= p_dst_val_2_write_as_reg_863_pp0_iter23_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter25_reg <= p_dst_val_2_write_as_reg_863_pp0_iter24_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter26_reg <= p_dst_val_2_write_as_reg_863_pp0_iter25_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter27_reg <= p_dst_val_2_write_as_reg_863_pp0_iter26_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter28_reg <= p_dst_val_2_write_as_reg_863_pp0_iter27_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter29_reg <= p_dst_val_2_write_as_reg_863_pp0_iter28_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter30_reg <= p_dst_val_2_write_as_reg_863_pp0_iter29_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter31_reg <= p_dst_val_2_write_as_reg_863_pp0_iter30_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter32_reg <= p_dst_val_2_write_as_reg_863_pp0_iter31_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter33_reg <= p_dst_val_2_write_as_reg_863_pp0_iter32_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter34_reg <= p_dst_val_2_write_as_reg_863_pp0_iter33_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter3_reg <= p_dst_val_2_write_as_reg_863;
        p_dst_val_2_write_as_reg_863_pp0_iter4_reg <= p_dst_val_2_write_as_reg_863_pp0_iter3_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter5_reg <= p_dst_val_2_write_as_reg_863_pp0_iter4_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter6_reg <= p_dst_val_2_write_as_reg_863_pp0_iter5_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter7_reg <= p_dst_val_2_write_as_reg_863_pp0_iter6_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter8_reg <= p_dst_val_2_write_as_reg_863_pp0_iter7_reg;
        p_dst_val_2_write_as_reg_863_pp0_iter9_reg <= p_dst_val_2_write_as_reg_863_pp0_iter8_reg;
        p_src_val_0_read_1_reg_822 <= p_src_val_0_read_int_reg;
        p_src_val_0_read_1_reg_822_pp0_iter1_reg <= p_src_val_0_read_1_reg_822;
        p_src_val_1_read_1_reg_812 <= p_src_val_1_read_int_reg;
        p_src_val_1_read_1_reg_812_pp0_iter1_reg <= p_src_val_1_read_1_reg_812;
        p_src_val_2_read_1_reg_806 <= p_src_val_2_read_int_reg;
        p_src_val_2_read_1_reg_806_pp0_iter1_reg <= p_src_val_2_read_1_reg_806;
        r_V_2_reg_983 <= r_V_2_fu_412_p2;
        r_V_4_reg_972 <= grp_fu_800_p2;
        r_V_5_reg_1016 <= r_V_5_fu_488_p2;
        signbit_1_reg_1021 <= r_V_5_fu_488_p2[32'd36];
        signbit_1_reg_1021_pp0_iter34_reg <= signbit_1_reg_1021;
        signbit_reg_993 <= p_Val2_3_fu_433_p2[32'd36];
        signbit_reg_993_pp0_iter34_reg <= signbit_reg_993;
        sub_V_reg_891 <= sub_V_fu_255_p3;
        sub_V_reg_891_pp0_iter10_reg <= sub_V_reg_891_pp0_iter9_reg;
        sub_V_reg_891_pp0_iter11_reg <= sub_V_reg_891_pp0_iter10_reg;
        sub_V_reg_891_pp0_iter12_reg <= sub_V_reg_891_pp0_iter11_reg;
        sub_V_reg_891_pp0_iter13_reg <= sub_V_reg_891_pp0_iter12_reg;
        sub_V_reg_891_pp0_iter14_reg <= sub_V_reg_891_pp0_iter13_reg;
        sub_V_reg_891_pp0_iter15_reg <= sub_V_reg_891_pp0_iter14_reg;
        sub_V_reg_891_pp0_iter16_reg <= sub_V_reg_891_pp0_iter15_reg;
        sub_V_reg_891_pp0_iter17_reg <= sub_V_reg_891_pp0_iter16_reg;
        sub_V_reg_891_pp0_iter18_reg <= sub_V_reg_891_pp0_iter17_reg;
        sub_V_reg_891_pp0_iter19_reg <= sub_V_reg_891_pp0_iter18_reg;
        sub_V_reg_891_pp0_iter20_reg <= sub_V_reg_891_pp0_iter19_reg;
        sub_V_reg_891_pp0_iter21_reg <= sub_V_reg_891_pp0_iter20_reg;
        sub_V_reg_891_pp0_iter22_reg <= sub_V_reg_891_pp0_iter21_reg;
        sub_V_reg_891_pp0_iter23_reg <= sub_V_reg_891_pp0_iter22_reg;
        sub_V_reg_891_pp0_iter24_reg <= sub_V_reg_891_pp0_iter23_reg;
        sub_V_reg_891_pp0_iter25_reg <= sub_V_reg_891_pp0_iter24_reg;
        sub_V_reg_891_pp0_iter26_reg <= sub_V_reg_891_pp0_iter25_reg;
        sub_V_reg_891_pp0_iter3_reg <= sub_V_reg_891;
        sub_V_reg_891_pp0_iter4_reg <= sub_V_reg_891_pp0_iter3_reg;
        sub_V_reg_891_pp0_iter5_reg <= sub_V_reg_891_pp0_iter4_reg;
        sub_V_reg_891_pp0_iter6_reg <= sub_V_reg_891_pp0_iter5_reg;
        sub_V_reg_891_pp0_iter7_reg <= sub_V_reg_891_pp0_iter6_reg;
        sub_V_reg_891_pp0_iter8_reg <= sub_V_reg_891_pp0_iter7_reg;
        sub_V_reg_891_pp0_iter9_reg <= sub_V_reg_891_pp0_iter8_reg;
        t_V_reg_936 <= grp_fu_791_p3;
        tmp_10_reg_886 <= tmp_10_fu_215_p2;
        tmp_10_reg_886_pp0_iter10_reg <= tmp_10_reg_886_pp0_iter9_reg;
        tmp_10_reg_886_pp0_iter11_reg <= tmp_10_reg_886_pp0_iter10_reg;
        tmp_10_reg_886_pp0_iter12_reg <= tmp_10_reg_886_pp0_iter11_reg;
        tmp_10_reg_886_pp0_iter13_reg <= tmp_10_reg_886_pp0_iter12_reg;
        tmp_10_reg_886_pp0_iter14_reg <= tmp_10_reg_886_pp0_iter13_reg;
        tmp_10_reg_886_pp0_iter15_reg <= tmp_10_reg_886_pp0_iter14_reg;
        tmp_10_reg_886_pp0_iter16_reg <= tmp_10_reg_886_pp0_iter15_reg;
        tmp_10_reg_886_pp0_iter17_reg <= tmp_10_reg_886_pp0_iter16_reg;
        tmp_10_reg_886_pp0_iter18_reg <= tmp_10_reg_886_pp0_iter17_reg;
        tmp_10_reg_886_pp0_iter19_reg <= tmp_10_reg_886_pp0_iter18_reg;
        tmp_10_reg_886_pp0_iter20_reg <= tmp_10_reg_886_pp0_iter19_reg;
        tmp_10_reg_886_pp0_iter21_reg <= tmp_10_reg_886_pp0_iter20_reg;
        tmp_10_reg_886_pp0_iter22_reg <= tmp_10_reg_886_pp0_iter21_reg;
        tmp_10_reg_886_pp0_iter23_reg <= tmp_10_reg_886_pp0_iter22_reg;
        tmp_10_reg_886_pp0_iter24_reg <= tmp_10_reg_886_pp0_iter23_reg;
        tmp_10_reg_886_pp0_iter25_reg <= tmp_10_reg_886_pp0_iter24_reg;
        tmp_10_reg_886_pp0_iter26_reg <= tmp_10_reg_886_pp0_iter25_reg;
        tmp_10_reg_886_pp0_iter27_reg <= tmp_10_reg_886_pp0_iter26_reg;
        tmp_10_reg_886_pp0_iter3_reg <= tmp_10_reg_886;
        tmp_10_reg_886_pp0_iter4_reg <= tmp_10_reg_886_pp0_iter3_reg;
        tmp_10_reg_886_pp0_iter5_reg <= tmp_10_reg_886_pp0_iter4_reg;
        tmp_10_reg_886_pp0_iter6_reg <= tmp_10_reg_886_pp0_iter5_reg;
        tmp_10_reg_886_pp0_iter7_reg <= tmp_10_reg_886_pp0_iter6_reg;
        tmp_10_reg_886_pp0_iter8_reg <= tmp_10_reg_886_pp0_iter7_reg;
        tmp_10_reg_886_pp0_iter9_reg <= tmp_10_reg_886_pp0_iter8_reg;
        tmp_15_reg_931[7 : 3] <= tmp_15_fu_333_p3[7 : 3];
        tmp_16_reg_942 <= grp_fu_791_p3[32'd35];
        tmp_16_reg_942_pp0_iter30_reg <= tmp_16_reg_942;
        tmp_19_reg_1038 <= {{r_V_5_fu_488_p2[36:27]}};
        tmp_227_2_reg_858 <= tmp_227_2_fu_171_p2;
        tmp_22_reg_1005 <= p_Val2_3_fu_433_p2[32'd18];
        tmp_26_reg_1033 <= r_V_5_fu_488_p2[32'd18];
        tmp_2_71_reg_902 <= tmp_2_71_fu_272_p2;
        tmp_2_71_reg_902_pp0_iter10_reg <= tmp_2_71_reg_902_pp0_iter9_reg;
        tmp_2_71_reg_902_pp0_iter11_reg <= tmp_2_71_reg_902_pp0_iter10_reg;
        tmp_2_71_reg_902_pp0_iter12_reg <= tmp_2_71_reg_902_pp0_iter11_reg;
        tmp_2_71_reg_902_pp0_iter13_reg <= tmp_2_71_reg_902_pp0_iter12_reg;
        tmp_2_71_reg_902_pp0_iter14_reg <= tmp_2_71_reg_902_pp0_iter13_reg;
        tmp_2_71_reg_902_pp0_iter15_reg <= tmp_2_71_reg_902_pp0_iter14_reg;
        tmp_2_71_reg_902_pp0_iter16_reg <= tmp_2_71_reg_902_pp0_iter15_reg;
        tmp_2_71_reg_902_pp0_iter17_reg <= tmp_2_71_reg_902_pp0_iter16_reg;
        tmp_2_71_reg_902_pp0_iter18_reg <= tmp_2_71_reg_902_pp0_iter17_reg;
        tmp_2_71_reg_902_pp0_iter19_reg <= tmp_2_71_reg_902_pp0_iter18_reg;
        tmp_2_71_reg_902_pp0_iter20_reg <= tmp_2_71_reg_902_pp0_iter19_reg;
        tmp_2_71_reg_902_pp0_iter21_reg <= tmp_2_71_reg_902_pp0_iter20_reg;
        tmp_2_71_reg_902_pp0_iter22_reg <= tmp_2_71_reg_902_pp0_iter21_reg;
        tmp_2_71_reg_902_pp0_iter23_reg <= tmp_2_71_reg_902_pp0_iter22_reg;
        tmp_2_71_reg_902_pp0_iter24_reg <= tmp_2_71_reg_902_pp0_iter23_reg;
        tmp_2_71_reg_902_pp0_iter25_reg <= tmp_2_71_reg_902_pp0_iter24_reg;
        tmp_2_71_reg_902_pp0_iter26_reg <= tmp_2_71_reg_902_pp0_iter25_reg;
        tmp_2_71_reg_902_pp0_iter27_reg <= tmp_2_71_reg_902_pp0_iter26_reg;
        tmp_2_71_reg_902_pp0_iter28_reg <= tmp_2_71_reg_902_pp0_iter27_reg;
        tmp_2_71_reg_902_pp0_iter6_reg <= tmp_2_71_reg_902;
        tmp_2_71_reg_902_pp0_iter7_reg <= tmp_2_71_reg_902_pp0_iter6_reg;
        tmp_2_71_reg_902_pp0_iter8_reg <= tmp_2_71_reg_902_pp0_iter7_reg;
        tmp_2_71_reg_902_pp0_iter9_reg <= tmp_2_71_reg_902_pp0_iter8_reg;
        tmp_2_reg_848 <= tmp_2_fu_156_p2;
        tmp_4_reg_876 <= tmp_4_fu_192_p2;
        tmp_4_reg_876_pp0_iter10_reg <= tmp_4_reg_876_pp0_iter9_reg;
        tmp_4_reg_876_pp0_iter11_reg <= tmp_4_reg_876_pp0_iter10_reg;
        tmp_4_reg_876_pp0_iter12_reg <= tmp_4_reg_876_pp0_iter11_reg;
        tmp_4_reg_876_pp0_iter13_reg <= tmp_4_reg_876_pp0_iter12_reg;
        tmp_4_reg_876_pp0_iter14_reg <= tmp_4_reg_876_pp0_iter13_reg;
        tmp_4_reg_876_pp0_iter15_reg <= tmp_4_reg_876_pp0_iter14_reg;
        tmp_4_reg_876_pp0_iter16_reg <= tmp_4_reg_876_pp0_iter15_reg;
        tmp_4_reg_876_pp0_iter17_reg <= tmp_4_reg_876_pp0_iter16_reg;
        tmp_4_reg_876_pp0_iter18_reg <= tmp_4_reg_876_pp0_iter17_reg;
        tmp_4_reg_876_pp0_iter19_reg <= tmp_4_reg_876_pp0_iter18_reg;
        tmp_4_reg_876_pp0_iter20_reg <= tmp_4_reg_876_pp0_iter19_reg;
        tmp_4_reg_876_pp0_iter21_reg <= tmp_4_reg_876_pp0_iter20_reg;
        tmp_4_reg_876_pp0_iter22_reg <= tmp_4_reg_876_pp0_iter21_reg;
        tmp_4_reg_876_pp0_iter23_reg <= tmp_4_reg_876_pp0_iter22_reg;
        tmp_4_reg_876_pp0_iter24_reg <= tmp_4_reg_876_pp0_iter23_reg;
        tmp_4_reg_876_pp0_iter25_reg <= tmp_4_reg_876_pp0_iter24_reg;
        tmp_4_reg_876_pp0_iter26_reg <= tmp_4_reg_876_pp0_iter25_reg;
        tmp_4_reg_876_pp0_iter3_reg <= tmp_4_reg_876;
        tmp_4_reg_876_pp0_iter4_reg <= tmp_4_reg_876_pp0_iter3_reg;
        tmp_4_reg_876_pp0_iter5_reg <= tmp_4_reg_876_pp0_iter4_reg;
        tmp_4_reg_876_pp0_iter6_reg <= tmp_4_reg_876_pp0_iter5_reg;
        tmp_4_reg_876_pp0_iter7_reg <= tmp_4_reg_876_pp0_iter6_reg;
        tmp_4_reg_876_pp0_iter8_reg <= tmp_4_reg_876_pp0_iter7_reg;
        tmp_4_reg_876_pp0_iter9_reg <= tmp_4_reg_876_pp0_iter8_reg;
        tmp_6_reg_880 <= tmp_6_fu_198_p2;
        tmp_6_reg_880_pp0_iter10_reg <= tmp_6_reg_880_pp0_iter9_reg;
        tmp_6_reg_880_pp0_iter11_reg <= tmp_6_reg_880_pp0_iter10_reg;
        tmp_6_reg_880_pp0_iter12_reg <= tmp_6_reg_880_pp0_iter11_reg;
        tmp_6_reg_880_pp0_iter13_reg <= tmp_6_reg_880_pp0_iter12_reg;
        tmp_6_reg_880_pp0_iter14_reg <= tmp_6_reg_880_pp0_iter13_reg;
        tmp_6_reg_880_pp0_iter15_reg <= tmp_6_reg_880_pp0_iter14_reg;
        tmp_6_reg_880_pp0_iter16_reg <= tmp_6_reg_880_pp0_iter15_reg;
        tmp_6_reg_880_pp0_iter17_reg <= tmp_6_reg_880_pp0_iter16_reg;
        tmp_6_reg_880_pp0_iter18_reg <= tmp_6_reg_880_pp0_iter17_reg;
        tmp_6_reg_880_pp0_iter19_reg <= tmp_6_reg_880_pp0_iter18_reg;
        tmp_6_reg_880_pp0_iter20_reg <= tmp_6_reg_880_pp0_iter19_reg;
        tmp_6_reg_880_pp0_iter21_reg <= tmp_6_reg_880_pp0_iter20_reg;
        tmp_6_reg_880_pp0_iter22_reg <= tmp_6_reg_880_pp0_iter21_reg;
        tmp_6_reg_880_pp0_iter23_reg <= tmp_6_reg_880_pp0_iter22_reg;
        tmp_6_reg_880_pp0_iter24_reg <= tmp_6_reg_880_pp0_iter23_reg;
        tmp_6_reg_880_pp0_iter25_reg <= tmp_6_reg_880_pp0_iter24_reg;
        tmp_6_reg_880_pp0_iter26_reg <= tmp_6_reg_880_pp0_iter25_reg;
        tmp_6_reg_880_pp0_iter27_reg <= tmp_6_reg_880_pp0_iter26_reg;
        tmp_6_reg_880_pp0_iter3_reg <= tmp_6_reg_880;
        tmp_6_reg_880_pp0_iter4_reg <= tmp_6_reg_880_pp0_iter3_reg;
        tmp_6_reg_880_pp0_iter5_reg <= tmp_6_reg_880_pp0_iter4_reg;
        tmp_6_reg_880_pp0_iter6_reg <= tmp_6_reg_880_pp0_iter5_reg;
        tmp_6_reg_880_pp0_iter7_reg <= tmp_6_reg_880_pp0_iter6_reg;
        tmp_6_reg_880_pp0_iter8_reg <= tmp_6_reg_880_pp0_iter7_reg;
        tmp_6_reg_880_pp0_iter9_reg <= tmp_6_reg_880_pp0_iter8_reg;
        tmp_reg_967 <= tmp_fu_402_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= p_Val2_13_fu_708_p3;
        ap_return_1_int_reg <= p_Val2_14_fu_766_p3;
        ap_return_2_int_reg <= p_dst_val_2_write_as_reg_863_pp0_iter34_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_2_71_reg_902_pp0_iter27_reg == 1'd0) & (1'b1 == ap_ce_reg))) begin
        p_Val2_11_reg_926 <= grp_fu_280_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_4_reg_876_pp0_iter25_reg == 1'd0) & (1'b1 == ap_ce_reg))) begin
        p_Val2_12_reg_911 <= grp_fu_266_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_16_reg_942 == 1'd0) & (1'b1 == ap_ce_reg))) begin
        p_lshr_f_reg_962 <= {{t_V_reg_936[35:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_16_reg_942 == 1'd1) & (1'b1 == ap_ce_reg))) begin
        p_lshr_reg_957 <= {{p_neg_fu_366_p2[35:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_src_val_0_read_int_reg <= p_src_val_0_read;
        p_src_val_1_read_int_reg <= p_src_val_1_read;
        p_src_val_2_read_int_reg <= p_src_val_2_read;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_4_reg_876_pp0_iter26_reg == 1'd0))) begin
        ap_phi_mux_p_0193_0_i_phi_fu_100_p4 = p_Val2_12_reg_911;
    end else begin
        ap_phi_mux_p_0193_0_i_phi_fu_100_p4 = ap_phi_reg_pp0_iter27_p_0193_0_i_reg_96;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = p_Val2_13_fu_708_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = p_Val2_14_fu_766_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = p_dst_val_2_write_as_reg_863_pp0_iter34_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_266_ce = 1'b1;
    end else begin
        grp_fu_266_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_280_ce = 1'b1;
    end else begin
        grp_fu_280_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_791_ce = 1'b1;
    end else begin
        grp_fu_791_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_800_ce = 1'b1;
    end else begin
        grp_fu_800_ce = 1'b0;
    end
end

assign G_fu_150_p3 = ((tmp_1_fu_146_p2[0:0] === 1'b1) ? p_src_val_1_read_1_reg_812 : R_B_reg_831);

assign G_min_1_fu_165_p3 = ((tmp_227_1_fu_161_p2[0:0] === 1'b1) ? p_src_val_1_read_1_reg_812 : R_reg_837);

assign OP2_V_1_cast1_fu_474_p1 = r_V_4_reg_972;

assign R_B_fu_124_p3 = ((tmp_s_fu_118_p2[0:0] === 1'b1) ? p_src_val_2_read_int_reg : p_src_val_0_read_int_reg);

assign R_fu_138_p3 = ((tmp_1_70_fu_132_p2[0:0] === 1'b1) ? p_src_val_2_read_int_reg : p_src_val_0_read_int_reg);

assign Range1_all_ones_1_fu_629_p2 = ((tmp_19_reg_1038 == 10'd1023) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_565_p2 = ((p_Result_6_i_i_reg_1010 == 10'd1023) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_634_p2 = ((tmp_19_reg_1038 == 10'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_570_p2 = ((p_Result_6_i_i_reg_1010 == 10'd0) ? 1'b1 : 1'b0);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_phi_reg_pp0_iter0_p_0193_0_i_reg_96 = 'bx;

assign ap_phi_reg_pp0_iter0_p_093_0_i_reg_107 = 'bx;

assign brmerge_i_i1_fu_746_p2 = (p_39_demorgan_i_not_i_1_fu_741_p2 | neg_src_not_i_i1_fu_731_p2);

assign brmerge_i_i_fu_688_p2 = (p_39_demorgan_i_not_i_fu_683_p2 | neg_src_not_i_i_fu_673_p2);

assign brmerge_i_i_not_i_i1_fu_736_p2 = (p_39_demorgan_i_i_i1_reg_1074 & neg_src_not_i_i1_fu_731_p2);

assign brmerge_i_i_not_i_i_fu_678_p2 = (p_39_demorgan_i_i_i_reg_1056 & neg_src_not_i_i_fu_673_p2);

assign carry_1_fu_623_p2 = (tmp_2_i_i_fu_617_p2 & tmp_27_fu_597_p3);

assign carry_fu_559_p2 = (tmp_5_i_i_fu_553_p2 & tmp_23_fu_533_p3);

assign deleted_zeros_1_fu_639_p3 = ((carry_1_fu_623_p2[0:0] === 1'b1) ? Range1_all_ones_1_fu_629_p2 : Range1_all_zeros_1_fu_634_p2);

assign deleted_zeros_fu_575_p3 = ((carry_fu_559_p2[0:0] === 1'b1) ? Range1_all_ones_fu_565_p2 : Range1_all_zeros_fu_570_p2);

assign diff_fu_186_p2 = (p_dst_val_2_write_as_fu_176_p3 - min_fu_181_p3);

assign grp_fu_266_p1 = grp_fu_266_p10;

assign grp_fu_266_p10 = diff_reg_870;

assign grp_fu_280_p1 = grp_fu_280_p10;

assign grp_fu_280_p10 = p_dst_val_2_write_as_reg_863_pp0_iter4_reg;

assign grp_fu_791_p0 = grp_fu_791_p00;

assign grp_fu_791_p00 = ap_phi_mux_p_0193_0_i_phi_fu_100_p4;

assign grp_fu_791_p2 = grp_fu_791_p20;

assign grp_fu_791_p20 = p_Val2_s_fu_341_p3;

assign grp_fu_800_p0 = grp_fu_800_p00;

assign grp_fu_800_p00 = ap_phi_reg_pp0_iter30_p_093_0_i_reg_107;

assign grp_fu_800_p1 = grp_fu_800_p10;

assign grp_fu_800_p10 = diff_reg_870_pp0_iter29_reg;

assign min_fu_181_p3 = ((tmp_227_2_reg_858[0:0] === 1'b1) ? p_src_val_0_read_1_reg_822_pp0_iter1_reg : G_min_1_reg_853);

assign neg_src_3_fu_663_p2 = (tmp_6_i_i_fu_658_p2 & signbit_reg_993_pp0_iter34_reg);

assign neg_src_fu_721_p2 = (tmp_3_i_i_fu_716_p2 & signbit_1_reg_1021_pp0_iter34_reg);

assign neg_src_not_i_i1_fu_731_p2 = (signbit_1_not_fu_726_p2 | p_38_i_i_i1_reg_1068);

assign neg_src_not_i_i_fu_673_p2 = (signbit_not_fu_668_p2 | p_38_i_i_i_reg_1050);

assign p_38_i_i_i1_fu_647_p2 = (carry_1_fu_623_p2 & Range1_all_ones_1_fu_629_p2);

assign p_38_i_i_i_fu_583_p2 = (carry_fu_559_p2 & Range1_all_ones_fu_565_p2);

assign p_39_demorgan_i_i_i1_fu_653_p2 = (signbit_1_reg_1021 | deleted_zeros_1_fu_639_p3);

assign p_39_demorgan_i_i_i_fu_589_p2 = (signbit_reg_993 | deleted_zeros_fu_575_p3);

assign p_39_demorgan_i_not_i_1_fu_741_p2 = (p_39_demorgan_i_i_i1_reg_1074 ^ 1'd1);

assign p_39_demorgan_i_not_i_fu_683_p2 = (p_39_demorgan_i_i_i_reg_1056 ^ 1'd1);

assign p_Val2_13_fu_708_p3 = ((brmerge_i_i_fu_688_p2[0:0] === 1'b1) ? p_mux_i_i_fu_694_p3 : p_i_i_fu_701_p3);

assign p_Val2_14_fu_766_p3 = ((brmerge_i_i1_fu_746_p2[0:0] === 1'b1) ? p_mux_i_i1_fu_752_p3 : p_i_i1_fu_759_p3);

assign p_Val2_2_fu_409_p1 = $signed(tmp_reg_967);

assign p_Val2_3_fu_433_p2 = ($signed(tmp_20_cast_cast_fu_425_p3) + $signed(p_Val2_2_reg_978));

assign p_Val2_5_fu_540_p2 = (p_Val2_4_reg_1000 + tmp_4_i_i_fu_530_p1);

assign p_Val2_9_fu_604_p2 = (p_Val2_8_reg_1028 + tmp_1_i_i_fu_594_p1);

assign p_Val2_s_fu_341_p3 = {{tmp_15_reg_931}, {19'd0}};

assign p_dst_val_2_write_as_fu_176_p3 = ((tmp_2_reg_848[0:0] === 1'b1) ? p_src_val_0_read_1_reg_822_pp0_iter1_reg : G_reg_843);

assign p_i_i1_fu_759_p3 = ((neg_src_fu_721_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_9_reg_1062);

assign p_i_i_fu_701_p3 = ((neg_src_3_fu_663_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_5_reg_1044);

assign p_mux_i_i1_fu_752_p3 = ((brmerge_i_i_not_i_i1_fu_736_p2[0:0] === 1'b1) ? p_Val2_9_reg_1062 : 8'd255);

assign p_mux_i_i_fu_694_p3 = ((brmerge_i_i_not_i_i_fu_678_p2[0:0] === 1'b1) ? p_Val2_5_reg_1044 : 8'd255);

assign p_neg_fu_366_p2 = ($signed(36'd0) - $signed(t_V_reg_936));

assign p_neg_t_fu_393_p2 = (36'd0 - tmp_17_fu_390_p1);

assign p_shl6_cast_fu_304_p1 = $signed(p_shl6_fu_297_p3);

assign p_shl6_fu_297_p3 = {{sub_V_reg_891_pp0_iter26_reg}, {2'd0}};

assign p_shl7_cast_fu_484_p1 = p_shl7_fu_477_p3;

assign p_shl7_fu_477_p3 = {{r_V_4_reg_972}, {8'd0}};

assign p_shl_cast_fu_293_p1 = $signed(p_shl_fu_286_p3);

assign p_shl_fu_286_p3 = {{sub_V_reg_891_pp0_iter26_reg}, {6'd0}};

assign r_V_2_fu_412_p2 = ($signed(p_Val2_2_fu_409_p1) + $signed(37'd262144));

assign r_V_5_fu_488_p2 = (p_shl7_cast_fu_484_p1 - OP2_V_1_cast1_fu_474_p1);

assign r_V_fu_308_p2 = ($signed(p_shl_cast_fu_293_p1) - $signed(p_shl6_cast_fu_304_p1));

assign sel_tmp1_fu_243_p2 = (tmp_6_fu_198_p2 ^ 1'd1);

assign sel_tmp2_fu_249_p2 = (tmp_10_fu_215_p2 & sel_tmp1_fu_243_p2);

assign sel_tmp_fu_235_p3 = ((tmp_6_fu_198_p2[0:0] === 1'b1) ? tmp_9_fu_209_p2 : tmp_13_fu_229_p2);

assign signbit_1_not_fu_726_p2 = (signbit_1_reg_1021_pp0_iter34_reg ^ 1'd1);

assign signbit_not_fu_668_p2 = (signbit_reg_993_pp0_iter34_reg ^ 1'd1);

assign sub_V_fu_255_p3 = ((sel_tmp2_fu_249_p2[0:0] === 1'b1) ? tmp_12_fu_223_p2 : sel_tmp_fu_235_p3);

assign tmp_10_fu_215_p2 = ((p_dst_val_2_write_as_fu_176_p3 == p_src_val_1_read_1_reg_812_pp0_iter1_reg) ? 1'b1 : 1'b0);

assign tmp_11_fu_220_p1 = p_src_val_2_read_1_reg_806_pp0_iter1_reg;

assign tmp_12_fu_223_p2 = (tmp_8_fu_206_p1 - tmp_11_fu_220_p1);

assign tmp_13_fu_229_p2 = (tmp_11_fu_220_p1 - tmp_7_fu_203_p1);

assign tmp_14_fu_322_p2 = (tmp_6_reg_880_pp0_iter27_reg | tmp_10_reg_886_pp0_iter27_reg);

assign tmp_15_cast_fu_326_p3 = ((tmp_6_reg_880_pp0_iter27_reg[0:0] === 1'b1) ? 8'd0 : 8'd120);

assign tmp_15_fu_333_p3 = ((tmp_14_fu_322_p2[0:0] === 1'b1) ? tmp_15_cast_fu_326_p3 : 8'd240);

assign tmp_17_fu_390_p1 = p_lshr_reg_957;

assign tmp_18_fu_399_p1 = p_lshr_f_reg_962;

assign tmp_1_70_fu_132_p2 = ((p_src_val_2_read_int_reg < p_src_val_0_read_int_reg) ? 1'b1 : 1'b0);

assign tmp_1_fu_146_p2 = ((R_B_reg_831 < p_src_val_1_read_1_reg_812) ? 1'b1 : 1'b0);

assign tmp_1_i_i_fu_594_p1 = tmp_26_reg_1033;

assign tmp_20_cast_cast_fu_425_p3 = ((tmp_20_fu_418_p3[0:0] === 1'b1) ? 37'd94371840 : 37'd0);

assign tmp_20_fu_418_p3 = r_V_2_reg_983[32'd36];

assign tmp_227_1_fu_161_p2 = ((R_reg_837 > p_src_val_1_read_1_reg_812) ? 1'b1 : 1'b0);

assign tmp_227_2_fu_171_p2 = ((G_min_1_fu_165_p3 > p_src_val_0_read_1_reg_822) ? 1'b1 : 1'b0);

assign tmp_23_fu_533_p3 = p_Val2_3_reg_988[32'd26];

assign tmp_24_fu_545_p3 = p_Val2_5_fu_540_p2[32'd7];

assign tmp_27_fu_597_p3 = r_V_5_reg_1016[32'd26];

assign tmp_28_fu_609_p3 = p_Val2_9_fu_604_p2[32'd7];

assign tmp_2_71_fu_272_p2 = ((p_dst_val_2_write_as_reg_863_pp0_iter4_reg == 8'd0) ? 1'b1 : 1'b0);

assign tmp_2_fu_156_p2 = ((G_fu_150_p3 < p_src_val_0_read_1_reg_822) ? 1'b1 : 1'b0);

assign tmp_2_i_i_fu_617_p2 = (tmp_28_fu_609_p3 ^ 1'd1);

assign tmp_3_i_i_fu_716_p2 = (p_38_i_i_i1_reg_1068 ^ 1'd1);

assign tmp_4_fu_192_p2 = ((p_dst_val_2_write_as_fu_176_p3 == min_fu_181_p3) ? 1'b1 : 1'b0);

assign tmp_4_i_i_fu_530_p1 = tmp_22_reg_1005;

assign tmp_5_i_i_fu_553_p2 = (tmp_24_fu_545_p3 ^ 1'd1);

assign tmp_6_fu_198_p2 = ((p_dst_val_2_write_as_fu_176_p3 == p_src_val_2_read_1_reg_806_pp0_iter1_reg) ? 1'b1 : 1'b0);

assign tmp_6_i_i_fu_658_p2 = (p_38_i_i_i_reg_1050 ^ 1'd1);

assign tmp_7_fu_203_p1 = p_src_val_1_read_1_reg_812_pp0_iter1_reg;

assign tmp_8_fu_206_p1 = p_src_val_0_read_1_reg_822_pp0_iter1_reg;

assign tmp_9_fu_209_p2 = (tmp_7_fu_203_p1 - tmp_8_fu_206_p1);

assign tmp_fu_402_p3 = ((tmp_16_reg_942_pp0_iter30_reg[0:0] === 1'b1) ? p_neg_t_fu_393_p2 : tmp_18_fu_399_p1);

assign tmp_s_fu_118_p2 = ((p_src_val_2_read_int_reg > p_src_val_0_read_int_reg) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    tmp_15_reg_931[2:0] <= 3'b000;
end

endmodule //apply_3_3_s
