/* FE Release Version: 2.4.24 */
/*
 *      CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
 *     
 *      Copyright (c) 1993 - 2022 ARM Physical IP, Inc.  All Rights Reserved.
 *     
 *      Use of this Software is subject to the terms and conditions of the
 *      applicable license agreement with ARM Physical IP, Inc.
 *      In addition, this Software is protected by patents, copyright law 
 *      and international treaties.
 *     
 *      The copyright notice(s) in this Software does not indicate actual or
 *      intended publication of this Software.
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *       Instance Name:              sram_512w_32b_120mhz_wwm
 *       Words:                      512
 *       Bits:                       32
 *       Mux:                        16
 *       Drive:                      6
 *       Write Mask:                 On
 *       Write Thru:                 On
 *       Extra Margin Adjustment:    On
 *       Redundant Rows:             0
 *       Redundant Columns:          0
 *       Test Muxes                  On
 *       Power Gating:               Off
 *       Retention:                  On
 *       Pipeline:                   On
 *       Weak Bit Test:	        Off
 *       Read Disturb Test:	        Off
 *       
 *       Creation Date:  Sat Dec 10 13:29:28 2022
 *       Version: 	r0p0-00eac0
 *
 *      Verified With: Synopsys Primetime, Cadence Encounter Timing System,
 *                     Magma Talus, Synopsys Design Compiler, Cadence RTL Compiler.
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a default_max_transition
 *          constraint is set to the maximum characterized input slew.  Each
 *          output has a max_capacitance constraint set to the highest characterized
 *          output load.  These two constraints force Design Compiler to synthesize
 *          circuits that operate within the characterization space.  The user can
 *          tighten these constraints, if desired.  When writing SDF from Synopsys 
 *          Design Compiler or Synopsys Primetime, use the version 3.0 or 2.1 option.
 *          This ensures the SDF will annotate to simulation models provided with this
 *          generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was necessary.
 *          When reducing data, minimum values were chosen for the fast case corner
 *          and maximum values were used for the typical and best case corners.  It
 *          is recommended that critical timing and setup and hold times be checked 
 *          at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB_nldm_ss_0p90v_0p90v_125c) {
  delay_model         : table_lookup;
  library_features(report_delay_calculation);
  revision            : 1.1;        
  date                : "Sat Dec 10 13:29:28 2022";
  comment             : "Copyright (c) 1993 - 2022 ARM Physical IP, Inc.  All Rights Reserved.";

  /* unit attributes */
  time_unit           : "1ns";
  voltage_unit        : "1V";
  current_unit        : "1mA";
  leakage_power_unit  : "1mW";
  nom_process         : 1;
  nom_temperature     : 125.000;
  nom_voltage         : 0.900;
  capacitive_load_unit(1,pf);
  pulling_resistance_unit       : "1kohm";

  /* default attributes */
  default_cell_leakage_power    : 0;
  default_fanout_load           : 1;
  default_inout_pin_cap         : 0.005;
  default_input_pin_cap         : 0.005;
  default_output_pin_cap        : 0.0;
  default_max_transition        : 1;

  /* threshold definitions */
  default_leakage_power_density : 0.0;
  slew_derate_from_library      : 1.000;
  slew_lower_threshold_pct_fall : 10.000;
  slew_upper_threshold_pct_fall : 90.000;
  slew_lower_threshold_pct_rise : 10.000;
  slew_upper_threshold_pct_rise : 90.000;
  input_threshold_pct_fall      : 50.000;
  input_threshold_pct_rise      : 50.000;
  output_threshold_pct_fall     : 50.000;
  output_threshold_pct_rise     : 50.000;

  /* k-factors */
  k_process_cell_fall           : 1;
  k_process_cell_leakage_power  : 0;
  k_process_cell_rise           : 1;
  k_process_fall_transition     : 1;
  k_process_hold_fall           : 1;
  k_process_hold_rise           : 1;
  k_process_internal_power      : 0;
  k_process_min_pulse_width_high : 1;
  k_process_min_pulse_width_low : 1;
  k_process_pin_cap             : 0;
  k_process_recovery_fall       : 1;
  k_process_recovery_rise       : 1;
  k_process_rise_transition     : 1;
  k_process_setup_fall          : 1;
  k_process_setup_rise          : 1;
  k_process_wire_cap            : 0;
  k_process_wire_res            : 0;
  k_temp_cell_fall              : 0.000;
  k_temp_cell_rise              : 0.000;
  k_temp_hold_fall              : 0.000;
  k_temp_hold_rise              : 0.000;
  k_temp_min_pulse_width_high   : 0.000;
  k_temp_min_pulse_width_low    : 0.000;
  k_temp_min_period             : 0.000;
  k_temp_rise_propagation       : 0.000;
  k_temp_fall_propagation       : 0.000;
  k_temp_rise_transition        : 0.0;
  k_temp_fall_transition        : 0.0;
  k_temp_recovery_fall          : 0.000;
  k_temp_recovery_rise          : 0.000;
  k_temp_setup_fall             : 0.000;
  k_temp_setup_rise             : 0.000;
  k_volt_cell_fall              : 0.000;
  k_volt_cell_rise              : 0.000;
  k_volt_hold_fall              : 0.000;
  k_volt_hold_rise              : 0.000;
  k_volt_min_pulse_width_high   : 0.000;
  k_volt_min_pulse_width_low    : 0.000;
  k_volt_min_period             : 0.000;
  k_volt_rise_propagation       : 0.000;
  k_volt_fall_propagation       : 0.000;
  k_volt_rise_transition        : 0.0;
  k_volt_fall_transition        : 0.0;
  k_volt_recovery_fall          : 0.000;
  k_volt_recovery_rise          : 0.000;
  k_volt_setup_fall             : 0.000;
  k_volt_setup_rise             : 0.000;

  /* operation conditions */
  voltage_map (VDDCE, 0.9);
  voltage_map (VDDPE, 0.9);
  voltage_map (VSSE, 0);
  operating_conditions(ss_0p90v_0p90v_125c) {
    process      : 1;
    temperature  : 125.000;
    voltage      : 0.900;
    tree_type    : balanced_tree;
  }
  default_operating_conditions : ss_0p90v_0p90v_125c;

  /* wire-loads */
  wire_load("sample") {
    resistance   : 1.6e-05;
    capacitance  : 0.0002;
    area         : 1.7;
    slope        : 500;
    fanout_length(1,500);
  }

  /* templates */ 
  define ("peak_current", "cell", "float");
  lu_table_template(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_mux_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_clk_setup_constraint_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_constraint_template) {
     variable_1 : related_pin_transition;
     variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_clkslew_load) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_sigslew_load) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_load) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  type (sram_512w_32b_120mhz_wwm_DATA) {
    base_type : array ;
    data_type : bit ;
    bit_width : 32;
    bit_from : 31;
    bit_to : 0 ;
    downto : true ;
  }
  type (sram_512w_32b_120mhz_wwm_UPM) {
    base_type : array ;
    data_type : bit ;
    bit_width : 3;
    bit_from : 2;
    bit_to : 0 ;
    downto : true ;
  }
  type (sram_512w_32b_120mhz_wwm_ADDRESS) {
    base_type : array ;
    data_type : bit ;
    bit_width : 9;
    bit_from : 8;
    bit_to : 0 ;
    downto : true ;
  }
  type (sram_512w_32b_120mhz_wwm_WRITE) {
    base_type : array ;
    data_type : bit ;
    bit_width : 4;
    bit_from : 3;
    bit_to : 0 ;
    downto : true ;
  }
  cell(sram_512w_32b_120mhz_wwm) {
    area : 35811.319500;
    dont_use : TRUE;
    dont_touch : TRUE;
    interface_timing : TRUE;
    power_gating_cell : "mtcmos";
    memory() {
      type : ram;
      address_width : 9;
      word_width : 32;
    }
    pin(CENY) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "CEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.151864, 0.163330, 0.179709, 0.212468, 0.259967, 0.372984, 0.553156", \
             "0.154861, 0.166326, 0.182706, 0.215464, 0.262964, 0.375981, 0.556153", \
             "0.158203, 0.169669, 0.186048, 0.218806, 0.266306, 0.379323, 0.559495", \
             "0.165003, 0.176468, 0.192848, 0.225606, 0.273106, 0.386123, 0.566295", \
             "0.185056, 0.196522, 0.212901, 0.245660, 0.293159, 0.406176, 0.586348", \
             "0.218479, 0.229944, 0.246324, 0.279082, 0.326582, 0.439599, 0.619771", \
             "0.262389, 0.273855, 0.290234, 0.322992, 0.370492, 0.483509, 0.663681" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.041666, 0.064924, 0.099411, 0.170265, 0.273943, 0.523484, 0.919266", \
             "0.041487, 0.064870, 0.099472, 0.170128, 0.273661, 0.523663, 0.918995", \
             "0.041447, 0.064710, 0.099370, 0.170253, 0.274456, 0.523921, 0.917157", \
             "0.041510, 0.064736, 0.099580, 0.170214, 0.273459, 0.523389, 0.917951", \
             "0.041613, 0.064861, 0.099526, 0.170223, 0.273901, 0.523332, 0.918148", \
             "0.041839, 0.065058, 0.099345, 0.170318, 0.273283, 0.523291, 0.919002", \
             "0.041780, 0.065116, 0.099623, 0.170102, 0.273712, 0.522921, 0.919488" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.165023, 0.172698, 0.183662, 0.205590, 0.237386, 0.313039, 0.433646", \
             "0.167090, 0.174765, 0.185729, 0.207657, 0.239453, 0.315106, 0.435713", \
             "0.169395, 0.177070, 0.188034, 0.209963, 0.241759, 0.317412, 0.438018", \
             "0.174086, 0.181761, 0.192725, 0.214653, 0.246449, 0.322102, 0.442709", \
             "0.187919, 0.195594, 0.206558, 0.228486, 0.260282, 0.335935, 0.456542", \
             "0.210974, 0.218649, 0.229613, 0.251541, 0.283337, 0.358990, 0.479597", \
             "0.241263, 0.248938, 0.259902, 0.281831, 0.313627, 0.389280, 0.509886" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.035735, 0.051448, 0.074130, 0.120156, 0.188652, 0.353592, 0.620189", \
             "0.035718, 0.051451, 0.074113, 0.120026, 0.188423, 0.353503, 0.619246", \
             "0.035766, 0.051435, 0.074117, 0.120234, 0.188425, 0.354608, 0.620561", \
             "0.035726, 0.051423, 0.074072, 0.120119, 0.188631, 0.354452, 0.618276", \
             "0.035799, 0.051499, 0.074116, 0.120002, 0.188616, 0.353736, 0.618271", \
             "0.035788, 0.051576, 0.074072, 0.120323, 0.188478, 0.354436, 0.619991", \
             "0.035822, 0.051596, 0.074038, 0.120099, 0.188606, 0.354296, 0.619898" \
           );
         }
      }
      timing() {
        related_pin : "TCEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.154164, 0.165630, 0.182009, 0.214768, 0.262267, 0.375284, 0.555456", \
             "0.157161, 0.168626, 0.185006, 0.217764, 0.265264, 0.378281, 0.558453", \
             "0.160503, 0.171969, 0.188348, 0.221106, 0.268606, 0.381623, 0.561795", \
             "0.167303, 0.178768, 0.195148, 0.227906, 0.275406, 0.388423, 0.568595", \
             "0.187356, 0.198822, 0.215201, 0.247960, 0.295459, 0.408476, 0.588648", \
             "0.220779, 0.232244, 0.248624, 0.281382, 0.328882, 0.441899, 0.622071", \
             "0.264689, 0.276155, 0.292534, 0.325292, 0.372792, 0.485809, 0.665981" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.041607, 0.064701, 0.099159, 0.169933, 0.273942, 0.523426, 0.918737", \
             "0.041590, 0.064694, 0.099179, 0.169967, 0.274050, 0.523466, 0.918764", \
             "0.041589, 0.064725, 0.099317, 0.169891, 0.273363, 0.522409, 0.919553", \
             "0.041554, 0.064778, 0.099253, 0.169891, 0.273284, 0.522904, 0.919371", \
             "0.041322, 0.064744, 0.099188, 0.169776, 0.273348, 0.522745, 0.919560", \
             "0.041482, 0.064727, 0.098987, 0.169939, 0.273565, 0.523160, 0.916445", \
             "0.041578, 0.064675, 0.099218, 0.169826, 0.273916, 0.523410, 0.918034" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.165723, 0.173398, 0.184362, 0.206290, 0.238086, 0.313739, 0.434346", \
             "0.167790, 0.175465, 0.186429, 0.208357, 0.240153, 0.315806, 0.436413", \
             "0.170095, 0.177770, 0.188734, 0.210663, 0.242459, 0.318112, 0.438718", \
             "0.174786, 0.182461, 0.193425, 0.215353, 0.247149, 0.322802, 0.443409", \
             "0.188619, 0.196294, 0.207258, 0.229186, 0.260982, 0.336635, 0.457242", \
             "0.211674, 0.219349, 0.230313, 0.252241, 0.284037, 0.359690, 0.480297", \
             "0.241963, 0.249638, 0.260602, 0.282531, 0.314327, 0.389980, 0.510586" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.035814, 0.051483, 0.074130, 0.120135, 0.188830, 0.354242, 0.620251", \
             "0.035976, 0.051521, 0.074038, 0.120237, 0.188566, 0.354406, 0.618332", \
             "0.035901, 0.051686, 0.074155, 0.120161, 0.188297, 0.354366, 0.620297", \
             "0.035819, 0.051624, 0.074060, 0.120153, 0.188177, 0.353527, 0.620174", \
             "0.036003, 0.051620, 0.074072, 0.120400, 0.188634, 0.353394, 0.619349", \
             "0.036135, 0.051819, 0.074248, 0.120197, 0.188676, 0.353841, 0.619858", \
             "0.036463, 0.051909, 0.074449, 0.120368, 0.188313, 0.354137, 0.620859" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.358742, 0.370207, 0.386586, 0.419345, 0.466845, 0.579861, 0.760033", \
             "0.360577, 0.372043, 0.388422, 0.421180, 0.468680, 0.581697, 0.761869", \
             "0.362625, 0.374090, 0.390469, 0.423228, 0.470728, 0.583744, 0.763916", \
             "0.366790, 0.378255, 0.394635, 0.427393, 0.474893, 0.587910, 0.768082", \
             "0.379074, 0.390540, 0.406919, 0.439678, 0.487177, 0.600194, 0.780366", \
             "0.399548, 0.411014, 0.427393, 0.460152, 0.507651, 0.620668, 0.800840", \
             "0.426447, 0.437912, 0.454292, 0.487050, 0.534550, 0.647567, 0.827739" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.041556, 0.064807, 0.099383, 0.169979, 0.273716, 0.522174, 0.918943", \
             "0.041492, 0.064831, 0.099123, 0.169806, 0.273485, 0.522625, 0.915870", \
             "0.041439, 0.064714, 0.099362, 0.169952, 0.273969, 0.522536, 0.919094", \
             "0.041494, 0.064716, 0.099374, 0.169886, 0.273947, 0.522246, 0.918929", \
             "0.041600, 0.064684, 0.099271, 0.169874, 0.274120, 0.523248, 0.918677", \
             "0.041592, 0.064717, 0.099259, 0.169882, 0.273715, 0.522951, 0.918951", \
             "0.041493, 0.064822, 0.099162, 0.169975, 0.273953, 0.522389, 0.917717" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.308065, 0.315740, 0.326705, 0.348633, 0.380429, 0.456082, 0.576688", \
             "0.313861, 0.321536, 0.332500, 0.354428, 0.386225, 0.461878, 0.582484", \
             "0.320325, 0.328000, 0.338964, 0.360893, 0.392689, 0.468342, 0.588948", \
             "0.333476, 0.341151, 0.352115, 0.374044, 0.405840, 0.481493, 0.602099", \
             "0.372261, 0.379936, 0.390900, 0.412828, 0.444624, 0.520277, 0.640884", \
             "0.436902, 0.444577, 0.455541, 0.477469, 0.509265, 0.584918, 0.705525", \
             "0.521827, 0.529502, 0.540466, 0.562394, 0.594190, 0.669843, 0.790450" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.035825, 0.051506, 0.074077, 0.120000, 0.188666, 0.354349, 0.620175", \
             "0.035839, 0.051495, 0.074030, 0.120125, 0.188468, 0.354422, 0.620152", \
             "0.035849, 0.051437, 0.074176, 0.120202, 0.188402, 0.354139, 0.619660", \
             "0.035884, 0.051478, 0.074108, 0.120099, 0.188554, 0.354381, 0.619456", \
             "0.035744, 0.051455, 0.074036, 0.120007, 0.188562, 0.354353, 0.620188", \
             "0.035804, 0.051571, 0.073969, 0.119962, 0.188564, 0.354285, 0.619223", \
             "0.035738, 0.051435, 0.074096, 0.120105, 0.188473, 0.354358, 0.618791" \
           );
         }
      }
    }
    bus(WENY) {
      bus_type : sram_512w_32b_120mhz_wwm_WRITE;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "WEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.233657, 0.245123, 0.261502, 0.294260, 0.341760, 0.454777, 0.634949", \
             "0.235961, 0.247426, 0.263805, 0.296564, 0.344064, 0.457081, 0.637252", \
             "0.238530, 0.249996, 0.266375, 0.299133, 0.346633, 0.459650, 0.639822", \
             "0.243757, 0.255223, 0.271602, 0.304361, 0.351861, 0.464877, 0.645049", \
             "0.259174, 0.270639, 0.287019, 0.319777, 0.367277, 0.480294, 0.660466", \
             "0.284868, 0.296333, 0.312713, 0.345471, 0.392971, 0.505988, 0.686160", \
             "0.318624, 0.330090, 0.346469, 0.379228, 0.426728, 0.539744, 0.719916" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.043421, 0.066082, 0.100385, 0.171010, 0.275096, 0.523092, 0.921939", \
             "0.043236, 0.066141, 0.100354, 0.170601, 0.274366, 0.523682, 0.921408", \
             "0.043372, 0.066168, 0.100194, 0.170760, 0.275521, 0.523476, 0.918954", \
             "0.043159, 0.066271, 0.100340, 0.171075, 0.275363, 0.523814, 0.919834", \
             "0.043150, 0.066083, 0.100045, 0.170747, 0.275304, 0.524721, 0.921311", \
             "0.043162, 0.065962, 0.100194, 0.170758, 0.275255, 0.525021, 0.918663", \
             "0.043487, 0.066309, 0.100340, 0.170719, 0.274990, 0.525110, 0.919740" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.360809, 0.368484, 0.379449, 0.401377, 0.433173, 0.508826, 0.629432", \
             "0.366182, 0.373857, 0.384822, 0.406750, 0.438546, 0.514199, 0.634805", \
             "0.372175, 0.379850, 0.390814, 0.412743, 0.444539, 0.520192, 0.640798", \
             "0.384368, 0.392042, 0.403007, 0.424935, 0.456731, 0.532384, 0.652991", \
             "0.420325, 0.428000, 0.438964, 0.460892, 0.492688, 0.568341, 0.688948", \
             "0.480253, 0.487928, 0.498892, 0.520821, 0.552617, 0.628270, 0.748876", \
             "0.558987, 0.566662, 0.577626, 0.599554, 0.631351, 0.707004, 0.827610" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.048035, 0.064609, 0.087145, 0.131635, 0.197868, 0.360690, 0.623854", \
             "0.048190, 0.064615, 0.087091, 0.131739, 0.197879, 0.360559, 0.622417", \
             "0.048094, 0.064658, 0.087121, 0.131636, 0.197815, 0.360539, 0.622747", \
             "0.048125, 0.064670, 0.086955, 0.131883, 0.198159, 0.359013, 0.623437", \
             "0.048104, 0.064711, 0.087000, 0.131666, 0.197911, 0.360934, 0.623845", \
             "0.048053, 0.064564, 0.087046, 0.131832, 0.198370, 0.359607, 0.624267", \
             "0.048262, 0.064800, 0.087147, 0.131690, 0.198108, 0.361220, 0.624035" \
           );
         }
      }
      timing() {
        related_pin : "TWEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.236757, 0.248223, 0.264602, 0.297360, 0.344860, 0.457877, 0.638049", \
             "0.239061, 0.250526, 0.266905, 0.299664, 0.347164, 0.460181, 0.640352", \
             "0.241630, 0.253096, 0.269475, 0.302233, 0.349733, 0.462750, 0.642922", \
             "0.246857, 0.258323, 0.274702, 0.307461, 0.354961, 0.467977, 0.648149", \
             "0.262274, 0.273739, 0.290119, 0.322877, 0.370377, 0.483394, 0.663566", \
             "0.287968, 0.299433, 0.315813, 0.348571, 0.396071, 0.509088, 0.689260", \
             "0.321724, 0.333190, 0.349569, 0.382328, 0.429828, 0.542844, 0.723016" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.043146, 0.065872, 0.099748, 0.170284, 0.274118, 0.522473, 0.917798", \
             "0.043055, 0.065835, 0.099890, 0.170642, 0.274087, 0.522273, 0.921962", \
             "0.043007, 0.065809, 0.099884, 0.170600, 0.274020, 0.521115, 0.919376", \
             "0.043154, 0.065861, 0.099808, 0.170485, 0.274232, 0.522984, 0.919641", \
             "0.043138, 0.065912, 0.099733, 0.170423, 0.274227, 0.523681, 0.919569", \
             "0.043024, 0.065837, 0.099943, 0.170573, 0.274199, 0.523409, 0.920829", \
             "0.043102, 0.065654, 0.099997, 0.170655, 0.273904, 0.523522, 0.917462" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.353909, 0.361584, 0.372549, 0.394477, 0.426273, 0.501926, 0.622532", \
             "0.359282, 0.366957, 0.377922, 0.399850, 0.431646, 0.507299, 0.627905", \
             "0.365275, 0.372950, 0.383914, 0.405843, 0.437639, 0.513292, 0.633898", \
             "0.377468, 0.385142, 0.396107, 0.418035, 0.449831, 0.525484, 0.646091", \
             "0.413425, 0.421100, 0.432064, 0.453992, 0.485788, 0.561441, 0.682048", \
             "0.473353, 0.481028, 0.491992, 0.513921, 0.545717, 0.621370, 0.741976", \
             "0.552087, 0.559762, 0.570726, 0.592654, 0.624451, 0.700104, 0.820710" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.047978, 0.064506, 0.087136, 0.131699, 0.197860, 0.359173, 0.623715", \
             "0.047994, 0.064676, 0.087171, 0.131742, 0.198391, 0.360824, 0.622587", \
             "0.048148, 0.064447, 0.087166, 0.131789, 0.197770, 0.361073, 0.623916", \
             "0.048106, 0.064570, 0.086946, 0.131763, 0.197665, 0.360839, 0.623350", \
             "0.048160, 0.064491, 0.086957, 0.131725, 0.197620, 0.360598, 0.623854", \
             "0.048013, 0.064590, 0.087246, 0.131737, 0.198466, 0.360590, 0.622641", \
             "0.048276, 0.064826, 0.086993, 0.131719, 0.197576, 0.359164, 0.621562" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.594914, 0.606380, 0.622759, 0.655517, 0.703017, 0.816034, 0.996206", \
             "0.596750, 0.608215, 0.624594, 0.657353, 0.704853, 0.817870, 0.998042", \
             "0.598797, 0.610263, 0.626642, 0.659400, 0.706900, 0.819917, 1.000089", \
             "0.602963, 0.614428, 0.630807, 0.663566, 0.711066, 0.824082, 1.004254", \
             "0.615247, 0.626712, 0.643092, 0.675850, 0.723350, 0.836367, 1.016539", \
             "0.635721, 0.647186, 0.663566, 0.696324, 0.743824, 0.856841, 1.037013", \
             "0.662620, 0.674085, 0.690464, 0.723223, 0.770723, 0.883739, 1.063911" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.042968, 0.065891, 0.099988, 0.170340, 0.274309, 0.521481, 0.921753", \
             "0.042983, 0.065598, 0.099706, 0.170498, 0.274046, 0.521333, 0.920592", \
             "0.043015, 0.065807, 0.099809, 0.170251, 0.274263, 0.523494, 0.921827", \
             "0.042995, 0.065648, 0.099822, 0.170285, 0.274082, 0.523416, 0.921870", \
             "0.042948, 0.065624, 0.099758, 0.170268, 0.274272, 0.523404, 0.921423", \
             "0.042749, 0.065751, 0.099769, 0.170612, 0.273758, 0.522871, 0.921358", \
             "0.042980, 0.065802, 0.099711, 0.170435, 0.274324, 0.523790, 0.920114" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.703402, 0.711077, 0.722041, 0.743970, 0.775766, 0.851419, 0.972025", \
             "0.709198, 0.716873, 0.727837, 0.749765, 0.781561, 0.857214, 0.977821", \
             "0.715662, 0.723337, 0.734301, 0.756229, 0.788025, 0.863679, 0.984285", \
             "0.728813, 0.736488, 0.747452, 0.769380, 0.801177, 0.876830, 0.997436", \
             "0.767597, 0.775272, 0.786237, 0.808165, 0.839961, 0.915614, 1.036220", \
             "0.832238, 0.839913, 0.850878, 0.872806, 0.904602, 0.980255, 1.100861", \
             "0.917163, 0.924838, 0.935802, 0.957731, 0.989527, 1.065180, 1.185786" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.048146, 0.064644, 0.087129, 0.131898, 0.198561, 0.360601, 0.624243", \
             "0.048048, 0.064551, 0.087120, 0.131608, 0.197832, 0.360810, 0.624409", \
             "0.048273, 0.064564, 0.087047, 0.131849, 0.198599, 0.359212, 0.623287", \
             "0.048128, 0.064634, 0.086998, 0.131814, 0.198519, 0.360076, 0.623037", \
             "0.048160, 0.064539, 0.087039, 0.131911, 0.197788, 0.359110, 0.624278", \
             "0.048444, 0.064719, 0.087180, 0.131911, 0.198589, 0.360769, 0.622864", \
             "0.048171, 0.064539, 0.087099, 0.131857, 0.198568, 0.360479, 0.621251" \
           );
         }
      }
    }
    bus(AY) {
      bus_type : sram_512w_32b_120mhz_wwm_ADDRESS;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "A";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.178955, 0.190420, 0.206799, 0.239558, 0.287058, 0.400075, 0.580246", \
             "0.182465, 0.193930, 0.210309, 0.243068, 0.290568, 0.403585, 0.583756", \
             "0.186380, 0.197845, 0.214224, 0.246983, 0.294483, 0.407500, 0.587671", \
             "0.194345, 0.205810, 0.222189, 0.254948, 0.302448, 0.415465, 0.595636", \
             "0.217835, 0.229300, 0.245679, 0.278438, 0.325938, 0.438955, 0.619126", \
             "0.256985, 0.268450, 0.284829, 0.317588, 0.365088, 0.478105, 0.658276", \
             "0.308420, 0.319885, 0.336264, 0.369023, 0.416523, 0.529540, 0.709711" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.038296, 0.062395, 0.098226, 0.171295, 0.278509, 0.535518, 0.942812", \
             "0.038155, 0.062442, 0.098204, 0.171329, 0.278499, 0.536540, 0.946036", \
             "0.038336, 0.062577, 0.098267, 0.171402, 0.278736, 0.535464, 0.945555", \
             "0.038297, 0.062255, 0.098197, 0.171327, 0.278733, 0.534721, 0.945459", \
             "0.038461, 0.062582, 0.098187, 0.171420, 0.278593, 0.536705, 0.943608", \
             "0.038714, 0.062771, 0.098392, 0.171684, 0.279438, 0.537187, 0.945237", \
             "0.038985, 0.062878, 0.098517, 0.171650, 0.278714, 0.536479, 0.945880" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.248827, 0.256502, 0.267466, 0.289394, 0.321190, 0.396843, 0.517450", \
             "0.253491, 0.261166, 0.272130, 0.294059, 0.325855, 0.401508, 0.522114", \
             "0.258694, 0.266369, 0.277333, 0.299261, 0.331057, 0.406710, 0.527317", \
             "0.269278, 0.276953, 0.287917, 0.309846, 0.341642, 0.417295, 0.537901", \
             "0.300494, 0.308169, 0.319133, 0.341061, 0.372858, 0.448511, 0.569117", \
             "0.352520, 0.360195, 0.371159, 0.393087, 0.424884, 0.500537, 0.621143", \
             "0.420871, 0.428546, 0.439510, 0.461439, 0.493235, 0.568888, 0.689494" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.038366, 0.054949, 0.077748, 0.124007, 0.193350, 0.361104, 0.630737", \
             "0.038276, 0.054877, 0.077607, 0.124165, 0.193556, 0.360843, 0.632264", \
             "0.038337, 0.054805, 0.077884, 0.124210, 0.193533, 0.360595, 0.631339", \
             "0.038374, 0.054840, 0.077647, 0.124205, 0.193458, 0.361430, 0.632048", \
             "0.038286, 0.054808, 0.077665, 0.124059, 0.193135, 0.361232, 0.630424", \
             "0.038403, 0.054847, 0.077705, 0.124247, 0.193334, 0.361330, 0.631656", \
             "0.038654, 0.055174, 0.077955, 0.124266, 0.193409, 0.361231, 0.631679" \
           );
         }
      }
      timing() {
        related_pin : "TA";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.180355, 0.191820, 0.208199, 0.240958, 0.288458, 0.401475, 0.581646", \
             "0.183865, 0.195330, 0.211709, 0.244468, 0.291968, 0.404985, 0.585156", \
             "0.187780, 0.199245, 0.215624, 0.248383, 0.295883, 0.408900, 0.589071", \
             "0.195745, 0.207210, 0.223589, 0.256348, 0.303848, 0.416865, 0.597036", \
             "0.219235, 0.230700, 0.247079, 0.279838, 0.327338, 0.440355, 0.620526", \
             "0.258385, 0.269850, 0.286229, 0.318988, 0.366488, 0.479505, 0.659676", \
             "0.309820, 0.321285, 0.337664, 0.370423, 0.417923, 0.530940, 0.711111" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.038133, 0.062280, 0.098007, 0.171590, 0.278095, 0.535327, 0.944467", \
             "0.038103, 0.062330, 0.098024, 0.171265, 0.278156, 0.535995, 0.944108", \
             "0.038075, 0.062310, 0.098094, 0.171215, 0.278259, 0.536629, 0.942924", \
             "0.038249, 0.062366, 0.097928, 0.170971, 0.278152, 0.535342, 0.942485", \
             "0.038176, 0.062429, 0.097942, 0.171270, 0.278368, 0.535657, 0.942737", \
             "0.038166, 0.062312, 0.098070, 0.171203, 0.278210, 0.535574, 0.945069", \
             "0.038157, 0.062292, 0.097883, 0.171548, 0.278994, 0.534823, 0.944271" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.252427, 0.260102, 0.271066, 0.292994, 0.324790, 0.400443, 0.521050", \
             "0.257091, 0.264766, 0.275730, 0.297659, 0.329455, 0.405108, 0.525714", \
             "0.262294, 0.269969, 0.280933, 0.302861, 0.334657, 0.410310, 0.530917", \
             "0.272878, 0.280553, 0.291517, 0.313446, 0.345242, 0.420895, 0.541501", \
             "0.304094, 0.311769, 0.322733, 0.344661, 0.376458, 0.452111, 0.572717", \
             "0.356120, 0.363795, 0.374759, 0.396687, 0.428484, 0.504137, 0.624743", \
             "0.424471, 0.432146, 0.443110, 0.465039, 0.496835, 0.572488, 0.693094" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.038252, 0.054723, 0.077634, 0.124003, 0.193499, 0.361685, 0.629508", \
             "0.038470, 0.054721, 0.077589, 0.124211, 0.193576, 0.360938, 0.631803", \
             "0.038372, 0.054735, 0.077744, 0.124192, 0.193230, 0.361255, 0.630350", \
             "0.038374, 0.054824, 0.077841, 0.124380, 0.193521, 0.361455, 0.631859", \
             "0.038369, 0.054680, 0.077584, 0.124033, 0.193144, 0.361060, 0.630261", \
             "0.038488, 0.054892, 0.077624, 0.124124, 0.193103, 0.360397, 0.631634", \
             "0.038768, 0.055096, 0.077746, 0.124360, 0.193510, 0.361138, 0.631703" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.463289, 0.474754, 0.491134, 0.523892, 0.571392, 0.684409, 0.864581", \
             "0.465124, 0.476590, 0.492969, 0.525728, 0.573228, 0.686244, 0.866416", \
             "0.467172, 0.478637, 0.495017, 0.527775, 0.575275, 0.688292, 0.868464", \
             "0.471337, 0.482803, 0.499182, 0.531941, 0.579440, 0.692457, 0.872629", \
             "0.483622, 0.495087, 0.511466, 0.544225, 0.591725, 0.704742, 0.884913", \
             "0.504096, 0.515561, 0.531940, 0.564699, 0.612199, 0.725216, 0.905387", \
             "0.530994, 0.542460, 0.558839, 0.591598, 0.639097, 0.752114, 0.932286" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.038163, 0.062338, 0.098199, 0.171384, 0.278462, 0.535351, 0.943992", \
             "0.038110, 0.062265, 0.098011, 0.171248, 0.277924, 0.535546, 0.944838", \
             "0.038221, 0.062376, 0.097989, 0.171666, 0.278573, 0.536164, 0.944157", \
             "0.038145, 0.062390, 0.098140, 0.171374, 0.278615, 0.536238, 0.943868", \
             "0.038199, 0.062346, 0.097977, 0.171471, 0.278509, 0.534981, 0.943930", \
             "0.038159, 0.062332, 0.097962, 0.171333, 0.278232, 0.535296, 0.943953", \
             "0.038232, 0.062348, 0.098127, 0.171337, 0.278405, 0.536388, 0.944930" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.490054, 0.497729, 0.508693, 0.530621, 0.562418, 0.638071, 0.758677", \
             "0.495849, 0.503524, 0.514488, 0.536417, 0.568213, 0.643866, 0.764472", \
             "0.502313, 0.509988, 0.520952, 0.542881, 0.574677, 0.650330, 0.770936", \
             "0.515464, 0.523139, 0.534104, 0.556032, 0.587828, 0.663481, 0.784087", \
             "0.554249, 0.561924, 0.572888, 0.594817, 0.626613, 0.702266, 0.822872", \
             "0.618890, 0.626565, 0.637529, 0.659458, 0.691254, 0.766907, 0.887513", \
             "0.703815, 0.711490, 0.722454, 0.744382, 0.776179, 0.851832, 0.972438" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.038355, 0.054682, 0.077525, 0.124199, 0.193357, 0.361669, 0.630804", \
             "0.038309, 0.054693, 0.077593, 0.124254, 0.193523, 0.360907, 0.630429", \
             "0.038480, 0.054681, 0.077637, 0.124226, 0.193450, 0.361462, 0.631635", \
             "0.038364, 0.054719, 0.077548, 0.123941, 0.193492, 0.361616, 0.631837", \
             "0.038187, 0.054706, 0.077459, 0.124133, 0.193313, 0.361626, 0.630779", \
             "0.038395, 0.054638, 0.077629, 0.123874, 0.193436, 0.361255, 0.631824", \
             "0.038292, 0.054665, 0.077482, 0.124123, 0.193375, 0.361649, 0.631880" \
           );
         }
      }
    }
    bus(DY) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "D";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.223498, 0.234963, 0.251342, 0.284101, 0.331601, 0.444618, 0.624789", \
             "0.226980, 0.238446, 0.254825, 0.287584, 0.335083, 0.448100, 0.628272", \
             "0.230865, 0.242330, 0.258710, 0.291468, 0.338968, 0.451985, 0.632157", \
             "0.238768, 0.250233, 0.266613, 0.299371, 0.346871, 0.459888, 0.640060", \
             "0.262075, 0.273541, 0.289920, 0.322679, 0.370178, 0.483195, 0.663367", \
             "0.300921, 0.312386, 0.328766, 0.361524, 0.409024, 0.522041, 0.702213", \
             "0.351956, 0.363421, 0.379800, 0.412559, 0.460059, 0.573076, 0.753247" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.044213, 0.067302, 0.101659, 0.172762, 0.277205, 0.527831, 0.926860", \
             "0.044199, 0.067171, 0.101625, 0.173061, 0.277795, 0.526528, 0.927168", \
             "0.044198, 0.067244, 0.101816, 0.172552, 0.278081, 0.527986, 0.924005", \
             "0.043997, 0.067326, 0.101811, 0.172604, 0.277577, 0.528033, 0.924045", \
             "0.044083, 0.067287, 0.101754, 0.172652, 0.277767, 0.528023, 0.925658", \
             "0.044515, 0.067355, 0.101799, 0.172562, 0.277150, 0.528124, 0.924865", \
             "0.044428, 0.067469, 0.101923, 0.173091, 0.277606, 0.529098, 0.925000" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.345792, 0.353467, 0.364431, 0.386359, 0.418156, 0.493809, 0.614415", \
             "0.351049, 0.358724, 0.369688, 0.391617, 0.423413, 0.499066, 0.619672", \
             "0.356913, 0.364588, 0.375552, 0.397480, 0.429277, 0.504930, 0.625536", \
             "0.368843, 0.376518, 0.387482, 0.409410, 0.441206, 0.516859, 0.637466", \
             "0.404026, 0.411700, 0.422665, 0.444593, 0.476389, 0.552042, 0.672649", \
             "0.462664, 0.470338, 0.481303, 0.503231, 0.535027, 0.610680, 0.731287", \
             "0.539702, 0.547377, 0.558341, 0.580269, 0.612065, 0.687718, 0.808325" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.049853, 0.066226, 0.088634, 0.133436, 0.200431, 0.361597, 0.625818", \
             "0.049655, 0.066374, 0.088867, 0.133433, 0.200294, 0.361682, 0.624712", \
             "0.049682, 0.066053, 0.088829, 0.133348, 0.199649, 0.363300, 0.626352", \
             "0.049581, 0.066224, 0.088684, 0.133407, 0.199882, 0.363118, 0.624083", \
             "0.049564, 0.066252, 0.088806, 0.133831, 0.200347, 0.361570, 0.626002", \
             "0.049594, 0.066224, 0.088651, 0.133642, 0.200187, 0.361692, 0.625808", \
             "0.049782, 0.066286, 0.088621, 0.133796, 0.199944, 0.362249, 0.626729" \
           );
         }
      }
      timing() {
        related_pin : "TD";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.229998, 0.241463, 0.257842, 0.290601, 0.338101, 0.451118, 0.631289", \
             "0.233480, 0.244946, 0.261325, 0.294084, 0.341583, 0.454600, 0.634772", \
             "0.237365, 0.248830, 0.265210, 0.297968, 0.345468, 0.458485, 0.638657", \
             "0.245268, 0.256733, 0.273113, 0.305871, 0.353371, 0.466388, 0.646560", \
             "0.268575, 0.280041, 0.296420, 0.329179, 0.376678, 0.489695, 0.669867", \
             "0.307421, 0.318886, 0.335266, 0.368024, 0.415524, 0.528541, 0.708713", \
             "0.358456, 0.369921, 0.386300, 0.419059, 0.466559, 0.579576, 0.759747" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.044104, 0.067093, 0.101266, 0.172157, 0.276515, 0.526283, 0.923167", \
             "0.044167, 0.067137, 0.101269, 0.172405, 0.276477, 0.526087, 0.927068", \
             "0.044098, 0.067159, 0.101498, 0.172389, 0.276389, 0.525023, 0.924109", \
             "0.044136, 0.067099, 0.101508, 0.172384, 0.276586, 0.526532, 0.924326", \
             "0.044169, 0.067169, 0.101376, 0.172547, 0.276566, 0.526979, 0.924273", \
             "0.044108, 0.067081, 0.101245, 0.172417, 0.276540, 0.526960, 0.926102", \
             "0.044082, 0.066788, 0.101591, 0.172386, 0.276456, 0.527060, 0.923514" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.347392, 0.355067, 0.366031, 0.387959, 0.419756, 0.495409, 0.616015", \
             "0.352649, 0.360324, 0.371288, 0.393217, 0.425013, 0.500666, 0.621272", \
             "0.358513, 0.366188, 0.377152, 0.399080, 0.430877, 0.506530, 0.627136", \
             "0.370443, 0.378118, 0.389082, 0.411010, 0.442806, 0.518459, 0.639066", \
             "0.405626, 0.413300, 0.424265, 0.446193, 0.477989, 0.553642, 0.674249", \
             "0.464264, 0.471938, 0.482903, 0.504831, 0.536627, 0.612280, 0.732887", \
             "0.541302, 0.548977, 0.559941, 0.581869, 0.613665, 0.689318, 0.809925" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.050045, 0.066154, 0.088933, 0.133715, 0.199814, 0.362629, 0.625956", \
             "0.049888, 0.066382, 0.088888, 0.133451, 0.200344, 0.362871, 0.624289", \
             "0.049769, 0.066245, 0.088832, 0.133523, 0.199616, 0.363233, 0.626116", \
             "0.049705, 0.066146, 0.088867, 0.133547, 0.200221, 0.363334, 0.626220", \
             "0.049709, 0.066117, 0.088691, 0.133501, 0.200273, 0.362684, 0.626171", \
             "0.049820, 0.066274, 0.088712, 0.133768, 0.200460, 0.362501, 0.624411", \
             "0.049878, 0.066535, 0.088980, 0.133925, 0.200365, 0.361604, 0.624512" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.592903, 0.604368, 0.620748, 0.653506, 0.701006, 0.814023, 0.994195", \
             "0.594738, 0.606204, 0.622583, 0.655342, 0.702841, 0.815858, 0.996030", \
             "0.596786, 0.608251, 0.624631, 0.657389, 0.704889, 0.817906, 0.998078", \
             "0.600951, 0.612417, 0.628796, 0.661554, 0.709054, 0.822071, 1.002243", \
             "0.613236, 0.624701, 0.641080, 0.673839, 0.721339, 0.834356, 1.014527", \
             "0.633710, 0.645175, 0.661554, 0.694313, 0.741813, 0.854830, 1.035001", \
             "0.660608, 0.672074, 0.688453, 0.721211, 0.768711, 0.881728, 1.061900" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.044042, 0.067033, 0.101356, 0.172284, 0.276755, 0.525200, 0.927103", \
             "0.044130, 0.066810, 0.101296, 0.172376, 0.276574, 0.525243, 0.926171", \
             "0.044090, 0.067023, 0.101311, 0.172181, 0.276413, 0.527014, 0.927131", \
             "0.044137, 0.066845, 0.101206, 0.172214, 0.276827, 0.526909, 0.926575", \
             "0.044054, 0.066812, 0.101349, 0.172320, 0.276636, 0.526692, 0.927022", \
             "0.043827, 0.066996, 0.101280, 0.172331, 0.276430, 0.526566, 0.927195", \
             "0.044044, 0.067111, 0.101326, 0.172513, 0.276703, 0.527161, 0.925466" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.693731, 0.701406, 0.712370, 0.734299, 0.766095, 0.841748, 0.962354", \
             "0.699526, 0.707201, 0.718165, 0.740094, 0.771890, 0.847543, 0.968149", \
             "0.705990, 0.713665, 0.724630, 0.746558, 0.778354, 0.854007, 0.974613", \
             "0.719142, 0.726816, 0.737781, 0.759709, 0.791505, 0.867158, 0.987765", \
             "0.757926, 0.765601, 0.776565, 0.798494, 0.830290, 0.905943, 1.026549", \
             "0.822567, 0.830242, 0.841206, 0.863135, 0.894931, 0.970584, 1.091190", \
             "0.907492, 0.915167, 0.926131, 0.948060, 0.979856, 1.055509, 1.176115" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.049656, 0.066215, 0.088902, 0.133559, 0.199877, 0.363202, 0.626181", \
             "0.049495, 0.066219, 0.088813, 0.133982, 0.200375, 0.361591, 0.626039", \
             "0.049617, 0.066182, 0.088880, 0.133564, 0.200440, 0.362341, 0.626676", \
             "0.049660, 0.066110, 0.088956, 0.133950, 0.200419, 0.363262, 0.626668", \
             "0.049650, 0.066192, 0.088641, 0.133473, 0.200252, 0.363022, 0.626273", \
             "0.049613, 0.066264, 0.088753, 0.133853, 0.200247, 0.361555, 0.626704", \
             "0.049646, 0.066238, 0.088901, 0.133412, 0.200045, 0.363474, 0.625641" \
           );
         }
      }
    }
    pin(GWENY) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "GWEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.233657, 0.245123, 0.261502, 0.294260, 0.341760, 0.454777, 0.634949", \
             "0.235961, 0.247426, 0.263805, 0.296564, 0.344064, 0.457081, 0.637252", \
             "0.238530, 0.249996, 0.266375, 0.299133, 0.346633, 0.459650, 0.639822", \
             "0.243757, 0.255223, 0.271602, 0.304361, 0.351861, 0.464877, 0.645049", \
             "0.259174, 0.270639, 0.287019, 0.319777, 0.367277, 0.480294, 0.660466", \
             "0.284868, 0.296333, 0.312713, 0.345471, 0.392971, 0.505988, 0.686160", \
             "0.318624, 0.330090, 0.346469, 0.379228, 0.426728, 0.539744, 0.719916" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.040781, 0.064291, 0.099448, 0.170656, 0.275147, 0.527162, 0.925909", \
             "0.040772, 0.064286, 0.099304, 0.170353, 0.275039, 0.526959, 0.925123", \
             "0.040639, 0.064231, 0.099320, 0.170650, 0.275403, 0.527045, 0.924029", \
             "0.040680, 0.064324, 0.099184, 0.170665, 0.275349, 0.526696, 0.924706", \
             "0.040719, 0.064296, 0.099099, 0.170580, 0.274696, 0.526647, 0.924406", \
             "0.040826, 0.064346, 0.099252, 0.170756, 0.275043, 0.526485, 0.925444", \
             "0.040939, 0.064422, 0.099261, 0.170660, 0.275475, 0.526166, 0.925997" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.360809, 0.368484, 0.379449, 0.401377, 0.433173, 0.508826, 0.629432", \
             "0.366182, 0.373857, 0.384822, 0.406750, 0.438546, 0.514199, 0.634805", \
             "0.372175, 0.379850, 0.390814, 0.412743, 0.444539, 0.520192, 0.640798", \
             "0.384368, 0.392042, 0.403007, 0.424935, 0.456731, 0.532384, 0.652991", \
             "0.420325, 0.428000, 0.438964, 0.460892, 0.492688, 0.568341, 0.688948", \
             "0.480253, 0.487928, 0.498892, 0.520821, 0.552617, 0.628270, 0.748876", \
             "0.558987, 0.566662, 0.577626, 0.599554, 0.631351, 0.707004, 0.827610" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.035264, 0.051043, 0.073791, 0.119889, 0.188664, 0.354002, 0.621776", \
             "0.035307, 0.051069, 0.073746, 0.119762, 0.188638, 0.353878, 0.620534", \
             "0.035256, 0.051098, 0.073794, 0.120066, 0.188640, 0.355145, 0.621833", \
             "0.035334, 0.051028, 0.073700, 0.120128, 0.188285, 0.354976, 0.619895", \
             "0.035380, 0.051283, 0.073786, 0.119965, 0.188586, 0.354826, 0.620177", \
             "0.035635, 0.051397, 0.073742, 0.120056, 0.188439, 0.354535, 0.621051", \
             "0.036056, 0.051568, 0.073933, 0.120104, 0.188832, 0.354997, 0.620749" \
           );
         }
      }
      timing() {
        related_pin : "TGWEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.236757, 0.248223, 0.264602, 0.297360, 0.344860, 0.457877, 0.638049", \
             "0.239061, 0.250526, 0.266905, 0.299664, 0.347164, 0.460181, 0.640352", \
             "0.241630, 0.253096, 0.269475, 0.302233, 0.349733, 0.462750, 0.642922", \
             "0.246857, 0.258323, 0.274702, 0.307461, 0.354961, 0.467977, 0.648149", \
             "0.262274, 0.273739, 0.290119, 0.322877, 0.370377, 0.483394, 0.663566", \
             "0.287968, 0.299433, 0.315813, 0.348571, 0.396071, 0.509088, 0.689260", \
             "0.321724, 0.333190, 0.349569, 0.382328, 0.429828, 0.542844, 0.723016" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.040723, 0.064080, 0.098952, 0.170529, 0.275055, 0.526910, 0.925351", \
             "0.040769, 0.064177, 0.098792, 0.170491, 0.275203, 0.526973, 0.925141", \
             "0.040531, 0.064176, 0.099074, 0.170492, 0.274906, 0.524961, 0.926029", \
             "0.040636, 0.064092, 0.098939, 0.170649, 0.275011, 0.526523, 0.925799", \
             "0.040450, 0.064124, 0.098962, 0.170329, 0.274990, 0.525872, 0.926021", \
             "0.040582, 0.064314, 0.098902, 0.170322, 0.275172, 0.526116, 0.923604", \
             "0.040694, 0.064108, 0.099043, 0.170649, 0.275327, 0.526557, 0.924378" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.353909, 0.361584, 0.372549, 0.394477, 0.426273, 0.501926, 0.622532", \
             "0.359282, 0.366957, 0.377922, 0.399850, 0.431646, 0.507299, 0.627905", \
             "0.365275, 0.372950, 0.383914, 0.405843, 0.437639, 0.513292, 0.633898", \
             "0.377468, 0.385142, 0.396107, 0.418035, 0.449831, 0.525484, 0.646091", \
             "0.413425, 0.421100, 0.432064, 0.453992, 0.485788, 0.561441, 0.682048", \
             "0.473353, 0.481028, 0.491992, 0.513921, 0.545717, 0.621370, 0.741976", \
             "0.552087, 0.559762, 0.570726, 0.592654, 0.624451, 0.700104, 0.820710" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.035143, 0.051015, 0.073607, 0.120074, 0.188683, 0.354771, 0.621568", \
             "0.035177, 0.050995, 0.073602, 0.120087, 0.188371, 0.354233, 0.619762", \
             "0.035182, 0.051036, 0.073647, 0.119811, 0.188589, 0.354033, 0.621861", \
             "0.035187, 0.050981, 0.073394, 0.120123, 0.188497, 0.354195, 0.621688", \
             "0.035264, 0.050958, 0.073520, 0.119886, 0.188265, 0.354201, 0.620304", \
             "0.035318, 0.050989, 0.073580, 0.120025, 0.188580, 0.354169, 0.620907", \
             "0.035521, 0.051131, 0.073708, 0.120053, 0.188558, 0.354851, 0.622459" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.594914, 0.606380, 0.622759, 0.655517, 0.703017, 0.816034, 0.996206", \
             "0.596750, 0.608215, 0.624594, 0.657353, 0.704853, 0.817870, 0.998042", \
             "0.598797, 0.610263, 0.626642, 0.659400, 0.706900, 0.819917, 1.000089", \
             "0.602963, 0.614428, 0.630807, 0.663566, 0.711066, 0.824082, 1.004254", \
             "0.615247, 0.626712, 0.643092, 0.675850, 0.723350, 0.836367, 1.016539", \
             "0.635721, 0.647186, 0.663566, 0.696324, 0.743824, 0.856841, 1.037013", \
             "0.662620, 0.674085, 0.690464, 0.723223, 0.770723, 0.883739, 1.063911" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.040635, 0.064297, 0.098958, 0.170436, 0.275250, 0.525185, 0.925265", \
             "0.040640, 0.064273, 0.099060, 0.170453, 0.274998, 0.525721, 0.922224", \
             "0.040578, 0.064112, 0.098948, 0.170517, 0.275012, 0.525929, 0.924777", \
             "0.040619, 0.064177, 0.099028, 0.170502, 0.274874, 0.525868, 0.925301", \
             "0.040739, 0.064180, 0.098970, 0.170479, 0.274997, 0.526468, 0.925522", \
             "0.040519, 0.064109, 0.098995, 0.170499, 0.275008, 0.526504, 0.925356", \
             "0.040612, 0.064189, 0.098929, 0.170447, 0.275007, 0.526055, 0.923217" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.703402, 0.711077, 0.722041, 0.743970, 0.775766, 0.851419, 0.972025", \
             "0.709198, 0.716873, 0.727837, 0.749765, 0.781561, 0.857214, 0.977821", \
             "0.715662, 0.723337, 0.734301, 0.756229, 0.788025, 0.863679, 0.984285", \
             "0.728813, 0.736488, 0.747452, 0.769380, 0.801177, 0.876830, 0.997436", \
             "0.767597, 0.775272, 0.786237, 0.808165, 0.839961, 0.915614, 1.036220", \
             "0.832238, 0.839913, 0.850878, 0.872806, 0.904602, 0.980255, 1.100861", \
             "0.917163, 0.924838, 0.935802, 0.957731, 0.989527, 1.065180, 1.185786" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.035190, 0.051049, 0.073515, 0.119960, 0.188585, 0.354823, 0.621555", \
             "0.035180, 0.051110, 0.073605, 0.119809, 0.188461, 0.355007, 0.621615", \
             "0.035260, 0.050882, 0.073548, 0.119852, 0.188536, 0.354707, 0.621006", \
             "0.035296, 0.050801, 0.073548, 0.119722, 0.188576, 0.354888, 0.620760", \
             "0.035158, 0.050983, 0.073536, 0.119877, 0.188490, 0.354799, 0.621675", \
             "0.035190, 0.051097, 0.073667, 0.119743, 0.188421, 0.354724, 0.620734", \
             "0.035132, 0.051010, 0.073549, 0.119791, 0.188568, 0.354827, 0.620223" \
           );
         }
      }
    }
    bus(Q) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.750000;
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.417913, 0.426103, 0.439206, 0.463775, 0.518372, 0.616648, 0.824119", \
             "0.419828, 0.428018, 0.441121, 0.465690, 0.520287, 0.618563, 0.826033", \
             "0.421964, 0.430153, 0.443257, 0.467826, 0.522423, 0.620699, 0.828169", \
             "0.426309, 0.434499, 0.447602, 0.472171, 0.526769, 0.625044, 0.832515", \
             "0.439124, 0.447314, 0.460417, 0.484986, 0.539584, 0.637859, 0.845330", \
             "0.460483, 0.468672, 0.481776, 0.506345, 0.560942, 0.659218, 0.866688", \
             "0.488543, 0.496733, 0.509836, 0.534405, 0.589003, 0.687278, 0.894749" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.025910, 0.043607, 0.073450, 0.130377, 0.260299, 0.495415, 0.991146", \
             "0.025784, 0.043666, 0.073431, 0.130606, 0.260245, 0.495330, 0.991632", \
             "0.025941, 0.043621, 0.073269, 0.130534, 0.260381, 0.495342, 0.991270", \
             "0.026032, 0.043637, 0.073445, 0.130484, 0.260442, 0.495233, 0.991707", \
             "0.025883, 0.043609, 0.073384, 0.130694, 0.260460, 0.495383, 0.991486", \
             "0.026056, 0.043796, 0.073381, 0.130382, 0.260511, 0.495253, 0.991608", \
             "0.025883, 0.043788, 0.073293, 0.130576, 0.260392, 0.495239, 0.991514" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.496181, 0.501663, 0.510434, 0.526880, 0.563428, 0.629213, 0.768093", \
             "0.498096, 0.503578, 0.512349, 0.528795, 0.565343, 0.631128, 0.770008", \
             "0.500231, 0.505713, 0.514485, 0.530931, 0.567478, 0.633264, 0.772144", \
             "0.504577, 0.510059, 0.518830, 0.535276, 0.571824, 0.637609, 0.776489", \
             "0.517392, 0.522874, 0.531645, 0.548092, 0.584639, 0.650424, 0.789304", \
             "0.538750, 0.544232, 0.553004, 0.569450, 0.605997, 0.671783, 0.810663", \
             "0.566811, 0.572293, 0.581064, 0.597511, 0.634058, 0.699843, 0.838723" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.023749, 0.035487, 0.053318, 0.086950, 0.164117, 0.305702, 0.608628", \
             "0.023554, 0.035420, 0.053342, 0.087051, 0.164119, 0.305554, 0.608395", \
             "0.023651, 0.035360, 0.053365, 0.086892, 0.164224, 0.305655, 0.608486", \
             "0.023686, 0.035445, 0.053306, 0.086783, 0.163870, 0.305430, 0.608449", \
             "0.023806, 0.035465, 0.053366, 0.086764, 0.163954, 0.305638, 0.608480", \
             "0.023764, 0.035511, 0.053311, 0.086837, 0.163920, 0.305759, 0.608450", \
             "0.023636, 0.035504, 0.053340, 0.087050, 0.164031, 0.305642, 0.608528" \
           );
         }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.016534, 0.028914, 0.048721, 0.085859, 0.168387, 0.316939, 0.630548");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.031930, 0.031930, 0.031930, 0.031930, 0.031930, 0.031930, 0.031930");
        }
      }
    }
    bus(QI) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.750000;
      memory_read() {
        address : A;
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b0 && EMA[0]== 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "1.217986, 1.226176, 1.239279, 1.263848, 1.318446, 1.416721, 1.624192", \
             "1.219901, 1.228091, 1.241194, 1.265763, 1.320360, 1.418636, 1.626107", \
             "1.222037, 1.230227, 1.243330, 1.267899, 1.322496, 1.420772, 1.628242", \
             "1.226382, 1.234572, 1.247675, 1.272244, 1.326842, 1.425117, 1.632588", \
             "1.239197, 1.247387, 1.260490, 1.285059, 1.339657, 1.437932, 1.645403", \
             "1.260556, 1.268745, 1.281849, 1.306418, 1.361015, 1.459291, 1.666761", \
             "1.288616, 1.296806, 1.309910, 1.334478, 1.389076, 1.487351, 1.694822" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.040118, 0.058207, 0.086589, 0.141029, 0.266649, 0.498363, 0.996202", \
             "0.039901, 0.058380, 0.086584, 0.140828, 0.266668, 0.497700, 0.998162", \
             "0.039746, 0.058277, 0.086578, 0.140738, 0.266766, 0.498077, 0.995930", \
             "0.040191, 0.058414, 0.086566, 0.140845, 0.266665, 0.497932, 0.997215", \
             "0.039855, 0.058253, 0.086493, 0.140831, 0.266720, 0.498346, 0.997171", \
             "0.039938, 0.058345, 0.086614, 0.140842, 0.266856, 0.497837, 0.998249", \
             "0.039885, 0.058308, 0.086741, 0.140947, 0.266999, 0.497972, 0.998025" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "1.197961, 1.203443, 1.212214, 1.228661, 1.265208, 1.330993, 1.469873", \
             "1.199876, 1.205358, 1.214129, 1.230576, 1.267123, 1.332908, 1.471788", \
             "1.202012, 1.207494, 1.216265, 1.232711, 1.269259, 1.335044, 1.473924", \
             "1.206357, 1.211839, 1.220611, 1.237057, 1.273604, 1.339389, 1.478269", \
             "1.219172, 1.224654, 1.233426, 1.249872, 1.286419, 1.352204, 1.491084", \
             "1.240531, 1.246013, 1.254784, 1.271230, 1.307778, 1.373563, 1.512443", \
             "1.268591, 1.274073, 1.282845, 1.299291, 1.335838, 1.401624, 1.540504" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.050141, 0.064045, 0.082187, 0.115656, 0.188076, 0.323193, 0.617908", \
             "0.050105, 0.063606, 0.083606, 0.115469, 0.188123, 0.323141, 0.617951", \
             "0.049944, 0.064297, 0.082047, 0.115424, 0.188166, 0.323366, 0.616681", \
             "0.050124, 0.064024, 0.083589, 0.115384, 0.188095, 0.323195, 0.617809", \
             "0.049929, 0.064562, 0.082171, 0.115668, 0.188069, 0.323471, 0.617829", \
             "0.050161, 0.064322, 0.083729, 0.116009, 0.188075, 0.323337, 0.616656", \
             "0.049571, 0.063923, 0.082553, 0.115526, 0.188115, 0.323339, 0.618031" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b0 && EMA[0]== 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "1.310276, 1.318466, 1.331569, 1.356138, 1.410736, 1.509011, 1.716482", \
             "1.312191, 1.320381, 1.333484, 1.358053, 1.412651, 1.510926, 1.718397", \
             "1.314327, 1.322517, 1.335620, 1.360189, 1.414787, 1.513062, 1.720533", \
             "1.318673, 1.326862, 1.339966, 1.364534, 1.419132, 1.517408, 1.724878", \
             "1.331488, 1.339677, 1.352781, 1.377350, 1.431947, 1.530223, 1.737693", \
             "1.352846, 1.361036, 1.374139, 1.398708, 1.453306, 1.551581, 1.759052", \
             "1.380907, 1.389096, 1.402200, 1.426769, 1.481366, 1.579642, 1.787112" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.040118, 0.058207, 0.086589, 0.141029, 0.266649, 0.498363, 0.996202", \
             "0.039901, 0.058380, 0.086584, 0.140828, 0.266668, 0.497700, 0.998162", \
             "0.039746, 0.058277, 0.086578, 0.140738, 0.266766, 0.498077, 0.995930", \
             "0.040191, 0.058414, 0.086566, 0.140845, 0.266665, 0.497932, 0.997215", \
             "0.039855, 0.058253, 0.086493, 0.140831, 0.266720, 0.498346, 0.997171", \
             "0.039938, 0.058345, 0.086614, 0.140842, 0.266856, 0.497837, 0.998249", \
             "0.039885, 0.058308, 0.086741, 0.140947, 0.266999, 0.497972, 0.998025" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "1.290251, 1.295733, 1.304505, 1.320951, 1.357498, 1.423284, 1.562164", \
             "1.292166, 1.297648, 1.306420, 1.322866, 1.359413, 1.425198, 1.564078", \
             "1.294302, 1.299784, 1.308555, 1.325002, 1.361549, 1.427334, 1.566214", \
             "1.298647, 1.304129, 1.312901, 1.329347, 1.365894, 1.431680, 1.570560", \
             "1.311462, 1.316945, 1.325716, 1.342162, 1.378710, 1.444495, 1.583375", \
             "1.332821, 1.338303, 1.347074, 1.363521, 1.400068, 1.465853, 1.604733", \
             "1.360882, 1.366364, 1.375135, 1.391581, 1.428129, 1.493914, 1.632794" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.050141, 0.064045, 0.082187, 0.115656, 0.188076, 0.323193, 0.617908", \
             "0.050105, 0.063606, 0.083606, 0.115469, 0.188123, 0.323141, 0.617951", \
             "0.049944, 0.064297, 0.082047, 0.115424, 0.188166, 0.323366, 0.616681", \
             "0.050124, 0.064024, 0.083589, 0.115384, 0.188095, 0.323195, 0.617809", \
             "0.049929, 0.064562, 0.082171, 0.115668, 0.188069, 0.323471, 0.617829", \
             "0.050161, 0.064322, 0.083729, 0.116009, 0.188075, 0.323337, 0.616656", \
             "0.049571, 0.063923, 0.082553, 0.115526, 0.188115, 0.323339, 0.618031" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b1 && EMA[0]== 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "1.453217, 1.461406, 1.474510, 1.499079, 1.553676, 1.651952, 1.859422", \
             "1.455132, 1.463321, 1.476425, 1.500994, 1.555591, 1.653867, 1.861337", \
             "1.457268, 1.465457, 1.478561, 1.503129, 1.557727, 1.656003, 1.863473", \
             "1.461613, 1.469803, 1.482906, 1.507475, 1.562072, 1.660348, 1.867818", \
             "1.474428, 1.482618, 1.495721, 1.520290, 1.574887, 1.673163, 1.880634", \
             "1.495787, 1.503976, 1.517080, 1.541648, 1.596246, 1.694521, 1.901992", \
             "1.523847, 1.532037, 1.545140, 1.569709, 1.624307, 1.722582, 1.930053" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.040118, 0.058207, 0.086589, 0.141029, 0.266649, 0.498363, 0.996202", \
             "0.039901, 0.058380, 0.086584, 0.140828, 0.266668, 0.497700, 0.998162", \
             "0.039746, 0.058277, 0.086578, 0.140738, 0.266766, 0.498077, 0.995930", \
             "0.040191, 0.058414, 0.086566, 0.140845, 0.266665, 0.497932, 0.997215", \
             "0.039855, 0.058253, 0.086493, 0.140831, 0.266720, 0.498346, 0.997171", \
             "0.039938, 0.058345, 0.086614, 0.140842, 0.266856, 0.497837, 0.998249", \
             "0.039885, 0.058308, 0.086741, 0.140947, 0.266999, 0.497972, 0.998025" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "1.433192, 1.438674, 1.447445, 1.463891, 1.500439, 1.566224, 1.705104", \
             "1.435107, 1.440589, 1.449360, 1.465806, 1.502354, 1.568139, 1.707019", \
             "1.437242, 1.442724, 1.451496, 1.467942, 1.504489, 1.570275, 1.709155", \
             "1.441588, 1.447070, 1.455841, 1.472287, 1.508835, 1.574620, 1.713500", \
             "1.454403, 1.459885, 1.468656, 1.485103, 1.521650, 1.587435, 1.726315", \
             "1.475761, 1.481243, 1.490015, 1.506461, 1.543008, 1.608794, 1.747674", \
             "1.503822, 1.509304, 1.518075, 1.534522, 1.571069, 1.636854, 1.775734" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.050141, 0.064045, 0.082187, 0.115656, 0.188076, 0.323193, 0.617908", \
             "0.050105, 0.063606, 0.083606, 0.115469, 0.188123, 0.323141, 0.617951", \
             "0.049944, 0.064297, 0.082047, 0.115424, 0.188166, 0.323366, 0.616681", \
             "0.050124, 0.064024, 0.083589, 0.115384, 0.188095, 0.323195, 0.617809", \
             "0.049929, 0.064562, 0.082171, 0.115668, 0.188069, 0.323471, 0.617829", \
             "0.050161, 0.064322, 0.083729, 0.116009, 0.188075, 0.323337, 0.616656", \
             "0.049571, 0.063923, 0.082553, 0.115526, 0.188115, 0.323339, 0.618031" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b1 && EMA[0]== 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "1.500822, 1.509012, 1.522115, 1.546684, 1.601282, 1.699557, 1.907028", \
             "1.502737, 1.510927, 1.524030, 1.548599, 1.603197, 1.701472, 1.908943", \
             "1.504873, 1.513063, 1.526166, 1.550735, 1.605333, 1.703608, 1.911079", \
             "1.509219, 1.517408, 1.530512, 1.555080, 1.609678, 1.707954, 1.915424", \
             "1.522034, 1.530223, 1.543327, 1.567896, 1.622493, 1.720769, 1.928239", \
             "1.543392, 1.551582, 1.564685, 1.589254, 1.643852, 1.742127, 1.949598", \
             "1.571453, 1.579642, 1.592746, 1.617315, 1.671912, 1.770188, 1.977658" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.040118, 0.058207, 0.086589, 0.141029, 0.266649, 0.498363, 0.996202", \
             "0.039901, 0.058380, 0.086584, 0.140828, 0.266668, 0.497700, 0.998162", \
             "0.039746, 0.058277, 0.086578, 0.140738, 0.266766, 0.498077, 0.995930", \
             "0.040191, 0.058414, 0.086566, 0.140845, 0.266665, 0.497932, 0.997215", \
             "0.039855, 0.058253, 0.086493, 0.140831, 0.266720, 0.498346, 0.997171", \
             "0.039938, 0.058345, 0.086614, 0.140842, 0.266856, 0.497837, 0.998249", \
             "0.039885, 0.058308, 0.086741, 0.140947, 0.266999, 0.497972, 0.998025" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "1.480797, 1.486279, 1.495051, 1.511497, 1.548044, 1.613830, 1.752710", \
             "1.482712, 1.488194, 1.496966, 1.513412, 1.549959, 1.615745, 1.754624", \
             "1.484848, 1.490330, 1.499101, 1.515548, 1.552095, 1.617880, 1.756760", \
             "1.489193, 1.494675, 1.503447, 1.519893, 1.556440, 1.622226, 1.761106", \
             "1.502008, 1.507491, 1.516262, 1.532708, 1.569256, 1.635041, 1.773921", \
             "1.523367, 1.528849, 1.537620, 1.554067, 1.590614, 1.656399, 1.795279", \
             "1.551428, 1.556910, 1.565681, 1.582127, 1.618675, 1.684460, 1.823340" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.050141, 0.064045, 0.082187, 0.115656, 0.188076, 0.323193, 0.617908", \
             "0.050105, 0.063606, 0.083606, 0.115469, 0.188123, 0.323141, 0.617951", \
             "0.049944, 0.064297, 0.082047, 0.115424, 0.188166, 0.323366, 0.616681", \
             "0.050124, 0.064024, 0.083589, 0.115384, 0.188095, 0.323195, 0.617809", \
             "0.049929, 0.064562, 0.082171, 0.115668, 0.188069, 0.323471, 0.617829", \
             "0.050161, 0.064322, 0.083729, 0.116009, 0.188075, 0.323337, 0.616656", \
             "0.049571, 0.063923, 0.082553, 0.115526, 0.188115, 0.323339, 0.618031" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b0 && EMA[0]== 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.040118, 0.058207, 0.086589, 0.141029, 0.266649, 0.498363, 0.996202", \
             "0.039901, 0.058380, 0.086584, 0.140828, 0.266668, 0.497700, 0.998162", \
             "0.039746, 0.058277, 0.086578, 0.140738, 0.266766, 0.498077, 0.995930", \
             "0.040191, 0.058414, 0.086566, 0.140845, 0.266665, 0.497932, 0.997215", \
             "0.039855, 0.058253, 0.086493, 0.140831, 0.266720, 0.498346, 0.997171", \
             "0.039938, 0.058345, 0.086614, 0.140842, 0.266856, 0.497837, 0.998249", \
             "0.039885, 0.058308, 0.086741, 0.140947, 0.266999, 0.497972, 0.998025" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.050141, 0.064045, 0.082187, 0.115656, 0.188076, 0.323193, 0.617908", \
             "0.050105, 0.063606, 0.083606, 0.115469, 0.188123, 0.323141, 0.617951", \
             "0.049944, 0.064297, 0.082047, 0.115424, 0.188166, 0.323366, 0.616681", \
             "0.050124, 0.064024, 0.083589, 0.115384, 0.188095, 0.323195, 0.617809", \
             "0.049929, 0.064562, 0.082171, 0.115668, 0.188069, 0.323471, 0.617829", \
             "0.050161, 0.064322, 0.083729, 0.116009, 0.188075, 0.323337, 0.616656", \
             "0.049571, 0.063923, 0.082553, 0.115526, 0.188115, 0.323339, 0.618031" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b0 && EMA[0]== 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.040118, 0.058207, 0.086589, 0.141029, 0.266649, 0.498363, 0.996202", \
             "0.039901, 0.058380, 0.086584, 0.140828, 0.266668, 0.497700, 0.998162", \
             "0.039746, 0.058277, 0.086578, 0.140738, 0.266766, 0.498077, 0.995930", \
             "0.040191, 0.058414, 0.086566, 0.140845, 0.266665, 0.497932, 0.997215", \
             "0.039855, 0.058253, 0.086493, 0.140831, 0.266720, 0.498346, 0.997171", \
             "0.039938, 0.058345, 0.086614, 0.140842, 0.266856, 0.497837, 0.998249", \
             "0.039885, 0.058308, 0.086741, 0.140947, 0.266999, 0.497972, 0.998025" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.050141, 0.064045, 0.082187, 0.115656, 0.188076, 0.323193, 0.617908", \
             "0.050105, 0.063606, 0.083606, 0.115469, 0.188123, 0.323141, 0.617951", \
             "0.049944, 0.064297, 0.082047, 0.115424, 0.188166, 0.323366, 0.616681", \
             "0.050124, 0.064024, 0.083589, 0.115384, 0.188095, 0.323195, 0.617809", \
             "0.049929, 0.064562, 0.082171, 0.115668, 0.188069, 0.323471, 0.617829", \
             "0.050161, 0.064322, 0.083729, 0.116009, 0.188075, 0.323337, 0.616656", \
             "0.049571, 0.063923, 0.082553, 0.115526, 0.188115, 0.323339, 0.618031" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b1 && EMA[0]== 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.040118, 0.058207, 0.086589, 0.141029, 0.266649, 0.498363, 0.996202", \
             "0.039901, 0.058380, 0.086584, 0.140828, 0.266668, 0.497700, 0.998162", \
             "0.039746, 0.058277, 0.086578, 0.140738, 0.266766, 0.498077, 0.995930", \
             "0.040191, 0.058414, 0.086566, 0.140845, 0.266665, 0.497932, 0.997215", \
             "0.039855, 0.058253, 0.086493, 0.140831, 0.266720, 0.498346, 0.997171", \
             "0.039938, 0.058345, 0.086614, 0.140842, 0.266856, 0.497837, 0.998249", \
             "0.039885, 0.058308, 0.086741, 0.140947, 0.266999, 0.497972, 0.998025" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.050141, 0.064045, 0.082187, 0.115656, 0.188076, 0.323193, 0.617908", \
             "0.050105, 0.063606, 0.083606, 0.115469, 0.188123, 0.323141, 0.617951", \
             "0.049944, 0.064297, 0.082047, 0.115424, 0.188166, 0.323366, 0.616681", \
             "0.050124, 0.064024, 0.083589, 0.115384, 0.188095, 0.323195, 0.617809", \
             "0.049929, 0.064562, 0.082171, 0.115668, 0.188069, 0.323471, 0.617829", \
             "0.050161, 0.064322, 0.083729, 0.116009, 0.188075, 0.323337, 0.616656", \
             "0.049571, 0.063923, 0.082553, 0.115526, 0.188115, 0.323339, 0.618031" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b1 && EMA[0]== 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.040118, 0.058207, 0.086589, 0.141029, 0.266649, 0.498363, 0.996202", \
             "0.039901, 0.058380, 0.086584, 0.140828, 0.266668, 0.497700, 0.998162", \
             "0.039746, 0.058277, 0.086578, 0.140738, 0.266766, 0.498077, 0.995930", \
             "0.040191, 0.058414, 0.086566, 0.140845, 0.266665, 0.497932, 0.997215", \
             "0.039855, 0.058253, 0.086493, 0.140831, 0.266720, 0.498346, 0.997171", \
             "0.039938, 0.058345, 0.086614, 0.140842, 0.266856, 0.497837, 0.998249", \
             "0.039885, 0.058308, 0.086741, 0.140947, 0.266999, 0.497972, 0.998025" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.050141, 0.064045, 0.082187, 0.115656, 0.188076, 0.323193, 0.617908", \
             "0.050105, 0.063606, 0.083606, 0.115469, 0.188123, 0.323141, 0.617951", \
             "0.049944, 0.064297, 0.082047, 0.115424, 0.188166, 0.323366, 0.616681", \
             "0.050124, 0.064024, 0.083589, 0.115384, 0.188095, 0.323195, 0.617809", \
             "0.049929, 0.064562, 0.082171, 0.115668, 0.188069, 0.323471, 0.617829", \
             "0.050161, 0.064322, 0.083729, 0.116009, 0.188075, 0.323337, 0.616656", \
             "0.049571, 0.063923, 0.082553, 0.115526, 0.188115, 0.323339, 0.618031" \
           );
         }
      }
      timing() {
        related_pin : "RETN";
        timing_type  : clear;
        timing_sense : positive_unate;
          cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
            index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
            index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
            values ( \
              "0.806446, 0.816886, 0.833591, 0.864912, 0.934514, 1.059798, 1.324286", \
              "0.809760, 0.820200, 0.836905, 0.868226, 0.937828, 1.063112, 1.327600", \
              "0.813456, 0.823896, 0.840601, 0.871922, 0.941524, 1.066808, 1.331296", \
              "0.820975, 0.831416, 0.848120, 0.879441, 0.949043, 1.074327, 1.338815", \
              "0.843152, 0.853592, 0.870296, 0.901617, 0.971220, 1.096503, 1.360992", \
              "0.880112, 0.890552, 0.907257, 0.938578, 1.008180, 1.133464, 1.397952", \
              "0.928671, 0.939111, 0.955815, 0.987136, 1.056739, 1.182022, 1.446510" \
            );
          }
          fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
            index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
            index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
            values ( \
              "0.087568, 0.100606, 0.118552, 0.148448, 0.213211, 0.332660, 0.603328", \
              "0.087533, 0.100903, 0.118484, 0.148446, 0.212529, 0.332578, 0.602864", \
              "0.087546, 0.101058, 0.118514, 0.148371, 0.213398, 0.332868, 0.603159", \
              "0.087750, 0.100741, 0.118472, 0.148194, 0.212972, 0.332399, 0.601507", \
              "0.087549, 0.100882, 0.118552, 0.148359, 0.213473, 0.332816, 0.603104", \
              "0.087620, 0.100861, 0.118329, 0.148297, 0.213431, 0.332200, 0.603302", \
              "0.087553, 0.101142, 0.118555, 0.149129, 0.213431, 0.331974, 0.603194" \
            );
          }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.027375, 0.041681, 0.064571, 0.107491, 0.202867, 0.374545, 0.736975");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.045735, 0.045735, 0.045735, 0.045735, 0.045735, 0.045735, 0.045735");
        }
      }
    }
    pin(PENY) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.422827, 0.434292, 0.450671, 0.483430, 0.530930, 0.643947, 0.824119", \
             "0.424742, 0.436207, 0.452586, 0.485345, 0.532845, 0.645862, 0.826033", \
             "0.426878, 0.438343, 0.454722, 0.487481, 0.534981, 0.647997, 0.828169", \
             "0.431223, 0.442688, 0.459068, 0.491826, 0.539326, 0.652343, 0.832515", \
             "0.444038, 0.455503, 0.471883, 0.504641, 0.552141, 0.665158, 0.845330", \
             "0.465396, 0.476862, 0.493241, 0.526000, 0.573500, 0.686516, 0.866688", \
             "0.493457, 0.504923, 0.521302, 0.554060, 0.601560, 0.714577, 0.894749" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.052916, 0.078272, 0.115501, 0.191880, 0.303596, 0.569931, 0.992201", \
             "0.052672, 0.078313, 0.115623, 0.192006, 0.303302, 0.569801, 0.993628", \
             "0.052912, 0.078131, 0.115466, 0.191848, 0.303600, 0.569905, 0.993068", \
             "0.052530, 0.078247, 0.115424, 0.191871, 0.303468, 0.569860, 0.993726", \
             "0.052561, 0.078061, 0.115291, 0.191604, 0.303087, 0.569446, 0.992710", \
             "0.052562, 0.078031, 0.115425, 0.191633, 0.303311, 0.569885, 0.992286", \
             "0.052861, 0.078240, 0.115626, 0.191550, 0.303147, 0.570086, 0.993978" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.499470, 0.507145, 0.518109, 0.540037, 0.571834, 0.647487, 0.768093", \
             "0.501385, 0.509060, 0.520024, 0.541952, 0.573749, 0.649402, 0.770008", \
             "0.503521, 0.511196, 0.522160, 0.544088, 0.575884, 0.651537, 0.772144", \
             "0.507866, 0.515541, 0.526505, 0.548434, 0.580230, 0.655883, 0.776489", \
             "0.520681, 0.528356, 0.539320, 0.561249, 0.593045, 0.668698, 0.789304", \
             "0.542040, 0.549715, 0.560679, 0.582607, 0.614403, 0.690056, 0.810663", \
             "0.570100, 0.577775, 0.588739, 0.610668, 0.642464, 0.718117, 0.838723" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.040295, 0.056367, 0.079640, 0.127113, 0.197014, 0.365663, 0.635762", \
             "0.040297, 0.056402, 0.079565, 0.126940, 0.197039, 0.365783, 0.636014", \
             "0.040229, 0.056326, 0.079697, 0.127088, 0.197104, 0.365872, 0.635208", \
             "0.040255, 0.056397, 0.079691, 0.127022, 0.197073, 0.365749, 0.635936", \
             "0.040293, 0.056406, 0.079442, 0.127115, 0.196958, 0.365904, 0.636039", \
             "0.040330, 0.056399, 0.079583, 0.127006, 0.197173, 0.365794, 0.636097", \
             "0.040194, 0.056398, 0.079563, 0.127068, 0.197013, 0.365737, 0.635275" \
           );
         }
      }
    }
    pin(CLK) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.035012;
      clock : true;
      max_transition : 1.000;
      min_pulse_width_high : 0.106;
      min_pulse_width_low : 0.115;
      min_period : 1.880;
      minimum_period() {
        constraint : 1.598;
        when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq0";
      }
      minimum_period() {
        constraint : 1.690;
        when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq1";
      }
      minimum_period() {
        constraint : 1.833;
        when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq0";
      }
      minimum_period() {
        constraint : 1.880;
        when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq1";
      }
      minimum_period() {
        constraint : 999.000;
        when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq0";
      }
      minimum_period() {
        constraint : 999.001;
        when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq1";
      }
      minimum_period() {
        constraint : 999.002;
        when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq0";
      }
      minimum_period() {
        constraint : 999.003;
        when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq1";
      }

      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("12.505911, 12.505911, 12.505911, 12.505911, 12.505911, 12.505911, 12.505911");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.072802, 0.072802, 0.072802, 0.072802, 0.072802, 0.072802, 0.072802");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (!EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("12.975004, 12.975004, 12.975004, 12.975004, 12.975004, 12.975004, 12.975004");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.072802, 0.072802, 0.072802, 0.072802, 0.072802, 0.072802, 0.072802");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (!EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("13.507006, 13.507006, 13.507006, 13.507006, 13.507006, 13.507006, 13.507006");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.072802, 0.072802, 0.072802, 0.072802, 0.072802, 0.072802, 0.072802");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (!EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("13.628438, 13.628438, 13.628438, 13.628438, 13.628438, 13.628438, 13.628438");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.072802, 0.072802, 0.072802, 0.072802, 0.072802, 0.072802, 0.072802");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("14.281222, 14.281222, 14.281222, 14.281222, 14.281222, 14.281222, 14.281222");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.072698, 0.072698, 0.072698, 0.072698, 0.072698, 0.072698, 0.072698");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("14.346568, 14.346568, 14.346568, 14.346568, 14.346568, 14.346568, 14.346568");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.072553, 0.072553, 0.072553, 0.072553, 0.072553, 0.072553, 0.072553");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("14.472031, 14.472031, 14.472031, 14.472031, 14.472031, 14.472031, 14.472031");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.072478, 0.072478, 0.072478, 0.072478, 0.072478, 0.072478, 0.072478");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("14.421634, 14.421634, 14.421634, 14.421634, 14.421634, 14.421634, 14.421634");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.072654, 0.072654, 0.072654, 0.072654, 0.072654, 0.072654, 0.072654");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("16.791516, 16.791516, 16.791516, 16.791516, 16.791516, 16.791516, 16.791516");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.073627, 0.073627, 0.073627, 0.073627, 0.073627, 0.073627, 0.073627");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (!EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("17.369409, 17.369409, 17.369409, 17.369409, 17.369409, 17.369409, 17.369409");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.073627, 0.073627, 0.073627, 0.073627, 0.073627, 0.073627, 0.073627");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (!EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("18.041490, 18.041490, 18.041490, 18.041490, 18.041490, 18.041490, 18.041490");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.073627, 0.073627, 0.073627, 0.073627, 0.073627, 0.073627, 0.073627");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (!EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("18.193019, 18.193019, 18.193019, 18.193019, 18.193019, 18.193019, 18.193019");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.073627, 0.073627, 0.073627, 0.073627, 0.073627, 0.073627, 0.073627");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("19.044406, 19.044406, 19.044406, 19.044406, 19.044406, 19.044406, 19.044406");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.072803, 0.072803, 0.072803, 0.072803, 0.072803, 0.072803, 0.072803");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("19.152060, 19.152060, 19.152060, 19.152060, 19.152060, 19.152060, 19.152060");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.072883, 0.072883, 0.072883, 0.072883, 0.072883, 0.072883, 0.072883");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("19.308129, 19.308129, 19.308129, 19.308129, 19.308129, 19.308129, 19.308129");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.073074, 0.073074, 0.073074, 0.073074, 0.073074, 0.073074, 0.073074");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("19.397789, 19.397789, 19.397789, 19.397789, 19.397789, 19.397789, 19.397789");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.073141, 0.073141, 0.073141, 0.073141, 0.073141, 0.073141, 0.073141");
        }
      }
      internal_power() {
        /* CLK de-select power table  */
        related_pg_pin : "VDDPE";
        when : "RETN & ((CEN & TEN) + (TCEN & !TEN))";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.011160, 0.011160, 0.011160, 0.011160, 0.011160, 0.011160, 0.011160");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.059937, 0.059937, 0.059937, 0.059937, 0.059937, 0.059937, 0.059937");
        }
      }
    }
    pin(CEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.003976;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.164980, 0.170010, 0.175620, 0.187034, 0.220696, 0.276798, 0.350505", \
          "0.164421, 0.169451, 0.175061, 0.186475, 0.220137, 0.276239, 0.349946", \
          "0.163797, 0.168827, 0.174437, 0.185851, 0.219513, 0.275615, 0.349322", \
          "0.162528, 0.167558, 0.173168, 0.184582, 0.218243, 0.274346, 0.348053", \
          "0.158785, 0.163815, 0.169425, 0.180839, 0.214500, 0.270603, 0.344310", \
          "0.152546, 0.157576, 0.163186, 0.174600, 0.208262, 0.264364, 0.338071", \
          "0.144350, 0.149380, 0.154990, 0.166404, 0.200065, 0.256168, 0.329875" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.180567, 0.184667, 0.189241, 0.198545, 0.225986, 0.271721, 0.331807", \
          "0.180007, 0.184108, 0.188681, 0.197986, 0.225427, 0.271162, 0.331248", \
          "0.179383, 0.183484, 0.188057, 0.197362, 0.224803, 0.270538, 0.330624", \
          "0.178114, 0.182215, 0.186788, 0.196093, 0.223534, 0.269269, 0.329355", \
          "0.174371, 0.178471, 0.183045, 0.192350, 0.219791, 0.265525, 0.325612", \
          "0.168133, 0.172233, 0.176806, 0.186111, 0.213552, 0.259287, 0.319373", \
          "0.159936, 0.164037, 0.168610, 0.177915, 0.205356, 0.251091, 0.311177" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.141926, 0.139859, 0.137553, 0.132863, 0.119030, 0.095975, 0.065685", \
          "0.143841, 0.141774, 0.139468, 0.134778, 0.120945, 0.097890, 0.067600", \
          "0.145977, 0.143910, 0.141604, 0.136914, 0.123081, 0.100026, 0.069736", \
          "0.150322, 0.148255, 0.145949, 0.141259, 0.127426, 0.104371, 0.074081", \
          "0.163137, 0.161070, 0.158765, 0.154074, 0.140241, 0.117186, 0.086897", \
          "0.184496, 0.182429, 0.180123, 0.175433, 0.161600, 0.138545, 0.108255", \
          "0.212556, 0.210489, 0.208184, 0.203493, 0.189660, 0.166605, 0.136316" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.157512, 0.154516, 0.151173, 0.144374, 0.124320, 0.090898, 0.046987", \
          "0.159427, 0.156430, 0.153088, 0.146288, 0.126235, 0.092812, 0.048902", \
          "0.161563, 0.158566, 0.155224, 0.148424, 0.128371, 0.094948, 0.051038", \
          "0.165908, 0.162912, 0.159569, 0.152770, 0.132716, 0.099294, 0.055383", \
          "0.178723, 0.175727, 0.172385, 0.165585, 0.145531, 0.112109, 0.068199", \
          "0.200082, 0.197085, 0.193743, 0.186943, 0.166890, 0.133467, 0.089557", \
          "0.228142, 0.225146, 0.221804, 0.215004, 0.194950, 0.161528, 0.117618" \
        );
        }
      }
      /* RETN(R) to CEN(F) HD */
      timing() {
        related_pin : RETN;
        timing_type : non_seq_hold_rising;
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.401800, 0.400684, 0.399438, 0.396904, 0.389431, 0.376975, 0.360611", \
          "0.401800, 0.400684, 0.399438, 0.396904, 0.389431, 0.376975, 0.360611", \
          "0.401800, 0.400684, 0.399438, 0.396904, 0.389431, 0.376975, 0.360611", \
          "0.401800, 0.400684, 0.399438, 0.396904, 0.389431, 0.376975, 0.360611", \
          "0.401800, 0.400684, 0.399438, 0.396904, 0.389431, 0.376975, 0.360611", \
          "0.401800, 0.400684, 0.399438, 0.396904, 0.389431, 0.376975, 0.360611", \
          "0.401800, 0.400684, 0.399438, 0.396904, 0.389431, 0.376975, 0.360611" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.024805, 0.024828, 0.024853, 0.024905, 0.025058, 0.025313, 0.025647");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.020739, 0.020792, 0.020851, 0.020970, 0.021321, 0.021906, 0.022675");
        }
      }
    }
    bus(WEN) {
      bus_type : sram_512w_32b_120mhz_wwm_WRITE;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.028508;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.241058, 0.244717, 0.248798, 0.257102, 0.281590, 0.322404, 0.376025", \
          "0.239143, 0.242765, 0.246806, 0.255026, 0.279268, 0.319672, 0.372755", \
          "0.237007, 0.240588, 0.244583, 0.252710, 0.276678, 0.316625, 0.369107", \
          "0.232662, 0.236160, 0.240061, 0.247999, 0.271409, 0.310426, 0.361685", \
          "0.219847, 0.223099, 0.226726, 0.234106, 0.255870, 0.292143, 0.339798", \
          "0.198488, 0.201330, 0.204500, 0.210950, 0.229970, 0.261671, 0.303320", \
          "0.170427, 0.172731, 0.175300, 0.180528, 0.195944, 0.221638, 0.255395" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.076877, 0.083606, 0.091111, 0.106379, 0.151408, 0.226457, 0.325055", \
          "0.074962, 0.081654, 0.089118, 0.104303, 0.149086, 0.223725, 0.321784", \
          "0.072827, 0.079477, 0.086895, 0.101988, 0.146496, 0.220678, 0.318136", \
          "0.068481, 0.075049, 0.082374, 0.097276, 0.141227, 0.214478, 0.310715", \
          "0.055666, 0.061988, 0.069038, 0.083383, 0.125688, 0.196195, 0.288828", \
          "0.034308, 0.040219, 0.046813, 0.060227, 0.099788, 0.165724, 0.252349", \
          "0.006247, 0.011620, 0.017613, 0.029805, 0.065762, 0.125691, 0.204424" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.061400, 0.058418, 0.055093, 0.048328, 0.028375, 0.009932, 0.000000", \
          "0.064670, 0.061652, 0.058286, 0.051437, 0.031239, 0.010471, 0.000000", \
          "0.068318, 0.065259, 0.061847, 0.054905, 0.034432, 0.011071, 0.000000", \
          "0.075740, 0.072597, 0.069092, 0.061961, 0.040930, 0.012294, 0.000000", \
          "0.097627, 0.094238, 0.090459, 0.082769, 0.060093, 0.022298, 0.000000", \
          "0.134105, 0.130307, 0.126070, 0.117450, 0.092030, 0.049663, 0.000000", \
          "0.182030, 0.177693, 0.172856, 0.163014, 0.133990, 0.085616, 0.022063" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.232671, 0.226620, 0.219871, 0.206141, 0.165648, 0.098159, 0.009493", \
          "0.235941, 0.229854, 0.223064, 0.209250, 0.168511, 0.100613, 0.011408", \
          "0.239589, 0.233460, 0.226625, 0.212718, 0.171705, 0.103349, 0.013544", \
          "0.247010, 0.240799, 0.233870, 0.219774, 0.178202, 0.108917, 0.017889", \
          "0.268897, 0.262440, 0.255237, 0.240583, 0.197365, 0.125336, 0.030704", \
          "0.305376, 0.298508, 0.290848, 0.275264, 0.229303, 0.152701, 0.052063", \
          "0.353301, 0.345895, 0.337634, 0.320827, 0.271262, 0.188654, 0.080124" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.863240, 0.863668, 0.864145, 0.865115, 0.867976, 0.872745, 0.879011");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.818734, 0.818972, 0.819237, 0.819777, 0.821369, 0.824022, 0.827507");
        }
      }
    }
    bus(A) {
      bus_type : sram_512w_32b_120mhz_wwm_ADDRESS;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.004700;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.374126, 0.377636, 0.381551, 0.389516, 0.413006, 0.452156, 0.503591", \
          "0.372211, 0.375721, 0.379636, 0.387601, 0.411091, 0.450241, 0.501676", \
          "0.370075, 0.373585, 0.377500, 0.385465, 0.408955, 0.448105, 0.499540", \
          "0.365730, 0.369240, 0.373155, 0.381120, 0.404610, 0.443760, 0.495195", \
          "0.352915, 0.356425, 0.360340, 0.368305, 0.391795, 0.430945, 0.482380", \
          "0.331557, 0.335067, 0.338982, 0.346947, 0.370437, 0.409587, 0.461022", \
          "0.303496, 0.307006, 0.310921, 0.318886, 0.342376, 0.381526, 0.432961" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.367998, 0.372662, 0.377865, 0.388449, 0.419665, 0.471691, 0.540042", \
          "0.366083, 0.370747, 0.375950, 0.386534, 0.417750, 0.469776, 0.538127", \
          "0.363947, 0.368611, 0.373814, 0.384398, 0.415614, 0.467640, 0.535991", \
          "0.359602, 0.364266, 0.369469, 0.380053, 0.411269, 0.463295, 0.531646", \
          "0.346786, 0.351451, 0.356653, 0.367238, 0.398454, 0.450480, 0.518831", \
          "0.325428, 0.330092, 0.335295, 0.345880, 0.377095, 0.429121, 0.497473", \
          "0.297367, 0.302032, 0.307234, 0.317819, 0.349034, 0.401060, 0.469412" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.093835, 0.089648, 0.084977, 0.075474, 0.047448, 0.009932, 0.000000", \
          "0.096428, 0.092240, 0.087569, 0.078066, 0.050040, 0.010610, 0.000678", \
          "0.099320, 0.095132, 0.090461, 0.080958, 0.052932, 0.011366, 0.001434", \
          "0.105203, 0.101016, 0.096345, 0.086841, 0.058815, 0.012904, 0.002972", \
          "0.122554, 0.118367, 0.113696, 0.104193, 0.076167, 0.029457, 0.007508", \
          "0.151473, 0.147285, 0.142614, 0.133111, 0.105085, 0.058375, 0.015068", \
          "0.189466, 0.185278, 0.180607, 0.171104, 0.143078, 0.096368, 0.035001" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.145998, 0.140656, 0.134697, 0.122575, 0.086823, 0.027237, 0.000000", \
          "0.148591, 0.143249, 0.137290, 0.125168, 0.089416, 0.029830, 0.000678", \
          "0.151483, 0.146141, 0.140182, 0.128059, 0.092308, 0.032722, 0.001434", \
          "0.157366, 0.152024, 0.146065, 0.133943, 0.098191, 0.038605, 0.002972", \
          "0.174717, 0.169375, 0.163417, 0.151294, 0.115542, 0.055956, 0.007508", \
          "0.203636, 0.198294, 0.192335, 0.180212, 0.144461, 0.084875, 0.015068", \
          "0.241629, 0.236286, 0.230328, 0.218205, 0.182454, 0.122868, 0.044584" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.309812, 0.309963, 0.310131, 0.310473, 0.311482, 0.313164, 0.315373");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.309484, 0.309638, 0.309810, 0.310159, 0.311190, 0.312909, 0.315166");
        }
      }
    }
    bus(D) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      memory_write() {
        address : A;
        clocked_on : "CLK";
      }
      direction : input;
      capacitance : 0.002439;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.269351, 0.272834, 0.276718, 0.284622, 0.307929, 0.346774, 0.397809", \
          "0.267436, 0.270919, 0.274804, 0.282707, 0.306014, 0.344859, 0.395894", \
          "0.265300, 0.268783, 0.272668, 0.280571, 0.303878, 0.342724, 0.393759", \
          "0.260955, 0.264438, 0.268322, 0.276225, 0.299533, 0.338378, 0.389413", \
          "0.248140, 0.251623, 0.255507, 0.263410, 0.286718, 0.325563, 0.376598", \
          "0.226782, 0.230264, 0.234149, 0.242052, 0.265359, 0.304205, 0.355240", \
          "0.198721, 0.202204, 0.206088, 0.213991, 0.237298, 0.276144, 0.327179" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.157847, 0.163104, 0.168968, 0.180897, 0.216080, 0.274718, 0.351756", \
          "0.155932, 0.161189, 0.167053, 0.178982, 0.214165, 0.272803, 0.349841", \
          "0.153796, 0.159053, 0.164917, 0.176847, 0.212029, 0.270667, 0.347706", \
          "0.149450, 0.154708, 0.160571, 0.172501, 0.207684, 0.266322, 0.343360", \
          "0.136635, 0.141893, 0.147756, 0.159686, 0.194869, 0.253507, 0.330545", \
          "0.115277, 0.120534, 0.126398, 0.138328, 0.173510, 0.232148, 0.309187", \
          "0.087216, 0.092473, 0.098337, 0.110267, 0.145450, 0.204088, 0.281126" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.061573, 0.058090, 0.054205, 0.050000, 0.050000, 0.050000, 0.050000", \
          "0.063487, 0.059968, 0.056042, 0.049839, 0.049593, 0.049183, 0.048644", \
          "0.065623, 0.062063, 0.058092, 0.050012, 0.049139, 0.048272, 0.047132", \
          "0.069969, 0.066325, 0.062261, 0.053992, 0.048215, 0.046418, 0.044056", \
          "0.082784, 0.078894, 0.074555, 0.065729, 0.045491, 0.040950, 0.034984", \
          "0.104142, 0.099843, 0.095047, 0.085290, 0.056515, 0.031837, 0.019864", \
          "0.132203, 0.127365, 0.121968, 0.110989, 0.078610, 0.024644, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.138178, 0.132921, 0.127057, 0.115127, 0.079944, 0.050000, 0.050000", \
          "0.140093, 0.134799, 0.128894, 0.116881, 0.081452, 0.049183, 0.048644", \
          "0.142229, 0.136894, 0.130943, 0.118837, 0.083134, 0.048272, 0.047132", \
          "0.146574, 0.141156, 0.135112, 0.122817, 0.086555, 0.046418, 0.044056", \
          "0.159389, 0.153725, 0.147407, 0.134553, 0.096646, 0.040950, 0.034984", \
          "0.180748, 0.174673, 0.167898, 0.154114, 0.113464, 0.045713, 0.019864", \
          "0.208808, 0.202195, 0.194820, 0.179814, 0.135559, 0.061801, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN & (! \
                (GWEN) \
                   )";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.134154, 0.134221, 0.134295, 0.134447, 0.134895, 0.135641, 0.136621");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.126043, 0.126115, 0.126196, 0.126360, 0.126845, 0.127652, 0.128713");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN & ( \
                (GWEN) \
                   )";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.027563, 0.027630, 0.027705, 0.027857, 0.028304, 0.029050, 0.030031");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.030218, 0.030290, 0.030371, 0.030536, 0.031020, 0.031828, 0.032889");
        }
      }
    }
    bus(EMA) {
      bus_type : sram_512w_32b_120mhz_wwm_UPM;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.003598;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.593986, 1.597468, 1.601353, 1.609256, 1.632563, 1.671409, 1.722444", \
          "1.592071, 1.595554, 1.599438, 1.607341, 1.630648, 1.669494, 1.720529", \
          "1.589935, 1.593418, 1.597302, 1.605205, 1.628513, 1.667358, 1.718393", \
          "1.585590, 1.589072, 1.592957, 1.600860, 1.624167, 1.663013, 1.714048", \
          "1.572775, 1.576257, 1.580142, 1.588045, 1.611352, 1.650198, 1.701233", \
          "1.555925, 1.555925, 1.558783, 1.566686, 1.589994, 1.628839, 1.679874", \
          "1.555925, 1.555925, 1.555925, 1.555925, 1.561933, 1.600779, 1.651813" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.593986, 1.597468, 1.601353, 1.609256, 1.632563, 1.671409, 1.722444", \
          "1.592071, 1.595554, 1.599438, 1.607341, 1.630648, 1.669494, 1.720529", \
          "1.589935, 1.593418, 1.597302, 1.605205, 1.628513, 1.667358, 1.718393", \
          "1.585590, 1.589072, 1.592957, 1.600860, 1.624167, 1.663013, 1.714048", \
          "1.572775, 1.576257, 1.580142, 1.588045, 1.611352, 1.650198, 1.701233", \
          "1.555925, 1.555925, 1.558783, 1.566686, 1.589994, 1.628839, 1.679874", \
          "1.555925, 1.555925, 1.555925, 1.555925, 1.561933, 1.600779, 1.651813" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.876822, 1.880305, 1.884189, 1.892092, 1.915400, 1.954245, 2.005280", \
          "1.874907, 1.878390, 1.882274, 1.890177, 1.913485, 1.952330, 2.003365", \
          "1.872771, 1.876254, 1.880139, 1.888042, 1.911349, 1.950194, 2.001229", \
          "1.868426, 1.871909, 1.875793, 1.883696, 1.907004, 1.945849, 1.996884", \
          "1.855611, 1.859094, 1.862978, 1.870881, 1.894188, 1.933034, 1.984069", \
          "1.838761, 1.838761, 1.841620, 1.849523, 1.872830, 1.911675, 1.962710", \
          "1.838761, 1.838761, 1.838761, 1.838761, 1.844769, 1.883615, 1.934650" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.876822, 1.880305, 1.884189, 1.892092, 1.915400, 1.954245, 2.005280", \
          "1.874907, 1.878390, 1.882274, 1.890177, 1.913485, 1.952330, 2.003365", \
          "1.872771, 1.876254, 1.880139, 1.888042, 1.911349, 1.950194, 2.001229", \
          "1.868426, 1.871909, 1.875793, 1.883696, 1.907004, 1.945849, 1.996884", \
          "1.855611, 1.859094, 1.862978, 1.870881, 1.894188, 1.933034, 1.984069", \
          "1.838761, 1.838761, 1.841620, 1.849523, 1.872830, 1.911675, 1.962710", \
          "1.838761, 1.838761, 1.838761, 1.838761, 1.844769, 1.883615, 1.934650" \
        );
        }
      }
    }
    pin(TEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.005194;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.068619, 1.073965, 1.079927, 1.092058, 1.127832, 1.187456, 1.265790", \
          "1.066704, 1.072050, 1.078012, 1.090143, 1.125917, 1.185541, 1.263875", \
          "1.064569, 1.069914, 1.075877, 1.088007, 1.123781, 1.183405, 1.261739", \
          "1.060223, 1.065569, 1.071531, 1.083662, 1.119436, 1.179060, 1.257394", \
          "1.047408, 1.052754, 1.058716, 1.070847, 1.106621, 1.166245, 1.244579", \
          "1.026050, 1.031395, 1.037358, 1.049488, 1.085262, 1.144886, 1.223220", \
          "0.997989, 1.003335, 1.009297, 1.021427, 1.057202, 1.116826, 1.195159" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.962678, 0.973138, 0.984804, 1.008540, 1.078540, 1.195207, 1.348483", \
          "0.960763, 0.971223, 0.982889, 1.006625, 1.076625, 1.193292, 1.346569", \
          "0.958627, 0.969087, 0.980753, 1.004489, 1.074489, 1.191156, 1.344433", \
          "0.954282, 0.964741, 0.976408, 1.000144, 1.070144, 1.186811, 1.340087", \
          "0.941467, 0.951926, 0.963593, 0.987329, 1.057329, 1.173996, 1.327272", \
          "0.920108, 0.930568, 0.942235, 0.965970, 1.035970, 1.152637, 1.305914", \
          "0.892047, 0.902507, 0.914174, 0.937910, 1.007910, 1.124577, 1.277853" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN"; 
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.162286, 0.162289, 0.162293, 0.162300, 0.162321, 0.162357, 0.162403");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.276849, 0.276897, 0.276950, 0.277058, 0.277378, 0.277911, 0.278612");
        }
      }
    }
    pin(BEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.003294;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.017040, 0.018643, 0.020430, 0.024068, 0.034795, 0.052673, 0.076162", \
          "0.015125, 0.016728, 0.018515, 0.022153, 0.032880, 0.050758, 0.074247", \
          "0.012989, 0.014592, 0.016380, 0.020017, 0.030744, 0.048623, 0.072111", \
          "0.008644, 0.010246, 0.012034, 0.015672, 0.026399, 0.044277, 0.067766", \
          "0.000000, 0.000000, 0.000000, 0.002857, 0.013584, 0.031462, 0.054951", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.010104, 0.033592", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.005532" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.124250, 0.130113, 0.136653, 0.149957, 0.189194, 0.254589, 0.340505", \
          "0.122335, 0.128198, 0.134738, 0.148042, 0.187279, 0.252674, 0.338590", \
          "0.120199, 0.126062, 0.132602, 0.145906, 0.185143, 0.250538, 0.336454", \
          "0.115854, 0.121717, 0.128257, 0.141561, 0.180798, 0.246193, 0.332109", \
          "0.103039, 0.108902, 0.115441, 0.128746, 0.167983, 0.233378, 0.319293", \
          "0.081680, 0.087543, 0.094083, 0.107387, 0.146624, 0.212019, 0.297935", \
          "0.053620, 0.059483, 0.066022, 0.079327, 0.118564, 0.183959, 0.269874" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.007890, 0.002027, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.009805, 0.003942, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.011941, 0.006078, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.016286, 0.010423, 0.003883, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.029101, 0.023238, 0.016699, 0.003394, 0.000000, 0.000000, 0.000000", \
          "0.050460, 0.044597, 0.038057, 0.024753, 0.000000, 0.000000, 0.000000", \
          "0.078520, 0.072657, 0.066118, 0.052813, 0.013576, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.328308, 0.328313, 0.328319, 0.328330, 0.328363, 0.328418, 0.328490");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.386206, 0.386217, 0.386229, 0.386254, 0.386327, 0.386448, 0.386608");
        }
      }
    }
    pin(TCEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.004394;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.164980, 0.170010, 0.175620, 0.187034, 0.220696, 0.276798, 0.350505", \
          "0.164421, 0.169451, 0.175061, 0.186475, 0.220137, 0.276239, 0.349946", \
          "0.163797, 0.168827, 0.174437, 0.185851, 0.219513, 0.275615, 0.349322", \
          "0.162528, 0.167558, 0.173168, 0.184582, 0.218243, 0.274346, 0.348053", \
          "0.158785, 0.163815, 0.169425, 0.180839, 0.214500, 0.270603, 0.344310", \
          "0.152546, 0.157576, 0.163186, 0.174600, 0.208262, 0.264364, 0.338071", \
          "0.144350, 0.149380, 0.154990, 0.166404, 0.200065, 0.256168, 0.329875" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.180567, 0.184667, 0.189241, 0.198545, 0.225986, 0.271721, 0.331807", \
          "0.180007, 0.184108, 0.188681, 0.197986, 0.225427, 0.271162, 0.331248", \
          "0.179383, 0.183484, 0.188057, 0.197362, 0.224803, 0.270538, 0.330624", \
          "0.178114, 0.182215, 0.186788, 0.196093, 0.223534, 0.269269, 0.329355", \
          "0.174371, 0.178471, 0.183045, 0.192350, 0.219791, 0.265525, 0.325612", \
          "0.168133, 0.172233, 0.176806, 0.186111, 0.213552, 0.259287, 0.319373", \
          "0.159936, 0.164037, 0.168610, 0.177915, 0.205356, 0.251091, 0.311177" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.141926, 0.139859, 0.137553, 0.132863, 0.119030, 0.095975, 0.065685", \
          "0.143841, 0.141774, 0.139468, 0.134778, 0.120945, 0.097890, 0.067600", \
          "0.145977, 0.143910, 0.141604, 0.136914, 0.123081, 0.100026, 0.069736", \
          "0.150322, 0.148255, 0.145949, 0.141259, 0.127426, 0.104371, 0.074081", \
          "0.163137, 0.161070, 0.158765, 0.154074, 0.140241, 0.117186, 0.086897", \
          "0.184496, 0.182429, 0.180123, 0.175433, 0.161600, 0.138545, 0.108255", \
          "0.212556, 0.210489, 0.208184, 0.203493, 0.189660, 0.166605, 0.136316" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.157512, 0.154516, 0.151173, 0.144374, 0.124320, 0.090898, 0.046987", \
          "0.159427, 0.156430, 0.153088, 0.146288, 0.126235, 0.092812, 0.048902", \
          "0.161563, 0.158566, 0.155224, 0.148424, 0.128371, 0.094948, 0.051038", \
          "0.165908, 0.162912, 0.159569, 0.152770, 0.132716, 0.099294, 0.055383", \
          "0.178723, 0.175727, 0.172385, 0.165585, 0.145531, 0.112109, 0.068199", \
          "0.200082, 0.197085, 0.193743, 0.186943, 0.166890, 0.133467, 0.089557", \
          "0.228142, 0.225146, 0.221804, 0.215004, 0.194950, 0.161528, 0.117618" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.027692, 0.027770, 0.027856, 0.028033, 0.028553, 0.029420, 0.030559");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.021322, 0.021421, 0.021531, 0.021754, 0.022414, 0.023512, 0.024956");
        }
      }
    }
    bus(TWEN) {
      bus_type : sram_512w_32b_120mhz_wwm_WRITE;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.028884;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.241058, 0.244717, 0.248798, 0.257102, 0.281590, 0.322404, 0.376025", \
          "0.239143, 0.242765, 0.246806, 0.255026, 0.279268, 0.319672, 0.372755", \
          "0.237007, 0.240588, 0.244583, 0.252710, 0.276678, 0.316625, 0.369107", \
          "0.232662, 0.236160, 0.240061, 0.247999, 0.271409, 0.310426, 0.361685", \
          "0.219847, 0.223099, 0.226726, 0.234106, 0.255870, 0.292143, 0.339798", \
          "0.198488, 0.201330, 0.204500, 0.210950, 0.229970, 0.261671, 0.303320", \
          "0.170427, 0.172731, 0.175300, 0.180528, 0.195944, 0.221638, 0.255395" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.076877, 0.083606, 0.091111, 0.106379, 0.151408, 0.226457, 0.325055", \
          "0.074962, 0.081654, 0.089118, 0.104303, 0.149086, 0.223725, 0.321784", \
          "0.072827, 0.079477, 0.086895, 0.101988, 0.146496, 0.220678, 0.318136", \
          "0.068481, 0.075049, 0.082374, 0.097276, 0.141227, 0.214478, 0.310715", \
          "0.055666, 0.061988, 0.069038, 0.083383, 0.125688, 0.196195, 0.288828", \
          "0.034308, 0.040219, 0.046813, 0.060227, 0.099788, 0.165724, 0.252349", \
          "0.006247, 0.011620, 0.017613, 0.029805, 0.065762, 0.125691, 0.204424" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.061400, 0.058418, 0.055093, 0.048328, 0.028375, 0.009932, 0.000000", \
          "0.064670, 0.061652, 0.058286, 0.051437, 0.031239, 0.010471, 0.000000", \
          "0.068318, 0.065259, 0.061847, 0.054905, 0.034432, 0.011071, 0.000000", \
          "0.075740, 0.072597, 0.069092, 0.061961, 0.040930, 0.012294, 0.000000", \
          "0.097627, 0.094238, 0.090459, 0.082769, 0.060093, 0.022298, 0.000000", \
          "0.134105, 0.130307, 0.126070, 0.117450, 0.092030, 0.049663, 0.000000", \
          "0.182030, 0.177693, 0.172856, 0.163014, 0.133990, 0.085616, 0.022063" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.232671, 0.226620, 0.219871, 0.206141, 0.165648, 0.098159, 0.009493", \
          "0.235941, 0.229854, 0.223064, 0.209250, 0.168511, 0.100613, 0.011408", \
          "0.239589, 0.233460, 0.226625, 0.212718, 0.171705, 0.103349, 0.013544", \
          "0.247010, 0.240799, 0.233870, 0.219774, 0.178202, 0.108917, 0.017889", \
          "0.268897, 0.262440, 0.255237, 0.240583, 0.197365, 0.125336, 0.030704", \
          "0.305376, 0.298508, 0.290848, 0.275264, 0.229303, 0.152701, 0.052063", \
          "0.353301, 0.345895, 0.337634, 0.320827, 0.271262, 0.188654, 0.080124" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.061926, 0.061876, 0.061820, 0.061706, 0.061370, 0.060810, 0.060073");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.078635, 0.078665, 0.078698, 0.078765, 0.078963, 0.079294, 0.079729");
        }
      }
    }
    bus(TA) {
      bus_type : sram_512w_32b_120mhz_wwm_ADDRESS;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.004487;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.374126, 0.377636, 0.381551, 0.389516, 0.413006, 0.452156, 0.503591", \
          "0.372211, 0.375721, 0.379636, 0.387601, 0.411091, 0.450241, 0.501676", \
          "0.370075, 0.373585, 0.377500, 0.385465, 0.408955, 0.448105, 0.499540", \
          "0.365730, 0.369240, 0.373155, 0.381120, 0.404610, 0.443760, 0.495195", \
          "0.352915, 0.356425, 0.360340, 0.368305, 0.391795, 0.430945, 0.482380", \
          "0.331557, 0.335067, 0.338982, 0.346947, 0.370437, 0.409587, 0.461022", \
          "0.303496, 0.307006, 0.310921, 0.318886, 0.342376, 0.381526, 0.432961" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.367998, 0.372662, 0.377865, 0.388449, 0.419665, 0.471691, 0.540042", \
          "0.366083, 0.370747, 0.375950, 0.386534, 0.417750, 0.469776, 0.538127", \
          "0.363947, 0.368611, 0.373814, 0.384398, 0.415614, 0.467640, 0.535991", \
          "0.359602, 0.364266, 0.369469, 0.380053, 0.411269, 0.463295, 0.531646", \
          "0.346786, 0.351451, 0.356653, 0.367238, 0.398454, 0.450480, 0.518831", \
          "0.325428, 0.330092, 0.335295, 0.345880, 0.377095, 0.429121, 0.497473", \
          "0.297367, 0.302032, 0.307234, 0.317819, 0.349034, 0.401060, 0.469412" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.093835, 0.089648, 0.084977, 0.075474, 0.047448, 0.009932, 0.000000", \
          "0.096428, 0.092240, 0.087569, 0.078066, 0.050040, 0.010610, 0.000678", \
          "0.099320, 0.095132, 0.090461, 0.080958, 0.052932, 0.011366, 0.001434", \
          "0.105203, 0.101016, 0.096345, 0.086841, 0.058815, 0.012904, 0.002972", \
          "0.122554, 0.118367, 0.113696, 0.104193, 0.076167, 0.029457, 0.007508", \
          "0.151473, 0.147285, 0.142614, 0.133111, 0.105085, 0.058375, 0.015068", \
          "0.189466, 0.185278, 0.180607, 0.171104, 0.143078, 0.096368, 0.035001" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.145998, 0.140656, 0.134697, 0.122575, 0.086823, 0.027237, 0.000000", \
          "0.148591, 0.143249, 0.137290, 0.125168, 0.089416, 0.029830, 0.000678", \
          "0.151483, 0.146141, 0.140182, 0.128059, 0.092308, 0.032722, 0.001434", \
          "0.157366, 0.152024, 0.146065, 0.133943, 0.098191, 0.038605, 0.002972", \
          "0.174717, 0.169375, 0.163417, 0.151294, 0.115542, 0.055956, 0.007508", \
          "0.203636, 0.198294, 0.192335, 0.180212, 0.144461, 0.084875, 0.015068", \
          "0.241629, 0.236286, 0.230328, 0.218205, 0.182454, 0.122868, 0.044584" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.311922, 0.312058, 0.312209, 0.312517, 0.313425, 0.314939, 0.316928");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.310299, 0.310453, 0.310623, 0.310971, 0.311995, 0.313702, 0.315945");
        }
      }
    }
    bus(TD) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      memory_write() {
        address : TA;
        clocked_on : "CLK";
      }
      direction : input;
      capacitance : 0.002946;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.269351, 0.272834, 0.276718, 0.284622, 0.307929, 0.346774, 0.397809", \
          "0.267436, 0.270919, 0.274804, 0.282707, 0.306014, 0.344859, 0.395894", \
          "0.265300, 0.268783, 0.272668, 0.280571, 0.303878, 0.342724, 0.393759", \
          "0.260955, 0.264438, 0.268322, 0.276225, 0.299533, 0.338378, 0.389413", \
          "0.248140, 0.251623, 0.255507, 0.263410, 0.286718, 0.325563, 0.376598", \
          "0.226782, 0.230264, 0.234149, 0.242052, 0.265359, 0.304205, 0.355240", \
          "0.198721, 0.202204, 0.206088, 0.213991, 0.237298, 0.276144, 0.327179" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.157847, 0.163104, 0.168968, 0.180897, 0.216080, 0.274718, 0.351756", \
          "0.155932, 0.161189, 0.167053, 0.178982, 0.214165, 0.272803, 0.349841", \
          "0.153796, 0.159053, 0.164917, 0.176847, 0.212029, 0.270667, 0.347706", \
          "0.149450, 0.154708, 0.160571, 0.172501, 0.207684, 0.266322, 0.343360", \
          "0.136635, 0.141893, 0.147756, 0.159686, 0.194869, 0.253507, 0.330545", \
          "0.115277, 0.120534, 0.126398, 0.138328, 0.173510, 0.232148, 0.309187", \
          "0.087216, 0.092473, 0.098337, 0.110267, 0.145450, 0.204088, 0.281126" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.061573, 0.058090, 0.054205, 0.050000, 0.050000, 0.050000, 0.050000", \
          "0.063487, 0.059968, 0.056042, 0.049839, 0.049593, 0.049183, 0.048644", \
          "0.065623, 0.062063, 0.058092, 0.050012, 0.049139, 0.048272, 0.047132", \
          "0.069969, 0.066325, 0.062261, 0.053992, 0.048215, 0.046418, 0.044056", \
          "0.082784, 0.078894, 0.074555, 0.065729, 0.045491, 0.040950, 0.034984", \
          "0.104142, 0.099843, 0.095047, 0.085290, 0.056515, 0.031837, 0.019864", \
          "0.132203, 0.127365, 0.121968, 0.110989, 0.078610, 0.024644, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.138178, 0.132921, 0.127057, 0.115127, 0.079944, 0.050000, 0.050000", \
          "0.140093, 0.134799, 0.128894, 0.116881, 0.081452, 0.049183, 0.048644", \
          "0.142229, 0.136894, 0.130943, 0.118837, 0.083134, 0.048272, 0.047132", \
          "0.146574, 0.141156, 0.135112, 0.122817, 0.086555, 0.046418, 0.044056", \
          "0.159389, 0.153725, 0.147407, 0.134553, 0.096646, 0.040950, 0.034984", \
          "0.180748, 0.174673, 0.167898, 0.154114, 0.113464, 0.045713, 0.019864", \
          "0.208808, 0.202195, 0.194820, 0.179814, 0.135559, 0.061801, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN &  !TEN & (! \
                   (TGWEN) \
                   )";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.133927, 0.133999, 0.134080, 0.134245, 0.134732, 0.135543, 0.136608");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.126011, 0.126045, 0.126082, 0.126158, 0.126382, 0.126755, 0.127246");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN &  !TEN & ( \
                   (TGWEN) \
                   )";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.027831, 0.027904, 0.027985, 0.028150, 0.028636, 0.029447, 0.030513");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.030083, 0.030117, 0.030154, 0.030230, 0.030454, 0.030828, 0.031318");
        }
       }
    }
    bus(TQ) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.007083;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.239754, 0.238254, 0.236581, 0.233177, 0.223140, 0.206412, 0.184434", \
          "0.241668, 0.240169, 0.238496, 0.235092, 0.225055, 0.208327, 0.186349", \
          "0.243804, 0.242305, 0.240632, 0.237228, 0.227191, 0.210462, 0.188484", \
          "0.248150, 0.246650, 0.244977, 0.241574, 0.231536, 0.214808, 0.192830", \
          "0.260965, 0.259465, 0.257792, 0.254389, 0.244351, 0.227623, 0.205645", \
          "0.282323, 0.280823, 0.279151, 0.275747, 0.265710, 0.248981, 0.227003", \
          "0.310384, 0.308884, 0.307211, 0.303808, 0.293771, 0.277042, 0.255064" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.167461, 0.163593, 0.159280, 0.150503, 0.124621, 0.081483, 0.024810", \
          "0.169376, 0.165508, 0.161195, 0.152418, 0.126536, 0.083398, 0.026725", \
          "0.171512, 0.167644, 0.163330, 0.154554, 0.128672, 0.085534, 0.028860", \
          "0.175857, 0.171989, 0.167676, 0.158899, 0.133017, 0.089879, 0.033206", \
          "0.188672, 0.184805, 0.180491, 0.171715, 0.145832, 0.102695, 0.046021", \
          "0.210031, 0.206163, 0.201849, 0.193073, 0.167191, 0.124053, 0.067379", \
          "0.238091, 0.234224, 0.229910, 0.221134, 0.195251, 0.152114, 0.095440" \
        );
        }
      }
    }
    pin(GWEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.007924;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.160583, 0.163278, 0.166284, 0.172400, 0.190437, 0.220498, 0.259993", \
          "0.158668, 0.161363, 0.164369, 0.170485, 0.188522, 0.218583, 0.258078", \
          "0.156532, 0.159227, 0.162233, 0.168349, 0.186386, 0.216447, 0.255942", \
          "0.152187, 0.154882, 0.157888, 0.164004, 0.182041, 0.212102, 0.251596", \
          "0.139371, 0.142067, 0.145073, 0.151189, 0.169226, 0.199287, 0.238781", \
          "0.118013, 0.120708, 0.123714, 0.129830, 0.147867, 0.177928, 0.217423", \
          "0.089952, 0.092647, 0.095654, 0.101770, 0.119806, 0.149868, 0.189362" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.194110, 0.196036, 0.198185, 0.202557, 0.215450, 0.236939, 0.265172", \
          "0.192195, 0.194121, 0.196270, 0.200642, 0.213536, 0.235025, 0.263257", \
          "0.190059, 0.191985, 0.194134, 0.198506, 0.211400, 0.232889, 0.261121", \
          "0.185714, 0.187640, 0.189789, 0.194161, 0.207054, 0.228543, 0.256775", \
          "0.172898, 0.174825, 0.176974, 0.181346, 0.194239, 0.215728, 0.243960", \
          "0.151540, 0.153467, 0.155615, 0.159987, 0.172881, 0.194370, 0.222602", \
          "0.123479, 0.125406, 0.127555, 0.131927, 0.144820, 0.166309, 0.194541" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.215540, 0.211490, 0.206972, 0.197779, 0.170671, 0.125489, 0.066130", \
          "0.218811, 0.214742, 0.210203, 0.200969, 0.173738, 0.128351, 0.068723", \
          "0.222459, 0.218369, 0.213808, 0.204527, 0.177158, 0.131544, 0.071615", \
          "0.229880, 0.225749, 0.221141, 0.211766, 0.184118, 0.138038, 0.077498", \
          "0.251767, 0.247513, 0.242768, 0.233114, 0.204643, 0.157191, 0.094849", \
          "0.288246, 0.283786, 0.278813, 0.268694, 0.238851, 0.189113, 0.123768", \
          "0.336171, 0.331442, 0.326168, 0.315438, 0.283793, 0.231052, 0.161761" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.228511, 0.225229, 0.221568, 0.214120, 0.192155, 0.155546, 0.107450", \
          "0.231782, 0.228481, 0.224800, 0.217310, 0.195222, 0.158408, 0.110042", \
          "0.235430, 0.232109, 0.228404, 0.220868, 0.198643, 0.161600, 0.112934", \
          "0.242851, 0.239488, 0.235738, 0.228107, 0.205602, 0.168095, 0.118817", \
          "0.264738, 0.261253, 0.257365, 0.249455, 0.226127, 0.187248, 0.136169", \
          "0.301217, 0.297526, 0.293409, 0.285034, 0.260335, 0.219170, 0.165087", \
          "0.349142, 0.345182, 0.340765, 0.331779, 0.305278, 0.261109, 0.203080" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("2.583313, 2.583364, 2.583420, 2.583534, 2.583871, 2.584433, 2.585172");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("2.684184, 2.684369, 2.684576, 2.684997, 2.686238, 2.688306, 2.691023");
        }
      }
    }
    pin(TGWEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.007960;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.241058, 0.244717, 0.248798, 0.257102, 0.281590, 0.322404, 0.376025", \
          "0.239143, 0.242765, 0.246806, 0.255026, 0.279268, 0.319672, 0.372755", \
          "0.237007, 0.240588, 0.244583, 0.252710, 0.276678, 0.316625, 0.369107", \
          "0.232662, 0.236160, 0.240061, 0.247999, 0.271409, 0.310426, 0.361685", \
          "0.219847, 0.223099, 0.226726, 0.234106, 0.255870, 0.292143, 0.339798", \
          "0.198488, 0.201330, 0.204500, 0.210950, 0.229970, 0.261671, 0.303320", \
          "0.170427, 0.172731, 0.175300, 0.180528, 0.195944, 0.221638, 0.255395" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.076877, 0.083606, 0.091111, 0.106379, 0.151408, 0.226457, 0.325055", \
          "0.074962, 0.081654, 0.089118, 0.104303, 0.149086, 0.223725, 0.321784", \
          "0.072827, 0.079477, 0.086895, 0.101988, 0.146496, 0.220678, 0.318136", \
          "0.068481, 0.075049, 0.082374, 0.097276, 0.141227, 0.214478, 0.310715", \
          "0.055666, 0.061988, 0.069038, 0.083383, 0.125688, 0.196195, 0.288828", \
          "0.034308, 0.040219, 0.046813, 0.060227, 0.099788, 0.165724, 0.252349", \
          "0.006247, 0.011620, 0.017613, 0.029805, 0.065762, 0.125691, 0.204424" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.061400, 0.058418, 0.055093, 0.048328, 0.028375, 0.009932, 0.000000", \
          "0.064670, 0.061652, 0.058286, 0.051437, 0.031239, 0.010471, 0.000000", \
          "0.068318, 0.065259, 0.061847, 0.054905, 0.034432, 0.011071, 0.000000", \
          "0.075740, 0.072597, 0.069092, 0.061961, 0.040930, 0.012294, 0.000000", \
          "0.097627, 0.094238, 0.090459, 0.082769, 0.060093, 0.022298, 0.000000", \
          "0.134105, 0.130307, 0.126070, 0.117450, 0.092030, 0.049663, 0.000000", \
          "0.182030, 0.177693, 0.172856, 0.163014, 0.133990, 0.085616, 0.022063" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.232671, 0.226620, 0.219871, 0.206141, 0.165648, 0.098159, 0.009493", \
          "0.235941, 0.229854, 0.223064, 0.209250, 0.168511, 0.100613, 0.011408", \
          "0.239589, 0.233460, 0.226625, 0.212718, 0.171705, 0.103349, 0.013544", \
          "0.247010, 0.240799, 0.233870, 0.219774, 0.178202, 0.108917, 0.017889", \
          "0.268897, 0.262440, 0.255237, 0.240583, 0.197365, 0.125336, 0.030704", \
          "0.305376, 0.298508, 0.290848, 0.275264, 0.229303, 0.152701, 0.052063", \
          "0.353301, 0.345895, 0.337634, 0.320827, 0.271262, 0.188654, 0.080124" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.137088, 0.137268, 0.137469, 0.137878, 0.139083, 0.141092, 0.143732");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.107284, 0.107593, 0.107938, 0.108640, 0.110709, 0.114158, 0.118689");
        }
      }
    }
    pin(RETN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_gating_pin (power_pin_1, "1");
      direction : input;
      capacitance : 0.004650;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.162016, 0.168926, 0.176633, 0.192312, 0.238554, 0.315623, 0.416877", \
          "0.161457, 0.168366, 0.176073, 0.191753, 0.237995, 0.315064, 0.416317", \
          "0.160833, 0.167743, 0.175449, 0.191129, 0.237371, 0.314440, 0.415693", \
          "0.159564, 0.166473, 0.174180, 0.189860, 0.236102, 0.313171, 0.414424", \
          "0.155821, 0.162730, 0.170437, 0.186117, 0.232358, 0.309428, 0.410681", \
          "0.149582, 0.156492, 0.164199, 0.179878, 0.226120, 0.303189, 0.404442", \
          "0.141386, 0.148295, 0.156002, 0.171682, 0.217924, 0.294993, 0.396246" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.175341, 0.182755, 0.191025, 0.207849, 0.257466, 0.340162, 0.448806", \
          "0.174782, 0.182196, 0.190465, 0.207290, 0.256907, 0.339602, 0.448247", \
          "0.174158, 0.181572, 0.189842, 0.206666, 0.256283, 0.338978, 0.447623", \
          "0.172889, 0.180303, 0.188572, 0.205397, 0.255014, 0.337709, 0.446354", \
          "0.169146, 0.176560, 0.184829, 0.201653, 0.251271, 0.333966, 0.442611", \
          "0.162907, 0.170321, 0.178591, 0.195415, 0.245032, 0.327727, 0.436372", \
          "0.154711, 0.162125, 0.170394, 0.187219, 0.236836, 0.319531, 0.428176" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.138962, 0.138774, 0.138566, 0.138141, 0.136888, 0.134800, 0.132057", \
          "0.140876, 0.140689, 0.140480, 0.140056, 0.138803, 0.136715, 0.133972", \
          "0.143012, 0.142825, 0.142616, 0.142191, 0.140939, 0.138851, 0.136107", \
          "0.147358, 0.147170, 0.146962, 0.146537, 0.145284, 0.143196, 0.140453", \
          "0.160173, 0.159986, 0.159777, 0.159352, 0.158099, 0.156011, 0.153268", \
          "0.181531, 0.181344, 0.181135, 0.180710, 0.179458, 0.177370, 0.174626", \
          "0.209592, 0.209405, 0.209196, 0.208771, 0.207518, 0.205430, 0.202687" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.152287, 0.152604, 0.152958, 0.153677, 0.155800, 0.159338, 0.163986", \
          "0.154202, 0.154519, 0.154873, 0.155592, 0.157715, 0.161253, 0.165901", \
          "0.156337, 0.156655, 0.157008, 0.157728, 0.159851, 0.163389, 0.168037", \
          "0.160683, 0.161000, 0.161354, 0.162074, 0.164196, 0.167734, 0.172383", \
          "0.173498, 0.173815, 0.174169, 0.174889, 0.177011, 0.180549, 0.185198", \
          "0.194856, 0.195174, 0.195527, 0.196247, 0.198370, 0.201908, 0.206556", \
          "0.222917, 0.223234, 0.223588, 0.224308, 0.226431, 0.229969, 0.234617" \
        );
        }
      }
      /* CEN(R) to RETN(F) HD */
      timing() {
        related_pin : CEN;
        timing_type : non_seq_hold_rising;
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.876822, 1.880305, 1.884189, 1.892092, 1.915400, 1.954245, 2.005280", \
          "1.874907, 1.878390, 1.882274, 1.890177, 1.913485, 1.952330, 2.003365", \
          "1.872771, 1.876254, 1.880139, 1.888042, 1.911349, 1.950194, 2.001229", \
          "1.868426, 1.871909, 1.875793, 1.883696, 1.907004, 1.945849, 1.996884", \
          "1.855611, 1.859094, 1.862978, 1.870881, 1.894188, 1.933034, 1.984069", \
          "1.838761, 1.838761, 1.841620, 1.849523, 1.872830, 1.911675, 1.962710", \
          "1.838761, 1.838761, 1.838761, 1.838761, 1.844769, 1.883615, 1.934650" \
        );
        }
      }
    }
    pin(PEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.006779;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512", \
          "0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512", \
          "0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512", \
          "0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512", \
          "0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512", \
          "0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512", \
          "0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600", \
          "0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600", \
          "0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600", \
          "0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600", \
          "0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600", \
          "0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600", \
          "0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      internal_power() {
      related_pg_pin : "VDDPE";
      when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.000000, 0.000000, 0.000000, 0.000050, 0.000234, 0.000540, 0.000943");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.006819, 0.006802, 0.006783, 0.006744, 0.006628, 0.006435, 0.006182");
        }
      }
    }
    pin(TPEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.001827;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512", \
          "0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512", \
          "0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512", \
          "0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512", \
          "0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512", \
          "0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512", \
          "0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512, 0.128512" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600", \
          "0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600", \
          "0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600", \
          "0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600", \
          "0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600", \
          "0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600", \
          "0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600, 0.143600" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.001694, 0.001695, 0.001697, 0.001700, 0.001710, 0.001726, 0.001748");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.003926, 0.003930, 0.003935, 0.003944, 0.003971, 0.004015, 0.004074");
        }
      }
    }
    pg_pin(VSSE) {
      voltage_name : VSSE;
      pg_type : primary_ground;
    }
    pg_pin(VDDPE) {
      voltage_name : VDDPE;
      pg_type : primary_power;
    }
    pg_pin(VDDCE) {
      voltage_name : VDDCE;
      pg_type : primary_power;
    }
    /* Retention-Mode Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"!RETN";
      value : 0.000e+00;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"!RETN";
      value : 0.065645;
    }
    /* Default Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      value : 0.162579;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      value : 0.063972;
    }
  }
}
