Release 14.7 Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File:
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabC/videoProcessing_prj/implementa
tion/fpga.flw 
Using Option File(s): 
 /home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabC/videoProcessing_prj/implement
ation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabC/videoProcessing_prj/implement
ation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild
-p xc7z020clg484-1 -nt timestamp -bm system.bmm
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabC/videoProcessing_prj/implementa
tion/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabC/videoProcessing_prj/implement
ation/system.ngc" ...
Loading design module
"/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabC/videoProcessing_prj/implement
ation/system_cam_interface_0_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabC/videoProcessing_prj/implement
ation/system_util_vector_logic_0_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabC/videoProcessing_prj/implement
ation/system_axi_i2s_adi_0_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabC/videoProcessing_prj/implement
ation/system_processing_system7_0_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabC/videoProcessing_prj/implement
ation/system_axi_dma_i2s_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabC/videoProcessing_prj/implement
ation/system_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabC/videoProcessing_prj/implement
ation/system_axi_interconnect_2_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabC/videoProcessing_prj/implement
ation/system_axi_interconnect_0_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabC/videoProcessing_prj/implement
ation/system_axi_clkgen_0_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabC/videoProcessing_prj/implement
ation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabC/videoProcessing_prj/implement
ation/system_axi_vdma_0_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabC/videoProcessing_prj/implement
ation/system_axi_hdmi_tx_16b_0_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabC/videoProcessing_prj/implement
ation/system_axi_iic_0_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabC/videoProcessing_prj/implement
ation/system_util_i2c_mixer_0_wrapper.ngc"...
Applying constraints in
"/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabC/videoProcessing_prj/implement
ation/system_processing_system7_0_wrapper.ncf" to module
"processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabC/videoProcessing_prj/implement
ation/system_axi_dma_i2s_wrapper.ncf" to module "axi_dma_i2s"...
Checking Constraint Associations...
Applying constraints in
"/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabC/videoProcessing_prj/implement
ation/system_axi_interconnect_1_wrapper.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabC/videoProcessing_prj/implement
ation/system_axi_interconnect_2_wrapper.ncf" to module "axi_interconnect_2"...
Checking Constraint Associations...
Applying constraints in
"/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabC/videoProcessing_prj/implement
ation/system_axi_interconnect_0_wrapper.ncf" to module "axi_interconnect_0"...
Checking Constraint Associations...
Applying constraints in
"/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabC/videoProcessing_prj/implement
ation/system_axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.s_level_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_
   SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_lev
   el_out_d1_cdc_to_GND_618_o_MUX_710_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_
   SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_lev
   el_in_d1_cdc_from_GND_618_o_MUX_709_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GN...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_
   SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_
   d1_cdc_to_GND_618_o_MUX_710_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_629_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_
   SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_t
   o_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.p_level_in_d1_cdc_from_G...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_
   SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d
   1_cdc_from_GND_618_o_MUX_709_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_629_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_
   SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_fr
   om_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.s_level_in_d1_cdc_from_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_
   SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_
   d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.p_level_out_d1_cdc_to_G...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_
   SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out
   _d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_629_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_
   SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_fr
   om_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_629_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_
   SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_t
   o_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GE
   NERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_
   SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_lev
   el_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GE
   NERATE_LEVEL_S_P_CDC.p_level_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_
   SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_lev
   el_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_
   SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_
   OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_
   SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_
   OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_
   SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_
   SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_148_o_MUX_596_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF
   _CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_148_o_MUX_5
   96_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_148_o_MUX_595_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF
   _CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_148_o_MUX_
   595_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_148_o_MUX_596_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSY
   NC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_148_o_
   MUX_596_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_148_o_MUX_595_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSY
   NC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_148_o
   _MUX_595_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_132_o_MUX_591_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_P
   TR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_132_o
   _MUX_591_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRM
   TR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o
   _MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRM
   TR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_
   o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSY
   NC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_
   MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSY
   NC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o
   _MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I
   /GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmu
   x_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I
   /GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmu
   x_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I
   /GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I
   /GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I
   /GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_0/axi_interconnect_0\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_0_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_0/axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clo
   ck_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clo
   ck_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clo
   ck_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_0_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_0_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:478 - clock net processing_system7_0/FCLK_CLK3 with clock
   driver
   processing_system7_0/processing_system7_0/buffer_fclk_clk_3.FCLK_CLK_3_BUFG
   drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 201

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  48 sec
Total CPU time to NGDBUILD completion:  1 min  35 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:67 - XILINXD_LICENSE_FILE is set to
'2100@refile:/nfs/labs/hwswc/tools/Xilinx_EDK_82i/data/core_licenses' in
/home/ga38qoh/.flexlmrc.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
':5280@refile:27000@refile:2100@refile:1717@refile:27001@refile:5281@refile:2800
0@mlm3.rbg.tum.de:1720@license.lrz-muenchen.de'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 23 secs 
Total CPU  time at the beginning of Placer: 1 mins 12 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a1359d4) REAL time: 1 mins 32 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: util_i2c_mixer_0_downstream_scl_pin<0>   IOSTANDARD = LVCMOS25
   	 Comp: util_i2c_mixer_0_downstream_scl_pin<1>   IOSTANDARD = LVTTL


WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: util_i2c_mixer_0_downstream_sda_pin<0>   IOSTANDARD = LVCMOS25
   	 Comp: util_i2c_mixer_0_downstream_sda_pin<1>   IOSTANDARD = LVTTL


Phase 2.7  Design Feasibility Check (Checksum:a1359d4) REAL time: 1 mins 35 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a1359d4) REAL time: 1 mins 35 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

..........
WARNING:Place:1399 - A clock IOB / BUFGCTRL clock component pair have been found
   that are not placed at an optimal clock IOB / BUFGCTRL site pair. The clock
   IOB component <cam_interface_0_OV7670_PCLK_pin> is placed at site <W10>. The
   corresponding BUFGCTRL component <cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG>
   is placed at site <BUFGCTRL_X0Y3>. The clock IO can use the fast path between
   the IOB and the Clock Buffer if the IOB is placed on a Clock Capable IOB site
   that has dedicated fast path to BUFGCTRL sites in its half of the device (TOP
   or BOTTOM). You may want to analyze why this problem exists and correct it.
   This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint was
   applied on COMP.PIN <cam_interface_0_OV7670_PCLK_pin.PAD> allowing your
   design to continue. This constraint disables all clock placer rules related
   to the specified COMP.PIN. The use of this override is highly discouraged as
   it may lead to very poor timing results. It is recommended that this error
   condition be corrected in the design.
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:42aaf680) REAL time: 1 mins 45 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:42aaf680) REAL time: 1 mins 45 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:42aaf680) REAL time: 1 mins 45 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:42aaf680) REAL time: 1 mins 46 secs 

Phase 8.8  Global Placement
.......................
..........................................................................................................................................................
....................................................................................................................
....................................................................................................................
Phase 8.8  Global Placement (Checksum:7a260a7f) REAL time: 2 mins 49 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:7a260a7f) REAL time: 2 mins 49 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:ac4181b3) REAL time: 3 mins 18 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:ac4181b3) REAL time: 3 mins 18 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:ac4181b3) REAL time: 3 mins 19 secs 

Total REAL time to Placer completion: 3 mins 21 secs 
Total CPU  time to Placer completion: 3 mins 8 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    9
Slice Logic Utilization:
  Number of Slice Registers:                17,249 out of 106,400   16%
    Number used as Flip Flops:              17,207
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               42
  Number of Slice LUTs:                     17,144 out of  53,200   32%
    Number used as logic:                   15,885 out of  53,200   29%
      Number using O6 output only:          11,532
      Number using O5 output only:             195
      Number using O5 and O6:                4,158
      Number used as ROM:                        0
    Number used as Memory:                     718 out of  17,400    4%
      Number used as Dual Port RAM:             28
        Number using O6 output only:             4
        Number using O5 output only:             5
        Number using O5 and O6:                 19
      Number used as Single Port RAM:            0
      Number used as Shift Register:           690
        Number using O6 output only:           684
        Number using O5 output only:             0
        Number using O5 and O6:                  6
    Number used exclusively as route-thrus:    541
      Number with same-slice register load:    393
      Number with same-slice carry load:       147
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 6,655 out of  13,300   50%
  Number of LUT Flip Flop pairs used:       20,140
    Number with an unused Flip Flop:         5,888 out of  20,140   29%
    Number with an unused LUT:               2,996 out of  20,140   14%
    Number of fully used LUT-FF pairs:      11,256 out of  20,140   55%
    Number of unique control sets:             815
    Number of slice register sites lost
      to control set restrictions:           2,114 out of 106,400    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        51 out of     200   25%
    Number of LOCed IOBs:                       51 out of      51  100%
  Number of bonded IOPAD:                      130 out of     130  100%
    IOB Flip Flops:                             22

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  7 out of     140    5%
    Number using RAMB36E1 only:                  7
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  4 out of     280    1%
    Number using RAMB18E1 only:                  4
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     12 out of      32   37%
    Number used as BUFGs:                       12
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       22 out of     200   11%
    Number used as OLOGICE2s:                   22
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFRs:                               0 out of      16    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     220    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       4    0%
  Number of IN_FIFOs:                            0 out of      16    0%
  Number of MMCME2_ADVs:                         3 out of       4   75%
  Number of OUT_FIFOs:                           0 out of      16    0%
  Number of PHASER_REFs:                         0 out of       4    0%
  Number of PHY_CONTROLs:                        0 out of       4    0%
  Number of PLLE2_ADVs:                          0 out of       4    0%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.24

Peak Memory Usage:  1552 MB
Total REAL time to MAP completion:  3 mins 41 secs 
Total CPU time to MAP completion:   3 mins 29 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
/nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/:/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '2100@refile:/nfs/labs/hwswc/tools/Xilinx_EDK_82i/data/core_licenses'
in /home/ga38qoh/.flexlmrc.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
':5280@refile:27000@refile:2100@refile:1717@refile:27001@refile:5281@refile:28000@mlm3.rbg.tum.de:1720@license.lrz-muenc
hen.de'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                          12 out of 32     37%
   Number of External IOB33s                51 out of 200    25%
      Number of LOCed IOB33s                51 out of 51    100%

   Number of External IOPADs               130 out of 130   100%
      Number of LOCed IOPADs               130 out of 130   100%

   Number of MMCME2_ADVs                     3 out of 4      75%
   Number of OLOGICE2s                      22 out of 200    11%
   Number of PS7s                            1 out of 1     100%
   Number of RAMB18E1s                       4 out of 280     1%
   Number of RAMB36E1s                       7 out of 140     5%
   Number of Slices                       6655 out of 13300  50%
   Number of Slice Registers             17249 out of 106400 16%
      Number used as Flip Flops          17249
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                  17144 out of 53200  32%
   Number of Slice LUT-Flip Flop pairs   19993 out of 53200  37%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 27 secs 
Finished initial Timing Analysis.  REAL time: 27 secs 

WARNING:Par:288 - The signal
   axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOG
   EN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 109246 unrouted;      REAL time: 31 secs 

Phase  2  : 94387 unrouted;      REAL time: 37 secs 

Phase  3  : 39574 unrouted;      REAL time: 1 mins 9 secs 

Phase  4  : 39574 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 13 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 55 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 55 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 55 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 55 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 56 secs 
Total REAL time to Router completion: 1 mins 56 secs 
Total CPU time to Router completion: 1 mins 55 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y30| No   | 3959 |  0.439     |  2.058      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK1 |BUFGCTRL_X0Y25| No   |  620 |  0.273     |  1.892      |
+---------------------+--------------+------+------+------------+-------------+
|axi_i2s_adi_0_MCLK_p |              |      |      |            |             |
|             in_OBUF |BUFGCTRL_X0Y22| No   |    6 |  0.097     |  1.844      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_tx_16b_0_hd |              |      |      |            |             |
|          mi_ref_clk |BUFGCTRL_X0Y18| No   |  364 |  0.265     |  1.905      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0/cam_ |              |      |      |            |             |
|interface_0/USER_LOG |              |      |      |            |             |
|   IC_I/cam_if/clk50 |BUFGCTRL_X0Y10| No   |   31 |  0.152     |  1.876      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0_OV76 |              |      |      |            |             |
|70_PCLK_pin_IBUFG_BU |              |      |      |            |             |
|                  FG | BUFGCTRL_X0Y3| No   |   21 |  0.077     |  1.755      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0/cam_ |              |      |      |            |             |
|interface_0/USER_LOG |              |      |      |            |             |
|    IC_I/capture_clk | BUFGCTRL_X0Y2| No   |    2 |  0.000     |  1.792      |
+---------------------+--------------+------+------+------------+-------------+
|axi_clkgen_0/axi_clk |              |      |      |            |             |
|gen_0/USER_LOGIC_I/i |              |      |      |            |             |
|_clkgen/buf_fb_clk_s |              |      |      |            |             |
|                     |BUFGCTRL_X0Y20| No   |    1 |  0.000     |  1.788      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK2 |BUFGCTRL_X0Y26| No   |    2 |  0.192     |  1.980      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0/cam_ |              |      |      |            |             |
|interface_0/USER_LOG |              |      |      |            |             |
|IC_I/cam_if/your_ins |              |      |      |            |             |
|tance_name/clkfbout_ |              |      |      |            |             |
|                 buf | BUFGCTRL_X0Y8| No   |    1 |  0.000     |  1.759      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0/cam_ |              |      |      |            |             |
|interface_0/USER_LOG |              |      |      |            |             |
|IC_I/cam_if/your_ins |              |      |      |            |             |
|   tance_name/clkin1 |         Local|      |    1 |  0.000     |  1.285      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_tig_v_path" TIG   | SETUP       |         N/A|     6.923ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_from_2_cdc_to_pat | SETUP       |         N/A|     2.095ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_0_reset_resync_ | SETUP       |         N/A|     1.100ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_2_reset_resync_ | SETUP       |         N/A|     1.118ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.118ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 1 secs 
Total CPU time to PAR completion: 2 mins 

Peak Memory Usage:  1224 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/:/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml
system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 1203 paths, 0 nets, and 889 connections

Design statistics:
No global statistics to report.

Analysis completed Mon Mar 16 18:08:15 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 28 secs 


