<def f='dpdk_1805/drivers/net/qede/base/ecore_iov_api.h' l='147' ll='164'/>
<size>40</size>
<doc f='dpdk_1805/drivers/net/qede/base/ecore_iov_api.h' l='144'>/* This struct is part of ecore_dev and contains data relevant to all hwfns;
 * Initialized only if SR-IOV cpabability is exposed in PCIe config space.
 */</doc>
<mbr r='ecore_hw_sriov_info::pos' o='0' t='int'/>
<mbr r='ecore_hw_sriov_info::nres' o='32' t='int'/>
<mbr r='ecore_hw_sriov_info::cap' o='64' t='u32'/>
<mbr r='ecore_hw_sriov_info::ctrl' o='96' t='u16'/>
<mbr r='ecore_hw_sriov_info::total_vfs' o='112' t='u16'/>
<mbr r='ecore_hw_sriov_info::num_vfs' o='128' t='u16'/>
<mbr r='ecore_hw_sriov_info::initial_vfs' o='144' t='u16'/>
<mbr r='ecore_hw_sriov_info::nr_virtfn' o='160' t='u16'/>
<mbr r='ecore_hw_sriov_info::offset' o='176' t='u16'/>
<mbr r='ecore_hw_sriov_info::stride' o='192' t='u16'/>
<mbr r='ecore_hw_sriov_info::vf_device_id' o='208' t='u16'/>
<mbr r='ecore_hw_sriov_info::pgsz' o='224' t='u32'/>
<mbr r='ecore_hw_sriov_info::link' o='256' t='u8'/>
<mbr r='ecore_hw_sriov_info::first_vf_in_pf' o='288' t='u32'/>
