-- Project:   C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\IMU.cydsn\IMU.cyprj
-- Generated: 05/02/2019 09:39:55
-- PSoC Creator  4.2

ENTITY IMU IS
    PORT(
        LED(0)_PAD : OUT std_ulogic;
        SDA_1(0)_PAD : INOUT std_ulogic;
        SCL_1(0)_PAD : INOUT std_ulogic;
        Pin_1(0)_PAD : IN std_ulogic;
        BNO_Interupt(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END IMU;

ARCHITECTURE __DEFAULT__ OF IMU IS
    SIGNAL BNO_Interupt(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL LED(0)__PA : bit;
    SIGNAL Net_120 : bit;
    SIGNAL Net_196 : bit;
    SIGNAL Net_202 : bit;
    ATTRIBUTE global_signal OF Net_202 : SIGNAL IS true;
    SIGNAL Net_202_local : bit;
    SIGNAL Net_255 : bit;
    SIGNAL Net_256 : bit;
    ATTRIBUTE placement_force OF Net_256 : SIGNAL IS "U(3,3,B)0";
    SIGNAL Net_388 : bit;
    SIGNAL Net_464 : bit;
    ATTRIBUTE udbclken_assigned OF Net_464 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_464 : SIGNAL IS true;
    SIGNAL Net_464_local : bit;
    SIGNAL Net_474 : bit;
    SIGNAL Net_475 : bit;
    ATTRIBUTE placement_force OF Net_475 : SIGNAL IS "U(2,4,A)2";
    SIGNAL Net_478 : bit;
    ATTRIBUTE placement_force OF Net_478 : SIGNAL IS "U(2,4,B)2";
    SIGNAL Pin_1(0)__PA : bit;
    SIGNAL SCL_1(0)__PA : bit;
    SIGNAL SDA_1(0)__PA : bit;
    SIGNAL \EdgeDetect_1:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_1:last\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \EncTimer:TimerUDB:control_0\ : bit;
    SIGNAL \EncTimer:TimerUDB:control_1\ : bit;
    SIGNAL \EncTimer:TimerUDB:control_2\ : bit;
    SIGNAL \EncTimer:TimerUDB:control_3\ : bit;
    SIGNAL \EncTimer:TimerUDB:control_4\ : bit;
    SIGNAL \EncTimer:TimerUDB:control_5\ : bit;
    SIGNAL \EncTimer:TimerUDB:control_6\ : bit;
    SIGNAL \EncTimer:TimerUDB:control_7\ : bit;
    SIGNAL \EncTimer:TimerUDB:per_zero\ : bit;
    SIGNAL \EncTimer:TimerUDB:status_2\ : bit;
    SIGNAL \EncTimer:TimerUDB:status_3\ : bit;
    SIGNAL \EncTimer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \EncTimer:TimerUDB:status_tc\ : SIGNAL IS "U(3,5,A)2";
    SIGNAL \I2C:Net_1109_0\ : bit;
    SIGNAL \I2C:Net_1109_0_SYNCOUT\ : bit;
    SIGNAL \I2C:Net_1109_1\ : bit;
    SIGNAL \I2C:Net_1109_1_SYNCOUT\ : bit;
    SIGNAL \I2C:Net_643_0\ : bit;
    SIGNAL \I2C:Net_697\ : bit;
    SIGNAL \I2C:sda_x_wire\ : bit;
    SIGNAL \Sample_Timer:Net_261\ : bit;
    SIGNAL \Sample_Timer:Net_51\ : bit;
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_is_active\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_is_active\ : SIGNAL IS "U(3,2,B)1";
    ATTRIBUTE soft OF \Seat_ADC:AMuxHw_1_Decoder_is_active\ : SIGNAL IS 1;
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_is_active_split\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_is_active_split\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_old_id_0\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_old_id_0\ : SIGNAL IS "U(3,4,A)1";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_old_id_1\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_old_id_1\ : SIGNAL IS "U(3,4,B)2";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_old_id_2\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_old_id_2\ : SIGNAL IS "U(2,3,B)1";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_old_id_3\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_old_id_3\ : SIGNAL IS "U(3,1,A)1";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_old_id_4\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_old_id_4\ : SIGNAL IS "U(2,3,A)2";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\ : SIGNAL IS "U(3,4,A)2";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\ : SIGNAL IS "U(2,3,B)2";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\ : SIGNAL IS "U(2,4,B)3";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\ : SIGNAL IS "U(3,4,A)0";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\ : SIGNAL IS "U(2,1,A)3";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\ : SIGNAL IS "U(3,5,B)2";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\ : SIGNAL IS "U(3,5,B)3";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\ : SIGNAL IS "U(3,4,A)3";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\ : SIGNAL IS "U(2,5,A)3";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\ : SIGNAL IS "U(2,2,A)2";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\ : SIGNAL IS "U(3,1,B)3";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\ : SIGNAL IS "U(3,1,A)0";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\ : SIGNAL IS "U(2,5,B)2";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\ : SIGNAL IS "U(3,4,B)1";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\ : SIGNAL IS "U(3,1,B)2";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\ : SIGNAL IS "U(3,4,B)0";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\ : SIGNAL IS "U(3,1,A)2";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\ : SIGNAL IS "U(3,5,A)1";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\ : SIGNAL IS "U(2,1,A)1";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\ : SIGNAL IS "U(2,4,B)1";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\ : SIGNAL IS "U(2,1,B)2";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\ : SIGNAL IS "U(2,2,B)3";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\ : SIGNAL IS "U(2,3,B)3";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\ : SIGNAL IS "U(2,5,B)0";
    SIGNAL \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\ : SIGNAL IS "U(2,3,A)1";
    SIGNAL \Seat_ADC:Net_3698\ : bit;
    SIGNAL \Seat_ADC:Net_3830\ : bit;
    SIGNAL \Seat_ADC:Net_3935\ : bit;
    SIGNAL \Seat_ADC:SAR:Net_207_0\ : bit;
    SIGNAL \Seat_ADC:SAR:Net_207_10\ : bit;
    SIGNAL \Seat_ADC:SAR:Net_207_11\ : bit;
    SIGNAL \Seat_ADC:SAR:Net_207_1\ : bit;
    SIGNAL \Seat_ADC:SAR:Net_207_2\ : bit;
    SIGNAL \Seat_ADC:SAR:Net_207_3\ : bit;
    SIGNAL \Seat_ADC:SAR:Net_207_4\ : bit;
    SIGNAL \Seat_ADC:SAR:Net_207_5\ : bit;
    SIGNAL \Seat_ADC:SAR:Net_207_6\ : bit;
    SIGNAL \Seat_ADC:SAR:Net_207_7\ : bit;
    SIGNAL \Seat_ADC:SAR:Net_207_8\ : bit;
    SIGNAL \Seat_ADC:SAR:Net_207_9\ : bit;
    SIGNAL \Seat_ADC:SAR:Net_252\ : bit;
    SIGNAL \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \Seat_ADC:bSAR_SEQ:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:bSAR_SEQ:cnt_enable\ : SIGNAL IS "U(3,3,B)2";
    SIGNAL \Seat_ADC:bSAR_SEQ:cnt_tc\ : bit;
    SIGNAL \Seat_ADC:bSAR_SEQ:control_3\ : bit;
    SIGNAL \Seat_ADC:bSAR_SEQ:control_4\ : bit;
    SIGNAL \Seat_ADC:bSAR_SEQ:control_5\ : bit;
    SIGNAL \Seat_ADC:bSAR_SEQ:control_6\ : bit;
    SIGNAL \Seat_ADC:bSAR_SEQ:control_7\ : bit;
    SIGNAL \Seat_ADC:bSAR_SEQ:count_5\ : bit;
    SIGNAL \Seat_ADC:bSAR_SEQ:count_6\ : bit;
    SIGNAL \Seat_ADC:bSAR_SEQ:enable\ : bit;
    SIGNAL \Seat_ADC:bSAR_SEQ:load_period\ : bit;
    SIGNAL \Seat_ADC:bSAR_SEQ:nrq_reg\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:bSAR_SEQ:nrq_reg\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \Seat_ADC:bSAR_SEQ:state_1\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:bSAR_SEQ:state_1\ : SIGNAL IS "U(3,2,B)2";
    SIGNAL \Seat_ADC:bSAR_SEQ:sw_soc\ : bit;
    SIGNAL \Seat_ADC:ch_addr_0\ : bit;
    SIGNAL \Seat_ADC:ch_addr_1\ : bit;
    SIGNAL \Seat_ADC:ch_addr_2\ : bit;
    SIGNAL \Seat_ADC:ch_addr_3\ : bit;
    SIGNAL \Seat_ADC:ch_addr_4\ : bit;
    SIGNAL \Seat_ADC:clock\ : bit;
    ATTRIBUTE udbclken_assigned OF \Seat_ADC:clock\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \Seat_ADC:clock\ : SIGNAL IS true;
    SIGNAL \Seat_ADC:clock_local\ : bit;
    SIGNAL \Seat_ADC:nrq\ : bit;
    SIGNAL \Seat_ADC:soc_out\ : bit;
    ATTRIBUTE placement_force OF \Seat_ADC:soc_out\ : SIGNAL IS "U(3,2,B)0";
    SIGNAL \\\USBUART:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBUART:Dp(0)\\__PA\ : bit;
    SIGNAL \USBUART:Net_1010\ : bit;
    SIGNAL \USBUART:Net_1876\ : bit;
    SIGNAL \USBUART:Net_1889\ : bit;
    SIGNAL \USBUART:Net_95\ : bit;
    SIGNAL \USBUART:dma_request_0\ : bit;
    SIGNAL \USBUART:dma_request_1\ : bit;
    SIGNAL \USBUART:dma_request_2\ : bit;
    SIGNAL \USBUART:dma_request_3\ : bit;
    SIGNAL \USBUART:dma_request_4\ : bit;
    SIGNAL \USBUART:dma_request_5\ : bit;
    SIGNAL \USBUART:dma_request_6\ : bit;
    SIGNAL \USBUART:dma_request_7\ : bit;
    SIGNAL \USBUART:dma_terminate\ : bit;
    SIGNAL \USBUART:ep_int_0\ : bit;
    SIGNAL \USBUART:ep_int_1\ : bit;
    SIGNAL \USBUART:ep_int_2\ : bit;
    SIGNAL \USBUART:ep_int_3\ : bit;
    SIGNAL \USBUART:ep_int_4\ : bit;
    SIGNAL \USBUART:ep_int_5\ : bit;
    SIGNAL \USBUART:ep_int_6\ : bit;
    SIGNAL \USBUART:ep_int_7\ : bit;
    SIGNAL \USBUART:ep_int_8\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(0,3,A)0";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL sAn(0)__PA : bit;
    SIGNAL sAp(0)__PA : bit;
    SIGNAL sBn(0)__PA : bit;
    SIGNAL sBp(0)__PA : bit;
    SIGNAL sCn(0)__PA : bit;
    SIGNAL sCp(0)__PA : bit;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_2__sig\ : bit;
    SIGNAL \EncTimer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \EncTimer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \EncTimer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \EncTimer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \EncTimer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \EncTimer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \EncTimer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \EncTimer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \EncTimer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \EncTimer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \EncTimer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \EncTimer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \EncTimer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF sAn(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF sAn(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF sAp(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF sAp(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF sBp(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF sBp(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF sBn(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF sBn(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF sCp(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF sCp(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF sCn(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF sCn(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF \USBUART:Dm(0)\ : LABEL IS "iocell7";
    ATTRIBUTE Location OF \USBUART:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE Location OF \USBUART:Dp\ : LABEL IS "F(PICU,8)";
    ATTRIBUTE lib_model OF \USBUART:Dp(0)\ : LABEL IS "iocell8";
    ATTRIBUTE Location OF \USBUART:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF LED(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF LED(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF SDA_1(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF SDA_1(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF SCL_1(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF SCL_1(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF Pin_1(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Pin_1(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF BNO_Interupt(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF BNO_Interupt(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF \Seat_ADC:bSAR_SEQ:cnt_enable\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \Seat_ADC:bSAR_SEQ:cnt_enable\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_is_active\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_is_active\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \EncTimer:TimerUDB:status_tc\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \EncTimer:TimerUDB:status_tc\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF Net_475 : LABEL IS "macrocell4";
    ATTRIBUTE Location OF Net_475 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_478 : LABEL IS "macrocell5";
    ATTRIBUTE Location OF Net_478 : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF \Seat_ADC:SAR:ADC_SAR\ : LABEL IS "F(SAR,0)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Seat_ADC:bSAR_SEQ:CtrlReg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \Seat_ADC:bSAR_SEQ:CtrlReg\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF \Seat_ADC:bSAR_SEQ:ChannelCounter\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Seat_ADC:bSAR_SEQ:EOCSts\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \Seat_ADC:bSAR_SEQ:EOCSts\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Seat_ADC:TempBuf\ : LABEL IS "drqcell1";
    ATTRIBUTE Location OF \Seat_ADC:TempBuf\ : LABEL IS "[DrqContainer=(0)][DrqId=(1)]";
    ATTRIBUTE lib_model OF \Seat_ADC:FinalBuf\ : LABEL IS "drqcell2";
    ATTRIBUTE Location OF \Seat_ADC:FinalBuf\ : LABEL IS "[DrqContainer=(0)][DrqId=(0)]";
    ATTRIBUTE Location OF \Seat_ADC:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE Location OF \Seat_ADC:Sync:genblk1[0]:INST\ : LABEL IS "U(3,4)";
    ATTRIBUTE Location OF \USBUART:dp_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(12)]";
    ATTRIBUTE Location OF \USBUART:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE Location OF \USBUART:ep_3\ : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE Location OF \USBUART:ep_2\ : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE Location OF \USBUART:ep_1\ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF \USBUART:ep_0\ : LABEL IS "[IntrContainer=(0)][IntrId=(24)]";
    ATTRIBUTE Location OF \USBUART:bus_reset\ : LABEL IS "[IntrContainer=(0)][IntrId=(23)]";
    ATTRIBUTE Location OF \USBUART:arb_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(22)]";
    ATTRIBUTE Location OF \USBUART:sof_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(21)]";
    ATTRIBUTE Location OF \Sample_Timer:TimerHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE Location OF Sample_Interrupt : LABEL IS "[IntrContainer=(0)][IntrId=(17)]";
    ATTRIBUTE Location OF \I2C:I2C_IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(15)]";
    ATTRIBUTE Location OF \I2C:I2C_FF\ : LABEL IS "F(I2C,0)";
    ATTRIBUTE lib_model OF \EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \EncTimer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \EncTimer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \EncTimer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \EncTimer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \EncTimer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \EncTimer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(3,5)";
    ATTRIBUTE Location OF Enc_Int_High : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF Enc_Int_Low : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF isr_1 : LABEL IS "[IntrContainer=(0)][IntrId=(6)]";
    ATTRIBUTE lib_model OF Net_256 : LABEL IS "macrocell7";
    ATTRIBUTE Location OF Net_256 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Seat_ADC:bSAR_SEQ:nrq_reg\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \Seat_ADC:bSAR_SEQ:nrq_reg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Seat_ADC:soc_out\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \Seat_ADC:soc_out\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Seat_ADC:bSAR_SEQ:state_1\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \Seat_ADC:bSAR_SEQ:state_1\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_old_id_4\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_old_id_4\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_old_id_3\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_old_id_3\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_old_id_2\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_old_id_2\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_old_id_1\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_old_id_1\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_old_id_0\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_old_id_0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\ : LABEL IS "U(3,5)";
    ATTRIBUTE Location OF SCL_1(0)_SYNC : LABEL IS "U(3,1)";
    ATTRIBUTE Location OF SDA_1(0)_SYNC : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \EdgeDetect_1:last\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \EdgeDetect_1:last\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Seat_ADC:AMuxHw_1_Decoder_is_active_split\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \Seat_ADC:AMuxHw_1_Decoder_is_active_split\ : LABEL IS "U(3,2)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            interrupt : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_464,
            dclk_0 => Net_464_local,
            dclk_glb_1 => \Seat_ADC:clock\,
            dclk_1 => \Seat_ADC:clock_local\,
            dclk_glb_2 => Net_202,
            dclk_2 => Net_202_local,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\,
            dclk_glb_ff_2 => \ClockBlock.dclk_glb_ff_2__sig\);

    sAn:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "071d8ed8-4974-45ad-916b-2379ae6df023",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    sAn(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "sAn",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => sAn(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    sAp:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    sAp(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "sAp",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => sAp(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    sBp:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "ff13edf1-ab5d-430e-bc24-448016d38e57",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    sBp(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "sBp",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => sBp(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    sBn:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "85bacf93-295b-47eb-9af1-e59cb0dca1fc",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    sBn(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "sBn",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => sBn(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    sCp:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "93c95144-f6b5-43b6-8ecc-4cd2f9e79f17",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    sCp(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "sCp",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => sCp(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    sCn:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "4ae84196-b90c-4320-a087-7f35b04826f5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    sCn(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "sCn",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => sCn(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBUART:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBUART:Net_1010\,
            in_clock => open);

    \USBUART:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED(0)__PA,
            oe => open,
            pad_in => LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDA_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "22863ebe-a37b-476f-b252-6e49a8c00b12",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SDA_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDA_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDA_1(0)__PA,
            oe => open,
            fb => \I2C:Net_1109_1\,
            pin_input => \I2C:sda_x_wire\,
            pad_out => SDA_1(0)_PAD,
            pad_in => SDA_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCL_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "02f2cf2c-2c7a-49df-9246-7a3435c21be3",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SCL_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCL_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCL_1(0)__PA,
            oe => open,
            fb => \I2C:Net_1109_0\,
            pin_input => \I2C:Net_643_0\,
            pad_out => SCL_1(0)_PAD,
            pad_in => SCL_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_1(0)__PA,
            oe => open,
            fb => Net_474,
            pad_in => Pin_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BNO_Interupt:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "c59b282e-e1f3-4337-a9c1-a81927dad1c1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BNO_Interupt(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BNO_Interupt",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => BNO_Interupt(0)__PA,
            oe => open,
            fb => Net_388,
            pad_in => BNO_Interupt(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Seat_ADC:bSAR_SEQ:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:bSAR_SEQ:cnt_enable\,
            main_0 => Net_255,
            main_1 => \Seat_ADC:bSAR_SEQ:load_period\);

    \Seat_ADC:AMuxHw_1_Decoder_is_active\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_2) + (!main_1 * main_3) + (main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_0 => \Seat_ADC:ch_addr_4\,
            main_1 => \Seat_ADC:ch_addr_3\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_is_active_split\);

    \EncTimer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \EncTimer:TimerUDB:status_tc\,
            main_0 => \EncTimer:TimerUDB:control_7\,
            main_1 => \EncTimer:TimerUDB:per_zero\);

    Net_475:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_475,
            main_0 => Net_474,
            main_1 => \EdgeDetect_1:last\);

    Net_478:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_478,
            main_0 => Net_474,
            main_1 => \EdgeDetect_1:last\);

    \Seat_ADC:SAR:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => \Seat_ADC:clock_local\,
            sof_udb => \Seat_ADC:soc_out\,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \Seat_ADC:SAR:Net_252\,
            next => Net_255,
            data_out_udb_11 => \Seat_ADC:SAR:Net_207_11\,
            data_out_udb_10 => \Seat_ADC:SAR:Net_207_10\,
            data_out_udb_9 => \Seat_ADC:SAR:Net_207_9\,
            data_out_udb_8 => \Seat_ADC:SAR:Net_207_8\,
            data_out_udb_7 => \Seat_ADC:SAR:Net_207_7\,
            data_out_udb_6 => \Seat_ADC:SAR:Net_207_6\,
            data_out_udb_5 => \Seat_ADC:SAR:Net_207_5\,
            data_out_udb_4 => \Seat_ADC:SAR:Net_207_4\,
            data_out_udb_3 => \Seat_ADC:SAR:Net_207_3\,
            data_out_udb_2 => \Seat_ADC:SAR:Net_207_2\,
            data_out_udb_1 => \Seat_ADC:SAR:Net_207_1\,
            data_out_udb_0 => \Seat_ADC:SAR:Net_207_0\,
            eof_udb => \Seat_ADC:Net_3830\);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \Seat_ADC:bSAR_SEQ:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000111",
            cy_ctrl_mode_1 => "00000110",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \Seat_ADC:clock\,
            control_7 => \Seat_ADC:bSAR_SEQ:control_7\,
            control_6 => \Seat_ADC:bSAR_SEQ:control_6\,
            control_5 => \Seat_ADC:bSAR_SEQ:control_5\,
            control_4 => \Seat_ADC:bSAR_SEQ:control_4\,
            control_3 => \Seat_ADC:bSAR_SEQ:control_3\,
            control_2 => \Seat_ADC:bSAR_SEQ:sw_soc\,
            control_1 => \Seat_ADC:bSAR_SEQ:load_period\,
            control_0 => \Seat_ADC:bSAR_SEQ:enable\,
            busclk => ClockBlock_BUS_CLK);

    \Seat_ADC:bSAR_SEQ:ChannelCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0000010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => \Seat_ADC:clock\,
            load => \Seat_ADC:bSAR_SEQ:load_period\,
            enable => \Seat_ADC:bSAR_SEQ:cnt_enable\,
            count_6 => \Seat_ADC:bSAR_SEQ:count_6\,
            count_5 => \Seat_ADC:bSAR_SEQ:count_5\,
            count_4 => \Seat_ADC:ch_addr_4\,
            count_3 => \Seat_ADC:ch_addr_3\,
            count_2 => \Seat_ADC:ch_addr_2\,
            count_1 => \Seat_ADC:ch_addr_1\,
            count_0 => \Seat_ADC:ch_addr_0\,
            tc => \Seat_ADC:bSAR_SEQ:cnt_tc\,
            clk_en => \Seat_ADC:bSAR_SEQ:enable\);

    \Seat_ADC:bSAR_SEQ:EOCSts\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000001",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => \Seat_ADC:clock\,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => Net_256,
            clk_en => \Seat_ADC:bSAR_SEQ:enable\);

    \Seat_ADC:TempBuf\:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => \Seat_ADC:Net_3830\,
            termin => '0',
            termout => \Seat_ADC:Net_3698\,
            clock => ClockBlock_BUS_CLK);

    \Seat_ADC:FinalBuf\:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => \Seat_ADC:Net_3698\,
            termin => '0',
            termout => \Seat_ADC:nrq\,
            clock => ClockBlock_BUS_CLK);

    \Seat_ADC:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_256,
            clock => ClockBlock_BUS_CLK);

    \Seat_ADC:Sync:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => \Seat_ADC:nrq\,
            out => \Seat_ADC:Net_3935\);

    \USBUART:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_120,
            arb_int => \USBUART:Net_1889\,
            usb_int => \USBUART:Net_1876\,
            ept_int_8 => \USBUART:ep_int_8\,
            ept_int_7 => \USBUART:ep_int_7\,
            ept_int_6 => \USBUART:ep_int_6\,
            ept_int_5 => \USBUART:ep_int_5\,
            ept_int_4 => \USBUART:ep_int_4\,
            ept_int_3 => \USBUART:ep_int_3\,
            ept_int_2 => \USBUART:ep_int_2\,
            ept_int_1 => \USBUART:ep_int_1\,
            ept_int_0 => \USBUART:ep_int_0\,
            ord_int => \USBUART:Net_95\,
            dma_req_7 => \USBUART:dma_request_7\,
            dma_req_6 => \USBUART:dma_request_6\,
            dma_req_5 => \USBUART:dma_request_5\,
            dma_req_4 => \USBUART:dma_request_4\,
            dma_req_3 => \USBUART:dma_request_3\,
            dma_req_2 => \USBUART:dma_request_2\,
            dma_req_1 => \USBUART:dma_request_1\,
            dma_req_0 => \USBUART:dma_request_0\,
            dma_termin => \USBUART:dma_terminate\);

    \USBUART:ep_3\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_3\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1876\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1889\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_120,
            clock => ClockBlock_BUS_CLK);

    \Sample_Timer:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_2__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \Sample_Timer:Net_51\,
            cmp => \Sample_Timer:Net_261\,
            irq => Net_196);

    Sample_Interrupt:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_196,
            clock => ClockBlock_BUS_CLK);

    \I2C:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => \I2C:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \I2C:I2C_FF\:i2ccell
        GENERIC MAP(
            cy_registers => "",
            use_wakeup => 0)
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            scl_in => \I2C:Net_1109_0\,
            sda_in => \I2C:Net_1109_1\,
            scl_out => \I2C:Net_643_0\,
            sda_out => \I2C:sda_x_wire\,
            interrupt => \I2C:Net_697\);

    \EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_464,
            control_7 => \EncTimer:TimerUDB:control_7\,
            control_6 => \EncTimer:TimerUDB:control_6\,
            control_5 => \EncTimer:TimerUDB:control_5\,
            control_4 => \EncTimer:TimerUDB:control_4\,
            control_3 => \EncTimer:TimerUDB:control_3\,
            control_2 => \EncTimer:TimerUDB:control_2\,
            control_1 => \EncTimer:TimerUDB:control_1\,
            control_0 => \EncTimer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \EncTimer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_464,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \EncTimer:TimerUDB:status_3\,
            status_2 => \EncTimer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \EncTimer:TimerUDB:status_tc\);

    \EncTimer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_464,
            cs_addr_1 => \EncTimer:TimerUDB:control_7\,
            cs_addr_0 => \EncTimer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \EncTimer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \EncTimer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \EncTimer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \EncTimer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \EncTimer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \EncTimer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \EncTimer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \EncTimer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \EncTimer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \EncTimer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \EncTimer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \EncTimer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \EncTimer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \EncTimer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_464,
            cs_addr_1 => \EncTimer:TimerUDB:control_7\,
            cs_addr_0 => \EncTimer:TimerUDB:per_zero\,
            z0_comb => \EncTimer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \EncTimer:TimerUDB:status_3\,
            f0_blk_stat_comb => \EncTimer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \EncTimer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \EncTimer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \EncTimer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \EncTimer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \EncTimer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \EncTimer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \EncTimer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \EncTimer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \EncTimer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \EncTimer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \EncTimer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \EncTimer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \EncTimer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    Enc_Int_High:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_475,
            clock => ClockBlock_BUS_CLK);

    Enc_Int_Low:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_478,
            clock => ClockBlock_BUS_CLK);

    isr_1:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_388,
            clock => ClockBlock_BUS_CLK);

    Net_256:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => Net_256,
            clk_en => \Seat_ADC:bSAR_SEQ:enable\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\,
            main_1 => \Seat_ADC:bSAR_SEQ:nrq_reg\);

    \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2) + (main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\,
            main_1 => \Seat_ADC:Net_3935\,
            main_2 => Net_256);

    \Seat_ADC:bSAR_SEQ:nrq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \Seat_ADC:bSAR_SEQ:nrq_reg\,
            clk_en => \Seat_ADC:bSAR_SEQ:enable\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\);

    \Seat_ADC:soc_out\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_4 * !main_5) + (!main_0 * !main_2 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \Seat_ADC:soc_out\,
            clk_en => \Seat_ADC:bSAR_SEQ:enable\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:soc_out\,
            main_1 => \Seat_ADC:Net_3830\,
            main_2 => \Seat_ADC:bSAR_SEQ:load_period\,
            main_3 => \Seat_ADC:bSAR_SEQ:sw_soc\,
            main_4 => \Seat_ADC:bSAR_SEQ:state_1\,
            main_5 => \Seat_ADC:bSAR_SEQ:cnt_tc\);

    \Seat_ADC:bSAR_SEQ:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \Seat_ADC:bSAR_SEQ:state_1\,
            clk_en => \Seat_ADC:bSAR_SEQ:enable\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:soc_out\,
            main_1 => \Seat_ADC:Net_3830\,
            main_2 => \Seat_ADC:bSAR_SEQ:load_period\,
            main_3 => \Seat_ADC:bSAR_SEQ:state_1\);

    \Seat_ADC:AMuxHw_1_Decoder_old_id_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:ch_addr_4\);

    \Seat_ADC:AMuxHw_1_Decoder_old_id_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:ch_addr_3\);

    \Seat_ADC:AMuxHw_1_Decoder_old_id_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:ch_addr_2\);

    \Seat_ADC:AMuxHw_1_Decoder_old_id_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:ch_addr_1\);

    \Seat_ADC:AMuxHw_1_Decoder_old_id_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:ch_addr_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\,
            clock_0 => \Seat_ADC:clock\,
            main_0 => \Seat_ADC:AMuxHw_1_Decoder_is_active\,
            main_1 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_2 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_3 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_4 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

    SCL_1(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \I2C:Net_1109_0\,
            out => \I2C:Net_1109_0_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    SDA_1(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \I2C:Net_1109_1\,
            out => \I2C:Net_1109_1_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    \EdgeDetect_1:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \EdgeDetect_1:last\,
            clock_0 => Net_464,
            main_0 => Net_474);

    \Seat_ADC:AMuxHw_1_Decoder_is_active_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_5) + (main_1 * !main_6) + (!main_2 * main_7) + (main_2 * !main_7) + (!main_3 * main_8) + (main_3 * !main_8) + (!main_4 * main_9) + (main_4 * !main_9)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Seat_ADC:AMuxHw_1_Decoder_is_active_split\,
            main_0 => \Seat_ADC:ch_addr_4\,
            main_1 => \Seat_ADC:ch_addr_3\,
            main_2 => \Seat_ADC:ch_addr_2\,
            main_3 => \Seat_ADC:ch_addr_1\,
            main_4 => \Seat_ADC:ch_addr_0\,
            main_5 => \Seat_ADC:AMuxHw_1_Decoder_old_id_4\,
            main_6 => \Seat_ADC:AMuxHw_1_Decoder_old_id_3\,
            main_7 => \Seat_ADC:AMuxHw_1_Decoder_old_id_2\,
            main_8 => \Seat_ADC:AMuxHw_1_Decoder_old_id_1\,
            main_9 => \Seat_ADC:AMuxHw_1_Decoder_old_id_0\);

END __DEFAULT__;
