module top_module (
    input clk,
    input resetn,   // synchronous reset
    input in,
    output out);
    
    wire [2:0]Q;
    
    always@(posedge clk)begin
        if(resetn)begin
             Q[0] <= in;
            Q[1] <= Q[0];
            Q[2] <= Q[1];
            out <= Q[2];
           
        end
        else begin
            out <= 1'b0;
            Q <= 3'b0;
    end
    end

endmodule
