Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/nikhil/Nikhil/Ass3_Grp_22/CLA_4bit_augmentedTestbench_isim_beh.exe -prj /home/nikhil/Nikhil/Ass3_Grp_22/CLA_4bit_augmentedTestbench_beh.prj work.CLA_4bit_augmentedTestbench work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/nikhil/Nikhil/Ass3_Grp_22/CLA_4bit_augmented.v" into library work
Analyzing Verilog file "/home/nikhil/Nikhil/Ass3_Grp_22/CLA_4bit_augmentedTestbench.v" into library work
WARNING:HDLCompiler:568 - "/home/nikhil/Nikhil/Ass3_Grp_22/CLA_4bit_augmentedTestbench.v" Line 38: Constant value is truncated to fit in <4> bits.
WARNING:HDLCompiler:568 - "/home/nikhil/Nikhil/Ass3_Grp_22/CLA_4bit_augmentedTestbench.v" Line 40: Constant value is truncated to fit in <4> bits.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82948 KB
Fuse CPU Usage: 770 ms
Compiling module CLA_4bit_augmented
Compiling module CLA_4bit_augmentedTestbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/nikhil/Nikhil/Ass3_Grp_22/CLA_4bit_augmentedTestbench_isim_beh.exe
Fuse Memory Usage: 1167720 KB
Fuse CPU Usage: 790 ms
GCC CPU Usage: 250 ms
