Active-HDL 9.1.2353.4205  2014-04-01 09:55:17

Elaboration top modules:
Architecture                  tb_architecture(fuel_tb)


------------------------------------------------------------------------------------------------------
Entity       | Architecture    | Library      | Info | Compiler Version         | Compilation Options
------------------------------------------------------------------------------------------------------
fuel_tb      | tb_architecture | task3_timing |      | 9.1.2353.4205  (Windows) | -dbg
fuel_encoder | structure       | task3_timing |      | 9.1.2353.4205  (Windows) | -dbg
------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------
VHDL Package                   | Library      | Info | Compiler Version         | Compilation Options
------------------------------------------------------------------------------------------------------
standard                       | std          |      |                          | <unavailable>
TEXTIO                         | std          |      | 9.1.2353.4205  (Windows) |  -2008
std_logic_1164                 | ieee         |      | 9.1.2353.4205  (Windows) |  -2008
NUMERIC_STD                    | ieee         |      | 9.1.2353.4205  (Windows) |  -2008
j2svlib                        | j2svlib      |      | 9.1.2353.4205  (Windows) | -vendor lattice
------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------
Library                        | Comment
------------------------------------------------------------------------------------------------------
ieee                           | Standard IEEE packages library
j2svlib                        | LATTICE ispLEVER Classic 1.4, J2SVLIB VHDL LIBRARY
std                            | Standard VHDL library
task3_timing                   | None
------------------------------------------------------------------------------------------------------


Simulation Options: asim +access +r -advdataflow fuel_tb


The performance of simulation is reduced. Version EDU Edition
