#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication^start_mat_mul_14.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_1^c_data_out~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        0.000     0.000
matrix_multiplication^start_mat_mul_14.inpad[0] (.input)                                                                                                                                    0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_1^c_data_out~0.start_mat_mul[0] (matmul_4x4_systolic)                       2.897     2.897
data arrival time                                                                                                                                                                                     2.897

clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_1^c_data_out~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                                            -0.060    -0.018
data required time                                                                                                                                                                                   -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                   -0.018
data arrival time                                                                                                                                                                                    -2.897
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -2.915


#Path 2
Startpoint: matrix_multiplication^reset_10.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_1^c_data_out~0.reset[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_10.inpad[0] (.input)                                                                                                                                    0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_1^c_data_out~0.reset[0] (matmul_4x4_systolic)                       2.890     2.890
data arrival time                                                                                                                                                                             2.890

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_1^c_data_out~0.clk[0] (matmul_4x4_systolic)                         0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.060    -0.018
data required time                                                                                                                                                                           -0.018
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.018
data arrival time                                                                                                                                                                            -2.890
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -2.907


#Path 3
Startpoint: matrix_multiplication^start_mat_mul_12.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_1^c_data_out~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        0.000     0.000
matrix_multiplication^start_mat_mul_12.inpad[0] (.input)                                                                                                                                    0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_1^c_data_out~0.start_mat_mul[0] (matmul_4x4_systolic)                       2.673     2.673
data arrival time                                                                                                                                                                                     2.673

clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_1^c_data_out~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                                            -0.060    -0.018
data required time                                                                                                                                                                                   -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                   -0.018
data arrival time                                                                                                                                                                                    -2.673
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -2.691


#Path 4
Startpoint: matrix_multiplication^reset_14.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_1^c_data_out~0.reset[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_14.inpad[0] (.input)                                                                                                                                    0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_1^c_data_out~0.reset[0] (matmul_4x4_systolic)                       2.667     2.667
data arrival time                                                                                                                                                                             2.667

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_1^c_data_out~0.clk[0] (matmul_4x4_systolic)                         0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.060    -0.018
data required time                                                                                                                                                                           -0.018
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.018
data arrival time                                                                                                                                                                            -2.667
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -2.684


#Path 5
Startpoint: matrix_multiplication^start_mat_mul_4.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data_out~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        0.000     0.000
matrix_multiplication^start_mat_mul_4.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data_out~0.start_mat_mul[0] (matmul_4x4_systolic)                       2.621     2.621
data arrival time                                                                                                                                                                                     2.621

clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data_out~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                                            -0.060    -0.018
data required time                                                                                                                                                                                   -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                   -0.018
data arrival time                                                                                                                                                                                    -2.621
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -2.638


#Path 6
Startpoint: matrix_multiplication^start_mat_mul_14.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2^c_data_out~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        0.000     0.000
matrix_multiplication^start_mat_mul_14.inpad[0] (.input)                                                                                                                                    0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2^c_data_out~0.start_mat_mul[0] (matmul_4x4_systolic)                       2.619     2.619
data arrival time                                                                                                                                                                                     2.619

clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                                            -0.060    -0.018
data required time                                                                                                                                                                                   -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                   -0.018
data arrival time                                                                                                                                                                                    -2.619
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -2.637


#Path 7
Startpoint: matrix_multiplication^data_pi~24.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~24.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~24.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~24.data[0] (single_port_ram)                       2.166     2.166
data arrival time                                                                                                                         2.166

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.166
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.632


#Path 8
Startpoint: matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15524.in[1] (.names)                                                                                                         1.052     2.328
n15524.out[0] (.names)                                                                                                        0.235     2.563
matrix_multiplication^c_reg_0~9_FF_NODE.D[0] (.latch)                                                                         0.000     2.563
data arrival time                                                                                                                       2.563

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_0~9_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.563
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.587


#Path 9
Startpoint: matrix_multiplication^start_mat_mul_12.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2^c_data_out~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        0.000     0.000
matrix_multiplication^start_mat_mul_12.inpad[0] (.input)                                                                                                                                    0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2^c_data_out~0.start_mat_mul[0] (matmul_4x4_systolic)                       2.530     2.530
data arrival time                                                                                                                                                                                     2.530

clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                                            -0.060    -0.018
data required time                                                                                                                                                                                   -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                   -0.018
data arrival time                                                                                                                                                                                    -2.530
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -2.548


#Path 10
Startpoint: matrix_multiplication^data_pi~56.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~56.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~56.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~56.data[0] (single_port_ram)                       2.032     2.032
data arrival time                                                                                                                         2.032

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.032
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.498


#Path 11
Startpoint: matrix_multiplication^start_mat_mul_4.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data_out~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        0.000     0.000
matrix_multiplication^start_mat_mul_4.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data_out~0.start_mat_mul[0] (matmul_4x4_systolic)                       2.479     2.479
data arrival time                                                                                                                                                                                     2.479

clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                                            -0.060    -0.018
data required time                                                                                                                                                                                   -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                   -0.018
data arrival time                                                                                                                                                                                    -2.479
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -2.497


#Path 12
Startpoint: matrix_multiplication^data_pi~60.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~60.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~60.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~60.data[0] (single_port_ram)                       2.030     2.030
data arrival time                                                                                                                         2.030

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.030
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.497


#Path 13
Startpoint: matrix_multiplication^data_pi~56.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_5_0.single_port_ram+u_single_port_ram^out~56.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~56.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_5_0.single_port_ram+u_single_port_ram^out~56.data[0] (single_port_ram)                       2.022     2.022
data arrival time                                                                                                                         2.022

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_5_0.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.022
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.489


#Path 14
Startpoint: matrix_multiplication^data_pi~11.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~11.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~11.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~11.data[0] (single_port_ram)                       2.013     2.013
data arrival time                                                                                                                         2.013

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.013
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.479


#Path 15
Startpoint: matrix_multiplication^reset_10.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_2^c_data_out~0.reset[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_10.inpad[0] (.input)                                                                                                                                    0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_2^c_data_out~0.reset[0] (matmul_4x4_systolic)                       2.461     2.461
data arrival time                                                                                                                                                                             2.461

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                         0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.060    -0.018
data required time                                                                                                                                                                           -0.018
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.018
data arrival time                                                                                                                                                                            -2.461
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -2.478


#Path 16
Startpoint: matrix_multiplication^data_pi~32.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~32.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~32.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~32.data[0] (single_port_ram)                       2.011     2.011
data arrival time                                                                                                                         2.011

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.011
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.477


#Path 17
Startpoint: matrix_multiplication^data_pi~17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~17.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~17.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~17.data[0] (single_port_ram)                       2.010     2.010
data arrival time                                                                                                                         2.010

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.010
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.477


#Path 18
Startpoint: matrix_multiplication^data_pi~17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~17.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~17.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~17.data[0] (single_port_ram)                       2.009     2.009
data arrival time                                                                                                                         2.009

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.009
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.476


#Path 19
Startpoint: matrix_multiplication.ram+matrix_row_5.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_5.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_5.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15349.in[1] (.names)                                                                                                         0.915     2.191
n15349.out[0] (.names)                                                                                                        0.235     2.426
matrix_multiplication^c_reg_5~5_FF_NODE.D[0] (.latch)                                                                         0.000     2.426
data arrival time                                                                                                                       2.426

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_5~5_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.426
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.450


#Path 20
Startpoint: matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~16_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15874.in[1] (.names)                                                                                                          0.914     2.191
n15874.out[0] (.names)                                                                                                         0.235     2.426
matrix_multiplication^c_reg_0~16_FF_NODE.D[0] (.latch)                                                                         0.000     2.426
data arrival time                                                                                                                        2.426

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~16_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.426
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.449


#Path 21
Startpoint: matrix_multiplication.ram+matrix_row_7.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~16_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_7.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_7.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15909.in[1] (.names)                                                                                                          0.911     2.187
n15909.out[0] (.names)                                                                                                         0.235     2.422
matrix_multiplication^c_reg_7~16_FF_NODE.D[0] (.latch)                                                                         0.000     2.422
data arrival time                                                                                                                        2.422

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~16_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.422
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.446


#Path 22
Startpoint: matrix_multiplication.ram+matrix_row_6.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_6~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_6.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_6.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15554.in[1] (.names)                                                                                                         0.908     2.185
n15554.out[0] (.names)                                                                                                        0.235     2.420
matrix_multiplication^c_reg_6~9_FF_NODE.D[0] (.latch)                                                                         0.000     2.420
data arrival time                                                                                                                       2.420

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_6~9_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.420
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.443


#Path 23
Startpoint: matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~21_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n16129.in[1] (.names)                                                                                                          0.908     2.184
n16129.out[0] (.names)                                                                                                         0.235     2.419
matrix_multiplication^c_reg_1~21_FF_NODE.D[0] (.latch)                                                                         0.000     2.419
data arrival time                                                                                                                        2.419

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~21_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.419
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.443


#Path 24
Startpoint: matrix_multiplication.ram+matrix_row_5.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_5.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_5.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15299.in[1] (.names)                                                                                                         0.903     2.179
n15299.out[0] (.names)                                                                                                        0.235     2.414
matrix_multiplication^c_reg_5~4_FF_NODE.D[0] (.latch)                                                                         0.000     2.414
data arrival time                                                                                                                       2.414

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_5~4_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.414
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.438


#Path 25
Startpoint: matrix_multiplication.ram+matrix_row_5.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_5.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_5.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15399.in[1] (.names)                                                                                                         0.900     2.177
n15399.out[0] (.names)                                                                                                        0.235     2.412
matrix_multiplication^c_reg_5~6_FF_NODE.D[0] (.latch)                                                                         0.000     2.412
data arrival time                                                                                                                       2.412

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_5~6_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.412
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.435


#Path 26
Startpoint: matrix_multiplication^data_pi~47.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~47.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~47.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~47.data[0] (single_port_ram)                       1.946     1.946
data arrival time                                                                                                                         1.946

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.946
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.413


#Path 27
Startpoint: matrix_multiplication^start_mat_mul_12.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_3^c_data_out~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        0.000     0.000
matrix_multiplication^start_mat_mul_12.inpad[0] (.input)                                                                                                                                    0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_3^c_data_out~0.start_mat_mul[0] (matmul_4x4_systolic)                       2.389     2.389
data arrival time                                                                                                                                                                                     2.389

clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_3^c_data_out~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                                            -0.060    -0.018
data required time                                                                                                                                                                                   -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                   -0.018
data arrival time                                                                                                                                                                                    -2.389
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -2.407


#Path 28
Startpoint: matrix_multiplication^start_mat_mul_10.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_2^c_data_out~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        0.000     0.000
matrix_multiplication^start_mat_mul_10.inpad[0] (.input)                                                                                                                                    0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_2^c_data_out~0.start_mat_mul[0] (matmul_4x4_systolic)                       2.389     2.389
data arrival time                                                                                                                                                                                     2.389

clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                                            -0.060    -0.018
data required time                                                                                                                                                                                   -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                   -0.018
data arrival time                                                                                                                                                                                    -2.389
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -2.407


#Path 29
Startpoint: matrix_multiplication^data_pi~40.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~40.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~40.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~40.data[0] (single_port_ram)                       1.937     1.937
data arrival time                                                                                                                         1.937

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.937
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.404


#Path 30
Startpoint: matrix_multiplication^start_mat_mul_8.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data_out~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        0.000     0.000
matrix_multiplication^start_mat_mul_8.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data_out~0.start_mat_mul[0] (matmul_4x4_systolic)                       2.386     2.386
data arrival time                                                                                                                                                                                     2.386

clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data_out~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                                            -0.060    -0.018
data required time                                                                                                                                                                                   -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                   -0.018
data arrival time                                                                                                                                                                                    -2.386
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -2.404


#Path 31
Startpoint: matrix_multiplication^data_pi~36.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~36.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~36.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~36.data[0] (single_port_ram)                       1.936     1.936
data arrival time                                                                                                                         1.936

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.936
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.402


#Path 32
Startpoint: matrix_multiplication^data_pi~52.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~52.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~52.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~52.data[0] (single_port_ram)                       1.935     1.935
data arrival time                                                                                                                         1.935

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.935
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.402


#Path 33
Startpoint: matrix_multiplication^start_mat_mul_10.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_1^c_data_out~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        0.000     0.000
matrix_multiplication^start_mat_mul_10.inpad[0] (.input)                                                                                                                                    0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_1^c_data_out~0.start_mat_mul[0] (matmul_4x4_systolic)                       2.383     2.383
data arrival time                                                                                                                                                                                     2.383

clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_1^c_data_out~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                                            -0.060    -0.018
data required time                                                                                                                                                                                   -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                   -0.018
data arrival time                                                                                                                                                                                    -2.383
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -2.401


#Path 34
Startpoint: matrix_multiplication^data_pi~61.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~61.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~61.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~61.data[0] (single_port_ram)                       1.932     1.932
data arrival time                                                                                                                         1.932

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.932
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.399


#Path 35
Startpoint: matrix_multiplication^data_pi~42.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~42.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~42.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~42.data[0] (single_port_ram)                       1.930     1.930
data arrival time                                                                                                                         1.930

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.930
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.397


#Path 36
Startpoint: matrix_multiplication^reset_12.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_1^c_data_out~0.reset[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_12.inpad[0] (.input)                                                                                                                                    0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_1^c_data_out~0.reset[0] (matmul_4x4_systolic)                       2.375     2.375
data arrival time                                                                                                                                                                             2.375

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_1^c_data_out~0.clk[0] (matmul_4x4_systolic)                         0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.060    -0.018
data required time                                                                                                                                                                           -0.018
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.018
data arrival time                                                                                                                                                                            -2.375
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -2.393


#Path 37
Startpoint: matrix_multiplication^data_pi~55.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~55.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~55.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~55.data[0] (single_port_ram)                       1.921     1.921
data arrival time                                                                                                                         1.921

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.921
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.388


#Path 38
Startpoint: matrix_multiplication^reset_12.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_3^c_data_out~0.reset[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_12.inpad[0] (.input)                                                                                                                                    0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_3^c_data_out~0.reset[0] (matmul_4x4_systolic)                       2.368     2.368
data arrival time                                                                                                                                                                             2.368

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_3^c_data_out~0.clk[0] (matmul_4x4_systolic)                         0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.060    -0.018
data required time                                                                                                                                                                           -0.018
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.018
data arrival time                                                                                                                                                                            -2.368
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -2.385


#Path 39
Startpoint: matrix_multiplication^data_pi~3.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_6_0.single_port_ram+u_single_port_ram^out~3.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~3.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_6_0.single_port_ram+u_single_port_ram^out~3.data[0] (single_port_ram)                       1.907     1.907
data arrival time                                                                                                                        1.907

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_6_0.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -1.907
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.373


#Path 40
Startpoint: matrix_multiplication^data_pi~26.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_5_0.single_port_ram+u_single_port_ram^out~26.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~26.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_5_0.single_port_ram+u_single_port_ram^out~26.data[0] (single_port_ram)                       1.906     1.906
data arrival time                                                                                                                         1.906

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_5_0.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.906
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.373


#Path 41
Startpoint: matrix_multiplication^data_pi~2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~2.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~2.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~2.data[0] (single_port_ram)                       1.905     1.905
data arrival time                                                                                                                        1.905

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -1.905
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.372


#Path 42
Startpoint: matrix_multiplication^start_mat_mul_13.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_5^c_data_out~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        0.000     0.000
matrix_multiplication^start_mat_mul_13.inpad[0] (.input)                                                                                                                                    0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_5^c_data_out~0.start_mat_mul[0] (matmul_4x4_systolic)                       2.353     2.353
data arrival time                                                                                                                                                                                     2.353

clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_5^c_data_out~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                                            -0.060    -0.018
data required time                                                                                                                                                                                   -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                   -0.018
data arrival time                                                                                                                                                                                    -2.353
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -2.371


#Path 43
Startpoint: matrix_multiplication^data_pi~29.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_5_0.single_port_ram+u_single_port_ram^out~29.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~29.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_5_0.single_port_ram+u_single_port_ram^out~29.data[0] (single_port_ram)                       1.900     1.900
data arrival time                                                                                                                         1.900

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_5_0.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.900
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.367


#Path 44
Startpoint: matrix_multiplication^start_mat_mul_8.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data_out~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        0.000     0.000
matrix_multiplication^start_mat_mul_8.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data_out~0.start_mat_mul[0] (matmul_4x4_systolic)                       2.346     2.346
data arrival time                                                                                                                                                                                     2.346

clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data_out~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                                            -0.060    -0.018
data required time                                                                                                                                                                                   -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                   -0.018
data arrival time                                                                                                                                                                                    -2.346
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -2.363


#Path 45
Startpoint: matrix_multiplication^data_pi~33.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~33.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~33.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~33.data[0] (single_port_ram)                       1.892     1.892
data arrival time                                                                                                                         1.892

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.892
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.358


#Path 46
Startpoint: matrix_multiplication^data_pi~22.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_5_0.single_port_ram+u_single_port_ram^out~22.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~22.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_5_0.single_port_ram+u_single_port_ram^out~22.data[0] (single_port_ram)                       1.888     1.888
data arrival time                                                                                                                         1.888

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_5_0.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.888
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.355


#Path 47
Startpoint: matrix_multiplication^start_mat_mul_14.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_3^c_data_out~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        0.000     0.000
matrix_multiplication^start_mat_mul_14.inpad[0] (.input)                                                                                                                                    0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_3^c_data_out~0.start_mat_mul[0] (matmul_4x4_systolic)                       2.336     2.336
data arrival time                                                                                                                                                                                     2.336

clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_3^c_data_out~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                                            -0.060    -0.018
data required time                                                                                                                                                                                   -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                   -0.018
data arrival time                                                                                                                                                                                    -2.336
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -2.354


#Path 48
Startpoint: matrix_multiplication^data_pi~56.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~56.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~56.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~56.data[0] (single_port_ram)                       1.884     1.884
data arrival time                                                                                                                         1.884

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.884
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.350


#Path 49
Startpoint: matrix_multiplication^data_pi~60.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~60.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~60.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~60.data[0] (single_port_ram)                       1.879     1.879
data arrival time                                                                                                                         1.879

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.879
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.346


#Path 50
Startpoint: matrix_multiplication^data_pi~47.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_5_0.single_port_ram+u_single_port_ram^out~47.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~47.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_5_0.single_port_ram+u_single_port_ram^out~47.data[0] (single_port_ram)                       1.878     1.878
data arrival time                                                                                                                         1.878

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_5_0.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.878
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.345


#Path 51
Startpoint: matrix_multiplication^reset_10.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_3^c_data_out~0.reset[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_10.inpad[0] (.input)                                                                                                                                    0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_3^c_data_out~0.reset[0] (matmul_4x4_systolic)                       2.320     2.320
data arrival time                                                                                                                                                                             2.320

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_3^c_data_out~0.clk[0] (matmul_4x4_systolic)                         0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.060    -0.018
data required time                                                                                                                                                                           -0.018
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.018
data arrival time                                                                                                                                                                            -2.320
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -2.338


#Path 52
Startpoint: matrix_multiplication^data_pi~43.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~43.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~43.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~43.data[0] (single_port_ram)                       1.857     1.857
data arrival time                                                                                                                         1.857

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.857
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.324


#Path 53
Startpoint: matrix_multiplication.ram+matrix_row_4.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_4~21_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_4.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_4.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n16144.in[1] (.names)                                                                                                          0.775     2.051
n16144.out[0] (.names)                                                                                                         0.235     2.286
matrix_multiplication^c_reg_4~21_FF_NODE.D[0] (.latch)                                                                         0.000     2.286
data arrival time                                                                                                                        2.286

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_4~21_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.286
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.310


#Path 54
Startpoint: matrix_multiplication.ram+matrix_row_7.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_7.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_7.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15359.in[1] (.names)                                                                                                         0.774     2.050
n15359.out[0] (.names)                                                                                                        0.235     2.285
matrix_multiplication^c_reg_7~5_FF_NODE.D[0] (.latch)                                                                         0.000     2.285
data arrival time                                                                                                                       2.285

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_7~5_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.285
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.309


#Path 55
Startpoint: matrix_multiplication^data_pi~39.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_5_0.single_port_ram+u_single_port_ram^out~39.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~39.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_5_0.single_port_ram+u_single_port_ram^out~39.data[0] (single_port_ram)                       1.840     1.840
data arrival time                                                                                                                         1.840

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_5_0.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.840
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.306


#Path 56
Startpoint: matrix_multiplication.ram+matrix_row_7.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~39_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_7.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_7.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n17059.in[1] (.names)                                                                                                          0.770     2.046
n17059.out[0] (.names)                                                                                                         0.235     2.281
matrix_multiplication^c_reg_7~39_FF_NODE.D[0] (.latch)                                                                         0.000     2.281
data arrival time                                                                                                                        2.281

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~39_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.281
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.305


#Path 57
Startpoint: matrix_multiplication.ram+matrix_row_4.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_4~26_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_4.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_4.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n16394.in[1] (.names)                                                                                                          0.769     2.046
n16394.out[0] (.names)                                                                                                         0.235     2.281
matrix_multiplication^c_reg_4~26_FF_NODE.D[0] (.latch)                                                                         0.000     2.281
data arrival time                                                                                                                        2.281

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_4~26_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.281
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.304


#Path 58
Startpoint: matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~50_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n17574.in[1] (.names)                                                                                                          0.769     2.046
n17574.out[0] (.names)                                                                                                         0.235     2.281
matrix_multiplication^c_reg_0~50_FF_NODE.D[0] (.latch)                                                                         0.000     2.281
data arrival time                                                                                                                        2.281

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~50_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.281
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.304


#Path 59
Startpoint: matrix_multiplication.ram+matrix_row_5.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_5.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_5.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15799.in[1] (.names)                                                                                                          0.768     2.045
n15799.out[0] (.names)                                                                                                         0.235     2.280
matrix_multiplication^c_reg_5~14_FF_NODE.D[0] (.latch)                                                                         0.000     2.280
data arrival time                                                                                                                        2.280

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~14_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.280
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.303


#Path 60
Startpoint: matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~22_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n16174.in[1] (.names)                                                                                                          0.767     2.044
n16174.out[0] (.names)                                                                                                         0.235     2.279
matrix_multiplication^c_reg_0~22_FF_NODE.D[0] (.latch)                                                                         0.000     2.279
data arrival time                                                                                                                        2.279

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~22_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.279
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.302


#Path 61
Startpoint: matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~16_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15889.in[1] (.names)                                                                                                          0.767     2.044
n15889.out[0] (.names)                                                                                                         0.235     2.279
matrix_multiplication^c_reg_3~16_FF_NODE.D[0] (.latch)                                                                         0.000     2.279
data arrival time                                                                                                                        2.279

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_3~16_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.279
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.302


#Path 62
Startpoint: matrix_multiplication.ram+matrix_row_5.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~22_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_5.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_5.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n16199.in[1] (.names)                                                                                                          0.767     2.043
n16199.out[0] (.names)                                                                                                         0.235     2.278
matrix_multiplication^c_reg_5~22_FF_NODE.D[0] (.latch)                                                                         0.000     2.278
data arrival time                                                                                                                        2.278

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~22_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.278
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.302


#Path 63
Startpoint: matrix_multiplication.ram+matrix_row_4.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_4~33_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_4.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_4.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n16744.in[1] (.names)                                                                                                          0.767     2.043
n16744.out[0] (.names)                                                                                                         0.235     2.278
matrix_multiplication^c_reg_4~33_FF_NODE.D[0] (.latch)                                                                         0.000     2.278
data arrival time                                                                                                                        2.278

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_4~33_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.278
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.302


#Path 64
Startpoint: matrix_multiplication.ram+matrix_row_4.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_4~34_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_4.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_4.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n16794.in[1] (.names)                                                                                                          0.766     2.043
n16794.out[0] (.names)                                                                                                         0.235     2.278
matrix_multiplication^c_reg_4~34_FF_NODE.D[0] (.latch)                                                                         0.000     2.278
data arrival time                                                                                                                        2.278

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_4~34_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.278
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.301


#Path 65
Startpoint: matrix_multiplication.ram+matrix_row_4.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_4~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_4.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_4.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15544.in[1] (.names)                                                                                                         0.766     2.043
n15544.out[0] (.names)                                                                                                        0.235     2.278
matrix_multiplication^c_reg_4~9_FF_NODE.D[0] (.latch)                                                                         0.000     2.278
data arrival time                                                                                                                       2.278

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_4~9_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.278
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.301


#Path 66
Startpoint: matrix_multiplication.ram+matrix_row_6.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_6~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_6.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_6.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15604.in[1] (.names)                                                                                                          0.766     2.042
n15604.out[0] (.names)                                                                                                         0.235     2.277
matrix_multiplication^c_reg_6~10_FF_NODE.D[0] (.latch)                                                                         0.000     2.277
data arrival time                                                                                                                        2.277

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_6~10_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.277
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.301


#Path 67
Startpoint: matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~49_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n17524.in[1] (.names)                                                                                                          0.765     2.042
n17524.out[0] (.names)                                                                                                         0.235     2.277
matrix_multiplication^c_reg_0~49_FF_NODE.D[0] (.latch)                                                                         0.000     2.277
data arrival time                                                                                                                        2.277

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~49_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.277
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.300


#Path 68
Startpoint: matrix_multiplication.ram+matrix_row_6.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_6~22_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_6.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_6.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n16204.in[1] (.names)                                                                                                          0.764     2.041
n16204.out[0] (.names)                                                                                                         0.235     2.276
matrix_multiplication^c_reg_6~22_FF_NODE.D[0] (.latch)                                                                         0.000     2.276
data arrival time                                                                                                                        2.276

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_6~22_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.276
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.299


#Path 69
Startpoint: matrix_multiplication.ram+matrix_row_4.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_4~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_4.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_4.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15244.in[1] (.names)                                                                                                         0.764     2.041
n15244.out[0] (.names)                                                                                                        0.235     2.276
matrix_multiplication^c_reg_4~3_FF_NODE.D[0] (.latch)                                                                         0.000     2.276
data arrival time                                                                                                                       2.276

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_4~3_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.276
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.299


#Path 70
Startpoint: matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15789.in[1] (.names)                                                                                                          0.764     2.041
n15789.out[0] (.names)                                                                                                         0.235     2.276
matrix_multiplication^c_reg_3~14_FF_NODE.D[0] (.latch)                                                                         0.000     2.276
data arrival time                                                                                                                        2.276

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_3~14_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.276
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.299


#Path 71
Startpoint: matrix_multiplication.ram+matrix_row_6.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_6~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_6.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_6.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15354.in[1] (.names)                                                                                                         0.764     2.041
n15354.out[0] (.names)                                                                                                        0.235     2.276
matrix_multiplication^c_reg_6~5_FF_NODE.D[0] (.latch)                                                                         0.000     2.276
data arrival time                                                                                                                       2.276

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_6~5_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.276
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.299


#Path 72
Startpoint: matrix_multiplication.ram+matrix_row_5.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_5.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_5.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15549.in[1] (.names)                                                                                                         0.764     2.040
n15549.out[0] (.names)                                                                                                        0.235     2.275
matrix_multiplication^c_reg_5~9_FF_NODE.D[0] (.latch)                                                                         0.000     2.275
data arrival time                                                                                                                       2.275

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_5~9_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.275
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.299


#Path 73
Startpoint: matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15774.in[1] (.names)                                                                                                          0.763     2.040
n15774.out[0] (.names)                                                                                                         0.235     2.275
matrix_multiplication^c_reg_0~14_FF_NODE.D[0] (.latch)                                                                         0.000     2.275
data arrival time                                                                                                                        2.275

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~14_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.275
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.298


#Path 74
Startpoint: matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~21_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n16139.in[1] (.names)                                                                                                          0.763     2.039
n16139.out[0] (.names)                                                                                                         0.235     2.274
matrix_multiplication^c_reg_3~21_FF_NODE.D[0] (.latch)                                                                         0.000     2.274
data arrival time                                                                                                                        2.274

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_3~21_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.274
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.298


#Path 75
Startpoint: matrix_multiplication.ram+matrix_row_5.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~29_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_5.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_5.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n16549.in[1] (.names)                                                                                                          0.763     2.039
n16549.out[0] (.names)                                                                                                         0.235     2.274
matrix_multiplication^c_reg_5~29_FF_NODE.D[0] (.latch)                                                                         0.000     2.274
data arrival time                                                                                                                        2.274

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~29_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.274
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.298


#Path 76
Startpoint: matrix_multiplication^reset_8.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data_out~0.reset[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_8.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data_out~0.reset[0] (matmul_4x4_systolic)                       2.280     2.280
data arrival time                                                                                                                                                                             2.280

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                         0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.060    -0.018
data required time                                                                                                                                                                           -0.018
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.018
data arrival time                                                                                                                                                                            -2.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -2.297


#Path 77
Startpoint: matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15779.in[1] (.names)                                                                                                          0.762     2.039
n15779.out[0] (.names)                                                                                                         0.235     2.274
matrix_multiplication^c_reg_1~14_FF_NODE.D[0] (.latch)                                                                         0.000     2.274
data arrival time                                                                                                                        2.274

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~14_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.274
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.297


#Path 78
Startpoint: matrix_multiplication.ram+matrix_row_6.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_6~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_6.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_6.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n16254.in[1] (.names)                                                                                                          0.761     2.037
n16254.out[0] (.names)                                                                                                         0.235     2.272
matrix_multiplication^c_reg_6~23_FF_NODE.D[0] (.latch)                                                                         0.000     2.272
data arrival time                                                                                                                        2.272

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_6~23_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.272
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.296


#Path 79
Startpoint: matrix_multiplication^data_pi~49.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~49.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~49.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~49.data[0] (single_port_ram)                       1.827     1.827
data arrival time                                                                                                                         1.827

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.827
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.294


#Path 80
Startpoint: matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15279.in[1] (.names)                                                                                                         0.758     2.035
n15279.out[0] (.names)                                                                                                        0.235     2.270
matrix_multiplication^c_reg_1~4_FF_NODE.D[0] (.latch)                                                                         0.000     2.270
data arrival time                                                                                                                       2.270

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_1~4_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.270
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.293


#Path 81
Startpoint: matrix_multiplication.ram+matrix_row_6.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_6~43_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_6.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_6.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n17254.in[1] (.names)                                                                                                          0.755     2.031
n17254.out[0] (.names)                                                                                                         0.235     2.266
matrix_multiplication^c_reg_6~43_FF_NODE.D[0] (.latch)                                                                         0.000     2.266
data arrival time                                                                                                                        2.266

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_6~43_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.266
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.290


#Path 82
Startpoint: matrix_multiplication^data_pi~5.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~5.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~5.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~5.data[0] (single_port_ram)                       1.820     1.820
data arrival time                                                                                                                        1.820

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -1.820
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.286


#Path 83
Startpoint: matrix_multiplication^data_pi~62.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_7_0.single_port_ram+u_single_port_ram^out~62.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~62.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_7_0.single_port_ram+u_single_port_ram^out~62.data[0] (single_port_ram)                       1.814     1.814
data arrival time                                                                                                                         1.814

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_7_0.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.814
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.280


#Path 84
Startpoint: matrix_multiplication^data_pi~45.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_5_0.single_port_ram+u_single_port_ram^out~45.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~45.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_5_0.single_port_ram+u_single_port_ram^out~45.data[0] (single_port_ram)                       1.813     1.813
data arrival time                                                                                                                         1.813

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_5_0.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.813
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.279


#Path 85
Startpoint: matrix_multiplication^data_pi~41.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~41.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~41.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~41.data[0] (single_port_ram)                       1.807     1.807
data arrival time                                                                                                                         1.807

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.807
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.273


#Path 86
Startpoint: matrix_multiplication^data_pi~59.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~59.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~59.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~59.data[0] (single_port_ram)                       1.805     1.805
data arrival time                                                                                                                         1.805

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.805
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.271


#Path 87
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_4~17_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n15944.in[2] (.names)                                                          2.010     2.010
n15944.out[0] (.names)                                                         0.235     2.245
matrix_multiplication^c_reg_4~17_FF_NODE.D[0] (.latch)                         0.000     2.245
data arrival time                                                                        2.245

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_4~17_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -2.245
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.268


#Path 88
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~17_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n15959.in[2] (.names)                                                          2.010     2.010
n15959.out[0] (.names)                                                         0.235     2.245
matrix_multiplication^c_reg_7~17_FF_NODE.D[0] (.latch)                         0.000     2.245
data arrival time                                                                        2.245

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_7~17_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -2.245
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.268


#Path 89
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~17_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n15949.in[2] (.names)                                                          2.010     2.010
n15949.out[0] (.names)                                                         0.235     2.245
matrix_multiplication^c_reg_5~17_FF_NODE.D[0] (.latch)                         0.000     2.245
data arrival time                                                                        2.245

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_5~17_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -2.245
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.268


#Path 90
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~17_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n15934.in[2] (.names)                                                          2.010     2.010
n15934.out[0] (.names)                                                         0.235     2.245
matrix_multiplication^c_reg_2~17_FF_NODE.D[0] (.latch)                         0.000     2.245
data arrival time                                                                        2.245

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_2~17_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -2.245
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.268


#Path 91
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~17_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n15929.in[2] (.names)                                                          2.010     2.010
n15929.out[0] (.names)                                                         0.235     2.245
matrix_multiplication^c_reg_1~17_FF_NODE.D[0] (.latch)                         0.000     2.245
data arrival time                                                                        2.245

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_1~17_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -2.245
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.268


#Path 92
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~17_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n15924.in[0] (.names)                                                          2.010     2.010
n15924.out[0] (.names)                                                         0.235     2.245
matrix_multiplication^c_reg_0~17_FF_NODE.D[0] (.latch)                         0.000     2.245
data arrival time                                                                        2.245

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_0~17_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -2.245
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.268


#Path 93
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^data_from_out_mat~17_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
input external delay                                                                     0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                          0.000     0.000
n15964.in[2] (.names)                                                                    2.010     2.010
n15964.out[0] (.names)                                                                   0.235     2.245
matrix_multiplication^data_from_out_mat~17_FF_NODE.D[0] (.latch)                         0.000     2.245
data arrival time                                                                                  2.245

clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                              0.000     0.000
matrix_multiplication^data_from_out_mat~17_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -2.245
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -2.268


#Path 94
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo0250.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li0250.in[0] (.names)                                                 2.010     2.010
li0250.out[0] (.names)                                                0.235     2.245
lo0250.D[0] (.latch)                                                  0.000     2.245
data arrival time                                                               2.245

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo0250.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.245
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.268


#Path 95
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo0260.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li0260.in[0] (.names)                                                 2.010     2.010
li0260.out[0] (.names)                                                0.235     2.245
lo0260.D[0] (.latch)                                                  0.000     2.245
data arrival time                                                               2.245

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo0260.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.245
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.268


#Path 96
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo0270.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li0270.in[0] (.names)                                                 2.010     2.010
li0270.out[0] (.names)                                                0.235     2.245
lo0270.D[0] (.latch)                                                  0.000     2.245
data arrival time                                                               2.245

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo0270.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.245
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.268


#Path 97
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo0280.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li0280.in[0] (.names)                                                 2.010     2.010
li0280.out[0] (.names)                                                0.235     2.245
lo0280.D[0] (.latch)                                                  0.000     2.245
data arrival time                                                               2.245

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo0280.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.245
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.268


#Path 98
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_6~17_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n15954.in[2] (.names)                                                          2.010     2.010
n15954.out[0] (.names)                                                         0.235     2.245
matrix_multiplication^c_reg_6~17_FF_NODE.D[0] (.latch)                         0.000     2.245
data arrival time                                                                        2.245

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_6~17_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -2.245
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.268


#Path 99
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo0360.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li0360.in[0] (.names)                                                 2.010     2.010
li0360.out[0] (.names)                                                0.235     2.245
lo0360.D[0] (.latch)                                                  0.000     2.245
data arrival time                                                               2.245

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo0360.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.245
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.268


#Path 100
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~17_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n15939.in[2] (.names)                                                          2.010     2.010
n15939.out[0] (.names)                                                         0.235     2.245
matrix_multiplication^c_reg_3~17_FF_NODE.D[0] (.latch)                         0.000     2.245
data arrival time                                                                        2.245

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_3~17_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -2.245
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.268


#End of timing report
