
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.8 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

Command: vcs -full64 -gui -R -f file_list +v2k +lint=all -l log_name -Mupdate +define+DOUBLE \
-timescale=1ns/1ps +neg_tchk +sdfverbose
                         Chronologic VCS (TM)
      Version K-2015.09-SP2-3_Full64 -- Sun Oct 30 23:17:00 2016
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../front_end/source/shift_reg.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/shift_reg.v, 14
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Barrel_Shifter_M.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Barrel_Shifter_M.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/MultiplexTxT.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/MultiplexTxT.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/shift_mux.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/shift_mux.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Mux_3x1_b_v2.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Mux_3x1_b_v2.v, 14
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/LZD.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/LZD.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/FPU_Add_Subtract_Function.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/FPU_Add_Subtract_Function.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
../../front_end/source/FPU_Add_Subtract_Function.v, 240
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
../../front_end/source/FPU_Add_Subtract_Function.v, 255
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
../../front_end/source/FPU_Add_Subtract_Function.v, 262
  Verilog compiler directive encountered "`ifndef".


Lint-[VCDE] Compiler directive encountered
../../front_end/source/FPU_Add_Subtract_Function.v, 305
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
../../front_end/source/FPU_Add_Subtract_Function.v, 327
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
../../front_end/source/FPU_Add_Subtract_Function.v, 352
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
../../front_end/source/FPU_Add_Subtract_Function.v, 354
  Verilog compiler directive encountered "`ifndef".


Lint-[VCDE] Compiler directive encountered
../../front_end/source/FPU_Add_Subtract_Function.v, 366
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
../../front_end/source/FPU_Add_Subtract_Function.v, 387
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
../../front_end/source/FPU_Add_Subtract_Function.v, 407
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
../../front_end/source/FPU_Add_Subtract_Function.v, 409
  Verilog compiler directive encountered "`ifndef".


Lint-[VCDE] Compiler directive encountered
../../front_end/source/FPU_Add_Subtract_Function.v, 419
  Verilog compiler directive encountered "`endif".

Parsing design file '../../front_end/source/FSM_input_enable.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/FSM_input_enable.v, 28
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/d_ff_en.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/d_ff_en.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/RegisterAdd.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/RegisterAdd.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/FORMATTER.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/FORMATTER.v, 14
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
../../front_end/source/FORMATTER.v, 75
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
../../front_end/source/FORMATTER.v, 86
  Verilog compiler directive encountered "`endif".

Parsing design file '../../front_end/source/exp_operation.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/exp_operation.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Round_Sgf_Dec.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Round_Sgf_Dec.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/XOR_M.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/XOR_M.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Multiplexer_AC.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Multiplexer_AC.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Greater_Comparator.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Greater_Comparator.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Zero_InfMult_Unit.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Zero_InfMult_Unit.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/counter_d.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/counter_d.v, 14
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Deco_Round_Mult.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Deco_Round_Mult.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/multiplier.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/multiplier.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Adder_Round.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Adder_Round.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/RegisterMult.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/RegisterMult.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/xor_tri.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/xor_tri.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/First_Phase_M.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/First_Phase_M.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/NaN_mod_32.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/NaN_mod_32.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/add_sub_carry_out.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/add_sub_carry_out.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/NaN_mod_64.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/NaN_mod_64.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/CORDIC_Arch2v1.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/CORDIC_Arch2v1.v, 14
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/FPU_Interface_1v1.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/FPU_Interface_1v1.v, 14
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/CORDIC_Arch2.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/CORDIC_Arch2.v, 14
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/adder.v'
Parsing design file '../../front_end/source/Mux_3x1.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Mux_3x1.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Tenth_Phase_v2.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Tenth_Phase_v2.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/FSM_Mult_Function.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/FSM_Mult_Function.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/FSM_Add_Subtract.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/FSM_Add_Subtract.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Round_decoder_M.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Round_decoder_M.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/FPU_Multiplication_Function.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/FPU_Multiplication_Function.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Mux_Array.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Mux_Array.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Comparator_Equal.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Comparator_Equal.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/CORDIC_FSM_v2.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/CORDIC_FSM_v2.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Up_Counter.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Up_Counter.v, 14
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/counter_up.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/counter_up.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/sgn_result.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/sgn_result.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Oper_Start_In.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Oper_Start_In.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
../../front_end/source/Oper_Start_In.v, 34
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
../../front_end/source/Oper_Start_In.v, 160
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
../../front_end/source/Oper_Start_In.v, 162
  Verilog compiler directive encountered "`ifndef".


Lint-[VCDE] Compiler directive encountered
../../front_end/source/Oper_Start_In.v, 265
  Verilog compiler directive encountered "`endif".

Parsing design file '../../front_end/source/lut_CASE_32.v'
Parsing design file '../../front_end/source/OR_Module.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/OR_Module.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Priority_Codec_64.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Priority_Codec_64.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Exp_operation_m.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Exp_operation_m.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Comparator_Less.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Comparator_Less.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Mux_2x1.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Mux_2x1.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/DECO_CORDIC_OP.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/DECO_CORDIC_OP.v, 14
  Verilog compiler directive encountered "`timescale".


Lint-[NS] Null statement
../../front_end/source/DECO_CORDIC_OP.v, 60
  Null statement is used in following verilog source.
  

Parsing design file '../../front_end/source/substractor.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/substractor.v, 2
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
../../front_end/source/substractor.v, 33
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
../../front_end/source/substractor.v, 35
  Verilog compiler directive encountered "`endif".

Parsing design file '../../front_end/source/sign_inverter.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/sign_inverter.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/lut_CASE_64.v'
Parsing design file '../../front_end/source/Simple_Subt.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Simple_Subt.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Mux_3x1_b.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Mux_3x1_b.v, 14
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/deco_op.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/deco_op.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Rotate_Mux_Array.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Rotate_Mux_Array.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/demux_1x3.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/demux_1x3.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Add_Subt.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Add_Subt.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Priority_Codec_32.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Priority_Codec_32.v, 14
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Tenth_Phase.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Tenth_Phase.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Comparator.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Comparator.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/PriorityEncoder_ExtCORDIC.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/PriorityEncoder_ExtCORDIC.v, 14
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Barrel_shifter.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Barrel_shifter.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Comparators.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Comparators.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/FPU_ADD_Substract_PIPELINED.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/FPU_ADD_Substract_PIPELINED.v, 14
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Sgf_Multiplication.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Sgf_Multiplication.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Op_Select.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Op_Select.v, 14
  Verilog compiler directive encountered "`timescale".

Parsing design file 'Testbench_FPUv1_Interface.v'

Lint-[VCDE] Compiler directive encountered
Testbench_FPUv1_Interface.v, 14
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
Testbench_FPUv1_Interface.v, 39
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
Testbench_FPUv1_Interface.v, 45
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
Testbench_FPUv1_Interface.v, 47
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
Testbench_FPUv1_Interface.v, 53
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
Testbench_FPUv1_Interface.v, 136
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
Testbench_FPUv1_Interface.v, 258
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
Testbench_FPUv1_Interface.v, 259
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
Testbench_FPUv1_Interface.v, 381
  Verilog compiler directive encountered "`endif".


Lint-[NS] Null statement
Testbench_FPUv1_Interface.v, 413
  Null statement is used in following verilog source.
  


Lint-[NS] Null statement
Testbench_FPUv1_Interface.v, 415
  Null statement is used in following verilog source.
  

Top Level Modules:
       Mux_3x1_bv2
       CORDIC_Arch2
       Up_counter
       DECO_CORDIC_EXT
       PriorityEncoder_CORDIC
       FPU_PIPELINED_FPADDSUB
       Testbench_FPU_Mark1
TimeScale is 1 ns / 1 ps

Lint-[CAWM-L] Width mismatch
../../front_end/source/FPU_Add_Subtract_Function.v, 356
  Continuous assignment width mismatch
  3 bits (lhs) versus 32 bits (rhs).
  Source info: assign Exp_oper_B_D1 = ((EW - EWR) * 1'b0);  


Lint-[CAWM-L] Width mismatch
../../front_end/source/FPU_Add_Subtract_Function.v, 356
  Continuous assignment width mismatch
  5 bits (lhs) versus 32 bits (rhs).
  Source info: assign Exp_oper_B_D1 = ((EW - EWR) * 1'b0);  


Lint-[UI] Unused input
../../front_end/source/Mux_Array.v, 30
  Following is an unused input.
  Source info: load_i


Lint-[UI] Unused input
../../front_end/source/Mux_Array.v, 30
  Following is an unused input.
  Source info: load_i


Lint-[PCWM-L] Port connection width mismatch
../../front_end/source/Sgf_Multiplication.v, 244
" adder #(((4 * (SW / 2)) + 2)) GEN2.Final( .Data_A_i ({Q_left, Q_right}),  .Data_B_i ({S_B, rightside2}),  .Data_S_o (Result[((4 * (SW / 2)) + 2):0]));"
  The following 83-bit expression is connected to 106-bit port "Data_B_i" of 
  module "adder", instance "GEN2.Final".
  Expression: {S_B, rightside2}
  The expression is from module Sgf_Multiplication, instance Sgf_operation 

Starting vcs inline pass...
23 modules and 0 UDP read.
recompiling module shift_mux_array
recompiling module Mux_3x1_bv2
recompiling module FPU_Add_Subtract_Function
recompiling module Multiplexer_AC
recompiling module NaN_mod_64
recompiling module CORDIC_Arch2
recompiling module FSM_Add_Subtract
recompiling module CORDIC_FSM_v2
recompiling module Up_counter
recompiling module LUT_CASE_32bits
recompiling module Priority_Codec_64
recompiling module Mux_2x1
recompiling module DECO_CORDIC_EXT
recompiling module sign_inverter
recompiling module Simple_Subt
recompiling module Mux_3x1_b
recompiling module deco_op
recompiling module Rotate_Mux_Array
recompiling module demux_1x3
recompiling module PriorityEncoder_CORDIC
recompiling module FPU_PIPELINED_FPADDSUB
recompiling module Op_Select
recompiling module Testbench_FPU_Mark1
All of 23 modules done
rm -f _csrc*.so linux64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o \
_26311_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o          /mnt/vol_NFS_Zener/tools/synopsys/apps/vcs-mx/K-2015.09-SP2-3/linux64/lib/libzerosoft_rt_stubs.so \
/mnt/vol_NFS_Zener/tools/synopsys/apps/vcs-mx/K-2015.09-SP2-3/linux64/lib/libvirsim.so \
/mnt/vol_NFS_Zener/tools/synopsys/apps/vcs-mx/K-2015.09-SP2-3/linux64/lib/liberrorinf.so \
/mnt/vol_NFS_Zener/tools/synopsys/apps/vcs-mx/K-2015.09-SP2-3/linux64/lib/libsnpsmalloc.so \
/mnt/vol_NFS_Zener/tools/synopsys/apps/vcs-mx/K-2015.09-SP2-3/linux64/lib/libvcsnew.so \
/mnt/vol_NFS_Zener/tools/synopsys/apps/vcs-mx/K-2015.09-SP2-3/linux64/lib/libsimprofile.so \
/mnt/vol_NFS_Zener/tools/synopsys/apps/vcs-mx/K-2015.09-SP2-3/linux64/lib/libuclinative.so \
-Wl,-whole-archive /mnt/vol_NFS_Zener/tools/synopsys/apps/vcs-mx/K-2015.09-SP2-3/linux64/lib/libvcsucli.so \
-Wl,-no-whole-archive          /mnt/vol_NFS_Zener/tools/synopsys/apps/vcs-mx/K-2015.09-SP2-3/linux64/lib/vcs_save_restore_new.o \
-ldl -lm  -lc -lpthread -ldl 
../simv up to date
Command: ./simv -gui +v2k +lint=all -a log_name +define+DOUBLE +neg_tchk +sdfverbose -ucli
Warning : License for product VCSRuntime_Net(725) will expire within 12 days, on: 10-nov-2016.
If you would like to temporarily disable this message, set 
 the VCS_LIC_EXPIRE_WARNING environment variable to the number of days
before expiration that you want this message to start (the minimum is 0).
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP2-3_Full64; Runtime version K-2015.09-SP2-3_Full64;  Oct 30 23:17 2016
VCD+ Writer K-2015.09-SP2-3_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
------------------------SUMA--------------------------
------------------------    --------------------------
------------------------SUMA--------------------------

Warning-[STASKW_CO] Cannot open file
Testbench_FPUv1_Interface.v, 267
  The file 'ADD/DOUBLE/RMODE_TRUNCATE/ResultadoXilinxFLM.txt' could not be 
  opened. No such file or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_CO1] Cannot open file
  The file 'ADD/DOUBLE/Hexadecimal_A.txt' could not be opened. No such file or
  directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
Testbench_FPUv1_Interface.v, 268
  Cannot open file 'ADD/DOUBLE/Hexadecimal_A.txt' passed as argument to 
  $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.


Warning-[STASKW_CO1] Cannot open file
  The file 'ADD/DOUBLE/Hexadecimal_B.txt' could not be opened. No such file or
  directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
Testbench_FPUv1_Interface.v, 269
  Cannot open file 'ADD/DOUBLE/Hexadecimal_B.txt' passed as argument to 
  $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.


Warning-[STASKW_CO] Cannot open file
Testbench_FPUv1_Interface.v, 273
  The file 'ADD/DOUBLE/RMODE_NEGINF/ResultadoXilinxFLM.txt' could not be 
  opened. No such file or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_CO1] Cannot open file
  The file 'ADD/DOUBLE/Hexadecimal_A.txt' could not be opened. No such file or
  directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
Testbench_FPUv1_Interface.v, 274
  Cannot open file 'ADD/DOUBLE/Hexadecimal_A.txt' passed as argument to 
  $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.


Warning-[STASKW_CO1] Cannot open file
  The file 'ADD/DOUBLE/Hexadecimal_B.txt' could not be opened. No such file or
  directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
Testbench_FPUv1_Interface.v, 275
  Cannot open file 'ADD/DOUBLE/Hexadecimal_B.txt' passed as argument to 
  $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.


Warning-[STASKW_CO] Cannot open file
Testbench_FPUv1_Interface.v, 279
  The file 'ADD/DOUBLE/RMODE_POSINF/ResultadoXilinxFLM.txt' could not be 
  opened. No such file or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_CO1] Cannot open file
  The file 'ADD/DOUBLE/Hexadecimal_A.txt' could not be opened. No such file or
  directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
Testbench_FPUv1_Interface.v, 280
  Cannot open file 'ADD/DOUBLE/Hexadecimal_A.txt' passed as argument to 
  $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.


Warning-[STASKW_CO1] Cannot open file
  The file 'ADD/DOUBLE/Hexadecimal_B.txt' could not be opened. No such file or
  directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
Testbench_FPUv1_Interface.v, 281
  Cannot open file 'ADD/DOUBLE/Hexadecimal_B.txt' passed as argument to 
  $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.

------------------------RSTA--------------------------
------------------------    --------------------------
------------------------RSTA--------------------------

Warning-[STASKW_CO] Cannot open file
Testbench_FPUv1_Interface.v, 291
  The file 'SUB/DOUBLE/RMODE_TRUNCATE/ResultadoXilinxFLM.txt' could not be 
  opened. No such file or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_CO1] Cannot open file
  The file 'SUB/DOUBLE/Hexadecimal_A.txt' could not be opened. No such file or
  directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
Testbench_FPUv1_Interface.v, 292
  Cannot open file 'SUB/DOUBLE/Hexadecimal_A.txt' passed as argument to 
  $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.


Warning-[STASKW_CO1] Cannot open file
  The file 'SUB/DOUBLE/Hexadecimal_B.txt' could not be opened. No such file or
  directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
Testbench_FPUv1_Interface.v, 293
  Cannot open file 'SUB/DOUBLE/Hexadecimal_B.txt' passed as argument to 
  $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.


Warning-[STASKW_CO] Cannot open file
Testbench_FPUv1_Interface.v, 297
  The file 'SUB/DOUBLE/RMODE_NEGINF/ResultadoXilinxFLM.txt' could not be 
  opened. No such file or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_CO1] Cannot open file
  The file 'SUB/DOUBLE/Hexadecimal_A.txt' could not be opened. No such file or
  directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
Testbench_FPUv1_Interface.v, 298
  Cannot open file 'SUB/DOUBLE/Hexadecimal_A.txt' passed as argument to 
  $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.


Warning-[STASKW_CO1] Cannot open file
  The file 'SUB/DOUBLE/Hexadecimal_B.txt' could not be opened. No such file or
  directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
Testbench_FPUv1_Interface.v, 299
  Cannot open file 'SUB/DOUBLE/Hexadecimal_B.txt' passed as argument to 
  $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.


Warning-[STASKW_CO] Cannot open file
Testbench_FPUv1_Interface.v, 303
  The file 'SUB/DOUBLE/RMODE_POSINF/ResultadoXilinxFLM.txt' could not be 
  opened. No such file or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_CO1] Cannot open file
  The file 'SUB/DOUBLE/Hexadecimal_A.txt' could not be opened. No such file or
  directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
Testbench_FPUv1_Interface.v, 304
  Cannot open file 'SUB/DOUBLE/Hexadecimal_A.txt' passed as argument to 
  $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.


Warning-[STASKW_CO1] Cannot open file
  The file 'SUB/DOUBLE/Hexadecimal_B.txt' could not be opened. No such file or
  directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
Testbench_FPUv1_Interface.v, 305
  Cannot open file 'SUB/DOUBLE/Hexadecimal_B.txt' passed as argument to 
  $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.

------------------------MULT--------------------------
------------------------    --------------------------
------------------------MULT--------------------------

Warning-[STASKW_CO] Cannot open file
Testbench_FPUv1_Interface.v, 316
  The file 'MULT/DOUBLE/RMODE_TRUNCATE/ResultadoXilinxFLM.txt' could not be 
  opened. No such file or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_CO1] Cannot open file
  The file 'MULT/DOUBLE/Hexadecimal_A.txt' could not be opened. No such file 
  or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
Testbench_FPUv1_Interface.v, 317
  Cannot open file 'MULT/DOUBLE/Hexadecimal_A.txt' passed as argument to 
  $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.


Warning-[STASKW_CO1] Cannot open file
  The file 'MULT/DOUBLE/Hexadecimal_B.txt' could not be opened. No such file 
  or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
Testbench_FPUv1_Interface.v, 318
  Cannot open file 'MULT/DOUBLE/Hexadecimal_B.txt' passed as argument to 
  $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.


Warning-[STASKW_CO] Cannot open file
Testbench_FPUv1_Interface.v, 322
  The file 'MULT/DOUBLE/RMODE_NEGINF/ResultadoXilinxFLM.txt' could not be 
  opened. No such file or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_CO1] Cannot open file
  The file 'MULT/DOUBLE/Hexadecimal_A.txt' could not be opened. No such file 
  or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
Testbench_FPUv1_Interface.v, 323
  Cannot open file 'MULT/DOUBLE/Hexadecimal_A.txt' passed as argument to 
  $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.


Warning-[STASKW_CO1] Cannot open file
  The file 'MULT/DOUBLE/Hexadecimal_B.txt' could not be opened. No such file 
  or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
Testbench_FPUv1_Interface.v, 324
  Cannot open file 'MULT/DOUBLE/Hexadecimal_B.txt' passed as argument to 
  $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.


Warning-[STASKW_CO] Cannot open file
Testbench_FPUv1_Interface.v, 328
  The file 'MULT/DOUBLE/RMODE_POSINF/ResultadoXilinxFLM.txt' could not be 
  opened. No such file or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_CO1] Cannot open file
  The file 'MULT/DOUBLE/Hexadecimal_A.txt' could not be opened. No such file 
  or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
Testbench_FPUv1_Interface.v, 329
  Cannot open file 'MULT/DOUBLE/Hexadecimal_A.txt' passed as argument to 
  $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.


Warning-[STASKW_CO1] Cannot open file
  The file 'MULT/DOUBLE/Hexadecimal_B.txt' could not be opened. No such file 
  or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
Testbench_FPUv1_Interface.v, 330
  Cannot open file 'MULT/DOUBLE/Hexadecimal_B.txt' passed as argument to 
  $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.

---------------------REGION I or IV--------------------------
------------------------    --------------------------
---------------------REGION I or IV-------------------
------------------------SENO--------------------------
------------------------    --------------------------
------------------------SENO--------------------------

Warning-[STASKW_CO] Cannot open file
Testbench_FPUv1_Interface.v, 347
  The file 'SIN/DOUBLE/RMODE_TRUNCATE/ResultadoXilinxFLM.txt' could not be 
  opened. No such file or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_CO1] Cannot open file
  The file 'SIN/DOUBLE/input_angles_hex.txt' could not be opened. No such file
  or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
Testbench_FPUv1_Interface.v, 348
  Cannot open file 'SIN/DOUBLE/input_angles_hex.txt' passed as argument to 
  $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.


Warning-[STASKW_CO] Cannot open file
Testbench_FPUv1_Interface.v, 352
  The file 'SIN/DOUBLE/RMODE_NEGINF/ResultadoXilinxFLM.txt' could not be 
  opened. No such file or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_CO1] Cannot open file
  The file 'SIN/DOUBLE/input_angles_hex.txt' could not be opened. No such file
  or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
Testbench_FPUv1_Interface.v, 353
  Cannot open file 'SIN/DOUBLE/input_angles_hex.txt' passed as argument to 
  $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.


Warning-[STASKW_CO] Cannot open file
Testbench_FPUv1_Interface.v, 357
  The file 'SIN/DOUBLE/RMODE_POSINF/ResultadoXilinxFLM.txt' could not be 
  opened. No such file or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_CO1] Cannot open file
  The file 'SIN/DOUBLE/input_angles_hex.txt' could not be opened. No such file
  or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
Testbench_FPUv1_Interface.v, 358
  Cannot open file 'SIN/DOUBLE/input_angles_hex.txt' passed as argument to 
  $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.

------------------------COS--------------------------
------------------------    --------------------------
------------------------COS--------------------------

Warning-[STASKW_CO] Cannot open file
Testbench_FPUv1_Interface.v, 368
  The file 'COS/DOUBLE/RMODE_TRUNCATE/ResultadoXilinxFLM.txt' could not be 
  opened. No such file or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_CO1] Cannot open file
  The file 'COS/DOUBLE/input_angles_hex.txt' could not be opened. No such file
  or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
Testbench_FPUv1_Interface.v, 369
  Cannot open file 'COS/DOUBLE/input_angles_hex.txt' passed as argument to 
  $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.

