#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000013ee1c2b4b0 .scope module, "four_bit_rca_tb" "four_bit_rca_tb" 2 2;
 .timescale -9 -11;
v0000013ee1c226f0_0 .var "A", 3 0;
v0000013ee1c22790_0 .var "B", 3 0;
v0000013ee1c228d0_0 .var "Cin", 0 0;
v0000013ee1c1b0c0_0 .net "Cout", 0 0, L_0000013ee1c20150;  1 drivers
v0000013ee1c1b2a0_0 .net "S", 3 0, L_0000013ee1c8b000;  1 drivers
v0000013ee1c8a240_0 .var/i "i", 31 0;
v0000013ee1c8aec0_0 .var/i "j", 31 0;
v0000013ee1c8b960_0 .var/i "k", 31 0;
S_0000013ee1c2b640 .scope module, "uut" "four_bit_rca" 2 10, 3 1 0, S_0000013ee1c2b4b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "Cout";
v0000013ee1c21390_0 .net "A", 3 0, v0000013ee1c226f0_0;  1 drivers
v0000013ee1c217f0_0 .net "B", 3 0, v0000013ee1c22790_0;  1 drivers
v0000013ee1c22330_0 .net "Carries", 2 0, L_0000013ee1c8b640;  1 drivers
v0000013ee1c22510_0 .net "Cin", 0 0, v0000013ee1c228d0_0;  1 drivers
v0000013ee1c225b0_0 .net "Cout", 0 0, L_0000013ee1c20150;  alias, 1 drivers
v0000013ee1c22650_0 .net "S", 3 0, L_0000013ee1c8b000;  alias, 1 drivers
L_0000013ee1c8af60 .part v0000013ee1c226f0_0, 0, 1;
L_0000013ee1c8b0a0 .part v0000013ee1c22790_0, 0, 1;
L_0000013ee1c8b320 .part v0000013ee1c226f0_0, 1, 1;
L_0000013ee1c89f20 .part v0000013ee1c22790_0, 1, 1;
L_0000013ee1c8ace0 .part L_0000013ee1c8b640, 0, 1;
L_0000013ee1c8b820 .part v0000013ee1c226f0_0, 2, 1;
L_0000013ee1c8a7e0 .part v0000013ee1c22790_0, 2, 1;
L_0000013ee1c8a380 .part L_0000013ee1c8b640, 1, 1;
L_0000013ee1c8b640 .concat8 [ 1 1 1 0], L_0000013ee1c202a0, L_0000013ee1c1feb0, L_0000013ee1c1fc10;
L_0000013ee1c8ad80 .part v0000013ee1c226f0_0, 3, 1;
L_0000013ee1c8ae20 .part v0000013ee1c22790_0, 3, 1;
L_0000013ee1c8b8c0 .part L_0000013ee1c8b640, 2, 1;
L_0000013ee1c8b000 .concat8 [ 1 1 1 1], L_0000013ee1c1fcf0, L_0000013ee1c1f900, L_0000013ee1c1fdd0, L_0000013ee1c200e0;
S_0000013ee1c27260 .scope module, "F1" "full_adder" 3 12, 4 1 0, S_0000013ee1c2b640;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000013ee1c20540 .functor XOR 1, L_0000013ee1c8af60, L_0000013ee1c8b0a0, C4<0>, C4<0>;
L_0000013ee1c1fcf0 .functor XOR 1, v0000013ee1c228d0_0, L_0000013ee1c20540, C4<0>, C4<0>;
L_0000013ee1c1ff20 .functor AND 1, L_0000013ee1c8af60, L_0000013ee1c8b0a0, C4<1>, C4<1>;
L_0000013ee1c20000 .functor AND 1, v0000013ee1c228d0_0, L_0000013ee1c8af60, C4<1>, C4<1>;
L_0000013ee1c1fac0 .functor OR 1, L_0000013ee1c1ff20, L_0000013ee1c20000, C4<0>, C4<0>;
L_0000013ee1c1ff90 .functor AND 1, L_0000013ee1c8b0a0, v0000013ee1c228d0_0, C4<1>, C4<1>;
L_0000013ee1c202a0 .functor OR 1, L_0000013ee1c1fac0, L_0000013ee1c1ff90, C4<0>, C4<0>;
v0000013ee1c21890_0 .net "A", 0 0, L_0000013ee1c8af60;  1 drivers
v0000013ee1c21070_0 .net "B", 0 0, L_0000013ee1c8b0a0;  1 drivers
v0000013ee1c21c50_0 .net "Cin", 0 0, v0000013ee1c228d0_0;  alias, 1 drivers
v0000013ee1c22b50_0 .net "Cout", 0 0, L_0000013ee1c202a0;  1 drivers
v0000013ee1c22c90_0 .net "S", 0 0, L_0000013ee1c1fcf0;  1 drivers
v0000013ee1c211b0_0 .net *"_ivl_0", 0 0, L_0000013ee1c20540;  1 drivers
v0000013ee1c22a10_0 .net *"_ivl_10", 0 0, L_0000013ee1c1ff90;  1 drivers
v0000013ee1c21110_0 .net *"_ivl_4", 0 0, L_0000013ee1c1ff20;  1 drivers
v0000013ee1c21b10_0 .net *"_ivl_6", 0 0, L_0000013ee1c20000;  1 drivers
v0000013ee1c21f70_0 .net *"_ivl_8", 0 0, L_0000013ee1c1fac0;  1 drivers
S_0000013ee1c24c90 .scope module, "F2" "full_adder" 3 13, 4 1 0, S_0000013ee1c2b640;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000013ee1c1fd60 .functor XOR 1, L_0000013ee1c8b320, L_0000013ee1c89f20, C4<0>, C4<0>;
L_0000013ee1c1f900 .functor XOR 1, L_0000013ee1c8ace0, L_0000013ee1c1fd60, C4<0>, C4<0>;
L_0000013ee1c1f970 .functor AND 1, L_0000013ee1c8b320, L_0000013ee1c89f20, C4<1>, C4<1>;
L_0000013ee1c20690 .functor AND 1, L_0000013ee1c8ace0, L_0000013ee1c8b320, C4<1>, C4<1>;
L_0000013ee1c1fe40 .functor OR 1, L_0000013ee1c1f970, L_0000013ee1c20690, C4<0>, C4<0>;
L_0000013ee1c1fb30 .functor AND 1, L_0000013ee1c89f20, L_0000013ee1c8ace0, C4<1>, C4<1>;
L_0000013ee1c1feb0 .functor OR 1, L_0000013ee1c1fe40, L_0000013ee1c1fb30, C4<0>, C4<0>;
v0000013ee1c21610_0 .net "A", 0 0, L_0000013ee1c8b320;  1 drivers
v0000013ee1c21ed0_0 .net "B", 0 0, L_0000013ee1c89f20;  1 drivers
v0000013ee1c22010_0 .net "Cin", 0 0, L_0000013ee1c8ace0;  1 drivers
v0000013ee1c21bb0_0 .net "Cout", 0 0, L_0000013ee1c1feb0;  1 drivers
v0000013ee1c21930_0 .net "S", 0 0, L_0000013ee1c1f900;  1 drivers
v0000013ee1c214d0_0 .net *"_ivl_0", 0 0, L_0000013ee1c1fd60;  1 drivers
v0000013ee1c216b0_0 .net *"_ivl_10", 0 0, L_0000013ee1c1fb30;  1 drivers
v0000013ee1c22830_0 .net *"_ivl_4", 0 0, L_0000013ee1c1f970;  1 drivers
v0000013ee1c21570_0 .net *"_ivl_6", 0 0, L_0000013ee1c20690;  1 drivers
v0000013ee1c21430_0 .net *"_ivl_8", 0 0, L_0000013ee1c1fe40;  1 drivers
S_0000013ee1c273f0 .scope module, "F3" "full_adder" 3 14, 4 1 0, S_0000013ee1c2b640;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000013ee1c204d0 .functor XOR 1, L_0000013ee1c8b820, L_0000013ee1c8a7e0, C4<0>, C4<0>;
L_0000013ee1c1fdd0 .functor XOR 1, L_0000013ee1c8a380, L_0000013ee1c204d0, C4<0>, C4<0>;
L_0000013ee1c1fba0 .functor AND 1, L_0000013ee1c8b820, L_0000013ee1c8a7e0, C4<1>, C4<1>;
L_0000013ee1c20070 .functor AND 1, L_0000013ee1c8a380, L_0000013ee1c8b820, C4<1>, C4<1>;
L_0000013ee1c1f9e0 .functor OR 1, L_0000013ee1c1fba0, L_0000013ee1c20070, C4<0>, C4<0>;
L_0000013ee1c1fa50 .functor AND 1, L_0000013ee1c8a7e0, L_0000013ee1c8a380, C4<1>, C4<1>;
L_0000013ee1c1fc10 .functor OR 1, L_0000013ee1c1f9e0, L_0000013ee1c1fa50, C4<0>, C4<0>;
v0000013ee1c219d0_0 .net "A", 0 0, L_0000013ee1c8b820;  1 drivers
v0000013ee1c21e30_0 .net "B", 0 0, L_0000013ee1c8a7e0;  1 drivers
v0000013ee1c21cf0_0 .net "Cin", 0 0, L_0000013ee1c8a380;  1 drivers
v0000013ee1c212f0_0 .net "Cout", 0 0, L_0000013ee1c1fc10;  1 drivers
v0000013ee1c21750_0 .net "S", 0 0, L_0000013ee1c1fdd0;  1 drivers
v0000013ee1c21250_0 .net *"_ivl_0", 0 0, L_0000013ee1c204d0;  1 drivers
v0000013ee1c21d90_0 .net *"_ivl_10", 0 0, L_0000013ee1c1fa50;  1 drivers
v0000013ee1c22970_0 .net *"_ivl_4", 0 0, L_0000013ee1c1fba0;  1 drivers
v0000013ee1c22470_0 .net *"_ivl_6", 0 0, L_0000013ee1c20070;  1 drivers
v0000013ee1c223d0_0 .net *"_ivl_8", 0 0, L_0000013ee1c1f9e0;  1 drivers
S_0000013ee1c898e0 .scope module, "F4" "full_adder" 3 15, 4 1 0, S_0000013ee1c2b640;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000013ee1c20380 .functor XOR 1, L_0000013ee1c8ad80, L_0000013ee1c8ae20, C4<0>, C4<0>;
L_0000013ee1c200e0 .functor XOR 1, L_0000013ee1c8b8c0, L_0000013ee1c20380, C4<0>, C4<0>;
L_0000013ee1c1fc80 .functor AND 1, L_0000013ee1c8ad80, L_0000013ee1c8ae20, C4<1>, C4<1>;
L_0000013ee1c203f0 .functor AND 1, L_0000013ee1c8b8c0, L_0000013ee1c8ad80, C4<1>, C4<1>;
L_0000013ee1c205b0 .functor OR 1, L_0000013ee1c1fc80, L_0000013ee1c203f0, C4<0>, C4<0>;
L_0000013ee1c20620 .functor AND 1, L_0000013ee1c8ae20, L_0000013ee1c8b8c0, C4<1>, C4<1>;
L_0000013ee1c20150 .functor OR 1, L_0000013ee1c205b0, L_0000013ee1c20620, C4<0>, C4<0>;
v0000013ee1c22ab0_0 .net "A", 0 0, L_0000013ee1c8ad80;  1 drivers
v0000013ee1c220b0_0 .net "B", 0 0, L_0000013ee1c8ae20;  1 drivers
v0000013ee1c22d30_0 .net "Cin", 0 0, L_0000013ee1c8b8c0;  1 drivers
v0000013ee1c21a70_0 .net "Cout", 0 0, L_0000013ee1c20150;  alias, 1 drivers
v0000013ee1c22150_0 .net "S", 0 0, L_0000013ee1c200e0;  1 drivers
v0000013ee1c22bf0_0 .net *"_ivl_0", 0 0, L_0000013ee1c20380;  1 drivers
v0000013ee1c22dd0_0 .net *"_ivl_10", 0 0, L_0000013ee1c20620;  1 drivers
v0000013ee1c221f0_0 .net *"_ivl_4", 0 0, L_0000013ee1c1fc80;  1 drivers
v0000013ee1c22290_0 .net *"_ivl_6", 0 0, L_0000013ee1c203f0;  1 drivers
v0000013ee1c22e70_0 .net *"_ivl_8", 0 0, L_0000013ee1c205b0;  1 drivers
    .scope S_0000013ee1c2b4b0;
T_0 ;
    %vpi_call 2 12 "$dumpfile", "four_bit_rca_tb.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000013ee1c226f0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000013ee1c22790_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ee1c228d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013ee1c8a240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013ee1c8aec0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013ee1c8b960_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013ee1c8a240_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000013ee1c8a240_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013ee1c8aec0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000013ee1c8aec0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013ee1c8b960_0, 0, 32;
T_0.4 ;
    %load/vec4 v0000013ee1c8b960_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0000013ee1c228d0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0000013ee1c228d0_0, 0, 1;
    %delay 1000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000013ee1c8b960_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000013ee1c8b960_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0000013ee1c22790_0;
    %addi 1, 0, 4;
    %store/vec4 v0000013ee1c22790_0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000013ee1c8aec0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000013ee1c8aec0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0000013ee1c226f0_0;
    %addi 1, 0, 4;
    %store/vec4 v0000013ee1c226f0_0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000013ee1c8a240_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000013ee1c8a240_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "four_bit_rca_tb.v";
    "four_bit_rca.v";
    "full_adder.v";
