Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b49f431679fd47c8a2179a8b3719b518 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cout' [C:/Users/yifan/Documents/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ArithmeticLogicUnit.v:143]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cout' [C:/Users/yifan/Documents/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ArithmeticLogicUnit.v:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder_32
Compiling module xil_defaultlib.ArithmeticLogicUnit
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.GeneralPurposeRegisters
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.ControllerUnit
Compiling module xil_defaultlib.SignExtendUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
