
*** Running vivado
    with args -log data_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source data_ram.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source data_ram.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 399.055 ; gain = 70.559
INFO: [Synth 8-638] synthesizing module 'data_ram' [d:/vivado/RISC-V/RISC-V.srcs/sources_1/ip/data_ram/synth/data_ram.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'data_ram' (9#1) [d:/vivado/RISC-V/RISC-V.srcs/sources_1/ip/data_ram/synth/data_ram.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 607.551 ; gain = 279.055
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 607.551 ; gain = 279.055
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 833.547 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:24 ; elapsed = 00:01:31 . Memory (MB): peak = 833.547 ; gain = 505.051
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:24 ; elapsed = 00:01:31 . Memory (MB): peak = 833.547 ; gain = 505.051
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:31 . Memory (MB): peak = 833.547 ; gain = 505.051
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:24 ; elapsed = 00:01:31 . Memory (MB): peak = 833.547 ; gain = 505.051
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:31 . Memory (MB): peak = 833.547 ; gain = 505.051
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:32 ; elapsed = 00:01:39 . Memory (MB): peak = 847.109 ; gain = 518.613
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:39 . Memory (MB): peak = 847.109 ; gain = 518.613
Finished Technology Mapping : Time (s): cpu = 00:01:32 ; elapsed = 00:01:39 . Memory (MB): peak = 857.250 ; gain = 528.754
Finished IO Insertion : Time (s): cpu = 00:01:33 ; elapsed = 00:01:40 . Memory (MB): peak = 857.250 ; gain = 528.754
Finished Renaming Generated Instances : Time (s): cpu = 00:01:33 ; elapsed = 00:01:40 . Memory (MB): peak = 857.250 ; gain = 528.754
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:01:40 . Memory (MB): peak = 857.250 ; gain = 528.754
Finished Renaming Generated Ports : Time (s): cpu = 00:01:33 ; elapsed = 00:01:40 . Memory (MB): peak = 857.250 ; gain = 528.754
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:01:40 . Memory (MB): peak = 857.250 ; gain = 528.754
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:01:40 . Memory (MB): peak = 857.250 ; gain = 528.754

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     2|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:33 ; elapsed = 00:01:40 . Memory (MB): peak = 857.250 ; gain = 528.754
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:42 . Memory (MB): peak = 882.359 ; gain = 592.344
