{
  "module_name": "brcmphy.h",
  "hash_id": "e39c02f7fd19e14f7460a50e3d45a78651a657e73e63d262dbc1d44b41400544",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/brcmphy.h",
  "human_readable_source": " \n#ifndef _LINUX_BRCMPHY_H\n#define _LINUX_BRCMPHY_H\n\n#include <linux/phy.h>\n\n \n#define BRCM_PSEUDO_PHY_ADDR           30\n\n#define PHY_ID_BCM50610\t\t\t0x0143bd60\n#define PHY_ID_BCM50610M\t\t0x0143bd70\n#define PHY_ID_BCM5241\t\t\t0x0143bc30\n#define PHY_ID_BCMAC131\t\t\t0x0143bc70\n#define PHY_ID_BCM5481\t\t\t0x0143bca0\n#define PHY_ID_BCM5395\t\t\t0x0143bcf0\n#define PHY_ID_BCM53125\t\t\t0x03625f20\n#define PHY_ID_BCM53128\t\t\t0x03625e10\n#define PHY_ID_BCM54810\t\t\t0x03625d00\n#define PHY_ID_BCM54811\t\t\t0x03625cc0\n#define PHY_ID_BCM5482\t\t\t0x0143bcb0\n#define PHY_ID_BCM5411\t\t\t0x00206070\n#define PHY_ID_BCM5421\t\t\t0x002060e0\n#define PHY_ID_BCM54210E\t\t0x600d84a0\n#define PHY_ID_BCM5464\t\t\t0x002060b0\n#define PHY_ID_BCM5461\t\t\t0x002060c0\n#define PHY_ID_BCM54612E\t\t0x03625e60\n#define PHY_ID_BCM54616S\t\t0x03625d10\n#define PHY_ID_BCM54140\t\t\t0xae025009\n#define PHY_ID_BCM57780\t\t\t0x03625d90\n#define PHY_ID_BCM89610\t\t\t0x03625cd0\n\n#define PHY_ID_BCM72113\t\t\t0x35905310\n#define PHY_ID_BCM72116\t\t\t0x35905350\n#define PHY_ID_BCM72165\t\t\t0x35905340\n#define PHY_ID_BCM7250\t\t\t0xae025280\n#define PHY_ID_BCM7255\t\t\t0xae025120\n#define PHY_ID_BCM7260\t\t\t0xae025190\n#define PHY_ID_BCM7268\t\t\t0xae025090\n#define PHY_ID_BCM7271\t\t\t0xae0253b0\n#define PHY_ID_BCM7278\t\t\t0xae0251a0\n#define PHY_ID_BCM7364\t\t\t0xae025260\n#define PHY_ID_BCM7366\t\t\t0x600d8490\n#define PHY_ID_BCM7346\t\t\t0x600d8650\n#define PHY_ID_BCM7362\t\t\t0x600d84b0\n#define PHY_ID_BCM74165\t\t\t0x359052c0\n#define PHY_ID_BCM7425\t\t\t0x600d86b0\n#define PHY_ID_BCM7429\t\t\t0x600d8730\n#define PHY_ID_BCM7435\t\t\t0x600d8750\n#define PHY_ID_BCM74371\t\t\t0xae0252e0\n#define PHY_ID_BCM7439\t\t\t0x600d8480\n#define PHY_ID_BCM7439_2\t\t0xae025080\n#define PHY_ID_BCM7445\t\t\t0x600d8510\n#define PHY_ID_BCM7712\t\t\t0x35905330\n\n#define PHY_ID_BCM_CYGNUS\t\t0xae025200\n#define PHY_ID_BCM_OMEGA\t\t0xae025100\n\n#define PHY_BCM_OUI_MASK\t\t0xfffffc00\n#define PHY_BCM_OUI_1\t\t\t0x00206000\n#define PHY_BCM_OUI_2\t\t\t0x0143bc00\n#define PHY_BCM_OUI_3\t\t\t0x03625c00\n#define PHY_BCM_OUI_4\t\t\t0x600d8400\n#define PHY_BCM_OUI_5\t\t\t0x03625e00\n#define PHY_BCM_OUI_6\t\t\t0xae025000\n\n#define PHY_BRCM_AUTO_PWRDWN_ENABLE\t0x00000001\n#define PHY_BRCM_RX_REFCLK_UNUSED\t0x00000002\n#define PHY_BRCM_CLEAR_RGMII_MODE\t0x00000004\n#define PHY_BRCM_DIS_TXCRXC_NOENRGY\t0x00000008\n#define PHY_BRCM_EN_MASTER_MODE\t\t0x00000010\n#define PHY_BRCM_IDDQ_SUSPEND\t\t0x00000020\n\n \n#define PHY_BRCM_7XXX_REV(x)\t\t(((x) >> 8) & 0xff)\n#define PHY_BRCM_7XXX_PATCH(x)\t\t((x) & 0xff)\n#define PHY_BCM_FLAGS_VALID\t\t0x80000000\n\n \n#define MII_BCM54XX_ECR\t\t0x10\t \n#define MII_BCM54XX_ECR_IM\t0x1000\t \n#define MII_BCM54XX_ECR_IF\t0x0800\t \n#define MII_BCM54XX_ECR_FIFOE\t0x0001\t \n\n#define MII_BCM54XX_ESR\t\t0x11\t \n#define MII_BCM54XX_ESR_IS\t0x1000\t \n\n#define MII_BCM54XX_EXP_DATA\t0x15\t \n#define MII_BCM54XX_EXP_SEL\t0x17\t \n#define MII_BCM54XX_EXP_SEL_TOP\t0x0d00\t \n#define MII_BCM54XX_EXP_SEL_SSD\t0x0e00\t \n#define MII_BCM54XX_EXP_SEL_WOL\t0x0e00\t \n#define MII_BCM54XX_EXP_SEL_ER\t0x0f00\t \n#define MII_BCM54XX_EXP_SEL_ETC\t0x0d00\t \n\n#define MII_BCM54XX_AUX_CTL\t0x18\t \n#define MII_BCM54XX_ISR\t\t0x1a\t \n#define MII_BCM54XX_IMR\t\t0x1b\t \n#define MII_BCM54XX_INT_CRCERR\t0x0001\t \n#define MII_BCM54XX_INT_LINK\t0x0002\t \n#define MII_BCM54XX_INT_SPEED\t0x0004\t \n#define MII_BCM54XX_INT_DUPLEX\t0x0008\t \n#define MII_BCM54XX_INT_LRS\t0x0010\t \n#define MII_BCM54XX_INT_RRS\t0x0020\t \n#define MII_BCM54XX_INT_SSERR\t0x0040\t \n#define MII_BCM54XX_INT_UHCD\t0x0080\t \n#define MII_BCM54XX_INT_NHCD\t0x0100\t \n#define MII_BCM54XX_INT_NHCDL\t0x0200\t \n#define MII_BCM54XX_INT_ANPR\t0x0400\t \n#define MII_BCM54XX_INT_LC\t0x0800\t \n#define MII_BCM54XX_INT_HC\t0x1000\t \n#define MII_BCM54XX_INT_MDIX\t0x2000\t \n#define MII_BCM54XX_INT_PSERR\t0x4000\t \n\n#define MII_BCM54XX_SHD\t\t0x1c\t \n#define MII_BCM54XX_SHD_WRITE\t0x8000\n#define MII_BCM54XX_SHD_VAL(x)\t((x & 0x1f) << 10)\n#define MII_BCM54XX_SHD_DATA(x)\t((x & 0x3ff) << 0)\n\n#define MII_BCM54XX_RDB_ADDR\t0x1e\n#define MII_BCM54XX_RDB_DATA\t0x1f\n\n \n#define BCM54XX_RDB_REG0087\t\t0x0087\n#define BCM54XX_EXP_REG7E\t\t(MII_BCM54XX_EXP_SEL_ER + 0x7E)\n#define BCM54XX_ACCESS_MODE_LEGACY_EN\tBIT(15)\n\n \n#define MII_BCM54XX_AUXCTL_SHDWSEL_AUXCTL\t0x00\n#define MII_BCM54XX_AUXCTL_ACTL_TX_6DB\t\t0x0400\n#define MII_BCM54XX_AUXCTL_ACTL_SMDSP_ENA\t0x0800\n#define MII_BCM54XX_AUXCTL_ACTL_EXT_PKT_LEN\t0x4000\n\n#define MII_BCM54XX_AUXCTL_SHDWSEL_MISC\t\t\t0x07\n#define MII_BCM54XX_AUXCTL_SHDWSEL_MISC_WIRESPEED_EN\t0x0010\n#define MII_BCM54XX_AUXCTL_SHDWSEL_MISC_RGMII_EN\t0x0080\n#define MII_BCM54XX_AUXCTL_SHDWSEL_MISC_RGMII_SKEW_EN\t0x0100\n#define MII_BCM54XX_AUXCTL_MISC_FORCE_AMDIX\t\t0x0200\n#define MII_BCM54XX_AUXCTL_MISC_WREN\t\t\t0x8000\n\n#define MII_BCM54XX_AUXCTL_SHDWSEL_READ_SHIFT\t12\n#define MII_BCM54XX_AUXCTL_SHDWSEL_MASK\t0x0007\n\n \n#define BCM_LED_SRC_LINKSPD1\t0x0\n#define BCM_LED_SRC_LINKSPD2\t0x1\n#define BCM_LED_SRC_XMITLED\t0x2\n#define BCM_LED_SRC_ACTIVITYLED\t0x3\n#define BCM_LED_SRC_FDXLED\t0x4\n#define BCM_LED_SRC_SLAVE\t0x5\n#define BCM_LED_SRC_INTR\t0x6\n#define BCM_LED_SRC_QUALITY\t0x7\n#define BCM_LED_SRC_RCVLED\t0x8\n#define BCM_LED_SRC_WIRESPEED\t0x9\n#define BCM_LED_SRC_MULTICOLOR1\t0xa\n#define BCM_LED_SRC_OPENSHORT\t0xb\n#define BCM_LED_SRC_OFF\t\t0xe\t \n#define BCM_LED_SRC_ON\t\t0xf\t \n#define BCM_LED_SRC_MASK\tGENMASK(3, 0)\n\n \n#define BCM_EXP_MULTICOLOR\t\t(MII_BCM54XX_EXP_SEL_ER + 0x04)\n#define BCM_LED_MULTICOLOR_IN_PHASE\tBIT(8)\n#define BCM_LED_MULTICOLOR_LINK_ACT\t0x0\n#define BCM_LED_MULTICOLOR_SPEED\t0x1\n#define BCM_LED_MULTICOLOR_ACT_FLASH\t0x2\n#define BCM_LED_MULTICOLOR_FDX\t\t0x3\n#define BCM_LED_MULTICOLOR_OFF\t\t0x4\n#define BCM_LED_MULTICOLOR_ON\t\t0x5\n#define BCM_LED_MULTICOLOR_ALT\t\t0x6\n#define BCM_LED_MULTICOLOR_FLASH\t0x7\n#define BCM_LED_MULTICOLOR_LINK\t\t0x8\n#define BCM_LED_MULTICOLOR_ACT\t\t0x9\n#define BCM_LED_MULTICOLOR_PROGRAM\t0xa\n\n \n\n \n#define BCM54XX_SHD_SCR2\t\t0x04\n#define  BCM54XX_SHD_SCR2_WSPD_RTRY_DIS\t0x100\n#define  BCM54XX_SHD_SCR2_WSPD_RTRY_LMT_SHIFT\t2\n#define  BCM54XX_SHD_SCR2_WSPD_RTRY_LMT_OFFSET\t2\n#define  BCM54XX_SHD_SCR2_WSPD_RTRY_LMT_MASK\t0x7\n\n \n#define BCM54XX_SHD_SCR3\t\t0x05\n#define  BCM54XX_SHD_SCR3_DEF_CLK125\t0x0001\n#define  BCM54XX_SHD_SCR3_DLLAPD_DIS\t0x0002\n#define  BCM54XX_SHD_SCR3_TRDDAPD\t0x0004\n#define  BCM54XX_SHD_SCR3_RXCTXC_DIS\t0x0100\n\n \n#define BCM54XX_SHD_APD\t\t\t0x0a\n#define  BCM_APD_CLR_MASK\t\t0xFE9F  \n#define  BCM54XX_SHD_APD_EN\t\t0x0020\n#define  BCM_NO_ANEG_APD_EN\t\t0x0060  \n#define  BCM_APD_SINGLELP_EN\t0x0100  \n\n#define BCM54XX_SHD_LEDS1\t0x0d\t \n\t\t\t\t\t \n#define BCM54XX_SHD_LEDS_SHIFT(led)\t(4 * (led))\n#define BCM54XX_SHD_LEDS1_LED3(src)\t((src & 0xf) << 4)\n\t\t\t\t\t \n#define BCM54XX_SHD_LEDS1_LED1(src)\t((src & 0xf) << 0)\n#define BCM54XX_SHD_LEDS2\t0x0e\t \n#define BCM54XX_SHD_RGMII_MODE\t0x0b\t \n#define BCM5482_SHD_SSD\t\t0x14\t \n#define BCM5482_SHD_SSD_LEDM\t0x0008\t \n#define BCM5482_SHD_SSD_EN\t0x0001\t \n\n \n#define BCM54616S_SHD_100FX_CTRL\t0x13\n#define\tBCM54616S_100FX_MODE\t\tBIT(0)\t \n\n \n#define BCM54XX_SHD_MODE\t\t0x1f\n#define BCM54XX_SHD_INTF_SEL_MASK\tGENMASK(2, 1)\t \n#define BCM54XX_SHD_INTF_SEL_RGMII\t0x02\n#define BCM54XX_SHD_INTF_SEL_SGMII\t0x04\n#define BCM54XX_SHD_INTF_SEL_GBIC\t0x06\n#define BCM54XX_SHD_MODE_1000BX\t\tBIT(0)\t \n\n \n#define MII_BCM54XX_EXP_AADJ1CH0\t\t0x001f\n#define  MII_BCM54XX_EXP_AADJ1CH0_SWP_ABCD_OEN\t0x0200\n#define  MII_BCM54XX_EXP_AADJ1CH0_SWSEL_THPF\t0x0100\n#define MII_BCM54XX_EXP_AADJ1CH3\t\t0x601f\n#define  MII_BCM54XX_EXP_AADJ1CH3_ADCCKADJ\t0x0002\n#define MII_BCM54XX_EXP_EXP08\t\t\t0x0F08\n#define  MII_BCM54XX_EXP_EXP08_RJCT_2MHZ\t0x0001\n#define  MII_BCM54XX_EXP_EXP08_EARLY_DAC_WAKE\t0x0200\n#define  MII_BCM54XX_EXP_EXP08_FORCE_DAC_WAKE\t0x0100\n#define MII_BCM54XX_EXP_EXP75\t\t\t0x0f75\n#define  MII_BCM54XX_EXP_EXP75_VDACCTRL\t\t0x003c\n#define  MII_BCM54XX_EXP_EXP75_CM_OSC\t\t0x0001\n#define MII_BCM54XX_EXP_EXP96\t\t\t0x0f96\n#define  MII_BCM54XX_EXP_EXP96_MYST\t\t0x0010\n#define MII_BCM54XX_EXP_EXP97\t\t\t0x0f97\n#define  MII_BCM54XX_EXP_EXP97_MYST\t\t0x0c0c\n\n \n#define BCM54XX_TOP_MISC_IDDQ_CTRL\t\t(MII_BCM54XX_EXP_SEL_TOP + 0x06)\n#define BCM54XX_TOP_MISC_IDDQ_LP\t\t(1 << 0)\n#define BCM54XX_TOP_MISC_IDDQ_SD\t\t(1 << 2)\n#define BCM54XX_TOP_MISC_IDDQ_SR\t\t(1 << 3)\n\n#define BCM54XX_TOP_MISC_LED_CTL\t\t(MII_BCM54XX_EXP_SEL_TOP + 0x0C)\n#define  BCM54XX_LED4_SEL_INTR\t\t\tBIT(1)\n\n \n#define BCM5482_SSD_1000BX_CTL\t\t0x00\t \n#define BCM5482_SSD_1000BX_CTL_PWRDOWN\t0x0800\t \n#define BCM5482_SSD_SGMII_SLAVE\t\t0x15\t \n#define BCM5482_SSD_SGMII_SLAVE_EN\t0x0002\t \n#define BCM5482_SSD_SGMII_SLAVE_AD\t0x0001\t \n\n \n#define BCM54810_EXP_BROADREACH_LRE_MISC_CTL\t(MII_BCM54XX_EXP_SEL_ER + 0x90)\n#define BCM54810_EXP_BROADREACH_LRE_MISC_CTL_EN\t(1 << 0)\n#define BCM54810_SHD_CLK_CTL\t\t\t0x3\n#define BCM54810_SHD_CLK_CTL_GTXCLK_EN\t\t(1 << 9)\n\n \n#define BCM54612E_EXP_SPARE0\t\t(MII_BCM54XX_EXP_SEL_ETC + 0x34)\n#define BCM54612E_LED4_CLK125OUT_EN\t(1 << 1)\n\n\n \n#define BCM54XX_WOL_MAIN_CTL\t\t(MII_BCM54XX_EXP_SEL_WOL + 0x80)\n#define  BCM54XX_WOL_EN\t\t\tBIT(0)\n#define  BCM54XX_WOL_MODE_SINGLE_MPD\t0\n#define  BCM54XX_WOL_MODE_SINGLE_MPDSEC\t1\n#define  BCM54XX_WOL_MODE_DUAL\t\t2\n#define  BCM54XX_WOL_MODE_SHIFT\t\t1\n#define  BCM54XX_WOL_MODE_MASK\t\t0x3\n#define  BCM54XX_WOL_MP_MSB_FF_EN\tBIT(3)\n#define  BCM54XX_WOL_SECKEY_OPT_4B\t0\n#define  BCM54XX_WOL_SECKEY_OPT_6B\t1\n#define  BCM54XX_WOL_SECKEY_OPT_8B\t2\n#define  BCM54XX_WOL_SECKEY_OPT_SHIFT\t4\n#define  BCM54XX_WOL_SECKEY_OPT_MASK\t0x3\n#define  BCM54XX_WOL_L2_TYPE_CHK\tBIT(6)\n#define  BCM54XX_WOL_L4IPV4UDP_CHK\tBIT(7)\n#define  BCM54XX_WOL_L4IPV6UDP_CHK\tBIT(8)\n#define  BCM54XX_WOL_UDPPORT_CHK\tBIT(9)\n#define  BCM54XX_WOL_CRC_CHK\t\tBIT(10)\n#define  BCM54XX_WOL_SECKEY_MODE\tBIT(11)\n#define  BCM54XX_WOL_RST\t\tBIT(12)\n#define  BCM54XX_WOL_DIR_PKT_EN\t\tBIT(13)\n#define  BCM54XX_WOL_MASK_MODE_DA_FF\t0\n#define  BCM54XX_WOL_MASK_MODE_DA_MPD\t1\n#define  BCM54XX_WOL_MASK_MODE_DA_ONLY\t2\n#define  BCM54XX_WOL_MASK_MODE_MPD\t3\n#define  BCM54XX_WOL_MASK_MODE_SHIFT\t14\n#define  BCM54XX_WOL_MASK_MODE_MASK\t0x3\n\n#define BCM54XX_WOL_INNER_PROTO\t\t(MII_BCM54XX_EXP_SEL_WOL + 0x81)\n#define BCM54XX_WOL_OUTER_PROTO\t\t(MII_BCM54XX_EXP_SEL_WOL + 0x82)\n#define BCM54XX_WOL_OUTER_PROTO2\t(MII_BCM54XX_EXP_SEL_WOL + 0x83)\n\n#define BCM54XX_WOL_MPD_DATA1(x)\t(MII_BCM54XX_EXP_SEL_WOL + 0x84 + (x))\n#define BCM54XX_WOL_MPD_DATA2(x)\t(MII_BCM54XX_EXP_SEL_WOL + 0x87 + (x))\n#define BCM54XX_WOL_SEC_KEY_8B\t\t(MII_BCM54XX_EXP_SEL_WOL + 0x8A)\n#define BCM54XX_WOL_MASK(x)\t\t(MII_BCM54XX_EXP_SEL_WOL + 0x8B + (x))\n#define BCM54XX_SEC_KEY_STORE(x)\t(MII_BCM54XX_EXP_SEL_WOL + 0x8E)\n#define BCM54XX_WOL_SHARED_CNT\t\t(MII_BCM54XX_EXP_SEL_WOL + 0x92)\n\n#define BCM54XX_WOL_INT_MASK\t\t(MII_BCM54XX_EXP_SEL_WOL + 0x93)\n#define  BCM54XX_WOL_PKT1\t\tBIT(0)\n#define  BCM54XX_WOL_PKT2\t\tBIT(1)\n#define  BCM54XX_WOL_DIR\t\tBIT(2)\n#define  BCM54XX_WOL_ALL_INTRS\t\t(BCM54XX_WOL_PKT1 | \\\n\t\t\t\t\t BCM54XX_WOL_PKT2 | \\\n\t\t\t\t\t BCM54XX_WOL_DIR)\n\n#define BCM54XX_WOL_INT_STATUS\t\t(MII_BCM54XX_EXP_SEL_WOL + 0x94)\n\n \n \n \n\n#define MII_BRCM_FET_INTREG\t\t0x1a\t \n#define MII_BRCM_FET_IR_MASK\t\t0x0100\t \n#define MII_BRCM_FET_IR_LINK_EN\t\t0x0200\t \n#define MII_BRCM_FET_IR_SPEED_EN\t0x0400\t \n#define MII_BRCM_FET_IR_DUPLEX_EN\t0x0800\t \n#define MII_BRCM_FET_IR_ENABLE\t\t0x4000\t \n\n#define MII_BRCM_FET_BRCMTEST\t\t0x1f\t \n#define MII_BRCM_FET_BT_SRE\t\t0x0080\t \n\n\n \n\n#define MII_BRCM_FET_SHDW_MISCCTRL\t0x10\t \n#define MII_BRCM_FET_SHDW_MC_FAME\t0x4000\t \n\n#define MII_BRCM_FET_SHDW_AUXMODE4\t0x1a\t \n#define MII_BRCM_FET_SHDW_AM4_STANDBY\t0x0008\t \n#define MII_BRCM_FET_SHDW_AM4_LED_MASK\t0x0003\n#define MII_BRCM_FET_SHDW_AM4_LED_MODE1 0x0001\n\n#define MII_BRCM_FET_SHDW_AUXSTAT2\t0x1b\t \n#define MII_BRCM_FET_SHDW_AS2_APDE\t0x0020\t \n\n#define BRCM_CL45VEN_EEE_CONTROL\t0x803d\n#define LPI_FEATURE_EN\t\t\t0x8000\n#define LPI_FEATURE_EN_DIG1000X\t\t0x4000\n\n#define BRCM_CL45VEN_EEE_LPI_CNT\t0x803f\n\n \n#define MII_BRCM_CORE_BASE12\t0x12\n#define MII_BRCM_CORE_BASE13\t0x13\n#define MII_BRCM_CORE_BASE14\t0x14\n#define MII_BRCM_CORE_BASE1E\t0x1E\n#define MII_BRCM_CORE_EXPB0\t0xB0\n#define MII_BRCM_CORE_EXPB1\t0xB1\n\n \n#define BCM54XX_RDB_ECD_CTRL\t\t\t0x2a0\n#define BCM54XX_EXP_ECD_CTRL\t\t\t(MII_BCM54XX_EXP_SEL_ER + 0xc0)\n\n#define BCM54XX_ECD_CTRL_CABLE_TYPE_CAT3\t1\t \n#define BCM54XX_ECD_CTRL_CABLE_TYPE_CAT5\t0\t \n#define BCM54XX_ECD_CTRL_CABLE_TYPE_MASK\tBIT(0)\t \n#define BCM54XX_ECD_CTRL_INVALID\t\tBIT(3)\t \n#define BCM54XX_ECD_CTRL_UNIT_CM\t\t0\t \n#define BCM54XX_ECD_CTRL_UNIT_M\t\t\t1\t \n#define BCM54XX_ECD_CTRL_UNIT_MASK\t\tBIT(10)\t \n#define BCM54XX_ECD_CTRL_IN_PROGRESS\t\tBIT(11)\t \n#define BCM54XX_ECD_CTRL_BREAK_LINK\t\tBIT(12)\t \n#define BCM54XX_ECD_CTRL_CROSS_SHORT_DIS\tBIT(13)\t \n#define BCM54XX_ECD_CTRL_RUN\t\t\tBIT(15)\t \n\n#define BCM54XX_RDB_ECD_FAULT_TYPE\t\t0x2a1\n#define BCM54XX_EXP_ECD_FAULT_TYPE\t\t(MII_BCM54XX_EXP_SEL_ER + 0xc1)\n#define BCM54XX_ECD_FAULT_TYPE_INVALID\t\t0x0\n#define BCM54XX_ECD_FAULT_TYPE_OK\t\t0x1\n#define BCM54XX_ECD_FAULT_TYPE_OPEN\t\t0x2\n#define BCM54XX_ECD_FAULT_TYPE_SAME_SHORT\t0x3  \n#define BCM54XX_ECD_FAULT_TYPE_CROSS_SHORT\t0x4  \n#define BCM54XX_ECD_FAULT_TYPE_BUSY\t\t0x9\n#define BCM54XX_ECD_FAULT_TYPE_PAIR_D_MASK\tGENMASK(3, 0)\n#define BCM54XX_ECD_FAULT_TYPE_PAIR_C_MASK\tGENMASK(7, 4)\n#define BCM54XX_ECD_FAULT_TYPE_PAIR_B_MASK\tGENMASK(11, 8)\n#define BCM54XX_ECD_FAULT_TYPE_PAIR_A_MASK\tGENMASK(15, 12)\n#define BCM54XX_ECD_PAIR_A_LENGTH_RESULTS\t0x2a2\n#define BCM54XX_ECD_PAIR_B_LENGTH_RESULTS\t0x2a3\n#define BCM54XX_ECD_PAIR_C_LENGTH_RESULTS\t0x2a4\n#define BCM54XX_ECD_PAIR_D_LENGTH_RESULTS\t0x2a5\n\n#define BCM54XX_RDB_ECD_PAIR_A_LENGTH_RESULTS\t0x2a2\n#define BCM54XX_EXP_ECD_PAIR_A_LENGTH_RESULTS\t(MII_BCM54XX_EXP_SEL_ER + 0xc2)\n#define BCM54XX_RDB_ECD_PAIR_B_LENGTH_RESULTS\t0x2a3\n#define BCM54XX_EXP_ECD_PAIR_B_LENGTH_RESULTS\t(MII_BCM54XX_EXP_SEL_ER + 0xc3)\n#define BCM54XX_RDB_ECD_PAIR_C_LENGTH_RESULTS\t0x2a4\n#define BCM54XX_EXP_ECD_PAIR_C_LENGTH_RESULTS\t(MII_BCM54XX_EXP_SEL_ER + 0xc4)\n#define BCM54XX_RDB_ECD_PAIR_D_LENGTH_RESULTS\t0x2a5\n#define BCM54XX_EXP_ECD_PAIR_D_LENGTH_RESULTS\t(MII_BCM54XX_EXP_SEL_ER + 0xc5)\n#define BCM54XX_ECD_LENGTH_RESULTS_INVALID\t0xffff\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}