$date
	Fri Jun 12 23:46:44 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module alu_tb $end
$var reg 1 ! clock $end
$upscope $end
$scope module alu_tb $end
$var reg 32 " a [31:0] $end
$upscope $end
$scope module alu_tb $end
$var reg 32 # b [31:0] $end
$upscope $end
$scope module alu_tb $end
$var reg 2 $ op [1:0] $end
$upscope $end
$scope module alu_tb $end
$var wire 32 % out [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
b0 $
b111100001111101001010000010101 #
b10000100100111011010000011010001 "
0!
$end
#1000
1!
#2000
0!
#3000
b111100001111101001010000010101 %
1!
#4000
0!
b1010010110100111110010010001100 #
b1011110111100010110000100010001 "
#5000
1!
#6000
0!
#7000
b1011110111100010110000100010001 %
1!
#8000
0!
b1010010100010011000110101101000 #
b10001111111110001110110110110001 "
#9000
1!
#10000
0!
#11000
b1010010100010011000110101101000 %
1!
#12000
0!
b101000111100001001111001000010 #
b11010110011011100010010001001001 "
#13000
1!
#14000
0!
#15000
b11010110011011100010010001001001 %
1!
#16000
0!
b11101011001001010111000011001100 #
b11101001100001000011100001011111 "
#17000
1!
#18000
0!
#19000
b11101011001101011111011111010111 %
1!
#20000
0!
b10001011000110111010101011100001 #
b1100110110100011010101110001001 "
#21000
1!
#22000
0!
#23000
b1100110110100011010101110001001 %
1!
#24000
0!
b1001000010111110111111111000 #
b11000010101100001001111100101100 "
#25000
1!
#26000
0!
#27000
b11000010101100001001111100101100 %
1!
#28000
0!
b10100000001100010000101010000111 #
b1110100011000001101110111000 "
#29000
1!
#30000
0!
#31000
b10100000001100010000101010000111 %
1!
#32000
0!
b10111010000001010001011110110 #
b110010111001010100111011011001 "
#33000
1!
#34000
0!
#35000
b110010111001010100111011011001 %
1!
#36000
0!
b1010111001010011011101100111 #
b10100101101110010111111111000000 "
#37000
1!
#38000
0!
#39000
b10100101101110010111111111000000 %
1!
#40000
0!
