[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   1724       tick       4443076       1809979       1754896       4443076 
      2   1724       tick       7014308       2979147       2957387       7014308 
      3   1724       tick       6780855       2878179       2856544       6780855 
      4   1724       tick       6762331       2871381       2854749       6762331 
      5   1724       tick       6760042       2867001       2845817       6760042 
      6   1724       tick       6750724       2867184       2847178       6750724 
      7   1724       tick       6765053       2871662       2854637       6765053 
      8   1724       tick       6762843       2868468       2850184       6762843 
      9   1724       tick       6735217       2863512       2842803       6735217 
     10   1724       tick       6746628       2867295       2848357       6746628 
     11   1724       tick       6749873       2867840       2849626       6749873 
     12   1724       tick       6756227       2868369       2847168       6756227 
     13   1724       tick       6750727       2868375       2847671       6750727 
     14   1724       tick       6746903       2867118       2847638       6746903 
     15   1724       tick       6747285       2869439       2849958       6747285 
     16   1724       tick       6749303       2865790       2840782       6749303 
     17   1724       tick       6718152       2856986       2826024       6718152 
     18   1724       tick       6723982       2854478       2813047       6723982 
     19   1724       exit       2091666        887339        868819       2091666 
