// Seed: 3713969033
module module_0;
  supply1 id_2 = 1;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input uwire id_4,
    input wire id_5,
    input wor id_6,
    output logic id_7,
    input tri1 id_8
    , id_14,
    input tri id_9,
    input wor id_10,
    output logic id_11,
    input tri1 id_12
);
  wire id_15, id_16;
  initial begin
    if (1)
      if (id_9) begin
        id_14 = 1;
      end else begin
        id_11 <= 1'h0;
      end
    else begin
      id_7 <= id_10 - id_10;
    end
  end
  always disable id_17;
  module_0();
endmodule
