Analysis & Synthesis report for lab05
Tue Mar 23 23:58:40 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Mar 23 23:58:40 2021           ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; lab05                                       ;
; Top-level Entity Name       ; lab05                                       ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; lab05              ; lab05              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |lab05|lab5_ram:ram   ; lab5_ram.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |lab05|factorial:rom6 ; factorial.v     ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Mar 23 23:58:10 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab05 -c lab05
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file alu_control.v
    Info (12023): Found entity 1: alu_control File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/alu_control.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file imm_gen.v
    Info (12023): Found entity 1: imm_gen File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/imm_gen.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/ALU.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.v
    Info (12023): Found entity 1: reg_file File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/reg_file.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file lab05.v
    Info (12023): Found entity 1: lab05 File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/control_unit.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/control_unit_tb.v
    Info (12023): Found entity 1: control_unit_tb File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/control_unit_tb.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/lab5_tb.v
    Info (12023): Found entity 1: lab5_tb File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab5_tb.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rom_lab5.v
    Info (12023): Found entity 1: rom_lab5 File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_lab5.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/lab05_for_test.v
    Info (12023): Found entity 1: lab05_for_test File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab5_ram.v
    Info (12023): Found entity 1: lab5_ram File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab5_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_prog2.v
    Info (12023): Found entity 1: rom_prog2 File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_prog2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file load_rom.v
    Info (12023): Found entity 1: load_rom File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/load_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_branch.v
    Info (12023): Found entity 1: rom_branch File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_branch.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_jal.v
    Info (12023): Found entity 1: rom_jal File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_jal.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file prog2_line.v
    Info (12023): Found entity 1: prog2_line File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/prog2_line.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file factorial.v
    Info (12023): Found entity 1: factorial File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/factorial.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll_lab5.v
    Info (12023): Found entity 1: pll_lab5 File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/pll_lab5.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll_lab5/pll_lab5_0002.v
    Info (12023): Found entity 1: pll_lab5_0002 File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/pll_lab5/pll_lab5_0002.v Line: 2
Info (12127): Elaborating entity "lab05" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at lab05.v(52): truncated value with size 32 to match size of target (11) File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 52
Warning (10230): Verilog HDL assignment warning at lab05.v(64): truncated value with size 33 to match size of target (32) File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 64
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:ctrl" File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 76
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:rf" File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 95
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:a1" File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 107
Warning (10764): Verilog HDL warning at ALU.v(36): converting signed shift amount to unsigned File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/ALU.v Line: 36
Info (12128): Elaborating entity "alu_control" for hierarchy "alu_control:aluctrl" File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 117
Info (12128): Elaborating entity "imm_gen" for hierarchy "imm_gen:ig" File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 123
Info (12128): Elaborating entity "lab5_ram" for hierarchy "lab5_ram:ram" File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 140
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab5_ram:ram|altsyncram:altsyncram_component" File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab5_ram.v Line: 89
Info (12130): Elaborated megafunction instantiation "lab5_ram:ram|altsyncram:altsyncram_component" File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab5_ram.v Line: 89
Info (12133): Instantiated megafunction "lab5_ram:ram|altsyncram:altsyncram_component" with the following parameter: File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab5_ram.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nuo1.tdf
    Info (12023): Found entity 1: altsyncram_nuo1 File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/db/altsyncram_nuo1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nuo1" for hierarchy "lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated" File: d:/engn1640/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_29f2.tdf
    Info (12023): Found entity 1: altsyncram_29f2 File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/db/altsyncram_29f2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_29f2" for hierarchy "lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated|altsyncram_29f2:altsyncram1" File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/db/altsyncram_nuo1.tdf Line: 38
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/db/altsyncram_nuo1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/db/altsyncram_nuo1.tdf Line: 39
Info (12133): Instantiated megafunction "lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/db/altsyncram_nuo1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987520"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/engn1640/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/engn1640/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: d:/engn1640/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "factorial" for hierarchy "factorial:rom6" File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 211
Info (12128): Elaborating entity "altsyncram" for hierarchy "factorial:rom6|altsyncram:altsyncram_component" File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/factorial.v Line: 82
Info (12130): Elaborated megafunction instantiation "factorial:rom6|altsyncram:altsyncram_component" File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/factorial.v Line: 82
Info (12133): Instantiated megafunction "factorial:rom6|altsyncram:altsyncram_component" with the following parameter: File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/factorial.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "factorial.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7gg1.tdf
    Info (12023): Found entity 1: altsyncram_7gg1 File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/db/altsyncram_7gg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7gg1" for hierarchy "factorial:rom6|altsyncram:altsyncram_component|altsyncram_7gg1:auto_generated" File: d:/engn1640/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Error (113012): Address at line 45 exceeds the specified depth (256) in the Memory Initialization File "factorial.mif" File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/factorial.mif Line: 45
Error (113000): Memory Initialization File or Hexadecimal (Intel-Format) File "factorial.mif" contains illegal syntax at line 45 File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/factorial.mif Line: 45
Error (127000): Can't read Memory Initialization File or Hexadecimal (Intel-Format) File factorial.mif for ROM instance ALTSYNCRAM. If the file exists, it is not in correct format. File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/factorial.v Line: 82
Error (12152): Can't elaborate user hierarchy "factorial:rom6|altsyncram:altsyncram_component|altsyncram_7gg1:auto_generated" File: d:/engn1640/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 4 warnings
    Error: Peak virtual memory: 4853 megabytes
    Error: Processing ended: Tue Mar 23 23:58:42 2021
    Error: Elapsed time: 00:00:32
    Error: Total CPU time (on all processors): 00:01:07


