

================================================================
== Vitis HLS Report for 'single_lin_process_1'
================================================================
* Date:           Thu Jan 26 10:27:33 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cl_2f
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       41|      346|  0.410 us|  3.460 us|   41|  346|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       28|       28|         1|          -|          -|    28|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 70
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 41 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 40 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 
41 --> 42 70 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 70 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 40 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 71 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%EN_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %EN"   --->   Operation 72 'read' 'EN_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%timestamp_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %timestamp"   --->   Operation 73 'read' 'timestamp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%ddr_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ddr"   --->   Operation 74 'read' 'ddr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%linbase_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linbase"   --->   Operation 75 'read' 'linbase_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln178_1_loc = alloca i32 1"   --->   Operation 76 'alloca' 'zext_ln178_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%PL_Data_1_load_loc = alloca i32 1"   --->   Operation 77 'alloca' 'PL_Data_1_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%EN_cast = zext i4 %EN_read"   --->   Operation 78 'zext' 'EN_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ps_ddr, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 10, void @empty_2, void @empty, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_addr, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 1, void @empty_1, void @empty, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%lin_frame = alloca i32 1" [clu/dlin.c:140]   --->   Operation 81 'alloca' 'lin_frame' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_1 : Operation 82 [1/1] (1.29ns)   --->   "%store_ln140 = store i5 0, i5 %empty" [clu/dlin.c:140]   --->   Operation 82 'store' 'store_ln140' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln140 = br void %memset.loop" [clu/dlin.c:140]   --->   Operation 83 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.73>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%p_load = load i5 %empty"   --->   Operation 84 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.97ns)   --->   "%exitcond1 = icmp_eq  i5 %p_load, i5 28"   --->   Operation 85 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%empty_69 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 28, i64 28, i64 28"   --->   Operation 86 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.02ns)   --->   "%empty_70 = add i5 %p_load, i5 1"   --->   Operation 87 'add' 'empty_70' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond1, void %memset.loop.split, void %split"   --->   Operation 88 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_cast = zext i5 %p_load"   --->   Operation 89 'zext' 'p_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%lin_frame_addr = getelementptr i8 %lin_frame, i32 0, i32 %p_cast"   --->   Operation 90 'getelementptr' 'lin_frame_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.75ns)   --->   "%store_ln0 = store i8 0, i5 %lin_frame_addr"   --->   Operation 91 'store' 'store_ln0' <Predicate = (!exitcond1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_2 : Operation 92 [1/1] (1.29ns)   --->   "%store_ln0 = store i5 %empty_70, i5 %empty"   --->   Operation 92 'store' 'store_ln0' <Predicate = (!exitcond1)> <Delay = 1.29>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 93 'br' 'br_ln0' <Predicate = (!exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.89>
ST_3 : Operation 94 [9/9] (1.89ns)   --->   "%reg_status = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 20" [clu/dlin.c:146]   --->   Operation 94 'call' 'reg_status' <Predicate = true> <Delay = 1.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 95 [8/9] (7.30ns)   --->   "%reg_status = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 20" [clu/dlin.c:146]   --->   Operation 95 'call' 'reg_status' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 96 [7/9] (7.30ns)   --->   "%reg_status = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 20" [clu/dlin.c:146]   --->   Operation 96 'call' 'reg_status' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 97 [6/9] (7.30ns)   --->   "%reg_status = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 20" [clu/dlin.c:146]   --->   Operation 97 'call' 'reg_status' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 98 [5/9] (7.30ns)   --->   "%reg_status = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 20" [clu/dlin.c:146]   --->   Operation 98 'call' 'reg_status' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 99 [4/9] (7.30ns)   --->   "%reg_status = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 20" [clu/dlin.c:146]   --->   Operation 99 'call' 'reg_status' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 100 [3/9] (7.30ns)   --->   "%reg_status = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 20" [clu/dlin.c:146]   --->   Operation 100 'call' 'reg_status' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i4 %EN_read" [clu/dlin.c:142]   --->   Operation 101 'zext' 'zext_ln142' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%PLIN_Ctrl_run_state_addr = getelementptr i1 %PLIN_Ctrl_run_state, i32 0, i32 %zext_ln142" [clu/dlin.c:142]   --->   Operation 102 'getelementptr' 'PLIN_Ctrl_run_state_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [2/2] (1.75ns)   --->   "%PLIN_Ctrl_run_state_load = load i4 %PLIN_Ctrl_run_state_addr" [clu/dlin.c:142]   --->   Operation 103 'load' 'PLIN_Ctrl_run_state_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 104 [2/9] (7.30ns)   --->   "%reg_status = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 20" [clu/dlin.c:146]   --->   Operation 104 'call' 'reg_status' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 105 [1/2] (1.75ns)   --->   "%PLIN_Ctrl_run_state_load = load i4 %PLIN_Ctrl_run_state_addr" [clu/dlin.c:142]   --->   Operation 105 'load' 'PLIN_Ctrl_run_state_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_11 : Operation 106 [1/9] (7.30ns)   --->   "%reg_status = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 20" [clu/dlin.c:146]   --->   Operation 106 'call' 'reg_status' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i8 %reg_status" [clu/dlin.c:142]   --->   Operation 107 'trunc' 'trunc_ln142' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %PLIN_Ctrl_run_state_load, void %if.then, void %if.else15" [clu/dlin.c:142]   --->   Operation 108 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>

State 12 <SV = 29> <Delay = 0.00>

State 13 <SV = 30> <Delay = 0.00>

State 14 <SV = 31> <Delay = 1.89>
ST_14 : Operation 109 [9/9] (1.89ns)   --->   "%empty_71 = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 12" [clu/dlin.c:147]   --->   Operation 109 'call' 'empty_71' <Predicate = true> <Delay = 1.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 32> <Delay = 7.30>
ST_15 : Operation 110 [8/9] (7.30ns)   --->   "%empty_71 = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 12" [clu/dlin.c:147]   --->   Operation 110 'call' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 33> <Delay = 7.30>
ST_16 : Operation 111 [7/9] (7.30ns)   --->   "%empty_71 = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 12" [clu/dlin.c:147]   --->   Operation 111 'call' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 34> <Delay = 7.30>
ST_17 : Operation 112 [6/9] (7.30ns)   --->   "%empty_71 = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 12" [clu/dlin.c:147]   --->   Operation 112 'call' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 35> <Delay = 7.30>
ST_18 : Operation 113 [5/9] (7.30ns)   --->   "%empty_71 = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 12" [clu/dlin.c:147]   --->   Operation 113 'call' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 36> <Delay = 7.30>
ST_19 : Operation 114 [4/9] (7.30ns)   --->   "%empty_71 = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 12" [clu/dlin.c:147]   --->   Operation 114 'call' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 37> <Delay = 7.30>
ST_20 : Operation 115 [3/9] (7.30ns)   --->   "%empty_71 = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 12" [clu/dlin.c:147]   --->   Operation 115 'call' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 38> <Delay = 7.30>
ST_21 : Operation 116 [2/9] (7.30ns)   --->   "%empty_71 = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 12" [clu/dlin.c:147]   --->   Operation 116 'call' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 39> <Delay = 7.30>
ST_22 : Operation 117 [1/9] (7.30ns)   --->   "%empty_71 = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 12" [clu/dlin.c:147]   --->   Operation 117 'call' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %trunc_ln142, void %cleanup, void %if.then3" [clu/dlin.c:149]   --->   Operation 118 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 119 [1/1] (1.75ns)   --->   "%store_ln160 = store i1 1, i4 %PLIN_Ctrl_run_state_addr" [clu/dlin.c:160]   --->   Operation 119 'store' 'store_ln160' <Predicate = (trunc_ln142)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 23 <SV = 40> <Delay = 0.00>

State 24 <SV = 41> <Delay = 1.89>
ST_24 : Operation 120 [9/9] (1.89ns)   --->   "%reg_lid = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 8" [clu/dlin.c:153]   --->   Operation 120 'call' 'reg_lid' <Predicate = true> <Delay = 1.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 42> <Delay = 7.30>
ST_25 : Operation 121 [8/9] (7.30ns)   --->   "%reg_lid = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 8" [clu/dlin.c:153]   --->   Operation 121 'call' 'reg_lid' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 43> <Delay = 7.30>
ST_26 : Operation 122 [7/9] (7.30ns)   --->   "%reg_lid = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 8" [clu/dlin.c:153]   --->   Operation 122 'call' 'reg_lid' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 44> <Delay = 7.30>
ST_27 : Operation 123 [6/9] (7.30ns)   --->   "%reg_lid = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 8" [clu/dlin.c:153]   --->   Operation 123 'call' 'reg_lid' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 45> <Delay = 7.30>
ST_28 : Operation 124 [5/9] (7.30ns)   --->   "%reg_lid = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 8" [clu/dlin.c:153]   --->   Operation 124 'call' 'reg_lid' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 46> <Delay = 7.30>
ST_29 : Operation 125 [4/9] (7.30ns)   --->   "%reg_lid = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 8" [clu/dlin.c:153]   --->   Operation 125 'call' 'reg_lid' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 47> <Delay = 7.30>
ST_30 : Operation 126 [3/9] (7.30ns)   --->   "%reg_lid = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 8" [clu/dlin.c:153]   --->   Operation 126 'call' 'reg_lid' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 48> <Delay = 7.30>
ST_31 : Operation 127 [2/9] (7.30ns)   --->   "%reg_lid = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 8" [clu/dlin.c:153]   --->   Operation 127 'call' 'reg_lid' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 49> <Delay = 7.30>
ST_32 : Operation 128 [1/9] (7.30ns)   --->   "%reg_lid = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 8" [clu/dlin.c:153]   --->   Operation 128 'call' 'reg_lid' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i8 %reg_lid" [clu/dlin.c:153]   --->   Operation 129 'trunc' 'trunc_ln153' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln154 = store i6 %trunc_ln153, i6 %PL_Data_0" [clu/dlin.c:154]   --->   Operation 130 'store' 'store_ln154' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 131 [1/1] (1.89ns)   --->   "%add_ln89 = add i32 %linbase_read, i32 4" [clu/dlin.c:89]   --->   Operation 131 'add' 'add_ln89' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln89, i32 2, i32 31" [clu/dlin.c:89]   --->   Operation 132 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 133 [1/1] (1.89ns)   --->   "%add_ln89_1 = add i32 %linbase_read, i32 20" [clu/dlin.c:89]   --->   Operation 133 'add' 'add_ln89_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln89_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln89_1, i32 2, i32 31" [clu/dlin.c:89]   --->   Operation 134 'partselect' 'trunc_ln89_1' <Predicate = true> <Delay = 0.00>

State 33 <SV = 50> <Delay = 7.30>
ST_33 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i30 %trunc_ln2" [clu/dlin.c:89]   --->   Operation 135 'sext' 'sext_ln89' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 136 [1/1] (0.00ns)   --->   "%lin_addr_addr = getelementptr i32 %lin_addr, i32 %sext_ln89" [clu/dlin.c:89]   --->   Operation 136 'getelementptr' 'lin_addr_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 137 [1/1] (7.30ns)   --->   "%lin_addr_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1" [clu/dlin.c:89]   --->   Operation 137 'writereq' 'lin_addr_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 51> <Delay = 7.30>
ST_34 : Operation 138 [1/1] (7.30ns)   --->   "%write_ln89 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %lin_addr_addr, i32 0, i4 15" [clu/dlin.c:89]   --->   Operation 138 'write' 'write_ln89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln89_1 = sext i30 %trunc_ln89_1" [clu/dlin.c:89]   --->   Operation 139 'sext' 'sext_ln89_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 140 [1/1] (0.00ns)   --->   "%lin_addr_addr_1 = getelementptr i32 %lin_addr, i32 %sext_ln89_1" [clu/dlin.c:89]   --->   Operation 140 'getelementptr' 'lin_addr_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 141 [1/1] (7.30ns)   --->   "%lin_addr_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %lin_addr_addr_1, i32 1" [clu/dlin.c:89]   --->   Operation 141 'writereq' 'lin_addr_addr_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 52> <Delay = 7.30>
ST_35 : Operation 142 [5/5] (7.30ns)   --->   "%lin_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr" [clu/dlin.c:89]   --->   Operation 142 'writeresp' 'lin_addr_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 143 [1/1] (7.30ns)   --->   "%write_ln89 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %lin_addr_addr_1, i32 59, i4 15" [clu/dlin.c:89]   --->   Operation 143 'write' 'write_ln89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 53> <Delay = 7.30>
ST_36 : Operation 144 [4/5] (7.30ns)   --->   "%lin_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr" [clu/dlin.c:89]   --->   Operation 144 'writeresp' 'lin_addr_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 145 [5/5] (7.30ns)   --->   "%lin_addr_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_1" [clu/dlin.c:89]   --->   Operation 145 'writeresp' 'lin_addr_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 54> <Delay = 7.30>
ST_37 : Operation 146 [3/5] (7.30ns)   --->   "%lin_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr" [clu/dlin.c:89]   --->   Operation 146 'writeresp' 'lin_addr_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 147 [4/5] (7.30ns)   --->   "%lin_addr_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_1" [clu/dlin.c:89]   --->   Operation 147 'writeresp' 'lin_addr_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 55> <Delay = 7.30>
ST_38 : Operation 148 [2/5] (7.30ns)   --->   "%lin_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr" [clu/dlin.c:89]   --->   Operation 148 'writeresp' 'lin_addr_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 149 [3/5] (7.30ns)   --->   "%lin_addr_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_1" [clu/dlin.c:89]   --->   Operation 149 'writeresp' 'lin_addr_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 56> <Delay = 7.30>
ST_39 : Operation 150 [1/5] (7.30ns)   --->   "%lin_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr" [clu/dlin.c:89]   --->   Operation 150 'writeresp' 'lin_addr_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 151 [2/5] (7.30ns)   --->   "%lin_addr_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_1" [clu/dlin.c:89]   --->   Operation 151 'writeresp' 'lin_addr_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 57> <Delay = 7.30>
ST_40 : Operation 152 [1/5] (7.30ns)   --->   "%lin_addr_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_1" [clu/dlin.c:89]   --->   Operation 152 'writeresp' 'lin_addr_addr_1_resp' <Predicate = (!PLIN_Ctrl_run_state_load & trunc_ln142)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln163 = br void %if.end104" [clu/dlin.c:163]   --->   Operation 153 'br' 'br_ln163' <Predicate = (!PLIN_Ctrl_run_state_load & trunc_ln142)> <Delay = 0.00>
ST_40 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln209 = br void %cleanup" [clu/dlin.c:209]   --->   Operation 154 'br' 'br_ln209' <Predicate = (trunc_ln142) | (PLIN_Ctrl_run_state_load)> <Delay = 0.00>
ST_40 : Operation 155 [1/1] (0.00ns)   --->   "%ret_ln209 = ret" [clu/dlin.c:209]   --->   Operation 155 'ret' 'ret_ln209' <Predicate = true> <Delay = 0.00>

State 41 <SV = 11> <Delay = 0.98>
ST_41 : Operation 156 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %reg_status, i32 1, i32 3" [clu/dlin.c:166]   --->   Operation 156 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 157 [1/1] (0.98ns)   --->   "%icmp_ln166 = icmp_eq  i3 %tmp, i3 0" [clu/dlin.c:166]   --->   Operation 157 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln166, void %if.then19, void %if.end103" [clu/dlin.c:166]   --->   Operation 158 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>

State 42 <SV = 12> <Delay = 0.00>

State 43 <SV = 13> <Delay = 1.89>
ST_43 : Operation 159 [9/9] (1.89ns)   --->   "%call_ret1 = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 12" [clu/dlin.c:168]   --->   Operation 159 'call' 'call_ret1' <Predicate = true> <Delay = 1.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 14> <Delay = 7.30>
ST_44 : Operation 160 [8/9] (7.30ns)   --->   "%call_ret1 = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 12" [clu/dlin.c:168]   --->   Operation 160 'call' 'call_ret1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 15> <Delay = 7.30>
ST_45 : Operation 161 [7/9] (7.30ns)   --->   "%call_ret1 = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 12" [clu/dlin.c:168]   --->   Operation 161 'call' 'call_ret1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 16> <Delay = 7.30>
ST_46 : Operation 162 [6/9] (7.30ns)   --->   "%call_ret1 = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 12" [clu/dlin.c:168]   --->   Operation 162 'call' 'call_ret1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 17> <Delay = 7.30>
ST_47 : Operation 163 [5/9] (7.30ns)   --->   "%call_ret1 = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 12" [clu/dlin.c:168]   --->   Operation 163 'call' 'call_ret1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 18> <Delay = 7.30>
ST_48 : Operation 164 [4/9] (7.30ns)   --->   "%call_ret1 = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 12" [clu/dlin.c:168]   --->   Operation 164 'call' 'call_ret1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 19> <Delay = 7.30>
ST_49 : Operation 165 [3/9] (7.30ns)   --->   "%call_ret1 = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 12" [clu/dlin.c:168]   --->   Operation 165 'call' 'call_ret1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 20> <Delay = 7.30>
ST_50 : Operation 166 [2/9] (7.30ns)   --->   "%call_ret1 = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 12" [clu/dlin.c:168]   --->   Operation 166 'call' 'call_ret1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 21> <Delay = 7.30>
ST_51 : Operation 167 [1/9] (7.30ns)   --->   "%call_ret1 = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 12" [clu/dlin.c:168]   --->   Operation 167 'call' 'call_ret1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %reg_status, i32 2, i32 3" [clu/dlin.c:169]   --->   Operation 168 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 169 [1/1] (0.50ns)   --->   "%icmp_ln169 = icmp_eq  i2 %tmp_1, i2 0" [clu/dlin.c:169]   --->   Operation 169 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %if.end102, void %if.then23" [clu/dlin.c:169]   --->   Operation 170 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %reg_status, i32 4, i32 7" [clu/dlin.c:174]   --->   Operation 171 'partselect' 'trunc_ln3' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_51 : Operation 172 [1/1] (0.00ns)   --->   "%store_ln174 = store i4 %trunc_ln3, i4 %PL_Data_1" [clu/dlin.c:174]   --->   Operation 172 'store' 'store_ln174' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_51 : Operation 173 [1/1] (1.89ns)   --->   "%add_ln89_2 = add i32 %linbase_read, i32 4" [clu/dlin.c:89]   --->   Operation 173 'add' 'add_ln89_2' <Predicate = (icmp_ln169)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln89_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln89_2, i32 2, i32 31" [clu/dlin.c:89]   --->   Operation 174 'partselect' 'trunc_ln89_2' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_51 : Operation 175 [1/1] (0.00ns)   --->   "%internal_lin_counter_load = load i32 %internal_lin_counter" [clu/dlin.c:202]   --->   Operation 175 'load' 'internal_lin_counter_load' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_51 : Operation 176 [1/1] (1.89ns)   --->   "%add_ln202 = add i32 %internal_lin_counter_load, i32 1" [clu/dlin.c:202]   --->   Operation 176 'add' 'add_ln202' <Predicate = (icmp_ln169)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 177 [1/1] (0.00ns)   --->   "%store_ln202 = store i32 %add_ln202, i32 %internal_lin_counter" [clu/dlin.c:202]   --->   Operation 177 'store' 'store_ln202' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_51 : Operation 178 [1/1] (0.00ns)   --->   "%write_ln203 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %received_lin, i32 %add_ln202" [clu/dlin.c:203]   --->   Operation 178 'write' 'write_ln203' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_51 : Operation 179 [1/1] (1.75ns)   --->   "%store_ln205 = store i1 0, i4 %PLIN_Ctrl_run_state_addr" [clu/dlin.c:205]   --->   Operation 179 'store' 'store_ln205' <Predicate = (icmp_ln169)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 52 <SV = 22> <Delay = 7.30>
ST_52 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln89_2 = sext i30 %trunc_ln89_2" [clu/dlin.c:89]   --->   Operation 180 'sext' 'sext_ln89_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 181 [1/1] (0.00ns)   --->   "%lin_addr_addr_2 = getelementptr i32 %lin_addr, i32 %sext_ln89_2" [clu/dlin.c:89]   --->   Operation 181 'getelementptr' 'lin_addr_addr_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 182 [1/1] (7.30ns)   --->   "%lin_addr_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %lin_addr_addr_2, i32 1" [clu/dlin.c:89]   --->   Operation 182 'writereq' 'lin_addr_addr_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 23> <Delay = 7.30>
ST_53 : Operation 183 [1/1] (7.30ns)   --->   "%write_ln89 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %lin_addr_addr_2, i32 128, i4 15" [clu/dlin.c:89]   --->   Operation 183 'write' 'write_ln89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 24> <Delay = 7.30>
ST_54 : Operation 184 [5/5] (7.30ns)   --->   "%lin_addr_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_2" [clu/dlin.c:89]   --->   Operation 184 'writeresp' 'lin_addr_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 25> <Delay = 7.30>
ST_55 : Operation 185 [4/5] (7.30ns)   --->   "%lin_addr_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_2" [clu/dlin.c:89]   --->   Operation 185 'writeresp' 'lin_addr_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 26> <Delay = 7.30>
ST_56 : Operation 186 [3/5] (7.30ns)   --->   "%lin_addr_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_2" [clu/dlin.c:89]   --->   Operation 186 'writeresp' 'lin_addr_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 27> <Delay = 7.30>
ST_57 : Operation 187 [2/5] (7.30ns)   --->   "%lin_addr_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_2" [clu/dlin.c:89]   --->   Operation 187 'writeresp' 'lin_addr_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 28> <Delay = 7.30>
ST_58 : Operation 188 [1/5] (7.30ns)   --->   "%lin_addr_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_2" [clu/dlin.c:89]   --->   Operation 188 'writeresp' 'lin_addr_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 29> <Delay = 0.00>
ST_59 : Operation 189 [2/2] (0.00ns)   --->   "%call_ln0 = call void @single_lin_process.1_Pipeline_VITIS_LOOP_178_1, i32 %lin_addr, i32 %linbase_read, i8 %lin_frame, i4 %PL_Data_1_load_loc, i4 %zext_ln178_1_loc, i4 %PL_Data_1"   --->   Operation 189 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 30> <Delay = 0.00>
ST_60 : Operation 190 [1/2] (0.00ns)   --->   "%call_ln0 = call void @single_lin_process.1_Pipeline_VITIS_LOOP_178_1, i32 %lin_addr, i32 %linbase_read, i8 %lin_frame, i4 %PL_Data_1_load_loc, i4 %zext_ln178_1_loc, i4 %PL_Data_1"   --->   Operation 190 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 31> <Delay = 1.75>
ST_61 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 56, i32 63" [clu/dlin.c:184]   --->   Operation 191 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 192 [1/1] (0.00ns)   --->   "%lin_frame_addr_1 = getelementptr i8 %lin_frame, i32 0, i32 0" [clu/dlin.c:184]   --->   Operation 192 'getelementptr' 'lin_frame_addr_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 193 [1/1] (1.75ns)   --->   "%store_ln184 = store i8 %trunc_ln5, i5 %lin_frame_addr_1" [clu/dlin.c:184]   --->   Operation 193 'store' 'store_ln184' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_61 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 48, i32 55" [clu/dlin.c:185]   --->   Operation 194 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 195 [1/1] (0.00ns)   --->   "%lin_frame_addr_2 = getelementptr i8 %lin_frame, i32 0, i32 1" [clu/dlin.c:185]   --->   Operation 195 'getelementptr' 'lin_frame_addr_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 196 [1/1] (1.75ns)   --->   "%store_ln185 = store i8 %trunc_ln6, i5 %lin_frame_addr_2" [clu/dlin.c:185]   --->   Operation 196 'store' 'store_ln185' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_61 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 40, i32 47" [clu/dlin.c:186]   --->   Operation 197 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 32, i32 39" [clu/dlin.c:187]   --->   Operation 198 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 24, i32 31" [clu/dlin.c:188]   --->   Operation 199 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 16, i32 23" [clu/dlin.c:189]   --->   Operation 200 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 8, i32 15" [clu/dlin.c:190]   --->   Operation 201 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln191 = trunc i64 %timestamp_read" [clu/dlin.c:191]   --->   Operation 202 'trunc' 'trunc_ln191' <Predicate = true> <Delay = 0.00>

State 62 <SV = 32> <Delay = 1.75>
ST_62 : Operation 203 [1/1] (0.00ns)   --->   "%lin_frame_addr_3 = getelementptr i8 %lin_frame, i32 0, i32 2" [clu/dlin.c:186]   --->   Operation 203 'getelementptr' 'lin_frame_addr_3' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 204 [1/1] (1.75ns)   --->   "%store_ln186 = store i8 %trunc_ln7, i5 %lin_frame_addr_3" [clu/dlin.c:186]   --->   Operation 204 'store' 'store_ln186' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_62 : Operation 205 [1/1] (0.00ns)   --->   "%lin_frame_addr_4 = getelementptr i8 %lin_frame, i32 0, i32 3" [clu/dlin.c:187]   --->   Operation 205 'getelementptr' 'lin_frame_addr_4' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 206 [1/1] (1.75ns)   --->   "%store_ln187 = store i8 %trunc_ln8, i5 %lin_frame_addr_4" [clu/dlin.c:187]   --->   Operation 206 'store' 'store_ln187' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>

State 63 <SV = 33> <Delay = 1.75>
ST_63 : Operation 207 [1/1] (0.00ns)   --->   "%lin_frame_addr_5 = getelementptr i8 %lin_frame, i32 0, i32 4" [clu/dlin.c:188]   --->   Operation 207 'getelementptr' 'lin_frame_addr_5' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 208 [1/1] (1.75ns)   --->   "%store_ln188 = store i8 %trunc_ln9, i5 %lin_frame_addr_5" [clu/dlin.c:188]   --->   Operation 208 'store' 'store_ln188' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_63 : Operation 209 [1/1] (0.00ns)   --->   "%lin_frame_addr_6 = getelementptr i8 %lin_frame, i32 0, i32 5" [clu/dlin.c:189]   --->   Operation 209 'getelementptr' 'lin_frame_addr_6' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 210 [1/1] (1.75ns)   --->   "%store_ln189 = store i8 %trunc_ln, i5 %lin_frame_addr_6" [clu/dlin.c:189]   --->   Operation 210 'store' 'store_ln189' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>

State 64 <SV = 34> <Delay = 1.75>
ST_64 : Operation 211 [1/1] (0.00ns)   --->   "%lin_frame_addr_7 = getelementptr i8 %lin_frame, i32 0, i32 6" [clu/dlin.c:190]   --->   Operation 211 'getelementptr' 'lin_frame_addr_7' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 212 [1/1] (1.75ns)   --->   "%store_ln190 = store i8 %trunc_ln1, i5 %lin_frame_addr_7" [clu/dlin.c:190]   --->   Operation 212 'store' 'store_ln190' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_64 : Operation 213 [1/1] (0.00ns)   --->   "%lin_frame_addr_8 = getelementptr i8 %lin_frame, i32 0, i32 7" [clu/dlin.c:191]   --->   Operation 213 'getelementptr' 'lin_frame_addr_8' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 214 [1/1] (1.75ns)   --->   "%store_ln191 = store i8 %trunc_ln191, i5 %lin_frame_addr_8" [clu/dlin.c:191]   --->   Operation 214 'store' 'store_ln191' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>

State 65 <SV = 35> <Delay = 1.75>
ST_65 : Operation 215 [1/1] (0.00ns)   --->   "%lin_frame_addr_9 = getelementptr i8 %lin_frame, i32 0, i32 8" [clu/dlin.c:192]   --->   Operation 215 'getelementptr' 'lin_frame_addr_9' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 216 [1/1] (1.75ns)   --->   "%store_ln192 = store i8 3, i5 %lin_frame_addr_9" [clu/dlin.c:192]   --->   Operation 216 'store' 'store_ln192' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_65 : Operation 217 [1/1] (0.00ns)   --->   "%lin_frame_addr_10 = getelementptr i8 %lin_frame, i32 0, i32 9" [clu/dlin.c:193]   --->   Operation 217 'getelementptr' 'lin_frame_addr_10' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 218 [1/1] (1.75ns)   --->   "%store_ln193 = store i8 %EN_cast, i5 %lin_frame_addr_10" [clu/dlin.c:193]   --->   Operation 218 'store' 'store_ln193' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>

State 66 <SV = 36> <Delay = 2.75>
ST_66 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln178_1_loc_load = load i4 %zext_ln178_1_loc"   --->   Operation 219 'load' 'zext_ln178_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln178_1_reload_cast = zext i4 %zext_ln178_1_loc_load"   --->   Operation 220 'zext' 'zext_ln178_1_reload_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 221 [1/1] (0.00ns)   --->   "%lin_frame_addr_11 = getelementptr i8 %lin_frame, i32 0, i32 10" [clu/dlin.c:194]   --->   Operation 221 'getelementptr' 'lin_frame_addr_11' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 222 [1/1] (1.75ns)   --->   "%store_ln194 = store i8 0, i5 %lin_frame_addr_11" [clu/dlin.c:194]   --->   Operation 222 'store' 'store_ln194' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_66 : Operation 223 [1/1] (0.99ns)   --->   "%add_ln195 = add i5 %zext_ln178_1_reload_cast, i5 4" [clu/dlin.c:195]   --->   Operation 223 'add' 'add_ln195' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i5 %add_ln195" [clu/dlin.c:195]   --->   Operation 224 'zext' 'zext_ln195' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 225 [1/1] (0.00ns)   --->   "%lin_frame_addr_12 = getelementptr i8 %lin_frame, i32 0, i32 11" [clu/dlin.c:195]   --->   Operation 225 'getelementptr' 'lin_frame_addr_12' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 226 [1/1] (1.75ns)   --->   "%store_ln195 = store i8 %zext_ln195, i5 %lin_frame_addr_12" [clu/dlin.c:195]   --->   Operation 226 'store' 'store_ln195' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>

State 67 <SV = 37> <Delay = 1.75>
ST_67 : Operation 227 [1/1] (0.00ns)   --->   "%lin_frame_addr_13 = getelementptr i8 %lin_frame, i32 0, i32 12" [clu/dlin.c:197]   --->   Operation 227 'getelementptr' 'lin_frame_addr_13' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 228 [1/1] (1.75ns)   --->   "%store_ln197 = store i8 0, i5 %lin_frame_addr_13" [clu/dlin.c:197]   --->   Operation 228 'store' 'store_ln197' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_67 : Operation 229 [1/1] (0.00ns)   --->   "%PL_Data_0_load = load i6 %PL_Data_0" [clu/dlin.c:198]   --->   Operation 229 'load' 'PL_Data_0_load' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln198 = zext i6 %PL_Data_0_load" [clu/dlin.c:198]   --->   Operation 230 'zext' 'zext_ln198' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 231 [1/1] (0.00ns)   --->   "%lin_frame_addr_14 = getelementptr i8 %lin_frame, i32 0, i32 13" [clu/dlin.c:198]   --->   Operation 231 'getelementptr' 'lin_frame_addr_14' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 232 [1/1] (1.75ns)   --->   "%store_ln198 = store i8 %zext_ln198, i5 %lin_frame_addr_14" [clu/dlin.c:198]   --->   Operation 232 'store' 'store_ln198' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>

State 68 <SV = 38> <Delay = 1.75>
ST_68 : Operation 233 [1/1] (0.00ns)   --->   "%PL_Data_1_load = load i4 %PL_Data_1_load_loc"   --->   Operation 233 'load' 'PL_Data_1_load' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i4 %PL_Data_1_load" [clu/dlin.c:178]   --->   Operation 234 'zext' 'zext_ln178' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 235 [1/1] (0.00ns)   --->   "%lin_frame_addr_15 = getelementptr i8 %lin_frame, i32 0, i32 14" [clu/dlin.c:199]   --->   Operation 235 'getelementptr' 'lin_frame_addr_15' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 236 [1/1] (1.75ns)   --->   "%store_ln199 = store i8 0, i5 %lin_frame_addr_15" [clu/dlin.c:199]   --->   Operation 236 'store' 'store_ln199' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_68 : Operation 237 [1/1] (0.00ns)   --->   "%lin_frame_addr_16 = getelementptr i8 %lin_frame, i32 0, i32 15" [clu/dlin.c:200]   --->   Operation 237 'getelementptr' 'lin_frame_addr_16' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 238 [1/1] (1.75ns)   --->   "%store_ln200 = store i8 %zext_ln178, i5 %lin_frame_addr_16" [clu/dlin.c:200]   --->   Operation 238 'store' 'store_ln200' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>

State 69 <SV = 39> <Delay = 7.30>
ST_69 : Operation 239 [2/2] (7.30ns)   --->   "%call_ln204 = call void @write_lin_ddr.1, i8 %ps_ddr, i32 %ddr_read, i8 %lin_frame, i16 %dropped_lin_counter" [clu/dlin.c:204]   --->   Operation 239 'call' 'call_ln204' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 40> <Delay = 0.00>
ST_70 : Operation 240 [1/2] (0.00ns)   --->   "%call_ln204 = call void @write_lin_ddr.1, i8 %ps_ddr, i32 %ddr_read, i8 %lin_frame, i16 %dropped_lin_counter" [clu/dlin.c:204]   --->   Operation 240 'call' 'call_ln204' <Predicate = (!icmp_ln166 & icmp_ln169)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_70 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln206 = br void %if.end102" [clu/dlin.c:206]   --->   Operation 241 'br' 'br_ln206' <Predicate = (!icmp_ln166 & icmp_ln169)> <Delay = 0.00>
ST_70 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln207 = br void %if.end103" [clu/dlin.c:207]   --->   Operation 242 'br' 'br_ln207' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_70 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end104"   --->   Operation 243 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'alloca' operation ('empty') [13]  (0 ns)
	'store' operation ('store_ln140', clu/dlin.c:140) of constant 0 on local variable 'empty' [24]  (1.3 ns)

 <State 2>: 2.73ns
The critical path consists of the following:
	'load' operation ('p_load') on local variable 'empty' [27]  (0 ns)
	'add' operation ('empty_70') [30]  (1.02 ns)
	'store' operation ('store_ln0') of variable 'empty_70' on local variable 'empty' [36]  (1.3 ns)
	blocking operation 0.414 ns on control path)

 <State 3>: 1.9ns
The critical path consists of the following:
	'call' operation ('reg_status', clu/dlin.c:146) to 'read_lin_reg.1' [42]  (1.9 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	'call' operation ('reg_status', clu/dlin.c:146) to 'read_lin_reg.1' [42]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'call' operation ('reg_status', clu/dlin.c:146) to 'read_lin_reg.1' [42]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'call' operation ('reg_status', clu/dlin.c:146) to 'read_lin_reg.1' [42]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'call' operation ('reg_status', clu/dlin.c:146) to 'read_lin_reg.1' [42]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'call' operation ('reg_status', clu/dlin.c:146) to 'read_lin_reg.1' [42]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'call' operation ('reg_status', clu/dlin.c:146) to 'read_lin_reg.1' [42]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'call' operation ('reg_status', clu/dlin.c:146) to 'read_lin_reg.1' [42]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'call' operation ('reg_status', clu/dlin.c:146) to 'read_lin_reg.1' [42]  (7.3 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 1.9ns
The critical path consists of the following:
	'call' operation ('empty_71', clu/dlin.c:147) to 'read_lin_reg.1' [46]  (1.9 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'call' operation ('empty_71', clu/dlin.c:147) to 'read_lin_reg.1' [46]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	'call' operation ('empty_71', clu/dlin.c:147) to 'read_lin_reg.1' [46]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	'call' operation ('empty_71', clu/dlin.c:147) to 'read_lin_reg.1' [46]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	'call' operation ('empty_71', clu/dlin.c:147) to 'read_lin_reg.1' [46]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	'call' operation ('empty_71', clu/dlin.c:147) to 'read_lin_reg.1' [46]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	'call' operation ('empty_71', clu/dlin.c:147) to 'read_lin_reg.1' [46]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	'call' operation ('empty_71', clu/dlin.c:147) to 'read_lin_reg.1' [46]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	'call' operation ('empty_71', clu/dlin.c:147) to 'read_lin_reg.1' [46]  (7.3 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 1.9ns
The critical path consists of the following:
	'call' operation ('reg_lid', clu/dlin.c:153) to 'read_lin_reg.1' [49]  (1.9 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	'call' operation ('reg_lid', clu/dlin.c:153) to 'read_lin_reg.1' [49]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'call' operation ('reg_lid', clu/dlin.c:153) to 'read_lin_reg.1' [49]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	'call' operation ('reg_lid', clu/dlin.c:153) to 'read_lin_reg.1' [49]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	'call' operation ('reg_lid', clu/dlin.c:153) to 'read_lin_reg.1' [49]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	'call' operation ('reg_lid', clu/dlin.c:153) to 'read_lin_reg.1' [49]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	'call' operation ('reg_lid', clu/dlin.c:153) to 'read_lin_reg.1' [49]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	'call' operation ('reg_lid', clu/dlin.c:153) to 'read_lin_reg.1' [49]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	'call' operation ('reg_lid', clu/dlin.c:153) to 'read_lin_reg.1' [49]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('lin_addr_addr', clu/dlin.c:89) [55]  (0 ns)
	bus request operation ('lin_addr_addr_req', clu/dlin.c:89) on port 'lin_addr' (clu/dlin.c:89) [56]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln89', clu/dlin.c:89) on port 'lin_addr' (clu/dlin.c:89) [57]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus response operation ('lin_addr_addr_resp', clu/dlin.c:89) on port 'lin_addr' (clu/dlin.c:89) [58]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus response operation ('lin_addr_addr_resp', clu/dlin.c:89) on port 'lin_addr' (clu/dlin.c:89) [58]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus response operation ('lin_addr_addr_resp', clu/dlin.c:89) on port 'lin_addr' (clu/dlin.c:89) [58]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus response operation ('lin_addr_addr_resp', clu/dlin.c:89) on port 'lin_addr' (clu/dlin.c:89) [58]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus response operation ('lin_addr_addr_resp', clu/dlin.c:89) on port 'lin_addr' (clu/dlin.c:89) [58]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus response operation ('lin_addr_addr_1_resp', clu/dlin.c:89) on port 'lin_addr' (clu/dlin.c:89) [65]  (7.3 ns)

 <State 41>: 0.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln166', clu/dlin.c:166) [70]  (0.98 ns)

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 1.9ns
The critical path consists of the following:
	'call' operation ('reg_data', clu/dlin.c:168) to 'read_lin_reg.1' [73]  (1.9 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	'call' operation ('reg_data', clu/dlin.c:168) to 'read_lin_reg.1' [73]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	'call' operation ('reg_data', clu/dlin.c:168) to 'read_lin_reg.1' [73]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	'call' operation ('reg_data', clu/dlin.c:168) to 'read_lin_reg.1' [73]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	'call' operation ('reg_data', clu/dlin.c:168) to 'read_lin_reg.1' [73]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	'call' operation ('reg_data', clu/dlin.c:168) to 'read_lin_reg.1' [73]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	'call' operation ('reg_data', clu/dlin.c:168) to 'read_lin_reg.1' [73]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	'call' operation ('reg_data', clu/dlin.c:168) to 'read_lin_reg.1' [73]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	'call' operation ('reg_data', clu/dlin.c:168) to 'read_lin_reg.1' [73]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('lin_addr_addr_2', clu/dlin.c:89) [83]  (0 ns)
	bus request operation ('lin_addr_addr_2_req', clu/dlin.c:89) on port 'lin_addr' (clu/dlin.c:89) [84]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln89', clu/dlin.c:89) on port 'lin_addr' (clu/dlin.c:89) [85]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus response operation ('lin_addr_addr_2_resp', clu/dlin.c:89) on port 'lin_addr' (clu/dlin.c:89) [86]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus response operation ('lin_addr_addr_2_resp', clu/dlin.c:89) on port 'lin_addr' (clu/dlin.c:89) [86]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus response operation ('lin_addr_addr_2_resp', clu/dlin.c:89) on port 'lin_addr' (clu/dlin.c:89) [86]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus response operation ('lin_addr_addr_2_resp', clu/dlin.c:89) on port 'lin_addr' (clu/dlin.c:89) [86]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus response operation ('lin_addr_addr_2_resp', clu/dlin.c:89) on port 'lin_addr' (clu/dlin.c:89) [86]  (7.3 ns)

 <State 59>: 0ns
The critical path consists of the following:

 <State 60>: 0ns
The critical path consists of the following:

 <State 61>: 1.75ns
The critical path consists of the following:
	'store' operation ('store_ln184', clu/dlin.c:184) of variable 'trunc_ln5', clu/dlin.c:184 on array 'lin_frame', clu/dlin.c:140 [94]  (1.75 ns)

 <State 62>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('lin_frame_addr_3', clu/dlin.c:186) [99]  (0 ns)
	'store' operation ('store_ln186', clu/dlin.c:186) of variable 'trunc_ln7', clu/dlin.c:186 on array 'lin_frame', clu/dlin.c:140 [100]  (1.75 ns)

 <State 63>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('lin_frame_addr_5', clu/dlin.c:188) [105]  (0 ns)
	'store' operation ('store_ln188', clu/dlin.c:188) of variable 'trunc_ln9', clu/dlin.c:188 on array 'lin_frame', clu/dlin.c:140 [106]  (1.75 ns)

 <State 64>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('lin_frame_addr_7', clu/dlin.c:190) [111]  (0 ns)
	'store' operation ('store_ln190', clu/dlin.c:190) of variable 'trunc_ln1', clu/dlin.c:190 on array 'lin_frame', clu/dlin.c:140 [112]  (1.75 ns)

 <State 65>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('lin_frame_addr_9', clu/dlin.c:192) [116]  (0 ns)
	'store' operation ('store_ln192', clu/dlin.c:192) of constant 3 on array 'lin_frame', clu/dlin.c:140 [117]  (1.75 ns)

 <State 66>: 2.75ns
The critical path consists of the following:
	'load' operation ('zext_ln178_1_loc_load') on local variable 'zext_ln178_1_loc' [89]  (0 ns)
	'add' operation ('add_ln195', clu/dlin.c:195) [122]  (0.997 ns)
	'store' operation ('store_ln195', clu/dlin.c:195) of variable 'zext_ln195', clu/dlin.c:195 on array 'lin_frame', clu/dlin.c:140 [125]  (1.75 ns)

 <State 67>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('lin_frame_addr_13', clu/dlin.c:197) [126]  (0 ns)
	'store' operation ('store_ln197', clu/dlin.c:197) of constant 0 on array 'lin_frame', clu/dlin.c:140 [127]  (1.75 ns)

 <State 68>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('lin_frame_addr_15', clu/dlin.c:199) [132]  (0 ns)
	'store' operation ('store_ln199', clu/dlin.c:199) of constant 0 on array 'lin_frame', clu/dlin.c:140 [133]  (1.75 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln204', clu/dlin.c:204) to 'write_lin_ddr.1' [140]  (7.3 ns)

 <State 70>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
