Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 30 00:29:52 2024
| Host         : Brandons-XPS-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/Ball_Clock/processQ_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/Ball_Clock/processQ_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/Ball_Clock/processQ_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/Ball_Clock/processQ_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/Ball_Clock/processQ_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/Ball_Clock/processQ_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/Ball_Clock/processQ_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/Ball_Clock/processQ_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/Ball_Clock/processQ_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/Ball_Clock/processQ_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/Ball_Clock/processQ_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/Ball_Clock/processQ_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/Ball_Clock/processQ_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/Ball_Clock/processQ_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/Ball_Clock/processQ_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/Ball_Clock/processQ_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/Ball_Clock/processQ_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 189 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.015        0.000                      0                  464        0.041        0.000                      0                  464        3.000        0.000                       0                   195  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         33.015        0.000                      0                  464        0.204        0.000                      0                  464       19.363        0.000                       0                   191  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       33.031        0.000                      0                  464        0.204        0.000                      0                  464       19.363        0.000                       0                   191  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         33.015        0.000                      0                  464        0.041        0.000                      0                  464  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       33.015        0.000                      0                  464        0.041        0.000                      0                  464  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.015ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 1.344ns (22.880%)  route 4.530ns (77.120%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 38.071 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.317     4.808    Pong/datapath/ballFunction_n_196
    SLICE_X11Y126        FDRE                                         r  Pong/datapath/leftPaddle_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    38.071    Pong/datapath/clk_out1
    SLICE_X11Y126        FDRE                                         r  Pong/datapath/leftPaddle_reg[0]/C
                         clock pessimism              0.554    38.624    
                         clock uncertainty           -0.164    38.461    
    SLICE_X11Y126        FDRE (Setup_fdre_C_R)       -0.637    37.824    Pong/datapath/leftPaddle_reg[0]
  -------------------------------------------------------------------
                         required time                         37.824    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                 33.015    

Slack (MET) :             33.015ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 1.344ns (22.880%)  route 4.530ns (77.120%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 38.071 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.317     4.808    Pong/datapath/ballFunction_n_196
    SLICE_X11Y126        FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    38.071    Pong/datapath/clk_out1
    SLICE_X11Y126        FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/C
                         clock pessimism              0.554    38.624    
                         clock uncertainty           -0.164    38.461    
    SLICE_X11Y126        FDSE (Setup_fdse_C_S)       -0.637    37.824    Pong/datapath/leftPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         37.824    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                 33.015    

Slack (MET) :             33.015ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 1.344ns (22.880%)  route 4.530ns (77.120%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 38.071 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.317     4.808    Pong/datapath/ballFunction_n_196
    SLICE_X11Y126        FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    38.071    Pong/datapath/clk_out1
    SLICE_X11Y126        FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/C
                         clock pessimism              0.554    38.624    
                         clock uncertainty           -0.164    38.461    
    SLICE_X11Y126        FDSE (Setup_fdse_C_S)       -0.637    37.824    Pong/datapath/leftPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         37.824    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                 33.015    

Slack (MET) :             33.065ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.164    38.462    
    SLICE_X11Y127        FDRE (Setup_fdre_C_R)       -0.637    37.825    Pong/datapath/leftPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         37.825    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.065    

Slack (MET) :             33.065ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.164    38.462    
    SLICE_X11Y127        FDSE (Setup_fdse_C_S)       -0.637    37.825    Pong/datapath/leftPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         37.825    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.065    

Slack (MET) :             33.065ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.164    38.462    
    SLICE_X11Y127        FDRE (Setup_fdre_C_R)       -0.637    37.825    Pong/datapath/leftPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         37.825    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.065    

Slack (MET) :             33.065ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.164    38.462    
    SLICE_X11Y127        FDSE (Setup_fdse_C_S)       -0.637    37.825    Pong/datapath/leftPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         37.825    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.065    

Slack (MET) :             33.065ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDSE                                         r  Pong/datapath/leftPaddle_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDSE                                         r  Pong/datapath/leftPaddle_reg[7]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.164    38.462    
    SLICE_X11Y127        FDSE (Setup_fdse_C_S)       -0.637    37.825    Pong/datapath/leftPaddle_reg[7]
  -------------------------------------------------------------------
                         required time                         37.825    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.065    

Slack (MET) :             33.065ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.164    38.462    
    SLICE_X11Y127        FDRE (Setup_fdre_C_R)       -0.637    37.825    Pong/datapath/leftPaddle_reg[8]
  -------------------------------------------------------------------
                         required time                         37.825    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.065    

Slack (MET) :             33.065ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[9]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.164    38.462    
    SLICE_X11Y127        FDRE (Setup_fdre_C_R)       -0.637    37.825    Pong/datapath/leftPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         37.825    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.187ns (53.376%)  route 0.163ns (46.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.652    -0.648    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X7Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  Pong/datapath/NES_counter_right/processQ_reg[5]/Q
                         net (fo=5, routed)           0.163    -0.343    Pong/datapath/NES_counter_right/processQ_reg_n_0_[5]
    SLICE_X6Y138         LUT5 (Prop_lut5_I4_O)        0.046    -0.297 r  Pong/datapath/NES_counter_right/processQ[6]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.297    Pong/datapath/NES_counter_right/p_0_in__2[6]
    SLICE_X6Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.926    -0.888    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X6Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[6]/C
                         clock pessimism              0.253    -0.635    
    SLICE_X6Y138         FDRE (Hold_fdre_C_D)         0.133    -0.502    Pong/datapath/NES_counter_right/processQ_reg[6]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.045%)  route 0.119ns (41.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.625    -0.675    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X12Y139        FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y139        FDSE (Prop_fdse_C_Q)         0.164    -0.511 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/Q
                         net (fo=6, routed)           0.119    -0.392    Pong/control_unit/NES_Controller_Right/Q[0]
    SLICE_X13Y139        FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.897    -0.917    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X13Y139        FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[1]/C
                         clock pessimism              0.255    -0.662    
    SLICE_X13Y139        FDRE (Hold_fdre_C_D)         0.055    -0.607    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[1]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.473%)  route 0.127ns (37.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.620    -0.680    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X20Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.516 r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=22, routed)          0.127    -0.388    Pong/datapath/vga/Column_Counter/Q[3]
    SLICE_X21Y134        LUT5 (Prop_lut5_I4_O)        0.048    -0.340 r  Pong/datapath/vga/Column_Counter/processQ[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    Pong/datapath/vga/Column_Counter/p_0_in[8]
    SLICE_X21Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.890    -0.924    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X21Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[8]/C
                         clock pessimism              0.257    -0.667    
    SLICE_X21Y134        FDRE (Hold_fdre_C_D)         0.107    -0.560    Pong/datapath/vga/Column_Counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.473%)  route 0.127ns (37.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.620    -0.680    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X20Y135        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.516 r  Pong/datapath/vga/Column_Counter/processQ_reg[1]/Q
                         net (fo=24, routed)          0.127    -0.388    Pong/datapath/vga/Column_Counter/column_s[1]
    SLICE_X21Y135        LUT4 (Prop_lut4_I2_O)        0.048    -0.340 r  Pong/datapath/vga/Column_Counter/processQ[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    Pong/datapath/vga/Column_Counter/p_0_in[3]
    SLICE_X21Y135        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.891    -0.923    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X21Y135        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[3]/C
                         clock pessimism              0.256    -0.667    
    SLICE_X21Y135        FDRE (Hold_fdre_C_D)         0.105    -0.562    Pong/datapath/vga/Column_Counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.093%)  route 0.139ns (45.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.617    -0.683    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X12Y121        FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.519 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/Q
                         net (fo=4, routed)           0.139    -0.380    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[6]
    SLICE_X12Y120        FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.888    -0.926    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X12Y120        FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/C
                         clock pessimism              0.258    -0.668    
    SLICE_X12Y120        FDRE (Hold_fdre_C_D)         0.063    -0.605    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.187ns (50.186%)  route 0.186ns (49.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.620    -0.680    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X21Y135        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.539 r  Pong/datapath/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=25, routed)          0.186    -0.353    Pong/datapath/vga/Column_Counter/column_s[0]
    SLICE_X20Y135        LUT2 (Prop_lut2_I1_O)        0.046    -0.307 r  Pong/datapath/vga/Column_Counter/processQ[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.307    Pong/datapath/vga/Column_Counter/p_0_in[1]
    SLICE_X20Y135        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.891    -0.923    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X20Y135        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[1]/C
                         clock pessimism              0.256    -0.667    
    SLICE_X20Y135        FDRE (Hold_fdre_C_D)         0.133    -0.534    Pong/datapath/vga/Column_Counter/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.954%)  route 0.128ns (38.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.620    -0.680    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X20Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.516 r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=22, routed)          0.128    -0.387    Pong/datapath/vga/Column_Counter/Q[3]
    SLICE_X21Y134        LUT6 (Prop_lut6_I2_O)        0.045    -0.342 r  Pong/datapath/vga/Column_Counter/processQ[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.342    Pong/datapath/vga/Column_Counter/p_0_in[9]
    SLICE_X21Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.890    -0.924    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X21Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[9]/C
                         clock pessimism              0.257    -0.667    
    SLICE_X21Y134        FDRE (Hold_fdre_C_D)         0.092    -0.575    Pong/datapath/vga/Column_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.139%)  route 0.127ns (37.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.620    -0.680    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X20Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.516 r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=22, routed)          0.127    -0.388    Pong/datapath/vga/Column_Counter/Q[3]
    SLICE_X21Y134        LUT4 (Prop_lut4_I1_O)        0.045    -0.343 r  Pong/datapath/vga/Column_Counter/processQ[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    Pong/datapath/vga/Column_Counter/p_0_in[7]
    SLICE_X21Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.890    -0.924    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X21Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[7]/C
                         clock pessimism              0.257    -0.667    
    SLICE_X21Y134        FDRE (Hold_fdre_C_D)         0.091    -0.576    Pong/datapath/vga/Column_Counter/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Pong/datapath/sw_ballMovement_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.498%)  route 0.154ns (42.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.618    -0.682    Pong/datapath/clk_out1
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.518 r  Pong/datapath/sw_ballMovement_reg_reg[1]/Q
                         net (fo=3, routed)           0.154    -0.363    Pong/datapath/sw_ballMovement[1]
    SLICE_X15Y132        LUT5 (Prop_lut5_I1_O)        0.045    -0.318 r  Pong/datapath/FSM_sequential_state_ballMovement[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]_1
    SLICE_X15Y132        FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.891    -0.923    Pong/control_unit/clk_out1
    SLICE_X15Y132        FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
                         clock pessimism              0.280    -0.643    
    SLICE_X15Y132        FDRE (Hold_fdre_C_D)         0.092    -0.551    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.532%)  route 0.148ns (41.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.652    -0.648    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X6Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  Pong/datapath/NES_counter_right/processQ_reg[6]/Q
                         net (fo=4, routed)           0.148    -0.336    Pong/datapath/NES_counter_right/processQ_reg_n_0_[6]
    SLICE_X6Y138         LUT6 (Prop_lut6_I5_O)        0.045    -0.291 r  Pong/datapath/NES_counter_right/processQ[7]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.291    Pong/datapath/NES_counter_right/p_0_in__2[7]
    SLICE_X6Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.926    -0.888    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X6Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/C
                         clock pessimism              0.240    -0.648    
    SLICE_X6Y138         FDRE (Hold_fdre_C_D)         0.121    -0.527    Pong/datapath/NES_counter_right/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X15Y132    Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X15Y132    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X15Y132    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.725      38.725     SLICE_X13Y120    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X14Y121    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X14Y121    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X14Y121    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X14Y121    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y123     Pong/datapath/NES_delay_counter_left/processQ_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y123     Pong/datapath/NES_delay_counter_left/processQ_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y123    Pong/datapath/NES_activity_Left_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X11Y126    Pong/datapath/leftPaddle_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X11Y126    Pong/datapath/leftPaddle_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X11Y126    Pong/datapath/leftPaddle_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y123     Pong/datapath/NES_delay_counter_left/processQ_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y123     Pong/datapath/NES_delay_counter_left/processQ_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y123    Pong/datapath/old_NES_Left_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X15Y132    Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X15Y132    Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X15Y132    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X15Y132    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X13Y120    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X13Y120    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y121    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y121    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y121    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y121    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y121    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.031ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 1.344ns (22.880%)  route 4.530ns (77.120%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 38.071 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.317     4.808    Pong/datapath/ballFunction_n_196
    SLICE_X11Y126        FDRE                                         r  Pong/datapath/leftPaddle_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    38.071    Pong/datapath/clk_out1
    SLICE_X11Y126        FDRE                                         r  Pong/datapath/leftPaddle_reg[0]/C
                         clock pessimism              0.554    38.624    
                         clock uncertainty           -0.148    38.476    
    SLICE_X11Y126        FDRE (Setup_fdre_C_R)       -0.637    37.839    Pong/datapath/leftPaddle_reg[0]
  -------------------------------------------------------------------
                         required time                         37.839    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                 33.031    

Slack (MET) :             33.031ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 1.344ns (22.880%)  route 4.530ns (77.120%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 38.071 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.317     4.808    Pong/datapath/ballFunction_n_196
    SLICE_X11Y126        FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    38.071    Pong/datapath/clk_out1
    SLICE_X11Y126        FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/C
                         clock pessimism              0.554    38.624    
                         clock uncertainty           -0.148    38.476    
    SLICE_X11Y126        FDSE (Setup_fdse_C_S)       -0.637    37.839    Pong/datapath/leftPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         37.839    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                 33.031    

Slack (MET) :             33.031ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 1.344ns (22.880%)  route 4.530ns (77.120%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 38.071 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.317     4.808    Pong/datapath/ballFunction_n_196
    SLICE_X11Y126        FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    38.071    Pong/datapath/clk_out1
    SLICE_X11Y126        FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/C
                         clock pessimism              0.554    38.624    
                         clock uncertainty           -0.148    38.476    
    SLICE_X11Y126        FDSE (Setup_fdse_C_S)       -0.637    37.839    Pong/datapath/leftPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         37.839    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                 33.031    

Slack (MET) :             33.081ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.148    38.477    
    SLICE_X11Y127        FDRE (Setup_fdre_C_R)       -0.637    37.840    Pong/datapath/leftPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         37.840    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.081    

Slack (MET) :             33.081ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.148    38.477    
    SLICE_X11Y127        FDSE (Setup_fdse_C_S)       -0.637    37.840    Pong/datapath/leftPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         37.840    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.081    

Slack (MET) :             33.081ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.148    38.477    
    SLICE_X11Y127        FDRE (Setup_fdre_C_R)       -0.637    37.840    Pong/datapath/leftPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         37.840    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.081    

Slack (MET) :             33.081ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.148    38.477    
    SLICE_X11Y127        FDSE (Setup_fdse_C_S)       -0.637    37.840    Pong/datapath/leftPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         37.840    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.081    

Slack (MET) :             33.081ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDSE                                         r  Pong/datapath/leftPaddle_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDSE                                         r  Pong/datapath/leftPaddle_reg[7]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.148    38.477    
    SLICE_X11Y127        FDSE (Setup_fdse_C_S)       -0.637    37.840    Pong/datapath/leftPaddle_reg[7]
  -------------------------------------------------------------------
                         required time                         37.840    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.081    

Slack (MET) :             33.081ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.148    38.477    
    SLICE_X11Y127        FDRE (Setup_fdre_C_R)       -0.637    37.840    Pong/datapath/leftPaddle_reg[8]
  -------------------------------------------------------------------
                         required time                         37.840    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.081    

Slack (MET) :             33.081ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[9]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.148    38.477    
    SLICE_X11Y127        FDRE (Setup_fdre_C_R)       -0.637    37.840    Pong/datapath/leftPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         37.840    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.187ns (53.376%)  route 0.163ns (46.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.652    -0.648    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X7Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  Pong/datapath/NES_counter_right/processQ_reg[5]/Q
                         net (fo=5, routed)           0.163    -0.343    Pong/datapath/NES_counter_right/processQ_reg_n_0_[5]
    SLICE_X6Y138         LUT5 (Prop_lut5_I4_O)        0.046    -0.297 r  Pong/datapath/NES_counter_right/processQ[6]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.297    Pong/datapath/NES_counter_right/p_0_in__2[6]
    SLICE_X6Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.926    -0.888    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X6Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[6]/C
                         clock pessimism              0.253    -0.635    
    SLICE_X6Y138         FDRE (Hold_fdre_C_D)         0.133    -0.502    Pong/datapath/NES_counter_right/processQ_reg[6]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.045%)  route 0.119ns (41.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.625    -0.675    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X12Y139        FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y139        FDSE (Prop_fdse_C_Q)         0.164    -0.511 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/Q
                         net (fo=6, routed)           0.119    -0.392    Pong/control_unit/NES_Controller_Right/Q[0]
    SLICE_X13Y139        FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.897    -0.917    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X13Y139        FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[1]/C
                         clock pessimism              0.255    -0.662    
    SLICE_X13Y139        FDRE (Hold_fdre_C_D)         0.055    -0.607    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[1]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.473%)  route 0.127ns (37.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.620    -0.680    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X20Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.516 r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=22, routed)          0.127    -0.388    Pong/datapath/vga/Column_Counter/Q[3]
    SLICE_X21Y134        LUT5 (Prop_lut5_I4_O)        0.048    -0.340 r  Pong/datapath/vga/Column_Counter/processQ[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    Pong/datapath/vga/Column_Counter/p_0_in[8]
    SLICE_X21Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.890    -0.924    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X21Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[8]/C
                         clock pessimism              0.257    -0.667    
    SLICE_X21Y134        FDRE (Hold_fdre_C_D)         0.107    -0.560    Pong/datapath/vga/Column_Counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.473%)  route 0.127ns (37.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.620    -0.680    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X20Y135        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.516 r  Pong/datapath/vga/Column_Counter/processQ_reg[1]/Q
                         net (fo=24, routed)          0.127    -0.388    Pong/datapath/vga/Column_Counter/column_s[1]
    SLICE_X21Y135        LUT4 (Prop_lut4_I2_O)        0.048    -0.340 r  Pong/datapath/vga/Column_Counter/processQ[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    Pong/datapath/vga/Column_Counter/p_0_in[3]
    SLICE_X21Y135        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.891    -0.923    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X21Y135        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[3]/C
                         clock pessimism              0.256    -0.667    
    SLICE_X21Y135        FDRE (Hold_fdre_C_D)         0.105    -0.562    Pong/datapath/vga/Column_Counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.093%)  route 0.139ns (45.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.617    -0.683    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X12Y121        FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.519 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/Q
                         net (fo=4, routed)           0.139    -0.380    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[6]
    SLICE_X12Y120        FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.888    -0.926    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X12Y120        FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/C
                         clock pessimism              0.258    -0.668    
    SLICE_X12Y120        FDRE (Hold_fdre_C_D)         0.063    -0.605    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.187ns (50.186%)  route 0.186ns (49.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.620    -0.680    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X21Y135        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.539 r  Pong/datapath/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=25, routed)          0.186    -0.353    Pong/datapath/vga/Column_Counter/column_s[0]
    SLICE_X20Y135        LUT2 (Prop_lut2_I1_O)        0.046    -0.307 r  Pong/datapath/vga/Column_Counter/processQ[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.307    Pong/datapath/vga/Column_Counter/p_0_in[1]
    SLICE_X20Y135        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.891    -0.923    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X20Y135        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[1]/C
                         clock pessimism              0.256    -0.667    
    SLICE_X20Y135        FDRE (Hold_fdre_C_D)         0.133    -0.534    Pong/datapath/vga/Column_Counter/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.954%)  route 0.128ns (38.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.620    -0.680    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X20Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.516 r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=22, routed)          0.128    -0.387    Pong/datapath/vga/Column_Counter/Q[3]
    SLICE_X21Y134        LUT6 (Prop_lut6_I2_O)        0.045    -0.342 r  Pong/datapath/vga/Column_Counter/processQ[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.342    Pong/datapath/vga/Column_Counter/p_0_in[9]
    SLICE_X21Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.890    -0.924    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X21Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[9]/C
                         clock pessimism              0.257    -0.667    
    SLICE_X21Y134        FDRE (Hold_fdre_C_D)         0.092    -0.575    Pong/datapath/vga/Column_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.139%)  route 0.127ns (37.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.620    -0.680    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X20Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.516 r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=22, routed)          0.127    -0.388    Pong/datapath/vga/Column_Counter/Q[3]
    SLICE_X21Y134        LUT4 (Prop_lut4_I1_O)        0.045    -0.343 r  Pong/datapath/vga/Column_Counter/processQ[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    Pong/datapath/vga/Column_Counter/p_0_in[7]
    SLICE_X21Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.890    -0.924    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X21Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[7]/C
                         clock pessimism              0.257    -0.667    
    SLICE_X21Y134        FDRE (Hold_fdre_C_D)         0.091    -0.576    Pong/datapath/vga/Column_Counter/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Pong/datapath/sw_ballMovement_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.498%)  route 0.154ns (42.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.618    -0.682    Pong/datapath/clk_out1
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.518 r  Pong/datapath/sw_ballMovement_reg_reg[1]/Q
                         net (fo=3, routed)           0.154    -0.363    Pong/datapath/sw_ballMovement[1]
    SLICE_X15Y132        LUT5 (Prop_lut5_I1_O)        0.045    -0.318 r  Pong/datapath/FSM_sequential_state_ballMovement[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]_1
    SLICE_X15Y132        FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.891    -0.923    Pong/control_unit/clk_out1
    SLICE_X15Y132        FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
                         clock pessimism              0.280    -0.643    
    SLICE_X15Y132        FDRE (Hold_fdre_C_D)         0.092    -0.551    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.532%)  route 0.148ns (41.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.652    -0.648    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X6Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  Pong/datapath/NES_counter_right/processQ_reg[6]/Q
                         net (fo=4, routed)           0.148    -0.336    Pong/datapath/NES_counter_right/processQ_reg_n_0_[6]
    SLICE_X6Y138         LUT6 (Prop_lut6_I5_O)        0.045    -0.291 r  Pong/datapath/NES_counter_right/processQ[7]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.291    Pong/datapath/NES_counter_right/p_0_in__2[7]
    SLICE_X6Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.926    -0.888    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X6Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/C
                         clock pessimism              0.240    -0.648    
    SLICE_X6Y138         FDRE (Hold_fdre_C_D)         0.121    -0.527    Pong/datapath/NES_counter_right/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X15Y132    Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X15Y132    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X15Y132    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.725      38.725     SLICE_X13Y120    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X14Y121    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X14Y121    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X14Y121    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X14Y121    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y123     Pong/datapath/NES_delay_counter_left/processQ_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y123     Pong/datapath/NES_delay_counter_left/processQ_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y123    Pong/datapath/NES_activity_Left_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X11Y126    Pong/datapath/leftPaddle_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X11Y126    Pong/datapath/leftPaddle_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X11Y126    Pong/datapath/leftPaddle_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y123     Pong/datapath/NES_delay_counter_left/processQ_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y123     Pong/datapath/NES_delay_counter_left/processQ_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y123    Pong/datapath/old_NES_Left_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X15Y132    Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X15Y132    Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X15Y132    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X15Y132    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X13Y120    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X13Y120    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y121    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y121    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y121    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y121    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y121    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.015ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 1.344ns (22.880%)  route 4.530ns (77.120%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 38.071 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.317     4.808    Pong/datapath/ballFunction_n_196
    SLICE_X11Y126        FDRE                                         r  Pong/datapath/leftPaddle_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    38.071    Pong/datapath/clk_out1
    SLICE_X11Y126        FDRE                                         r  Pong/datapath/leftPaddle_reg[0]/C
                         clock pessimism              0.554    38.624    
                         clock uncertainty           -0.164    38.461    
    SLICE_X11Y126        FDRE (Setup_fdre_C_R)       -0.637    37.824    Pong/datapath/leftPaddle_reg[0]
  -------------------------------------------------------------------
                         required time                         37.824    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                 33.015    

Slack (MET) :             33.015ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 1.344ns (22.880%)  route 4.530ns (77.120%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 38.071 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.317     4.808    Pong/datapath/ballFunction_n_196
    SLICE_X11Y126        FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    38.071    Pong/datapath/clk_out1
    SLICE_X11Y126        FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/C
                         clock pessimism              0.554    38.624    
                         clock uncertainty           -0.164    38.461    
    SLICE_X11Y126        FDSE (Setup_fdse_C_S)       -0.637    37.824    Pong/datapath/leftPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         37.824    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                 33.015    

Slack (MET) :             33.015ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 1.344ns (22.880%)  route 4.530ns (77.120%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 38.071 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.317     4.808    Pong/datapath/ballFunction_n_196
    SLICE_X11Y126        FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    38.071    Pong/datapath/clk_out1
    SLICE_X11Y126        FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/C
                         clock pessimism              0.554    38.624    
                         clock uncertainty           -0.164    38.461    
    SLICE_X11Y126        FDSE (Setup_fdse_C_S)       -0.637    37.824    Pong/datapath/leftPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         37.824    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                 33.015    

Slack (MET) :             33.065ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.164    38.462    
    SLICE_X11Y127        FDRE (Setup_fdre_C_R)       -0.637    37.825    Pong/datapath/leftPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         37.825    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.065    

Slack (MET) :             33.065ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.164    38.462    
    SLICE_X11Y127        FDSE (Setup_fdse_C_S)       -0.637    37.825    Pong/datapath/leftPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         37.825    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.065    

Slack (MET) :             33.065ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.164    38.462    
    SLICE_X11Y127        FDRE (Setup_fdre_C_R)       -0.637    37.825    Pong/datapath/leftPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         37.825    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.065    

Slack (MET) :             33.065ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.164    38.462    
    SLICE_X11Y127        FDSE (Setup_fdse_C_S)       -0.637    37.825    Pong/datapath/leftPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         37.825    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.065    

Slack (MET) :             33.065ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDSE                                         r  Pong/datapath/leftPaddle_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDSE                                         r  Pong/datapath/leftPaddle_reg[7]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.164    38.462    
    SLICE_X11Y127        FDSE (Setup_fdse_C_S)       -0.637    37.825    Pong/datapath/leftPaddle_reg[7]
  -------------------------------------------------------------------
                         required time                         37.825    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.065    

Slack (MET) :             33.065ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.164    38.462    
    SLICE_X11Y127        FDRE (Setup_fdre_C_R)       -0.637    37.825    Pong/datapath/leftPaddle_reg[8]
  -------------------------------------------------------------------
                         required time                         37.825    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.065    

Slack (MET) :             33.065ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[9]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.164    38.462    
    SLICE_X11Y127        FDRE (Setup_fdre_C_R)       -0.637    37.825    Pong/datapath/leftPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         37.825    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.187ns (53.376%)  route 0.163ns (46.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.652    -0.648    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X7Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  Pong/datapath/NES_counter_right/processQ_reg[5]/Q
                         net (fo=5, routed)           0.163    -0.343    Pong/datapath/NES_counter_right/processQ_reg_n_0_[5]
    SLICE_X6Y138         LUT5 (Prop_lut5_I4_O)        0.046    -0.297 r  Pong/datapath/NES_counter_right/processQ[6]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.297    Pong/datapath/NES_counter_right/p_0_in__2[6]
    SLICE_X6Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.926    -0.888    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X6Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[6]/C
                         clock pessimism              0.253    -0.635    
                         clock uncertainty            0.164    -0.471    
    SLICE_X6Y138         FDRE (Hold_fdre_C_D)         0.133    -0.338    Pong/datapath/NES_counter_right/processQ_reg[6]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.045%)  route 0.119ns (41.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.625    -0.675    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X12Y139        FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y139        FDSE (Prop_fdse_C_Q)         0.164    -0.511 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/Q
                         net (fo=6, routed)           0.119    -0.392    Pong/control_unit/NES_Controller_Right/Q[0]
    SLICE_X13Y139        FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.897    -0.917    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X13Y139        FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[1]/C
                         clock pessimism              0.255    -0.662    
                         clock uncertainty            0.164    -0.498    
    SLICE_X13Y139        FDRE (Hold_fdre_C_D)         0.055    -0.443    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.473%)  route 0.127ns (37.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.620    -0.680    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X20Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.516 r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=22, routed)          0.127    -0.388    Pong/datapath/vga/Column_Counter/Q[3]
    SLICE_X21Y134        LUT5 (Prop_lut5_I4_O)        0.048    -0.340 r  Pong/datapath/vga/Column_Counter/processQ[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    Pong/datapath/vga/Column_Counter/p_0_in[8]
    SLICE_X21Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.890    -0.924    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X21Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[8]/C
                         clock pessimism              0.257    -0.667    
                         clock uncertainty            0.164    -0.503    
    SLICE_X21Y134        FDRE (Hold_fdre_C_D)         0.107    -0.396    Pong/datapath/vga/Column_Counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.473%)  route 0.127ns (37.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.620    -0.680    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X20Y135        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.516 r  Pong/datapath/vga/Column_Counter/processQ_reg[1]/Q
                         net (fo=24, routed)          0.127    -0.388    Pong/datapath/vga/Column_Counter/column_s[1]
    SLICE_X21Y135        LUT4 (Prop_lut4_I2_O)        0.048    -0.340 r  Pong/datapath/vga/Column_Counter/processQ[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    Pong/datapath/vga/Column_Counter/p_0_in[3]
    SLICE_X21Y135        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.891    -0.923    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X21Y135        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[3]/C
                         clock pessimism              0.256    -0.667    
                         clock uncertainty            0.164    -0.503    
    SLICE_X21Y135        FDRE (Hold_fdre_C_D)         0.105    -0.398    Pong/datapath/vga/Column_Counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.093%)  route 0.139ns (45.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.617    -0.683    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X12Y121        FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.519 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/Q
                         net (fo=4, routed)           0.139    -0.380    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[6]
    SLICE_X12Y120        FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.888    -0.926    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X12Y120        FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/C
                         clock pessimism              0.258    -0.668    
                         clock uncertainty            0.164    -0.504    
    SLICE_X12Y120        FDRE (Hold_fdre_C_D)         0.063    -0.441    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.187ns (50.186%)  route 0.186ns (49.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.620    -0.680    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X21Y135        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.539 r  Pong/datapath/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=25, routed)          0.186    -0.353    Pong/datapath/vga/Column_Counter/column_s[0]
    SLICE_X20Y135        LUT2 (Prop_lut2_I1_O)        0.046    -0.307 r  Pong/datapath/vga/Column_Counter/processQ[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.307    Pong/datapath/vga/Column_Counter/p_0_in[1]
    SLICE_X20Y135        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.891    -0.923    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X20Y135        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[1]/C
                         clock pessimism              0.256    -0.667    
                         clock uncertainty            0.164    -0.503    
    SLICE_X20Y135        FDRE (Hold_fdre_C_D)         0.133    -0.370    Pong/datapath/vga/Column_Counter/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.954%)  route 0.128ns (38.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.620    -0.680    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X20Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.516 r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=22, routed)          0.128    -0.387    Pong/datapath/vga/Column_Counter/Q[3]
    SLICE_X21Y134        LUT6 (Prop_lut6_I2_O)        0.045    -0.342 r  Pong/datapath/vga/Column_Counter/processQ[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.342    Pong/datapath/vga/Column_Counter/p_0_in[9]
    SLICE_X21Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.890    -0.924    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X21Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[9]/C
                         clock pessimism              0.257    -0.667    
                         clock uncertainty            0.164    -0.503    
    SLICE_X21Y134        FDRE (Hold_fdre_C_D)         0.092    -0.411    Pong/datapath/vga/Column_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.139%)  route 0.127ns (37.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.620    -0.680    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X20Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.516 r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=22, routed)          0.127    -0.388    Pong/datapath/vga/Column_Counter/Q[3]
    SLICE_X21Y134        LUT4 (Prop_lut4_I1_O)        0.045    -0.343 r  Pong/datapath/vga/Column_Counter/processQ[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    Pong/datapath/vga/Column_Counter/p_0_in[7]
    SLICE_X21Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.890    -0.924    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X21Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[7]/C
                         clock pessimism              0.257    -0.667    
                         clock uncertainty            0.164    -0.503    
    SLICE_X21Y134        FDRE (Hold_fdre_C_D)         0.091    -0.412    Pong/datapath/vga/Column_Counter/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Pong/datapath/sw_ballMovement_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.498%)  route 0.154ns (42.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.618    -0.682    Pong/datapath/clk_out1
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.518 r  Pong/datapath/sw_ballMovement_reg_reg[1]/Q
                         net (fo=3, routed)           0.154    -0.363    Pong/datapath/sw_ballMovement[1]
    SLICE_X15Y132        LUT5 (Prop_lut5_I1_O)        0.045    -0.318 r  Pong/datapath/FSM_sequential_state_ballMovement[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]_1
    SLICE_X15Y132        FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.891    -0.923    Pong/control_unit/clk_out1
    SLICE_X15Y132        FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
                         clock pessimism              0.280    -0.643    
                         clock uncertainty            0.164    -0.479    
    SLICE_X15Y132        FDRE (Hold_fdre_C_D)         0.092    -0.387    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.532%)  route 0.148ns (41.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.652    -0.648    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X6Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  Pong/datapath/NES_counter_right/processQ_reg[6]/Q
                         net (fo=4, routed)           0.148    -0.336    Pong/datapath/NES_counter_right/processQ_reg_n_0_[6]
    SLICE_X6Y138         LUT6 (Prop_lut6_I5_O)        0.045    -0.291 r  Pong/datapath/NES_counter_right/processQ[7]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.291    Pong/datapath/NES_counter_right/p_0_in__2[7]
    SLICE_X6Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.926    -0.888    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X6Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/C
                         clock pessimism              0.240    -0.648    
                         clock uncertainty            0.164    -0.484    
    SLICE_X6Y138         FDRE (Hold_fdre_C_D)         0.121    -0.363    Pong/datapath/NES_counter_right/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.072    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.015ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 1.344ns (22.880%)  route 4.530ns (77.120%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 38.071 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.317     4.808    Pong/datapath/ballFunction_n_196
    SLICE_X11Y126        FDRE                                         r  Pong/datapath/leftPaddle_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    38.071    Pong/datapath/clk_out1
    SLICE_X11Y126        FDRE                                         r  Pong/datapath/leftPaddle_reg[0]/C
                         clock pessimism              0.554    38.624    
                         clock uncertainty           -0.164    38.461    
    SLICE_X11Y126        FDRE (Setup_fdre_C_R)       -0.637    37.824    Pong/datapath/leftPaddle_reg[0]
  -------------------------------------------------------------------
                         required time                         37.824    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                 33.015    

Slack (MET) :             33.015ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 1.344ns (22.880%)  route 4.530ns (77.120%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 38.071 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.317     4.808    Pong/datapath/ballFunction_n_196
    SLICE_X11Y126        FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    38.071    Pong/datapath/clk_out1
    SLICE_X11Y126        FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/C
                         clock pessimism              0.554    38.624    
                         clock uncertainty           -0.164    38.461    
    SLICE_X11Y126        FDSE (Setup_fdse_C_S)       -0.637    37.824    Pong/datapath/leftPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         37.824    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                 33.015    

Slack (MET) :             33.015ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 1.344ns (22.880%)  route 4.530ns (77.120%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 38.071 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.317     4.808    Pong/datapath/ballFunction_n_196
    SLICE_X11Y126        FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    38.071    Pong/datapath/clk_out1
    SLICE_X11Y126        FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/C
                         clock pessimism              0.554    38.624    
                         clock uncertainty           -0.164    38.461    
    SLICE_X11Y126        FDSE (Setup_fdse_C_S)       -0.637    37.824    Pong/datapath/leftPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         37.824    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                 33.015    

Slack (MET) :             33.065ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.164    38.462    
    SLICE_X11Y127        FDRE (Setup_fdre_C_R)       -0.637    37.825    Pong/datapath/leftPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         37.825    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.065    

Slack (MET) :             33.065ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.164    38.462    
    SLICE_X11Y127        FDSE (Setup_fdse_C_S)       -0.637    37.825    Pong/datapath/leftPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         37.825    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.065    

Slack (MET) :             33.065ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.164    38.462    
    SLICE_X11Y127        FDRE (Setup_fdre_C_R)       -0.637    37.825    Pong/datapath/leftPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         37.825    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.065    

Slack (MET) :             33.065ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.164    38.462    
    SLICE_X11Y127        FDSE (Setup_fdse_C_S)       -0.637    37.825    Pong/datapath/leftPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         37.825    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.065    

Slack (MET) :             33.065ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDSE                                         r  Pong/datapath/leftPaddle_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDSE                                         r  Pong/datapath/leftPaddle_reg[7]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.164    38.462    
    SLICE_X11Y127        FDSE (Setup_fdse_C_S)       -0.637    37.825    Pong/datapath/leftPaddle_reg[7]
  -------------------------------------------------------------------
                         required time                         37.825    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.065    

Slack (MET) :             33.065ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.164    38.462    
    SLICE_X11Y127        FDRE (Setup_fdre_C_R)       -0.637    37.825    Pong/datapath/leftPaddle_reg[8]
  -------------------------------------------------------------------
                         required time                         37.825    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.065    

Slack (MET) :             33.065ns  (required time - arrival time)
  Source:                 Pong/datapath/scoreLeftProc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.344ns (23.072%)  route 4.481ns (76.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X21Y127        FDRE                                         r  Pong/datapath/scoreLeftProc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.419    -0.647 f  Pong/datapath/scoreLeftProc_reg[1]/Q
                         net (fo=12, routed)          1.068     0.421    Pong/datapath/scoreLeft[1]
    SLICE_X22Y126        LUT4 (Prop_lut4_I1_O)        0.321     0.742 f  Pong/datapath/scoreRightProc[3]_i_7/O
                         net (fo=1, routed)           0.619     1.361    Pong/datapath/ballFunction/scoreRightProc_reg[3]
    SLICE_X20Y127        LUT6 (Prop_lut6_I2_O)        0.328     1.689 r  Pong/datapath/ballFunction/scoreRightProc[3]_i_4/O
                         net (fo=2, routed)           0.415     2.104    Pong/datapath/ballFunction/scoreRightProc[3]_i_4_n_0
    SLICE_X20Y128        LUT3 (Prop_lut3_I2_O)        0.124     2.228 r  Pong/datapath/ballFunction/leftPaddle[9]_i_4/O
                         net (fo=3, routed)           1.112     3.340    Pong/datapath/ballFunction/leftPaddle[9]_i_4_n_0
    SLICE_X15Y131        LUT2 (Prop_lut2_I0_O)        0.152     3.492 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=20, routed)          1.268     4.759    Pong/datapath/ballFunction_n_196
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X11Y127        FDRE                                         r  Pong/datapath/leftPaddle_reg[9]/C
                         clock pessimism              0.554    38.625    
                         clock uncertainty           -0.164    38.462    
    SLICE_X11Y127        FDRE (Setup_fdre_C_R)       -0.637    37.825    Pong/datapath/leftPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         37.825    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 33.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.187ns (53.376%)  route 0.163ns (46.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.652    -0.648    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X7Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  Pong/datapath/NES_counter_right/processQ_reg[5]/Q
                         net (fo=5, routed)           0.163    -0.343    Pong/datapath/NES_counter_right/processQ_reg_n_0_[5]
    SLICE_X6Y138         LUT5 (Prop_lut5_I4_O)        0.046    -0.297 r  Pong/datapath/NES_counter_right/processQ[6]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.297    Pong/datapath/NES_counter_right/p_0_in__2[6]
    SLICE_X6Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.926    -0.888    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X6Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[6]/C
                         clock pessimism              0.253    -0.635    
                         clock uncertainty            0.164    -0.471    
    SLICE_X6Y138         FDRE (Hold_fdre_C_D)         0.133    -0.338    Pong/datapath/NES_counter_right/processQ_reg[6]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.045%)  route 0.119ns (41.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.625    -0.675    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X12Y139        FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y139        FDSE (Prop_fdse_C_Q)         0.164    -0.511 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/Q
                         net (fo=6, routed)           0.119    -0.392    Pong/control_unit/NES_Controller_Right/Q[0]
    SLICE_X13Y139        FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.897    -0.917    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X13Y139        FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[1]/C
                         clock pessimism              0.255    -0.662    
                         clock uncertainty            0.164    -0.498    
    SLICE_X13Y139        FDRE (Hold_fdre_C_D)         0.055    -0.443    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.473%)  route 0.127ns (37.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.620    -0.680    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X20Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.516 r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=22, routed)          0.127    -0.388    Pong/datapath/vga/Column_Counter/Q[3]
    SLICE_X21Y134        LUT5 (Prop_lut5_I4_O)        0.048    -0.340 r  Pong/datapath/vga/Column_Counter/processQ[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    Pong/datapath/vga/Column_Counter/p_0_in[8]
    SLICE_X21Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.890    -0.924    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X21Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[8]/C
                         clock pessimism              0.257    -0.667    
                         clock uncertainty            0.164    -0.503    
    SLICE_X21Y134        FDRE (Hold_fdre_C_D)         0.107    -0.396    Pong/datapath/vga/Column_Counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.473%)  route 0.127ns (37.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.620    -0.680    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X20Y135        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.516 r  Pong/datapath/vga/Column_Counter/processQ_reg[1]/Q
                         net (fo=24, routed)          0.127    -0.388    Pong/datapath/vga/Column_Counter/column_s[1]
    SLICE_X21Y135        LUT4 (Prop_lut4_I2_O)        0.048    -0.340 r  Pong/datapath/vga/Column_Counter/processQ[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    Pong/datapath/vga/Column_Counter/p_0_in[3]
    SLICE_X21Y135        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.891    -0.923    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X21Y135        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[3]/C
                         clock pessimism              0.256    -0.667    
                         clock uncertainty            0.164    -0.503    
    SLICE_X21Y135        FDRE (Hold_fdre_C_D)         0.105    -0.398    Pong/datapath/vga/Column_Counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.093%)  route 0.139ns (45.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.617    -0.683    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X12Y121        FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.519 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/Q
                         net (fo=4, routed)           0.139    -0.380    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[6]
    SLICE_X12Y120        FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.888    -0.926    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X12Y120        FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/C
                         clock pessimism              0.258    -0.668    
                         clock uncertainty            0.164    -0.504    
    SLICE_X12Y120        FDRE (Hold_fdre_C_D)         0.063    -0.441    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.187ns (50.186%)  route 0.186ns (49.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.620    -0.680    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X21Y135        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.539 r  Pong/datapath/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=25, routed)          0.186    -0.353    Pong/datapath/vga/Column_Counter/column_s[0]
    SLICE_X20Y135        LUT2 (Prop_lut2_I1_O)        0.046    -0.307 r  Pong/datapath/vga/Column_Counter/processQ[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.307    Pong/datapath/vga/Column_Counter/p_0_in[1]
    SLICE_X20Y135        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.891    -0.923    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X20Y135        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[1]/C
                         clock pessimism              0.256    -0.667    
                         clock uncertainty            0.164    -0.503    
    SLICE_X20Y135        FDRE (Hold_fdre_C_D)         0.133    -0.370    Pong/datapath/vga/Column_Counter/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.954%)  route 0.128ns (38.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.620    -0.680    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X20Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.516 r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=22, routed)          0.128    -0.387    Pong/datapath/vga/Column_Counter/Q[3]
    SLICE_X21Y134        LUT6 (Prop_lut6_I2_O)        0.045    -0.342 r  Pong/datapath/vga/Column_Counter/processQ[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.342    Pong/datapath/vga/Column_Counter/p_0_in[9]
    SLICE_X21Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.890    -0.924    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X21Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[9]/C
                         clock pessimism              0.257    -0.667    
                         clock uncertainty            0.164    -0.503    
    SLICE_X21Y134        FDRE (Hold_fdre_C_D)         0.092    -0.411    Pong/datapath/vga/Column_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.139%)  route 0.127ns (37.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.620    -0.680    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X20Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.516 r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=22, routed)          0.127    -0.388    Pong/datapath/vga/Column_Counter/Q[3]
    SLICE_X21Y134        LUT4 (Prop_lut4_I1_O)        0.045    -0.343 r  Pong/datapath/vga/Column_Counter/processQ[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    Pong/datapath/vga/Column_Counter/p_0_in[7]
    SLICE_X21Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.890    -0.924    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X21Y134        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[7]/C
                         clock pessimism              0.257    -0.667    
                         clock uncertainty            0.164    -0.503    
    SLICE_X21Y134        FDRE (Hold_fdre_C_D)         0.091    -0.412    Pong/datapath/vga/Column_Counter/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Pong/datapath/sw_ballMovement_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.498%)  route 0.154ns (42.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.618    -0.682    Pong/datapath/clk_out1
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.518 r  Pong/datapath/sw_ballMovement_reg_reg[1]/Q
                         net (fo=3, routed)           0.154    -0.363    Pong/datapath/sw_ballMovement[1]
    SLICE_X15Y132        LUT5 (Prop_lut5_I1_O)        0.045    -0.318 r  Pong/datapath/FSM_sequential_state_ballMovement[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]_1
    SLICE_X15Y132        FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.891    -0.923    Pong/control_unit/clk_out1
    SLICE_X15Y132        FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
                         clock pessimism              0.280    -0.643    
                         clock uncertainty            0.164    -0.479    
    SLICE_X15Y132        FDRE (Hold_fdre_C_D)         0.092    -0.387    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.532%)  route 0.148ns (41.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.652    -0.648    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X6Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  Pong/datapath/NES_counter_right/processQ_reg[6]/Q
                         net (fo=4, routed)           0.148    -0.336    Pong/datapath/NES_counter_right/processQ_reg_n_0_[6]
    SLICE_X6Y138         LUT6 (Prop_lut6_I5_O)        0.045    -0.291 r  Pong/datapath/NES_counter_right/processQ[7]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.291    Pong/datapath/NES_counter_right/p_0_in__2[7]
    SLICE_X6Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.926    -0.888    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X6Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/C
                         clock pessimism              0.240    -0.648    
                         clock uncertainty            0.164    -0.484    
    SLICE_X6Y138         FDRE (Hold_fdre_C_D)         0.121    -0.363    Pong/datapath/NES_counter_right/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.072    





