{
  "Top": "top_kernel",
  "RtlTop": "top_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<24, 10, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "A_address0",
          "name": "A_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_ce0",
          "name": "A_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_q0",
          "name": "A_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "C": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<24, 10, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "C_address0",
          "name": "C_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_ce0",
          "name": "C_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_we0",
          "name": "C_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_d0",
          "name": "C_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_unroll -tripcount_threshold=0",
      "config_compile -pipeline_loops=0",
      "config_compile -complex-mul-dsp=0",
      "config_export -flow=impl",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "78659",
    "Latency": "78658"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_kernel",
    "Version": "1.0",
    "DisplayName": "Top_kernel",
    "Revision": "2114448964",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top.cpp"],
    "TestBench": ["..\/..\/host.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_kernel_mul_24s_17s_41_1_1.vhd",
      "impl\/vhdl\/top_kernel_sdiv_38ns_24s_38_42_1.vhd",
      "impl\/vhdl\/top_kernel_sdiv_38ns_24s_38_42_seq_1.vhd",
      "impl\/vhdl\/top_kernel_tmp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_16_2.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_26_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_38_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_48_6.vhd",
      "impl\/vhdl\/top_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_kernel_mul_24s_17s_41_1_1.v",
      "impl\/verilog\/top_kernel_power.xpe",
      "impl\/verilog\/top_kernel_sdiv_38ns_24s_38_42_1.v",
      "impl\/verilog\/top_kernel_sdiv_38ns_24s_38_42_seq_1.v",
      "impl\/verilog\/top_kernel_tmp_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_tmp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_16_2.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_26_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_38_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_48_6.v",
      "impl\/verilog\/top_kernel.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "A_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"A_address0": "DATA"},
      "ports": ["A_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_q0": "DATA"},
      "ports": ["A_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "C_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"C_address0": "DATA"},
      "ports": ["C_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_d0": "DATA"},
      "ports": ["C_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A_address0": {
      "dir": "out",
      "width": "14"
    },
    "A_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_q0": {
      "dir": "in",
      "width": "24"
    },
    "C_address0": {
      "dir": "out",
      "width": "14"
    },
    "C_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_d0": {
      "dir": "out",
      "width": "24"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_kernel",
      "BindInstances": "icmp_ln11_fu_156_p2 add_ln11_fu_162_p2 add_ln22_fu_198_p2 xor_ln22_fu_224_p2 and_ln22_fu_230_p2 xor_ln22_1_fu_236_p2 select_ln22_fu_242_p3 denom_1_fu_250_p3 icmp_ln33_fu_262_p2 add_ln33_fu_268_p2 sub_ln44_fu_303_p2 sub_ln44_1_fu_323_p2 scale_fu_343_p3 tmp_U",
      "Instances": [
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_16_2",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_16_2_fu_112",
          "BindInstances": "icmp_ln16_fu_103_p2 add_ln16_fu_109_p2 add_ln18_2_fu_119_p2 add_ln18_fu_146_p2 add_ln18_1_fu_152_p2 xor_ln18_fu_174_p2 and_ln18_fu_180_p2 xor_ln18_1_fu_186_p2 select_ln18_fu_192_p3 select_ln18_1_fu_200_p3"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_26_3",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_26_3_fu_120",
          "BindInstances": "icmp_ln26_fu_118_p2 add_ln26_fu_124_p2 add_ln28_fu_134_p2 sdiv_38ns_24s_38_42_1_U4 icmp_ln28_fu_193_p2 icmp_ln28_1_fu_199_p2 or_ln28_fu_205_p2 xor_ln28_fu_211_p2 and_ln28_fu_217_p2 xor_ln28_1_fu_223_p2 or_ln28_1_fu_229_p2 and_ln28_1_fu_235_p2 select_ln28_fu_241_p3 or_ln28_2_fu_249_p2 select_ln28_1_fu_255_p3"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_38_5",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_38_5_fu_130",
          "BindInstances": "icmp_ln38_fu_99_p2 add_ln38_fu_105_p2 add_ln40_fu_144_p2 add_ln40_1_fu_150_p2 xor_ln40_fu_172_p2 and_ln40_fu_178_p2 xor_ln40_1_fu_184_p2 select_ln40_fu_190_p3 select_ln40_1_fu_198_p3"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_48_6",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_48_6_fu_138",
          "BindInstances": "icmp_ln48_fu_136_p2 add_ln48_fu_142_p2 mul_24s_17s_41_1_1_U13 add_ln50_fu_221_p2 xor_ln50_fu_235_p2 and_ln50_fu_241_p2 icmp_ln50_fu_265_p2 icmp_ln50_1_fu_281_p2 icmp_ln50_2_fu_287_p2 select_ln50_fu_293_p3 xor_ln50_1_fu_301_p2 and_ln50_1_fu_307_p2 select_ln50_1_fu_313_p3 and_ln50_2_fu_321_p2 xor_ln50_2_fu_327_p2 or_ln50_fu_333_p2 xor_ln50_3_fu_339_p2 and_ln50_3_fu_345_p2 and_ln50_4_fu_351_p2 or_ln50_2_fu_357_p2 xor_ln50_4_fu_363_p2 and_ln50_5_fu_369_p2 select_ln50_2_fu_375_p3 or_ln50_1_fu_383_p2 select_ln50_3_fu_389_p3"
        }
      ]
    },
    "Info": {
      "top_kernel_Pipeline_VITIS_LOOP_16_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_26_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_38_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_48_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "top_kernel_Pipeline_VITIS_LOOP_16_2": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.385"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_16_2",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "214",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_26_3": {
        "Latency": {
          "LatencyBest": "107",
          "LatencyAvg": "107",
          "LatencyWorst": "107",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.823"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_26_3",
            "TripCount": "64",
            "Latency": "105",
            "PipelineII": "1",
            "PipelineDepth": "43"
          }],
        "Area": {
          "FF": "3397",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "2658",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_38_5": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "257",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.385"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_38_5",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "36",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "197",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_48_6": {
        "Latency": {
          "LatencyBest": "259",
          "LatencyAvg": "259",
          "LatencyWorst": "259",
          "PipelineII": "257",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_48_6",
            "TripCount": "256",
            "Latency": "257",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "107",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "250",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel": {
        "Latency": {
          "LatencyBest": "78658",
          "LatencyAvg": "78658",
          "LatencyWorst": "78658",
          "PipelineII": "78659",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_11_1",
            "TripCount": "256",
            "Latency": "45312",
            "PipelineII": "",
            "PipelineDepth": "177"
          },
          {
            "Name": "VITIS_LOOP_33_4",
            "TripCount": "64",
            "Latency": "33344",
            "PipelineII": "",
            "PipelineDepth": "521"
          }
        ],
        "Area": {
          "BRAM_18K": "22",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "5",
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "3658",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "3702",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-01-23 18:04:21 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1.1"
  }
}
