#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_CLR_REG1` reader"]
pub type R = crate::R<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec>;
#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_CLR_REG1` writer"]
pub type W = crate::W<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec>;
#[doc = "Field `ENABLE_32_CLR` reader - 0:0\\]
Enable clear for intr_in\\[32\\]"]
pub type Enable32ClrR = crate::BitReader;
#[doc = "Field `ENABLE_32_CLR` writer - 0:0\\]
Enable clear for intr_in\\[32\\]"]
pub type Enable32ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_33_CLR` reader - 1:1\\]
Enable clear for intr_in\\[33\\]"]
pub type Enable33ClrR = crate::BitReader;
#[doc = "Field `ENABLE_33_CLR` writer - 1:1\\]
Enable clear for intr_in\\[33\\]"]
pub type Enable33ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_34_CLR` reader - 2:2\\]
Enable clear for intr_in\\[34\\]"]
pub type Enable34ClrR = crate::BitReader;
#[doc = "Field `ENABLE_34_CLR` writer - 2:2\\]
Enable clear for intr_in\\[34\\]"]
pub type Enable34ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_35_CLR` reader - 3:3\\]
Enable clear for intr_in\\[35\\]"]
pub type Enable35ClrR = crate::BitReader;
#[doc = "Field `ENABLE_35_CLR` writer - 3:3\\]
Enable clear for intr_in\\[35\\]"]
pub type Enable35ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_36_CLR` reader - 4:4\\]
Enable clear for intr_in\\[36\\]"]
pub type Enable36ClrR = crate::BitReader;
#[doc = "Field `ENABLE_36_CLR` writer - 4:4\\]
Enable clear for intr_in\\[36\\]"]
pub type Enable36ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_37_CLR` reader - 5:5\\]
Enable clear for intr_in\\[37\\]"]
pub type Enable37ClrR = crate::BitReader;
#[doc = "Field `ENABLE_37_CLR` writer - 5:5\\]
Enable clear for intr_in\\[37\\]"]
pub type Enable37ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_38_CLR` reader - 6:6\\]
Enable clear for intr_in\\[38\\]"]
pub type Enable38ClrR = crate::BitReader;
#[doc = "Field `ENABLE_38_CLR` writer - 6:6\\]
Enable clear for intr_in\\[38\\]"]
pub type Enable38ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_39_CLR` reader - 7:7\\]
Enable clear for intr_in\\[39\\]"]
pub type Enable39ClrR = crate::BitReader;
#[doc = "Field `ENABLE_39_CLR` writer - 7:7\\]
Enable clear for intr_in\\[39\\]"]
pub type Enable39ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_40_CLR` reader - 8:8\\]
Enable clear for intr_in\\[40\\]"]
pub type Enable40ClrR = crate::BitReader;
#[doc = "Field `ENABLE_40_CLR` writer - 8:8\\]
Enable clear for intr_in\\[40\\]"]
pub type Enable40ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_41_CLR` reader - 9:9\\]
Enable clear for intr_in\\[41\\]"]
pub type Enable41ClrR = crate::BitReader;
#[doc = "Field `ENABLE_41_CLR` writer - 9:9\\]
Enable clear for intr_in\\[41\\]"]
pub type Enable41ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_42_CLR` reader - 10:10\\]
Enable clear for intr_in\\[42\\]"]
pub type Enable42ClrR = crate::BitReader;
#[doc = "Field `ENABLE_42_CLR` writer - 10:10\\]
Enable clear for intr_in\\[42\\]"]
pub type Enable42ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_43_CLR` reader - 11:11\\]
Enable clear for intr_in\\[43\\]"]
pub type Enable43ClrR = crate::BitReader;
#[doc = "Field `ENABLE_43_CLR` writer - 11:11\\]
Enable clear for intr_in\\[43\\]"]
pub type Enable43ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_44_CLR` reader - 12:12\\]
Enable clear for intr_in\\[44\\]"]
pub type Enable44ClrR = crate::BitReader;
#[doc = "Field `ENABLE_44_CLR` writer - 12:12\\]
Enable clear for intr_in\\[44\\]"]
pub type Enable44ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_45_CLR` reader - 13:13\\]
Enable clear for intr_in\\[45\\]"]
pub type Enable45ClrR = crate::BitReader;
#[doc = "Field `ENABLE_45_CLR` writer - 13:13\\]
Enable clear for intr_in\\[45\\]"]
pub type Enable45ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_46_CLR` reader - 14:14\\]
Enable clear for intr_in\\[46\\]"]
pub type Enable46ClrR = crate::BitReader;
#[doc = "Field `ENABLE_46_CLR` writer - 14:14\\]
Enable clear for intr_in\\[46\\]"]
pub type Enable46ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_47_CLR` reader - 15:15\\]
Enable clear for intr_in\\[47\\]"]
pub type Enable47ClrR = crate::BitReader;
#[doc = "Field `ENABLE_47_CLR` writer - 15:15\\]
Enable clear for intr_in\\[47\\]"]
pub type Enable47ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_48_CLR` reader - 16:16\\]
Enable clear for intr_in\\[48\\]"]
pub type Enable48ClrR = crate::BitReader;
#[doc = "Field `ENABLE_48_CLR` writer - 16:16\\]
Enable clear for intr_in\\[48\\]"]
pub type Enable48ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_49_CLR` reader - 17:17\\]
Enable clear for intr_in\\[49\\]"]
pub type Enable49ClrR = crate::BitReader;
#[doc = "Field `ENABLE_49_CLR` writer - 17:17\\]
Enable clear for intr_in\\[49\\]"]
pub type Enable49ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_50_CLR` reader - 18:18\\]
Enable clear for intr_in\\[50\\]"]
pub type Enable50ClrR = crate::BitReader;
#[doc = "Field `ENABLE_50_CLR` writer - 18:18\\]
Enable clear for intr_in\\[50\\]"]
pub type Enable50ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_51_CLR` reader - 19:19\\]
Enable clear for intr_in\\[51\\]"]
pub type Enable51ClrR = crate::BitReader;
#[doc = "Field `ENABLE_51_CLR` writer - 19:19\\]
Enable clear for intr_in\\[51\\]"]
pub type Enable51ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_52_CLR` reader - 20:20\\]
Enable clear for intr_in\\[52\\]"]
pub type Enable52ClrR = crate::BitReader;
#[doc = "Field `ENABLE_52_CLR` writer - 20:20\\]
Enable clear for intr_in\\[52\\]"]
pub type Enable52ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_53_CLR` reader - 21:21\\]
Enable clear for intr_in\\[53\\]"]
pub type Enable53ClrR = crate::BitReader;
#[doc = "Field `ENABLE_53_CLR` writer - 21:21\\]
Enable clear for intr_in\\[53\\]"]
pub type Enable53ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_54_CLR` reader - 22:22\\]
Enable clear for intr_in\\[54\\]"]
pub type Enable54ClrR = crate::BitReader;
#[doc = "Field `ENABLE_54_CLR` writer - 22:22\\]
Enable clear for intr_in\\[54\\]"]
pub type Enable54ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_55_CLR` reader - 23:23\\]
Enable clear for intr_in\\[55\\]"]
pub type Enable55ClrR = crate::BitReader;
#[doc = "Field `ENABLE_55_CLR` writer - 23:23\\]
Enable clear for intr_in\\[55\\]"]
pub type Enable55ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_56_CLR` reader - 24:24\\]
Enable clear for intr_in\\[56\\]"]
pub type Enable56ClrR = crate::BitReader;
#[doc = "Field `ENABLE_56_CLR` writer - 24:24\\]
Enable clear for intr_in\\[56\\]"]
pub type Enable56ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_57_CLR` reader - 25:25\\]
Enable clear for intr_in\\[57\\]"]
pub type Enable57ClrR = crate::BitReader;
#[doc = "Field `ENABLE_57_CLR` writer - 25:25\\]
Enable clear for intr_in\\[57\\]"]
pub type Enable57ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_58_CLR` reader - 26:26\\]
Enable clear for intr_in\\[58\\]"]
pub type Enable58ClrR = crate::BitReader;
#[doc = "Field `ENABLE_58_CLR` writer - 26:26\\]
Enable clear for intr_in\\[58\\]"]
pub type Enable58ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_59_CLR` reader - 27:27\\]
Enable clear for intr_in\\[59\\]"]
pub type Enable59ClrR = crate::BitReader;
#[doc = "Field `ENABLE_59_CLR` writer - 27:27\\]
Enable clear for intr_in\\[59\\]"]
pub type Enable59ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_60_CLR` reader - 28:28\\]
Enable clear for intr_in\\[60\\]"]
pub type Enable60ClrR = crate::BitReader;
#[doc = "Field `ENABLE_60_CLR` writer - 28:28\\]
Enable clear for intr_in\\[60\\]"]
pub type Enable60ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_61_CLR` reader - 29:29\\]
Enable clear for intr_in\\[61\\]"]
pub type Enable61ClrR = crate::BitReader;
#[doc = "Field `ENABLE_61_CLR` writer - 29:29\\]
Enable clear for intr_in\\[61\\]"]
pub type Enable61ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_62_CLR` reader - 30:30\\]
Enable clear for intr_in\\[62\\]"]
pub type Enable62ClrR = crate::BitReader;
#[doc = "Field `ENABLE_62_CLR` writer - 30:30\\]
Enable clear for intr_in\\[62\\]"]
pub type Enable62ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_63_CLR` reader - 31:31\\]
Enable clear for intr_in\\[63\\]"]
pub type Enable63ClrR = crate::BitReader;
#[doc = "Field `ENABLE_63_CLR` writer - 31:31\\]
Enable clear for intr_in\\[63\\]"]
pub type Enable63ClrW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Enable clear for intr_in\\[32\\]"]
    #[inline(always)]
    pub fn enable_32_clr(&self) -> Enable32ClrR {
        Enable32ClrR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enable clear for intr_in\\[33\\]"]
    #[inline(always)]
    pub fn enable_33_clr(&self) -> Enable33ClrR {
        Enable33ClrR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Enable clear for intr_in\\[34\\]"]
    #[inline(always)]
    pub fn enable_34_clr(&self) -> Enable34ClrR {
        Enable34ClrR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Enable clear for intr_in\\[35\\]"]
    #[inline(always)]
    pub fn enable_35_clr(&self) -> Enable35ClrR {
        Enable35ClrR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Enable clear for intr_in\\[36\\]"]
    #[inline(always)]
    pub fn enable_36_clr(&self) -> Enable36ClrR {
        Enable36ClrR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Enable clear for intr_in\\[37\\]"]
    #[inline(always)]
    pub fn enable_37_clr(&self) -> Enable37ClrR {
        Enable37ClrR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Enable clear for intr_in\\[38\\]"]
    #[inline(always)]
    pub fn enable_38_clr(&self) -> Enable38ClrR {
        Enable38ClrR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Enable clear for intr_in\\[39\\]"]
    #[inline(always)]
    pub fn enable_39_clr(&self) -> Enable39ClrR {
        Enable39ClrR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Enable clear for intr_in\\[40\\]"]
    #[inline(always)]
    pub fn enable_40_clr(&self) -> Enable40ClrR {
        Enable40ClrR::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Enable clear for intr_in\\[41\\]"]
    #[inline(always)]
    pub fn enable_41_clr(&self) -> Enable41ClrR {
        Enable41ClrR::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Enable clear for intr_in\\[42\\]"]
    #[inline(always)]
    pub fn enable_42_clr(&self) -> Enable42ClrR {
        Enable42ClrR::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Enable clear for intr_in\\[43\\]"]
    #[inline(always)]
    pub fn enable_43_clr(&self) -> Enable43ClrR {
        Enable43ClrR::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Enable clear for intr_in\\[44\\]"]
    #[inline(always)]
    pub fn enable_44_clr(&self) -> Enable44ClrR {
        Enable44ClrR::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Enable clear for intr_in\\[45\\]"]
    #[inline(always)]
    pub fn enable_45_clr(&self) -> Enable45ClrR {
        Enable45ClrR::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Enable clear for intr_in\\[46\\]"]
    #[inline(always)]
    pub fn enable_46_clr(&self) -> Enable46ClrR {
        Enable46ClrR::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Enable clear for intr_in\\[47\\]"]
    #[inline(always)]
    pub fn enable_47_clr(&self) -> Enable47ClrR {
        Enable47ClrR::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Enable clear for intr_in\\[48\\]"]
    #[inline(always)]
    pub fn enable_48_clr(&self) -> Enable48ClrR {
        Enable48ClrR::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Enable clear for intr_in\\[49\\]"]
    #[inline(always)]
    pub fn enable_49_clr(&self) -> Enable49ClrR {
        Enable49ClrR::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Enable clear for intr_in\\[50\\]"]
    #[inline(always)]
    pub fn enable_50_clr(&self) -> Enable50ClrR {
        Enable50ClrR::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Enable clear for intr_in\\[51\\]"]
    #[inline(always)]
    pub fn enable_51_clr(&self) -> Enable51ClrR {
        Enable51ClrR::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Enable clear for intr_in\\[52\\]"]
    #[inline(always)]
    pub fn enable_52_clr(&self) -> Enable52ClrR {
        Enable52ClrR::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Enable clear for intr_in\\[53\\]"]
    #[inline(always)]
    pub fn enable_53_clr(&self) -> Enable53ClrR {
        Enable53ClrR::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Enable clear for intr_in\\[54\\]"]
    #[inline(always)]
    pub fn enable_54_clr(&self) -> Enable54ClrR {
        Enable54ClrR::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Enable clear for intr_in\\[55\\]"]
    #[inline(always)]
    pub fn enable_55_clr(&self) -> Enable55ClrR {
        Enable55ClrR::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Enable clear for intr_in\\[56\\]"]
    #[inline(always)]
    pub fn enable_56_clr(&self) -> Enable56ClrR {
        Enable56ClrR::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Enable clear for intr_in\\[57\\]"]
    #[inline(always)]
    pub fn enable_57_clr(&self) -> Enable57ClrR {
        Enable57ClrR::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Enable clear for intr_in\\[58\\]"]
    #[inline(always)]
    pub fn enable_58_clr(&self) -> Enable58ClrR {
        Enable58ClrR::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Enable clear for intr_in\\[59\\]"]
    #[inline(always)]
    pub fn enable_59_clr(&self) -> Enable59ClrR {
        Enable59ClrR::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Enable clear for intr_in\\[60\\]"]
    #[inline(always)]
    pub fn enable_60_clr(&self) -> Enable60ClrR {
        Enable60ClrR::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Enable clear for intr_in\\[61\\]"]
    #[inline(always)]
    pub fn enable_61_clr(&self) -> Enable61ClrR {
        Enable61ClrR::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Enable clear for intr_in\\[62\\]"]
    #[inline(always)]
    pub fn enable_62_clr(&self) -> Enable62ClrR {
        Enable62ClrR::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Enable clear for intr_in\\[63\\]"]
    #[inline(always)]
    pub fn enable_63_clr(&self) -> Enable63ClrR {
        Enable63ClrR::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Enable clear for intr_in\\[32\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_32_clr(&mut self) -> Enable32ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable32ClrW::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enable clear for intr_in\\[33\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_33_clr(&mut self) -> Enable33ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable33ClrW::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Enable clear for intr_in\\[34\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_34_clr(&mut self) -> Enable34ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable34ClrW::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Enable clear for intr_in\\[35\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_35_clr(&mut self) -> Enable35ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable35ClrW::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Enable clear for intr_in\\[36\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_36_clr(&mut self) -> Enable36ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable36ClrW::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Enable clear for intr_in\\[37\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_37_clr(&mut self) -> Enable37ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable37ClrW::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Enable clear for intr_in\\[38\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_38_clr(&mut self) -> Enable38ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable38ClrW::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Enable clear for intr_in\\[39\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_39_clr(&mut self) -> Enable39ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable39ClrW::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Enable clear for intr_in\\[40\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_40_clr(&mut self) -> Enable40ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable40ClrW::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Enable clear for intr_in\\[41\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_41_clr(&mut self) -> Enable41ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable41ClrW::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Enable clear for intr_in\\[42\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_42_clr(&mut self) -> Enable42ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable42ClrW::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Enable clear for intr_in\\[43\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_43_clr(&mut self) -> Enable43ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable43ClrW::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Enable clear for intr_in\\[44\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_44_clr(&mut self) -> Enable44ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable44ClrW::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Enable clear for intr_in\\[45\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_45_clr(&mut self) -> Enable45ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable45ClrW::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Enable clear for intr_in\\[46\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_46_clr(&mut self) -> Enable46ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable46ClrW::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Enable clear for intr_in\\[47\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_47_clr(&mut self) -> Enable47ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable47ClrW::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Enable clear for intr_in\\[48\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_48_clr(&mut self) -> Enable48ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable48ClrW::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Enable clear for intr_in\\[49\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_49_clr(&mut self) -> Enable49ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable49ClrW::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Enable clear for intr_in\\[50\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_50_clr(&mut self) -> Enable50ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable50ClrW::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Enable clear for intr_in\\[51\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_51_clr(&mut self) -> Enable51ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable51ClrW::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Enable clear for intr_in\\[52\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_52_clr(&mut self) -> Enable52ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable52ClrW::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Enable clear for intr_in\\[53\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_53_clr(&mut self) -> Enable53ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable53ClrW::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Enable clear for intr_in\\[54\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_54_clr(&mut self) -> Enable54ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable54ClrW::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Enable clear for intr_in\\[55\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_55_clr(&mut self) -> Enable55ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable55ClrW::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Enable clear for intr_in\\[56\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_56_clr(&mut self) -> Enable56ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable56ClrW::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Enable clear for intr_in\\[57\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_57_clr(&mut self) -> Enable57ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable57ClrW::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Enable clear for intr_in\\[58\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_58_clr(&mut self) -> Enable58ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable58ClrW::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Enable clear for intr_in\\[59\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_59_clr(&mut self) -> Enable59ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable59ClrW::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Enable clear for intr_in\\[60\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_60_clr(&mut self) -> Enable60ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable60ClrW::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Enable clear for intr_in\\[61\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_61_clr(&mut self) -> Enable61ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable61ClrW::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Enable clear for intr_in\\[62\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_62_clr(&mut self) -> Enable62ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable62ClrW::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Enable clear for intr_in\\[63\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_63_clr(&mut self) -> Enable63ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec> {
        Enable63ClrW::new(self, 31)
    }
}
#[doc = "PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_CLR_REG1\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`pr1_icss_intc__intc_slv__regs_enable_clr_reg1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pr1_icss_intc__intc_slv__regs_enable_clr_reg1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec;
impl crate::RegisterSpec for Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pr1_icss_intc__intc_slv__regs_enable_clr_reg1::R`](R) reader structure"]
impl crate::Readable for Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec {}
#[doc = "`write(|w| ..)` method takes [`pr1_icss_intc__intc_slv__regs_enable_clr_reg1::W`](W) writer structure"]
impl crate::Writable for Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_CLR_REG1 to value 0"]
impl crate::Resettable for Pr1IcssIntc_IntcSlv_RegsEnableClrReg1Spec {
    const RESET_VALUE: u32 = 0;
}
