;redcode
;assert 1
	SPL 0, <-2
	MOV -7, <-20
	MOV -7, <-20
	MOV -11, <-25
	MOV -11, <-25
	MOV -11, <-25
	MOV -11, <-25
	SPL 0, #400
	MOV 9, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 204, @60
	SUB 12, @10
	MOV 140, <802
	SUB 612, @40
	CMP @-127, 100
	MOV @-127, 100
	JMN @-12, #202
	SPL 0, <-742
	ADD -130, 9
	SUB #12, @200
	SPL -7, @-120
	SUB @121, 103
	MOV -11, <-25
	SUB -7, <-120
	SUB -7, <-120
	MOV @-127, 100
	SPL 0, #400
	SUB #12, @200
	SUB #12, @200
	SUB @-127, 100
	SPL 0, <-742
	ADD -130, 9
	SUB #72, @260
	SUB -207, <-126
	SPL <10, <-742
	ADD -130, <29
	JMP <121, #106
	SUB 12, @10
	ADD -130, <29
	ADD -130, <29
	SUB 12, @10
	ADD -130, <29
	ADD -130, <29
	SUB #12, @200
	SUB 12, @10
	MOV @-127, 100
	MOV @-127, 100
	SUB 12, @10
	SPL 0, #400
	MOV @-127, 100
	SPL 0, #400
	SPL 0, #400
