/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2003 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 168 112)
	(text "ece324_clock_divider" (rect 5 0 111 12)(font "Arial" ))
	(text "inst" (rect 8 80 25 92)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "masterClk" (rect 0 0 50 12)(font "Arial" ))
		(text "masterClk" (rect 21 27 71 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "period[3..0]" (rect 0 0 55 12)(font "Arial" ))
		(text "period[3..0]" (rect 21 43 76 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 152 32)
		(output)
		(text "clockHR" (rect 0 0 42 12)(font "Arial" ))
		(text "clockHR" (rect 89 27 131 39)(font "Arial" ))
		(line (pt 152 32)(pt 136 32)(line_width 1))
	)
	(port
		(pt 152 48)
		(output)
		(text "clockLR" (rect 0 0 40 12)(font "Arial" ))
		(text "clockLR" (rect 91 43 131 55)(font "Arial" ))
		(line (pt 152 48)(pt 136 48)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 136 80)(line_width 1))
	)
)
