#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Feb 15 14:30:30 2020
# Process ID: 14812
# Current directory: H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8108 H:\ELC2137\DL202010_meyers\Lab05 Vivado\Lab05_project\Lab05_project.xpr
# Log file: H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/vivado.log
# Journal file: H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-724] Xilinx Tcl Store apps are automatically updated.
start_gui
open_project {H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sim_3/new/addsub.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sim_3/new/addsub_test.sv'.
CRITICAL WARNING: [Pexit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 14:31:17 2020...
vado/Lab05_project/Lab05_project.srcs/sim_3/new/addsub_test.sv'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVivado/Vivado/2018.3/data/ip'.
add_files -norecurse {{H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv}}
set_property SOURCE_SET sources_1 [get_filesets sim_3]
add_files -fileset sim_3 -norecurse {{H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sim_3/new/addersub_test.sv}}
set_property top addersub_test [get_filesets sim_3]
set_property top_lib xil_defaultlib [get_filesets sim_3]
export_ip_user_files -of_objects  [get_files {{H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sim_3/new/addersub_test.sv}}] -no_script -reset -force -quiet
remove_files  -fileset sim_3 {{H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sim_3/new/addersub_test.sv}}
set_property SOURCE_SET sources_1 [get_filesets sim_3]
add_files -fileset sim_3 -norecurse C:/Users/MEYERSM/Downloads/addersub_test.sv
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
create_project projectflop {H:/ELC2137/DL202010_meyers/Lab05 Vivado/projectflop} -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVivado/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 781.992 ; gain = 1.434
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
close_project
export_ip_user_files -of_objects  [get_files {{H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sim_3/new/addsub.sv}}] -no_script -reset -force -quiet
remove_files  {{H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sim_3/new/addsub.sv}}
export_ip_user_files -of_objects  [get_files {{H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sim_3/new/addsub_test.sv}}] -no_script -reset -force -quiet
remove_files  -fileset sim_3 {{H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sim_3/new/addsub_test.sv}}
current_fileset -simset [ get_filesets sim_3 ]
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'c' on this module [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:16]
ERROR: [VRFC 10-3180] cannot find port 'c' on this module [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:17]
ERROR: [VRFC 10-3180] cannot find port 'c' on this module [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:18]
ERROR: [VRFC 10-3180] cannot find port 'c' on this module [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'c' on this module [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:16]
ERROR: [VRFC 10-3180] cannot find port 'c' on this module [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:17]
ERROR: [VRFC 10-3180] cannot find port 'c' on this module [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:18]
ERROR: [VRFC 10-3180] cannot find port 'c' on this module [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'c' on this module [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:16]
ERROR: [VRFC 10-3180] cannot find port 'c' on this module [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:17]
ERROR: [VRFC 10-3180] cannot find port 'c' on this module [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:18]
ERROR: [VRFC 10-3180] cannot find port 'c' on this module [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'c' on this module [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:16]
ERROR: [VRFC 10-3180] cannot find port 'c' on this module [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:17]
ERROR: [VRFC 10-3180] cannot find port 'c' on this module [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:18]
ERROR: [VRFC 10-3180] cannot find port 'c' on this module [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 's' on this module [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:16]
ERROR: [VRFC 10-3180] cannot find port 's' on this module [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:17]
ERROR: [VRFC 10-3180] cannot find port 's' on this module [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:18]
ERROR: [VRFC 10-3180] cannot find port 's' on this module [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source H:/ELC2137/DL202010_meyers/Lab05 -notrace
couldn't read file "H:/ELC2137/DL202010_meyers/Lab05": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 15 14:50:20 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 792.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 814.125 ; gain = 21.641
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:15]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/MEYERSM/Downloads/addersub_test.sv:14]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 853.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/MEYERSM/Downloads/addersub_test.sv:14]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 853.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/MEYERSM/Downloads/addersub_test.sv:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 853.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/MEYERSM/Downloads/addersub_test.sv:14]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 853.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/MEYERSM/Downloads/addersub_test.sv:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 854.430 ; gain = 0.609
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/MEYERSM/Downloads/addersub_test.sv:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 858.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 858.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 858.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 858.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2458] undeclared symbol x1, assumed default net type wire [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:36]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 858.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2458] undeclared symbol x1, assumed default net type wire [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:36]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 858.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2458] undeclared symbol x1, assumed default net type wire [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:36]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/MEYERSM/Downloads/addersub_test.sv:42]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 858.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2458] undeclared symbol x1, assumed default net type wire [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:36]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/MEYERSM/Downloads/addersub_test.sv:42]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 858.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2458] undeclared symbol x1, assumed default net type wire [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:36]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/MEYERSM/Downloads/addersub_test.sv:42]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 858.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2458] undeclared symbol x1, assumed default net type wire [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:36]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 858.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2458] undeclared symbol x1, assumed default net type wire [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:36]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/MEYERSM/Downloads/addersub_test.sv:42]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 858.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2458] undeclared symbol x1, assumed default net type wire [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:36]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/MEYERSM/Downloads/addersub_test.sv:42]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 858.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2458] undeclared symbol x1, assumed default net type wire [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:36]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/MEYERSM/Downloads/addersub_test.sv:42]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 858.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/MEYERSM/Downloads/addersub_test.sv:42]
ERROR: [VRFC 10-2865] module 'addersub_test' ignored due to previous errors [C:/Users/MEYERSM/Downloads/addersub_test.sv:30]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/MEYERSM/Downloads/addersub_test.sv:42]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 858.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/MEYERSM/Downloads/addersub_test.sv:42]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 858.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 858.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 859.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 859.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 859.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 859.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 859.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 859.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 871.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:37]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/MEYERSM/Downloads/addersub_test.sv:42]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 871.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
ERROR: [VRFC 10-385] block comment was not closed [C:/Users/MEYERSM/Downloads/addersub_test.sv:53]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
ERROR: [VRFC 10-385] block comment was not closed [C:/Users/MEYERSM/Downloads/addersub_test.sv:53]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 871.719 ; gain = 0.402
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 878.152 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.152 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 882.941 ; gain = 4.789
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 883.059 ; gain = 0.090
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 888.336 ; gain = 5.273
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 890.258 ; gain = 1.922
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 900.578 ; gain = 10.320
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 900.578 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 902.816 ; gain = 2.238
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 908.922 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:41]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/MEYERSM/Downloads/addersub_test.sv:43]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 908.922 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:41]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 913.844 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 913.844 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder_subtractor
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 943.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder_subtractor
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 943.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:41]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 943.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:41]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 943.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addersub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addersub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:41]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1848f03819fe42beb30c5f128b505651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addersub_test_behav xil_defaultlib.addersub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addersub
Compiling module xil_defaultlib.addersub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addersub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addersub_test_behav -key {Behavioral:sim_3:Functional:addersub_test} -tclbatch {addersub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source addersub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addersub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 948.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 16:35:55 2020...
