4d784c20a2aa10faafa7a856bb76bea24209255b
Fix resolved_branch.
diff --git a/src/cpu/ctrl.sv b/src/cpu/ctrl.sv
index b064ffd..f0298ae 100644
--- a/src/cpu/ctrl.sv
+++ b/src/cpu/ctrl.sv
@@ -17,19 +17,22 @@ module ctrl(
 	input  fetch_entry_t     [`FETCH_NUM-1:0] fetch_entry,
 	input  pipeline_exec_t   [1:0] pipeline_exec,
 	input  branch_resolved_t [1:0] resolved_branch_i,
-	output branch_resolved_t resolved_branch_o
+	output branch_resolved_t resolved_branch_o,
+	// mispredict but delayslot does not executed
+	output logic   delayslot_not_exec,
+	output logic   hold_resolved_branch
 );
 
 logic [3:0] stall, flush;
 assign { stall_if, stall_id, stall_ex, stall_mm } = stall;
 assign { flush_if, flush_id, flush_ex, flush_mm } = flush;
+assign hold_resolved_branch = stall_ex | stall_mm;
 
 logic [1:0] mispredict;
 for(genvar i = 0; i < 2; ++i) begin : gen_mispredict
 	assign mispredict[i] = resolved_branch_i[i].valid & resolved_branch_i[i].mispredict;
 end
 
-logic delayslot_not_exec;
 logic fetch_entry_avail, wait_delayslot, flush_mispredict;
 assign delayslot_not_exec = mispredict[1] | (mispredict[0] & ~pipeline_exec[1].valid);
 assign wait_delayslot = delayslot_not_exec & ~fetch_entry_avail;