

Microchip MPLAB XC8 Assembler V2.20 build 20200408173844 
                                                                                               Tue Aug 25 18:52:54 2020

Microchip MPLAB XC8 C Compiler v2.20 (Free license) build 20200408173844 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4520 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _PORTBbits	set	3969
    48  0000                     _PORTDbits	set	3971
    49  0000                     _TRISDbits	set	3989
    50  0000                     _TRISBbits	set	3987
    51                           
    52                           ; #config settings
    53                           
    54                           	psect	cinit
    55  007FD8                     __pcinit:
    56                           	callstack 0
    57  007FD8                     start_initialization:
    58                           	callstack 0
    59  007FD8                     __initialization:
    60                           	callstack 0
    61  007FD8                     end_of_initialization:
    62                           	callstack 0
    63  007FD8                     __end_of__initialization:
    64                           	callstack 0
    65  007FD8  0100               	movlb	0
    66  007FDA  EFEF  F03F         	goto	_main	;jump to C main() function
    67                           
    68                           	psect	cstackCOMRAM
    69  000000                     __pcstackCOMRAM:
    70                           	callstack 0
    71  000000                     
    72                           ; 1 bytes @ 0x0
    73 ;;
    74 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    75 ;;
    76 ;; *************** function _main *****************
    77 ;; Defined at:
    78 ;;		line 14 in file "newmain.c"
    79 ;; Parameters:    Size  Location     Type
    80 ;;		None
    81 ;; Auto vars:     Size  Location     Type
    82 ;;		None
    83 ;; Return value:  Size  Location     Type
    84 ;;                  1    wreg      void 
    85 ;; Registers used:
    86 ;;		None
    87 ;; Tracked objects:
    88 ;;		On entry : 0/0
    89 ;;		On exit  : 0/0
    90 ;;		Unchanged: 0/0
    91 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
    92 ;;      Params:         0       0       0       0       0       0       0
    93 ;;      Locals:         0       0       0       0       0       0       0
    94 ;;      Temps:          0       0       0       0       0       0       0
    95 ;;      Totals:         0       0       0       0       0       0       0
    96 ;;Total ram usage:        0 bytes
    97 ;; This function calls:
    98 ;;		Nothing
    99 ;; This function is called by:
   100 ;;		Startup code after reset
   101 ;; This function uses a non-reentrant model
   102 ;;
   103                           
   104                           	psect	text0
   105  007FDE                     __ptext0:
   106                           	callstack 0
   107  007FDE                     _main:
   108                           	callstack 31
   109  007FDE                     
   110                           ;newmain.c: 15:     TRISBbits.RB1 = 0;
   111  007FDE  9293               	bcf	147,1,c	;volatile
   112                           
   113                           ;newmain.c: 16:     TRISDbits.RD1 = 1;
   114  007FE0  8295               	bsf	149,1,c	;volatile
   115  007FE2                     l13:
   116                           
   117                           ;newmain.c: 18:         if(PORTDbits.RD1 ==1)
   118  007FE2  A283               	btfss	131,1,c	;volatile
   119  007FE4  EFF6  F03F         	goto	u11
   120  007FE8  EFF8  F03F         	goto	u10
   121  007FEC                     u11:
   122  007FEC  EFFB  F03F         	goto	l14
   123  007FF0                     u10:
   124  007FF0                     
   125                           ;newmain.c: 19:         {;newmain.c: 20:              PORTBbits.RB1 = 1;
   126  007FF0  8281               	bsf	129,1,c	;volatile
   127                           
   128                           ;newmain.c: 21:         }
   129  007FF2  EFF1  F03F         	goto	l13
   130  007FF6                     l14:
   131                           
   132                           ;newmain.c: 23:         {;newmain.c: 24:             PORTBbits.RB1 =0;
   133  007FF6  9281               	bcf	129,1,c	;volatile
   134  007FF8  EFF1  F03F         	goto	l13
   135  007FFC  EF00  F000         	goto	start
   136  008000                     __end_of_main:
   137                           	callstack 0
   138  0000                     
   139                           	psect	rparam
   140  0000                     
   141                           	psect	idloc
   142                           
   143                           ;Config register IDLOC0 @ 0x200000
   144                           ;	unspecified, using default values
   145  200000                     	org	2097152
   146  200000  FF                 	db	255
   147                           
   148                           ;Config register IDLOC1 @ 0x200001
   149                           ;	unspecified, using default values
   150  200001                     	org	2097153
   151  200001  FF                 	db	255
   152                           
   153                           ;Config register IDLOC2 @ 0x200002
   154                           ;	unspecified, using default values
   155  200002                     	org	2097154
   156  200002  FF                 	db	255
   157                           
   158                           ;Config register IDLOC3 @ 0x200003
   159                           ;	unspecified, using default values
   160  200003                     	org	2097155
   161  200003  FF                 	db	255
   162                           
   163                           ;Config register IDLOC4 @ 0x200004
   164                           ;	unspecified, using default values
   165  200004                     	org	2097156
   166  200004  FF                 	db	255
   167                           
   168                           ;Config register IDLOC5 @ 0x200005
   169                           ;	unspecified, using default values
   170  200005                     	org	2097157
   171  200005  FF                 	db	255
   172                           
   173                           ;Config register IDLOC6 @ 0x200006
   174                           ;	unspecified, using default values
   175  200006                     	org	2097158
   176  200006  FF                 	db	255
   177                           
   178                           ;Config register IDLOC7 @ 0x200007
   179                           ;	unspecified, using default values
   180  200007                     	org	2097159
   181  200007  FF                 	db	255
   182                           
   183                           	psect	config
   184                           
   185                           ; Padding undefined space
   186  300000                     	org	3145728
   187  300000  FF                 	db	255
   188                           
   189                           ;Config register CONFIG1H @ 0x300001
   190                           ;	unspecified, using default values
   191                           ;	Oscillator Selection bits
   192                           ;	OSC = 0x7, unprogrammed default
   193                           ;	Fail-Safe Clock Monitor Enable bit
   194                           ;	FCMEN = 0x0, unprogrammed default
   195                           ;	Internal/External Oscillator Switchover bit
   196                           ;	IESO = 0x0, unprogrammed default
   197  300001                     	org	3145729
   198  300001  07                 	db	7
   199                           
   200                           ;Config register CONFIG2L @ 0x300002
   201                           ;	unspecified, using default values
   202                           ;	Power-up Timer Enable bit
   203                           ;	PWRT = 0x1, unprogrammed default
   204                           ;	Brown-out Reset Enable bits
   205                           ;	BOREN = 0x3, unprogrammed default
   206                           ;	Brown Out Reset Voltage bits
   207                           ;	BORV = 0x3, unprogrammed default
   208  300002                     	org	3145730
   209  300002  1F                 	db	31
   210                           
   211                           ;Config register CONFIG2H @ 0x300003
   212                           ;	unspecified, using default values
   213                           ;	Watchdog Timer Enable bit
   214                           ;	WDT = 0x1, unprogrammed default
   215                           ;	Watchdog Timer Postscale Select bits
   216                           ;	WDTPS = 0xF, unprogrammed default
   217  300003                     	org	3145731
   218  300003  1F                 	db	31
   219                           
   220                           ; Padding undefined space
   221  300004                     	org	3145732
   222  300004  FF                 	db	255
   223                           
   224                           ;Config register CONFIG3H @ 0x300005
   225                           ;	unspecified, using default values
   226                           ;	CCP2 MUX bit
   227                           ;	CCP2MX = 0x1, unprogrammed default
   228                           ;	PORTB A/D Enable bit
   229                           ;	PBADEN = 0x1, unprogrammed default
   230                           ;	Low-Power Timer1 Oscillator Enable bit
   231                           ;	LPT1OSC = 0x0, unprogrammed default
   232                           ;	MCLR Pin Enable bit
   233                           ;	MCLRE = 0x1, unprogrammed default
   234  300005                     	org	3145733
   235  300005  83                 	db	131
   236                           
   237                           ;Config register CONFIG4L @ 0x300006
   238                           ;	unspecified, using default values
   239                           ;	Stack Full/Underflow Reset Enable bit
   240                           ;	STVREN = 0x1, unprogrammed default
   241                           ;	Single-Supply ICSP Enable bit
   242                           ;	LVP = 0x1, unprogrammed default
   243                           ;	Extended Instruction Set Enable bit
   244                           ;	XINST = 0x0, unprogrammed default
   245                           ;	Background Debugger Enable bit
   246                           ;	DEBUG = 0x1, unprogrammed default
   247  300006                     	org	3145734
   248  300006  85                 	db	133
   249                           
   250                           ; Padding undefined space
   251  300007                     	org	3145735
   252  300007  FF                 	db	255
   253                           
   254                           ;Config register CONFIG5L @ 0x300008
   255                           ;	unspecified, using default values
   256                           ;	Code Protection bit
   257                           ;	CP0 = 0x1, unprogrammed default
   258                           ;	Code Protection bit
   259                           ;	CP1 = 0x1, unprogrammed default
   260                           ;	Code Protection bit
   261                           ;	CP2 = 0x1, unprogrammed default
   262                           ;	Code Protection bit
   263                           ;	CP3 = 0x1, unprogrammed default
   264  300008                     	org	3145736
   265  300008  0F                 	db	15
   266                           
   267                           ;Config register CONFIG5H @ 0x300009
   268                           ;	unspecified, using default values
   269                           ;	Boot Block Code Protection bit
   270                           ;	CPB = 0x1, unprogrammed default
   271                           ;	Data EEPROM Code Protection bit
   272                           ;	CPD = 0x1, unprogrammed default
   273  300009                     	org	3145737
   274  300009  C0                 	db	192
   275                           
   276                           ;Config register CONFIG6L @ 0x30000A
   277                           ;	unspecified, using default values
   278                           ;	Write Protection bit
   279                           ;	WRT0 = 0x1, unprogrammed default
   280                           ;	Write Protection bit
   281                           ;	WRT1 = 0x1, unprogrammed default
   282                           ;	Write Protection bit
   283                           ;	WRT2 = 0x1, unprogrammed default
   284                           ;	Write Protection bit
   285                           ;	WRT3 = 0x1, unprogrammed default
   286  30000A                     	org	3145738
   287  30000A  0F                 	db	15
   288                           
   289                           ;Config register CONFIG6H @ 0x30000B
   290                           ;	unspecified, using default values
   291                           ;	Configuration Register Write Protection bit
   292                           ;	WRTC = 0x1, unprogrammed default
   293                           ;	Boot Block Write Protection bit
   294                           ;	WRTB = 0x1, unprogrammed default
   295                           ;	Data EEPROM Write Protection bit
   296                           ;	WRTD = 0x1, unprogrammed default
   297  30000B                     	org	3145739
   298  30000B  E0                 	db	224
   299                           
   300                           ;Config register CONFIG7L @ 0x30000C
   301                           ;	unspecified, using default values
   302                           ;	Table Read Protection bit
   303                           ;	EBTR0 = 0x1, unprogrammed default
   304                           ;	Table Read Protection bit
   305                           ;	EBTR1 = 0x1, unprogrammed default
   306                           ;	Table Read Protection bit
   307                           ;	EBTR2 = 0x1, unprogrammed default
   308                           ;	Table Read Protection bit
   309                           ;	EBTR3 = 0x1, unprogrammed default
   310  30000C                     	org	3145740
   311  30000C  0F                 	db	15
   312                           
   313                           ;Config register CONFIG7H @ 0x30000D
   314                           ;	unspecified, using default values
   315                           ;	Boot Block Table Read Protection bit
   316                           ;	EBTRB = 0x1, unprogrammed default
   317  30000D                     	org	3145741
   318  30000D  40                 	db	64
   319                           tosu	equ	0xFFF
   320                           tosh	equ	0xFFE
   321                           tosl	equ	0xFFD
   322                           stkptr	equ	0xFFC
   323                           pclatu	equ	0xFFB
   324                           pclath	equ	0xFFA
   325                           pcl	equ	0xFF9
   326                           tblptru	equ	0xFF8
   327                           tblptrh	equ	0xFF7
   328                           tblptrl	equ	0xFF6
   329                           tablat	equ	0xFF5
   330                           prodh	equ	0xFF4
   331                           prodl	equ	0xFF3
   332                           indf0	equ	0xFEF
   333                           postinc0	equ	0xFEE
   334                           postdec0	equ	0xFED
   335                           preinc0	equ	0xFEC
   336                           plusw0	equ	0xFEB
   337                           fsr0h	equ	0xFEA
   338                           fsr0l	equ	0xFE9
   339                           wreg	equ	0xFE8
   340                           indf1	equ	0xFE7
   341                           postinc1	equ	0xFE6
   342                           postdec1	equ	0xFE5
   343                           preinc1	equ	0xFE4
   344                           plusw1	equ	0xFE3
   345                           fsr1h	equ	0xFE2
   346                           fsr1l	equ	0xFE1
   347                           bsr	equ	0xFE0
   348                           indf2	equ	0xFDF
   349                           postinc2	equ	0xFDE
   350                           postdec2	equ	0xFDD
   351                           preinc2	equ	0xFDC
   352                           plusw2	equ	0xFDB
   353                           fsr2h	equ	0xFDA
   354                           fsr2l	equ	0xFD9
   355                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0       0
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BANK5              100      0       0      14        0.0%
ABS                  0      0       0      15        0.0%
BITBANK5           100      0       0      16        0.0%
BIGRAM             5FF      0       0      17        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.20 build 20200408173844 
Symbol Table                                                                                   Tue Aug 25 18:52:54 2020

                     l13 7FE2                       l14 7FF6                       u10 7FF0  
                     u11 7FEC                      l694 7FDE                      l696 7FF0  
                   _main 7FDE                     start 0000             ___param_bank 000000  
                  ?_main 0000          __initialization 7FD8             __end_of_main 8000  
                 ??_main 0000            __activetblptr 000000               __accesstop 0080  
__end_of__initialization 7FD8            ___rparam_used 000001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FD8  
                __ramtop 0600                  __ptext0 7FDE     end_of_initialization 7FD8  
              _PORTBbits 000F81                _PORTDbits 000F83                _TRISBbits 000F93  
              _TRISDbits 000F95      start_initialization 7FD8                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 0022  
