INFO: [VRFC 10-2263] Analyzing Verilog file "W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/cpu/dependency_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/cpu/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/cpu/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/cpu/read_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/cpu/register_file_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/cpu/write_back_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/cpu/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/memory_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_select
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/controller_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_system
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/dsd-project/ProcessorSystem/ProcessorSystem.ip_user_files/bd/system_test/ip/system_test_axi_uartlite_0_0/system_test_axi_uartlite_0_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_test_axi_uartlite_0_0
INFO: [VRFC 10-311] analyzing module system_test_axi_uartlite_0_0_address_decoder
INFO: [VRFC 10-311] analyzing module system_test_axi_uartlite_0_0_axi_lite_ipif
INFO: [VRFC 10-311] analyzing module system_test_axi_uartlite_0_0_axi_uartlite
INFO: [VRFC 10-311] analyzing module system_test_axi_uartlite_0_0_baudrate
INFO: [VRFC 10-311] analyzing module system_test_axi_uartlite_0_0_cdc_sync
INFO: [VRFC 10-311] analyzing module system_test_axi_uartlite_0_0_cntr_incr_decr_addn_f
INFO: [VRFC 10-311] analyzing module system_test_axi_uartlite_0_0_cntr_incr_decr_addn_f_2
INFO: [VRFC 10-311] analyzing module system_test_axi_uartlite_0_0_dynshreg_f
INFO: [VRFC 10-311] analyzing module system_test_axi_uartlite_0_0_dynshreg_f_3
INFO: [VRFC 10-311] analyzing module system_test_axi_uartlite_0_0_pselect_f
INFO: [VRFC 10-311] analyzing module system_test_axi_uartlite_0_0_pselect_f__parameterized1
INFO: [VRFC 10-311] analyzing module system_test_axi_uartlite_0_0_slave_attachment
INFO: [VRFC 10-311] analyzing module system_test_axi_uartlite_0_0_srl_fifo_f
INFO: [VRFC 10-311] analyzing module system_test_axi_uartlite_0_0_srl_fifo_f_0
INFO: [VRFC 10-311] analyzing module system_test_axi_uartlite_0_0_srl_fifo_rbu_f
INFO: [VRFC 10-311] analyzing module system_test_axi_uartlite_0_0_srl_fifo_rbu_f_1
INFO: [VRFC 10-311] analyzing module system_test_axi_uartlite_0_0_uartlite_core
INFO: [VRFC 10-311] analyzing module system_test_axi_uartlite_0_0_uartlite_rx
INFO: [VRFC 10-311] analyzing module system_test_axi_uartlite_0_0_uartlite_tx
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/dsd-project/ProcessorSystem/ProcessorSystem.ip_user_files/bd/system_test/ip/system_test_data_memory_0/sim/system_test_data_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_test_data_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/dsd-project/ProcessorSystem/ProcessorSystem.ip_user_files/bd/system_test/ip/system_test_program_memory_0/sim/system_test_program_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_test_program_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/dsd-project/ProcessorSystem/ProcessorSystem.ip_user_files/bd/system_test/ip/system_test_cpu_core_0/sim/system_test_cpu_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_test_cpu_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/dsd-project/ProcessorSystem/ProcessorSystem.ip_user_files/bd/system_test/ip/system_test_memory_selector_0/sim/system_test_memory_selector_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_test_memory_selector_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/dsd-project/ProcessorSystem/ProcessorSystem.ip_user_files/bd/system_test/ip/system_test_controller_system_0_0/sim/system_test_controller_system_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_test_controller_system_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/dsd-project/ProcessorSystem/ProcessorSystem.ip_user_files/bd/system_test/sim/system_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_test
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system_test/hdl/system_test_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_test_wrapper
