// Seed: 3326726271
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  logic id_3;
  ;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wor id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_4,
      id_6
  );
  inout wire id_1;
  assign id_6#(1) = 1;
  always_comb @(id_1)
    #1 begin : LABEL_0
      assert (id_3);
    end
  assign id_1 = id_6;
  wire id_8;
endmodule
