

================================================================
== Vivado HLS Report for 'gemm'
================================================================
* Date:           Thu Jun 25 15:58:24 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        run.gemm
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.375|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  403964955|  403964955|  403964955|  403964955|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+-----------+-----------+----------+-----------+-----------+--------+----------+
        |                            |        Latency        | Iteration|  Initiation Interval  |  Trip  |          |
        |          Loop Name         |    min    |    max    |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------------+-----------+-----------+----------+-----------+-----------+--------+----------+
        |- prefetch1_memcpy..a_in    |     262145|     262145|         3|          1|          1|  262144|    yes   |
        |- prefetch2_memcpy..b_in    |     262145|     262145|         3|          1|          1|  262144|    yes   |
        |- OUTER_LOOP                |  403178496|  403178496|    787458|          -|          -|     512|    no    |
        | + INNER_LOOP1              |     787456|     787456|      1538|          -|          -|     512|    no    |
        |  ++ INNER_LOOP2            |       1536|       1536|         3|          -|          -|     512|    no    |
        |- prefetch3_memcpy.output.  |     262145|     262145|         3|          1|          1|  262144|    yes   |
        +----------------------------+-----------+-----------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      3|        0|      537|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       16|      -|      662|      812|    -|
|Memory               |     1392|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      440|    -|
|Register             |        -|      -|      671|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |     1408|      3|     1333|     1789|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |       97|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |       32|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |gemm_CONTROL_BUS_s_axi_U  |gemm_CONTROL_BUS_s_axi  |        0|      0|  150|  232|    0|
    |gemm_DATA_BUNDLE_m_axi_U  |gemm_DATA_BUNDLE_m_axi  |       16|      0|  512|  580|    0|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |Total                     |                        |       16|      0|  662|  812|    0|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------+-------------+---------+---+----+-----+--------+-----+------+-------------+
    |  Memory  |    Module   | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +----------+-------------+---------+---+----+-----+--------+-----+------+-------------+
    |a_buff_U  |gemm_a_buff  |      464|  0|   0|    0|  262144|   32|     1|      8388608|
    |b_buff_U  |gemm_a_buff  |      464|  0|   0|    0|  262144|   32|     1|      8388608|
    |c_buff_U  |gemm_a_buff  |      464|  0|   0|    0|  262144|   32|     1|      8388608|
    +----------+-------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total     |             |     1392|  0|   0|    0|  786432|   96|     3|     25165824|
    +----------+-------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln35_fu_753_p2                 |     *    |      3|  0|  20|          32|          32|
    |add_ln17_fu_475_p2                 |     +    |      0|  0|  19|          19|           1|
    |add_ln19_1_fu_531_p2               |     +    |      0|  0|  18|          18|          18|
    |add_ln19_fu_521_p2                 |     +    |      0|  0|  10|           1|          10|
    |add_ln22_fu_568_p2                 |     +    |      0|  0|  19|          19|           1|
    |add_ln24_1_fu_624_p2               |     +    |      0|  0|  18|          18|          18|
    |add_ln24_fu_614_p2                 |     +    |      0|  0|  10|           1|          10|
    |add_ln32_fu_695_p2                 |     +    |      0|  0|  20|          20|          20|
    |add_ln35_1_fu_721_p2               |     +    |      0|  0|  20|          20|          20|
    |add_ln35_2_fu_743_p2               |     +    |      0|  0|  20|          20|          20|
    |add_ln35_fu_759_p2                 |     +    |      0|  0|  32|          32|          32|
    |add_ln41_fu_770_p2                 |     +    |      0|  0|  19|          19|           1|
    |add_ln43_1_fu_830_p2               |     +    |      0|  0|  18|          18|          18|
    |add_ln43_fu_816_p2                 |     +    |      0|  0|  10|           1|          10|
    |i_1_fu_574_p2                      |     +    |      0|  0|  10|           1|          10|
    |i_2_fu_776_p2                      |     +    |      0|  0|  10|           1|          10|
    |i_3_fu_661_p2                      |     +    |      0|  0|  10|          10|           1|
    |i_fu_481_p2                        |     +    |      0|  0|  10|           1|          10|
    |j_fu_685_p2                        |     +    |      0|  0|  10|          10|           1|
    |k_fu_711_p2                        |     +    |      0|  0|  10|          10|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state23_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state30_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln17_fu_469_p2                |   icmp   |      0|  0|  20|          19|          20|
    |icmp_ln19_fu_487_p2                |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln22_fu_562_p2                |   icmp   |      0|  0|  20|          19|          20|
    |icmp_ln24_fu_580_p2                |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln28_fu_655_p2                |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln31_fu_679_p2                |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln34_fu_705_p2                |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln41_fu_764_p2                |   icmp   |      0|  0|  20|          19|          20|
    |icmp_ln43_fu_782_p2                |   icmp   |      0|  0|  13|          10|          11|
    |select_ln17_1_fu_501_p3            |  select  |      0|  0|  10|           1|          10|
    |select_ln17_fu_493_p3              |  select  |      0|  0|  10|           1|           1|
    |select_ln22_1_fu_594_p3            |  select  |      0|  0|  10|           1|          10|
    |select_ln22_fu_586_p3              |  select  |      0|  0|  10|           1|           1|
    |select_ln41_1_fu_796_p3            |  select  |      0|  0|  10|           1|          10|
    |select_ln41_fu_788_p3              |  select  |      0|  0|  10|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      3|  0| 537|         410|         419|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |DATA_BUNDLE_ARADDR             |   15|          3|   32|         96|
    |DATA_BUNDLE_blk_n_AR           |    9|          2|    1|          2|
    |DATA_BUNDLE_blk_n_AW           |    9|          2|    1|          2|
    |DATA_BUNDLE_blk_n_B            |    9|          2|    1|          2|
    |DATA_BUNDLE_blk_n_R            |    9|          2|    1|          2|
    |DATA_BUNDLE_blk_n_W            |    9|          2|    1|          2|
    |a_buff_address0                |   15|          3|   18|         54|
    |ap_NS_fsm                      |  137|         30|    1|         30|
    |ap_enable_reg_pp0_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2        |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2        |    9|          2|    1|          2|
    |ap_phi_mux_i1_0_phi_fu_314_p4  |    9|          2|   10|         20|
    |ap_phi_mux_i3_0_phi_fu_393_p4  |    9|          2|   10|         20|
    |ap_phi_mux_i_0_phi_fu_281_p4   |    9|          2|   10|         20|
    |b_buff_address0                |   15|          3|   18|         54|
    |c_buff_address0                |   15|          3|   18|         54|
    |c_buff_load_1_reg_354          |    9|          2|   32|         64|
    |i1_0_reg_310                   |    9|          2|   10|         20|
    |i2_0_reg_332                   |    9|          2|   10|         20|
    |i3_0_reg_389                   |    9|          2|   10|         20|
    |i_0_reg_277                    |    9|          2|   10|         20|
    |indvar_flatten10_reg_299       |    9|          2|   19|         38|
    |indvar_flatten21_reg_378       |    9|          2|   19|         38|
    |indvar_flatten_reg_266         |    9|          2|   19|         38|
    |j_0_reg_343                    |    9|          2|   10|         20|
    |k_0_reg_367                    |    9|          2|   10|         20|
    |phi_ln19_reg_288               |    9|          2|   10|         20|
    |phi_ln24_reg_321               |    9|          2|   10|         20|
    |phi_ln43_reg_400               |    9|          2|   10|         20|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  440|         96|  307|        728|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |DATA_BUNDLE_addr_1_r_1_reg_955    |  32|   0|   32|          0|
    |DATA_BUNDLE_addr_1_reg_886        |  30|   0|   32|          2|
    |DATA_BUNDLE_addr_2_r_1_reg_921    |  32|   0|   32|          0|
    |DATA_BUNDLE_addr_reg_880          |  30|   0|   32|          2|
    |a_in1_reg_869                     |  30|   0|   30|          0|
    |ap_CS_fsm                         |  29|   0|   29|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2           |   1|   0|    1|          0|
    |b_in3_reg_864                     |  30|   0|   30|          0|
    |c_buff_addr_reg_988               |  18|   0|   18|          0|
    |c_buff_load_1_reg_354             |  32|   0|   32|          0|
    |c_buff_load_reg_1045              |  32|   0|   32|          0|
    |i1_0_reg_310                      |  10|   0|   10|          0|
    |i2_0_reg_332                      |  10|   0|   10|          0|
    |i3_0_reg_389                      |  10|   0|   10|          0|
    |i_0_reg_277                       |  10|   0|   10|          0|
    |i_3_reg_964                       |  10|   0|   10|          0|
    |icmp_ln17_reg_892                 |   1|   0|    1|          0|
    |icmp_ln17_reg_892_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln22_reg_926                 |   1|   0|    1|          0|
    |icmp_ln22_reg_926_pp1_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln41_reg_1021                |   1|   0|    1|          0|
    |icmp_ln41_reg_1021_pp2_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten10_reg_299          |  19|   0|   19|          0|
    |indvar_flatten21_reg_378          |  19|   0|   19|          0|
    |indvar_flatten_reg_266            |  19|   0|   19|          0|
    |j_0_reg_343                       |  10|   0|   10|          0|
    |j_reg_978                         |  10|   0|   10|          0|
    |k_0_reg_367                       |  10|   0|   10|          0|
    |k_reg_996                         |  10|   0|   10|          0|
    |lshr_ln1_reg_950                  |   9|   0|    9|          0|
    |lshr_ln1_reg_950_pp1_iter1_reg    |   9|   0|    9|          0|
    |lshr_ln_reg_916                   |   9|   0|    9|          0|
    |lshr_ln_reg_916_pp0_iter1_reg     |   9|   0|    9|          0|
    |mul_ln35_reg_1011                 |  32|   0|   32|          0|
    |output5_reg_859                   |  30|   0|   30|          0|
    |phi_ln19_reg_288                  |  10|   0|   10|          0|
    |phi_ln24_reg_321                  |  10|   0|   10|          0|
    |phi_ln43_reg_400                  |  10|   0|   10|          0|
    |select_ln17_1_reg_901             |  10|   0|   10|          0|
    |select_ln22_1_reg_935             |  10|   0|   10|          0|
    |select_ln41_1_reg_1030            |  10|   0|   10|          0|
    |trunc_ln19_reg_911                |   9|   0|    9|          0|
    |trunc_ln19_reg_911_pp0_iter1_reg  |   9|   0|    9|          0|
    |trunc_ln24_reg_945                |   9|   0|    9|          0|
    |trunc_ln24_reg_945_pp1_iter1_reg  |   9|   0|    9|          0|
    |zext_ln31_reg_969                 |  10|   0|   20|         10|
    |zext_ln32_reg_983                 |  10|   0|   20|         10|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 671|   0|  695|         24|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CONTROL_BUS_AWVALID   |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_AWREADY   | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_AWADDR    |  in |    6|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WVALID    |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WREADY    | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WDATA     |  in |   32|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WSTRB     |  in |    4|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARVALID   |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARREADY   | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARADDR    |  in |    6|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RVALID    | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RREADY    |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RDATA     | out |   32|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RRESP     | out |    2|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BVALID    | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BREADY    |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BRESP     | out |    2|    s_axi   |  CONTROL_BUS |    scalar    |
|ap_clk                      |  in |    1| ap_ctrl_hs |     gemm     | return value |
|ap_rst_n                    |  in |    1| ap_ctrl_hs |     gemm     | return value |
|interrupt                   | out |    1| ap_ctrl_hs |     gemm     | return value |
|m_axi_DATA_BUNDLE_AWVALID   | out |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_AWREADY   |  in |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_AWADDR    | out |   32|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_AWID      | out |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_AWLEN     | out |    8|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_AWSIZE    | out |    3|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_AWBURST   | out |    2|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_AWLOCK    | out |    2|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_AWCACHE   | out |    4|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_AWPROT    | out |    3|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_AWQOS     | out |    4|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_AWREGION  | out |    4|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_AWUSER    | out |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_WVALID    | out |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_WREADY    |  in |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_WDATA     | out |   32|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_WSTRB     | out |    4|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_WLAST     | out |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_WID       | out |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_WUSER     | out |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_ARVALID   | out |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_ARREADY   |  in |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_ARADDR    | out |   32|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_ARID      | out |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_ARLEN     | out |    8|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_ARSIZE    | out |    3|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_ARBURST   | out |    2|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_ARLOCK    | out |    2|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_ARCACHE   | out |    4|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_ARPROT    | out |    3|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_ARQOS     | out |    4|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_ARREGION  | out |    4|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_ARUSER    | out |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_RVALID    |  in |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_RREADY    | out |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_RDATA     |  in |   32|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_RLAST     |  in |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_RID       |  in |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_RUSER     |  in |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_RRESP     |  in |    2|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_BVALID    |  in |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_BREADY    | out |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_BRESP     |  in |    2|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_BID       |  in |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_BUSER     |  in |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
+----------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 19 20 21 }
  Pipeline-2 : II = 1, D = 3, States = { 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 22 20 
20 --> 21 
21 --> 19 
22 --> 23 
23 --> 24 28 
24 --> 25 23 
25 --> 26 24 
26 --> 27 
27 --> 25 
28 --> 31 29 
29 --> 30 
30 --> 28 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%output_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_r)"   --->   Operation 36 'read' 'output_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%b_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %b_in)"   --->   Operation 37 'read' 'b_in_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%a_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a_in)"   --->   Operation 38 'read' 'a_in_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%output5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %output_read, i32 2, i32 31)"   --->   Operation 39 'partselect' 'output5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%b_in3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %b_in_read, i32 2, i32 31)"   --->   Operation 40 'partselect' 'b_in3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%a_in1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %a_in_read, i32 2, i32 31)"   --->   Operation 41 'partselect' 'a_in1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.15ns)   --->   "%a_buff = alloca [262144 x i32], align 4" [gemm.cpp:13]   --->   Operation 42 'alloca' 'a_buff' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_1 : Operation 43 [1/1] (1.15ns)   --->   "%b_buff = alloca [262144 x i32], align 4" [gemm.cpp:14]   --->   Operation 43 'alloca' 'b_buff' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_1 : Operation 44 [1/1] (1.15ns)   --->   "%c_buff = alloca [262144 x i32], align 4" [gemm.cpp:15]   --->   Operation 44 'alloca' 'c_buff' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty_8 = zext i30 %a_in1 to i64"   --->   Operation 45 'zext' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%DATA_BUNDLE_addr_2 = getelementptr i32* %DATA_BUNDLE, i64 %empty_8"   --->   Operation 46 'getelementptr' 'DATA_BUNDLE_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [7/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_2_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_2, i32 262144)" [gemm.cpp:19]   --->   Operation 47 'readreq' 'DATA_BUNDLE_addr_2_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 48 [6/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_2_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_2, i32 262144)" [gemm.cpp:19]   --->   Operation 48 'readreq' 'DATA_BUNDLE_addr_2_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 49 [5/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_2_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_2, i32 262144)" [gemm.cpp:19]   --->   Operation 49 'readreq' 'DATA_BUNDLE_addr_2_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 50 [4/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_2_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_2, i32 262144)" [gemm.cpp:19]   --->   Operation 50 'readreq' 'DATA_BUNDLE_addr_2_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 51 [3/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_2_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_2, i32 262144)" [gemm.cpp:19]   --->   Operation 51 'readreq' 'DATA_BUNDLE_addr_2_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 52 [2/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_2_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_2, i32 262144)" [gemm.cpp:19]   --->   Operation 52 'readreq' 'DATA_BUNDLE_addr_2_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%empty = zext i30 %output5 to i64"   --->   Operation 53 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%DATA_BUNDLE_addr = getelementptr i32* %DATA_BUNDLE, i64 %empty"   --->   Operation 54 'getelementptr' 'DATA_BUNDLE_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%empty_7 = zext i30 %b_in3 to i64"   --->   Operation 55 'zext' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%DATA_BUNDLE_addr_1 = getelementptr i32* %DATA_BUNDLE, i64 %empty_7"   --->   Operation 56 'getelementptr' 'DATA_BUNDLE_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %DATA_BUNDLE), !map !11"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @gemm_str) nounwind"   --->   Operation 58 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %DATA_BUNDLE, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 262144, [12 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 256, i32 256, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [gemm.cpp:8]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %a_in, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 262144, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 256, i32 256, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [gemm.cpp:8]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %b_in, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 262144, [1 x i8]* @bundle2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 256, i32 256, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [gemm.cpp:9]   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %output_r, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 262144, [1 x i8]* @bundle4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 256, i32 256, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [gemm.cpp:10]   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [gemm.cpp:11]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_2_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_2, i32 262144)" [gemm.cpp:19]   --->   Operation 64 'readreq' 'DATA_BUNDLE_addr_2_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 65 [1/1] (0.60ns)   --->   "br label %burst.rd.header" [gemm.cpp:17]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.60>

State 9 <SV = 8> <Delay = 1.48>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ 0, %0 ], [ %add_ln17, %burstread.region ]" [gemm.cpp:17]   --->   Operation 66 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ 0, %0 ], [ %select_ln17_1, %burstread.region ]" [gemm.cpp:17]   --->   Operation 67 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%phi_ln19 = phi i10 [ 0, %0 ], [ %add_ln19, %burstread.region ]" [gemm.cpp:19]   --->   Operation 68 'phi' 'phi_ln19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.71ns)   --->   "%icmp_ln17 = icmp eq i19 %indvar_flatten, -262144" [gemm.cpp:17]   --->   Operation 69 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.56ns)   --->   "%add_ln17 = add i19 %indvar_flatten, 1" [gemm.cpp:17]   --->   Operation 70 'add' 'add_ln17' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %burst.rd.header8.preheader, label %burstread.region" [gemm.cpp:17]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.54ns)   --->   "%i = add i10 1, %i_0" [gemm.cpp:17]   --->   Operation 72 'add' 'i' <Predicate = (!icmp_ln17)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.60ns)   --->   "%icmp_ln19 = icmp eq i10 %phi_ln19, -512" [gemm.cpp:19]   --->   Operation 73 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (0.30ns)   --->   "%select_ln17 = select i1 %icmp_ln19, i10 0, i10 %phi_ln19" [gemm.cpp:17]   --->   Operation 74 'select' 'select_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.30ns)   --->   "%select_ln17_1 = select i1 %icmp_ln19, i10 %i, i10 %i_0" [gemm.cpp:17]   --->   Operation 75 'select' 'select_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i10 %select_ln17_1 to i9" [gemm.cpp:17]   --->   Operation 76 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln19_mid2 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %trunc_ln17, i9 0)" [gemm.cpp:17]   --->   Operation 77 'bitconcatenate' 'shl_ln19_mid2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.54ns)   --->   "%add_ln19 = add i10 1, %select_ln17" [gemm.cpp:19]   --->   Operation 78 'add' 'add_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i10 %select_ln17 to i18" [gemm.cpp:19]   --->   Operation 79 'zext' 'zext_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.58ns)   --->   "%add_ln19_1 = add i18 %zext_ln19, %shl_ln19_mid2" [gemm.cpp:19]   --->   Operation 80 'add' 'add_ln19_1' <Predicate = (!icmp_ln17)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i10 %select_ln17 to i9" [gemm.cpp:19]   --->   Operation 81 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%lshr_ln = call i9 @_ssdm_op_PartSelect.i9.i18.i32.i32(i18 %add_ln19_1, i32 9, i32 17)" [gemm.cpp:19]   --->   Operation 82 'partselect' 'lshr_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.37>
ST_10 : Operation 83 [1/1] (4.37ns)   --->   "%DATA_BUNDLE_addr_2_r_1 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %DATA_BUNDLE_addr_2)" [gemm.cpp:19]   --->   Operation 83 'read' 'DATA_BUNDLE_addr_2_r_1' <Predicate = (!icmp_ln17)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.15>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @prefetch1_memcpy_OC_s)"   --->   Operation 84 'specloopname' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144) nounwind"   --->   Operation 85 'speclooptripcount' 'empty_9' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [gemm.cpp:19]   --->   Operation 86 'specregionbegin' 'burstread_rbegin' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind" [gemm.cpp:19]   --->   Operation 87 'specpipeline' 'empty_10' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memcpy_OC_OC_a_in_s)" [gemm.cpp:19]   --->   Operation 88 'specloopname' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_1 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %lshr_ln, i9 %trunc_ln19)" [gemm.cpp:19]   --->   Operation 89 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i18 %tmp_1 to i64" [gemm.cpp:19]   --->   Operation 90 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%a_buff_addr = getelementptr [262144 x i32]* %a_buff, i64 0, i64 %zext_ln19_1" [gemm.cpp:19]   --->   Operation 91 'getelementptr' 'a_buff_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (1.15ns)   --->   "store i32 %DATA_BUNDLE_addr_2_r_1, i32* %a_buff_addr, align 4" [gemm.cpp:19]   --->   Operation 92 'store' <Predicate = (!icmp_ln17)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind" [gemm.cpp:19]   --->   Operation 93 'specregionend' 'burstread_rend' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "br label %burst.rd.header"   --->   Operation 94 'br' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 4.37>
ST_12 : Operation 95 [7/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_1, i32 262144)" [gemm.cpp:24]   --->   Operation 95 'readreq' 'DATA_BUNDLE_addr_1_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 4.37>
ST_13 : Operation 96 [6/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_1, i32 262144)" [gemm.cpp:24]   --->   Operation 96 'readreq' 'DATA_BUNDLE_addr_1_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 4.37>
ST_14 : Operation 97 [5/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_1, i32 262144)" [gemm.cpp:24]   --->   Operation 97 'readreq' 'DATA_BUNDLE_addr_1_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 4.37>
ST_15 : Operation 98 [4/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_1, i32 262144)" [gemm.cpp:24]   --->   Operation 98 'readreq' 'DATA_BUNDLE_addr_1_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 4.37>
ST_16 : Operation 99 [3/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_1, i32 262144)" [gemm.cpp:24]   --->   Operation 99 'readreq' 'DATA_BUNDLE_addr_1_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 4.37>
ST_17 : Operation 100 [2/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_1, i32 262144)" [gemm.cpp:24]   --->   Operation 100 'readreq' 'DATA_BUNDLE_addr_1_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 4.37>
ST_18 : Operation 101 [1/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_1, i32 262144)" [gemm.cpp:24]   --->   Operation 101 'readreq' 'DATA_BUNDLE_addr_1_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 102 [1/1] (0.60ns)   --->   "br label %burst.rd.header8" [gemm.cpp:24]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.60>

State 19 <SV = 16> <Delay = 1.48>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%indvar_flatten10 = phi i19 [ %add_ln22, %burstread.region1 ], [ 0, %burst.rd.header8.preheader ]" [gemm.cpp:22]   --->   Operation 103 'phi' 'indvar_flatten10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (0.00ns)   --->   "%i1_0 = phi i10 [ %select_ln22_1, %burstread.region1 ], [ 0, %burst.rd.header8.preheader ]" [gemm.cpp:22]   --->   Operation 104 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 105 [1/1] (0.00ns)   --->   "%phi_ln24 = phi i10 [ %add_ln24, %burstread.region1 ], [ 0, %burst.rd.header8.preheader ]" [gemm.cpp:24]   --->   Operation 105 'phi' 'phi_ln24' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 106 [1/1] (0.71ns)   --->   "%icmp_ln22 = icmp eq i19 %indvar_flatten10, -262144" [gemm.cpp:22]   --->   Operation 106 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 107 [1/1] (0.56ns)   --->   "%add_ln22 = add i19 %indvar_flatten10, 1" [gemm.cpp:22]   --->   Operation 107 'add' 'add_ln22' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %.preheader1.preheader, label %burstread.region1" [gemm.cpp:22]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 109 [1/1] (0.54ns)   --->   "%i_1 = add i10 1, %i1_0" [gemm.cpp:22]   --->   Operation 109 'add' 'i_1' <Predicate = (!icmp_ln22)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 110 [1/1] (0.60ns)   --->   "%icmp_ln24 = icmp eq i10 %phi_ln24, -512" [gemm.cpp:24]   --->   Operation 110 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 111 [1/1] (0.30ns)   --->   "%select_ln22 = select i1 %icmp_ln24, i10 0, i10 %phi_ln24" [gemm.cpp:22]   --->   Operation 111 'select' 'select_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 112 [1/1] (0.30ns)   --->   "%select_ln22_1 = select i1 %icmp_ln24, i10 %i_1, i10 %i1_0" [gemm.cpp:22]   --->   Operation 112 'select' 'select_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i10 %select_ln22_1 to i9" [gemm.cpp:22]   --->   Operation 113 'trunc' 'trunc_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln24_mid2 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %trunc_ln22, i9 0)" [gemm.cpp:22]   --->   Operation 114 'bitconcatenate' 'shl_ln24_mid2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (0.54ns)   --->   "%add_ln24 = add i10 1, %select_ln22" [gemm.cpp:24]   --->   Operation 115 'add' 'add_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i10 %select_ln22 to i18" [gemm.cpp:24]   --->   Operation 116 'zext' 'zext_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (0.58ns)   --->   "%add_ln24_1 = add i18 %zext_ln24, %shl_ln24_mid2" [gemm.cpp:24]   --->   Operation 117 'add' 'add_ln24_1' <Predicate = (!icmp_ln22)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i10 %select_ln22 to i9" [gemm.cpp:24]   --->   Operation 118 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i9 @_ssdm_op_PartSelect.i9.i18.i32.i32(i18 %add_ln24_1, i32 9, i32 17)" [gemm.cpp:24]   --->   Operation 119 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 20 <SV = 17> <Delay = 4.37>
ST_20 : Operation 120 [1/1] (4.37ns)   --->   "%DATA_BUNDLE_addr_1_r_1 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %DATA_BUNDLE_addr_1)" [gemm.cpp:24]   --->   Operation 120 'read' 'DATA_BUNDLE_addr_1_r_1' <Predicate = (!icmp_ln22)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 1.15>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @prefetch2_memcpy_OC_s)"   --->   Operation 121 'specloopname' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144) nounwind"   --->   Operation 122 'speclooptripcount' 'empty_11' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_21 : Operation 123 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [gemm.cpp:24]   --->   Operation 123 'specregionbegin' 'burstread_rbegin1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [gemm.cpp:24]   --->   Operation 124 'specpipeline' 'empty_12' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memcpy_OC_OC_b_in_s)" [gemm.cpp:24]   --->   Operation 125 'specloopname' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_21 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_5 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %lshr_ln1, i9 %trunc_ln24)" [gemm.cpp:24]   --->   Operation 126 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i18 %tmp_5 to i64" [gemm.cpp:24]   --->   Operation 127 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "%b_buff_addr = getelementptr [262144 x i32]* %b_buff, i64 0, i64 %zext_ln24_1" [gemm.cpp:24]   --->   Operation 128 'getelementptr' 'b_buff_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_21 : Operation 129 [1/1] (1.15ns)   --->   "store i32 %DATA_BUNDLE_addr_1_r_1, i32* %b_buff_addr, align 4" [gemm.cpp:24]   --->   Operation 129 'store' <Predicate = (!icmp_ln22)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_21 : Operation 130 [1/1] (0.00ns)   --->   "%burstread_rend17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1) nounwind" [gemm.cpp:24]   --->   Operation 130 'specregionend' 'burstread_rend17' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "br label %burst.rd.header8"   --->   Operation 131 'br' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 22 <SV = 17> <Delay = 0.60>
ST_22 : Operation 132 [1/1] (0.60ns)   --->   "br label %.preheader1" [gemm.cpp:28]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.60>

State 23 <SV = 18> <Delay = 4.37>
ST_23 : Operation 133 [1/1] (0.00ns)   --->   "%i2_0 = phi i10 [ %i_3, %OUTER_LOOP_end ], [ 0, %.preheader1.preheader ]"   --->   Operation 133 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 134 [1/1] (0.60ns)   --->   "%icmp_ln28 = icmp eq i10 %i2_0, -512" [gemm.cpp:28]   --->   Operation 134 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512) nounwind"   --->   Operation 135 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 136 [1/1] (0.54ns)   --->   "%i_3 = add i10 %i2_0, 1" [gemm.cpp:28]   --->   Operation 136 'add' 'i_3' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %burst.wr.header.preheader, label %OUTER_LOOP_begin" [gemm.cpp:28]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str8) nounwind" [gemm.cpp:28]   --->   Operation 138 'specloopname' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str8) nounwind" [gemm.cpp:28]   --->   Operation 139 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_6 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %i2_0, i9 0)" [gemm.cpp:35]   --->   Operation 140 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i19 %tmp_6 to i20" [gemm.cpp:31]   --->   Operation 141 'zext' 'zext_ln31' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 142 [1/1] (0.60ns)   --->   "br label %1" [gemm.cpp:31]   --->   Operation 142 'br' <Predicate = (!icmp_ln28)> <Delay = 0.60>
ST_23 : Operation 143 [1/1] (4.37ns)   --->   "%DATA_BUNDLE_addr_wr_s = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %DATA_BUNDLE_addr, i32 262144)" [gemm.cpp:43]   --->   Operation 143 'writereq' 'DATA_BUNDLE_addr_wr_s' <Predicate = (icmp_ln28)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 144 [1/1] (0.60ns)   --->   "br label %burst.wr.header" [gemm.cpp:43]   --->   Operation 144 'br' <Predicate = (icmp_ln28)> <Delay = 0.60>

State 24 <SV = 19> <Delay = 0.72>
ST_24 : Operation 145 [1/1] (0.00ns)   --->   "%j_0 = phi i10 [ 0, %OUTER_LOOP_begin ], [ %j, %INNER_LOOP1_end ]"   --->   Operation 145 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 146 [1/1] (0.60ns)   --->   "%icmp_ln31 = icmp eq i10 %j_0, -512" [gemm.cpp:31]   --->   Operation 146 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 147 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512) nounwind"   --->   Operation 147 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 148 [1/1] (0.54ns)   --->   "%j = add i10 %j_0, 1" [gemm.cpp:31]   --->   Operation 148 'add' 'j' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %OUTER_LOOP_end, label %INNER_LOOP1_begin" [gemm.cpp:31]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [gemm.cpp:31]   --->   Operation 150 'specloopname' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_24 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9) nounwind" [gemm.cpp:31]   --->   Operation 151 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_24 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i10 %j_0 to i20" [gemm.cpp:32]   --->   Operation 152 'zext' 'zext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_24 : Operation 153 [1/1] (0.56ns)   --->   "%add_ln32 = add i20 %zext_ln31, %zext_ln32" [gemm.cpp:32]   --->   Operation 153 'add' 'add_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i20 %add_ln32 to i64" [gemm.cpp:32]   --->   Operation 154 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%c_buff_addr = getelementptr [262144 x i32]* %c_buff, i64 0, i64 %zext_ln32_1" [gemm.cpp:32]   --->   Operation 155 'getelementptr' 'c_buff_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_24 : Operation 156 [1/1] (0.60ns)   --->   "br label %2" [gemm.cpp:34]   --->   Operation 156 'br' <Predicate = (!icmp_ln31)> <Delay = 0.60>
ST_24 : Operation 157 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str8, i32 %tmp_2) nounwind" [gemm.cpp:38]   --->   Operation 157 'specregionend' 'empty_17' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "br label %.preheader1" [gemm.cpp:28]   --->   Operation 158 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 25 <SV = 20> <Delay = 1.72>
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%c_buff_load_1 = phi i32 [ 0, %INNER_LOOP1_begin ], [ %add_ln35, %3 ]" [gemm.cpp:35]   --->   Operation 159 'phi' 'c_buff_load_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 160 [1/1] (0.00ns)   --->   "%k_0 = phi i10 [ 0, %INNER_LOOP1_begin ], [ %k, %3 ]"   --->   Operation 160 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 161 [1/1] (1.15ns)   --->   "store i32 %c_buff_load_1, i32* %c_buff_addr, align 4" [gemm.cpp:35]   --->   Operation 161 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_25 : Operation 162 [1/1] (0.60ns)   --->   "%icmp_ln34 = icmp eq i10 %k_0, -512" [gemm.cpp:34]   --->   Operation 162 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512) nounwind"   --->   Operation 163 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 164 [1/1] (0.54ns)   --->   "%k = add i10 %k_0, 1" [gemm.cpp:34]   --->   Operation 164 'add' 'k' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %INNER_LOOP1_end, label %3" [gemm.cpp:34]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i10 %k_0 to i20" [gemm.cpp:35]   --->   Operation 166 'zext' 'zext_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 167 [1/1] (0.56ns)   --->   "%add_ln35_1 = add i20 %zext_ln35, %zext_ln31" [gemm.cpp:35]   --->   Operation 167 'add' 'add_ln35_1' <Predicate = (!icmp_ln34)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i20 %add_ln35_1 to i64" [gemm.cpp:35]   --->   Operation 168 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%a_buff_addr_1 = getelementptr [262144 x i32]* %a_buff, i64 0, i64 %zext_ln35_1" [gemm.cpp:35]   --->   Operation 169 'getelementptr' 'a_buff_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_9 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %k_0, i9 0)" [gemm.cpp:35]   --->   Operation 170 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i19 %tmp_9 to i20" [gemm.cpp:35]   --->   Operation 171 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 172 [1/1] (0.56ns)   --->   "%add_ln35_2 = add i20 %zext_ln32, %zext_ln35_2" [gemm.cpp:35]   --->   Operation 172 'add' 'add_ln35_2' <Predicate = (!icmp_ln34)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i20 %add_ln35_2 to i64" [gemm.cpp:35]   --->   Operation 173 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%b_buff_addr_1 = getelementptr [262144 x i32]* %b_buff, i64 0, i64 %zext_ln35_3" [gemm.cpp:35]   --->   Operation 174 'getelementptr' 'b_buff_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 175 [2/2] (1.15ns)   --->   "%a_buff_load = load i32* %a_buff_addr_1, align 4" [gemm.cpp:35]   --->   Operation 175 'load' 'a_buff_load' <Predicate = (!icmp_ln34)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_25 : Operation 176 [2/2] (1.15ns)   --->   "%b_buff_load = load i32* %b_buff_addr_1, align 4" [gemm.cpp:35]   --->   Operation 176 'load' 'b_buff_load' <Predicate = (!icmp_ln34)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_4) nounwind" [gemm.cpp:37]   --->   Operation 177 'specregionend' 'empty_16' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "br label %1" [gemm.cpp:31]   --->   Operation 178 'br' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 26 <SV = 21> <Delay = 4.32>
ST_26 : Operation 179 [1/2] (1.15ns)   --->   "%a_buff_load = load i32* %a_buff_addr_1, align 4" [gemm.cpp:35]   --->   Operation 179 'load' 'a_buff_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_26 : Operation 180 [1/2] (1.15ns)   --->   "%b_buff_load = load i32* %b_buff_addr_1, align 4" [gemm.cpp:35]   --->   Operation 180 'load' 'b_buff_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_26 : Operation 181 [1/1] (3.17ns)   --->   "%mul_ln35 = mul nsw i32 %a_buff_load, %b_buff_load" [gemm.cpp:35]   --->   Operation 181 'mul' 'mul_ln35' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 0.66>
ST_27 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [gemm.cpp:34]   --->   Operation 182 'specloopname' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 183 [1/1] (0.66ns)   --->   "%add_ln35 = add nsw i32 %c_buff_load_1, %mul_ln35" [gemm.cpp:35]   --->   Operation 183 'add' 'add_ln35' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 184 [1/1] (0.00ns)   --->   "br label %2" [gemm.cpp:34]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 19> <Delay = 2.64>
ST_28 : Operation 185 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i19 [ %add_ln41, %burstwrite.region ], [ 0, %burst.wr.header.preheader ]" [gemm.cpp:41]   --->   Operation 185 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 186 [1/1] (0.00ns)   --->   "%i3_0 = phi i10 [ %select_ln41_1, %burstwrite.region ], [ 0, %burst.wr.header.preheader ]" [gemm.cpp:41]   --->   Operation 186 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 187 [1/1] (0.00ns)   --->   "%phi_ln43 = phi i10 [ %add_ln43, %burstwrite.region ], [ 0, %burst.wr.header.preheader ]" [gemm.cpp:43]   --->   Operation 187 'phi' 'phi_ln43' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 188 [1/1] (0.71ns)   --->   "%icmp_ln41 = icmp eq i19 %indvar_flatten21, -262144" [gemm.cpp:41]   --->   Operation 188 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 189 [1/1] (0.56ns)   --->   "%add_ln41 = add i19 %indvar_flatten21, 1" [gemm.cpp:41]   --->   Operation 189 'add' 'add_ln41' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 190 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %4, label %burstwrite.region" [gemm.cpp:41]   --->   Operation 190 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 191 [1/1] (0.54ns)   --->   "%i_2 = add i10 1, %i3_0" [gemm.cpp:41]   --->   Operation 191 'add' 'i_2' <Predicate = (!icmp_ln41)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 192 [1/1] (0.60ns)   --->   "%icmp_ln43 = icmp eq i10 %phi_ln43, -512" [gemm.cpp:43]   --->   Operation 192 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 193 [1/1] (0.30ns)   --->   "%select_ln41 = select i1 %icmp_ln43, i10 0, i10 %phi_ln43" [gemm.cpp:41]   --->   Operation 193 'select' 'select_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 194 [1/1] (0.30ns)   --->   "%select_ln41_1 = select i1 %icmp_ln43, i10 %i_2, i10 %i3_0" [gemm.cpp:41]   --->   Operation 194 'select' 'select_ln41_1' <Predicate = (!icmp_ln41)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i10 %select_ln41_1 to i9" [gemm.cpp:41]   --->   Operation 195 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 196 [1/1] (0.00ns)   --->   "%shl_ln43_mid2 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %trunc_ln41, i9 0)" [gemm.cpp:41]   --->   Operation 196 'bitconcatenate' 'shl_ln43_mid2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 197 [1/1] (0.54ns)   --->   "%add_ln43 = add i10 1, %select_ln41" [gemm.cpp:43]   --->   Operation 197 'add' 'add_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i10 %select_ln41 to i18" [gemm.cpp:43]   --->   Operation 198 'zext' 'zext_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i10 %select_ln41 to i9" [gemm.cpp:43]   --->   Operation 199 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 200 [1/1] (0.58ns)   --->   "%add_ln43_1 = add i18 %zext_ln43, %shl_ln43_mid2" [gemm.cpp:43]   --->   Operation 200 'add' 'add_ln43_1' <Predicate = (!icmp_ln41)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 201 [1/1] (0.00ns)   --->   "%lshr_ln2 = call i9 @_ssdm_op_PartSelect.i9.i18.i32.i32(i18 %add_ln43_1, i32 9, i32 17)" [gemm.cpp:43]   --->   Operation 201 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_8 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %lshr_ln2, i9 %trunc_ln43)" [gemm.cpp:43]   --->   Operation 202 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i18 %tmp_8 to i64" [gemm.cpp:43]   --->   Operation 203 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 204 [1/1] (0.00ns)   --->   "%c_buff_addr_1 = getelementptr [262144 x i32]* %c_buff, i64 0, i64 %zext_ln43_1" [gemm.cpp:43]   --->   Operation 204 'getelementptr' 'c_buff_addr_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 205 [2/2] (1.15ns)   --->   "%c_buff_load = load i32* %c_buff_addr_1, align 4" [gemm.cpp:43]   --->   Operation 205 'load' 'c_buff_load' <Predicate = (!icmp_ln41)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>

State 29 <SV = 20> <Delay = 1.15>
ST_29 : Operation 206 [1/2] (1.15ns)   --->   "%c_buff_load = load i32* %c_buff_addr_1, align 4" [gemm.cpp:43]   --->   Operation 206 'load' 'c_buff_load' <Predicate = (!icmp_ln41)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>

State 30 <SV = 21> <Delay = 4.37>
ST_30 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @prefetch3_memcpy_OC_s)"   --->   Operation 207 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 208 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144) nounwind"   --->   Operation 208 'speclooptripcount' 'empty_18' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 209 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [gemm.cpp:43]   --->   Operation 209 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 210 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind" [gemm.cpp:43]   --->   Operation 210 'specpipeline' 'empty_19' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @memcpy_OC_output_OC_s)" [gemm.cpp:43]   --->   Operation 211 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 212 [1/1] (4.37ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %DATA_BUNDLE_addr, i32 %c_buff_load, i4 -1)" [gemm.cpp:43]   --->   Operation 212 'write' <Predicate = (!icmp_ln41)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 213 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind" [gemm.cpp:43]   --->   Operation 213 'specregionend' 'burstwrite_rend' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 214 [1/1] (0.00ns)   --->   "br label %burst.wr.header"   --->   Operation 214 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 31 <SV = 20> <Delay = 4.37>
ST_31 : Operation 215 [5/5] (4.37ns)   --->   "%DATA_BUNDLE_addr_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %DATA_BUNDLE_addr)" [gemm.cpp:43]   --->   Operation 215 'writeresp' 'DATA_BUNDLE_addr_wr_1' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 21> <Delay = 4.37>
ST_32 : Operation 216 [4/5] (4.37ns)   --->   "%DATA_BUNDLE_addr_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %DATA_BUNDLE_addr)" [gemm.cpp:43]   --->   Operation 216 'writeresp' 'DATA_BUNDLE_addr_wr_1' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 22> <Delay = 4.37>
ST_33 : Operation 217 [3/5] (4.37ns)   --->   "%DATA_BUNDLE_addr_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %DATA_BUNDLE_addr)" [gemm.cpp:43]   --->   Operation 217 'writeresp' 'DATA_BUNDLE_addr_wr_1' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 23> <Delay = 4.37>
ST_34 : Operation 218 [2/5] (4.37ns)   --->   "%DATA_BUNDLE_addr_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %DATA_BUNDLE_addr)" [gemm.cpp:43]   --->   Operation 218 'writeresp' 'DATA_BUNDLE_addr_wr_1' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 24> <Delay = 4.37>
ST_35 : Operation 219 [1/5] (4.37ns)   --->   "%DATA_BUNDLE_addr_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %DATA_BUNDLE_addr)" [gemm.cpp:43]   --->   Operation 219 'writeresp' 'DATA_BUNDLE_addr_wr_1' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 220 [1/1] (0.00ns)   --->   "ret void" [gemm.cpp:45]   --->   Operation 220 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ DATA_BUNDLE]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_read            (read             ) [ 000000000000000000000000000000000000]
b_in_read              (read             ) [ 000000000000000000000000000000000000]
a_in_read              (read             ) [ 000000000000000000000000000000000000]
output5                (partselect       ) [ 001111111000000000000000000000000000]
b_in3                  (partselect       ) [ 001111111000000000000000000000000000]
a_in1                  (partselect       ) [ 001000000000000000000000000000000000]
a_buff                 (alloca           ) [ 001111111111111111111111111100000000]
b_buff                 (alloca           ) [ 001111111111111111111111111100000000]
c_buff                 (alloca           ) [ 001111111111111111111111111111100000]
empty_8                (zext             ) [ 000000000000000000000000000000000000]
DATA_BUNDLE_addr_2     (getelementptr    ) [ 000111111111000000000000000000000000]
empty                  (zext             ) [ 000000000000000000000000000000000000]
DATA_BUNDLE_addr       (getelementptr    ) [ 000000000111111111111111111111111111]
empty_7                (zext             ) [ 000000000000000000000000000000000000]
DATA_BUNDLE_addr_1     (getelementptr    ) [ 000000000111111111111100000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 000000000000000000000000000000000000]
specinterface_ln8      (specinterface    ) [ 000000000000000000000000000000000000]
specinterface_ln8      (specinterface    ) [ 000000000000000000000000000000000000]
specinterface_ln9      (specinterface    ) [ 000000000000000000000000000000000000]
specinterface_ln10     (specinterface    ) [ 000000000000000000000000000000000000]
specinterface_ln11     (specinterface    ) [ 000000000000000000000000000000000000]
DATA_BUNDLE_addr_2_r   (readreq          ) [ 000000000000000000000000000000000000]
br_ln17                (br               ) [ 000000001111000000000000000000000000]
indvar_flatten         (phi              ) [ 000000000100000000000000000000000000]
i_0                    (phi              ) [ 000000000100000000000000000000000000]
phi_ln19               (phi              ) [ 000000000100000000000000000000000000]
icmp_ln17              (icmp             ) [ 000000000111000000000000000000000000]
add_ln17               (add              ) [ 000000001111000000000000000000000000]
br_ln17                (br               ) [ 000000000000000000000000000000000000]
i                      (add              ) [ 000000000000000000000000000000000000]
icmp_ln19              (icmp             ) [ 000000000000000000000000000000000000]
select_ln17            (select           ) [ 000000000000000000000000000000000000]
select_ln17_1          (select           ) [ 000000001111000000000000000000000000]
trunc_ln17             (trunc            ) [ 000000000000000000000000000000000000]
shl_ln19_mid2          (bitconcatenate   ) [ 000000000000000000000000000000000000]
add_ln19               (add              ) [ 000000001111000000000000000000000000]
zext_ln19              (zext             ) [ 000000000000000000000000000000000000]
add_ln19_1             (add              ) [ 000000000000000000000000000000000000]
trunc_ln19             (trunc            ) [ 000000000111000000000000000000000000]
lshr_ln                (partselect       ) [ 000000000111000000000000000000000000]
DATA_BUNDLE_addr_2_r_1 (read             ) [ 000000000101000000000000000000000000]
specloopname_ln0       (specloopname     ) [ 000000000000000000000000000000000000]
empty_9                (speclooptripcount) [ 000000000000000000000000000000000000]
burstread_rbegin       (specregionbegin  ) [ 000000000000000000000000000000000000]
empty_10               (specpipeline     ) [ 000000000000000000000000000000000000]
specloopname_ln19      (specloopname     ) [ 000000000000000000000000000000000000]
tmp_1                  (bitconcatenate   ) [ 000000000000000000000000000000000000]
zext_ln19_1            (zext             ) [ 000000000000000000000000000000000000]
a_buff_addr            (getelementptr    ) [ 000000000000000000000000000000000000]
store_ln19             (store            ) [ 000000000000000000000000000000000000]
burstread_rend         (specregionend    ) [ 000000000000000000000000000000000000]
br_ln0                 (br               ) [ 000000001111000000000000000000000000]
DATA_BUNDLE_addr_1_r   (readreq          ) [ 000000000000000000000000000000000000]
br_ln24                (br               ) [ 000000000000000000111100000000000000]
indvar_flatten10       (phi              ) [ 000000000000000000010000000000000000]
i1_0                   (phi              ) [ 000000000000000000010000000000000000]
phi_ln24               (phi              ) [ 000000000000000000010000000000000000]
icmp_ln22              (icmp             ) [ 000000000000000000011100000000000000]
add_ln22               (add              ) [ 000000000000000000111100000000000000]
br_ln22                (br               ) [ 000000000000000000000000000000000000]
i_1                    (add              ) [ 000000000000000000000000000000000000]
icmp_ln24              (icmp             ) [ 000000000000000000000000000000000000]
select_ln22            (select           ) [ 000000000000000000000000000000000000]
select_ln22_1          (select           ) [ 000000000000000000111100000000000000]
trunc_ln22             (trunc            ) [ 000000000000000000000000000000000000]
shl_ln24_mid2          (bitconcatenate   ) [ 000000000000000000000000000000000000]
add_ln24               (add              ) [ 000000000000000000111100000000000000]
zext_ln24              (zext             ) [ 000000000000000000000000000000000000]
add_ln24_1             (add              ) [ 000000000000000000000000000000000000]
trunc_ln24             (trunc            ) [ 000000000000000000011100000000000000]
lshr_ln1               (partselect       ) [ 000000000000000000011100000000000000]
DATA_BUNDLE_addr_1_r_1 (read             ) [ 000000000000000000010100000000000000]
specloopname_ln0       (specloopname     ) [ 000000000000000000000000000000000000]
empty_11               (speclooptripcount) [ 000000000000000000000000000000000000]
burstread_rbegin1      (specregionbegin  ) [ 000000000000000000000000000000000000]
empty_12               (specpipeline     ) [ 000000000000000000000000000000000000]
specloopname_ln24      (specloopname     ) [ 000000000000000000000000000000000000]
tmp_5                  (bitconcatenate   ) [ 000000000000000000000000000000000000]
zext_ln24_1            (zext             ) [ 000000000000000000000000000000000000]
b_buff_addr            (getelementptr    ) [ 000000000000000000000000000000000000]
store_ln24             (store            ) [ 000000000000000000000000000000000000]
burstread_rend17       (specregionend    ) [ 000000000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000111100000000000000]
br_ln28                (br               ) [ 000000000000000000000011111100000000]
i2_0                   (phi              ) [ 000000000000000000000001000000000000]
icmp_ln28              (icmp             ) [ 000000000000000000000001111111100000]
empty_13               (speclooptripcount) [ 000000000000000000000000000000000000]
i_3                    (add              ) [ 000000000000000000000011111100000000]
br_ln28                (br               ) [ 000000000000000000000000000000000000]
specloopname_ln28      (specloopname     ) [ 000000000000000000000000000000000000]
tmp_2                  (specregionbegin  ) [ 000000000000000000000000111100000000]
tmp_6                  (bitconcatenate   ) [ 000000000000000000000000000000000000]
zext_ln31              (zext             ) [ 000000000000000000000000111100000000]
br_ln31                (br               ) [ 000000000000000000000001111100000000]
DATA_BUNDLE_addr_wr_s  (writereq         ) [ 000000000000000000000000000000000000]
br_ln43                (br               ) [ 000000000000000000000001111111100000]
j_0                    (phi              ) [ 000000000000000000000000100000000000]
icmp_ln31              (icmp             ) [ 000000000000000000000001111100000000]
empty_14               (speclooptripcount) [ 000000000000000000000000000000000000]
j                      (add              ) [ 000000000000000000000001111100000000]
br_ln31                (br               ) [ 000000000000000000000000000000000000]
specloopname_ln31      (specloopname     ) [ 000000000000000000000000000000000000]
tmp_4                  (specregionbegin  ) [ 000000000000000000000000011100000000]
zext_ln32              (zext             ) [ 000000000000000000000000011100000000]
add_ln32               (add              ) [ 000000000000000000000000000000000000]
zext_ln32_1            (zext             ) [ 000000000000000000000000000000000000]
c_buff_addr            (getelementptr    ) [ 000000000000000000000000011100000000]
br_ln34                (br               ) [ 000000000000000000000001111100000000]
empty_17               (specregionend    ) [ 000000000000000000000000000000000000]
br_ln28                (br               ) [ 000000000000000000000011111100000000]
c_buff_load_1          (phi              ) [ 000000000000000000000000011100000000]
k_0                    (phi              ) [ 000000000000000000000000010000000000]
store_ln35             (store            ) [ 000000000000000000000000000000000000]
icmp_ln34              (icmp             ) [ 000000000000000000000001111100000000]
empty_15               (speclooptripcount) [ 000000000000000000000000000000000000]
k                      (add              ) [ 000000000000000000000001111100000000]
br_ln34                (br               ) [ 000000000000000000000000000000000000]
zext_ln35              (zext             ) [ 000000000000000000000000000000000000]
add_ln35_1             (add              ) [ 000000000000000000000000000000000000]
zext_ln35_1            (zext             ) [ 000000000000000000000000000000000000]
a_buff_addr_1          (getelementptr    ) [ 000000000000000000000000001000000000]
tmp_9                  (bitconcatenate   ) [ 000000000000000000000000000000000000]
zext_ln35_2            (zext             ) [ 000000000000000000000000000000000000]
add_ln35_2             (add              ) [ 000000000000000000000000000000000000]
zext_ln35_3            (zext             ) [ 000000000000000000000000000000000000]
b_buff_addr_1          (getelementptr    ) [ 000000000000000000000000001000000000]
empty_16               (specregionend    ) [ 000000000000000000000000000000000000]
br_ln31                (br               ) [ 000000000000000000000001111100000000]
a_buff_load            (load             ) [ 000000000000000000000000000000000000]
b_buff_load            (load             ) [ 000000000000000000000000000000000000]
mul_ln35               (mul              ) [ 000000000000000000000000000100000000]
specloopname_ln34      (specloopname     ) [ 000000000000000000000000000000000000]
add_ln35               (add              ) [ 000000000000000000000001111100000000]
br_ln34                (br               ) [ 000000000000000000000001111100000000]
indvar_flatten21       (phi              ) [ 000000000000000000000000000010000000]
i3_0                   (phi              ) [ 000000000000000000000000000010000000]
phi_ln43               (phi              ) [ 000000000000000000000000000010000000]
icmp_ln41              (icmp             ) [ 000000000000000000000000000011100000]
add_ln41               (add              ) [ 000000000000000000000001000011100000]
br_ln41                (br               ) [ 000000000000000000000000000000000000]
i_2                    (add              ) [ 000000000000000000000000000000000000]
icmp_ln43              (icmp             ) [ 000000000000000000000000000000000000]
select_ln41            (select           ) [ 000000000000000000000000000000000000]
select_ln41_1          (select           ) [ 000000000000000000000001000011100000]
trunc_ln41             (trunc            ) [ 000000000000000000000000000000000000]
shl_ln43_mid2          (bitconcatenate   ) [ 000000000000000000000000000000000000]
add_ln43               (add              ) [ 000000000000000000000001000011100000]
zext_ln43              (zext             ) [ 000000000000000000000000000000000000]
trunc_ln43             (trunc            ) [ 000000000000000000000000000000000000]
add_ln43_1             (add              ) [ 000000000000000000000000000000000000]
lshr_ln2               (partselect       ) [ 000000000000000000000000000000000000]
tmp_8                  (bitconcatenate   ) [ 000000000000000000000000000000000000]
zext_ln43_1            (zext             ) [ 000000000000000000000000000000000000]
c_buff_addr_1          (getelementptr    ) [ 000000000000000000000000000011000000]
c_buff_load            (load             ) [ 000000000000000000000000000010100000]
specloopname_ln0       (specloopname     ) [ 000000000000000000000000000000000000]
empty_18               (speclooptripcount) [ 000000000000000000000000000000000000]
burstwrite_rbegin      (specregionbegin  ) [ 000000000000000000000000000000000000]
empty_19               (specpipeline     ) [ 000000000000000000000000000000000000]
specloopname_ln43      (specloopname     ) [ 000000000000000000000000000000000000]
write_ln43             (write            ) [ 000000000000000000000000000000000000]
burstwrite_rend        (specregionend    ) [ 000000000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000001000011100000]
DATA_BUNDLE_addr_wr_1  (writeresp        ) [ 000000000000000000000000000000000000]
ret_ln45               (ret              ) [ 000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DATA_BUNDLE">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_BUNDLE"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_in">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_in"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gemm_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i9.i9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="prefetch1_memcpy_OC_s"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_OC_a_in_s"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="prefetch2_memcpy_OC_s"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_OC_b_in_s"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i10.i9"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="prefetch3_memcpy_OC_s"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_output_OC_s"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="a_buff_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_buff/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="b_buff_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_buff/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="c_buff_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_buff/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="output_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="b_in_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_in_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="a_in_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_in_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_readreq_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="20" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="DATA_BUNDLE_addr_2_r/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="DATA_BUNDLE_addr_2_r_1_read_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="8"/>
<pin id="180" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="DATA_BUNDLE_addr_2_r_1/10 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_readreq_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="2"/>
<pin id="185" dir="0" index="2" bw="20" slack="0"/>
<pin id="186" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="DATA_BUNDLE_addr_1_r/12 "/>
</bind>
</comp>

<comp id="189" class="1004" name="DATA_BUNDLE_addr_1_r_1_read_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="10"/>
<pin id="192" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="DATA_BUNDLE_addr_1_r_1/20 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_writeresp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="11"/>
<pin id="197" dir="0" index="2" bw="20" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="DATA_BUNDLE_addr_wr_s/23 DATA_BUNDLE_addr_wr_1/31 "/>
</bind>
</comp>

<comp id="201" class="1004" name="write_ln43_write_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="14"/>
<pin id="204" dir="0" index="2" bw="32" slack="1"/>
<pin id="205" dir="0" index="3" bw="1" slack="0"/>
<pin id="206" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln43/30 "/>
</bind>
</comp>

<comp id="210" class="1004" name="a_buff_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="18" slack="0"/>
<pin id="214" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_buff_addr/11 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="18" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="1"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln19/11 a_buff_load/25 "/>
</bind>
</comp>

<comp id="222" class="1004" name="b_buff_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="18" slack="0"/>
<pin id="226" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_buff_addr/21 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="18" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="1"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln24/21 b_buff_load/25 "/>
</bind>
</comp>

<comp id="234" class="1004" name="c_buff_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="20" slack="0"/>
<pin id="238" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_buff_addr/24 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="18" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln35/25 c_buff_load/28 "/>
</bind>
</comp>

<comp id="245" class="1004" name="a_buff_addr_1_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="20" slack="0"/>
<pin id="249" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_buff_addr_1/25 "/>
</bind>
</comp>

<comp id="251" class="1004" name="b_buff_addr_1_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="20" slack="0"/>
<pin id="255" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_buff_addr_1/25 "/>
</bind>
</comp>

<comp id="259" class="1004" name="c_buff_addr_1_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="18" slack="0"/>
<pin id="263" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_buff_addr_1/28 "/>
</bind>
</comp>

<comp id="266" class="1005" name="indvar_flatten_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="19" slack="1"/>
<pin id="268" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="indvar_flatten_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="19" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/9 "/>
</bind>
</comp>

<comp id="277" class="1005" name="i_0_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="1"/>
<pin id="279" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="i_0_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="10" slack="0"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/9 "/>
</bind>
</comp>

<comp id="288" class="1005" name="phi_ln19_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="1"/>
<pin id="290" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln19 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="phi_ln19_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="10" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln19/9 "/>
</bind>
</comp>

<comp id="299" class="1005" name="indvar_flatten10_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="19" slack="1"/>
<pin id="301" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten10 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="indvar_flatten10_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="19" slack="0"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="1" slack="1"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten10/19 "/>
</bind>
</comp>

<comp id="310" class="1005" name="i1_0_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="10" slack="1"/>
<pin id="312" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="i1_0_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="0"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="1" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/19 "/>
</bind>
</comp>

<comp id="321" class="1005" name="phi_ln24_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="1"/>
<pin id="323" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln24 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="phi_ln24_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="1" slack="1"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln24/19 "/>
</bind>
</comp>

<comp id="332" class="1005" name="i2_0_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="10" slack="1"/>
<pin id="334" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="i2_0_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="0"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="1" slack="1"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/23 "/>
</bind>
</comp>

<comp id="343" class="1005" name="j_0_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="1"/>
<pin id="345" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="j_0_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="10" slack="0"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/24 "/>
</bind>
</comp>

<comp id="354" class="1005" name="c_buff_load_1_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_buff_load_1 (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="c_buff_load_1_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="32" slack="1"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_buff_load_1/25 "/>
</bind>
</comp>

<comp id="367" class="1005" name="k_0_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="10" slack="1"/>
<pin id="369" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="371" class="1004" name="k_0_phi_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="10" slack="0"/>
<pin id="375" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/25 "/>
</bind>
</comp>

<comp id="378" class="1005" name="indvar_flatten21_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="19" slack="1"/>
<pin id="380" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="indvar_flatten21_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="19" slack="0"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="1" slack="1"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/28 "/>
</bind>
</comp>

<comp id="389" class="1005" name="i3_0_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="10" slack="1"/>
<pin id="391" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i3_0 (phireg) "/>
</bind>
</comp>

<comp id="393" class="1004" name="i3_0_phi_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="10" slack="0"/>
<pin id="395" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="396" dir="0" index="2" bw="1" slack="1"/>
<pin id="397" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0/28 "/>
</bind>
</comp>

<comp id="400" class="1005" name="phi_ln43_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="1"/>
<pin id="402" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln43 (phireg) "/>
</bind>
</comp>

<comp id="404" class="1004" name="phi_ln43_phi_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="10" slack="0"/>
<pin id="406" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="1" slack="1"/>
<pin id="408" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln43/28 "/>
</bind>
</comp>

<comp id="411" class="1004" name="output5_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="30" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="0" index="2" bw="3" slack="0"/>
<pin id="415" dir="0" index="3" bw="6" slack="0"/>
<pin id="416" dir="1" index="4" bw="30" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="output5/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="b_in3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="30" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="0" index="2" bw="3" slack="0"/>
<pin id="425" dir="0" index="3" bw="6" slack="0"/>
<pin id="426" dir="1" index="4" bw="30" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b_in3/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="a_in1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="30" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="0" index="2" bw="3" slack="0"/>
<pin id="435" dir="0" index="3" bw="6" slack="0"/>
<pin id="436" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_in1/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="empty_8_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="30" slack="1"/>
<pin id="443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_8/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="DATA_BUNDLE_addr_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_BUNDLE_addr_2/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="empty_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="30" slack="7"/>
<pin id="453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty/8 "/>
</bind>
</comp>

<comp id="454" class="1004" name="DATA_BUNDLE_addr_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_BUNDLE_addr/8 "/>
</bind>
</comp>

<comp id="460" class="1004" name="empty_7_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="30" slack="7"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_7/8 "/>
</bind>
</comp>

<comp id="463" class="1004" name="DATA_BUNDLE_addr_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_BUNDLE_addr_1/8 "/>
</bind>
</comp>

<comp id="469" class="1004" name="icmp_ln17_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="19" slack="0"/>
<pin id="471" dir="0" index="1" bw="19" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/9 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln17_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="19" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/9 "/>
</bind>
</comp>

<comp id="481" class="1004" name="i_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="10" slack="0"/>
<pin id="484" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="487" class="1004" name="icmp_ln19_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="0"/>
<pin id="489" dir="0" index="1" bw="10" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/9 "/>
</bind>
</comp>

<comp id="493" class="1004" name="select_ln17_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="10" slack="0"/>
<pin id="496" dir="0" index="2" bw="10" slack="0"/>
<pin id="497" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/9 "/>
</bind>
</comp>

<comp id="501" class="1004" name="select_ln17_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="10" slack="0"/>
<pin id="504" dir="0" index="2" bw="10" slack="0"/>
<pin id="505" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_1/9 "/>
</bind>
</comp>

<comp id="509" class="1004" name="trunc_ln17_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="10" slack="0"/>
<pin id="511" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/9 "/>
</bind>
</comp>

<comp id="513" class="1004" name="shl_ln19_mid2_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="18" slack="0"/>
<pin id="515" dir="0" index="1" bw="9" slack="0"/>
<pin id="516" dir="0" index="2" bw="1" slack="0"/>
<pin id="517" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln19_mid2/9 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln19_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="10" slack="0"/>
<pin id="524" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/9 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln19_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="10" slack="0"/>
<pin id="529" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/9 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln19_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="10" slack="0"/>
<pin id="533" dir="0" index="1" bw="18" slack="0"/>
<pin id="534" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/9 "/>
</bind>
</comp>

<comp id="537" class="1004" name="trunc_ln19_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="10" slack="0"/>
<pin id="539" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/9 "/>
</bind>
</comp>

<comp id="541" class="1004" name="lshr_ln_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="9" slack="0"/>
<pin id="543" dir="0" index="1" bw="18" slack="0"/>
<pin id="544" dir="0" index="2" bw="5" slack="0"/>
<pin id="545" dir="0" index="3" bw="6" slack="0"/>
<pin id="546" dir="1" index="4" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/9 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="18" slack="0"/>
<pin id="553" dir="0" index="1" bw="9" slack="2"/>
<pin id="554" dir="0" index="2" bw="9" slack="2"/>
<pin id="555" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln19_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="18" slack="0"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/11 "/>
</bind>
</comp>

<comp id="562" class="1004" name="icmp_ln22_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="19" slack="0"/>
<pin id="564" dir="0" index="1" bw="19" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/19 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln22_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="19" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/19 "/>
</bind>
</comp>

<comp id="574" class="1004" name="i_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="10" slack="0"/>
<pin id="577" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/19 "/>
</bind>
</comp>

<comp id="580" class="1004" name="icmp_ln24_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="10" slack="0"/>
<pin id="582" dir="0" index="1" bw="10" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/19 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln22_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="10" slack="0"/>
<pin id="589" dir="0" index="2" bw="10" slack="0"/>
<pin id="590" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/19 "/>
</bind>
</comp>

<comp id="594" class="1004" name="select_ln22_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="10" slack="0"/>
<pin id="597" dir="0" index="2" bw="10" slack="0"/>
<pin id="598" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_1/19 "/>
</bind>
</comp>

<comp id="602" class="1004" name="trunc_ln22_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="10" slack="0"/>
<pin id="604" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/19 "/>
</bind>
</comp>

<comp id="606" class="1004" name="shl_ln24_mid2_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="18" slack="0"/>
<pin id="608" dir="0" index="1" bw="9" slack="0"/>
<pin id="609" dir="0" index="2" bw="1" slack="0"/>
<pin id="610" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln24_mid2/19 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln24_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="10" slack="0"/>
<pin id="617" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/19 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln24_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="10" slack="0"/>
<pin id="622" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/19 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln24_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="10" slack="0"/>
<pin id="626" dir="0" index="1" bw="18" slack="0"/>
<pin id="627" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/19 "/>
</bind>
</comp>

<comp id="630" class="1004" name="trunc_ln24_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="10" slack="0"/>
<pin id="632" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/19 "/>
</bind>
</comp>

<comp id="634" class="1004" name="lshr_ln1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="9" slack="0"/>
<pin id="636" dir="0" index="1" bw="18" slack="0"/>
<pin id="637" dir="0" index="2" bw="5" slack="0"/>
<pin id="638" dir="0" index="3" bw="6" slack="0"/>
<pin id="639" dir="1" index="4" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/19 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_5_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="18" slack="0"/>
<pin id="646" dir="0" index="1" bw="9" slack="2"/>
<pin id="647" dir="0" index="2" bw="9" slack="2"/>
<pin id="648" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/21 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln24_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="18" slack="0"/>
<pin id="652" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/21 "/>
</bind>
</comp>

<comp id="655" class="1004" name="icmp_ln28_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="10" slack="0"/>
<pin id="657" dir="0" index="1" bw="10" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/23 "/>
</bind>
</comp>

<comp id="661" class="1004" name="i_3_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="10" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/23 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_6_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="19" slack="0"/>
<pin id="669" dir="0" index="1" bw="10" slack="0"/>
<pin id="670" dir="0" index="2" bw="1" slack="0"/>
<pin id="671" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/23 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln31_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="19" slack="0"/>
<pin id="677" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/23 "/>
</bind>
</comp>

<comp id="679" class="1004" name="icmp_ln31_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="10" slack="0"/>
<pin id="681" dir="0" index="1" bw="10" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/24 "/>
</bind>
</comp>

<comp id="685" class="1004" name="j_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="10" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/24 "/>
</bind>
</comp>

<comp id="691" class="1004" name="zext_ln32_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="10" slack="0"/>
<pin id="693" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/24 "/>
</bind>
</comp>

<comp id="695" class="1004" name="add_ln32_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="19" slack="1"/>
<pin id="697" dir="0" index="1" bw="10" slack="0"/>
<pin id="698" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/24 "/>
</bind>
</comp>

<comp id="700" class="1004" name="zext_ln32_1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="20" slack="0"/>
<pin id="702" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/24 "/>
</bind>
</comp>

<comp id="705" class="1004" name="icmp_ln34_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="10" slack="0"/>
<pin id="707" dir="0" index="1" bw="10" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/25 "/>
</bind>
</comp>

<comp id="711" class="1004" name="k_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="10" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/25 "/>
</bind>
</comp>

<comp id="717" class="1004" name="zext_ln35_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="10" slack="0"/>
<pin id="719" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/25 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln35_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="10" slack="0"/>
<pin id="723" dir="0" index="1" bw="19" slack="2"/>
<pin id="724" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/25 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln35_1_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="20" slack="0"/>
<pin id="728" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/25 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_9_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="19" slack="0"/>
<pin id="733" dir="0" index="1" bw="10" slack="0"/>
<pin id="734" dir="0" index="2" bw="1" slack="0"/>
<pin id="735" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/25 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln35_2_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="19" slack="0"/>
<pin id="741" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/25 "/>
</bind>
</comp>

<comp id="743" class="1004" name="add_ln35_2_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="10" slack="1"/>
<pin id="745" dir="0" index="1" bw="19" slack="0"/>
<pin id="746" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_2/25 "/>
</bind>
</comp>

<comp id="748" class="1004" name="zext_ln35_3_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="20" slack="0"/>
<pin id="750" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/25 "/>
</bind>
</comp>

<comp id="753" class="1004" name="mul_ln35_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="0" index="1" bw="32" slack="0"/>
<pin id="756" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35/26 "/>
</bind>
</comp>

<comp id="759" class="1004" name="add_ln35_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="2"/>
<pin id="761" dir="0" index="1" bw="32" slack="1"/>
<pin id="762" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/27 "/>
</bind>
</comp>

<comp id="764" class="1004" name="icmp_ln41_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="19" slack="0"/>
<pin id="766" dir="0" index="1" bw="19" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/28 "/>
</bind>
</comp>

<comp id="770" class="1004" name="add_ln41_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="19" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/28 "/>
</bind>
</comp>

<comp id="776" class="1004" name="i_2_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="10" slack="0"/>
<pin id="779" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/28 "/>
</bind>
</comp>

<comp id="782" class="1004" name="icmp_ln43_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="10" slack="0"/>
<pin id="784" dir="0" index="1" bw="10" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/28 "/>
</bind>
</comp>

<comp id="788" class="1004" name="select_ln41_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="10" slack="0"/>
<pin id="791" dir="0" index="2" bw="10" slack="0"/>
<pin id="792" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/28 "/>
</bind>
</comp>

<comp id="796" class="1004" name="select_ln41_1_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="10" slack="0"/>
<pin id="799" dir="0" index="2" bw="10" slack="0"/>
<pin id="800" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_1/28 "/>
</bind>
</comp>

<comp id="804" class="1004" name="trunc_ln41_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="10" slack="0"/>
<pin id="806" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/28 "/>
</bind>
</comp>

<comp id="808" class="1004" name="shl_ln43_mid2_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="18" slack="0"/>
<pin id="810" dir="0" index="1" bw="9" slack="0"/>
<pin id="811" dir="0" index="2" bw="1" slack="0"/>
<pin id="812" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln43_mid2/28 "/>
</bind>
</comp>

<comp id="816" class="1004" name="add_ln43_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="10" slack="0"/>
<pin id="819" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/28 "/>
</bind>
</comp>

<comp id="822" class="1004" name="zext_ln43_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="10" slack="0"/>
<pin id="824" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/28 "/>
</bind>
</comp>

<comp id="826" class="1004" name="trunc_ln43_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="10" slack="0"/>
<pin id="828" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/28 "/>
</bind>
</comp>

<comp id="830" class="1004" name="add_ln43_1_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="10" slack="0"/>
<pin id="832" dir="0" index="1" bw="18" slack="0"/>
<pin id="833" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/28 "/>
</bind>
</comp>

<comp id="836" class="1004" name="lshr_ln2_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="9" slack="0"/>
<pin id="838" dir="0" index="1" bw="18" slack="0"/>
<pin id="839" dir="0" index="2" bw="5" slack="0"/>
<pin id="840" dir="0" index="3" bw="6" slack="0"/>
<pin id="841" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/28 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp_8_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="18" slack="0"/>
<pin id="848" dir="0" index="1" bw="9" slack="0"/>
<pin id="849" dir="0" index="2" bw="9" slack="0"/>
<pin id="850" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/28 "/>
</bind>
</comp>

<comp id="854" class="1004" name="zext_ln43_1_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="18" slack="0"/>
<pin id="856" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_1/28 "/>
</bind>
</comp>

<comp id="859" class="1005" name="output5_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="30" slack="7"/>
<pin id="861" dir="1" index="1" bw="30" slack="7"/>
</pin_list>
<bind>
<opset="output5 "/>
</bind>
</comp>

<comp id="864" class="1005" name="b_in3_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="30" slack="7"/>
<pin id="866" dir="1" index="1" bw="30" slack="7"/>
</pin_list>
<bind>
<opset="b_in3 "/>
</bind>
</comp>

<comp id="869" class="1005" name="a_in1_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="30" slack="1"/>
<pin id="871" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="a_in1 "/>
</bind>
</comp>

<comp id="874" class="1005" name="DATA_BUNDLE_addr_2_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="1"/>
<pin id="876" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DATA_BUNDLE_addr_2 "/>
</bind>
</comp>

<comp id="880" class="1005" name="DATA_BUNDLE_addr_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="11"/>
<pin id="882" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="DATA_BUNDLE_addr "/>
</bind>
</comp>

<comp id="886" class="1005" name="DATA_BUNDLE_addr_1_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="2"/>
<pin id="888" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="DATA_BUNDLE_addr_1 "/>
</bind>
</comp>

<comp id="892" class="1005" name="icmp_ln17_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="1"/>
<pin id="894" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="896" class="1005" name="add_ln17_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="19" slack="0"/>
<pin id="898" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="901" class="1005" name="select_ln17_1_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="10" slack="0"/>
<pin id="903" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln17_1 "/>
</bind>
</comp>

<comp id="906" class="1005" name="add_ln19_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="10" slack="0"/>
<pin id="908" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="911" class="1005" name="trunc_ln19_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="9" slack="2"/>
<pin id="913" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln19 "/>
</bind>
</comp>

<comp id="916" class="1005" name="lshr_ln_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="9" slack="2"/>
<pin id="918" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="921" class="1005" name="DATA_BUNDLE_addr_2_r_1_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="1"/>
<pin id="923" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DATA_BUNDLE_addr_2_r_1 "/>
</bind>
</comp>

<comp id="926" class="1005" name="icmp_ln22_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="1"/>
<pin id="928" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="930" class="1005" name="add_ln22_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="19" slack="0"/>
<pin id="932" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="935" class="1005" name="select_ln22_1_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="10" slack="0"/>
<pin id="937" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln22_1 "/>
</bind>
</comp>

<comp id="940" class="1005" name="add_ln24_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="10" slack="0"/>
<pin id="942" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="945" class="1005" name="trunc_ln24_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="9" slack="2"/>
<pin id="947" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln24 "/>
</bind>
</comp>

<comp id="950" class="1005" name="lshr_ln1_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="9" slack="2"/>
<pin id="952" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln1 "/>
</bind>
</comp>

<comp id="955" class="1005" name="DATA_BUNDLE_addr_1_r_1_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="1"/>
<pin id="957" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DATA_BUNDLE_addr_1_r_1 "/>
</bind>
</comp>

<comp id="960" class="1005" name="icmp_ln28_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="1"/>
<pin id="962" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="964" class="1005" name="i_3_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="10" slack="0"/>
<pin id="966" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="969" class="1005" name="zext_ln31_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="20" slack="1"/>
<pin id="971" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="978" class="1005" name="j_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="10" slack="0"/>
<pin id="980" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="983" class="1005" name="zext_ln32_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="20" slack="1"/>
<pin id="985" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln32 "/>
</bind>
</comp>

<comp id="988" class="1005" name="c_buff_addr_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="18" slack="1"/>
<pin id="990" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="c_buff_addr "/>
</bind>
</comp>

<comp id="996" class="1005" name="k_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="10" slack="0"/>
<pin id="998" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1001" class="1005" name="a_buff_addr_1_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="18" slack="1"/>
<pin id="1003" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="a_buff_addr_1 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="b_buff_addr_1_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="18" slack="1"/>
<pin id="1008" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="b_buff_addr_1 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="mul_ln35_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="1"/>
<pin id="1013" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln35 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="add_ln35_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="1"/>
<pin id="1018" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="icmp_ln41_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="1" slack="1"/>
<pin id="1023" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="add_ln41_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="19" slack="0"/>
<pin id="1027" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="add_ln41 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="select_ln41_1_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="10" slack="0"/>
<pin id="1032" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln41_1 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="add_ln43_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="10" slack="0"/>
<pin id="1037" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="c_buff_addr_1_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="18" slack="1"/>
<pin id="1042" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="c_buff_addr_1 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="c_buff_load_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="1"/>
<pin id="1047" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_buff_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="8" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="82" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="82" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="120" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="207"><net_src comp="134" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="136" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="209"><net_src comp="138" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="215"><net_src comp="104" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="210" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="104" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="222" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="104" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="250"><net_src comp="104" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="104" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="257"><net_src comp="245" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="258"><net_src comp="251" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="264"><net_src comp="104" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="259" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="269"><net_src comp="60" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="62" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="62" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="60" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="313"><net_src comp="62" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="324"><net_src comp="62" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="335"><net_src comp="62" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="346"><net_src comp="62" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="32" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="358" pin="4"/><net_sink comp="240" pin=1"/></net>

<net id="366"><net_src comp="358" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="370"><net_src comp="62" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="377"><net_src comp="367" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="60" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="378" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="392"><net_src comp="62" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="399"><net_src comp="389" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="403"><net_src comp="62" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="400" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="417"><net_src comp="10" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="152" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="12" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="14" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="427"><net_src comp="10" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="158" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="12" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="14" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="437"><net_src comp="10" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="164" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="12" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="440"><net_src comp="14" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="448"><net_src comp="0" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="441" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="450"><net_src comp="444" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="458"><net_src comp="0" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="451" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="467"><net_src comp="0" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="270" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="64" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="270" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="66" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="68" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="281" pin="4"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="292" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="70" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="62" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="292" pin="4"/><net_sink comp="493" pin=2"/></net>

<net id="506"><net_src comp="487" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="481" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="281" pin="4"/><net_sink comp="501" pin=2"/></net>

<net id="512"><net_src comp="501" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="518"><net_src comp="72" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="509" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="74" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="525"><net_src comp="68" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="493" pin="3"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="493" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="527" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="513" pin="3"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="493" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="547"><net_src comp="76" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="531" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="549"><net_src comp="78" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="550"><net_src comp="80" pin="0"/><net_sink comp="541" pin=3"/></net>

<net id="556"><net_src comp="72" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="560"><net_src comp="551" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="566"><net_src comp="303" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="64" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="303" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="66" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="68" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="314" pin="4"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="325" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="70" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="591"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="62" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="325" pin="4"/><net_sink comp="586" pin=2"/></net>

<net id="599"><net_src comp="580" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="574" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="314" pin="4"/><net_sink comp="594" pin=2"/></net>

<net id="605"><net_src comp="594" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="611"><net_src comp="72" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="602" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="74" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="618"><net_src comp="68" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="586" pin="3"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="586" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="620" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="606" pin="3"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="586" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="640"><net_src comp="76" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="624" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="642"><net_src comp="78" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="643"><net_src comp="80" pin="0"/><net_sink comp="634" pin=3"/></net>

<net id="649"><net_src comp="72" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="653"><net_src comp="644" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="659"><net_src comp="336" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="70" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="336" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="68" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="672"><net_src comp="118" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="336" pin="4"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="74" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="678"><net_src comp="667" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="347" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="70" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="347" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="68" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="694"><net_src comp="347" pin="4"/><net_sink comp="691" pin=0"/></net>

<net id="699"><net_src comp="691" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="703"><net_src comp="695" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="709"><net_src comp="371" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="70" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="371" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="68" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="371" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="717" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="729"><net_src comp="721" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="736"><net_src comp="118" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="371" pin="4"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="74" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="742"><net_src comp="731" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="739" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="751"><net_src comp="743" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="757"><net_src comp="216" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="228" pin="3"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="354" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="768"><net_src comp="382" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="64" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="382" pin="4"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="66" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="68" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="393" pin="4"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="404" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="70" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="793"><net_src comp="782" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="62" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="404" pin="4"/><net_sink comp="788" pin=2"/></net>

<net id="801"><net_src comp="782" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="802"><net_src comp="776" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="803"><net_src comp="393" pin="4"/><net_sink comp="796" pin=2"/></net>

<net id="807"><net_src comp="796" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="813"><net_src comp="72" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="804" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="815"><net_src comp="74" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="820"><net_src comp="68" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="788" pin="3"/><net_sink comp="816" pin=1"/></net>

<net id="825"><net_src comp="788" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="829"><net_src comp="788" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="834"><net_src comp="822" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="808" pin="3"/><net_sink comp="830" pin=1"/></net>

<net id="842"><net_src comp="76" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="830" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="844"><net_src comp="78" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="845"><net_src comp="80" pin="0"/><net_sink comp="836" pin=3"/></net>

<net id="851"><net_src comp="72" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="852"><net_src comp="836" pin="4"/><net_sink comp="846" pin=1"/></net>

<net id="853"><net_src comp="826" pin="1"/><net_sink comp="846" pin=2"/></net>

<net id="857"><net_src comp="846" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="862"><net_src comp="411" pin="4"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="867"><net_src comp="421" pin="4"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="872"><net_src comp="431" pin="4"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="877"><net_src comp="444" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="883"><net_src comp="454" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="889"><net_src comp="463" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="895"><net_src comp="469" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="899"><net_src comp="475" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="904"><net_src comp="501" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="909"><net_src comp="521" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="914"><net_src comp="537" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="919"><net_src comp="541" pin="4"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="924"><net_src comp="177" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="929"><net_src comp="562" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="933"><net_src comp="568" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="938"><net_src comp="594" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="943"><net_src comp="614" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="948"><net_src comp="630" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="644" pin=2"/></net>

<net id="953"><net_src comp="634" pin="4"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="958"><net_src comp="189" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="963"><net_src comp="655" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="661" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="972"><net_src comp="675" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="981"><net_src comp="685" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="986"><net_src comp="691" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="991"><net_src comp="234" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="999"><net_src comp="711" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="1004"><net_src comp="245" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="1009"><net_src comp="251" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="1014"><net_src comp="753" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="1019"><net_src comp="759" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="1024"><net_src comp="764" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1028"><net_src comp="770" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1033"><net_src comp="796" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="1038"><net_src comp="816" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="1043"><net_src comp="259" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="1048"><net_src comp="240" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="201" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DATA_BUNDLE | {23 30 31 32 33 34 35 }
 - Input state : 
	Port: gemm : DATA_BUNDLE | {2 3 4 5 6 7 8 10 12 13 14 15 16 17 18 20 }
	Port: gemm : a_in | {1 }
	Port: gemm : b_in | {1 }
	Port: gemm : output_r | {1 }
  - Chain level:
	State 1
	State 2
		DATA_BUNDLE_addr_2 : 1
		DATA_BUNDLE_addr_2_r : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		DATA_BUNDLE_addr : 1
		DATA_BUNDLE_addr_1 : 1
	State 9
		icmp_ln17 : 1
		add_ln17 : 1
		br_ln17 : 2
		i : 1
		icmp_ln19 : 1
		select_ln17 : 2
		select_ln17_1 : 2
		trunc_ln17 : 3
		shl_ln19_mid2 : 4
		add_ln19 : 3
		zext_ln19 : 3
		add_ln19_1 : 5
		trunc_ln19 : 3
		lshr_ln : 6
	State 10
	State 11
		zext_ln19_1 : 1
		a_buff_addr : 2
		store_ln19 : 3
		burstread_rend : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		icmp_ln22 : 1
		add_ln22 : 1
		br_ln22 : 2
		i_1 : 1
		icmp_ln24 : 1
		select_ln22 : 2
		select_ln22_1 : 2
		trunc_ln22 : 3
		shl_ln24_mid2 : 4
		add_ln24 : 3
		zext_ln24 : 3
		add_ln24_1 : 5
		trunc_ln24 : 3
		lshr_ln1 : 6
	State 20
	State 21
		zext_ln24_1 : 1
		b_buff_addr : 2
		store_ln24 : 3
		burstread_rend17 : 1
	State 22
	State 23
		icmp_ln28 : 1
		i_3 : 1
		br_ln28 : 2
		tmp_6 : 1
		zext_ln31 : 2
	State 24
		icmp_ln31 : 1
		j : 1
		br_ln31 : 2
		zext_ln32 : 1
		add_ln32 : 2
		zext_ln32_1 : 3
		c_buff_addr : 4
	State 25
		store_ln35 : 1
		icmp_ln34 : 1
		k : 1
		br_ln34 : 2
		zext_ln35 : 1
		add_ln35_1 : 2
		zext_ln35_1 : 3
		a_buff_addr_1 : 4
		tmp_9 : 1
		zext_ln35_2 : 2
		add_ln35_2 : 3
		zext_ln35_3 : 4
		b_buff_addr_1 : 5
		a_buff_load : 5
		b_buff_load : 6
	State 26
		mul_ln35 : 1
	State 27
	State 28
		icmp_ln41 : 1
		add_ln41 : 1
		br_ln41 : 2
		i_2 : 1
		icmp_ln43 : 1
		select_ln41 : 2
		select_ln41_1 : 2
		trunc_ln41 : 3
		shl_ln43_mid2 : 4
		add_ln43 : 3
		zext_ln43 : 3
		trunc_ln43 : 3
		add_ln43_1 : 5
		lshr_ln2 : 6
		tmp_8 : 7
		zext_ln43_1 : 8
		c_buff_addr_1 : 9
		c_buff_load : 10
	State 29
	State 30
		burstwrite_rend : 1
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |           add_ln17_fu_475          |    0    |    0    |    19   |
|          |              i_fu_481              |    0    |    0    |    10   |
|          |           add_ln19_fu_521          |    0    |    0    |    10   |
|          |          add_ln19_1_fu_531         |    0    |    0    |    18   |
|          |           add_ln22_fu_568          |    0    |    0    |    19   |
|          |             i_1_fu_574             |    0    |    0    |    10   |
|          |           add_ln24_fu_614          |    0    |    0    |    10   |
|          |          add_ln24_1_fu_624         |    0    |    0    |    18   |
|          |             i_3_fu_661             |    0    |    0    |    10   |
|    add   |              j_fu_685              |    0    |    0    |    10   |
|          |           add_ln32_fu_695          |    0    |    0    |    19   |
|          |              k_fu_711              |    0    |    0    |    10   |
|          |          add_ln35_1_fu_721         |    0    |    0    |    19   |
|          |          add_ln35_2_fu_743         |    0    |    0    |    19   |
|          |           add_ln35_fu_759          |    0    |    0    |    32   |
|          |           add_ln41_fu_770          |    0    |    0    |    19   |
|          |             i_2_fu_776             |    0    |    0    |    10   |
|          |           add_ln43_fu_816          |    0    |    0    |    10   |
|          |          add_ln43_1_fu_830         |    0    |    0    |    18   |
|----------|------------------------------------|---------|---------|---------|
|          |          icmp_ln17_fu_469          |    0    |    0    |    20   |
|          |          icmp_ln19_fu_487          |    0    |    0    |    13   |
|          |          icmp_ln22_fu_562          |    0    |    0    |    20   |
|          |          icmp_ln24_fu_580          |    0    |    0    |    13   |
|   icmp   |          icmp_ln28_fu_655          |    0    |    0    |    13   |
|          |          icmp_ln31_fu_679          |    0    |    0    |    13   |
|          |          icmp_ln34_fu_705          |    0    |    0    |    13   |
|          |          icmp_ln41_fu_764          |    0    |    0    |    20   |
|          |          icmp_ln43_fu_782          |    0    |    0    |    13   |
|----------|------------------------------------|---------|---------|---------|
|          |         select_ln17_fu_493         |    0    |    0    |    10   |
|          |        select_ln17_1_fu_501        |    0    |    0    |    10   |
|  select  |         select_ln22_fu_586         |    0    |    0    |    10   |
|          |        select_ln22_1_fu_594        |    0    |    0    |    10   |
|          |         select_ln41_fu_788         |    0    |    0    |    10   |
|          |        select_ln41_1_fu_796        |    0    |    0    |    10   |
|----------|------------------------------------|---------|---------|---------|
|    mul   |           mul_ln35_fu_753          |    3    |    0    |    20   |
|----------|------------------------------------|---------|---------|---------|
|          |       output_read_read_fu_152      |    0    |    0    |    0    |
|          |        b_in_read_read_fu_158       |    0    |    0    |    0    |
|   read   |        a_in_read_read_fu_164       |    0    |    0    |    0    |
|          | DATA_BUNDLE_addr_2_r_1_read_fu_177 |    0    |    0    |    0    |
|          | DATA_BUNDLE_addr_1_r_1_read_fu_189 |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|  readreq |         grp_readreq_fu_170         |    0    |    0    |    0    |
|          |         grp_readreq_fu_182         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
| writeresp|        grp_writeresp_fu_194        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   write  |       write_ln43_write_fu_201      |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |           output5_fu_411           |    0    |    0    |    0    |
|          |            b_in3_fu_421            |    0    |    0    |    0    |
|partselect|            a_in1_fu_431            |    0    |    0    |    0    |
|          |           lshr_ln_fu_541           |    0    |    0    |    0    |
|          |           lshr_ln1_fu_634          |    0    |    0    |    0    |
|          |           lshr_ln2_fu_836          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |           empty_8_fu_441           |    0    |    0    |    0    |
|          |            empty_fu_451            |    0    |    0    |    0    |
|          |           empty_7_fu_460           |    0    |    0    |    0    |
|          |          zext_ln19_fu_527          |    0    |    0    |    0    |
|          |         zext_ln19_1_fu_557         |    0    |    0    |    0    |
|          |          zext_ln24_fu_620          |    0    |    0    |    0    |
|          |         zext_ln24_1_fu_650         |    0    |    0    |    0    |
|   zext   |          zext_ln31_fu_675          |    0    |    0    |    0    |
|          |          zext_ln32_fu_691          |    0    |    0    |    0    |
|          |         zext_ln32_1_fu_700         |    0    |    0    |    0    |
|          |          zext_ln35_fu_717          |    0    |    0    |    0    |
|          |         zext_ln35_1_fu_726         |    0    |    0    |    0    |
|          |         zext_ln35_2_fu_739         |    0    |    0    |    0    |
|          |         zext_ln35_3_fu_748         |    0    |    0    |    0    |
|          |          zext_ln43_fu_822          |    0    |    0    |    0    |
|          |         zext_ln43_1_fu_854         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          trunc_ln17_fu_509         |    0    |    0    |    0    |
|          |          trunc_ln19_fu_537         |    0    |    0    |    0    |
|   trunc  |          trunc_ln22_fu_602         |    0    |    0    |    0    |
|          |          trunc_ln24_fu_630         |    0    |    0    |    0    |
|          |          trunc_ln41_fu_804         |    0    |    0    |    0    |
|          |          trunc_ln43_fu_826         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |        shl_ln19_mid2_fu_513        |    0    |    0    |    0    |
|          |            tmp_1_fu_551            |    0    |    0    |    0    |
|          |        shl_ln24_mid2_fu_606        |    0    |    0    |    0    |
|bitconcatenate|            tmp_5_fu_644            |    0    |    0    |    0    |
|          |            tmp_6_fu_667            |    0    |    0    |    0    |
|          |            tmp_9_fu_731            |    0    |    0    |    0    |
|          |        shl_ln43_mid2_fu_808        |    0    |    0    |    0    |
|          |            tmp_8_fu_846            |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    3    |    0    |   508   |
|----------|------------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|a_buff|   464  |    0   |    0   |    0   |
|b_buff|   464  |    0   |    0   |    0   |
|c_buff|   464  |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|  1392  |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|DATA_BUNDLE_addr_1_r_1_reg_955|   32   |
|  DATA_BUNDLE_addr_1_reg_886  |   32   |
|DATA_BUNDLE_addr_2_r_1_reg_921|   32   |
|  DATA_BUNDLE_addr_2_reg_874  |   32   |
|   DATA_BUNDLE_addr_reg_880   |   32   |
|    a_buff_addr_1_reg_1001    |   18   |
|         a_in1_reg_869        |   30   |
|       add_ln17_reg_896       |   19   |
|       add_ln19_reg_906       |   10   |
|       add_ln22_reg_930       |   19   |
|       add_ln24_reg_940       |   10   |
|       add_ln35_reg_1016      |   32   |
|       add_ln41_reg_1025      |   19   |
|       add_ln43_reg_1035      |   10   |
|    b_buff_addr_1_reg_1006    |   18   |
|         b_in3_reg_864        |   30   |
|    c_buff_addr_1_reg_1040    |   18   |
|      c_buff_addr_reg_988     |   18   |
|     c_buff_load_1_reg_354    |   32   |
|     c_buff_load_reg_1045     |   32   |
|         i1_0_reg_310         |   10   |
|         i2_0_reg_332         |   10   |
|         i3_0_reg_389         |   10   |
|          i_0_reg_277         |   10   |
|          i_3_reg_964         |   10   |
|       icmp_ln17_reg_892      |    1   |
|       icmp_ln22_reg_926      |    1   |
|       icmp_ln28_reg_960      |    1   |
|      icmp_ln41_reg_1021      |    1   |
|   indvar_flatten10_reg_299   |   19   |
|   indvar_flatten21_reg_378   |   19   |
|    indvar_flatten_reg_266    |   19   |
|          j_0_reg_343         |   10   |
|           j_reg_978          |   10   |
|          k_0_reg_367         |   10   |
|           k_reg_996          |   10   |
|       lshr_ln1_reg_950       |    9   |
|        lshr_ln_reg_916       |    9   |
|       mul_ln35_reg_1011      |   32   |
|        output5_reg_859       |   30   |
|       phi_ln19_reg_288       |   10   |
|       phi_ln24_reg_321       |   10   |
|       phi_ln43_reg_400       |   10   |
|     select_ln17_1_reg_901    |   10   |
|     select_ln22_1_reg_935    |   10   |
|    select_ln41_1_reg_1030    |   10   |
|      trunc_ln19_reg_911      |    9   |
|      trunc_ln24_reg_945      |    9   |
|       zext_ln31_reg_969      |   20   |
|       zext_ln32_reg_983      |   20   |
+------------------------------+--------+
|             Total            |   824  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|   grp_readreq_fu_170  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_writeresp_fu_194 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_216   |  p0  |   3  |  18  |   54   ||    15   |
|   grp_access_fu_228   |  p0  |   3  |  18  |   54   ||    15   |
|   grp_access_fu_240   |  p0  |   3  |  18  |   54   ||    15   |
| c_buff_load_1_reg_354 |  p0  |   2  |  32  |   64   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   292  || 3.66075 ||    63   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |    0   |   508  |    -   |
|   Memory  |  1392  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   63   |    -   |
|  Register |    -   |    -   |    -   |   824  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |  1392  |    3   |    3   |   824  |   571  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
