0.7
2020.2
May 22 2025
00:13:55
C:/Users/cosea/Documents/arqui/ALU_FINAL_FINAL/ALU_FINAL/ALU_FINAL.sim/sim_1/behav/xsim/glbl.v,1760745902,verilog,,,,glbl,,,,,,,,
C:/Users/cosea/Documents/arqui/ALU_FINAL_FINAL/ALU_FINAL/ALU_FINAL.srcs/sim_1/new/tb_fpu_top_min.v,1760884739,verilog,,,,tb_fpu_top,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/cosea/Documents/arqui/ALU_FINAL_FINAL/ALU_FINAL/ALU_FINAL.srcs/sim_1/new/tb_top_file.v,1760747799,verilog,,,,tb_top_placa,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/cosea/Documents/arqui/ALU_FINAL_FINAL/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/btn_onepulse.v,1760745902,verilog,,C:/Users/cosea/Documents/arqui/ALU_FINAL_FINAL/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fp_converter.v,,btn_onepulse,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/cosea/Documents/arqui/ALU_FINAL_FINAL/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fp_converter.v,1760745902,verilog,,C:/Users/cosea/Documents/arqui/ALU_FINAL_FINAL/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fpu_add_fp32_vivado.v,,fp16_to_fp32;fp32_to_fp16_rne;fp_converter,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/cosea/Documents/arqui/ALU_FINAL_FINAL/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fpu_add_fp32_vivado.v,1760745902,verilog,,C:/Users/cosea/Documents/arqui/ALU_FINAL_FINAL/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fpu_div_fp32_vivado.v,,fpu_add_fp32_vivado,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/cosea/Documents/arqui/ALU_FINAL_FINAL/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fpu_div_fp32_vivado.v,1760745902,verilog,,C:/Users/cosea/Documents/arqui/ALU_FINAL_FINAL/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fpu_mul_fp32_vivado.v,,fpu_div_fp32_vivado,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/cosea/Documents/arqui/ALU_FINAL_FINAL/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fpu_mul_fp32_vivado.v,1760745902,verilog,,C:/Users/cosea/Documents/arqui/ALU_FINAL_FINAL/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fpu_top.v,,fpu_mul_fp32_vivado,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/cosea/Documents/arqui/ALU_FINAL_FINAL/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fpu_top.v,1760745902,verilog,,C:/Users/cosea/Documents/arqui/ALU_FINAL_FINAL/ALU_FINAL/ALU_FINAL.srcs/sim_1/new/tb_fpu_top_min.v,,fpu_top,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/cosea/Documents/arqui/ALU_FINAL_FINAL/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/nibble_loader32.v,1760745902,verilog,,C:/Users/cosea/Documents/arqui/ALU_FINAL_FINAL/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/sevenseg_driver.v,,nibble_loader32,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/cosea/Documents/arqui/ALU_FINAL_FINAL/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/sevenseg_driver.v,1760745902,verilog,,C:/Users/cosea/Documents/arqui/ALU_FINAL_FINAL/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/top_placa.v,,sevenseg_driver,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/cosea/Documents/arqui/ALU_FINAL_FINAL/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/top_placa.v,1760747215,verilog,,C:/Users/cosea/Documents/arqui/ALU_FINAL_FINAL/ALU_FINAL/ALU_FINAL.srcs/sim_1/new/tb_top_file.v,,top_placa,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
