{"Source Block": ["hdl/library/axi_fan_control/axi_fan_control.v@193:203@HdlIdDef", "wire          pwm_change_done_int;\nwire          pulse_gen_out;\nwire          up_clk;\nwire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\nwire  [3:0]   up_irq_trigger;\nwire  [3:0]   up_irq_source_clear;\n"], "Clone Blocks": [["hdl/library/axi_adaq8092/axi_adaq8092.v@129:139", "  wire    [149:0] up_drdata_s;\n  wire            delay_locked_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:3];     \n  wire    [3:0]   up_rack_s ;          \n  wire    [3:0]   up_wack_s;          \n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  adc_decoded_data_s_1;\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@196:206", "wire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\nwire  [3:0]   up_irq_trigger;\nwire  [3:0]   up_irq_source_clear;\n\nassign up_clk = s_axi_aclk;\nassign pwm = ~pulse_gen_out & up_resetn; //reverse polarity because the board is also reversing it\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@195:205", "wire          up_clk;\nwire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\nwire  [3:0]   up_irq_trigger;\nwire  [3:0]   up_irq_source_clear;\n\nassign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@194:204", "wire          pulse_gen_out;\nwire          up_clk;\nwire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\nwire  [3:0]   up_irq_trigger;\nwire  [3:0]   up_irq_source_clear;\n\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@192:202", "\nwire          pwm_change_done_int;\nwire          pulse_gen_out;\nwire          up_clk;\nwire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\nwire  [3:0]   up_irq_trigger;\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@197:207", "wire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\nwire  [3:0]   up_irq_trigger;\nwire  [3:0]   up_irq_source_clear;\n\nassign up_clk = s_axi_aclk;\nassign pwm = ~pulse_gen_out & up_resetn; //reverse polarity because the board is also reversing it\nassign pwm_change_done_int = counter_overflow & !pwm_change_done;\n"], ["hdl/library/axi_ad9684/axi_ad9684.v@129:139", "  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:3];\n  wire            up_rack_s[0:3];\n  wire            up_wack_s[0:3];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n"], ["hdl/library/axi_adaq8092/axi_adaq8092.v@128:138", "  wire    [149:0] up_dwdata_s;\n  wire    [149:0] up_drdata_s;\n  wire            delay_locked_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:3];     \n  wire    [3:0]   up_rack_s ;          \n  wire    [3:0]   up_wack_s;          \n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@190:200", "wire          drp_eoc;\nwire          drp_eos;\n\nwire          pwm_change_done_int;\nwire          pulse_gen_out;\nwire          up_clk;\nwire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\n"], ["hdl/library/axi_ad9684/axi_ad9684.v@128:138", "  wire    [ 1:0]  up_adc_or_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:3];\n  wire            up_rack_s[0:3];\n  wire            up_wack_s[0:3];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@191:201", "wire          drp_eos;\n\nwire          pwm_change_done_int;\nwire          pulse_gen_out;\nwire          up_clk;\nwire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@198:208", "wire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\nwire  [3:0]   up_irq_trigger;\nwire  [3:0]   up_irq_source_clear;\n\nassign up_clk = s_axi_aclk;\nassign pwm = ~pulse_gen_out & up_resetn; //reverse polarity because the board is also reversing it\nassign pwm_change_done_int = counter_overflow & !pwm_change_done;\n\n"]], "Diff Content": {"Delete": [[198, "wire          up_wreq_s;\n"]], "Add": []}}