INFO: [VRFC 10-2263] Analyzing Verilog file "C:/M.TECH IITP/project_3/project_3.srcs/sources_1/new/case_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module case_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/M.TECH IITP/project_3/project_3.srcs/sim_1/new/mux_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_test
