{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730289902873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730289902874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 23:05:02 2024 " "Processing started: Wed Oct 30 23:05:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730289902874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1730289902874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VerilogCam -c VerilogCam " "Command: quartus_sta VerilogCam -c VerilogCam" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1730289902874 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1730289903078 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1730289903807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1730289903808 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730289903920 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730289903920 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1730289904794 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_t4k1 " "Entity dcfifo_t4k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1730289905163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1730289905163 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1730289905163 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1730289905163 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VerilogCam.sdc " "Synopsys Design Constraints File file not found: 'VerilogCam.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1730289905210 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1730289905211 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50 clk_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50 clk_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1730289905218 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1730289905218 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1730289905218 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_mic_top_level\|i2c_pll_u\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2500 -duty_cycle 50.00 -name \{u_mic_top_level\|i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_mic_top_level\|i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_mic_top_level\|i2c_pll_u\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2500 -duty_cycle 50.00 -name \{u_mic_top_level\|i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_mic_top_level\|i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1730289905218 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_mic_top_level\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{u_mic_top_level\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_mic_top_level\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_mic_top_level\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{u_mic_top_level\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_mic_top_level\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1730289905218 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730289905218 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1730289905218 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GPIO\[21\] GPIO\[21\] " "create_clock -period 1.000 -name GPIO\[21\] GPIO\[21\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730289905226 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AUD_BCLK AUD_BCLK " "create_clock -period 1.000 -name AUD_BCLK AUD_BCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730289905226 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mic_top_level:u_mic_top_level\|mic_load:u_mic_load\|valid mic_top_level:u_mic_top_level\|mic_load:u_mic_load\|valid " "create_clock -period 1.000 -name mic_top_level:u_mic_top_level\|mic_load:u_mic_load\|valid mic_top_level:u_mic_top_level\|mic_load:u_mic_load\|valid" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730289905226 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM:u_FSM\|reset FSM:u_FSM\|reset " "create_clock -period 1.000 -name FSM:u_FSM\|reset FSM:u_FSM\|reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730289905226 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730289905226 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1730289905306 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730289905307 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1730289905310 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1730289905345 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730289905829 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730289905829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.667 " "Worst-case setup slack is -23.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.667           -2199.408 AUD_BCLK  " "  -23.667           -2199.408 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.611             -17.593 FSM:u_FSM\|reset  " "   -4.611             -17.593 FSM:u_FSM\|reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.365           -2034.960 GPIO\[21\]  " "   -4.365           -2034.960 GPIO\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.208            -141.907 clk_50  " "   -4.208            -141.907 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.528             -21.395 mic_top_level:u_mic_top_level\|mic_load:u_mic_load\|valid  " "   -1.528             -21.395 mic_top_level:u_mic_top_level\|mic_load:u_mic_load\|valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.167               0.000 u_mic_top_level\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.167               0.000 u_mic_top_level\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.243               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.243               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.198               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   21.198               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49997.394               0.000 u_mic_top_level\|i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49997.394               0.000 u_mic_top_level\|i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730289905833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 u_mic_top_level\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.344               0.000 u_mic_top_level\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 clk_50  " "    0.385               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.402               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 u_mic_top_level\|i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.403               0.000 u_mic_top_level\|i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.404               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 AUD_BCLK  " "    0.413               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 GPIO\[21\]  " "    0.440               0.000 GPIO\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.989               0.000 mic_top_level:u_mic_top_level\|mic_load:u_mic_load\|valid  " "    0.989               0.000 mic_top_level:u_mic_top_level\|mic_load:u_mic_load\|valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.715               0.000 FSM:u_FSM\|reset  " "    2.715               0.000 FSM:u_FSM\|reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730289905884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.147 " "Worst-case recovery slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 clk_50  " "    0.147               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730289905890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.161 " "Worst-case removal slack is -0.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.161              -6.628 clk_50  " "   -0.161              -6.628 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730289905895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.210 " "Worst-case minimum pulse width slack is -3.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.210           -1635.205 GPIO\[21\]  " "   -3.210           -1635.205 GPIO\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2748.817 AUD_BCLK  " "   -3.000           -2748.817 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 mic_top_level:u_mic_top_level\|mic_load:u_mic_load\|valid  " "    0.374               0.000 mic_top_level:u_mic_top_level\|mic_load:u_mic_load\|valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 FSM:u_FSM\|reset  " "    0.470               0.000 FSM:u_FSM\|reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.679               0.000 clk_50  " "    9.679               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.705               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.705               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.709               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.709               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.732               0.000 u_mic_top_level\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   26.732               0.000 u_mic_top_level\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "24999.703               0.000 u_mic_top_level\|i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "24999.703               0.000 u_mic_top_level\|i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289905901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730289905901 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 38 synchronizer chains. " "Report Metastability: Found 38 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730289907641 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730289907641 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1730289907652 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1730289907698 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1730289908837 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730289909416 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730289909560 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730289909560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.284 " "Worst-case setup slack is -21.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.284           -1867.748 AUD_BCLK  " "  -21.284           -1867.748 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.147             -15.891 FSM:u_FSM\|reset  " "   -4.147             -15.891 FSM:u_FSM\|reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.934           -1806.651 GPIO\[21\]  " "   -3.934           -1806.651 GPIO\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.726            -124.094 clk_50  " "   -3.726            -124.094 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.570             -22.115 mic_top_level:u_mic_top_level\|mic_load:u_mic_load\|valid  " "   -1.570             -22.115 mic_top_level:u_mic_top_level\|mic_load:u_mic_load\|valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.816               0.000 u_mic_top_level\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   10.816               0.000 u_mic_top_level\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.734               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.734               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.665               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   22.665               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49997.609               0.000 u_mic_top_level\|i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49997.609               0.000 u_mic_top_level\|i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730289909567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 clk_50  " "    0.338               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 u_mic_top_level\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.340               0.000 u_mic_top_level\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.354               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 u_mic_top_level\|i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.355               0.000 u_mic_top_level\|i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.356               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 AUD_BCLK  " "    0.387               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 GPIO\[21\]  " "    0.387               0.000 GPIO\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.057               0.000 mic_top_level:u_mic_top_level\|mic_load:u_mic_load\|valid  " "    1.057               0.000 mic_top_level:u_mic_top_level\|mic_load:u_mic_load\|valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.535               0.000 FSM:u_FSM\|reset  " "    2.535               0.000 FSM:u_FSM\|reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730289909621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.228 " "Worst-case recovery slack is 0.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 clk_50  " "    0.228               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730289909630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.176 " "Worst-case removal slack is -0.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.176              -7.320 clk_50  " "   -0.176              -7.320 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730289909642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.210 " "Worst-case minimum pulse width slack is -3.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.210           -1591.999 GPIO\[21\]  " "   -3.210           -1591.999 GPIO\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2708.865 AUD_BCLK  " "   -3.000           -2708.865 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 mic_top_level:u_mic_top_level\|mic_load:u_mic_load\|valid  " "    0.468               0.000 mic_top_level:u_mic_top_level\|mic_load:u_mic_load\|valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 FSM:u_FSM\|reset  " "    0.474               0.000 FSM:u_FSM\|reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.685               0.000 clk_50  " "    9.685               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.708               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.708               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.709               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.709               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.767               0.000 u_mic_top_level\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   26.767               0.000 u_mic_top_level\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "24999.705               0.000 u_mic_top_level\|i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "24999.705               0.000 u_mic_top_level\|i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289909653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730289909653 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 38 synchronizer chains. " "Report Metastability: Found 38 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730289911472 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730289911472 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1730289911486 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730289911894 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730289911954 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730289911954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.287 " "Worst-case setup slack is -11.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289911965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289911965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.287            -924.625 AUD_BCLK  " "  -11.287            -924.625 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289911965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.960              -7.463 FSM:u_FSM\|reset  " "   -1.960              -7.463 FSM:u_FSM\|reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289911965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.920             -60.613 clk_50  " "   -1.920             -60.613 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289911965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.766            -764.784 GPIO\[21\]  " "   -1.766            -764.784 GPIO\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289911965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.289              -2.933 mic_top_level:u_mic_top_level\|mic_load:u_mic_load\|valid  " "   -0.289              -2.933 mic_top_level:u_mic_top_level\|mic_load:u_mic_load\|valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289911965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.166               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   17.166               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289911965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.409               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   30.409               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289911965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.803               0.000 u_mic_top_level\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   30.803               0.000 u_mic_top_level\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289911965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49998.756               0.000 u_mic_top_level\|i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49998.756               0.000 u_mic_top_level\|i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289911965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730289911965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.137 " "Worst-case hold slack is 0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 u_mic_top_level\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.137               0.000 u_mic_top_level\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 AUD_BCLK  " "    0.148               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 clk_50  " "    0.173               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.182               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 u_mic_top_level\|i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.182               0.000 u_mic_top_level\|i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.184               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 GPIO\[21\]  " "    0.186               0.000 GPIO\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 mic_top_level:u_mic_top_level\|mic_load:u_mic_load\|valid  " "    0.316               0.000 mic_top_level:u_mic_top_level\|mic_load:u_mic_load\|valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.410               0.000 FSM:u_FSM\|reset  " "    1.410               0.000 FSM:u_FSM\|reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730289912031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.222 " "Worst-case recovery slack is 0.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 clk_50  " "    0.222               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730289912044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.052 " "Worst-case removal slack is -0.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.052              -2.078 clk_50  " "   -0.052              -2.078 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730289912056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1951.260 AUD_BCLK  " "   -3.000           -1951.260 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -962.596 GPIO\[21\]  " "   -3.000            -962.596 GPIO\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 mic_top_level:u_mic_top_level\|mic_load:u_mic_load\|valid  " "    0.288               0.000 mic_top_level:u_mic_top_level\|mic_load:u_mic_load\|valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 FSM:u_FSM\|reset  " "    0.420               0.000 FSM:u_FSM\|reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.244               0.000 clk_50  " "    9.244               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.779               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.779               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.752               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.752               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.881               0.000 u_mic_top_level\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   26.881               0.000 u_mic_top_level\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "24999.772               0.000 u_mic_top_level\|i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "24999.772               0.000 u_mic_top_level\|i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730289912071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730289912071 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 38 synchronizer chains. " "Report Metastability: Found 38 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730289913994 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730289913994 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730289914623 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730289914629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5077 " "Peak virtual memory: 5077 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730289914914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 23:05:14 2024 " "Processing ended: Wed Oct 30 23:05:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730289914914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730289914914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730289914914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1730289914914 ""}
