#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Nov  8 18:12:02 2024
# Process ID: 52088
# Current directory: H:/FPGA_basicproject/hdmi/project/project_HDMI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent48472 H:\FPGA_basicproject\hdmi\project\project_HDMI\project_HDMI.xpr
# Log file: H:/FPGA_basicproject/hdmi/project/project_HDMI/vivado.log
# Journal file: H:/FPGA_basicproject/hdmi/project/project_HDMI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/FPGA_basicproject/hdmi/project/project_HDMI/project_HDMI.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 927.559 ; gain = 221.574
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tfgg484-1
Top: colorbar
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1418.125 ; gain = 220.398
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'colorbar' [H:/FPGA_basicproject/hdmi/colorbar.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [H:/FPGA_basicproject/hdmi/project/project_HDMI/.Xil/Vivado-52088-DESKTOP-DQRH7QF/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [H:/FPGA_basicproject/hdmi/project/project_HDMI/.Xil/Vivado-52088-DESKTOP-DQRH7QF/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'VTC' [H:/FPGA_basicproject/hdmi/VGA.v:10]
	Parameter H_ACTIVE bound to: 1280 - type: integer 
	Parameter H_FRONT_PORCH bound to: 110 - type: integer 
	Parameter H_SYNC_TIME bound to: 40 - type: integer 
	Parameter H_BACK_PORCH bound to: 220 - type: integer 
	Parameter H_POLARITY bound to: 0 - type: integer 
	Parameter V_ACTIVE bound to: 720 - type: integer 
	Parameter V_FRONT_PORCH bound to: 5 - type: integer 
	Parameter V_SYNC_TIME bound to: 5 - type: integer 
	Parameter V_BACK_PORCH bound to: 20 - type: integer 
	Parameter V_POLARITY bound to: 0 - type: integer 
	Parameter H_TOTAL bound to: 1650 - type: integer 
	Parameter V_TOTAL bound to: 750 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VTC' (2#1) [H:/FPGA_basicproject/hdmi/VGA.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_TMDS' [H:/FPGA_basicproject/hdmi/top_TMDS.v:1]
INFO: [Synth 8-6157] synthesizing module 'Encoder' [H:/FPGA_basicproject/hdmi/encode.v:2]
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
INFO: [Synth 8-6155] done synthesizing module 'Encoder' (3#1) [H:/FPGA_basicproject/hdmi/encode.v:2]
INFO: [Synth 8-6157] synthesizing module 'PISO' [H:/FPGA_basicproject/hdmi/HDMI_piso.v:4]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [H:/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50288]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (4#1) [H:/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50288]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [H:/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50288]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (4#1) [H:/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50288]
INFO: [Synth 8-6155] done synthesizing module 'PISO' (5#1) [H:/FPGA_basicproject/hdmi/HDMI_piso.v:4]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [H:/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (6#1) [H:/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
INFO: [Synth 8-6155] done synthesizing module 'top_TMDS' (7#1) [H:/FPGA_basicproject/hdmi/top_TMDS.v:1]
INFO: [Synth 8-6155] done synthesizing module 'colorbar' (8#1) [H:/FPGA_basicproject/hdmi/colorbar.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1468.676 ; gain = 270.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1468.676 ; gain = 270.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1468.676 ; gain = 270.949
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'h:/FPGA_basicproject/hdmi/project/project_HDMI/project_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1468.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/FPGA_basicproject/hdmi/project/project_HDMI/project_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_inst/inst'
Finished Parsing XDC File [h:/FPGA_basicproject/hdmi/project/project_HDMI/project_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_inst/inst'
Parsing XDC File [h:/FPGA_basicproject/hdmi/project/project_HDMI/project_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_inst/inst'
Finished Parsing XDC File [h:/FPGA_basicproject/hdmi/project/project_HDMI/project_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [h:/FPGA_basicproject/hdmi/project/project_HDMI/project_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/colorbar_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/colorbar_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [H:/FPGA_basicproject/hdmi/pin.xdc]
Finished Parsing XDC File [H:/FPGA_basicproject/hdmi/pin.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1600.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 1684.660 ; gain = 486.934
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1684.660 ; gain = 686.809
write_schematic -format pdf -orientation portrait H:/FPGA_basicproject/hdmi/schematic.pdf
H:/FPGA_basicproject/hdmi/schematic.pdf
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 20:33:47 2024...
