Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jan  9 09:30:55 2024
| Host         : ERICPREBYS41E4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.730        0.000                      0                  149        0.215        0.000                      0                  149        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.730        0.000                      0                  149        0.215        0.000                      0                  149        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_0                       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 da/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/delay_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.652ns (28.621%)  route 4.120ns (71.379%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.533     5.117    da/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  da/delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  da/delay_counter_reg[0]/Q
                         net (fo=2, routed)           1.118     6.691    da/delay_counter_reg[0]
    SLICE_X30Y74         LUT3 (Prop_lut3_I0_O)        0.124     6.815 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.471     7.286    da/delay_counter0_out[0]
    SLICE_X32Y73         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     7.928 r  da/FSM_onehot_state_reg[4]_i_7/O[3]
                         net (fo=1, routed)           0.970     8.897    da/p_0_in[4]
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.306     9.203 r  da/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.882    10.085    da/FSM_onehot_state[4]_i_4_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.209 r  da/delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.680    10.889    da/busy1
    SLICE_X31Y77         FDRE                                         r  da/delay_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.421    14.825    da/clk_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  da/delay_counter_reg[12]/C
                         clock pessimism              0.258    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X31Y77         FDRE (Setup_fdre_C_R)       -0.429    14.619    da/delay_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 da/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/delay_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.652ns (28.621%)  route 4.120ns (71.379%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.533     5.117    da/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  da/delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  da/delay_counter_reg[0]/Q
                         net (fo=2, routed)           1.118     6.691    da/delay_counter_reg[0]
    SLICE_X30Y74         LUT3 (Prop_lut3_I0_O)        0.124     6.815 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.471     7.286    da/delay_counter0_out[0]
    SLICE_X32Y73         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     7.928 r  da/FSM_onehot_state_reg[4]_i_7/O[3]
                         net (fo=1, routed)           0.970     8.897    da/p_0_in[4]
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.306     9.203 r  da/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.882    10.085    da/FSM_onehot_state[4]_i_4_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.209 r  da/delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.680    10.889    da/busy1
    SLICE_X31Y77         FDRE                                         r  da/delay_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.421    14.825    da/clk_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  da/delay_counter_reg[13]/C
                         clock pessimism              0.258    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X31Y77         FDRE (Setup_fdre_C_R)       -0.429    14.619    da/delay_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 da/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/delay_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.652ns (28.621%)  route 4.120ns (71.379%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.533     5.117    da/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  da/delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  da/delay_counter_reg[0]/Q
                         net (fo=2, routed)           1.118     6.691    da/delay_counter_reg[0]
    SLICE_X30Y74         LUT3 (Prop_lut3_I0_O)        0.124     6.815 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.471     7.286    da/delay_counter0_out[0]
    SLICE_X32Y73         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     7.928 r  da/FSM_onehot_state_reg[4]_i_7/O[3]
                         net (fo=1, routed)           0.970     8.897    da/p_0_in[4]
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.306     9.203 r  da/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.882    10.085    da/FSM_onehot_state[4]_i_4_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.209 r  da/delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.680    10.889    da/busy1
    SLICE_X31Y77         FDRE                                         r  da/delay_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.421    14.825    da/clk_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  da/delay_counter_reg[14]/C
                         clock pessimism              0.258    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X31Y77         FDRE (Setup_fdre_C_R)       -0.429    14.619    da/delay_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 da/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/delay_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.652ns (28.621%)  route 4.120ns (71.379%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.533     5.117    da/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  da/delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  da/delay_counter_reg[0]/Q
                         net (fo=2, routed)           1.118     6.691    da/delay_counter_reg[0]
    SLICE_X30Y74         LUT3 (Prop_lut3_I0_O)        0.124     6.815 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.471     7.286    da/delay_counter0_out[0]
    SLICE_X32Y73         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     7.928 r  da/FSM_onehot_state_reg[4]_i_7/O[3]
                         net (fo=1, routed)           0.970     8.897    da/p_0_in[4]
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.306     9.203 r  da/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.882    10.085    da/FSM_onehot_state[4]_i_4_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.209 r  da/delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.680    10.889    da/busy1
    SLICE_X31Y77         FDRE                                         r  da/delay_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.421    14.825    da/clk_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  da/delay_counter_reg[15]/C
                         clock pessimism              0.258    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X31Y77         FDRE (Setup_fdre_C_R)       -0.429    14.619    da/delay_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 da/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/delay_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 1.652ns (29.342%)  route 3.978ns (70.658%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.533     5.117    da/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  da/delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  da/delay_counter_reg[0]/Q
                         net (fo=2, routed)           1.118     6.691    da/delay_counter_reg[0]
    SLICE_X30Y74         LUT3 (Prop_lut3_I0_O)        0.124     6.815 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.471     7.286    da/delay_counter0_out[0]
    SLICE_X32Y73         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     7.928 r  da/FSM_onehot_state_reg[4]_i_7/O[3]
                         net (fo=1, routed)           0.970     8.897    da/p_0_in[4]
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.306     9.203 r  da/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.882    10.085    da/FSM_onehot_state[4]_i_4_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.209 r  da/delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.538    10.747    da/busy1
    SLICE_X31Y76         FDRE                                         r  da/delay_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.420    14.824    da/clk_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  da/delay_counter_reg[10]/C
                         clock pessimism              0.258    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X31Y76         FDRE (Setup_fdre_C_R)       -0.429    14.618    da/delay_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 da/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/delay_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 1.652ns (29.342%)  route 3.978ns (70.658%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.533     5.117    da/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  da/delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  da/delay_counter_reg[0]/Q
                         net (fo=2, routed)           1.118     6.691    da/delay_counter_reg[0]
    SLICE_X30Y74         LUT3 (Prop_lut3_I0_O)        0.124     6.815 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.471     7.286    da/delay_counter0_out[0]
    SLICE_X32Y73         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     7.928 r  da/FSM_onehot_state_reg[4]_i_7/O[3]
                         net (fo=1, routed)           0.970     8.897    da/p_0_in[4]
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.306     9.203 r  da/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.882    10.085    da/FSM_onehot_state[4]_i_4_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.209 r  da/delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.538    10.747    da/busy1
    SLICE_X31Y76         FDRE                                         r  da/delay_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.420    14.824    da/clk_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  da/delay_counter_reg[11]/C
                         clock pessimism              0.258    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X31Y76         FDRE (Setup_fdre_C_R)       -0.429    14.618    da/delay_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 da/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/delay_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 1.652ns (29.342%)  route 3.978ns (70.658%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.533     5.117    da/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  da/delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  da/delay_counter_reg[0]/Q
                         net (fo=2, routed)           1.118     6.691    da/delay_counter_reg[0]
    SLICE_X30Y74         LUT3 (Prop_lut3_I0_O)        0.124     6.815 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.471     7.286    da/delay_counter0_out[0]
    SLICE_X32Y73         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     7.928 r  da/FSM_onehot_state_reg[4]_i_7/O[3]
                         net (fo=1, routed)           0.970     8.897    da/p_0_in[4]
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.306     9.203 r  da/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.882    10.085    da/FSM_onehot_state[4]_i_4_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.209 r  da/delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.538    10.747    da/busy1
    SLICE_X31Y76         FDRE                                         r  da/delay_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.420    14.824    da/clk_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  da/delay_counter_reg[8]/C
                         clock pessimism              0.258    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X31Y76         FDRE (Setup_fdre_C_R)       -0.429    14.618    da/delay_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 da/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/delay_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 1.652ns (29.342%)  route 3.978ns (70.658%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.533     5.117    da/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  da/delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  da/delay_counter_reg[0]/Q
                         net (fo=2, routed)           1.118     6.691    da/delay_counter_reg[0]
    SLICE_X30Y74         LUT3 (Prop_lut3_I0_O)        0.124     6.815 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.471     7.286    da/delay_counter0_out[0]
    SLICE_X32Y73         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     7.928 r  da/FSM_onehot_state_reg[4]_i_7/O[3]
                         net (fo=1, routed)           0.970     8.897    da/p_0_in[4]
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.306     9.203 r  da/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.882    10.085    da/FSM_onehot_state[4]_i_4_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.209 r  da/delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.538    10.747    da/busy1
    SLICE_X31Y76         FDRE                                         r  da/delay_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.420    14.824    da/clk_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  da/delay_counter_reg[9]/C
                         clock pessimism              0.258    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X31Y76         FDRE (Setup_fdre_C_R)       -0.429    14.618    da/delay_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 da/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/delay_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 1.652ns (29.413%)  route 3.965ns (70.587%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.533     5.117    da/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  da/delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  da/delay_counter_reg[0]/Q
                         net (fo=2, routed)           1.118     6.691    da/delay_counter_reg[0]
    SLICE_X30Y74         LUT3 (Prop_lut3_I0_O)        0.124     6.815 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.471     7.286    da/delay_counter0_out[0]
    SLICE_X32Y73         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     7.928 r  da/FSM_onehot_state_reg[4]_i_7/O[3]
                         net (fo=1, routed)           0.970     8.897    da/p_0_in[4]
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.306     9.203 r  da/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.882    10.085    da/FSM_onehot_state[4]_i_4_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.209 r  da/delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.525    10.734    da/busy1
    SLICE_X31Y75         FDRE                                         r  da/delay_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.418    14.822    da/clk_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  da/delay_counter_reg[4]/C
                         clock pessimism              0.258    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X31Y75         FDRE (Setup_fdre_C_R)       -0.429    14.616    da/delay_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 da/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/delay_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 1.652ns (29.413%)  route 3.965ns (70.587%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.533     5.117    da/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  da/delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  da/delay_counter_reg[0]/Q
                         net (fo=2, routed)           1.118     6.691    da/delay_counter_reg[0]
    SLICE_X30Y74         LUT3 (Prop_lut3_I0_O)        0.124     6.815 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.471     7.286    da/delay_counter0_out[0]
    SLICE_X32Y73         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     7.928 r  da/FSM_onehot_state_reg[4]_i_7/O[3]
                         net (fo=1, routed)           0.970     8.897    da/p_0_in[4]
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.306     9.203 r  da/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.882    10.085    da/FSM_onehot_state[4]_i_4_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.209 r  da/delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.525    10.734    da/busy1
    SLICE_X31Y75         FDRE                                         r  da/delay_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.418    14.822    da/clk_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  da/delay_counter_reg[5]/C
                         clock pessimism              0.258    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X31Y75         FDRE (Setup_fdre_C_R)       -0.429    14.616    da/delay_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                  3.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 da/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/bit_index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.454%)  route 0.162ns (46.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.549     1.493    da/clk_IBUF_BUFG
    SLICE_X32Y76         FDRE                                         r  da/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  da/FSM_onehot_state_reg[2]/Q
                         net (fo=11, routed)          0.162     1.796    da/FSM_onehot_state_reg_n_0_[2]
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.841 r  da/bit_index[3]_i_2/O
                         net (fo=1, routed)           0.000     1.841    da/bit_index[3]_i_2_n_0
    SLICE_X30Y75         FDRE                                         r  da/bit_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.813     2.003    da/clk_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  da/bit_index_reg[3]/C
                         clock pessimism             -0.499     1.505    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.121     1.626    da/bit_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 da/bit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/sdin_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.539%)  route 0.161ns (46.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.548     1.492    da/clk_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  da/bit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  da/bit_index_reg[2]/Q
                         net (fo=6, routed)           0.161     1.794    da/bit_index[2]
    SLICE_X29Y76         LUT6 (Prop_lut6_I2_O)        0.045     1.839 r  da/sdin_i_2/O
                         net (fo=1, routed)           0.000     1.839    da/sdin_i_2_n_0
    SLICE_X29Y76         FDRE                                         r  da/sdin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.816     2.005    da/clk_IBUF_BUFG
    SLICE_X29Y76         FDRE                                         r  da/sdin_reg/C
                         clock pessimism             -0.500     1.506    
    SLICE_X29Y76         FDRE (Hold_fdre_C_D)         0.091     1.597    da/sdin_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 da/bit_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.639%)  route 0.174ns (45.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.548     1.492    da/clk_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  da/bit_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  da/bit_index_reg[3]/Q
                         net (fo=5, routed)           0.174     1.829    da/bit_index[3]
    SLICE_X30Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.874 r  da/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.874    da/FSM_onehot_state[1]_i_1_n_0
    SLICE_X30Y76         FDRE                                         r  da/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.814     2.004    da/clk_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  da/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.499     1.506    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.120     1.626    da/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sample_delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_delay_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.554     1.498    clk_IBUF_BUFG
    SLICE_X30Y68         FDRE                                         r  sample_delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  sample_delay_reg[10]/Q
                         net (fo=2, routed)           0.125     1.787    sample_delay_reg[10]
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.897 r  sample_delay_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.897    sample_delay_reg[8]_i_1_n_5
    SLICE_X30Y68         FDRE                                         r  sample_delay_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.820     2.010    clk_IBUF_BUFG
    SLICE_X30Y68         FDRE                                         r  sample_delay_reg[10]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X30Y68         FDRE (Hold_fdre_C_D)         0.134     1.632    sample_delay_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sample_delay_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_delay_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.549     1.493    clk_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  sample_delay_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  sample_delay_reg[30]/Q
                         net (fo=2, routed)           0.125     1.782    sample_delay_reg[30]
    SLICE_X30Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.892 r  sample_delay_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    sample_delay_reg[28]_i_1_n_5
    SLICE_X30Y73         FDRE                                         r  sample_delay_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.814     2.004    clk_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  sample_delay_reg[30]/C
                         clock pessimism             -0.512     1.493    
    SLICE_X30Y73         FDRE (Hold_fdre_C_D)         0.134     1.627    sample_delay_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sample_delay_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_delay_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.553     1.497    clk_IBUF_BUFG
    SLICE_X30Y69         FDRE                                         r  sample_delay_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  sample_delay_reg[14]/Q
                         net (fo=2, routed)           0.125     1.786    sample_delay_reg[14]
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.896 r  sample_delay_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    sample_delay_reg[12]_i_1_n_5
    SLICE_X30Y69         FDRE                                         r  sample_delay_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.819     2.009    clk_IBUF_BUFG
    SLICE_X30Y69         FDRE                                         r  sample_delay_reg[14]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X30Y69         FDRE (Hold_fdre_C_D)         0.134     1.631    sample_delay_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sample_delay_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_delay_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.552     1.496    clk_IBUF_BUFG
    SLICE_X30Y70         FDRE                                         r  sample_delay_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  sample_delay_reg[18]/Q
                         net (fo=2, routed)           0.125     1.785    sample_delay_reg[18]
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.895 r  sample_delay_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    sample_delay_reg[16]_i_1_n_5
    SLICE_X30Y70         FDRE                                         r  sample_delay_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.818     2.008    clk_IBUF_BUFG
    SLICE_X30Y70         FDRE                                         r  sample_delay_reg[18]/C
                         clock pessimism             -0.513     1.496    
    SLICE_X30Y70         FDRE (Hold_fdre_C_D)         0.134     1.630    sample_delay_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sample_delay_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_delay_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.551     1.495    clk_IBUF_BUFG
    SLICE_X30Y71         FDRE                                         r  sample_delay_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  sample_delay_reg[22]/Q
                         net (fo=2, routed)           0.125     1.784    sample_delay_reg[22]
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.894 r  sample_delay_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    sample_delay_reg[20]_i_1_n_5
    SLICE_X30Y71         FDRE                                         r  sample_delay_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.817     2.007    clk_IBUF_BUFG
    SLICE_X30Y71         FDRE                                         r  sample_delay_reg[22]/C
                         clock pessimism             -0.513     1.495    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.134     1.629    sample_delay_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sample_delay_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_delay_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.551     1.495    clk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  sample_delay_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  sample_delay_reg[26]/Q
                         net (fo=2, routed)           0.125     1.784    sample_delay_reg[26]
    SLICE_X30Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.894 r  sample_delay_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    sample_delay_reg[24]_i_1_n_5
    SLICE_X30Y72         FDRE                                         r  sample_delay_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.816     2.006    clk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  sample_delay_reg[26]/C
                         clock pessimism             -0.512     1.495    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.134     1.629    sample_delay_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 da/bit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/bit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.548     1.492    da/clk_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  da/bit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  da/bit_index_reg[2]/Q
                         net (fo=6, routed)           0.180     1.813    da/bit_index[2]
    SLICE_X29Y75         LUT4 (Prop_lut4_I1_O)        0.045     1.858 r  da/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.858    da/bit_index[2]_i_1_n_0
    SLICE_X29Y75         FDRE                                         r  da/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.815     2.004    da/clk_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  da/bit_index_reg[2]/C
                         clock pessimism             -0.513     1.492    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.091     1.583    da/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      x1/xadc_wiz_0/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y66   sample_delay_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y68   sample_delay_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y68   sample_delay_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y69   sample_delay_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y69   sample_delay_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y69   sample_delay_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y69   sample_delay_reg[15]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y70   sample_delay_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y66   sample_delay_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y66   sample_delay_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y68   sample_delay_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y68   sample_delay_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y68   sample_delay_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y68   sample_delay_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y69   sample_delay_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y69   sample_delay_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y69   sample_delay_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y69   sample_delay_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y66   sample_delay_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y66   sample_delay_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y68   sample_delay_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y68   sample_delay_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y68   sample_delay_reg[11]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y68   sample_delay_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y69   sample_delay_reg[12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y69   sample_delay_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y69   sample_delay_reg[13]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y69   sample_delay_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 da/sdin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.590ns  (logic 3.966ns (52.250%)  route 3.624ns (47.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.536     5.120    da/clk_IBUF_BUFG
    SLICE_X29Y76         FDRE                                         r  da/sdin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  da/sdin_reg/Q
                         net (fo=1, routed)           3.624     9.200    UCD_io_OBUF[2]
    L4                   OBUF (Prop_obuf_I_O)         3.510    12.710 r  UCD_io_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.710    UCD_io[2]
    L4                                                                r  UCD_io[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 da/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.543ns  (logic 4.032ns (53.449%)  route 3.511ns (46.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.536     5.120    da/clk_IBUF_BUFG
    SLICE_X29Y73         FDRE                                         r  da/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  da/sclk_reg/Q
                         net (fo=1, routed)           3.511     9.087    UCD_io_OBUF[1]
    P13                  OBUF (Prop_obuf_I_O)         3.576    12.663 r  UCD_io_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.663    UCD_io[1]
    P13                                                               r  UCD_io[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 da/cs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.538ns  (logic 4.027ns (53.422%)  route 3.511ns (46.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.534     5.118    da/clk_IBUF_BUFG
    SLICE_X29Y74         FDRE                                         r  da/cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  da/cs_reg/Q
                         net (fo=1, routed)           3.511     9.085    UCD_io_OBUF[0]
    N13                  OBUF (Prop_obuf_I_O)         3.571    12.657 r  UCD_io_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.657    UCD_io[0]
    N13                                                               r  UCD_io[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 da/ldac_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.520ns  (logic 3.970ns (52.796%)  route 3.550ns (47.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.533     5.117    da/clk_IBUF_BUFG
    SLICE_X33Y74         FDRE                                         r  da/ldac_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  da/ldac_reg/Q
                         net (fo=1, routed)           3.550     9.123    UCD_io_OBUF[3]
    M4                   OBUF (Prop_obuf_I_O)         3.514    12.637 r  UCD_io_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.637    UCD_io[3]
    M4                                                                r  UCD_io[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 da/ldac_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.356ns (52.917%)  route 1.207ns (47.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.548     1.492    da/clk_IBUF_BUFG
    SLICE_X33Y74         FDRE                                         r  da/ldac_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  da/ldac_reg/Q
                         net (fo=1, routed)           1.207     2.839    UCD_io_OBUF[3]
    M4                   OBUF (Prop_obuf_I_O)         1.215     4.055 r  UCD_io_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.055    UCD_io[3]
    M4                                                                r  UCD_io[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 da/cs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.570ns  (logic 1.413ns (54.968%)  route 1.157ns (45.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.548     1.492    da/clk_IBUF_BUFG
    SLICE_X29Y74         FDRE                                         r  da/cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  da/cs_reg/Q
                         net (fo=1, routed)           1.157     2.790    UCD_io_OBUF[0]
    N13                  OBUF (Prop_obuf_I_O)         1.272     4.062 r  UCD_io_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.062    UCD_io[0]
    N13                                                               r  UCD_io[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 da/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.417ns (55.045%)  route 1.157ns (44.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.549     1.493    da/clk_IBUF_BUFG
    SLICE_X29Y73         FDRE                                         r  da/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  da/sclk_reg/Q
                         net (fo=1, routed)           1.157     2.791    UCD_io_OBUF[1]
    P13                  OBUF (Prop_obuf_I_O)         1.276     4.067 r  UCD_io_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.067    UCD_io[1]
    P13                                                               r  UCD_io[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 da/sdin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.629ns  (logic 1.352ns (51.418%)  route 1.277ns (48.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.549     1.493    da/clk_IBUF_BUFG
    SLICE_X29Y76         FDRE                                         r  da/sdin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  da/sdin_reg/Q
                         net (fo=1, routed)           1.277     2.911    UCD_io_OBUF[2]
    L4                   OBUF (Prop_obuf_I_O)         1.211     4.122 r  UCD_io_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.122    UCD_io[2]
    L4                                                                r  UCD_io[2] (OUT)
  -------------------------------------------------------------------    -------------------





