$date
	Sat Oct 22 23:17:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#207345
b10100 !
1"
#207346
b10100 &
b10100 %
1$
#207347
0"
#207350
b1010 &
b1010 %
#207354
b101 &
b101 %
#207358
b10000 &
b10000 %
#207362
b1000 &
b1000 %
#207366
b100 &
b100 %
#207370
b10 &
b10 %
#207374
b1 &
1#
b1 %
#207378
b0 &
b0 %
0#
0$
#1225407
b10000 !
1"
#1225410
b10000 &
b10000 %
1$
#1225411
0"
#1225414
b1000 &
b1000 %
#1225418
b100 &
b100 %
#1225422
b10 &
b10 %
#1225426
b1 &
b1 %
1#
#1225430
b0 &
0#
b0 %
0$
#2183867
b1011 !
1"
#2183870
b1011 &
b1011 %
1$
#2183871
0"
#2183874
b100010 &
b100010 %
#2183878
b10001 &
b10001 %
#2183882
b110100 &
b110100 %
#2183886
b11010 &
b11010 %
#2183890
b1101 &
b1101 %
#2183894
b101000 &
b101000 %
#2183898
b10100 &
b10100 %
#2183902
b1010 &
b1010 %
#2183906
b101 &
b101 %
#2183910
b10000 &
b10000 %
#2183914
b1000 &
b1000 %
#2183918
b100 &
b100 %
#2183922
b10 &
b10 %
#2183926
b1 &
1#
b1 %
#2183930
b0 &
b0 %
0#
0$
#4500012
