MDF Database:  version 1.0
MDF_INFO | top | XC9572XL-10-VQ64
MACROCELL | 1 | 3 | C_OUT_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 9 | FUNC<1>  | FUNC<0>  | B<15>  | A<14>  | Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2  | B<14>  | A<15>  | EXP14_.EXP  | EXP15_.EXP
INPUTMC | 3 | 0 | 1 | 1 | 2 | 1 | 4
INPUTP | 6 | 46 | 66 | 24 | 47 | 52 | 84
IMPORTS | 2 | 1 | 2 | 1 | 4
EQ | 14 | 
   C_OUT = !FUNC<1> & !FUNC<0> & B<15> & B<14> & A<14>
	# !FUNC<1> & !FUNC<0> & B<15> & B<14> & 
	Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2
	# !FUNC<1> & !FUNC<0> & B<15> & A<14> & 
	Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2
	# !FUNC<1> & !FUNC<0> & B<14> & A<15> & 
	Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2
	# !FUNC<1> & !FUNC<0> & A<15> & A<14> & 
	Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2
;Imported pterms FB2_3
	# !FUNC<1> & !FUNC<0> & B<15> & A<15>
	# !FUNC<1> & !FUNC<0> & B<14> & A<15> & A<14>
;Imported pterms FB2_5
	# FUNC<1> & FUNC<0>;

MACROCELL | 1 | 5 | OUT_0_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 6 | FUNC<0>  | B<0>  | FUNC<1>  | A<0>  | C_IN  | EXP16_.EXP
INPUTMC | 1 | 1 | 6
INPUTP | 5 | 66 | 21 | 46 | 50 | 92
IMPORTS | 1 | 1 | 6
EQ | 8 | 
   !OUT<0> = FUNC<0> & B<0>
	# !FUNC<1> & FUNC<0> & !A<0>
	# !FUNC<1> & B<0> & C_IN & !A<0>
	# !FUNC<1> & B<0> & !C_IN & A<0>
	# !FUNC<0> & !B<0> & !C_IN & !A<0>
;Imported pterms FB2_7
	# FUNC<1> & !FUNC<0> & !B<0> & !A<0>
	# !FUNC<1> & !FUNC<0> & !B<0> & C_IN & A<0>;

MACROCELL | 0 | 3 | OUT_10_OBUF
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 0 | 2
INPUTS | 20 | FUNC<0>  | B<10>  | B<1>  | B<0>  | C_IN  | Madd_result_addsub0001_Mxor_Result<2>__xor0000/Madd_result_addsub0001_Mxor_Result<2>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D  | A<0>  | A<1>  | EXP8_.EXP
INPUTMC | 13 | 0 | 12 | 2 | 9 | 2 | 7 | 2 | 6 | 2 | 5 | 3 | 3 | 2 | 3 | 3 | 4 | 0 | 8 | 0 | 9 | 2 | 10 | 0 | 10 | 0 | 4
INPUTP | 7 | 66 | 87 | 67 | 21 | 92 | 50 | 88
EXPORTS | 1 | 0 | 2
IMPORTS | 1 | 0 | 4
EQ | 83 | 
   !OUT<10> = FUNC<0> & B<10>
;Imported pterms FB1_5
	# !FUNC<1> & FUNC<0> & 
	!Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D
	# FUNC<1> & !FUNC<0> & !B<10> & 
	!Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D
	# !FUNC<1> & !A<9> & 
	!Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	!Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D
	# !FUNC<1> & !FUNC<0> & A<9> & 
	!Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D
	# !FUNC<1> & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	!Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	!Madd_result_addsub0001__or0007/Madd_result_addsub0001__or0007_D2
;Imported pterms FB1_6
	# !FUNC<1> & !A<8> & 
	!Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	!Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D
	# !FUNC<1> & !FUNC<0> & A<8> & 
	!Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D
	# !FUNC<1> & !FUNC<0> & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001__or0007/Madd_result_addsub0001__or0007_D2;
    OUT_10_OBUF.EXP  =  B<1> & B<0> & C_IN & 
	Madd_result_addsub0001_Mxor_Result<2>__xor0000/Madd_result_addsub0001_Mxor_Result<2>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# B<1> & C_IN & A<0> & 
	Madd_result_addsub0001_Mxor_Result<2>__xor0000/Madd_result_addsub0001_Mxor_Result<2>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# B<0> & C_IN & A<1> & 
	Madd_result_addsub0001_Mxor_Result<2>__xor0000/Madd_result_addsub0001_Mxor_Result<2>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# C_IN & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<2>__xor0000/Madd_result_addsub0001_Mxor_Result<2>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D

MACROCELL | 0 | 11 | OUT_11_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 8 | FUNC<0>  | B<11>  | FUNC<1>  | Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D  | A<10>  | Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D.EXP  | Madd_result_addsub0001_Mxor_Result<2>__xor0000/Madd_result_addsub0001_Mxor_Result<2>__xor0000_D.EXP
INPUTMC | 4 | 0 | 9 | 0 | 8 | 0 | 10 | 0 | 12
INPUTP | 4 | 66 | 15 | 46 | 3
IMPORTS | 2 | 0 | 10 | 0 | 12
EQ | 43 | 
   !OUT<11> = FUNC<0> & B<11>
	# !FUNC<1> & FUNC<0> & 
	!Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# FUNC<1> & !FUNC<0> & !B<11> & 
	!Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# !FUNC<1> & !A<10> & 
	!Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	!Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# !FUNC<1> & !FUNC<0> & A<10> & 
	!Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
;Imported pterms FB1_11
	# !FUNC<1> & !A<9> & 
	!Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	!Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# !FUNC<1> & !FUNC<0> & A<9> & 
	!Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# !FUNC<1> & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	!Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	!Madd_result_addsub0001__or0007/Madd_result_addsub0001__or0007_D2
;Imported pterms FB1_13
	# !FUNC<1> & !A<8> & 
	!Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	!Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# !FUNC<1> & !FUNC<0> & A<8> & 
	!Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# !FUNC<1> & !FUNC<0> & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001__or0007/Madd_result_addsub0001__or0007_D2;

MACROCELL | 2 | 11 | OUT_12_OBUF
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 2 | 12
INPUTS | 12 | FUNC<0>  | B<12>  | A<5>  | Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D  | A<4>  | Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D  | A<3>  | Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D  | B<2>  | A<2>  | Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D.EXP
INPUTMC | 5 | 2 | 6 | 2 | 5 | 2 | 7 | 2 | 9 | 2 | 10
INPUTP | 7 | 66 | 20 | 54 | 75 | 9 | 44 | 68
EXPORTS | 1 | 2 | 12
IMPORTS | 1 | 2 | 10
EQ | 29 | 
   !OUT<12> = FUNC<0> & B<12>
;Imported pterms FB3_11
	# !FUNC<1> & FUNC<0> & 
	!Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D
	# !FUNC<1> & 
	!Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	!Madd_result_addsub0001__or0011/Madd_result_addsub0001__or0011_D2
	# FUNC<1> & !FUNC<0> & !B<12> & 
	!Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D
	# !FUNC<1> & !FUNC<0> & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001__or0011/Madd_result_addsub0001__or0011_D2;
    OUT_12_OBUF.EXP  =  A<5> & 
	!Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# A<4> & 
	!Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# A<3> & 
	!Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# B<2> & A<2> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D

MACROCELL | 0 | 5 | OUT_13_OBUF
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 0 | 4
INPUTS | 10 | FUNC<0>  | B<13>  | FUNC<1>  | Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D  | A<8>  | Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D  | Madd_result_addsub0001__or0007/Madd_result_addsub0001__or0007_D2  | EXP9_.EXP
INPUTMC | 6 | 0 | 10 | 2 | 3 | 3 | 4 | 0 | 8 | 2 | 0 | 0 | 6
INPUTP | 4 | 66 | 90 | 46 | 11
EXPORTS | 1 | 0 | 4
IMPORTS | 1 | 0 | 6
EQ | 33 | 
   !OUT<13> = FUNC<0> & B<13>
	# !FUNC<1> & FUNC<0> & 
	!Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
;Imported pterms FB1_7
	# FUNC<1> & !FUNC<0> & !B<13> & 
	!Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# !FUNC<1> & !A<12> & 
	!Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	!Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# !FUNC<1> & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	!Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D & 
	!Madd_result_addsub0001__or0011/Madd_result_addsub0001__or0011_D2
	# !FUNC<1> & !FUNC<0> & A<12> & 
	!Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# !FUNC<1> & !FUNC<0> & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D & 
	Madd_result_addsub0001__or0011/Madd_result_addsub0001__or0011_D2;
    OUT_13_OBUF.EXP  =  !FUNC<1> & !A<8> & 
	!Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	!Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D
	# !FUNC<1> & !FUNC<0> & A<8> & 
	!Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D
	# !FUNC<1> & !FUNC<0> & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001__or0007/Madd_result_addsub0001__or0007_D2

MACROCELL | 1 | 9 | OUT_14_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 7 | FUNC<1>  | FUNC<0>  | A<14>  | B<14>  | Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2  | EXP17_.EXP  | EXP18_.EXP
INPUTMC | 3 | 0 | 1 | 1 | 8 | 1 | 10
INPUTP | 4 | 46 | 66 | 47 | 52
IMPORTS | 2 | 1 | 8 | 1 | 10
EQ | 13 | 
   !OUT<14> = !FUNC<1> & FUNC<0> & !A<14>
	# FUNC<1> & !FUNC<0> & !B<14> & !A<14>
	# !FUNC<1> & B<14> & A<14> & 
	!Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2
	# !FUNC<1> & !B<14> & !A<14> & 
	!Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2
	# !FUNC<1> & !FUNC<0> & !B<14> & A<14> & 
	Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2
;Imported pterms FB2_9
	# !FUNC<1> & B<14> & !A<14> & 
	Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2
;Imported pterms FB2_11
	# FUNC<0> & B<14>;

MACROCELL | 1 | 16 | OUT_15_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 9 | FUNC<0>  | B<15>  | FUNC<1>  | A<15>  | A<14>  | Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2  | B<14>  | EXP20_.EXP  | EXP21_.EXP
INPUTMC | 3 | 0 | 1 | 1 | 15 | 1 | 17
INPUTP | 6 | 66 | 24 | 46 | 84 | 47 | 52
IMPORTS | 2 | 1 | 15 | 1 | 17
EQ | 26 | 
   !OUT<15> = FUNC<0> & B<15>
	# !FUNC<1> & FUNC<0> & !A<15>
	# FUNC<1> & !FUNC<0> & !B<15> & !A<15>
	# !FUNC<1> & B<15> & !B<14> & A<15> & 
	!Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2
	# !FUNC<1> & B<15> & A<15> & !A<14> & 
	!Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2
;Imported pterms FB2_16
	# !FUNC<1> & B<15> & B<14> & !A<15> & A<14>
	# !FUNC<1> & B<15> & B<14> & !A<15> & 
	Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2
	# !FUNC<1> & B<15> & !B<14> & A<15> & !A<14>
	# !FUNC<1> & B<15> & !A<15> & A<14> & 
	Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2
	# !FUNC<0> & !B<15> & !A<15> & !A<14> & 
	!Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2
;Imported pterms FB2_18
	# !FUNC<0> & !B<15> & !B<14> & !A<15> & !A<14>
	# !FUNC<0> & !B<15> & !B<14> & !A<15> & 
	!Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2
	# !FUNC<1> & !FUNC<0> & !B<15> & B<14> & A<15> & 
	A<14>
	# !FUNC<1> & !FUNC<0> & !B<15> & B<14> & A<15> & 
	Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2
	# !FUNC<1> & !FUNC<0> & !B<15> & A<15> & A<14> & 
	Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2;

MACROCELL | 3 | 1 | OUT_1_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 9 | FUNC<0>  | B<1>  | FUNC<1>  | A<1>  | B<0>  | C_IN  | A<0>  | EXP27_.EXP  | EXP28_.EXP
INPUTMC | 2 | 3 | 0 | 3 | 2
INPUTP | 7 | 66 | 67 | 46 | 88 | 21 | 92 | 50
IMPORTS | 2 | 3 | 0 | 3 | 2
EQ | 17 | 
   !OUT<1> = FUNC<0> & B<1>
	# !FUNC<1> & FUNC<0> & !A<1>
	# FUNC<1> & !FUNC<0> & !B<1> & !A<1>
	# !FUNC<1> & B<1> & !B<0> & !C_IN & A<1>
	# !FUNC<1> & B<1> & !C_IN & A<1> & !A<0>
;Imported pterms FB4_1
	# !FUNC<1> & B<1> & B<0> & C_IN & !A<1>
	# !FUNC<1> & B<1> & B<0> & !A<1> & A<0>
	# !FUNC<1> & B<1> & !B<0> & A<1> & !A<0>
	# !FUNC<1> & B<1> & C_IN & !A<1> & A<0>
	# !FUNC<0> & !B<1> & !B<0> & !C_IN & !A<1>
;Imported pterms FB4_3
	# !FUNC<0> & !B<1> & !B<0> & !A<1> & !A<0>
	# !FUNC<0> & !B<1> & !C_IN & !A<1> & !A<0>
	# !FUNC<1> & !FUNC<0> & !B<1> & B<0> & C_IN & A<1>
	# !FUNC<1> & !FUNC<0> & !B<1> & B<0> & A<1> & A<0>
	# !FUNC<1> & !FUNC<0> & !B<1> & C_IN & A<1> & A<0>;

MACROCELL | 2 | 1 | OUT_2_OBUF
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 2 | 0
INPUTS | 13 | A<7>  | Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D  | B<2>  | B<1>  | A<1>  | Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D  | A<2>  | B<0>  | C_IN  | EXP22_.EXP
INPUTMC | 6 | 3 | 3 | 2 | 9 | 2 | 7 | 2 | 6 | 2 | 5 | 2 | 2
INPUTP | 7 | 49 | 44 | 67 | 88 | 68 | 21 | 92
EXPORTS | 1 | 2 | 0
IMPORTS | 1 | 2 | 2
EQ | 39 | 
   !OUT<2> = ;Imported pterms FB3_3
	  !FUNC<1> & FUNC<0> & !A<2>
	# FUNC<1> & !FUNC<0> & !B<2> & !A<2>
	# !FUNC<1> & B<2> & A<2> & 
	!Madd_result_addsub0001__or0001/Madd_result_addsub0001__or0001_D2
	# !FUNC<1> & !B<2> & !A<2> & 
	!Madd_result_addsub0001__or0001/Madd_result_addsub0001__or0001_D2
	# !FUNC<1> & !FUNC<0> & !B<2> & A<2> & 
	Madd_result_addsub0001__or0001/Madd_result_addsub0001__or0001_D2
;Imported pterms FB3_4
	# FUNC<0> & B<2>
	# !FUNC<1> & B<2> & !A<2> & 
	Madd_result_addsub0001__or0001/Madd_result_addsub0001__or0001_D2;
    OUT_2_OBUF.EXP  =  A<7> & 
	!Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# B<2> & B<1> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# B<1> & A<2> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# B<2> & B<1> & B<0> & C_IN & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# B<2> & B<0> & C_IN & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D

MACROCELL | 2 | 4 | OUT_3_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 6 | FUNC<1>  | FUNC<0>  | A<3>  | B<3>  | Madd_result_addsub0001__or0002/Madd_result_addsub0001__or0002_D2  | Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D.EXP
INPUTMC | 2 | 3 | 11 | 2 | 5
INPUTP | 4 | 46 | 66 | 9 | 63
IMPORTS | 1 | 2 | 5
EQ | 12 | 
   !OUT<3> = !FUNC<1> & FUNC<0> & !A<3>
	# FUNC<1> & !FUNC<0> & !B<3> & !A<3>
	# !FUNC<1> & B<3> & A<3> & 
	!Madd_result_addsub0001__or0002/Madd_result_addsub0001__or0002_D2
	# !FUNC<1> & !B<3> & !A<3> & 
	!Madd_result_addsub0001__or0002/Madd_result_addsub0001__or0002_D2
	# !FUNC<1> & !FUNC<0> & !B<3> & A<3> & 
	Madd_result_addsub0001__or0002/Madd_result_addsub0001__or0002_D2
;Imported pterms FB3_6
	# FUNC<0> & B<3>
	# !FUNC<1> & B<3> & !A<3> & 
	Madd_result_addsub0001__or0002/Madd_result_addsub0001__or0002_D2;

MACROCELL | 3 | 5 | OUT_4_OBUF
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 3 | 6
INPUTS | 9 | FUNC<0>  | B<4>  | FUNC<1>  | Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D  | Madd_result_addsub0001__or0003/Madd_result_addsub0001__or0003_D2  | B<2>  | A<2>  | Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D.EXP
INPUTMC | 4 | 2 | 7 | 3 | 7 | 2 | 9 | 3 | 4
INPUTP | 5 | 66 | 12 | 46 | 44 | 68
EXPORTS | 1 | 3 | 6
IMPORTS | 1 | 3 | 4
EQ | 14 | 
   !OUT<4> = FUNC<0> & B<4>
	# !FUNC<1> & FUNC<0> & 
	!Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D
	# !FUNC<1> & 
	!Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	!Madd_result_addsub0001__or0003/Madd_result_addsub0001__or0003_D2
	# FUNC<1> & !FUNC<0> & !B<4> & 
	!Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D
;Imported pterms FB4_5
	# !FUNC<1> & !FUNC<0> & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001__or0003/Madd_result_addsub0001__or0003_D2;
    OUT_4_OBUF.EXP  =  B<2> & A<2> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D

MACROCELL | 1 | 11 | OUT_5_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 8 | FUNC<0>  | B<5>  | FUNC<1>  | Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D  | Madd_result_addsub0001__or0003/Madd_result_addsub0001__or0003_D2  | A<4>  | EXP19_.EXP
INPUTMC | 4 | 2 | 6 | 2 | 7 | 3 | 7 | 1 | 12
INPUTP | 4 | 66 | 83 | 46 | 75
IMPORTS | 1 | 1 | 12
EQ | 20 | 
   !OUT<5> = FUNC<0> & B<5>
	# !FUNC<1> & FUNC<0> & 
	!Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# FUNC<1> & !FUNC<0> & !B<5> & 
	!Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# !FUNC<1> & !A<4> & 
	!Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	!Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# !FUNC<1> & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	!Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	!Madd_result_addsub0001__or0003/Madd_result_addsub0001__or0003_D2
;Imported pterms FB2_13
	# !FUNC<1> & !FUNC<0> & A<4> & 
	!Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# !FUNC<1> & !FUNC<0> & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001__or0003/Madd_result_addsub0001__or0003_D2;

MACROCELL | 3 | 9 | OUT_6_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 5 | FUNC<0>  | B<6>  | FUNC<1>  | Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D  | Madd_result_addsub0001__or0005/Madd_result_addsub0001__or0005_D2
INPUTMC | 2 | 2 | 5 | 3 | 16
INPUTP | 3 | 66 | 16 | 46
EQ | 11 | 
   !OUT<6> = FUNC<0> & B<6>
	# !FUNC<1> & FUNC<0> & 
	!Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# !FUNC<1> & 
	!Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	!Madd_result_addsub0001__or0005/Madd_result_addsub0001__or0005_D2
	# FUNC<1> & !FUNC<0> & !B<6> & 
	!Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# !FUNC<1> & !FUNC<0> & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001__or0005/Madd_result_addsub0001__or0005_D2;

MACROCELL | 3 | 13 | OUT_7_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 5 | FUNC<0>  | B<7>  | FUNC<1>  | Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D  | Madd_result_addsub0001__or0006/Madd_result_addsub0001__or0006_D2
INPUTMC | 2 | 3 | 3 | 2 | 13
INPUTP | 3 | 66 | 26 | 46
EQ | 11 | 
   !OUT<7> = FUNC<0> & B<7>
	# !FUNC<1> & FUNC<0> & 
	!Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# !FUNC<1> & 
	!Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	!Madd_result_addsub0001__or0006/Madd_result_addsub0001__or0006_D2
	# FUNC<1> & !FUNC<0> & !B<7> & 
	!Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# !FUNC<1> & !FUNC<0> & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001__or0006/Madd_result_addsub0001__or0006_D2;

MACROCELL | 2 | 15 | OUT_8_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 5 | FUNC<0>  | B<8>  | FUNC<1>  | Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D  | Madd_result_addsub0001__or0007/Madd_result_addsub0001__or0007_D2
INPUTMC | 2 | 2 | 3 | 2 | 0
INPUTP | 3 | 66 | 27 | 46
EQ | 11 | 
   !OUT<8> = FUNC<0> & B<8>
	# !FUNC<1> & FUNC<0> & 
	!Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D
	# !FUNC<1> & 
	!Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	!Madd_result_addsub0001__or0007/Madd_result_addsub0001__or0007_D2
	# FUNC<1> & !FUNC<0> & !B<8> & 
	!Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D
	# !FUNC<1> & !FUNC<0> & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001__or0007/Madd_result_addsub0001__or0007_D2;

MACROCELL | 2 | 8 | OUT_9_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 8 | FUNC<0>  | B<9>  | FUNC<1>  | Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D  | Madd_result_addsub0001__or0007/Madd_result_addsub0001__or0007_D2  | A<8>  | Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D.EXP
INPUTMC | 4 | 3 | 4 | 2 | 3 | 2 | 0 | 2 | 7
INPUTP | 4 | 66 | 25 | 46 | 11
IMPORTS | 1 | 2 | 7
EQ | 20 | 
   !OUT<9> = FUNC<0> & B<9>
	# !FUNC<1> & FUNC<0> & 
	!Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D
	# FUNC<1> & !FUNC<0> & !B<9> & 
	!Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D
	# !FUNC<1> & !A<8> & 
	!Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	!Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D
	# !FUNC<1> & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	!Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	!Madd_result_addsub0001__or0007/Madd_result_addsub0001__or0007_D2
;Imported pterms FB3_8
	# !FUNC<1> & !FUNC<0> & A<8> & 
	!Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D
	# !FUNC<1> & !FUNC<0> & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001__or0007/Madd_result_addsub0001__or0007_D2;

MACROCELL | 0 | 1 | Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 6 | 1 | 3 | 1 | 9 | 1 | 16 | 1 | 8 | 1 | 15 | 1 | 17
INPUTS | 12 | A<13>  | Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D  | A<12>  | Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D  | A<11>  | Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D  | A<10>  | Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D  | A<9>  | Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D  | EXP6_.EXP  | EXP7_.EXP
INPUTMC | 7 | 0 | 10 | 2 | 10 | 0 | 9 | 0 | 8 | 3 | 4 | 0 | 0 | 0 | 2
INPUTP | 5 | 82 | 43 | 7 | 3 | 65
IMPORTS | 2 | 0 | 0 | 0 | 2
EQ | 184 | 
   Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2 = A<13> & 
	!Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# A<12> & 
	!Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# A<11> & 
	!Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# A<10> & 
	!Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# A<9> & 
	!Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
;Imported pterms FB1_1
	# A<8> & 
	!Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# A<7> & 
	!Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# A<6> & 
	!Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# A<5> & 
	!Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# A<4> & 
	!Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
;Imported pterms FB1_3
	# A<3> & 
	!Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# A<2> & 
	!Madd_result_addsub0001_Mxor_Result<2>__xor0000/Madd_result_addsub0001_Mxor_Result<2>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# B<1> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<2>__xor0000/Madd_result_addsub0001_Mxor_Result<2>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# B<1> & B<0> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<2>__xor0000/Madd_result_addsub0001_Mxor_Result<2>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# B<0> & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<2>__xor0000/Madd_result_addsub0001_Mxor_Result<2>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
;Imported pterms FB1_4
	# B<1> & B<0> & C_IN & 
	Madd_result_addsub0001_Mxor_Result<2>__xor0000/Madd_result_addsub0001_Mxor_Result<2>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# B<1> & C_IN & A<0> & 
	Madd_result_addsub0001_Mxor_Result<2>__xor0000/Madd_result_addsub0001_Mxor_Result<2>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# B<0> & C_IN & A<1> & 
	Madd_result_addsub0001_Mxor_Result<2>__xor0000/Madd_result_addsub0001_Mxor_Result<2>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# C_IN & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<2>__xor0000/Madd_result_addsub0001_Mxor_Result<2>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D;

MACROCELL | 0 | 12 | Madd_result_addsub0001_Mxor_Result<2>__xor0000/Madd_result_addsub0001_Mxor_Result<2>__xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 3 | 0 | 2 | 0 | 3 | 0 | 11
INPUTS | 10 | A<2>  | B<2>  | FUNC<1>  | A<8>  | Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D  | FUNC<0>  | Madd_result_addsub0001__or0007/Madd_result_addsub0001__or0007_D2
INPUTMC | 5 | 2 | 3 | 3 | 4 | 0 | 8 | 0 | 9 | 2 | 0
INPUTP | 5 | 68 | 44 | 46 | 11 | 66
EXPORTS | 1 | 0 | 11
EQ | 18 | 
   Madd_result_addsub0001_Mxor_Result<2>__xor0000/Madd_result_addsub0001_Mxor_Result<2>__xor0000_D = A<2>
	$ B<2>;
    Madd_result_addsub0001_Mxor_Result<2>__xor0000/Madd_result_addsub0001_Mxor_Result<2>__xor0000_D.EXP  =  !FUNC<1> & !A<8> & 
	!Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	!Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# !FUNC<1> & !FUNC<0> & A<8> & 
	!Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# !FUNC<1> & !FUNC<0> & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001__or0007/Madd_result_addsub0001__or0007_D2

MACROCELL | 2 | 9 | Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 23 | 2 | 13 | 2 | 0 | 0 | 15 | 3 | 7 | 3 | 16 | 0 | 2 | 0 | 3 | 0 | 14 | 0 | 16 | 0 | 17 | 2 | 1 | 2 | 11 | 2 | 12 | 2 | 14 | 2 | 16 | 2 | 17 | 3 | 5 | 3 | 6 | 3 | 8 | 3 | 14 | 3 | 15 | 3 | 17 | 2 | 10
INPUTS | 3 | A<3>  | B<3>  | B<12>
INPUTP | 3 | 9 | 63 | 20
EXPORTS | 1 | 2 | 10
EQ | 3 | 
   Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D = A<3>
	$ B<3>;
    Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D.EXP  =  B<12>

MACROCELL | 2 | 7 | Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 24 | 3 | 5 | 1 | 11 | 0 | 0 | 2 | 0 | 0 | 15 | 3 | 16 | 2 | 13 | 0 | 2 | 0 | 3 | 0 | 14 | 0 | 16 | 0 | 17 | 1 | 12 | 2 | 1 | 2 | 11 | 2 | 12 | 2 | 14 | 2 | 16 | 2 | 17 | 3 | 4 | 3 | 14 | 3 | 15 | 3 | 17 | 2 | 8
INPUTS | 8 | A<4>  | B<4>  | FUNC<1>  | FUNC<0>  | A<8>  | Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D  | Madd_result_addsub0001__or0007/Madd_result_addsub0001__or0007_D2
INPUTMC | 3 | 2 | 3 | 3 | 4 | 2 | 0
INPUTP | 5 | 75 | 12 | 46 | 66 | 11
EXPORTS | 1 | 2 | 8
EQ | 9 | 
   Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D = A<4>
	$ B<4>;
    Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D.EXP  =  !FUNC<1> & !FUNC<0> & A<8> & 
	!Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D
	# !FUNC<1> & !FUNC<0> & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001__or0007/Madd_result_addsub0001__or0007_D2

MACROCELL | 2 | 6 | Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 21 | 1 | 11 | 0 | 0 | 2 | 0 | 0 | 15 | 3 | 16 | 2 | 13 | 0 | 2 | 0 | 3 | 0 | 14 | 0 | 16 | 0 | 17 | 1 | 12 | 2 | 1 | 2 | 11 | 2 | 12 | 2 | 14 | 2 | 16 | 2 | 17 | 3 | 14 | 3 | 15 | 3 | 17
INPUTS | 2 | A<5>  | B<5>
INPUTP | 2 | 54 | 83
EQ | 2 | 
   Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D = A<5>
	$ B<5>;

MACROCELL | 2 | 5 | Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 17 | 3 | 9 | 0 | 0 | 2 | 0 | 0 | 15 | 2 | 13 | 0 | 2 | 0 | 3 | 0 | 14 | 0 | 16 | 0 | 17 | 2 | 1 | 2 | 11 | 2 | 12 | 2 | 14 | 2 | 16 | 2 | 17 | 2 | 4
INPUTS | 7 | A<6>  | B<6>  | FUNC<0>  | B<3>  | FUNC<1>  | A<3>  | Madd_result_addsub0001__or0002/Madd_result_addsub0001__or0002_D2
INPUTMC | 1 | 3 | 11
INPUTP | 6 | 33 | 16 | 66 | 63 | 46 | 9
EXPORTS | 1 | 2 | 4
EQ | 5 | 
   Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D = A<6>
	$ B<6>;
    Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D.EXP  =  FUNC<0> & B<3>
	# !FUNC<1> & B<3> & !A<3> & 
	Madd_result_addsub0001__or0002/Madd_result_addsub0001__or0002_D2

MACROCELL | 3 | 3 | Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 13 | 3 | 13 | 0 | 0 | 2 | 0 | 0 | 15 | 0 | 2 | 0 | 3 | 0 | 13 | 0 | 14 | 0 | 16 | 0 | 17 | 2 | 1 | 2 | 16 | 2 | 17
INPUTS | 2 | A<7>  | B<7>
INPUTP | 2 | 49 | 26
EQ | 2 | 
   Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D = A<7>
	$ B<7>;

MACROCELL | 2 | 3 | Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 16 | 0 | 2 | 0 | 10 | 2 | 15 | 2 | 8 | 0 | 0 | 0 | 15 | 0 | 3 | 0 | 4 | 0 | 5 | 0 | 12 | 0 | 13 | 0 | 14 | 0 | 16 | 0 | 17 | 2 | 7 | 2 | 2
INPUTS | 7 | A<8>  | B<8>  | FUNC<0>  | B<2>  | FUNC<1>  | A<2>  | Madd_result_addsub0001__or0001/Madd_result_addsub0001__or0001_D2
INPUTMC | 1 | 0 | 7
INPUTP | 6 | 11 | 27 | 66 | 44 | 46 | 68
EXPORTS | 1 | 2 | 2
EQ | 5 | 
   Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D = A<8>
	$ B<8>;
    Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D.EXP  =  FUNC<0> & B<2>
	# !FUNC<1> & B<2> & !A<2> & 
	Madd_result_addsub0001__or0001/Madd_result_addsub0001__or0001_D2

MACROCELL | 3 | 4 | Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 16 | 0 | 2 | 0 | 10 | 2 | 8 | 0 | 1 | 0 | 15 | 0 | 0 | 0 | 3 | 0 | 4 | 0 | 5 | 0 | 12 | 0 | 13 | 0 | 14 | 0 | 16 | 0 | 17 | 2 | 7 | 3 | 5
INPUTS | 6 | A<9>  | B<9>  | FUNC<1>  | FUNC<0>  | Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D  | Madd_result_addsub0001__or0003/Madd_result_addsub0001__or0003_D2
INPUTMC | 2 | 2 | 7 | 3 | 7
INPUTP | 4 | 65 | 25 | 46 | 66
EXPORTS | 1 | 3 | 5
EQ | 5 | 
   Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D = A<9>
	$ B<9>;
    Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D.EXP  =  !FUNC<1> & !FUNC<0> & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001__or0003/Madd_result_addsub0001__or0003_D2

MACROCELL | 0 | 8 | Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 15 | 0 | 2 | 0 | 11 | 0 | 1 | 0 | 15 | 0 | 0 | 0 | 3 | 0 | 4 | 0 | 5 | 0 | 10 | 0 | 12 | 0 | 13 | 0 | 14 | 0 | 16 | 0 | 17 | 0 | 7
INPUTS | 6 | A<10>  | B<10>  | B<1>  | B<0>  | C_IN  | A<0>
INPUTP | 6 | 3 | 87 | 67 | 21 | 92 | 50
EXPORTS | 1 | 0 | 7
EQ | 4 | 
   Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D = A<10>
	$ B<10>;
    Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D.EXP  =  B<1> & B<0> & C_IN
	# B<1> & C_IN & A<0>

MACROCELL | 0 | 9 | Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 12 | 0 | 11 | 0 | 1 | 0 | 15 | 0 | 0 | 0 | 2 | 0 | 3 | 0 | 10 | 0 | 12 | 0 | 13 | 0 | 14 | 0 | 16 | 0 | 17
INPUTS | 2 | A<11>  | B<11>
INPUTP | 2 | 7 | 15
EQ | 2 | 
   Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D = A<11>
	$ B<11>;

MACROCELL | 2 | 10 | Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 7 | 2 | 10 | 0 | 3 | 0 | 1 | 0 | 0 | 0 | 2 | 0 | 6 | 2 | 11
INPUTS | 7 | A<12>  | FUNC<1>  | FUNC<0>  | Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D  | Madd_result_addsub0001__or0011/Madd_result_addsub0001__or0011_D2  | B<12>  | Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D.EXP
INPUTMC | 3 | 2 | 10 | 0 | 15 | 2 | 9
INPUTP | 4 | 43 | 46 | 66 | 20
EXPORTS | 1 | 2 | 11
IMPORTS | 1 | 2 | 9
EQ | 13 | 
   Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D = A<12>
	$ ;Imported pterms FB3_10
	  B<12>;
    Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D.EXP  =  !FUNC<1> & FUNC<0> & 
	!Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D
	# !FUNC<1> & 
	!Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	!Madd_result_addsub0001__or0011/Madd_result_addsub0001__or0011_D2
	# FUNC<1> & !FUNC<0> & !B<12> & 
	!Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D
	# !FUNC<1> & !FUNC<0> & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001__or0011/Madd_result_addsub0001__or0011_D2

MACROCELL | 0 | 10 | Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 7 | 0 | 5 | 0 | 1 | 0 | 0 | 0 | 2 | 0 | 3 | 0 | 6 | 0 | 11
INPUTS | 10 | A<13>  | B<13>  | FUNC<1>  | A<9>  | Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D  | FUNC<0>  | Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D  | Madd_result_addsub0001__or0007/Madd_result_addsub0001__or0007_D2
INPUTMC | 5 | 3 | 4 | 0 | 8 | 0 | 9 | 2 | 3 | 2 | 0
INPUTP | 5 | 82 | 90 | 46 | 65 | 66
EXPORTS | 1 | 0 | 11
EQ | 16 | 
   Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D = A<13>
	$ B<13>;
    Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D.EXP  =  !FUNC<1> & !A<9> & 
	!Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	!Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# !FUNC<1> & !FUNC<0> & A<9> & 
	!Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# !FUNC<1> & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	!Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	!Madd_result_addsub0001__or0007/Madd_result_addsub0001__or0007_D2

MACROCELL | 2 | 0 | Madd_result_addsub0001__or0007/Madd_result_addsub0001__or0007_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 7 | 2 | 8 | 0 | 10 | 2 | 15 | 0 | 4 | 0 | 5 | 0 | 12 | 2 | 7
INPUTS | 14 | B<0>  | A<2>  | A<1>  | A<0>  | Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D  | B<1>  | C_IN  | B<2>  | OUT_2_OBUF.EXP  | EXP26_.EXP
INPUTMC | 7 | 2 | 9 | 2 | 7 | 2 | 6 | 2 | 5 | 3 | 3 | 2 | 1 | 2 | 17
INPUTP | 7 | 21 | 68 | 88 | 50 | 67 | 92 | 44
IMPORTS | 2 | 2 | 1 | 2 | 17
EQ | 113 | 
   Madd_result_addsub0001__or0007/Madd_result_addsub0001__or0007_D2 = B<2> & B<0> & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# B<1> & B<0> & A<2> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# B<1> & C_IN & A<2> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# B<0> & A<2> & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# C_IN & A<2> & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
;Imported pterms FB3_2
	# A<7> & 
	!Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# B<2> & B<1> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# B<1> & A<2> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# B<2> & B<1> & B<0> & C_IN & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# B<2> & B<0> & C_IN & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
;Imported pterms FB3_18
	# B<2> & B<1> & B<0> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# B<2> & B<1> & C_IN & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# B<2> & C_IN & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# B<1> & B<0> & C_IN & A<2> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# B<0> & C_IN & A<2> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
;Imported pterms FB3_17
	# A<6> & 
	!Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# A<5> & 
	!Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# A<4> & 
	!Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# A<3> & 
	!Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# B<2> & A<2> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D;

MACROCELL | 0 | 15 | Madd_result_addsub0001__or0011/Madd_result_addsub0001__or0011_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 2 | 2 | 10 | 0 | 6
INPUTS | 18 | B<0>  | A<2>  | A<1>  | A<0>  | Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D  | B<1>  | C_IN  | B<2>  | EXP11_.EXP  | EXP12_.EXP
INPUTMC | 11 | 2 | 9 | 2 | 7 | 2 | 6 | 2 | 5 | 3 | 3 | 2 | 3 | 3 | 4 | 0 | 8 | 0 | 9 | 0 | 14 | 0 | 16
INPUTP | 7 | 21 | 68 | 88 | 50 | 67 | 92 | 44
IMPORTS | 2 | 0 | 14 | 0 | 16
EQ | 208 | 
   Madd_result_addsub0001__or0011/Madd_result_addsub0001__or0011_D2 = B<2> & B<0> & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# B<1> & B<0> & A<2> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# B<1> & C_IN & A<2> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# B<0> & A<2> & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# C_IN & A<2> & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
;Imported pterms FB1_15
	# B<2> & B<1> & B<0> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# B<2> & B<1> & C_IN & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# B<2> & C_IN & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# B<1> & B<0> & C_IN & A<2> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# B<0> & C_IN & A<2> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
;Imported pterms FB1_14
	# A<10> & 
	!Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# A<9> & 
	!Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# A<8> & 
	!Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# A<7> & 
	!Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
;Imported pterms FB1_17
	# A<11> & 
	!Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# B<2> & B<1> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# B<1> & A<2> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# B<2> & B<1> & B<0> & C_IN & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# B<2> & B<0> & C_IN & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
;Imported pterms FB1_18
	# A<6> & 
	!Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# A<5> & 
	!Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# A<4> & 
	!Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# A<3> & 
	!Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# B<2> & A<2> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D;

MACROCELL | 0 | 7 | Madd_result_addsub0001__or0001/Madd_result_addsub0001__or0001_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 2 | 2 | 2 | 2 | 3
INPUTS | 6 | B<1>  | A<1>  | B<0>  | A<0>  | C_IN  | Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D.EXP
INPUTMC | 1 | 0 | 8
INPUTP | 5 | 67 | 88 | 21 | 50 | 92
IMPORTS | 1 | 0 | 8
EQ | 8 | 
   Madd_result_addsub0001__or0001/Madd_result_addsub0001__or0001_D2 = B<1> & A<1>
	# B<1> & B<0> & A<0>
	# B<0> & C_IN & A<1>
	# B<0> & A<1> & A<0>
	# C_IN & A<1> & A<0>
;Imported pterms FB1_9
	# B<1> & B<0> & C_IN
	# B<1> & C_IN & A<0>;

MACROCELL | 3 | 11 | Madd_result_addsub0001__or0002/Madd_result_addsub0001__or0002_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 2 | 2 | 4 | 2 | 5
INPUTS | 8 | B<2>  | B<1>  | A<1>  | B<0>  | A<0>  | C_IN  | EXP31_.EXP  | EXP32_.EXP
INPUTMC | 2 | 3 | 10 | 3 | 12
INPUTP | 6 | 44 | 67 | 88 | 21 | 50 | 92
IMPORTS | 2 | 3 | 10 | 3 | 12
EQ | 17 | 
   Madd_result_addsub0001__or0002/Madd_result_addsub0001__or0002_D2 = B<2> & B<1> & A<1>
	# B<2> & B<1> & B<0> & A<0>
	# B<2> & B<0> & C_IN & A<1>
	# B<2> & B<0> & A<1> & A<0>
	# B<2> & C_IN & A<1> & A<0>
;Imported pterms FB4_11
	# B<1> & A<2> & A<1>
	# B<2> & B<1> & B<0> & C_IN
	# B<2> & B<1> & C_IN & A<0>
	# B<0> & A<2> & A<1> & A<0>
	# C_IN & A<2> & A<1> & A<0>
;Imported pterms FB4_13
	# B<2> & A<2>
	# B<1> & B<0> & C_IN & A<2>
	# B<1> & B<0> & A<2> & A<0>
	# B<1> & C_IN & A<2> & A<0>
	# B<0> & C_IN & A<2> & A<1>;

MACROCELL | 3 | 7 | Madd_result_addsub0001__or0003/Madd_result_addsub0001__or0003_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 4 | 3 | 5 | 1 | 11 | 1 | 12 | 3 | 4
INPUTS | 10 | B<0>  | A<2>  | A<1>  | A<0>  | Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D  | C_IN  | B<1>  | B<2>  | EXP29_.EXP  | EXP30_.EXP
INPUTMC | 3 | 2 | 9 | 3 | 6 | 3 | 8
INPUTP | 7 | 21 | 68 | 88 | 50 | 92 | 67 | 44
IMPORTS | 2 | 3 | 6 | 3 | 8
EQ | 35 | 
   Madd_result_addsub0001__or0003/Madd_result_addsub0001__or0003_D2 = B<2> & B<0> & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D
	# B<1> & B<0> & A<2> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D
	# B<1> & C_IN & A<2> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D
	# B<0> & A<2> & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D
	# C_IN & A<2> & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D
;Imported pterms FB4_7
	# B<2> & B<1> & B<0> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D
	# B<2> & B<1> & C_IN & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D
	# B<2> & C_IN & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D
	# B<1> & B<0> & C_IN & A<2> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D
	# B<0> & C_IN & A<2> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D
;Imported pterms FB4_6
	# B<2> & A<2> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D
;Imported pterms FB4_9
	# A<3> & 
	!Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D
	# B<2> & B<1> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D
	# B<1> & A<2> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D
	# B<2> & B<1> & B<0> & C_IN & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D
	# B<2> & B<0> & C_IN & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D;

MACROCELL | 3 | 16 | Madd_result_addsub0001__or0005/Madd_result_addsub0001__or0005_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 1 | 3 | 9
INPUTS | 12 | B<0>  | A<2>  | A<1>  | A<0>  | Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D  | B<1>  | C_IN  | B<2>  | EXP34_.EXP  | EXP35_.EXP
INPUTMC | 5 | 2 | 9 | 2 | 7 | 2 | 6 | 3 | 15 | 3 | 17
INPUTP | 7 | 21 | 68 | 88 | 50 | 67 | 92 | 44
IMPORTS | 2 | 3 | 15 | 3 | 17
EQ | 72 | 
   Madd_result_addsub0001__or0005/Madd_result_addsub0001__or0005_D2 = B<2> & B<0> & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# B<1> & B<0> & A<2> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# B<1> & C_IN & A<2> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# B<0> & A<2> & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# C_IN & A<2> & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
;Imported pterms FB4_16
	# B<2> & B<1> & B<0> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# B<2> & B<1> & C_IN & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# B<2> & C_IN & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# B<1> & B<0> & C_IN & A<2> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# B<0> & C_IN & A<2> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
;Imported pterms FB4_15
	# A<4> & 
	!Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# A<3> & 
	!Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# B<2> & A<2> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
;Imported pterms FB4_18
	# A<5> & 
	!Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# B<2> & B<1> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# B<1> & A<2> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# B<2> & B<1> & B<0> & C_IN & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# B<2> & B<0> & C_IN & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D;

MACROCELL | 2 | 13 | Madd_result_addsub0001__or0006/Madd_result_addsub0001__or0006_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 1 | 3 | 13
INPUTS | 13 | B<0>  | A<2>  | A<1>  | A<0>  | Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D  | B<1>  | C_IN  | B<2>  | EXP23_.EXP  | EXP24_.EXP
INPUTMC | 6 | 2 | 9 | 2 | 7 | 2 | 6 | 2 | 5 | 2 | 12 | 2 | 14
INPUTP | 7 | 21 | 68 | 88 | 50 | 67 | 92 | 44
IMPORTS | 2 | 2 | 12 | 2 | 14
EQ | 92 | 
   Madd_result_addsub0001__or0006/Madd_result_addsub0001__or0006_D2 = B<2> & B<0> & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# B<1> & B<0> & A<2> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# B<1> & C_IN & A<2> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# B<0> & A<2> & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# C_IN & A<2> & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
;Imported pterms FB3_13
	# B<2> & B<1> & B<0> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# B<2> & B<1> & C_IN & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# B<2> & C_IN & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# B<1> & B<0> & C_IN & A<2> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# B<0> & C_IN & A<2> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
;Imported pterms FB3_12
	# A<5> & 
	!Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# A<4> & 
	!Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# A<3> & 
	!Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# B<2> & A<2> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
;Imported pterms FB3_15
	# A<6> & 
	!Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# B<2> & B<1> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# B<1> & A<2> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# B<2> & B<1> & B<0> & C_IN & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# B<2> & B<0> & C_IN & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D;

MACROCELL | 0 | 0 | EXP6_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 1
INPUTS | 15 | A<8>  | Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D  | A<7>  | Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D  | A<6>  | Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D  | A<5>  | Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D  | A<4>  | Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D
INPUTMC | 10 | 2 | 3 | 3 | 4 | 0 | 8 | 0 | 9 | 2 | 10 | 0 | 10 | 3 | 3 | 2 | 5 | 2 | 6 | 2 | 7
INPUTP | 5 | 11 | 49 | 33 | 54 | 75
EXPORTS | 1 | 0 | 1
EQ | 45 | 
       EXP6_.EXP  =  A<8> & 
	!Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# A<7> & 
	!Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# A<6> & 
	!Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# A<5> & 
	!Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# A<4> & 
	!Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D

MACROCELL | 0 | 2 | EXP7_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 1
INPUTS | 19 | A<3>  | Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D  | A<2>  | Madd_result_addsub0001_Mxor_Result<2>__xor0000/Madd_result_addsub0001_Mxor_Result<2>__xor0000_D  | B<1>  | A<1>  | B<0>  | A<0>  | OUT_10_OBUF.EXP
INPUTMC | 13 | 2 | 9 | 2 | 7 | 2 | 6 | 2 | 5 | 3 | 3 | 2 | 3 | 3 | 4 | 0 | 8 | 0 | 9 | 2 | 10 | 0 | 10 | 0 | 12 | 0 | 3
INPUTP | 6 | 9 | 68 | 67 | 88 | 21 | 50
EXPORTS | 1 | 0 | 1
IMPORTS | 1 | 0 | 3
EQ | 117 | 
       EXP7_.EXP  =  A<3> & 
	!Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# A<2> & 
	!Madd_result_addsub0001_Mxor_Result<2>__xor0000/Madd_result_addsub0001_Mxor_Result<2>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# B<1> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<2>__xor0000/Madd_result_addsub0001_Mxor_Result<2>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# B<1> & B<0> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<2>__xor0000/Madd_result_addsub0001_Mxor_Result<2>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# B<0> & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<2>__xor0000/Madd_result_addsub0001_Mxor_Result<2>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
;Imported pterms FB1_4
	# B<1> & B<0> & C_IN & 
	Madd_result_addsub0001_Mxor_Result<2>__xor0000/Madd_result_addsub0001_Mxor_Result<2>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# B<1> & C_IN & A<0> & 
	Madd_result_addsub0001_Mxor_Result<2>__xor0000/Madd_result_addsub0001_Mxor_Result<2>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# B<0> & C_IN & A<1> & 
	Madd_result_addsub0001_Mxor_Result<2>__xor0000/Madd_result_addsub0001_Mxor_Result<2>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# C_IN & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<2>__xor0000/Madd_result_addsub0001_Mxor_Result<2>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D

MACROCELL | 0 | 4 | EXP8_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 3
INPUTS | 9 | FUNC<1>  | FUNC<0>  | Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D  | B<10>  | A<9>  | Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D  | Madd_result_addsub0001__or0007/Madd_result_addsub0001__or0007_D2  | OUT_13_OBUF.EXP
INPUTMC | 5 | 0 | 8 | 3 | 4 | 2 | 3 | 2 | 0 | 0 | 5
INPUTP | 4 | 46 | 66 | 87 | 65
EXPORTS | 1 | 0 | 3
IMPORTS | 1 | 0 | 5
EQ | 29 | 
       EXP8_.EXP  =  !FUNC<1> & FUNC<0> & 
	!Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D
	# FUNC<1> & !FUNC<0> & !B<10> & 
	!Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D
	# !FUNC<1> & !A<9> & 
	!Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	!Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D
	# !FUNC<1> & !FUNC<0> & A<9> & 
	!Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D
	# !FUNC<1> & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	!Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	!Madd_result_addsub0001__or0007/Madd_result_addsub0001__or0007_D2
;Imported pterms FB1_6
	# !FUNC<1> & !A<8> & 
	!Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	!Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D
	# !FUNC<1> & !FUNC<0> & A<8> & 
	!Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D
	# !FUNC<1> & !FUNC<0> & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001__or0007/Madd_result_addsub0001__or0007_D2

MACROCELL | 0 | 6 | EXP9_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 5
INPUTS | 7 | FUNC<1>  | FUNC<0>  | B<13>  | Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D  | A<12>  | Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D  | Madd_result_addsub0001__or0011/Madd_result_addsub0001__or0011_D2
INPUTMC | 3 | 0 | 10 | 2 | 10 | 0 | 15
INPUTP | 4 | 46 | 66 | 90 | 43
EXPORTS | 1 | 0 | 5
EQ | 16 | 
       EXP9_.EXP  =  FUNC<1> & !FUNC<0> & !B<13> & 
	!Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# !FUNC<1> & !A<12> & 
	!Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	!Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# !FUNC<1> & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	!Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D & 
	!Madd_result_addsub0001__or0011/Madd_result_addsub0001__or0011_D2
	# !FUNC<1> & !FUNC<0> & A<12> & 
	!Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D
	# !FUNC<1> & !FUNC<0> & 
	Madd_result_addsub0001_Mxor_Result<12>__xor0000/Madd_result_addsub0001_Mxor_Result<12>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<13>__xor0000/Madd_result_addsub0001_Mxor_Result<13>__xor0000_D & 
	Madd_result_addsub0001__or0011/Madd_result_addsub0001__or0011_D2

MACROCELL | 0 | 13 | EXP10_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 14
INPUTS | 9 | A<10>  | Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D  | A<9>  | Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D  | A<8>  | Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D  | A<7>  | Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
INPUTMC | 5 | 0 | 8 | 0 | 9 | 3 | 4 | 2 | 3 | 3 | 3
INPUTP | 4 | 3 | 65 | 11 | 49
EXPORTS | 1 | 0 | 14
EQ | 18 | 
       EXP10_.EXP  =  A<10> & 
	!Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# A<9> & 
	!Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# A<8> & 
	!Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# A<7> & 
	!Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D

MACROCELL | 0 | 14 | EXP11_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 15
INPUTS | 17 | B<2>  | B<1>  | B<0>  | A<0>  | Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D  | C_IN  | A<1>  | A<2>  | EXP10_.EXP
INPUTMC | 10 | 2 | 9 | 2 | 7 | 2 | 6 | 2 | 5 | 3 | 3 | 2 | 3 | 3 | 4 | 0 | 8 | 0 | 9 | 0 | 13
INPUTP | 7 | 44 | 67 | 21 | 50 | 92 | 88 | 68
EXPORTS | 1 | 0 | 15
IMPORTS | 1 | 0 | 13
EQ | 69 | 
       EXP11_.EXP  =  B<2> & B<1> & B<0> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# B<2> & B<1> & C_IN & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# B<2> & C_IN & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# B<1> & B<0> & C_IN & A<2> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# B<0> & C_IN & A<2> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
;Imported pterms FB1_14
	# A<10> & 
	!Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# A<9> & 
	!Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# A<8> & 
	!Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# A<7> & 
	!Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D

MACROCELL | 0 | 16 | EXP12_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 15
INPUTS | 17 | A<11>  | Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D  | B<2>  | B<1>  | A<1>  | Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D  | A<2>  | B<0>  | C_IN  | EXP13_.EXP
INPUTMC | 10 | 0 | 9 | 2 | 9 | 2 | 7 | 2 | 6 | 2 | 5 | 3 | 3 | 2 | 3 | 3 | 4 | 0 | 8 | 0 | 17
INPUTP | 7 | 7 | 44 | 67 | 88 | 68 | 21 | 92
EXPORTS | 1 | 0 | 15
IMPORTS | 1 | 0 | 17
EQ | 87 | 
       EXP12_.EXP  =  A<11> & 
	!Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# B<2> & B<1> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# B<1> & A<2> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# B<2> & B<1> & B<0> & C_IN & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# B<2> & B<0> & C_IN & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
;Imported pterms FB1_18
	# A<6> & 
	!Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# A<5> & 
	!Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# A<4> & 
	!Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# A<3> & 
	!Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# B<2> & A<2> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D

MACROCELL | 0 | 17 | EXP13_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 16
INPUTS | 15 | A<6>  | Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D  | A<5>  | Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D  | A<4>  | Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D  | A<3>  | Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D  | B<2>  | A<2>
INPUTMC | 9 | 2 | 5 | 3 | 3 | 2 | 3 | 3 | 4 | 0 | 8 | 0 | 9 | 2 | 6 | 2 | 7 | 2 | 9
INPUTP | 6 | 33 | 54 | 75 | 9 | 44 | 68
EXPORTS | 1 | 0 | 16
EQ | 44 | 
       EXP13_.EXP  =  A<6> & 
	!Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# A<5> & 
	!Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# A<4> & 
	!Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# A<3> & 
	!Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D
	# B<2> & A<2> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<9>__xor0000/Madd_result_addsub0001_Mxor_Result<9>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<10>__xor0000/Madd_result_addsub0001_Mxor_Result<10>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<11>__xor0000/Madd_result_addsub0001_Mxor_Result<11>__xor0000_D

MACROCELL | 1 | 2 | EXP14_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 3
INPUTS | 6 | FUNC<1>  | FUNC<0>  | B<15>  | A<15>  | B<14>  | A<14>
INPUTP | 6 | 46 | 66 | 24 | 84 | 52 | 47
EXPORTS | 1 | 1 | 3
EQ | 2 | 
       EXP14_.EXP  =  !FUNC<1> & !FUNC<0> & B<15> & A<15>
	# !FUNC<1> & !FUNC<0> & B<14> & A<15> & A<14>

MACROCELL | 1 | 4 | EXP15_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 3
INPUTS | 2 | FUNC<1>  | FUNC<0>
INPUTP | 2 | 46 | 66
EXPORTS | 1 | 1 | 3
EQ | 1 | 
       EXP15_.EXP  =  FUNC<1> & FUNC<0>

MACROCELL | 1 | 6 | EXP16_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 5
INPUTS | 5 | FUNC<1>  | FUNC<0>  | B<0>  | A<0>  | C_IN
INPUTP | 5 | 46 | 66 | 21 | 50 | 92
EXPORTS | 1 | 1 | 5
EQ | 2 | 
       EXP16_.EXP  =  FUNC<1> & !FUNC<0> & !B<0> & !A<0>
	# !FUNC<1> & !FUNC<0> & !B<0> & C_IN & A<0>

MACROCELL | 1 | 8 | EXP17_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 9
INPUTS | 4 | FUNC<1>  | B<14>  | A<14>  | Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2
INPUTMC | 1 | 0 | 1
INPUTP | 3 | 46 | 52 | 47
EXPORTS | 1 | 1 | 9
EQ | 2 | 
       EXP17_.EXP  =  !FUNC<1> & B<14> & !A<14> & 
	Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2

MACROCELL | 1 | 10 | EXP18_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 9
INPUTS | 2 | FUNC<0>  | B<14>
INPUTP | 2 | 66 | 52
EXPORTS | 1 | 1 | 9
EQ | 1 | 
       EXP18_.EXP  =  FUNC<0> & B<14>

MACROCELL | 1 | 12 | EXP19_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 11
INPUTS | 6 | FUNC<1>  | FUNC<0>  | A<4>  | Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D  | Madd_result_addsub0001__or0003/Madd_result_addsub0001__or0003_D2
INPUTMC | 3 | 2 | 7 | 2 | 6 | 3 | 7
INPUTP | 3 | 46 | 66 | 75
EXPORTS | 1 | 1 | 11
EQ | 7 | 
       EXP19_.EXP  =  !FUNC<1> & !FUNC<0> & A<4> & 
	!Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# !FUNC<1> & !FUNC<0> & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001__or0003/Madd_result_addsub0001__or0003_D2

MACROCELL | 1 | 15 | EXP20_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 16
INPUTS | 7 | FUNC<1>  | B<15>  | B<14>  | A<15>  | A<14>  | Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2  | FUNC<0>
INPUTMC | 1 | 0 | 1
INPUTP | 6 | 46 | 24 | 52 | 84 | 47 | 66
EXPORTS | 1 | 1 | 16
EQ | 8 | 
       EXP20_.EXP  =  !FUNC<1> & B<15> & B<14> & !A<15> & A<14>
	# !FUNC<1> & B<15> & B<14> & !A<15> & 
	Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2
	# !FUNC<1> & B<15> & !B<14> & A<15> & !A<14>
	# !FUNC<1> & B<15> & !A<15> & A<14> & 
	Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2
	# !FUNC<0> & !B<15> & !A<15> & !A<14> & 
	!Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2

MACROCELL | 1 | 17 | EXP21_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 16
INPUTS | 7 | FUNC<0>  | B<15>  | B<14>  | A<15>  | A<14>  | Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2  | FUNC<1>
INPUTMC | 1 | 0 | 1
INPUTP | 6 | 66 | 24 | 52 | 84 | 47 | 46
EXPORTS | 1 | 1 | 16
EQ | 9 | 
       EXP21_.EXP  =  !FUNC<0> & !B<15> & !B<14> & !A<15> & !A<14>
	# !FUNC<0> & !B<15> & !B<14> & !A<15> & 
	!Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2
	# !FUNC<1> & !FUNC<0> & !B<15> & B<14> & A<15> & 
	A<14>
	# !FUNC<1> & !FUNC<0> & !B<15> & B<14> & A<15> & 
	Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2
	# !FUNC<1> & !FUNC<0> & !B<15> & A<15> & A<14> & 
	Madd_result_addsub0001__or0013/Madd_result_addsub0001__or0013_D2

MACROCELL | 2 | 2 | EXP22_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 2 | 1
INPUTS | 6 | FUNC<1>  | FUNC<0>  | A<2>  | B<2>  | Madd_result_addsub0001__or0001/Madd_result_addsub0001__or0001_D2  | Madd_result_addsub0001_Mxor_Result<8>__xor0000/Madd_result_addsub0001_Mxor_Result<8>__xor0000_D.EXP
INPUTMC | 2 | 0 | 7 | 2 | 3
INPUTP | 4 | 46 | 66 | 68 | 44
EXPORTS | 1 | 2 | 1
IMPORTS | 1 | 2 | 3
EQ | 12 | 
       EXP22_.EXP  =  !FUNC<1> & FUNC<0> & !A<2>
	# FUNC<1> & !FUNC<0> & !B<2> & !A<2>
	# !FUNC<1> & B<2> & A<2> & 
	!Madd_result_addsub0001__or0001/Madd_result_addsub0001__or0001_D2
	# !FUNC<1> & !B<2> & !A<2> & 
	!Madd_result_addsub0001__or0001/Madd_result_addsub0001__or0001_D2
	# !FUNC<1> & !FUNC<0> & !B<2> & A<2> & 
	Madd_result_addsub0001__or0001/Madd_result_addsub0001__or0001_D2
;Imported pterms FB3_4
	# FUNC<0> & B<2>
	# !FUNC<1> & B<2> & !A<2> & 
	Madd_result_addsub0001__or0001/Madd_result_addsub0001__or0001_D2

MACROCELL | 2 | 12 | EXP23_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 2 | 13
INPUTS | 12 | B<2>  | B<1>  | B<0>  | A<0>  | Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D  | C_IN  | A<1>  | A<2>  | OUT_12_OBUF.EXP
INPUTMC | 5 | 2 | 9 | 2 | 7 | 2 | 6 | 2 | 5 | 2 | 11
INPUTP | 7 | 44 | 67 | 21 | 50 | 92 | 88 | 68
EXPORTS | 1 | 2 | 13
IMPORTS | 1 | 2 | 11
EQ | 43 | 
       EXP23_.EXP  =  B<2> & B<1> & B<0> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# B<2> & B<1> & C_IN & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# B<2> & C_IN & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# B<1> & B<0> & C_IN & A<2> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# B<0> & C_IN & A<2> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
;Imported pterms FB3_12
	# A<5> & 
	!Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# A<4> & 
	!Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# A<3> & 
	!Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# B<2> & A<2> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D

MACROCELL | 2 | 14 | EXP24_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 2 | 13
INPUTS | 11 | A<6>  | Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D  | B<2>  | B<1>  | A<1>  | Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D  | A<2>  | B<0>  | C_IN
INPUTMC | 4 | 2 | 5 | 2 | 9 | 2 | 7 | 2 | 6
INPUTP | 7 | 33 | 44 | 67 | 88 | 68 | 21 | 92
EXPORTS | 1 | 2 | 13
EQ | 22 | 
       EXP24_.EXP  =  A<6> & 
	!Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# B<2> & B<1> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# B<1> & A<2> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# B<2> & B<1> & B<0> & C_IN & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D
	# B<2> & B<0> & C_IN & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D

MACROCELL | 2 | 16 | EXP25_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 2 | 17
INPUTS | 11 | A<6>  | Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D  | A<5>  | Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D  | A<4>  | Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D  | A<3>  | Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D  | B<2>  | A<2>
INPUTMC | 5 | 2 | 5 | 3 | 3 | 2 | 6 | 2 | 7 | 2 | 9
INPUTP | 6 | 33 | 54 | 75 | 9 | 44 | 68
EXPORTS | 1 | 2 | 17
EQ | 24 | 
       EXP25_.EXP  =  A<6> & 
	!Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# A<5> & 
	!Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# A<4> & 
	!Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# A<3> & 
	!Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# B<2> & A<2> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D

MACROCELL | 2 | 17 | EXP26_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 2 | 0
INPUTS | 13 | B<2>  | B<1>  | B<0>  | A<0>  | Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D  | C_IN  | A<1>  | A<2>  | EXP25_.EXP
INPUTMC | 6 | 2 | 9 | 2 | 7 | 2 | 6 | 2 | 5 | 3 | 3 | 2 | 16
INPUTP | 7 | 44 | 67 | 21 | 50 | 92 | 88 | 68
EXPORTS | 1 | 2 | 0
IMPORTS | 1 | 2 | 16
EQ | 55 | 
       EXP26_.EXP  =  B<2> & B<1> & B<0> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# B<2> & B<1> & C_IN & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# B<2> & C_IN & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# B<1> & B<0> & C_IN & A<2> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# B<0> & C_IN & A<2> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
;Imported pterms FB3_17
	# A<6> & 
	!Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# A<5> & 
	!Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# A<4> & 
	!Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# A<3> & 
	!Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D
	# B<2> & A<2> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<6>__xor0000/Madd_result_addsub0001_Mxor_Result<6>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<7>__xor0000/Madd_result_addsub0001_Mxor_Result<7>__xor0000_D

MACROCELL | 3 | 0 | EXP27_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 1
INPUTS | 7 | FUNC<1>  | B<1>  | B<0>  | C_IN  | A<1>  | A<0>  | FUNC<0>
INPUTP | 7 | 46 | 67 | 21 | 92 | 88 | 50 | 66
EXPORTS | 1 | 3 | 1
EQ | 5 | 
       EXP27_.EXP  =  !FUNC<1> & B<1> & B<0> & C_IN & !A<1>
	# !FUNC<1> & B<1> & B<0> & !A<1> & A<0>
	# !FUNC<1> & B<1> & !B<0> & A<1> & !A<0>
	# !FUNC<1> & B<1> & C_IN & !A<1> & A<0>
	# !FUNC<0> & !B<1> & !B<0> & !C_IN & !A<1>

MACROCELL | 3 | 2 | EXP28_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 1
INPUTS | 7 | FUNC<0>  | B<1>  | B<0>  | A<1>  | A<0>  | C_IN  | FUNC<1>
INPUTP | 7 | 66 | 67 | 21 | 88 | 50 | 92 | 46
EXPORTS | 1 | 3 | 1
EQ | 5 | 
       EXP28_.EXP  =  !FUNC<0> & !B<1> & !B<0> & !A<1> & !A<0>
	# !FUNC<0> & !B<1> & !C_IN & !A<1> & !A<0>
	# !FUNC<1> & !FUNC<0> & !B<1> & B<0> & C_IN & A<1>
	# !FUNC<1> & !FUNC<0> & !B<1> & B<0> & A<1> & A<0>
	# !FUNC<1> & !FUNC<0> & !B<1> & C_IN & A<1> & A<0>

MACROCELL | 3 | 6 | EXP29_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 7
INPUTS | 9 | B<2>  | B<1>  | B<0>  | A<0>  | Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D  | C_IN  | A<1>  | A<2>  | OUT_4_OBUF.EXP
INPUTMC | 2 | 2 | 9 | 3 | 5
INPUTP | 7 | 44 | 67 | 21 | 50 | 92 | 88 | 68
EXPORTS | 1 | 3 | 7
IMPORTS | 1 | 3 | 5
EQ | 13 | 
       EXP29_.EXP  =  B<2> & B<1> & B<0> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D
	# B<2> & B<1> & C_IN & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D
	# B<2> & C_IN & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D
	# B<1> & B<0> & C_IN & A<2> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D
	# B<0> & C_IN & A<2> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D
;Imported pterms FB4_6
	# B<2> & A<2> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D

MACROCELL | 3 | 8 | EXP30_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 7
INPUTS | 8 | A<3>  | Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D  | B<2>  | B<1>  | A<1>  | A<2>  | B<0>  | C_IN
INPUTMC | 1 | 2 | 9
INPUTP | 7 | 9 | 44 | 67 | 88 | 68 | 21 | 92
EXPORTS | 1 | 3 | 7
EQ | 10 | 
       EXP30_.EXP  =  A<3> & 
	!Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D
	# B<2> & B<1> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D
	# B<1> & A<2> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D
	# B<2> & B<1> & B<0> & C_IN & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D
	# B<2> & B<0> & C_IN & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D

MACROCELL | 3 | 10 | EXP31_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 11
INPUTS | 7 | B<1>  | A<2>  | A<1>  | B<2>  | B<0>  | C_IN  | A<0>
INPUTP | 7 | 67 | 68 | 88 | 44 | 21 | 92 | 50
EXPORTS | 1 | 3 | 11
EQ | 5 | 
       EXP31_.EXP  =  B<1> & A<2> & A<1>
	# B<2> & B<1> & B<0> & C_IN
	# B<2> & B<1> & C_IN & A<0>
	# B<0> & A<2> & A<1> & A<0>
	# C_IN & A<2> & A<1> & A<0>

MACROCELL | 3 | 12 | EXP32_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 11
INPUTS | 7 | B<2>  | A<2>  | B<1>  | B<0>  | C_IN  | A<0>  | A<1>
INPUTP | 7 | 44 | 68 | 67 | 21 | 92 | 50 | 88
EXPORTS | 1 | 3 | 11
EQ | 5 | 
       EXP32_.EXP  =  B<2> & A<2>
	# B<1> & B<0> & C_IN & A<2>
	# B<1> & B<0> & A<2> & A<0>
	# B<1> & C_IN & A<2> & A<0>
	# B<0> & C_IN & A<2> & A<1>

MACROCELL | 3 | 14 | EXP33_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 15
INPUTS | 7 | A<4>  | Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D  | A<3>  | Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D  | B<2>  | A<2>
INPUTMC | 3 | 2 | 7 | 2 | 6 | 2 | 9
INPUTP | 4 | 75 | 9 | 44 | 68
EXPORTS | 1 | 3 | 15
EQ | 11 | 
       EXP33_.EXP  =  A<4> & 
	!Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# A<3> & 
	!Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# B<2> & A<2> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D

MACROCELL | 3 | 15 | EXP34_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 16
INPUTS | 11 | B<2>  | B<1>  | B<0>  | A<0>  | Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D  | C_IN  | A<1>  | A<2>  | EXP33_.EXP
INPUTMC | 4 | 2 | 9 | 2 | 7 | 2 | 6 | 3 | 14
INPUTP | 7 | 44 | 67 | 21 | 50 | 92 | 88 | 68
EXPORTS | 1 | 3 | 16
IMPORTS | 1 | 3 | 14
EQ | 32 | 
       EXP34_.EXP  =  B<2> & B<1> & B<0> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# B<2> & B<1> & C_IN & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# B<2> & C_IN & A<1> & A<0> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# B<1> & B<0> & C_IN & A<2> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# B<0> & C_IN & A<2> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
;Imported pterms FB4_15
	# A<4> & 
	!Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# A<3> & 
	!Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# B<2> & A<2> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D

MACROCELL | 3 | 17 | EXP35_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 16
INPUTS | 10 | A<5>  | Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D  | B<2>  | B<1>  | A<1>  | Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D  | Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D  | A<2>  | B<0>  | C_IN
INPUTMC | 3 | 2 | 6 | 2 | 9 | 2 | 7
INPUTP | 7 | 54 | 44 | 67 | 88 | 68 | 21 | 92
EXPORTS | 1 | 3 | 16
EQ | 18 | 
       EXP35_.EXP  =  A<5> & 
	!Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# B<2> & B<1> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# B<1> & A<2> & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# B<2> & B<1> & B<0> & C_IN & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D
	# B<2> & B<0> & C_IN & A<1> & 
	Madd_result_addsub0001_Mxor_Result<3>__xor0000/Madd_result_addsub0001_Mxor_Result<3>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<4>__xor0000/Madd_result_addsub0001_Mxor_Result<4>__xor0000_D & 
	Madd_result_addsub0001_Mxor_Result<5>__xor0000/Madd_result_addsub0001_Mxor_Result<5>__xor0000_D

PIN | FUNC<1> | 64 | 0 | N/A | 46 | 33 | 1 | 3 | 1 | 5 | 2 | 8 | 0 | 11 | 2 | 10 | 0 | 5 | 1 | 9 | 1 | 16 | 3 | 1 | 1 | 17 | 2 | 4 | 3 | 5 | 1 | 11 | 3 | 9 | 3 | 13 | 2 | 15 | 0 | 4 | 0 | 6 | 0 | 10 | 0 | 12 | 1 | 2 | 1 | 4 | 1 | 6 | 1 | 8 | 1 | 12 | 1 | 15 | 2 | 2 | 2 | 3 | 2 | 5 | 2 | 7 | 3 | 0 | 3 | 2 | 3 | 4
PIN | FUNC<0> | 64 | 0 | N/A | 66 | 35 | 1 | 3 | 1 | 5 | 0 | 3 | 0 | 11 | 2 | 11 | 0 | 5 | 1 | 9 | 1 | 16 | 3 | 1 | 1 | 17 | 2 | 4 | 3 | 5 | 1 | 11 | 3 | 9 | 3 | 13 | 2 | 15 | 2 | 8 | 0 | 4 | 0 | 6 | 0 | 10 | 0 | 12 | 1 | 2 | 1 | 4 | 1 | 6 | 1 | 10 | 1 | 12 | 1 | 15 | 2 | 2 | 2 | 3 | 2 | 5 | 2 | 7 | 2 | 10 | 3 | 0 | 3 | 2 | 3 | 4
PIN | B<6> | 64 | 0 | N/A | 16 | 2 | 3 | 9 | 2 | 5
PIN | B<5> | 64 | 0 | N/A | 83 | 2 | 1 | 11 | 2 | 6
PIN | B<4> | 64 | 0 | N/A | 12 | 2 | 3 | 5 | 2 | 7
PIN | B<3> | 64 | 0 | N/A | 63 | 3 | 2 | 4 | 2 | 9 | 2 | 5
PIN | B<2> | 64 | 0 | N/A | 44 | 26 | 0 | 17 | 0 | 12 | 2 | 0 | 0 | 15 | 3 | 11 | 3 | 7 | 3 | 16 | 2 | 13 | 0 | 14 | 0 | 16 | 2 | 1 | 2 | 2 | 2 | 3 | 2 | 11 | 2 | 12 | 2 | 14 | 2 | 16 | 2 | 17 | 3 | 5 | 3 | 6 | 3 | 8 | 3 | 10 | 3 | 12 | 3 | 14 | 3 | 15 | 3 | 17
PIN | B<1> | 64 | 0 | N/A | 67 | 25 | 3 | 1 | 2 | 13 | 2 | 0 | 0 | 15 | 0 | 7 | 3 | 11 | 3 | 7 | 3 | 16 | 0 | 2 | 0 | 3 | 0 | 8 | 0 | 14 | 0 | 16 | 2 | 1 | 2 | 12 | 2 | 14 | 2 | 17 | 3 | 0 | 3 | 2 | 3 | 6 | 3 | 8 | 3 | 10 | 3 | 12 | 3 | 15 | 3 | 17
PIN | B<0> | 64 | 0 | N/A | 21 | 27 | 1 | 5 | 3 | 1 | 2 | 13 | 2 | 0 | 0 | 15 | 0 | 7 | 3 | 11 | 3 | 7 | 3 | 16 | 0 | 2 | 0 | 3 | 0 | 8 | 0 | 14 | 0 | 16 | 1 | 6 | 2 | 1 | 2 | 12 | 2 | 14 | 2 | 17 | 3 | 0 | 3 | 2 | 3 | 6 | 3 | 8 | 3 | 10 | 3 | 12 | 3 | 15 | 3 | 17
PIN | B<15> | 64 | 0 | N/A | 24 | 5 | 1 | 3 | 1 | 16 | 1 | 2 | 1 | 15 | 1 | 17
PIN | B<14> | 64 | 0 | N/A | 52 | 8 | 1 | 3 | 1 | 9 | 1 | 16 | 1 | 2 | 1 | 8 | 1 | 10 | 1 | 15 | 1 | 17
PIN | B<13> | 64 | 0 | N/A | 90 | 3 | 0 | 5 | 0 | 10 | 0 | 6
PIN | B<12> | 64 | 0 | N/A | 20 | 3 | 2 | 11 | 2 | 9 | 2 | 10
PIN | B<11> | 64 | 0 | N/A | 15 | 2 | 0 | 11 | 0 | 9
PIN | B<10> | 64 | 0 | N/A | 87 | 3 | 0 | 3 | 0 | 8 | 0 | 4
PIN | B<9> | 64 | 0 | N/A | 25 | 2 | 2 | 8 | 3 | 4
PIN | B<8> | 64 | 0 | N/A | 27 | 2 | 2 | 15 | 2 | 3
PIN | B<7> | 64 | 0 | N/A | 26 | 2 | 3 | 13 | 3 | 3
PIN | C_IN | 64 | 0 | N/A | 92 | 26 | 1 | 5 | 3 | 1 | 2 | 13 | 2 | 0 | 0 | 15 | 0 | 7 | 3 | 11 | 3 | 7 | 3 | 16 | 0 | 3 | 0 | 8 | 0 | 14 | 0 | 16 | 1 | 6 | 2 | 1 | 2 | 12 | 2 | 14 | 2 | 17 | 3 | 0 | 3 | 2 | 3 | 6 | 3 | 8 | 3 | 10 | 3 | 12 | 3 | 15 | 3 | 17
PIN | A<6> | 64 | 0 | N/A | 33 | 5 | 0 | 0 | 2 | 5 | 0 | 17 | 2 | 14 | 2 | 16
PIN | A<5> | 64 | 0 | N/A | 54 | 6 | 0 | 0 | 2 | 6 | 0 | 17 | 2 | 11 | 2 | 16 | 3 | 17
PIN | A<4> | 64 | 0 | N/A | 75 | 8 | 1 | 11 | 0 | 0 | 2 | 7 | 1 | 12 | 2 | 11 | 3 | 14 | 0 | 17 | 2 | 16
PIN | A<3> | 64 | 0 | N/A | 9 | 9 | 2 | 4 | 2 | 11 | 2 | 9 | 0 | 17 | 0 | 2 | 2 | 16 | 3 | 14 | 2 | 5 | 3 | 8
PIN | A<2> | 64 | 0 | N/A | 68 | 26 | 0 | 17 | 2 | 13 | 0 | 12 | 2 | 0 | 0 | 15 | 3 | 10 | 3 | 7 | 3 | 16 | 0 | 2 | 0 | 14 | 0 | 16 | 2 | 1 | 2 | 2 | 2 | 3 | 2 | 11 | 2 | 12 | 2 | 14 | 2 | 16 | 2 | 17 | 3 | 5 | 3 | 6 | 3 | 8 | 3 | 12 | 3 | 14 | 3 | 15 | 3 | 17
PIN | A<1> | 64 | 0 | N/A | 88 | 24 | 3 | 1 | 2 | 13 | 2 | 0 | 0 | 15 | 0 | 7 | 3 | 11 | 3 | 7 | 3 | 16 | 0 | 2 | 0 | 3 | 0 | 14 | 0 | 16 | 2 | 1 | 2 | 12 | 2 | 14 | 2 | 17 | 3 | 0 | 3 | 2 | 3 | 6 | 3 | 8 | 3 | 10 | 3 | 12 | 3 | 15 | 3 | 17
PIN | A<0> | 64 | 0 | N/A | 50 | 22 | 1 | 5 | 3 | 1 | 2 | 13 | 2 | 0 | 0 | 15 | 0 | 7 | 3 | 11 | 3 | 7 | 3 | 16 | 0 | 2 | 0 | 3 | 0 | 8 | 0 | 14 | 1 | 6 | 2 | 12 | 2 | 17 | 3 | 0 | 3 | 2 | 3 | 6 | 3 | 10 | 3 | 12 | 3 | 15
PIN | A<15> | 64 | 0 | N/A | 84 | 5 | 1 | 3 | 1 | 16 | 1 | 2 | 1 | 15 | 1 | 17
PIN | A<14> | 64 | 0 | N/A | 47 | 7 | 1 | 3 | 1 | 9 | 1 | 16 | 1 | 2 | 1 | 8 | 1 | 15 | 1 | 17
PIN | A<13> | 64 | 0 | N/A | 82 | 2 | 0 | 1 | 0 | 10
PIN | A<12> | 64 | 0 | N/A | 43 | 3 | 2 | 10 | 0 | 1 | 0 | 6
PIN | A<11> | 64 | 0 | N/A | 7 | 3 | 0 | 1 | 0 | 9 | 0 | 16
PIN | A<10> | 64 | 0 | N/A | 3 | 4 | 0 | 11 | 0 | 1 | 0 | 8 | 0 | 13
PIN | A<9> | 64 | 0 | N/A | 65 | 5 | 0 | 13 | 0 | 10 | 0 | 1 | 3 | 4 | 0 | 4
PIN | A<8> | 64 | 0 | N/A | 11 | 7 | 0 | 13 | 0 | 5 | 2 | 8 | 0 | 0 | 2 | 3 | 0 | 12 | 2 | 7
PIN | A<7> | 64 | 0 | N/A | 49 | 4 | 0 | 0 | 3 | 3 | 0 | 13 | 2 | 1
PIN | C_OUT | 536871040 | 0 | N/A | 86
PIN | OUT<0> | 536871040 | 0 | N/A | 89
PIN | OUT<10> | 536871040 | 0 | N/A | 17
PIN | OUT<11> | 536871040 | 0 | N/A | 30
PIN | OUT<12> | 536871040 | 0 | N/A | 55
PIN | OUT<13> | 536871040 | 0 | N/A | 13
PIN | OUT<14> | 536871040 | 0 | N/A | 1
PIN | OUT<15> | 536871040 | 0 | N/A | 10
PIN | OUT<1> | 536871040 | 0 | N/A | 62
PIN | OUT<2> | 536871040 | 0 | N/A | 29
PIN | OUT<3> | 536871040 | 0 | N/A | 31
PIN | OUT<4> | 536871040 | 0 | N/A | 70
PIN | OUT<5> | 536871040 | 0 | N/A | 5
PIN | OUT<6> | 536871040 | 0 | N/A | 74
PIN | OUT<7> | 536871040 | 0 | N/A | 72
PIN | OUT<8> | 536871040 | 0 | N/A | 59
PIN | OUT<9> | 536871040 | 0 | N/A | 38
