Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Jun  5 23:25:51 2023
| Host         : mecha-9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_test_pattern_shell_control_sets_placed.rpt
| Design       : vga_test_pattern_shell
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             747 |          223 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            9 |
| Yes          | No                    | No                     |             745 |          186 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              70 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+----------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|        Clock Signal       |                 Enable Signal                |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+----------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  clock_generation_uut/CLK |                                              | vga_driver_uut/V_sync_i_1_n_0     |                1 |              1 |         1.00 |
|  clock_generation_uut/CLK |                                              | vga_driver_uut/H_sync_i_1_n_0     |                1 |              1 |         1.00 |
|  clock_generation_uut/CLK |                                              | vga_driver_uut/SR[1]              |                1 |              2 |         2.00 |
|  clk_exp_port_IBUF_BUFG   | blockmover_uut/FSM_sequential_CS2[3]_i_1_n_0 |                                   |                1 |              4 |         4.00 |
|  clk_exp_port_IBUF_BUFG   | receiver/shift_en                            | receiver/SR[0]                    |                1 |              4 |         4.00 |
|  clock_generation_uut/CLK |                                              | vga_driver_uut/SR[0]              |                2 |              6 |         3.00 |
|  clk_exp_port_IBUF_BUFG   | blockmover_uut/oneNote                       | blockmover_uut/adrCOE             |                2 |              7 |         3.50 |
|  clk_exp_port_IBUF_BUFG   | keyCmp/rawKey[7]_i_1_n_0                     |                                   |                2 |              8 |         4.00 |
|  clk_exp_port_IBUF_BUFG   | receiver/SR[0]                               |                                   |                1 |              8 |         8.00 |
|  clk_exp_port_IBUF_BUFG   | blockmover_uut/E[0]                          |                                   |                2 |              9 |         4.50 |
|  clk_exp_port_IBUF_BUFG   | receiver/shift_en                            |                                   |                2 |              9 |         4.50 |
|  clock_generation_uut/CLK | vga_driver_uut/pixel_yCount[9]_i_1_n_0       |                                   |                6 |             10 |         1.67 |
|  clk_exp_port_IBUF_BUFG   |                                              | receiver/clr_baud                 |                4 |             12 |         3.00 |
|  clock_generation_uut/CLK |                                              |                                   |                6 |             13 |         2.17 |
|  clk_exp_port_IBUF_BUFG   | keyCmp/Target_Note                           |                                   |                3 |             24 |         8.00 |
|  clk_exp_port_IBUF_BUFG   | blockmover_uut/adrVGA_reg[0]_0[0]            |                                   |                3 |             24 |         8.00 |
|  clk_exp_port_IBUF_BUFG   | blockmover_uut/adrVGA[7]                     | blockmover_uut/adrVGA[31]_i_1_n_0 |                9 |             29 |         3.22 |
|  clk_exp_port_IBUF_BUFG   | blockmover_uut/highCount[2]_i_1_n_0          | blockmover_uut/clear              |                8 |             30 |         3.75 |
|  clk_exp_port_IBUF_BUFG   |                                              |                                   |               33 |             97 |         2.94 |
|  write_Now_BUFG           |                                              |                                   |              184 |            637 |         3.46 |
|  clock_generation_uut/CLK | vga_driver_uut/E[0]                          |                                   |              166 |            649 |         3.91 |
+---------------------------+----------------------------------------------+-----------------------------------+------------------+----------------+--------------+


