from frail import *
print_verilog(design_b)
