m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/git/ELEC240/FPGA_Labs/04-Combinational_Logic-03/Task03-02-for_loop_bit_counter
Ebit_counter
Z1 w1606141133
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/git/ELEC240/FPGA_Labs/04-Combinational_Logic-03/Task03-02-for_loop_bit_counter/bit_counter.vhd
Z6 FC:/git/ELEC240/FPGA_Labs/04-Combinational_Logic-03/Task03-02-for_loop_bit_counter/bit_counter.vhd
l0
L6
VLc512d@i^Z?kP;JHGj?@j3
!s100 :L=?GKL^BNRULlTgiV;:z1
Z7 OV;C;10.5b;63
32
Z8 !s110 1610039333
!i10b 1
Z9 !s108 1610039333.000000
Z10 !s90 -reportprogress|300|-work|work|C:/git/ELEC240/FPGA_Labs/04-Combinational_Logic-03/Task03-02-for_loop_bit_counter/bit_counter.vhd|
Z11 !s107 C:/git/ELEC240/FPGA_Labs/04-Combinational_Logic-03/Task03-02-for_loop_bit_counter/bit_counter.vhd|
!i113 1
Z12 o-work work
Z13 tExplicit 1 CvgOpt 0
Abit_counter_behavioural
R2
R3
R4
Z14 DEx4 work 11 bit_counter 0 22 Lc512d@i^Z?kP;JHGj?@j3
l28
L23
Z15 VMBf7]E]53QhB[UeRHY7Ij0
Z16 !s100 @2AWmF1U_hLm=ReHF5OD82
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
