#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec  6 13:29:43 2022
# Process ID: 15728
# Current directory: C:/SSTU Dosyalar/project_experiment_7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19256 C:\SSTU Dosyalar\project_experiment_7\project_experiment_7.xpr
# Log file: C:/SSTU Dosyalar/project_experiment_7/vivado.log
# Journal file: C:/SSTU Dosyalar/project_experiment_7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 719.641 ; gain = 102.059
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open {C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v} w ]
add_files {{C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: MULTS
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1138.055 ; gain = 180.191
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MULTS' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
INFO: [Synth 8-6157] synthesizing module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (1#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
WARNING: [Synth 8-689] width (16) of port connection 'x' does not match port width (4) of module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:22]
WARNING: [Synth 8-689] width (16) of port connection 'y' does not match port width (4) of module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:22]
WARNING: [Synth 8-689] width (16) of port connection 's' does not match port width (4) of module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:22]
WARNING: [Synth 8-689] width (16) of port connection 'x' does not match port width (4) of module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'y' does not match port width (4) of module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:23]
WARNING: [Synth 8-689] width (16) of port connection 's' does not match port width (4) of module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'x' does not match port width (4) of module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'y' does not match port width (4) of module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:24]
WARNING: [Synth 8-689] width (16) of port connection 's' does not match port width (4) of module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'x' does not match port width (4) of module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:25]
WARNING: [Synth 8-689] width (16) of port connection 'y' does not match port width (4) of module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:25]
WARNING: [Synth 8-689] width (16) of port connection 's' does not match port width (4) of module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:25]
WARNING: [Synth 8-689] width (16) of port connection 'x' does not match port width (4) of module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:26]
WARNING: [Synth 8-689] width (16) of port connection 'y' does not match port width (4) of module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:26]
WARNING: [Synth 8-689] width (16) of port connection 's' does not match port width (4) of module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:26]
WARNING: [Synth 8-689] width (16) of port connection 'x' does not match port width (4) of module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:27]
WARNING: [Synth 8-689] width (16) of port connection 'y' does not match port width (4) of module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:27]
WARNING: [Synth 8-689] width (16) of port connection 's' does not match port width (4) of module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:27]
WARNING: [Synth 8-689] width (16) of port connection 'x' does not match port width (4) of module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:28]
WARNING: [Synth 8-689] width (16) of port connection 'y' does not match port width (4) of module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:28]
WARNING: [Synth 8-689] width (16) of port connection 's' does not match port width (4) of module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:28]
WARNING: [Synth 8-3848] Net result in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:9]
WARNING: [Synth 8-3848] Net done in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:10]
WARNING: [Synth 8-3848] Net PP[7] in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:13]
WARNING: [Synth 8-3848] Net PP[6] in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:13]
WARNING: [Synth 8-3848] Net PP[5] in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:13]
WARNING: [Synth 8-3848] Net PP[4] in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:13]
WARNING: [Synth 8-3848] Net PP[3] in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:13]
WARNING: [Synth 8-3848] Net PP[2] in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:13]
WARNING: [Synth 8-3848] Net PP[1] in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:13]
WARNING: [Synth 8-3848] Net PP[0] in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:13]
INFO: [Synth 8-6155] done synthesizing module 'MULTS' (2#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[15]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[14]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[13]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[12]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[11]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[10]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[9]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[8]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[7]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[6]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[5]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[4]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[3]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[2]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[1]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[0]
WARNING: [Synth 8-3331] design MULTS has unconnected port done
WARNING: [Synth 8-3331] design MULTS has unconnected port clk
WARNING: [Synth 8-3331] design MULTS has unconnected port reset
WARNING: [Synth 8-3331] design MULTS has unconnected port start
WARNING: [Synth 8-3331] design MULTS has unconnected port A[7]
WARNING: [Synth 8-3331] design MULTS has unconnected port A[6]
WARNING: [Synth 8-3331] design MULTS has unconnected port A[5]
WARNING: [Synth 8-3331] design MULTS has unconnected port A[4]
WARNING: [Synth 8-3331] design MULTS has unconnected port A[3]
WARNING: [Synth 8-3331] design MULTS has unconnected port A[2]
WARNING: [Synth 8-3331] design MULTS has unconnected port A[1]
WARNING: [Synth 8-3331] design MULTS has unconnected port A[0]
WARNING: [Synth 8-3331] design MULTS has unconnected port X[7]
WARNING: [Synth 8-3331] design MULTS has unconnected port X[6]
WARNING: [Synth 8-3331] design MULTS has unconnected port X[5]
WARNING: [Synth 8-3331] design MULTS has unconnected port X[4]
WARNING: [Synth 8-3331] design MULTS has unconnected port X[3]
WARNING: [Synth 8-3331] design MULTS has unconnected port X[2]
WARNING: [Synth 8-3331] design MULTS has unconnected port X[1]
WARNING: [Synth 8-3331] design MULTS has unconnected port X[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.586 ; gain = 238.723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1196.586 ; gain = 238.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1196.586 ; gain = 238.723
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1306.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1343.117 ; gain = 385.254
9 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1343.117 ; gain = 579.832
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1366.367 ; gain = 14.578
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MULTS' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
INFO: [Synth 8-6157] synthesizing module 'CLA_16_bit' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
INFO: [Synth 8-6157] synthesizing module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (1#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-6155] done synthesizing module 'CLA_16_bit' (2#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
WARNING: [Synth 8-3848] Net result in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:9]
WARNING: [Synth 8-3848] Net done in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:10]
WARNING: [Synth 8-3848] Net PP[7] in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:13]
WARNING: [Synth 8-3848] Net PP[6] in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:13]
WARNING: [Synth 8-3848] Net PP[5] in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:13]
WARNING: [Synth 8-3848] Net PP[4] in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:13]
WARNING: [Synth 8-3848] Net PP[3] in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:13]
WARNING: [Synth 8-3848] Net PP[2] in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:13]
WARNING: [Synth 8-3848] Net PP[1] in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:13]
WARNING: [Synth 8-3848] Net PP[0] in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:13]
INFO: [Synth 8-6155] done synthesizing module 'MULTS' (3#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[15]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[14]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[13]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[12]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[11]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[10]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[9]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[8]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[7]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[6]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[5]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[4]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[3]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[2]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[1]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[0]
WARNING: [Synth 8-3331] design MULTS has unconnected port done
WARNING: [Synth 8-3331] design MULTS has unconnected port clk
WARNING: [Synth 8-3331] design MULTS has unconnected port reset
WARNING: [Synth 8-3331] design MULTS has unconnected port start
WARNING: [Synth 8-3331] design MULTS has unconnected port A[7]
WARNING: [Synth 8-3331] design MULTS has unconnected port A[6]
WARNING: [Synth 8-3331] design MULTS has unconnected port A[5]
WARNING: [Synth 8-3331] design MULTS has unconnected port A[4]
WARNING: [Synth 8-3331] design MULTS has unconnected port A[3]
WARNING: [Synth 8-3331] design MULTS has unconnected port A[2]
WARNING: [Synth 8-3331] design MULTS has unconnected port A[1]
WARNING: [Synth 8-3331] design MULTS has unconnected port A[0]
WARNING: [Synth 8-3331] design MULTS has unconnected port X[7]
WARNING: [Synth 8-3331] design MULTS has unconnected port X[6]
WARNING: [Synth 8-3331] design MULTS has unconnected port X[5]
WARNING: [Synth 8-3331] design MULTS has unconnected port X[4]
WARNING: [Synth 8-3331] design MULTS has unconnected port X[3]
WARNING: [Synth 8-3331] design MULTS has unconnected port X[2]
WARNING: [Synth 8-3331] design MULTS has unconnected port X[1]
WARNING: [Synth 8-3331] design MULTS has unconnected port X[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1384.617 ; gain = 32.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1407.477 ; gain = 55.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1407.477 ; gain = 55.688
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1428.836 ; gain = 77.047
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1453.660 ; gain = 14.332
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MULTS' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
INFO: [Synth 8-6157] synthesizing module 'CLA_16_bit' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
INFO: [Synth 8-6157] synthesizing module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (1#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-6155] done synthesizing module 'CLA_16_bit' (2#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
WARNING: [Synth 8-3848] Net result in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:9]
WARNING: [Synth 8-3848] Net done in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:10]
WARNING: [Synth 8-3848] Net PP[7] in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:13]
WARNING: [Synth 8-3848] Net PP[6] in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:13]
WARNING: [Synth 8-3848] Net PP[5] in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:13]
WARNING: [Synth 8-3848] Net PP[4] in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:13]
WARNING: [Synth 8-3848] Net PP[3] in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:13]
WARNING: [Synth 8-3848] Net PP[2] in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:13]
WARNING: [Synth 8-3848] Net PP[1] in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:13]
WARNING: [Synth 8-3848] Net PP[0] in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:13]
INFO: [Synth 8-6155] done synthesizing module 'MULTS' (3#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[15]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[14]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[13]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[12]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[11]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[10]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[9]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[8]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[7]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[6]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[5]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[4]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[3]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[2]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[1]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[0]
WARNING: [Synth 8-3331] design MULTS has unconnected port done
WARNING: [Synth 8-3331] design MULTS has unconnected port clk
WARNING: [Synth 8-3331] design MULTS has unconnected port reset
WARNING: [Synth 8-3331] design MULTS has unconnected port start
WARNING: [Synth 8-3331] design MULTS has unconnected port A[7]
WARNING: [Synth 8-3331] design MULTS has unconnected port A[6]
WARNING: [Synth 8-3331] design MULTS has unconnected port A[5]
WARNING: [Synth 8-3331] design MULTS has unconnected port A[4]
WARNING: [Synth 8-3331] design MULTS has unconnected port A[3]
WARNING: [Synth 8-3331] design MULTS has unconnected port A[2]
WARNING: [Synth 8-3331] design MULTS has unconnected port A[1]
WARNING: [Synth 8-3331] design MULTS has unconnected port A[0]
WARNING: [Synth 8-3331] design MULTS has unconnected port X[7]
WARNING: [Synth 8-3331] design MULTS has unconnected port X[6]
WARNING: [Synth 8-3331] design MULTS has unconnected port X[5]
WARNING: [Synth 8-3331] design MULTS has unconnected port X[4]
WARNING: [Synth 8-3331] design MULTS has unconnected port X[3]
WARNING: [Synth 8-3331] design MULTS has unconnected port X[2]
WARNING: [Synth 8-3331] design MULTS has unconnected port X[1]
WARNING: [Synth 8-3331] design MULTS has unconnected port X[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1471.105 ; gain = 31.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1493.953 ; gain = 54.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1493.953 ; gain = 54.625
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1504.551 ; gain = 65.223
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1524.055 ; gain = 19.504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MULTS' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
INFO: [Synth 8-6157] synthesizing module 'CLA_16_bit' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
INFO: [Synth 8-6157] synthesizing module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (1#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-6155] done synthesizing module 'CLA_16_bit' (2#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
WARNING: [Synth 8-6014] Unused sequential element A_reg_reg was removed.  [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:33]
WARNING: [Synth 8-6014] Unused sequential element X_reg_reg was removed.  [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:34]
WARNING: [Synth 8-3848] Net result in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:9]
WARNING: [Synth 8-3848] Net done in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:10]
INFO: [Synth 8-6155] done synthesizing module 'MULTS' (3#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[15]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[14]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[13]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[12]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[11]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[10]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[9]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[8]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[7]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[6]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[5]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[4]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[3]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[2]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[1]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[0]
WARNING: [Synth 8-3331] design MULTS has unconnected port done
WARNING: [Synth 8-3331] design MULTS has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1524.879 ; gain = 20.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1547.746 ; gain = 43.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1547.746 ; gain = 43.195
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1550.957 ; gain = 46.406
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1560.422 ; gain = 9.465
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MULTS' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
INFO: [Synth 8-6157] synthesizing module 'CLA_16_bit' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
INFO: [Synth 8-6157] synthesizing module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (1#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-6155] done synthesizing module 'CLA_16_bit' (2#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
WARNING: [Synth 8-3848] Net result in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:9]
WARNING: [Synth 8-3848] Net done in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:10]
INFO: [Synth 8-6155] done synthesizing module 'MULTS' (3#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[15]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[14]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[13]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[12]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[11]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[10]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[9]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[8]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[7]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[6]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[5]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[4]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[3]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[2]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[1]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[0]
WARNING: [Synth 8-3331] design MULTS has unconnected port done
WARNING: [Synth 8-3331] design MULTS has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1560.438 ; gain = 9.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1569.621 ; gain = 18.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1569.621 ; gain = 18.664
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1630.344 ; gain = 79.387
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1642.723 ; gain = 12.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MULTS' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
INFO: [Synth 8-6157] synthesizing module 'CLA_16_bit' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
INFO: [Synth 8-6157] synthesizing module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (1#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-6155] done synthesizing module 'CLA_16_bit' (2#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
WARNING: [Synth 8-3848] Net result in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:8]
WARNING: [Synth 8-3848] Net done in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MULTS' (3#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[15]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[14]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[13]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[12]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[11]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[10]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[9]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[8]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[7]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[6]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[5]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[4]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[3]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[2]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[1]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[0]
WARNING: [Synth 8-3331] design MULTS has unconnected port done
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1642.723 ; gain = 12.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1646.723 ; gain = 16.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1646.723 ; gain = 16.379
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1646.723 ; gain = 16.379
refresh_design
ERROR: [Synth 8-2715] syntax error near end [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:40]
INFO: [Synth 8-2350] module MULTS ignored due to previous errors [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
Failed to read verilog 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1655.555 ; gain = 0.520
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MULTS' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
INFO: [Synth 8-6157] synthesizing module 'CLA_16_bit' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
INFO: [Synth 8-6157] synthesizing module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (1#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-6155] done synthesizing module 'CLA_16_bit' (2#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
WARNING: [Synth 8-3848] Net result in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:8]
WARNING: [Synth 8-3848] Net done in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MULTS' (3#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[15]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[14]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[13]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[12]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[11]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[10]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[9]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[8]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[7]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[6]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[5]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[4]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[3]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[2]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[1]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[0]
WARNING: [Synth 8-3331] design MULTS has unconnected port done
WARNING: [Synth 8-3331] design MULTS has unconnected port start
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1655.555 ; gain = 0.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1666.555 ; gain = 11.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1666.555 ; gain = 11.520
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1666.555 ; gain = 11.520
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1677.172 ; gain = 10.617
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MULTS' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
INFO: [Synth 8-6157] synthesizing module 'CLA_16_bit' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
INFO: [Synth 8-6157] synthesizing module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (1#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-6155] done synthesizing module 'CLA_16_bit' (2#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
WARNING: [Synth 8-3848] Net result in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:7]
WARNING: [Synth 8-3848] Net done in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MULTS' (3#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[15]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[14]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[13]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[12]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[11]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[10]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[9]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[8]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[7]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[6]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[5]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[4]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[3]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[2]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[1]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[0]
WARNING: [Synth 8-3331] design MULTS has unconnected port done
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1677.172 ; gain = 10.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1677.176 ; gain = 10.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1677.176 ; gain = 10.621
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1677.176 ; gain = 10.621
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1688.340 ; gain = 11.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MULTS' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
INFO: [Synth 8-6157] synthesizing module 'CLA_16_bit' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
INFO: [Synth 8-6157] synthesizing module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (1#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-6155] done synthesizing module 'CLA_16_bit' (2#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
WARNING: [Synth 8-3848] Net result in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:7]
WARNING: [Synth 8-3848] Net done in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MULTS' (3#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
WARNING: [Synth 8-3331] design MULTS has unconnected port done
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1688.340 ; gain = 11.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1702.570 ; gain = 25.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1702.570 ; gain = 25.395
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1702.570 ; gain = 25.395
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1716.578 ; gain = 14.008
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MULTS' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
INFO: [Synth 8-6157] synthesizing module 'CLA_16_bit' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
INFO: [Synth 8-6157] synthesizing module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (1#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-6155] done synthesizing module 'CLA_16_bit' (2#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
WARNING: [Synth 8-3848] Net result in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:7]
WARNING: [Synth 8-3848] Net done in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MULTS' (3#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
WARNING: [Synth 8-3331] design MULTS has unconnected port done
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1716.578 ; gain = 14.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1716.578 ; gain = 14.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1716.578 ; gain = 14.008
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1716.578 ; gain = 14.008
file mkdir C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new
file mkdir C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new
file mkdir C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new
file mkdir C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new
file mkdir C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new
file mkdir {C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new}
close [ open {C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v} w ]
add_files -fileset sim_1 {{C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v}}
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_behav xil_defaultlib.MULTS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_behav xil_defaultlib.MULTS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/SSTU -notrace
couldn't read file "C:/SSTU": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Dec  6 16:19:40 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1737.535 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_behav -key {Behavioral:sim_1:Functional:MULTS} -tclbatch {MULTS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1737.535 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_behav xil_defaultlib.MULTS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_behav xil_defaultlib.MULTS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_behav -key {Behavioral:sim_1:Functional:MULTS} -tclbatch {MULTS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v}}
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v} w ]
add_files -fileset sim_1 {{C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v}}
update_compile_order -fileset sim_1
set_property top MULTS_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <MULTB2> not found while processing module instance <multb2> [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v:13]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'x' on this module [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v:13]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'start' on this module [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v:13]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
ERROR: [VRFC 10-2989] 'reset' is not declared [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v:48]
ERROR: [VRFC 10-2989] 'start' is not declared [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v:49]
ERROR: [VRFC 10-2989] 'reset' is not declared [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v:51]
ERROR: [VRFC 10-2989] 'start' is not declared [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v:52]
ERROR: [VRFC 10-2989] 'reset' is not declared [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v:62]
ERROR: [VRFC 10-2989] 'start' is not declared [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v:63]
ERROR: [VRFC 10-2989] 'reset' is not declared [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v:65]
ERROR: [VRFC 10-2989] 'start' is not declared [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v:66]
ERROR: [VRFC 10-2865] module 'MULTS_tb' ignored due to previous errors [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/SSTU -notrace
couldn't read file "C:/SSTU": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Dec  6 16:26:44 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1767.449 ; gain = 0.410
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 60 ns : File "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 60 ns : File "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  6 23:02:53 2022...
