<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Control"><meta name="keywords" content="rust, rustlang, rust-lang, ctl"><title>psoc6_01_pac::smif0::ctl - Rust</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../psoc6_01_pac/index.html'><div class='logo-container rust-logo'><img src='../../../rust-logo.png' alt='logo'></div></a><h2 class="location">Module ctl</h2><div class="sidebar-elems"><div class="block items"><ul><li><a href="#structs">Structs</a></li><li><a href="#enums">Enums</a></li></ul></div><div id="sidebar-vars" data-name="ctl" data-ty="mod" data-relpath="./"></div><script defer src="./sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img src="../../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../settings.html" title="settings"><img src="../../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Module <a href="../../index.html">psoc6_01_pac</a>::<wbr><a href="../index.html">smif0</a>::<wbr><a class="mod" href="#">ctl</a><button id="copy-path" onclick="copy_path(this)" title="copy path"><img src="../../../clipboard.svg" width="19" height="18" alt="Copy item import" title="Copy item import to clipboard"></button></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../../src/psoc6_01_pac/smif0/ctl.rs.html#1-417" title="goto source code">[src]</a></span></h1><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Control</p>
</div></details><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.BLOCK_R.html" title="psoc6_01_pac::smif0::ctl::BLOCK_R struct">BLOCK_R</a></td><td class="docblock-short"><p>Field <code>BLOCK</code> reader - Specifies what happens for MMIO interface read accesses to an empty RX data FIFO or to a full TX format/data FIFO. Note: the FIFOs can only be accessed in MMIO_MODE. This field is not used for test controller accesses.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.BLOCK_W.html" title="psoc6_01_pac::smif0::ctl::BLOCK_W struct">BLOCK_W</a></td><td class="docblock-short"><p>Field <code>BLOCK</code> writer - Specifies what happens for MMIO interface read accesses to an empty RX data FIFO or to a full TX format/data FIFO. Note: the FIFOs can only be accessed in MMIO_MODE. This field is not used for test controller accesses.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CLOCK_IF_RX_SEL_R.html" title="psoc6_01_pac::smif0::ctl::CLOCK_IF_RX_SEL_R struct">CLOCK_IF_RX_SEL_R</a></td><td class="docblock-short"><p>Field <code>CLOCK_IF_RX_SEL</code> reader - Specifies device interface receiver clock ‘clk_if_rx’ source. MISO data is captured on the rising edge of ‘clk_if_rx’. ‘0’: ‘spi_clk_out’ (internal clock) ‘1’: !‘spi_clk_out’ (internal clock) ‘2’: ‘spi_clk_in’ (feedback clock) ‘3’: !‘spi_clk_in’ (feedback clock) Note: the device interface transmitter clock ‘clk_if_tx’ is fixed and is ‘spi_clk_out’ MOSI data is driven on the falling edge of ‘clk_if_tx’.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CLOCK_IF_RX_SEL_W.html" title="psoc6_01_pac::smif0::ctl::CLOCK_IF_RX_SEL_W struct">CLOCK_IF_RX_SEL_W</a></td><td class="docblock-short"><p>Field <code>CLOCK_IF_RX_SEL</code> writer - Specifies device interface receiver clock ‘clk_if_rx’ source. MISO data is captured on the rising edge of ‘clk_if_rx’. ‘0’: ‘spi_clk_out’ (internal clock) ‘1’: !‘spi_clk_out’ (internal clock) ‘2’: ‘spi_clk_in’ (feedback clock) ‘3’: !‘spi_clk_in’ (feedback clock) Note: the device interface transmitter clock ‘clk_if_tx’ is fixed and is ‘spi_clk_out’ MOSI data is driven on the falling edge of ‘clk_if_tx’.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CTL_SPEC.html" title="psoc6_01_pac::smif0::ctl::CTL_SPEC struct">CTL_SPEC</a></td><td class="docblock-short"><p>Control</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.DESELECT_DELAY_R.html" title="psoc6_01_pac::smif0::ctl::DESELECT_DELAY_R struct">DESELECT_DELAY_R</a></td><td class="docblock-short"><p>Field <code>DESELECT_DELAY</code> reader - Specifies the minimum duration of SPI deselection (‘spi_select_out[]’ is high/‘1’) in between SPI transfers: ‘0’: 1 interface clock cycle. ‘1’: 2 interface clock cycles. ‘2’: 3 interface clock cycles. ‘3’: 4 interface clock cycles. ‘4’: 5 interface clock cycles. ‘5’: 6 interface clock cycles. ‘6’: 7 interface clock cycles. ‘7’: 8 interface clock cycles. During SPI deselection, ‘spi_select_out[]’ are ‘1’/inactive, ‘spi_data_out[]’ are ‘1’ and ‘spi_clk_out’ is ‘0’/inactive.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.DESELECT_DELAY_W.html" title="psoc6_01_pac::smif0::ctl::DESELECT_DELAY_W struct">DESELECT_DELAY_W</a></td><td class="docblock-short"><p>Field <code>DESELECT_DELAY</code> writer - Specifies the minimum duration of SPI deselection (‘spi_select_out[]’ is high/‘1’) in between SPI transfers: ‘0’: 1 interface clock cycle. ‘1’: 2 interface clock cycles. ‘2’: 3 interface clock cycles. ‘3’: 4 interface clock cycles. ‘4’: 5 interface clock cycles. ‘5’: 6 interface clock cycles. ‘6’: 7 interface clock cycles. ‘7’: 8 interface clock cycles. During SPI deselection, ‘spi_select_out[]’ are ‘1’/inactive, ‘spi_data_out[]’ are ‘1’ and ‘spi_clk_out’ is ‘0’/inactive.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.ENABLED_R.html" title="psoc6_01_pac::smif0::ctl::ENABLED_R struct">ENABLED_R</a></td><td class="docblock-short"><p>Field <code>ENABLED</code> reader - IP enable: ‘0’: Disabled. All non-retention registers are reset to their default value when the IP is disabled. When the IP is disabled, the XIP accesses produce AHB-Lite bus errors. ‘1’: Enabled. Note: Before disabling the IP, SW should ensure that the IP is NOT busy (STATUS.BUSY is ‘0’), otherwise illegal interface transfers may occur.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.ENABLED_W.html" title="psoc6_01_pac::smif0::ctl::ENABLED_W struct">ENABLED_W</a></td><td class="docblock-short"><p>Field <code>ENABLED</code> writer - IP enable: ‘0’: Disabled. All non-retention registers are reset to their default value when the IP is disabled. When the IP is disabled, the XIP accesses produce AHB-Lite bus errors. ‘1’: Enabled. Note: Before disabling the IP, SW should ensure that the IP is NOT busy (STATUS.BUSY is ‘0’), otherwise illegal interface transfers may occur.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.R.html" title="psoc6_01_pac::smif0::ctl::R struct">R</a></td><td class="docblock-short"><p>Register <code>CTL</code> reader</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.W.html" title="psoc6_01_pac::smif0::ctl::W struct">W</a></td><td class="docblock-short"><p>Register <code>CTL</code> writer</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.XIP_MODE_R.html" title="psoc6_01_pac::smif0::ctl::XIP_MODE_R struct">XIP_MODE_R</a></td><td class="docblock-short"><p>Field <code>XIP_MODE</code> reader - Mode of operation. Note: this field should only be changed when the IP is disabled or when STATUS.BUSY is ‘0’ and SW should not be executing from the XIP interface or MMIO interface.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.XIP_MODE_W.html" title="psoc6_01_pac::smif0::ctl::XIP_MODE_W struct">XIP_MODE_W</a></td><td class="docblock-short"><p>Field <code>XIP_MODE</code> writer - Mode of operation. Note: this field should only be changed when the IP is disabled or when STATUS.BUSY is ‘0’ and SW should not be executing from the XIP interface or MMIO interface.</p>
</td></tr></table><h2 id="enums" class="section-header"><a href="#enums">Enums</a></h2>
<table><tr class="module-item"><td><a class="enum" href="enum.BLOCK_A.html" title="psoc6_01_pac::smif0::ctl::BLOCK_A enum">BLOCK_A</a></td><td class="docblock-short"><p>Specifies what happens for MMIO interface read accesses to an empty RX data FIFO or to a full TX format/data FIFO. Note: the FIFOs can only be accessed in MMIO_MODE. This field is not used for test controller accesses.</p>
</td></tr><tr class="module-item"><td><a class="enum" href="enum.ENABLED_A.html" title="psoc6_01_pac::smif0::ctl::ENABLED_A enum">ENABLED_A</a></td><td class="docblock-short"><p>IP enable: ‘0’: Disabled. All non-retention registers are reset to their default value when the IP is disabled. When the IP is disabled, the XIP accesses produce AHB-Lite bus errors. ‘1’: Enabled. Note: Before disabling the IP, SW should ensure that the IP is NOT busy (STATUS.BUSY is ‘0’), otherwise illegal interface transfers may occur.</p>
</td></tr><tr class="module-item"><td><a class="enum" href="enum.XIP_MODE_A.html" title="psoc6_01_pac::smif0::ctl::XIP_MODE_A enum">XIP_MODE_A</a></td><td class="docblock-short"><p>Mode of operation. Note: this field should only be changed when the IP is disabled or when STATUS.BUSY is ‘0’ and SW should not be executing from the XIP interface or MMIO interface.</p>
</td></tr></table></section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="psoc6_01_pac" data-search-index-js="../../../search-index.js" data-search-js="../../../search.js"></div><script src="../../../main.js"></script></body></html>