// Seed: 1917129490
module module_0 (
    input tri0  id_0,
    input uwire id_1
);
  wire id_3;
  wire id_4;
  wire id_5;
  assign id_5 = id_5;
endmodule
module module_0 (
    output wire id_0,
    output tri0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wand id_4,
    input supply1 id_5,
    output tri1 module_1
);
  always @(id_5 or 1)
    if (1) begin : LABEL_0
      if (1) id_1 = 1'b0;
      else begin : LABEL_0
        assume (id_3);
      end
    end
  module_0 modCall_1 (
      id_2,
      id_5
  );
  assign modCall_1.id_1 = 0;
  assign id_6 = id_3;
endmodule
