

================================================================
== Vitis HLS Report for 'lab3_z2'
================================================================
* Date:           Wed Nov 23 07:32:22 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab3_z2
* Solution:       ex_sol3 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   |  8.00 ns|  6.514 ns|     1.00 ns|
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32769|    32769|  0.262 ms|  0.262 ms|  32770|  32770|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1  |    32768|    32768|         4|          -|          -|  8192|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    56|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    47|    -|
|Register         |        -|   -|     48|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|     48|   103|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|     1|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln7_fu_89_p2   |         +|   0|  0|  21|          14|           1|
    |out_ar_d0          |         +|   0|  0|  23|          16|           1|
    |icmp_ln7_fu_83_p2  |      icmp|   0|  0|  12|          14|          15|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  56|          44|          17|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  25|          6|    1|          6|
    |i_fu_40          |   9|          2|   14|         28|
    |out_ar_address0  |  13|          3|   13|         39|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  47|         11|   28|         73|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   5|   0|    5|          0|
    |i_fu_40              |  14|   0|   14|          0|
    |out_ar_addr_reg_126  |  13|   0|   13|          0|
    |out_ar_load_reg_131  |  16|   0|   16|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  48|   0|   48|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|inA_ar_address0    |  out|   13|   ap_memory|        inA_ar|         array|
|inA_ar_ce0         |  out|    1|   ap_memory|        inA_ar|         array|
|inA_ar_q0          |   in|   16|   ap_memory|        inA_ar|         array|
|out_ar_address0    |  out|   13|   ap_memory|        out_ar|         array|
|out_ar_ce0         |  out|    1|   ap_memory|        out_ar|         array|
|out_ar_we0         |  out|    1|   ap_memory|        out_ar|         array|
|out_ar_d0          |  out|   16|   ap_memory|        out_ar|         array|
|out_ar_q0          |   in|   16|   ap_memory|        out_ar|         array|
+-------------------+-----+-----+------------+--------------+--------------+

