#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Mar 19 13:52:27 2021
# Process ID: 30196
# Current directory: /storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo
# Command line: vivado -mode tcl -log vivado_make-project.log -journal vivado_make-project.jou
# Log file: /storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/vivado_make-project.log
# Journal file: /storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/vivado_make-project.jou
#-----------------------------------------------------------
# Autogenerated project build script
# Fri Mar 19 13:52:39 2021
create_project w4_algo /storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo -part xcku15p-ffva1760-2-e -force
w4_algo
set_property ip_repo_paths {} [current_project]
if {[string equal [get_filesets -quiet constrs_1] ""]} {create_fileset -constrset constrs_1}
if {[string equal [get_filesets -quiet sources_1] ""]} {create_fileset -srcset sources_1}
source /storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/framework/firmware/cfg/settings_synth.tcl
# set_property STEPS.SYNTH_DESIGN.ARGS.ASSERT true [get_runs synth_1]
source /storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/utils/firmware/cfg/settings_emp_slim_design.tcl
# set_property "default_lib" "xil_defaultlib" [current_project]
# set_property "simulator_language" "Mixed" [current_project]
# set_property "source_mgmt_mode" "DisplayOnly" [current_project]
# set_property "target_language" "VHDL" [current_project]
source /storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/cfg/includeIP.tcl
# set algo "myfunc"
# set version 1.0
# set dir ../../src
# set algo_modname ${algo}_0
# set ipRepoDir user_ip_repo
# file mkdir $ipRepoDir
# set_property ip_repo_paths $ipRepoDir [current_project]
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/user_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/CAD/Xilinx/2019.2/Vivado/2019.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1633.520 ; gain = 33.723 ; free physical = 11368 ; free virtual = 15124
# update_ip_catalog -add_ip "/storage1/ag17009/IPBB_TestBuilds/Walkthrough4/src/w4-algo-repo/w4-algo/firmware/ip/xilinx_com_hls_myfunc_1_0.zip" -repo_path $ipRepoDir
INFO: [IP_Flow 19-949] Unzipped '/storage1/ag17009/IPBB_TestBuilds/Walkthrough4/src/w4-algo-repo/w4-algo/firmware/ip/xilinx_com_hls_myfunc_1_0.zip' into repository '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/user_ip_repo'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/user_ip_repo'
# create_ip -name ${algo} -library hls -module_name ${algo_modname}
WARNING: [Vivado 12-818] No files matched 'w4-algo/w4-algo.srcs/sources_1/ip/myfunc_0/myfunc_0.xci'
# generate_target {instantiation_template} [get_files w4-algo/w4-algo.srcs/sources_1/ip/${algo_modname}/${algo_modname}.xci]
WARNING: [Vivado 12-818] No files matched 'w4-algo/w4-algo.srcs/sources_1/ip/myfunc_0/myfunc_0.xci'
# generate_target all [get_files w4-algo/w4-algo.srcs/sources_1/ip/${algo_modname}/${algo_modname}.xci] 
WARNING: [Vivado 12-818] No files matched 'w4-algo/w4-algo.srcs/sources_1/ip/myfunc_0/myfunc_0.xci'
# export_ip_user_files -of_objects [get_files w4-algo/w4-algo.srcs/sources_1/ip/${algo_modname}/${algo_modname}.xci] -no_script -force -quiet
WARNING: [Vivado 12-818] No files matched 'w4-algo/w4-algo.srcs/sources_1/ip/myfunc_0/myfunc_0.xci'
# create_ip_run [get_files -of_objects [get_fileset sources_1] w4-algo/w4-algo.srcs/sources_1/ip/${algo_modname}/${algo_modname}.xci]
ERROR: [Vivado 12-3447] No sub-design file provided.
quit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 19 13:52:53 2021...
