============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sun Oct 30 20:53:59 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(210)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(212)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 208 in ../../RTL/image_process.v(242)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 210 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 212 in ../../RTL/image_process.v(245)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(54)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(58)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(64)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(68)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(69)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(75)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(79)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(80)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(45)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(188)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(189)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 31 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net figuredata[12]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net figuredata[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6201 instances
RUN-0007 : 2499 luts, 2302 seqs, 888 mslices, 329 lslices, 144 pads, 14 brams, 16 dsps
RUN-1001 : There are total 7538 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 5117 nets have 2 pins
RUN-1001 : 1616 nets have [3 - 5] pins
RUN-1001 : 646 nets have [6 - 10] pins
RUN-1001 : 91 nets have [11 - 20] pins
RUN-1001 : 55 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     156     
RUN-1001 :   No   |  No   |  Yes  |    1472     
RUN-1001 :   No   |  Yes  |  No   |     76      
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     542     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    60   |  35   |    104     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 198
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6199 instances, 2499 luts, 2302 seqs, 1217 slices, 218 macros(1217 instances: 888 mslices 329 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1816 pins
PHY-0007 : Cell area utilization is 25%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29316, tnet num: 7536, tinst num: 6199, tnode num: 36670, tedge num: 50797.
TMR-2508 : Levelizing timing graph completed, there are 55 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.173687s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (99.8%)

RUN-1004 : used memory is 118 MB, reserved memory is 240 MB, peak memory is 185 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.327292s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (100.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.90256e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6199.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.25826e+06, overlap = 63
PHY-3002 : Step(2): len = 1.03009e+06, overlap = 77.8125
PHY-3002 : Step(3): len = 655219, overlap = 84.4375
PHY-3002 : Step(4): len = 554546, overlap = 79.6562
PHY-3002 : Step(5): len = 477514, overlap = 97.6875
PHY-3002 : Step(6): len = 417868, overlap = 113.406
PHY-3002 : Step(7): len = 371348, overlap = 129.562
PHY-3002 : Step(8): len = 331773, overlap = 166.219
PHY-3002 : Step(9): len = 295907, overlap = 183.938
PHY-3002 : Step(10): len = 266659, overlap = 185.312
PHY-3002 : Step(11): len = 249412, overlap = 196.875
PHY-3002 : Step(12): len = 226870, overlap = 203.781
PHY-3002 : Step(13): len = 212174, overlap = 218.969
PHY-3002 : Step(14): len = 203137, overlap = 227.719
PHY-3002 : Step(15): len = 190005, overlap = 235.406
PHY-3002 : Step(16): len = 180923, overlap = 247.625
PHY-3002 : Step(17): len = 172150, overlap = 258.812
PHY-3002 : Step(18): len = 162901, overlap = 256.844
PHY-3002 : Step(19): len = 156939, overlap = 271.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.2382e-06
PHY-3002 : Step(20): len = 160183, overlap = 240.656
PHY-3002 : Step(21): len = 164497, overlap = 230.219
PHY-3002 : Step(22): len = 170046, overlap = 198.938
PHY-3002 : Step(23): len = 180067, overlap = 168.844
PHY-3002 : Step(24): len = 179769, overlap = 159.875
PHY-3002 : Step(25): len = 184582, overlap = 155.531
PHY-3002 : Step(26): len = 178193, overlap = 132.75
PHY-3002 : Step(27): len = 178145, overlap = 129.688
PHY-3002 : Step(28): len = 176144, overlap = 128.312
PHY-3002 : Step(29): len = 170999, overlap = 120.25
PHY-3002 : Step(30): len = 165840, overlap = 116.125
PHY-3002 : Step(31): len = 164612, overlap = 109.281
PHY-3002 : Step(32): len = 159814, overlap = 108.094
PHY-3002 : Step(33): len = 158154, overlap = 112.562
PHY-3002 : Step(34): len = 156388, overlap = 116.312
PHY-3002 : Step(35): len = 153755, overlap = 114.125
PHY-3002 : Step(36): len = 149327, overlap = 113.406
PHY-3002 : Step(37): len = 148349, overlap = 117.312
PHY-3002 : Step(38): len = 145897, overlap = 112.156
PHY-3002 : Step(39): len = 145224, overlap = 109.719
PHY-3002 : Step(40): len = 144351, overlap = 107.5
PHY-3002 : Step(41): len = 142870, overlap = 107.75
PHY-3002 : Step(42): len = 141239, overlap = 114.188
PHY-3002 : Step(43): len = 139302, overlap = 111.156
PHY-3002 : Step(44): len = 139315, overlap = 114.406
PHY-3002 : Step(45): len = 139030, overlap = 112.844
PHY-3002 : Step(46): len = 136895, overlap = 110.344
PHY-3002 : Step(47): len = 136044, overlap = 106.188
PHY-3002 : Step(48): len = 134620, overlap = 100.156
PHY-3002 : Step(49): len = 134388, overlap = 92.625
PHY-3002 : Step(50): len = 133667, overlap = 83.75
PHY-3002 : Step(51): len = 133805, overlap = 81.125
PHY-3002 : Step(52): len = 132022, overlap = 82.25
PHY-3002 : Step(53): len = 131096, overlap = 89.4375
PHY-3002 : Step(54): len = 130426, overlap = 87.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.84764e-05
PHY-3002 : Step(55): len = 130420, overlap = 87.9062
PHY-3002 : Step(56): len = 130925, overlap = 87.9375
PHY-3002 : Step(57): len = 131474, overlap = 85.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.69528e-05
PHY-3002 : Step(58): len = 133788, overlap = 83.5625
PHY-3002 : Step(59): len = 135050, overlap = 83.8125
PHY-3002 : Step(60): len = 138116, overlap = 83.7188
PHY-3002 : Step(61): len = 139615, overlap = 77.1562
PHY-3002 : Step(62): len = 140438, overlap = 78.6562
PHY-3002 : Step(63): len = 140464, overlap = 71.625
PHY-3002 : Step(64): len = 141967, overlap = 70.3125
PHY-3002 : Step(65): len = 143509, overlap = 70.0625
PHY-3002 : Step(66): len = 144612, overlap = 79.1875
PHY-3002 : Step(67): len = 146564, overlap = 80.7812
PHY-3002 : Step(68): len = 147042, overlap = 78.2812
PHY-3002 : Step(69): len = 147774, overlap = 71.6562
PHY-3002 : Step(70): len = 148384, overlap = 70.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.39056e-05
PHY-3002 : Step(71): len = 148480, overlap = 72.3438
PHY-3002 : Step(72): len = 148497, overlap = 72.0938
PHY-3002 : Step(73): len = 148821, overlap = 71.9375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030009s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (156.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7538.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 201432, over cnt = 757(2%), over = 3371, worst = 69
PHY-1001 : End global iterations;  0.343493s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (150.1%)

PHY-1001 : Congestion index: top1 = 53.19, top5 = 37.62, top10 = 30.72, top15 = 26.11.
PHY-3001 : End congestion estimation;  0.453782s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (137.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.172321s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.82893e-06
PHY-3002 : Step(74): len = 172198, overlap = 73.9375
PHY-3002 : Step(75): len = 173157, overlap = 86.1875
PHY-3002 : Step(76): len = 166414, overlap = 84.25
PHY-3002 : Step(77): len = 166980, overlap = 85
PHY-3002 : Step(78): len = 160130, overlap = 82.7188
PHY-3002 : Step(79): len = 159829, overlap = 85.3438
PHY-3002 : Step(80): len = 156350, overlap = 84.1875
PHY-3002 : Step(81): len = 156154, overlap = 81.6562
PHY-3002 : Step(82): len = 153285, overlap = 83.5625
PHY-3002 : Step(83): len = 151799, overlap = 86.0312
PHY-3002 : Step(84): len = 151793, overlap = 86.7812
PHY-3002 : Step(85): len = 149339, overlap = 86.1562
PHY-3002 : Step(86): len = 149339, overlap = 86.1562
PHY-3002 : Step(87): len = 148599, overlap = 85.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.65786e-06
PHY-3002 : Step(88): len = 149538, overlap = 86.2812
PHY-3002 : Step(89): len = 149538, overlap = 86.2812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.93157e-05
PHY-3002 : Step(90): len = 151030, overlap = 84.5625
PHY-3002 : Step(91): len = 151030, overlap = 84.5625
PHY-3002 : Step(92): len = 151945, overlap = 80.8438
PHY-3002 : Step(93): len = 151945, overlap = 80.8438
PHY-3002 : Step(94): len = 152711, overlap = 78.3438
PHY-3002 : Step(95): len = 152711, overlap = 78.3438
PHY-3002 : Step(96): len = 153065, overlap = 78.2812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.48949e-05
PHY-3002 : Step(97): len = 162161, overlap = 63.0312
PHY-3002 : Step(98): len = 163218, overlap = 63.4062
PHY-3002 : Step(99): len = 163908, overlap = 61.2188
PHY-3002 : Step(100): len = 164262, overlap = 59.8438
PHY-3002 : Step(101): len = 166628, overlap = 48.5625
PHY-3002 : Step(102): len = 172328, overlap = 33.25
PHY-3002 : Step(103): len = 170783, overlap = 35.5938
PHY-3002 : Step(104): len = 170511, overlap = 35.3125
PHY-3002 : Step(105): len = 170240, overlap = 35.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.97897e-05
PHY-3002 : Step(106): len = 171610, overlap = 36.0938
PHY-3002 : Step(107): len = 172490, overlap = 31.5312
PHY-3002 : Step(108): len = 174484, overlap = 29.875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000139579
PHY-3002 : Step(109): len = 183632, overlap = 28.5312
PHY-3002 : Step(110): len = 187226, overlap = 26.8125
PHY-3002 : Step(111): len = 202324, overlap = 30.875
PHY-3002 : Step(112): len = 208904, overlap = 26.2812
PHY-3002 : Step(113): len = 210696, overlap = 14.9375
PHY-3002 : Step(114): len = 206115, overlap = 13.1562
PHY-3002 : Step(115): len = 208213, overlap = 8.8125
PHY-3002 : Step(116): len = 204847, overlap = 8.75
PHY-3002 : Step(117): len = 203567, overlap = 7.1875
PHY-3002 : Step(118): len = 201495, overlap = 6.8125
PHY-3002 : Step(119): len = 198966, overlap = 6.75
PHY-3002 : Step(120): len = 198604, overlap = 6.75
PHY-3002 : Step(121): len = 197665, overlap = 6.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000279159
PHY-3002 : Step(122): len = 199165, overlap = 7.0625
PHY-3002 : Step(123): len = 200772, overlap = 7.5625
PHY-3002 : Step(124): len = 203187, overlap = 7.9375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000558318
PHY-3002 : Step(125): len = 204761, overlap = 7.75
PHY-3002 : Step(126): len = 213724, overlap = 8.375
PHY-3002 : Step(127): len = 217960, overlap = 6.3125
PHY-3002 : Step(128): len = 222074, overlap = 5.0625
PHY-3002 : Step(129): len = 222042, overlap = 5.6875
PHY-3002 : Step(130): len = 221629, overlap = 5.125
PHY-3002 : Step(131): len = 220629, overlap = 3.8125
PHY-3002 : Step(132): len = 220637, overlap = 1.625
PHY-3002 : Step(133): len = 220179, overlap = 1.25
PHY-3002 : Step(134): len = 220133, overlap = 0.75
PHY-3002 : Step(135): len = 220254, overlap = 0.3125
PHY-3002 : Step(136): len = 219027, overlap = 0.5625
PHY-3002 : Step(137): len = 218036, overlap = 0.625
PHY-3002 : Step(138): len = 217061, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 28/7538.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 250408, over cnt = 862(2%), over = 3284, worst = 27
PHY-1001 : End global iterations;  0.406013s wall, 0.671875s user + 0.031250s system = 0.703125s CPU (173.2%)

PHY-1001 : Congestion index: top1 = 48.71, top5 = 36.23, top10 = 30.28, top15 = 26.50.
PHY-3001 : End congestion estimation;  0.521777s wall, 0.781250s user + 0.031250s system = 0.812500s CPU (155.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.174206s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (98.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.70217e-05
PHY-3002 : Step(139): len = 219193, overlap = 67.3438
PHY-3002 : Step(140): len = 221024, overlap = 54.875
PHY-3002 : Step(141): len = 219198, overlap = 44.6875
PHY-3002 : Step(142): len = 219628, overlap = 41.9062
PHY-3002 : Step(143): len = 216361, overlap = 40.2812
PHY-3002 : Step(144): len = 214002, overlap = 39.4688
PHY-3002 : Step(145): len = 212768, overlap = 35.4062
PHY-3002 : Step(146): len = 208727, overlap = 33.5938
PHY-3002 : Step(147): len = 208296, overlap = 33.4688
PHY-3002 : Step(148): len = 206269, overlap = 35
PHY-3002 : Step(149): len = 204755, overlap = 36.6562
PHY-3002 : Step(150): len = 204650, overlap = 37.1875
PHY-3002 : Step(151): len = 204239, overlap = 34.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000194043
PHY-3002 : Step(152): len = 208383, overlap = 36.7812
PHY-3002 : Step(153): len = 211187, overlap = 33.8125
PHY-3002 : Step(154): len = 212445, overlap = 32.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000388087
PHY-3002 : Step(155): len = 215280, overlap = 29.5312
PHY-3002 : Step(156): len = 221308, overlap = 26.2812
PHY-3002 : Step(157): len = 226013, overlap = 22.2188
PHY-3002 : Step(158): len = 228364, overlap = 20.5938
PHY-3002 : Step(159): len = 226863, overlap = 20.9375
PHY-3002 : Step(160): len = 225550, overlap = 19.8125
PHY-3002 : Step(161): len = 224033, overlap = 18.6562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000776173
PHY-3002 : Step(162): len = 227066, overlap = 17.0312
PHY-3002 : Step(163): len = 230064, overlap = 15.4688
PHY-3002 : Step(164): len = 231620, overlap = 15.0312
PHY-3002 : Step(165): len = 232791, overlap = 14.5312
PHY-3002 : Step(166): len = 234170, overlap = 12.9688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00155235
PHY-3002 : Step(167): len = 235780, overlap = 12.9375
PHY-3002 : Step(168): len = 237157, overlap = 12
PHY-3002 : Step(169): len = 239837, overlap = 11.9062
PHY-3002 : Step(170): len = 242351, overlap = 11.0312
PHY-3002 : Step(171): len = 243099, overlap = 9.53125
PHY-3002 : Step(172): len = 243716, overlap = 9.90625
PHY-3002 : Step(173): len = 244278, overlap = 9.71875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00300191
PHY-3002 : Step(174): len = 245141, overlap = 10.375
PHY-3002 : Step(175): len = 246682, overlap = 10.3125
PHY-3002 : Step(176): len = 248120, overlap = 10
PHY-3002 : Step(177): len = 250303, overlap = 10.4375
PHY-3002 : Step(178): len = 252071, overlap = 10.1562
PHY-3002 : Step(179): len = 253596, overlap = 8.84375
PHY-3002 : Step(180): len = 254251, overlap = 9.21875
PHY-3002 : Step(181): len = 254413, overlap = 8.9375
PHY-3002 : Step(182): len = 254552, overlap = 10.1562
PHY-3002 : Step(183): len = 254747, overlap = 9.71875
PHY-3002 : Step(184): len = 254987, overlap = 8.8125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00549206
PHY-3002 : Step(185): len = 255344, overlap = 8.625
PHY-3002 : Step(186): len = 256535, overlap = 8.625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29316, tnet num: 7536, tinst num: 6199, tnode num: 36670, tedge num: 50797.
TMR-2508 : Levelizing timing graph completed, there are 55 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.212284s wall, 1.187500s user + 0.031250s system = 1.218750s CPU (100.5%)

RUN-1004 : used memory is 160 MB, reserved memory is 281 MB, peak memory is 185 MB
OPT-1001 : Total overflow 146.06 peak overflow 2.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 285/7538.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 311424, over cnt = 958(2%), over = 2707, worst = 17
PHY-1001 : End global iterations;  0.452074s wall, 0.796875s user + 0.031250s system = 0.828125s CPU (183.2%)

PHY-1001 : Congestion index: top1 = 37.37, top5 = 30.59, top10 = 27.18, top15 = 24.97.
PHY-1001 : End incremental global routing;  0.569716s wall, 0.921875s user + 0.031250s system = 0.953125s CPU (167.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.190529s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.882723s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (143.4%)

OPT-1001 : Current memory(MB): used = 170, reserve = 288, peak = 185.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6335/7538.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 311424, over cnt = 958(2%), over = 2707, worst = 17
PHY-1002 : len = 320336, over cnt = 491(1%), over = 1086, worst = 12
PHY-1002 : len = 326072, over cnt = 149(0%), over = 357, worst = 10
PHY-1002 : len = 328480, over cnt = 20(0%), over = 36, worst = 4
PHY-1002 : len = 328728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.382468s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (151.2%)

PHY-1001 : Congestion index: top1 = 33.64, top5 = 28.13, top10 = 25.33, top15 = 23.48.
OPT-1001 : End congestion update;  0.495946s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (135.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.138007s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (101.9%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.634114s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (128.1%)

OPT-1001 : Current memory(MB): used = 174, reserve = 293, peak = 185.
OPT-1001 : End physical optimization;  2.787089s wall, 3.296875s user + 0.062500s system = 3.359375s CPU (120.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2499 LUT to BLE ...
SYN-4008 : Packed 2499 LUT and 1305 SEQ to BLE.
SYN-4003 : Packing 997 remaining SEQ's ...
SYN-4005 : Packed 519 SEQ with LUT/SLICE
SYN-4006 : 819 single LUT's are left
SYN-4006 : 478 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2977/5905 primitive instances ...
PHY-3001 : End packing;  0.292919s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (96.0%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3138 instances
RUN-1001 : 1477 mslices, 1478 lslices, 144 pads, 14 brams, 16 dsps
RUN-1001 : There are total 6301 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 3827 nets have 2 pins
RUN-1001 : 1648 nets have [3 - 5] pins
RUN-1001 : 671 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 56 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 3136 instances, 2955 slices, 218 macros(1217 instances: 888 mslices 329 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1062 pins
PHY-3001 : Cell area utilization is 36%
PHY-3001 : After packing: Len = 255605, Over = 34
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 36%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3156/6301.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 318368, over cnt = 301(0%), over = 431, worst = 7
PHY-1002 : len = 319616, over cnt = 162(0%), over = 194, worst = 4
PHY-1002 : len = 320584, over cnt = 72(0%), over = 84, worst = 4
PHY-1002 : len = 321104, over cnt = 22(0%), over = 27, worst = 3
PHY-1002 : len = 321416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.526056s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (157.4%)

PHY-1001 : Congestion index: top1 = 33.15, top5 = 27.10, top10 = 24.12, top15 = 22.26.
PHY-3001 : End congestion estimation;  0.668548s wall, 0.953125s user + 0.015625s system = 0.968750s CPU (144.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25409, tnet num: 6299, tinst num: 3136, tnode num: 30855, tedge num: 46450.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.374322s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (100.0%)

RUN-1004 : used memory is 179 MB, reserved memory is 297 MB, peak memory is 185 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.550167s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.96427e-05
PHY-3002 : Step(187): len = 237753, overlap = 36.5
PHY-3002 : Step(188): len = 226780, overlap = 39
PHY-3002 : Step(189): len = 220579, overlap = 41.25
PHY-3002 : Step(190): len = 218133, overlap = 42.25
PHY-3002 : Step(191): len = 216095, overlap = 43.5
PHY-3002 : Step(192): len = 214234, overlap = 46.5
PHY-3002 : Step(193): len = 213548, overlap = 48
PHY-3002 : Step(194): len = 213018, overlap = 49.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.92854e-05
PHY-3002 : Step(195): len = 217372, overlap = 44.75
PHY-3002 : Step(196): len = 221191, overlap = 38
PHY-3002 : Step(197): len = 225337, overlap = 35.75
PHY-3002 : Step(198): len = 222846, overlap = 38
PHY-3002 : Step(199): len = 222551, overlap = 38.5
PHY-3002 : Step(200): len = 221039, overlap = 38
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000172331
PHY-3002 : Step(201): len = 228805, overlap = 31.5
PHY-3002 : Step(202): len = 233737, overlap = 29.75
PHY-3002 : Step(203): len = 236878, overlap = 24.25
PHY-3002 : Step(204): len = 235709, overlap = 25.75
PHY-3002 : Step(205): len = 234516, overlap = 25.5
PHY-3002 : Step(206): len = 233820, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000298601
PHY-3002 : Step(207): len = 239488, overlap = 22
PHY-3002 : Step(208): len = 241633, overlap = 21
PHY-3002 : Step(209): len = 242911, overlap = 21.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000597201
PHY-3002 : Step(210): len = 246468, overlap = 19.75
PHY-3002 : Step(211): len = 250051, overlap = 19
PHY-3002 : Step(212): len = 251259, overlap = 16.75
PHY-3002 : Step(213): len = 251736, overlap = 18.5
PHY-3002 : Step(214): len = 252149, overlap = 16.25
PHY-3002 : Step(215): len = 252235, overlap = 15.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00115443
PHY-3002 : Step(216): len = 253820, overlap = 15.5
PHY-3002 : Step(217): len = 255903, overlap = 15.25
PHY-3002 : Step(218): len = 258317, overlap = 15.25
PHY-3002 : Step(219): len = 259195, overlap = 15.75
PHY-3002 : Step(220): len = 259059, overlap = 15.5
PHY-3002 : Step(221): len = 259326, overlap = 15.75
PHY-3002 : Step(222): len = 260265, overlap = 14.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00203345
PHY-3002 : Step(223): len = 261783, overlap = 14.75
PHY-3002 : Step(224): len = 262347, overlap = 14.75
PHY-3002 : Step(225): len = 263345, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.979029s wall, 0.734375s user + 1.625000s system = 2.359375s CPU (241.0%)

PHY-3001 : Trial Legalized: Len = 275985
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 212/6301.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 337560, over cnt = 403(1%), over = 608, worst = 7
PHY-1002 : len = 339248, over cnt = 246(0%), over = 338, worst = 5
PHY-1002 : len = 341664, over cnt = 81(0%), over = 102, worst = 4
PHY-1002 : len = 342272, over cnt = 33(0%), over = 38, worst = 2
PHY-1002 : len = 342720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.901432s wall, 1.406250s user + 0.156250s system = 1.562500s CPU (173.3%)

PHY-1001 : Congestion index: top1 = 33.38, top5 = 28.23, top10 = 25.49, top15 = 23.52.
PHY-3001 : End congestion estimation;  1.053221s wall, 1.546875s user + 0.156250s system = 1.703125s CPU (161.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.167966s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000123736
PHY-3002 : Step(226): len = 258631, overlap = 2.5
PHY-3002 : Step(227): len = 247971, overlap = 5.75
PHY-3002 : Step(228): len = 246174, overlap = 6.5
PHY-3002 : Step(229): len = 245700, overlap = 7.5
PHY-3002 : Step(230): len = 244981, overlap = 7.5
PHY-3002 : Step(231): len = 244004, overlap = 6.5
PHY-3002 : Step(232): len = 243582, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008868s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (176.2%)

PHY-3001 : Legalized: Len = 249820, Over = 0
PHY-3001 : Spreading special nets. 24 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021959s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.2%)

PHY-3001 : 28 instances has been re-located, deltaX = 1, deltaY = 26, maxDist = 2.
PHY-3001 : Final: Len = 250242, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25409, tnet num: 6299, tinst num: 3136, tnode num: 30855, tedge num: 46450.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.416402s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (100.4%)

RUN-1004 : used memory is 181 MB, reserved memory is 301 MB, peak memory is 189 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1673/6301.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 313320, over cnt = 373(1%), over = 530, worst = 6
PHY-1002 : len = 314808, over cnt = 198(0%), over = 258, worst = 3
PHY-1002 : len = 315800, over cnt = 114(0%), over = 142, worst = 3
PHY-1002 : len = 316336, over cnt = 74(0%), over = 91, worst = 3
PHY-1002 : len = 317280, over cnt = 7(0%), over = 10, worst = 3
PHY-1001 : End global iterations;  0.758120s wall, 1.093750s user + 0.031250s system = 1.125000s CPU (148.4%)

PHY-1001 : Congestion index: top1 = 32.56, top5 = 26.93, top10 = 24.15, top15 = 22.37.
PHY-1001 : End incremental global routing;  0.907675s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (141.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.173255s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.203301s wall, 1.546875s user + 0.031250s system = 1.578125s CPU (131.1%)

OPT-1001 : Current memory(MB): used = 186, reserve = 304, peak = 189.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5499/6301.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 317280, over cnt = 7(0%), over = 10, worst = 3
PHY-1002 : len = 317328, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 317352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.131787s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (106.7%)

PHY-1001 : Congestion index: top1 = 32.56, top5 = 26.93, top10 = 24.15, top15 = 22.37.
OPT-1001 : End congestion update;  0.253983s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.123258s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.4%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.377394s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (99.4%)

OPT-1001 : Current memory(MB): used = 187, reserve = 305, peak = 189.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.122583s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5499/6301.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 317352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040387s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (116.1%)

PHY-1001 : Congestion index: top1 = 32.56, top5 = 26.93, top10 = 24.15, top15 = 22.37.
PHY-1001 : End incremental global routing;  0.161146s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.162963s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (105.5%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5499/6301.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 317352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040578s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (115.5%)

PHY-1001 : Congestion index: top1 = 32.56, top5 = 26.93, top10 = 24.15, top15 = 22.37.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.123838s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.206897
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.782252s wall, 4.125000s user + 0.031250s system = 4.156250s CPU (109.9%)

RUN-1003 : finish command "place" in  22.810799s wall, 40.656250s user + 11.187500s system = 51.843750s CPU (227.3%)

RUN-1004 : used memory is 159 MB, reserved memory is 277 MB, peak memory is 189 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3138 instances
RUN-1001 : 1477 mslices, 1478 lslices, 144 pads, 14 brams, 16 dsps
RUN-1001 : There are total 6301 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 3827 nets have 2 pins
RUN-1001 : 1648 nets have [3 - 5] pins
RUN-1001 : 671 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 56 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25409, tnet num: 6299, tinst num: 3136, tnode num: 30855, tedge num: 46450.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.299296s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (99.8%)

RUN-1004 : used memory is 235 MB, reserved memory is 295 MB, peak memory is 269 MB
PHY-1001 : 1477 mslices, 1478 lslices, 144 pads, 14 brams, 16 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 304584, over cnt = 465(1%), over = 669, worst = 6
PHY-1002 : len = 306592, over cnt = 260(0%), over = 351, worst = 5
PHY-1002 : len = 309232, over cnt = 78(0%), over = 105, worst = 4
PHY-1002 : len = 310576, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 310608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.861545s wall, 1.203125s user + 0.109375s system = 1.312500s CPU (152.3%)

PHY-1001 : Congestion index: top1 = 32.20, top5 = 26.92, top10 = 24.10, top15 = 22.32.
PHY-1001 : End global routing;  0.996103s wall, 1.343750s user + 0.109375s system = 1.453125s CPU (145.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 274, reserve = 334, peak = 274.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 526, reserve = 587, peak = 526.
PHY-1001 : End build detailed router design. 4.038944s wall, 4.000000s user + 0.046875s system = 4.046875s CPU (100.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 95720, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.214149s wall, 4.203125s user + 0.000000s system = 4.203125s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 559, reserve = 621, peak = 559.
PHY-1001 : End phase 1; 4.220514s wall, 4.218750s user + 0.000000s system = 4.218750s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Patch 2562 net; 4.119285s wall, 4.109375s user + 0.000000s system = 4.109375s CPU (99.8%)

PHY-1022 : len = 692632, over cnt = 170(0%), over = 170, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 563, reserve = 625, peak = 563.
PHY-1001 : End initial routed; 9.976060s wall, 17.937500s user + 0.093750s system = 18.031250s CPU (180.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5229(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.656746s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 570, reserve = 632, peak = 570.
PHY-1001 : End phase 2; 11.632876s wall, 19.593750s user + 0.093750s system = 19.687500s CPU (169.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 692632, over cnt = 170(0%), over = 170, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.023547s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 690896, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.240098s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (149.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 690456, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.086303s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (199.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 690504, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.061995s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (100.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5229(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.632858s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (100.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 46 feed throughs used by 27 nets
PHY-1001 : End commit to database; 0.717266s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (98.0%)

PHY-1001 : Current memory(MB): used = 604, reserve = 667, peak = 604.
PHY-1001 : End phase 3; 2.921996s wall, 3.093750s user + 0.031250s system = 3.125000s CPU (106.9%)

PHY-1003 : Routed, final wirelength = 690504
PHY-1001 : Current memory(MB): used = 605, reserve = 669, peak = 605.
PHY-1001 : End export database. 0.022225s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.3%)

PHY-1001 : End detail routing;  23.120608s wall, 31.218750s user + 0.171875s system = 31.390625s CPU (135.8%)

RUN-1003 : finish command "route" in  25.670262s wall, 34.109375s user + 0.281250s system = 34.390625s CPU (134.0%)

RUN-1004 : used memory is 605 MB, reserved memory is 669 MB, peak memory is 605 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5071   out of  19600   25.87%
#reg                     2307   out of  19600   11.77%
#le                      5546
  #lut only              3239   out of   5546   58.40%
  #reg only               475   out of   5546    8.56%
  #lut&reg               1832   out of   5546   33.03%
#dsp                       16   out of     29   55.17%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                                Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                     1076
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                                  193
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                                  47
#4        u_camera_init/divider2[8]                                  GCLK               mslice             Sdram_Control_4Port/write_fifo1/dcfifo_component/lt0_syn_46.q1        25
#5        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                                  24
#6        u_camera_init/divider2[7]                                  GCLK               mslice             Sdram_Control_4Port/write_fifo1/dcfifo_component/lt0_syn_46.q0        18
#7        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/u_Median_Gray_2/u_three_martix/wr_en1_reg_syn_8.f0    14
#8        u_image_process/wrreq                                      GCLK               mslice             u_image_select/sel2_syn_690.f0                                        10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                      7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                                  0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                                  0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5546   |3854    |1217    |2307    |14      |16      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |655    |476     |108     |386     |2       |0       |
|    command1                          |command                                    |59     |57      |0       |47      |0       |0       |
|    control1                          |control_interface                          |96     |66      |24      |46      |0       |0       |
|    data_path1                        |sdr_data_path                              |16     |16      |0       |5       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |131    |72      |18      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |131    |72      |18      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |25      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |28      |0       |34      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |115    |81      |18      |89      |1       |0       |
|      dcfifo_component                |softfifo                                   |115    |81      |18      |89      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |25      |0       |32      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |30     |26      |0       |30      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |14     |14      |0       |10      |0       |0       |
|  u_cam_vga_out                       |Driver                                     |152    |87      |64      |33      |0       |0       |
|  u_camera_init                       |camera_init                                |672    |654     |9       |97      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |190    |186     |0       |54      |0       |0       |
|  u_camera_reader                     |camera_reader                              |91     |52      |17      |57      |0       |0       |
|  u_image_process                     |image_process                              |3645   |2333    |947     |1642    |12      |16      |
|    u_Dilation_Detector               |Dilation_Detector                          |166    |109     |45      |72      |2       |0       |
|      u_three_martix_4                |three_martix                               |156    |101     |45      |62      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |182    |130     |45      |79      |2       |0       |
|      u_three_martix_3                |three_martix                               |174    |125     |45      |71      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |0       |1       |0       |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |1003   |723     |216     |534     |0       |12      |
|      u_Divider_1                     |Divider                                    |170    |97      |32      |95      |0       |0       |
|      u_Divider_2                     |Divider                                    |121    |75      |32      |42      |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |170    |111     |45      |62      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |5      |2       |0       |5       |0       |0       |
|      u_three_martix                  |three_martix                               |165    |109     |45      |57      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |737    |451     |235     |269     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |501    |311     |190     |130     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |33      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |91     |61      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |90     |60      |30      |32      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |49     |29      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |67     |37      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |49     |29      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |71     |41      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |236    |140     |45      |139     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |744    |441     |235     |269     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |499    |309     |190     |125     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |31      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |27      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |90     |60      |30      |26      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |49     |29      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |66     |36      |30      |7       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |13      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |11      |0       |0       |
|      u_three_martix                  |three_martix                               |245    |132     |45      |144     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |82     |30      |14      |57      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |363    |198     |92      |170     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |139    |91      |47      |43      |0       |0       |
|      u_three_martix_2                |three_martix                               |224    |107     |45      |127     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |152    |110     |36      |50      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |125    |100     |24      |31      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3758  
    #2          2       980   
    #3          3       341   
    #4          4       279   
    #5        5-10      686   
    #6        11-50     104   
    #7       51-100      15   
    #8       101-500     4    
    #9        >500       1    
  Average     2.84            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3136
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6301, pip num: 57636
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 46
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3060 valid insts, and 171615 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.204210s wall, 64.531250s user + 0.515625s system = 65.046875s CPU (1249.9%)

RUN-1004 : used memory is 589 MB, reserved memory is 642 MB, peak memory is 795 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221030_205359.log"
