
Tire_Temperature_Sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a58  080001c0  080001c0  000101c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08005c18  08005c18  00015c18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005c90  08005c90  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08005c90  08005c90  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005c90  08005c90  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005c90  08005c90  00015c90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005c94  08005c94  00015c94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005c98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000224  20000070  08005d08  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000294  08005d08  00020294  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ebd2  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024e4  00000000  00000000  0002ec72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c78  00000000  00000000  00031158  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b50  00000000  00000000  00031dd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e21c  00000000  00000000  00032920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fa3c  00000000  00000000  00060b3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010b7d8  00000000  00000000  00070578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0017bd50  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036ec  00000000  00000000  0017bda0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000070 	.word	0x20000070
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08005c00 	.word	0x08005c00

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000074 	.word	0x20000074
 80001fc:	08005c00 	.word	0x08005c00

08000200 <__aeabi_drsub>:
 8000200:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000204:	e002      	b.n	800020c <__adddf3>
 8000206:	bf00      	nop

08000208 <__aeabi_dsub>:
 8000208:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800020c <__adddf3>:
 800020c:	b530      	push	{r4, r5, lr}
 800020e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000212:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000216:	ea94 0f05 	teq	r4, r5
 800021a:	bf08      	it	eq
 800021c:	ea90 0f02 	teqeq	r0, r2
 8000220:	bf1f      	itttt	ne
 8000222:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000226:	ea55 0c02 	orrsne.w	ip, r5, r2
 800022a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800022e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000232:	f000 80e2 	beq.w	80003fa <__adddf3+0x1ee>
 8000236:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800023a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800023e:	bfb8      	it	lt
 8000240:	426d      	neglt	r5, r5
 8000242:	dd0c      	ble.n	800025e <__adddf3+0x52>
 8000244:	442c      	add	r4, r5
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	ea82 0000 	eor.w	r0, r2, r0
 8000252:	ea83 0101 	eor.w	r1, r3, r1
 8000256:	ea80 0202 	eor.w	r2, r0, r2
 800025a:	ea81 0303 	eor.w	r3, r1, r3
 800025e:	2d36      	cmp	r5, #54	; 0x36
 8000260:	bf88      	it	hi
 8000262:	bd30      	pophi	{r4, r5, pc}
 8000264:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000268:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800026c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000270:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x70>
 8000276:	4240      	negs	r0, r0
 8000278:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800027c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000280:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000284:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000288:	d002      	beq.n	8000290 <__adddf3+0x84>
 800028a:	4252      	negs	r2, r2
 800028c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000290:	ea94 0f05 	teq	r4, r5
 8000294:	f000 80a7 	beq.w	80003e6 <__adddf3+0x1da>
 8000298:	f1a4 0401 	sub.w	r4, r4, #1
 800029c:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a0:	db0d      	blt.n	80002be <__adddf3+0xb2>
 80002a2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002a6:	fa22 f205 	lsr.w	r2, r2, r5
 80002aa:	1880      	adds	r0, r0, r2
 80002ac:	f141 0100 	adc.w	r1, r1, #0
 80002b0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002b4:	1880      	adds	r0, r0, r2
 80002b6:	fa43 f305 	asr.w	r3, r3, r5
 80002ba:	4159      	adcs	r1, r3
 80002bc:	e00e      	b.n	80002dc <__adddf3+0xd0>
 80002be:	f1a5 0520 	sub.w	r5, r5, #32
 80002c2:	f10e 0e20 	add.w	lr, lr, #32
 80002c6:	2a01      	cmp	r2, #1
 80002c8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002cc:	bf28      	it	cs
 80002ce:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002d2:	fa43 f305 	asr.w	r3, r3, r5
 80002d6:	18c0      	adds	r0, r0, r3
 80002d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e0:	d507      	bpl.n	80002f2 <__adddf3+0xe6>
 80002e2:	f04f 0e00 	mov.w	lr, #0
 80002e6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ea:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ee:	eb6e 0101 	sbc.w	r1, lr, r1
 80002f2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002f6:	d31b      	bcc.n	8000330 <__adddf3+0x124>
 80002f8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002fc:	d30c      	bcc.n	8000318 <__adddf3+0x10c>
 80002fe:	0849      	lsrs	r1, r1, #1
 8000300:	ea5f 0030 	movs.w	r0, r0, rrx
 8000304:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000308:	f104 0401 	add.w	r4, r4, #1
 800030c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000310:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000314:	f080 809a 	bcs.w	800044c <__adddf3+0x240>
 8000318:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800031c:	bf08      	it	eq
 800031e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000322:	f150 0000 	adcs.w	r0, r0, #0
 8000326:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800032a:	ea41 0105 	orr.w	r1, r1, r5
 800032e:	bd30      	pop	{r4, r5, pc}
 8000330:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000334:	4140      	adcs	r0, r0
 8000336:	eb41 0101 	adc.w	r1, r1, r1
 800033a:	3c01      	subs	r4, #1
 800033c:	bf28      	it	cs
 800033e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000342:	d2e9      	bcs.n	8000318 <__adddf3+0x10c>
 8000344:	f091 0f00 	teq	r1, #0
 8000348:	bf04      	itt	eq
 800034a:	4601      	moveq	r1, r0
 800034c:	2000      	moveq	r0, #0
 800034e:	fab1 f381 	clz	r3, r1
 8000352:	bf08      	it	eq
 8000354:	3320      	addeq	r3, #32
 8000356:	f1a3 030b 	sub.w	r3, r3, #11
 800035a:	f1b3 0220 	subs.w	r2, r3, #32
 800035e:	da0c      	bge.n	800037a <__adddf3+0x16e>
 8000360:	320c      	adds	r2, #12
 8000362:	dd08      	ble.n	8000376 <__adddf3+0x16a>
 8000364:	f102 0c14 	add.w	ip, r2, #20
 8000368:	f1c2 020c 	rsb	r2, r2, #12
 800036c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000370:	fa21 f102 	lsr.w	r1, r1, r2
 8000374:	e00c      	b.n	8000390 <__adddf3+0x184>
 8000376:	f102 0214 	add.w	r2, r2, #20
 800037a:	bfd8      	it	le
 800037c:	f1c2 0c20 	rsble	ip, r2, #32
 8000380:	fa01 f102 	lsl.w	r1, r1, r2
 8000384:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000388:	bfdc      	itt	le
 800038a:	ea41 010c 	orrle.w	r1, r1, ip
 800038e:	4090      	lslle	r0, r2
 8000390:	1ae4      	subs	r4, r4, r3
 8000392:	bfa2      	ittt	ge
 8000394:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000398:	4329      	orrge	r1, r5
 800039a:	bd30      	popge	{r4, r5, pc}
 800039c:	ea6f 0404 	mvn.w	r4, r4
 80003a0:	3c1f      	subs	r4, #31
 80003a2:	da1c      	bge.n	80003de <__adddf3+0x1d2>
 80003a4:	340c      	adds	r4, #12
 80003a6:	dc0e      	bgt.n	80003c6 <__adddf3+0x1ba>
 80003a8:	f104 0414 	add.w	r4, r4, #20
 80003ac:	f1c4 0220 	rsb	r2, r4, #32
 80003b0:	fa20 f004 	lsr.w	r0, r0, r4
 80003b4:	fa01 f302 	lsl.w	r3, r1, r2
 80003b8:	ea40 0003 	orr.w	r0, r0, r3
 80003bc:	fa21 f304 	lsr.w	r3, r1, r4
 80003c0:	ea45 0103 	orr.w	r1, r5, r3
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f1c4 040c 	rsb	r4, r4, #12
 80003ca:	f1c4 0220 	rsb	r2, r4, #32
 80003ce:	fa20 f002 	lsr.w	r0, r0, r2
 80003d2:	fa01 f304 	lsl.w	r3, r1, r4
 80003d6:	ea40 0003 	orr.w	r0, r0, r3
 80003da:	4629      	mov	r1, r5
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	fa21 f004 	lsr.w	r0, r1, r4
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f094 0f00 	teq	r4, #0
 80003ea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ee:	bf06      	itte	eq
 80003f0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003f4:	3401      	addeq	r4, #1
 80003f6:	3d01      	subne	r5, #1
 80003f8:	e74e      	b.n	8000298 <__adddf3+0x8c>
 80003fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003fe:	bf18      	it	ne
 8000400:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000404:	d029      	beq.n	800045a <__adddf3+0x24e>
 8000406:	ea94 0f05 	teq	r4, r5
 800040a:	bf08      	it	eq
 800040c:	ea90 0f02 	teqeq	r0, r2
 8000410:	d005      	beq.n	800041e <__adddf3+0x212>
 8000412:	ea54 0c00 	orrs.w	ip, r4, r0
 8000416:	bf04      	itt	eq
 8000418:	4619      	moveq	r1, r3
 800041a:	4610      	moveq	r0, r2
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	ea91 0f03 	teq	r1, r3
 8000422:	bf1e      	ittt	ne
 8000424:	2100      	movne	r1, #0
 8000426:	2000      	movne	r0, #0
 8000428:	bd30      	popne	{r4, r5, pc}
 800042a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800042e:	d105      	bne.n	800043c <__adddf3+0x230>
 8000430:	0040      	lsls	r0, r0, #1
 8000432:	4149      	adcs	r1, r1
 8000434:	bf28      	it	cs
 8000436:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800043a:	bd30      	pop	{r4, r5, pc}
 800043c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000440:	bf3c      	itt	cc
 8000442:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000446:	bd30      	popcc	{r4, r5, pc}
 8000448:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800044c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000450:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000454:	f04f 0000 	mov.w	r0, #0
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800045e:	bf1a      	itte	ne
 8000460:	4619      	movne	r1, r3
 8000462:	4610      	movne	r0, r2
 8000464:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000468:	bf1c      	itt	ne
 800046a:	460b      	movne	r3, r1
 800046c:	4602      	movne	r2, r0
 800046e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000472:	bf06      	itte	eq
 8000474:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000478:	ea91 0f03 	teqeq	r1, r3
 800047c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	bf00      	nop

08000484 <__aeabi_ui2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000498:	f04f 0500 	mov.w	r5, #0
 800049c:	f04f 0100 	mov.w	r1, #0
 80004a0:	e750      	b.n	8000344 <__adddf3+0x138>
 80004a2:	bf00      	nop

080004a4 <__aeabi_i2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004bc:	bf48      	it	mi
 80004be:	4240      	negmi	r0, r0
 80004c0:	f04f 0100 	mov.w	r1, #0
 80004c4:	e73e      	b.n	8000344 <__adddf3+0x138>
 80004c6:	bf00      	nop

080004c8 <__aeabi_f2d>:
 80004c8:	0042      	lsls	r2, r0, #1
 80004ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ce:	ea4f 0131 	mov.w	r1, r1, rrx
 80004d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004d6:	bf1f      	itttt	ne
 80004d8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004e4:	4770      	bxne	lr
 80004e6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ea:	bf08      	it	eq
 80004ec:	4770      	bxeq	lr
 80004ee:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004f2:	bf04      	itt	eq
 80004f4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004f8:	4770      	bxeq	lr
 80004fa:	b530      	push	{r4, r5, lr}
 80004fc:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000508:	e71c      	b.n	8000344 <__adddf3+0x138>
 800050a:	bf00      	nop

0800050c <__aeabi_ul2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	e00a      	b.n	8000532 <__aeabi_l2d+0x16>

0800051c <__aeabi_l2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800052a:	d502      	bpl.n	8000532 <__aeabi_l2d+0x16>
 800052c:	4240      	negs	r0, r0
 800052e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000532:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000536:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800053a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053e:	f43f aed8 	beq.w	80002f2 <__adddf3+0xe6>
 8000542:	f04f 0203 	mov.w	r2, #3
 8000546:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054a:	bf18      	it	ne
 800054c:	3203      	addne	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800055a:	f1c2 0320 	rsb	r3, r2, #32
 800055e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000562:	fa20 f002 	lsr.w	r0, r0, r2
 8000566:	fa01 fe03 	lsl.w	lr, r1, r3
 800056a:	ea40 000e 	orr.w	r0, r0, lr
 800056e:	fa21 f102 	lsr.w	r1, r1, r2
 8000572:	4414      	add	r4, r2
 8000574:	e6bd      	b.n	80002f2 <__adddf3+0xe6>
 8000576:	bf00      	nop

08000578 <__aeabi_dmul>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800057e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000582:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000586:	bf1d      	ittte	ne
 8000588:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800058c:	ea94 0f0c 	teqne	r4, ip
 8000590:	ea95 0f0c 	teqne	r5, ip
 8000594:	f000 f8de 	bleq	8000754 <__aeabi_dmul+0x1dc>
 8000598:	442c      	add	r4, r5
 800059a:	ea81 0603 	eor.w	r6, r1, r3
 800059e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005aa:	bf18      	it	ne
 80005ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005b8:	d038      	beq.n	800062c <__aeabi_dmul+0xb4>
 80005ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ce:	f04f 0600 	mov.w	r6, #0
 80005d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d6:	f09c 0f00 	teq	ip, #0
 80005da:	bf18      	it	ne
 80005dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ec:	d204      	bcs.n	80005f8 <__aeabi_dmul+0x80>
 80005ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005f2:	416d      	adcs	r5, r5
 80005f4:	eb46 0606 	adc.w	r6, r6, r6
 80005f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000600:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000604:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000608:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800060c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000610:	bf88      	it	hi
 8000612:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000616:	d81e      	bhi.n	8000656 <__aeabi_dmul+0xde>
 8000618:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800061c:	bf08      	it	eq
 800061e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000622:	f150 0000 	adcs.w	r0, r0, #0
 8000626:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000630:	ea46 0101 	orr.w	r1, r6, r1
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	ea81 0103 	eor.w	r1, r1, r3
 800063c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000640:	bfc2      	ittt	gt
 8000642:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000646:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800064a:	bd70      	popgt	{r4, r5, r6, pc}
 800064c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000650:	f04f 0e00 	mov.w	lr, #0
 8000654:	3c01      	subs	r4, #1
 8000656:	f300 80ab 	bgt.w	80007b0 <__aeabi_dmul+0x238>
 800065a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800065e:	bfde      	ittt	le
 8000660:	2000      	movle	r0, #0
 8000662:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd70      	pople	{r4, r5, r6, pc}
 8000668:	f1c4 0400 	rsb	r4, r4, #0
 800066c:	3c20      	subs	r4, #32
 800066e:	da35      	bge.n	80006dc <__aeabi_dmul+0x164>
 8000670:	340c      	adds	r4, #12
 8000672:	dc1b      	bgt.n	80006ac <__aeabi_dmul+0x134>
 8000674:	f104 0414 	add.w	r4, r4, #20
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f305 	lsl.w	r3, r0, r5
 8000680:	fa20 f004 	lsr.w	r0, r0, r4
 8000684:	fa01 f205 	lsl.w	r2, r1, r5
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000690:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000694:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000698:	fa21 f604 	lsr.w	r6, r1, r4
 800069c:	eb42 0106 	adc.w	r1, r2, r6
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 040c 	rsb	r4, r4, #12
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f304 	lsl.w	r3, r0, r4
 80006b8:	fa20 f005 	lsr.w	r0, r0, r5
 80006bc:	fa01 f204 	lsl.w	r2, r1, r4
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006cc:	f141 0100 	adc.w	r1, r1, #0
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 0520 	rsb	r5, r4, #32
 80006e0:	fa00 f205 	lsl.w	r2, r0, r5
 80006e4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea43 0302 	orr.w	r3, r3, r2
 80006f4:	fa21 f004 	lsr.w	r0, r1, r4
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	fa21 f204 	lsr.w	r2, r1, r4
 8000700:	ea20 0002 	bic.w	r0, r0, r2
 8000704:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f094 0f00 	teq	r4, #0
 8000718:	d10f      	bne.n	800073a <__aeabi_dmul+0x1c2>
 800071a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800071e:	0040      	lsls	r0, r0, #1
 8000720:	eb41 0101 	adc.w	r1, r1, r1
 8000724:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3c01      	subeq	r4, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1a6>
 800072e:	ea41 0106 	orr.w	r1, r1, r6
 8000732:	f095 0f00 	teq	r5, #0
 8000736:	bf18      	it	ne
 8000738:	4770      	bxne	lr
 800073a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800073e:	0052      	lsls	r2, r2, #1
 8000740:	eb43 0303 	adc.w	r3, r3, r3
 8000744:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3d01      	subeq	r5, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1c6>
 800074e:	ea43 0306 	orr.w	r3, r3, r6
 8000752:	4770      	bx	lr
 8000754:	ea94 0f0c 	teq	r4, ip
 8000758:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800075c:	bf18      	it	ne
 800075e:	ea95 0f0c 	teqne	r5, ip
 8000762:	d00c      	beq.n	800077e <__aeabi_dmul+0x206>
 8000764:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000768:	bf18      	it	ne
 800076a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076e:	d1d1      	bne.n	8000714 <__aeabi_dmul+0x19c>
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	bd70      	pop	{r4, r5, r6, pc}
 800077e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000782:	bf06      	itte	eq
 8000784:	4610      	moveq	r0, r2
 8000786:	4619      	moveq	r1, r3
 8000788:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078c:	d019      	beq.n	80007c2 <__aeabi_dmul+0x24a>
 800078e:	ea94 0f0c 	teq	r4, ip
 8000792:	d102      	bne.n	800079a <__aeabi_dmul+0x222>
 8000794:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000798:	d113      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 800079a:	ea95 0f0c 	teq	r5, ip
 800079e:	d105      	bne.n	80007ac <__aeabi_dmul+0x234>
 80007a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a4:	bf1c      	itt	ne
 80007a6:	4610      	movne	r0, r2
 80007a8:	4619      	movne	r1, r3
 80007aa:	d10a      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 80007ac:	ea81 0103 	eor.w	r1, r1, r3
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007bc:	f04f 0000 	mov.w	r0, #0
 80007c0:	bd70      	pop	{r4, r5, r6, pc}
 80007c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ca:	bd70      	pop	{r4, r5, r6, pc}

080007cc <__aeabi_ddiv>:
 80007cc:	b570      	push	{r4, r5, r6, lr}
 80007ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007da:	bf1d      	ittte	ne
 80007dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e0:	ea94 0f0c 	teqne	r4, ip
 80007e4:	ea95 0f0c 	teqne	r5, ip
 80007e8:	f000 f8a7 	bleq	800093a <__aeabi_ddiv+0x16e>
 80007ec:	eba4 0405 	sub.w	r4, r4, r5
 80007f0:	ea81 0e03 	eor.w	lr, r1, r3
 80007f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007fc:	f000 8088 	beq.w	8000910 <__aeabi_ddiv+0x144>
 8000800:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000804:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000808:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800080c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000810:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000814:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000818:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800081c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000820:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000824:	429d      	cmp	r5, r3
 8000826:	bf08      	it	eq
 8000828:	4296      	cmpeq	r6, r2
 800082a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800082e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000832:	d202      	bcs.n	800083a <__aeabi_ddiv+0x6e>
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	1ab6      	subs	r6, r6, r2
 800083c:	eb65 0503 	sbc.w	r5, r5, r3
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800084a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ac:	d018      	beq.n	80008e0 <__aeabi_ddiv+0x114>
 80008ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ca:	d1c0      	bne.n	800084e <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d0:	d10b      	bne.n	80008ea <__aeabi_ddiv+0x11e>
 80008d2:	ea41 0100 	orr.w	r1, r1, r0
 80008d6:	f04f 0000 	mov.w	r0, #0
 80008da:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008de:	e7b6      	b.n	800084e <__aeabi_ddiv+0x82>
 80008e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e4:	bf04      	itt	eq
 80008e6:	4301      	orreq	r1, r0
 80008e8:	2000      	moveq	r0, #0
 80008ea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ee:	bf88      	it	hi
 80008f0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008f4:	f63f aeaf 	bhi.w	8000656 <__aeabi_dmul+0xde>
 80008f8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008fc:	bf04      	itt	eq
 80008fe:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000902:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000906:	f150 0000 	adcs.w	r0, r0, #0
 800090a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090e:	bd70      	pop	{r4, r5, r6, pc}
 8000910:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000914:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000918:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800091c:	bfc2      	ittt	gt
 800091e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000922:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000926:	bd70      	popgt	{r4, r5, r6, pc}
 8000928:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092c:	f04f 0e00 	mov.w	lr, #0
 8000930:	3c01      	subs	r4, #1
 8000932:	e690      	b.n	8000656 <__aeabi_dmul+0xde>
 8000934:	ea45 0e06 	orr.w	lr, r5, r6
 8000938:	e68d      	b.n	8000656 <__aeabi_dmul+0xde>
 800093a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093e:	ea94 0f0c 	teq	r4, ip
 8000942:	bf08      	it	eq
 8000944:	ea95 0f0c 	teqeq	r5, ip
 8000948:	f43f af3b 	beq.w	80007c2 <__aeabi_dmul+0x24a>
 800094c:	ea94 0f0c 	teq	r4, ip
 8000950:	d10a      	bne.n	8000968 <__aeabi_ddiv+0x19c>
 8000952:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000956:	f47f af34 	bne.w	80007c2 <__aeabi_dmul+0x24a>
 800095a:	ea95 0f0c 	teq	r5, ip
 800095e:	f47f af25 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e72c      	b.n	80007c2 <__aeabi_dmul+0x24a>
 8000968:	ea95 0f0c 	teq	r5, ip
 800096c:	d106      	bne.n	800097c <__aeabi_ddiv+0x1b0>
 800096e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000972:	f43f aefd 	beq.w	8000770 <__aeabi_dmul+0x1f8>
 8000976:	4610      	mov	r0, r2
 8000978:	4619      	mov	r1, r3
 800097a:	e722      	b.n	80007c2 <__aeabi_dmul+0x24a>
 800097c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000986:	f47f aec5 	bne.w	8000714 <__aeabi_dmul+0x19c>
 800098a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098e:	f47f af0d 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000992:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000996:	f47f aeeb 	bne.w	8000770 <__aeabi_dmul+0x1f8>
 800099a:	e712      	b.n	80007c2 <__aeabi_dmul+0x24a>

0800099c <__gedf2>:
 800099c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80009a0:	e006      	b.n	80009b0 <__cmpdf2+0x4>
 80009a2:	bf00      	nop

080009a4 <__ledf2>:
 80009a4:	f04f 0c01 	mov.w	ip, #1
 80009a8:	e002      	b.n	80009b0 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__cmpdf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009c6:	d01b      	beq.n	8000a00 <__cmpdf2+0x54>
 80009c8:	b001      	add	sp, #4
 80009ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ce:	bf0c      	ite	eq
 80009d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009d4:	ea91 0f03 	teqne	r1, r3
 80009d8:	bf02      	ittt	eq
 80009da:	ea90 0f02 	teqeq	r0, r2
 80009de:	2000      	moveq	r0, #0
 80009e0:	4770      	bxeq	lr
 80009e2:	f110 0f00 	cmn.w	r0, #0
 80009e6:	ea91 0f03 	teq	r1, r3
 80009ea:	bf58      	it	pl
 80009ec:	4299      	cmppl	r1, r3
 80009ee:	bf08      	it	eq
 80009f0:	4290      	cmpeq	r0, r2
 80009f2:	bf2c      	ite	cs
 80009f4:	17d8      	asrcs	r0, r3, #31
 80009f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009fa:	f040 0001 	orr.w	r0, r0, #1
 80009fe:	4770      	bx	lr
 8000a00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d102      	bne.n	8000a10 <__cmpdf2+0x64>
 8000a0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0e:	d107      	bne.n	8000a20 <__cmpdf2+0x74>
 8000a10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a18:	d1d6      	bne.n	80009c8 <__cmpdf2+0x1c>
 8000a1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1e:	d0d3      	beq.n	80009c8 <__cmpdf2+0x1c>
 8000a20:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdrcmple>:
 8000a28:	4684      	mov	ip, r0
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4662      	mov	r2, ip
 8000a2e:	468c      	mov	ip, r1
 8000a30:	4619      	mov	r1, r3
 8000a32:	4663      	mov	r3, ip
 8000a34:	e000      	b.n	8000a38 <__aeabi_cdcmpeq>
 8000a36:	bf00      	nop

08000a38 <__aeabi_cdcmpeq>:
 8000a38:	b501      	push	{r0, lr}
 8000a3a:	f7ff ffb7 	bl	80009ac <__cmpdf2>
 8000a3e:	2800      	cmp	r0, #0
 8000a40:	bf48      	it	mi
 8000a42:	f110 0f00 	cmnmi.w	r0, #0
 8000a46:	bd01      	pop	{r0, pc}

08000a48 <__aeabi_dcmpeq>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff fff4 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a50:	bf0c      	ite	eq
 8000a52:	2001      	moveq	r0, #1
 8000a54:	2000      	movne	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmplt>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffea 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a64:	bf34      	ite	cc
 8000a66:	2001      	movcc	r0, #1
 8000a68:	2000      	movcs	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmple>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffe0 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a78:	bf94      	ite	ls
 8000a7a:	2001      	movls	r0, #1
 8000a7c:	2000      	movhi	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpge>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffce 	bl	8000a28 <__aeabi_cdrcmple>
 8000a8c:	bf94      	ite	ls
 8000a8e:	2001      	movls	r0, #1
 8000a90:	2000      	movhi	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmpgt>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffc4 	bl	8000a28 <__aeabi_cdrcmple>
 8000aa0:	bf34      	ite	cc
 8000aa2:	2001      	movcc	r0, #1
 8000aa4:	2000      	movcs	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpun>:
 8000aac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab4:	d102      	bne.n	8000abc <__aeabi_dcmpun+0x10>
 8000ab6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aba:	d10a      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000abc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac4:	d102      	bne.n	8000acc <__aeabi_dcmpun+0x20>
 8000ac6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aca:	d102      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	f04f 0001 	mov.w	r0, #1
 8000ad6:	4770      	bx	lr

08000ad8 <__aeabi_d2f>:
 8000ad8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000adc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ae0:	bf24      	itt	cs
 8000ae2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ae6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aea:	d90d      	bls.n	8000b08 <__aeabi_d2f+0x30>
 8000aec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000af0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000af8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000afc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b00:	bf08      	it	eq
 8000b02:	f020 0001 	biceq.w	r0, r0, #1
 8000b06:	4770      	bx	lr
 8000b08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b0c:	d121      	bne.n	8000b52 <__aeabi_d2f+0x7a>
 8000b0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b12:	bfbc      	itt	lt
 8000b14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b18:	4770      	bxlt	lr
 8000b1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b22:	f1c2 0218 	rsb	r2, r2, #24
 8000b26:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b32:	bf18      	it	ne
 8000b34:	f040 0001 	orrne.w	r0, r0, #1
 8000b38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b44:	ea40 000c 	orr.w	r0, r0, ip
 8000b48:	fa23 f302 	lsr.w	r3, r3, r2
 8000b4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b50:	e7cc      	b.n	8000aec <__aeabi_d2f+0x14>
 8000b52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b56:	d107      	bne.n	8000b68 <__aeabi_d2f+0x90>
 8000b58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b5c:	bf1e      	ittt	ne
 8000b5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b66:	4770      	bxne	lr
 8000b68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000b82:	ed97 0a01 	vldr	s0, [r7, #4]
 8000b86:	f004 f93b 	bl	8004e00 <sqrtf>
 8000b8a:	eef0 7a40 	vmov.f32	s15, s0
 8000b8e:	eeb0 0a67 	vmov.f32	s0, s15
 8000b92:	3708      	adds	r7, #8
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}

08000b98 <_Z15MLX90621_DumpEEPh>:
void ExtractAlphaParameters(uint8_t *eeData, paramsMLX90621 *mlx90621);
void ExtractOffsetParameters(uint8_t *eeData, paramsMLX90621 *mlx90621);


int MLX90621_DumpEE(uint8_t *eeData)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
     return MLX90621_I2CReadEEPROM(0x50, 0, 256, eeData);
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	2050      	movs	r0, #80	; 0x50
 8000baa:	f000 fc47 	bl	800143c <_Z22MLX90621_I2CReadEEPROMhhtPh>
 8000bae:	4603      	mov	r3, r0
}
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	3708      	adds	r7, #8
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}

08000bb8 <_Z21MLX90621_GetFrameDataPt>:


int MLX90621_GetFrameData(uint16_t *frameData)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b086      	sub	sp, #24
 8000bbc:	af02      	add	r7, sp, #8
 8000bbe:	6078      	str	r0, [r7, #4]
    int error = 1;
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	60fb      	str	r3, [r7, #12]
        
    error = MLX90621_I2CRead(0x60, 0x02, 0, 1, 66, frameData);
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	9301      	str	r3, [sp, #4]
 8000bc8:	2342      	movs	r3, #66	; 0x42
 8000bca:	9300      	str	r3, [sp, #0]
 8000bcc:	2301      	movs	r3, #1
 8000bce:	2200      	movs	r2, #0
 8000bd0:	2102      	movs	r1, #2
 8000bd2:	2060      	movs	r0, #96	; 0x60
 8000bd4:	f000 fcc0 	bl	8001558 <_Z16MLX90621_I2CReadhhhhhPt>
 8000bd8:	60f8      	str	r0, [r7, #12]
       
    return error;    
 8000bda:	68fb      	ldr	r3, [r7, #12]
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3710      	adds	r7, #16
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}

08000be4 <_Z18MLX90621_ConfigurePh>:

int MLX90621_Configure(uint8_t *eeData)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b084      	sub	sp, #16
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
    int error = 1;
 8000bec:	2301      	movs	r3, #1
 8000bee:	60fb      	str	r3, [r7, #12]
    uint16_t value;
    
    error = MLX90621_I2CWrite(0x60, 0x04, 0xAA, eeData[247]);
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	33f7      	adds	r3, #247	; 0xf7
 8000bf4:	781b      	ldrb	r3, [r3, #0]
 8000bf6:	b29b      	uxth	r3, r3
 8000bf8:	22aa      	movs	r2, #170	; 0xaa
 8000bfa:	2104      	movs	r1, #4
 8000bfc:	2060      	movs	r0, #96	; 0x60
 8000bfe:	f000 fd2b 	bl	8001658 <_Z17MLX90621_I2CWritehhht>
 8000c02:	60f8      	str	r0, [r7, #12]
    
    if (error != 0)
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <_Z18MLX90621_ConfigurePh+0x2a>
    {
        return error;
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	e017      	b.n	8000c3e <_Z18MLX90621_ConfigurePh+0x5a>
    }
    
    value = 256*eeData[246] + eeData[245];      
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	33f6      	adds	r3, #246	; 0xf6
 8000c12:	781b      	ldrb	r3, [r3, #0]
 8000c14:	b29b      	uxth	r3, r3
 8000c16:	021b      	lsls	r3, r3, #8
 8000c18:	b29a      	uxth	r2, r3
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	33f5      	adds	r3, #245	; 0xf5
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	b29b      	uxth	r3, r3
 8000c22:	4413      	add	r3, r2
 8000c24:	817b      	strh	r3, [r7, #10]
    value = value | 0x0400;
 8000c26:	897b      	ldrh	r3, [r7, #10]
 8000c28:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c2c:	817b      	strh	r3, [r7, #10]
    error = MLX90621_I2CWrite(0x60, 0x03, 0x55, value);
 8000c2e:	897b      	ldrh	r3, [r7, #10]
 8000c30:	2255      	movs	r2, #85	; 0x55
 8000c32:	2103      	movs	r1, #3
 8000c34:	2060      	movs	r0, #96	; 0x60
 8000c36:	f000 fd0f 	bl	8001658 <_Z17MLX90621_I2CWritehhht>
 8000c3a:	60f8      	str	r0, [r7, #12]
    
    return error;      
 8000c3c:	68fb      	ldr	r3, [r7, #12]
}   
 8000c3e:	4618      	mov	r0, r3
 8000c40:	3710      	adds	r7, #16
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}

08000c46 <_Z25MLX90621_GetConfigurationPt>:
       
    return error;    
}    

int MLX90621_GetConfiguration(uint16_t *cfgReg)
{
 8000c46:	b580      	push	{r7, lr}
 8000c48:	b086      	sub	sp, #24
 8000c4a:	af02      	add	r7, sp, #8
 8000c4c:	6078      	str	r0, [r7, #4]
    int error = 1;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	60fb      	str	r3, [r7, #12]
        
    error = MLX90621_I2CRead(0x60, 0x02, 0x92, 0, 1, cfgReg); 
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	9301      	str	r3, [sp, #4]
 8000c56:	2301      	movs	r3, #1
 8000c58:	9300      	str	r3, [sp, #0]
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	2292      	movs	r2, #146	; 0x92
 8000c5e:	2102      	movs	r1, #2
 8000c60:	2060      	movs	r0, #96	; 0x60
 8000c62:	f000 fc79 	bl	8001558 <_Z16MLX90621_I2CReadhhhhhPt>
 8000c66:	60f8      	str	r0, [r7, #12]
       
    return error;    
 8000c68:	68fb      	ldr	r3, [r7, #12]
}   
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	3710      	adds	r7, #16
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}

08000c72 <_Z26MLX90621_ExtractParametersPhP14paramsMLX90621>:
 

int MLX90621_ExtractParameters(uint8_t *eeData, paramsMLX90621 *mlx90621)
{
 8000c72:	b580      	push	{r7, lr}
 8000c74:	b084      	sub	sp, #16
 8000c76:	af00      	add	r7, sp, #0
 8000c78:	6078      	str	r0, [r7, #4]
 8000c7a:	6039      	str	r1, [r7, #0]
    int error = 0;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	60fb      	str	r3, [r7, #12]
    
    ExtractPTATParameters(eeData, mlx90621);
 8000c80:	6839      	ldr	r1, [r7, #0]
 8000c82:	6878      	ldr	r0, [r7, #4]
 8000c84:	f000 f8bc 	bl	8000e00 <_Z21ExtractPTATParametersPhP14paramsMLX90621>
    ExtractTgcParameters(eeData, mlx90621);
 8000c88:	6839      	ldr	r1, [r7, #0]
 8000c8a:	6878      	ldr	r0, [r7, #4]
 8000c8c:	f000 f95a 	bl	8000f44 <_Z20ExtractTgcParametersPhP14paramsMLX90621>
    ExtractKsTaParameters(eeData, mlx90621);
 8000c90:	6839      	ldr	r1, [r7, #0]
 8000c92:	6878      	ldr	r0, [r7, #4]
 8000c94:	f000 f974 	bl	8000f80 <_Z21ExtractKsTaParametersPhP14paramsMLX90621>
    ExtractKsToParameters(eeData, mlx90621);
 8000c98:	6839      	ldr	r1, [r7, #0]
 8000c9a:	6878      	ldr	r0, [r7, #4]
 8000c9c:	f000 f9ac 	bl	8000ff8 <_Z21ExtractKsToParametersPhP14paramsMLX90621>
    ExtractAlphaParameters(eeData, mlx90621);
 8000ca0:	6839      	ldr	r1, [r7, #0]
 8000ca2:	6878      	ldr	r0, [r7, #4]
 8000ca4:	f000 f9ee 	bl	8001084 <_Z22ExtractAlphaParametersPhP14paramsMLX90621>
    ExtractOffsetParameters(eeData, mlx90621);
 8000ca8:	6839      	ldr	r1, [r7, #0]
 8000caa:	6878      	ldr	r0, [r7, #4]
 8000cac:	f000 faa2 	bl	80011f4 <_Z23ExtractOffsetParametersPhP14paramsMLX90621>
        
    return error;
 8000cb0:	68fb      	ldr	r3, [r7, #12]

}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	3710      	adds	r7, #16
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}

08000cba <_Z25MLX90621_GetCurResolutionv>:
}

//------------------------------------------------------------------------------

int MLX90621_GetCurResolution()
{
 8000cba:	b580      	push	{r7, lr}
 8000cbc:	b084      	sub	sp, #16
 8000cbe:	af00      	add	r7, sp, #0
    uint16_t cfgReg;
    int resolution;
    int error;
    
    error = MLX90621_GetConfiguration(&cfgReg);
 8000cc0:	1dbb      	adds	r3, r7, #6
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f7ff ffbf 	bl	8000c46 <_Z25MLX90621_GetConfigurationPt>
 8000cc8:	60f8      	str	r0, [r7, #12]
    if(error != 0)
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d001      	beq.n	8000cd4 <_Z25MLX90621_GetCurResolutionv+0x1a>
    {
        return error;
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	e006      	b.n	8000ce2 <_Z25MLX90621_GetCurResolutionv+0x28>
    }    
    resolution = (cfgReg & 0x0030) >> 4;
 8000cd4:	88fb      	ldrh	r3, [r7, #6]
 8000cd6:	091b      	lsrs	r3, r3, #4
 8000cd8:	b29b      	uxth	r3, r3
 8000cda:	f003 0303 	and.w	r3, r3, #3
 8000cde:	60bb      	str	r3, [r7, #8]
    
    return resolution; 
 8000ce0:	68bb      	ldr	r3, [r7, #8]
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3710      	adds	r7, #16
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}

08000cea <_Z23MLX90621_GetRefreshRatev>:
}

//------------------------------------------------------------------------------

int MLX90621_GetRefreshRate()
{
 8000cea:	b580      	push	{r7, lr}
 8000cec:	b084      	sub	sp, #16
 8000cee:	af00      	add	r7, sp, #0
    uint16_t cfgReg;
    int rr;
    int error;
    
    error = MLX90621_GetConfiguration(&cfgReg);
 8000cf0:	1dbb      	adds	r3, r7, #6
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f7ff ffa7 	bl	8000c46 <_Z25MLX90621_GetConfigurationPt>
 8000cf8:	60f8      	str	r0, [r7, #12]
    if(error != 0)
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <_Z23MLX90621_GetRefreshRatev+0x1a>
    {
        return error;
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	e004      	b.n	8000d0e <_Z23MLX90621_GetRefreshRatev+0x24>
    }    
    rr = (cfgReg & 0x000F);
 8000d04:	88fb      	ldrh	r3, [r7, #6]
 8000d06:	f003 030f 	and.w	r3, r3, #15
 8000d0a:	60bb      	str	r3, [r7, #8]
    
    return rr; 
 8000d0c:	68bb      	ldr	r3, [r7, #8]
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	3710      	adds	r7, #16
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
	...

08000d18 <_Z14MLX90621_GetTaPtPK14paramsMLX90621>:
}

//------------------------------------------------------------------------------

float MLX90621_GetTa(uint16_t *frameData, const paramsMLX90621 *params)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b084      	sub	sp, #16
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
 8000d20:	6039      	str	r1, [r7, #0]
    float ptat;
    float ta;
    
    ptat = frameData[64];
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	3380      	adds	r3, #128	; 0x80
 8000d26:	881b      	ldrh	r3, [r3, #0]
 8000d28:	ee07 3a90 	vmov	s15, r3
 8000d2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d30:	edc7 7a03 	vstr	s15, [r7, #12]
    if(ptat > 32767)
 8000d34:	edd7 7a03 	vldr	s15, [r7, #12]
 8000d38:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8000df8 <_Z14MLX90621_GetTaPtPK14paramsMLX90621+0xe0>
 8000d3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d44:	dd07      	ble.n	8000d56 <_Z14MLX90621_GetTaPtPK14paramsMLX90621+0x3e>
    {
        ptat = ptat - 65536;
 8000d46:	edd7 7a03 	vldr	s15, [r7, #12]
 8000d4a:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8000dfc <_Z14MLX90621_GetTaPtPK14paramsMLX90621+0xe4>
 8000d4e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000d52:	edc7 7a03 	vstr	s15, [r7, #12]
    }
       
    ta = params->vTh25 - ptat;
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d5c:	ee07 3a90 	vmov	s15, r3
 8000d60:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d64:	edd7 7a03 	vldr	s15, [r7, #12]
 8000d68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d6c:	edc7 7a02 	vstr	s15, [r7, #8]
    ta = 4*params->kT2*ta;
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	edd3 7a02 	vldr	s15, [r3, #8]
 8000d76:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8000d7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d7e:	ed97 7a02 	vldr	s14, [r7, #8]
 8000d82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d86:	edc7 7a02 	vstr	s15, [r7, #8]
    ta = params->kT1*params->kT1 - ta;
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	ed93 7a01 	vldr	s14, [r3, #4]
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	edd3 7a01 	vldr	s15, [r3, #4]
 8000d96:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000d9a:	edd7 7a02 	vldr	s15, [r7, #8]
 8000d9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000da2:	edc7 7a02 	vstr	s15, [r7, #8]
    ta = sqrt(ta)-params->kT1;
 8000da6:	ed97 0a02 	vldr	s0, [r7, #8]
 8000daa:	f7ff fee5 	bl	8000b78 <_ZSt4sqrtf>
 8000dae:	eeb0 7a40 	vmov.f32	s14, s0
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	edd3 7a01 	vldr	s15, [r3, #4]
 8000db8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000dbc:	edc7 7a02 	vstr	s15, [r7, #8]
    ta = ta / (2*params->kT2);
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	edd3 7a02 	vldr	s15, [r3, #8]
 8000dc6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000dca:	edd7 6a02 	vldr	s13, [r7, #8]
 8000dce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dd2:	edc7 7a02 	vstr	s15, [r7, #8]
    ta = ta + 25;
 8000dd6:	edd7 7a02 	vldr	s15, [r7, #8]
 8000dda:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8000dde:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000de2:	edc7 7a02 	vstr	s15, [r7, #8]
    
    return ta;
 8000de6:	68bb      	ldr	r3, [r7, #8]
 8000de8:	ee07 3a90 	vmov	s15, r3
}
 8000dec:	eeb0 0a67 	vmov.f32	s0, s15
 8000df0:	3710      	adds	r7, #16
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	46fffe00 	.word	0x46fffe00
 8000dfc:	47800000 	.word	0x47800000

08000e00 <_Z21ExtractPTATParametersPhP14paramsMLX90621>:

//------------------------------------------------------------------------------

void ExtractPTATParameters(uint8_t *eeData, paramsMLX90621 *mlx90621)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b088      	sub	sp, #32
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
 8000e08:	6039      	str	r1, [r7, #0]
    float kt1;
    float kt2;
    int16_t vth25;
    int kt1Scale = 0;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	617b      	str	r3, [r7, #20]
    int kt2Scale = 0;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	613b      	str	r3, [r7, #16]
    int resolution = 3;
 8000e12:	2303      	movs	r3, #3
 8000e14:	60fb      	str	r3, [r7, #12]
    uint16_t data;
    
    resolution = resolution - MLX90621_GetCurResolution();
 8000e16:	f7ff ff50 	bl	8000cba <_Z25MLX90621_GetCurResolutionv>
 8000e1a:	4602      	mov	r2, r0
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	1a9b      	subs	r3, r3, r2
 8000e20:	60fb      	str	r3, [r7, #12]
    kt1Scale = (eeData[210] & 0xF0) >> 4;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	33d2      	adds	r3, #210	; 0xd2
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	091b      	lsrs	r3, r3, #4
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	617b      	str	r3, [r7, #20]
    kt2Scale = eeData[210] & 0x0F;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	33d2      	adds	r3, #210	; 0xd2
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	f003 030f 	and.w	r3, r3, #15
 8000e38:	613b      	str	r3, [r7, #16]
    kt2Scale = kt2Scale + 10;
 8000e3a:	693b      	ldr	r3, [r7, #16]
 8000e3c:	330a      	adds	r3, #10
 8000e3e:	613b      	str	r3, [r7, #16]
    kt1Scale = kt1Scale + resolution;
 8000e40:	697a      	ldr	r2, [r7, #20]
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	4413      	add	r3, r2
 8000e46:	617b      	str	r3, [r7, #20]
    kt2Scale = kt2Scale + resolution;
 8000e48:	693a      	ldr	r2, [r7, #16]
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	4413      	add	r3, r2
 8000e4e:	613b      	str	r3, [r7, #16]
    
    data = (eeData[219]<<8) + eeData[218];
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	33db      	adds	r3, #219	; 0xdb
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	b29b      	uxth	r3, r3
 8000e58:	021b      	lsls	r3, r3, #8
 8000e5a:	b29a      	uxth	r2, r3
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	33da      	adds	r3, #218	; 0xda
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	b29b      	uxth	r3, r3
 8000e64:	4413      	add	r3, r2
 8000e66:	817b      	strh	r3, [r7, #10]
    vth25 = data;
 8000e68:	897b      	ldrh	r3, [r7, #10]
 8000e6a:	813b      	strh	r3, [r7, #8]
    
    kt1 = (eeData[221]<<8) + eeData[220];
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	33dd      	adds	r3, #221	; 0xdd
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	021b      	lsls	r3, r3, #8
 8000e74:	687a      	ldr	r2, [r7, #4]
 8000e76:	32dc      	adds	r2, #220	; 0xdc
 8000e78:	7812      	ldrb	r2, [r2, #0]
 8000e7a:	4413      	add	r3, r2
 8000e7c:	ee07 3a90 	vmov	s15, r3
 8000e80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e84:	edc7 7a07 	vstr	s15, [r7, #28]
    if (kt1 > 32767)
 8000e88:	edd7 7a07 	vldr	s15, [r7, #28]
 8000e8c:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8000f3c <_Z21ExtractPTATParametersPhP14paramsMLX90621+0x13c>
 8000e90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e98:	dd07      	ble.n	8000eaa <_Z21ExtractPTATParametersPhP14paramsMLX90621+0xaa>
    {
        kt1 = kt1 - 65536;
 8000e9a:	edd7 7a07 	vldr	s15, [r7, #28]
 8000e9e:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8000f40 <_Z21ExtractPTATParametersPhP14paramsMLX90621+0x140>
 8000ea2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000ea6:	edc7 7a07 	vstr	s15, [r7, #28]
    }  
    
    kt1 = kt1 / (1<<kt1Scale);  
 8000eaa:	2201      	movs	r2, #1
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb2:	ee07 3a90 	vmov	s15, r3
 8000eb6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000eba:	edd7 6a07 	vldr	s13, [r7, #28]
 8000ebe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ec2:	edc7 7a07 	vstr	s15, [r7, #28]
    
    kt2 = (eeData[223]<<8) + eeData[222];
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	33df      	adds	r3, #223	; 0xdf
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	021b      	lsls	r3, r3, #8
 8000ece:	687a      	ldr	r2, [r7, #4]
 8000ed0:	32de      	adds	r2, #222	; 0xde
 8000ed2:	7812      	ldrb	r2, [r2, #0]
 8000ed4:	4413      	add	r3, r2
 8000ed6:	ee07 3a90 	vmov	s15, r3
 8000eda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ede:	edc7 7a06 	vstr	s15, [r7, #24]
    if (kt2 > 32767)
 8000ee2:	edd7 7a06 	vldr	s15, [r7, #24]
 8000ee6:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8000f3c <_Z21ExtractPTATParametersPhP14paramsMLX90621+0x13c>
 8000eea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ef2:	dd07      	ble.n	8000f04 <_Z21ExtractPTATParametersPhP14paramsMLX90621+0x104>
    {
        kt2 = kt2 - 65536;
 8000ef4:	edd7 7a06 	vldr	s15, [r7, #24]
 8000ef8:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8000f40 <_Z21ExtractPTATParametersPhP14paramsMLX90621+0x140>
 8000efc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000f00:	edc7 7a06 	vstr	s15, [r7, #24]
    }  
    
    kt2 = kt2 / (1<<kt2Scale); 
 8000f04:	2201      	movs	r2, #1
 8000f06:	693b      	ldr	r3, [r7, #16]
 8000f08:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0c:	ee07 3a90 	vmov	s15, r3
 8000f10:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f14:	edd7 6a06 	vldr	s13, [r7, #24]
 8000f18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f1c:	edc7 7a06 	vstr	s15, [r7, #24]
    
    mlx90621->vTh25 = vth25;
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	893a      	ldrh	r2, [r7, #8]
 8000f24:	801a      	strh	r2, [r3, #0]
    mlx90621->kT1 = kt1;    
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	69fa      	ldr	r2, [r7, #28]
 8000f2a:	605a      	str	r2, [r3, #4]
    mlx90621->kT2 = kt2;
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	69ba      	ldr	r2, [r7, #24]
 8000f30:	609a      	str	r2, [r3, #8]
      
}
 8000f32:	bf00      	nop
 8000f34:	3720      	adds	r7, #32
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	46fffe00 	.word	0x46fffe00
 8000f40:	47800000 	.word	0x47800000

08000f44 <_Z20ExtractTgcParametersPhP14paramsMLX90621>:

//------------------------------------------------------------------------------

void ExtractTgcParameters(uint8_t *eeData, paramsMLX90621 *mlx90621)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b085      	sub	sp, #20
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	6039      	str	r1, [r7, #0]
    float tgc;
    tgc = eeData[216]/32.0f;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	33d8      	adds	r3, #216	; 0xd8
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	ee07 3a90 	vmov	s15, r3
 8000f58:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f5c:	eddf 6a07 	vldr	s13, [pc, #28]	; 8000f7c <_Z20ExtractTgcParametersPhP14paramsMLX90621+0x38>
 8000f60:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f64:	edc7 7a03 	vstr	s15, [r7, #12]
        
    mlx90621->tgc = tgc;        
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	68fa      	ldr	r2, [r7, #12]
 8000f6c:	60da      	str	r2, [r3, #12]
}
 8000f6e:	bf00      	nop
 8000f70:	3714      	adds	r7, #20
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	42000000 	.word	0x42000000

08000f80 <_Z21ExtractKsTaParametersPhP14paramsMLX90621>:

//------------------------------------------------------------------------------

void ExtractKsTaParameters(uint8_t *eeData, paramsMLX90621 *mlx90621)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	6039      	str	r1, [r7, #0]
    float KsTa;
    KsTa = (eeData[231] << 8) + eeData[230];
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	33e7      	adds	r3, #231	; 0xe7
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	021b      	lsls	r3, r3, #8
 8000f92:	687a      	ldr	r2, [r7, #4]
 8000f94:	32e6      	adds	r2, #230	; 0xe6
 8000f96:	7812      	ldrb	r2, [r2, #0]
 8000f98:	4413      	add	r3, r2
 8000f9a:	ee07 3a90 	vmov	s15, r3
 8000f9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fa2:	edc7 7a03 	vstr	s15, [r7, #12]
    if(KsTa > 32767)
 8000fa6:	edd7 7a03 	vldr	s15, [r7, #12]
 8000faa:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8000fec <_Z21ExtractKsTaParametersPhP14paramsMLX90621+0x6c>
 8000fae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fb6:	dd07      	ble.n	8000fc8 <_Z21ExtractKsTaParametersPhP14paramsMLX90621+0x48>
    {
        KsTa = KsTa - 65536;
 8000fb8:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fbc:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8000ff0 <_Z21ExtractKsTaParametersPhP14paramsMLX90621+0x70>
 8000fc0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000fc4:	edc7 7a03 	vstr	s15, [r7, #12]
    }
    KsTa = KsTa / (1<<20);
 8000fc8:	ed97 7a03 	vldr	s14, [r7, #12]
 8000fcc:	eddf 6a09 	vldr	s13, [pc, #36]	; 8000ff4 <_Z21ExtractKsTaParametersPhP14paramsMLX90621+0x74>
 8000fd0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fd4:	edc7 7a03 	vstr	s15, [r7, #12]
    
    mlx90621->KsTa = KsTa;
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	68fa      	ldr	r2, [r7, #12]
 8000fdc:	611a      	str	r2, [r3, #16]
}
 8000fde:	bf00      	nop
 8000fe0:	3714      	adds	r7, #20
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	46fffe00 	.word	0x46fffe00
 8000ff0:	47800000 	.word	0x47800000
 8000ff4:	49800000 	.word	0x49800000

08000ff8 <_Z21ExtractKsToParametersPhP14paramsMLX90621>:

//------------------------------------------------------------------------------

void ExtractKsToParameters(uint8_t *eeData, paramsMLX90621 *mlx90621)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b085      	sub	sp, #20
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	6039      	str	r1, [r7, #0]
    int scale;
        
    scale = eeData[192] & 0x0F;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	33c0      	adds	r3, #192	; 0xc0
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	f003 030f 	and.w	r3, r3, #15
 800100c:	60fb      	str	r3, [r7, #12]
    scale = scale + 8;
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	3308      	adds	r3, #8
 8001012:	60fb      	str	r3, [r7, #12]
    
    mlx90621->ksTo = eeData[196];
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	33c4      	adds	r3, #196	; 0xc4
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	ee07 3a90 	vmov	s15, r3
 800101e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	edc3 7a05 	vstr	s15, [r3, #20]
       
    if(mlx90621->ksTo > 127)
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	edd3 7a05 	vldr	s15, [r3, #20]
 800102e:	ed9f 7a13 	vldr	s14, [pc, #76]	; 800107c <_Z21ExtractKsToParametersPhP14paramsMLX90621+0x84>
 8001032:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800103a:	dd09      	ble.n	8001050 <_Z21ExtractKsToParametersPhP14paramsMLX90621+0x58>
    {
        mlx90621->ksTo = mlx90621->ksTo - 256;
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001042:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001080 <_Z21ExtractKsToParametersPhP14paramsMLX90621+0x88>
 8001046:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	edc3 7a05 	vstr	s15, [r3, #20]
    }
    mlx90621->ksTo = mlx90621->ksTo / (1 << scale);
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	edd3 6a05 	vldr	s13, [r3, #20]
 8001056:	2201      	movs	r2, #1
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	fa02 f303 	lsl.w	r3, r2, r3
 800105e:	ee07 3a90 	vmov	s15, r3
 8001062:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001066:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	edc3 7a05 	vstr	s15, [r3, #20]
    
}
 8001070:	bf00      	nop
 8001072:	3714      	adds	r7, #20
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	42fe0000 	.word	0x42fe0000
 8001080:	43800000 	.word	0x43800000

08001084 <_Z22ExtractAlphaParametersPhP14paramsMLX90621>:

//------------------------------------------------------------------------------

void ExtractAlphaParameters(uint8_t *eeData, paramsMLX90621 *mlx90621)
{    
 8001084:	b580      	push	{r7, lr}
 8001086:	b08c      	sub	sp, #48	; 0x30
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	6039      	str	r1, [r7, #0]
    uint8_t resScale;
    float alphaCom; 
    float alphaTemp;
    float temp;
    
    alphaScale = eeData[226];
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	33e2      	adds	r3, #226	; 0xe2
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff f9f5 	bl	8000484 <__aeabi_ui2d>
 800109a:	4602      	mov	r2, r0
 800109c:	460b      	mov	r3, r1
 800109e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    deltaScale = eeData[227];
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	33e3      	adds	r3, #227	; 0xe3
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff f9eb 	bl	8000484 <__aeabi_ui2d>
 80010ae:	4602      	mov	r2, r0
 80010b0:	460b      	mov	r3, r1
 80010b2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    resScale = 3 - MLX90621_GetCurResolution();
 80010b6:	f7ff fe00 	bl	8000cba <_Z25MLX90621_GetCurResolutionv>
 80010ba:	4603      	mov	r3, r0
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	f1c3 0303 	rsb	r3, r3, #3
 80010c2:	75fb      	strb	r3, [r7, #23]
    alphaCom = (eeData[225]<<8) + eeData[224];
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	33e1      	adds	r3, #225	; 0xe1
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	021b      	lsls	r3, r3, #8
 80010cc:	687a      	ldr	r2, [r7, #4]
 80010ce:	32e0      	adds	r2, #224	; 0xe0
 80010d0:	7812      	ldrb	r2, [r2, #0]
 80010d2:	4413      	add	r3, r2
 80010d4:	ee07 3a90 	vmov	s15, r3
 80010d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010dc:	edc7 7a04 	vstr	s15, [r7, #16]
    alphaScale = pow(2,alphaScale);
 80010e0:	ed97 0b08 	vldr	d0, [r7, #32]
 80010e4:	2002      	movs	r0, #2
 80010e6:	f000 f98d 	bl	8001404 <_ZSt3powIidEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80010ea:	ed87 0b08 	vstr	d0, [r7, #32]
    deltaScale = pow(2,deltaScale);
 80010ee:	ed97 0b06 	vldr	d0, [r7, #24]
 80010f2:	2002      	movs	r0, #2
 80010f4:	f000 f986 	bl	8001404 <_ZSt3powIidEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80010f8:	ed87 0b06 	vstr	d0, [r7, #24]
    alphaCom = alphaCom / alphaScale;
 80010fc:	6938      	ldr	r0, [r7, #16]
 80010fe:	f7ff f9e3 	bl	80004c8 <__aeabi_f2d>
 8001102:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001106:	f7ff fb61 	bl	80007cc <__aeabi_ddiv>
 800110a:	4602      	mov	r2, r0
 800110c:	460b      	mov	r3, r1
 800110e:	4610      	mov	r0, r2
 8001110:	4619      	mov	r1, r3
 8001112:	f7ff fce1 	bl	8000ad8 <__aeabi_d2f>
 8001116:	4603      	mov	r3, r0
 8001118:	613b      	str	r3, [r7, #16]
  
    for(int i = 0; i < 64; i++)
 800111a:	2300      	movs	r3, #0
 800111c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800111e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001120:	2b3f      	cmp	r3, #63	; 0x3f
 8001122:	dc37      	bgt.n	8001194 <_Z22ExtractAlphaParametersPhP14paramsMLX90621+0x110>
    {
        temp = eeData[128+i];
 8001124:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001126:	3380      	adds	r3, #128	; 0x80
 8001128:	461a      	mov	r2, r3
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4413      	add	r3, r2
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	ee07 3a90 	vmov	s15, r3
 8001134:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001138:	edc7 7a03 	vstr	s15, [r7, #12]
        temp = temp / deltaScale;        
 800113c:	68f8      	ldr	r0, [r7, #12]
 800113e:	f7ff f9c3 	bl	80004c8 <__aeabi_f2d>
 8001142:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001146:	f7ff fb41 	bl	80007cc <__aeabi_ddiv>
 800114a:	4602      	mov	r2, r0
 800114c:	460b      	mov	r3, r1
 800114e:	4610      	mov	r0, r2
 8001150:	4619      	mov	r1, r3
 8001152:	f7ff fcc1 	bl	8000ad8 <__aeabi_d2f>
 8001156:	4603      	mov	r3, r0
 8001158:	60fb      	str	r3, [r7, #12]
        alphaTemp = (alphaCom + temp)/(1<<resScale);
 800115a:	ed97 7a04 	vldr	s14, [r7, #16]
 800115e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001162:	ee77 6a27 	vadd.f32	s13, s14, s15
 8001166:	7dfb      	ldrb	r3, [r7, #23]
 8001168:	2201      	movs	r2, #1
 800116a:	fa02 f303 	lsl.w	r3, r2, r3
 800116e:	ee07 3a90 	vmov	s15, r3
 8001172:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001176:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800117a:	edc7 7a02 	vstr	s15, [r7, #8]
        mlx90621->alpha[i] = alphaTemp;
 800117e:	683a      	ldr	r2, [r7, #0]
 8001180:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001182:	3306      	adds	r3, #6
 8001184:	009b      	lsls	r3, r3, #2
 8001186:	4413      	add	r3, r2
 8001188:	68ba      	ldr	r2, [r7, #8]
 800118a:	601a      	str	r2, [r3, #0]
    for(int i = 0; i < 64; i++)
 800118c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800118e:	3301      	adds	r3, #1
 8001190:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001192:	e7c4      	b.n	800111e <_Z22ExtractAlphaParametersPhP14paramsMLX90621+0x9a>
    } 
    
    alphaTemp = (eeData[215]<<8) + eeData[214];
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	33d7      	adds	r3, #215	; 0xd7
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	021b      	lsls	r3, r3, #8
 800119c:	687a      	ldr	r2, [r7, #4]
 800119e:	32d6      	adds	r2, #214	; 0xd6
 80011a0:	7812      	ldrb	r2, [r2, #0]
 80011a2:	4413      	add	r3, r2
 80011a4:	ee07 3a90 	vmov	s15, r3
 80011a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011ac:	edc7 7a02 	vstr	s15, [r7, #8]
    alphaTemp = alphaTemp / alphaScale;
 80011b0:	68b8      	ldr	r0, [r7, #8]
 80011b2:	f7ff f989 	bl	80004c8 <__aeabi_f2d>
 80011b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80011ba:	f7ff fb07 	bl	80007cc <__aeabi_ddiv>
 80011be:	4602      	mov	r2, r0
 80011c0:	460b      	mov	r3, r1
 80011c2:	4610      	mov	r0, r2
 80011c4:	4619      	mov	r1, r3
 80011c6:	f7ff fc87 	bl	8000ad8 <__aeabi_d2f>
 80011ca:	4603      	mov	r3, r0
 80011cc:	60bb      	str	r3, [r7, #8]
    
    mlx90621->cpAlpha = alphaTemp / (1<<resScale);
 80011ce:	7dfb      	ldrb	r3, [r7, #23]
 80011d0:	2201      	movs	r2, #1
 80011d2:	fa02 f303 	lsl.w	r3, r2, r3
 80011d6:	ee07 3a90 	vmov	s15, r3
 80011da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011de:	edd7 6a02 	vldr	s13, [r7, #8]
 80011e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	edc3 7ac6 	vstr	s15, [r3, #792]	; 0x318
}
 80011ec:	bf00      	nop
 80011ee:	3730      	adds	r7, #48	; 0x30
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <_Z23ExtractOffsetParametersPhP14paramsMLX90621>:

//------------------------------------------------------------------------------

void ExtractOffsetParameters(uint8_t *eeData, paramsMLX90621 *mlx90621)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b08a      	sub	sp, #40	; 0x28
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	6039      	str	r1, [r7, #0]
    int16_t aCom;
    float aTemp;
    float bTemp;
    uint16_t data;
    
    aScale = eeData[217]>>4;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	33d9      	adds	r3, #217	; 0xd9
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	091b      	lsrs	r3, r3, #4
 8001206:	76fb      	strb	r3, [r7, #27]
    bScale = eeData[217] & 0x0F;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	33d9      	adds	r3, #217	; 0xd9
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	f003 030f 	and.w	r3, r3, #15
 8001212:	ee07 3a90 	vmov	s15, r3
 8001216:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800121a:	edc7 7a05 	vstr	s15, [r7, #20]
    resScale = 3 - MLX90621_GetCurResolution();
 800121e:	f7ff fd4c 	bl	8000cba <_Z25MLX90621_GetCurResolutionv>
 8001222:	4603      	mov	r3, r0
 8001224:	b2db      	uxtb	r3, r3
 8001226:	f1c3 0303 	rsb	r3, r3, #3
 800122a:	74fb      	strb	r3, [r7, #19]
    bScale = pow(2, (double)(bScale+resScale));
 800122c:	7cfb      	ldrb	r3, [r7, #19]
 800122e:	ee07 3a90 	vmov	s15, r3
 8001232:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001236:	edd7 7a05 	vldr	s15, [r7, #20]
 800123a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800123e:	ee17 0a90 	vmov	r0, s15
 8001242:	f7ff f941 	bl	80004c8 <__aeabi_f2d>
 8001246:	4602      	mov	r2, r0
 8001248:	460b      	mov	r3, r1
 800124a:	ec43 2b10 	vmov	d0, r2, r3
 800124e:	2002      	movs	r0, #2
 8001250:	f000 f8d8 	bl	8001404 <_ZSt3powIidEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001254:	ec53 2b10 	vmov	r2, r3, d0
 8001258:	4610      	mov	r0, r2
 800125a:	4619      	mov	r1, r3
 800125c:	f7ff fc3c 	bl	8000ad8 <__aeabi_d2f>
 8001260:	4603      	mov	r3, r0
 8001262:	617b      	str	r3, [r7, #20]
    
    data = (eeData[209]<<8) + eeData[208];
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	33d1      	adds	r3, #209	; 0xd1
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	b29b      	uxth	r3, r3
 800126c:	021b      	lsls	r3, r3, #8
 800126e:	b29a      	uxth	r2, r3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	33d0      	adds	r3, #208	; 0xd0
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	b29b      	uxth	r3, r3
 8001278:	4413      	add	r3, r2
 800127a:	823b      	strh	r3, [r7, #16]
    aCom = data;    
 800127c:	8a3b      	ldrh	r3, [r7, #16]
 800127e:	81fb      	strh	r3, [r7, #14]

    for(int i=0; i<64; i++)
 8001280:	2300      	movs	r3, #0
 8001282:	61fb      	str	r3, [r7, #28]
 8001284:	69fb      	ldr	r3, [r7, #28]
 8001286:	2b3f      	cmp	r3, #63	; 0x3f
 8001288:	dc58      	bgt.n	800133c <_Z23ExtractOffsetParametersPhP14paramsMLX90621+0x148>
    {
        aTemp = eeData[i]<<aScale; 
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	687a      	ldr	r2, [r7, #4]
 800128e:	4413      	add	r3, r2
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	461a      	mov	r2, r3
 8001294:	7efb      	ldrb	r3, [r7, #27]
 8001296:	fa02 f303 	lsl.w	r3, r2, r3
 800129a:	ee07 3a90 	vmov	s15, r3
 800129e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012a2:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
        bTemp = eeData[64+i];
 80012a6:	69fb      	ldr	r3, [r7, #28]
 80012a8:	3340      	adds	r3, #64	; 0x40
 80012aa:	461a      	mov	r2, r3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	4413      	add	r3, r2
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	ee07 3a90 	vmov	s15, r3
 80012b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012ba:	edc7 7a08 	vstr	s15, [r7, #32]
        if (bTemp > 127)
 80012be:	edd7 7a08 	vldr	s15, [r7, #32]
 80012c2:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 80013f4 <_Z23ExtractOffsetParametersPhP14paramsMLX90621+0x200>
 80012c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ce:	dd07      	ble.n	80012e0 <_Z23ExtractOffsetParametersPhP14paramsMLX90621+0xec>
        {
            bTemp = bTemp - 256;
 80012d0:	edd7 7a08 	vldr	s15, [r7, #32]
 80012d4:	ed9f 7a48 	vldr	s14, [pc, #288]	; 80013f8 <_Z23ExtractOffsetParametersPhP14paramsMLX90621+0x204>
 80012d8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80012dc:	edc7 7a08 	vstr	s15, [r7, #32]
        }            
        bTemp = bTemp / bScale;
 80012e0:	edd7 6a08 	vldr	s13, [r7, #32]
 80012e4:	ed97 7a05 	vldr	s14, [r7, #20]
 80012e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012ec:	edc7 7a08 	vstr	s15, [r7, #32]
        
        mlx90621->ai[i] = (aCom + aTemp) / (1<<resScale);
 80012f0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80012f4:	ee07 3a90 	vmov	s15, r3
 80012f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012fc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001300:	ee77 6a27 	vadd.f32	s13, s14, s15
 8001304:	7cfb      	ldrb	r3, [r7, #19]
 8001306:	2201      	movs	r2, #1
 8001308:	fa02 f303 	lsl.w	r3, r2, r3
 800130c:	ee07 3a90 	vmov	s15, r3
 8001310:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001314:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001318:	683a      	ldr	r2, [r7, #0]
 800131a:	69fb      	ldr	r3, [r7, #28]
 800131c:	3346      	adds	r3, #70	; 0x46
 800131e:	009b      	lsls	r3, r3, #2
 8001320:	4413      	add	r3, r2
 8001322:	edc3 7a00 	vstr	s15, [r3]
        mlx90621->bi[i] = bTemp;
 8001326:	683a      	ldr	r2, [r7, #0]
 8001328:	69fb      	ldr	r3, [r7, #28]
 800132a:	3386      	adds	r3, #134	; 0x86
 800132c:	009b      	lsls	r3, r3, #2
 800132e:	4413      	add	r3, r2
 8001330:	6a3a      	ldr	r2, [r7, #32]
 8001332:	601a      	str	r2, [r3, #0]
    for(int i=0; i<64; i++)
 8001334:	69fb      	ldr	r3, [r7, #28]
 8001336:	3301      	adds	r3, #1
 8001338:	61fb      	str	r3, [r7, #28]
 800133a:	e7a3      	b.n	8001284 <_Z23ExtractOffsetParametersPhP14paramsMLX90621+0x90>
    } 
    
    aTemp = (eeData[212]<<8) + eeData[211];
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	33d4      	adds	r3, #212	; 0xd4
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	021b      	lsls	r3, r3, #8
 8001344:	687a      	ldr	r2, [r7, #4]
 8001346:	32d3      	adds	r2, #211	; 0xd3
 8001348:	7812      	ldrb	r2, [r2, #0]
 800134a:	4413      	add	r3, r2
 800134c:	ee07 3a90 	vmov	s15, r3
 8001350:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001354:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    if (aTemp > 32767)
 8001358:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800135c:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80013fc <_Z23ExtractOffsetParametersPhP14paramsMLX90621+0x208>
 8001360:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001364:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001368:	dd07      	ble.n	800137a <_Z23ExtractOffsetParametersPhP14paramsMLX90621+0x186>
    {
        aTemp = aTemp - 65536;
 800136a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800136e:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8001400 <_Z23ExtractOffsetParametersPhP14paramsMLX90621+0x20c>
 8001372:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001376:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    }    
    aTemp = aTemp / (1<<resScale); 
 800137a:	7cfb      	ldrb	r3, [r7, #19]
 800137c:	2201      	movs	r2, #1
 800137e:	fa02 f303 	lsl.w	r3, r2, r3
 8001382:	ee07 3a90 	vmov	s15, r3
 8001386:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800138a:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800138e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001392:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    
    bTemp = eeData[213];
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	33d5      	adds	r3, #213	; 0xd5
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	ee07 3a90 	vmov	s15, r3
 80013a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013a4:	edc7 7a08 	vstr	s15, [r7, #32]
    if (bTemp > 127)
 80013a8:	edd7 7a08 	vldr	s15, [r7, #32]
 80013ac:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80013f4 <_Z23ExtractOffsetParametersPhP14paramsMLX90621+0x200>
 80013b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013b8:	dd07      	ble.n	80013ca <_Z23ExtractOffsetParametersPhP14paramsMLX90621+0x1d6>
    {
        bTemp = bTemp - 256;
 80013ba:	edd7 7a08 	vldr	s15, [r7, #32]
 80013be:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80013f8 <_Z23ExtractOffsetParametersPhP14paramsMLX90621+0x204>
 80013c2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80013c6:	edc7 7a08 	vstr	s15, [r7, #32]
    }     
    bTemp = bTemp / bScale;      
 80013ca:	edd7 6a08 	vldr	s13, [r7, #32]
 80013ce:	ed97 7a05 	vldr	s14, [r7, #20]
 80013d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013d6:	edc7 7a08 	vstr	s15, [r7, #32]
    
    mlx90621->cpA = aTemp;
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80013de:	f8c3 231c 	str.w	r2, [r3, #796]	; 0x31c
    mlx90621->cpB = bTemp;
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	6a3a      	ldr	r2, [r7, #32]
 80013e6:	f8c3 2320 	str.w	r2, [r3, #800]	; 0x320
}
 80013ea:	bf00      	nop
 80013ec:	3728      	adds	r7, #40	; 0x28
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	42fe0000 	.word	0x42fe0000
 80013f8:	43800000 	.word	0x43800000
 80013fc:	46fffe00 	.word	0x46fffe00
 8001400:	47800000 	.word	0x47800000

08001404 <_ZSt3powIidEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
    pow(_Tp __x, _Up __y)
 8001404:	b580      	push	{r7, lr}
 8001406:	b084      	sub	sp, #16
 8001408:	af00      	add	r7, sp, #0
 800140a:	60f8      	str	r0, [r7, #12]
 800140c:	ed87 0b00 	vstr	d0, [r7]
      return pow(__type(__x), __type(__y));
 8001410:	68f8      	ldr	r0, [r7, #12]
 8001412:	f7ff f847 	bl	80004a4 <__aeabi_i2d>
 8001416:	4602      	mov	r2, r0
 8001418:	460b      	mov	r3, r1
 800141a:	ed97 1b00 	vldr	d1, [r7]
 800141e:	ec43 2b10 	vmov	d0, r2, r3
 8001422:	f003 fc7d 	bl	8004d20 <pow>
 8001426:	eeb0 7a40 	vmov.f32	s14, s0
 800142a:	eef0 7a60 	vmov.f32	s15, s1
    }
 800142e:	eeb0 0a47 	vmov.f32	s0, s14
 8001432:	eef0 0a67 	vmov.f32	s1, s15
 8001436:	3710      	adds	r7, #16
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}

0800143c <_Z22MLX90621_I2CReadEEPROMhhtPh>:
	//set via the .ioc
    //i2c.frequency(1000*freq);
}

int MLX90621_I2CReadEEPROM(uint8_t slaveAddr, uint8_t startAddress, uint16_t nMemAddressRead, uint8_t *data)
{
 800143c:	b590      	push	{r4, r7, lr}
 800143e:	b0cb      	sub	sp, #300	; 0x12c
 8001440:	af04      	add	r7, sp, #16
 8001442:	4604      	mov	r4, r0
 8001444:	4608      	mov	r0, r1
 8001446:	4611      	mov	r1, r2
 8001448:	f507 728c 	add.w	r2, r7, #280	; 0x118
 800144c:	f5a2 728c 	sub.w	r2, r2, #280	; 0x118
 8001450:	6013      	str	r3, [r2, #0]
 8001452:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001456:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 800145a:	4622      	mov	r2, r4
 800145c:	701a      	strb	r2, [r3, #0]
 800145e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001462:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8001466:	4602      	mov	r2, r0
 8001468:	701a      	strb	r2, [r3, #0]
 800146a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800146e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001472:	460a      	mov	r2, r1
 8001474:	801a      	strh	r2, [r3, #0]
    uint8_t sa;
    int cnt = 0;
 8001476:	2300      	movs	r3, #0
 8001478:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    uint8_t cmd = 0;
 800147c:	2300      	movs	r3, #0
 800147e:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
    uint8_t i2cData[256] = {0};
 8001482:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001486:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800148a:	2200      	movs	r2, #0
 800148c:	601a      	str	r2, [r3, #0]
 800148e:	3304      	adds	r3, #4
 8001490:	22fc      	movs	r2, #252	; 0xfc
 8001492:	2100      	movs	r1, #0
 8001494:	4618      	mov	r0, r3
 8001496:	f004 fbab 	bl	8005bf0 <memset>
    uint8_t *p;
    
    p = data;
 800149a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800149e:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    sa = (slaveAddr << 1);
 80014a8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80014ac:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	005b      	lsls	r3, r3, #1
 80014b4:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
    cmd = startAddress;
 80014b8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80014bc:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
    
    if(HAL_I2C_Mem_Read(&hi2c2, sa, cmd, 1, i2cData, nMemAddressRead, 100) != HAL_OK)
 80014c6:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 80014ca:	b299      	uxth	r1, r3
 80014cc:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80014d0:	b29a      	uxth	r2, r3
 80014d2:	2364      	movs	r3, #100	; 0x64
 80014d4:	9302      	str	r3, [sp, #8]
 80014d6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80014da:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80014de:	881b      	ldrh	r3, [r3, #0]
 80014e0:	9301      	str	r3, [sp, #4]
 80014e2:	f107 030c 	add.w	r3, r7, #12
 80014e6:	9300      	str	r3, [sp, #0]
 80014e8:	2301      	movs	r3, #1
 80014ea:	481a      	ldr	r0, [pc, #104]	; (8001554 <_Z22MLX90621_I2CReadEEPROMhhtPh+0x118>)
 80014ec:	f001 f97e 	bl	80027ec <HAL_I2C_Mem_Read>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	bf14      	ite	ne
 80014f6:	2301      	movne	r3, #1
 80014f8:	2300      	moveq	r3, #0
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d002      	beq.n	8001506 <_Z22MLX90621_I2CReadEEPROMhhtPh+0xca>
    {
    	return -1;
 8001500:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001504:	e021      	b.n	800154a <_Z22MLX90621_I2CReadEEPROMhhtPh+0x10e>
    }
    
    for(cnt=0; cnt < nMemAddressRead; cnt++)
 8001506:	2300      	movs	r3, #0
 8001508:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800150c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001510:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001514:	881b      	ldrh	r3, [r3, #0]
 8001516:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800151a:	429a      	cmp	r2, r3
 800151c:	da14      	bge.n	8001548 <_Z22MLX90621_I2CReadEEPROMhhtPh+0x10c>
    {
        *p++ = i2cData[cnt];
 800151e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001522:	f5a3 7286 	sub.w	r2, r3, #268	; 0x10c
 8001526:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800152a:	4413      	add	r3, r2
 800152c:	7819      	ldrb	r1, [r3, #0]
 800152e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001532:	1c5a      	adds	r2, r3, #1
 8001534:	f8c7 2110 	str.w	r2, [r7, #272]	; 0x110
 8001538:	460a      	mov	r2, r1
 800153a:	701a      	strb	r2, [r3, #0]
    for(cnt=0; cnt < nMemAddressRead; cnt++)
 800153c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001540:	3301      	adds	r3, #1
 8001542:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8001546:	e7e1      	b.n	800150c <_Z22MLX90621_I2CReadEEPROMhhtPh+0xd0>
    }

    return 0;
 8001548:	2300      	movs	r3, #0
} 
 800154a:	4618      	mov	r0, r3
 800154c:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 8001550:	46bd      	mov	sp, r7
 8001552:	bd90      	pop	{r4, r7, pc}
 8001554:	200000b8 	.word	0x200000b8

08001558 <_Z16MLX90621_I2CReadhhhhhPt>:

int MLX90621_I2CRead(uint8_t slaveAddr,uint8_t command, uint8_t startAddress, uint8_t addressStep, uint8_t nMemAddressRead, uint16_t *data)
{
 8001558:	b590      	push	{r4, r7, lr}
 800155a:	b0af      	sub	sp, #188	; 0xbc
 800155c:	af06      	add	r7, sp, #24
 800155e:	4604      	mov	r4, r0
 8001560:	4608      	mov	r0, r1
 8001562:	4611      	mov	r1, r2
 8001564:	461a      	mov	r2, r3
 8001566:	4623      	mov	r3, r4
 8001568:	71fb      	strb	r3, [r7, #7]
 800156a:	4603      	mov	r3, r0
 800156c:	71bb      	strb	r3, [r7, #6]
 800156e:	460b      	mov	r3, r1
 8001570:	717b      	strb	r3, [r7, #5]
 8001572:	4613      	mov	r3, r2
 8001574:	713b      	strb	r3, [r7, #4]
    uint8_t sa;
    int cnt = 0;
 8001576:	2300      	movs	r3, #0
 8001578:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    int i = 0;
 800157c:	2300      	movs	r3, #0
 800157e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    uint8_t i2cData[132] = {0};
 8001582:	2300      	movs	r3, #0
 8001584:	60fb      	str	r3, [r7, #12]
 8001586:	f107 0310 	add.w	r3, r7, #16
 800158a:	2280      	movs	r2, #128	; 0x80
 800158c:	2100      	movs	r1, #0
 800158e:	4618      	mov	r0, r3
 8001590:	f004 fb2e 	bl	8005bf0 <memset>
    uint16_t *p;
    
    p = data;
 8001594:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001598:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    sa = (slaveAddr << 1);
 800159c:	79fb      	ldrb	r3, [r7, #7]
 800159e:	005b      	lsls	r3, r3, #1
 80015a0:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
    

    if(Custom_HAL_I2C_Mem_Read(&hi2c2, sa, command, startAddress, addressStep, nMemAddressRead, i2cData, 2*nMemAddressRead, 100) != HAL_OK)
 80015a4:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 80015a8:	b299      	uxth	r1, r3
 80015aa:	f897 30b0 	ldrb.w	r3, [r7, #176]	; 0xb0
 80015ae:	b29b      	uxth	r3, r3
 80015b0:	005b      	lsls	r3, r3, #1
 80015b2:	b29b      	uxth	r3, r3
 80015b4:	7978      	ldrb	r0, [r7, #5]
 80015b6:	79ba      	ldrb	r2, [r7, #6]
 80015b8:	2464      	movs	r4, #100	; 0x64
 80015ba:	9404      	str	r4, [sp, #16]
 80015bc:	9303      	str	r3, [sp, #12]
 80015be:	f107 030c 	add.w	r3, r7, #12
 80015c2:	9302      	str	r3, [sp, #8]
 80015c4:	f897 30b0 	ldrb.w	r3, [r7, #176]	; 0xb0
 80015c8:	9301      	str	r3, [sp, #4]
 80015ca:	793b      	ldrb	r3, [r7, #4]
 80015cc:	9300      	str	r3, [sp, #0]
 80015ce:	4603      	mov	r3, r0
 80015d0:	4820      	ldr	r0, [pc, #128]	; (8001654 <_Z16MLX90621_I2CReadhhhhhPt+0xfc>)
 80015d2:	f001 fc77 	bl	8002ec4 <Custom_HAL_I2C_Mem_Read>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	bf14      	ite	ne
 80015dc:	2301      	movne	r3, #1
 80015de:	2300      	moveq	r3, #0
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d002      	beq.n	80015ec <_Z16MLX90621_I2CReadhhhhhPt+0x94>
    {
    	return -1;
 80015e6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80015ea:	e02e      	b.n	800164a <_Z16MLX90621_I2CReadhhhhhPt+0xf2>
    }
    
    for(cnt=0; cnt < nMemAddressRead; cnt++)
 80015ec:	2300      	movs	r3, #0
 80015ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80015f2:	f897 30b0 	ldrb.w	r3, [r7, #176]	; 0xb0
 80015f6:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 80015fa:	429a      	cmp	r2, r3
 80015fc:	da24      	bge.n	8001648 <_Z16MLX90621_I2CReadhhhhhPt+0xf0>
    {
        i = cnt << 1;
 80015fe:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001602:	005b      	lsls	r3, r3, #1
 8001604:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
        *p++ = (uint16_t)i2cData[i+1]*256 + (uint16_t)i2cData[i];
 8001608:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800160c:	3301      	adds	r3, #1
 800160e:	33a0      	adds	r3, #160	; 0xa0
 8001610:	443b      	add	r3, r7
 8001612:	f813 3c94 	ldrb.w	r3, [r3, #-148]
 8001616:	b29b      	uxth	r3, r3
 8001618:	021b      	lsls	r3, r3, #8
 800161a:	b29a      	uxth	r2, r3
 800161c:	f107 010c 	add.w	r1, r7, #12
 8001620:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001624:	440b      	add	r3, r1
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	b29b      	uxth	r3, r3
 800162a:	4413      	add	r3, r2
 800162c:	b299      	uxth	r1, r3
 800162e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001632:	1c9a      	adds	r2, r3, #2
 8001634:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
 8001638:	460a      	mov	r2, r1
 800163a:	801a      	strh	r2, [r3, #0]
    for(cnt=0; cnt < nMemAddressRead; cnt++)
 800163c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001640:	3301      	adds	r3, #1
 8001642:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8001646:	e7d4      	b.n	80015f2 <_Z16MLX90621_I2CReadhhhhhPt+0x9a>
    }

    return 0;   
 8001648:	2300      	movs	r3, #0
} 
 800164a:	4618      	mov	r0, r3
 800164c:	37a4      	adds	r7, #164	; 0xa4
 800164e:	46bd      	mov	sp, r7
 8001650:	bd90      	pop	{r4, r7, pc}
 8001652:	bf00      	nop
 8001654:	200000b8 	.word	0x200000b8

08001658 <_Z17MLX90621_I2CWritehhht>:

int MLX90621_I2CWrite(uint8_t slaveAddr, uint8_t command, uint8_t checkValue, uint16_t data)
{
 8001658:	b590      	push	{r4, r7, lr}
 800165a:	b087      	sub	sp, #28
 800165c:	af02      	add	r7, sp, #8
 800165e:	4604      	mov	r4, r0
 8001660:	4608      	mov	r0, r1
 8001662:	4611      	mov	r1, r2
 8001664:	461a      	mov	r2, r3
 8001666:	4623      	mov	r3, r4
 8001668:	71fb      	strb	r3, [r7, #7]
 800166a:	4603      	mov	r3, r0
 800166c:	71bb      	strb	r3, [r7, #6]
 800166e:	460b      	mov	r3, r1
 8001670:	717b      	strb	r3, [r7, #5]
 8001672:	4613      	mov	r3, r2
 8001674:	807b      	strh	r3, [r7, #2]
    uint8_t sa;
    uint8_t cmd[5] = {0,0,0,0,0};
 8001676:	4a26      	ldr	r2, [pc, #152]	; (8001710 <_Z17MLX90621_I2CWritehhht+0xb8>)
 8001678:	f107 0308 	add.w	r3, r7, #8
 800167c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001680:	6018      	str	r0, [r3, #0]
 8001682:	3304      	adds	r3, #4
 8001684:	7019      	strb	r1, [r3, #0]
    static uint16_t dataCheck;
    

    sa = (slaveAddr << 1);
 8001686:	79fb      	ldrb	r3, [r7, #7]
 8001688:	005b      	lsls	r3, r3, #1
 800168a:	73fb      	strb	r3, [r7, #15]
    cmd[0] = command;
 800168c:	79bb      	ldrb	r3, [r7, #6]
 800168e:	723b      	strb	r3, [r7, #8]
    cmd[2] = data & 0x00FF;
 8001690:	887b      	ldrh	r3, [r7, #2]
 8001692:	b2db      	uxtb	r3, r3
 8001694:	72bb      	strb	r3, [r7, #10]
    cmd[1] = cmd[2] - checkValue;
 8001696:	7aba      	ldrb	r2, [r7, #10]
 8001698:	797b      	ldrb	r3, [r7, #5]
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	b2db      	uxtb	r3, r3
 800169e:	727b      	strb	r3, [r7, #9]
    cmd[4] = data >> 8;
 80016a0:	887b      	ldrh	r3, [r7, #2]
 80016a2:	0a1b      	lsrs	r3, r3, #8
 80016a4:	b29b      	uxth	r3, r3
 80016a6:	b2db      	uxtb	r3, r3
 80016a8:	733b      	strb	r3, [r7, #12]
    cmd[3] = cmd[4] - checkValue;
 80016aa:	7b3a      	ldrb	r2, [r7, #12]
 80016ac:	797b      	ldrb	r3, [r7, #5]
 80016ae:	1ad3      	subs	r3, r2, r3
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	72fb      	strb	r3, [r7, #11]

    if(HAL_I2C_Master_Transmit(&hi2c2, sa, cmd, 5, 100) != HAL_OK)
 80016b4:	7bfb      	ldrb	r3, [r7, #15]
 80016b6:	b299      	uxth	r1, r3
 80016b8:	f107 0208 	add.w	r2, r7, #8
 80016bc:	2364      	movs	r3, #100	; 0x64
 80016be:	9300      	str	r3, [sp, #0]
 80016c0:	2305      	movs	r3, #5
 80016c2:	4814      	ldr	r0, [pc, #80]	; (8001714 <_Z17MLX90621_I2CWritehhht+0xbc>)
 80016c4:	f000 ff9e 	bl	8002604 <HAL_I2C_Master_Transmit>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	bf14      	ite	ne
 80016ce:	2301      	movne	r3, #1
 80016d0:	2300      	moveq	r3, #0
 80016d2:	b2db      	uxtb	r3, r3
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d002      	beq.n	80016de <_Z17MLX90621_I2CWritehhht+0x86>
    {
        return -1;
 80016d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80016dc:	e014      	b.n	8001708 <_Z17MLX90621_I2CWritehhht+0xb0>
    }

    MLX90621_I2CRead(slaveAddr, 0x02, 0x8F+command, 0, 1, &dataCheck);
 80016de:	79bb      	ldrb	r3, [r7, #6]
 80016e0:	3b71      	subs	r3, #113	; 0x71
 80016e2:	b2da      	uxtb	r2, r3
 80016e4:	79f8      	ldrb	r0, [r7, #7]
 80016e6:	4b0c      	ldr	r3, [pc, #48]	; (8001718 <_Z17MLX90621_I2CWritehhht+0xc0>)
 80016e8:	9301      	str	r3, [sp, #4]
 80016ea:	2301      	movs	r3, #1
 80016ec:	9300      	str	r3, [sp, #0]
 80016ee:	2300      	movs	r3, #0
 80016f0:	2102      	movs	r1, #2
 80016f2:	f7ff ff31 	bl	8001558 <_Z16MLX90621_I2CReadhhhhhPt>
    
    if ( dataCheck != data)
 80016f6:	4b08      	ldr	r3, [pc, #32]	; (8001718 <_Z17MLX90621_I2CWritehhht+0xc0>)
 80016f8:	881b      	ldrh	r3, [r3, #0]
 80016fa:	887a      	ldrh	r2, [r7, #2]
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d002      	beq.n	8001706 <_Z17MLX90621_I2CWritehhht+0xae>
    {
        return -2;
 8001700:	f06f 0301 	mvn.w	r3, #1
 8001704:	e000      	b.n	8001708 <_Z17MLX90621_I2CWritehhht+0xb0>
    }    
    
    return 0;
 8001706:	2300      	movs	r3, #0
}
 8001708:	4618      	mov	r0, r3
 800170a:	3714      	adds	r7, #20
 800170c:	46bd      	mov	sp, r7
 800170e:	bd90      	pop	{r4, r7, pc}
 8001710:	08005c18 	.word	0x08005c18
 8001714:	200000b8 	.word	0x200000b8
 8001718:	2000008c 	.word	0x2000008c

0800171c <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001720:	4b17      	ldr	r3, [pc, #92]	; (8001780 <MX_CAN1_Init+0x64>)
 8001722:	4a18      	ldr	r2, [pc, #96]	; (8001784 <MX_CAN1_Init+0x68>)
 8001724:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 24;
 8001726:	4b16      	ldr	r3, [pc, #88]	; (8001780 <MX_CAN1_Init+0x64>)
 8001728:	2218      	movs	r2, #24
 800172a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800172c:	4b14      	ldr	r3, [pc, #80]	; (8001780 <MX_CAN1_Init+0x64>)
 800172e:	2200      	movs	r2, #0
 8001730:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001732:	4b13      	ldr	r3, [pc, #76]	; (8001780 <MX_CAN1_Init+0x64>)
 8001734:	2200      	movs	r2, #0
 8001736:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 8001738:	4b11      	ldr	r3, [pc, #68]	; (8001780 <MX_CAN1_Init+0x64>)
 800173a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800173e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001740:	4b0f      	ldr	r3, [pc, #60]	; (8001780 <MX_CAN1_Init+0x64>)
 8001742:	2200      	movs	r2, #0
 8001744:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001746:	4b0e      	ldr	r3, [pc, #56]	; (8001780 <MX_CAN1_Init+0x64>)
 8001748:	2200      	movs	r2, #0
 800174a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800174c:	4b0c      	ldr	r3, [pc, #48]	; (8001780 <MX_CAN1_Init+0x64>)
 800174e:	2200      	movs	r2, #0
 8001750:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001752:	4b0b      	ldr	r3, [pc, #44]	; (8001780 <MX_CAN1_Init+0x64>)
 8001754:	2200      	movs	r2, #0
 8001756:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001758:	4b09      	ldr	r3, [pc, #36]	; (8001780 <MX_CAN1_Init+0x64>)
 800175a:	2200      	movs	r2, #0
 800175c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800175e:	4b08      	ldr	r3, [pc, #32]	; (8001780 <MX_CAN1_Init+0x64>)
 8001760:	2200      	movs	r2, #0
 8001762:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001764:	4b06      	ldr	r3, [pc, #24]	; (8001780 <MX_CAN1_Init+0x64>)
 8001766:	2200      	movs	r2, #0
 8001768:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800176a:	4805      	ldr	r0, [pc, #20]	; (8001780 <MX_CAN1_Init+0x64>)
 800176c:	f000 fb2e 	bl	8001dcc <HAL_CAN_Init>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8001776:	f000 fa02 	bl	8001b7e <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800177a:	bf00      	nop
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	20000090 	.word	0x20000090
 8001784:	40006400 	.word	0x40006400

08001788 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b08a      	sub	sp, #40	; 0x28
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001790:	f107 0314 	add.w	r3, r7, #20
 8001794:	2200      	movs	r2, #0
 8001796:	601a      	str	r2, [r3, #0]
 8001798:	605a      	str	r2, [r3, #4]
 800179a:	609a      	str	r2, [r3, #8]
 800179c:	60da      	str	r2, [r3, #12]
 800179e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a18      	ldr	r2, [pc, #96]	; (8001808 <HAL_CAN_MspInit+0x80>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d129      	bne.n	80017fe <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80017aa:	4b18      	ldr	r3, [pc, #96]	; (800180c <HAL_CAN_MspInit+0x84>)
 80017ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017ae:	4a17      	ldr	r2, [pc, #92]	; (800180c <HAL_CAN_MspInit+0x84>)
 80017b0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80017b4:	6593      	str	r3, [r2, #88]	; 0x58
 80017b6:	4b15      	ldr	r3, [pc, #84]	; (800180c <HAL_CAN_MspInit+0x84>)
 80017b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017be:	613b      	str	r3, [r7, #16]
 80017c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c2:	4b12      	ldr	r3, [pc, #72]	; (800180c <HAL_CAN_MspInit+0x84>)
 80017c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017c6:	4a11      	ldr	r2, [pc, #68]	; (800180c <HAL_CAN_MspInit+0x84>)
 80017c8:	f043 0301 	orr.w	r3, r3, #1
 80017cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017ce:	4b0f      	ldr	r3, [pc, #60]	; (800180c <HAL_CAN_MspInit+0x84>)
 80017d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017d2:	f003 0301 	and.w	r3, r3, #1
 80017d6:	60fb      	str	r3, [r7, #12]
 80017d8:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80017da:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80017de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e0:	2302      	movs	r3, #2
 80017e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e4:	2300      	movs	r3, #0
 80017e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017e8:	2303      	movs	r3, #3
 80017ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80017ec:	2309      	movs	r3, #9
 80017ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f0:	f107 0314 	add.w	r3, r7, #20
 80017f4:	4619      	mov	r1, r3
 80017f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017fa:	f000 fcc9 	bl	8002190 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80017fe:	bf00      	nop
 8001800:	3728      	adds	r7, #40	; 0x28
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	40006400 	.word	0x40006400
 800180c:	40021000 	.word	0x40021000

08001810 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b08a      	sub	sp, #40	; 0x28
 8001814:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001816:	f107 0314 	add.w	r3, r7, #20
 800181a:	2200      	movs	r2, #0
 800181c:	601a      	str	r2, [r3, #0]
 800181e:	605a      	str	r2, [r3, #4]
 8001820:	609a      	str	r2, [r3, #8]
 8001822:	60da      	str	r2, [r3, #12]
 8001824:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001826:	4b37      	ldr	r3, [pc, #220]	; (8001904 <MX_GPIO_Init+0xf4>)
 8001828:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800182a:	4a36      	ldr	r2, [pc, #216]	; (8001904 <MX_GPIO_Init+0xf4>)
 800182c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001830:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001832:	4b34      	ldr	r3, [pc, #208]	; (8001904 <MX_GPIO_Init+0xf4>)
 8001834:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001836:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800183a:	613b      	str	r3, [r7, #16]
 800183c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800183e:	4b31      	ldr	r3, [pc, #196]	; (8001904 <MX_GPIO_Init+0xf4>)
 8001840:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001842:	4a30      	ldr	r2, [pc, #192]	; (8001904 <MX_GPIO_Init+0xf4>)
 8001844:	f043 0301 	orr.w	r3, r3, #1
 8001848:	64d3      	str	r3, [r2, #76]	; 0x4c
 800184a:	4b2e      	ldr	r3, [pc, #184]	; (8001904 <MX_GPIO_Init+0xf4>)
 800184c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800184e:	f003 0301 	and.w	r3, r3, #1
 8001852:	60fb      	str	r3, [r7, #12]
 8001854:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001856:	4b2b      	ldr	r3, [pc, #172]	; (8001904 <MX_GPIO_Init+0xf4>)
 8001858:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800185a:	4a2a      	ldr	r2, [pc, #168]	; (8001904 <MX_GPIO_Init+0xf4>)
 800185c:	f043 0304 	orr.w	r3, r3, #4
 8001860:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001862:	4b28      	ldr	r3, [pc, #160]	; (8001904 <MX_GPIO_Init+0xf4>)
 8001864:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001866:	f003 0304 	and.w	r3, r3, #4
 800186a:	60bb      	str	r3, [r7, #8]
 800186c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800186e:	4b25      	ldr	r3, [pc, #148]	; (8001904 <MX_GPIO_Init+0xf4>)
 8001870:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001872:	4a24      	ldr	r2, [pc, #144]	; (8001904 <MX_GPIO_Init+0xf4>)
 8001874:	f043 0302 	orr.w	r3, r3, #2
 8001878:	64d3      	str	r3, [r2, #76]	; 0x4c
 800187a:	4b22      	ldr	r3, [pc, #136]	; (8001904 <MX_GPIO_Init+0xf4>)
 800187c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800187e:	f003 0302 	and.w	r3, r3, #2
 8001882:	607b      	str	r3, [r7, #4]
 8001884:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_WAR2_Pin|LED_ERR_Pin, GPIO_PIN_RESET);
 8001886:	2200      	movs	r2, #0
 8001888:	2144      	movs	r1, #68	; 0x44
 800188a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800188e:	f000 fe11 	bl	80024b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_WAR1_GPIO_Port, LED_WAR1_Pin, GPIO_PIN_RESET);
 8001892:	2200      	movs	r2, #0
 8001894:	2110      	movs	r1, #16
 8001896:	481c      	ldr	r0, [pc, #112]	; (8001908 <MX_GPIO_Init+0xf8>)
 8001898:	f000 fe0c 	bl	80024b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_OK_GPIO_Port, LED_OK_Pin, GPIO_PIN_RESET);
 800189c:	2200      	movs	r2, #0
 800189e:	2101      	movs	r1, #1
 80018a0:	481a      	ldr	r0, [pc, #104]	; (800190c <MX_GPIO_Init+0xfc>)
 80018a2:	f000 fe07 	bl	80024b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LED_WAR2_Pin|LED_ERR_Pin;
 80018a6:	2344      	movs	r3, #68	; 0x44
 80018a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018aa:	2301      	movs	r3, #1
 80018ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ae:	2300      	movs	r3, #0
 80018b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b2:	2300      	movs	r3, #0
 80018b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018b6:	f107 0314 	add.w	r3, r7, #20
 80018ba:	4619      	mov	r1, r3
 80018bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018c0:	f000 fc66 	bl	8002190 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_WAR1_Pin;
 80018c4:	2310      	movs	r3, #16
 80018c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018c8:	2301      	movs	r3, #1
 80018ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018cc:	2300      	movs	r3, #0
 80018ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d0:	2300      	movs	r3, #0
 80018d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_WAR1_GPIO_Port, &GPIO_InitStruct);
 80018d4:	f107 0314 	add.w	r3, r7, #20
 80018d8:	4619      	mov	r1, r3
 80018da:	480b      	ldr	r0, [pc, #44]	; (8001908 <MX_GPIO_Init+0xf8>)
 80018dc:	f000 fc58 	bl	8002190 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_OK_Pin;
 80018e0:	2301      	movs	r3, #1
 80018e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018e4:	2301      	movs	r3, #1
 80018e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e8:	2300      	movs	r3, #0
 80018ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ec:	2300      	movs	r3, #0
 80018ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_OK_GPIO_Port, &GPIO_InitStruct);
 80018f0:	f107 0314 	add.w	r3, r7, #20
 80018f4:	4619      	mov	r1, r3
 80018f6:	4805      	ldr	r0, [pc, #20]	; (800190c <MX_GPIO_Init+0xfc>)
 80018f8:	f000 fc4a 	bl	8002190 <HAL_GPIO_Init>

}
 80018fc:	bf00      	nop
 80018fe:	3728      	adds	r7, #40	; 0x28
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	40021000 	.word	0x40021000
 8001908:	48000800 	.word	0x48000800
 800190c:	48000400 	.word	0x48000400

08001910 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001914:	4b1b      	ldr	r3, [pc, #108]	; (8001984 <MX_I2C2_Init+0x74>)
 8001916:	4a1c      	ldr	r2, [pc, #112]	; (8001988 <MX_I2C2_Init+0x78>)
 8001918:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x302027FF;
 800191a:	4b1a      	ldr	r3, [pc, #104]	; (8001984 <MX_I2C2_Init+0x74>)
 800191c:	4a1b      	ldr	r2, [pc, #108]	; (800198c <MX_I2C2_Init+0x7c>)
 800191e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001920:	4b18      	ldr	r3, [pc, #96]	; (8001984 <MX_I2C2_Init+0x74>)
 8001922:	2200      	movs	r2, #0
 8001924:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001926:	4b17      	ldr	r3, [pc, #92]	; (8001984 <MX_I2C2_Init+0x74>)
 8001928:	2201      	movs	r2, #1
 800192a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800192c:	4b15      	ldr	r3, [pc, #84]	; (8001984 <MX_I2C2_Init+0x74>)
 800192e:	2200      	movs	r2, #0
 8001930:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001932:	4b14      	ldr	r3, [pc, #80]	; (8001984 <MX_I2C2_Init+0x74>)
 8001934:	2200      	movs	r2, #0
 8001936:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001938:	4b12      	ldr	r3, [pc, #72]	; (8001984 <MX_I2C2_Init+0x74>)
 800193a:	2200      	movs	r2, #0
 800193c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800193e:	4b11      	ldr	r3, [pc, #68]	; (8001984 <MX_I2C2_Init+0x74>)
 8001940:	2200      	movs	r2, #0
 8001942:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001944:	4b0f      	ldr	r3, [pc, #60]	; (8001984 <MX_I2C2_Init+0x74>)
 8001946:	2200      	movs	r2, #0
 8001948:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800194a:	480e      	ldr	r0, [pc, #56]	; (8001984 <MX_I2C2_Init+0x74>)
 800194c:	f000 fdca 	bl	80024e4 <HAL_I2C_Init>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001956:	f000 f912 	bl	8001b7e <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800195a:	2100      	movs	r1, #0
 800195c:	4809      	ldr	r0, [pc, #36]	; (8001984 <MX_I2C2_Init+0x74>)
 800195e:	f001 fc31 	bl	80031c4 <HAL_I2CEx_ConfigAnalogFilter>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d001      	beq.n	800196c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001968:	f000 f909 	bl	8001b7e <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800196c:	2100      	movs	r1, #0
 800196e:	4805      	ldr	r0, [pc, #20]	; (8001984 <MX_I2C2_Init+0x74>)
 8001970:	f001 fc73 	bl	800325a <HAL_I2CEx_ConfigDigitalFilter>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800197a:	f000 f900 	bl	8001b7e <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800197e:	bf00      	nop
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	200000b8 	.word	0x200000b8
 8001988:	40005800 	.word	0x40005800
 800198c:	302027ff 	.word	0x302027ff

08001990 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b0b0      	sub	sp, #192	; 0xc0
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001998:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800199c:	2200      	movs	r2, #0
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	605a      	str	r2, [r3, #4]
 80019a2:	609a      	str	r2, [r3, #8]
 80019a4:	60da      	str	r2, [r3, #12]
 80019a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019a8:	f107 0314 	add.w	r3, r7, #20
 80019ac:	2298      	movs	r2, #152	; 0x98
 80019ae:	2100      	movs	r1, #0
 80019b0:	4618      	mov	r0, r3
 80019b2:	f004 f91d 	bl	8005bf0 <memset>
  if(i2cHandle->Instance==I2C2)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a21      	ldr	r2, [pc, #132]	; (8001a40 <HAL_I2C_MspInit+0xb0>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d13b      	bne.n	8001a38 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80019c0:	2380      	movs	r3, #128	; 0x80
 80019c2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80019c4:	2300      	movs	r3, #0
 80019c6:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019c8:	f107 0314 	add.w	r3, r7, #20
 80019cc:	4618      	mov	r0, r3
 80019ce:	f002 fc53 	bl	8004278 <HAL_RCCEx_PeriphCLKConfig>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d001      	beq.n	80019dc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80019d8:	f000 f8d1 	bl	8001b7e <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019dc:	4b19      	ldr	r3, [pc, #100]	; (8001a44 <HAL_I2C_MspInit+0xb4>)
 80019de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019e0:	4a18      	ldr	r2, [pc, #96]	; (8001a44 <HAL_I2C_MspInit+0xb4>)
 80019e2:	f043 0302 	orr.w	r3, r3, #2
 80019e6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019e8:	4b16      	ldr	r3, [pc, #88]	; (8001a44 <HAL_I2C_MspInit+0xb4>)
 80019ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019ec:	f003 0302 	and.w	r3, r3, #2
 80019f0:	613b      	str	r3, [r7, #16]
 80019f2:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80019f4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80019f8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019fc:	2312      	movs	r3, #18
 80019fe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a02:	2300      	movs	r3, #0
 8001a04:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001a0e:	2304      	movs	r3, #4
 8001a10:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a14:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001a18:	4619      	mov	r1, r3
 8001a1a:	480b      	ldr	r0, [pc, #44]	; (8001a48 <HAL_I2C_MspInit+0xb8>)
 8001a1c:	f000 fbb8 	bl	8002190 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001a20:	4b08      	ldr	r3, [pc, #32]	; (8001a44 <HAL_I2C_MspInit+0xb4>)
 8001a22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a24:	4a07      	ldr	r2, [pc, #28]	; (8001a44 <HAL_I2C_MspInit+0xb4>)
 8001a26:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a2a:	6593      	str	r3, [r2, #88]	; 0x58
 8001a2c:	4b05      	ldr	r3, [pc, #20]	; (8001a44 <HAL_I2C_MspInit+0xb4>)
 8001a2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a30:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a34:	60fb      	str	r3, [r7, #12]
 8001a36:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001a38:	bf00      	nop
 8001a3a:	37c0      	adds	r7, #192	; 0xc0
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	40005800 	.word	0x40005800
 8001a44:	40021000 	.word	0x40021000
 8001a48:	48000400 	.word	0x48000400

08001a4c <main>:
  */



int main(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	f5ad 7d52 	sub.w	sp, sp, #840	; 0x348
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a54:	f000 f921 	bl	8001c9a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a58:	f000 f834 	bl	8001ac4 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a5c:	f7ff fed8 	bl	8001810 <MX_GPIO_Init>
  MX_CAN1_Init();
 8001a60:	f7ff fe5c 	bl	800171c <MX_CAN1_Init>
  MX_I2C2_Init();
 8001a64:	f7ff ff54 	bl	8001910 <MX_I2C2_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_Delay(500);
 8001a68:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a6c:	f000 f98a 	bl	8001d84 <HAL_Delay>
  int refresh;
  static uint8_t eeMLX90621[256];
  static uint16_t mlx90621Frame[66];
  paramsMLX90621 mlx90621;

  status = MLX90621_DumpEE(eeMLX90621);
 8001a70:	4812      	ldr	r0, [pc, #72]	; (8001abc <main+0x70>)
 8001a72:	f7ff f891 	bl	8000b98 <_Z15MLX90621_DumpEEPh>
 8001a76:	f8c7 0344 	str.w	r0, [r7, #836]	; 0x344
  status = MLX90621_Configure(eeMLX90621);
 8001a7a:	4810      	ldr	r0, [pc, #64]	; (8001abc <main+0x70>)
 8001a7c:	f7ff f8b2 	bl	8000be4 <_Z18MLX90621_ConfigurePh>
 8001a80:	f8c7 0344 	str.w	r0, [r7, #836]	; 0x344

  resolution = MLX90621_GetCurResolution();
 8001a84:	f7ff f919 	bl	8000cba <_Z25MLX90621_GetCurResolutionv>
 8001a88:	f8c7 0340 	str.w	r0, [r7, #832]	; 0x340
  refresh = MLX90621_GetRefreshRate();
 8001a8c:	f7ff f92d 	bl	8000cea <_Z23MLX90621_GetRefreshRatev>
 8001a90:	f8c7 033c 	str.w	r0, [r7, #828]	; 0x33c

  status = MLX90621_ExtractParameters(eeMLX90621, &mlx90621);
 8001a94:	463b      	mov	r3, r7
 8001a96:	4619      	mov	r1, r3
 8001a98:	4808      	ldr	r0, [pc, #32]	; (8001abc <main+0x70>)
 8001a9a:	f7ff f8ea 	bl	8000c72 <_Z26MLX90621_ExtractParametersPhP14paramsMLX90621>
 8001a9e:	f8c7 0344 	str.w	r0, [r7, #836]	; 0x344


  while (1)
  {
    /* USER CODE END WHILE */
	  status = MLX90621_GetFrameData(mlx90621Frame);
 8001aa2:	4807      	ldr	r0, [pc, #28]	; (8001ac0 <main+0x74>)
 8001aa4:	f7ff f888 	bl	8000bb8 <_Z21MLX90621_GetFrameDataPt>
 8001aa8:	f8c7 0344 	str.w	r0, [r7, #836]	; 0x344

	  Ta = MLX90621_GetTa(mlx90621Frame, &mlx90621);
 8001aac:	463b      	mov	r3, r7
 8001aae:	4619      	mov	r1, r3
 8001ab0:	4803      	ldr	r0, [pc, #12]	; (8001ac0 <main+0x74>)
 8001ab2:	f7ff f931 	bl	8000d18 <_Z14MLX90621_GetTaPtPK14paramsMLX90621>
 8001ab6:	ed87 0ace 	vstr	s0, [r7, #824]	; 0x338
	  status = MLX90621_GetFrameData(mlx90621Frame);
 8001aba:	e7f2      	b.n	8001aa2 <main+0x56>
 8001abc:	2000010c 	.word	0x2000010c
 8001ac0:	2000020c 	.word	0x2000020c

08001ac4 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b098      	sub	sp, #96	; 0x60
 8001ac8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001aca:	f107 0318 	add.w	r3, r7, #24
 8001ace:	2248      	movs	r2, #72	; 0x48
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f004 f88c 	bl	8005bf0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ad8:	1d3b      	adds	r3, r7, #4
 8001ada:	2200      	movs	r2, #0
 8001adc:	601a      	str	r2, [r3, #0]
 8001ade:	605a      	str	r2, [r3, #4]
 8001ae0:	609a      	str	r2, [r3, #8]
 8001ae2:	60da      	str	r2, [r3, #12]
 8001ae4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8001ae6:	2000      	movs	r0, #0
 8001ae8:	f001 fc24 	bl	8003334 <HAL_PWREx_ControlVoltageScaling>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	bf14      	ite	ne
 8001af2:	2301      	movne	r3, #1
 8001af4:	2300      	moveq	r3, #0
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d001      	beq.n	8001b00 <_Z18SystemClock_Configv+0x3c>
  {
    Error_Handler();
 8001afc:	f000 f83f 	bl	8001b7e <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b00:	2301      	movs	r3, #1
 8001b02:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b04:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b08:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b0a:	2302      	movs	r3, #2
 8001b0c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 2;
 8001b12:	2302      	movs	r3, #2
 8001b14:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 30;
 8001b16:	231e      	movs	r3, #30
 8001b18:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001b1e:	2302      	movs	r3, #2
 8001b20:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001b22:	2302      	movs	r3, #2
 8001b24:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b26:	f107 0318 	add.w	r3, r7, #24
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f001 fca6 	bl	800347c <HAL_RCC_OscConfig>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	bf14      	ite	ne
 8001b36:	2301      	movne	r3, #1
 8001b38:	2300      	moveq	r3, #0
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <_Z18SystemClock_Configv+0x80>
  {
    Error_Handler();
 8001b40:	f000 f81d 	bl	8001b7e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b44:	230f      	movs	r3, #15
 8001b46:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b48:	2303      	movs	r3, #3
 8001b4a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b50:	2300      	movs	r3, #0
 8001b52:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b54:	2300      	movs	r3, #0
 8001b56:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b58:	1d3b      	adds	r3, r7, #4
 8001b5a:	2105      	movs	r1, #5
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f002 f909 	bl	8003d74 <HAL_RCC_ClockConfig>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	bf14      	ite	ne
 8001b68:	2301      	movne	r3, #1
 8001b6a:	2300      	moveq	r3, #0
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <_Z18SystemClock_Configv+0xb2>
  {
    Error_Handler();
 8001b72:	f000 f804 	bl	8001b7e <Error_Handler>
  }
}
 8001b76:	bf00      	nop
 8001b78:	3760      	adds	r7, #96	; 0x60
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b7e:	b480      	push	{r7}
 8001b80:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b82:	b672      	cpsid	i
}
 8001b84:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b86:	e7fe      	b.n	8001b86 <Error_Handler+0x8>

08001b88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b8e:	4b0f      	ldr	r3, [pc, #60]	; (8001bcc <HAL_MspInit+0x44>)
 8001b90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b92:	4a0e      	ldr	r2, [pc, #56]	; (8001bcc <HAL_MspInit+0x44>)
 8001b94:	f043 0301 	orr.w	r3, r3, #1
 8001b98:	6613      	str	r3, [r2, #96]	; 0x60
 8001b9a:	4b0c      	ldr	r3, [pc, #48]	; (8001bcc <HAL_MspInit+0x44>)
 8001b9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b9e:	f003 0301 	and.w	r3, r3, #1
 8001ba2:	607b      	str	r3, [r7, #4]
 8001ba4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ba6:	4b09      	ldr	r3, [pc, #36]	; (8001bcc <HAL_MspInit+0x44>)
 8001ba8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001baa:	4a08      	ldr	r2, [pc, #32]	; (8001bcc <HAL_MspInit+0x44>)
 8001bac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bb0:	6593      	str	r3, [r2, #88]	; 0x58
 8001bb2:	4b06      	ldr	r3, [pc, #24]	; (8001bcc <HAL_MspInit+0x44>)
 8001bb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bba:	603b      	str	r3, [r7, #0]
 8001bbc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bbe:	bf00      	nop
 8001bc0:	370c      	adds	r7, #12
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
 8001bca:	bf00      	nop
 8001bcc:	40021000 	.word	0x40021000

08001bd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001bd4:	e7fe      	b.n	8001bd4 <NMI_Handler+0x4>

08001bd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bda:	e7fe      	b.n	8001bda <HardFault_Handler+0x4>

08001bdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001be0:	e7fe      	b.n	8001be0 <MemManage_Handler+0x4>

08001be2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001be2:	b480      	push	{r7}
 8001be4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001be6:	e7fe      	b.n	8001be6 <BusFault_Handler+0x4>

08001be8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bec:	e7fe      	b.n	8001bec <UsageFault_Handler+0x4>

08001bee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bee:	b480      	push	{r7}
 8001bf0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bf2:	bf00      	nop
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr

08001bfc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c00:	bf00      	nop
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr

08001c0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c0a:	b480      	push	{r7}
 8001c0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c0e:	bf00      	nop
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr

08001c18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c1c:	f000 f892 	bl	8001d44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c20:	bf00      	nop
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001c28:	4b06      	ldr	r3, [pc, #24]	; (8001c44 <SystemInit+0x20>)
 8001c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c2e:	4a05      	ldr	r2, [pc, #20]	; (8001c44 <SystemInit+0x20>)
 8001c30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001c38:	bf00      	nop
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	e000ed00 	.word	0xe000ed00

08001c48 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001c48:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c80 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c4c:	f7ff ffea 	bl	8001c24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c50:	480c      	ldr	r0, [pc, #48]	; (8001c84 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c52:	490d      	ldr	r1, [pc, #52]	; (8001c88 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c54:	4a0d      	ldr	r2, [pc, #52]	; (8001c8c <LoopForever+0xe>)
  movs r3, #0
 8001c56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c58:	e002      	b.n	8001c60 <LoopCopyDataInit>

08001c5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c5e:	3304      	adds	r3, #4

08001c60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c64:	d3f9      	bcc.n	8001c5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c66:	4a0a      	ldr	r2, [pc, #40]	; (8001c90 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c68:	4c0a      	ldr	r4, [pc, #40]	; (8001c94 <LoopForever+0x16>)
  movs r3, #0
 8001c6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c6c:	e001      	b.n	8001c72 <LoopFillZerobss>

08001c6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c70:	3204      	adds	r2, #4

08001c72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c74:	d3fb      	bcc.n	8001c6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c76:	f003 ff97 	bl	8005ba8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c7a:	f7ff fee7 	bl	8001a4c <main>

08001c7e <LoopForever>:

LoopForever:
    b LoopForever
 8001c7e:	e7fe      	b.n	8001c7e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001c80:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001c84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c88:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001c8c:	08005c98 	.word	0x08005c98
  ldr r2, =_sbss
 8001c90:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001c94:	20000294 	.word	0x20000294

08001c98 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c98:	e7fe      	b.n	8001c98 <ADC1_2_IRQHandler>

08001c9a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c9a:	b580      	push	{r7, lr}
 8001c9c:	b082      	sub	sp, #8
 8001c9e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ca4:	2003      	movs	r0, #3
 8001ca6:	f000 fa3f 	bl	8002128 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001caa:	200f      	movs	r0, #15
 8001cac:	f000 f80e 	bl	8001ccc <HAL_InitTick>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d002      	beq.n	8001cbc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	71fb      	strb	r3, [r7, #7]
 8001cba:	e001      	b.n	8001cc0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001cbc:	f7ff ff64 	bl	8001b88 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001cc0:	79fb      	ldrb	r3, [r7, #7]
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
	...

08001ccc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001cd8:	4b17      	ldr	r3, [pc, #92]	; (8001d38 <HAL_InitTick+0x6c>)
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d023      	beq.n	8001d28 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001ce0:	4b16      	ldr	r3, [pc, #88]	; (8001d3c <HAL_InitTick+0x70>)
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	4b14      	ldr	r3, [pc, #80]	; (8001d38 <HAL_InitTick+0x6c>)
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	4619      	mov	r1, r3
 8001cea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cee:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f000 fa3d 	bl	8002176 <HAL_SYSTICK_Config>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d10f      	bne.n	8001d22 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2b0f      	cmp	r3, #15
 8001d06:	d809      	bhi.n	8001d1c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d08:	2200      	movs	r2, #0
 8001d0a:	6879      	ldr	r1, [r7, #4]
 8001d0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001d10:	f000 fa15 	bl	800213e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d14:	4a0a      	ldr	r2, [pc, #40]	; (8001d40 <HAL_InitTick+0x74>)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6013      	str	r3, [r2, #0]
 8001d1a:	e007      	b.n	8001d2c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	73fb      	strb	r3, [r7, #15]
 8001d20:	e004      	b.n	8001d2c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	73fb      	strb	r3, [r7, #15]
 8001d26:	e001      	b.n	8001d2c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3710      	adds	r7, #16
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	20000008 	.word	0x20000008
 8001d3c:	20000000 	.word	0x20000000
 8001d40:	20000004 	.word	0x20000004

08001d44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d48:	4b06      	ldr	r3, [pc, #24]	; (8001d64 <HAL_IncTick+0x20>)
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	4b06      	ldr	r3, [pc, #24]	; (8001d68 <HAL_IncTick+0x24>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4413      	add	r3, r2
 8001d54:	4a04      	ldr	r2, [pc, #16]	; (8001d68 <HAL_IncTick+0x24>)
 8001d56:	6013      	str	r3, [r2, #0]
}
 8001d58:	bf00      	nop
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	20000008 	.word	0x20000008
 8001d68:	20000290 	.word	0x20000290

08001d6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d70:	4b03      	ldr	r3, [pc, #12]	; (8001d80 <HAL_GetTick+0x14>)
 8001d72:	681b      	ldr	r3, [r3, #0]
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	20000290 	.word	0x20000290

08001d84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d8c:	f7ff ffee 	bl	8001d6c <HAL_GetTick>
 8001d90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001d9c:	d005      	beq.n	8001daa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001d9e:	4b0a      	ldr	r3, [pc, #40]	; (8001dc8 <HAL_Delay+0x44>)
 8001da0:	781b      	ldrb	r3, [r3, #0]
 8001da2:	461a      	mov	r2, r3
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	4413      	add	r3, r2
 8001da8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001daa:	bf00      	nop
 8001dac:	f7ff ffde 	bl	8001d6c <HAL_GetTick>
 8001db0:	4602      	mov	r2, r0
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	68fa      	ldr	r2, [r7, #12]
 8001db8:	429a      	cmp	r2, r3
 8001dba:	d8f7      	bhi.n	8001dac <HAL_Delay+0x28>
  {
  }
}
 8001dbc:	bf00      	nop
 8001dbe:	bf00      	nop
 8001dc0:	3710      	adds	r7, #16
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	20000008 	.word	0x20000008

08001dcc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d101      	bne.n	8001dde <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e0ed      	b.n	8001fba <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d102      	bne.n	8001df0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f7ff fccc 	bl	8001788 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f042 0201 	orr.w	r2, r2, #1
 8001dfe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e00:	f7ff ffb4 	bl	8001d6c <HAL_GetTick>
 8001e04:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001e06:	e012      	b.n	8001e2e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001e08:	f7ff ffb0 	bl	8001d6c <HAL_GetTick>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	2b0a      	cmp	r3, #10
 8001e14:	d90b      	bls.n	8001e2e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e1a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2205      	movs	r2, #5
 8001e26:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e0c5      	b.n	8001fba <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	f003 0301 	and.w	r3, r3, #1
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d0e5      	beq.n	8001e08 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f022 0202 	bic.w	r2, r2, #2
 8001e4a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e4c:	f7ff ff8e 	bl	8001d6c <HAL_GetTick>
 8001e50:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001e52:	e012      	b.n	8001e7a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001e54:	f7ff ff8a 	bl	8001d6c <HAL_GetTick>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	2b0a      	cmp	r3, #10
 8001e60:	d90b      	bls.n	8001e7a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e66:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2205      	movs	r2, #5
 8001e72:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e09f      	b.n	8001fba <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	f003 0302 	and.w	r3, r3, #2
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d1e5      	bne.n	8001e54 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	7e1b      	ldrb	r3, [r3, #24]
 8001e8c:	2b01      	cmp	r3, #1
 8001e8e:	d108      	bne.n	8001ea2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001e9e:	601a      	str	r2, [r3, #0]
 8001ea0:	e007      	b.n	8001eb2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001eb0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	7e5b      	ldrb	r3, [r3, #25]
 8001eb6:	2b01      	cmp	r3, #1
 8001eb8:	d108      	bne.n	8001ecc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001ec8:	601a      	str	r2, [r3, #0]
 8001eca:	e007      	b.n	8001edc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001eda:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	7e9b      	ldrb	r3, [r3, #26]
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d108      	bne.n	8001ef6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f042 0220 	orr.w	r2, r2, #32
 8001ef2:	601a      	str	r2, [r3, #0]
 8001ef4:	e007      	b.n	8001f06 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f022 0220 	bic.w	r2, r2, #32
 8001f04:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	7edb      	ldrb	r3, [r3, #27]
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d108      	bne.n	8001f20 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f022 0210 	bic.w	r2, r2, #16
 8001f1c:	601a      	str	r2, [r3, #0]
 8001f1e:	e007      	b.n	8001f30 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f042 0210 	orr.w	r2, r2, #16
 8001f2e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	7f1b      	ldrb	r3, [r3, #28]
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d108      	bne.n	8001f4a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f042 0208 	orr.w	r2, r2, #8
 8001f46:	601a      	str	r2, [r3, #0]
 8001f48:	e007      	b.n	8001f5a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f022 0208 	bic.w	r2, r2, #8
 8001f58:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	7f5b      	ldrb	r3, [r3, #29]
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d108      	bne.n	8001f74 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f042 0204 	orr.w	r2, r2, #4
 8001f70:	601a      	str	r2, [r3, #0]
 8001f72:	e007      	b.n	8001f84 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f022 0204 	bic.w	r2, r2, #4
 8001f82:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	689a      	ldr	r2, [r3, #8]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	431a      	orrs	r2, r3
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	691b      	ldr	r3, [r3, #16]
 8001f92:	431a      	orrs	r2, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	695b      	ldr	r3, [r3, #20]
 8001f98:	ea42 0103 	orr.w	r1, r2, r3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	1e5a      	subs	r2, r3, #1
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	430a      	orrs	r2, r1
 8001fa8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001fb8:	2300      	movs	r3, #0
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3710      	adds	r7, #16
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
	...

08001fc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b085      	sub	sp, #20
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	f003 0307 	and.w	r3, r3, #7
 8001fd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fd4:	4b0c      	ldr	r3, [pc, #48]	; (8002008 <__NVIC_SetPriorityGrouping+0x44>)
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fda:	68ba      	ldr	r2, [r7, #8]
 8001fdc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ff0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ff4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ff6:	4a04      	ldr	r2, [pc, #16]	; (8002008 <__NVIC_SetPriorityGrouping+0x44>)
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	60d3      	str	r3, [r2, #12]
}
 8001ffc:	bf00      	nop
 8001ffe:	3714      	adds	r7, #20
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr
 8002008:	e000ed00 	.word	0xe000ed00

0800200c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002010:	4b04      	ldr	r3, [pc, #16]	; (8002024 <__NVIC_GetPriorityGrouping+0x18>)
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	0a1b      	lsrs	r3, r3, #8
 8002016:	f003 0307 	and.w	r3, r3, #7
}
 800201a:	4618      	mov	r0, r3
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr
 8002024:	e000ed00 	.word	0xe000ed00

08002028 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	4603      	mov	r3, r0
 8002030:	6039      	str	r1, [r7, #0]
 8002032:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002034:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002038:	2b00      	cmp	r3, #0
 800203a:	db0a      	blt.n	8002052 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	b2da      	uxtb	r2, r3
 8002040:	490c      	ldr	r1, [pc, #48]	; (8002074 <__NVIC_SetPriority+0x4c>)
 8002042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002046:	0112      	lsls	r2, r2, #4
 8002048:	b2d2      	uxtb	r2, r2
 800204a:	440b      	add	r3, r1
 800204c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002050:	e00a      	b.n	8002068 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	b2da      	uxtb	r2, r3
 8002056:	4908      	ldr	r1, [pc, #32]	; (8002078 <__NVIC_SetPriority+0x50>)
 8002058:	79fb      	ldrb	r3, [r7, #7]
 800205a:	f003 030f 	and.w	r3, r3, #15
 800205e:	3b04      	subs	r3, #4
 8002060:	0112      	lsls	r2, r2, #4
 8002062:	b2d2      	uxtb	r2, r2
 8002064:	440b      	add	r3, r1
 8002066:	761a      	strb	r2, [r3, #24]
}
 8002068:	bf00      	nop
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr
 8002074:	e000e100 	.word	0xe000e100
 8002078:	e000ed00 	.word	0xe000ed00

0800207c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800207c:	b480      	push	{r7}
 800207e:	b089      	sub	sp, #36	; 0x24
 8002080:	af00      	add	r7, sp, #0
 8002082:	60f8      	str	r0, [r7, #12]
 8002084:	60b9      	str	r1, [r7, #8]
 8002086:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	f003 0307 	and.w	r3, r3, #7
 800208e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002090:	69fb      	ldr	r3, [r7, #28]
 8002092:	f1c3 0307 	rsb	r3, r3, #7
 8002096:	2b04      	cmp	r3, #4
 8002098:	bf28      	it	cs
 800209a:	2304      	movcs	r3, #4
 800209c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800209e:	69fb      	ldr	r3, [r7, #28]
 80020a0:	3304      	adds	r3, #4
 80020a2:	2b06      	cmp	r3, #6
 80020a4:	d902      	bls.n	80020ac <NVIC_EncodePriority+0x30>
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	3b03      	subs	r3, #3
 80020aa:	e000      	b.n	80020ae <NVIC_EncodePriority+0x32>
 80020ac:	2300      	movs	r3, #0
 80020ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80020b4:	69bb      	ldr	r3, [r7, #24]
 80020b6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ba:	43da      	mvns	r2, r3
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	401a      	ands	r2, r3
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020c4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	fa01 f303 	lsl.w	r3, r1, r3
 80020ce:	43d9      	mvns	r1, r3
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020d4:	4313      	orrs	r3, r2
         );
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3724      	adds	r7, #36	; 0x24
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr
	...

080020e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	3b01      	subs	r3, #1
 80020f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020f4:	d301      	bcc.n	80020fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020f6:	2301      	movs	r3, #1
 80020f8:	e00f      	b.n	800211a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020fa:	4a0a      	ldr	r2, [pc, #40]	; (8002124 <SysTick_Config+0x40>)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	3b01      	subs	r3, #1
 8002100:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002102:	210f      	movs	r1, #15
 8002104:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002108:	f7ff ff8e 	bl	8002028 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800210c:	4b05      	ldr	r3, [pc, #20]	; (8002124 <SysTick_Config+0x40>)
 800210e:	2200      	movs	r2, #0
 8002110:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002112:	4b04      	ldr	r3, [pc, #16]	; (8002124 <SysTick_Config+0x40>)
 8002114:	2207      	movs	r2, #7
 8002116:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002118:	2300      	movs	r3, #0
}
 800211a:	4618      	mov	r0, r3
 800211c:	3708      	adds	r7, #8
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	e000e010 	.word	0xe000e010

08002128 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b082      	sub	sp, #8
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002130:	6878      	ldr	r0, [r7, #4]
 8002132:	f7ff ff47 	bl	8001fc4 <__NVIC_SetPriorityGrouping>
}
 8002136:	bf00      	nop
 8002138:	3708      	adds	r7, #8
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}

0800213e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800213e:	b580      	push	{r7, lr}
 8002140:	b086      	sub	sp, #24
 8002142:	af00      	add	r7, sp, #0
 8002144:	4603      	mov	r3, r0
 8002146:	60b9      	str	r1, [r7, #8]
 8002148:	607a      	str	r2, [r7, #4]
 800214a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800214c:	2300      	movs	r3, #0
 800214e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002150:	f7ff ff5c 	bl	800200c <__NVIC_GetPriorityGrouping>
 8002154:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	68b9      	ldr	r1, [r7, #8]
 800215a:	6978      	ldr	r0, [r7, #20]
 800215c:	f7ff ff8e 	bl	800207c <NVIC_EncodePriority>
 8002160:	4602      	mov	r2, r0
 8002162:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002166:	4611      	mov	r1, r2
 8002168:	4618      	mov	r0, r3
 800216a:	f7ff ff5d 	bl	8002028 <__NVIC_SetPriority>
}
 800216e:	bf00      	nop
 8002170:	3718      	adds	r7, #24
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}

08002176 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002176:	b580      	push	{r7, lr}
 8002178:	b082      	sub	sp, #8
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f7ff ffb0 	bl	80020e4 <SysTick_Config>
 8002184:	4603      	mov	r3, r0
}
 8002186:	4618      	mov	r0, r3
 8002188:	3708      	adds	r7, #8
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
	...

08002190 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002190:	b480      	push	{r7}
 8002192:	b087      	sub	sp, #28
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
 8002198:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800219a:	2300      	movs	r3, #0
 800219c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800219e:	e166      	b.n	800246e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	2101      	movs	r1, #1
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	fa01 f303 	lsl.w	r3, r1, r3
 80021ac:	4013      	ands	r3, r2
 80021ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	f000 8158 	beq.w	8002468 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f003 0303 	and.w	r3, r3, #3
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d005      	beq.n	80021d0 <HAL_GPIO_Init+0x40>
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f003 0303 	and.w	r3, r3, #3
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d130      	bne.n	8002232 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	005b      	lsls	r3, r3, #1
 80021da:	2203      	movs	r2, #3
 80021dc:	fa02 f303 	lsl.w	r3, r2, r3
 80021e0:	43db      	mvns	r3, r3
 80021e2:	693a      	ldr	r2, [r7, #16]
 80021e4:	4013      	ands	r3, r2
 80021e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	68da      	ldr	r2, [r3, #12]
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	005b      	lsls	r3, r3, #1
 80021f0:	fa02 f303 	lsl.w	r3, r2, r3
 80021f4:	693a      	ldr	r2, [r7, #16]
 80021f6:	4313      	orrs	r3, r2
 80021f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	693a      	ldr	r2, [r7, #16]
 80021fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002206:	2201      	movs	r2, #1
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	fa02 f303 	lsl.w	r3, r2, r3
 800220e:	43db      	mvns	r3, r3
 8002210:	693a      	ldr	r2, [r7, #16]
 8002212:	4013      	ands	r3, r2
 8002214:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	091b      	lsrs	r3, r3, #4
 800221c:	f003 0201 	and.w	r2, r3, #1
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	fa02 f303 	lsl.w	r3, r2, r3
 8002226:	693a      	ldr	r2, [r7, #16]
 8002228:	4313      	orrs	r3, r2
 800222a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	693a      	ldr	r2, [r7, #16]
 8002230:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	f003 0303 	and.w	r3, r3, #3
 800223a:	2b03      	cmp	r3, #3
 800223c:	d017      	beq.n	800226e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	005b      	lsls	r3, r3, #1
 8002248:	2203      	movs	r2, #3
 800224a:	fa02 f303 	lsl.w	r3, r2, r3
 800224e:	43db      	mvns	r3, r3
 8002250:	693a      	ldr	r2, [r7, #16]
 8002252:	4013      	ands	r3, r2
 8002254:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	689a      	ldr	r2, [r3, #8]
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	005b      	lsls	r3, r3, #1
 800225e:	fa02 f303 	lsl.w	r3, r2, r3
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	4313      	orrs	r3, r2
 8002266:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	693a      	ldr	r2, [r7, #16]
 800226c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	f003 0303 	and.w	r3, r3, #3
 8002276:	2b02      	cmp	r3, #2
 8002278:	d123      	bne.n	80022c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	08da      	lsrs	r2, r3, #3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	3208      	adds	r2, #8
 8002282:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002286:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	f003 0307 	and.w	r3, r3, #7
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	220f      	movs	r2, #15
 8002292:	fa02 f303 	lsl.w	r3, r2, r3
 8002296:	43db      	mvns	r3, r3
 8002298:	693a      	ldr	r2, [r7, #16]
 800229a:	4013      	ands	r3, r2
 800229c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	691a      	ldr	r2, [r3, #16]
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	f003 0307 	and.w	r3, r3, #7
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	fa02 f303 	lsl.w	r3, r2, r3
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	08da      	lsrs	r2, r3, #3
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	3208      	adds	r2, #8
 80022bc:	6939      	ldr	r1, [r7, #16]
 80022be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	005b      	lsls	r3, r3, #1
 80022cc:	2203      	movs	r2, #3
 80022ce:	fa02 f303 	lsl.w	r3, r2, r3
 80022d2:	43db      	mvns	r3, r3
 80022d4:	693a      	ldr	r2, [r7, #16]
 80022d6:	4013      	ands	r3, r2
 80022d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	f003 0203 	and.w	r2, r3, #3
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	005b      	lsls	r3, r3, #1
 80022e6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ea:	693a      	ldr	r2, [r7, #16]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	693a      	ldr	r2, [r7, #16]
 80022f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	f000 80b2 	beq.w	8002468 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002304:	4b61      	ldr	r3, [pc, #388]	; (800248c <HAL_GPIO_Init+0x2fc>)
 8002306:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002308:	4a60      	ldr	r2, [pc, #384]	; (800248c <HAL_GPIO_Init+0x2fc>)
 800230a:	f043 0301 	orr.w	r3, r3, #1
 800230e:	6613      	str	r3, [r2, #96]	; 0x60
 8002310:	4b5e      	ldr	r3, [pc, #376]	; (800248c <HAL_GPIO_Init+0x2fc>)
 8002312:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002314:	f003 0301 	and.w	r3, r3, #1
 8002318:	60bb      	str	r3, [r7, #8]
 800231a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800231c:	4a5c      	ldr	r2, [pc, #368]	; (8002490 <HAL_GPIO_Init+0x300>)
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	089b      	lsrs	r3, r3, #2
 8002322:	3302      	adds	r3, #2
 8002324:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002328:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	f003 0303 	and.w	r3, r3, #3
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	220f      	movs	r2, #15
 8002334:	fa02 f303 	lsl.w	r3, r2, r3
 8002338:	43db      	mvns	r3, r3
 800233a:	693a      	ldr	r2, [r7, #16]
 800233c:	4013      	ands	r3, r2
 800233e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002346:	d02b      	beq.n	80023a0 <HAL_GPIO_Init+0x210>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	4a52      	ldr	r2, [pc, #328]	; (8002494 <HAL_GPIO_Init+0x304>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d025      	beq.n	800239c <HAL_GPIO_Init+0x20c>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	4a51      	ldr	r2, [pc, #324]	; (8002498 <HAL_GPIO_Init+0x308>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d01f      	beq.n	8002398 <HAL_GPIO_Init+0x208>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4a50      	ldr	r2, [pc, #320]	; (800249c <HAL_GPIO_Init+0x30c>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d019      	beq.n	8002394 <HAL_GPIO_Init+0x204>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	4a4f      	ldr	r2, [pc, #316]	; (80024a0 <HAL_GPIO_Init+0x310>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d013      	beq.n	8002390 <HAL_GPIO_Init+0x200>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	4a4e      	ldr	r2, [pc, #312]	; (80024a4 <HAL_GPIO_Init+0x314>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d00d      	beq.n	800238c <HAL_GPIO_Init+0x1fc>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	4a4d      	ldr	r2, [pc, #308]	; (80024a8 <HAL_GPIO_Init+0x318>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d007      	beq.n	8002388 <HAL_GPIO_Init+0x1f8>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	4a4c      	ldr	r2, [pc, #304]	; (80024ac <HAL_GPIO_Init+0x31c>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d101      	bne.n	8002384 <HAL_GPIO_Init+0x1f4>
 8002380:	2307      	movs	r3, #7
 8002382:	e00e      	b.n	80023a2 <HAL_GPIO_Init+0x212>
 8002384:	2308      	movs	r3, #8
 8002386:	e00c      	b.n	80023a2 <HAL_GPIO_Init+0x212>
 8002388:	2306      	movs	r3, #6
 800238a:	e00a      	b.n	80023a2 <HAL_GPIO_Init+0x212>
 800238c:	2305      	movs	r3, #5
 800238e:	e008      	b.n	80023a2 <HAL_GPIO_Init+0x212>
 8002390:	2304      	movs	r3, #4
 8002392:	e006      	b.n	80023a2 <HAL_GPIO_Init+0x212>
 8002394:	2303      	movs	r3, #3
 8002396:	e004      	b.n	80023a2 <HAL_GPIO_Init+0x212>
 8002398:	2302      	movs	r3, #2
 800239a:	e002      	b.n	80023a2 <HAL_GPIO_Init+0x212>
 800239c:	2301      	movs	r3, #1
 800239e:	e000      	b.n	80023a2 <HAL_GPIO_Init+0x212>
 80023a0:	2300      	movs	r3, #0
 80023a2:	697a      	ldr	r2, [r7, #20]
 80023a4:	f002 0203 	and.w	r2, r2, #3
 80023a8:	0092      	lsls	r2, r2, #2
 80023aa:	4093      	lsls	r3, r2
 80023ac:	693a      	ldr	r2, [r7, #16]
 80023ae:	4313      	orrs	r3, r2
 80023b0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80023b2:	4937      	ldr	r1, [pc, #220]	; (8002490 <HAL_GPIO_Init+0x300>)
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	089b      	lsrs	r3, r3, #2
 80023b8:	3302      	adds	r3, #2
 80023ba:	693a      	ldr	r2, [r7, #16]
 80023bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023c0:	4b3b      	ldr	r3, [pc, #236]	; (80024b0 <HAL_GPIO_Init+0x320>)
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	43db      	mvns	r3, r3
 80023ca:	693a      	ldr	r2, [r7, #16]
 80023cc:	4013      	ands	r3, r2
 80023ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d003      	beq.n	80023e4 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80023dc:	693a      	ldr	r2, [r7, #16]
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	4313      	orrs	r3, r2
 80023e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80023e4:	4a32      	ldr	r2, [pc, #200]	; (80024b0 <HAL_GPIO_Init+0x320>)
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80023ea:	4b31      	ldr	r3, [pc, #196]	; (80024b0 <HAL_GPIO_Init+0x320>)
 80023ec:	68db      	ldr	r3, [r3, #12]
 80023ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	43db      	mvns	r3, r3
 80023f4:	693a      	ldr	r2, [r7, #16]
 80023f6:	4013      	ands	r3, r2
 80023f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002402:	2b00      	cmp	r3, #0
 8002404:	d003      	beq.n	800240e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002406:	693a      	ldr	r2, [r7, #16]
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	4313      	orrs	r3, r2
 800240c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800240e:	4a28      	ldr	r2, [pc, #160]	; (80024b0 <HAL_GPIO_Init+0x320>)
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002414:	4b26      	ldr	r3, [pc, #152]	; (80024b0 <HAL_GPIO_Init+0x320>)
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	43db      	mvns	r3, r3
 800241e:	693a      	ldr	r2, [r7, #16]
 8002420:	4013      	ands	r3, r2
 8002422:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800242c:	2b00      	cmp	r3, #0
 800242e:	d003      	beq.n	8002438 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002430:	693a      	ldr	r2, [r7, #16]
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	4313      	orrs	r3, r2
 8002436:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002438:	4a1d      	ldr	r2, [pc, #116]	; (80024b0 <HAL_GPIO_Init+0x320>)
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800243e:	4b1c      	ldr	r3, [pc, #112]	; (80024b0 <HAL_GPIO_Init+0x320>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	43db      	mvns	r3, r3
 8002448:	693a      	ldr	r2, [r7, #16]
 800244a:	4013      	ands	r3, r2
 800244c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d003      	beq.n	8002462 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800245a:	693a      	ldr	r2, [r7, #16]
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	4313      	orrs	r3, r2
 8002460:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002462:	4a13      	ldr	r2, [pc, #76]	; (80024b0 <HAL_GPIO_Init+0x320>)
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	3301      	adds	r3, #1
 800246c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	fa22 f303 	lsr.w	r3, r2, r3
 8002478:	2b00      	cmp	r3, #0
 800247a:	f47f ae91 	bne.w	80021a0 <HAL_GPIO_Init+0x10>
  }
}
 800247e:	bf00      	nop
 8002480:	bf00      	nop
 8002482:	371c      	adds	r7, #28
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr
 800248c:	40021000 	.word	0x40021000
 8002490:	40010000 	.word	0x40010000
 8002494:	48000400 	.word	0x48000400
 8002498:	48000800 	.word	0x48000800
 800249c:	48000c00 	.word	0x48000c00
 80024a0:	48001000 	.word	0x48001000
 80024a4:	48001400 	.word	0x48001400
 80024a8:	48001800 	.word	0x48001800
 80024ac:	48001c00 	.word	0x48001c00
 80024b0:	40010400 	.word	0x40010400

080024b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	460b      	mov	r3, r1
 80024be:	807b      	strh	r3, [r7, #2]
 80024c0:	4613      	mov	r3, r2
 80024c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024c4:	787b      	ldrb	r3, [r7, #1]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d003      	beq.n	80024d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024ca:	887a      	ldrh	r2, [r7, #2]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024d0:	e002      	b.n	80024d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024d2:	887a      	ldrh	r2, [r7, #2]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80024d8:	bf00      	nop
 80024da:	370c      	adds	r7, #12
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d101      	bne.n	80024f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e081      	b.n	80025fa <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d106      	bne.n	8002510 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2200      	movs	r2, #0
 8002506:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f7ff fa40 	bl	8001990 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2224      	movs	r2, #36	; 0x24
 8002514:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f022 0201 	bic.w	r2, r2, #1
 8002526:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	685a      	ldr	r2, [r3, #4]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002534:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	689a      	ldr	r2, [r3, #8]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002544:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	68db      	ldr	r3, [r3, #12]
 800254a:	2b01      	cmp	r3, #1
 800254c:	d107      	bne.n	800255e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	689a      	ldr	r2, [r3, #8]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800255a:	609a      	str	r2, [r3, #8]
 800255c:	e006      	b.n	800256c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	689a      	ldr	r2, [r3, #8]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800256a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	2b02      	cmp	r3, #2
 8002572:	d104      	bne.n	800257e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800257c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	687a      	ldr	r2, [r7, #4]
 8002586:	6812      	ldr	r2, [r2, #0]
 8002588:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800258c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002590:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	68da      	ldr	r2, [r3, #12]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80025a0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	691a      	ldr	r2, [r3, #16]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	695b      	ldr	r3, [r3, #20]
 80025aa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	699b      	ldr	r3, [r3, #24]
 80025b2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	430a      	orrs	r2, r1
 80025ba:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	69d9      	ldr	r1, [r3, #28]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6a1a      	ldr	r2, [r3, #32]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	430a      	orrs	r2, r1
 80025ca:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f042 0201 	orr.w	r2, r2, #1
 80025da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2200      	movs	r2, #0
 80025e0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2220      	movs	r2, #32
 80025e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2200      	movs	r2, #0
 80025ee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2200      	movs	r2, #0
 80025f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80025f8:	2300      	movs	r3, #0
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3708      	adds	r7, #8
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
	...

08002604 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b088      	sub	sp, #32
 8002608:	af02      	add	r7, sp, #8
 800260a:	60f8      	str	r0, [r7, #12]
 800260c:	607a      	str	r2, [r7, #4]
 800260e:	461a      	mov	r2, r3
 8002610:	460b      	mov	r3, r1
 8002612:	817b      	strh	r3, [r7, #10]
 8002614:	4613      	mov	r3, r2
 8002616:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800261e:	b2db      	uxtb	r3, r3
 8002620:	2b20      	cmp	r3, #32
 8002622:	f040 80da 	bne.w	80027da <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800262c:	2b01      	cmp	r3, #1
 800262e:	d101      	bne.n	8002634 <HAL_I2C_Master_Transmit+0x30>
 8002630:	2302      	movs	r3, #2
 8002632:	e0d3      	b.n	80027dc <HAL_I2C_Master_Transmit+0x1d8>
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	2201      	movs	r2, #1
 8002638:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800263c:	f7ff fb96 	bl	8001d6c <HAL_GetTick>
 8002640:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	9300      	str	r3, [sp, #0]
 8002646:	2319      	movs	r3, #25
 8002648:	2201      	movs	r2, #1
 800264a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800264e:	68f8      	ldr	r0, [r7, #12]
 8002650:	f000 fa5e 	bl	8002b10 <I2C_WaitOnFlagUntilTimeout>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d001      	beq.n	800265e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e0be      	b.n	80027dc <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2221      	movs	r2, #33	; 0x21
 8002662:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2210      	movs	r2, #16
 800266a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2200      	movs	r2, #0
 8002672:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	893a      	ldrh	r2, [r7, #8]
 800267e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	2200      	movs	r2, #0
 8002684:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800268a:	b29b      	uxth	r3, r3
 800268c:	2bff      	cmp	r3, #255	; 0xff
 800268e:	d90e      	bls.n	80026ae <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	22ff      	movs	r2, #255	; 0xff
 8002694:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800269a:	b2da      	uxtb	r2, r3
 800269c:	8979      	ldrh	r1, [r7, #10]
 800269e:	4b51      	ldr	r3, [pc, #324]	; (80027e4 <HAL_I2C_Master_Transmit+0x1e0>)
 80026a0:	9300      	str	r3, [sp, #0]
 80026a2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80026a6:	68f8      	ldr	r0, [r7, #12]
 80026a8:	f000 fbda 	bl	8002e60 <I2C_TransferConfig>
 80026ac:	e06c      	b.n	8002788 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026b2:	b29a      	uxth	r2, r3
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026bc:	b2da      	uxtb	r2, r3
 80026be:	8979      	ldrh	r1, [r7, #10]
 80026c0:	4b48      	ldr	r3, [pc, #288]	; (80027e4 <HAL_I2C_Master_Transmit+0x1e0>)
 80026c2:	9300      	str	r3, [sp, #0]
 80026c4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80026c8:	68f8      	ldr	r0, [r7, #12]
 80026ca:	f000 fbc9 	bl	8002e60 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80026ce:	e05b      	b.n	8002788 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026d0:	697a      	ldr	r2, [r7, #20]
 80026d2:	6a39      	ldr	r1, [r7, #32]
 80026d4:	68f8      	ldr	r0, [r7, #12]
 80026d6:	f000 fa5b 	bl	8002b90 <I2C_WaitOnTXISFlagUntilTimeout>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d001      	beq.n	80026e4 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	e07b      	b.n	80027dc <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e8:	781a      	ldrb	r2, [r3, #0]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f4:	1c5a      	adds	r2, r3, #1
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026fe:	b29b      	uxth	r3, r3
 8002700:	3b01      	subs	r3, #1
 8002702:	b29a      	uxth	r2, r3
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800270c:	3b01      	subs	r3, #1
 800270e:	b29a      	uxth	r2, r3
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002718:	b29b      	uxth	r3, r3
 800271a:	2b00      	cmp	r3, #0
 800271c:	d034      	beq.n	8002788 <HAL_I2C_Master_Transmit+0x184>
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002722:	2b00      	cmp	r3, #0
 8002724:	d130      	bne.n	8002788 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	9300      	str	r3, [sp, #0]
 800272a:	6a3b      	ldr	r3, [r7, #32]
 800272c:	2200      	movs	r2, #0
 800272e:	2180      	movs	r1, #128	; 0x80
 8002730:	68f8      	ldr	r0, [r7, #12]
 8002732:	f000 f9ed 	bl	8002b10 <I2C_WaitOnFlagUntilTimeout>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d001      	beq.n	8002740 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	e04d      	b.n	80027dc <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002744:	b29b      	uxth	r3, r3
 8002746:	2bff      	cmp	r3, #255	; 0xff
 8002748:	d90e      	bls.n	8002768 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	22ff      	movs	r2, #255	; 0xff
 800274e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002754:	b2da      	uxtb	r2, r3
 8002756:	8979      	ldrh	r1, [r7, #10]
 8002758:	2300      	movs	r3, #0
 800275a:	9300      	str	r3, [sp, #0]
 800275c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002760:	68f8      	ldr	r0, [r7, #12]
 8002762:	f000 fb7d 	bl	8002e60 <I2C_TransferConfig>
 8002766:	e00f      	b.n	8002788 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800276c:	b29a      	uxth	r2, r3
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002776:	b2da      	uxtb	r2, r3
 8002778:	8979      	ldrh	r1, [r7, #10]
 800277a:	2300      	movs	r3, #0
 800277c:	9300      	str	r3, [sp, #0]
 800277e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002782:	68f8      	ldr	r0, [r7, #12]
 8002784:	f000 fb6c 	bl	8002e60 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800278c:	b29b      	uxth	r3, r3
 800278e:	2b00      	cmp	r3, #0
 8002790:	d19e      	bne.n	80026d0 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002792:	697a      	ldr	r2, [r7, #20]
 8002794:	6a39      	ldr	r1, [r7, #32]
 8002796:	68f8      	ldr	r0, [r7, #12]
 8002798:	f000 fa3a 	bl	8002c10 <I2C_WaitOnSTOPFlagUntilTimeout>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d001      	beq.n	80027a6 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e01a      	b.n	80027dc <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	2220      	movs	r2, #32
 80027ac:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	6859      	ldr	r1, [r3, #4]
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	4b0b      	ldr	r3, [pc, #44]	; (80027e8 <HAL_I2C_Master_Transmit+0x1e4>)
 80027ba:	400b      	ands	r3, r1
 80027bc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2220      	movs	r2, #32
 80027c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	2200      	movs	r2, #0
 80027ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2200      	movs	r2, #0
 80027d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80027d6:	2300      	movs	r3, #0
 80027d8:	e000      	b.n	80027dc <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80027da:	2302      	movs	r3, #2
  }
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3718      	adds	r7, #24
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	80002000 	.word	0x80002000
 80027e8:	fe00e800 	.word	0xfe00e800

080027ec <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b088      	sub	sp, #32
 80027f0:	af02      	add	r7, sp, #8
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	4608      	mov	r0, r1
 80027f6:	4611      	mov	r1, r2
 80027f8:	461a      	mov	r2, r3
 80027fa:	4603      	mov	r3, r0
 80027fc:	817b      	strh	r3, [r7, #10]
 80027fe:	460b      	mov	r3, r1
 8002800:	813b      	strh	r3, [r7, #8]
 8002802:	4613      	mov	r3, r2
 8002804:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800280c:	b2db      	uxtb	r3, r3
 800280e:	2b20      	cmp	r3, #32
 8002810:	f040 80fd 	bne.w	8002a0e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002814:	6a3b      	ldr	r3, [r7, #32]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d002      	beq.n	8002820 <HAL_I2C_Mem_Read+0x34>
 800281a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800281c:	2b00      	cmp	r3, #0
 800281e:	d105      	bne.n	800282c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002826:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	e0f1      	b.n	8002a10 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002832:	2b01      	cmp	r3, #1
 8002834:	d101      	bne.n	800283a <HAL_I2C_Mem_Read+0x4e>
 8002836:	2302      	movs	r3, #2
 8002838:	e0ea      	b.n	8002a10 <HAL_I2C_Mem_Read+0x224>
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	2201      	movs	r2, #1
 800283e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002842:	f7ff fa93 	bl	8001d6c <HAL_GetTick>
 8002846:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	9300      	str	r3, [sp, #0]
 800284c:	2319      	movs	r3, #25
 800284e:	2201      	movs	r2, #1
 8002850:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002854:	68f8      	ldr	r0, [r7, #12]
 8002856:	f000 f95b 	bl	8002b10 <I2C_WaitOnFlagUntilTimeout>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	e0d5      	b.n	8002a10 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2222      	movs	r2, #34	; 0x22
 8002868:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2240      	movs	r2, #64	; 0x40
 8002870:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2200      	movs	r2, #0
 8002878:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	6a3a      	ldr	r2, [r7, #32]
 800287e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002884:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2200      	movs	r2, #0
 800288a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800288c:	88f8      	ldrh	r0, [r7, #6]
 800288e:	893a      	ldrh	r2, [r7, #8]
 8002890:	8979      	ldrh	r1, [r7, #10]
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	9301      	str	r3, [sp, #4]
 8002896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002898:	9300      	str	r3, [sp, #0]
 800289a:	4603      	mov	r3, r0
 800289c:	68f8      	ldr	r0, [r7, #12]
 800289e:	f000 f8bf 	bl	8002a20 <I2C_RequestMemoryRead>
 80028a2:	4603      	mov	r3, r0
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d005      	beq.n	80028b4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2200      	movs	r2, #0
 80028ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	e0ad      	b.n	8002a10 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028b8:	b29b      	uxth	r3, r3
 80028ba:	2bff      	cmp	r3, #255	; 0xff
 80028bc:	d90e      	bls.n	80028dc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	22ff      	movs	r2, #255	; 0xff
 80028c2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028c8:	b2da      	uxtb	r2, r3
 80028ca:	8979      	ldrh	r1, [r7, #10]
 80028cc:	4b52      	ldr	r3, [pc, #328]	; (8002a18 <HAL_I2C_Mem_Read+0x22c>)
 80028ce:	9300      	str	r3, [sp, #0]
 80028d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80028d4:	68f8      	ldr	r0, [r7, #12]
 80028d6:	f000 fac3 	bl	8002e60 <I2C_TransferConfig>
 80028da:	e00f      	b.n	80028fc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028e0:	b29a      	uxth	r2, r3
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ea:	b2da      	uxtb	r2, r3
 80028ec:	8979      	ldrh	r1, [r7, #10]
 80028ee:	4b4a      	ldr	r3, [pc, #296]	; (8002a18 <HAL_I2C_Mem_Read+0x22c>)
 80028f0:	9300      	str	r3, [sp, #0]
 80028f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028f6:	68f8      	ldr	r0, [r7, #12]
 80028f8:	f000 fab2 	bl	8002e60 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	9300      	str	r3, [sp, #0]
 8002900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002902:	2200      	movs	r2, #0
 8002904:	2104      	movs	r1, #4
 8002906:	68f8      	ldr	r0, [r7, #12]
 8002908:	f000 f902 	bl	8002b10 <I2C_WaitOnFlagUntilTimeout>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d001      	beq.n	8002916 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e07c      	b.n	8002a10 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002920:	b2d2      	uxtb	r2, r2
 8002922:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002928:	1c5a      	adds	r2, r3, #1
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002932:	3b01      	subs	r3, #1
 8002934:	b29a      	uxth	r2, r3
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800293e:	b29b      	uxth	r3, r3
 8002940:	3b01      	subs	r3, #1
 8002942:	b29a      	uxth	r2, r3
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800294c:	b29b      	uxth	r3, r3
 800294e:	2b00      	cmp	r3, #0
 8002950:	d034      	beq.n	80029bc <HAL_I2C_Mem_Read+0x1d0>
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002956:	2b00      	cmp	r3, #0
 8002958:	d130      	bne.n	80029bc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	9300      	str	r3, [sp, #0]
 800295e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002960:	2200      	movs	r2, #0
 8002962:	2180      	movs	r1, #128	; 0x80
 8002964:	68f8      	ldr	r0, [r7, #12]
 8002966:	f000 f8d3 	bl	8002b10 <I2C_WaitOnFlagUntilTimeout>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d001      	beq.n	8002974 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002970:	2301      	movs	r3, #1
 8002972:	e04d      	b.n	8002a10 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002978:	b29b      	uxth	r3, r3
 800297a:	2bff      	cmp	r3, #255	; 0xff
 800297c:	d90e      	bls.n	800299c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	22ff      	movs	r2, #255	; 0xff
 8002982:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002988:	b2da      	uxtb	r2, r3
 800298a:	8979      	ldrh	r1, [r7, #10]
 800298c:	2300      	movs	r3, #0
 800298e:	9300      	str	r3, [sp, #0]
 8002990:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002994:	68f8      	ldr	r0, [r7, #12]
 8002996:	f000 fa63 	bl	8002e60 <I2C_TransferConfig>
 800299a:	e00f      	b.n	80029bc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029a0:	b29a      	uxth	r2, r3
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029aa:	b2da      	uxtb	r2, r3
 80029ac:	8979      	ldrh	r1, [r7, #10]
 80029ae:	2300      	movs	r3, #0
 80029b0:	9300      	str	r3, [sp, #0]
 80029b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80029b6:	68f8      	ldr	r0, [r7, #12]
 80029b8:	f000 fa52 	bl	8002e60 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029c0:	b29b      	uxth	r3, r3
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d19a      	bne.n	80028fc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029c6:	697a      	ldr	r2, [r7, #20]
 80029c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80029ca:	68f8      	ldr	r0, [r7, #12]
 80029cc:	f000 f920 	bl	8002c10 <I2C_WaitOnSTOPFlagUntilTimeout>
 80029d0:	4603      	mov	r3, r0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d001      	beq.n	80029da <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	e01a      	b.n	8002a10 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	2220      	movs	r2, #32
 80029e0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	6859      	ldr	r1, [r3, #4]
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	4b0b      	ldr	r3, [pc, #44]	; (8002a1c <HAL_I2C_Mem_Read+0x230>)
 80029ee:	400b      	ands	r3, r1
 80029f0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2220      	movs	r2, #32
 80029f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	2200      	movs	r2, #0
 80029fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2200      	movs	r2, #0
 8002a06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	e000      	b.n	8002a10 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002a0e:	2302      	movs	r3, #2
  }
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	3718      	adds	r7, #24
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	80002400 	.word	0x80002400
 8002a1c:	fe00e800 	.word	0xfe00e800

08002a20 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b086      	sub	sp, #24
 8002a24:	af02      	add	r7, sp, #8
 8002a26:	60f8      	str	r0, [r7, #12]
 8002a28:	4608      	mov	r0, r1
 8002a2a:	4611      	mov	r1, r2
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	4603      	mov	r3, r0
 8002a30:	817b      	strh	r3, [r7, #10]
 8002a32:	460b      	mov	r3, r1
 8002a34:	813b      	strh	r3, [r7, #8]
 8002a36:	4613      	mov	r3, r2
 8002a38:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002a3a:	88fb      	ldrh	r3, [r7, #6]
 8002a3c:	b2da      	uxtb	r2, r3
 8002a3e:	8979      	ldrh	r1, [r7, #10]
 8002a40:	4b20      	ldr	r3, [pc, #128]	; (8002ac4 <I2C_RequestMemoryRead+0xa4>)
 8002a42:	9300      	str	r3, [sp, #0]
 8002a44:	2300      	movs	r3, #0
 8002a46:	68f8      	ldr	r0, [r7, #12]
 8002a48:	f000 fa0a 	bl	8002e60 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a4c:	69fa      	ldr	r2, [r7, #28]
 8002a4e:	69b9      	ldr	r1, [r7, #24]
 8002a50:	68f8      	ldr	r0, [r7, #12]
 8002a52:	f000 f89d 	bl	8002b90 <I2C_WaitOnTXISFlagUntilTimeout>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d001      	beq.n	8002a60 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e02c      	b.n	8002aba <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002a60:	88fb      	ldrh	r3, [r7, #6]
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d105      	bne.n	8002a72 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a66:	893b      	ldrh	r3, [r7, #8]
 8002a68:	b2da      	uxtb	r2, r3
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	629a      	str	r2, [r3, #40]	; 0x28
 8002a70:	e015      	b.n	8002a9e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002a72:	893b      	ldrh	r3, [r7, #8]
 8002a74:	0a1b      	lsrs	r3, r3, #8
 8002a76:	b29b      	uxth	r3, r3
 8002a78:	b2da      	uxtb	r2, r3
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a80:	69fa      	ldr	r2, [r7, #28]
 8002a82:	69b9      	ldr	r1, [r7, #24]
 8002a84:	68f8      	ldr	r0, [r7, #12]
 8002a86:	f000 f883 	bl	8002b90 <I2C_WaitOnTXISFlagUntilTimeout>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e012      	b.n	8002aba <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a94:	893b      	ldrh	r3, [r7, #8]
 8002a96:	b2da      	uxtb	r2, r3
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002a9e:	69fb      	ldr	r3, [r7, #28]
 8002aa0:	9300      	str	r3, [sp, #0]
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	2140      	movs	r1, #64	; 0x40
 8002aa8:	68f8      	ldr	r0, [r7, #12]
 8002aaa:	f000 f831 	bl	8002b10 <I2C_WaitOnFlagUntilTimeout>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d001      	beq.n	8002ab8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e000      	b.n	8002aba <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002ab8:	2300      	movs	r3, #0
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3710      	adds	r7, #16
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	80002000 	.word	0x80002000

08002ac8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	699b      	ldr	r3, [r3, #24]
 8002ad6:	f003 0302 	and.w	r3, r3, #2
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d103      	bne.n	8002ae6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	699b      	ldr	r3, [r3, #24]
 8002aec:	f003 0301 	and.w	r3, r3, #1
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d007      	beq.n	8002b04 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	699a      	ldr	r2, [r3, #24]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f042 0201 	orr.w	r2, r2, #1
 8002b02:	619a      	str	r2, [r3, #24]
  }
}
 8002b04:	bf00      	nop
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	60f8      	str	r0, [r7, #12]
 8002b18:	60b9      	str	r1, [r7, #8]
 8002b1a:	603b      	str	r3, [r7, #0]
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b20:	e022      	b.n	8002b68 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b28:	d01e      	beq.n	8002b68 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b2a:	f7ff f91f 	bl	8001d6c <HAL_GetTick>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	69bb      	ldr	r3, [r7, #24]
 8002b32:	1ad3      	subs	r3, r2, r3
 8002b34:	683a      	ldr	r2, [r7, #0]
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d302      	bcc.n	8002b40 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d113      	bne.n	8002b68 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b44:	f043 0220 	orr.w	r2, r3, #32
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2220      	movs	r2, #32
 8002b50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2200      	movs	r2, #0
 8002b58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e00f      	b.n	8002b88 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	699a      	ldr	r2, [r3, #24]
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	4013      	ands	r3, r2
 8002b72:	68ba      	ldr	r2, [r7, #8]
 8002b74:	429a      	cmp	r2, r3
 8002b76:	bf0c      	ite	eq
 8002b78:	2301      	moveq	r3, #1
 8002b7a:	2300      	movne	r3, #0
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	461a      	mov	r2, r3
 8002b80:	79fb      	ldrb	r3, [r7, #7]
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d0cd      	beq.n	8002b22 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002b86:	2300      	movs	r3, #0
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	3710      	adds	r7, #16
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}

08002b90 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b084      	sub	sp, #16
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	60f8      	str	r0, [r7, #12]
 8002b98:	60b9      	str	r1, [r7, #8]
 8002b9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002b9c:	e02c      	b.n	8002bf8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b9e:	687a      	ldr	r2, [r7, #4]
 8002ba0:	68b9      	ldr	r1, [r7, #8]
 8002ba2:	68f8      	ldr	r0, [r7, #12]
 8002ba4:	f000 f870 	bl	8002c88 <I2C_IsErrorOccurred>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d001      	beq.n	8002bb2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e02a      	b.n	8002c08 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002bb8:	d01e      	beq.n	8002bf8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bba:	f7ff f8d7 	bl	8001d6c <HAL_GetTick>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	68ba      	ldr	r2, [r7, #8]
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d302      	bcc.n	8002bd0 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d113      	bne.n	8002bf8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bd4:	f043 0220 	orr.w	r2, r3, #32
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2220      	movs	r2, #32
 8002be0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2200      	movs	r2, #0
 8002be8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	e007      	b.n	8002c08 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	699b      	ldr	r3, [r3, #24]
 8002bfe:	f003 0302 	and.w	r3, r3, #2
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d1cb      	bne.n	8002b9e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002c06:	2300      	movs	r3, #0
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3710      	adds	r7, #16
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	60b9      	str	r1, [r7, #8]
 8002c1a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c1c:	e028      	b.n	8002c70 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c1e:	687a      	ldr	r2, [r7, #4]
 8002c20:	68b9      	ldr	r1, [r7, #8]
 8002c22:	68f8      	ldr	r0, [r7, #12]
 8002c24:	f000 f830 	bl	8002c88 <I2C_IsErrorOccurred>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d001      	beq.n	8002c32 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e026      	b.n	8002c80 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c32:	f7ff f89b 	bl	8001d6c <HAL_GetTick>
 8002c36:	4602      	mov	r2, r0
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	1ad3      	subs	r3, r2, r3
 8002c3c:	68ba      	ldr	r2, [r7, #8]
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d302      	bcc.n	8002c48 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d113      	bne.n	8002c70 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c4c:	f043 0220 	orr.w	r2, r3, #32
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2220      	movs	r2, #32
 8002c58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2200      	movs	r2, #0
 8002c68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e007      	b.n	8002c80 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	699b      	ldr	r3, [r3, #24]
 8002c76:	f003 0320 	and.w	r3, r3, #32
 8002c7a:	2b20      	cmp	r3, #32
 8002c7c:	d1cf      	bne.n	8002c1e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002c7e:	2300      	movs	r3, #0
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3710      	adds	r7, #16
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}

08002c88 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b08a      	sub	sp, #40	; 0x28
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	60f8      	str	r0, [r7, #12]
 8002c90:	60b9      	str	r1, [r7, #8]
 8002c92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c94:	2300      	movs	r3, #0
 8002c96:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	699b      	ldr	r3, [r3, #24]
 8002ca0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	f003 0310 	and.w	r3, r3, #16
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d075      	beq.n	8002da0 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	2210      	movs	r2, #16
 8002cba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002cbc:	e056      	b.n	8002d6c <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002cc4:	d052      	beq.n	8002d6c <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002cc6:	f7ff f851 	bl	8001d6c <HAL_GetTick>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	1ad3      	subs	r3, r2, r3
 8002cd0:	68ba      	ldr	r2, [r7, #8]
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	d302      	bcc.n	8002cdc <I2C_IsErrorOccurred+0x54>
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d147      	bne.n	8002d6c <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ce6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002cee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	699b      	ldr	r3, [r3, #24]
 8002cf6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002cfa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002cfe:	d12e      	bne.n	8002d5e <I2C_IsErrorOccurred+0xd6>
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002d06:	d02a      	beq.n	8002d5e <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8002d08:	7cfb      	ldrb	r3, [r7, #19]
 8002d0a:	2b20      	cmp	r3, #32
 8002d0c:	d027      	beq.n	8002d5e <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	685a      	ldr	r2, [r3, #4]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d1c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002d1e:	f7ff f825 	bl	8001d6c <HAL_GetTick>
 8002d22:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d24:	e01b      	b.n	8002d5e <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002d26:	f7ff f821 	bl	8001d6c <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	69fb      	ldr	r3, [r7, #28]
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	2b19      	cmp	r3, #25
 8002d32:	d914      	bls.n	8002d5e <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d38:	f043 0220 	orr.w	r2, r3, #32
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2220      	movs	r2, #32
 8002d44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	699b      	ldr	r3, [r3, #24]
 8002d64:	f003 0320 	and.w	r3, r3, #32
 8002d68:	2b20      	cmp	r3, #32
 8002d6a:	d1dc      	bne.n	8002d26 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	699b      	ldr	r3, [r3, #24]
 8002d72:	f003 0320 	and.w	r3, r3, #32
 8002d76:	2b20      	cmp	r3, #32
 8002d78:	d003      	beq.n	8002d82 <I2C_IsErrorOccurred+0xfa>
 8002d7a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d09d      	beq.n	8002cbe <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002d82:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d103      	bne.n	8002d92 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	2220      	movs	r2, #32
 8002d90:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002d92:	6a3b      	ldr	r3, [r7, #32]
 8002d94:	f043 0304 	orr.w	r3, r3, #4
 8002d98:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	699b      	ldr	r3, [r3, #24]
 8002da6:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002da8:	69bb      	ldr	r3, [r7, #24]
 8002daa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d00b      	beq.n	8002dca <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002db2:	6a3b      	ldr	r3, [r7, #32]
 8002db4:	f043 0301 	orr.w	r3, r3, #1
 8002db8:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002dc2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002dca:	69bb      	ldr	r3, [r7, #24]
 8002dcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d00b      	beq.n	8002dec <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002dd4:	6a3b      	ldr	r3, [r7, #32]
 8002dd6:	f043 0308 	orr.w	r3, r3, #8
 8002dda:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002de4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002dec:	69bb      	ldr	r3, [r7, #24]
 8002dee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d00b      	beq.n	8002e0e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002df6:	6a3b      	ldr	r3, [r7, #32]
 8002df8:	f043 0302 	orr.w	r3, r3, #2
 8002dfc:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e06:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002e0e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d01c      	beq.n	8002e50 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002e16:	68f8      	ldr	r0, [r7, #12]
 8002e18:	f7ff fe56 	bl	8002ac8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	6859      	ldr	r1, [r3, #4]
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	4b0d      	ldr	r3, [pc, #52]	; (8002e5c <I2C_IsErrorOccurred+0x1d4>)
 8002e28:	400b      	ands	r3, r1
 8002e2a:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e30:	6a3b      	ldr	r3, [r7, #32]
 8002e32:	431a      	orrs	r2, r3
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2220      	movs	r2, #32
 8002e3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2200      	movs	r2, #0
 8002e44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002e50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3728      	adds	r7, #40	; 0x28
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	fe00e800 	.word	0xfe00e800

08002e60 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b087      	sub	sp, #28
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	60f8      	str	r0, [r7, #12]
 8002e68:	607b      	str	r3, [r7, #4]
 8002e6a:	460b      	mov	r3, r1
 8002e6c:	817b      	strh	r3, [r7, #10]
 8002e6e:	4613      	mov	r3, r2
 8002e70:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e72:	897b      	ldrh	r3, [r7, #10]
 8002e74:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e78:	7a7b      	ldrb	r3, [r7, #9]
 8002e7a:	041b      	lsls	r3, r3, #16
 8002e7c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e80:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e86:	6a3b      	ldr	r3, [r7, #32]
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e8e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	685a      	ldr	r2, [r3, #4]
 8002e96:	6a3b      	ldr	r3, [r7, #32]
 8002e98:	0d5b      	lsrs	r3, r3, #21
 8002e9a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002e9e:	4b08      	ldr	r3, [pc, #32]	; (8002ec0 <I2C_TransferConfig+0x60>)
 8002ea0:	430b      	orrs	r3, r1
 8002ea2:	43db      	mvns	r3, r3
 8002ea4:	ea02 0103 	and.w	r1, r2, r3
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	697a      	ldr	r2, [r7, #20]
 8002eae:	430a      	orrs	r2, r1
 8002eb0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002eb2:	bf00      	nop
 8002eb4:	371c      	adds	r7, #28
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	03ff63ff 	.word	0x03ff63ff

08002ec4 <Custom_HAL_I2C_Mem_Read>:
HAL_StatusTypeDef Custom_HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,

										  uint8_t command, uint8_t startAddress, uint8_t addressStep, uint8_t nMemAddressRead,

										  uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b088      	sub	sp, #32
 8002ec8:	af04      	add	r7, sp, #16
 8002eca:	6078      	str	r0, [r7, #4]
 8002ecc:	4608      	mov	r0, r1
 8002ece:	4611      	mov	r1, r2
 8002ed0:	461a      	mov	r2, r3
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	807b      	strh	r3, [r7, #2]
 8002ed6:	460b      	mov	r3, r1
 8002ed8:	707b      	strb	r3, [r7, #1]
 8002eda:	4613      	mov	r3, r2
 8002edc:	703b      	strb	r3, [r7, #0]
  uint32_t tickstart;

  /* Check the parameters */
  //assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	2b20      	cmp	r3, #32
 8002ee8:	f040 8101 	bne.w	80030ee <Custom_HAL_I2C_Mem_Read+0x22a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002eec:	6a3b      	ldr	r3, [r7, #32]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d002      	beq.n	8002ef8 <Custom_HAL_I2C_Mem_Read+0x34>
 8002ef2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d105      	bne.n	8002f04 <Custom_HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002efe:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e0f5      	b.n	80030f0 <Custom_HAL_I2C_Mem_Read+0x22c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d101      	bne.n	8002f12 <Custom_HAL_I2C_Mem_Read+0x4e>
 8002f0e:	2302      	movs	r3, #2
 8002f10:	e0ee      	b.n	80030f0 <Custom_HAL_I2C_Mem_Read+0x22c>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2201      	movs	r2, #1
 8002f16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002f1a:	f7fe ff27 	bl	8001d6c <HAL_GetTick>
 8002f1e:	60f8      	str	r0, [r7, #12]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	9300      	str	r3, [sp, #0]
 8002f24:	2319      	movs	r3, #25
 8002f26:	2201      	movs	r2, #1
 8002f28:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002f2c:	6878      	ldr	r0, [r7, #4]
 8002f2e:	f7ff fdef 	bl	8002b10 <I2C_WaitOnFlagUntilTimeout>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d001      	beq.n	8002f3c <Custom_HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e0d9      	b.n	80030f0 <Custom_HAL_I2C_Mem_Read+0x22c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2222      	movs	r2, #34	; 0x22
 8002f40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2240      	movs	r2, #64	; 0x40
 8002f48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6a3a      	ldr	r2, [r7, #32]
 8002f56:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002f5c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2200      	movs	r2, #0
 8002f62:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if(Custom_I2C_RequestMemoryRead(hi2c, DevAddress,
 8002f64:	7838      	ldrb	r0, [r7, #0]
 8002f66:	787a      	ldrb	r2, [r7, #1]
 8002f68:	8879      	ldrh	r1, [r7, #2]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	9303      	str	r3, [sp, #12]
 8002f6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f70:	9302      	str	r3, [sp, #8]
 8002f72:	7f3b      	ldrb	r3, [r7, #28]
 8002f74:	9301      	str	r3, [sp, #4]
 8002f76:	7e3b      	ldrb	r3, [r7, #24]
 8002f78:	9300      	str	r3, [sp, #0]
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	f000 f8bf 	bl	8003100 <Custom_I2C_RequestMemoryRead>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d005      	beq.n	8002f94 <Custom_HAL_I2C_Mem_Read+0xd0>
    								command, startAddress,
									addressStep, nMemAddressRead,
									Timeout, tickstart) != HAL_OK)
    {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e0ad      	b.n	80030f0 <Custom_HAL_I2C_Mem_Read+0x22c>
    }


    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f98:	b29b      	uxth	r3, r3
 8002f9a:	2bff      	cmp	r3, #255	; 0xff
 8002f9c:	d90e      	bls.n	8002fbc <Custom_HAL_I2C_Mem_Read+0xf8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	22ff      	movs	r2, #255	; 0xff
 8002fa2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fa8:	b2da      	uxtb	r2, r3
 8002faa:	8879      	ldrh	r1, [r7, #2]
 8002fac:	4b52      	ldr	r3, [pc, #328]	; (80030f8 <Custom_HAL_I2C_Mem_Read+0x234>)
 8002fae:	9300      	str	r3, [sp, #0]
 8002fb0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	f7ff ff53 	bl	8002e60 <I2C_TransferConfig>
 8002fba:	e00f      	b.n	8002fdc <Custom_HAL_I2C_Mem_Read+0x118>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fc0:	b29a      	uxth	r2, r3
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fca:	b2da      	uxtb	r2, r3
 8002fcc:	8879      	ldrh	r1, [r7, #2]
 8002fce:	4b4a      	ldr	r3, [pc, #296]	; (80030f8 <Custom_HAL_I2C_Mem_Read+0x234>)
 8002fd0:	9300      	str	r3, [sp, #0]
 8002fd2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f7ff ff42 	bl	8002e60 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	9300      	str	r3, [sp, #0]
 8002fe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	2104      	movs	r1, #4
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f7ff fd92 	bl	8002b10 <I2C_WaitOnFlagUntilTimeout>
 8002fec:	4603      	mov	r3, r0
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d001      	beq.n	8002ff6 <Custom_HAL_I2C_Mem_Read+0x132>
      {
        return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e07c      	b.n	80030f0 <Custom_HAL_I2C_Mem_Read+0x22c>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003000:	b2d2      	uxtb	r2, r2
 8003002:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003008:	1c5a      	adds	r2, r3, #1
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003012:	3b01      	subs	r3, #1
 8003014:	b29a      	uxth	r2, r3
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800301e:	b29b      	uxth	r3, r3
 8003020:	3b01      	subs	r3, #1
 8003022:	b29a      	uxth	r2, r3
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800302c:	b29b      	uxth	r3, r3
 800302e:	2b00      	cmp	r3, #0
 8003030:	d034      	beq.n	800309c <Custom_HAL_I2C_Mem_Read+0x1d8>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003036:	2b00      	cmp	r3, #0
 8003038:	d130      	bne.n	800309c <Custom_HAL_I2C_Mem_Read+0x1d8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	9300      	str	r3, [sp, #0]
 800303e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003040:	2200      	movs	r2, #0
 8003042:	2180      	movs	r1, #128	; 0x80
 8003044:	6878      	ldr	r0, [r7, #4]
 8003046:	f7ff fd63 	bl	8002b10 <I2C_WaitOnFlagUntilTimeout>
 800304a:	4603      	mov	r3, r0
 800304c:	2b00      	cmp	r3, #0
 800304e:	d001      	beq.n	8003054 <Custom_HAL_I2C_Mem_Read+0x190>
        {
          return HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	e04d      	b.n	80030f0 <Custom_HAL_I2C_Mem_Read+0x22c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003058:	b29b      	uxth	r3, r3
 800305a:	2bff      	cmp	r3, #255	; 0xff
 800305c:	d90e      	bls.n	800307c <Custom_HAL_I2C_Mem_Read+0x1b8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	22ff      	movs	r2, #255	; 0xff
 8003062:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003068:	b2da      	uxtb	r2, r3
 800306a:	8879      	ldrh	r1, [r7, #2]
 800306c:	2300      	movs	r3, #0
 800306e:	9300      	str	r3, [sp, #0]
 8003070:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	f7ff fef3 	bl	8002e60 <I2C_TransferConfig>
 800307a:	e00f      	b.n	800309c <Custom_HAL_I2C_Mem_Read+0x1d8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003080:	b29a      	uxth	r2, r3
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800308a:	b2da      	uxtb	r2, r3
 800308c:	8879      	ldrh	r1, [r7, #2]
 800308e:	2300      	movs	r3, #0
 8003090:	9300      	str	r3, [sp, #0]
 8003092:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	f7ff fee2 	bl	8002e60 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030a0:	b29b      	uxth	r3, r3
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d19a      	bne.n	8002fdc <Custom_HAL_I2C_Mem_Read+0x118>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030a6:	68fa      	ldr	r2, [r7, #12]
 80030a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80030aa:	6878      	ldr	r0, [r7, #4]
 80030ac:	f7ff fdb0 	bl	8002c10 <I2C_WaitOnSTOPFlagUntilTimeout>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d001      	beq.n	80030ba <Custom_HAL_I2C_Mem_Read+0x1f6>
    {
      return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e01a      	b.n	80030f0 <Custom_HAL_I2C_Mem_Read+0x22c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	2220      	movs	r2, #32
 80030c0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	6859      	ldr	r1, [r3, #4]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	4b0b      	ldr	r3, [pc, #44]	; (80030fc <Custom_HAL_I2C_Mem_Read+0x238>)
 80030ce:	400b      	ands	r3, r1
 80030d0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2220      	movs	r2, #32
 80030d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2200      	movs	r2, #0
 80030de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2200      	movs	r2, #0
 80030e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80030ea:	2300      	movs	r3, #0
 80030ec:	e000      	b.n	80030f0 <Custom_HAL_I2C_Mem_Read+0x22c>
  }
  else
  {
    return HAL_BUSY;
 80030ee:	2302      	movs	r3, #2
  }
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3710      	adds	r7, #16
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	80002400 	.word	0x80002400
 80030fc:	fe00e800 	.word	0xfe00e800

08003100 <Custom_I2C_RequestMemoryRead>:

static HAL_StatusTypeDef Custom_I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint8_t command, uint8_t startAddress, uint8_t addressStep, uint8_t nMemAddressRead,
											   uint32_t Timeout, uint32_t Tickstart)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af02      	add	r7, sp, #8
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	4608      	mov	r0, r1
 800310a:	4611      	mov	r1, r2
 800310c:	461a      	mov	r2, r3
 800310e:	4603      	mov	r3, r0
 8003110:	807b      	strh	r3, [r7, #2]
 8003112:	460b      	mov	r3, r1
 8003114:	707b      	strb	r3, [r7, #1]
 8003116:	4613      	mov	r3, r2
 8003118:	703b      	strb	r3, [r7, #0]

									//The_num_of_bytes
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)4, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800311a:	8879      	ldrh	r1, [r7, #2]
 800311c:	4b28      	ldr	r3, [pc, #160]	; (80031c0 <Custom_I2C_RequestMemoryRead+0xc0>)
 800311e:	9300      	str	r3, [sp, #0]
 8003120:	2300      	movs	r3, #0
 8003122:	2204      	movs	r2, #4
 8003124:	6878      	ldr	r0, [r7, #4]
 8003126:	f7ff fe9b 	bl	8002e60 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800312a:	69fa      	ldr	r2, [r7, #28]
 800312c:	69b9      	ldr	r1, [r7, #24]
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f7ff fd2e 	bl	8002b90 <I2C_WaitOnTXISFlagUntilTimeout>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d001      	beq.n	800313e <Custom_I2C_RequestMemoryRead+0x3e>
  {
    return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e03b      	b.n	80031b6 <Custom_I2C_RequestMemoryRead+0xb6>
  }

// "mem_write"
  hi2c->Instance->TXDR = command;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	787a      	ldrb	r2, [r7, #1]
 8003144:	629a      	str	r2, [r3, #40]	; 0x28


  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003146:	69fa      	ldr	r2, [r7, #28]
 8003148:	69b9      	ldr	r1, [r7, #24]
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f7ff fd20 	bl	8002b90 <I2C_WaitOnTXISFlagUntilTimeout>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d001      	beq.n	800315a <Custom_I2C_RequestMemoryRead+0x5a>
  {
    return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e02d      	b.n	80031b6 <Custom_I2C_RequestMemoryRead+0xb6>
  }
  hi2c->Instance->TXDR = startAddress;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	783a      	ldrb	r2, [r7, #0]
 8003160:	629a      	str	r2, [r3, #40]	; 0x28


  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003162:	69fa      	ldr	r2, [r7, #28]
 8003164:	69b9      	ldr	r1, [r7, #24]
 8003166:	6878      	ldr	r0, [r7, #4]
 8003168:	f7ff fd12 	bl	8002b90 <I2C_WaitOnTXISFlagUntilTimeout>
 800316c:	4603      	mov	r3, r0
 800316e:	2b00      	cmp	r3, #0
 8003170:	d001      	beq.n	8003176 <Custom_I2C_RequestMemoryRead+0x76>
  {
    return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e01f      	b.n	80031b6 <Custom_I2C_RequestMemoryRead+0xb6>
  }
  hi2c->Instance->TXDR = addressStep;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	7c3a      	ldrb	r2, [r7, #16]
 800317c:	629a      	str	r2, [r3, #40]	; 0x28


  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800317e:	69fa      	ldr	r2, [r7, #28]
 8003180:	69b9      	ldr	r1, [r7, #24]
 8003182:	6878      	ldr	r0, [r7, #4]
 8003184:	f7ff fd04 	bl	8002b90 <I2C_WaitOnTXISFlagUntilTimeout>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d001      	beq.n	8003192 <Custom_I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	e011      	b.n	80031b6 <Custom_I2C_RequestMemoryRead+0xb6>
  }
  hi2c->Instance->TXDR = nMemAddressRead;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	7d3a      	ldrb	r2, [r7, #20]
 8003198:	629a      	str	r2, [r3, #40]	; 0x28
//

  /* Wait until [Transfer Complete] flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800319a:	69fb      	ldr	r3, [r7, #28]
 800319c:	9300      	str	r3, [sp, #0]
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	2200      	movs	r2, #0
 80031a2:	2140      	movs	r1, #64	; 0x40
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f7ff fcb3 	bl	8002b10 <I2C_WaitOnFlagUntilTimeout>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d001      	beq.n	80031b4 <Custom_I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	e000      	b.n	80031b6 <Custom_I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 80031b4:	2300      	movs	r3, #0
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3708      	adds	r7, #8
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	bf00      	nop
 80031c0:	80002000 	.word	0x80002000

080031c4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
 80031cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	2b20      	cmp	r3, #32
 80031d8:	d138      	bne.n	800324c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	d101      	bne.n	80031e8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80031e4:	2302      	movs	r3, #2
 80031e6:	e032      	b.n	800324e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2201      	movs	r2, #1
 80031ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2224      	movs	r2, #36	; 0x24
 80031f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f022 0201 	bic.w	r2, r2, #1
 8003206:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003216:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	6819      	ldr	r1, [r3, #0]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	683a      	ldr	r2, [r7, #0]
 8003224:	430a      	orrs	r2, r1
 8003226:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f042 0201 	orr.w	r2, r2, #1
 8003236:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2220      	movs	r2, #32
 800323c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2200      	movs	r2, #0
 8003244:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003248:	2300      	movs	r3, #0
 800324a:	e000      	b.n	800324e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800324c:	2302      	movs	r3, #2
  }
}
 800324e:	4618      	mov	r0, r3
 8003250:	370c      	adds	r7, #12
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr

0800325a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800325a:	b480      	push	{r7}
 800325c:	b085      	sub	sp, #20
 800325e:	af00      	add	r7, sp, #0
 8003260:	6078      	str	r0, [r7, #4]
 8003262:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800326a:	b2db      	uxtb	r3, r3
 800326c:	2b20      	cmp	r3, #32
 800326e:	d139      	bne.n	80032e4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003276:	2b01      	cmp	r3, #1
 8003278:	d101      	bne.n	800327e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800327a:	2302      	movs	r3, #2
 800327c:	e033      	b.n	80032e6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2201      	movs	r2, #1
 8003282:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2224      	movs	r2, #36	; 0x24
 800328a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f022 0201 	bic.w	r2, r2, #1
 800329c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80032ac:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	021b      	lsls	r3, r3, #8
 80032b2:	68fa      	ldr	r2, [r7, #12]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	68fa      	ldr	r2, [r7, #12]
 80032be:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f042 0201 	orr.w	r2, r2, #1
 80032ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2220      	movs	r2, #32
 80032d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2200      	movs	r2, #0
 80032dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80032e0:	2300      	movs	r3, #0
 80032e2:	e000      	b.n	80032e6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80032e4:	2302      	movs	r3, #2
  }
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3714      	adds	r7, #20
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
	...

080032f4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80032f4:	b480      	push	{r7}
 80032f6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80032f8:	4b0d      	ldr	r3, [pc, #52]	; (8003330 <HAL_PWREx_GetVoltageRange+0x3c>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003300:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003304:	d102      	bne.n	800330c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003306:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800330a:	e00b      	b.n	8003324 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800330c:	4b08      	ldr	r3, [pc, #32]	; (8003330 <HAL_PWREx_GetVoltageRange+0x3c>)
 800330e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003312:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003316:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800331a:	d102      	bne.n	8003322 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 800331c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003320:	e000      	b.n	8003324 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003322:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003324:	4618      	mov	r0, r3
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	40007000 	.word	0x40007000

08003334 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003334:	b480      	push	{r7}
 8003336:	b085      	sub	sp, #20
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d141      	bne.n	80033c6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003342:	4b4b      	ldr	r3, [pc, #300]	; (8003470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800334a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800334e:	d131      	bne.n	80033b4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003350:	4b47      	ldr	r3, [pc, #284]	; (8003470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003352:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003356:	4a46      	ldr	r2, [pc, #280]	; (8003470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003358:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800335c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003360:	4b43      	ldr	r3, [pc, #268]	; (8003470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003368:	4a41      	ldr	r2, [pc, #260]	; (8003470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800336a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800336e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003370:	4b40      	ldr	r3, [pc, #256]	; (8003474 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	2232      	movs	r2, #50	; 0x32
 8003376:	fb02 f303 	mul.w	r3, r2, r3
 800337a:	4a3f      	ldr	r2, [pc, #252]	; (8003478 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800337c:	fba2 2303 	umull	r2, r3, r2, r3
 8003380:	0c9b      	lsrs	r3, r3, #18
 8003382:	3301      	adds	r3, #1
 8003384:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003386:	e002      	b.n	800338e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	3b01      	subs	r3, #1
 800338c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800338e:	4b38      	ldr	r3, [pc, #224]	; (8003470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003390:	695b      	ldr	r3, [r3, #20]
 8003392:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003396:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800339a:	d102      	bne.n	80033a2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d1f2      	bne.n	8003388 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80033a2:	4b33      	ldr	r3, [pc, #204]	; (8003470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033a4:	695b      	ldr	r3, [r3, #20]
 80033a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033ae:	d158      	bne.n	8003462 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80033b0:	2303      	movs	r3, #3
 80033b2:	e057      	b.n	8003464 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80033b4:	4b2e      	ldr	r3, [pc, #184]	; (8003470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80033ba:	4a2d      	ldr	r2, [pc, #180]	; (8003470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80033c0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80033c4:	e04d      	b.n	8003462 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033cc:	d141      	bne.n	8003452 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80033ce:	4b28      	ldr	r3, [pc, #160]	; (8003470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80033d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033da:	d131      	bne.n	8003440 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80033dc:	4b24      	ldr	r3, [pc, #144]	; (8003470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80033e2:	4a23      	ldr	r2, [pc, #140]	; (8003470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033e8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80033ec:	4b20      	ldr	r3, [pc, #128]	; (8003470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80033f4:	4a1e      	ldr	r2, [pc, #120]	; (8003470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80033fa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80033fc:	4b1d      	ldr	r3, [pc, #116]	; (8003474 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	2232      	movs	r2, #50	; 0x32
 8003402:	fb02 f303 	mul.w	r3, r2, r3
 8003406:	4a1c      	ldr	r2, [pc, #112]	; (8003478 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003408:	fba2 2303 	umull	r2, r3, r2, r3
 800340c:	0c9b      	lsrs	r3, r3, #18
 800340e:	3301      	adds	r3, #1
 8003410:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003412:	e002      	b.n	800341a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	3b01      	subs	r3, #1
 8003418:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800341a:	4b15      	ldr	r3, [pc, #84]	; (8003470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800341c:	695b      	ldr	r3, [r3, #20]
 800341e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003422:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003426:	d102      	bne.n	800342e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d1f2      	bne.n	8003414 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800342e:	4b10      	ldr	r3, [pc, #64]	; (8003470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003430:	695b      	ldr	r3, [r3, #20]
 8003432:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003436:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800343a:	d112      	bne.n	8003462 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800343c:	2303      	movs	r3, #3
 800343e:	e011      	b.n	8003464 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003440:	4b0b      	ldr	r3, [pc, #44]	; (8003470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003442:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003446:	4a0a      	ldr	r2, [pc, #40]	; (8003470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003448:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800344c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003450:	e007      	b.n	8003462 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003452:	4b07      	ldr	r3, [pc, #28]	; (8003470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800345a:	4a05      	ldr	r2, [pc, #20]	; (8003470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800345c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003460:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003462:	2300      	movs	r3, #0
}
 8003464:	4618      	mov	r0, r3
 8003466:	3714      	adds	r7, #20
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr
 8003470:	40007000 	.word	0x40007000
 8003474:	20000000 	.word	0x20000000
 8003478:	431bde83 	.word	0x431bde83

0800347c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b08a      	sub	sp, #40	; 0x28
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d102      	bne.n	8003490 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	f000 bc68 	b.w	8003d60 <HAL_RCC_OscConfig+0x8e4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003490:	4b97      	ldr	r3, [pc, #604]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	f003 030c 	and.w	r3, r3, #12
 8003498:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800349a:	4b95      	ldr	r3, [pc, #596]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 800349c:	68db      	ldr	r3, [r3, #12]
 800349e:	f003 0303 	and.w	r3, r3, #3
 80034a2:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 0310 	and.w	r3, r3, #16
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	f000 80e6 	beq.w	800367e <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80034b2:	6a3b      	ldr	r3, [r7, #32]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d007      	beq.n	80034c8 <HAL_RCC_OscConfig+0x4c>
 80034b8:	6a3b      	ldr	r3, [r7, #32]
 80034ba:	2b0c      	cmp	r3, #12
 80034bc:	f040 808d 	bne.w	80035da <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80034c0:	69fb      	ldr	r3, [r7, #28]
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	f040 8089 	bne.w	80035da <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80034c8:	4b89      	ldr	r3, [pc, #548]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 0302 	and.w	r3, r3, #2
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d006      	beq.n	80034e2 <HAL_RCC_OscConfig+0x66>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	69db      	ldr	r3, [r3, #28]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d102      	bne.n	80034e2 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	f000 bc3f 	b.w	8003d60 <HAL_RCC_OscConfig+0x8e4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80034e6:	4b82      	ldr	r3, [pc, #520]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0308 	and.w	r3, r3, #8
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d004      	beq.n	80034fc <HAL_RCC_OscConfig+0x80>
 80034f2:	4b7f      	ldr	r3, [pc, #508]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80034fa:	e005      	b.n	8003508 <HAL_RCC_OscConfig+0x8c>
 80034fc:	4b7c      	ldr	r3, [pc, #496]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 80034fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003502:	091b      	lsrs	r3, r3, #4
 8003504:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003508:	4293      	cmp	r3, r2
 800350a:	d224      	bcs.n	8003556 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003510:	4618      	mov	r0, r3
 8003512:	f000 fdf3 	bl	80040fc <RCC_SetFlashLatencyFromMSIRange>
 8003516:	4603      	mov	r3, r0
 8003518:	2b00      	cmp	r3, #0
 800351a:	d002      	beq.n	8003522 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	f000 bc1f 	b.w	8003d60 <HAL_RCC_OscConfig+0x8e4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003522:	4b73      	ldr	r3, [pc, #460]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a72      	ldr	r2, [pc, #456]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 8003528:	f043 0308 	orr.w	r3, r3, #8
 800352c:	6013      	str	r3, [r2, #0]
 800352e:	4b70      	ldr	r3, [pc, #448]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800353a:	496d      	ldr	r1, [pc, #436]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 800353c:	4313      	orrs	r3, r2
 800353e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003540:	4b6b      	ldr	r3, [pc, #428]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6a1b      	ldr	r3, [r3, #32]
 800354c:	021b      	lsls	r3, r3, #8
 800354e:	4968      	ldr	r1, [pc, #416]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 8003550:	4313      	orrs	r3, r2
 8003552:	604b      	str	r3, [r1, #4]
 8003554:	e025      	b.n	80035a2 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003556:	4b66      	ldr	r3, [pc, #408]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a65      	ldr	r2, [pc, #404]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 800355c:	f043 0308 	orr.w	r3, r3, #8
 8003560:	6013      	str	r3, [r2, #0]
 8003562:	4b63      	ldr	r3, [pc, #396]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800356e:	4960      	ldr	r1, [pc, #384]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 8003570:	4313      	orrs	r3, r2
 8003572:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003574:	4b5e      	ldr	r3, [pc, #376]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6a1b      	ldr	r3, [r3, #32]
 8003580:	021b      	lsls	r3, r3, #8
 8003582:	495b      	ldr	r1, [pc, #364]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 8003584:	4313      	orrs	r3, r2
 8003586:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003588:	6a3b      	ldr	r3, [r7, #32]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d109      	bne.n	80035a2 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003592:	4618      	mov	r0, r3
 8003594:	f000 fdb2 	bl	80040fc <RCC_SetFlashLatencyFromMSIRange>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d001      	beq.n	80035a2 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e3de      	b.n	8003d60 <HAL_RCC_OscConfig+0x8e4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80035a2:	f000 fd21 	bl	8003fe8 <HAL_RCC_GetSysClockFreq>
 80035a6:	4602      	mov	r2, r0
 80035a8:	4b51      	ldr	r3, [pc, #324]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	091b      	lsrs	r3, r3, #4
 80035ae:	f003 030f 	and.w	r3, r3, #15
 80035b2:	4950      	ldr	r1, [pc, #320]	; (80036f4 <HAL_RCC_OscConfig+0x278>)
 80035b4:	5ccb      	ldrb	r3, [r1, r3]
 80035b6:	f003 031f 	and.w	r3, r3, #31
 80035ba:	fa22 f303 	lsr.w	r3, r2, r3
 80035be:	4a4e      	ldr	r2, [pc, #312]	; (80036f8 <HAL_RCC_OscConfig+0x27c>)
 80035c0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80035c2:	4b4e      	ldr	r3, [pc, #312]	; (80036fc <HAL_RCC_OscConfig+0x280>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7fe fb80 	bl	8001ccc <HAL_InitTick>
 80035cc:	4603      	mov	r3, r0
 80035ce:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 80035d0:	7dfb      	ldrb	r3, [r7, #23]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d052      	beq.n	800367c <HAL_RCC_OscConfig+0x200>
        {
          return status;
 80035d6:	7dfb      	ldrb	r3, [r7, #23]
 80035d8:	e3c2      	b.n	8003d60 <HAL_RCC_OscConfig+0x8e4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	69db      	ldr	r3, [r3, #28]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d032      	beq.n	8003648 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80035e2:	4b43      	ldr	r3, [pc, #268]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a42      	ldr	r2, [pc, #264]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 80035e8:	f043 0301 	orr.w	r3, r3, #1
 80035ec:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80035ee:	f7fe fbbd 	bl	8001d6c <HAL_GetTick>
 80035f2:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80035f4:	e008      	b.n	8003608 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80035f6:	f7fe fbb9 	bl	8001d6c <HAL_GetTick>
 80035fa:	4602      	mov	r2, r0
 80035fc:	69bb      	ldr	r3, [r7, #24]
 80035fe:	1ad3      	subs	r3, r2, r3
 8003600:	2b02      	cmp	r3, #2
 8003602:	d901      	bls.n	8003608 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8003604:	2303      	movs	r3, #3
 8003606:	e3ab      	b.n	8003d60 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003608:	4b39      	ldr	r3, [pc, #228]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 0302 	and.w	r3, r3, #2
 8003610:	2b00      	cmp	r3, #0
 8003612:	d0f0      	beq.n	80035f6 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003614:	4b36      	ldr	r3, [pc, #216]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a35      	ldr	r2, [pc, #212]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 800361a:	f043 0308 	orr.w	r3, r3, #8
 800361e:	6013      	str	r3, [r2, #0]
 8003620:	4b33      	ldr	r3, [pc, #204]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800362c:	4930      	ldr	r1, [pc, #192]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 800362e:	4313      	orrs	r3, r2
 8003630:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003632:	4b2f      	ldr	r3, [pc, #188]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6a1b      	ldr	r3, [r3, #32]
 800363e:	021b      	lsls	r3, r3, #8
 8003640:	492b      	ldr	r1, [pc, #172]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 8003642:	4313      	orrs	r3, r2
 8003644:	604b      	str	r3, [r1, #4]
 8003646:	e01a      	b.n	800367e <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003648:	4b29      	ldr	r3, [pc, #164]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a28      	ldr	r2, [pc, #160]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 800364e:	f023 0301 	bic.w	r3, r3, #1
 8003652:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003654:	f7fe fb8a 	bl	8001d6c <HAL_GetTick>
 8003658:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800365a:	e008      	b.n	800366e <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800365c:	f7fe fb86 	bl	8001d6c <HAL_GetTick>
 8003660:	4602      	mov	r2, r0
 8003662:	69bb      	ldr	r3, [r7, #24]
 8003664:	1ad3      	subs	r3, r2, r3
 8003666:	2b02      	cmp	r3, #2
 8003668:	d901      	bls.n	800366e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800366a:	2303      	movs	r3, #3
 800366c:	e378      	b.n	8003d60 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800366e:	4b20      	ldr	r3, [pc, #128]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 0302 	and.w	r3, r3, #2
 8003676:	2b00      	cmp	r3, #0
 8003678:	d1f0      	bne.n	800365c <HAL_RCC_OscConfig+0x1e0>
 800367a:	e000      	b.n	800367e <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800367c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 0301 	and.w	r3, r3, #1
 8003686:	2b00      	cmp	r3, #0
 8003688:	d073      	beq.n	8003772 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800368a:	6a3b      	ldr	r3, [r7, #32]
 800368c:	2b08      	cmp	r3, #8
 800368e:	d005      	beq.n	800369c <HAL_RCC_OscConfig+0x220>
 8003690:	6a3b      	ldr	r3, [r7, #32]
 8003692:	2b0c      	cmp	r3, #12
 8003694:	d10e      	bne.n	80036b4 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003696:	69fb      	ldr	r3, [r7, #28]
 8003698:	2b03      	cmp	r3, #3
 800369a:	d10b      	bne.n	80036b4 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800369c:	4b14      	ldr	r3, [pc, #80]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d063      	beq.n	8003770 <HAL_RCC_OscConfig+0x2f4>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d15f      	bne.n	8003770 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	e355      	b.n	8003d60 <HAL_RCC_OscConfig+0x8e4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036bc:	d106      	bne.n	80036cc <HAL_RCC_OscConfig+0x250>
 80036be:	4b0c      	ldr	r3, [pc, #48]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a0b      	ldr	r2, [pc, #44]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 80036c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036c8:	6013      	str	r3, [r2, #0]
 80036ca:	e025      	b.n	8003718 <HAL_RCC_OscConfig+0x29c>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80036d4:	d114      	bne.n	8003700 <HAL_RCC_OscConfig+0x284>
 80036d6:	4b06      	ldr	r3, [pc, #24]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a05      	ldr	r2, [pc, #20]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 80036dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80036e0:	6013      	str	r3, [r2, #0]
 80036e2:	4b03      	ldr	r3, [pc, #12]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a02      	ldr	r2, [pc, #8]	; (80036f0 <HAL_RCC_OscConfig+0x274>)
 80036e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036ec:	6013      	str	r3, [r2, #0]
 80036ee:	e013      	b.n	8003718 <HAL_RCC_OscConfig+0x29c>
 80036f0:	40021000 	.word	0x40021000
 80036f4:	08005c20 	.word	0x08005c20
 80036f8:	20000000 	.word	0x20000000
 80036fc:	20000004 	.word	0x20000004
 8003700:	4b8f      	ldr	r3, [pc, #572]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a8e      	ldr	r2, [pc, #568]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 8003706:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800370a:	6013      	str	r3, [r2, #0]
 800370c:	4b8c      	ldr	r3, [pc, #560]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a8b      	ldr	r2, [pc, #556]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 8003712:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003716:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d013      	beq.n	8003748 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003720:	f7fe fb24 	bl	8001d6c <HAL_GetTick>
 8003724:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003726:	e008      	b.n	800373a <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003728:	f7fe fb20 	bl	8001d6c <HAL_GetTick>
 800372c:	4602      	mov	r2, r0
 800372e:	69bb      	ldr	r3, [r7, #24]
 8003730:	1ad3      	subs	r3, r2, r3
 8003732:	2b64      	cmp	r3, #100	; 0x64
 8003734:	d901      	bls.n	800373a <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8003736:	2303      	movs	r3, #3
 8003738:	e312      	b.n	8003d60 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800373a:	4b81      	ldr	r3, [pc, #516]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d0f0      	beq.n	8003728 <HAL_RCC_OscConfig+0x2ac>
 8003746:	e014      	b.n	8003772 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003748:	f7fe fb10 	bl	8001d6c <HAL_GetTick>
 800374c:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800374e:	e008      	b.n	8003762 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003750:	f7fe fb0c 	bl	8001d6c <HAL_GetTick>
 8003754:	4602      	mov	r2, r0
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	1ad3      	subs	r3, r2, r3
 800375a:	2b64      	cmp	r3, #100	; 0x64
 800375c:	d901      	bls.n	8003762 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 800375e:	2303      	movs	r3, #3
 8003760:	e2fe      	b.n	8003d60 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003762:	4b77      	ldr	r3, [pc, #476]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800376a:	2b00      	cmp	r3, #0
 800376c:	d1f0      	bne.n	8003750 <HAL_RCC_OscConfig+0x2d4>
 800376e:	e000      	b.n	8003772 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003770:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0302 	and.w	r3, r3, #2
 800377a:	2b00      	cmp	r3, #0
 800377c:	d060      	beq.n	8003840 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800377e:	6a3b      	ldr	r3, [r7, #32]
 8003780:	2b04      	cmp	r3, #4
 8003782:	d005      	beq.n	8003790 <HAL_RCC_OscConfig+0x314>
 8003784:	6a3b      	ldr	r3, [r7, #32]
 8003786:	2b0c      	cmp	r3, #12
 8003788:	d119      	bne.n	80037be <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800378a:	69fb      	ldr	r3, [r7, #28]
 800378c:	2b02      	cmp	r3, #2
 800378e:	d116      	bne.n	80037be <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003790:	4b6b      	ldr	r3, [pc, #428]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003798:	2b00      	cmp	r3, #0
 800379a:	d005      	beq.n	80037a8 <HAL_RCC_OscConfig+0x32c>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	68db      	ldr	r3, [r3, #12]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d101      	bne.n	80037a8 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e2db      	b.n	8003d60 <HAL_RCC_OscConfig+0x8e4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037a8:	4b65      	ldr	r3, [pc, #404]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	691b      	ldr	r3, [r3, #16]
 80037b4:	061b      	lsls	r3, r3, #24
 80037b6:	4962      	ldr	r1, [pc, #392]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 80037b8:	4313      	orrs	r3, r2
 80037ba:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80037bc:	e040      	b.n	8003840 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	68db      	ldr	r3, [r3, #12]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d023      	beq.n	800380e <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037c6:	4b5e      	ldr	r3, [pc, #376]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a5d      	ldr	r2, [pc, #372]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 80037cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037d2:	f7fe facb 	bl	8001d6c <HAL_GetTick>
 80037d6:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037d8:	e008      	b.n	80037ec <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037da:	f7fe fac7 	bl	8001d6c <HAL_GetTick>
 80037de:	4602      	mov	r2, r0
 80037e0:	69bb      	ldr	r3, [r7, #24]
 80037e2:	1ad3      	subs	r3, r2, r3
 80037e4:	2b02      	cmp	r3, #2
 80037e6:	d901      	bls.n	80037ec <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80037e8:	2303      	movs	r3, #3
 80037ea:	e2b9      	b.n	8003d60 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037ec:	4b54      	ldr	r3, [pc, #336]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d0f0      	beq.n	80037da <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037f8:	4b51      	ldr	r3, [pc, #324]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	691b      	ldr	r3, [r3, #16]
 8003804:	061b      	lsls	r3, r3, #24
 8003806:	494e      	ldr	r1, [pc, #312]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 8003808:	4313      	orrs	r3, r2
 800380a:	604b      	str	r3, [r1, #4]
 800380c:	e018      	b.n	8003840 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800380e:	4b4c      	ldr	r3, [pc, #304]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a4b      	ldr	r2, [pc, #300]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 8003814:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003818:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800381a:	f7fe faa7 	bl	8001d6c <HAL_GetTick>
 800381e:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003820:	e008      	b.n	8003834 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003822:	f7fe faa3 	bl	8001d6c <HAL_GetTick>
 8003826:	4602      	mov	r2, r0
 8003828:	69bb      	ldr	r3, [r7, #24]
 800382a:	1ad3      	subs	r3, r2, r3
 800382c:	2b02      	cmp	r3, #2
 800382e:	d901      	bls.n	8003834 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8003830:	2303      	movs	r3, #3
 8003832:	e295      	b.n	8003d60 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003834:	4b42      	ldr	r3, [pc, #264]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800383c:	2b00      	cmp	r3, #0
 800383e:	d1f0      	bne.n	8003822 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 0308 	and.w	r3, r3, #8
 8003848:	2b00      	cmp	r3, #0
 800384a:	f000 8082 	beq.w	8003952 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	695b      	ldr	r3, [r3, #20]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d05f      	beq.n	8003916 <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8003856:	4b3a      	ldr	r3, [pc, #232]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 8003858:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800385c:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	699a      	ldr	r2, [r3, #24]
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	f003 0310 	and.w	r3, r3, #16
 8003868:	429a      	cmp	r2, r3
 800386a:	d037      	beq.n	80038dc <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	f003 0302 	and.w	r3, r3, #2
 8003872:	2b00      	cmp	r3, #0
 8003874:	d006      	beq.n	8003884 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800387c:	2b00      	cmp	r3, #0
 800387e:	d101      	bne.n	8003884 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e26d      	b.n	8003d60 <HAL_RCC_OscConfig+0x8e4>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	f003 0301 	and.w	r3, r3, #1
 800388a:	2b00      	cmp	r3, #0
 800388c:	d01b      	beq.n	80038c6 <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 800388e:	4b2c      	ldr	r3, [pc, #176]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 8003890:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003894:	4a2a      	ldr	r2, [pc, #168]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 8003896:	f023 0301 	bic.w	r3, r3, #1
 800389a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800389e:	f7fe fa65 	bl	8001d6c <HAL_GetTick>
 80038a2:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80038a4:	e008      	b.n	80038b8 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038a6:	f7fe fa61 	bl	8001d6c <HAL_GetTick>
 80038aa:	4602      	mov	r2, r0
 80038ac:	69bb      	ldr	r3, [r7, #24]
 80038ae:	1ad3      	subs	r3, r2, r3
 80038b0:	2b11      	cmp	r3, #17
 80038b2:	d901      	bls.n	80038b8 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 80038b4:	2303      	movs	r3, #3
 80038b6:	e253      	b.n	8003d60 <HAL_RCC_OscConfig+0x8e4>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80038b8:	4b21      	ldr	r3, [pc, #132]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 80038ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80038be:	f003 0302 	and.w	r3, r3, #2
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d1ef      	bne.n	80038a6 <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 80038c6:	4b1e      	ldr	r3, [pc, #120]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 80038c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80038cc:	f023 0210 	bic.w	r2, r3, #16
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	699b      	ldr	r3, [r3, #24]
 80038d4:	491a      	ldr	r1, [pc, #104]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 80038d6:	4313      	orrs	r3, r2
 80038d8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038dc:	4b18      	ldr	r3, [pc, #96]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 80038de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80038e2:	4a17      	ldr	r2, [pc, #92]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 80038e4:	f043 0301 	orr.w	r3, r3, #1
 80038e8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038ec:	f7fe fa3e 	bl	8001d6c <HAL_GetTick>
 80038f0:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80038f2:	e008      	b.n	8003906 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038f4:	f7fe fa3a 	bl	8001d6c <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	69bb      	ldr	r3, [r7, #24]
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	2b11      	cmp	r3, #17
 8003900:	d901      	bls.n	8003906 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	e22c      	b.n	8003d60 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003906:	4b0e      	ldr	r3, [pc, #56]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 8003908:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800390c:	f003 0302 	and.w	r3, r3, #2
 8003910:	2b00      	cmp	r3, #0
 8003912:	d0ef      	beq.n	80038f4 <HAL_RCC_OscConfig+0x478>
 8003914:	e01d      	b.n	8003952 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003916:	4b0a      	ldr	r3, [pc, #40]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 8003918:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800391c:	4a08      	ldr	r2, [pc, #32]	; (8003940 <HAL_RCC_OscConfig+0x4c4>)
 800391e:	f023 0301 	bic.w	r3, r3, #1
 8003922:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003926:	f7fe fa21 	bl	8001d6c <HAL_GetTick>
 800392a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800392c:	e00a      	b.n	8003944 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800392e:	f7fe fa1d 	bl	8001d6c <HAL_GetTick>
 8003932:	4602      	mov	r2, r0
 8003934:	69bb      	ldr	r3, [r7, #24]
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	2b11      	cmp	r3, #17
 800393a:	d903      	bls.n	8003944 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 800393c:	2303      	movs	r3, #3
 800393e:	e20f      	b.n	8003d60 <HAL_RCC_OscConfig+0x8e4>
 8003940:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003944:	4b83      	ldr	r3, [pc, #524]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 8003946:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800394a:	f003 0302 	and.w	r3, r3, #2
 800394e:	2b00      	cmp	r3, #0
 8003950:	d1ed      	bne.n	800392e <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0304 	and.w	r3, r3, #4
 800395a:	2b00      	cmp	r3, #0
 800395c:	f000 80bd 	beq.w	8003ada <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003960:	2300      	movs	r3, #0
 8003962:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003966:	4b7b      	ldr	r3, [pc, #492]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 8003968:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800396a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800396e:	2b00      	cmp	r3, #0
 8003970:	d10e      	bne.n	8003990 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003972:	4b78      	ldr	r3, [pc, #480]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 8003974:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003976:	4a77      	ldr	r2, [pc, #476]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 8003978:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800397c:	6593      	str	r3, [r2, #88]	; 0x58
 800397e:	4b75      	ldr	r3, [pc, #468]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 8003980:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003982:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003986:	60fb      	str	r3, [r7, #12]
 8003988:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800398a:	2301      	movs	r3, #1
 800398c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003990:	4b71      	ldr	r3, [pc, #452]	; (8003b58 <HAL_RCC_OscConfig+0x6dc>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003998:	2b00      	cmp	r3, #0
 800399a:	d118      	bne.n	80039ce <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800399c:	4b6e      	ldr	r3, [pc, #440]	; (8003b58 <HAL_RCC_OscConfig+0x6dc>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a6d      	ldr	r2, [pc, #436]	; (8003b58 <HAL_RCC_OscConfig+0x6dc>)
 80039a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039a6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039a8:	f7fe f9e0 	bl	8001d6c <HAL_GetTick>
 80039ac:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039ae:	e008      	b.n	80039c2 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039b0:	f7fe f9dc 	bl	8001d6c <HAL_GetTick>
 80039b4:	4602      	mov	r2, r0
 80039b6:	69bb      	ldr	r3, [r7, #24]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	2b02      	cmp	r3, #2
 80039bc:	d901      	bls.n	80039c2 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 80039be:	2303      	movs	r3, #3
 80039c0:	e1ce      	b.n	8003d60 <HAL_RCC_OscConfig+0x8e4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039c2:	4b65      	ldr	r3, [pc, #404]	; (8003b58 <HAL_RCC_OscConfig+0x6dc>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d0f0      	beq.n	80039b0 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	f003 0301 	and.w	r3, r3, #1
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d02c      	beq.n	8003a34 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 80039da:	4b5e      	ldr	r3, [pc, #376]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 80039dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039e0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039ec:	4959      	ldr	r1, [pc, #356]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 80039ee:	4313      	orrs	r3, r2
 80039f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	f003 0304 	and.w	r3, r3, #4
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d010      	beq.n	8003a22 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003a00:	4b54      	ldr	r3, [pc, #336]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 8003a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a06:	4a53      	ldr	r2, [pc, #332]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 8003a08:	f043 0304 	orr.w	r3, r3, #4
 8003a0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003a10:	4b50      	ldr	r3, [pc, #320]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 8003a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a16:	4a4f      	ldr	r2, [pc, #316]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 8003a18:	f043 0301 	orr.w	r3, r3, #1
 8003a1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003a20:	e018      	b.n	8003a54 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003a22:	4b4c      	ldr	r3, [pc, #304]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 8003a24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a28:	4a4a      	ldr	r2, [pc, #296]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 8003a2a:	f043 0301 	orr.w	r3, r3, #1
 8003a2e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003a32:	e00f      	b.n	8003a54 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003a34:	4b47      	ldr	r3, [pc, #284]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 8003a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a3a:	4a46      	ldr	r2, [pc, #280]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 8003a3c:	f023 0301 	bic.w	r3, r3, #1
 8003a40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003a44:	4b43      	ldr	r3, [pc, #268]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 8003a46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a4a:	4a42      	ldr	r2, [pc, #264]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 8003a4c:	f023 0304 	bic.w	r3, r3, #4
 8003a50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d016      	beq.n	8003a8a <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a5c:	f7fe f986 	bl	8001d6c <HAL_GetTick>
 8003a60:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a62:	e00a      	b.n	8003a7a <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a64:	f7fe f982 	bl	8001d6c <HAL_GetTick>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	69bb      	ldr	r3, [r7, #24]
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d901      	bls.n	8003a7a <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8003a76:	2303      	movs	r3, #3
 8003a78:	e172      	b.n	8003d60 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a7a:	4b36      	ldr	r3, [pc, #216]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 8003a7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a80:	f003 0302 	and.w	r3, r3, #2
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d0ed      	beq.n	8003a64 <HAL_RCC_OscConfig+0x5e8>
 8003a88:	e01d      	b.n	8003ac6 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a8a:	f7fe f96f 	bl	8001d6c <HAL_GetTick>
 8003a8e:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003a90:	e00a      	b.n	8003aa8 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a92:	f7fe f96b 	bl	8001d6c <HAL_GetTick>
 8003a96:	4602      	mov	r2, r0
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	1ad3      	subs	r3, r2, r3
 8003a9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d901      	bls.n	8003aa8 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8003aa4:	2303      	movs	r3, #3
 8003aa6:	e15b      	b.n	8003d60 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003aa8:	4b2a      	ldr	r3, [pc, #168]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 8003aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003aae:	f003 0302 	and.w	r3, r3, #2
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d1ed      	bne.n	8003a92 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8003ab6:	4b27      	ldr	r3, [pc, #156]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 8003ab8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003abc:	4a25      	ldr	r2, [pc, #148]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 8003abe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ac2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ac6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	d105      	bne.n	8003ada <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ace:	4b21      	ldr	r3, [pc, #132]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 8003ad0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ad2:	4a20      	ldr	r2, [pc, #128]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 8003ad4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ad8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0320 	and.w	r3, r3, #32
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d041      	beq.n	8003b6a <HAL_RCC_OscConfig+0x6ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d01c      	beq.n	8003b28 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003aee:	4b19      	ldr	r3, [pc, #100]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 8003af0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003af4:	4a17      	ldr	r2, [pc, #92]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 8003af6:	f043 0301 	orr.w	r3, r3, #1
 8003afa:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003afe:	f7fe f935 	bl	8001d6c <HAL_GetTick>
 8003b02:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003b04:	e008      	b.n	8003b18 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b06:	f7fe f931 	bl	8001d6c <HAL_GetTick>
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	69bb      	ldr	r3, [r7, #24]
 8003b0e:	1ad3      	subs	r3, r2, r3
 8003b10:	2b02      	cmp	r3, #2
 8003b12:	d901      	bls.n	8003b18 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 8003b14:	2303      	movs	r3, #3
 8003b16:	e123      	b.n	8003d60 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003b18:	4b0e      	ldr	r3, [pc, #56]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 8003b1a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003b1e:	f003 0302 	and.w	r3, r3, #2
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d0ef      	beq.n	8003b06 <HAL_RCC_OscConfig+0x68a>
 8003b26:	e020      	b.n	8003b6a <HAL_RCC_OscConfig+0x6ee>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003b28:	4b0a      	ldr	r3, [pc, #40]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 8003b2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003b2e:	4a09      	ldr	r2, [pc, #36]	; (8003b54 <HAL_RCC_OscConfig+0x6d8>)
 8003b30:	f023 0301 	bic.w	r3, r3, #1
 8003b34:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b38:	f7fe f918 	bl	8001d6c <HAL_GetTick>
 8003b3c:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003b3e:	e00d      	b.n	8003b5c <HAL_RCC_OscConfig+0x6e0>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b40:	f7fe f914 	bl	8001d6c <HAL_GetTick>
 8003b44:	4602      	mov	r2, r0
 8003b46:	69bb      	ldr	r3, [r7, #24]
 8003b48:	1ad3      	subs	r3, r2, r3
 8003b4a:	2b02      	cmp	r3, #2
 8003b4c:	d906      	bls.n	8003b5c <HAL_RCC_OscConfig+0x6e0>
        {
          return HAL_TIMEOUT;
 8003b4e:	2303      	movs	r3, #3
 8003b50:	e106      	b.n	8003d60 <HAL_RCC_OscConfig+0x8e4>
 8003b52:	bf00      	nop
 8003b54:	40021000 	.word	0x40021000
 8003b58:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003b5c:	4b82      	ldr	r3, [pc, #520]	; (8003d68 <HAL_RCC_OscConfig+0x8ec>)
 8003b5e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003b62:	f003 0302 	and.w	r3, r3, #2
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d1ea      	bne.n	8003b40 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	f000 80f5 	beq.w	8003d5e <HAL_RCC_OscConfig+0x8e2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b78:	2b02      	cmp	r3, #2
 8003b7a:	f040 80cb 	bne.w	8003d14 <HAL_RCC_OscConfig+0x898>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003b7e:	4b7a      	ldr	r3, [pc, #488]	; (8003d68 <HAL_RCC_OscConfig+0x8ec>)
 8003b80:	68db      	ldr	r3, [r3, #12]
 8003b82:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b84:	69fb      	ldr	r3, [r7, #28]
 8003b86:	f003 0203 	and.w	r2, r3, #3
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d12c      	bne.n	8003bec <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b9c:	3b01      	subs	r3, #1
 8003b9e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d123      	bne.n	8003bec <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bae:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d11b      	bne.n	8003bec <HAL_RCC_OscConfig+0x770>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003bb4:	69fb      	ldr	r3, [r7, #28]
 8003bb6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bbe:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d113      	bne.n	8003bec <HAL_RCC_OscConfig+0x770>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003bc4:	69fb      	ldr	r3, [r7, #28]
 8003bc6:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bce:	085b      	lsrs	r3, r3, #1
 8003bd0:	3b01      	subs	r3, #1
 8003bd2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d109      	bne.n	8003bec <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003bd8:	69fb      	ldr	r3, [r7, #28]
 8003bda:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003be2:	085b      	lsrs	r3, r3, #1
 8003be4:	3b01      	subs	r3, #1
 8003be6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d06d      	beq.n	8003cc8 <HAL_RCC_OscConfig+0x84c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003bec:	6a3b      	ldr	r3, [r7, #32]
 8003bee:	2b0c      	cmp	r3, #12
 8003bf0:	d068      	beq.n	8003cc4 <HAL_RCC_OscConfig+0x848>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003bf2:	4b5d      	ldr	r3, [pc, #372]	; (8003d68 <HAL_RCC_OscConfig+0x8ec>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d105      	bne.n	8003c0a <HAL_RCC_OscConfig+0x78e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003bfe:	4b5a      	ldr	r3, [pc, #360]	; (8003d68 <HAL_RCC_OscConfig+0x8ec>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d001      	beq.n	8003c0e <HAL_RCC_OscConfig+0x792>
#endif
            )
          {
            return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e0a8      	b.n	8003d60 <HAL_RCC_OscConfig+0x8e4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003c0e:	4b56      	ldr	r3, [pc, #344]	; (8003d68 <HAL_RCC_OscConfig+0x8ec>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a55      	ldr	r2, [pc, #340]	; (8003d68 <HAL_RCC_OscConfig+0x8ec>)
 8003c14:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c18:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003c1a:	f7fe f8a7 	bl	8001d6c <HAL_GetTick>
 8003c1e:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c20:	e008      	b.n	8003c34 <HAL_RCC_OscConfig+0x7b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c22:	f7fe f8a3 	bl	8001d6c <HAL_GetTick>
 8003c26:	4602      	mov	r2, r0
 8003c28:	69bb      	ldr	r3, [r7, #24]
 8003c2a:	1ad3      	subs	r3, r2, r3
 8003c2c:	2b02      	cmp	r3, #2
 8003c2e:	d901      	bls.n	8003c34 <HAL_RCC_OscConfig+0x7b8>
              {
                return HAL_TIMEOUT;
 8003c30:	2303      	movs	r3, #3
 8003c32:	e095      	b.n	8003d60 <HAL_RCC_OscConfig+0x8e4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c34:	4b4c      	ldr	r3, [pc, #304]	; (8003d68 <HAL_RCC_OscConfig+0x8ec>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d1f0      	bne.n	8003c22 <HAL_RCC_OscConfig+0x7a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c40:	4b49      	ldr	r3, [pc, #292]	; (8003d68 <HAL_RCC_OscConfig+0x8ec>)
 8003c42:	68da      	ldr	r2, [r3, #12]
 8003c44:	4b49      	ldr	r3, [pc, #292]	; (8003d6c <HAL_RCC_OscConfig+0x8f0>)
 8003c46:	4013      	ands	r3, r2
 8003c48:	687a      	ldr	r2, [r7, #4]
 8003c4a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003c4c:	687a      	ldr	r2, [r7, #4]
 8003c4e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003c50:	3a01      	subs	r2, #1
 8003c52:	0112      	lsls	r2, r2, #4
 8003c54:	4311      	orrs	r1, r2
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003c5a:	0212      	lsls	r2, r2, #8
 8003c5c:	4311      	orrs	r1, r2
 8003c5e:	687a      	ldr	r2, [r7, #4]
 8003c60:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003c62:	0852      	lsrs	r2, r2, #1
 8003c64:	3a01      	subs	r2, #1
 8003c66:	0552      	lsls	r2, r2, #21
 8003c68:	4311      	orrs	r1, r2
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003c6e:	0852      	lsrs	r2, r2, #1
 8003c70:	3a01      	subs	r2, #1
 8003c72:	0652      	lsls	r2, r2, #25
 8003c74:	4311      	orrs	r1, r2
 8003c76:	687a      	ldr	r2, [r7, #4]
 8003c78:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003c7a:	06d2      	lsls	r2, r2, #27
 8003c7c:	430a      	orrs	r2, r1
 8003c7e:	493a      	ldr	r1, [pc, #232]	; (8003d68 <HAL_RCC_OscConfig+0x8ec>)
 8003c80:	4313      	orrs	r3, r2
 8003c82:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003c84:	4b38      	ldr	r3, [pc, #224]	; (8003d68 <HAL_RCC_OscConfig+0x8ec>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a37      	ldr	r2, [pc, #220]	; (8003d68 <HAL_RCC_OscConfig+0x8ec>)
 8003c8a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c8e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003c90:	4b35      	ldr	r3, [pc, #212]	; (8003d68 <HAL_RCC_OscConfig+0x8ec>)
 8003c92:	68db      	ldr	r3, [r3, #12]
 8003c94:	4a34      	ldr	r2, [pc, #208]	; (8003d68 <HAL_RCC_OscConfig+0x8ec>)
 8003c96:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c9a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003c9c:	f7fe f866 	bl	8001d6c <HAL_GetTick>
 8003ca0:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ca2:	e008      	b.n	8003cb6 <HAL_RCC_OscConfig+0x83a>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ca4:	f7fe f862 	bl	8001d6c <HAL_GetTick>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	69bb      	ldr	r3, [r7, #24]
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	2b02      	cmp	r3, #2
 8003cb0:	d901      	bls.n	8003cb6 <HAL_RCC_OscConfig+0x83a>
              {
                return HAL_TIMEOUT;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	e054      	b.n	8003d60 <HAL_RCC_OscConfig+0x8e4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cb6:	4b2c      	ldr	r3, [pc, #176]	; (8003d68 <HAL_RCC_OscConfig+0x8ec>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d0f0      	beq.n	8003ca4 <HAL_RCC_OscConfig+0x828>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003cc2:	e04c      	b.n	8003d5e <HAL_RCC_OscConfig+0x8e2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e04b      	b.n	8003d60 <HAL_RCC_OscConfig+0x8e4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cc8:	4b27      	ldr	r3, [pc, #156]	; (8003d68 <HAL_RCC_OscConfig+0x8ec>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d144      	bne.n	8003d5e <HAL_RCC_OscConfig+0x8e2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003cd4:	4b24      	ldr	r3, [pc, #144]	; (8003d68 <HAL_RCC_OscConfig+0x8ec>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a23      	ldr	r2, [pc, #140]	; (8003d68 <HAL_RCC_OscConfig+0x8ec>)
 8003cda:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003cde:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003ce0:	4b21      	ldr	r3, [pc, #132]	; (8003d68 <HAL_RCC_OscConfig+0x8ec>)
 8003ce2:	68db      	ldr	r3, [r3, #12]
 8003ce4:	4a20      	ldr	r2, [pc, #128]	; (8003d68 <HAL_RCC_OscConfig+0x8ec>)
 8003ce6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003cea:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003cec:	f7fe f83e 	bl	8001d6c <HAL_GetTick>
 8003cf0:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cf2:	e008      	b.n	8003d06 <HAL_RCC_OscConfig+0x88a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cf4:	f7fe f83a 	bl	8001d6c <HAL_GetTick>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	69bb      	ldr	r3, [r7, #24]
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	2b02      	cmp	r3, #2
 8003d00:	d901      	bls.n	8003d06 <HAL_RCC_OscConfig+0x88a>
            {
              return HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	e02c      	b.n	8003d60 <HAL_RCC_OscConfig+0x8e4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d06:	4b18      	ldr	r3, [pc, #96]	; (8003d68 <HAL_RCC_OscConfig+0x8ec>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d0f0      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x878>
 8003d12:	e024      	b.n	8003d5e <HAL_RCC_OscConfig+0x8e2>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d14:	6a3b      	ldr	r3, [r7, #32]
 8003d16:	2b0c      	cmp	r3, #12
 8003d18:	d01f      	beq.n	8003d5a <HAL_RCC_OscConfig+0x8de>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d1a:	4b13      	ldr	r3, [pc, #76]	; (8003d68 <HAL_RCC_OscConfig+0x8ec>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a12      	ldr	r2, [pc, #72]	; (8003d68 <HAL_RCC_OscConfig+0x8ec>)
 8003d20:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d26:	f7fe f821 	bl	8001d6c <HAL_GetTick>
 8003d2a:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d2c:	e008      	b.n	8003d40 <HAL_RCC_OscConfig+0x8c4>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d2e:	f7fe f81d 	bl	8001d6c <HAL_GetTick>
 8003d32:	4602      	mov	r2, r0
 8003d34:	69bb      	ldr	r3, [r7, #24]
 8003d36:	1ad3      	subs	r3, r2, r3
 8003d38:	2b02      	cmp	r3, #2
 8003d3a:	d901      	bls.n	8003d40 <HAL_RCC_OscConfig+0x8c4>
          {
            return HAL_TIMEOUT;
 8003d3c:	2303      	movs	r3, #3
 8003d3e:	e00f      	b.n	8003d60 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d40:	4b09      	ldr	r3, [pc, #36]	; (8003d68 <HAL_RCC_OscConfig+0x8ec>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d1f0      	bne.n	8003d2e <HAL_RCC_OscConfig+0x8b2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003d4c:	4b06      	ldr	r3, [pc, #24]	; (8003d68 <HAL_RCC_OscConfig+0x8ec>)
 8003d4e:	68da      	ldr	r2, [r3, #12]
 8003d50:	4905      	ldr	r1, [pc, #20]	; (8003d68 <HAL_RCC_OscConfig+0x8ec>)
 8003d52:	4b07      	ldr	r3, [pc, #28]	; (8003d70 <HAL_RCC_OscConfig+0x8f4>)
 8003d54:	4013      	ands	r3, r2
 8003d56:	60cb      	str	r3, [r1, #12]
 8003d58:	e001      	b.n	8003d5e <HAL_RCC_OscConfig+0x8e2>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e000      	b.n	8003d60 <HAL_RCC_OscConfig+0x8e4>
      }
    }
  }
  return HAL_OK;
 8003d5e:	2300      	movs	r3, #0
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	3728      	adds	r7, #40	; 0x28
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}
 8003d68:	40021000 	.word	0x40021000
 8003d6c:	019d800c 	.word	0x019d800c
 8003d70:	feeefffc 	.word	0xfeeefffc

08003d74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b086      	sub	sp, #24
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
 8003d7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d101      	bne.n	8003d8c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e11d      	b.n	8003fc8 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d8c:	4b90      	ldr	r3, [pc, #576]	; (8003fd0 <HAL_RCC_ClockConfig+0x25c>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 030f 	and.w	r3, r3, #15
 8003d94:	683a      	ldr	r2, [r7, #0]
 8003d96:	429a      	cmp	r2, r3
 8003d98:	d910      	bls.n	8003dbc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d9a:	4b8d      	ldr	r3, [pc, #564]	; (8003fd0 <HAL_RCC_ClockConfig+0x25c>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f023 020f 	bic.w	r2, r3, #15
 8003da2:	498b      	ldr	r1, [pc, #556]	; (8003fd0 <HAL_RCC_ClockConfig+0x25c>)
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	4313      	orrs	r3, r2
 8003da8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003daa:	4b89      	ldr	r3, [pc, #548]	; (8003fd0 <HAL_RCC_ClockConfig+0x25c>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 030f 	and.w	r3, r3, #15
 8003db2:	683a      	ldr	r2, [r7, #0]
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d001      	beq.n	8003dbc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e105      	b.n	8003fc8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 0302 	and.w	r3, r3, #2
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d010      	beq.n	8003dea <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	689a      	ldr	r2, [r3, #8]
 8003dcc:	4b81      	ldr	r3, [pc, #516]	; (8003fd4 <HAL_RCC_ClockConfig+0x260>)
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d908      	bls.n	8003dea <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003dd8:	4b7e      	ldr	r3, [pc, #504]	; (8003fd4 <HAL_RCC_ClockConfig+0x260>)
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	497b      	ldr	r1, [pc, #492]	; (8003fd4 <HAL_RCC_ClockConfig+0x260>)
 8003de6:	4313      	orrs	r3, r2
 8003de8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 0301 	and.w	r3, r3, #1
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d079      	beq.n	8003eea <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	2b03      	cmp	r3, #3
 8003dfc:	d11e      	bne.n	8003e3c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dfe:	4b75      	ldr	r3, [pc, #468]	; (8003fd4 <HAL_RCC_ClockConfig+0x260>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d101      	bne.n	8003e0e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e0dc      	b.n	8003fc8 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003e0e:	f000 f9cf 	bl	80041b0 <RCC_GetSysClockFreqFromPLLSource>
 8003e12:	4603      	mov	r3, r0
 8003e14:	4a70      	ldr	r2, [pc, #448]	; (8003fd8 <HAL_RCC_ClockConfig+0x264>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d946      	bls.n	8003ea8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003e1a:	4b6e      	ldr	r3, [pc, #440]	; (8003fd4 <HAL_RCC_ClockConfig+0x260>)
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d140      	bne.n	8003ea8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003e26:	4b6b      	ldr	r3, [pc, #428]	; (8003fd4 <HAL_RCC_ClockConfig+0x260>)
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e2e:	4a69      	ldr	r2, [pc, #420]	; (8003fd4 <HAL_RCC_ClockConfig+0x260>)
 8003e30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e34:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003e36:	2380      	movs	r3, #128	; 0x80
 8003e38:	617b      	str	r3, [r7, #20]
 8003e3a:	e035      	b.n	8003ea8 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	2b02      	cmp	r3, #2
 8003e42:	d107      	bne.n	8003e54 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e44:	4b63      	ldr	r3, [pc, #396]	; (8003fd4 <HAL_RCC_ClockConfig+0x260>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d115      	bne.n	8003e7c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	e0b9      	b.n	8003fc8 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d107      	bne.n	8003e6c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003e5c:	4b5d      	ldr	r3, [pc, #372]	; (8003fd4 <HAL_RCC_ClockConfig+0x260>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 0302 	and.w	r3, r3, #2
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d109      	bne.n	8003e7c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e0ad      	b.n	8003fc8 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e6c:	4b59      	ldr	r3, [pc, #356]	; (8003fd4 <HAL_RCC_ClockConfig+0x260>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d101      	bne.n	8003e7c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e0a5      	b.n	8003fc8 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003e7c:	f000 f8b4 	bl	8003fe8 <HAL_RCC_GetSysClockFreq>
 8003e80:	4603      	mov	r3, r0
 8003e82:	4a55      	ldr	r2, [pc, #340]	; (8003fd8 <HAL_RCC_ClockConfig+0x264>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d90f      	bls.n	8003ea8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003e88:	4b52      	ldr	r3, [pc, #328]	; (8003fd4 <HAL_RCC_ClockConfig+0x260>)
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d109      	bne.n	8003ea8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003e94:	4b4f      	ldr	r3, [pc, #316]	; (8003fd4 <HAL_RCC_ClockConfig+0x260>)
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e9c:	4a4d      	ldr	r2, [pc, #308]	; (8003fd4 <HAL_RCC_ClockConfig+0x260>)
 8003e9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ea2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003ea4:	2380      	movs	r3, #128	; 0x80
 8003ea6:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ea8:	4b4a      	ldr	r3, [pc, #296]	; (8003fd4 <HAL_RCC_ClockConfig+0x260>)
 8003eaa:	689b      	ldr	r3, [r3, #8]
 8003eac:	f023 0203 	bic.w	r2, r3, #3
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	4947      	ldr	r1, [pc, #284]	; (8003fd4 <HAL_RCC_ClockConfig+0x260>)
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003eba:	f7fd ff57 	bl	8001d6c <HAL_GetTick>
 8003ebe:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ec0:	e00a      	b.n	8003ed8 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ec2:	f7fd ff53 	bl	8001d6c <HAL_GetTick>
 8003ec6:	4602      	mov	r2, r0
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	1ad3      	subs	r3, r2, r3
 8003ecc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d901      	bls.n	8003ed8 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8003ed4:	2303      	movs	r3, #3
 8003ed6:	e077      	b.n	8003fc8 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ed8:	4b3e      	ldr	r3, [pc, #248]	; (8003fd4 <HAL_RCC_ClockConfig+0x260>)
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	f003 020c 	and.w	r2, r3, #12
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	009b      	lsls	r3, r3, #2
 8003ee6:	429a      	cmp	r2, r3
 8003ee8:	d1eb      	bne.n	8003ec2 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8003eea:	697b      	ldr	r3, [r7, #20]
 8003eec:	2b80      	cmp	r3, #128	; 0x80
 8003eee:	d105      	bne.n	8003efc <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003ef0:	4b38      	ldr	r3, [pc, #224]	; (8003fd4 <HAL_RCC_ClockConfig+0x260>)
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	4a37      	ldr	r2, [pc, #220]	; (8003fd4 <HAL_RCC_ClockConfig+0x260>)
 8003ef6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003efa:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 0302 	and.w	r3, r3, #2
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d010      	beq.n	8003f2a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	689a      	ldr	r2, [r3, #8]
 8003f0c:	4b31      	ldr	r3, [pc, #196]	; (8003fd4 <HAL_RCC_ClockConfig+0x260>)
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d208      	bcs.n	8003f2a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f18:	4b2e      	ldr	r3, [pc, #184]	; (8003fd4 <HAL_RCC_ClockConfig+0x260>)
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	492b      	ldr	r1, [pc, #172]	; (8003fd4 <HAL_RCC_ClockConfig+0x260>)
 8003f26:	4313      	orrs	r3, r2
 8003f28:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f2a:	4b29      	ldr	r3, [pc, #164]	; (8003fd0 <HAL_RCC_ClockConfig+0x25c>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 030f 	and.w	r3, r3, #15
 8003f32:	683a      	ldr	r2, [r7, #0]
 8003f34:	429a      	cmp	r2, r3
 8003f36:	d210      	bcs.n	8003f5a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f38:	4b25      	ldr	r3, [pc, #148]	; (8003fd0 <HAL_RCC_ClockConfig+0x25c>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f023 020f 	bic.w	r2, r3, #15
 8003f40:	4923      	ldr	r1, [pc, #140]	; (8003fd0 <HAL_RCC_ClockConfig+0x25c>)
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	4313      	orrs	r3, r2
 8003f46:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f48:	4b21      	ldr	r3, [pc, #132]	; (8003fd0 <HAL_RCC_ClockConfig+0x25c>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 030f 	and.w	r3, r3, #15
 8003f50:	683a      	ldr	r2, [r7, #0]
 8003f52:	429a      	cmp	r2, r3
 8003f54:	d001      	beq.n	8003f5a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e036      	b.n	8003fc8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 0304 	and.w	r3, r3, #4
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d008      	beq.n	8003f78 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f66:	4b1b      	ldr	r3, [pc, #108]	; (8003fd4 <HAL_RCC_ClockConfig+0x260>)
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	68db      	ldr	r3, [r3, #12]
 8003f72:	4918      	ldr	r1, [pc, #96]	; (8003fd4 <HAL_RCC_ClockConfig+0x260>)
 8003f74:	4313      	orrs	r3, r2
 8003f76:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0308 	and.w	r3, r3, #8
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d009      	beq.n	8003f98 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f84:	4b13      	ldr	r3, [pc, #76]	; (8003fd4 <HAL_RCC_ClockConfig+0x260>)
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	691b      	ldr	r3, [r3, #16]
 8003f90:	00db      	lsls	r3, r3, #3
 8003f92:	4910      	ldr	r1, [pc, #64]	; (8003fd4 <HAL_RCC_ClockConfig+0x260>)
 8003f94:	4313      	orrs	r3, r2
 8003f96:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003f98:	f000 f826 	bl	8003fe8 <HAL_RCC_GetSysClockFreq>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	4b0d      	ldr	r3, [pc, #52]	; (8003fd4 <HAL_RCC_ClockConfig+0x260>)
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	091b      	lsrs	r3, r3, #4
 8003fa4:	f003 030f 	and.w	r3, r3, #15
 8003fa8:	490c      	ldr	r1, [pc, #48]	; (8003fdc <HAL_RCC_ClockConfig+0x268>)
 8003faa:	5ccb      	ldrb	r3, [r1, r3]
 8003fac:	f003 031f 	and.w	r3, r3, #31
 8003fb0:	fa22 f303 	lsr.w	r3, r2, r3
 8003fb4:	4a0a      	ldr	r2, [pc, #40]	; (8003fe0 <HAL_RCC_ClockConfig+0x26c>)
 8003fb6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003fb8:	4b0a      	ldr	r3, [pc, #40]	; (8003fe4 <HAL_RCC_ClockConfig+0x270>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f7fd fe85 	bl	8001ccc <HAL_InitTick>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	73fb      	strb	r3, [r7, #15]

  return status;
 8003fc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3718      	adds	r7, #24
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	40022000 	.word	0x40022000
 8003fd4:	40021000 	.word	0x40021000
 8003fd8:	04c4b400 	.word	0x04c4b400
 8003fdc:	08005c20 	.word	0x08005c20
 8003fe0:	20000000 	.word	0x20000000
 8003fe4:	20000004 	.word	0x20000004

08003fe8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b089      	sub	sp, #36	; 0x24
 8003fec:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	61fb      	str	r3, [r7, #28]
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ff6:	4b3e      	ldr	r3, [pc, #248]	; (80040f0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	f003 030c 	and.w	r3, r3, #12
 8003ffe:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004000:	4b3b      	ldr	r3, [pc, #236]	; (80040f0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004002:	68db      	ldr	r3, [r3, #12]
 8004004:	f003 0303 	and.w	r3, r3, #3
 8004008:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d005      	beq.n	800401c <HAL_RCC_GetSysClockFreq+0x34>
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	2b0c      	cmp	r3, #12
 8004014:	d121      	bne.n	800405a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2b01      	cmp	r3, #1
 800401a:	d11e      	bne.n	800405a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800401c:	4b34      	ldr	r3, [pc, #208]	; (80040f0 <HAL_RCC_GetSysClockFreq+0x108>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f003 0308 	and.w	r3, r3, #8
 8004024:	2b00      	cmp	r3, #0
 8004026:	d107      	bne.n	8004038 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004028:	4b31      	ldr	r3, [pc, #196]	; (80040f0 <HAL_RCC_GetSysClockFreq+0x108>)
 800402a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800402e:	0a1b      	lsrs	r3, r3, #8
 8004030:	f003 030f 	and.w	r3, r3, #15
 8004034:	61fb      	str	r3, [r7, #28]
 8004036:	e005      	b.n	8004044 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004038:	4b2d      	ldr	r3, [pc, #180]	; (80040f0 <HAL_RCC_GetSysClockFreq+0x108>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	091b      	lsrs	r3, r3, #4
 800403e:	f003 030f 	and.w	r3, r3, #15
 8004042:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004044:	4a2b      	ldr	r2, [pc, #172]	; (80040f4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004046:	69fb      	ldr	r3, [r7, #28]
 8004048:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800404c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d10d      	bne.n	8004070 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004054:	69fb      	ldr	r3, [r7, #28]
 8004056:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004058:	e00a      	b.n	8004070 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	2b04      	cmp	r3, #4
 800405e:	d102      	bne.n	8004066 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004060:	4b25      	ldr	r3, [pc, #148]	; (80040f8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004062:	61bb      	str	r3, [r7, #24]
 8004064:	e004      	b.n	8004070 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	2b08      	cmp	r3, #8
 800406a:	d101      	bne.n	8004070 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800406c:	4b22      	ldr	r3, [pc, #136]	; (80040f8 <HAL_RCC_GetSysClockFreq+0x110>)
 800406e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	2b0c      	cmp	r3, #12
 8004074:	d134      	bne.n	80040e0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004076:	4b1e      	ldr	r3, [pc, #120]	; (80040f0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004078:	68db      	ldr	r3, [r3, #12]
 800407a:	f003 0303 	and.w	r3, r3, #3
 800407e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	2b02      	cmp	r3, #2
 8004084:	d003      	beq.n	800408e <HAL_RCC_GetSysClockFreq+0xa6>
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	2b03      	cmp	r3, #3
 800408a:	d003      	beq.n	8004094 <HAL_RCC_GetSysClockFreq+0xac>
 800408c:	e005      	b.n	800409a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800408e:	4b1a      	ldr	r3, [pc, #104]	; (80040f8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004090:	617b      	str	r3, [r7, #20]
      break;
 8004092:	e005      	b.n	80040a0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004094:	4b18      	ldr	r3, [pc, #96]	; (80040f8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004096:	617b      	str	r3, [r7, #20]
      break;
 8004098:	e002      	b.n	80040a0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800409a:	69fb      	ldr	r3, [r7, #28]
 800409c:	617b      	str	r3, [r7, #20]
      break;
 800409e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80040a0:	4b13      	ldr	r3, [pc, #76]	; (80040f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	091b      	lsrs	r3, r3, #4
 80040a6:	f003 030f 	and.w	r3, r3, #15
 80040aa:	3301      	adds	r3, #1
 80040ac:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80040ae:	4b10      	ldr	r3, [pc, #64]	; (80040f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80040b0:	68db      	ldr	r3, [r3, #12]
 80040b2:	0a1b      	lsrs	r3, r3, #8
 80040b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040b8:	697a      	ldr	r2, [r7, #20]
 80040ba:	fb03 f202 	mul.w	r2, r3, r2
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040c4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80040c6:	4b0a      	ldr	r3, [pc, #40]	; (80040f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80040c8:	68db      	ldr	r3, [r3, #12]
 80040ca:	0e5b      	lsrs	r3, r3, #25
 80040cc:	f003 0303 	and.w	r3, r3, #3
 80040d0:	3301      	adds	r3, #1
 80040d2:	005b      	lsls	r3, r3, #1
 80040d4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80040d6:	697a      	ldr	r2, [r7, #20]
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	fbb2 f3f3 	udiv	r3, r2, r3
 80040de:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80040e0:	69bb      	ldr	r3, [r7, #24]
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3724      	adds	r7, #36	; 0x24
 80040e6:	46bd      	mov	sp, r7
 80040e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ec:	4770      	bx	lr
 80040ee:	bf00      	nop
 80040f0:	40021000 	.word	0x40021000
 80040f4:	08005c30 	.word	0x08005c30
 80040f8:	00f42400 	.word	0x00f42400

080040fc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b086      	sub	sp, #24
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004104:	2300      	movs	r3, #0
 8004106:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004108:	4b27      	ldr	r3, [pc, #156]	; (80041a8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800410a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800410c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004110:	2b00      	cmp	r3, #0
 8004112:	d003      	beq.n	800411c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004114:	f7ff f8ee 	bl	80032f4 <HAL_PWREx_GetVoltageRange>
 8004118:	6178      	str	r0, [r7, #20]
 800411a:	e014      	b.n	8004146 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800411c:	4b22      	ldr	r3, [pc, #136]	; (80041a8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800411e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004120:	4a21      	ldr	r2, [pc, #132]	; (80041a8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004122:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004126:	6593      	str	r3, [r2, #88]	; 0x58
 8004128:	4b1f      	ldr	r3, [pc, #124]	; (80041a8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800412a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800412c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004130:	60fb      	str	r3, [r7, #12]
 8004132:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004134:	f7ff f8de 	bl	80032f4 <HAL_PWREx_GetVoltageRange>
 8004138:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800413a:	4b1b      	ldr	r3, [pc, #108]	; (80041a8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800413c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800413e:	4a1a      	ldr	r2, [pc, #104]	; (80041a8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004140:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004144:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800414c:	d10b      	bne.n	8004166 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2b80      	cmp	r3, #128	; 0x80
 8004152:	d913      	bls.n	800417c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2ba0      	cmp	r3, #160	; 0xa0
 8004158:	d902      	bls.n	8004160 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800415a:	2302      	movs	r3, #2
 800415c:	613b      	str	r3, [r7, #16]
 800415e:	e00d      	b.n	800417c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004160:	2301      	movs	r3, #1
 8004162:	613b      	str	r3, [r7, #16]
 8004164:	e00a      	b.n	800417c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2b7f      	cmp	r3, #127	; 0x7f
 800416a:	d902      	bls.n	8004172 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800416c:	2302      	movs	r3, #2
 800416e:	613b      	str	r3, [r7, #16]
 8004170:	e004      	b.n	800417c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2b70      	cmp	r3, #112	; 0x70
 8004176:	d101      	bne.n	800417c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004178:	2301      	movs	r3, #1
 800417a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800417c:	4b0b      	ldr	r3, [pc, #44]	; (80041ac <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f023 020f 	bic.w	r2, r3, #15
 8004184:	4909      	ldr	r1, [pc, #36]	; (80041ac <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	4313      	orrs	r3, r2
 800418a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800418c:	4b07      	ldr	r3, [pc, #28]	; (80041ac <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f003 030f 	and.w	r3, r3, #15
 8004194:	693a      	ldr	r2, [r7, #16]
 8004196:	429a      	cmp	r2, r3
 8004198:	d001      	beq.n	800419e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e000      	b.n	80041a0 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800419e:	2300      	movs	r3, #0
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	3718      	adds	r7, #24
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}
 80041a8:	40021000 	.word	0x40021000
 80041ac:	40022000 	.word	0x40022000

080041b0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b087      	sub	sp, #28
 80041b4:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80041b6:	4b2d      	ldr	r3, [pc, #180]	; (800426c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80041b8:	68db      	ldr	r3, [r3, #12]
 80041ba:	f003 0303 	and.w	r3, r3, #3
 80041be:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2b03      	cmp	r3, #3
 80041c4:	d00b      	beq.n	80041de <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2b03      	cmp	r3, #3
 80041ca:	d825      	bhi.n	8004218 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d008      	beq.n	80041e4 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2b02      	cmp	r3, #2
 80041d6:	d11f      	bne.n	8004218 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80041d8:	4b25      	ldr	r3, [pc, #148]	; (8004270 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80041da:	613b      	str	r3, [r7, #16]
    break;
 80041dc:	e01f      	b.n	800421e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80041de:	4b24      	ldr	r3, [pc, #144]	; (8004270 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80041e0:	613b      	str	r3, [r7, #16]
    break;
 80041e2:	e01c      	b.n	800421e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80041e4:	4b21      	ldr	r3, [pc, #132]	; (800426c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 0308 	and.w	r3, r3, #8
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d107      	bne.n	8004200 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80041f0:	4b1e      	ldr	r3, [pc, #120]	; (800426c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80041f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041f6:	0a1b      	lsrs	r3, r3, #8
 80041f8:	f003 030f 	and.w	r3, r3, #15
 80041fc:	617b      	str	r3, [r7, #20]
 80041fe:	e005      	b.n	800420c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004200:	4b1a      	ldr	r3, [pc, #104]	; (800426c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	091b      	lsrs	r3, r3, #4
 8004206:	f003 030f 	and.w	r3, r3, #15
 800420a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800420c:	4a19      	ldr	r2, [pc, #100]	; (8004274 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004214:	613b      	str	r3, [r7, #16]
    break;
 8004216:	e002      	b.n	800421e <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004218:	2300      	movs	r3, #0
 800421a:	613b      	str	r3, [r7, #16]
    break;
 800421c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800421e:	4b13      	ldr	r3, [pc, #76]	; (800426c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004220:	68db      	ldr	r3, [r3, #12]
 8004222:	091b      	lsrs	r3, r3, #4
 8004224:	f003 030f 	and.w	r3, r3, #15
 8004228:	3301      	adds	r3, #1
 800422a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800422c:	4b0f      	ldr	r3, [pc, #60]	; (800426c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800422e:	68db      	ldr	r3, [r3, #12]
 8004230:	0a1b      	lsrs	r3, r3, #8
 8004232:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004236:	693a      	ldr	r2, [r7, #16]
 8004238:	fb03 f202 	mul.w	r2, r3, r2
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004242:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004244:	4b09      	ldr	r3, [pc, #36]	; (800426c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004246:	68db      	ldr	r3, [r3, #12]
 8004248:	0e5b      	lsrs	r3, r3, #25
 800424a:	f003 0303 	and.w	r3, r3, #3
 800424e:	3301      	adds	r3, #1
 8004250:	005b      	lsls	r3, r3, #1
 8004252:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004254:	693a      	ldr	r2, [r7, #16]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	fbb2 f3f3 	udiv	r3, r2, r3
 800425c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800425e:	683b      	ldr	r3, [r7, #0]
}
 8004260:	4618      	mov	r0, r3
 8004262:	371c      	adds	r7, #28
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr
 800426c:	40021000 	.word	0x40021000
 8004270:	00f42400 	.word	0x00f42400
 8004274:	08005c30 	.word	0x08005c30

08004278 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b086      	sub	sp, #24
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004280:	2300      	movs	r3, #0
 8004282:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004284:	2300      	movs	r3, #0
 8004286:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004290:	2b00      	cmp	r3, #0
 8004292:	d040      	beq.n	8004316 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004298:	2b80      	cmp	r3, #128	; 0x80
 800429a:	d02a      	beq.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800429c:	2b80      	cmp	r3, #128	; 0x80
 800429e:	d825      	bhi.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x74>
 80042a0:	2b60      	cmp	r3, #96	; 0x60
 80042a2:	d026      	beq.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80042a4:	2b60      	cmp	r3, #96	; 0x60
 80042a6:	d821      	bhi.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x74>
 80042a8:	2b40      	cmp	r3, #64	; 0x40
 80042aa:	d006      	beq.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x42>
 80042ac:	2b40      	cmp	r3, #64	; 0x40
 80042ae:	d81d      	bhi.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x74>
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d009      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80042b4:	2b20      	cmp	r3, #32
 80042b6:	d010      	beq.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x62>
 80042b8:	e018      	b.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80042ba:	4b89      	ldr	r3, [pc, #548]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80042bc:	68db      	ldr	r3, [r3, #12]
 80042be:	4a88      	ldr	r2, [pc, #544]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80042c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042c4:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80042c6:	e015      	b.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	3304      	adds	r3, #4
 80042cc:	2100      	movs	r1, #0
 80042ce:	4618      	mov	r0, r3
 80042d0:	f000 fb3e 	bl	8004950 <RCCEx_PLLSAI1_Config>
 80042d4:	4603      	mov	r3, r0
 80042d6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80042d8:	e00c      	b.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	3320      	adds	r3, #32
 80042de:	2100      	movs	r1, #0
 80042e0:	4618      	mov	r0, r3
 80042e2:	f000 fc29 	bl	8004b38 <RCCEx_PLLSAI2_Config>
 80042e6:	4603      	mov	r3, r0
 80042e8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80042ea:	e003      	b.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	74fb      	strb	r3, [r7, #19]
      break;
 80042f0:	e000      	b.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80042f2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80042f4:	7cfb      	ldrb	r3, [r7, #19]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d10b      	bne.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80042fa:	4b79      	ldr	r3, [pc, #484]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80042fc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004300:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004308:	4975      	ldr	r1, [pc, #468]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800430a:	4313      	orrs	r3, r2
 800430c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004310:	e001      	b.n	8004316 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004312:	7cfb      	ldrb	r3, [r7, #19]
 8004314:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800431e:	2b00      	cmp	r3, #0
 8004320:	d047      	beq.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004326:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800432a:	d030      	beq.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x116>
 800432c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004330:	d82a      	bhi.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004332:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004336:	d02a      	beq.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004338:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800433c:	d824      	bhi.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800433e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004342:	d008      	beq.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004344:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004348:	d81e      	bhi.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800434a:	2b00      	cmp	r3, #0
 800434c:	d00a      	beq.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800434e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004352:	d010      	beq.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004354:	e018      	b.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004356:	4b62      	ldr	r3, [pc, #392]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004358:	68db      	ldr	r3, [r3, #12]
 800435a:	4a61      	ldr	r2, [pc, #388]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800435c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004360:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004362:	e015      	b.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	3304      	adds	r3, #4
 8004368:	2100      	movs	r1, #0
 800436a:	4618      	mov	r0, r3
 800436c:	f000 faf0 	bl	8004950 <RCCEx_PLLSAI1_Config>
 8004370:	4603      	mov	r3, r0
 8004372:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004374:	e00c      	b.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	3320      	adds	r3, #32
 800437a:	2100      	movs	r1, #0
 800437c:	4618      	mov	r0, r3
 800437e:	f000 fbdb 	bl	8004b38 <RCCEx_PLLSAI2_Config>
 8004382:	4603      	mov	r3, r0
 8004384:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004386:	e003      	b.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	74fb      	strb	r3, [r7, #19]
      break;
 800438c:	e000      	b.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800438e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004390:	7cfb      	ldrb	r3, [r7, #19]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d10b      	bne.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004396:	4b52      	ldr	r3, [pc, #328]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004398:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800439c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043a4:	494e      	ldr	r1, [pc, #312]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80043a6:	4313      	orrs	r3, r2
 80043a8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80043ac:	e001      	b.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043ae:	7cfb      	ldrb	r3, [r7, #19]
 80043b0:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	f000 809f 	beq.w	80044fe <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043c0:	2300      	movs	r3, #0
 80043c2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80043c4:	4b46      	ldr	r3, [pc, #280]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80043c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d101      	bne.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80043d0:	2301      	movs	r3, #1
 80043d2:	e000      	b.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80043d4:	2300      	movs	r3, #0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d00d      	beq.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043da:	4b41      	ldr	r3, [pc, #260]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80043dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043de:	4a40      	ldr	r2, [pc, #256]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80043e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043e4:	6593      	str	r3, [r2, #88]	; 0x58
 80043e6:	4b3e      	ldr	r3, [pc, #248]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80043e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043ee:	60bb      	str	r3, [r7, #8]
 80043f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043f2:	2301      	movs	r3, #1
 80043f4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80043f6:	4b3b      	ldr	r3, [pc, #236]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a3a      	ldr	r2, [pc, #232]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80043fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004400:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004402:	f7fd fcb3 	bl	8001d6c <HAL_GetTick>
 8004406:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004408:	e009      	b.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800440a:	f7fd fcaf 	bl	8001d6c <HAL_GetTick>
 800440e:	4602      	mov	r2, r0
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	1ad3      	subs	r3, r2, r3
 8004414:	2b02      	cmp	r3, #2
 8004416:	d902      	bls.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004418:	2303      	movs	r3, #3
 800441a:	74fb      	strb	r3, [r7, #19]
        break;
 800441c:	e005      	b.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800441e:	4b31      	ldr	r3, [pc, #196]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004426:	2b00      	cmp	r3, #0
 8004428:	d0ef      	beq.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800442a:	7cfb      	ldrb	r3, [r7, #19]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d15b      	bne.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004430:	4b2b      	ldr	r3, [pc, #172]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004432:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004436:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800443a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d01f      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004448:	697a      	ldr	r2, [r7, #20]
 800444a:	429a      	cmp	r2, r3
 800444c:	d019      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800444e:	4b24      	ldr	r3, [pc, #144]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004450:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004454:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004458:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800445a:	4b21      	ldr	r3, [pc, #132]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800445c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004460:	4a1f      	ldr	r2, [pc, #124]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004462:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004466:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800446a:	4b1d      	ldr	r3, [pc, #116]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800446c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004470:	4a1b      	ldr	r2, [pc, #108]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004472:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004476:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800447a:	4a19      	ldr	r2, [pc, #100]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	f003 0301 	and.w	r3, r3, #1
 8004488:	2b00      	cmp	r3, #0
 800448a:	d016      	beq.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800448c:	f7fd fc6e 	bl	8001d6c <HAL_GetTick>
 8004490:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004492:	e00b      	b.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004494:	f7fd fc6a 	bl	8001d6c <HAL_GetTick>
 8004498:	4602      	mov	r2, r0
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	1ad3      	subs	r3, r2, r3
 800449e:	f241 3288 	movw	r2, #5000	; 0x1388
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d902      	bls.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80044a6:	2303      	movs	r3, #3
 80044a8:	74fb      	strb	r3, [r7, #19]
            break;
 80044aa:	e006      	b.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044ac:	4b0c      	ldr	r3, [pc, #48]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80044ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044b2:	f003 0302 	and.w	r3, r3, #2
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d0ec      	beq.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80044ba:	7cfb      	ldrb	r3, [r7, #19]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d10c      	bne.n	80044da <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044c0:	4b07      	ldr	r3, [pc, #28]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80044c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044c6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044d0:	4903      	ldr	r1, [pc, #12]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80044d2:	4313      	orrs	r3, r2
 80044d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80044d8:	e008      	b.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80044da:	7cfb      	ldrb	r3, [r7, #19]
 80044dc:	74bb      	strb	r3, [r7, #18]
 80044de:	e005      	b.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x274>
 80044e0:	40021000 	.word	0x40021000
 80044e4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044e8:	7cfb      	ldrb	r3, [r7, #19]
 80044ea:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80044ec:	7c7b      	ldrb	r3, [r7, #17]
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d105      	bne.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044f2:	4ba0      	ldr	r3, [pc, #640]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044f6:	4a9f      	ldr	r2, [pc, #636]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044fc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 0301 	and.w	r3, r3, #1
 8004506:	2b00      	cmp	r3, #0
 8004508:	d00a      	beq.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800450a:	4b9a      	ldr	r3, [pc, #616]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800450c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004510:	f023 0203 	bic.w	r2, r3, #3
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004518:	4996      	ldr	r1, [pc, #600]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800451a:	4313      	orrs	r3, r2
 800451c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f003 0302 	and.w	r3, r3, #2
 8004528:	2b00      	cmp	r3, #0
 800452a:	d00a      	beq.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800452c:	4b91      	ldr	r3, [pc, #580]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800452e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004532:	f023 020c 	bic.w	r2, r3, #12
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800453a:	498e      	ldr	r1, [pc, #568]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800453c:	4313      	orrs	r3, r2
 800453e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 0304 	and.w	r3, r3, #4
 800454a:	2b00      	cmp	r3, #0
 800454c:	d00a      	beq.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800454e:	4b89      	ldr	r3, [pc, #548]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004550:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004554:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800455c:	4985      	ldr	r1, [pc, #532]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800455e:	4313      	orrs	r3, r2
 8004560:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f003 0308 	and.w	r3, r3, #8
 800456c:	2b00      	cmp	r3, #0
 800456e:	d00a      	beq.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004570:	4b80      	ldr	r3, [pc, #512]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004572:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004576:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800457e:	497d      	ldr	r1, [pc, #500]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004580:	4313      	orrs	r3, r2
 8004582:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 0310 	and.w	r3, r3, #16
 800458e:	2b00      	cmp	r3, #0
 8004590:	d00a      	beq.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004592:	4b78      	ldr	r3, [pc, #480]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004594:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004598:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045a0:	4974      	ldr	r1, [pc, #464]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045a2:	4313      	orrs	r3, r2
 80045a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 0320 	and.w	r3, r3, #32
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d00a      	beq.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80045b4:	4b6f      	ldr	r3, [pc, #444]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045ba:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045c2:	496c      	ldr	r1, [pc, #432]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045c4:	4313      	orrs	r3, r2
 80045c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d00a      	beq.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80045d6:	4b67      	ldr	r3, [pc, #412]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045dc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80045e4:	4963      	ldr	r1, [pc, #396]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045e6:	4313      	orrs	r3, r2
 80045e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d00a      	beq.n	800460e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80045f8:	4b5e      	ldr	r3, [pc, #376]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045fe:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004606:	495b      	ldr	r1, [pc, #364]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004608:	4313      	orrs	r3, r2
 800460a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004616:	2b00      	cmp	r3, #0
 8004618:	d00a      	beq.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800461a:	4b56      	ldr	r3, [pc, #344]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800461c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004620:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004628:	4952      	ldr	r1, [pc, #328]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800462a:	4313      	orrs	r3, r2
 800462c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004638:	2b00      	cmp	r3, #0
 800463a:	d00a      	beq.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800463c:	4b4d      	ldr	r3, [pc, #308]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800463e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004642:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800464a:	494a      	ldr	r1, [pc, #296]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800464c:	4313      	orrs	r3, r2
 800464e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800465a:	2b00      	cmp	r3, #0
 800465c:	d00a      	beq.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800465e:	4b45      	ldr	r3, [pc, #276]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004660:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004664:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800466c:	4941      	ldr	r1, [pc, #260]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800466e:	4313      	orrs	r3, r2
 8004670:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800467c:	2b00      	cmp	r3, #0
 800467e:	d00a      	beq.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004680:	4b3c      	ldr	r3, [pc, #240]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004682:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004686:	f023 0203 	bic.w	r2, r3, #3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800468e:	4939      	ldr	r1, [pc, #228]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004690:	4313      	orrs	r3, r2
 8004692:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d028      	beq.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80046a2:	4b34      	ldr	r3, [pc, #208]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046a8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046b0:	4930      	ldr	r1, [pc, #192]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046b2:	4313      	orrs	r3, r2
 80046b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046bc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80046c0:	d106      	bne.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046c2:	4b2c      	ldr	r3, [pc, #176]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046c4:	68db      	ldr	r3, [r3, #12]
 80046c6:	4a2b      	ldr	r2, [pc, #172]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80046cc:	60d3      	str	r3, [r2, #12]
 80046ce:	e011      	b.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046d4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80046d8:	d10c      	bne.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	3304      	adds	r3, #4
 80046de:	2101      	movs	r1, #1
 80046e0:	4618      	mov	r0, r3
 80046e2:	f000 f935 	bl	8004950 <RCCEx_PLLSAI1_Config>
 80046e6:	4603      	mov	r3, r0
 80046e8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80046ea:	7cfb      	ldrb	r3, [r7, #19]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d001      	beq.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80046f0:	7cfb      	ldrb	r3, [r7, #19]
 80046f2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d04d      	beq.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004704:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004708:	d108      	bne.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800470a:	4b1a      	ldr	r3, [pc, #104]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800470c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004710:	4a18      	ldr	r2, [pc, #96]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004712:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004716:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800471a:	e012      	b.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800471c:	4b15      	ldr	r3, [pc, #84]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800471e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004722:	4a14      	ldr	r2, [pc, #80]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004724:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004728:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800472c:	4b11      	ldr	r3, [pc, #68]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800472e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004732:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800473a:	490e      	ldr	r1, [pc, #56]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800473c:	4313      	orrs	r3, r2
 800473e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004746:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800474a:	d106      	bne.n	800475a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800474c:	4b09      	ldr	r3, [pc, #36]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800474e:	68db      	ldr	r3, [r3, #12]
 8004750:	4a08      	ldr	r2, [pc, #32]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004752:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004756:	60d3      	str	r3, [r2, #12]
 8004758:	e020      	b.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800475e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004762:	d109      	bne.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004764:	4b03      	ldr	r3, [pc, #12]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004766:	68db      	ldr	r3, [r3, #12]
 8004768:	4a02      	ldr	r2, [pc, #8]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800476a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800476e:	60d3      	str	r3, [r2, #12]
 8004770:	e014      	b.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004772:	bf00      	nop
 8004774:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800477c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004780:	d10c      	bne.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	3304      	adds	r3, #4
 8004786:	2101      	movs	r1, #1
 8004788:	4618      	mov	r0, r3
 800478a:	f000 f8e1 	bl	8004950 <RCCEx_PLLSAI1_Config>
 800478e:	4603      	mov	r3, r0
 8004790:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004792:	7cfb      	ldrb	r3, [r7, #19]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d001      	beq.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004798:	7cfb      	ldrb	r3, [r7, #19]
 800479a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d028      	beq.n	80047fa <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80047a8:	4b68      	ldr	r3, [pc, #416]	; (800494c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80047aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047ae:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80047b6:	4965      	ldr	r1, [pc, #404]	; (800494c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80047b8:	4313      	orrs	r3, r2
 80047ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80047c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80047c6:	d106      	bne.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047c8:	4b60      	ldr	r3, [pc, #384]	; (800494c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80047ca:	68db      	ldr	r3, [r3, #12]
 80047cc:	4a5f      	ldr	r2, [pc, #380]	; (800494c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80047ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80047d2:	60d3      	str	r3, [r2, #12]
 80047d4:	e011      	b.n	80047fa <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80047da:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80047de:	d10c      	bne.n	80047fa <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	3304      	adds	r3, #4
 80047e4:	2101      	movs	r1, #1
 80047e6:	4618      	mov	r0, r3
 80047e8:	f000 f8b2 	bl	8004950 <RCCEx_PLLSAI1_Config>
 80047ec:	4603      	mov	r3, r0
 80047ee:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80047f0:	7cfb      	ldrb	r3, [r7, #19]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d001      	beq.n	80047fa <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80047f6:	7cfb      	ldrb	r3, [r7, #19]
 80047f8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004802:	2b00      	cmp	r3, #0
 8004804:	d01e      	beq.n	8004844 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004806:	4b51      	ldr	r3, [pc, #324]	; (800494c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004808:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800480c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004816:	494d      	ldr	r1, [pc, #308]	; (800494c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004818:	4313      	orrs	r3, r2
 800481a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004824:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004828:	d10c      	bne.n	8004844 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	3304      	adds	r3, #4
 800482e:	2102      	movs	r1, #2
 8004830:	4618      	mov	r0, r3
 8004832:	f000 f88d 	bl	8004950 <RCCEx_PLLSAI1_Config>
 8004836:	4603      	mov	r3, r0
 8004838:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800483a:	7cfb      	ldrb	r3, [r7, #19]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d001      	beq.n	8004844 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8004840:	7cfb      	ldrb	r3, [r7, #19]
 8004842:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800484c:	2b00      	cmp	r3, #0
 800484e:	d00b      	beq.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004850:	4b3e      	ldr	r3, [pc, #248]	; (800494c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004852:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004856:	f023 0204 	bic.w	r2, r3, #4
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004860:	493a      	ldr	r1, [pc, #232]	; (800494c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004862:	4313      	orrs	r3, r2
 8004864:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004870:	2b00      	cmp	r3, #0
 8004872:	d00b      	beq.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004874:	4b35      	ldr	r3, [pc, #212]	; (800494c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004876:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800487a:	f023 0218 	bic.w	r2, r3, #24
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004884:	4931      	ldr	r1, [pc, #196]	; (800494c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004886:	4313      	orrs	r3, r2
 8004888:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004894:	2b00      	cmp	r3, #0
 8004896:	d035      	beq.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004898:	4b2c      	ldr	r3, [pc, #176]	; (800494c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a2b      	ldr	r2, [pc, #172]	; (800494c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800489e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048a4:	f7fd fa62 	bl	8001d6c <HAL_GetTick>
 80048a8:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80048aa:	e009      	b.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80048ac:	f7fd fa5e 	bl	8001d6c <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	2b02      	cmp	r3, #2
 80048b8:	d902      	bls.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	74fb      	strb	r3, [r7, #19]
        break;
 80048be:	e005      	b.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80048c0:	4b22      	ldr	r3, [pc, #136]	; (800494c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d1ef      	bne.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 80048cc:	7cfb      	ldrb	r3, [r7, #19]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d113      	bne.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 80048d2:	4b1e      	ldr	r3, [pc, #120]	; (800494c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80048d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80048d8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80048e2:	491a      	ldr	r1, [pc, #104]	; (800494c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80048e4:	4313      	orrs	r3, r2
 80048e6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	3320      	adds	r3, #32
 80048ee:	2102      	movs	r1, #2
 80048f0:	4618      	mov	r0, r3
 80048f2:	f000 f921 	bl	8004b38 <RCCEx_PLLSAI2_Config>
 80048f6:	4603      	mov	r3, r0
 80048f8:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 80048fa:	7cfb      	ldrb	r3, [r7, #19]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d001      	beq.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 8004900:	7cfb      	ldrb	r3, [r7, #19]
 8004902:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800490c:	2b00      	cmp	r3, #0
 800490e:	d017      	beq.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004910:	4b0e      	ldr	r3, [pc, #56]	; (800494c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004912:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004916:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004920:	490a      	ldr	r1, [pc, #40]	; (800494c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004922:	4313      	orrs	r3, r2
 8004924:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800492e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004932:	d105      	bne.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004934:	4b05      	ldr	r3, [pc, #20]	; (800494c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004936:	68db      	ldr	r3, [r3, #12]
 8004938:	4a04      	ldr	r2, [pc, #16]	; (800494c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800493a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800493e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004940:	7cbb      	ldrb	r3, [r7, #18]
}
 8004942:	4618      	mov	r0, r3
 8004944:	3718      	adds	r7, #24
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop
 800494c:	40021000 	.word	0x40021000

08004950 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b084      	sub	sp, #16
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800495a:	2300      	movs	r3, #0
 800495c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800495e:	4b72      	ldr	r3, [pc, #456]	; (8004b28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004960:	68db      	ldr	r3, [r3, #12]
 8004962:	f003 0303 	and.w	r3, r3, #3
 8004966:	2b00      	cmp	r3, #0
 8004968:	d00e      	beq.n	8004988 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800496a:	4b6f      	ldr	r3, [pc, #444]	; (8004b28 <RCCEx_PLLSAI1_Config+0x1d8>)
 800496c:	68db      	ldr	r3, [r3, #12]
 800496e:	f003 0203 	and.w	r2, r3, #3
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	429a      	cmp	r2, r3
 8004978:	d103      	bne.n	8004982 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
       ||
 800497e:	2b00      	cmp	r3, #0
 8004980:	d142      	bne.n	8004a08 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	73fb      	strb	r3, [r7, #15]
 8004986:	e03f      	b.n	8004a08 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	2b03      	cmp	r3, #3
 800498e:	d018      	beq.n	80049c2 <RCCEx_PLLSAI1_Config+0x72>
 8004990:	2b03      	cmp	r3, #3
 8004992:	d825      	bhi.n	80049e0 <RCCEx_PLLSAI1_Config+0x90>
 8004994:	2b01      	cmp	r3, #1
 8004996:	d002      	beq.n	800499e <RCCEx_PLLSAI1_Config+0x4e>
 8004998:	2b02      	cmp	r3, #2
 800499a:	d009      	beq.n	80049b0 <RCCEx_PLLSAI1_Config+0x60>
 800499c:	e020      	b.n	80049e0 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800499e:	4b62      	ldr	r3, [pc, #392]	; (8004b28 <RCCEx_PLLSAI1_Config+0x1d8>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 0302 	and.w	r3, r3, #2
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d11d      	bne.n	80049e6 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049ae:	e01a      	b.n	80049e6 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80049b0:	4b5d      	ldr	r3, [pc, #372]	; (8004b28 <RCCEx_PLLSAI1_Config+0x1d8>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d116      	bne.n	80049ea <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049c0:	e013      	b.n	80049ea <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80049c2:	4b59      	ldr	r3, [pc, #356]	; (8004b28 <RCCEx_PLLSAI1_Config+0x1d8>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d10f      	bne.n	80049ee <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80049ce:	4b56      	ldr	r3, [pc, #344]	; (8004b28 <RCCEx_PLLSAI1_Config+0x1d8>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d109      	bne.n	80049ee <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80049de:	e006      	b.n	80049ee <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80049e0:	2301      	movs	r3, #1
 80049e2:	73fb      	strb	r3, [r7, #15]
      break;
 80049e4:	e004      	b.n	80049f0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80049e6:	bf00      	nop
 80049e8:	e002      	b.n	80049f0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80049ea:	bf00      	nop
 80049ec:	e000      	b.n	80049f0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80049ee:	bf00      	nop
    }

    if(status == HAL_OK)
 80049f0:	7bfb      	ldrb	r3, [r7, #15]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d108      	bne.n	8004a08 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80049f6:	4b4c      	ldr	r3, [pc, #304]	; (8004b28 <RCCEx_PLLSAI1_Config+0x1d8>)
 80049f8:	68db      	ldr	r3, [r3, #12]
 80049fa:	f023 0203 	bic.w	r2, r3, #3
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4949      	ldr	r1, [pc, #292]	; (8004b28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004a04:	4313      	orrs	r3, r2
 8004a06:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004a08:	7bfb      	ldrb	r3, [r7, #15]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	f040 8086 	bne.w	8004b1c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004a10:	4b45      	ldr	r3, [pc, #276]	; (8004b28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a44      	ldr	r2, [pc, #272]	; (8004b28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004a16:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004a1a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a1c:	f7fd f9a6 	bl	8001d6c <HAL_GetTick>
 8004a20:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004a22:	e009      	b.n	8004a38 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004a24:	f7fd f9a2 	bl	8001d6c <HAL_GetTick>
 8004a28:	4602      	mov	r2, r0
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	1ad3      	subs	r3, r2, r3
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d902      	bls.n	8004a38 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004a32:	2303      	movs	r3, #3
 8004a34:	73fb      	strb	r3, [r7, #15]
        break;
 8004a36:	e005      	b.n	8004a44 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004a38:	4b3b      	ldr	r3, [pc, #236]	; (8004b28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d1ef      	bne.n	8004a24 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004a44:	7bfb      	ldrb	r3, [r7, #15]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d168      	bne.n	8004b1c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d113      	bne.n	8004a78 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004a50:	4b35      	ldr	r3, [pc, #212]	; (8004b28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004a52:	691a      	ldr	r2, [r3, #16]
 8004a54:	4b35      	ldr	r3, [pc, #212]	; (8004b2c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004a56:	4013      	ands	r3, r2
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	6892      	ldr	r2, [r2, #8]
 8004a5c:	0211      	lsls	r1, r2, #8
 8004a5e:	687a      	ldr	r2, [r7, #4]
 8004a60:	68d2      	ldr	r2, [r2, #12]
 8004a62:	06d2      	lsls	r2, r2, #27
 8004a64:	4311      	orrs	r1, r2
 8004a66:	687a      	ldr	r2, [r7, #4]
 8004a68:	6852      	ldr	r2, [r2, #4]
 8004a6a:	3a01      	subs	r2, #1
 8004a6c:	0112      	lsls	r2, r2, #4
 8004a6e:	430a      	orrs	r2, r1
 8004a70:	492d      	ldr	r1, [pc, #180]	; (8004b28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004a72:	4313      	orrs	r3, r2
 8004a74:	610b      	str	r3, [r1, #16]
 8004a76:	e02d      	b.n	8004ad4 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	2b01      	cmp	r3, #1
 8004a7c:	d115      	bne.n	8004aaa <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004a7e:	4b2a      	ldr	r3, [pc, #168]	; (8004b28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004a80:	691a      	ldr	r2, [r3, #16]
 8004a82:	4b2b      	ldr	r3, [pc, #172]	; (8004b30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a84:	4013      	ands	r3, r2
 8004a86:	687a      	ldr	r2, [r7, #4]
 8004a88:	6892      	ldr	r2, [r2, #8]
 8004a8a:	0211      	lsls	r1, r2, #8
 8004a8c:	687a      	ldr	r2, [r7, #4]
 8004a8e:	6912      	ldr	r2, [r2, #16]
 8004a90:	0852      	lsrs	r2, r2, #1
 8004a92:	3a01      	subs	r2, #1
 8004a94:	0552      	lsls	r2, r2, #21
 8004a96:	4311      	orrs	r1, r2
 8004a98:	687a      	ldr	r2, [r7, #4]
 8004a9a:	6852      	ldr	r2, [r2, #4]
 8004a9c:	3a01      	subs	r2, #1
 8004a9e:	0112      	lsls	r2, r2, #4
 8004aa0:	430a      	orrs	r2, r1
 8004aa2:	4921      	ldr	r1, [pc, #132]	; (8004b28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	610b      	str	r3, [r1, #16]
 8004aa8:	e014      	b.n	8004ad4 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004aaa:	4b1f      	ldr	r3, [pc, #124]	; (8004b28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004aac:	691a      	ldr	r2, [r3, #16]
 8004aae:	4b21      	ldr	r3, [pc, #132]	; (8004b34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ab0:	4013      	ands	r3, r2
 8004ab2:	687a      	ldr	r2, [r7, #4]
 8004ab4:	6892      	ldr	r2, [r2, #8]
 8004ab6:	0211      	lsls	r1, r2, #8
 8004ab8:	687a      	ldr	r2, [r7, #4]
 8004aba:	6952      	ldr	r2, [r2, #20]
 8004abc:	0852      	lsrs	r2, r2, #1
 8004abe:	3a01      	subs	r2, #1
 8004ac0:	0652      	lsls	r2, r2, #25
 8004ac2:	4311      	orrs	r1, r2
 8004ac4:	687a      	ldr	r2, [r7, #4]
 8004ac6:	6852      	ldr	r2, [r2, #4]
 8004ac8:	3a01      	subs	r2, #1
 8004aca:	0112      	lsls	r2, r2, #4
 8004acc:	430a      	orrs	r2, r1
 8004ace:	4916      	ldr	r1, [pc, #88]	; (8004b28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004ad4:	4b14      	ldr	r3, [pc, #80]	; (8004b28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a13      	ldr	r2, [pc, #76]	; (8004b28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ada:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004ade:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ae0:	f7fd f944 	bl	8001d6c <HAL_GetTick>
 8004ae4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004ae6:	e009      	b.n	8004afc <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004ae8:	f7fd f940 	bl	8001d6c <HAL_GetTick>
 8004aec:	4602      	mov	r2, r0
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	1ad3      	subs	r3, r2, r3
 8004af2:	2b02      	cmp	r3, #2
 8004af4:	d902      	bls.n	8004afc <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004af6:	2303      	movs	r3, #3
 8004af8:	73fb      	strb	r3, [r7, #15]
          break;
 8004afa:	e005      	b.n	8004b08 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004afc:	4b0a      	ldr	r3, [pc, #40]	; (8004b28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d0ef      	beq.n	8004ae8 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004b08:	7bfb      	ldrb	r3, [r7, #15]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d106      	bne.n	8004b1c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004b0e:	4b06      	ldr	r3, [pc, #24]	; (8004b28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b10:	691a      	ldr	r2, [r3, #16]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	699b      	ldr	r3, [r3, #24]
 8004b16:	4904      	ldr	r1, [pc, #16]	; (8004b28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3710      	adds	r7, #16
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}
 8004b26:	bf00      	nop
 8004b28:	40021000 	.word	0x40021000
 8004b2c:	07ff800f 	.word	0x07ff800f
 8004b30:	ff9f800f 	.word	0xff9f800f
 8004b34:	f9ff800f 	.word	0xf9ff800f

08004b38 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b084      	sub	sp, #16
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
 8004b40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b42:	2300      	movs	r3, #0
 8004b44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004b46:	4b72      	ldr	r3, [pc, #456]	; (8004d10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b48:	68db      	ldr	r3, [r3, #12]
 8004b4a:	f003 0303 	and.w	r3, r3, #3
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d00e      	beq.n	8004b70 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004b52:	4b6f      	ldr	r3, [pc, #444]	; (8004d10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b54:	68db      	ldr	r3, [r3, #12]
 8004b56:	f003 0203 	and.w	r2, r3, #3
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	d103      	bne.n	8004b6a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
       ||
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d142      	bne.n	8004bf0 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	73fb      	strb	r3, [r7, #15]
 8004b6e:	e03f      	b.n	8004bf0 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	2b03      	cmp	r3, #3
 8004b76:	d018      	beq.n	8004baa <RCCEx_PLLSAI2_Config+0x72>
 8004b78:	2b03      	cmp	r3, #3
 8004b7a:	d825      	bhi.n	8004bc8 <RCCEx_PLLSAI2_Config+0x90>
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d002      	beq.n	8004b86 <RCCEx_PLLSAI2_Config+0x4e>
 8004b80:	2b02      	cmp	r3, #2
 8004b82:	d009      	beq.n	8004b98 <RCCEx_PLLSAI2_Config+0x60>
 8004b84:	e020      	b.n	8004bc8 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004b86:	4b62      	ldr	r3, [pc, #392]	; (8004d10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f003 0302 	and.w	r3, r3, #2
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d11d      	bne.n	8004bce <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b96:	e01a      	b.n	8004bce <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004b98:	4b5d      	ldr	r3, [pc, #372]	; (8004d10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d116      	bne.n	8004bd2 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ba8:	e013      	b.n	8004bd2 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004baa:	4b59      	ldr	r3, [pc, #356]	; (8004d10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d10f      	bne.n	8004bd6 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004bb6:	4b56      	ldr	r3, [pc, #344]	; (8004d10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d109      	bne.n	8004bd6 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004bc6:	e006      	b.n	8004bd6 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	73fb      	strb	r3, [r7, #15]
      break;
 8004bcc:	e004      	b.n	8004bd8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004bce:	bf00      	nop
 8004bd0:	e002      	b.n	8004bd8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004bd2:	bf00      	nop
 8004bd4:	e000      	b.n	8004bd8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004bd6:	bf00      	nop
    }

    if(status == HAL_OK)
 8004bd8:	7bfb      	ldrb	r3, [r7, #15]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d108      	bne.n	8004bf0 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8004bde:	4b4c      	ldr	r3, [pc, #304]	; (8004d10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004be0:	68db      	ldr	r3, [r3, #12]
 8004be2:	f023 0203 	bic.w	r2, r3, #3
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4949      	ldr	r1, [pc, #292]	; (8004d10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004bec:	4313      	orrs	r3, r2
 8004bee:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004bf0:	7bfb      	ldrb	r3, [r7, #15]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	f040 8086 	bne.w	8004d04 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004bf8:	4b45      	ldr	r3, [pc, #276]	; (8004d10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a44      	ldr	r2, [pc, #272]	; (8004d10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004bfe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c02:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c04:	f7fd f8b2 	bl	8001d6c <HAL_GetTick>
 8004c08:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004c0a:	e009      	b.n	8004c20 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004c0c:	f7fd f8ae 	bl	8001d6c <HAL_GetTick>
 8004c10:	4602      	mov	r2, r0
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	1ad3      	subs	r3, r2, r3
 8004c16:	2b02      	cmp	r3, #2
 8004c18:	d902      	bls.n	8004c20 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004c1a:	2303      	movs	r3, #3
 8004c1c:	73fb      	strb	r3, [r7, #15]
        break;
 8004c1e:	e005      	b.n	8004c2c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004c20:	4b3b      	ldr	r3, [pc, #236]	; (8004d10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d1ef      	bne.n	8004c0c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004c2c:	7bfb      	ldrb	r3, [r7, #15]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d168      	bne.n	8004d04 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d113      	bne.n	8004c60 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004c38:	4b35      	ldr	r3, [pc, #212]	; (8004d10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004c3a:	695a      	ldr	r2, [r3, #20]
 8004c3c:	4b35      	ldr	r3, [pc, #212]	; (8004d14 <RCCEx_PLLSAI2_Config+0x1dc>)
 8004c3e:	4013      	ands	r3, r2
 8004c40:	687a      	ldr	r2, [r7, #4]
 8004c42:	6892      	ldr	r2, [r2, #8]
 8004c44:	0211      	lsls	r1, r2, #8
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	68d2      	ldr	r2, [r2, #12]
 8004c4a:	06d2      	lsls	r2, r2, #27
 8004c4c:	4311      	orrs	r1, r2
 8004c4e:	687a      	ldr	r2, [r7, #4]
 8004c50:	6852      	ldr	r2, [r2, #4]
 8004c52:	3a01      	subs	r2, #1
 8004c54:	0112      	lsls	r2, r2, #4
 8004c56:	430a      	orrs	r2, r1
 8004c58:	492d      	ldr	r1, [pc, #180]	; (8004d10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	614b      	str	r3, [r1, #20]
 8004c5e:	e02d      	b.n	8004cbc <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d115      	bne.n	8004c92 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004c66:	4b2a      	ldr	r3, [pc, #168]	; (8004d10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004c68:	695a      	ldr	r2, [r3, #20]
 8004c6a:	4b2b      	ldr	r3, [pc, #172]	; (8004d18 <RCCEx_PLLSAI2_Config+0x1e0>)
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	687a      	ldr	r2, [r7, #4]
 8004c70:	6892      	ldr	r2, [r2, #8]
 8004c72:	0211      	lsls	r1, r2, #8
 8004c74:	687a      	ldr	r2, [r7, #4]
 8004c76:	6912      	ldr	r2, [r2, #16]
 8004c78:	0852      	lsrs	r2, r2, #1
 8004c7a:	3a01      	subs	r2, #1
 8004c7c:	0552      	lsls	r2, r2, #21
 8004c7e:	4311      	orrs	r1, r2
 8004c80:	687a      	ldr	r2, [r7, #4]
 8004c82:	6852      	ldr	r2, [r2, #4]
 8004c84:	3a01      	subs	r2, #1
 8004c86:	0112      	lsls	r2, r2, #4
 8004c88:	430a      	orrs	r2, r1
 8004c8a:	4921      	ldr	r1, [pc, #132]	; (8004d10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	614b      	str	r3, [r1, #20]
 8004c90:	e014      	b.n	8004cbc <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004c92:	4b1f      	ldr	r3, [pc, #124]	; (8004d10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004c94:	695a      	ldr	r2, [r3, #20]
 8004c96:	4b21      	ldr	r3, [pc, #132]	; (8004d1c <RCCEx_PLLSAI2_Config+0x1e4>)
 8004c98:	4013      	ands	r3, r2
 8004c9a:	687a      	ldr	r2, [r7, #4]
 8004c9c:	6892      	ldr	r2, [r2, #8]
 8004c9e:	0211      	lsls	r1, r2, #8
 8004ca0:	687a      	ldr	r2, [r7, #4]
 8004ca2:	6952      	ldr	r2, [r2, #20]
 8004ca4:	0852      	lsrs	r2, r2, #1
 8004ca6:	3a01      	subs	r2, #1
 8004ca8:	0652      	lsls	r2, r2, #25
 8004caa:	4311      	orrs	r1, r2
 8004cac:	687a      	ldr	r2, [r7, #4]
 8004cae:	6852      	ldr	r2, [r2, #4]
 8004cb0:	3a01      	subs	r2, #1
 8004cb2:	0112      	lsls	r2, r2, #4
 8004cb4:	430a      	orrs	r2, r1
 8004cb6:	4916      	ldr	r1, [pc, #88]	; (8004d10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004cbc:	4b14      	ldr	r3, [pc, #80]	; (8004d10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a13      	ldr	r2, [pc, #76]	; (8004d10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004cc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cc6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cc8:	f7fd f850 	bl	8001d6c <HAL_GetTick>
 8004ccc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004cce:	e009      	b.n	8004ce4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004cd0:	f7fd f84c 	bl	8001d6c <HAL_GetTick>
 8004cd4:	4602      	mov	r2, r0
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	1ad3      	subs	r3, r2, r3
 8004cda:	2b02      	cmp	r3, #2
 8004cdc:	d902      	bls.n	8004ce4 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	73fb      	strb	r3, [r7, #15]
          break;
 8004ce2:	e005      	b.n	8004cf0 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004ce4:	4b0a      	ldr	r3, [pc, #40]	; (8004d10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d0ef      	beq.n	8004cd0 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004cf0:	7bfb      	ldrb	r3, [r7, #15]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d106      	bne.n	8004d04 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004cf6:	4b06      	ldr	r3, [pc, #24]	; (8004d10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004cf8:	695a      	ldr	r2, [r3, #20]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	699b      	ldr	r3, [r3, #24]
 8004cfe:	4904      	ldr	r1, [pc, #16]	; (8004d10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d00:	4313      	orrs	r3, r2
 8004d02:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004d04:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3710      	adds	r7, #16
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	bf00      	nop
 8004d10:	40021000 	.word	0x40021000
 8004d14:	07ff800f 	.word	0x07ff800f
 8004d18:	ff9f800f 	.word	0xff9f800f
 8004d1c:	f9ff800f 	.word	0xf9ff800f

08004d20 <pow>:
 8004d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d22:	ed2d 8b02 	vpush	{d8}
 8004d26:	eeb0 8a40 	vmov.f32	s16, s0
 8004d2a:	eef0 8a60 	vmov.f32	s17, s1
 8004d2e:	ec55 4b11 	vmov	r4, r5, d1
 8004d32:	f000 f885 	bl	8004e40 <__ieee754_pow>
 8004d36:	4622      	mov	r2, r4
 8004d38:	462b      	mov	r3, r5
 8004d3a:	4620      	mov	r0, r4
 8004d3c:	4629      	mov	r1, r5
 8004d3e:	ec57 6b10 	vmov	r6, r7, d0
 8004d42:	f7fb feb3 	bl	8000aac <__aeabi_dcmpun>
 8004d46:	2800      	cmp	r0, #0
 8004d48:	d13b      	bne.n	8004dc2 <pow+0xa2>
 8004d4a:	ec51 0b18 	vmov	r0, r1, d8
 8004d4e:	2200      	movs	r2, #0
 8004d50:	2300      	movs	r3, #0
 8004d52:	f7fb fe79 	bl	8000a48 <__aeabi_dcmpeq>
 8004d56:	b1b8      	cbz	r0, 8004d88 <pow+0x68>
 8004d58:	2200      	movs	r2, #0
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	4620      	mov	r0, r4
 8004d5e:	4629      	mov	r1, r5
 8004d60:	f7fb fe72 	bl	8000a48 <__aeabi_dcmpeq>
 8004d64:	2800      	cmp	r0, #0
 8004d66:	d146      	bne.n	8004df6 <pow+0xd6>
 8004d68:	ec45 4b10 	vmov	d0, r4, r5
 8004d6c:	f000 fe84 	bl	8005a78 <finite>
 8004d70:	b338      	cbz	r0, 8004dc2 <pow+0xa2>
 8004d72:	2200      	movs	r2, #0
 8004d74:	2300      	movs	r3, #0
 8004d76:	4620      	mov	r0, r4
 8004d78:	4629      	mov	r1, r5
 8004d7a:	f7fb fe6f 	bl	8000a5c <__aeabi_dcmplt>
 8004d7e:	b300      	cbz	r0, 8004dc2 <pow+0xa2>
 8004d80:	f000 ff0c 	bl	8005b9c <__errno>
 8004d84:	2322      	movs	r3, #34	; 0x22
 8004d86:	e01b      	b.n	8004dc0 <pow+0xa0>
 8004d88:	ec47 6b10 	vmov	d0, r6, r7
 8004d8c:	f000 fe74 	bl	8005a78 <finite>
 8004d90:	b9e0      	cbnz	r0, 8004dcc <pow+0xac>
 8004d92:	eeb0 0a48 	vmov.f32	s0, s16
 8004d96:	eef0 0a68 	vmov.f32	s1, s17
 8004d9a:	f000 fe6d 	bl	8005a78 <finite>
 8004d9e:	b1a8      	cbz	r0, 8004dcc <pow+0xac>
 8004da0:	ec45 4b10 	vmov	d0, r4, r5
 8004da4:	f000 fe68 	bl	8005a78 <finite>
 8004da8:	b180      	cbz	r0, 8004dcc <pow+0xac>
 8004daa:	4632      	mov	r2, r6
 8004dac:	463b      	mov	r3, r7
 8004dae:	4630      	mov	r0, r6
 8004db0:	4639      	mov	r1, r7
 8004db2:	f7fb fe7b 	bl	8000aac <__aeabi_dcmpun>
 8004db6:	2800      	cmp	r0, #0
 8004db8:	d0e2      	beq.n	8004d80 <pow+0x60>
 8004dba:	f000 feef 	bl	8005b9c <__errno>
 8004dbe:	2321      	movs	r3, #33	; 0x21
 8004dc0:	6003      	str	r3, [r0, #0]
 8004dc2:	ecbd 8b02 	vpop	{d8}
 8004dc6:	ec47 6b10 	vmov	d0, r6, r7
 8004dca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004dcc:	2200      	movs	r2, #0
 8004dce:	2300      	movs	r3, #0
 8004dd0:	4630      	mov	r0, r6
 8004dd2:	4639      	mov	r1, r7
 8004dd4:	f7fb fe38 	bl	8000a48 <__aeabi_dcmpeq>
 8004dd8:	2800      	cmp	r0, #0
 8004dda:	d0f2      	beq.n	8004dc2 <pow+0xa2>
 8004ddc:	eeb0 0a48 	vmov.f32	s0, s16
 8004de0:	eef0 0a68 	vmov.f32	s1, s17
 8004de4:	f000 fe48 	bl	8005a78 <finite>
 8004de8:	2800      	cmp	r0, #0
 8004dea:	d0ea      	beq.n	8004dc2 <pow+0xa2>
 8004dec:	ec45 4b10 	vmov	d0, r4, r5
 8004df0:	f000 fe42 	bl	8005a78 <finite>
 8004df4:	e7c3      	b.n	8004d7e <pow+0x5e>
 8004df6:	4f01      	ldr	r7, [pc, #4]	; (8004dfc <pow+0xdc>)
 8004df8:	2600      	movs	r6, #0
 8004dfa:	e7e2      	b.n	8004dc2 <pow+0xa2>
 8004dfc:	3ff00000 	.word	0x3ff00000

08004e00 <sqrtf>:
 8004e00:	b508      	push	{r3, lr}
 8004e02:	ed2d 8b02 	vpush	{d8}
 8004e06:	eeb0 8a40 	vmov.f32	s16, s0
 8004e0a:	f000 fdf9 	bl	8005a00 <__ieee754_sqrtf>
 8004e0e:	eeb4 8a48 	vcmp.f32	s16, s16
 8004e12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e16:	d60c      	bvs.n	8004e32 <sqrtf+0x32>
 8004e18:	eddf 8a07 	vldr	s17, [pc, #28]	; 8004e38 <sqrtf+0x38>
 8004e1c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8004e20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e24:	d505      	bpl.n	8004e32 <sqrtf+0x32>
 8004e26:	f000 feb9 	bl	8005b9c <__errno>
 8004e2a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8004e2e:	2321      	movs	r3, #33	; 0x21
 8004e30:	6003      	str	r3, [r0, #0]
 8004e32:	ecbd 8b02 	vpop	{d8}
 8004e36:	bd08      	pop	{r3, pc}
	...

08004e40 <__ieee754_pow>:
 8004e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e44:	ed2d 8b06 	vpush	{d8-d10}
 8004e48:	b089      	sub	sp, #36	; 0x24
 8004e4a:	ed8d 1b00 	vstr	d1, [sp]
 8004e4e:	e9dd 2900 	ldrd	r2, r9, [sp]
 8004e52:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8004e56:	ea58 0102 	orrs.w	r1, r8, r2
 8004e5a:	ec57 6b10 	vmov	r6, r7, d0
 8004e5e:	d115      	bne.n	8004e8c <__ieee754_pow+0x4c>
 8004e60:	19b3      	adds	r3, r6, r6
 8004e62:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8004e66:	4152      	adcs	r2, r2
 8004e68:	4299      	cmp	r1, r3
 8004e6a:	4b89      	ldr	r3, [pc, #548]	; (8005090 <__ieee754_pow+0x250>)
 8004e6c:	4193      	sbcs	r3, r2
 8004e6e:	f080 84d2 	bcs.w	8005816 <__ieee754_pow+0x9d6>
 8004e72:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004e76:	4630      	mov	r0, r6
 8004e78:	4639      	mov	r1, r7
 8004e7a:	f7fb f9c7 	bl	800020c <__adddf3>
 8004e7e:	ec41 0b10 	vmov	d0, r0, r1
 8004e82:	b009      	add	sp, #36	; 0x24
 8004e84:	ecbd 8b06 	vpop	{d8-d10}
 8004e88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e8c:	4b81      	ldr	r3, [pc, #516]	; (8005094 <__ieee754_pow+0x254>)
 8004e8e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8004e92:	429c      	cmp	r4, r3
 8004e94:	ee10 aa10 	vmov	sl, s0
 8004e98:	463d      	mov	r5, r7
 8004e9a:	dc06      	bgt.n	8004eaa <__ieee754_pow+0x6a>
 8004e9c:	d101      	bne.n	8004ea2 <__ieee754_pow+0x62>
 8004e9e:	2e00      	cmp	r6, #0
 8004ea0:	d1e7      	bne.n	8004e72 <__ieee754_pow+0x32>
 8004ea2:	4598      	cmp	r8, r3
 8004ea4:	dc01      	bgt.n	8004eaa <__ieee754_pow+0x6a>
 8004ea6:	d10f      	bne.n	8004ec8 <__ieee754_pow+0x88>
 8004ea8:	b172      	cbz	r2, 8004ec8 <__ieee754_pow+0x88>
 8004eaa:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8004eae:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8004eb2:	ea55 050a 	orrs.w	r5, r5, sl
 8004eb6:	d1dc      	bne.n	8004e72 <__ieee754_pow+0x32>
 8004eb8:	e9dd 3200 	ldrd	r3, r2, [sp]
 8004ebc:	18db      	adds	r3, r3, r3
 8004ebe:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8004ec2:	4152      	adcs	r2, r2
 8004ec4:	429d      	cmp	r5, r3
 8004ec6:	e7d0      	b.n	8004e6a <__ieee754_pow+0x2a>
 8004ec8:	2d00      	cmp	r5, #0
 8004eca:	da3b      	bge.n	8004f44 <__ieee754_pow+0x104>
 8004ecc:	4b72      	ldr	r3, [pc, #456]	; (8005098 <__ieee754_pow+0x258>)
 8004ece:	4598      	cmp	r8, r3
 8004ed0:	dc51      	bgt.n	8004f76 <__ieee754_pow+0x136>
 8004ed2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8004ed6:	4598      	cmp	r8, r3
 8004ed8:	f340 84ac 	ble.w	8005834 <__ieee754_pow+0x9f4>
 8004edc:	ea4f 5328 	mov.w	r3, r8, asr #20
 8004ee0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004ee4:	2b14      	cmp	r3, #20
 8004ee6:	dd0f      	ble.n	8004f08 <__ieee754_pow+0xc8>
 8004ee8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8004eec:	fa22 f103 	lsr.w	r1, r2, r3
 8004ef0:	fa01 f303 	lsl.w	r3, r1, r3
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	f040 849d 	bne.w	8005834 <__ieee754_pow+0x9f4>
 8004efa:	f001 0101 	and.w	r1, r1, #1
 8004efe:	f1c1 0302 	rsb	r3, r1, #2
 8004f02:	9304      	str	r3, [sp, #16]
 8004f04:	b182      	cbz	r2, 8004f28 <__ieee754_pow+0xe8>
 8004f06:	e05f      	b.n	8004fc8 <__ieee754_pow+0x188>
 8004f08:	2a00      	cmp	r2, #0
 8004f0a:	d15b      	bne.n	8004fc4 <__ieee754_pow+0x184>
 8004f0c:	f1c3 0314 	rsb	r3, r3, #20
 8004f10:	fa48 f103 	asr.w	r1, r8, r3
 8004f14:	fa01 f303 	lsl.w	r3, r1, r3
 8004f18:	4543      	cmp	r3, r8
 8004f1a:	f040 8488 	bne.w	800582e <__ieee754_pow+0x9ee>
 8004f1e:	f001 0101 	and.w	r1, r1, #1
 8004f22:	f1c1 0302 	rsb	r3, r1, #2
 8004f26:	9304      	str	r3, [sp, #16]
 8004f28:	4b5c      	ldr	r3, [pc, #368]	; (800509c <__ieee754_pow+0x25c>)
 8004f2a:	4598      	cmp	r8, r3
 8004f2c:	d132      	bne.n	8004f94 <__ieee754_pow+0x154>
 8004f2e:	f1b9 0f00 	cmp.w	r9, #0
 8004f32:	f280 8478 	bge.w	8005826 <__ieee754_pow+0x9e6>
 8004f36:	4959      	ldr	r1, [pc, #356]	; (800509c <__ieee754_pow+0x25c>)
 8004f38:	4632      	mov	r2, r6
 8004f3a:	463b      	mov	r3, r7
 8004f3c:	2000      	movs	r0, #0
 8004f3e:	f7fb fc45 	bl	80007cc <__aeabi_ddiv>
 8004f42:	e79c      	b.n	8004e7e <__ieee754_pow+0x3e>
 8004f44:	2300      	movs	r3, #0
 8004f46:	9304      	str	r3, [sp, #16]
 8004f48:	2a00      	cmp	r2, #0
 8004f4a:	d13d      	bne.n	8004fc8 <__ieee754_pow+0x188>
 8004f4c:	4b51      	ldr	r3, [pc, #324]	; (8005094 <__ieee754_pow+0x254>)
 8004f4e:	4598      	cmp	r8, r3
 8004f50:	d1ea      	bne.n	8004f28 <__ieee754_pow+0xe8>
 8004f52:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8004f56:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8004f5a:	ea53 030a 	orrs.w	r3, r3, sl
 8004f5e:	f000 845a 	beq.w	8005816 <__ieee754_pow+0x9d6>
 8004f62:	4b4f      	ldr	r3, [pc, #316]	; (80050a0 <__ieee754_pow+0x260>)
 8004f64:	429c      	cmp	r4, r3
 8004f66:	dd08      	ble.n	8004f7a <__ieee754_pow+0x13a>
 8004f68:	f1b9 0f00 	cmp.w	r9, #0
 8004f6c:	f2c0 8457 	blt.w	800581e <__ieee754_pow+0x9de>
 8004f70:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004f74:	e783      	b.n	8004e7e <__ieee754_pow+0x3e>
 8004f76:	2302      	movs	r3, #2
 8004f78:	e7e5      	b.n	8004f46 <__ieee754_pow+0x106>
 8004f7a:	f1b9 0f00 	cmp.w	r9, #0
 8004f7e:	f04f 0000 	mov.w	r0, #0
 8004f82:	f04f 0100 	mov.w	r1, #0
 8004f86:	f6bf af7a 	bge.w	8004e7e <__ieee754_pow+0x3e>
 8004f8a:	e9dd 0300 	ldrd	r0, r3, [sp]
 8004f8e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8004f92:	e774      	b.n	8004e7e <__ieee754_pow+0x3e>
 8004f94:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8004f98:	d106      	bne.n	8004fa8 <__ieee754_pow+0x168>
 8004f9a:	4632      	mov	r2, r6
 8004f9c:	463b      	mov	r3, r7
 8004f9e:	4630      	mov	r0, r6
 8004fa0:	4639      	mov	r1, r7
 8004fa2:	f7fb fae9 	bl	8000578 <__aeabi_dmul>
 8004fa6:	e76a      	b.n	8004e7e <__ieee754_pow+0x3e>
 8004fa8:	4b3e      	ldr	r3, [pc, #248]	; (80050a4 <__ieee754_pow+0x264>)
 8004faa:	4599      	cmp	r9, r3
 8004fac:	d10c      	bne.n	8004fc8 <__ieee754_pow+0x188>
 8004fae:	2d00      	cmp	r5, #0
 8004fb0:	db0a      	blt.n	8004fc8 <__ieee754_pow+0x188>
 8004fb2:	ec47 6b10 	vmov	d0, r6, r7
 8004fb6:	b009      	add	sp, #36	; 0x24
 8004fb8:	ecbd 8b06 	vpop	{d8-d10}
 8004fbc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fc0:	f000 bc6c 	b.w	800589c <__ieee754_sqrt>
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	9304      	str	r3, [sp, #16]
 8004fc8:	ec47 6b10 	vmov	d0, r6, r7
 8004fcc:	f000 fd4b 	bl	8005a66 <fabs>
 8004fd0:	ec51 0b10 	vmov	r0, r1, d0
 8004fd4:	f1ba 0f00 	cmp.w	sl, #0
 8004fd8:	d129      	bne.n	800502e <__ieee754_pow+0x1ee>
 8004fda:	b124      	cbz	r4, 8004fe6 <__ieee754_pow+0x1a6>
 8004fdc:	4b2f      	ldr	r3, [pc, #188]	; (800509c <__ieee754_pow+0x25c>)
 8004fde:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d123      	bne.n	800502e <__ieee754_pow+0x1ee>
 8004fe6:	f1b9 0f00 	cmp.w	r9, #0
 8004fea:	da05      	bge.n	8004ff8 <__ieee754_pow+0x1b8>
 8004fec:	4602      	mov	r2, r0
 8004fee:	460b      	mov	r3, r1
 8004ff0:	2000      	movs	r0, #0
 8004ff2:	492a      	ldr	r1, [pc, #168]	; (800509c <__ieee754_pow+0x25c>)
 8004ff4:	f7fb fbea 	bl	80007cc <__aeabi_ddiv>
 8004ff8:	2d00      	cmp	r5, #0
 8004ffa:	f6bf af40 	bge.w	8004e7e <__ieee754_pow+0x3e>
 8004ffe:	9b04      	ldr	r3, [sp, #16]
 8005000:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8005004:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8005008:	4323      	orrs	r3, r4
 800500a:	d108      	bne.n	800501e <__ieee754_pow+0x1de>
 800500c:	4602      	mov	r2, r0
 800500e:	460b      	mov	r3, r1
 8005010:	4610      	mov	r0, r2
 8005012:	4619      	mov	r1, r3
 8005014:	f7fb f8f8 	bl	8000208 <__aeabi_dsub>
 8005018:	4602      	mov	r2, r0
 800501a:	460b      	mov	r3, r1
 800501c:	e78f      	b.n	8004f3e <__ieee754_pow+0xfe>
 800501e:	9b04      	ldr	r3, [sp, #16]
 8005020:	2b01      	cmp	r3, #1
 8005022:	f47f af2c 	bne.w	8004e7e <__ieee754_pow+0x3e>
 8005026:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800502a:	4619      	mov	r1, r3
 800502c:	e727      	b.n	8004e7e <__ieee754_pow+0x3e>
 800502e:	0feb      	lsrs	r3, r5, #31
 8005030:	3b01      	subs	r3, #1
 8005032:	9306      	str	r3, [sp, #24]
 8005034:	9a06      	ldr	r2, [sp, #24]
 8005036:	9b04      	ldr	r3, [sp, #16]
 8005038:	4313      	orrs	r3, r2
 800503a:	d102      	bne.n	8005042 <__ieee754_pow+0x202>
 800503c:	4632      	mov	r2, r6
 800503e:	463b      	mov	r3, r7
 8005040:	e7e6      	b.n	8005010 <__ieee754_pow+0x1d0>
 8005042:	4b19      	ldr	r3, [pc, #100]	; (80050a8 <__ieee754_pow+0x268>)
 8005044:	4598      	cmp	r8, r3
 8005046:	f340 80fb 	ble.w	8005240 <__ieee754_pow+0x400>
 800504a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800504e:	4598      	cmp	r8, r3
 8005050:	4b13      	ldr	r3, [pc, #76]	; (80050a0 <__ieee754_pow+0x260>)
 8005052:	dd0c      	ble.n	800506e <__ieee754_pow+0x22e>
 8005054:	429c      	cmp	r4, r3
 8005056:	dc0f      	bgt.n	8005078 <__ieee754_pow+0x238>
 8005058:	f1b9 0f00 	cmp.w	r9, #0
 800505c:	da0f      	bge.n	800507e <__ieee754_pow+0x23e>
 800505e:	2000      	movs	r0, #0
 8005060:	b009      	add	sp, #36	; 0x24
 8005062:	ecbd 8b06 	vpop	{d8-d10}
 8005066:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800506a:	f000 bcf3 	b.w	8005a54 <__math_oflow>
 800506e:	429c      	cmp	r4, r3
 8005070:	dbf2      	blt.n	8005058 <__ieee754_pow+0x218>
 8005072:	4b0a      	ldr	r3, [pc, #40]	; (800509c <__ieee754_pow+0x25c>)
 8005074:	429c      	cmp	r4, r3
 8005076:	dd19      	ble.n	80050ac <__ieee754_pow+0x26c>
 8005078:	f1b9 0f00 	cmp.w	r9, #0
 800507c:	dcef      	bgt.n	800505e <__ieee754_pow+0x21e>
 800507e:	2000      	movs	r0, #0
 8005080:	b009      	add	sp, #36	; 0x24
 8005082:	ecbd 8b06 	vpop	{d8-d10}
 8005086:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800508a:	f000 bcda 	b.w	8005a42 <__math_uflow>
 800508e:	bf00      	nop
 8005090:	fff00000 	.word	0xfff00000
 8005094:	7ff00000 	.word	0x7ff00000
 8005098:	433fffff 	.word	0x433fffff
 800509c:	3ff00000 	.word	0x3ff00000
 80050a0:	3fefffff 	.word	0x3fefffff
 80050a4:	3fe00000 	.word	0x3fe00000
 80050a8:	41e00000 	.word	0x41e00000
 80050ac:	4b60      	ldr	r3, [pc, #384]	; (8005230 <__ieee754_pow+0x3f0>)
 80050ae:	2200      	movs	r2, #0
 80050b0:	f7fb f8aa 	bl	8000208 <__aeabi_dsub>
 80050b4:	a354      	add	r3, pc, #336	; (adr r3, 8005208 <__ieee754_pow+0x3c8>)
 80050b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ba:	4604      	mov	r4, r0
 80050bc:	460d      	mov	r5, r1
 80050be:	f7fb fa5b 	bl	8000578 <__aeabi_dmul>
 80050c2:	a353      	add	r3, pc, #332	; (adr r3, 8005210 <__ieee754_pow+0x3d0>)
 80050c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050c8:	4606      	mov	r6, r0
 80050ca:	460f      	mov	r7, r1
 80050cc:	4620      	mov	r0, r4
 80050ce:	4629      	mov	r1, r5
 80050d0:	f7fb fa52 	bl	8000578 <__aeabi_dmul>
 80050d4:	4b57      	ldr	r3, [pc, #348]	; (8005234 <__ieee754_pow+0x3f4>)
 80050d6:	4682      	mov	sl, r0
 80050d8:	468b      	mov	fp, r1
 80050da:	2200      	movs	r2, #0
 80050dc:	4620      	mov	r0, r4
 80050de:	4629      	mov	r1, r5
 80050e0:	f7fb fa4a 	bl	8000578 <__aeabi_dmul>
 80050e4:	4602      	mov	r2, r0
 80050e6:	460b      	mov	r3, r1
 80050e8:	a14b      	add	r1, pc, #300	; (adr r1, 8005218 <__ieee754_pow+0x3d8>)
 80050ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 80050ee:	f7fb f88b 	bl	8000208 <__aeabi_dsub>
 80050f2:	4622      	mov	r2, r4
 80050f4:	462b      	mov	r3, r5
 80050f6:	f7fb fa3f 	bl	8000578 <__aeabi_dmul>
 80050fa:	4602      	mov	r2, r0
 80050fc:	460b      	mov	r3, r1
 80050fe:	2000      	movs	r0, #0
 8005100:	494d      	ldr	r1, [pc, #308]	; (8005238 <__ieee754_pow+0x3f8>)
 8005102:	f7fb f881 	bl	8000208 <__aeabi_dsub>
 8005106:	4622      	mov	r2, r4
 8005108:	4680      	mov	r8, r0
 800510a:	4689      	mov	r9, r1
 800510c:	462b      	mov	r3, r5
 800510e:	4620      	mov	r0, r4
 8005110:	4629      	mov	r1, r5
 8005112:	f7fb fa31 	bl	8000578 <__aeabi_dmul>
 8005116:	4602      	mov	r2, r0
 8005118:	460b      	mov	r3, r1
 800511a:	4640      	mov	r0, r8
 800511c:	4649      	mov	r1, r9
 800511e:	f7fb fa2b 	bl	8000578 <__aeabi_dmul>
 8005122:	a33f      	add	r3, pc, #252	; (adr r3, 8005220 <__ieee754_pow+0x3e0>)
 8005124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005128:	f7fb fa26 	bl	8000578 <__aeabi_dmul>
 800512c:	4602      	mov	r2, r0
 800512e:	460b      	mov	r3, r1
 8005130:	4650      	mov	r0, sl
 8005132:	4659      	mov	r1, fp
 8005134:	f7fb f868 	bl	8000208 <__aeabi_dsub>
 8005138:	4602      	mov	r2, r0
 800513a:	460b      	mov	r3, r1
 800513c:	4680      	mov	r8, r0
 800513e:	4689      	mov	r9, r1
 8005140:	4630      	mov	r0, r6
 8005142:	4639      	mov	r1, r7
 8005144:	f7fb f862 	bl	800020c <__adddf3>
 8005148:	2000      	movs	r0, #0
 800514a:	4632      	mov	r2, r6
 800514c:	463b      	mov	r3, r7
 800514e:	4604      	mov	r4, r0
 8005150:	460d      	mov	r5, r1
 8005152:	f7fb f859 	bl	8000208 <__aeabi_dsub>
 8005156:	4602      	mov	r2, r0
 8005158:	460b      	mov	r3, r1
 800515a:	4640      	mov	r0, r8
 800515c:	4649      	mov	r1, r9
 800515e:	f7fb f853 	bl	8000208 <__aeabi_dsub>
 8005162:	9b04      	ldr	r3, [sp, #16]
 8005164:	9a06      	ldr	r2, [sp, #24]
 8005166:	3b01      	subs	r3, #1
 8005168:	4313      	orrs	r3, r2
 800516a:	4682      	mov	sl, r0
 800516c:	468b      	mov	fp, r1
 800516e:	f040 81e7 	bne.w	8005540 <__ieee754_pow+0x700>
 8005172:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8005228 <__ieee754_pow+0x3e8>
 8005176:	eeb0 8a47 	vmov.f32	s16, s14
 800517a:	eef0 8a67 	vmov.f32	s17, s15
 800517e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005182:	2600      	movs	r6, #0
 8005184:	4632      	mov	r2, r6
 8005186:	463b      	mov	r3, r7
 8005188:	e9dd 0100 	ldrd	r0, r1, [sp]
 800518c:	f7fb f83c 	bl	8000208 <__aeabi_dsub>
 8005190:	4622      	mov	r2, r4
 8005192:	462b      	mov	r3, r5
 8005194:	f7fb f9f0 	bl	8000578 <__aeabi_dmul>
 8005198:	e9dd 2300 	ldrd	r2, r3, [sp]
 800519c:	4680      	mov	r8, r0
 800519e:	4689      	mov	r9, r1
 80051a0:	4650      	mov	r0, sl
 80051a2:	4659      	mov	r1, fp
 80051a4:	f7fb f9e8 	bl	8000578 <__aeabi_dmul>
 80051a8:	4602      	mov	r2, r0
 80051aa:	460b      	mov	r3, r1
 80051ac:	4640      	mov	r0, r8
 80051ae:	4649      	mov	r1, r9
 80051b0:	f7fb f82c 	bl	800020c <__adddf3>
 80051b4:	4632      	mov	r2, r6
 80051b6:	463b      	mov	r3, r7
 80051b8:	4680      	mov	r8, r0
 80051ba:	4689      	mov	r9, r1
 80051bc:	4620      	mov	r0, r4
 80051be:	4629      	mov	r1, r5
 80051c0:	f7fb f9da 	bl	8000578 <__aeabi_dmul>
 80051c4:	460b      	mov	r3, r1
 80051c6:	4604      	mov	r4, r0
 80051c8:	460d      	mov	r5, r1
 80051ca:	4602      	mov	r2, r0
 80051cc:	4649      	mov	r1, r9
 80051ce:	4640      	mov	r0, r8
 80051d0:	f7fb f81c 	bl	800020c <__adddf3>
 80051d4:	4b19      	ldr	r3, [pc, #100]	; (800523c <__ieee754_pow+0x3fc>)
 80051d6:	4299      	cmp	r1, r3
 80051d8:	ec45 4b19 	vmov	d9, r4, r5
 80051dc:	4606      	mov	r6, r0
 80051de:	460f      	mov	r7, r1
 80051e0:	468b      	mov	fp, r1
 80051e2:	f340 82f1 	ble.w	80057c8 <__ieee754_pow+0x988>
 80051e6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80051ea:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80051ee:	4303      	orrs	r3, r0
 80051f0:	f000 81e4 	beq.w	80055bc <__ieee754_pow+0x77c>
 80051f4:	ec51 0b18 	vmov	r0, r1, d8
 80051f8:	2200      	movs	r2, #0
 80051fa:	2300      	movs	r3, #0
 80051fc:	f7fb fc2e 	bl	8000a5c <__aeabi_dcmplt>
 8005200:	3800      	subs	r0, #0
 8005202:	bf18      	it	ne
 8005204:	2001      	movne	r0, #1
 8005206:	e72b      	b.n	8005060 <__ieee754_pow+0x220>
 8005208:	60000000 	.word	0x60000000
 800520c:	3ff71547 	.word	0x3ff71547
 8005210:	f85ddf44 	.word	0xf85ddf44
 8005214:	3e54ae0b 	.word	0x3e54ae0b
 8005218:	55555555 	.word	0x55555555
 800521c:	3fd55555 	.word	0x3fd55555
 8005220:	652b82fe 	.word	0x652b82fe
 8005224:	3ff71547 	.word	0x3ff71547
 8005228:	00000000 	.word	0x00000000
 800522c:	bff00000 	.word	0xbff00000
 8005230:	3ff00000 	.word	0x3ff00000
 8005234:	3fd00000 	.word	0x3fd00000
 8005238:	3fe00000 	.word	0x3fe00000
 800523c:	408fffff 	.word	0x408fffff
 8005240:	4bd5      	ldr	r3, [pc, #852]	; (8005598 <__ieee754_pow+0x758>)
 8005242:	402b      	ands	r3, r5
 8005244:	2200      	movs	r2, #0
 8005246:	b92b      	cbnz	r3, 8005254 <__ieee754_pow+0x414>
 8005248:	4bd4      	ldr	r3, [pc, #848]	; (800559c <__ieee754_pow+0x75c>)
 800524a:	f7fb f995 	bl	8000578 <__aeabi_dmul>
 800524e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8005252:	460c      	mov	r4, r1
 8005254:	1523      	asrs	r3, r4, #20
 8005256:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800525a:	4413      	add	r3, r2
 800525c:	9305      	str	r3, [sp, #20]
 800525e:	4bd0      	ldr	r3, [pc, #832]	; (80055a0 <__ieee754_pow+0x760>)
 8005260:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005264:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8005268:	429c      	cmp	r4, r3
 800526a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800526e:	dd08      	ble.n	8005282 <__ieee754_pow+0x442>
 8005270:	4bcc      	ldr	r3, [pc, #816]	; (80055a4 <__ieee754_pow+0x764>)
 8005272:	429c      	cmp	r4, r3
 8005274:	f340 8162 	ble.w	800553c <__ieee754_pow+0x6fc>
 8005278:	9b05      	ldr	r3, [sp, #20]
 800527a:	3301      	adds	r3, #1
 800527c:	9305      	str	r3, [sp, #20]
 800527e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8005282:	2400      	movs	r4, #0
 8005284:	00e3      	lsls	r3, r4, #3
 8005286:	9307      	str	r3, [sp, #28]
 8005288:	4bc7      	ldr	r3, [pc, #796]	; (80055a8 <__ieee754_pow+0x768>)
 800528a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800528e:	ed93 7b00 	vldr	d7, [r3]
 8005292:	4629      	mov	r1, r5
 8005294:	ec53 2b17 	vmov	r2, r3, d7
 8005298:	eeb0 9a47 	vmov.f32	s18, s14
 800529c:	eef0 9a67 	vmov.f32	s19, s15
 80052a0:	4682      	mov	sl, r0
 80052a2:	f7fa ffb1 	bl	8000208 <__aeabi_dsub>
 80052a6:	4652      	mov	r2, sl
 80052a8:	4606      	mov	r6, r0
 80052aa:	460f      	mov	r7, r1
 80052ac:	462b      	mov	r3, r5
 80052ae:	ec51 0b19 	vmov	r0, r1, d9
 80052b2:	f7fa ffab 	bl	800020c <__adddf3>
 80052b6:	4602      	mov	r2, r0
 80052b8:	460b      	mov	r3, r1
 80052ba:	2000      	movs	r0, #0
 80052bc:	49bb      	ldr	r1, [pc, #748]	; (80055ac <__ieee754_pow+0x76c>)
 80052be:	f7fb fa85 	bl	80007cc <__aeabi_ddiv>
 80052c2:	ec41 0b1a 	vmov	d10, r0, r1
 80052c6:	4602      	mov	r2, r0
 80052c8:	460b      	mov	r3, r1
 80052ca:	4630      	mov	r0, r6
 80052cc:	4639      	mov	r1, r7
 80052ce:	f7fb f953 	bl	8000578 <__aeabi_dmul>
 80052d2:	2300      	movs	r3, #0
 80052d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80052d8:	9302      	str	r3, [sp, #8]
 80052da:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80052de:	46ab      	mov	fp, r5
 80052e0:	106d      	asrs	r5, r5, #1
 80052e2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80052e6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80052ea:	ec41 0b18 	vmov	d8, r0, r1
 80052ee:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 80052f2:	2200      	movs	r2, #0
 80052f4:	4640      	mov	r0, r8
 80052f6:	4649      	mov	r1, r9
 80052f8:	4614      	mov	r4, r2
 80052fa:	461d      	mov	r5, r3
 80052fc:	f7fb f93c 	bl	8000578 <__aeabi_dmul>
 8005300:	4602      	mov	r2, r0
 8005302:	460b      	mov	r3, r1
 8005304:	4630      	mov	r0, r6
 8005306:	4639      	mov	r1, r7
 8005308:	f7fa ff7e 	bl	8000208 <__aeabi_dsub>
 800530c:	ec53 2b19 	vmov	r2, r3, d9
 8005310:	4606      	mov	r6, r0
 8005312:	460f      	mov	r7, r1
 8005314:	4620      	mov	r0, r4
 8005316:	4629      	mov	r1, r5
 8005318:	f7fa ff76 	bl	8000208 <__aeabi_dsub>
 800531c:	4602      	mov	r2, r0
 800531e:	460b      	mov	r3, r1
 8005320:	4650      	mov	r0, sl
 8005322:	4659      	mov	r1, fp
 8005324:	f7fa ff70 	bl	8000208 <__aeabi_dsub>
 8005328:	4642      	mov	r2, r8
 800532a:	464b      	mov	r3, r9
 800532c:	f7fb f924 	bl	8000578 <__aeabi_dmul>
 8005330:	4602      	mov	r2, r0
 8005332:	460b      	mov	r3, r1
 8005334:	4630      	mov	r0, r6
 8005336:	4639      	mov	r1, r7
 8005338:	f7fa ff66 	bl	8000208 <__aeabi_dsub>
 800533c:	ec53 2b1a 	vmov	r2, r3, d10
 8005340:	f7fb f91a 	bl	8000578 <__aeabi_dmul>
 8005344:	ec53 2b18 	vmov	r2, r3, d8
 8005348:	ec41 0b19 	vmov	d9, r0, r1
 800534c:	ec51 0b18 	vmov	r0, r1, d8
 8005350:	f7fb f912 	bl	8000578 <__aeabi_dmul>
 8005354:	a37c      	add	r3, pc, #496	; (adr r3, 8005548 <__ieee754_pow+0x708>)
 8005356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800535a:	4604      	mov	r4, r0
 800535c:	460d      	mov	r5, r1
 800535e:	f7fb f90b 	bl	8000578 <__aeabi_dmul>
 8005362:	a37b      	add	r3, pc, #492	; (adr r3, 8005550 <__ieee754_pow+0x710>)
 8005364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005368:	f7fa ff50 	bl	800020c <__adddf3>
 800536c:	4622      	mov	r2, r4
 800536e:	462b      	mov	r3, r5
 8005370:	f7fb f902 	bl	8000578 <__aeabi_dmul>
 8005374:	a378      	add	r3, pc, #480	; (adr r3, 8005558 <__ieee754_pow+0x718>)
 8005376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800537a:	f7fa ff47 	bl	800020c <__adddf3>
 800537e:	4622      	mov	r2, r4
 8005380:	462b      	mov	r3, r5
 8005382:	f7fb f8f9 	bl	8000578 <__aeabi_dmul>
 8005386:	a376      	add	r3, pc, #472	; (adr r3, 8005560 <__ieee754_pow+0x720>)
 8005388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800538c:	f7fa ff3e 	bl	800020c <__adddf3>
 8005390:	4622      	mov	r2, r4
 8005392:	462b      	mov	r3, r5
 8005394:	f7fb f8f0 	bl	8000578 <__aeabi_dmul>
 8005398:	a373      	add	r3, pc, #460	; (adr r3, 8005568 <__ieee754_pow+0x728>)
 800539a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800539e:	f7fa ff35 	bl	800020c <__adddf3>
 80053a2:	4622      	mov	r2, r4
 80053a4:	462b      	mov	r3, r5
 80053a6:	f7fb f8e7 	bl	8000578 <__aeabi_dmul>
 80053aa:	a371      	add	r3, pc, #452	; (adr r3, 8005570 <__ieee754_pow+0x730>)
 80053ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053b0:	f7fa ff2c 	bl	800020c <__adddf3>
 80053b4:	4622      	mov	r2, r4
 80053b6:	4606      	mov	r6, r0
 80053b8:	460f      	mov	r7, r1
 80053ba:	462b      	mov	r3, r5
 80053bc:	4620      	mov	r0, r4
 80053be:	4629      	mov	r1, r5
 80053c0:	f7fb f8da 	bl	8000578 <__aeabi_dmul>
 80053c4:	4602      	mov	r2, r0
 80053c6:	460b      	mov	r3, r1
 80053c8:	4630      	mov	r0, r6
 80053ca:	4639      	mov	r1, r7
 80053cc:	f7fb f8d4 	bl	8000578 <__aeabi_dmul>
 80053d0:	4642      	mov	r2, r8
 80053d2:	4604      	mov	r4, r0
 80053d4:	460d      	mov	r5, r1
 80053d6:	464b      	mov	r3, r9
 80053d8:	ec51 0b18 	vmov	r0, r1, d8
 80053dc:	f7fa ff16 	bl	800020c <__adddf3>
 80053e0:	ec53 2b19 	vmov	r2, r3, d9
 80053e4:	f7fb f8c8 	bl	8000578 <__aeabi_dmul>
 80053e8:	4622      	mov	r2, r4
 80053ea:	462b      	mov	r3, r5
 80053ec:	f7fa ff0e 	bl	800020c <__adddf3>
 80053f0:	4642      	mov	r2, r8
 80053f2:	4682      	mov	sl, r0
 80053f4:	468b      	mov	fp, r1
 80053f6:	464b      	mov	r3, r9
 80053f8:	4640      	mov	r0, r8
 80053fa:	4649      	mov	r1, r9
 80053fc:	f7fb f8bc 	bl	8000578 <__aeabi_dmul>
 8005400:	4b6b      	ldr	r3, [pc, #428]	; (80055b0 <__ieee754_pow+0x770>)
 8005402:	2200      	movs	r2, #0
 8005404:	4606      	mov	r6, r0
 8005406:	460f      	mov	r7, r1
 8005408:	f7fa ff00 	bl	800020c <__adddf3>
 800540c:	4652      	mov	r2, sl
 800540e:	465b      	mov	r3, fp
 8005410:	f7fa fefc 	bl	800020c <__adddf3>
 8005414:	2000      	movs	r0, #0
 8005416:	4604      	mov	r4, r0
 8005418:	460d      	mov	r5, r1
 800541a:	4602      	mov	r2, r0
 800541c:	460b      	mov	r3, r1
 800541e:	4640      	mov	r0, r8
 8005420:	4649      	mov	r1, r9
 8005422:	f7fb f8a9 	bl	8000578 <__aeabi_dmul>
 8005426:	4b62      	ldr	r3, [pc, #392]	; (80055b0 <__ieee754_pow+0x770>)
 8005428:	4680      	mov	r8, r0
 800542a:	4689      	mov	r9, r1
 800542c:	2200      	movs	r2, #0
 800542e:	4620      	mov	r0, r4
 8005430:	4629      	mov	r1, r5
 8005432:	f7fa fee9 	bl	8000208 <__aeabi_dsub>
 8005436:	4632      	mov	r2, r6
 8005438:	463b      	mov	r3, r7
 800543a:	f7fa fee5 	bl	8000208 <__aeabi_dsub>
 800543e:	4602      	mov	r2, r0
 8005440:	460b      	mov	r3, r1
 8005442:	4650      	mov	r0, sl
 8005444:	4659      	mov	r1, fp
 8005446:	f7fa fedf 	bl	8000208 <__aeabi_dsub>
 800544a:	ec53 2b18 	vmov	r2, r3, d8
 800544e:	f7fb f893 	bl	8000578 <__aeabi_dmul>
 8005452:	4622      	mov	r2, r4
 8005454:	4606      	mov	r6, r0
 8005456:	460f      	mov	r7, r1
 8005458:	462b      	mov	r3, r5
 800545a:	ec51 0b19 	vmov	r0, r1, d9
 800545e:	f7fb f88b 	bl	8000578 <__aeabi_dmul>
 8005462:	4602      	mov	r2, r0
 8005464:	460b      	mov	r3, r1
 8005466:	4630      	mov	r0, r6
 8005468:	4639      	mov	r1, r7
 800546a:	f7fa fecf 	bl	800020c <__adddf3>
 800546e:	4606      	mov	r6, r0
 8005470:	460f      	mov	r7, r1
 8005472:	4602      	mov	r2, r0
 8005474:	460b      	mov	r3, r1
 8005476:	4640      	mov	r0, r8
 8005478:	4649      	mov	r1, r9
 800547a:	f7fa fec7 	bl	800020c <__adddf3>
 800547e:	a33e      	add	r3, pc, #248	; (adr r3, 8005578 <__ieee754_pow+0x738>)
 8005480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005484:	2000      	movs	r0, #0
 8005486:	4604      	mov	r4, r0
 8005488:	460d      	mov	r5, r1
 800548a:	f7fb f875 	bl	8000578 <__aeabi_dmul>
 800548e:	4642      	mov	r2, r8
 8005490:	ec41 0b18 	vmov	d8, r0, r1
 8005494:	464b      	mov	r3, r9
 8005496:	4620      	mov	r0, r4
 8005498:	4629      	mov	r1, r5
 800549a:	f7fa feb5 	bl	8000208 <__aeabi_dsub>
 800549e:	4602      	mov	r2, r0
 80054a0:	460b      	mov	r3, r1
 80054a2:	4630      	mov	r0, r6
 80054a4:	4639      	mov	r1, r7
 80054a6:	f7fa feaf 	bl	8000208 <__aeabi_dsub>
 80054aa:	a335      	add	r3, pc, #212	; (adr r3, 8005580 <__ieee754_pow+0x740>)
 80054ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b0:	f7fb f862 	bl	8000578 <__aeabi_dmul>
 80054b4:	a334      	add	r3, pc, #208	; (adr r3, 8005588 <__ieee754_pow+0x748>)
 80054b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054ba:	4606      	mov	r6, r0
 80054bc:	460f      	mov	r7, r1
 80054be:	4620      	mov	r0, r4
 80054c0:	4629      	mov	r1, r5
 80054c2:	f7fb f859 	bl	8000578 <__aeabi_dmul>
 80054c6:	4602      	mov	r2, r0
 80054c8:	460b      	mov	r3, r1
 80054ca:	4630      	mov	r0, r6
 80054cc:	4639      	mov	r1, r7
 80054ce:	f7fa fe9d 	bl	800020c <__adddf3>
 80054d2:	9a07      	ldr	r2, [sp, #28]
 80054d4:	4b37      	ldr	r3, [pc, #220]	; (80055b4 <__ieee754_pow+0x774>)
 80054d6:	4413      	add	r3, r2
 80054d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054dc:	f7fa fe96 	bl	800020c <__adddf3>
 80054e0:	4682      	mov	sl, r0
 80054e2:	9805      	ldr	r0, [sp, #20]
 80054e4:	468b      	mov	fp, r1
 80054e6:	f7fa ffdd 	bl	80004a4 <__aeabi_i2d>
 80054ea:	9a07      	ldr	r2, [sp, #28]
 80054ec:	4b32      	ldr	r3, [pc, #200]	; (80055b8 <__ieee754_pow+0x778>)
 80054ee:	4413      	add	r3, r2
 80054f0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80054f4:	4606      	mov	r6, r0
 80054f6:	460f      	mov	r7, r1
 80054f8:	4652      	mov	r2, sl
 80054fa:	465b      	mov	r3, fp
 80054fc:	ec51 0b18 	vmov	r0, r1, d8
 8005500:	f7fa fe84 	bl	800020c <__adddf3>
 8005504:	4642      	mov	r2, r8
 8005506:	464b      	mov	r3, r9
 8005508:	f7fa fe80 	bl	800020c <__adddf3>
 800550c:	4632      	mov	r2, r6
 800550e:	463b      	mov	r3, r7
 8005510:	f7fa fe7c 	bl	800020c <__adddf3>
 8005514:	2000      	movs	r0, #0
 8005516:	4632      	mov	r2, r6
 8005518:	463b      	mov	r3, r7
 800551a:	4604      	mov	r4, r0
 800551c:	460d      	mov	r5, r1
 800551e:	f7fa fe73 	bl	8000208 <__aeabi_dsub>
 8005522:	4642      	mov	r2, r8
 8005524:	464b      	mov	r3, r9
 8005526:	f7fa fe6f 	bl	8000208 <__aeabi_dsub>
 800552a:	ec53 2b18 	vmov	r2, r3, d8
 800552e:	f7fa fe6b 	bl	8000208 <__aeabi_dsub>
 8005532:	4602      	mov	r2, r0
 8005534:	460b      	mov	r3, r1
 8005536:	4650      	mov	r0, sl
 8005538:	4659      	mov	r1, fp
 800553a:	e610      	b.n	800515e <__ieee754_pow+0x31e>
 800553c:	2401      	movs	r4, #1
 800553e:	e6a1      	b.n	8005284 <__ieee754_pow+0x444>
 8005540:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8005590 <__ieee754_pow+0x750>
 8005544:	e617      	b.n	8005176 <__ieee754_pow+0x336>
 8005546:	bf00      	nop
 8005548:	4a454eef 	.word	0x4a454eef
 800554c:	3fca7e28 	.word	0x3fca7e28
 8005550:	93c9db65 	.word	0x93c9db65
 8005554:	3fcd864a 	.word	0x3fcd864a
 8005558:	a91d4101 	.word	0xa91d4101
 800555c:	3fd17460 	.word	0x3fd17460
 8005560:	518f264d 	.word	0x518f264d
 8005564:	3fd55555 	.word	0x3fd55555
 8005568:	db6fabff 	.word	0xdb6fabff
 800556c:	3fdb6db6 	.word	0x3fdb6db6
 8005570:	33333303 	.word	0x33333303
 8005574:	3fe33333 	.word	0x3fe33333
 8005578:	e0000000 	.word	0xe0000000
 800557c:	3feec709 	.word	0x3feec709
 8005580:	dc3a03fd 	.word	0xdc3a03fd
 8005584:	3feec709 	.word	0x3feec709
 8005588:	145b01f5 	.word	0x145b01f5
 800558c:	be3e2fe0 	.word	0xbe3e2fe0
 8005590:	00000000 	.word	0x00000000
 8005594:	3ff00000 	.word	0x3ff00000
 8005598:	7ff00000 	.word	0x7ff00000
 800559c:	43400000 	.word	0x43400000
 80055a0:	0003988e 	.word	0x0003988e
 80055a4:	000bb679 	.word	0x000bb679
 80055a8:	08005c60 	.word	0x08005c60
 80055ac:	3ff00000 	.word	0x3ff00000
 80055b0:	40080000 	.word	0x40080000
 80055b4:	08005c80 	.word	0x08005c80
 80055b8:	08005c70 	.word	0x08005c70
 80055bc:	a3b5      	add	r3, pc, #724	; (adr r3, 8005894 <__ieee754_pow+0xa54>)
 80055be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c2:	4640      	mov	r0, r8
 80055c4:	4649      	mov	r1, r9
 80055c6:	f7fa fe21 	bl	800020c <__adddf3>
 80055ca:	4622      	mov	r2, r4
 80055cc:	ec41 0b1a 	vmov	d10, r0, r1
 80055d0:	462b      	mov	r3, r5
 80055d2:	4630      	mov	r0, r6
 80055d4:	4639      	mov	r1, r7
 80055d6:	f7fa fe17 	bl	8000208 <__aeabi_dsub>
 80055da:	4602      	mov	r2, r0
 80055dc:	460b      	mov	r3, r1
 80055de:	ec51 0b1a 	vmov	r0, r1, d10
 80055e2:	f7fb fa59 	bl	8000a98 <__aeabi_dcmpgt>
 80055e6:	2800      	cmp	r0, #0
 80055e8:	f47f ae04 	bne.w	80051f4 <__ieee754_pow+0x3b4>
 80055ec:	4aa4      	ldr	r2, [pc, #656]	; (8005880 <__ieee754_pow+0xa40>)
 80055ee:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80055f2:	4293      	cmp	r3, r2
 80055f4:	f340 8108 	ble.w	8005808 <__ieee754_pow+0x9c8>
 80055f8:	151b      	asrs	r3, r3, #20
 80055fa:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80055fe:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8005602:	fa4a f303 	asr.w	r3, sl, r3
 8005606:	445b      	add	r3, fp
 8005608:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800560c:	4e9d      	ldr	r6, [pc, #628]	; (8005884 <__ieee754_pow+0xa44>)
 800560e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8005612:	4116      	asrs	r6, r2
 8005614:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8005618:	2000      	movs	r0, #0
 800561a:	ea23 0106 	bic.w	r1, r3, r6
 800561e:	f1c2 0214 	rsb	r2, r2, #20
 8005622:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8005626:	fa4a fa02 	asr.w	sl, sl, r2
 800562a:	f1bb 0f00 	cmp.w	fp, #0
 800562e:	4602      	mov	r2, r0
 8005630:	460b      	mov	r3, r1
 8005632:	4620      	mov	r0, r4
 8005634:	4629      	mov	r1, r5
 8005636:	bfb8      	it	lt
 8005638:	f1ca 0a00 	rsblt	sl, sl, #0
 800563c:	f7fa fde4 	bl	8000208 <__aeabi_dsub>
 8005640:	ec41 0b19 	vmov	d9, r0, r1
 8005644:	4642      	mov	r2, r8
 8005646:	464b      	mov	r3, r9
 8005648:	ec51 0b19 	vmov	r0, r1, d9
 800564c:	f7fa fdde 	bl	800020c <__adddf3>
 8005650:	a37b      	add	r3, pc, #492	; (adr r3, 8005840 <__ieee754_pow+0xa00>)
 8005652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005656:	2000      	movs	r0, #0
 8005658:	4604      	mov	r4, r0
 800565a:	460d      	mov	r5, r1
 800565c:	f7fa ff8c 	bl	8000578 <__aeabi_dmul>
 8005660:	ec53 2b19 	vmov	r2, r3, d9
 8005664:	4606      	mov	r6, r0
 8005666:	460f      	mov	r7, r1
 8005668:	4620      	mov	r0, r4
 800566a:	4629      	mov	r1, r5
 800566c:	f7fa fdcc 	bl	8000208 <__aeabi_dsub>
 8005670:	4602      	mov	r2, r0
 8005672:	460b      	mov	r3, r1
 8005674:	4640      	mov	r0, r8
 8005676:	4649      	mov	r1, r9
 8005678:	f7fa fdc6 	bl	8000208 <__aeabi_dsub>
 800567c:	a372      	add	r3, pc, #456	; (adr r3, 8005848 <__ieee754_pow+0xa08>)
 800567e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005682:	f7fa ff79 	bl	8000578 <__aeabi_dmul>
 8005686:	a372      	add	r3, pc, #456	; (adr r3, 8005850 <__ieee754_pow+0xa10>)
 8005688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800568c:	4680      	mov	r8, r0
 800568e:	4689      	mov	r9, r1
 8005690:	4620      	mov	r0, r4
 8005692:	4629      	mov	r1, r5
 8005694:	f7fa ff70 	bl	8000578 <__aeabi_dmul>
 8005698:	4602      	mov	r2, r0
 800569a:	460b      	mov	r3, r1
 800569c:	4640      	mov	r0, r8
 800569e:	4649      	mov	r1, r9
 80056a0:	f7fa fdb4 	bl	800020c <__adddf3>
 80056a4:	4604      	mov	r4, r0
 80056a6:	460d      	mov	r5, r1
 80056a8:	4602      	mov	r2, r0
 80056aa:	460b      	mov	r3, r1
 80056ac:	4630      	mov	r0, r6
 80056ae:	4639      	mov	r1, r7
 80056b0:	f7fa fdac 	bl	800020c <__adddf3>
 80056b4:	4632      	mov	r2, r6
 80056b6:	463b      	mov	r3, r7
 80056b8:	4680      	mov	r8, r0
 80056ba:	4689      	mov	r9, r1
 80056bc:	f7fa fda4 	bl	8000208 <__aeabi_dsub>
 80056c0:	4602      	mov	r2, r0
 80056c2:	460b      	mov	r3, r1
 80056c4:	4620      	mov	r0, r4
 80056c6:	4629      	mov	r1, r5
 80056c8:	f7fa fd9e 	bl	8000208 <__aeabi_dsub>
 80056cc:	4642      	mov	r2, r8
 80056ce:	4606      	mov	r6, r0
 80056d0:	460f      	mov	r7, r1
 80056d2:	464b      	mov	r3, r9
 80056d4:	4640      	mov	r0, r8
 80056d6:	4649      	mov	r1, r9
 80056d8:	f7fa ff4e 	bl	8000578 <__aeabi_dmul>
 80056dc:	a35e      	add	r3, pc, #376	; (adr r3, 8005858 <__ieee754_pow+0xa18>)
 80056de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e2:	4604      	mov	r4, r0
 80056e4:	460d      	mov	r5, r1
 80056e6:	f7fa ff47 	bl	8000578 <__aeabi_dmul>
 80056ea:	a35d      	add	r3, pc, #372	; (adr r3, 8005860 <__ieee754_pow+0xa20>)
 80056ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056f0:	f7fa fd8a 	bl	8000208 <__aeabi_dsub>
 80056f4:	4622      	mov	r2, r4
 80056f6:	462b      	mov	r3, r5
 80056f8:	f7fa ff3e 	bl	8000578 <__aeabi_dmul>
 80056fc:	a35a      	add	r3, pc, #360	; (adr r3, 8005868 <__ieee754_pow+0xa28>)
 80056fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005702:	f7fa fd83 	bl	800020c <__adddf3>
 8005706:	4622      	mov	r2, r4
 8005708:	462b      	mov	r3, r5
 800570a:	f7fa ff35 	bl	8000578 <__aeabi_dmul>
 800570e:	a358      	add	r3, pc, #352	; (adr r3, 8005870 <__ieee754_pow+0xa30>)
 8005710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005714:	f7fa fd78 	bl	8000208 <__aeabi_dsub>
 8005718:	4622      	mov	r2, r4
 800571a:	462b      	mov	r3, r5
 800571c:	f7fa ff2c 	bl	8000578 <__aeabi_dmul>
 8005720:	a355      	add	r3, pc, #340	; (adr r3, 8005878 <__ieee754_pow+0xa38>)
 8005722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005726:	f7fa fd71 	bl	800020c <__adddf3>
 800572a:	4622      	mov	r2, r4
 800572c:	462b      	mov	r3, r5
 800572e:	f7fa ff23 	bl	8000578 <__aeabi_dmul>
 8005732:	4602      	mov	r2, r0
 8005734:	460b      	mov	r3, r1
 8005736:	4640      	mov	r0, r8
 8005738:	4649      	mov	r1, r9
 800573a:	f7fa fd65 	bl	8000208 <__aeabi_dsub>
 800573e:	4604      	mov	r4, r0
 8005740:	460d      	mov	r5, r1
 8005742:	4602      	mov	r2, r0
 8005744:	460b      	mov	r3, r1
 8005746:	4640      	mov	r0, r8
 8005748:	4649      	mov	r1, r9
 800574a:	f7fa ff15 	bl	8000578 <__aeabi_dmul>
 800574e:	2200      	movs	r2, #0
 8005750:	ec41 0b19 	vmov	d9, r0, r1
 8005754:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005758:	4620      	mov	r0, r4
 800575a:	4629      	mov	r1, r5
 800575c:	f7fa fd54 	bl	8000208 <__aeabi_dsub>
 8005760:	4602      	mov	r2, r0
 8005762:	460b      	mov	r3, r1
 8005764:	ec51 0b19 	vmov	r0, r1, d9
 8005768:	f7fb f830 	bl	80007cc <__aeabi_ddiv>
 800576c:	4632      	mov	r2, r6
 800576e:	4604      	mov	r4, r0
 8005770:	460d      	mov	r5, r1
 8005772:	463b      	mov	r3, r7
 8005774:	4640      	mov	r0, r8
 8005776:	4649      	mov	r1, r9
 8005778:	f7fa fefe 	bl	8000578 <__aeabi_dmul>
 800577c:	4632      	mov	r2, r6
 800577e:	463b      	mov	r3, r7
 8005780:	f7fa fd44 	bl	800020c <__adddf3>
 8005784:	4602      	mov	r2, r0
 8005786:	460b      	mov	r3, r1
 8005788:	4620      	mov	r0, r4
 800578a:	4629      	mov	r1, r5
 800578c:	f7fa fd3c 	bl	8000208 <__aeabi_dsub>
 8005790:	4642      	mov	r2, r8
 8005792:	464b      	mov	r3, r9
 8005794:	f7fa fd38 	bl	8000208 <__aeabi_dsub>
 8005798:	460b      	mov	r3, r1
 800579a:	4602      	mov	r2, r0
 800579c:	493a      	ldr	r1, [pc, #232]	; (8005888 <__ieee754_pow+0xa48>)
 800579e:	2000      	movs	r0, #0
 80057a0:	f7fa fd32 	bl	8000208 <__aeabi_dsub>
 80057a4:	ec41 0b10 	vmov	d0, r0, r1
 80057a8:	ee10 3a90 	vmov	r3, s1
 80057ac:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80057b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80057b4:	da2b      	bge.n	800580e <__ieee754_pow+0x9ce>
 80057b6:	4650      	mov	r0, sl
 80057b8:	f000 f96a 	bl	8005a90 <scalbn>
 80057bc:	ec51 0b10 	vmov	r0, r1, d0
 80057c0:	ec53 2b18 	vmov	r2, r3, d8
 80057c4:	f7ff bbed 	b.w	8004fa2 <__ieee754_pow+0x162>
 80057c8:	4b30      	ldr	r3, [pc, #192]	; (800588c <__ieee754_pow+0xa4c>)
 80057ca:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80057ce:	429e      	cmp	r6, r3
 80057d0:	f77f af0c 	ble.w	80055ec <__ieee754_pow+0x7ac>
 80057d4:	4b2e      	ldr	r3, [pc, #184]	; (8005890 <__ieee754_pow+0xa50>)
 80057d6:	440b      	add	r3, r1
 80057d8:	4303      	orrs	r3, r0
 80057da:	d009      	beq.n	80057f0 <__ieee754_pow+0x9b0>
 80057dc:	ec51 0b18 	vmov	r0, r1, d8
 80057e0:	2200      	movs	r2, #0
 80057e2:	2300      	movs	r3, #0
 80057e4:	f7fb f93a 	bl	8000a5c <__aeabi_dcmplt>
 80057e8:	3800      	subs	r0, #0
 80057ea:	bf18      	it	ne
 80057ec:	2001      	movne	r0, #1
 80057ee:	e447      	b.n	8005080 <__ieee754_pow+0x240>
 80057f0:	4622      	mov	r2, r4
 80057f2:	462b      	mov	r3, r5
 80057f4:	f7fa fd08 	bl	8000208 <__aeabi_dsub>
 80057f8:	4642      	mov	r2, r8
 80057fa:	464b      	mov	r3, r9
 80057fc:	f7fb f942 	bl	8000a84 <__aeabi_dcmpge>
 8005800:	2800      	cmp	r0, #0
 8005802:	f43f aef3 	beq.w	80055ec <__ieee754_pow+0x7ac>
 8005806:	e7e9      	b.n	80057dc <__ieee754_pow+0x99c>
 8005808:	f04f 0a00 	mov.w	sl, #0
 800580c:	e71a      	b.n	8005644 <__ieee754_pow+0x804>
 800580e:	ec51 0b10 	vmov	r0, r1, d0
 8005812:	4619      	mov	r1, r3
 8005814:	e7d4      	b.n	80057c0 <__ieee754_pow+0x980>
 8005816:	491c      	ldr	r1, [pc, #112]	; (8005888 <__ieee754_pow+0xa48>)
 8005818:	2000      	movs	r0, #0
 800581a:	f7ff bb30 	b.w	8004e7e <__ieee754_pow+0x3e>
 800581e:	2000      	movs	r0, #0
 8005820:	2100      	movs	r1, #0
 8005822:	f7ff bb2c 	b.w	8004e7e <__ieee754_pow+0x3e>
 8005826:	4630      	mov	r0, r6
 8005828:	4639      	mov	r1, r7
 800582a:	f7ff bb28 	b.w	8004e7e <__ieee754_pow+0x3e>
 800582e:	9204      	str	r2, [sp, #16]
 8005830:	f7ff bb7a 	b.w	8004f28 <__ieee754_pow+0xe8>
 8005834:	2300      	movs	r3, #0
 8005836:	f7ff bb64 	b.w	8004f02 <__ieee754_pow+0xc2>
 800583a:	bf00      	nop
 800583c:	f3af 8000 	nop.w
 8005840:	00000000 	.word	0x00000000
 8005844:	3fe62e43 	.word	0x3fe62e43
 8005848:	fefa39ef 	.word	0xfefa39ef
 800584c:	3fe62e42 	.word	0x3fe62e42
 8005850:	0ca86c39 	.word	0x0ca86c39
 8005854:	be205c61 	.word	0xbe205c61
 8005858:	72bea4d0 	.word	0x72bea4d0
 800585c:	3e663769 	.word	0x3e663769
 8005860:	c5d26bf1 	.word	0xc5d26bf1
 8005864:	3ebbbd41 	.word	0x3ebbbd41
 8005868:	af25de2c 	.word	0xaf25de2c
 800586c:	3f11566a 	.word	0x3f11566a
 8005870:	16bebd93 	.word	0x16bebd93
 8005874:	3f66c16c 	.word	0x3f66c16c
 8005878:	5555553e 	.word	0x5555553e
 800587c:	3fc55555 	.word	0x3fc55555
 8005880:	3fe00000 	.word	0x3fe00000
 8005884:	000fffff 	.word	0x000fffff
 8005888:	3ff00000 	.word	0x3ff00000
 800588c:	4090cbff 	.word	0x4090cbff
 8005890:	3f6f3400 	.word	0x3f6f3400
 8005894:	652b82fe 	.word	0x652b82fe
 8005898:	3c971547 	.word	0x3c971547

0800589c <__ieee754_sqrt>:
 800589c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058a0:	ec55 4b10 	vmov	r4, r5, d0
 80058a4:	4e55      	ldr	r6, [pc, #340]	; (80059fc <__ieee754_sqrt+0x160>)
 80058a6:	43ae      	bics	r6, r5
 80058a8:	ee10 0a10 	vmov	r0, s0
 80058ac:	ee10 3a10 	vmov	r3, s0
 80058b0:	462a      	mov	r2, r5
 80058b2:	4629      	mov	r1, r5
 80058b4:	d110      	bne.n	80058d8 <__ieee754_sqrt+0x3c>
 80058b6:	ee10 2a10 	vmov	r2, s0
 80058ba:	462b      	mov	r3, r5
 80058bc:	f7fa fe5c 	bl	8000578 <__aeabi_dmul>
 80058c0:	4602      	mov	r2, r0
 80058c2:	460b      	mov	r3, r1
 80058c4:	4620      	mov	r0, r4
 80058c6:	4629      	mov	r1, r5
 80058c8:	f7fa fca0 	bl	800020c <__adddf3>
 80058cc:	4604      	mov	r4, r0
 80058ce:	460d      	mov	r5, r1
 80058d0:	ec45 4b10 	vmov	d0, r4, r5
 80058d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058d8:	2d00      	cmp	r5, #0
 80058da:	dc10      	bgt.n	80058fe <__ieee754_sqrt+0x62>
 80058dc:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80058e0:	4330      	orrs	r0, r6
 80058e2:	d0f5      	beq.n	80058d0 <__ieee754_sqrt+0x34>
 80058e4:	b15d      	cbz	r5, 80058fe <__ieee754_sqrt+0x62>
 80058e6:	ee10 2a10 	vmov	r2, s0
 80058ea:	462b      	mov	r3, r5
 80058ec:	ee10 0a10 	vmov	r0, s0
 80058f0:	f7fa fc8a 	bl	8000208 <__aeabi_dsub>
 80058f4:	4602      	mov	r2, r0
 80058f6:	460b      	mov	r3, r1
 80058f8:	f7fa ff68 	bl	80007cc <__aeabi_ddiv>
 80058fc:	e7e6      	b.n	80058cc <__ieee754_sqrt+0x30>
 80058fe:	1512      	asrs	r2, r2, #20
 8005900:	d074      	beq.n	80059ec <__ieee754_sqrt+0x150>
 8005902:	07d4      	lsls	r4, r2, #31
 8005904:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8005908:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800590c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8005910:	bf5e      	ittt	pl
 8005912:	0fda      	lsrpl	r2, r3, #31
 8005914:	005b      	lslpl	r3, r3, #1
 8005916:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800591a:	2400      	movs	r4, #0
 800591c:	0fda      	lsrs	r2, r3, #31
 800591e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8005922:	107f      	asrs	r7, r7, #1
 8005924:	005b      	lsls	r3, r3, #1
 8005926:	2516      	movs	r5, #22
 8005928:	4620      	mov	r0, r4
 800592a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800592e:	1886      	adds	r6, r0, r2
 8005930:	428e      	cmp	r6, r1
 8005932:	bfde      	ittt	le
 8005934:	1b89      	suble	r1, r1, r6
 8005936:	18b0      	addle	r0, r6, r2
 8005938:	18a4      	addle	r4, r4, r2
 800593a:	0049      	lsls	r1, r1, #1
 800593c:	3d01      	subs	r5, #1
 800593e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8005942:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8005946:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800594a:	d1f0      	bne.n	800592e <__ieee754_sqrt+0x92>
 800594c:	462a      	mov	r2, r5
 800594e:	f04f 0e20 	mov.w	lr, #32
 8005952:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8005956:	4281      	cmp	r1, r0
 8005958:	eb06 0c05 	add.w	ip, r6, r5
 800595c:	dc02      	bgt.n	8005964 <__ieee754_sqrt+0xc8>
 800595e:	d113      	bne.n	8005988 <__ieee754_sqrt+0xec>
 8005960:	459c      	cmp	ip, r3
 8005962:	d811      	bhi.n	8005988 <__ieee754_sqrt+0xec>
 8005964:	f1bc 0f00 	cmp.w	ip, #0
 8005968:	eb0c 0506 	add.w	r5, ip, r6
 800596c:	da43      	bge.n	80059f6 <__ieee754_sqrt+0x15a>
 800596e:	2d00      	cmp	r5, #0
 8005970:	db41      	blt.n	80059f6 <__ieee754_sqrt+0x15a>
 8005972:	f100 0801 	add.w	r8, r0, #1
 8005976:	1a09      	subs	r1, r1, r0
 8005978:	459c      	cmp	ip, r3
 800597a:	bf88      	it	hi
 800597c:	f101 31ff 	addhi.w	r1, r1, #4294967295	; 0xffffffff
 8005980:	eba3 030c 	sub.w	r3, r3, ip
 8005984:	4432      	add	r2, r6
 8005986:	4640      	mov	r0, r8
 8005988:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800598c:	f1be 0e01 	subs.w	lr, lr, #1
 8005990:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8005994:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005998:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800599c:	d1db      	bne.n	8005956 <__ieee754_sqrt+0xba>
 800599e:	430b      	orrs	r3, r1
 80059a0:	d006      	beq.n	80059b0 <__ieee754_sqrt+0x114>
 80059a2:	1c50      	adds	r0, r2, #1
 80059a4:	bf13      	iteet	ne
 80059a6:	3201      	addne	r2, #1
 80059a8:	3401      	addeq	r4, #1
 80059aa:	4672      	moveq	r2, lr
 80059ac:	f022 0201 	bicne.w	r2, r2, #1
 80059b0:	1063      	asrs	r3, r4, #1
 80059b2:	0852      	lsrs	r2, r2, #1
 80059b4:	07e1      	lsls	r1, r4, #31
 80059b6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80059ba:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80059be:	bf48      	it	mi
 80059c0:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80059c4:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80059c8:	4614      	mov	r4, r2
 80059ca:	e781      	b.n	80058d0 <__ieee754_sqrt+0x34>
 80059cc:	0ad9      	lsrs	r1, r3, #11
 80059ce:	3815      	subs	r0, #21
 80059d0:	055b      	lsls	r3, r3, #21
 80059d2:	2900      	cmp	r1, #0
 80059d4:	d0fa      	beq.n	80059cc <__ieee754_sqrt+0x130>
 80059d6:	02cd      	lsls	r5, r1, #11
 80059d8:	d50a      	bpl.n	80059f0 <__ieee754_sqrt+0x154>
 80059da:	f1c2 0420 	rsb	r4, r2, #32
 80059de:	fa23 f404 	lsr.w	r4, r3, r4
 80059e2:	1e55      	subs	r5, r2, #1
 80059e4:	4093      	lsls	r3, r2
 80059e6:	4321      	orrs	r1, r4
 80059e8:	1b42      	subs	r2, r0, r5
 80059ea:	e78a      	b.n	8005902 <__ieee754_sqrt+0x66>
 80059ec:	4610      	mov	r0, r2
 80059ee:	e7f0      	b.n	80059d2 <__ieee754_sqrt+0x136>
 80059f0:	0049      	lsls	r1, r1, #1
 80059f2:	3201      	adds	r2, #1
 80059f4:	e7ef      	b.n	80059d6 <__ieee754_sqrt+0x13a>
 80059f6:	4680      	mov	r8, r0
 80059f8:	e7bd      	b.n	8005976 <__ieee754_sqrt+0xda>
 80059fa:	bf00      	nop
 80059fc:	7ff00000 	.word	0x7ff00000

08005a00 <__ieee754_sqrtf>:
 8005a00:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8005a04:	4770      	bx	lr

08005a06 <with_errno>:
 8005a06:	b570      	push	{r4, r5, r6, lr}
 8005a08:	4604      	mov	r4, r0
 8005a0a:	460d      	mov	r5, r1
 8005a0c:	4616      	mov	r6, r2
 8005a0e:	f000 f8c5 	bl	8005b9c <__errno>
 8005a12:	4629      	mov	r1, r5
 8005a14:	6006      	str	r6, [r0, #0]
 8005a16:	4620      	mov	r0, r4
 8005a18:	bd70      	pop	{r4, r5, r6, pc}

08005a1a <xflow>:
 8005a1a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005a1c:	4614      	mov	r4, r2
 8005a1e:	461d      	mov	r5, r3
 8005a20:	b108      	cbz	r0, 8005a26 <xflow+0xc>
 8005a22:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005a26:	e9cd 2300 	strd	r2, r3, [sp]
 8005a2a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a2e:	4620      	mov	r0, r4
 8005a30:	4629      	mov	r1, r5
 8005a32:	f7fa fda1 	bl	8000578 <__aeabi_dmul>
 8005a36:	2222      	movs	r2, #34	; 0x22
 8005a38:	b003      	add	sp, #12
 8005a3a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005a3e:	f7ff bfe2 	b.w	8005a06 <with_errno>

08005a42 <__math_uflow>:
 8005a42:	b508      	push	{r3, lr}
 8005a44:	2200      	movs	r2, #0
 8005a46:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005a4a:	f7ff ffe6 	bl	8005a1a <xflow>
 8005a4e:	ec41 0b10 	vmov	d0, r0, r1
 8005a52:	bd08      	pop	{r3, pc}

08005a54 <__math_oflow>:
 8005a54:	b508      	push	{r3, lr}
 8005a56:	2200      	movs	r2, #0
 8005a58:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8005a5c:	f7ff ffdd 	bl	8005a1a <xflow>
 8005a60:	ec41 0b10 	vmov	d0, r0, r1
 8005a64:	bd08      	pop	{r3, pc}

08005a66 <fabs>:
 8005a66:	ec51 0b10 	vmov	r0, r1, d0
 8005a6a:	ee10 2a10 	vmov	r2, s0
 8005a6e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005a72:	ec43 2b10 	vmov	d0, r2, r3
 8005a76:	4770      	bx	lr

08005a78 <finite>:
 8005a78:	b082      	sub	sp, #8
 8005a7a:	ed8d 0b00 	vstr	d0, [sp]
 8005a7e:	9801      	ldr	r0, [sp, #4]
 8005a80:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8005a84:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8005a88:	0fc0      	lsrs	r0, r0, #31
 8005a8a:	b002      	add	sp, #8
 8005a8c:	4770      	bx	lr
	...

08005a90 <scalbn>:
 8005a90:	b570      	push	{r4, r5, r6, lr}
 8005a92:	ec55 4b10 	vmov	r4, r5, d0
 8005a96:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8005a9a:	4606      	mov	r6, r0
 8005a9c:	462b      	mov	r3, r5
 8005a9e:	b99a      	cbnz	r2, 8005ac8 <scalbn+0x38>
 8005aa0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005aa4:	4323      	orrs	r3, r4
 8005aa6:	d036      	beq.n	8005b16 <scalbn+0x86>
 8005aa8:	4b39      	ldr	r3, [pc, #228]	; (8005b90 <scalbn+0x100>)
 8005aaa:	4629      	mov	r1, r5
 8005aac:	ee10 0a10 	vmov	r0, s0
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	f7fa fd61 	bl	8000578 <__aeabi_dmul>
 8005ab6:	4b37      	ldr	r3, [pc, #220]	; (8005b94 <scalbn+0x104>)
 8005ab8:	429e      	cmp	r6, r3
 8005aba:	4604      	mov	r4, r0
 8005abc:	460d      	mov	r5, r1
 8005abe:	da10      	bge.n	8005ae2 <scalbn+0x52>
 8005ac0:	a32b      	add	r3, pc, #172	; (adr r3, 8005b70 <scalbn+0xe0>)
 8005ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ac6:	e03a      	b.n	8005b3e <scalbn+0xae>
 8005ac8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8005acc:	428a      	cmp	r2, r1
 8005ace:	d10c      	bne.n	8005aea <scalbn+0x5a>
 8005ad0:	ee10 2a10 	vmov	r2, s0
 8005ad4:	4620      	mov	r0, r4
 8005ad6:	4629      	mov	r1, r5
 8005ad8:	f7fa fb98 	bl	800020c <__adddf3>
 8005adc:	4604      	mov	r4, r0
 8005ade:	460d      	mov	r5, r1
 8005ae0:	e019      	b.n	8005b16 <scalbn+0x86>
 8005ae2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005ae6:	460b      	mov	r3, r1
 8005ae8:	3a36      	subs	r2, #54	; 0x36
 8005aea:	4432      	add	r2, r6
 8005aec:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8005af0:	428a      	cmp	r2, r1
 8005af2:	dd08      	ble.n	8005b06 <scalbn+0x76>
 8005af4:	2d00      	cmp	r5, #0
 8005af6:	a120      	add	r1, pc, #128	; (adr r1, 8005b78 <scalbn+0xe8>)
 8005af8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005afc:	da1c      	bge.n	8005b38 <scalbn+0xa8>
 8005afe:	a120      	add	r1, pc, #128	; (adr r1, 8005b80 <scalbn+0xf0>)
 8005b00:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005b04:	e018      	b.n	8005b38 <scalbn+0xa8>
 8005b06:	2a00      	cmp	r2, #0
 8005b08:	dd08      	ble.n	8005b1c <scalbn+0x8c>
 8005b0a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005b0e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005b12:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005b16:	ec45 4b10 	vmov	d0, r4, r5
 8005b1a:	bd70      	pop	{r4, r5, r6, pc}
 8005b1c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8005b20:	da19      	bge.n	8005b56 <scalbn+0xc6>
 8005b22:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005b26:	429e      	cmp	r6, r3
 8005b28:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8005b2c:	dd0a      	ble.n	8005b44 <scalbn+0xb4>
 8005b2e:	a112      	add	r1, pc, #72	; (adr r1, 8005b78 <scalbn+0xe8>)
 8005b30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d1e2      	bne.n	8005afe <scalbn+0x6e>
 8005b38:	a30f      	add	r3, pc, #60	; (adr r3, 8005b78 <scalbn+0xe8>)
 8005b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b3e:	f7fa fd1b 	bl	8000578 <__aeabi_dmul>
 8005b42:	e7cb      	b.n	8005adc <scalbn+0x4c>
 8005b44:	a10a      	add	r1, pc, #40	; (adr r1, 8005b70 <scalbn+0xe0>)
 8005b46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d0b8      	beq.n	8005ac0 <scalbn+0x30>
 8005b4e:	a10e      	add	r1, pc, #56	; (adr r1, 8005b88 <scalbn+0xf8>)
 8005b50:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005b54:	e7b4      	b.n	8005ac0 <scalbn+0x30>
 8005b56:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005b5a:	3236      	adds	r2, #54	; 0x36
 8005b5c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005b60:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8005b64:	4620      	mov	r0, r4
 8005b66:	4b0c      	ldr	r3, [pc, #48]	; (8005b98 <scalbn+0x108>)
 8005b68:	2200      	movs	r2, #0
 8005b6a:	e7e8      	b.n	8005b3e <scalbn+0xae>
 8005b6c:	f3af 8000 	nop.w
 8005b70:	c2f8f359 	.word	0xc2f8f359
 8005b74:	01a56e1f 	.word	0x01a56e1f
 8005b78:	8800759c 	.word	0x8800759c
 8005b7c:	7e37e43c 	.word	0x7e37e43c
 8005b80:	8800759c 	.word	0x8800759c
 8005b84:	fe37e43c 	.word	0xfe37e43c
 8005b88:	c2f8f359 	.word	0xc2f8f359
 8005b8c:	81a56e1f 	.word	0x81a56e1f
 8005b90:	43500000 	.word	0x43500000
 8005b94:	ffff3cb0 	.word	0xffff3cb0
 8005b98:	3c900000 	.word	0x3c900000

08005b9c <__errno>:
 8005b9c:	4b01      	ldr	r3, [pc, #4]	; (8005ba4 <__errno+0x8>)
 8005b9e:	6818      	ldr	r0, [r3, #0]
 8005ba0:	4770      	bx	lr
 8005ba2:	bf00      	nop
 8005ba4:	2000000c 	.word	0x2000000c

08005ba8 <__libc_init_array>:
 8005ba8:	b570      	push	{r4, r5, r6, lr}
 8005baa:	4d0d      	ldr	r5, [pc, #52]	; (8005be0 <__libc_init_array+0x38>)
 8005bac:	4c0d      	ldr	r4, [pc, #52]	; (8005be4 <__libc_init_array+0x3c>)
 8005bae:	1b64      	subs	r4, r4, r5
 8005bb0:	10a4      	asrs	r4, r4, #2
 8005bb2:	2600      	movs	r6, #0
 8005bb4:	42a6      	cmp	r6, r4
 8005bb6:	d109      	bne.n	8005bcc <__libc_init_array+0x24>
 8005bb8:	4d0b      	ldr	r5, [pc, #44]	; (8005be8 <__libc_init_array+0x40>)
 8005bba:	4c0c      	ldr	r4, [pc, #48]	; (8005bec <__libc_init_array+0x44>)
 8005bbc:	f000 f820 	bl	8005c00 <_init>
 8005bc0:	1b64      	subs	r4, r4, r5
 8005bc2:	10a4      	asrs	r4, r4, #2
 8005bc4:	2600      	movs	r6, #0
 8005bc6:	42a6      	cmp	r6, r4
 8005bc8:	d105      	bne.n	8005bd6 <__libc_init_array+0x2e>
 8005bca:	bd70      	pop	{r4, r5, r6, pc}
 8005bcc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bd0:	4798      	blx	r3
 8005bd2:	3601      	adds	r6, #1
 8005bd4:	e7ee      	b.n	8005bb4 <__libc_init_array+0xc>
 8005bd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bda:	4798      	blx	r3
 8005bdc:	3601      	adds	r6, #1
 8005bde:	e7f2      	b.n	8005bc6 <__libc_init_array+0x1e>
 8005be0:	08005c90 	.word	0x08005c90
 8005be4:	08005c90 	.word	0x08005c90
 8005be8:	08005c90 	.word	0x08005c90
 8005bec:	08005c94 	.word	0x08005c94

08005bf0 <memset>:
 8005bf0:	4402      	add	r2, r0
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d100      	bne.n	8005bfa <memset+0xa>
 8005bf8:	4770      	bx	lr
 8005bfa:	f803 1b01 	strb.w	r1, [r3], #1
 8005bfe:	e7f9      	b.n	8005bf4 <memset+0x4>

08005c00 <_init>:
 8005c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c02:	bf00      	nop
 8005c04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c06:	bc08      	pop	{r3}
 8005c08:	469e      	mov	lr, r3
 8005c0a:	4770      	bx	lr

08005c0c <_fini>:
 8005c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c0e:	bf00      	nop
 8005c10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c12:	bc08      	pop	{r3}
 8005c14:	469e      	mov	lr, r3
 8005c16:	4770      	bx	lr
