
*** Running vivado
    with args -log instruction_memory.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source instruction_memory.tcl -notrace


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Feb 17 05:06:10 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source instruction_memory.tcl -notrace
Command: link_design -top instruction_memory -part xc7s50csga324-1IL
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1IL
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint '/home/srn6/pprojs/risc-v/risc-v/risc-v.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'i_mem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2012.270 ; gain = 0.000 ; free physical = 4654 ; free virtual = 12964
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/srn6/pprojs/risc-v/risc-v/risc-v.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/srn6/pprojs/risc-v/risc-v/risc-v.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2117.969 ; gain = 0.000 ; free physical = 4566 ; free virtual = 12876
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2315.812 ; gain = 197.809 ; free physical = 4432 ; free virtual = 12742

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d696c77a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2629.711 ; gain = 313.898 ; free physical = 4132 ; free virtual = 12457

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1d696c77a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.516 ; gain = 0.000 ; free physical = 3784 ; free virtual = 12109

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1d696c77a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.516 ; gain = 0.000 ; free physical = 3784 ; free virtual = 12109
Phase 1 Initialization | Checksum: 1d696c77a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.516 ; gain = 0.000 ; free physical = 3784 ; free virtual = 12109

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1d696c77a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2994.516 ; gain = 0.000 ; free physical = 3784 ; free virtual = 12109

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1d696c77a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2994.516 ; gain = 0.000 ; free physical = 3784 ; free virtual = 12109
Phase 2 Timer Update And Timing Data Collection | Checksum: 1d696c77a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2994.516 ; gain = 0.000 ; free physical = 3784 ; free virtual = 12109

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1d696c77a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2994.516 ; gain = 0.000 ; free physical = 3784 ; free virtual = 12109
Retarget | Checksum: 1d696c77a
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1d696c77a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2994.516 ; gain = 0.000 ; free physical = 3784 ; free virtual = 12109
Constant propagation | Checksum: 1d696c77a
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.516 ; gain = 0.000 ; free physical = 3784 ; free virtual = 12109
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.516 ; gain = 0.000 ; free physical = 3784 ; free virtual = 12109
Phase 5 Sweep | Checksum: 20160d561

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2994.516 ; gain = 0.000 ; free physical = 3784 ; free virtual = 12109
Sweep | Checksum: 20160d561
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 17 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 20160d561

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3026.531 ; gain = 32.016 ; free physical = 3783 ; free virtual = 12109
BUFG optimization | Checksum: 20160d561
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 20160d561

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3026.531 ; gain = 32.016 ; free physical = 3783 ; free virtual = 12109
Shift Register Optimization | Checksum: 20160d561
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 20160d561

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3026.531 ; gain = 32.016 ; free physical = 3783 ; free virtual = 12109
Post Processing Netlist | Checksum: 20160d561
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b6344e55

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3026.531 ; gain = 32.016 ; free physical = 3783 ; free virtual = 12109

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3026.531 ; gain = 0.000 ; free physical = 3783 ; free virtual = 12109
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b6344e55

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3026.531 ; gain = 32.016 ; free physical = 3783 ; free virtual = 12109
Phase 9 Finalization | Checksum: 1b6344e55

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3026.531 ; gain = 32.016 ; free physical = 3783 ; free virtual = 12109
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              17  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b6344e55

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3026.531 ; gain = 32.016 ; free physical = 3783 ; free virtual = 12109

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 29 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 58
Ending PowerOpt Patch Enables Task | Checksum: 1b6344e55

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3675 ; free virtual = 12002
Ending Power Optimization Task | Checksum: 1b6344e55

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3258.398 ; gain = 231.867 ; free physical = 3675 ; free virtual = 12002

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b6344e55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3675 ; free virtual = 12002

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3675 ; free virtual = 12002
Ending Netlist Obfuscation Task | Checksum: 1b6344e55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3675 ; free virtual = 12002
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3258.398 ; gain = 1140.395 ; free physical = 3675 ; free virtual = 12002
INFO: [Vivado 12-24828] Executing command : report_drc -file instruction_memory_drc_opted.rpt -pb instruction_memory_drc_opted.pb -rpx instruction_memory_drc_opted.rpx
Command: report_drc -file instruction_memory_drc_opted.rpt -pb instruction_memory_drc_opted.pb -rpx instruction_memory_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/srn6/pprojs/risc-v/risc-v/risc-v.runs/impl_1/instruction_memory_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3640 ; free virtual = 11967
INFO: [Common 17-1381] The checkpoint '/home/srn6/pprojs/risc-v/risc-v/risc-v.runs/impl_1/instruction_memory_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3608 ; free virtual = 11935
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e134eb4f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3608 ; free virtual = 11935
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3608 ; free virtual = 11935

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12a27f833

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3606 ; free virtual = 11934

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1446decda

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3606 ; free virtual = 11933

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1446decda

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3606 ; free virtual = 11933
Phase 1 Placer Initialization | Checksum: 1446decda

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3606 ; free virtual = 11933

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1446decda

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3606 ; free virtual = 11933

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1446decda

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3606 ; free virtual = 11933

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1446decda

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3606 ; free virtual = 11933

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 19b0bfa65

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3620 ; free virtual = 11948

Phase 2.5 Global Place Phase2
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.5 Global Place Phase2 | Checksum: 1cbe59276

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3624 ; free virtual = 11951
Phase 2 Global Placement | Checksum: 1cbe59276

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3624 ; free virtual = 11951

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cbe59276

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3624 ; free virtual = 11951

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19b9ea9bc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3623 ; free virtual = 11951

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15e1d5099

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3623 ; free virtual = 11951

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15e1d5099

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3623 ; free virtual = 11951

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b874b866

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3619 ; free virtual = 11946

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b874b866

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3619 ; free virtual = 11946

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b874b866

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3619 ; free virtual = 11946
Phase 3 Detail Placement | Checksum: 1b874b866

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3619 ; free virtual = 11946

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1b874b866

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3619 ; free virtual = 11946

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b874b866

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3619 ; free virtual = 11946

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b874b866

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3619 ; free virtual = 11946
Phase 4.3 Placer Reporting | Checksum: 1b874b866

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3619 ; free virtual = 11946

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3619 ; free virtual = 11946

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3619 ; free virtual = 11946
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 27e98497b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3619 ; free virtual = 11946
Ending Placer Task | Checksum: 1f0d18608

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3619 ; free virtual = 11946
51 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file instruction_memory_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3617 ; free virtual = 11944
INFO: [Vivado 12-24828] Executing command : report_utilization -file instruction_memory_utilization_placed.rpt -pb instruction_memory_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file instruction_memory_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3600 ; free virtual = 11928
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3597 ; free virtual = 11924
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3596 ; free virtual = 11924
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3592 ; free virtual = 11920
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3587 ; free virtual = 11915
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3587 ; free virtual = 11915
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3588 ; free virtual = 11916
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3587 ; free virtual = 11915
INFO: [Common 17-1381] The checkpoint '/home/srn6/pprojs/risc-v/risc-v/risc-v.runs/impl_1/instruction_memory_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3591 ; free virtual = 11919
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3585 ; free virtual = 11913
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3574 ; free virtual = 11902
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3571 ; free virtual = 11899
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3567 ; free virtual = 11895
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3566 ; free virtual = 11895
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3563 ; free virtual = 11891
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3562 ; free virtual = 11891
INFO: [Common 17-1381] The checkpoint '/home/srn6/pprojs/risc-v/risc-v/risc-v.runs/impl_1/instruction_memory_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 62bb5e90 ConstDB: 0 ShapeSum: e384f442 RouteDB: aa913336
Post Restoration Checksum: NetGraph: ee251286 | NumContArr: ec97f2dd | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 3600efa9d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3499 ; free virtual = 11827

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 3600efa9d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3479 ; free virtual = 11807

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3600efa9d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3479 ; free virtual = 11807
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 292
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 292
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 266b841ff

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3455 ; free virtual = 11783

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 266b841ff

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3455 ; free virtual = 11783

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2d4cfcd64

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3452 ; free virtual = 11780
Phase 4 Initial Routing | Checksum: 2d4cfcd64

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3452 ; free virtual = 11780

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 251390250

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3452 ; free virtual = 11780
Phase 5 Rip-up And Reroute | Checksum: 251390250

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3452 ; free virtual = 11780

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 251390250

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3452 ; free virtual = 11780

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 251390250

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3452 ; free virtual = 11780
Phase 7 Post Hold Fix | Checksum: 251390250

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3452 ; free virtual = 11780

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.281033 %
  Global Horizontal Routing Utilization  = 0.278371 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 25.2252%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 25%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 251390250

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3453 ; free virtual = 11781

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 251390250

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3452 ; free virtual = 11780

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 24d9db463

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3452 ; free virtual = 11780

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 24d9db463

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3452 ; free virtual = 11780
Total Elapsed time in route_design: 10.87 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 2b4157b0e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3452 ; free virtual = 11780
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 2b4157b0e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3452 ; free virtual = 11780

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.398 ; gain = 0.000 ; free physical = 3452 ; free virtual = 11780
INFO: [Vivado 12-24828] Executing command : report_drc -file instruction_memory_drc_routed.rpt -pb instruction_memory_drc_routed.pb -rpx instruction_memory_drc_routed.rpx
Command: report_drc -file instruction_memory_drc_routed.rpt -pb instruction_memory_drc_routed.pb -rpx instruction_memory_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/srn6/pprojs/risc-v/risc-v/risc-v.runs/impl_1/instruction_memory_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file instruction_memory_methodology_drc_routed.rpt -pb instruction_memory_methodology_drc_routed.pb -rpx instruction_memory_methodology_drc_routed.rpx
Command: report_methodology -file instruction_memory_methodology_drc_routed.rpt -pb instruction_memory_methodology_drc_routed.pb -rpx instruction_memory_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/srn6/pprojs/risc-v/risc-v/risc-v.runs/impl_1/instruction_memory_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file instruction_memory_timing_summary_routed.rpt -pb instruction_memory_timing_summary_routed.pb -rpx instruction_memory_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1IL, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file instruction_memory_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file instruction_memory_route_status.rpt -pb instruction_memory_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file instruction_memory_bus_skew_routed.rpt -pb instruction_memory_bus_skew_routed.pb -rpx instruction_memory_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1IL, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file instruction_memory_power_routed.rpt -pb instruction_memory_power_summary_routed.pb -rpx instruction_memory_power_routed.rpx
Command: report_power -file instruction_memory_power_routed.rpt -pb instruction_memory_power_summary_routed.pb -rpx instruction_memory_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file instruction_memory_clock_utilization_routed.rpt
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3355.566 ; gain = 0.000 ; free physical = 3331 ; free virtual = 11660
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3355.566 ; gain = 0.000 ; free physical = 3330 ; free virtual = 11659
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3355.566 ; gain = 0.000 ; free physical = 3328 ; free virtual = 11657
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3355.566 ; gain = 0.000 ; free physical = 3325 ; free virtual = 11654
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3355.566 ; gain = 0.000 ; free physical = 3330 ; free virtual = 11659
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3355.566 ; gain = 0.000 ; free physical = 3330 ; free virtual = 11659
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3355.566 ; gain = 0.000 ; free physical = 3330 ; free virtual = 11659
INFO: [Common 17-1381] The checkpoint '/home/srn6/pprojs/risc-v/risc-v/risc-v.runs/impl_1/instruction_memory_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 05:06:53 2026...
