// Seed: 2137525747
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  inout id_2;
  inout id_1;
  assign id_2[1] = id_2;
  logic id_4 = {1'b0{id_4}};
endmodule
