# Labs

## Lab 12

1. Simulate incomp_if.v

![alt text](../../Prints/Day05/D5-L12-P1.png)

2. Synth incomp_if.v

![alt text](../../Prints/Day05/D5-L12-P2.png)

It's infering a latch because of the incomplete if statement.

3. Simulate incomp_if2.v

![alt text](../../Prints/Day05/D5-L12-P3.png)

4. Synth incomp_if_2.v

![alt text](../../Prints/Day05/D5-L12-P4.png)
