#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Dec  9 11:17:48 2020
# Process ID: 14440
# Current directory: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6064 D:\Vivado\Laboratorios\final_project\DSEDFinalProject\dsed_audio\dsed_audio.xpr
# Log file: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/vivado.log
# Journal file: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/Proyecto/dsed_audio' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Instalacion/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 749.531 ; gain = 19.273
update_compile_order -fileset sources_1
set_property top fir_filter_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd:]
update_compile_order -fileset sim_1
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_filter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj fir_filter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot fir_filter_tb_behav xil_defaultlib.fir_filter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter_tb
Built simulation snapshot fir_filter_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xsim.dir/fir_filter_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  9 11:21:58 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 862.496 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fir_filter_tb_behav -key {Behavioral:sim_1:Functional:fir_filter_tb} -tclbatch {fir_filter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source fir_filter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fir_filter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 863.875 ; gain = 1.379
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
run 5 us
add_bp {D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_tb.vhd} 131
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_filter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj fir_filter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot fir_filter_tb_behav xil_defaultlib.fir_filter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter_tb
Built simulation snapshot fir_filter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 877.188 ; gain = 0.000
run 5 us
Stopped at time : 1813 ns : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_tb.vhd" Line 131
run 5 us
run 5 us
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top fir_filter_2_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_filter_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj fir_filter_2_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/fir_filter_2_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_2_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot fir_filter_2_tb_behav xil_defaultlib.fir_filter_2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter_2_tb
Built simulation snapshot fir_filter_2_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xsim.dir/fir_filter_2_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  9 11:51:14 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fir_filter_2_tb_behav -key {Behavioral:sim_1:Functional:fir_filter_2_tb} -tclbatch {fir_filter_2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source fir_filter_2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fir_filter_2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 913.426 ; gain = 21.465
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd w ]
add_files D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_filter_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj fir_filter_2_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/fir_filter_2_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_2_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot fir_filter_2_tb_behav xil_defaultlib.fir_filter_2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter_2_tb
Built simulation snapshot fir_filter_2_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xsim.dir/fir_filter_2_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  9 12:58:33 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fir_filter_2_tb_behav -key {Behavioral:sim_1:Functional:fir_filter_2_tb} -tclbatch {fir_filter_2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source fir_filter_2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fir_filter_2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 934.703 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top fir_filter_3_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_filter_3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj fir_filter_3_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_3_tb
ERROR: [VRFC 10-1412] syntax error near ; [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd:150]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd:40]
INFO: [VRFC 10-240] VHDL file D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_filter_3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj fir_filter_3_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_3_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot fir_filter_3_tb_behav xil_defaultlib.fir_filter_3_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter_3_tb
Built simulation snapshot fir_filter_3_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xsim.dir/fir_filter_3_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  9 13:01:47 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fir_filter_3_tb_behav -key {Behavioral:sim_1:Functional:fir_filter_3_tb} -tclbatch {fir_filter_3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
ERROR: File file_name.txt could not be opened
on HDL file D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd line 78
ERROR: [Simtcl 6-50] Simulation engine failed to start: The Simulation shut down unexpectedly during initialization.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 934.703 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_filter_3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj fir_filter_3_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_3_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot fir_filter_3_tb_behav xil_defaultlib.fir_filter_3_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter_3_tb
Built simulation snapshot fir_filter_3_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xsim.dir/fir_filter_3_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  9 13:02:45 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fir_filter_3_tb_behav -key {Behavioral:sim_1:Functional:fir_filter_3_tb} -tclbatch {fir_filter_3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source fir_filter_3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fir_filter_3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 934.703 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
run 5 us
Failure: Simulation Finished
Time: 8700 ns  Iteration: 1  Process: /fir_filter_3_tb/READ_VALUES  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd
$finish called at time : 8700 ns : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" Line 146
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_filter_3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj fir_filter_3_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_3_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot fir_filter_3_tb_behav xil_defaultlib.fir_filter_3_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter_3_tb
Built simulation snapshot fir_filter_3_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 981.789 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
run 5 us
Failure: Simulation Finished
Time: 8700 ns  Iteration: 1  Process: /fir_filter_3_tb/READ_VALUES  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd
$finish called at time : 8700 ns : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" Line 146
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_filter_3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj fir_filter_3_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_3_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot fir_filter_3_tb_behav xil_defaultlib.fir_filter_3_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter_3_tb
Built simulation snapshot fir_filter_3_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 981.789 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_filter_3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj fir_filter_3_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_3_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot fir_filter_3_tb_behav xil_defaultlib.fir_filter_3_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter_3_tb
Built simulation snapshot fir_filter_3_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xsim.dir/fir_filter_3_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  9 13:21:19 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fir_filter_3_tb_behav -key {Behavioral:sim_1:Functional:fir_filter_3_tb} -tclbatch {fir_filter_3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source fir_filter_3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fir_filter_3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 981.789 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_filter_3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj fir_filter_3_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_3_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot fir_filter_3_tb_behav xil_defaultlib.fir_filter_3_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter_3_tb
Built simulation snapshot fir_filter_3_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 981.789 ; gain = 0.000
run 5 us
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'FSMD_microphone_SOR_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FSMD_microphone_SOR_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sim_1/new/FSMD_microphone_SOR_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone_SOR_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FSMD_microphone_SOR_tb_behav xil_defaultlib.FSMD_microphone_SOR_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.fsmd_microphone_sor_tb
Built simulation snapshot FSMD_microphone_SOR_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xsim.dir/FSMD_microphone_SOR_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  9 13:34:53 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 981.789 ; gain = 0.000
run 5 us
run 5 us
Failure: Simulation Finished
Time: 8700 ns  Iteration: 1  Process: /fir_filter_3_tb/READ_VALUES  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd
$finish called at time : 8700 ns : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" Line 151
run 5 us
Failure: Simulation Finished
Time: 8900 ns  Iteration: 1  Process: /fir_filter_3_tb/READ_VALUES  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd
$finish called at time : 8900 ns : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" Line 151
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Instalacion/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'FSMD_microphone_SOR_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FSMD_microphone_SOR_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sim_1/new/FSMD_microphone_SOR_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone_SOR_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FSMD_microphone_SOR_tb_behav xil_defaultlib.FSMD_microphone_SOR_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.fsmd_microphone_sor_tb
Built simulation snapshot FSMD_microphone_SOR_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xsim.dir/FSMD_microphone_SOR_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  9 13:39:09 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSMD_microphone_SOR_tb_behav -key {Behavioral:sim_1:Functional:FSMD_microphone_SOR_tb} -tclbatch {FSMD_microphone_SOR_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source FSMD_microphone_SOR_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSMD_microphone_SOR_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 981.789 ; gain = 0.000
run 5 us
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'FSMD_microphone_SOR_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FSMD_microphone_SOR_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sim_1/new/FSMD_microphone_SOR_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone_SOR_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FSMD_microphone_SOR_tb_behav xil_defaultlib.FSMD_microphone_SOR_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.fsmd_microphone_sor_tb
Built simulation snapshot FSMD_microphone_SOR_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 981.789 ; gain = 0.000
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'FSMD_microphone_SOR_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FSMD_microphone_SOR_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sim_1/new/FSMD_microphone_SOR_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone_SOR_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FSMD_microphone_SOR_tb_behav xil_defaultlib.FSMD_microphone_SOR_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.fsmd_microphone_sor_tb
Built simulation snapshot FSMD_microphone_SOR_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xsim.dir/FSMD_microphone_SOR_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  9 13:41:38 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSMD_microphone_SOR_tb_behav -key {Behavioral:sim_1:Functional:FSMD_microphone_SOR_tb} -tclbatch {FSMD_microphone_SOR_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source FSMD_microphone_SOR_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSMD_microphone_SOR_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 981.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'FSMD_microphone_SOR_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FSMD_microphone_SOR_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sim_1/new/FSMD_microphone_SOR_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone_SOR_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FSMD_microphone_SOR_tb_behav xil_defaultlib.FSMD_microphone_SOR_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.fsmd_microphone_sor_tb
Built simulation snapshot FSMD_microphone_SOR_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xsim.dir/FSMD_microphone_SOR_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  9 13:42:19 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSMD_microphone_SOR_tb_behav -key {Behavioral:sim_1:Functional:FSMD_microphone_SOR_tb} -tclbatch {FSMD_microphone_SOR_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source FSMD_microphone_SOR_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSMD_microphone_SOR_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 981.789 ; gain = 0.000
run 5 us
set_property top fir_filter_3_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/FSMD_microphone_SOR_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xelab.pb
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_filter_3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj fir_filter_3_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_3_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot fir_filter_3_tb_behav xil_defaultlib.fir_filter_3_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter_3_tb
Built simulation snapshot fir_filter_3_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xsim.dir/fir_filter_3_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  9 13:43:01 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fir_filter_3_tb_behav -key {Behavioral:sim_1:Functional:fir_filter_3_tb} -tclbatch {fir_filter_3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source fir_filter_3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fir_filter_3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 995.980 ; gain = 7.219
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/FSMD_microphone_SOR_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xelab.pb
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_filter_3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj fir_filter_3_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_3_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot fir_filter_3_tb_behav xil_defaultlib.fir_filter_3_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter_3_tb
Built simulation snapshot fir_filter_3_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xsim.dir/fir_filter_3_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  9 13:43:56 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fir_filter_3_tb_behav -key {Behavioral:sim_1:Functional:fir_filter_3_tb} -tclbatch {fir_filter_3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source fir_filter_3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fir_filter_3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1004.137 ; gain = 0.000
run 5 us
run 5 us
Failure: Simulation Finished
Time: 8700 ns  Iteration: 1  Process: /fir_filter_3_tb/READ_VALUES  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd
$finish called at time : 8700 ns : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" Line 159
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/FSMD_microphone_SOR_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xelab.pb
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_filter_3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj fir_filter_3_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_3_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot fir_filter_3_tb_behav xil_defaultlib.fir_filter_3_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter_3_tb
Built simulation snapshot fir_filter_3_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xsim.dir/fir_filter_3_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  9 13:45:16 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fir_filter_3_tb_behav -key {Behavioral:sim_1:Functional:fir_filter_3_tb} -tclbatch {fir_filter_3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source fir_filter_3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fir_filter_3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1012.852 ; gain = 0.000
run 5 us
run 5 us
Failure: Simulation Finished
Time: 8700 ns  Iteration: 1  Process: /fir_filter_3_tb/READ_VALUES  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd
$finish called at time : 8700 ns : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" Line 159
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/FSMD_microphone_SOR_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xelab.pb
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_filter_3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj fir_filter_3_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_3_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot fir_filter_3_tb_behav xil_defaultlib.fir_filter_3_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter_3_tb
Built simulation snapshot fir_filter_3_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xsim.dir/fir_filter_3_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  9 13:48:03 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fir_filter_3_tb_behav -key {Behavioral:sim_1:Functional:fir_filter_3_tb} -tclbatch {fir_filter_3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source fir_filter_3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fir_filter_3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1025.332 ; gain = 0.000
run 5 us
run 5 us
Failure: Simulation Finished
Time: 8700 ns  Iteration: 1  Process: /fir_filter_3_tb/READ_VALUES  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd
$finish called at time : 8700 ns : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" Line 159
run 5 us
Failure: Simulation Finished
Time: 8900 ns  Iteration: 1  Process: /fir_filter_3_tb/READ_VALUES  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd
$finish called at time : 8900 ns : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" Line 159
run 5 us
Failure: Simulation Finished
Time: 9100 ns  Iteration: 1  Process: /fir_filter_3_tb/READ_VALUES  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd
$finish called at time : 9100 ns : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" Line 159
run 5 us
Failure: Simulation Finished
Time: 9300 ns  Iteration: 1  Process: /fir_filter_3_tb/READ_VALUES  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd
$finish called at time : 9300 ns : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" Line 159
run 5 us
Failure: Simulation Finished
Time: 9500 ns  Iteration: 1  Process: /fir_filter_3_tb/READ_VALUES  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd
$finish called at time : 9500 ns : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" Line 159
run 5 us
Failure: Simulation Finished
Time: 9700 ns  Iteration: 1  Process: /fir_filter_3_tb/READ_VALUES  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd
$finish called at time : 9700 ns : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" Line 159
run 5 us
Failure: Simulation Finished
Time: 9900 ns  Iteration: 1  Process: /fir_filter_3_tb/READ_VALUES  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd
$finish called at time : 9900 ns : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" Line 159
run 5 us
Failure: Simulation Finished
Time: 10100 ns  Iteration: 1  Process: /fir_filter_3_tb/READ_VALUES  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd
$finish called at time : 10100 ns : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" Line 159
run 5 us
Failure: Simulation Finished
Time: 10300 ns  Iteration: 1  Process: /fir_filter_3_tb/READ_VALUES  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd
$finish called at time : 10300 ns : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" Line 159
run 5 us
Failure: Simulation Finished
Time: 10500 ns  Iteration: 1  Process: /fir_filter_3_tb/READ_VALUES  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd
$finish called at time : 10500 ns : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" Line 159
run 5 us
Failure: Simulation Finished
Time: 10700 ns  Iteration: 1  Process: /fir_filter_3_tb/READ_VALUES  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd
$finish called at time : 10700 ns : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" Line 159
run 5 us
Failure: Simulation Finished
Time: 10900 ns  Iteration: 1  Process: /fir_filter_3_tb/READ_VALUES  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd
$finish called at time : 10900 ns : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" Line 159
run 5 us
Failure: Simulation Finished
Time: 11100 ns  Iteration: 1  Process: /fir_filter_3_tb/READ_VALUES  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd
$finish called at time : 11100 ns : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" Line 159
run 5 us
Failure: Simulation Finished
Time: 11300 ns  Iteration: 1  Process: /fir_filter_3_tb/READ_VALUES  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd
$finish called at time : 11300 ns : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" Line 159
run 5 us
Failure: Simulation Finished
Time: 11500 ns  Iteration: 1  Process: /fir_filter_3_tb/READ_VALUES  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd
$finish called at time : 11500 ns : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" Line 159
run 5 us
Failure: Simulation Finished
Time: 11700 ns  Iteration: 1  Process: /fir_filter_3_tb/READ_VALUES  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd
$finish called at time : 11700 ns : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" Line 159
run 5 us
Failure: Simulation Finished
Time: 11900 ns  Iteration: 1  Process: /fir_filter_3_tb/READ_VALUES  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd
$finish called at time : 11900 ns : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" Line 159
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/FSMD_microphone_SOR_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xelab.pb
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_filter_3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj fir_filter_3_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_3_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot fir_filter_3_tb_behav xil_defaultlib.fir_filter_3_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter_3_tb
Built simulation snapshot fir_filter_3_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xsim.dir/fir_filter_3_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  9 13:54:01 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fir_filter_3_tb_behav -key {Behavioral:sim_1:Functional:fir_filter_3_tb} -tclbatch {fir_filter_3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source fir_filter_3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fir_filter_3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1038.363 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
run 5 us
run 5 ms
Failure: Simulation Finished
Time: 2303700 ns  Iteration: 1  Process: /fir_filter_3_tb/READ_VALUES  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd
$finish called at time : 2303700 ns : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" Line 159
run 500 ms
Failure: Simulation Finished
Time: 2303900 ns  Iteration: 1  Process: /fir_filter_3_tb/READ_VALUES  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd
$finish called at time : 2303900 ns : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_3_tb.vhd" Line 159
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1149.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 10 00:21:27 2020...
