C:/Users/henry/Documents/ECE554SP26_Minilabs/Minilab1B/feed_from_mem.sv {1 {vlog -work work -sv -stats=none C:/Users/henry/Documents/ECE554SP26_Minilabs/Minilab1B/feed_from_mem.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module fill_from_mem

Top level modules:
	fill_from_mem

} {} {}} C:/Users/henry/Documents/ECE554SP26_Minilabs/Minilab1B/matvec_mult.sv {1 {vlog -work work -sv -stats=none C:/Users/henry/Documents/ECE554SP26_Minilabs/Minilab1B/matvec_mult.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module matvec_mult

Top level modules:
	matvec_mult

} {} {}} C:/Users/henry/Documents/ECE554SP26_Minilabs/Minilab1B/mac.sv {1 {vlog -work work -sv -stats=none C:/Users/henry/Documents/ECE554SP26_Minilabs/Minilab1B/mac.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MAC

Top level modules:
	MAC

} {} {}} C:/Users/henry/Documents/ECE554SP26_Minilabs/Minilab1B/feed_from_mem_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/henry/Documents/ECE554SP26_Minilabs/Minilab1B/feed_from_mem_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module feed_from_mem_tb

Top level modules:
	feed_from_mem_tb

} {} {}} C:/Users/henry/Documents/ECE554SP26_Minilabs/Minilab1B/memory.v {1 {vlog -work work -stats=none C:/Users/henry/Documents/ECE554SP26_Minilabs/Minilab1B/memory.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mem_wrapper

Top level modules:
	mem_wrapper

} {} {}} C:/Users/henry/Documents/ECE554SP26_Minilabs/Minilab1B/mult_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/henry/Documents/ECE554SP26_Minilabs/Minilab1B/mult_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mult_tb
-- Compiling module matrix_mult

Top level modules:
	mult_tb

} {} {}} C:/Users/henry/Documents/ECE554SP26_Minilabs/Minilab1B/rom.v {1 {vlog -work work -stats=none C:/Users/henry/Documents/ECE554SP26_Minilabs/Minilab1B/rom.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module rom

Top level modules:
	rom

} {} {}} C:/Users/henry/Documents/ECE554SP26_Minilabs/Minilab1B/fifo.sv {1 {vlog -work work -sv -stats=none C:/Users/henry/Documents/ECE554SP26_Minilabs/Minilab1B/fifo.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module FIFO

Top level modules:
	FIFO

} {} {}}
