

================================================================
== Vitis HLS Report for 'VITIS_LOOP_179_4_proc41_Pipeline_VITIS_LOOP_179_4'
================================================================
* Date:           Mon Sep  4 23:58:03 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.200 us|  0.200 us|   20|   20|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_179_4  |       18|       18|         8|          1|          1|    12|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     39|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|     205|    390|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     189|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     394|    506|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U5558  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|   2|  205|  390|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln179_fu_91_p2         |         +|   0|  0|  13|           4|           1|
    |add_ln181_fu_101_p2        |         +|   0|  0|  13|          10|          10|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln179_fu_85_p2        |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  39|          20|          18|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_46      |   9|          2|    4|          8|
    |block_C_drainer_732_blk_n  |   9|          2|    1|          2|
    |j_fu_40                    |   9|          2|    4|          8|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|   11|         22|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |C_7_addr_reg_132                  |  10|   0|   10|          0|
    |C_7_load_reg_143                  |  32|   0|   32|          0|
    |add73_7_i_i_i_reg_153             |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |block_C_drainer_732_read_reg_138  |  32|   0|   32|          0|
    |j_fu_40                           |   4|   0|    4|          0|
    |C_7_addr_reg_132                  |  64|  32|   10|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 189|  32|  135|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+------------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_179_4_proc41_Pipeline_VITIS_LOOP_179_4|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_179_4_proc41_Pipeline_VITIS_LOOP_179_4|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_179_4_proc41_Pipeline_VITIS_LOOP_179_4|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_179_4_proc41_Pipeline_VITIS_LOOP_179_4|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_179_4_proc41_Pipeline_VITIS_LOOP_179_4|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_179_4_proc41_Pipeline_VITIS_LOOP_179_4|  return value|
|block_C_drainer_732_dout            |   in|   32|     ap_fifo|                                block_C_drainer_732|       pointer|
|block_C_drainer_732_num_data_valid  |   in|    2|     ap_fifo|                                block_C_drainer_732|       pointer|
|block_C_drainer_732_fifo_cap        |   in|    2|     ap_fifo|                                block_C_drainer_732|       pointer|
|block_C_drainer_732_empty_n         |   in|    1|     ap_fifo|                                block_C_drainer_732|       pointer|
|block_C_drainer_732_read            |  out|    1|     ap_fifo|                                block_C_drainer_732|       pointer|
|C_7_address0                        |  out|   10|   ap_memory|                                                C_7|         array|
|C_7_ce0                             |  out|    1|   ap_memory|                                                C_7|         array|
|C_7_we0                             |  out|    1|   ap_memory|                                                C_7|         array|
|C_7_d0                              |  out|   32|   ap_memory|                                                C_7|         array|
|C_7_address1                        |  out|   10|   ap_memory|                                                C_7|         array|
|C_7_ce1                             |  out|    1|   ap_memory|                                                C_7|         array|
|C_7_q1                              |   in|   32|   ap_memory|                                                C_7|         array|
|empty                               |   in|   10|     ap_none|                                              empty|        scalar|
+------------------------------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.98>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_732, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_68 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %empty"   --->   Operation 13 'read' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc74.7.i.i.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_46 = load i4 %j" [gemm_systolic_array.cpp:179]   --->   Operation 16 'load' 'j_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "%icmp_ln179 = icmp_eq  i4 %j_46, i4 12" [gemm_systolic_array.cpp:179]   --->   Operation 17 'icmp' 'icmp_ln179' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_2198 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 18 'speclooptripcount' 'empty_2198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln179 = add i4 %j_46, i4 1" [gemm_systolic_array.cpp:179]   --->   Operation 19 'add' 'add_ln179' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %icmp_ln179, void %for.inc74.7.split.i.i.i, void %VITIS_LOOP_179_4_proc41.exit.exitStub" [gemm_systolic_array.cpp:179]   --->   Operation 20 'br' 'br_ln179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i4 %j_46" [gemm_systolic_array.cpp:179]   --->   Operation 21 'zext' 'zext_ln179' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.73ns)   --->   "%add_ln181 = add i10 %tmp_68, i10 %zext_ln179" [gemm_systolic_array.cpp:181]   --->   Operation 22 'add' 'add_ln181' <Predicate = (!icmp_ln179)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i10 %add_ln181" [gemm_systolic_array.cpp:181]   --->   Operation 23 'zext' 'zext_ln181' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr i32 %C_7, i64 0, i64 %zext_ln181" [gemm_systolic_array.cpp:181]   --->   Operation 24 'getelementptr' 'C_7_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%C_7_load = load i10 %C_7_addr" [gemm_systolic_array.cpp:181]   --->   Operation 25 'load' 'C_7_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln179 = store i4 %add_ln179, i4 %j" [gemm_systolic_array.cpp:179]   --->   Operation 26 'store' 'store_ln179' <Predicate = (!icmp_ln179)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 27 [1/1] (3.63ns)   --->   "%block_C_drainer_732_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_732" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'read' 'block_C_drainer_732_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 28 [1/2] (3.25ns)   --->   "%C_7_load = load i10 %C_7_addr" [gemm_systolic_array.cpp:181]   --->   Operation 28 'load' 'C_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %block_C_drainer_732_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'bitcast' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [5/5] (7.25ns)   --->   "%add73_7_i_i_i = fadd i32 %C_7_load, i32 %tmp" [gemm_systolic_array.cpp:181]   --->   Operation 30 'fadd' 'add73_7_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 31 [4/5] (7.25ns)   --->   "%add73_7_i_i_i = fadd i32 %C_7_load, i32 %tmp" [gemm_systolic_array.cpp:181]   --->   Operation 31 'fadd' 'add73_7_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 32 [3/5] (7.25ns)   --->   "%add73_7_i_i_i = fadd i32 %C_7_load, i32 %tmp" [gemm_systolic_array.cpp:181]   --->   Operation 32 'fadd' 'add73_7_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 33 [2/5] (7.25ns)   --->   "%add73_7_i_i_i = fadd i32 %C_7_load, i32 %tmp" [gemm_systolic_array.cpp:181]   --->   Operation 33 'fadd' 'add73_7_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 34 [1/5] (7.25ns)   --->   "%add73_7_i_i_i = fadd i32 %C_7_load, i32 %tmp" [gemm_systolic_array.cpp:181]   --->   Operation 34 'fadd' 'add73_7_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln179)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln180 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_31" [gemm_systolic_array.cpp:180]   --->   Operation 35 'specpipeline' 'specpipeline_ln180' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln179 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [gemm_systolic_array.cpp:179]   --->   Operation 36 'specloopname' 'specloopname_ln179' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (3.25ns)   --->   "%store_ln181 = store i32 %add73_7_i_i_i, i10 %C_7_addr" [gemm_systolic_array.cpp:181]   --->   Operation 37 'store' 'store_ln181' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln179 = br void %for.inc74.7.i.i.i" [gemm_systolic_array.cpp:179]   --->   Operation 38 'br' 'br_ln179' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ block_C_drainer_732]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                        (alloca           ) [ 010000000]
specinterface_ln0        (specinterface    ) [ 000000000]
tmp_68                   (read             ) [ 000000000]
store_ln0                (store            ) [ 000000000]
br_ln0                   (br               ) [ 000000000]
j_46                     (load             ) [ 000000000]
icmp_ln179               (icmp             ) [ 011111110]
empty_2198               (speclooptripcount) [ 000000000]
add_ln179                (add              ) [ 000000000]
br_ln179                 (br               ) [ 000000000]
zext_ln179               (zext             ) [ 000000000]
add_ln181                (add              ) [ 000000000]
zext_ln181               (zext             ) [ 000000000]
C_7_addr                 (getelementptr    ) [ 011111111]
store_ln179              (store            ) [ 000000000]
block_C_drainer_732_read (read             ) [ 010100000]
C_7_load                 (load             ) [ 010111110]
tmp                      (bitcast          ) [ 010011110]
add73_7_i_i_i            (fadd             ) [ 010000001]
specpipeline_ln180       (specpipeline     ) [ 000000000]
specloopname_ln179       (specloopname     ) [ 000000000]
store_ln181              (store            ) [ 000000000]
br_ln179                 (br               ) [ 000000000]
ret_ln0                  (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="block_C_drainer_732">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_732"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="j_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="tmp_68_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="10" slack="0"/>
<pin id="46" dir="0" index="1" bw="10" slack="0"/>
<pin id="47" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_68/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="block_C_drainer_732_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_732_read/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="C_7_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="10" slack="0"/>
<pin id="60" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_7_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="10" slack="7"/>
<pin id="65" dir="0" index="1" bw="32" slack="1"/>
<pin id="66" dir="0" index="2" bw="0" slack="0"/>
<pin id="68" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="69" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="71" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_7_load/1 store_ln181/8 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="1"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add73_7_i_i_i/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln0_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="4" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="j_46_load_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_46/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="icmp_ln179_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="4" slack="0"/>
<pin id="87" dir="0" index="1" bw="4" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="add_ln179_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="zext_ln179_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="0"/>
<pin id="99" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="add_ln181_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="10" slack="0"/>
<pin id="103" dir="0" index="1" bw="4" slack="0"/>
<pin id="104" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="zext_ln181_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="0"/>
<pin id="109" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln179_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="4" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="121" class="1005" name="j_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="128" class="1005" name="icmp_ln179_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="6"/>
<pin id="130" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln179 "/>
</bind>
</comp>

<comp id="132" class="1005" name="C_7_addr_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="1"/>
<pin id="134" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C_7_addr "/>
</bind>
</comp>

<comp id="138" class="1005" name="block_C_drainer_732_read_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_732_read "/>
</bind>
</comp>

<comp id="143" class="1005" name="C_7_load_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_7_load "/>
</bind>
</comp>

<comp id="148" class="1005" name="tmp_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="153" class="1005" name="add73_7_i_i_i_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add73_7_i_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="18" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="32" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="30" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="72"><net_src comp="56" pin="3"/><net_sink comp="63" pin=2"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="89"><net_src comp="82" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="82" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="100"><net_src comp="82" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="44" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="97" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="110"><net_src comp="101" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="116"><net_src comp="91" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="117" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="124"><net_src comp="40" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="126"><net_src comp="121" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="127"><net_src comp="121" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="131"><net_src comp="85" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="56" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="141"><net_src comp="50" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="146"><net_src comp="63" pin="7"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="151"><net_src comp="117" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="156"><net_src comp="73" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="63" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_7 | {8 }
	Port: block_C_drainer_732 | {}
 - Input state : 
	Port: VITIS_LOOP_179_4_proc41_Pipeline_VITIS_LOOP_179_4 : C_7 | {1 2 }
	Port: VITIS_LOOP_179_4_proc41_Pipeline_VITIS_LOOP_179_4 : block_C_drainer_732 | {2 }
	Port: VITIS_LOOP_179_4_proc41_Pipeline_VITIS_LOOP_179_4 : empty | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_46 : 1
		icmp_ln179 : 2
		add_ln179 : 2
		br_ln179 : 3
		zext_ln179 : 2
		add_ln181 : 3
		zext_ln181 : 4
		C_7_addr : 5
		C_7_load : 6
		store_ln179 : 3
	State 2
	State 3
		add73_7_i_i_i : 1
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|   fadd   |              grp_fu_73              |    2    |   205   |   390   |
|----------|-------------------------------------|---------|---------|---------|
|    add   |           add_ln179_fu_91           |    0    |    0    |    13   |
|          |           add_ln181_fu_101          |    0    |    0    |    13   |
|----------|-------------------------------------|---------|---------|---------|
|   icmp   |           icmp_ln179_fu_85          |    0    |    0    |    9    |
|----------|-------------------------------------|---------|---------|---------|
|   read   |          tmp_68_read_fu_44          |    0    |    0    |    0    |
|          | block_C_drainer_732_read_read_fu_50 |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   zext   |           zext_ln179_fu_97          |    0    |    0    |    0    |
|          |          zext_ln181_fu_107          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    2    |   205   |   425   |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|        C_7_addr_reg_132        |   10   |
|        C_7_load_reg_143        |   32   |
|      add73_7_i_i_i_reg_153     |   32   |
|block_C_drainer_732_read_reg_138|   32   |
|       icmp_ln179_reg_128       |    1   |
|            j_reg_121           |    4   |
|           tmp_reg_148          |   32   |
+--------------------------------+--------+
|              Total             |   143  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_73    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   205  |   425  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   143  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   348  |   443  |
+-----------+--------+--------+--------+--------+
