Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Oct 11 11:12:47 2024
| Host         : LilyLaptop running 64-bit major release  (build 9200)
| Command      : report_methodology -file lab2_top_methodology_drc_routed.rpt -pb lab2_top_methodology_drc_routed.pb -rpx lab2_top_methodology_drc_routed.rpx
| Design       : lab2_top
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 76
+-----------+------------------+------------------------------------------+------------+
| Rule      | Severity         | Description                              | Violations |
+-----------+------------------+------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell              | 41         |
| XDCH-2    | Warning          | Same min and max delay values on IO port | 35         |
+-----------+------------------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[3]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[4]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[5]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[6]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[7]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin display/digit_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin display/leftanode_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin display/leftanode_reg[0]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin display/leftanode_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin display/leftanode_reg[1]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin display/leftcathode_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin display/leftcathode_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin display/leftcathode_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin display/leftcathode_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin display/leftcathode_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin display/leftcathode_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin display/leftcathode_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin display/rightcathode_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin display/rightcathode_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin display/rightcathode_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin display/rightcathode_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin display/rightcathode_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin display/rightcathode_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin display/rightcathode_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin game/between_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin game/start_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin game/status_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin game/status_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin game/target_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin game/target_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin game/target_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin game/target_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin game/target_reg[4]/C is not reached by a timing clock
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'clk' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "IN" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 12)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'roll' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "IN" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 12)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'rst' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "IN" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 12)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'leftanode[0]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'leftanode[1]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'leftanode[2]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'leftanode[3]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'leftcathode[0]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'leftcathode[1]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'leftcathode[2]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'leftcathode[3]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'leftcathode[4]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'leftcathode[5]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'leftcathode[6]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'q[0]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'q[1]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'q[2]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'q[3]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'q[4]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'q[5]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'q[6]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'q[7]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'rightanode[0]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'rightanode[1]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'rightanode[2]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'rightanode[3]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'rightcathode[0]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'rightcathode[1]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'rightcathode[2]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'rightcathode[3]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'rightcathode[4]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'rightcathode[5]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#33 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'rightcathode[6]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#34 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'status[0]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>

XDCH-2#35 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'status[1]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk -add_delay 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/gahym/EE4301_Labs/lab03/lab03.srcs/constrs_1/imports/Lab/boolean.xdc (Line: 13)
Related violations: <none>


